

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc85b307cc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc85b307c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85b307c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85b307b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85b307b0..

GPGPU-Sim PTX: cudaLaunch for 0x0x407cf6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitSort_nvmdiiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitSort_nvmdiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitSort_nvmdiiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitSort_nvmdiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitSort_nvmdiiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitSort_nvmdiiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitSort_nvmdiiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa808 (mri-gridding.4.sm_70.ptx:3549) @%p1 bra BB8_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa848 (mri-gridding.4.sm_70.ptx:3560) shl.b32 %r82, %r1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa868 (mri-gridding.4.sm_70.ptx:3564) @%p2 bra BB8_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa880 (mri-gridding.4.sm_70.ptx:3570) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xad18 (mri-gridding.4.sm_70.ptx:3719) @%p3 bra BB8_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae08 (mri-gridding.4.sm_70.ptx:3756) setp.ne.s32%p6, %r1, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xad30 (mri-gridding.4.sm_70.ptx:3724) @%p4 bra BB8_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xade8 (mri-gridding.4.sm_70.ptx:3750) shl.b32 %r310, %r310, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xae00 (mri-gridding.4.sm_70.ptx:3753) @%p5 bra BB8_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae08 (mri-gridding.4.sm_70.ptx:3756) setp.ne.s32%p6, %r1, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xae10 (mri-gridding.4.sm_70.ptx:3757) @%p6 bra BB8_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae48 (mri-gridding.4.sm_70.ptx:3767) mov.u32 %r311, %r86;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xae50 (mri-gridding.4.sm_70.ptx:3768) @%p3 bra BB8_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf50 (mri-gridding.4.sm_70.ptx:3807) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xae70 (mri-gridding.4.sm_70.ptx:3774) @%p8 bra BB8_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf38 (mri-gridding.4.sm_70.ptx:3802) shl.b32 %r311, %r311, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xaf48 (mri-gridding.4.sm_70.ptx:3804) @%p9 bra BB8_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf50 (mri-gridding.4.sm_70.ptx:3807) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xb0d0 (mri-gridding.4.sm_70.ptx:3855) @%p14 bra BB8_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0d8 (mri-gridding.4.sm_70.ptx:3857) @%p1 bra BB8_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xb0d8 (mri-gridding.4.sm_70.ptx:3857) @%p1 bra BB8_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1a0 (mri-gridding.4.sm_70.ptx:3901) @%p2 bra BB8_20;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xb1a0 (mri-gridding.4.sm_70.ptx:3901) @%p2 bra BB8_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1d8 (mri-gridding.4.sm_70.ptx:3914) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitSort_nvmdiiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitSort_nvmdiiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitSort_nvmdiiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14splitSort_nvmdiiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14splitSort_nvmdiiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 346605
gpu_sim_insn = 961406538
gpu_ipc =    2773.7815
gpu_tot_sim_cycle = 346605
gpu_tot_sim_insn = 961406538
gpu_tot_ipc =    2773.7815
gpu_tot_issued_cta = 2594
gpu_occupancy = 59.3631% 
gpu_tot_occupancy = 59.3631% 
max_total_param_size = 0
gpu_stall_dramfull = 4216534
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.6981
partiton_level_parallism_total  =       9.6981
partiton_level_parallism_util =      11.1721
partiton_level_parallism_util_total  =      11.1721
L2_BW  =     351.3023 GB/Sec
L2_BW_total  =     351.3023 GB/Sec
gpu_total_sim_rate=264413
############## bottleneck_stats #############
cycles: core 346605, icnt 346605, l2 346605, dram 260260
gpu_ipc	2773.782
gpu_tot_issued_cta = 2594, average cycles = 134
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 663978 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 2428536 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 10785 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.295	80
L1D data util	0.481	80	0.505	21
L1D tag util	0.215	80	0.246	71
L2 data util	0.229	64	0.230	36
L2 tag util	0.152	64	0.153	41
n_l2_access	 3366261
icnt s2m util	0.000	0	0.000	41	flits per packet: -nan
icnt m2s util	0.000	0	0.000	41	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.377	32	0.378	10

latency_l1_hit:	126682452, num_l1_reqs:	36673
L1 hit latency:	3454
latency_l2_hit:	997315283, num_l2_reqs:	2391863
L2 hit latency:	2212
latency_dram:	1964554929, num_dram_reqs:	932858
DRAM latency:	2105

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.859
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.660	80	0.692	21

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.154	80	0.162	21
sp pipe util	0.000	0	0.000	21
sfu pipe util	0.000	0	0.000	21
ldst mem cycle	0.000	0	0.000	21

smem port	0.678	80

n_reg_bank	16
reg port	0.146	16	0.225	2
L1D tag util	0.215	80	0.246	71
L1D fill util	0.024	80	0.025	21
n_l1d_mshr	4096
L1D mshr util	0.016	80
n_l1d_missq	16
L1D missq util	0.113	80
L1D hit rate	0.006
L1D miss rate	0.557
L1D rsfail rate	0.436
L2 tag util	0.152	64	0.153	41
L2 fill util	0.030	64	0.030	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.113	64	0.115	39
L2 missq util	0.004	64	0.004	5
L2 hit rate	0.721
L2 miss rate	0.277
L2 rsfail rate	0.001

dram activity	0.679	32	0.686	13

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 5311824, load_transaction_bytes 21247296, icnt_m2s_bytes 0
n_gmem_load_insns 41500, n_gmem_load_accesses 663978
n_smem_access_insn 3937692, n_smem_accesses 18796124

tmp_counter/12	0.152

run 0.050, fetch 0.002, sync 0.551, control 0.004, data 0.377, struct 0.017
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 40176, Miss = 39920, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 39079
	L1D_cache_core[1]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 30850
	L1D_cache_core[2]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 29251
	L1D_cache_core[3]: Access = 42338, Miss = 41874, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 35091
	L1D_cache_core[4]: Access = 41472, Miss = 40992, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 32468
	L1D_cache_core[5]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 35971
	L1D_cache_core[6]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 23869
	L1D_cache_core[7]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 31062
	L1D_cache_core[8]: Access = 41472, Miss = 41187, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 30853
	L1D_cache_core[9]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 32129
	L1D_cache_core[10]: Access = 42768, Miss = 42272, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 27219
	L1D_cache_core[11]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 34901
	L1D_cache_core[12]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 31946
	L1D_cache_core[13]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 26461
	L1D_cache_core[14]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 28183
	L1D_cache_core[15]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 35883
	L1D_cache_core[16]: Access = 40176, Miss = 39680, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 39242
	L1D_cache_core[17]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 22635
	L1D_cache_core[18]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 37281
	L1D_cache_core[19]: Access = 42768, Miss = 42272, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 33155
	L1D_cache_core[20]: Access = 41472, Miss = 40988, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 40604
	L1D_cache_core[21]: Access = 44064, Miss = 43680, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 21327
	L1D_cache_core[22]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 30382
	L1D_cache_core[23]: Access = 42768, Miss = 42296, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 32410
	L1D_cache_core[24]: Access = 42768, Miss = 42310, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 25221
	L1D_cache_core[25]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 26628
	L1D_cache_core[26]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 26289
	L1D_cache_core[27]: Access = 41472, Miss = 41026, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 34933
	L1D_cache_core[28]: Access = 42768, Miss = 42264, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 28947
	L1D_cache_core[29]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 25779
	L1D_cache_core[30]: Access = 42768, Miss = 42292, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 29450
	L1D_cache_core[31]: Access = 41472, Miss = 40992, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 33014
	L1D_cache_core[32]: Access = 41472, Miss = 41024, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 38131
	L1D_cache_core[33]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 23780
	L1D_cache_core[34]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 28069
	L1D_cache_core[35]: Access = 41472, Miss = 40976, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 34718
	L1D_cache_core[36]: Access = 40176, Miss = 39712, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 40744
	L1D_cache_core[37]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 24070
	L1D_cache_core[38]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 30915
	L1D_cache_core[39]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 36895
	L1D_cache_core[40]: Access = 40176, Miss = 39732, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 43300
	L1D_cache_core[41]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 27929
	L1D_cache_core[42]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 27167
	L1D_cache_core[43]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 36381
	L1D_cache_core[44]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 28168
	L1D_cache_core[45]: Access = 41472, Miss = 41062, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 36857
	L1D_cache_core[46]: Access = 41472, Miss = 41052, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 37489
	L1D_cache_core[47]: Access = 41472, Miss = 40976, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 40958
	L1D_cache_core[48]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 35849
	L1D_cache_core[49]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 27854
	L1D_cache_core[50]: Access = 40176, Miss = 39664, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 38140
	L1D_cache_core[51]: Access = 41472, Miss = 40976, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 37261
	L1D_cache_core[52]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 35002
	L1D_cache_core[53]: Access = 42768, Miss = 42336, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 30296
	L1D_cache_core[54]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 30924
	L1D_cache_core[55]: Access = 41472, Miss = 40977, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 33849
	L1D_cache_core[56]: Access = 41472, Miss = 41032, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 38210
	L1D_cache_core[57]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 26701
	L1D_cache_core[58]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 32251
	L1D_cache_core[59]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 32795
	L1D_cache_core[60]: Access = 41472, Miss = 41024, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 38273
	L1D_cache_core[61]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 29518
	L1D_cache_core[62]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 31166
	L1D_cache_core[63]: Access = 42768, Miss = 42292, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 34605
	L1D_cache_core[64]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 36171
	L1D_cache_core[65]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 28549
	L1D_cache_core[66]: Access = 40176, Miss = 39591, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 38965
	L1D_cache_core[67]: Access = 41472, Miss = 40992, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 41608
	L1D_cache_core[68]: Access = 42768, Miss = 42304, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 25594
	L1D_cache_core[69]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 28517
	L1D_cache_core[70]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 33573
	L1D_cache_core[71]: Access = 41472, Miss = 40995, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 43838
	L1D_cache_core[72]: Access = 40176, Miss = 39712, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 40466
	L1D_cache_core[73]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 22608
	L1D_cache_core[74]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 34898
	L1D_cache_core[75]: Access = 41472, Miss = 40976, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 36171
	L1D_cache_core[76]: Access = 41472, Miss = 41025, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 36227
	L1D_cache_core[77]: Access = 42768, Miss = 42222, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 26359
	L1D_cache_core[78]: Access = 41472, Miss = 40832, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 34859
	L1D_cache_core[79]: Access = 42768, Miss = 42280, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 33705
	L1D_total_cache_accesses = 3361394
	L1D_total_cache_misses = 3324721
	L1D_total_cache_miss_rate = 0.9891
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2602886
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1190089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2660743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1412797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1190089
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1412797
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19621, 11669, 10381, 10381, 9093, 9093, 9093, 9093, 16818, 10002, 8898, 8898, 7794, 7794, 7794, 7794, 16818, 10002, 8898, 8898, 7794, 7794, 7794, 7794, 16818, 10002, 8898, 8898, 7794, 7794, 7794, 7794, 16818, 10002, 8898, 8898, 7794, 7794, 7794, 7794, 
gpgpu_n_tot_thrd_icount = 1048555072
gpgpu_n_tot_w_icount = 32767346
gpgpu_n_stall_shd_mem = 20522419
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663978
gpgpu_n_mem_write_global = 2697416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1327956
gpgpu_n_store_insn = 5353328
gpgpu_n_shmem_insn = 114250136
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5663987
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41569486	W0_Idle:4739714	W0_Scoreboard:29108730	W1:539552	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:31	W11:0	W12:0	W13:0	W14:0	W15:0	W16:498048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30297827
single_issue_nums: WS0:10640588	WS1:7693804	WS2:7216477	WS3:7216477	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5311824 {8:663978,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 107896640 {40:2697416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26559120 {40:663978,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21579328 {8:2697416,}
maxmflatency = 14722 
max_icnt2mem_latency = 13360 
maxmrqlatency = 765 
max_icnt2sh_latency = 1318 
averagemflatency = 2195 
avg_icnt2mem_latency = 1073 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 69 
mrq_lat_table:575337 	493475 	352012 	342579 	424258 	523153 	318119 	71798 	2537 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	73690 	114081 	1047909 	1000361 	574613 	486979 	63761 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	710030 	583155 	468863 	298006 	159047 	183951 	283835 	384185 	261017 	29305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1598628 	262413 	200593 	217078 	247417 	262206 	257270 	232596 	82730 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	267 	138 	98 	93 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       240       256       192       232       240       200       224       256       224       248       256       227       248       216       224       256 
dram[1]:       232       240       256       256       224       224       248       256       224       224       256       224       256       240       248       240 
dram[2]:       232       248       256       256       256       224       240       256       224       224       256       224       256       200       256       256 
dram[3]:       224       241       256       256       240       224       256       256       224       224       256       224       256       240       256       248 
dram[4]:       216       240       256       224       225       224       248       256       224       256       256       224       256       240       224       248 
dram[5]:       216       240       256       224       224       224       256       256       224       256       256       224       256       240       232       248 
dram[6]:       224       232       256       224       224       224       256       256       224       256       256       224       256       224       256       256 
dram[7]:       232       240       256       224       256       224       256       256       224       256       256       224       256       224       224       256 
dram[8]:       224       240       256       224       256       224       240       256       224       240       256       224       256       224       224       256 
dram[9]:       232       240       256       224       256       224       248       256       224       256       256       224       256       232       232       256 
dram[10]:       240       232       256       240       256       224       256       256       224       256       256       224       256       232       256       256 
dram[11]:       232       232       256       256       224       224       256       256       224       240       256       224       256       224       248       256 
dram[12]:       224       224       248       256       224       224       256       256       224       192       240       224       232       256       256       256 
dram[13]:       224       224       248       256       224       208       256       256       224       192       248       232       232       256       256       256 
dram[14]:       224       224       248       256       232       200       256       256       224       192       248       224       240       224       256       256 
dram[15]:       224       256       248       256       240       200       256       256       224       192       256       232       238       202       224       256 
dram[16]:       224       256       256       256       248       208       256       256       224       192       240       232       232       216       256       256 
dram[17]:       224       224       256       240       256       224       256       256       224       256       256       256       224       240       256       216 
dram[18]:       224       224       256       232       256       224       256       256       224       256       256       256       240       232       256       192 
dram[19]:       224       224       224       224       256       224       256       256       224       256       256       256       256       232       256       192 
dram[20]:       224       224       224       224       232       256       256       248       224       256       256       256       256       232       256       176 
dram[21]:       224       224       224       224       232       256       256       248       224       256       256       256       240       232       224       192 
dram[22]:       224       224       224       224       256       256       256       248       224       256       256       256       256       232       256       192 
dram[23]:       224       224       224       224       256       256       256       232       224       256       256       256       256       232       256       192 
dram[24]:       224       224       224       224       240       256       256       232       224       256       256       256       256       232       224       192 
dram[25]:       224       224       240       256       240       256       256       256       224       256       256       256       256       240       224       192 
dram[26]:       224       224       248       256       240       256       256       256       224       256       256       256       256       240       224       192 
dram[27]:       224       224       256       256       248       224       256       256       224       256       256       256       256       232       236       200 
dram[28]:       248       248       232       256       208       224       256       256       256       218       224       256       224       256       256       200 
dram[29]:       256       240       232       256       224       224       256       256       240       216       224       256       192       256       256       192 
dram[30]:       256       232       240       256       216       224       256       256       232       224       240       256       216       256       256       192 
dram[31]:       248       240       240       256       224       224       256       248       240       240       240       256       216       256       256       192 
maximum service time to same row:
dram[0]:     33024     33959     37176     36766     40150     38764     47143     44168     33025     33003     31323     31980     32099     32663     33523     32960 
dram[1]:     35147     33915     37838     36184     39044     42061     43951     46942     32595     32496     31909     31402     32069     32098     33674     32249 
dram[2]:     35972     34124     37774     36100     39809     40961     44426     48285     33154     33253     31894     31376     31956     32089     33586     32264 
dram[3]:     36039     34167     37917     36140     39752     41852     44693     47809     33313     33028     31992     31515     31984     32379     34096     32315 
dram[4]:     36855     34124     37658     36028     39159     41617     44047     45795     31462     31540     31888     31239     31621     32157     33561     32263 
dram[5]:     36877     33922     37499     35484     39170     41706     44022     45979     31550     31545     31976     31316     31738     32154     33960     32436 
dram[6]:     36217     34074     37753     35935     38984     41875     44070     46080     31795     31622     32292     31443     31893     32308     33631     32515 
dram[7]:     36413     34025     37662     36334     38918     41803     44231     45929     31868     31603     32306     31543     31866     32166     33466     32494 
dram[8]:     35601     34189     37617     36379     39058     41542     44224     46420     31921     31646     32311     31622     31949     32189     33145     32578 
dram[9]:     35503     33934     37228     35624     38850     41312     42160     45095     31686     31391     31801     31218     31612     31625     33574     32040 
dram[10]:     35353     33146     37234     35426     38347     41395     42777     45196     31383     31615     31582     31191     31749     31624     33580     31999 
dram[11]:     35167     33254     37265     35562     38520     41690     42886     45540     31516     31624     31619     31218     31707     31849     33459     31908 
dram[12]:     36267     34214     36635     35915     41678     37232     43738     40932     31651     32066     31722     31219     32001     31871     33041     32155 
dram[13]:     35383     34955     39321     36139     43331     37747     46048     44191     31907     32106     31704     31204     31772     32001     32741     32232 
dram[14]:     35736     34781     39867     36196     43141     37747     46058     41246     32812     32470     31775     31735     31885     32001     32880     32329 
dram[15]:     35631     34629     37330     36564     43097     37856     45842     41247     32572     32646     31849     31897     31732     31986     32702     32546 
dram[16]:     36092     34614     37289     36513     42727     37716     46207     41734     32447     32439     31849     31908     31752     31996     32890     32677 
dram[17]:     33855     35143     33051     37369     38681     39929     43272     47424     32971     32775     31954     32010     32351     32759     32399     33779 
dram[18]:     33354     34970     33216     37047     39713     39479     45199     44022     33596     33830     31949     31806     32352     32647     32371     33554 
dram[19]:     33616     34944     33573     37336     39431     39716     44717     47525     33119     33927     32129     31945     32377     32748     32530     33652 
dram[20]:     33761     34630     33140     37143     40265     38425     44598     45720     31217     32132     32104     31876     31910     32162     32235     32739 
dram[21]:     33817     34419     32960     37166     39943     38430     44169     46205     31267     32088     32136     31876     32057     31999     32188     32478 
dram[22]:     33948     35004     32993     37779     39240     39926     43208     46877     31476     32094     32251     32214     32199     32234     32162     32981 
dram[23]:     34061     34973     32990     37674     39520     39677     43471     46270     31517     32130     32278     31925     32140     32365     32107     33101 
dram[24]:     33652     34603     33038     36593     40359     38741     44805     45620     31589     32138     32170     32223     31913     32293     32101     34334 
dram[25]:     33502     34082     33318     36548     39149     38982     42654     41596     31422     32141     31301     31649     31906     32163     31975     33847 
dram[26]:     33369     34584     33198     37370     38825     38869     42136     41861     31342     32276     31235     31761     31583     32283     31901     33652 
dram[27]:     33493     35056     33324     37490     38836     38901     42108     41841     31454     32357     31517     32069     31921     32378     32255     33723 
dram[28]:     33637     33831     36391     37533     38023     39990     47038     43288     32272     32466     31578     31397     32238     31638     32883     33716 
dram[29]:     33714     33405     36748     36723     38596     40881     42981     44581     32467     32535     31609     31315     32474     31893     32668     33534 
dram[30]:     34467     33709     37197     36918     39286     39315     46123     47700     33111     33391     32033     31235     32563     31864     32807     32994 
dram[31]:     34470     33461     37313     36904     39584     39160     46376     46474     32934     32927     32064     31255     32783     31883     33137     33048 
average row accesses per activate:
dram[0]: 30.312195 29.254902 21.150375 23.645161 26.266094 28.571428 24.578512 28.589373 27.798164 22.739464 36.453037 30.990477 37.981133 25.470589 25.931034 27.168888 
dram[1]: 29.417477 25.651260 28.566326 23.241106 24.909090 27.778280 23.062016 27.357798 25.821276 25.673914 26.585365 27.918104 29.871286 28.739336 28.252293 31.580311 
dram[2]: 30.149254 23.696499 29.489584 20.501730 24.872429 24.458168 22.452471 27.442923 24.666666 24.524794 26.510204 25.496063 28.462265 27.981396 30.487562 28.000000 
dram[3]: 29.126213 24.691057 29.333334 18.071428 25.705627 21.242214 23.813007 26.228069 24.710203 21.489052 27.555555 24.792307 25.722221 29.117647 27.762558 27.967289 
dram[4]: 32.404255 26.347826 28.919191 22.712000 24.917355 27.101322 23.509882 31.128204 29.468599 28.207546 30.622641 24.074350 28.253521 28.445498 30.633165 31.489584 
dram[5]: 33.366119 26.747787 29.065990 22.117188 24.216867 25.957806 24.742739 29.676470 26.406927 26.256638 28.796461 25.903999 27.290909 28.464788 26.955555 26.991072 
dram[6]: 30.908163 24.673470 26.502325 22.625498 22.297398 26.437229 23.054264 28.464455 26.244635 27.763033 26.733606 23.487272 28.187794 28.850241 27.022223 26.315790 
dram[7]: 29.193237 22.901516 27.931372 21.816092 22.161764 25.833334 21.341726 30.181818 24.422310 26.218750 27.693617 24.880308 27.162895 28.865385 27.665138 27.971962 
dram[8]: 30.148516 23.817461 27.487804 22.147860 22.131868 26.742357 21.039007 29.208956 24.325397 27.091324 28.173161 25.872511 26.669643 30.010050 29.860697 30.532995 
dram[9]: 29.931372 25.470589 27.507246 23.459017 27.288288 28.142857 25.926086 29.358210 26.340425 27.707762 30.128441 26.926229 30.019802 31.020409 28.630840 32.673798 
dram[10]: 28.378504 24.782787 26.387096 21.607548 25.906384 26.719297 27.834101 27.794392 28.502325 27.707762 33.886009 24.479553 28.610329 27.689497 29.737864 30.330000 
dram[11]: 30.059113 25.204166 25.890909 21.750000 24.434959 25.731092 27.284403 27.864487 29.038095 26.025862 32.388062 27.366667 27.825687 30.781250 27.967890 31.434555 
dram[12]: 27.334841 26.331896 21.081482 24.078512 20.689190 23.817461 23.431999 26.816965 23.202335 26.127659 27.024794 27.722689 27.122807 25.843479 25.495798 24.406639 
dram[13]: 25.236286 26.859650 18.451612 25.379913 21.301039 21.825455 24.283333 23.593750 24.400000 22.660517 26.585365 22.518772 23.513308 21.882784 23.392307 26.544643 
dram[14]: 24.547325 27.545454 20.653137 26.350000 23.230188 25.709402 25.306034 25.905172 28.037914 24.328064 28.189655 24.291513 24.287401 20.832741 20.951389 26.410715 
dram[15]: 28.000000 27.662100 22.332001 26.604650 25.438017 23.496063 24.605042 27.953489 26.410715 26.991228 31.892683 28.317596 26.427351 23.356001 24.995869 27.050459 
dram[16]: 26.429825 28.176744 24.792952 25.153509 26.751091 22.548872 27.146790 25.887445 26.293333 26.525862 28.982143 30.546297 28.967289 25.163794 23.871094 26.590910 
dram[17]: 30.769230 28.055300 28.794117 20.290781 27.205357 24.814816 25.938326 29.601990 24.271999 29.965687 26.894737 31.884058 30.603960 24.709677 30.617348 27.928230 
dram[18]: 31.326426 32.206348 28.154589 25.066080 28.013762 28.037384 29.148516 28.816425 28.032259 30.954546 29.384956 30.688372 32.957672 26.398268 28.835749 27.411215 
dram[19]: 31.253885 29.541464 28.029268 20.595669 28.816902 25.122362 28.734299 27.419355 26.284483 30.273632 27.172131 26.918034 30.598040 24.723577 28.557692 26.133333 
dram[20]: 30.009901 30.969387 31.398907 26.036036 29.291866 27.008888 29.879396 28.145540 26.628820 30.049505 30.266054 31.712919 29.947369 22.893536 30.625641 27.291666 
dram[21]: 32.074074 30.287128 29.783504 25.126087 30.009851 27.196428 29.592039 27.943926 26.506550 30.200001 28.562771 30.758139 28.629629 24.510204 31.424084 26.417778 
dram[22]: 29.144230 29.272728 29.860825 23.237904 29.872549 25.364017 29.445545 26.361607 26.858408 31.640211 27.152264 29.455357 27.923424 24.891666 30.014999 27.266054 
dram[23]: 32.502701 26.951542 30.025908 23.177420 28.287037 27.306307 29.014635 25.211864 26.034483 29.900000 28.632034 28.132479 30.920000 21.832117 31.267015 28.854368 
dram[24]: 31.978724 29.555555 27.829268 22.453125 29.739130 26.814159 29.148516 27.606482 28.899521 29.174757 29.466667 28.060085 32.758064 22.232210 27.209091 22.801527 
dram[25]: 30.517588 32.712765 28.292683 23.858921 31.085426 26.502165 28.575609 30.494949 29.965347 32.219250 29.798206 32.470001 31.091837 25.233334 27.855141 29.214634 
dram[26]: 31.071428 32.716579 31.448648 24.742489 29.233334 26.363636 28.575609 29.024155 30.338308 31.051283 29.864864 31.288462 28.221199 24.534695 29.435644 30.151516 
dram[27]: 31.904255 32.198952 29.222221 24.899563 28.091743 28.591549 27.339622 29.303921 29.673170 30.346535 29.392857 32.707069 30.385000 25.130253 29.955000 28.152382 
dram[28]: 31.578947 29.037384 22.996048 25.506493 26.354700 28.317757 26.914026 23.436293 22.905661 30.039410 28.537445 36.618786 26.340611 28.441748 31.025908 28.980392 
dram[29]: 32.699455 30.610838 25.406113 25.973215 29.295238 27.935780 29.889999 22.784906 24.609053 28.280375 27.322035 37.874287 29.283653 32.811111 30.025000 30.010050 
dram[30]: 31.331579 32.705265 24.295359 26.163637 27.855856 27.488688 28.180952 24.384615 23.897638 28.609524 25.587301 34.884209 28.305164 29.595959 28.000000 29.785000 
dram[31]: 29.690001 31.704082 25.385965 23.079365 28.366972 28.300470 28.307692 24.248997 26.147186 27.253393 29.783411 35.335106 26.502203 31.238094 30.330000 31.595745 
average row locality = 3103299/114456 = 27.113466
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1296      1304      1344      1344      1328      1328      1280      1280 
dram[1]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[2]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[3]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[6]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[7]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[8]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[9]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[10]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[11]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[13]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[14]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[15]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[16]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[17]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[18]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[19]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[20]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[21]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[22]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1325      1280      1280 
dram[23]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[24]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[25]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[26]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[27]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1341      1344      1328      1320      1280      1280 
dram[28]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[29]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[30]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[31]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
total dram reads = 663978
bank skew: 1344/1280 = 1.05
chip skew: 20752/20741 = 1.00
number of total write accesses:
dram[0]:      4952      4736      4424      4656      4864      4944      4752      4728      4848      4748      5272      5200      4828      4824      4784      4884 
dram[1]:      4816      4852      4412      4672      4784      4892      4760      4768      4848      4724      5232      5172      4808      4832      4923      4860 
dram[2]:      4816      4840      4472      4708      4800      4892      4724      4808      4848      4748      5196      5168      4808      4784      4896      4816 
dram[3]:      4768      4824      4448      4620      4712      4892      4680      4784      4840      4704      5152      5144      4796      4720      4848      4754 
dram[4]:      4848      4816      4536      4488      4792      4896      4752      4856      4880      4784      5184      5168      4792      4776      4864      4808 
dram[5]:      4856      4804      4536      4472      4792      4896      4764      4840      4880      4744      5200      5168      4784      4828      4833      4808 
dram[6]:      4808      4804      4520      4492      4760      4860      4752      4792      4892      4680      5212      5148      4784      4752      4848      4768 
dram[7]:      4796      4808      4520      4504      4784      4804      4740      4768      4904      4692      5200      5136      4780      4784      4796      4760 
dram[8]:      4840      4776      4460      4496      4792      4880      4740      4684      4904      4740      5200      5192      4760      4752      4776      4780 
dram[9]:      4856      4824      4504      4528      4808      4860      4764      4708      4952      4848      5248      5256      4832      4848      4892      4872 
dram[10]:      4820      4812      4536      4536      4832      4848      4832      4752      4896      4848      5232      5268      4856      4832      4888      4839 
dram[11]:      4840      4820      4512      4552      4764      4880      4752      4764      4872      4824      5208      5248      4840      4696      4868      4784 
dram[12]:      4788      4868      4496      4604      4880      4776      4680      4796      4764      4896      5232      5272      4928      4736      4846      4680 
dram[13]:      4740      4880      4512      4592      4912      4776      4656      4832      4776      4900      5232      5272      4928      4760      4856      4744 
dram[14]:      4724      4816      4404      4580      4912      4784      4684      4808      4720      4908      5232      5260      4916      4664      4808      4717 
dram[15]:      4720      4808      4396      4512      4912      4736      4672      4808      4720      4904      5224      5272      4928      4652      4820      4692 
dram[16]:      4776      4808      4432      4524      4888      4760      4728      4784      4720      4904      5184      5272      4940      4648      4876      4648 
dram[17]:      4768      4832      4648      4520      4856      4792      4704      4760      4848      4884      5308      5280      4920      4896      4772      4644 
dram[18]:      4808      4828      4608      4488      4860      4768      4704      4772      4860      4900      5300      5272      4964      4872      4739      4664 
dram[19]:      4800      4800      4520      4500      4888      4728      4752      4760      4872      4868      5304      5248      4968      4856      4720      4672 
dram[20]:      4824      4808      4520      4560      4872      4836      4744      4796      4872      4856      5272      5296      4988      4804      4752      4682 
dram[21]:      4824      4856      4552      4556      4848      4848      4752      4784      4856      4832      5272      5284      4928      4788      4776      4736 
dram[22]:      4824      4856      4564      4540      4856      4824      4752      4724      4856      4784      5272      5272      4940      4760      4777      4736 
dram[23]:      4772      4856      4572      4528      4872      4824      4752      4760      4832      4784      5288      5260      4928      4776      4752      4736 
dram[24]:      4768      4856      4500      4528      4912      4816      4704      4764      4832      4808      5304      5224      4852      4736      4760      4760 
dram[25]:      4820      4888      4592      4536      4936      4872      4680      4824      4836      4820      5316      5192      4856      4832      4755      4772 
dram[26]:      4840      4856      4616      4548      4892      4840      4680      4800      4872      4844      5304      5200      4880      4796      4744      4744 
dram[27]:      4760      4888      4584      4488      4880      4840      4624      4776      4860      4904      5264      5168      4836      4772      4780      4702 
dram[28]:      4768      4952      4616      4672      4908      4816      4752      4856      4856      4872      5176      5296      4800      4668      4768      4704 
dram[29]:      4752      4952      4616      4616      4896      4840      4776      4824      4784      4832      5152      5296      4844      4712      4785      4752 
dram[30]:      4724      4952      4568      4560      4928      4828      4728      4812      4856      4800      5152      5296      4788      4672      4800      4740 
dram[31]:      4712      4952      4592      4608      4928      4784      4704      4824      4832      4812      5164      5308      4784      4704      4840      4720 
total dram writes = 2471652
bank skew: 5316/4396 = 1.21
chip skew: 77627/76686 = 1.01
average mf latency per bank:
dram[0]:       2467      2416      2547      2349      2406      2059      2505      2212      2347      2115      2216      2171      2099      2401      2367      2538
dram[1]:       2450      2432      2410      2430      2456      2442      2518      2492      2575      2243      2448      1966      2468      2190      2523      2357
dram[2]:       2410      2492      2471      2421      2540      2458      2583      2431      2599      2187      2477      2054      2428      2299      2448      2506
dram[3]:       2351      2669      2225      2720      2269      2681      2329      2588      2517      2348      2480      2116      2451      2286      2556      2480
dram[4]:       2514      2339      2485      2367      2428      2364      2418      2417      2411      2259      2220      2121      2268      2341      2425      2370
dram[5]:       2382      2463      2425      2418      2475      2328      2512      2381      2528      2153      2379      1994      2325      2283      2444      2488
dram[6]:       2355      2525      2401      2470      2553      2335      2607      2331      2586      2165      2436      2017      2359      2249      2466      2469
dram[7]:       2429      2457      2415      2419      2419      2411      2489      2469      2500      2312      2292      2132      2293      2337      2525      2489
dram[8]:       2351      2505      2420      2462      2568      2342      2634      2325      2708      2057      2549      1891      2483      2200      2415      2441
dram[9]:       2401      2383      2427      2467      2477      2376      2535      2368      2549      2122      2393      1962      2479      2221      2436      2337
dram[10]:       2411      2373      2485      2348      2492      2307      2461      2430      2487      2180      2406      1978      2421      2172      2424      2331
dram[11]:       2541      2350      2469      2420      2483      2383      2466      2453      2491      2230      2409      1937      2532      2088      2607      2276
dram[12]:       2454      2501      2467      2600      2371      2554      2361      2435      2435      2239      2248      1994      2387      2036      2555      2381
dram[13]:       2511      2402      2601      2490      2485      2484      2284      2363      2272      2270      2108      2129      2391      2127      2590      2326
dram[14]:       2528      2400      2563      2536      2341      2474      2173      2421      2157      2379      2022      2253      2300      2280      2673      2400
dram[15]:       2551      2329      2603      2419      2437      2381      2325      2310      2329      2198      2196      2060      2385      2152      2693      2370
dram[16]:       2461      2436      2532      2538      2499      2412      2405      2311      2442      2149      2253      1951      2353      2018      2577      2331
dram[17]:       2528      2474      2684      2414      2522      2113      2544      2056      2511      2077      2270      2121      2314      2274      2420      2507
dram[18]:       2334      2585      2547      2549      2364      2319      2306      2263      2168      2342      1920      2406      2012      2475      2162      2620
dram[19]:       2321      2695      2507      2652      2274      2414      2215      2351      2120      2508      1908      2483      2083      2478      2266      2653
dram[20]:       2444      2442      2694      2295      2466      2164      2322      2221      2146      2330      1938      2304      2071      2402      2307      2477
dram[21]:       2459      2430      2636      2416      2440      2224      2333      2168      2307      2193      2100      2164      2149      2333      2293      2473
dram[22]:       2348      2526      2346      2661      2156      2451      2276      2264      2348      2232      2172      2142      2217      2187      2395      2507
dram[23]:       2410      2523      2423      2638      2226      2395      2328      2195      2425      2194      2233      2101      2361      2146      2496      2423
dram[24]:       2455      2403      2554      2382      2356      2328      2341      2232      2215      2244      2030      2281      2210      2423      2415      2446
dram[25]:       2585      2324      2654      2314      2430      2088      2492      2044      2376      2108      2108      2175      2242      2284      2459      2400
dram[26]:       2500      2411      2487      2470      2272      2336      2301      2256      2277      2195      2145      2103      2323      2175      2507      2300
dram[27]:       2407      2462      2487      2597      2260      2252      2345      2158      2267      2161      2051      2203      2127      2287      2412      2406
dram[28]:       2391      2310      2593      2098      2412      2185      2506      2259      2226      2337      2066      2324      2249      2321      2433      2420
dram[29]:       2252      2472      2415      2352      2177      2335      2336      2349      2249      2351      2180      2248      2277      2203      2394      2482
dram[30]:       2351      2421      2388      2419      2116      2460      2220      2501      2055      2429      2052      2234      2337      2145      2531      2401
dram[31]:       2494      2307      2624      2183      2321      2246      2423      2305      2179      2321      2066      2277      2303      2216      2498      2404
maximum mf latency per bank:
dram[0]:      11244      9824     10732      9728     10357     13061     10431     10525     10855     10836     10090     11845      8375     11227     11115     10448
dram[1]:       9365     10119     13877     10336     11233     10793     11373     10506     10417     10472     10472     10352      8642     10239      8334      8257
dram[2]:       9051     10443     13634     10520     11275     10534     11565     10672     10749     10579     10519     10235      9088     11272      8354      9431
dram[3]:       8601     10927     13787     10375     11631     11155     11542     10893     10870     10528     10449     11893      8666     12165     12383     11158
dram[4]:      10126      9099     12539      9818     10423     11800     10432      9937      9889      9871      9223      9099      8781      9430      9990      9029
dram[5]:       8786      9280     14150      9686     11212     10835     11736     10475     10619      9765     10714     10405      8820     10966      8878      9540
dram[6]:       8655     10019     13356      9562     10926     10802     10713      9852     10909      9606      9670      9917      8748     11312      7609      9484
dram[7]:       9287      9864     12483      9425     10400     11608     10581      9542     11293     11006      9249      9690      8900     11050      9488      9184
dram[8]:       7798      9839     14722      9908     11595     10945     11920     10329     10361      9643      9758      9697      9234     10686     12498      9648
dram[9]:      10126      9616     12440      9275      9864     13519     10644      9792      9980     11435      9634      9972      9619     10429      9048     10344
dram[10]:       9181      9502     14050      9223     11812      9912     11713      9730     10408      9670     10765      9633     12212     10868      7903      9404
dram[11]:      10017      9933     13502     10980     11210     10920     11135     11132     10066     10148      9574      9524      9200      8932      9753      9838
dram[12]:      12284      9787     13532     10226     12056      9902     11412     10531     10494     10060     10530      9943      8708     10367      8279      9514
dram[13]:      11834      8405     13018      9428     12585      9845     10719      9887     10371      9989     10325      9934      8692     11775     10114     10044
dram[14]:       9915      9367     11652     10015     10374     10313     10392     10886     10394     11138     10404     10661      9113     10284     10218      9284
dram[15]:       9866      8275     12172      9658     10520     10359     10806     11020     10386     10563     10400     10409      9020      8676      9994      9997
dram[16]:      11296     10075     14127     10441     11221     10082     12326     10306     11721     10358     10386     10342      8570      9679      9265      9879
dram[17]:      12929      9553     13453     10342     12248     10360     11872     10496     11385     10494     10386     10390      9004      9340      9057     10029
dram[18]:      10740      9476     12200     10609     10953     12197     11303     11566     10666     10648     10369     10371      8808     11445      9085      8754
dram[19]:      10401      9167     13543      9993     12366     10404     12537     10431     11151     10576     10455     10456      8944      9212      9761      9004
dram[20]:      10667      8934     11537      9859     10585     10741      9906     11443      9893      9894      9718      9342      8261      9426     10512      8945
dram[21]:      10668      9617     12006     10112     11146     11429     10750     10213      9870      9765      9782      9540      9120      9545      9951      9369
dram[22]:      12039     10007     13344     10314     12511     10791     11713      9681     11638      9628     10044     10040      9356      9580      8188      9809
dram[23]:      11909      9209     13224      9510     12920      9479     11262      9544     11062      9499     10082      9916      8678      9576      9344      8993
dram[24]:      10955      9801     11169     10183     11215     13165      9918     12777     10162     11293     10152     10081      8806     11824      8853      9658
dram[25]:      11656      9306     12764      9530     12021     10284     11440     10299     11034     10301     10271      9566      7936      9540     11613      9329
dram[26]:       9915      9416     11341     10813     10655     10304     10415     10408     10460     10309     10358      8992      9275      7641      9499      9968
dram[27]:      10808      9714     11764     10292     11039     10379     10879     10385     10904     10371     10543      9195      9246      9500     11105      9868
dram[28]:      10137      9401      9461      9912     10912     12848     10290     12402     10314     11274     10150     10011     11132      8802      9717     11366
dram[29]:       8565     11006      9745     10572     11039     10693     11621     10762     11027     10760     10449     10226      8978      8772      8859      9671
dram[30]:       8644     10149      9998     10326     11380     11940     10258     10420     11076     11663     11405     10875     10810      8838      9876      9981
dram[31]:      10324     10122      9550     10069      9975     12274     10240     12217     10250     10819     11486     10238     11554      8668      9969      9838
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158028 n_act=3546 n_pre=3530 n_ref_event=0 n_req=97189 n_rd=20744 n_rd_L2_A=0 n_write=76112 n_wr_bk=1332 bw_util=0.3773
n_activity=188619 dram_eff=0.5206
bk0: 1280a 243395i bk1: 1280a 242659i bk2: 1280a 240837i bk3: 1280a 241099i bk4: 1280a 242386i bk5: 1280a 242315i bk6: 1280a 242709i bk7: 1280a 243164i bk8: 1296a 243283i bk9: 1304a 240869i bk10: 1344a 243590i bk11: 1344a 242395i bk12: 1328a 245120i bk13: 1328a 242104i bk14: 1280a 242965i bk15: 1280a 242138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963514
Row_Buffer_Locality_read = 0.959699
Row_Buffer_Locality_write = 0.964550
Bank_Level_Parallism = 2.151599
Bank_Level_Parallism_Col = 1.917305
Bank_Level_Parallism_Ready = 1.232432
write_to_read_ratio_blp_rw_average = 0.720202
GrpLevelPara = 1.711325 

BW Util details:
bwutil = 0.377269 
total_CMD = 260260 
util_bw = 98188 
Wasted_Col = 66842 
Wasted_Row = 11732 
Idle = 83498 

BW Util Bottlenecks: 
RCDc_limit = 5438 
RCDWRc_limit = 14458 
WTRc_limit = 23182 
RTWc_limit = 37111 
CCDLc_limit = 43088 
rwq = 0 
CCDLc_limit_alone = 37781 
WTRc_limit_alone = 19957 
RTWc_limit_alone = 35029 

Commands details: 
total_CMD = 260260 
n_nop = 158028 
Read = 20744 
Write = 76112 
L2_Alloc = 0 
L2_WB = 1332 
n_act = 3546 
n_pre = 3530 
n_ref = 0 
n_req = 97189 
total_req = 98188 

Dual Bus Interface Util: 
issued_total_row = 7076 
issued_total_col = 98188 
Row_Bus_Util =  0.027188 
CoL_Bus_Util = 0.377269 
Either_Row_CoL_Bus_Util = 0.392807 
Issued_on_Two_Bus_Simul_Util = 0.011650 
issued_two_Eff = 0.029658 
queue_avg = 6.992899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=6.9929
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158119 n_act=3599 n_pre=3583 n_ref_event=0 n_req=97067 n_rd=20752 n_rd_L2_A=0 n_write=75968 n_wr_bk=1387 bw_util=0.377
n_activity=188205 dram_eff=0.5213
bk0: 1280a 243161i bk1: 1280a 241093i bk2: 1280a 243461i bk3: 1280a 241933i bk4: 1280a 241805i bk5: 1280a 243300i bk6: 1280a 242009i bk7: 1280a 242662i bk8: 1304a 241340i bk9: 1304a 242088i bk10: 1344a 242123i bk11: 1344a 242078i bk12: 1328a 243501i bk13: 1328a 243276i bk14: 1280a 243311i bk15: 1280a 243638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962923
Row_Buffer_Locality_read = 0.959377
Row_Buffer_Locality_write = 0.963886
Bank_Level_Parallism = 2.157823
Bank_Level_Parallism_Col = 1.916755
Bank_Level_Parallism_Ready = 1.253254
write_to_read_ratio_blp_rw_average = 0.731734
GrpLevelPara = 1.713276 

BW Util details:
bwutil = 0.376958 
total_CMD = 260260 
util_bw = 98107 
Wasted_Col = 66854 
Wasted_Row = 11350 
Idle = 83949 

BW Util Bottlenecks: 
RCDc_limit = 5487 
RCDWRc_limit = 14495 
WTRc_limit = 21824 
RTWc_limit = 38233 
CCDLc_limit = 42813 
rwq = 0 
CCDLc_limit_alone = 37757 
WTRc_limit_alone = 19000 
RTWc_limit_alone = 36001 

Commands details: 
total_CMD = 260260 
n_nop = 158119 
Read = 20752 
Write = 75968 
L2_Alloc = 0 
L2_WB = 1387 
n_act = 3599 
n_pre = 3583 
n_ref = 0 
n_req = 97067 
total_req = 98107 

Dual Bus Interface Util: 
issued_total_row = 7182 
issued_total_col = 98107 
Row_Bus_Util =  0.027595 
CoL_Bus_Util = 0.376958 
Either_Row_CoL_Bus_Util = 0.392458 
Issued_on_Two_Bus_Simul_Util = 0.012096 
issued_two_Eff = 0.030820 
queue_avg = 6.810893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.81089
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=157959 n_act=3746 n_pre=3730 n_ref_event=0 n_req=97035 n_rd=20752 n_rd_L2_A=0 n_write=75936 n_wr_bk=1388 bw_util=0.3768
n_activity=187896 dram_eff=0.522
bk0: 1280a 243578i bk1: 1280a 240062i bk2: 1280a 244005i bk3: 1280a 239962i bk4: 1280a 242497i bk5: 1280a 241155i bk6: 1280a 241183i bk7: 1280a 242094i bk8: 1304a 241593i bk9: 1304a 241562i bk10: 1344a 241504i bk11: 1344a 240226i bk12: 1328a 243508i bk13: 1328a 242422i bk14: 1280a 243735i bk15: 1280a 242813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961395
Row_Buffer_Locality_read = 0.958125
Row_Buffer_Locality_write = 0.962285
Bank_Level_Parallism = 2.206831
Bank_Level_Parallism_Col = 1.947153
Bank_Level_Parallism_Ready = 1.259442
write_to_read_ratio_blp_rw_average = 0.731071
GrpLevelPara = 1.723598 

BW Util details:
bwutil = 0.376839 
total_CMD = 260260 
util_bw = 98076 
Wasted_Col = 66877 
Wasted_Row = 11452 
Idle = 83855 

BW Util Bottlenecks: 
RCDc_limit = 5344 
RCDWRc_limit = 14787 
WTRc_limit = 22372 
RTWc_limit = 39094 
CCDLc_limit = 43294 
rwq = 0 
CCDLc_limit_alone = 37881 
WTRc_limit_alone = 19263 
RTWc_limit_alone = 36790 

Commands details: 
total_CMD = 260260 
n_nop = 157959 
Read = 20752 
Write = 75936 
L2_Alloc = 0 
L2_WB = 1388 
n_act = 3746 
n_pre = 3730 
n_ref = 0 
n_req = 97035 
total_req = 98076 

Dual Bus Interface Util: 
issued_total_row = 7476 
issued_total_col = 98076 
Row_Bus_Util =  0.028725 
CoL_Bus_Util = 0.376839 
Either_Row_CoL_Bus_Util = 0.393072 
Issued_on_Two_Bus_Simul_Util = 0.012491 
issued_two_Eff = 0.031779 
queue_avg = 6.910736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=6.91074
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158514 n_act=3844 n_pre=3828 n_ref_event=0 n_req=96300 n_rd=20752 n_rd_L2_A=0 n_write=75168 n_wr_bk=1518 bw_util=0.3744
n_activity=187325 dram_eff=0.5202
bk0: 1280a 243548i bk1: 1280a 240716i bk2: 1280a 244065i bk3: 1280a 239203i bk4: 1280a 242627i bk5: 1280a 238984i bk6: 1280a 241723i bk7: 1280a 242223i bk8: 1304a 241932i bk9: 1304a 240800i bk10: 1344a 241899i bk11: 1344a 240099i bk12: 1328a 242249i bk13: 1328a 242986i bk14: 1280a 242952i bk15: 1280a 241757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960083
Row_Buffer_Locality_read = 0.957064
Row_Buffer_Locality_write = 0.960912
Bank_Level_Parallism = 2.235819
Bank_Level_Parallism_Col = 1.953959
Bank_Level_Parallism_Ready = 1.254706
write_to_read_ratio_blp_rw_average = 0.721520
GrpLevelPara = 1.727124 

BW Util details:
bwutil = 0.374387 
total_CMD = 260260 
util_bw = 97438 
Wasted_Col = 67393 
Wasted_Row = 10808 
Idle = 84621 

BW Util Bottlenecks: 
RCDc_limit = 5821 
RCDWRc_limit = 15440 
WTRc_limit = 23153 
RTWc_limit = 39150 
CCDLc_limit = 43798 
rwq = 0 
CCDLc_limit_alone = 38251 
WTRc_limit_alone = 19846 
RTWc_limit_alone = 36910 

Commands details: 
total_CMD = 260260 
n_nop = 158514 
Read = 20752 
Write = 75168 
L2_Alloc = 0 
L2_WB = 1518 
n_act = 3844 
n_pre = 3828 
n_ref = 0 
n_req = 96300 
total_req = 97438 

Dual Bus Interface Util: 
issued_total_row = 7672 
issued_total_col = 97438 
Row_Bus_Util =  0.029478 
CoL_Bus_Util = 0.374387 
Either_Row_CoL_Bus_Util = 0.390940 
Issued_on_Two_Bus_Simul_Util = 0.012926 
issued_two_Eff = 0.033063 
queue_avg = 7.010340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=7.01034
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158339 n_act=3498 n_pre=3482 n_ref_event=0 n_req=96966 n_rd=20752 n_rd_L2_A=0 n_write=75872 n_wr_bk=1368 bw_util=0.3765
n_activity=189729 dram_eff=0.5165
bk0: 1280a 243465i bk1: 1280a 242746i bk2: 1280a 243704i bk3: 1280a 241457i bk4: 1280a 241629i bk5: 1280a 242327i bk6: 1280a 242450i bk7: 1280a 243704i bk8: 1304a 243520i bk9: 1304a 242777i bk10: 1344a 243448i bk11: 1344a 240366i bk12: 1328a 243187i bk13: 1328a 242948i bk14: 1280a 243875i bk15: 1280a 243669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963925
Row_Buffer_Locality_read = 0.958510
Row_Buffer_Locality_write = 0.965400
Bank_Level_Parallism = 2.109264
Bank_Level_Parallism_Col = 1.882475
Bank_Level_Parallism_Ready = 1.235580
write_to_read_ratio_blp_rw_average = 0.718000
GrpLevelPara = 1.675773 

BW Util details:
bwutil = 0.376516 
total_CMD = 260260 
util_bw = 97992 
Wasted_Col = 68921 
Wasted_Row = 11279 
Idle = 82068 

BW Util Bottlenecks: 
RCDc_limit = 5535 
RCDWRc_limit = 13953 
WTRc_limit = 22792 
RTWc_limit = 35551 
CCDLc_limit = 45940 
rwq = 0 
CCDLc_limit_alone = 40311 
WTRc_limit_alone = 19572 
RTWc_limit_alone = 33142 

Commands details: 
total_CMD = 260260 
n_nop = 158339 
Read = 20752 
Write = 75872 
L2_Alloc = 0 
L2_WB = 1368 
n_act = 3498 
n_pre = 3482 
n_ref = 0 
n_req = 96966 
total_req = 97992 

Dual Bus Interface Util: 
issued_total_row = 6980 
issued_total_col = 97992 
Row_Bus_Util =  0.026819 
CoL_Bus_Util = 0.376516 
Either_Row_CoL_Bus_Util = 0.391612 
Issued_on_Two_Bus_Simul_Util = 0.011723 
issued_two_Eff = 0.029935 
queue_avg = 7.083674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.08367
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158279 n_act=3608 n_pre=3592 n_ref_event=0 n_req=96934 n_rd=20752 n_rd_L2_A=0 n_write=75840 n_wr_bk=1365 bw_util=0.3764
n_activity=189211 dram_eff=0.5177
bk0: 1280a 243186i bk1: 1280a 242305i bk2: 1280a 243039i bk3: 1280a 242035i bk4: 1280a 242019i bk5: 1280a 241218i bk6: 1280a 243020i bk7: 1280a 242791i bk8: 1304a 243186i bk9: 1304a 242758i bk10: 1344a 243106i bk11: 1344a 241108i bk12: 1328a 242756i bk13: 1328a 242976i bk14: 1280a 242976i bk15: 1280a 243115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962779
Row_Buffer_Locality_read = 0.956534
Row_Buffer_Locality_write = 0.964480
Bank_Level_Parallism = 2.140645
Bank_Level_Parallism_Col = 1.898873
Bank_Level_Parallism_Ready = 1.235460
write_to_read_ratio_blp_rw_average = 0.719162
GrpLevelPara = 1.700309 

BW Util details:
bwutil = 0.376381 
total_CMD = 260260 
util_bw = 97957 
Wasted_Col = 67894 
Wasted_Row = 11432 
Idle = 82977 

BW Util Bottlenecks: 
RCDc_limit = 5997 
RCDWRc_limit = 14164 
WTRc_limit = 22316 
RTWc_limit = 36628 
CCDLc_limit = 44111 
rwq = 0 
CCDLc_limit_alone = 38960 
WTRc_limit_alone = 19346 
RTWc_limit_alone = 34447 

Commands details: 
total_CMD = 260260 
n_nop = 158279 
Read = 20752 
Write = 75840 
L2_Alloc = 0 
L2_WB = 1365 
n_act = 3608 
n_pre = 3592 
n_ref = 0 
n_req = 96934 
total_req = 97957 

Dual Bus Interface Util: 
issued_total_row = 7200 
issued_total_col = 97957 
Row_Bus_Util =  0.027665 
CoL_Bus_Util = 0.376381 
Either_Row_CoL_Bus_Util = 0.391843 
Issued_on_Two_Bus_Simul_Util = 0.012203 
issued_two_Eff = 0.031143 
queue_avg = 7.108561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=7.10856
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158533 n_act=3712 n_pre=3696 n_ref_event=0 n_req=96550 n_rd=20752 n_rd_L2_A=0 n_write=75440 n_wr_bk=1432 bw_util=0.3751
n_activity=189102 dram_eff=0.5163
bk0: 1280a 243173i bk1: 1280a 240966i bk2: 1280a 242492i bk3: 1280a 242084i bk4: 1280a 239665i bk5: 1280a 242041i bk6: 1280a 241702i bk7: 1280a 242626i bk8: 1304a 242544i bk9: 1304a 243348i bk10: 1344a 241692i bk11: 1344a 239654i bk12: 1328a 242897i bk13: 1328a 242464i bk14: 1280a 242980i bk15: 1280a 241880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961554
Row_Buffer_Locality_read = 0.957739
Row_Buffer_Locality_write = 0.962598
Bank_Level_Parallism = 2.192697
Bank_Level_Parallism_Col = 1.926642
Bank_Level_Parallism_Ready = 1.236520
write_to_read_ratio_blp_rw_average = 0.723029
GrpLevelPara = 1.716140 

BW Util details:
bwutil = 0.375102 
total_CMD = 260260 
util_bw = 97624 
Wasted_Col = 68835 
Wasted_Row = 10721 
Idle = 83080 

BW Util Bottlenecks: 
RCDc_limit = 5790 
RCDWRc_limit = 14946 
WTRc_limit = 23036 
RTWc_limit = 41003 
CCDLc_limit = 43794 
rwq = 0 
CCDLc_limit_alone = 38561 
WTRc_limit_alone = 20066 
RTWc_limit_alone = 38740 

Commands details: 
total_CMD = 260260 
n_nop = 158533 
Read = 20752 
Write = 75440 
L2_Alloc = 0 
L2_WB = 1432 
n_act = 3712 
n_pre = 3696 
n_ref = 0 
n_req = 96550 
total_req = 97624 

Dual Bus Interface Util: 
issued_total_row = 7408 
issued_total_col = 97624 
Row_Bus_Util =  0.028464 
CoL_Bus_Util = 0.375102 
Either_Row_CoL_Bus_Util = 0.390867 
Issued_on_Two_Bus_Simul_Util = 0.012699 
issued_two_Eff = 0.032489 
queue_avg = 6.937670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.93767
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158494 n_act=3748 n_pre=3732 n_ref_event=0 n_req=96442 n_rd=20752 n_rd_L2_A=0 n_write=75328 n_wr_bk=1448 bw_util=0.3747
n_activity=188645 dram_eff=0.517
bk0: 1280a 243278i bk1: 1280a 240637i bk2: 1280a 243363i bk3: 1280a 241003i bk4: 1280a 241352i bk5: 1280a 241759i bk6: 1280a 240758i bk7: 1280a 243488i bk8: 1304a 241848i bk9: 1304a 243180i bk10: 1344a 242417i bk11: 1344a 241100i bk12: 1328a 242372i bk13: 1328a 243211i bk14: 1280a 243432i bk15: 1280a 242134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961137
Row_Buffer_Locality_read = 0.958799
Row_Buffer_Locality_write = 0.961778
Bank_Level_Parallism = 2.181486
Bank_Level_Parallism_Col = 1.918810
Bank_Level_Parallism_Ready = 1.242115
write_to_read_ratio_blp_rw_average = 0.725291
GrpLevelPara = 1.704046 

BW Util details:
bwutil = 0.374733 
total_CMD = 260260 
util_bw = 97528 
Wasted_Col = 67504 
Wasted_Row = 11577 
Idle = 83651 

BW Util Bottlenecks: 
RCDc_limit = 5628 
RCDWRc_limit = 15168 
WTRc_limit = 22210 
RTWc_limit = 38372 
CCDLc_limit = 43885 
rwq = 0 
CCDLc_limit_alone = 38483 
WTRc_limit_alone = 19251 
RTWc_limit_alone = 35929 

Commands details: 
total_CMD = 260260 
n_nop = 158494 
Read = 20752 
Write = 75328 
L2_Alloc = 0 
L2_WB = 1448 
n_act = 3748 
n_pre = 3732 
n_ref = 0 
n_req = 96442 
total_req = 97528 

Dual Bus Interface Util: 
issued_total_row = 7480 
issued_total_col = 97528 
Row_Bus_Util =  0.028740 
CoL_Bus_Util = 0.374733 
Either_Row_CoL_Bus_Util = 0.391017 
Issued_on_Two_Bus_Simul_Util = 0.012457 
issued_two_Eff = 0.031857 
queue_avg = 6.982052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=6.98205
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158576 n_act=3675 n_pre=3659 n_ref_event=0 n_req=96417 n_rd=20752 n_rd_L2_A=0 n_write=75296 n_wr_bk=1476 bw_util=0.3747
n_activity=188557 dram_eff=0.5172
bk0: 1280a 243335i bk1: 1280a 240784i bk2: 1280a 243158i bk3: 1280a 241015i bk4: 1280a 241037i bk5: 1280a 242830i bk6: 1280a 240912i bk7: 1280a 243849i bk8: 1304a 241310i bk9: 1304a 244045i bk10: 1344a 241275i bk11: 1344a 241892i bk12: 1328a 241903i bk13: 1328a 244188i bk14: 1280a 243642i bk15: 1280a 243480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961884
Row_Buffer_Locality_read = 0.958317
Row_Buffer_Locality_write = 0.962863
Bank_Level_Parallism = 2.159496
Bank_Level_Parallism_Col = 1.907946
Bank_Level_Parallism_Ready = 1.245529
write_to_read_ratio_blp_rw_average = 0.722744
GrpLevelPara = 1.697817 

BW Util details:
bwutil = 0.374718 
total_CMD = 260260 
util_bw = 97524 
Wasted_Col = 67952 
Wasted_Row = 11381 
Idle = 83403 

BW Util Bottlenecks: 
RCDc_limit = 5723 
RCDWRc_limit = 14844 
WTRc_limit = 22305 
RTWc_limit = 37654 
CCDLc_limit = 43991 
rwq = 0 
CCDLc_limit_alone = 38549 
WTRc_limit_alone = 19056 
RTWc_limit_alone = 35461 

Commands details: 
total_CMD = 260260 
n_nop = 158576 
Read = 20752 
Write = 75296 
L2_Alloc = 0 
L2_WB = 1476 
n_act = 3675 
n_pre = 3659 
n_ref = 0 
n_req = 96417 
total_req = 97524 

Dual Bus Interface Util: 
issued_total_row = 7334 
issued_total_col = 97524 
Row_Bus_Util =  0.028180 
CoL_Bus_Util = 0.374718 
Either_Row_CoL_Bus_Util = 0.390702 
Issued_on_Two_Bus_Simul_Util = 0.012195 
issued_two_Eff = 0.031214 
queue_avg = 6.822347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.82235
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158066 n_act=3478 n_pre=3462 n_ref_event=0 n_req=97392 n_rd=20752 n_rd_L2_A=0 n_write=76320 n_wr_bk=1280 bw_util=0.3779
n_activity=189499 dram_eff=0.519
bk0: 1280a 243071i bk1: 1280a 242558i bk2: 1280a 243595i bk3: 1280a 241298i bk4: 1280a 242516i bk5: 1280a 242094i bk6: 1280a 242585i bk7: 1280a 242798i bk8: 1304a 241803i bk9: 1304a 242621i bk10: 1344a 242760i bk11: 1344a 240769i bk12: 1328a 242868i bk13: 1328a 243842i bk14: 1280a 244081i bk15: 1280a 244650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964289
Row_Buffer_Locality_read = 0.961642
Row_Buffer_Locality_write = 0.965005
Bank_Level_Parallism = 2.128250
Bank_Level_Parallism_Col = 1.902558
Bank_Level_Parallism_Ready = 1.246116
write_to_read_ratio_blp_rw_average = 0.726274
GrpLevelPara = 1.690324 

BW Util details:
bwutil = 0.377899 
total_CMD = 260260 
util_bw = 98352 
Wasted_Col = 67708 
Wasted_Row = 11383 
Idle = 82817 

BW Util Bottlenecks: 
RCDc_limit = 4991 
RCDWRc_limit = 14004 
WTRc_limit = 22034 
RTWc_limit = 36410 
CCDLc_limit = 44864 
rwq = 0 
CCDLc_limit_alone = 39531 
WTRc_limit_alone = 18997 
RTWc_limit_alone = 34114 

Commands details: 
total_CMD = 260260 
n_nop = 158066 
Read = 20752 
Write = 76320 
L2_Alloc = 0 
L2_WB = 1280 
n_act = 3478 
n_pre = 3462 
n_ref = 0 
n_req = 97392 
total_req = 98352 

Dual Bus Interface Util: 
issued_total_row = 6940 
issued_total_col = 98352 
Row_Bus_Util =  0.026666 
CoL_Bus_Util = 0.377899 
Either_Row_CoL_Bus_Util = 0.392661 
Issued_on_Two_Bus_Simul_Util = 0.011903 
issued_two_Eff = 0.030315 
queue_avg = 6.884619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.88462
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=157895 n_act=3568 n_pre=3552 n_ref_event=0 n_req=97411 n_rd=20752 n_rd_L2_A=0 n_write=76336 n_wr_bk=1291 bw_util=0.378
n_activity=188922 dram_eff=0.5207
bk0: 1280a 242885i bk1: 1280a 242645i bk2: 1280a 242906i bk3: 1280a 241427i bk4: 1280a 242494i bk5: 1280a 241593i bk6: 1280a 242823i bk7: 1280a 242954i bk8: 1304a 242397i bk9: 1304a 242714i bk10: 1344a 243978i bk11: 1344a 239951i bk12: 1328a 242616i bk13: 1328a 242703i bk14: 1280a 243660i bk15: 1280a 242770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963372
Row_Buffer_Locality_read = 0.960630
Row_Buffer_Locality_write = 0.964114
Bank_Level_Parallism = 2.148253
Bank_Level_Parallism_Col = 1.906172
Bank_Level_Parallism_Ready = 1.245286
write_to_read_ratio_blp_rw_average = 0.727270
GrpLevelPara = 1.696426 

BW Util details:
bwutil = 0.378003 
total_CMD = 260260 
util_bw = 98379 
Wasted_Col = 67945 
Wasted_Row = 11055 
Idle = 82881 

BW Util Bottlenecks: 
RCDc_limit = 5137 
RCDWRc_limit = 14424 
WTRc_limit = 23064 
RTWc_limit = 35230 
CCDLc_limit = 45347 
rwq = 0 
CCDLc_limit_alone = 39717 
WTRc_limit_alone = 19860 
RTWc_limit_alone = 32804 

Commands details: 
total_CMD = 260260 
n_nop = 157895 
Read = 20752 
Write = 76336 
L2_Alloc = 0 
L2_WB = 1291 
n_act = 3568 
n_pre = 3552 
n_ref = 0 
n_req = 97411 
total_req = 98379 

Dual Bus Interface Util: 
issued_total_row = 7120 
issued_total_col = 98379 
Row_Bus_Util =  0.027357 
CoL_Bus_Util = 0.378003 
Either_Row_CoL_Bus_Util = 0.393318 
Issued_on_Two_Bus_Simul_Util = 0.012042 
issued_two_Eff = 0.030616 
queue_avg = 7.007531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=7.00753
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158300 n_act=3545 n_pre=3529 n_ref_event=0 n_req=96926 n_rd=20752 n_rd_L2_A=0 n_write=75824 n_wr_bk=1400 bw_util=0.3765
n_activity=187984 dram_eff=0.5212
bk0: 1280a 242810i bk1: 1280a 241295i bk2: 1280a 242985i bk3: 1280a 241315i bk4: 1280a 241747i bk5: 1280a 241638i bk6: 1280a 244303i bk7: 1280a 243131i bk8: 1304a 242644i bk9: 1304a 242380i bk10: 1344a 243450i bk11: 1344a 240872i bk12: 1328a 241965i bk13: 1328a 243945i bk14: 1280a 243425i bk15: 1280a 243129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963426
Row_Buffer_Locality_read = 0.959329
Row_Buffer_Locality_write = 0.964542
Bank_Level_Parallism = 2.158148
Bank_Level_Parallism_Col = 1.923159
Bank_Level_Parallism_Ready = 1.263585
write_to_read_ratio_blp_rw_average = 0.727876
GrpLevelPara = 1.707897 

BW Util details:
bwutil = 0.376454 
total_CMD = 260260 
util_bw = 97976 
Wasted_Col = 66931 
Wasted_Row = 11194 
Idle = 84159 

BW Util Bottlenecks: 
RCDc_limit = 5389 
RCDWRc_limit = 14071 
WTRc_limit = 21998 
RTWc_limit = 37302 
CCDLc_limit = 43562 
rwq = 0 
CCDLc_limit_alone = 38320 
WTRc_limit_alone = 19041 
RTWc_limit_alone = 35017 

Commands details: 
total_CMD = 260260 
n_nop = 158300 
Read = 20752 
Write = 75824 
L2_Alloc = 0 
L2_WB = 1400 
n_act = 3545 
n_pre = 3529 
n_ref = 0 
n_req = 96926 
total_req = 97976 

Dual Bus Interface Util: 
issued_total_row = 7074 
issued_total_col = 97976 
Row_Bus_Util =  0.027181 
CoL_Bus_Util = 0.376454 
Either_Row_CoL_Bus_Util = 0.391762 
Issued_on_Two_Bus_Simul_Util = 0.011873 
issued_two_Eff = 0.030306 
queue_avg = 6.897065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.89706
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=157943 n_act=3896 n_pre=3880 n_ref_event=0 n_req=96979 n_rd=20752 n_rd_L2_A=0 n_write=75888 n_wr_bk=1354 bw_util=0.3765
n_activity=189731 dram_eff=0.5165
bk0: 1280a 241954i bk1: 1280a 242642i bk2: 1280a 239955i bk3: 1280a 242336i bk4: 1280a 238792i bk5: 1280a 241099i bk6: 1280a 241217i bk7: 1280a 242744i bk8: 1304a 241334i bk9: 1304a 241333i bk10: 1344a 241556i bk11: 1344a 240776i bk12: 1328a 242710i bk13: 1328a 242634i bk14: 1280a 241095i bk15: 1280a 242495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959826
Row_Buffer_Locality_read = 0.953161
Row_Buffer_Locality_write = 0.961641
Bank_Level_Parallism = 2.223545
Bank_Level_Parallism_Col = 1.942515
Bank_Level_Parallism_Ready = 1.243954
write_to_read_ratio_blp_rw_average = 0.724983
GrpLevelPara = 1.710261 

BW Util details:
bwutil = 0.376523 
total_CMD = 260260 
util_bw = 97994 
Wasted_Col = 69227 
Wasted_Row = 11083 
Idle = 81956 

BW Util Bottlenecks: 
RCDc_limit = 6324 
RCDWRc_limit = 15205 
WTRc_limit = 23853 
RTWc_limit = 39293 
CCDLc_limit = 45557 
rwq = 0 
CCDLc_limit_alone = 39563 
WTRc_limit_alone = 20303 
RTWc_limit_alone = 36849 

Commands details: 
total_CMD = 260260 
n_nop = 157943 
Read = 20752 
Write = 75888 
L2_Alloc = 0 
L2_WB = 1354 
n_act = 3896 
n_pre = 3880 
n_ref = 0 
n_req = 96979 
total_req = 97994 

Dual Bus Interface Util: 
issued_total_row = 7776 
issued_total_col = 97994 
Row_Bus_Util =  0.029878 
CoL_Bus_Util = 0.376523 
Either_Row_CoL_Bus_Util = 0.393134 
Issued_on_Two_Bus_Simul_Util = 0.013268 
issued_two_Eff = 0.033748 
queue_avg = 7.535949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.53595
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=157440 n_act=4139 n_pre=4123 n_ref_event=0 n_req=97106 n_rd=20752 n_rd_L2_A=0 n_write=76016 n_wr_bk=1352 bw_util=0.377
n_activity=190053 dram_eff=0.5163
bk0: 1280a 241691i bk1: 1280a 242567i bk2: 1280a 239451i bk3: 1280a 242160i bk4: 1280a 239862i bk5: 1280a 240592i bk6: 1280a 242581i bk7: 1280a 240701i bk8: 1304a 242238i bk9: 1304a 241279i bk10: 1344a 241733i bk11: 1344a 239412i bk12: 1328a 241534i bk13: 1328a 241991i bk14: 1280a 241410i bk15: 1280a 242913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957376
Row_Buffer_Locality_read = 0.950270
Row_Buffer_Locality_write = 0.959308
Bank_Level_Parallism = 2.235001
Bank_Level_Parallism_Col = 1.926611
Bank_Level_Parallism_Ready = 1.242489
write_to_read_ratio_blp_rw_average = 0.718034
GrpLevelPara = 1.691927 

BW Util details:
bwutil = 0.377008 
total_CMD = 260260 
util_bw = 98120 
Wasted_Col = 68630 
Wasted_Row = 11841 
Idle = 81669 

BW Util Bottlenecks: 
RCDc_limit = 6566 
RCDWRc_limit = 16424 
WTRc_limit = 23467 
RTWc_limit = 37962 
CCDLc_limit = 45163 
rwq = 0 
CCDLc_limit_alone = 39426 
WTRc_limit_alone = 20115 
RTWc_limit_alone = 35577 

Commands details: 
total_CMD = 260260 
n_nop = 157440 
Read = 20752 
Write = 76016 
L2_Alloc = 0 
L2_WB = 1352 
n_act = 4139 
n_pre = 4123 
n_ref = 0 
n_req = 97106 
total_req = 98120 

Dual Bus Interface Util: 
issued_total_row = 8262 
issued_total_col = 98120 
Row_Bus_Util =  0.031745 
CoL_Bus_Util = 0.377008 
Either_Row_CoL_Bus_Util = 0.395066 
Issued_on_Two_Bus_Simul_Util = 0.013686 
issued_two_Eff = 0.034643 
queue_avg = 7.445962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.44596
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158148 n_act=3931 n_pre=3915 n_ref_event=0 n_req=96639 n_rd=20752 n_rd_L2_A=0 n_write=75536 n_wr_bk=1401 bw_util=0.3754
n_activity=188563 dram_eff=0.5181
bk0: 1280a 241299i bk1: 1280a 243828i bk2: 1280a 240361i bk3: 1280a 243286i bk4: 1280a 240972i bk5: 1280a 242588i bk6: 1280a 242573i bk7: 1280a 241542i bk8: 1304a 243162i bk9: 1304a 241005i bk10: 1344a 242736i bk11: 1344a 239463i bk12: 1328a 241633i bk13: 1328a 240719i bk14: 1280a 241090i bk15: 1280a 243015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959323
Row_Buffer_Locality_read = 0.954221
Row_Buffer_Locality_write = 0.960718
Bank_Level_Parallism = 2.213943
Bank_Level_Parallism_Col = 1.931618
Bank_Level_Parallism_Ready = 1.241245
write_to_read_ratio_blp_rw_average = 0.726073
GrpLevelPara = 1.708044 

BW Util details:
bwutil = 0.375352 
total_CMD = 260260 
util_bw = 97689 
Wasted_Col = 67416 
Wasted_Row = 11741 
Idle = 83414 

BW Util Bottlenecks: 
RCDc_limit = 6196 
RCDWRc_limit = 15600 
WTRc_limit = 22783 
RTWc_limit = 38927 
CCDLc_limit = 43444 
rwq = 0 
CCDLc_limit_alone = 37939 
WTRc_limit_alone = 19604 
RTWc_limit_alone = 36601 

Commands details: 
total_CMD = 260260 
n_nop = 158148 
Read = 20752 
Write = 75536 
L2_Alloc = 0 
L2_WB = 1401 
n_act = 3931 
n_pre = 3915 
n_ref = 0 
n_req = 96639 
total_req = 97689 

Dual Bus Interface Util: 
issued_total_row = 7846 
issued_total_col = 97689 
Row_Bus_Util =  0.030147 
CoL_Bus_Util = 0.375352 
Either_Row_CoL_Bus_Util = 0.392346 
Issued_on_Two_Bus_Simul_Util = 0.013152 
issued_two_Eff = 0.033522 
queue_avg = 7.076216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.07622
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158590 n_act=3680 n_pre=3664 n_ref_event=0 n_req=96490 n_rd=20752 n_rd_L2_A=0 n_write=75392 n_wr_bk=1384 bw_util=0.3747
n_activity=187746 dram_eff=0.5195
bk0: 1280a 243379i bk1: 1280a 241920i bk2: 1280a 241836i bk3: 1280a 243001i bk4: 1280a 241676i bk5: 1280a 240409i bk6: 1280a 242509i bk7: 1280a 242788i bk8: 1304a 243642i bk9: 1304a 242421i bk10: 1344a 243319i bk11: 1344a 241756i bk12: 1328a 242603i bk13: 1328a 242568i bk14: 1280a 242454i bk15: 1280a 243409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961861
Row_Buffer_Locality_read = 0.957980
Row_Buffer_Locality_write = 0.962925
Bank_Level_Parallism = 2.165161
Bank_Level_Parallism_Col = 1.913412
Bank_Level_Parallism_Ready = 1.238424
write_to_read_ratio_blp_rw_average = 0.724660
GrpLevelPara = 1.700685 

BW Util details:
bwutil = 0.374733 
total_CMD = 260260 
util_bw = 97528 
Wasted_Col = 66935 
Wasted_Row = 11487 
Idle = 84310 

BW Util Bottlenecks: 
RCDc_limit = 5581 
RCDWRc_limit = 15097 
WTRc_limit = 23670 
RTWc_limit = 35062 
CCDLc_limit = 44176 
rwq = 0 
CCDLc_limit_alone = 38682 
WTRc_limit_alone = 20400 
RTWc_limit_alone = 32838 

Commands details: 
total_CMD = 260260 
n_nop = 158590 
Read = 20752 
Write = 75392 
L2_Alloc = 0 
L2_WB = 1384 
n_act = 3680 
n_pre = 3664 
n_ref = 0 
n_req = 96490 
total_req = 97528 

Dual Bus Interface Util: 
issued_total_row = 7344 
issued_total_col = 97528 
Row_Bus_Util =  0.028218 
CoL_Bus_Util = 0.374733 
Either_Row_CoL_Bus_Util = 0.390648 
Issued_on_Two_Bus_Simul_Util = 0.012303 
issued_two_Eff = 0.031494 
queue_avg = 7.006279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.00628
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158493 n_act=3661 n_pre=3645 n_ref_event=0 n_req=96627 n_rd=20752 n_rd_L2_A=0 n_write=75536 n_wr_bk=1356 bw_util=0.3752
n_activity=188383 dram_eff=0.5183
bk0: 1280a 241955i bk1: 1280a 242485i bk2: 1280a 242403i bk3: 1280a 242697i bk4: 1280a 241608i bk5: 1280a 241633i bk6: 1280a 242971i bk7: 1280a 242024i bk8: 1304a 243257i bk9: 1304a 241838i bk10: 1344a 242356i bk11: 1344a 241703i bk12: 1328a 242708i bk13: 1328a 242613i bk14: 1280a 241515i bk15: 1280a 242588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962112
Row_Buffer_Locality_read = 0.959088
Row_Buffer_Locality_write = 0.962939
Bank_Level_Parallism = 2.168777
Bank_Level_Parallism_Col = 1.919900
Bank_Level_Parallism_Ready = 1.239042
write_to_read_ratio_blp_rw_average = 0.723523
GrpLevelPara = 1.707619 

BW Util details:
bwutil = 0.375179 
total_CMD = 260260 
util_bw = 97644 
Wasted_Col = 68022 
Wasted_Row = 11592 
Idle = 83002 

BW Util Bottlenecks: 
RCDc_limit = 5364 
RCDWRc_limit = 14919 
WTRc_limit = 22626 
RTWc_limit = 38788 
CCDLc_limit = 44233 
rwq = 0 
CCDLc_limit_alone = 38638 
WTRc_limit_alone = 19306 
RTWc_limit_alone = 36513 

Commands details: 
total_CMD = 260260 
n_nop = 158493 
Read = 20752 
Write = 75536 
L2_Alloc = 0 
L2_WB = 1356 
n_act = 3661 
n_pre = 3645 
n_ref = 0 
n_req = 96627 
total_req = 97644 

Dual Bus Interface Util: 
issued_total_row = 7306 
issued_total_col = 97644 
Row_Bus_Util =  0.028072 
CoL_Bus_Util = 0.375179 
Either_Row_CoL_Bus_Util = 0.391021 
Issued_on_Two_Bus_Simul_Util = 0.012230 
issued_two_Eff = 0.031277 
queue_avg = 7.097406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.09741
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158032 n_act=3556 n_pre=3540 n_ref_event=0 n_req=97218 n_rd=20752 n_rd_L2_A=0 n_write=76144 n_wr_bk=1288 bw_util=0.3773
n_activity=188048 dram_eff=0.5221
bk0: 1280a 243501i bk1: 1280a 242049i bk2: 1280a 243062i bk3: 1280a 240430i bk4: 1280a 242395i bk5: 1280a 241574i bk6: 1280a 242856i bk7: 1280a 243150i bk8: 1304a 241743i bk9: 1304a 243293i bk10: 1344a 241707i bk11: 1344a 242329i bk12: 1328a 243557i bk13: 1328a 242002i bk14: 1280a 243330i bk15: 1280a 243178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963422
Row_Buffer_Locality_read = 0.957884
Row_Buffer_Locality_write = 0.964926
Bank_Level_Parallism = 2.167586
Bank_Level_Parallism_Col = 1.922096
Bank_Level_Parallism_Ready = 1.241465
write_to_read_ratio_blp_rw_average = 0.718307
GrpLevelPara = 1.715112 

BW Util details:
bwutil = 0.377254 
total_CMD = 260260 
util_bw = 98184 
Wasted_Col = 66662 
Wasted_Row = 11028 
Idle = 84386 

BW Util Bottlenecks: 
RCDc_limit = 5554 
RCDWRc_limit = 14089 
WTRc_limit = 23939 
RTWc_limit = 37394 
CCDLc_limit = 42568 
rwq = 0 
CCDLc_limit_alone = 37155 
WTRc_limit_alone = 20706 
RTWc_limit_alone = 35214 

Commands details: 
total_CMD = 260260 
n_nop = 158032 
Read = 20752 
Write = 76144 
L2_Alloc = 0 
L2_WB = 1288 
n_act = 3556 
n_pre = 3540 
n_ref = 0 
n_req = 97218 
total_req = 98184 

Dual Bus Interface Util: 
issued_total_row = 7096 
issued_total_col = 98184 
Row_Bus_Util =  0.027265 
CoL_Bus_Util = 0.377254 
Either_Row_CoL_Bus_Util = 0.392792 
Issued_on_Two_Bus_Simul_Util = 0.011727 
issued_two_Eff = 0.029855 
queue_avg = 6.634519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=6.63452
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158386 n_act=3354 n_pre=3338 n_ref_event=0 n_req=97224 n_rd=20752 n_rd_L2_A=0 n_write=76160 n_wr_bk=1247 bw_util=0.3772
n_activity=187874 dram_eff=0.5225
bk0: 1280a 243434i bk1: 1280a 243107i bk2: 1280a 242758i bk3: 1280a 242399i bk4: 1280a 242255i bk5: 1280a 242040i bk6: 1280a 243229i bk7: 1280a 242441i bk8: 1304a 243665i bk9: 1304a 244251i bk10: 1344a 242730i bk11: 1344a 242072i bk12: 1328a 244293i bk13: 1328a 242148i bk14: 1280a 243739i bk15: 1280a 243182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965502
Row_Buffer_Locality_read = 0.961305
Row_Buffer_Locality_write = 0.966641
Bank_Level_Parallism = 2.129215
Bank_Level_Parallism_Col = 1.912528
Bank_Level_Parallism_Ready = 1.250512
write_to_read_ratio_blp_rw_average = 0.726884
GrpLevelPara = 1.715277 

BW Util details:
bwutil = 0.377157 
total_CMD = 260260 
util_bw = 98159 
Wasted_Col = 66426 
Wasted_Row = 10898 
Idle = 84777 

BW Util Bottlenecks: 
RCDc_limit = 5109 
RCDWRc_limit = 13590 
WTRc_limit = 22331 
RTWc_limit = 37963 
CCDLc_limit = 42491 
rwq = 0 
CCDLc_limit_alone = 37302 
WTRc_limit_alone = 19420 
RTWc_limit_alone = 35685 

Commands details: 
total_CMD = 260260 
n_nop = 158386 
Read = 20752 
Write = 76160 
L2_Alloc = 0 
L2_WB = 1247 
n_act = 3354 
n_pre = 3338 
n_ref = 0 
n_req = 97224 
total_req = 98159 

Dual Bus Interface Util: 
issued_total_row = 6692 
issued_total_col = 98159 
Row_Bus_Util =  0.025713 
CoL_Bus_Util = 0.377157 
Either_Row_CoL_Bus_Util = 0.391432 
Issued_on_Two_Bus_Simul_Util = 0.011439 
issued_two_Eff = 0.029222 
queue_avg = 6.455744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.45574
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158214 n_act=3558 n_pre=3542 n_ref_event=0 n_req=97054 n_rd=20752 n_rd_L2_A=0 n_write=75984 n_wr_bk=1272 bw_util=0.3766
n_activity=187731 dram_eff=0.5221
bk0: 1280a 244466i bk1: 1280a 242831i bk2: 1280a 243053i bk3: 1280a 241007i bk4: 1280a 242467i bk5: 1280a 242203i bk6: 1280a 242937i bk7: 1280a 241906i bk8: 1304a 242668i bk9: 1304a 244107i bk10: 1344a 242050i bk11: 1344a 241111i bk12: 1328a 243554i bk13: 1328a 241241i bk14: 1280a 243820i bk15: 1280a 242765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963340
Row_Buffer_Locality_read = 0.958655
Row_Buffer_Locality_write = 0.964614
Bank_Level_Parallism = 2.154290
Bank_Level_Parallism_Col = 1.910334
Bank_Level_Parallism_Ready = 1.250602
write_to_read_ratio_blp_rw_average = 0.724697
GrpLevelPara = 1.706718 

BW Util details:
bwutil = 0.376577 
total_CMD = 260260 
util_bw = 98008 
Wasted_Col = 66740 
Wasted_Row = 11193 
Idle = 84319 

BW Util Bottlenecks: 
RCDc_limit = 5414 
RCDWRc_limit = 14215 
WTRc_limit = 22777 
RTWc_limit = 37557 
CCDLc_limit = 42833 
rwq = 0 
CCDLc_limit_alone = 37626 
WTRc_limit_alone = 19823 
RTWc_limit_alone = 35304 

Commands details: 
total_CMD = 260260 
n_nop = 158214 
Read = 20752 
Write = 75984 
L2_Alloc = 0 
L2_WB = 1272 
n_act = 3558 
n_pre = 3542 
n_ref = 0 
n_req = 97054 
total_req = 98008 

Dual Bus Interface Util: 
issued_total_row = 7100 
issued_total_col = 98008 
Row_Bus_Util =  0.027280 
CoL_Bus_Util = 0.376577 
Either_Row_CoL_Bus_Util = 0.392093 
Issued_on_Two_Bus_Simul_Util = 0.011765 
issued_two_Eff = 0.030006 
queue_avg = 6.574629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=6.57463
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158215 n_act=3390 n_pre=3374 n_ref_event=0 n_req=97339 n_rd=20752 n_rd_L2_A=0 n_write=76288 n_wr_bk=1194 bw_util=0.3774
n_activity=189607 dram_eff=0.5181
bk0: 1280a 242490i bk1: 1280a 242596i bk2: 1280a 244360i bk3: 1280a 242335i bk4: 1280a 242352i bk5: 1280a 241935i bk6: 1280a 243127i bk7: 1280a 242952i bk8: 1304a 242482i bk9: 1304a 243528i bk10: 1344a 242537i bk11: 1344a 242809i bk12: 1328a 243252i bk13: 1328a 240971i bk14: 1280a 243920i bk15: 1280a 243951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965173
Row_Buffer_Locality_read = 0.957305
Row_Buffer_Locality_write = 0.967305
Bank_Level_Parallism = 2.111121
Bank_Level_Parallism_Col = 1.893037
Bank_Level_Parallism_Ready = 1.227355
write_to_read_ratio_blp_rw_average = 0.716004
GrpLevelPara = 1.689650 

BW Util details:
bwutil = 0.377446 
total_CMD = 260260 
util_bw = 98234 
Wasted_Col = 68490 
Wasted_Row = 11334 
Idle = 82202 

BW Util Bottlenecks: 
RCDc_limit = 5693 
RCDWRc_limit = 13470 
WTRc_limit = 24539 
RTWc_limit = 37560 
CCDLc_limit = 45344 
rwq = 0 
CCDLc_limit_alone = 39339 
WTRc_limit_alone = 20890 
RTWc_limit_alone = 35204 

Commands details: 
total_CMD = 260260 
n_nop = 158215 
Read = 20752 
Write = 76288 
L2_Alloc = 0 
L2_WB = 1194 
n_act = 3390 
n_pre = 3374 
n_ref = 0 
n_req = 97339 
total_req = 98234 

Dual Bus Interface Util: 
issued_total_row = 6764 
issued_total_col = 98234 
Row_Bus_Util =  0.025989 
CoL_Bus_Util = 0.377446 
Either_Row_CoL_Bus_Util = 0.392089 
Issued_on_Two_Bus_Simul_Util = 0.011346 
issued_two_Eff = 0.028938 
queue_avg = 6.990083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.99008
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158176 n_act=3409 n_pre=3393 n_ref_event=0 n_req=97305 n_rd=20752 n_rd_L2_A=0 n_write=76240 n_wr_bk=1252 bw_util=0.3775
n_activity=189757 dram_eff=0.5177
bk0: 1280a 243646i bk1: 1280a 243078i bk2: 1280a 243970i bk3: 1280a 242130i bk4: 1280a 243171i bk5: 1280a 242686i bk6: 1280a 243967i bk7: 1280a 242274i bk8: 1304a 241402i bk9: 1304a 244089i bk10: 1344a 242101i bk11: 1344a 242180i bk12: 1328a 242904i bk13: 1328a 242280i bk14: 1280a 244013i bk15: 1280a 243519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964966
Row_Buffer_Locality_read = 0.957305
Row_Buffer_Locality_write = 0.967042
Bank_Level_Parallism = 2.101433
Bank_Level_Parallism_Col = 1.881421
Bank_Level_Parallism_Ready = 1.231261
write_to_read_ratio_blp_rw_average = 0.710357
GrpLevelPara = 1.681946 

BW Util details:
bwutil = 0.377484 
total_CMD = 260260 
util_bw = 98244 
Wasted_Col = 68365 
Wasted_Row = 11391 
Idle = 82260 

BW Util Bottlenecks: 
RCDc_limit = 5684 
RCDWRc_limit = 13457 
WTRc_limit = 24874 
RTWc_limit = 35002 
CCDLc_limit = 44735 
rwq = 0 
CCDLc_limit_alone = 38964 
WTRc_limit_alone = 21315 
RTWc_limit_alone = 32790 

Commands details: 
total_CMD = 260260 
n_nop = 158176 
Read = 20752 
Write = 76240 
L2_Alloc = 0 
L2_WB = 1252 
n_act = 3409 
n_pre = 3393 
n_ref = 0 
n_req = 97305 
total_req = 98244 

Dual Bus Interface Util: 
issued_total_row = 6802 
issued_total_col = 98244 
Row_Bus_Util =  0.026135 
CoL_Bus_Util = 0.377484 
Either_Row_CoL_Bus_Util = 0.392239 
Issued_on_Two_Bus_Simul_Util = 0.011381 
issued_two_Eff = 0.029015 
queue_avg = 6.866783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=6.86678
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158203 n_act=3490 n_pre=3474 n_ref_event=0 n_req=97111 n_rd=20749 n_rd_L2_A=0 n_write=76036 n_wr_bk=1301 bw_util=0.3769
n_activity=188826 dram_eff=0.5195
bk0: 1280a 242795i bk1: 1280a 241926i bk2: 1280a 243828i bk3: 1280a 241401i bk4: 1280a 243150i bk5: 1280a 240956i bk6: 1280a 243209i bk7: 1280a 242257i bk8: 1304a 242158i bk9: 1304a 243325i bk10: 1344a 241916i bk11: 1344a 241569i bk12: 1328a 242347i bk13: 1325a 241863i bk14: 1280a 243345i bk15: 1280a 243040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964062
Row_Buffer_Locality_read = 0.957396
Row_Buffer_Locality_write = 0.965873
Bank_Level_Parallism = 2.163056
Bank_Level_Parallism_Col = 1.928879
Bank_Level_Parallism_Ready = 1.243521
write_to_read_ratio_blp_rw_average = 0.715702
GrpLevelPara = 1.712790 

BW Util details:
bwutil = 0.376877 
total_CMD = 260260 
util_bw = 98086 
Wasted_Col = 67441 
Wasted_Row = 11161 
Idle = 83572 

BW Util Bottlenecks: 
RCDc_limit = 5620 
RCDWRc_limit = 13692 
WTRc_limit = 23783 
RTWc_limit = 38225 
CCDLc_limit = 43474 
rwq = 0 
CCDLc_limit_alone = 38017 
WTRc_limit_alone = 20601 
RTWc_limit_alone = 35950 

Commands details: 
total_CMD = 260260 
n_nop = 158203 
Read = 20749 
Write = 76036 
L2_Alloc = 0 
L2_WB = 1301 
n_act = 3490 
n_pre = 3474 
n_ref = 0 
n_req = 97111 
total_req = 98086 

Dual Bus Interface Util: 
issued_total_row = 6964 
issued_total_col = 98086 
Row_Bus_Util =  0.026758 
CoL_Bus_Util = 0.376877 
Either_Row_CoL_Bus_Util = 0.392135 
Issued_on_Two_Bus_Simul_Util = 0.011500 
issued_two_Eff = 0.029327 
queue_avg = 6.713414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.71341
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158314 n_act=3500 n_pre=3484 n_ref_event=0 n_req=97043 n_rd=20744 n_rd_L2_A=0 n_write=75968 n_wr_bk=1324 bw_util=0.3767
n_activity=188227 dram_eff=0.5208
bk0: 1280a 243691i bk1: 1280a 241946i bk2: 1280a 244397i bk3: 1280a 241372i bk4: 1280a 242402i bk5: 1280a 242065i bk6: 1280a 243986i bk7: 1280a 243089i bk8: 1304a 242667i bk9: 1304a 243499i bk10: 1344a 242859i bk11: 1344a 240426i bk12: 1328a 242202i bk13: 1320a 241031i bk14: 1280a 244305i bk15: 1280a 242953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963934
Row_Buffer_Locality_read = 0.957048
Row_Buffer_Locality_write = 0.965806
Bank_Level_Parallism = 2.144887
Bank_Level_Parallism_Col = 1.903982
Bank_Level_Parallism_Ready = 1.230018
write_to_read_ratio_blp_rw_average = 0.717438
GrpLevelPara = 1.692135 

BW Util details:
bwutil = 0.376685 
total_CMD = 260260 
util_bw = 98036 
Wasted_Col = 67418 
Wasted_Row = 10925 
Idle = 83881 

BW Util Bottlenecks: 
RCDc_limit = 5765 
RCDWRc_limit = 13767 
WTRc_limit = 23914 
RTWc_limit = 37040 
CCDLc_limit = 43852 
rwq = 0 
CCDLc_limit_alone = 38090 
WTRc_limit_alone = 20436 
RTWc_limit_alone = 34756 

Commands details: 
total_CMD = 260260 
n_nop = 158314 
Read = 20744 
Write = 75968 
L2_Alloc = 0 
L2_WB = 1324 
n_act = 3500 
n_pre = 3484 
n_ref = 0 
n_req = 97043 
total_req = 98036 

Dual Bus Interface Util: 
issued_total_row = 6984 
issued_total_col = 98036 
Row_Bus_Util =  0.026835 
CoL_Bus_Util = 0.376685 
Either_Row_CoL_Bus_Util = 0.391708 
Issued_on_Two_Bus_Simul_Util = 0.011811 
issued_two_Eff = 0.030153 
queue_avg = 6.809771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=6.80977
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158429 n_act=3515 n_pre=3499 n_ref_event=0 n_req=96857 n_rd=20744 n_rd_L2_A=0 n_write=75776 n_wr_bk=1348 bw_util=0.376
n_activity=188663 dram_eff=0.5187
bk0: 1280a 242669i bk1: 1280a 243001i bk2: 1280a 243848i bk3: 1280a 241794i bk4: 1280a 242369i bk5: 1280a 242311i bk6: 1280a 243407i bk7: 1280a 243558i bk8: 1304a 242632i bk9: 1304a 243630i bk10: 1344a 242947i bk11: 1344a 241632i bk12: 1328a 243815i bk13: 1320a 241569i bk14: 1280a 243296i bk15: 1280a 241094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963709
Row_Buffer_Locality_read = 0.957144
Row_Buffer_Locality_write = 0.965499
Bank_Level_Parallism = 2.141641
Bank_Level_Parallism_Col = 1.899379
Bank_Level_Parallism_Ready = 1.237453
write_to_read_ratio_blp_rw_average = 0.718217
GrpLevelPara = 1.699078 

BW Util details:
bwutil = 0.376039 
total_CMD = 260260 
util_bw = 97868 
Wasted_Col = 67631 
Wasted_Row = 10742 
Idle = 84019 

BW Util Bottlenecks: 
RCDc_limit = 5870 
RCDWRc_limit = 14054 
WTRc_limit = 23014 
RTWc_limit = 37256 
CCDLc_limit = 43533 
rwq = 0 
CCDLc_limit_alone = 38404 
WTRc_limit_alone = 19976 
RTWc_limit_alone = 35165 

Commands details: 
total_CMD = 260260 
n_nop = 158429 
Read = 20744 
Write = 75776 
L2_Alloc = 0 
L2_WB = 1348 
n_act = 3515 
n_pre = 3499 
n_ref = 0 
n_req = 96857 
total_req = 97868 

Dual Bus Interface Util: 
issued_total_row = 7014 
issued_total_col = 97868 
Row_Bus_Util =  0.026950 
CoL_Bus_Util = 0.376039 
Either_Row_CoL_Bus_Util = 0.391266 
Issued_on_Two_Bus_Simul_Util = 0.011723 
issued_two_Eff = 0.029961 
queue_avg = 6.632402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=6.6324
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158290 n_act=3333 n_pre=3317 n_ref_event=0 n_req=97294 n_rd=20744 n_rd_L2_A=0 n_write=76224 n_wr_bk=1303 bw_util=0.3776
n_activity=188257 dram_eff=0.522
bk0: 1280a 243255i bk1: 1280a 244250i bk2: 1280a 243792i bk3: 1280a 242597i bk4: 1280a 242991i bk5: 1280a 242744i bk6: 1280a 244546i bk7: 1280a 242626i bk8: 1304a 243512i bk9: 1304a 244154i bk10: 1344a 242026i bk11: 1344a 241642i bk12: 1328a 244036i bk13: 1320a 241940i bk14: 1280a 243762i bk15: 1280a 242989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965743
Row_Buffer_Locality_read = 0.961772
Row_Buffer_Locality_write = 0.966819
Bank_Level_Parallism = 2.109676
Bank_Level_Parallism_Col = 1.900067
Bank_Level_Parallism_Ready = 1.242544
write_to_read_ratio_blp_rw_average = 0.723321
GrpLevelPara = 1.700574 

BW Util details:
bwutil = 0.377588 
total_CMD = 260260 
util_bw = 98271 
Wasted_Col = 66181 
Wasted_Row = 11211 
Idle = 84597 

BW Util Bottlenecks: 
RCDc_limit = 5041 
RCDWRc_limit = 13467 
WTRc_limit = 22332 
RTWc_limit = 36541 
CCDLc_limit = 42245 
rwq = 0 
CCDLc_limit_alone = 37309 
WTRc_limit_alone = 19503 
RTWc_limit_alone = 34434 

Commands details: 
total_CMD = 260260 
n_nop = 158290 
Read = 20744 
Write = 76224 
L2_Alloc = 0 
L2_WB = 1303 
n_act = 3333 
n_pre = 3317 
n_ref = 0 
n_req = 97294 
total_req = 98271 

Dual Bus Interface Util: 
issued_total_row = 6650 
issued_total_col = 98271 
Row_Bus_Util =  0.025551 
CoL_Bus_Util = 0.377588 
Either_Row_CoL_Bus_Util = 0.391800 
Issued_on_Two_Bus_Simul_Util = 0.011339 
issued_two_Eff = 0.028940 
queue_avg = 6.385691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.38569
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158277 n_act=3342 n_pre=3326 n_ref_event=0 n_req=97228 n_rd=20744 n_rd_L2_A=0 n_write=76160 n_wr_bk=1296 bw_util=0.3773
n_activity=187971 dram_eff=0.5224
bk0: 1280a 243447i bk1: 1280a 243620i bk2: 1280a 244561i bk3: 1280a 242209i bk4: 1280a 243510i bk5: 1280a 242152i bk6: 1280a 244225i bk7: 1280a 243240i bk8: 1304a 243800i bk9: 1304a 243293i bk10: 1344a 242483i bk11: 1344a 242513i bk12: 1328a 243442i bk13: 1320a 242791i bk14: 1280a 243632i bk15: 1280a 243436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965627
Row_Buffer_Locality_read = 0.961290
Row_Buffer_Locality_write = 0.966803
Bank_Level_Parallism = 2.105505
Bank_Level_Parallism_Col = 1.888387
Bank_Level_Parallism_Ready = 1.237108
write_to_read_ratio_blp_rw_average = 0.723483
GrpLevelPara = 1.692535 

BW Util details:
bwutil = 0.377315 
total_CMD = 260260 
util_bw = 98200 
Wasted_Col = 66148 
Wasted_Row = 10923 
Idle = 84989 

BW Util Bottlenecks: 
RCDc_limit = 5030 
RCDWRc_limit = 13387 
WTRc_limit = 22217 
RTWc_limit = 36489 
CCDLc_limit = 42682 
rwq = 0 
CCDLc_limit_alone = 37377 
WTRc_limit_alone = 19226 
RTWc_limit_alone = 34175 

Commands details: 
total_CMD = 260260 
n_nop = 158277 
Read = 20744 
Write = 76160 
L2_Alloc = 0 
L2_WB = 1296 
n_act = 3342 
n_pre = 3326 
n_ref = 0 
n_req = 97228 
total_req = 98200 

Dual Bus Interface Util: 
issued_total_row = 6668 
issued_total_col = 98200 
Row_Bus_Util =  0.025621 
CoL_Bus_Util = 0.377315 
Either_Row_CoL_Bus_Util = 0.391850 
Issued_on_Two_Bus_Simul_Util = 0.011085 
issued_two_Eff = 0.028289 
queue_avg = 6.554511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=6.55451
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158682 n_act=3330 n_pre=3314 n_ref_event=0 n_req=96858 n_rd=20741 n_rd_L2_A=0 n_write=75780 n_wr_bk=1346 bw_util=0.376
n_activity=187434 dram_eff=0.5221
bk0: 1280a 243280i bk1: 1280a 242702i bk2: 1280a 243032i bk3: 1280a 243106i bk4: 1280a 242421i bk5: 1280a 243009i bk6: 1280a 243967i bk7: 1280a 243939i bk8: 1304a 243588i bk9: 1304a 243358i bk10: 1341a 242345i bk11: 1344a 242982i bk12: 1328a 243982i bk13: 1320a 242242i bk14: 1280a 243620i bk15: 1280a 243172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965620
Row_Buffer_Locality_read = 0.960079
Row_Buffer_Locality_write = 0.967130
Bank_Level_Parallism = 2.124465
Bank_Level_Parallism_Col = 1.908144
Bank_Level_Parallism_Ready = 1.246641
write_to_read_ratio_blp_rw_average = 0.719082
GrpLevelPara = 1.707625 

BW Util details:
bwutil = 0.376036 
total_CMD = 260260 
util_bw = 97867 
Wasted_Col = 65786 
Wasted_Row = 10637 
Idle = 85970 

BW Util Bottlenecks: 
RCDc_limit = 5305 
RCDWRc_limit = 13204 
WTRc_limit = 23411 
RTWc_limit = 36382 
CCDLc_limit = 42054 
rwq = 0 
CCDLc_limit_alone = 36795 
WTRc_limit_alone = 20371 
RTWc_limit_alone = 34163 

Commands details: 
total_CMD = 260260 
n_nop = 158682 
Read = 20741 
Write = 75780 
L2_Alloc = 0 
L2_WB = 1346 
n_act = 3330 
n_pre = 3314 
n_ref = 0 
n_req = 96858 
total_req = 97867 

Dual Bus Interface Util: 
issued_total_row = 6644 
issued_total_col = 97867 
Row_Bus_Util =  0.025528 
CoL_Bus_Util = 0.376036 
Either_Row_CoL_Bus_Util = 0.390294 
Issued_on_Two_Bus_Simul_Util = 0.011269 
issued_two_Eff = 0.028874 
queue_avg = 6.434604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.4346
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158045 n_act=3524 n_pre=3508 n_ref_event=0 n_req=97234 n_rd=20744 n_rd_L2_A=0 n_write=76160 n_wr_bk=1320 bw_util=0.3774
n_activity=189311 dram_eff=0.5188
bk0: 1280a 243067i bk1: 1280a 242574i bk2: 1280a 241682i bk3: 1280a 241643i bk4: 1280a 242416i bk5: 1280a 243781i bk6: 1280a 243757i bk7: 1280a 241660i bk8: 1304a 242370i bk9: 1304a 242874i bk10: 1344a 242840i bk11: 1344a 242321i bk12: 1328a 242638i bk13: 1320a 243130i bk14: 1280a 243523i bk15: 1280a 242632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963758
Row_Buffer_Locality_read = 0.958446
Row_Buffer_Locality_write = 0.965198
Bank_Level_Parallism = 2.130263
Bank_Level_Parallism_Col = 1.900826
Bank_Level_Parallism_Ready = 1.247485
write_to_read_ratio_blp_rw_average = 0.721369
GrpLevelPara = 1.694561 

BW Util details:
bwutil = 0.377407 
total_CMD = 260260 
util_bw = 98224 
Wasted_Col = 67462 
Wasted_Row = 11985 
Idle = 82589 

BW Util Bottlenecks: 
RCDc_limit = 5707 
RCDWRc_limit = 14032 
WTRc_limit = 22899 
RTWc_limit = 35864 
CCDLc_limit = 44096 
rwq = 0 
CCDLc_limit_alone = 38649 
WTRc_limit_alone = 19678 
RTWc_limit_alone = 33638 

Commands details: 
total_CMD = 260260 
n_nop = 158045 
Read = 20744 
Write = 76160 
L2_Alloc = 0 
L2_WB = 1320 
n_act = 3524 
n_pre = 3508 
n_ref = 0 
n_req = 97234 
total_req = 98224 

Dual Bus Interface Util: 
issued_total_row = 7032 
issued_total_col = 98224 
Row_Bus_Util =  0.027019 
CoL_Bus_Util = 0.377407 
Either_Row_CoL_Bus_Util = 0.392742 
Issued_on_Two_Bus_Simul_Util = 0.011684 
issued_two_Eff = 0.029751 
queue_avg = 6.983297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=6.9833
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158272 n_act=3387 n_pre=3371 n_ref_event=0 n_req=97174 n_rd=20744 n_rd_L2_A=0 n_write=76096 n_wr_bk=1333 bw_util=0.3772
n_activity=189568 dram_eff=0.5179
bk0: 1280a 243304i bk1: 1280a 242738i bk2: 1280a 241266i bk3: 1280a 242803i bk4: 1280a 243126i bk5: 1280a 243820i bk6: 1280a 243099i bk7: 1280a 241968i bk8: 1304a 243017i bk9: 1304a 242910i bk10: 1344a 242462i bk11: 1344a 242720i bk12: 1328a 242859i bk13: 1320a 244563i bk14: 1280a 244764i bk15: 1280a 243391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965145
Row_Buffer_Locality_read = 0.959796
Row_Buffer_Locality_write = 0.966597
Bank_Level_Parallism = 2.097852
Bank_Level_Parallism_Col = 1.878676
Bank_Level_Parallism_Ready = 1.236328
write_to_read_ratio_blp_rw_average = 0.724368
GrpLevelPara = 1.675315 

BW Util details:
bwutil = 0.377211 
total_CMD = 260260 
util_bw = 98173 
Wasted_Col = 67771 
Wasted_Row = 11630 
Idle = 82686 

BW Util Bottlenecks: 
RCDc_limit = 5336 
RCDWRc_limit = 13648 
WTRc_limit = 22241 
RTWc_limit = 36184 
CCDLc_limit = 44533 
rwq = 0 
CCDLc_limit_alone = 38993 
WTRc_limit_alone = 18974 
RTWc_limit_alone = 33911 

Commands details: 
total_CMD = 260260 
n_nop = 158272 
Read = 20744 
Write = 76096 
L2_Alloc = 0 
L2_WB = 1333 
n_act = 3387 
n_pre = 3371 
n_ref = 0 
n_req = 97174 
total_req = 98173 

Dual Bus Interface Util: 
issued_total_row = 6758 
issued_total_col = 98173 
Row_Bus_Util =  0.025966 
CoL_Bus_Util = 0.377211 
Either_Row_CoL_Bus_Util = 0.391870 
Issued_on_Two_Bus_Simul_Util = 0.011308 
issued_two_Eff = 0.028856 
queue_avg = 7.046761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.04676
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158413 n_act=3469 n_pre=3453 n_ref_event=0 n_req=96901 n_rd=20744 n_rd_L2_A=0 n_write=75808 n_wr_bk=1396 bw_util=0.3763
n_activity=188467 dram_eff=0.5197
bk0: 1280a 243662i bk1: 1280a 243352i bk2: 1280a 242026i bk3: 1280a 243263i bk4: 1280a 242805i bk5: 1280a 242811i bk6: 1280a 243639i bk7: 1280a 241963i bk8: 1304a 242246i bk9: 1304a 243595i bk10: 1344a 241964i bk11: 1344a 243038i bk12: 1328a 243486i bk13: 1320a 243877i bk14: 1280a 243273i bk15: 1280a 243865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964201
Row_Buffer_Locality_read = 0.960712
Row_Buffer_Locality_write = 0.965151
Bank_Level_Parallism = 2.111451
Bank_Level_Parallism_Col = 1.880997
Bank_Level_Parallism_Ready = 1.235472
write_to_read_ratio_blp_rw_average = 0.722687
GrpLevelPara = 1.676826 

BW Util details:
bwutil = 0.376347 
total_CMD = 260260 
util_bw = 97948 
Wasted_Col = 66828 
Wasted_Row = 11499 
Idle = 83985 

BW Util Bottlenecks: 
RCDc_limit = 5355 
RCDWRc_limit = 14194 
WTRc_limit = 22308 
RTWc_limit = 35247 
CCDLc_limit = 44025 
rwq = 0 
CCDLc_limit_alone = 38578 
WTRc_limit_alone = 18978 
RTWc_limit_alone = 33130 

Commands details: 
total_CMD = 260260 
n_nop = 158413 
Read = 20744 
Write = 75808 
L2_Alloc = 0 
L2_WB = 1396 
n_act = 3469 
n_pre = 3453 
n_ref = 0 
n_req = 96901 
total_req = 97948 

Dual Bus Interface Util: 
issued_total_row = 6922 
issued_total_col = 97948 
Row_Bus_Util =  0.026596 
CoL_Bus_Util = 0.376347 
Either_Row_CoL_Bus_Util = 0.391328 
Issued_on_Two_Bus_Simul_Util = 0.011615 
issued_two_Eff = 0.029682 
queue_avg = 6.932821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.93282
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260260 n_nop=158438 n_act=3425 n_pre=3409 n_ref_event=0 n_req=96989 n_rd=20744 n_rd_L2_A=0 n_write=75904 n_wr_bk=1364 bw_util=0.3766
n_activity=188923 dram_eff=0.5188
bk0: 1280a 243288i bk1: 1280a 243373i bk2: 1280a 242076i bk3: 1280a 241106i bk4: 1280a 243415i bk5: 1280a 242549i bk6: 1280a 243291i bk7: 1280a 242263i bk8: 1304a 242665i bk9: 1304a 242942i bk10: 1344a 242460i bk11: 1344a 243270i bk12: 1328a 243342i bk13: 1320a 243897i bk14: 1280a 242917i bk15: 1280a 244121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964687
Row_Buffer_Locality_read = 0.959796
Row_Buffer_Locality_write = 0.966017
Bank_Level_Parallism = 2.117998
Bank_Level_Parallism_Col = 1.896387
Bank_Level_Parallism_Ready = 1.230349
write_to_read_ratio_blp_rw_average = 0.721141
GrpLevelPara = 1.693051 

BW Util details:
bwutil = 0.376593 
total_CMD = 260260 
util_bw = 98012 
Wasted_Col = 67349 
Wasted_Row = 11303 
Idle = 83596 

BW Util Bottlenecks: 
RCDc_limit = 5368 
RCDWRc_limit = 13651 
WTRc_limit = 22988 
RTWc_limit = 36131 
CCDLc_limit = 44126 
rwq = 0 
CCDLc_limit_alone = 38812 
WTRc_limit_alone = 19913 
RTWc_limit_alone = 33892 

Commands details: 
total_CMD = 260260 
n_nop = 158438 
Read = 20744 
Write = 75904 
L2_Alloc = 0 
L2_WB = 1364 
n_act = 3425 
n_pre = 3409 
n_ref = 0 
n_req = 96989 
total_req = 98012 

Dual Bus Interface Util: 
issued_total_row = 6834 
issued_total_col = 98012 
Row_Bus_Util =  0.026258 
CoL_Bus_Util = 0.376593 
Either_Row_CoL_Bus_Util = 0.391232 
Issued_on_Two_Bus_Simul_Util = 0.011619 
issued_two_Eff = 0.029699 
queue_avg = 6.945289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=6.94529

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52480, Miss = 14384, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 419
L2_cache_bank[1]: Access = 52520, Miss = 14504, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 52520, Miss = 14632, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 52520, Miss = 14440, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 52520, Miss = 14680, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 369
L2_cache_bank[5]: Access = 52520, Miss = 14424, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[6]: Access = 52520, Miss = 15064, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 52520, Miss = 14808, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52520, Miss = 14568, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 8
L2_cache_bank[9]: Access = 52520, Miss = 14600, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 52520, Miss = 14568, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 265
L2_cache_bank[11]: Access = 52520, Miss = 14632, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 52520, Miss = 14648, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 52520, Miss = 14952, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 52520, Miss = 14696, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 318
L2_cache_bank[15]: Access = 52520, Miss = 15016, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 52520, Miss = 14760, Miss_rate = 0.281, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 52520, Miss = 14984, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 52520, Miss = 14280, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 129
L2_cache_bank[19]: Access = 52520, Miss = 14440, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 166
L2_cache_bank[20]: Access = 52520, Miss = 14232, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 338
L2_cache_bank[21]: Access = 52520, Miss = 14472, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 52520, Miss = 14536, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 52520, Miss = 14680, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 52520, Miss = 14600, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 67
L2_cache_bank[25]: Access = 52520, Miss = 14552, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 218
L2_cache_bank[26]: Access = 52520, Miss = 14600, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 52520, Miss = 14424, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 358
L2_cache_bank[28]: Access = 52520, Miss = 14824, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 52520, Miss = 14680, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 52520, Miss = 14824, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 52520, Miss = 14824, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 330
L2_cache_bank[32]: Access = 52520, Miss = 14648, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 52520, Miss = 14856, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 304
L2_cache_bank[34]: Access = 52520, Miss = 14296, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 171
L2_cache_bank[35]: Access = 52520, Miss = 14600, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 52520, Miss = 14248, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 52520, Miss = 14632, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 72
L2_cache_bank[38]: Access = 52520, Miss = 14264, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 52520, Miss = 14792, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 334
L2_cache_bank[40]: Access = 52520, Miss = 14232, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 93
L2_cache_bank[41]: Access = 52520, Miss = 14520, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 382
L2_cache_bank[42]: Access = 52520, Miss = 14312, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 52520, Miss = 14488, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 52520, Miss = 14280, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 52505, Miss = 14709, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 52520, Miss = 14376, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 52544, Miss = 14720, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 47
L2_cache_bank[48]: Access = 52520, Miss = 14552, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 52544, Miss = 14736, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52520, Miss = 14392, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 52544, Miss = 14448, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 52520, Miss = 14360, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 60
L2_cache_bank[53]: Access = 52544, Miss = 14544, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 52505, Miss = 14613, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 52544, Miss = 14656, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 37
L2_cache_bank[56]: Access = 52520, Miss = 14568, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 188
L2_cache_bank[57]: Access = 52544, Miss = 14336, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 52520, Miss = 14616, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 52544, Miss = 14352, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 52520, Miss = 14696, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 104
L2_cache_bank[61]: Access = 52544, Miss = 14560, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 52520, Miss = 14696, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 89
L2_cache_bank[63]: Access = 52512, Miss = 14432, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3361394
L2_total_cache_misses = 932858
L2_total_cache_miss_rate = 0.2775
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 4867
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 165996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497982
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2428536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15523
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 253357
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4867
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=3361394
icnt_total_pkts_simt_to_mem=3361394
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3361394
Req_Network_cycles = 346605
Req_Network_injected_packets_per_cycle =       9.6981 
Req_Network_conflicts_per_cycle =      13.0280
Req_Network_conflicts_per_cycle_util =      15.0228
Req_Bank_Level_Parallism =      11.1830
Req_Network_in_buffer_full_per_cycle =       7.6951
Req_Network_in_buffer_avg_util =      81.4679
Req_Network_out_buffer_full_per_cycle =       0.6876
Req_Network_out_buffer_avg_util =      53.0291

Reply_Network_injected_packets_num = 3361394
Reply_Network_cycles = 346605
Reply_Network_injected_packets_per_cycle =        9.6981
Reply_Network_conflicts_per_cycle =       19.2923
Reply_Network_conflicts_per_cycle_util =      22.4107
Reply_Bank_Level_Parallism =      11.2656
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      10.1749
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1212
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 36 sec (3636 sec)
gpgpu_simulation_rate = 264413 (inst/sec)
gpgpu_simulation_rate = 95 (cycle/sec)
gpgpu_silicon_slowdown = 11915789x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc85b3079c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc85b30798..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85b30790..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85b30788..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85b30780..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85b30778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85b30830..

GPGPU-Sim PTX: cudaLaunch for 0x0x4080d9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z19splitRearrange_nvmdiiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb608 (mri-gridding.4.sm_70.ptx:4137) @%p1 bra BB10_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb658 (mri-gridding.4.sm_70.ptx:4150) mov.u32 %r114, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xb680 (mri-gridding.4.sm_70.ptx:4155) @%p2 bra BB10_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb6c0 (mri-gridding.4.sm_70.ptx:4166) add.s32 %r60, %r39, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xb7d0 (mri-gridding.4.sm_70.ptx:4200) @%p3 bra BB10_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb820 (mri-gridding.4.sm_70.ptx:4215) setp.eq.s32%p6, %r22, %r21;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb7f8 (mri-gridding.4.sm_70.ptx:4207) @%p4 bra BB10_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb820 (mri-gridding.4.sm_70.ptx:4215) setp.eq.s32%p6, %r22, %r21;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb818 (mri-gridding.4.sm_70.ptx:4212) @%p5 bra BB10_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb820 (mri-gridding.4.sm_70.ptx:4215) setp.eq.s32%p6, %r22, %r21;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xb868 (mri-gridding.4.sm_70.ptx:4224) @%p2 bra BB10_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb910 (mri-gridding.4.sm_70.ptx:4265) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19splitRearrange_nvmdiiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19splitRearrange_nvmdiiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z19splitRearrange_nvmdiiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z19splitRearrange_nvmdiiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 659343
gpu_sim_insn = 2769016002
gpu_ipc =    4199.6597
gpu_tot_sim_cycle = 1005948
gpu_tot_sim_insn = 3730422540
gpu_tot_ipc =    3708.3652
gpu_tot_issued_cta = 5188
gpu_occupancy = 51.6687% 
gpu_tot_occupancy = 54.3203% 
max_total_param_size = 0
gpu_stall_dramfull = 4672996
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.2238
partiton_level_parallism_total  =       6.7654
partiton_level_parallism_util =       5.6986
partiton_level_parallism_util_total  =       7.5177
L2_BW  =     189.2262 GB/Sec
L2_BW_total  =     245.0704 GB/Sec
gpu_total_sim_rate=304077
############## bottleneck_stats #############
cycles: core 659343, icnt 659343, l2 659343, dram 495089
gpu_ipc	4199.659
gpu_tot_issued_cta = 5188, average cycles = 127
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669178 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 4738 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.516	80
L1D data util	0.261	80	0.267	72
L1D tag util	0.076	80	0.081	73
L2 data util	0.064	64	0.064	59
L2 tag util	0.091	64	0.164	58
n_l2_access	 3835250
icnt s2m util	0.000	0	0.000	58	flits per packet: -nan
icnt m2s util	0.000	0	0.000	58	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.043	32	0.044	15

latency_l2_hit:	32336443, num_l2_reqs:	25794
L2 hit latency:	1253
latency_dram:	1592583308, num_dram_reqs:	3418468
DRAM latency:	465

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.875
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	1.144	80	1.165	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.234	80	0.238	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.828	80

n_reg_bank	16
reg port	0.234	16	0.461	13
L1D tag util	0.076	80	0.081	73
L1D fill util	0.013	80	0.014	0
n_l1d_mshr	4096
L1D mshr util	0.005	80
n_l1d_missq	16
L1D missq util	0.016	80
L1D hit rate	0.000
L1D miss rate	0.861
L1D rsfail rate	0.139
L2 tag util	0.091	64	0.164	58
L2 fill util	0.016	64	0.016	2
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.030	64	0.033	38
L2 missq util	0.001	64	0.001	26
L2 hit rate	0.007
L2 miss rate	0.891
L2 rsfail rate	0.102

dram activity	0.087	32	0.101	26

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 5477840, load_transaction_bytes 22575424, icnt_m2s_bytes 0
n_gmem_load_insns 44094, n_gmem_load_accesses 705482
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.091

run 0.119, fetch 0.001, sync 0.040, control 0.013, data 0.824, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 84000, Miss = 83744, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 43844
	L1D_cache_core[1]: Access = 85248, Miss = 84736, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 38863
	L1D_cache_core[2]: Access = 86592, Miss = 86208, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 34694
	L1D_cache_core[3]: Access = 86066, Miss = 85602, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 40969
	L1D_cache_core[4]: Access = 84080, Miss = 83600, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 39645
	L1D_cache_core[5]: Access = 83904, Miss = 83648, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 42877
	L1D_cache_core[6]: Access = 85328, Miss = 84816, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 31944
	L1D_cache_core[7]: Access = 86480, Miss = 86224, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 36797
	L1D_cache_core[8]: Access = 83904, Miss = 83619, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 38449
	L1D_cache_core[9]: Access = 84160, Miss = 83904, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 41445
	L1D_cache_core[10]: Access = 86624, Miss = 86128, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 34268
	L1D_cache_core[11]: Access = 85264, Miss = 84880, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 40933
	L1D_cache_core[12]: Access = 85056, Miss = 84672, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 39051
	L1D_cache_core[13]: Access = 85136, Miss = 84752, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 33502
	L1D_cache_core[14]: Access = 86400, Miss = 86144, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 33438
	L1D_cache_core[15]: Access = 85264, Miss = 84752, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 38079
	L1D_cache_core[16]: Access = 83984, Miss = 83488, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 46430
	L1D_cache_core[17]: Access = 85296, Miss = 84784, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 29707
	L1D_cache_core[18]: Access = 84016, Miss = 83760, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 44928
	L1D_cache_core[19]: Access = 86608, Miss = 86112, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 39631
	L1D_cache_core[20]: Access = 83920, Miss = 83436, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 48693
	L1D_cache_core[21]: Access = 86624, Miss = 86240, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 29612
	L1D_cache_core[22]: Access = 85248, Miss = 84736, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 38503
	L1D_cache_core[23]: Access = 86544, Miss = 86072, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 38656
	L1D_cache_core[24]: Access = 85232, Miss = 84774, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 32576
	L1D_cache_core[25]: Access = 85248, Miss = 84736, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 34560
	L1D_cache_core[26]: Access = 86560, Miss = 86176, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 32108
	L1D_cache_core[27]: Access = 85472, Miss = 85026, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 40891
	L1D_cache_core[28]: Access = 85248, Miss = 84744, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 37068
	L1D_cache_core[29]: Access = 85376, Miss = 84864, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 33044
	L1D_cache_core[30]: Access = 85088, Miss = 84612, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 37394
	L1D_cache_core[31]: Access = 85456, Miss = 84976, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 39019
	L1D_cache_core[32]: Access = 84176, Miss = 83728, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 45455
	L1D_cache_core[33]: Access = 85376, Miss = 84864, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 32124
	L1D_cache_core[34]: Access = 85456, Miss = 84944, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 36116
	L1D_cache_core[35]: Access = 85120, Miss = 84624, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 38824
	L1D_cache_core[36]: Access = 82768, Miss = 82304, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 48637
	L1D_cache_core[37]: Access = 85232, Miss = 84720, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 31525
	L1D_cache_core[38]: Access = 85296, Miss = 85040, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 38959
	L1D_cache_core[39]: Access = 85200, Miss = 84688, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 42574
	L1D_cache_core[40]: Access = 84112, Miss = 83668, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 50702
	L1D_cache_core[41]: Access = 85248, Miss = 84992, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 34035
	L1D_cache_core[42]: Access = 85280, Miss = 84768, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 35204
	L1D_cache_core[43]: Access = 85264, Miss = 84752, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 41484
	L1D_cache_core[44]: Access = 86720, Miss = 86208, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 35459
	L1D_cache_core[45]: Access = 84192, Miss = 83782, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 43716
	L1D_cache_core[46]: Access = 85296, Miss = 84876, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 45358
	L1D_cache_core[47]: Access = 84694, Miss = 84198, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 47691
	L1D_cache_core[48]: Access = 83872, Miss = 83488, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 44005
	L1D_cache_core[49]: Access = 85296, Miss = 84784, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 36103
	L1D_cache_core[50]: Access = 83920, Miss = 83408, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 43209
	L1D_cache_core[51]: Access = 85328, Miss = 84832, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 43967
	L1D_cache_core[52]: Access = 83984, Miss = 83472, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 42127
	L1D_cache_core[53]: Access = 85248, Miss = 84816, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 37159
	L1D_cache_core[54]: Access = 85120, Miss = 84608, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 39038
	L1D_cache_core[55]: Access = 85312, Miss = 84817, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 40390
	L1D_cache_core[56]: Access = 84016, Miss = 83576, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 45524
	L1D_cache_core[57]: Access = 85168, Miss = 84656, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 33381
	L1D_cache_core[58]: Access = 83856, Miss = 83344, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 40245
	L1D_cache_core[59]: Access = 83808, Miss = 83296, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 38597
	L1D_cache_core[60]: Access = 84128, Miss = 83680, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 46094
	L1D_cache_core[61]: Access = 85248, Miss = 84736, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 37568
	L1D_cache_core[62]: Access = 84000, Miss = 83488, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 38627
	L1D_cache_core[63]: Access = 86528, Miss = 86052, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 40668
	L1D_cache_core[64]: Access = 83920, Miss = 83408, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 44423
	L1D_cache_core[65]: Access = 85280, Miss = 84768, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 35573
	L1D_cache_core[66]: Access = 83984, Miss = 83399, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 43657
	L1D_cache_core[67]: Access = 85312, Miss = 84832, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 47493
	L1D_cache_core[68]: Access = 86544, Miss = 86080, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 32852
	L1D_cache_core[69]: Access = 85216, Miss = 84704, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 35389
	L1D_cache_core[70]: Access = 86560, Miss = 86048, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 39569
	L1D_cache_core[71]: Access = 85120, Miss = 84643, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 49899
	L1D_cache_core[72]: Access = 84256, Miss = 83792, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 47653
	L1D_cache_core[73]: Access = 85264, Miss = 84752, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 33199
	L1D_cache_core[74]: Access = 85264, Miss = 84752, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 42358
	L1D_cache_core[75]: Access = 84016, Miss = 83520, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 42122
	L1D_cache_core[76]: Access = 83984, Miss = 83537, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 43440
	L1D_cache_core[77]: Access = 85264, Miss = 84718, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 33244
	L1D_cache_core[78]: Access = 85360, Miss = 84720, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 42831
	L1D_cache_core[79]: Access = 86624, Miss = 86136, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 39283
	L1D_total_cache_accesses = 6805656
	L1D_total_cache_misses = 6768983
	L1D_total_cache_miss_rate = 0.9946
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3159168
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1369460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1746371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5399523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1412797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5436196

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1746371
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1412797
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
25716, 23479, 27951, 33711, 38183, 43943, 49703, 55463, 21694, 19450, 22954, 27562, 31066, 35674, 40282, 44890, 21694, 19450, 22954, 27562, 31066, 35674, 40282, 44890, 21694, 19450, 22954, 27562, 31066, 35674, 40282, 44890, 21694, 19450, 22954, 27562, 31066, 35674, 40282, 44890, 4876, 9448, 14056, 18664, 23272, 27880, 32488, 37096, 4876, 9448, 14056, 18664, 23272, 27880, 32488, 37096, 4876, 9448, 14056, 18664, 23272, 27880, 32488, 37096, 
gpgpu_n_tot_thrd_icount = 4529908352
gpgpu_n_tot_w_icount = 141559636
gpgpu_n_stall_shd_mem = 55979164
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1369460
gpgpu_n_mem_write_global = 5436196
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2697416
gpgpu_n_store_insn = 10665152
gpgpu_n_shmem_insn = 456226378
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9437852
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83372701	W0_Idle:13482759	W0_Scoreboard:75520984	W1:1286624	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752075	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1268466	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:115902567
single_issue_nums: WS0:28894566	WS1:31900220	WS2:37394137	WS3:43370713	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10955680 {8:1369460,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 217447840 {40:5436196,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54778400 {40:1369460,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43489568 {8:5436196,}
maxmflatency = 14722 
max_icnt2mem_latency = 13360 
maxmrqlatency = 1288 
max_icnt2sh_latency = 1318 
averagemflatency = 1322 
avg_icnt2mem_latency = 638 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 35 
mrq_lat_table:728702 	580140 	495151 	430889 	454954 	642040 	347909 	86961 	9353 	1041 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2378810 	1023398 	1105487 	1017646 	628789 	583880 	67646 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2548199 	1334286 	873998 	508178 	230457 	202427 	306284 	456720 	315460 	29647 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4727514 	448359 	264162 	256897 	267015 	268256 	257664 	232596 	82730 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	875 	371 	273 	143 	104 	115 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       240       256       192       232       240       200       224       256       224       248       256       227       248       216       224       256 
dram[1]:       232       240       256       256       224       224       248       256       224       224       256       224       256       240       248       248 
dram[2]:       232       248       256       256       256       224       240       256       224       224       256       224       256       200       256       256 
dram[3]:       224       241       256       256       240       224       256       256       224       224       256       224       256       240       256       248 
dram[4]:       216       240       256       224       225       224       248       256       224       256       256       224       256       240       224       248 
dram[5]:       216       240       256       224       224       224       256       256       224       256       256       224       256       240       232       248 
dram[6]:       232       232       256       224       224       224       256       256       224       256       256       224       256       224       256       256 
dram[7]:       232       240       256       224       256       224       256       256       224       256       256       224       256       224       224       256 
dram[8]:       224       240       256       224       256       224       240       256       224       240       256       224       256       224       224       256 
dram[9]:       232       240       256       224       256       224       248       256       224       256       256       224       256       232       232       256 
dram[10]:       240       232       256       240       256       224       256       256       224       256       256       224       256       232       256       256 
dram[11]:       232       232       256       256       224       224       256       256       224       240       256       224       256       224       248       256 
dram[12]:       224       224       248       256       224       224       256       256       224       192       240       224       232       256       256       256 
dram[13]:       224       224       248       256       224       208       256       256       224       192       248       232       232       256       256       256 
dram[14]:       224       224       248       256       232       200       256       256       224       192       248       224       240       224       256       256 
dram[15]:       224       256       248       256       240       200       256       256       224       192       256       232       238       202       224       256 
dram[16]:       224       256       256       256       248       208       256       256       224       192       240       232       232       216       256       256 
dram[17]:       224       224       256       240       256       224       256       256       224       256       256       256       224       240       256       224 
dram[18]:       224       224       256       232       256       224       256       256       224       256       256       256       240       232       256       224 
dram[19]:       224       224       224       224       256       224       256       256       224       256       256       256       256       232       256       224 
dram[20]:       224       224       224       224       232       256       256       248       224       256       256       256       256       232       256       224 
dram[21]:       224       224       224       224       232       256       256       248       224       256       256       256       240       232       224       224 
dram[22]:       224       224       224       224       256       256       256       248       224       256       256       256       256       232       256       224 
dram[23]:       224       224       224       224       256       256       256       232       224       256       256       256       256       232       256       224 
dram[24]:       224       224       224       224       240       256       256       232       224       256       256       256       256       232       224       232 
dram[25]:       224       224       240       256       240       256       256       256       224       256       256       256       256       240       224       224 
dram[26]:       224       224       248       256       240       256       256       256       224       256       256       256       256       240       224       224 
dram[27]:       224       224       256       256       248       224       256       256       224       256       256       256       256       232       236       224 
dram[28]:       248       248       232       256       208       224       256       256       256       218       224       256       224       256       256       208 
dram[29]:       256       240       232       256       224       224       256       256       240       216       224       256       192       256       256       208 
dram[30]:       256       232       240       256       216       224       256       256       232       224       240       256       216       256       256       200 
dram[31]:       248       240       240       256       224       224       256       248       240       240       240       256       216       256       256       200 
maximum service time to same row:
dram[0]:    112765    125551    114334    111945    113831    112239    115952    114608    117664    114925    119434    116972    120979    118183    116356    124147 
dram[1]:    123411    124220    107609    106362    111008    109729    113217    112213    112839    112577    114469    114845    105888    116027    115629     88213 
dram[2]:    124380    124668    107086    106470    109713    109880    113335    112129    112886    112605    114713    115124    111338    115910    122738    110955 
dram[3]:    125960    109456    112056    111932    113785    113292    115597    114325    115916    115942    118309    117778    117357    118590    110215    108636 
dram[4]:    124484    125926    113060    111767    113966    111820    116070    113552    116288    115640    118368    117054    118992    118101    115445    113633 
dram[5]:    125661    126367    111510    113271    111156    113814    113718    115781    114576    117044    116777    118211    114252    119472    108115    118245 
dram[6]:    107592    109554    112120    112035    113076    114022    115258    114821    115775    115369    117548    117625    115956    117784    112761    124405 
dram[7]:    108435    108171    112361    112016    112545    112064    114790    114125    115684    115210    117489    117317    115757    118013    116410    108099 
dram[8]:    108416    108187    113886    112052    113057    113062    115524    114565    115638    115612    118050    117747    119001    117687    123693    113088 
dram[9]:    109016    109728    112806    112936    113049    114232    115068    115672    115931    116967    117698    119427    118777    110951    110607    117706 
dram[10]:    108957    109490    112413    111987    113354    116102    115044    115187    116144    117133    118375    119554    119108    112642    112617    123615 
dram[11]:    126318    108636    112105    112411    113151    113164    115162    114825    116190    116070    117953    118423    118849    115856    108968    109594 
dram[12]:    124943    106470    110927    108100    112145    109941    113967    112682    116223    113427    108695    115183    118262    115581     99334    112730 
dram[13]:    124984    106420    111077    107713    112083    109772    113911    112201    116299    113333    108917    115440    117816    115091    102647    107209 
dram[14]:    127387    108679    111872    111507    113978    111662    116916    113659    117101    114682    119069    116797    119531    112839    120594    110409 
dram[15]:    126511    109088    110732    112478    112903    112792    115312    114329    115736    115244    118167    117339    119005    114701    123922    113930 
dram[16]:    127475    108893    111904    111956    113275    113265    115692    113891    116601    114030    118744    117266    119646    117405    110905    116822 
dram[17]:    123422    116423    108107    110678    108973    111354    111552    104971    112646    112893    115019    115195    115515    106441    111684    122292 
dram[18]:    124713    117335    108075    110829    109114    110584    111771    113571    112661    113994    115136    115951    107164    106574    114701    111462 
dram[19]:    127402    110467    110747    111691    112896    113992    115379    116359    116729    117106    117764    118993    113596    118989    124313    115730 
dram[20]:    125755    111153    110604    112739    112563    113964    114979    115713    116392    115927    117043    118555    117220    119342    111132    110961 
dram[21]:    127036    110322    112354    111849    114058    112845    116303    114432    117941    115478    118524    117491    119277    118741    115578    112858 
dram[22]:    127703    110760    113859    111700    113456    112431    116132    115810    117673    116214    119590    117715    119934    119078    110350    117415 
dram[23]:    126253    110596    110809    111269    112393    111503    114656    114529    116263    114906    117631    117304    119077    118323    114066    123885 
dram[24]:    127126    110493    112358    111126    112608    111409    115022    114358    116464    115312    118351    117648    119423    118767    117578    109608 
dram[25]:    127467    111196    112812    112038    113757    112947    114831    116407    116836    116989    118201    118719    119751    119671    124222    113723 
dram[26]:    128387    110430    112741    111687    112628    113195    114833    117856    116215    117532    118066    119651    119174    110202    111467    117056 
dram[27]:    129007    109569    111799    110839    113746    112835    116186    115565    116580    115925    118640    117903    119088    112208    115784    122205 
dram[28]:    105666    108509    107573    109245    109897    111114    110761    113519    112613    114996    114721    116288    110630    115216    106219    122244 
dram[29]:    106878    107317    108835    108573    111279    110203    111546    112207    113628    114291    115330    115174    112132    117123    108980    112659 
dram[30]:    124596    111571    112115    113083    112538    113373    115072    115395    116313    117031    117369    118122    115496    119442    115448    109996 
dram[31]:    124302    112677    112619    114319    112531    113958    114746    116013    115184    116427    117678    119205    118924    120778    118593    110558 
average row accesses per activate:
dram[0]: 30.991735 29.274193 22.500000 24.503426 27.546469 29.011627 26.580883 28.685259 29.781376 24.456081 37.471699 31.166666 34.685448 24.006472 24.213116 23.000000 
dram[1]: 30.497925 26.696751 28.630705 24.470989 26.911764 29.347826 25.191637 29.451220 27.311111 27.833977 27.663158 28.764706 29.201582 28.976562 25.241611 28.692308 
dram[2]: 30.000000 24.518272 27.729084 21.409496 26.384892 25.515465 24.110739 29.043825 25.693380 25.946236 27.031034 26.343435 27.567163 27.007326 26.466431 25.307167 
dram[3]: 27.201492 24.147541 26.964981 18.467533 25.191637 20.974577 23.799999 26.021505 23.815535 20.912790 27.935484 23.689970 24.413908 26.732601 23.049536 23.062696 
dram[4]: 32.227074 26.250000 29.495798 23.019802 26.425993 26.762590 25.457747 29.637096 30.850000 26.681318 31.995918 24.996805 27.007326 25.198629 27.326008 26.017544 
dram[5]: 33.310810 27.996183 28.770493 23.673470 25.241379 27.555555 26.538462 30.435684 28.045454 27.735632 30.560310 26.886599 28.742188 27.474073 24.208469 24.232027 
dram[6]: 31.545065 25.646852 27.093023 23.805460 23.745928 27.905661 24.845362 30.123966 27.890978 28.887096 28.204302 24.790476 29.314741 29.079365 25.409555 23.249212 
dram[7]: 29.340000 24.368771 29.004148 23.069307 23.612904 26.770073 23.655737 30.376570 26.361702 27.825581 28.664234 26.066889 27.051470 28.630350 24.342106 24.435215 
dram[8]: 30.622406 25.578947 28.401640 23.069307 23.359873 28.068182 22.688679 30.317797 26.268551 29.189516 29.526316 27.896797 26.948530 29.079365 25.413794 26.757246 
dram[9]: 29.229250 26.534296 26.679390 23.636364 27.022058 27.800753 27.547529 29.937500 26.574469 28.252874 30.674419 28.365591 29.553785 29.851406 24.083601 29.199219 
dram[10]: 26.397850 24.288080 23.877550 21.017963 24.932432 25.448277 26.425993 26.386862 25.458904 24.580000 30.796875 23.882530 25.419796 26.028070 24.161291 23.744410 
dram[11]: 27.905661 23.737864 24.020618 21.062874 23.488747 24.865772 26.777779 27.033583 26.729242 24.237623 30.091953 26.205297 24.976431 27.530304 22.953846 24.485050 
dram[12]: 26.672728 26.410715 21.376146 24.317406 21.293104 24.219269 24.452055 27.718632 24.311037 26.228872 27.186207 27.971830 26.636042 24.165564 23.974194 22.171253 
dram[13]: 26.075270 27.043797 19.500000 25.948906 22.477341 22.924528 25.483871 25.068493 25.921709 23.875000 27.566433 23.572701 24.237942 22.617285 21.961653 24.612795 
dram[14]: 24.948454 27.946768 20.597015 26.977186 24.882942 26.955719 27.413794 27.931034 30.100000 26.097902 30.917646 25.996721 25.415541 22.385094 20.108696 22.756250 
dram[15]: 27.604563 28.160919 22.798014 27.637794 26.956522 25.121107 26.542751 29.395161 28.329412 28.597702 33.692307 29.977358 26.542253 24.549488 23.171875 24.216667 
dram[16]: 27.211895 28.710938 25.108696 26.152416 28.174906 23.980263 29.387754 27.709923 28.218750 28.272728 31.107143 32.032257 29.049999 24.982639 22.651516 23.750000 
dram[17]: 31.695652 28.604650 29.875000 21.733746 28.715954 26.049822 28.911291 31.030043 26.525179 31.172270 28.532143 32.691357 30.273092 25.965279 26.799999 24.506804 
dram[18]: 30.562500 30.878660 27.941177 24.526316 28.225191 27.931034 31.866667 30.062241 29.438248 30.342857 30.492367 30.910505 31.861345 26.411348 24.555183 23.490259 
dram[19]: 28.372093 27.631578 25.636364 20.304348 26.902174 24.393940 27.701149 26.777779 25.619377 27.988636 27.215017 27.102739 28.671698 24.450659 23.132912 23.089172 
dram[20]: 28.160919 30.815899 28.775511 26.716982 30.244898 28.218391 32.133335 29.938272 27.626865 31.378723 29.752810 33.224998 27.092527 23.555910 26.214285 23.217253 
dram[21]: 32.522125 30.619835 30.386267 25.559566 31.008404 28.494209 31.434782 29.754099 28.804688 32.069870 30.320610 32.353657 28.661596 25.112629 27.397770 24.366667 
dram[22]: 30.000000 30.619835 30.450644 24.702797 30.750000 27.121771 31.434782 28.066406 28.917646 33.722221 29.098902 31.523809 29.389105 26.067616 25.866667 24.046053 
dram[23]: 31.899563 28.174906 30.063559 24.479166 28.886719 29.051384 31.030043 27.386364 28.575876 31.807859 30.494253 30.263359 31.539749 22.708979 27.388060 24.779661 
dram[24]: 31.623377 31.004185 28.591837 23.421926 31.392405 28.378378 31.173914 29.692623 31.384615 31.390558 31.270588 30.206896 32.103447 21.957830 25.188356 21.524927 
dram[25]: 30.061224 32.631580 26.773584 24.143835 29.760956 26.654676 28.906883 32.389381 29.318726 33.013512 30.726923 33.075951 31.033333 25.033783 25.262070 27.140221 
dram[26]: 27.032967 30.121952 26.931818 23.163935 26.902174 25.804195 25.869566 27.824427 25.443298 29.554216 27.030508 29.197025 26.899281 23.233438 22.423313 24.304636 
dram[27]: 29.634146 29.291338 26.319702 23.428093 27.142857 27.232471 26.716982 28.470589 26.967154 28.052830 28.206406 29.977011 27.428043 24.128290 24.354305 23.336538 
dram[28]: 29.755102 28.846153 23.700001 25.478724 26.250000 28.269230 28.023256 24.915255 22.900621 29.734940 27.646643 35.283184 24.463575 25.860214 26.648550 24.594595 
dram[29]: 31.089743 30.241936 26.333334 26.529850 29.523809 28.828125 31.158798 24.646465 25.468531 28.858824 27.935484 37.791470 28.212122 29.040001 26.610107 26.690908 
dram[30]: 30.829786 33.039646 25.824175 27.431906 27.977528 29.342630 30.508474 26.660583 25.873684 30.475000 26.691780 35.918919 28.859375 29.210526 24.698997 25.701754 
dram[31]: 29.753086 32.467533 27.335907 24.517241 30.365854 29.516129 30.772532 26.330935 28.246155 28.741177 29.357143 35.349556 26.528776 30.504202 25.798611 26.182796 
average row locality = 3777215/140061 = 26.968357
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2560      2560      2560      2560      2560      2560      2560      2560      2592      2608      2688      2688      2672      2672      2624      2624 
dram[1]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[2]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[3]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[4]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[5]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[6]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[7]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[8]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2673      2672      2624      2624 
dram[9]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[10]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[11]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[12]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[13]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[14]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[15]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[16]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2673      2624      2624 
dram[17]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[18]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[19]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[20]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[21]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[22]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2666      2625      2624 
dram[23]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[24]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[25]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[26]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[27]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2682      2688      2672      2664      2624      2624 
dram[28]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[29]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[30]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[31]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2673      2664      2624      2620 
total dram reads = 1333156
bank skew: 2688/2560 = 1.05
chip skew: 41665/41648 = 1.00
number of total write accesses:
dram[0]:      4976      4784      4520      4700      4904      4964      4760      4736      4848      4748      5280      5208      4848      4872      4884      4956 
dram[1]:      4856      4892      4496      4712      4832      4916      4760      4772      4856      4724      5232      5184      4848      4872      4993      4944 
dram[2]:      4856      4880      4544      4748      4844      4916      4724      4808      4856      4748      5196      5184      4848      4836      4968      4908 
dram[3]:      4808      4868      4520      4664      4760      4916      4688      4784      4844      4712      5160      5160      4836      4776      4932      4861 
dram[4]:      4880      4856      4592      4556      4832      4928      4760      4856      4880      4784      5196      5184      4836      4824      4944      4908 
dram[5]:      4892      4844      4592      4544      4832      4928      4772      4844      4880      4748      5208      5184      4824      4872      4921      4908 
dram[6]:      4856      4844      4568      4556      4808      4892      4760      4808      4892      4688      5220      5172      4824      4800      4932      4872 
dram[7]:      4844      4844      4568      4568      4832      4844      4748      4784      4904      4700      5208      5160      4824      4824      4896      4860 
dram[8]:      4880      4808      4520      4568      4844      4904      4748      4700      4904      4748      5208      5196      4801      4800      4872      4884 
dram[9]:      4892      4856      4568      4592      4856      4892      4772      4724      4952      4856      5256      5256      4872      4884      4968      4956 
dram[10]:      4868      4844      4592      4592      4880      4880      4832      4760      4904      4856      5232      5268      4896      4872      4968      4921 
dram[11]:      4892      4844      4568      4604      4820      4904      4760      4772      4880      4832      5208      5256      4872      4752      4944      4872 
dram[12]:      4844      4892      4568      4676      4904      4808      4688      4808      4772      4916      5232      5280      4968      4776      4921      4776 
dram[13]:      4796      4904      4592      4664      4928      4808      4664      4832      4784      4916      5232      5280      4968      4800      4932      4824 
dram[14]:      4784      4856      4496      4652      4928      4820      4700      4808      4736      4928      5232      5268      4956      4704      4896      4801 
dram[15]:      4784      4856      4484      4592      4928      4784      4688      4808      4736      4928      5232      5280      4968      4692      4908      4788 
dram[16]:      4832      4856      4520      4604      4904      4808      4736      4784      4736      4928      5196      5280      4980      4693      4956      4752 
dram[17]:      4808      4880      4712      4592      4880      4832      4712      4760      4856      4892      5316      5280      4968      4920      4872      4740 
dram[18]:      4844      4880      4676      4568      4892      4808      4712      4772      4868      4904      5316      5280      5004      4896      4849      4764 
dram[19]:      4832      4856      4616      4580      4916      4772      4760      4760      4880      4868      5304      5256      5016      4884      4824      4776 
dram[20]:      4856      4868      4616      4640      4904      4868      4760      4796      4880      4856      5280      5304      5028      4836      4848      4789 
dram[21]:      4856      4904      4640      4640      4880      4880      4760      4784      4856      4832      5280      5292      4968      4824      4872      4824 
dram[22]:      4856      4904      4652      4628      4880      4856      4760      4724      4856      4784      5280      5280      4980      4800      4873      4824 
dram[23]:      4820      4904      4652      4616      4892      4856      4760      4760      4832      4784      5292      5268      4968      4812      4848      4824 
dram[24]:      4820      4904      4580      4616      4928      4856      4712      4772      4832      4808      5304      5232      4896      4776      4860      4848 
dram[25]:      4868      4928      4652      4616      4952      4904      4688      4832      4844      4820      5316      5196      4896      4872      4836      4860 
dram[26]:      4880      4904      4664      4628      4916      4880      4688      4808      4880      4844      5304      5208      4920      4836      4824      4848 
dram[27]:      4808      4928      4640      4580      4904      4880      4640      4784      4868      4904      5268      5184      4884      4812      4860      4800 
dram[28]:      4808      4976      4664      4724      4940      4856      4760      4856      4856      4880      5184      5304      4848      4716      4860      4800 
dram[29]:      4796      4976      4664      4664      4928      4880      4784      4832      4784      4844      5160      5304      4896      4752      4872      4848 
dram[30]:      4772      4976      4616      4616      4952      4868      4736      4820      4856      4808      5160      5304      4848      4716      4884      4836 
dram[31]:      4760      4976      4640      4664      4952      4832      4712      4832      4832      4820      5172      5316      4837      4752      4920      4820 
total dram writes = 2490580
bank skew: 5316/4484 = 1.19
chip skew: 78165/77289 = 1.01
average mf latency per bank:
dram[0]:       4391      2318      2263      4812      2170      1968      2270      2102      2131      2035      2035      2083      1963      2281      2170      2530
dram[1]:       4698      2264      2184      4975      2220      2224      2290      2269      2342      2073      2279      1876      2268      2043      2353      2222
dram[2]:       4750      2310      2243      4716      2293      2235      2342      2219      2368      2026      2305      1952      2238      2137      2305      2343
dram[3]:       4517      2479      2059      5377      2089      2455      2167      2375      2316      2191      2288      2004      2265      2166      2414      2362
dram[4]:       4781      2265      2247      5019      2194      2244      2221      2297      2206      2177      2055      2058      2093      2288      2278      2356
dram[5]:       4544      2304      2269      5193      2305      2167      2372      2214      2366      2030      2255      1894      2211      2174      2366      2370
dram[6]:       4617      2334      2203      5005      2320      2161      2397      2158      2364      2033      2253      1906      2184      2140      2327      2344
dram[7]:       4490      2266      2224      5223      2217      2202      2301      2256      2303      2147      2142      1996      2145      2199      2400      2329
dram[8]:       4731      2300      2225      5035      2339      2151      2419      2132      2473      1930      2349      1795      2312      2074      2319      2275
dram[9]:       4613      2205      2255      5314      2293      2178      2375      2169      2374      1981      2247      1855      2336      2077      2373      2212
dram[10]:       4787      2195      2312      5012      2315      2116      2325      2221      2328      2027      2264      1871      2307      2022      2371      2221
dram[11]:       4637      2193      2234      2782      2247      2191      2271      2243      2272      2069      2219      1838      2337      1944      2427      2168
dram[12]:       4773      2317      2208      2360      2149      2358      2134      2234      2195      2093      2051      1901      2198      1939      2357      2261
dram[13]:       4659      2237      2318      2266      2246      2294      2070      2174      2064      2120      1936      2012      2211      2014      2395      2228
dram[14]:       4914      2263      2303      2332      2148      2306      2016      2255      1991      2225      1893      2143      2159      2138      2470      2295
dram[15]:       4783      2175      2356      2211      2247      2187      2170      2137      2166      2043      2068      1944      2272      1995      2522      2247
dram[16]:       2755      2274      2288      2311      2288      2212      2227      2137      2251      2012      2104      1865      2236      1895      2403      2221
dram[17]:       2329      2302      2428      2191      2276      1940      2298      1904      2285      1923      2121      2008      2190      2126      2238      2365
dram[18]:       2184      2392      2323      2294      2153      2110      2109      2073      2010      2144      1840      2237      1922      2286      2048      2454
dram[19]:       2238      2470      2331      2384      2141      2193      2099      2153      2030      2294      1864      2292      2016      2291      2243      2473
dram[20]:       2349      2261      2493      2097      2302      2004      2190      2057      2060      2155      1890      2148      2008      2237      2293      2311
dram[21]:       2292      2314      2383      2242      2223      2109      2147      2065      2140      2089      1967      2082      2017      2255      2189      2386
dram[22]:       2167      2364      2117      2419      1970      2254      2082      2116      2147      2093      2005      2040      2040      2115      2216      2399
dram[23]:       2271      2351      2237      2394      2077      2200      2176      2049      2265      2054      2111      1995      2207      2086      2378      2326
dram[24]:       2286      2294      2325      2220      2170      2181      2164      2117      2072      2128      1922      2182      2063      2361      2299      2380
dram[25]:       2384      2194      2417      2131      2234      1953      2293      1935      2206      1987      1986      2067      2091      2201      2343      2290
dram[26]:       2375      2233      2337      2227      2146      2116      2185      2069      2177      2033      2071      1978      2216      2062      2477      2161
dram[27]:       2246      2296      4848      2344      2093      2078      2177      2011      2117      2019      1941      2070      2001      2159      2334      2281
dram[28]:       2244      2111      5243      1925      2228      2000      2312      2062      2084      2129      1964      2126      2135      2157      2344      2251
dram[29]:       2099      2265      5149      2149      2008      2138      2144      2148      2076      2156      2033      2086      2131      2093      2278      2316
dram[30]:       2225      2247      4928      2198      1978      2236      2075      2303      1953      2222      1947      2087      2179      2044      2458      2250
dram[31]:       2352      2129      5247      1981      2160      2038      2249      2116      2066      2108      1977      2102      2175      2072      2443      2201
maximum mf latency per bank:
dram[0]:      11244      9824     10732      9728     10357     13061     10431     10525     10855     10836     10090     11845      8375     11227     11115     10448
dram[1]:       9365     10119     13877     10336     11233     10793     11373     10506     10417     10472     10472     10352      8642     10239      8334      8257
dram[2]:       9051     10443     13634     10520     11275     10534     11565     10672     10749     10579     10519     10235      9088     11272      8354      9431
dram[3]:       8601     10927     13787     10375     11631     11155     11542     10893     10870     10528     10449     11893      8666     12165     12383     11158
dram[4]:      10126      9837     12539      9923     10423     11800     10432      9937      9889      9871      9223      9099      8781      9430      9990      9430
dram[5]:      10040      9280     14150      9686     11212     10835     11736     10475     10619      9765     10714     10405      9128     10966     10035      9540
dram[6]:       8655     10019     13356      9562     10926     10802     10713      9852     10909      9606      9670      9917      8748     11312      8244      9484
dram[7]:       9287      9864     12483      9425     10400     11608     10581      9542     11293     11006      9249      9690      8900     11050      9488      9184
dram[8]:       8100      9839     14722      9908     11595     10945     11920     10329     10361      9643      9758      9697      9234     10686     12498      9648
dram[9]:      10126      9616     12440      9275      9864     13519     10644      9792      9980     11435      9634      9972      9619     10429      9048     10344
dram[10]:       9181      9502     14050      9223     11812      9912     11713      9730     10408      9670     10765      9633     12212     10868      8690      9404
dram[11]:      10017      9933     13502     10980     11210     10920     11135     11132     10066     10148      9574      9524      9200      8932      9753      9838
dram[12]:      12284      9787     13532     10226     12056      9902     11412     10531     10494     10060     10530      9943      8708     10367      8279      9514
dram[13]:      11834      8405     13018      9428     12585      9845     10719      9887     10371      9989     10325      9934      8692     11775     10114     10044
dram[14]:       9915      9367     11652     10015     10374     10313     10392     10886     10394     11138     10404     10661      9113     10284     10218      9284
dram[15]:       9866      8275     12172      9658     10520     10359     10806     11020     10386     10563     10400     10409      9020      8676      9994      9997
dram[16]:      11296     10075     14127     10441     11221     10082     12326     10306     11721     10358     10386     10342      8616      9679      9265      9879
dram[17]:      12929      9553     13453     10342     12248     10360     11872     10496     11385     10494     10386     10390      9004      9340      9057     10029
dram[18]:      10740      9476     12200     10609     10953     12197     11303     11566     10666     10648     10369     10371      8808     11445      9085      8754
dram[19]:      10401      9167     13543      9993     12366     10404     12537     10431     11151     10576     10455     10456      8980      9212      9761      9004
dram[20]:      10667      8934     11537      9859     10585     10741      9906     11443      9893      9894      9718      9342      9532      9426     10512      8945
dram[21]:      10668      9617     12006     10112     11146     11429     10750     10213      9870      9765      9782      9540      9120      9545      9951      9369
dram[22]:      12039     10007     13344     10314     12511     10791     11713      9681     11638      9628     10044     10040      9356      9580      8188      9809
dram[23]:      11909      9209     13224      9510     12920      9479     11262      9544     11062      9499     10082      9916      8678      9576      9344      9709
dram[24]:      10955      9801     11169     10183     11215     13165      9918     12777     10162     11293     10152     10081      8806     11824      8853     10141
dram[25]:      11656      9306     12764      9530     12021     10284     11440     10299     11034     10301     10271      9566      7936      9540     11613      9926
dram[26]:       9915      9416     11341     10813     10655     10304     10415     10408     10460     10309     10358      8992      9596      8549      9499      9968
dram[27]:      10808      9714     11764     10292     11039     10379     10879     10385     10904     10371     10543      9195      9246      9500     11105      9868
dram[28]:      10137      9401      9461      9912     10912     12848     10290     12402     10314     11274     10150     10011     11132      8802      9717     11366
dram[29]:       9136     11006      9745     10572     11039     10693     11621     10762     11027     10760     10449     10226      8978      8772      8859      9671
dram[30]:       8750     10149      9998     10326     11380     11940     10258     10420     11076     11663     11405     10875     10810      8838      9876      9981
dram[31]:      10324     10122      9550     10069      9975     12274     10240     12217     10250     10819     11486     10238     11554      8668      9969      9838
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630782 n_act=4299 n_pre=4283 n_ref_event=0 n_req=118229 n_rd=41648 n_rd_L2_A=0 n_write=76112 n_wr_bk=1876 bw_util=0.1584
n_activity=248223 dram_eff=0.482
bk0: 2560a 735491i bk1: 2560a 734299i bk2: 2560a 732135i bk3: 2560a 732066i bk4: 2560a 734464i bk5: 2560a 734493i bk6: 2560a 735434i bk7: 2560a 735319i bk8: 2592a 736136i bk9: 2608a 733500i bk10: 2688a 736242i bk11: 2688a 734535i bk12: 2672a 736638i bk13: 2672a 732866i bk14: 2624a 733255i bk15: 2624a 731953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963638
Row_Buffer_Locality_read = 0.963480
Row_Buffer_Locality_write = 0.963725
Bank_Level_Parallism = 2.087183
Bank_Level_Parallism_Col = 1.863849
Bank_Level_Parallism_Ready = 1.232957
write_to_read_ratio_blp_rw_average = 0.598136
GrpLevelPara = 1.647710 

BW Util details:
bwutil = 0.158385 
total_CMD = 755349 
util_bw = 119636 
Wasted_Col = 83449 
Wasted_Row = 14906 
Idle = 537358 

BW Util Bottlenecks: 
RCDc_limit = 10469 
RCDWRc_limit = 14744 
WTRc_limit = 24027 
RTWc_limit = 40182 
CCDLc_limit = 56832 
rwq = 0 
CCDLc_limit_alone = 51176 
WTRc_limit_alone = 20721 
RTWc_limit_alone = 37832 

Commands details: 
total_CMD = 755349 
n_nop = 630782 
Read = 41648 
Write = 76112 
L2_Alloc = 0 
L2_WB = 1876 
n_act = 4299 
n_pre = 4283 
n_ref = 0 
n_req = 118229 
total_req = 119636 

Dual Bus Interface Util: 
issued_total_row = 8582 
issued_total_col = 119636 
Row_Bus_Util =  0.011362 
CoL_Bus_Util = 0.158385 
Either_Row_CoL_Bus_Util = 0.164913 
Issued_on_Two_Bus_Simul_Util = 0.004834 
issued_two_Eff = 0.029310 
queue_avg = 2.894661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.89466
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630939 n_act=4263 n_pre=4247 n_ref_event=0 n_req=118114 n_rd=41665 n_rd_L2_A=0 n_write=75968 n_wr_bk=1921 bw_util=0.1583
n_activity=247754 dram_eff=0.4826
bk0: 2560a 735523i bk1: 2560a 733444i bk2: 2560a 734216i bk3: 2560a 733740i bk4: 2560a 734038i bk5: 2560a 735653i bk6: 2560a 735077i bk7: 2560a 735533i bk8: 2608a 733870i bk9: 2608a 735046i bk10: 2688a 734746i bk11: 2688a 734609i bk12: 2672a 735068i bk13: 2672a 735535i bk14: 2625a 733669i bk15: 2624a 734752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963908
Row_Buffer_Locality_read = 0.965223
Row_Buffer_Locality_write = 0.963191
Bank_Level_Parallism = 2.070150
Bank_Level_Parallism_Col = 1.854076
Bank_Level_Parallism_Ready = 1.248448
write_to_read_ratio_blp_rw_average = 0.609196
GrpLevelPara = 1.651063 

BW Util details:
bwutil = 0.158276 
total_CMD = 755349 
util_bw = 119554 
Wasted_Col = 82668 
Wasted_Row = 14757 
Idle = 538370 

BW Util Bottlenecks: 
RCDc_limit = 10083 
RCDWRc_limit = 14685 
WTRc_limit = 22412 
RTWc_limit = 40249 
CCDLc_limit = 55372 
rwq = 0 
CCDLc_limit_alone = 49973 
WTRc_limit_alone = 19489 
RTWc_limit_alone = 37773 

Commands details: 
total_CMD = 755349 
n_nop = 630939 
Read = 41665 
Write = 75968 
L2_Alloc = 0 
L2_WB = 1921 
n_act = 4263 
n_pre = 4247 
n_ref = 0 
n_req = 118114 
total_req = 119554 

Dual Bus Interface Util: 
issued_total_row = 8510 
issued_total_col = 119554 
Row_Bus_Util =  0.011266 
CoL_Bus_Util = 0.158276 
Either_Row_CoL_Bus_Util = 0.164705 
Issued_on_Two_Bus_Simul_Util = 0.004837 
issued_two_Eff = 0.029371 
queue_avg = 2.735659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73566
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630629 n_act=4522 n_pre=4506 n_ref_event=0 n_req=118082 n_rd=41664 n_rd_L2_A=0 n_write=75936 n_wr_bk=1928 bw_util=0.1582
n_activity=247344 dram_eff=0.4832
bk0: 2560a 735698i bk1: 2560a 731867i bk2: 2560a 735193i bk3: 2560a 731316i bk4: 2560a 734636i bk5: 2560a 733114i bk6: 2560a 734083i bk7: 2560a 735044i bk8: 2608a 733930i bk9: 2608a 734364i bk10: 2688a 734050i bk11: 2688a 732514i bk12: 2672a 734870i bk13: 2672a 734257i bk14: 2624a 733698i bk15: 2624a 732783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961705
Row_Buffer_Locality_read = 0.961862
Row_Buffer_Locality_write = 0.961619
Bank_Level_Parallism = 2.111932
Bank_Level_Parallism_Col = 1.880557
Bank_Level_Parallism_Ready = 1.254468
write_to_read_ratio_blp_rw_average = 0.606545
GrpLevelPara = 1.662062 

BW Util details:
bwutil = 0.158242 
total_CMD = 755349 
util_bw = 119528 
Wasted_Col = 83873 
Wasted_Row = 15474 
Idle = 536474 

BW Util Bottlenecks: 
RCDc_limit = 10897 
RCDWRc_limit = 14996 
WTRc_limit = 22931 
RTWc_limit = 41366 
CCDLc_limit = 55815 
rwq = 0 
CCDLc_limit_alone = 50138 
WTRc_limit_alone = 19734 
RTWc_limit_alone = 38886 

Commands details: 
total_CMD = 755349 
n_nop = 630629 
Read = 41664 
Write = 75936 
L2_Alloc = 0 
L2_WB = 1928 
n_act = 4522 
n_pre = 4506 
n_ref = 0 
n_req = 118082 
total_req = 119528 

Dual Bus Interface Util: 
issued_total_row = 9028 
issued_total_col = 119528 
Row_Bus_Util =  0.011952 
CoL_Bus_Util = 0.158242 
Either_Row_CoL_Bus_Util = 0.165116 
Issued_on_Two_Bus_Simul_Util = 0.005078 
issued_two_Eff = 0.030757 
queue_avg = 2.814585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.81458
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630643 n_act=4913 n_pre=4897 n_ref_event=0 n_req=117364 n_rd=41665 n_rd_L2_A=0 n_write=75168 n_wr_bk=2121 bw_util=0.1575
n_activity=250629 dram_eff=0.4746
bk0: 2560a 735079i bk1: 2560a 732561i bk2: 2560a 735445i bk3: 2560a 730423i bk4: 2560a 734123i bk5: 2560a 730863i bk6: 2560a 733819i bk7: 2560a 734695i bk8: 2608a 733862i bk9: 2608a 732479i bk10: 2688a 734222i bk11: 2688a 731594i bk12: 2672a 732539i bk13: 2672a 734238i bk14: 2624a 733427i bk15: 2625a 730636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958139
Row_Buffer_Locality_read = 0.954638
Row_Buffer_Locality_write = 0.960066
Bank_Level_Parallism = 2.126150
Bank_Level_Parallism_Col = 1.875760
Bank_Level_Parallism_Ready = 1.240126
write_to_read_ratio_blp_rw_average = 0.593815
GrpLevelPara = 1.660699 

BW Util details:
bwutil = 0.157482 
total_CMD = 755349 
util_bw = 118954 
Wasted_Col = 86843 
Wasted_Row = 16644 
Idle = 532908 

BW Util Bottlenecks: 
RCDc_limit = 14189 
RCDWRc_limit = 15702 
WTRc_limit = 23765 
RTWc_limit = 42066 
CCDLc_limit = 56829 
rwq = 0 
CCDLc_limit_alone = 50987 
WTRc_limit_alone = 20365 
RTWc_limit_alone = 39624 

Commands details: 
total_CMD = 755349 
n_nop = 630643 
Read = 41665 
Write = 75168 
L2_Alloc = 0 
L2_WB = 2121 
n_act = 4913 
n_pre = 4897 
n_ref = 0 
n_req = 117364 
total_req = 118954 

Dual Bus Interface Util: 
issued_total_row = 9810 
issued_total_col = 118954 
Row_Bus_Util =  0.012987 
CoL_Bus_Util = 0.157482 
Either_Row_CoL_Bus_Util = 0.165097 
Issued_on_Two_Bus_Simul_Util = 0.005372 
issued_two_Eff = 0.032541 
queue_avg = 2.995324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.99532
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=631022 n_act=4331 n_pre=4315 n_ref_event=0 n_req=118022 n_rd=41664 n_rd_L2_A=0 n_write=75872 n_wr_bk=1944 bw_util=0.1582
n_activity=246125 dram_eff=0.4854
bk0: 2560a 735643i bk1: 2560a 734547i bk2: 2560a 735440i bk3: 2560a 732630i bk4: 2560a 733978i bk5: 2560a 734161i bk6: 2560a 735304i bk7: 2560a 735913i bk8: 2608a 736286i bk9: 2608a 734306i bk10: 2688a 736172i bk11: 2688a 732432i bk12: 2672a 734554i bk13: 2672a 733717i bk14: 2624a 734482i bk15: 2624a 733063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963303
Row_Buffer_Locality_read = 0.961165
Row_Buffer_Locality_write = 0.964470
Bank_Level_Parallism = 2.071139
Bank_Level_Parallism_Col = 1.843777
Bank_Level_Parallism_Ready = 1.238107
write_to_read_ratio_blp_rw_average = 0.601838
GrpLevelPara = 1.633059 

BW Util details:
bwutil = 0.158179 
total_CMD = 755349 
util_bw = 119480 
Wasted_Col = 84030 
Wasted_Row = 14234 
Idle = 537605 

BW Util Bottlenecks: 
RCDc_limit = 10601 
RCDWRc_limit = 14230 
WTRc_limit = 23810 
RTWc_limit = 37949 
CCDLc_limit = 57727 
rwq = 0 
CCDLc_limit_alone = 51853 
WTRc_limit_alone = 20521 
RTWc_limit_alone = 35364 

Commands details: 
total_CMD = 755349 
n_nop = 631022 
Read = 41664 
Write = 75872 
L2_Alloc = 0 
L2_WB = 1944 
n_act = 4331 
n_pre = 4315 
n_ref = 0 
n_req = 118022 
total_req = 119480 

Dual Bus Interface Util: 
issued_total_row = 8646 
issued_total_col = 119480 
Row_Bus_Util =  0.011446 
CoL_Bus_Util = 0.158179 
Either_Row_CoL_Bus_Util = 0.164595 
Issued_on_Two_Bus_Simul_Util = 0.005029 
issued_two_Eff = 0.030557 
queue_avg = 2.879163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87916
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630998 n_act=4308 n_pre=4292 n_ref_event=0 n_req=117994 n_rd=41665 n_rd_L2_A=0 n_write=75840 n_wr_bk=1953 bw_util=0.1581
n_activity=247961 dram_eff=0.4818
bk0: 2560a 735596i bk1: 2560a 734575i bk2: 2560a 734821i bk3: 2560a 733955i bk4: 2560a 733960i bk5: 2560a 733834i bk6: 2560a 735980i bk7: 2560a 735487i bk8: 2608a 735891i bk9: 2608a 735314i bk10: 2688a 735954i bk11: 2688a 733624i bk12: 2672a 735180i bk13: 2672a 734642i bk14: 2625a 733217i bk15: 2624a 732316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963490
Row_Buffer_Locality_read = 0.963255
Row_Buffer_Locality_write = 0.963618
Bank_Level_Parallism = 2.059592
Bank_Level_Parallism_Col = 1.837071
Bank_Level_Parallism_Ready = 1.225067
write_to_read_ratio_blp_rw_average = 0.600909
GrpLevelPara = 1.643349 

BW Util details:
bwutil = 0.158149 
total_CMD = 755349 
util_bw = 119458 
Wasted_Col = 83757 
Wasted_Row = 14902 
Idle = 537232 

BW Util Bottlenecks: 
RCDc_limit = 10819 
RCDWRc_limit = 14446 
WTRc_limit = 23200 
RTWc_limit = 39364 
CCDLc_limit = 56480 
rwq = 0 
CCDLc_limit_alone = 51065 
WTRc_limit_alone = 20156 
RTWc_limit_alone = 36993 

Commands details: 
total_CMD = 755349 
n_nop = 630998 
Read = 41665 
Write = 75840 
L2_Alloc = 0 
L2_WB = 1953 
n_act = 4308 
n_pre = 4292 
n_ref = 0 
n_req = 117994 
total_req = 119458 

Dual Bus Interface Util: 
issued_total_row = 8600 
issued_total_col = 119458 
Row_Bus_Util =  0.011385 
CoL_Bus_Util = 0.158149 
Either_Row_CoL_Bus_Util = 0.164627 
Issued_on_Two_Bus_Simul_Util = 0.004908 
issued_two_Eff = 0.029811 
queue_avg = 2.892164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.89216
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=631252 n_act=4396 n_pre=4380 n_ref_event=0 n_req=117617 n_rd=41664 n_rd_L2_A=0 n_write=75440 n_wr_bk=2052 bw_util=0.1577
n_activity=245895 dram_eff=0.4846
bk0: 2560a 735495i bk1: 2560a 732936i bk2: 2560a 734507i bk3: 2560a 733974i bk4: 2560a 732007i bk5: 2560a 734550i bk6: 2560a 734516i bk7: 2560a 735312i bk8: 2608a 735401i bk9: 2608a 735840i bk10: 2688a 734250i bk11: 2688a 731749i bk12: 2672a 735068i bk13: 2672a 734283i bk14: 2624a 733214i bk15: 2624a 731685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962624
Row_Buffer_Locality_read = 0.964142
Row_Buffer_Locality_write = 0.961792
Bank_Level_Parallism = 2.111631
Bank_Level_Parallism_Col = 1.866751
Bank_Level_Parallism_Ready = 1.231025
write_to_read_ratio_blp_rw_average = 0.604505
GrpLevelPara = 1.659243 

BW Util details:
bwutil = 0.157750 
total_CMD = 755349 
util_bw = 119156 
Wasted_Col = 84245 
Wasted_Row = 13689 
Idle = 538259 

BW Util Bottlenecks: 
RCDc_limit = 10370 
RCDWRc_limit = 15190 
WTRc_limit = 23946 
RTWc_limit = 43267 
CCDLc_limit = 55969 
rwq = 0 
CCDLc_limit_alone = 50412 
WTRc_limit_alone = 20852 
RTWc_limit_alone = 40804 

Commands details: 
total_CMD = 755349 
n_nop = 631252 
Read = 41664 
Write = 75440 
L2_Alloc = 0 
L2_WB = 2052 
n_act = 4396 
n_pre = 4380 
n_ref = 0 
n_req = 117617 
total_req = 119156 

Dual Bus Interface Util: 
issued_total_row = 8776 
issued_total_col = 119156 
Row_Bus_Util =  0.011618 
CoL_Bus_Util = 0.157750 
Either_Row_CoL_Bus_Util = 0.164291 
Issued_on_Two_Bus_Simul_Util = 0.005077 
issued_two_Eff = 0.030903 
queue_avg = 2.857931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85793
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=631165 n_act=4470 n_pre=4454 n_ref_event=0 n_req=117512 n_rd=41664 n_rd_L2_A=0 n_write=75328 n_wr_bk=2080 bw_util=0.1576
n_activity=248514 dram_eff=0.4791
bk0: 2560a 735181i bk1: 2560a 732964i bk2: 2560a 735631i bk3: 2560a 732533i bk4: 2560a 733825i bk5: 2560a 734158i bk6: 2560a 733794i bk7: 2560a 735876i bk8: 2608a 734768i bk9: 2608a 735974i bk10: 2688a 734772i bk11: 2688a 733414i bk12: 2672a 734305i bk13: 2672a 735258i bk14: 2624a 732804i bk15: 2624a 732608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961961
Row_Buffer_Locality_read = 0.964070
Row_Buffer_Locality_write = 0.960803
Bank_Level_Parallism = 2.087277
Bank_Level_Parallism_Col = 1.847090
Bank_Level_Parallism_Ready = 1.233019
write_to_read_ratio_blp_rw_average = 0.602690
GrpLevelPara = 1.638841 

BW Util details:
bwutil = 0.157638 
total_CMD = 755349 
util_bw = 119072 
Wasted_Col = 84036 
Wasted_Row = 14990 
Idle = 537251 

BW Util Bottlenecks: 
RCDc_limit = 10526 
RCDWRc_limit = 15486 
WTRc_limit = 23096 
RTWc_limit = 40556 
CCDLc_limit = 57087 
rwq = 0 
CCDLc_limit_alone = 51433 
WTRc_limit_alone = 20021 
RTWc_limit_alone = 37977 

Commands details: 
total_CMD = 755349 
n_nop = 631165 
Read = 41664 
Write = 75328 
L2_Alloc = 0 
L2_WB = 2080 
n_act = 4470 
n_pre = 4454 
n_ref = 0 
n_req = 117512 
total_req = 119072 

Dual Bus Interface Util: 
issued_total_row = 8924 
issued_total_col = 119072 
Row_Bus_Util =  0.011814 
CoL_Bus_Util = 0.157638 
Either_Row_CoL_Bus_Util = 0.164406 
Issued_on_Two_Bus_Simul_Util = 0.005047 
issued_two_Eff = 0.030696 
queue_avg = 2.854286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85429
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=631274 n_act=4373 n_pre=4357 n_ref_event=0 n_req=117484 n_rd=41665 n_rd_L2_A=0 n_write=75296 n_wr_bk=2089 bw_util=0.1576
n_activity=248272 dram_eff=0.4795
bk0: 2560a 735163i bk1: 2560a 733208i bk2: 2560a 735028i bk3: 2560a 732488i bk4: 2560a 732683i bk5: 2560a 735272i bk6: 2560a 733591i bk7: 2560a 736275i bk8: 2608a 734330i bk9: 2608a 736869i bk10: 2688a 733763i bk11: 2688a 734882i bk12: 2673a 733709i bk13: 2672a 735614i bk14: 2624a 733187i bk15: 2624a 733559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962778
Row_Buffer_Locality_read = 0.964143
Row_Buffer_Locality_write = 0.962028
Bank_Level_Parallism = 2.082545
Bank_Level_Parallism_Col = 1.853845
Bank_Level_Parallism_Ready = 1.238933
write_to_read_ratio_blp_rw_average = 0.604657
GrpLevelPara = 1.643278 

BW Util details:
bwutil = 0.157609 
total_CMD = 755349 
util_bw = 119050 
Wasted_Col = 83870 
Wasted_Row = 14817 
Idle = 537612 

BW Util Bottlenecks: 
RCDc_limit = 10422 
RCDWRc_limit = 15117 
WTRc_limit = 23041 
RTWc_limit = 40596 
CCDLc_limit = 56827 
rwq = 0 
CCDLc_limit_alone = 51080 
WTRc_limit_alone = 19674 
RTWc_limit_alone = 38216 

Commands details: 
total_CMD = 755349 
n_nop = 631274 
Read = 41665 
Write = 75296 
L2_Alloc = 0 
L2_WB = 2089 
n_act = 4373 
n_pre = 4357 
n_ref = 0 
n_req = 117484 
total_req = 119050 

Dual Bus Interface Util: 
issued_total_row = 8730 
issued_total_col = 119050 
Row_Bus_Util =  0.011558 
CoL_Bus_Util = 0.157609 
Either_Row_CoL_Bus_Util = 0.164262 
Issued_on_Two_Bus_Simul_Util = 0.004905 
issued_two_Eff = 0.029861 
queue_avg = 2.801877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80188
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630624 n_act=4277 n_pre=4261 n_ref_event=0 n_req=118442 n_rd=41664 n_rd_L2_A=0 n_write=76320 n_wr_bk=1832 bw_util=0.1586
n_activity=250926 dram_eff=0.4775
bk0: 2560a 734702i bk1: 2560a 735011i bk2: 2560a 734793i bk3: 2560a 733005i bk4: 2560a 734269i bk5: 2560a 734438i bk6: 2560a 735270i bk7: 2560a 735330i bk8: 2608a 734245i bk9: 2608a 734966i bk10: 2688a 735436i bk11: 2688a 733499i bk12: 2672a 734774i bk13: 2672a 735382i bk14: 2624a 733745i bk15: 2624a 734795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963889
Row_Buffer_Locality_read = 0.963158
Row_Buffer_Locality_write = 0.964287
Bank_Level_Parallism = 2.048133
Bank_Level_Parallism_Col = 1.843292
Bank_Level_Parallism_Ready = 1.240051
write_to_read_ratio_blp_rw_average = 0.605434
GrpLevelPara = 1.634863 

BW Util details:
bwutil = 0.158623 
total_CMD = 755349 
util_bw = 119816 
Wasted_Col = 84551 
Wasted_Row = 15524 
Idle = 535458 

BW Util Bottlenecks: 
RCDc_limit = 11068 
RCDWRc_limit = 14186 
WTRc_limit = 22639 
RTWc_limit = 39257 
CCDLc_limit = 56919 
rwq = 0 
CCDLc_limit_alone = 51331 
WTRc_limit_alone = 19528 
RTWc_limit_alone = 36780 

Commands details: 
total_CMD = 755349 
n_nop = 630624 
Read = 41664 
Write = 76320 
L2_Alloc = 0 
L2_WB = 1832 
n_act = 4277 
n_pre = 4261 
n_ref = 0 
n_req = 118442 
total_req = 119816 

Dual Bus Interface Util: 
issued_total_row = 8538 
issued_total_col = 119816 
Row_Bus_Util =  0.011303 
CoL_Bus_Util = 0.158623 
Either_Row_CoL_Bus_Util = 0.165122 
Issued_on_Two_Bus_Simul_Util = 0.004804 
issued_two_Eff = 0.029096 
queue_avg = 2.851068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85107
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=629847 n_act=4727 n_pre=4711 n_ref_event=0 n_req=118459 n_rd=41665 n_rd_L2_A=0 n_write=76336 n_wr_bk=1829 bw_util=0.1586
n_activity=255826 dram_eff=0.4684
bk0: 2560a 733963i bk1: 2560a 734696i bk2: 2560a 733959i bk3: 2560a 732557i bk4: 2560a 733810i bk5: 2560a 733330i bk6: 2560a 735081i bk7: 2560a 735331i bk8: 2608a 733908i bk9: 2608a 734485i bk10: 2688a 736137i bk11: 2688a 732052i bk12: 2672a 733832i bk13: 2672a 734011i bk14: 2624a 733114i bk15: 2625a 732305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960096
Row_Buffer_Locality_read = 0.954278
Row_Buffer_Locality_write = 0.963252
Bank_Level_Parallism = 2.033176
Bank_Level_Parallism_Col = 1.829562
Bank_Level_Parallism_Ready = 1.240182
write_to_read_ratio_blp_rw_average = 0.594444
GrpLevelPara = 1.630565 

BW Util details:
bwutil = 0.158642 
total_CMD = 755349 
util_bw = 119830 
Wasted_Col = 88483 
Wasted_Row = 18658 
Idle = 528378 

BW Util Bottlenecks: 
RCDc_limit = 14909 
RCDWRc_limit = 14677 
WTRc_limit = 23638 
RTWc_limit = 37618 
CCDLc_limit = 57763 
rwq = 0 
CCDLc_limit_alone = 51890 
WTRc_limit_alone = 20384 
RTWc_limit_alone = 34999 

Commands details: 
total_CMD = 755349 
n_nop = 629847 
Read = 41665 
Write = 76336 
L2_Alloc = 0 
L2_WB = 1829 
n_act = 4727 
n_pre = 4711 
n_ref = 0 
n_req = 118459 
total_req = 119830 

Dual Bus Interface Util: 
issued_total_row = 9438 
issued_total_col = 119830 
Row_Bus_Util =  0.012495 
CoL_Bus_Util = 0.158642 
Either_Row_CoL_Bus_Util = 0.166151 
Issued_on_Two_Bus_Simul_Util = 0.004986 
issued_two_Eff = 0.030007 
queue_avg = 2.948650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94865
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630301 n_act=4676 n_pre=4660 n_ref_event=0 n_req=117977 n_rd=41664 n_rd_L2_A=0 n_write=75824 n_wr_bk=1956 bw_util=0.1581
n_activity=253779 dram_eff=0.4707
bk0: 2560a 734361i bk1: 2560a 732958i bk2: 2560a 734128i bk3: 2560a 732313i bk4: 2560a 733053i bk5: 2560a 733471i bk6: 2560a 736515i bk7: 2560a 735314i bk8: 2608a 734493i bk9: 2608a 733663i bk10: 2688a 735506i bk11: 2688a 732641i bk12: 2672a 733145i bk13: 2672a 734754i bk14: 2624a 733397i bk15: 2624a 731699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960365
Row_Buffer_Locality_read = 0.954205
Row_Buffer_Locality_write = 0.963728
Bank_Level_Parallism = 2.054283
Bank_Level_Parallism_Col = 1.852023
Bank_Level_Parallism_Ready = 1.259670
write_to_read_ratio_blp_rw_average = 0.592913
GrpLevelPara = 1.639312 

BW Util details:
bwutil = 0.158131 
total_CMD = 755349 
util_bw = 119444 
Wasted_Col = 87436 
Wasted_Row = 18089 
Idle = 530380 

BW Util Bottlenecks: 
RCDc_limit = 14700 
RCDWRc_limit = 14365 
WTRc_limit = 22826 
RTWc_limit = 39663 
CCDLc_limit = 56714 
rwq = 0 
CCDLc_limit_alone = 51169 
WTRc_limit_alone = 19782 
RTWc_limit_alone = 37162 

Commands details: 
total_CMD = 755349 
n_nop = 630301 
Read = 41664 
Write = 75824 
L2_Alloc = 0 
L2_WB = 1956 
n_act = 4676 
n_pre = 4660 
n_ref = 0 
n_req = 117977 
total_req = 119444 

Dual Bus Interface Util: 
issued_total_row = 9336 
issued_total_col = 119444 
Row_Bus_Util =  0.012360 
CoL_Bus_Util = 0.158131 
Either_Row_CoL_Bus_Util = 0.165550 
Issued_on_Two_Bus_Simul_Util = 0.004941 
issued_two_Eff = 0.029845 
queue_avg = 2.945327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94533
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630357 n_act=4758 n_pre=4742 n_ref_event=0 n_req=118039 n_rd=41665 n_rd_L2_A=0 n_write=75888 n_wr_bk=1941 bw_util=0.1582
n_activity=251826 dram_eff=0.4745
bk0: 2560a 733451i bk1: 2560a 734866i bk2: 2560a 731381i bk3: 2560a 733088i bk4: 2560a 730940i bk5: 2560a 733039i bk6: 2560a 733447i bk7: 2560a 735136i bk8: 2608a 733612i bk9: 2608a 733443i bk10: 2688a 733769i bk11: 2688a 733006i bk12: 2672a 734226i bk13: 2672a 733466i bk14: 2625a 731738i bk15: 2624a 732818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959691
Row_Buffer_Locality_read = 0.957542
Row_Buffer_Locality_write = 0.960864
Bank_Level_Parallism = 2.121471
Bank_Level_Parallism_Col = 1.873887
Bank_Level_Parallism_Ready = 1.241560
write_to_read_ratio_blp_rw_average = 0.598665
GrpLevelPara = 1.641865 

BW Util details:
bwutil = 0.158197 
total_CMD = 755349 
util_bw = 119494 
Wasted_Col = 87210 
Wasted_Row = 15876 
Idle = 532769 

BW Util Bottlenecks: 
RCDc_limit = 13044 
RCDWRc_limit = 15442 
WTRc_limit = 24605 
RTWc_limit = 41619 
CCDLc_limit = 58721 
rwq = 0 
CCDLc_limit_alone = 52232 
WTRc_limit_alone = 20976 
RTWc_limit_alone = 38759 

Commands details: 
total_CMD = 755349 
n_nop = 630357 
Read = 41665 
Write = 75888 
L2_Alloc = 0 
L2_WB = 1941 
n_act = 4758 
n_pre = 4742 
n_ref = 0 
n_req = 118039 
total_req = 119494 

Dual Bus Interface Util: 
issued_total_row = 9500 
issued_total_col = 119494 
Row_Bus_Util =  0.012577 
CoL_Bus_Util = 0.158197 
Either_Row_CoL_Bus_Util = 0.165476 
Issued_on_Two_Bus_Simul_Util = 0.005298 
issued_two_Eff = 0.032018 
queue_avg = 3.104223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10422
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630060 n_act=4894 n_pre=4878 n_ref_event=0 n_req=118157 n_rd=41664 n_rd_L2_A=0 n_write=76016 n_wr_bk=1908 bw_util=0.1583
n_activity=249690 dram_eff=0.4789
bk0: 2560a 733526i bk1: 2560a 734646i bk2: 2560a 731113i bk3: 2560a 733476i bk4: 2560a 732343i bk5: 2560a 732664i bk6: 2560a 734964i bk7: 2560a 733465i bk8: 2608a 734925i bk9: 2608a 733517i bk10: 2688a 734357i bk11: 2688a 731702i bk12: 2672a 733640i bk13: 2672a 733032i bk14: 2624a 732091i bk15: 2624a 733073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958581
Row_Buffer_Locality_read = 0.958621
Row_Buffer_Locality_write = 0.958558
Bank_Level_Parallism = 2.137914
Bank_Level_Parallism_Col = 1.859390
Bank_Level_Parallism_Ready = 1.233719
write_to_read_ratio_blp_rw_average = 0.596842
GrpLevelPara = 1.628182 

BW Util details:
bwutil = 0.158322 
total_CMD = 755349 
util_bw = 119588 
Wasted_Col = 85178 
Wasted_Row = 15639 
Idle = 534944 

BW Util Bottlenecks: 
RCDc_limit = 12109 
RCDWRc_limit = 16668 
WTRc_limit = 24170 
RTWc_limit = 40262 
CCDLc_limit = 58078 
rwq = 0 
CCDLc_limit_alone = 51979 
WTRc_limit_alone = 20732 
RTWc_limit_alone = 37601 

Commands details: 
total_CMD = 755349 
n_nop = 630060 
Read = 41664 
Write = 76016 
L2_Alloc = 0 
L2_WB = 1908 
n_act = 4894 
n_pre = 4878 
n_ref = 0 
n_req = 118157 
total_req = 119588 

Dual Bus Interface Util: 
issued_total_row = 9772 
issued_total_col = 119588 
Row_Bus_Util =  0.012937 
CoL_Bus_Util = 0.158322 
Either_Row_CoL_Bus_Util = 0.165869 
Issued_on_Two_Bus_Simul_Util = 0.005390 
issued_two_Eff = 0.032493 
queue_avg = 2.997123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.99712
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630851 n_act=4636 n_pre=4620 n_ref_event=0 n_req=117709 n_rd=41665 n_rd_L2_A=0 n_write=75536 n_wr_bk=2029 bw_util=0.1578
n_activity=247324 dram_eff=0.4821
bk0: 2560a 732846i bk1: 2560a 735671i bk2: 2560a 731105i bk3: 2560a 734821i bk4: 2560a 733758i bk5: 2560a 734420i bk6: 2560a 735431i bk7: 2560a 734549i bk8: 2608a 735955i bk9: 2608a 733174i bk10: 2688a 735637i bk11: 2688a 731706i bk12: 2672a 733932i bk13: 2672a 732402i bk14: 2624a 730996i bk15: 2625a 732731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960615
Row_Buffer_Locality_read = 0.962198
Row_Buffer_Locality_write = 0.959747
Bank_Level_Parallism = 2.137317
Bank_Level_Parallism_Col = 1.879183
Bank_Level_Parallism_Ready = 1.240225
write_to_read_ratio_blp_rw_average = 0.606958
GrpLevelPara = 1.652944 

BW Util details:
bwutil = 0.157848 
total_CMD = 755349 
util_bw = 119230 
Wasted_Col = 83006 
Wasted_Row = 14933 
Idle = 538180 

BW Util Bottlenecks: 
RCDc_limit = 10935 
RCDWRc_limit = 15916 
WTRc_limit = 23605 
RTWc_limit = 42147 
CCDLc_limit = 55718 
rwq = 0 
CCDLc_limit_alone = 49882 
WTRc_limit_alone = 20356 
RTWc_limit_alone = 39560 

Commands details: 
total_CMD = 755349 
n_nop = 630851 
Read = 41665 
Write = 75536 
L2_Alloc = 0 
L2_WB = 2029 
n_act = 4636 
n_pre = 4620 
n_ref = 0 
n_req = 117709 
total_req = 119230 

Dual Bus Interface Util: 
issued_total_row = 9256 
issued_total_col = 119230 
Row_Bus_Util =  0.012254 
CoL_Bus_Util = 0.157848 
Either_Row_CoL_Bus_Util = 0.164822 
Issued_on_Two_Bus_Simul_Util = 0.005280 
issued_two_Eff = 0.032033 
queue_avg = 2.863884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86388
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=631249 n_act=4374 n_pre=4358 n_ref_event=0 n_req=117572 n_rd=41664 n_rd_L2_A=0 n_write=75392 n_wr_bk=2064 bw_util=0.1577
n_activity=247662 dram_eff=0.481
bk0: 2560a 734940i bk1: 2560a 734016i bk2: 2560a 733394i bk3: 2560a 734170i bk4: 2560a 734355i bk5: 2560a 732283i bk6: 2560a 735331i bk7: 2560a 735432i bk8: 2608a 736246i bk9: 2608a 734561i bk10: 2688a 736127i bk11: 2688a 734227i bk12: 2672a 734411i bk13: 2672a 734581i bk14: 2624a 732610i bk15: 2624a 733750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962797
Row_Buffer_Locality_read = 0.964262
Row_Buffer_Locality_write = 0.961993
Bank_Level_Parallism = 2.084941
Bank_Level_Parallism_Col = 1.856049
Bank_Level_Parallism_Ready = 1.238079
write_to_read_ratio_blp_rw_average = 0.603245
GrpLevelPara = 1.639359 

BW Util details:
bwutil = 0.157702 
total_CMD = 755349 
util_bw = 119120 
Wasted_Col = 83219 
Wasted_Row = 14800 
Idle = 538210 

BW Util Bottlenecks: 
RCDc_limit = 10138 
RCDWRc_limit = 15383 
WTRc_limit = 24539 
RTWc_limit = 37770 
CCDLc_limit = 57542 
rwq = 0 
CCDLc_limit_alone = 51589 
WTRc_limit_alone = 21135 
RTWc_limit_alone = 35221 

Commands details: 
total_CMD = 755349 
n_nop = 631249 
Read = 41664 
Write = 75392 
L2_Alloc = 0 
L2_WB = 2064 
n_act = 4374 
n_pre = 4358 
n_ref = 0 
n_req = 117572 
total_req = 119120 

Dual Bus Interface Util: 
issued_total_row = 8732 
issued_total_col = 119120 
Row_Bus_Util =  0.011560 
CoL_Bus_Util = 0.157702 
Either_Row_CoL_Bus_Util = 0.164295 
Issued_on_Two_Bus_Simul_Util = 0.004967 
issued_two_Eff = 0.030234 
queue_avg = 2.852235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85224
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=631157 n_act=4346 n_pre=4330 n_ref_event=0 n_req=117709 n_rd=41665 n_rd_L2_A=0 n_write=75536 n_wr_bk=2029 bw_util=0.1578
n_activity=247657 dram_eff=0.4814
bk0: 2560a 733789i bk1: 2560a 734450i bk2: 2560a 733939i bk3: 2560a 734158i bk4: 2560a 734185i bk5: 2560a 733567i bk6: 2560a 735679i bk7: 2560a 734853i bk8: 2608a 735619i bk9: 2608a 734039i bk10: 2688a 735095i bk11: 2688a 734181i bk12: 2672a 734362i bk13: 2673a 734281i bk14: 2624a 732001i bk15: 2624a 732544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963078
Row_Buffer_Locality_read = 0.965127
Row_Buffer_Locality_write = 0.961956
Bank_Level_Parallism = 2.084118
Bank_Level_Parallism_Col = 1.859392
Bank_Level_Parallism_Ready = 1.236409
write_to_read_ratio_blp_rw_average = 0.601662
GrpLevelPara = 1.646725 

BW Util details:
bwutil = 0.157848 
total_CMD = 755349 
util_bw = 119230 
Wasted_Col = 84670 
Wasted_Row = 15162 
Idle = 536287 

BW Util Bottlenecks: 
RCDc_limit = 9875 
RCDWRc_limit = 15207 
WTRc_limit = 23489 
RTWc_limit = 41539 
CCDLc_limit = 57761 
rwq = 0 
CCDLc_limit_alone = 51761 
WTRc_limit_alone = 20100 
RTWc_limit_alone = 38928 

Commands details: 
total_CMD = 755349 
n_nop = 631157 
Read = 41665 
Write = 75536 
L2_Alloc = 0 
L2_WB = 2029 
n_act = 4346 
n_pre = 4330 
n_ref = 0 
n_req = 117709 
total_req = 119230 

Dual Bus Interface Util: 
issued_total_row = 8676 
issued_total_col = 119230 
Row_Bus_Util =  0.011486 
CoL_Bus_Util = 0.157848 
Either_Row_CoL_Bus_Util = 0.164417 
Issued_on_Two_Bus_Simul_Util = 0.004917 
issued_two_Eff = 0.029905 
queue_avg = 2.871783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87178
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630817 n_act=4215 n_pre=4199 n_ref_event=0 n_req=118277 n_rd=41664 n_rd_L2_A=0 n_write=76144 n_wr_bk=1876 bw_util=0.1584
n_activity=246737 dram_eff=0.4851
bk0: 2560a 735544i bk1: 2560a 733815i bk2: 2560a 734731i bk3: 2560a 731910i bk4: 2560a 733686i bk5: 2560a 733539i bk6: 2560a 735816i bk7: 2560a 735854i bk8: 2608a 734533i bk9: 2608a 735881i bk10: 2688a 734203i bk11: 2688a 734950i bk12: 2672a 735236i bk13: 2672a 734283i bk14: 2624a 733554i bk15: 2624a 732971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964363
Row_Buffer_Locality_read = 0.964742
Row_Buffer_Locality_write = 0.964158
Bank_Level_Parallism = 2.089136
Bank_Level_Parallism_Col = 1.870066
Bank_Level_Parallism_Ready = 1.245881
write_to_read_ratio_blp_rw_average = 0.597197
GrpLevelPara = 1.652665 

BW Util details:
bwutil = 0.158449 
total_CMD = 755349 
util_bw = 119684 
Wasted_Col = 82959 
Wasted_Row = 14363 
Idle = 538343 

BW Util Bottlenecks: 
RCDc_limit = 10038 
RCDWRc_limit = 14320 
WTRc_limit = 24765 
RTWc_limit = 39572 
CCDLc_limit = 56070 
rwq = 0 
CCDLc_limit_alone = 50247 
WTRc_limit_alone = 21387 
RTWc_limit_alone = 37127 

Commands details: 
total_CMD = 755349 
n_nop = 630817 
Read = 41664 
Write = 76144 
L2_Alloc = 0 
L2_WB = 1876 
n_act = 4215 
n_pre = 4199 
n_ref = 0 
n_req = 118277 
total_req = 119684 

Dual Bus Interface Util: 
issued_total_row = 8414 
issued_total_col = 119684 
Row_Bus_Util =  0.011139 
CoL_Bus_Util = 0.158449 
Either_Row_CoL_Bus_Util = 0.164867 
Issued_on_Two_Bus_Simul_Util = 0.004721 
issued_two_Eff = 0.028635 
queue_avg = 2.714402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7144
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630899 n_act=4150 n_pre=4134 n_ref_event=0 n_req=118294 n_rd=41665 n_rd_L2_A=0 n_write=76160 n_wr_bk=1873 bw_util=0.1585
n_activity=247811 dram_eff=0.483
bk0: 2560a 734920i bk1: 2560a 734979i bk2: 2560a 734179i bk3: 2560a 733811i bk4: 2560a 733864i bk5: 2560a 733941i bk6: 2560a 736059i bk7: 2560a 735303i bk8: 2608a 736239i bk9: 2608a 736525i bk10: 2688a 735095i bk11: 2688a 734146i bk12: 2672a 735900i bk13: 2672a 734047i bk14: 2625a 733460i bk15: 2624a 732950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964918
Row_Buffer_Locality_read = 0.963255
Row_Buffer_Locality_write = 0.965822
Bank_Level_Parallism = 2.052608
Bank_Level_Parallism_Col = 1.855965
Bank_Level_Parallism_Ready = 1.250113
write_to_read_ratio_blp_rw_average = 0.600900
GrpLevelPara = 1.651210 

BW Util details:
bwutil = 0.158467 
total_CMD = 755349 
util_bw = 119698 
Wasted_Col = 83571 
Wasted_Row = 15214 
Idle = 536866 

BW Util Bottlenecks: 
RCDc_limit = 10879 
RCDWRc_limit = 13844 
WTRc_limit = 23128 
RTWc_limit = 40369 
CCDLc_limit = 55290 
rwq = 0 
CCDLc_limit_alone = 49818 
WTRc_limit_alone = 20123 
RTWc_limit_alone = 37902 

Commands details: 
total_CMD = 755349 
n_nop = 630899 
Read = 41665 
Write = 76160 
L2_Alloc = 0 
L2_WB = 1873 
n_act = 4150 
n_pre = 4134 
n_ref = 0 
n_req = 118294 
total_req = 119698 

Dual Bus Interface Util: 
issued_total_row = 8284 
issued_total_col = 119698 
Row_Bus_Util =  0.010967 
CoL_Bus_Util = 0.158467 
Either_Row_CoL_Bus_Util = 0.164758 
Issued_on_Two_Bus_Simul_Util = 0.004676 
issued_two_Eff = 0.028381 
queue_avg = 2.685858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68586
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630301 n_act=4585 n_pre=4569 n_ref_event=0 n_req=118127 n_rd=41664 n_rd_L2_A=0 n_write=75984 n_wr_bk=1916 bw_util=0.1583
n_activity=251365 dram_eff=0.4757
bk0: 2560a 735918i bk1: 2560a 734100i bk2: 2560a 733537i bk3: 2560a 731844i bk4: 2560a 734222i bk5: 2560a 733790i bk6: 2560a 735067i bk7: 2560a 734377i bk8: 2608a 734741i bk9: 2608a 736159i bk10: 2688a 734410i bk11: 2688a 733312i bk12: 2672a 735156i bk13: 2672a 732987i bk14: 2624a 731847i bk15: 2624a 733150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961186
Row_Buffer_Locality_read = 0.956677
Row_Buffer_Locality_write = 0.963643
Bank_Level_Parallism = 2.056901
Bank_Level_Parallism_Col = 1.843699
Bank_Level_Parallism_Ready = 1.240666
write_to_read_ratio_blp_rw_average = 0.595211
GrpLevelPara = 1.643479 

BW Util details:
bwutil = 0.158290 
total_CMD = 755349 
util_bw = 119564 
Wasted_Col = 86421 
Wasted_Row = 17212 
Idle = 532152 

BW Util Bottlenecks: 
RCDc_limit = 13671 
RCDWRc_limit = 14522 
WTRc_limit = 23725 
RTWc_limit = 40427 
CCDLc_limit = 56027 
rwq = 0 
CCDLc_limit_alone = 50490 
WTRc_limit_alone = 20687 
RTWc_limit_alone = 37928 

Commands details: 
total_CMD = 755349 
n_nop = 630301 
Read = 41664 
Write = 75984 
L2_Alloc = 0 
L2_WB = 1916 
n_act = 4585 
n_pre = 4569 
n_ref = 0 
n_req = 118127 
total_req = 119564 

Dual Bus Interface Util: 
issued_total_row = 9154 
issued_total_col = 119564 
Row_Bus_Util =  0.012119 
CoL_Bus_Util = 0.158290 
Either_Row_CoL_Bus_Util = 0.165550 
Issued_on_Two_Bus_Simul_Util = 0.004859 
issued_two_Eff = 0.029349 
queue_avg = 2.756205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75621
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630797 n_act=4181 n_pre=4165 n_ref_event=0 n_req=118414 n_rd=41665 n_rd_L2_A=0 n_write=76288 n_wr_bk=1841 bw_util=0.1586
n_activity=245979 dram_eff=0.487
bk0: 2560a 733778i bk1: 2560a 734220i bk2: 2560a 735199i bk3: 2560a 733145i bk4: 2560a 734147i bk5: 2560a 734305i bk6: 2560a 735926i bk7: 2560a 735686i bk8: 2608a 734797i bk9: 2608a 736269i bk10: 2688a 734534i bk11: 2688a 735498i bk12: 2672a 734566i bk13: 2672a 732648i bk14: 2624a 733460i bk15: 2625a 733555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964692
Row_Buffer_Locality_read = 0.961670
Row_Buffer_Locality_write = 0.966332
Bank_Level_Parallism = 2.067677
Bank_Level_Parallism_Col = 1.855160
Bank_Level_Parallism_Ready = 1.229077
write_to_read_ratio_blp_rw_average = 0.600115
GrpLevelPara = 1.643664 

BW Util details:
bwutil = 0.158594 
total_CMD = 755349 
util_bw = 119794 
Wasted_Col = 84380 
Wasted_Row = 14557 
Idle = 536618 

BW Util Bottlenecks: 
RCDc_limit = 10657 
RCDWRc_limit = 13769 
WTRc_limit = 25524 
RTWc_limit = 40647 
CCDLc_limit = 57899 
rwq = 0 
CCDLc_limit_alone = 51478 
WTRc_limit_alone = 21756 
RTWc_limit_alone = 37994 

Commands details: 
total_CMD = 755349 
n_nop = 630797 
Read = 41665 
Write = 76288 
L2_Alloc = 0 
L2_WB = 1841 
n_act = 4181 
n_pre = 4165 
n_ref = 0 
n_req = 118414 
total_req = 119794 

Dual Bus Interface Util: 
issued_total_row = 8346 
issued_total_col = 119794 
Row_Bus_Util =  0.011049 
CoL_Bus_Util = 0.158594 
Either_Row_CoL_Bus_Util = 0.164893 
Issued_on_Two_Bus_Simul_Util = 0.004750 
issued_two_Eff = 0.028807 
queue_avg = 2.833086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83309
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630969 n_act=4067 n_pre=4051 n_ref_event=0 n_req=118367 n_rd=41664 n_rd_L2_A=0 n_write=76240 n_wr_bk=1852 bw_util=0.1585
n_activity=247757 dram_eff=0.4834
bk0: 2560a 736220i bk1: 2560a 734300i bk2: 2560a 735420i bk3: 2560a 733509i bk4: 2560a 735469i bk5: 2560a 734232i bk6: 2560a 736884i bk7: 2560a 735232i bk8: 2608a 734438i bk9: 2608a 736831i bk10: 2688a 734739i bk11: 2688a 734850i bk12: 2672a 734946i bk13: 2672a 734112i bk14: 2624a 734097i bk15: 2624a 733853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965641
Row_Buffer_Locality_read = 0.964742
Row_Buffer_Locality_write = 0.966129
Bank_Level_Parallism = 2.030905
Bank_Level_Parallism_Col = 1.827452
Bank_Level_Parallism_Ready = 1.227170
write_to_read_ratio_blp_rw_average = 0.593352
GrpLevelPara = 1.626740 

BW Util details:
bwutil = 0.158544 
total_CMD = 755349 
util_bw = 119756 
Wasted_Col = 84786 
Wasted_Row = 14483 
Idle = 536324 

BW Util Bottlenecks: 
RCDc_limit = 10025 
RCDWRc_limit = 13719 
WTRc_limit = 25602 
RTWc_limit = 37916 
CCDLc_limit = 58077 
rwq = 0 
CCDLc_limit_alone = 51967 
WTRc_limit_alone = 21938 
RTWc_limit_alone = 35470 

Commands details: 
total_CMD = 755349 
n_nop = 630969 
Read = 41664 
Write = 76240 
L2_Alloc = 0 
L2_WB = 1852 
n_act = 4067 
n_pre = 4051 
n_ref = 0 
n_req = 118367 
total_req = 119756 

Dual Bus Interface Util: 
issued_total_row = 8118 
issued_total_col = 119756 
Row_Bus_Util =  0.010747 
CoL_Bus_Util = 0.158544 
Either_Row_CoL_Bus_Util = 0.164666 
Issued_on_Two_Bus_Simul_Util = 0.004626 
issued_two_Eff = 0.028091 
queue_avg = 2.786022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.78602
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=631013 n_act=4126 n_pre=4110 n_ref_event=0 n_req=118171 n_rd=41659 n_rd_L2_A=0 n_write=76036 n_wr_bk=1901 bw_util=0.1583
n_activity=245076 dram_eff=0.488
bk0: 2560a 735439i bk1: 2560a 734009i bk2: 2560a 735428i bk3: 2560a 732780i bk4: 2560a 735095i bk5: 2560a 732967i bk6: 2560a 735966i bk7: 2560a 735101i bk8: 2608a 735105i bk9: 2608a 736326i bk10: 2688a 734578i bk11: 2688a 734122i bk12: 2672a 734628i bk13: 2666a 734049i bk14: 2625a 732979i bk15: 2624a 733226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965084
Row_Buffer_Locality_read = 0.965098
Row_Buffer_Locality_write = 0.965077
Bank_Level_Parallism = 2.084307
Bank_Level_Parallism_Col = 1.871283
Bank_Level_Parallism_Ready = 1.238453
write_to_read_ratio_blp_rw_average = 0.599321
GrpLevelPara = 1.657896 

BW Util details:
bwutil = 0.158332 
total_CMD = 755349 
util_bw = 119596 
Wasted_Col = 83071 
Wasted_Row = 14171 
Idle = 538511 

BW Util Bottlenecks: 
RCDc_limit = 9798 
RCDWRc_limit = 13929 
WTRc_limit = 24295 
RTWc_limit = 41005 
CCDLc_limit = 56173 
rwq = 0 
CCDLc_limit_alone = 50375 
WTRc_limit_alone = 21045 
RTWc_limit_alone = 38457 

Commands details: 
total_CMD = 755349 
n_nop = 631013 
Read = 41659 
Write = 76036 
L2_Alloc = 0 
L2_WB = 1901 
n_act = 4126 
n_pre = 4110 
n_ref = 0 
n_req = 118171 
total_req = 119596 

Dual Bus Interface Util: 
issued_total_row = 8236 
issued_total_col = 119596 
Row_Bus_Util =  0.010904 
CoL_Bus_Util = 0.158332 
Either_Row_CoL_Bus_Util = 0.164607 
Issued_on_Two_Bus_Simul_Util = 0.004628 
issued_two_Eff = 0.028117 
queue_avg = 2.765659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.76566
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=631070 n_act=4156 n_pre=4140 n_ref_event=0 n_req=118104 n_rd=41656 n_rd_L2_A=0 n_write=75968 n_wr_bk=1920 bw_util=0.1583
n_activity=246707 dram_eff=0.4846
bk0: 2560a 735484i bk1: 2560a 734205i bk2: 2560a 735625i bk3: 2560a 732729i bk4: 2560a 734491i bk5: 2560a 733711i bk6: 2560a 736785i bk7: 2560a 735888i bk8: 2608a 735643i bk9: 2608a 736305i bk10: 2688a 735396i bk11: 2688a 733304i bk12: 2672a 734373i bk13: 2664a 732747i bk14: 2624a 734554i bk15: 2624a 732859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964811
Row_Buffer_Locality_read = 0.964519
Row_Buffer_Locality_write = 0.964970
Bank_Level_Parallism = 2.065443
Bank_Level_Parallism_Col = 1.846386
Bank_Level_Parallism_Ready = 1.232852
write_to_read_ratio_blp_rw_average = 0.597312
GrpLevelPara = 1.627390 

BW Util details:
bwutil = 0.158263 
total_CMD = 755349 
util_bw = 119544 
Wasted_Col = 83965 
Wasted_Row = 14163 
Idle = 537677 

BW Util Bottlenecks: 
RCDc_limit = 10337 
RCDWRc_limit = 14055 
WTRc_limit = 24536 
RTWc_limit = 39652 
CCDLc_limit = 57548 
rwq = 0 
CCDLc_limit_alone = 51272 
WTRc_limit_alone = 20970 
RTWc_limit_alone = 36942 

Commands details: 
total_CMD = 755349 
n_nop = 631070 
Read = 41656 
Write = 75968 
L2_Alloc = 0 
L2_WB = 1920 
n_act = 4156 
n_pre = 4140 
n_ref = 0 
n_req = 118104 
total_req = 119544 

Dual Bus Interface Util: 
issued_total_row = 8296 
issued_total_col = 119544 
Row_Bus_Util =  0.010983 
CoL_Bus_Util = 0.158263 
Either_Row_CoL_Bus_Util = 0.164532 
Issued_on_Two_Bus_Simul_Util = 0.004714 
issued_two_Eff = 0.028653 
queue_avg = 2.805780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80578
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=631165 n_act=4166 n_pre=4150 n_ref_event=0 n_req=117924 n_rd=41656 n_rd_L2_A=0 n_write=75776 n_wr_bk=1968 bw_util=0.1581
n_activity=248095 dram_eff=0.4813
bk0: 2560a 734407i bk1: 2560a 735181i bk2: 2560a 735164i bk3: 2560a 733435i bk4: 2560a 734947i bk5: 2560a 733881i bk6: 2560a 736256i bk7: 2560a 736503i bk8: 2608a 735682i bk9: 2608a 736579i bk10: 2688a 735655i bk11: 2688a 734440i bk12: 2672a 736042i bk13: 2664a 732813i bk14: 2624a 733789i bk15: 2624a 731397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964672
Row_Buffer_Locality_read = 0.964615
Row_Buffer_Locality_write = 0.964703
Bank_Level_Parallism = 2.051835
Bank_Level_Parallism_Col = 1.836815
Bank_Level_Parallism_Ready = 1.233467
write_to_read_ratio_blp_rw_average = 0.597038
GrpLevelPara = 1.636782 

BW Util details:
bwutil = 0.158073 
total_CMD = 755349 
util_bw = 119400 
Wasted_Col = 84322 
Wasted_Row = 14296 
Idle = 537331 

BW Util Bottlenecks: 
RCDc_limit = 10429 
RCDWRc_limit = 14303 
WTRc_limit = 23786 
RTWc_limit = 39569 
CCDLc_limit = 56911 
rwq = 0 
CCDLc_limit_alone = 51419 
WTRc_limit_alone = 20662 
RTWc_limit_alone = 37201 

Commands details: 
total_CMD = 755349 
n_nop = 631165 
Read = 41656 
Write = 75776 
L2_Alloc = 0 
L2_WB = 1968 
n_act = 4166 
n_pre = 4150 
n_ref = 0 
n_req = 117924 
total_req = 119400 

Dual Bus Interface Util: 
issued_total_row = 8316 
issued_total_col = 119400 
Row_Bus_Util =  0.011009 
CoL_Bus_Util = 0.158073 
Either_Row_CoL_Bus_Util = 0.164406 
Issued_on_Two_Bus_Simul_Util = 0.004676 
issued_two_Eff = 0.028442 
queue_avg = 2.702379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70238
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630917 n_act=4099 n_pre=4083 n_ref_event=0 n_req=118345 n_rd=41656 n_rd_L2_A=0 n_write=76224 n_wr_bk=1856 bw_util=0.1585
n_activity=247437 dram_eff=0.4839
bk0: 2560a 734691i bk1: 2560a 736500i bk2: 2560a 734684i bk3: 2560a 734178i bk4: 2560a 735056i bk5: 2560a 734268i bk6: 2560a 737113i bk7: 2560a 735344i bk8: 2608a 736016i bk9: 2608a 737056i bk10: 2688a 734702i bk11: 2688a 734228i bk12: 2672a 735673i bk13: 2664a 733633i bk14: 2624a 734229i bk15: 2624a 732906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965364
Row_Buffer_Locality_read = 0.964039
Row_Buffer_Locality_write = 0.966084
Bank_Level_Parallism = 2.036474
Bank_Level_Parallism_Col = 1.844740
Bank_Level_Parallism_Ready = 1.244772
write_to_read_ratio_blp_rw_average = 0.599317
GrpLevelPara = 1.646871 

BW Util details:
bwutil = 0.158517 
total_CMD = 755349 
util_bw = 119736 
Wasted_Col = 83032 
Wasted_Row = 15085 
Idle = 537496 

BW Util Bottlenecks: 
RCDc_limit = 10632 
RCDWRc_limit = 13705 
WTRc_limit = 23025 
RTWc_limit = 39206 
CCDLc_limit = 54995 
rwq = 0 
CCDLc_limit_alone = 49717 
WTRc_limit_alone = 20114 
RTWc_limit_alone = 36839 

Commands details: 
total_CMD = 755349 
n_nop = 630917 
Read = 41656 
Write = 76224 
L2_Alloc = 0 
L2_WB = 1856 
n_act = 4099 
n_pre = 4083 
n_ref = 0 
n_req = 118345 
total_req = 119736 

Dual Bus Interface Util: 
issued_total_row = 8182 
issued_total_col = 119736 
Row_Bus_Util =  0.010832 
CoL_Bus_Util = 0.158517 
Either_Row_CoL_Bus_Util = 0.164734 
Issued_on_Two_Bus_Simul_Util = 0.004615 
issued_two_Eff = 0.028015 
queue_avg = 2.679020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67902
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630210 n_act=4515 n_pre=4499 n_ref_event=0 n_req=118284 n_rd=41656 n_rd_L2_A=0 n_write=76160 n_wr_bk=1872 bw_util=0.1585
n_activity=254247 dram_eff=0.4708
bk0: 2560a 734132i bk1: 2560a 735429i bk2: 2560a 735448i bk3: 2560a 733082i bk4: 2560a 735103i bk5: 2560a 734461i bk6: 2560a 735873i bk7: 2560a 735448i bk8: 2608a 734993i bk9: 2608a 735740i bk10: 2688a 734163i bk11: 2688a 734426i bk12: 2672a 734155i bk13: 2664a 734073i bk14: 2624a 732743i bk15: 2624a 732815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961829
Row_Buffer_Locality_read = 0.954052
Row_Buffer_Locality_write = 0.966057
Bank_Level_Parallism = 2.003948
Bank_Level_Parallism_Col = 1.813436
Bank_Level_Parallism_Ready = 1.229906
write_to_read_ratio_blp_rw_average = 0.587648
GrpLevelPara = 1.621298 

BW Util details:
bwutil = 0.158454 
total_CMD = 755349 
util_bw = 119688 
Wasted_Col = 87661 
Wasted_Row = 18098 
Idle = 529902 

BW Util Bottlenecks: 
RCDc_limit = 14797 
RCDWRc_limit = 13608 
WTRc_limit = 23029 
RTWc_limit = 38842 
CCDLc_limit = 56412 
rwq = 0 
CCDLc_limit_alone = 50815 
WTRc_limit_alone = 19964 
RTWc_limit_alone = 36310 

Commands details: 
total_CMD = 755349 
n_nop = 630210 
Read = 41656 
Write = 76160 
L2_Alloc = 0 
L2_WB = 1872 
n_act = 4515 
n_pre = 4499 
n_ref = 0 
n_req = 118284 
total_req = 119688 

Dual Bus Interface Util: 
issued_total_row = 9014 
issued_total_col = 119688 
Row_Bus_Util =  0.011934 
CoL_Bus_Util = 0.158454 
Either_Row_CoL_Bus_Util = 0.165670 
Issued_on_Two_Bus_Simul_Util = 0.004717 
issued_two_Eff = 0.028472 
queue_avg = 2.830641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83064
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630693 n_act=4402 n_pre=4386 n_ref_event=0 n_req=117922 n_rd=41650 n_rd_L2_A=0 n_write=75780 n_wr_bk=1964 bw_util=0.1581
n_activity=252419 dram_eff=0.473
bk0: 2560a 734605i bk1: 2560a 734225i bk2: 2560a 734117i bk3: 2560a 734293i bk4: 2560a 734375i bk5: 2560a 734568i bk6: 2560a 736002i bk7: 2560a 736340i bk8: 2608a 735454i bk9: 2608a 735411i bk10: 2682a 734482i bk11: 2688a 734881i bk12: 2672a 734715i bk13: 2664a 733584i bk14: 2624a 733671i bk15: 2624a 732915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962670
Row_Buffer_Locality_read = 0.956158
Row_Buffer_Locality_write = 0.966226
Bank_Level_Parallism = 2.017038
Bank_Level_Parallism_Col = 1.831418
Bank_Level_Parallism_Ready = 1.238077
write_to_read_ratio_blp_rw_average = 0.586382
GrpLevelPara = 1.636377 

BW Util details:
bwutil = 0.158065 
total_CMD = 755349 
util_bw = 119394 
Wasted_Col = 86281 
Wasted_Row = 17359 
Idle = 532315 

BW Util Bottlenecks: 
RCDc_limit = 14186 
RCDWRc_limit = 13530 
WTRc_limit = 24128 
RTWc_limit = 38993 
CCDLc_limit = 55366 
rwq = 0 
CCDLc_limit_alone = 49780 
WTRc_limit_alone = 21016 
RTWc_limit_alone = 36519 

Commands details: 
total_CMD = 755349 
n_nop = 630693 
Read = 41650 
Write = 75780 
L2_Alloc = 0 
L2_WB = 1964 
n_act = 4402 
n_pre = 4386 
n_ref = 0 
n_req = 117922 
total_req = 119394 

Dual Bus Interface Util: 
issued_total_row = 8788 
issued_total_col = 119394 
Row_Bus_Util =  0.011634 
CoL_Bus_Util = 0.158065 
Either_Row_CoL_Bus_Util = 0.165031 
Issued_on_Two_Bus_Simul_Util = 0.004668 
issued_two_Eff = 0.028286 
queue_avg = 2.758011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75801
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630439 n_act=4417 n_pre=4401 n_ref_event=0 n_req=118284 n_rd=41656 n_rd_L2_A=0 n_write=76160 n_wr_bk=1872 bw_util=0.1585
n_activity=251503 dram_eff=0.4759
bk0: 2560a 734838i bk1: 2560a 734803i bk2: 2560a 733468i bk3: 2560a 733323i bk4: 2560a 733887i bk5: 2560a 735798i bk6: 2560a 736472i bk7: 2560a 734429i bk8: 2608a 734518i bk9: 2608a 735184i bk10: 2688a 734730i bk11: 2688a 734605i bk12: 2672a 733853i bk13: 2664a 733979i bk14: 2624a 733767i bk15: 2624a 731910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962658
Row_Buffer_Locality_read = 0.959238
Row_Buffer_Locality_write = 0.964517
Bank_Level_Parallism = 2.043975
Bank_Level_Parallism_Col = 1.836071
Bank_Level_Parallism_Ready = 1.236824
write_to_read_ratio_blp_rw_average = 0.596228
GrpLevelPara = 1.633509 

BW Util details:
bwutil = 0.158454 
total_CMD = 755349 
util_bw = 119688 
Wasted_Col = 85787 
Wasted_Row = 16790 
Idle = 533084 

BW Util Bottlenecks: 
RCDc_limit = 12765 
RCDWRc_limit = 14265 
WTRc_limit = 23564 
RTWc_limit = 38532 
CCDLc_limit = 57268 
rwq = 0 
CCDLc_limit_alone = 51441 
WTRc_limit_alone = 20227 
RTWc_limit_alone = 36042 

Commands details: 
total_CMD = 755349 
n_nop = 630439 
Read = 41656 
Write = 76160 
L2_Alloc = 0 
L2_WB = 1872 
n_act = 4417 
n_pre = 4401 
n_ref = 0 
n_req = 118284 
total_req = 119688 

Dual Bus Interface Util: 
issued_total_row = 8818 
issued_total_col = 119688 
Row_Bus_Util =  0.011674 
CoL_Bus_Util = 0.158454 
Either_Row_CoL_Bus_Util = 0.165367 
Issued_on_Two_Bus_Simul_Util = 0.004761 
issued_two_Eff = 0.028789 
queue_avg = 2.896733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.89673
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=630914 n_act=4155 n_pre=4139 n_ref_event=0 n_req=118225 n_rd=41656 n_rd_L2_A=0 n_write=76096 n_wr_bk=1888 bw_util=0.1584
n_activity=248594 dram_eff=0.4813
bk0: 2560a 735065i bk1: 2560a 734847i bk2: 2560a 732998i bk3: 2560a 734674i bk4: 2560a 735219i bk5: 2560a 735388i bk6: 2560a 735908i bk7: 2560a 734959i bk8: 2608a 735598i bk9: 2608a 735282i bk10: 2688a 734925i bk11: 2688a 735487i bk12: 2672a 734296i bk13: 2664a 735561i bk14: 2624a 735064i bk15: 2624a 732940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964855
Row_Buffer_Locality_read = 0.963007
Row_Buffer_Locality_write = 0.965861
Bank_Level_Parallism = 2.027805
Bank_Level_Parallism_Col = 1.828250
Bank_Level_Parallism_Ready = 1.236125
write_to_read_ratio_blp_rw_average = 0.603064
GrpLevelPara = 1.622970 

BW Util details:
bwutil = 0.158390 
total_CMD = 755349 
util_bw = 119640 
Wasted_Col = 84602 
Wasted_Row = 15502 
Idle = 535605 

BW Util Bottlenecks: 
RCDc_limit = 10746 
RCDWRc_limit = 13889 
WTRc_limit = 22923 
RTWc_limit = 38305 
CCDLc_limit = 57272 
rwq = 0 
CCDLc_limit_alone = 51395 
WTRc_limit_alone = 19596 
RTWc_limit_alone = 35755 

Commands details: 
total_CMD = 755349 
n_nop = 630914 
Read = 41656 
Write = 76096 
L2_Alloc = 0 
L2_WB = 1888 
n_act = 4155 
n_pre = 4139 
n_ref = 0 
n_req = 118225 
total_req = 119640 

Dual Bus Interface Util: 
issued_total_row = 8294 
issued_total_col = 119640 
Row_Bus_Util =  0.010980 
CoL_Bus_Util = 0.158390 
Either_Row_CoL_Bus_Util = 0.164738 
Issued_on_Two_Bus_Simul_Util = 0.004632 
issued_two_Eff = 0.028119 
queue_avg = 2.878770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87877
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=631185 n_act=4146 n_pre=4130 n_ref_event=0 n_req=117954 n_rd=41656 n_rd_L2_A=0 n_write=75808 n_wr_bk=1960 bw_util=0.1581
n_activity=245989 dram_eff=0.4855
bk0: 2560a 735532i bk1: 2560a 735657i bk2: 2560a 734036i bk3: 2560a 735266i bk4: 2560a 735030i bk5: 2560a 735254i bk6: 2560a 736536i bk7: 2560a 734670i bk8: 2608a 735117i bk9: 2608a 736202i bk10: 2688a 734270i bk11: 2688a 735658i bk12: 2672a 735404i bk13: 2664a 735682i bk14: 2624a 732772i bk15: 2624a 733967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964851
Row_Buffer_Locality_read = 0.965791
Row_Buffer_Locality_write = 0.964337
Bank_Level_Parallism = 2.040446
Bank_Level_Parallism_Col = 1.827930
Bank_Level_Parallism_Ready = 1.237867
write_to_read_ratio_blp_rw_average = 0.601395
GrpLevelPara = 1.623478 

BW Util details:
bwutil = 0.158104 
total_CMD = 755349 
util_bw = 119424 
Wasted_Col = 82806 
Wasted_Row = 14627 
Idle = 538492 

BW Util Bottlenecks: 
RCDc_limit = 9941 
RCDWRc_limit = 14460 
WTRc_limit = 23053 
RTWc_limit = 37450 
CCDLc_limit = 56655 
rwq = 0 
CCDLc_limit_alone = 50897 
WTRc_limit_alone = 19652 
RTWc_limit_alone = 35093 

Commands details: 
total_CMD = 755349 
n_nop = 631185 
Read = 41656 
Write = 75808 
L2_Alloc = 0 
L2_WB = 1960 
n_act = 4146 
n_pre = 4130 
n_ref = 0 
n_req = 117954 
total_req = 119424 

Dual Bus Interface Util: 
issued_total_row = 8276 
issued_total_col = 119424 
Row_Bus_Util =  0.010957 
CoL_Bus_Util = 0.158104 
Either_Row_CoL_Bus_Util = 0.164380 
Issued_on_Two_Bus_Simul_Util = 0.004681 
issued_two_Eff = 0.028478 
queue_avg = 2.800096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8001
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755349 n_nop=631218 n_act=4118 n_pre=4102 n_ref_event=0 n_req=118041 n_rd=41653 n_rd_L2_A=0 n_write=75904 n_wr_bk=1933 bw_util=0.1582
n_activity=248401 dram_eff=0.481
bk0: 2560a 735140i bk1: 2560a 735516i bk2: 2560a 733417i bk3: 2560a 733134i bk4: 2560a 736142i bk5: 2560a 734765i bk6: 2560a 736252i bk7: 2560a 735215i bk8: 2608a 735423i bk9: 2608a 735580i bk10: 2688a 734637i bk11: 2688a 735654i bk12: 2673a 734415i bk13: 2664a 735587i bk14: 2624a 732687i bk15: 2620a 734090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965114
Row_Buffer_Locality_read = 0.964997
Row_Buffer_Locality_write = 0.965178
Bank_Level_Parallism = 2.041468
Bank_Level_Parallism_Col = 1.839507
Bank_Level_Parallism_Ready = 1.231802
write_to_read_ratio_blp_rw_average = 0.598617
GrpLevelPara = 1.631032 

BW Util details:
bwutil = 0.158192 
total_CMD = 755349 
util_bw = 119490 
Wasted_Col = 84191 
Wasted_Row = 14775 
Idle = 536893 

BW Util Bottlenecks: 
RCDc_limit = 10001 
RCDWRc_limit = 13914 
WTRc_limit = 23825 
RTWc_limit = 38704 
CCDLc_limit = 58075 
rwq = 0 
CCDLc_limit_alone = 52259 
WTRc_limit_alone = 20599 
RTWc_limit_alone = 36114 

Commands details: 
total_CMD = 755349 
n_nop = 631218 
Read = 41653 
Write = 75904 
L2_Alloc = 0 
L2_WB = 1933 
n_act = 4118 
n_pre = 4102 
n_ref = 0 
n_req = 118041 
total_req = 119490 

Dual Bus Interface Util: 
issued_total_row = 8220 
issued_total_col = 119490 
Row_Bus_Util =  0.010882 
CoL_Bus_Util = 0.158192 
Either_Row_CoL_Bus_Util = 0.164336 
Issued_on_Two_Bus_Simul_Util = 0.004738 
issued_two_Eff = 0.028832 
queue_avg = 2.813397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8134

========= L2 cache stats =========
L2_cache_bank[0]: Access = 134461, Miss = 95805, Miss_rate = 0.713, Pending_hits = 165, Reservation_fails = 7402
L2_cache_bank[1]: Access = 146544, Miss = 107968, Miss_rate = 0.737, Pending_hits = 154, Reservation_fails = 6700
L2_cache_bank[2]: Access = 146544, Miss = 108097, Miss_rate = 0.738, Pending_hits = 167, Reservation_fails = 4003
L2_cache_bank[3]: Access = 151723, Miss = 113083, Miss_rate = 0.745, Pending_hits = 166, Reservation_fails = 4606
L2_cache_bank[4]: Access = 151723, Miss = 113323, Miss_rate = 0.747, Pending_hits = 172, Reservation_fails = 3968
L2_cache_bank[5]: Access = 146544, Miss = 107888, Miss_rate = 0.736, Pending_hits = 154, Reservation_fails = 7092
L2_cache_bank[6]: Access = 146544, Miss = 108528, Miss_rate = 0.741, Pending_hits = 161, Reservation_fails = 6058
L2_cache_bank[7]: Access = 151723, Miss = 113452, Miss_rate = 0.748, Pending_hits = 171, Reservation_fails = 5930
L2_cache_bank[8]: Access = 151723, Miss = 113211, Miss_rate = 0.746, Pending_hits = 163, Reservation_fails = 6741
L2_cache_bank[9]: Access = 146544, Miss = 108064, Miss_rate = 0.737, Pending_hits = 169, Reservation_fails = 5653
L2_cache_bank[10]: Access = 146544, Miss = 108033, Miss_rate = 0.737, Pending_hits = 177, Reservation_fails = 3836
L2_cache_bank[11]: Access = 151715, Miss = 113267, Miss_rate = 0.747, Pending_hits = 162, Reservation_fails = 7295
L2_cache_bank[12]: Access = 151723, Miss = 113291, Miss_rate = 0.747, Pending_hits = 175, Reservation_fails = 6495
L2_cache_bank[13]: Access = 146512, Miss = 108384, Miss_rate = 0.740, Pending_hits = 157, Reservation_fails = 6232
L2_cache_bank[14]: Access = 146544, Miss = 108160, Miss_rate = 0.738, Pending_hits = 181, Reservation_fails = 7157
L2_cache_bank[15]: Access = 151691, Miss = 113627, Miss_rate = 0.749, Pending_hits = 164, Reservation_fails = 5064
L2_cache_bank[16]: Access = 151723, Miss = 113404, Miss_rate = 0.747, Pending_hits = 166, Reservation_fails = 7420
L2_cache_bank[17]: Access = 146512, Miss = 108416, Miss_rate = 0.740, Pending_hits = 172, Reservation_fails = 4967
L2_cache_bank[18]: Access = 146544, Miss = 107744, Miss_rate = 0.735, Pending_hits = 158, Reservation_fails = 4910
L2_cache_bank[19]: Access = 151691, Miss = 113051, Miss_rate = 0.745, Pending_hits = 175, Reservation_fails = 6677
L2_cache_bank[20]: Access = 151715, Miss = 112867, Miss_rate = 0.744, Pending_hits = 170, Reservation_fails = 5904
L2_cache_bank[21]: Access = 146512, Miss = 107905, Miss_rate = 0.736, Pending_hits = 174, Reservation_fails = 5836
L2_cache_bank[22]: Access = 146512, Miss = 107968, Miss_rate = 0.737, Pending_hits = 167, Reservation_fails = 6433
L2_cache_bank[23]: Access = 80748, Miss = 42348, Miss_rate = 0.524, Pending_hits = 157, Reservation_fails = 6442
L2_cache_bank[24]: Access = 151691, Miss = 113212, Miss_rate = 0.746, Pending_hits = 161, Reservation_fails = 5348
L2_cache_bank[25]: Access = 63536, Miss = 25008, Miss_rate = 0.394, Pending_hits = 166, Reservation_fails = 5935
L2_cache_bank[26]: Access = 146512, Miss = 108032, Miss_rate = 0.737, Pending_hits = 151, Reservation_fails = 6502
L2_cache_bank[27]: Access = 63536, Miss = 24880, Miss_rate = 0.392, Pending_hits = 158, Reservation_fails = 4812
L2_cache_bank[28]: Access = 151691, Miss = 113435, Miss_rate = 0.748, Pending_hits = 156, Reservation_fails = 6706
L2_cache_bank[29]: Access = 63536, Miss = 25137, Miss_rate = 0.396, Pending_hits = 163, Reservation_fails = 4048
L2_cache_bank[30]: Access = 146512, Miss = 108256, Miss_rate = 0.739, Pending_hits = 150, Reservation_fails = 6899
L2_cache_bank[31]: Access = 63536, Miss = 25280, Miss_rate = 0.398, Pending_hits = 177, Reservation_fails = 6985
L2_cache_bank[32]: Access = 80748, Miss = 42316, Miss_rate = 0.524, Pending_hits = 154, Reservation_fails = 6569
L2_cache_bank[33]: Access = 63536, Miss = 25313, Miss_rate = 0.398, Pending_hits = 171, Reservation_fails = 6533
L2_cache_bank[34]: Access = 63536, Miss = 24752, Miss_rate = 0.390, Pending_hits = 149, Reservation_fails = 3517
L2_cache_bank[35]: Access = 63536, Miss = 25056, Miss_rate = 0.394, Pending_hits = 160, Reservation_fails = 8787
L2_cache_bank[36]: Access = 63536, Miss = 24705, Miss_rate = 0.389, Pending_hits = 160, Reservation_fails = 3930
L2_cache_bank[37]: Access = 63536, Miss = 25088, Miss_rate = 0.395, Pending_hits = 153, Reservation_fails = 8289
L2_cache_bank[38]: Access = 63536, Miss = 24720, Miss_rate = 0.389, Pending_hits = 173, Reservation_fails = 8156
L2_cache_bank[39]: Access = 63536, Miss = 25248, Miss_rate = 0.397, Pending_hits = 141, Reservation_fails = 3813
L2_cache_bank[40]: Access = 63536, Miss = 24688, Miss_rate = 0.389, Pending_hits = 159, Reservation_fails = 5998
L2_cache_bank[41]: Access = 63536, Miss = 24977, Miss_rate = 0.393, Pending_hits = 155, Reservation_fails = 7252
L2_cache_bank[42]: Access = 63536, Miss = 24768, Miss_rate = 0.390, Pending_hits = 153, Reservation_fails = 5537
L2_cache_bank[43]: Access = 63536, Miss = 24944, Miss_rate = 0.393, Pending_hits = 162, Reservation_fails = 3257
L2_cache_bank[44]: Access = 63536, Miss = 24737, Miss_rate = 0.389, Pending_hits = 164, Reservation_fails = 5487
L2_cache_bank[45]: Access = 63518, Miss = 25162, Miss_rate = 0.396, Pending_hits = 157, Reservation_fails = 7498
L2_cache_bank[46]: Access = 63536, Miss = 24832, Miss_rate = 0.391, Pending_hits = 168, Reservation_fails = 7529
L2_cache_bank[47]: Access = 63616, Miss = 25176, Miss_rate = 0.396, Pending_hits = 166, Reservation_fails = 6719
L2_cache_bank[48]: Access = 63536, Miss = 25008, Miss_rate = 0.394, Pending_hits = 155, Reservation_fails = 8406
L2_cache_bank[49]: Access = 63616, Miss = 25192, Miss_rate = 0.396, Pending_hits = 170, Reservation_fails = 7464
L2_cache_bank[50]: Access = 63536, Miss = 24848, Miss_rate = 0.391, Pending_hits = 173, Reservation_fails = 6274
L2_cache_bank[51]: Access = 63616, Miss = 24904, Miss_rate = 0.391, Pending_hits = 181, Reservation_fails = 6590
L2_cache_bank[52]: Access = 63536, Miss = 24816, Miss_rate = 0.391, Pending_hits = 171, Reservation_fails = 7033
L2_cache_bank[53]: Access = 63616, Miss = 25000, Miss_rate = 0.393, Pending_hits = 167, Reservation_fails = 7423
L2_cache_bank[54]: Access = 134491, Miss = 96039, Miss_rate = 0.714, Pending_hits = 148, Reservation_fails = 7440
L2_cache_bank[55]: Access = 63616, Miss = 25112, Miss_rate = 0.395, Pending_hits = 189, Reservation_fails = 7432
L2_cache_bank[56]: Access = 146544, Miss = 108032, Miss_rate = 0.737, Pending_hits = 150, Reservation_fails = 3052
L2_cache_bank[57]: Access = 63616, Miss = 24792, Miss_rate = 0.390, Pending_hits = 176, Reservation_fails = 7310
L2_cache_bank[58]: Access = 151723, Miss = 113259, Miss_rate = 0.746, Pending_hits = 162, Reservation_fails = 8615
L2_cache_bank[59]: Access = 63616, Miss = 24808, Miss_rate = 0.390, Pending_hits = 161, Reservation_fails = 3653
L2_cache_bank[60]: Access = 146544, Miss = 108160, Miss_rate = 0.738, Pending_hits = 176, Reservation_fails = 6699
L2_cache_bank[61]: Access = 63616, Miss = 25016, Miss_rate = 0.393, Pending_hits = 167, Reservation_fails = 7614
L2_cache_bank[62]: Access = 151723, Miss = 113340, Miss_rate = 0.747, Pending_hits = 168, Reservation_fails = 6893
L2_cache_bank[63]: Access = 63552, Miss = 24884, Miss_rate = 0.392, Pending_hits = 172, Reservation_fails = 5030
L2_total_cache_accesses = 6805656
L2_total_cache_misses = 4340816
L2_total_cache_miss_rate = 0.6378
L2_total_cache_pending_hits = 10510
L2_total_cache_reservation_fails = 395855
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 333289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 395855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 999867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2428536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15589
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2992071
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5436196
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 195016
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 200839
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=6805656
icnt_total_pkts_simt_to_mem=6805656
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6805656
Req_Network_cycles = 1005948
Req_Network_injected_packets_per_cycle =       6.7654 
Req_Network_conflicts_per_cycle =       7.6575
Req_Network_conflicts_per_cycle_util =       8.5198
Req_Bank_Level_Parallism =       7.5272
Req_Network_in_buffer_full_per_cycle =       3.2102
Req_Network_in_buffer_avg_util =      34.4225
Req_Network_out_buffer_full_per_cycle =       0.2699
Req_Network_out_buffer_avg_util =      20.3392

Reply_Network_injected_packets_num = 6805656
Reply_Network_cycles = 1005948
Reply_Network_injected_packets_per_cycle =        6.7654
Reply_Network_conflicts_per_cycle =        7.2195
Reply_Network_conflicts_per_cycle_util =       8.0390
Reply_Bank_Level_Parallism =       7.5334
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.5622
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0846
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 24 min, 28 sec (12268 sec)
gpgpu_simulation_rate = 304077 (inst/sec)
gpgpu_simulation_rate = 81 (cycle/sec)
gpgpu_silicon_slowdown = 13975308x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
