Simulator report for finalPoject
Sat Dec 03 00:49:25 2016
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 25.0 us       ;
; Simulation Netlist Size     ; 388 nodes     ;
; Simulation Coverage         ;      85.31 %  ;
; Total Number of Transitions ; 277352        ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; MAX II        ;
; Device                      ; EPM1270F256A5 ;
+-----------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Option                                                                                     ; Setting            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Simulation mode                                                                            ; Timing             ; Timing        ;
; Start time                                                                                 ; 0 ns               ; 0 ns          ;
; Simulation results format                                                                  ; CVWF               ;               ;
; Vector input source                                                                        ; transmult_test.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                 ; On            ;
; Check outputs                                                                              ; Off                ; Off           ;
; Report simulation coverage                                                                 ; On                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                ; Off           ;
; Detect glitches                                                                            ; Off                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                ; Off           ;
; Generate Signal Activity File                                                              ; Off                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto               ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      85.31 % ;
; Total nodes checked                                 ; 388          ;
; Total output ports checked                          ; 463          ;
; Total output ports with complete 1/0-value coverage ; 395          ;
; Total output ports with no 1/0-value coverage       ; 26           ;
; Total output ports with no 1-value coverage         ; 65           ;
; Total output ports with no 0-value coverage         ; 29           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                  ; Output Port Name                                                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[15]~0  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[15]~0          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[14]~2  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[14]~2          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[14]~2  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[14]~3          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[14]~2  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[14]~3COUT1_68  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~5          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~5COUT1_66  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~6  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~6          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~6  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~7          ; cout             ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[11]~8  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[11]~8          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[11]~8  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[11]~9          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[11]~8  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[11]~9COUT1_64  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[10]~10 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[10]~10         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[10]~10 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[10]~11         ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[10]~10 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[10]~11COUT1_62 ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[9]~12  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[9]~12          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[9]~12  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[9]~13          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[9]~12  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[9]~13COUT1_60  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[8]~14  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[8]~14          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[8]~14  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[8]~15          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[8]~14  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[8]~15COUT1_58  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[7]~16  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[7]~16          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[7]~16  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[7]~17          ; cout             ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[6]~18  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[6]~18          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[6]~18  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[6]~19          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[6]~18  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[6]~19COUT1_56  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[5]~20  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[5]~20          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[5]~20  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[5]~21          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[5]~20  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[5]~21COUT1_54  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[4]~22  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[4]~22          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[4]~22  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[4]~23          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[4]~22  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[4]~23COUT1_52  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[3]~24  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[3]~24          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[3]~24  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[3]~25          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[3]~24  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[3]~25COUT1_50  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[2]~26  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[2]~26          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[2]~26  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[2]~27          ; cout             ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[1]~28  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[1]~28          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[1]~28  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[1]~29          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[1]~28  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[1]~29COUT1_48  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[0]~30  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[0]~30          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[0]~30  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[0]~31          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[0]~30  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[0]~31COUT1_46  ; cout1            ;
; |transmult|reg96bitV:inst18|Dout11[7]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[7]~16                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout1[7]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[7]~18                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[7]~19               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[7]~19                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[7]~20               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[7]~20                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout6[7]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[7]~21                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout10[6]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[6]~24                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout12[6]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[6]~25                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout1[6]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[6]~26                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[6]~27               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[6]~27                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[6]~28               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[6]~28                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout6[6]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[6]~29                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[6]~30               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[6]~30                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[6]~31               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[6]~31                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~41               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~41                       ; combout          ;
; |transmult|controller:inst2|pstate.S0                                                                      ; |transmult|controller:inst2|pstate.S0                                                                              ; regout           ;
; |transmult|controller:inst2|Selector8~0                                                                    ; |transmult|controller:inst2|Selector8~0                                                                            ; combout          ;
; |transmult|controller:inst2|WideOr13                                                                       ; |transmult|controller:inst2|WideOr13                                                                               ; combout          ;
; |transmult|controller:inst2|pstate.S12                                                                     ; |transmult|controller:inst2|Selector17~0                                                                           ; combout          ;
; |transmult|controller:inst2|pstate.S12                                                                     ; |transmult|controller:inst2|pstate.S12                                                                             ; regout           ;
; |transmult|controller:inst2|WideOr15                                                                       ; |transmult|controller:inst2|WideOr15                                                                               ; combout          ;
; |transmult|controller:inst2|WideOr25~5                                                                     ; |transmult|controller:inst2|WideOr25~5                                                                             ; combout          ;
; |transmult|controller:inst2|WideOr26~4                                                                     ; |transmult|controller:inst2|WideOr26~4                                                                             ; combout          ;
; |transmult|controller:inst2|WideOr25                                                                       ; |transmult|controller:inst2|WideOr25                                                                               ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[12]~0 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[12]~0         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[11]~2 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[11]~2         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[8]~0  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[8]~0          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~5         ; cout             ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[7]~2  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[7]~2          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[7]~2  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[7]~3          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[7]~2  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[7]~3COUT1_39  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~6  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~6          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~6  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~7          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~6  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~7COUT1_51  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[6]~4  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[6]~4          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[6]~4  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[6]~5          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[6]~4  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[6]~5COUT1_37  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[8]~8  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[8]~8          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[8]~8  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[8]~9          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[8]~8  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[8]~9COUT1_49  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[5]~6  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[5]~6          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[5]~6  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[5]~7          ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[5]~6  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[5]~7COUT1_35  ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~11         ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~11COUT1_47 ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[4]~8  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[4]~8          ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[4]~8  ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[4]~9          ; cout             ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[6]~12 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[6]~12         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[6]~12 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[6]~13         ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[6]~12 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[6]~13COUT1_45 ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[3]~10 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[3]~10         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[3]~10 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[3]~11         ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[3]~10 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[3]~11COUT1_33 ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~14 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~14         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~14 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15         ; cout             ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[2]~12 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[2]~12         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[2]~12 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[2]~13         ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[2]~12 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[2]~13COUT1_31 ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~16 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~16         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~16 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17         ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~16 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17COUT1_43 ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[1]~14 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[1]~14         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[1]~14 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[1]~15         ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[1]~14 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[1]~15COUT1_29 ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~18 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~18         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~18 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~19         ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~18 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~19COUT1_41 ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[0]~16 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[0]~16         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[0]~16 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[0]~17         ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[0]~16 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add16_result[0]~17COUT1_27 ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[2]~20 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[2]~20         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[2]~20 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[2]~21         ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[2]~20 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[2]~21COUT1_39 ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[1]~22 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[1]~22         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[1]~22 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[1]~23COUT1_37 ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[0]~24 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[0]~24         ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[0]~24 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[0]~25         ; cout             ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[0]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[0]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[0]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[0]~COUT               ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[0]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[0]~COUTCOUT1_13       ; cout1            ;
; |transmult|controller:inst2|WideOr26                                                                       ; |transmult|controller:inst2|WideOr26                                                                               ; combout          ;
; |transmult|controller:inst2|mux_select1~0                                                                  ; |transmult|controller:inst2|mux_select1~0                                                                          ; combout          ;
; |transmult|controller:inst2|WideOr24                                                                       ; |transmult|controller:inst2|WideOr24                                                                               ; combout          ;
; |transmult|controller:inst2|WideOr20~0                                                                     ; |transmult|controller:inst2|WideOr20~0                                                                             ; combout          ;
; |transmult|controller:inst2|WideOr22                                                                       ; |transmult|controller:inst2|WideOr22                                                                               ; combout          ;
; |transmult|reg96bitV:inst18|Dout11[5]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[5]~42                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout10[5]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[5]~43                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout1[5]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[5]~44                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[5]~45               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[5]~45                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[5]~46               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[5]~46                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout6[5]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[5]~47                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout7[5]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[5]~48                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[5]~49               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[5]~49                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout10[4]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~50                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout11[4]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~51                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout1[4]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~52                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~53               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~53                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~54               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~54                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout6[4]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~55                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout7[4]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~56                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~57               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~57                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout11[3]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~58                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout10[3]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~59                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout1[3]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~60                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~61               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~61                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~62               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~62                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout6[3]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~63                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout7[3]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~64                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~65               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~65                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout10[2]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[2]~66                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout11[2]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[2]~67                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout1[2]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[2]~68                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[2]~69               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[2]~69                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[2]~70               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[2]~70                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout6[2]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[2]~71                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout7[2]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[2]~72                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[2]~73               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[2]~73                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout6[1]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~74                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout7[1]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~75                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~76               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~76                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout11[1]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~77                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout10[1]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~78                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout1[1]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~79                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~80               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~80                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~81               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~81                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout6[0]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~82                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout7[0]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~83                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~84               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~84                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout10[0]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~85                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout11[0]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~86                       ; combout          ;
; |transmult|reg96bitV:inst18|Dout1[0]                                                                       ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~87                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~88               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~88                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~89               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~89                       ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|op_3~0             ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|op_3~0                     ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|op_3~1             ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|op_3~1                     ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|op_3~2             ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|op_3~2                     ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|op_3~3             ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|op_3~3                     ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~COUT               ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~COUTCOUT1_17       ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT               ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUTCOUT1_19       ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]~COUT               ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]~COUTCOUT1_15       ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[1]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[1]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[0]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[0]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]~COUT               ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]~COUTCOUT1_17       ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[1]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[1]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[0]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[0]                    ; combout          ;
; |transmult|demux1to12:inst|Equal0~0                                                                        ; |transmult|demux1to12:inst|Equal0~0                                                                                ; combout          ;
; |transmult|demux1to12:inst|Equal0~1                                                                        ; |transmult|demux1to12:inst|Equal0~1                                                                                ; combout          ;
; |transmult|demux1to12:inst|Equal0~2                                                                        ; |transmult|demux1to12:inst|Equal0~2                                                                                ; combout          ;
; |transmult|demux1to12:inst|Equal0~4                                                                        ; |transmult|demux1to12:inst|Equal0~4                                                                                ; combout          ;
; |transmult|demux1to12:inst|Equal0~5                                                                        ; |transmult|demux1to12:inst|Equal0~5                                                                                ; combout          ;
; |transmult|demux1to12:inst|Equal0~6                                                                        ; |transmult|demux1to12:inst|Equal0~6                                                                                ; combout          ;
; |transmult|demux1to12:inst|Equal0~7                                                                        ; |transmult|demux1to12:inst|Equal0~7                                                                                ; combout          ;
; |transmult|demux1to12:inst|Equal0~8                                                                        ; |transmult|demux1to12:inst|Equal0~8                                                                                ; combout          ;
; |transmult|demux1to12:inst|Equal0~9                                                                        ; |transmult|demux1to12:inst|Equal0~9                                                                                ; combout          ;
; |transmult|demux1to12:inst|Equal0~10                                                                       ; |transmult|demux1to12:inst|Equal0~10                                                                               ; combout          ;
; |transmult|demux1to12:inst|Equal0~11                                                                       ; |transmult|demux1to12:inst|Equal0~11                                                                               ; combout          ;
; |transmult|controller:inst2|Selector40~0                                                                   ; |transmult|controller:inst2|Selector40~0                                                                           ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[7]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[7]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~COUT               ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~COUTCOUT1_21       ; cout1            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[8]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[8]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[6]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[6]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[7]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[7]                    ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[6]~90               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[6]~90                       ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[3]~5          ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[3]~5                  ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[5]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[5]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[7]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[7]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[6]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[6]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[8]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[8]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[8]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[8]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[6]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[6]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[4]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[4]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[5]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[5]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[7]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[7]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[3]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[3]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[4]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[4]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[6]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[6]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[2]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[2]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[3]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[3]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[5]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[5]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[1]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[1]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[2]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[2]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[4]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[4]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[0]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[0]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[5]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[5]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[1]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[1]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[3]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[3]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[4]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[4]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[0]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[0]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[2]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le6a[2]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[3]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[3]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[2]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[2]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[6]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[6]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[5]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[5]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[4]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[4]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[3]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[3]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[2]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[2]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[1]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[1]                    ; combout          ;
; |transmult|controller:inst2|WideOr17                                                                       ; |transmult|controller:inst2|WideOr17                                                                               ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~4          ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~5                  ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~6          ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~7                  ; combout          ;
; |transmult|controller:inst2|reg96_ld                                                                       ; |transmult|controller:inst2|reg96_ld                                                                               ; combout          ;
; |transmult|controller:inst2|demuxto12_sel[3]                                                               ; |transmult|controller:inst2|demuxto12_sel[3]                                                                       ; combout          ;
; |transmult|controller:inst2|demuxto12_sel[2]                                                               ; |transmult|controller:inst2|demuxto12_sel[2]                                                                       ; combout          ;
; |transmult|controller:inst2|demuxto12_sel[1]                                                               ; |transmult|controller:inst2|demuxto12_sel[1]                                                                       ; combout          ;
; |transmult|controller:inst2|demuxto12_sel[0]                                                               ; |transmult|controller:inst2|demuxto12_sel[0]                                                                       ; combout          ;
; |transmult|controller:inst2|mux_select1[0]                                                                 ; |transmult|controller:inst2|mux_select1[0]                                                                         ; combout          ;
; |transmult|controller:inst2|mux_select1[1]                                                                 ; |transmult|controller:inst2|mux_select1[1]                                                                         ; combout          ;
; |transmult|controller:inst2|mux_select1[3]                                                                 ; |transmult|controller:inst2|mux_select1[3]                                                                         ; combout          ;
; |transmult|controller:inst2|mux_select1[2]                                                                 ; |transmult|controller:inst2|mux_select1[2]                                                                         ; combout          ;
; |transmult|reg96bitV:inst18|Dout11[6]                                                                      ; |transmult|reg96bitV:inst18|Dout11[6]                                                                              ; regout           ;
; |transmult|reg96bitV:inst18|Dout9[6]                                                                       ; |transmult|reg96bitV:inst18|Dout9[6]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout7[6]                                                                       ; |transmult|reg96bitV:inst18|Dout7[6]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout5[6]                                                                       ; |transmult|reg96bitV:inst18|Dout5[6]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout8[6]                                                                       ; |transmult|reg96bitV:inst18|Dout8[6]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout2[5]                                                                       ; |transmult|reg96bitV:inst18|Dout2[5]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout2[4]                                                                       ; |transmult|reg96bitV:inst18|Dout2[4]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout2[3]                                                                       ; |transmult|reg96bitV:inst18|Dout2[3]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout2[2]                                                                       ; |transmult|reg96bitV:inst18|Dout2[2]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout2[1]                                                                       ; |transmult|reg96bitV:inst18|Dout2[1]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout2[0]                                                                       ; |transmult|reg96bitV:inst18|Dout2[0]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout3[3]                                                                       ; |transmult|reg96bitV:inst18|Dout3[3]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout3[2]                                                                       ; |transmult|reg96bitV:inst18|Dout3[2]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout3[1]                                                                       ; |transmult|reg96bitV:inst18|Dout3[1]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout3[0]                                                                       ; |transmult|reg96bitV:inst18|Dout3[0]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout4[5]                                                                       ; |transmult|reg96bitV:inst18|Dout4[5]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout4[4]                                                                       ; |transmult|reg96bitV:inst18|Dout4[4]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout4[3]                                                                       ; |transmult|reg96bitV:inst18|Dout4[3]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout4[2]                                                                       ; |transmult|reg96bitV:inst18|Dout4[2]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout4[1]                                                                       ; |transmult|reg96bitV:inst18|Dout4[1]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout4[0]                                                                       ; |transmult|reg96bitV:inst18|Dout4[0]                                                                               ; regout           ;
; |transmult|controller:inst2|nstate.S0_352                                                                  ; |transmult|controller:inst2|nstate.S0_352                                                                          ; combout          ;
; |transmult|controller:inst2|nstate.S12_256                                                                 ; |transmult|controller:inst2|nstate.S12_256                                                                         ; combout          ;
; |transmult|controller:inst2|pstate.S8                                                                      ; |transmult|controller:inst2|pstate.S8                                                                              ; regout           ;
; |transmult|controller:inst2|pstate.S9                                                                      ; |transmult|controller:inst2|pstate.S9                                                                              ; regout           ;
; |transmult|controller:inst2|pstate.S10                                                                     ; |transmult|controller:inst2|pstate.S10                                                                             ; regout           ;
; |transmult|controller:inst2|pstate.S11                                                                     ; |transmult|controller:inst2|pstate.S11                                                                             ; regout           ;
; |transmult|controller:inst2|pstate.S4                                                                      ; |transmult|controller:inst2|pstate.S4                                                                              ; regout           ;
; |transmult|controller:inst2|pstate.S5                                                                      ; |transmult|controller:inst2|pstate.S5                                                                              ; regout           ;
; |transmult|controller:inst2|pstate.S6                                                                      ; |transmult|controller:inst2|pstate.S6                                                                              ; regout           ;
; |transmult|controller:inst2|pstate.S7                                                                      ; |transmult|controller:inst2|pstate.S7                                                                              ; regout           ;
; |transmult|controller:inst2|pstate.S3                                                                      ; |transmult|controller:inst2|pstate.S3                                                                              ; regout           ;
; |transmult|controller:inst2|pstate.S2                                                                      ; |transmult|controller:inst2|pstate.S2                                                                              ; regout           ;
; |transmult|controller:inst2|pstate.S1                                                                      ; |transmult|controller:inst2|pstate.S1                                                                              ; regout           ;
; |transmult|demux1to12:inst|Data_out10[5]                                                                   ; |transmult|demux1to12:inst|Data_out10[5]                                                                           ; combout          ;
; |transmult|demux1to12:inst|Data_out11[5]                                                                   ; |transmult|demux1to12:inst|Data_out11[5]                                                                           ; combout          ;
; |transmult|demux1to12:inst|Data_out7[5]                                                                    ; |transmult|demux1to12:inst|Data_out7[5]                                                                            ; combout          ;
; |transmult|demux1to12:inst|Data_out6[5]                                                                    ; |transmult|demux1to12:inst|Data_out6[5]                                                                            ; combout          ;
; |transmult|reg96bitV:inst18|Dout5[5]                                                                       ; |transmult|reg96bitV:inst18|Dout5[5]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out10[4]                                                                   ; |transmult|demux1to12:inst|Data_out10[4]                                                                           ; combout          ;
; |transmult|reg96bitV:inst18|Dout9[4]                                                                       ; |transmult|reg96bitV:inst18|Dout9[4]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out7[4]                                                                    ; |transmult|demux1to12:inst|Data_out7[4]                                                                            ; combout          ;
; |transmult|demux1to12:inst|Data_out6[4]                                                                    ; |transmult|demux1to12:inst|Data_out6[4]                                                                            ; combout          ;
; |transmult|reg96bitV:inst18|Dout5[4]                                                                       ; |transmult|reg96bitV:inst18|Dout5[4]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout8[4]                                                                       ; |transmult|reg96bitV:inst18|Dout8[4]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out10[3]                                                                   ; |transmult|demux1to12:inst|Data_out10[3]                                                                           ; combout          ;
; |transmult|demux1to12:inst|Data_out11[3]                                                                   ; |transmult|demux1to12:inst|Data_out11[3]                                                                           ; combout          ;
; |transmult|reg96bitV:inst18|Dout9[3]                                                                       ; |transmult|reg96bitV:inst18|Dout9[3]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out1[3]                                                                    ; |transmult|demux1to12:inst|Data_out1[3]                                                                            ; combout          ;
; |transmult|demux1to12:inst|Data_out7[3]                                                                    ; |transmult|demux1to12:inst|Data_out7[3]                                                                            ; combout          ;
; |transmult|demux1to12:inst|Data_out6[3]                                                                    ; |transmult|demux1to12:inst|Data_out6[3]                                                                            ; combout          ;
; |transmult|reg96bitV:inst18|Dout5[3]                                                                       ; |transmult|reg96bitV:inst18|Dout5[3]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout8[3]                                                                       ; |transmult|reg96bitV:inst18|Dout8[3]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out11[2]                                                                   ; |transmult|demux1to12:inst|Data_out11[2]                                                                           ; combout          ;
; |transmult|demux1to12:inst|Data_out10[2]                                                                   ; |transmult|demux1to12:inst|Data_out10[2]                                                                           ; combout          ;
; |transmult|reg96bitV:inst18|Dout9[2]                                                                       ; |transmult|reg96bitV:inst18|Dout9[2]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out1[2]                                                                    ; |transmult|demux1to12:inst|Data_out1[2]                                                                            ; combout          ;
; |transmult|demux1to12:inst|Data_out7[2]                                                                    ; |transmult|demux1to12:inst|Data_out7[2]                                                                            ; combout          ;
; |transmult|demux1to12:inst|Data_out6[2]                                                                    ; |transmult|demux1to12:inst|Data_out6[2]                                                                            ; combout          ;
; |transmult|reg96bitV:inst18|Dout5[2]                                                                       ; |transmult|reg96bitV:inst18|Dout5[2]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout8[2]                                                                       ; |transmult|reg96bitV:inst18|Dout8[2]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out7[1]                                                                    ; |transmult|demux1to12:inst|Data_out7[1]                                                                            ; combout          ;
; |transmult|demux1to12:inst|Data_out6[1]                                                                    ; |transmult|demux1to12:inst|Data_out6[1]                                                                            ; combout          ;
; |transmult|reg96bitV:inst18|Dout5[1]                                                                       ; |transmult|reg96bitV:inst18|Dout5[1]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout8[1]                                                                       ; |transmult|reg96bitV:inst18|Dout8[1]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out11[1]                                                                   ; |transmult|demux1to12:inst|Data_out11[1]                                                                           ; combout          ;
; |transmult|reg96bitV:inst18|Dout9[1]                                                                       ; |transmult|reg96bitV:inst18|Dout9[1]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out1[1]                                                                    ; |transmult|demux1to12:inst|Data_out1[1]                                                                            ; combout          ;
; |transmult|demux1to12:inst|Data_out7[0]                                                                    ; |transmult|demux1to12:inst|Data_out7[0]                                                                            ; combout          ;
; |transmult|demux1to12:inst|Data_out6[0]                                                                    ; |transmult|demux1to12:inst|Data_out6[0]                                                                            ; combout          ;
; |transmult|reg96bitV:inst18|Dout5[0]                                                                       ; |transmult|reg96bitV:inst18|Dout5[0]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout8[0]                                                                       ; |transmult|reg96bitV:inst18|Dout8[0]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out11[0]                                                                   ; |transmult|demux1to12:inst|Data_out11[0]                                                                           ; combout          ;
; |transmult|demux1to12:inst|Data_out10[0]                                                                   ; |transmult|demux1to12:inst|Data_out10[0]                                                                           ; combout          ;
; |transmult|reg96bitV:inst18|Dout9[0]                                                                       ; |transmult|reg96bitV:inst18|Dout9[0]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out1[0]                                                                    ; |transmult|demux1to12:inst|Data_out1[0]                                                                            ; combout          ;
; |transmult|cf_load                                                                                         ; |transmult|cf_load~corein                                                                                          ; combout          ;
; |transmult|clk                                                                                             ; |transmult|clk~corein                                                                                              ; combout          ;
; |transmult|reset                                                                                           ; |transmult|reset~corein                                                                                            ; combout          ;
; |transmult|din[7]                                                                                          ; |transmult|din[7]~corein                                                                                           ; combout          ;
; |transmult|din[6]                                                                                          ; |transmult|din[6]~corein                                                                                           ; combout          ;
; |transmult|din[5]                                                                                          ; |transmult|din[5]~corein                                                                                           ; combout          ;
; |transmult|din[4]                                                                                          ; |transmult|din[4]~corein                                                                                           ; combout          ;
; |transmult|din[3]                                                                                          ; |transmult|din[3]~corein                                                                                           ; combout          ;
; |transmult|din[2]                                                                                          ; |transmult|din[2]~corein                                                                                           ; combout          ;
; |transmult|din[1]                                                                                          ; |transmult|din[1]~corein                                                                                           ; combout          ;
; |transmult|din[0]                                                                                          ; |transmult|din[0]~corein                                                                                           ; combout          ;
; |transmult|load_in                                                                                         ; |transmult|load_in                                                                                                 ; padio            ;
; |transmult|load_test[3]                                                                                    ; |transmult|load_test[3]                                                                                            ; padio            ;
; |transmult|load_test[2]                                                                                    ; |transmult|load_test[2]                                                                                            ; padio            ;
; |transmult|load_test[1]                                                                                    ; |transmult|load_test[1]                                                                                            ; padio            ;
; |transmult|load_test[0]                                                                                    ; |transmult|load_test[0]                                                                                            ; padio            ;
; |transmult|MACsqrd[15]                                                                                     ; |transmult|MACsqrd[15]                                                                                             ; padio            ;
; |transmult|MACsqrd[14]                                                                                     ; |transmult|MACsqrd[14]                                                                                             ; padio            ;
; |transmult|MACsqrd[13]                                                                                     ; |transmult|MACsqrd[13]                                                                                             ; padio            ;
; |transmult|MACsqrd[12]                                                                                     ; |transmult|MACsqrd[12]                                                                                             ; padio            ;
; |transmult|MACsqrd[11]                                                                                     ; |transmult|MACsqrd[11]                                                                                             ; padio            ;
; |transmult|MACsqrd[10]                                                                                     ; |transmult|MACsqrd[10]                                                                                             ; padio            ;
; |transmult|MACsqrd[9]                                                                                      ; |transmult|MACsqrd[9]                                                                                              ; padio            ;
; |transmult|MACsqrd[8]                                                                                      ; |transmult|MACsqrd[8]                                                                                              ; padio            ;
; |transmult|MACsqrd[7]                                                                                      ; |transmult|MACsqrd[7]                                                                                              ; padio            ;
; |transmult|MACsqrd[6]                                                                                      ; |transmult|MACsqrd[6]                                                                                              ; padio            ;
; |transmult|MACsqrd[5]                                                                                      ; |transmult|MACsqrd[5]                                                                                              ; padio            ;
; |transmult|MACsqrd[4]                                                                                      ; |transmult|MACsqrd[4]                                                                                              ; padio            ;
; |transmult|MACsqrd[3]                                                                                      ; |transmult|MACsqrd[3]                                                                                              ; padio            ;
; |transmult|MACsqrd[2]                                                                                      ; |transmult|MACsqrd[2]                                                                                              ; padio            ;
; |transmult|MACsqrd[1]                                                                                      ; |transmult|MACsqrd[1]                                                                                              ; padio            ;
; |transmult|MACsqrd[0]                                                                                      ; |transmult|MACsqrd[0]                                                                                              ; padio            ;
; |transmult|test0[6]                                                                                        ; |transmult|test0[6]                                                                                                ; padio            ;
; |transmult|test0[5]                                                                                        ; |transmult|test0[5]                                                                                                ; padio            ;
; |transmult|test0[4]                                                                                        ; |transmult|test0[4]                                                                                                ; padio            ;
; |transmult|test0[3]                                                                                        ; |transmult|test0[3]                                                                                                ; padio            ;
; |transmult|test0[2]                                                                                        ; |transmult|test0[2]                                                                                                ; padio            ;
; |transmult|test0[1]                                                                                        ; |transmult|test0[1]                                                                                                ; padio            ;
; |transmult|test0[0]                                                                                        ; |transmult|test0[0]                                                                                                ; padio            ;
; |transmult|test1[5]                                                                                        ; |transmult|test1[5]                                                                                                ; padio            ;
; |transmult|test1[4]                                                                                        ; |transmult|test1[4]                                                                                                ; padio            ;
; |transmult|test1[3]                                                                                        ; |transmult|test1[3]                                                                                                ; padio            ;
; |transmult|test1[2]                                                                                        ; |transmult|test1[2]                                                                                                ; padio            ;
; |transmult|test1[1]                                                                                        ; |transmult|test1[1]                                                                                                ; padio            ;
; |transmult|test1[0]                                                                                        ; |transmult|test1[0]                                                                                                ; padio            ;
; |transmult|test2[3]                                                                                        ; |transmult|test2[3]                                                                                                ; padio            ;
; |transmult|test2[2]                                                                                        ; |transmult|test2[2]                                                                                                ; padio            ;
; |transmult|test2[1]                                                                                        ; |transmult|test2[1]                                                                                                ; padio            ;
; |transmult|test2[0]                                                                                        ; |transmult|test2[0]                                                                                                ; padio            ;
; |transmult|test3[5]                                                                                        ; |transmult|test3[5]                                                                                                ; padio            ;
; |transmult|test3[4]                                                                                        ; |transmult|test3[4]                                                                                                ; padio            ;
; |transmult|test3[3]                                                                                        ; |transmult|test3[3]                                                                                                ; padio            ;
; |transmult|test3[2]                                                                                        ; |transmult|test3[2]                                                                                                ; padio            ;
; |transmult|test3[1]                                                                                        ; |transmult|test3[1]                                                                                                ; padio            ;
; |transmult|test3[0]                                                                                        ; |transmult|test3[0]                                                                                                ; padio            ;
+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                  ; Output Port Name                                                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |transmult|reg96bitV:inst18|Dout10[7]                                                                      ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[7]~17                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[7]~22               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[7]~22                       ; combout          ;
; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[7]~23               ; |transmult|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[7]~23                       ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[11]~2 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[11]~3COUT1_53 ; cout1            ;
; |transmult|demux1to12:inst|Equal0~3                                                                        ; |transmult|demux1to12:inst|Equal0~3                                                                                ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[8]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[8]                    ; combout          ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[0]            ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[0]                    ; combout          ;
; |transmult|demux1to12:inst|Data_out10[7]                                                                   ; |transmult|demux1to12:inst|Data_out10[7]                                                                           ; combout          ;
; |transmult|demux1to12:inst|Data_out11[7]                                                                   ; |transmult|demux1to12:inst|Data_out11[7]                                                                           ; combout          ;
; |transmult|reg96bitV:inst18|Dout9[7]                                                                       ; |transmult|reg96bitV:inst18|Dout9[7]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout12[7]                                                                      ; |transmult|reg96bitV:inst18|Dout12[7]                                                                              ; regout           ;
; |transmult|reg96bitV:inst18|Dout2[7]                                                                       ; |transmult|reg96bitV:inst18|Dout2[7]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout3[7]                                                                       ; |transmult|reg96bitV:inst18|Dout3[7]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out1[7]                                                                    ; |transmult|demux1to12:inst|Data_out1[7]                                                                            ; combout          ;
; |transmult|reg96bitV:inst18|Dout4[7]                                                                       ; |transmult|reg96bitV:inst18|Dout4[7]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout7[7]                                                                       ; |transmult|reg96bitV:inst18|Dout7[7]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out6[7]                                                                    ; |transmult|demux1to12:inst|Data_out6[7]                                                                            ; combout          ;
; |transmult|reg96bitV:inst18|Dout5[7]                                                                       ; |transmult|reg96bitV:inst18|Dout5[7]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout8[7]                                                                       ; |transmult|reg96bitV:inst18|Dout8[7]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out10[6]                                                                   ; |transmult|demux1to12:inst|Data_out10[6]                                                                           ; combout          ;
; |transmult|demux1to12:inst|Data_out12[6]                                                                   ; |transmult|demux1to12:inst|Data_out12[6]                                                                           ; combout          ;
; |transmult|reg96bitV:inst18|Dout2[6]                                                                       ; |transmult|reg96bitV:inst18|Dout2[6]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout3[6]                                                                       ; |transmult|reg96bitV:inst18|Dout3[6]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out1[6]                                                                    ; |transmult|demux1to12:inst|Data_out1[6]                                                                            ; combout          ;
; |transmult|reg96bitV:inst18|Dout4[6]                                                                       ; |transmult|reg96bitV:inst18|Dout4[6]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out6[6]                                                                    ; |transmult|demux1to12:inst|Data_out6[6]                                                                            ; combout          ;
; |transmult|reg96bitV:inst18|Dout3[5]                                                                       ; |transmult|reg96bitV:inst18|Dout3[5]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout3[4]                                                                       ; |transmult|reg96bitV:inst18|Dout3[4]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout9[5]                                                                       ; |transmult|reg96bitV:inst18|Dout9[5]                                                                               ; regout           ;
; |transmult|reg96bitV:inst18|Dout12[5]                                                                      ; |transmult|reg96bitV:inst18|Dout12[5]                                                                              ; regout           ;
; |transmult|demux1to12:inst|Data_out1[5]                                                                    ; |transmult|demux1to12:inst|Data_out1[5]                                                                            ; combout          ;
; |transmult|reg96bitV:inst18|Dout8[5]                                                                       ; |transmult|reg96bitV:inst18|Dout8[5]                                                                               ; regout           ;
; |transmult|demux1to12:inst|Data_out11[4]                                                                   ; |transmult|demux1to12:inst|Data_out11[4]                                                                           ; combout          ;
; |transmult|reg96bitV:inst18|Dout12[4]                                                                      ; |transmult|reg96bitV:inst18|Dout12[4]                                                                              ; regout           ;
; |transmult|demux1to12:inst|Data_out1[4]                                                                    ; |transmult|demux1to12:inst|Data_out1[4]                                                                            ; combout          ;
; |transmult|reg96bitV:inst18|Dout12[3]                                                                      ; |transmult|reg96bitV:inst18|Dout12[3]                                                                              ; regout           ;
; |transmult|reg96bitV:inst18|Dout12[2]                                                                      ; |transmult|reg96bitV:inst18|Dout12[2]                                                                              ; regout           ;
; |transmult|reg96bitV:inst18|Dout12[1]                                                                      ; |transmult|reg96bitV:inst18|Dout12[1]                                                                              ; regout           ;
; |transmult|reg96bitV:inst18|Dout12[0]                                                                      ; |transmult|reg96bitV:inst18|Dout12[0]                                                                              ; regout           ;
; |transmult|output_rdy                                                                                      ; |transmult|output_rdy                                                                                              ; padio            ;
; |transmult|dout[15]                                                                                        ; |transmult|dout[15]                                                                                                ; padio            ;
; |transmult|dout[14]                                                                                        ; |transmult|dout[14]                                                                                                ; padio            ;
; |transmult|dout[13]                                                                                        ; |transmult|dout[13]                                                                                                ; padio            ;
; |transmult|dout[12]                                                                                        ; |transmult|dout[12]                                                                                                ; padio            ;
; |transmult|dout[11]                                                                                        ; |transmult|dout[11]                                                                                                ; padio            ;
; |transmult|dout[10]                                                                                        ; |transmult|dout[10]                                                                                                ; padio            ;
; |transmult|dout[9]                                                                                         ; |transmult|dout[9]                                                                                                 ; padio            ;
; |transmult|dout[8]                                                                                         ; |transmult|dout[8]                                                                                                 ; padio            ;
; |transmult|dout[7]                                                                                         ; |transmult|dout[7]                                                                                                 ; padio            ;
; |transmult|dout[6]                                                                                         ; |transmult|dout[6]                                                                                                 ; padio            ;
; |transmult|dout[5]                                                                                         ; |transmult|dout[5]                                                                                                 ; padio            ;
; |transmult|dout[4]                                                                                         ; |transmult|dout[4]                                                                                                 ; padio            ;
; |transmult|dout[3]                                                                                         ; |transmult|dout[3]                                                                                                 ; padio            ;
; |transmult|dout[2]                                                                                         ; |transmult|dout[2]                                                                                                 ; padio            ;
; |transmult|dout[1]                                                                                         ; |transmult|dout[1]                                                                                                 ; padio            ;
; |transmult|dout[0]                                                                                         ; |transmult|dout[0]                                                                                                 ; padio            ;
; |transmult|test0[7]                                                                                        ; |transmult|test0[7]                                                                                                ; padio            ;
; |transmult|test1[7]                                                                                        ; |transmult|test1[7]                                                                                                ; padio            ;
; |transmult|test1[6]                                                                                        ; |transmult|test1[6]                                                                                                ; padio            ;
; |transmult|test2[7]                                                                                        ; |transmult|test2[7]                                                                                                ; padio            ;
; |transmult|test2[6]                                                                                        ; |transmult|test2[6]                                                                                                ; padio            ;
; |transmult|test2[5]                                                                                        ; |transmult|test2[5]                                                                                                ; padio            ;
; |transmult|test2[4]                                                                                        ; |transmult|test2[4]                                                                                                ; padio            ;
; |transmult|test3[7]                                                                                        ; |transmult|test3[7]                                                                                                ; padio            ;
; |transmult|test3[6]                                                                                        ; |transmult|test3[6]                                                                                                ; padio            ;
+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                  ; Output Port Name                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[11]~2 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[11]~3 ; cout0            ;
; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[1]~22 ; |transmult|MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[1]~23 ; cout0            ;
; |transmult|demux1to12:inst|Equal0~3                                                                        ; |transmult|demux1to12:inst|Equal0~3                                                                        ; combout          ;
; |transmult|reg96bitV:inst18|Dout12[7]                                                                      ; |transmult|reg96bitV:inst18|Dout12[7]                                                                      ; regout           ;
; |transmult|demux1to12:inst|Data_out12[6]                                                                   ; |transmult|demux1to12:inst|Data_out12[6]                                                                   ; combout          ;
; |transmult|reg96bitV:inst18|Dout12[5]                                                                      ; |transmult|reg96bitV:inst18|Dout12[5]                                                                      ; regout           ;
; |transmult|reg96bitV:inst18|Dout12[4]                                                                      ; |transmult|reg96bitV:inst18|Dout12[4]                                                                      ; regout           ;
; |transmult|reg96bitV:inst18|Dout12[3]                                                                      ; |transmult|reg96bitV:inst18|Dout12[3]                                                                      ; regout           ;
; |transmult|reg96bitV:inst18|Dout12[2]                                                                      ; |transmult|reg96bitV:inst18|Dout12[2]                                                                      ; regout           ;
; |transmult|demux1to12:inst|Data_out10[1]                                                                   ; |transmult|demux1to12:inst|Data_out10[1]                                                                   ; combout          ;
; |transmult|reg96bitV:inst18|Dout12[1]                                                                      ; |transmult|reg96bitV:inst18|Dout12[1]                                                                      ; regout           ;
; |transmult|reg96bitV:inst18|Dout12[0]                                                                      ; |transmult|reg96bitV:inst18|Dout12[0]                                                                      ; regout           ;
; |transmult|output_rdy                                                                                      ; |transmult|output_rdy                                                                                      ; padio            ;
; |transmult|dout[15]                                                                                        ; |transmult|dout[15]                                                                                        ; padio            ;
; |transmult|dout[14]                                                                                        ; |transmult|dout[14]                                                                                        ; padio            ;
; |transmult|dout[13]                                                                                        ; |transmult|dout[13]                                                                                        ; padio            ;
; |transmult|dout[12]                                                                                        ; |transmult|dout[12]                                                                                        ; padio            ;
; |transmult|dout[11]                                                                                        ; |transmult|dout[11]                                                                                        ; padio            ;
; |transmult|dout[10]                                                                                        ; |transmult|dout[10]                                                                                        ; padio            ;
; |transmult|dout[9]                                                                                         ; |transmult|dout[9]                                                                                         ; padio            ;
; |transmult|dout[8]                                                                                         ; |transmult|dout[8]                                                                                         ; padio            ;
; |transmult|dout[7]                                                                                         ; |transmult|dout[7]                                                                                         ; padio            ;
; |transmult|dout[6]                                                                                         ; |transmult|dout[6]                                                                                         ; padio            ;
; |transmult|dout[5]                                                                                         ; |transmult|dout[5]                                                                                         ; padio            ;
; |transmult|dout[4]                                                                                         ; |transmult|dout[4]                                                                                         ; padio            ;
; |transmult|dout[3]                                                                                         ; |transmult|dout[3]                                                                                         ; padio            ;
; |transmult|dout[2]                                                                                         ; |transmult|dout[2]                                                                                         ; padio            ;
; |transmult|dout[1]                                                                                         ; |transmult|dout[1]                                                                                         ; padio            ;
; |transmult|dout[0]                                                                                         ; |transmult|dout[0]                                                                                         ; padio            ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 03 00:49:25 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off finalPoject -c finalPoject
Info: Using vector source file "C:/altera/90sp2/quartus/finalProject/transmult_test.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      85.31 %
Info: Number of transitions in simulation is 277352
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Sat Dec 03 00:49:25 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


