{"Source Block": ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@267:281@HdlStmProcess", "    end\n  end\n\n  // DAC data output logic\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n      dac_data <= 0;\n    end else begin\n      dac_data <= dac_mem_rdata_s;\n    end\n  end\n\nendmodule\n\n"], "Clone Blocks": [["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@262:276", "    end\n  end\n\n  // DAC data output logic\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n      dac_data <= 0;\n    end else begin\n      dac_data <= dac_mem_rdata_s;\n    end\n  end\n\nendmodule\n\n"]], "Diff Content": {"Delete": [[273, "    if (dac_rst == 1'b1) begin\n"]], "Add": [[273, "    if (dac_dunf == 1'b1) begin\n"]]}}