{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648574606042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648574606042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 11:23:25 2022 " "Processing started: Tue Mar 29 11:23:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648574606042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648574606042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux2tri -c mux2tri " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux2tri -c mux2tri" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648574606042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648574606355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648574606355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate.sv(4) " "Verilog HDL warning at tristate.sv(4): extended using \"x\" or \"z\"" {  } { { "../tristate/tristate.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/tristate/tristate.sv" 4 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1648574613793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leonel/documents/utm/semestre4/computoreconfigurable/quartus/tristate/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leonel/documents/utm/semestre4/computoreconfigurable/quartus/tristate/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "../tristate/tristate.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/tristate/tristate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648574613793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648574613793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2tri.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2tri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2tri " "Found entity 1: mux2tri" {  } { { "mux2tri.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/mux2tristate/mux2tri.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648574613793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648574613793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux2tri " "Elaborating entity \"mux2tri\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648574613816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:t0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:t0\"" {  } { { "mux2tri.sv" "t0" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/mux2tristate/mux2tri.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648574613830 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t0\|y\[3\] y\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"tristate:t0\|y\[3\]\" to the node \"y\[3\]\" into a wire" {  } { { "../tristate/tristate.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/tristate/tristate.sv" 3 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1648574614095 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t0\|y\[2\] y\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"tristate:t0\|y\[2\]\" to the node \"y\[2\]\" into a wire" {  } { { "../tristate/tristate.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/tristate/tristate.sv" 3 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1648574614095 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t0\|y\[1\] y\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"tristate:t0\|y\[1\]\" to the node \"y\[1\]\" into a wire" {  } { { "../tristate/tristate.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/tristate/tristate.sv" 3 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1648574614095 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t0\|y\[0\] y\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"tristate:t0\|y\[0\]\" to the node \"y\[0\]\" into a wire" {  } { { "../tristate/tristate.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/tristate/tristate.sv" 3 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1648574614095 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1648574614095 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648574614201 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/mux2tristate/output_files/mux2tri.map.smsg " "Generated suppressed messages file C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/mux2tristate/output_files/mux2tri.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648574614402 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648574614473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648574614473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648574614511 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648574614511 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648574614511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648574614511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648574614527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 11:23:34 2022 " "Processing ended: Tue Mar 29 11:23:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648574614527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648574614527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648574614527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648574614527 ""}
