#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Apr 21 13:42:43 2023
# Process ID: 5952
# Current directory: C:/Users/John/Desktop/Honours_Project/RP-simulation/RP-simulation.runs/synth_1
# Command line: vivado.exe -log FFT_Processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT_Processor.tcl
# Log file: C:/Users/John/Desktop/Honours_Project/RP-simulation/RP-simulation.runs/synth_1/FFT_Processor.vds
# Journal file: C:/Users/John/Desktop/Honours_Project/RP-simulation/RP-simulation.runs/synth_1\vivado.jou
# Running On: DESKTOP-ORRMO2Q, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 16, Host memory: 14870 MB
#-----------------------------------------------------------
source FFT_Processor.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/John/Desktop/Honours_Project/RP-simulation/RP-simulation.srcs/utils_1/imports/synth_1/Sliding_DFT_Processor.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/John/Desktop/Honours_Project/RP-simulation/RP-simulation.srcs/utils_1/imports/synth_1/Sliding_DFT_Processor.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top FFT_Processor -part xc7z030sbv485-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9760
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 834.625 ; gain = 407.723
---------------------------------------------------------------------------------
ERROR: [Synth 8-9652] indexed name is not a 'signed' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FFT.vhd:374]
ERROR: [Synth 8-11230] type conversion of 'std_logic_vector' does not match with type 'signed' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FFT.vhd:390]
ERROR: [Synth 8-11230] type conversion of 'std_logic_vector' does not match with type 'signed' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FFT.vhd:391]
ERROR: [Synth 8-11230] type conversion of 'std_logic_vector' does not match with type 'signed' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FFT.vhd:393]
ERROR: [Synth 8-11230] type conversion of 'std_logic_vector' does not match with type 'signed' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FFT.vhd:394]
ERROR: [Synth 8-9652] indexed name is not a 'std_logic_vector' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FFT.vhd:436]
ERROR: [Synth 8-11234] type error near 'shift_right'; expected type 'std_logic_vector' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FFT.vhd:437]
ERROR: [Synth 8-10616] could not find a match for subprogram 'shift_right' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FFT.vhd:437]
INFO: [Synth 8-11252] unit 'fft_processor_arch' is ignored due to previous errors [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FFT.vhd:446]
INFO: [Synth 8-10443] VHDL file 'C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FFT.vhd' is ignored due to errors
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 918.449 ; gain = 491.547
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Apr 21 13:43:01 2023...
