@inproceedings{fang2024annotating,
  title={Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization},
  author={Fang, Wenji and Liu, Shang and Zhang, Hongce and Xie, Zhiyao},
  booktitle={Proceedings of 2024 ACM/IEEE Design Automation Conference (DAC)},
  pages={1--6},
  year={2024},
  organization={ACM}
}