-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity eclair_forward_layer_4_2_Pipeline_ACCUM_O is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    k : IN STD_LOGIC_VECTOR (2 downto 0);
    k_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    k_2 : IN STD_LOGIC_VECTOR (2 downto 0);
    k_3 : IN STD_LOGIC_VECTOR (2 downto 0);
    empty_10 : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_11 : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_12 : IN STD_LOGIC_VECTOR (7 downto 0);
    empty : IN STD_LOGIC_VECTOR (7 downto 0);
    output_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_0_ap_vld : OUT STD_LOGIC;
    output_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_1_ap_vld : OUT STD_LOGIC;
    tmp_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    b0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_s : IN STD_LOGIC_VECTOR (31 downto 0);
    b1 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    b2 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    b3 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    b0_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    b1_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_16 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    b2_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_18 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_17 : IN STD_LOGIC_VECTOR (31 downto 0);
    b3_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_20 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_19 : IN STD_LOGIC_VECTOR (31 downto 0);
    b0_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_22 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_21 : IN STD_LOGIC_VECTOR (31 downto 0);
    b1_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_24 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_23 : IN STD_LOGIC_VECTOR (31 downto 0);
    b2_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_26 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_25 : IN STD_LOGIC_VECTOR (31 downto 0);
    b3_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_28 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_27 : IN STD_LOGIC_VECTOR (31 downto 0);
    b0_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_30 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_29 : IN STD_LOGIC_VECTOR (31 downto 0);
    b1_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_32 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_31 : IN STD_LOGIC_VECTOR (31 downto 0);
    b2_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_34 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_33 : IN STD_LOGIC_VECTOR (31 downto 0);
    b3_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 : OUT STD_LOGIC_VECTOR (2 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 : OUT STD_LOGIC_VECTOR (2 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 : OUT STD_LOGIC_VECTOR (2 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 : OUT STD_LOGIC_VECTOR (2 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld : OUT STD_LOGIC;
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld : OUT STD_LOGIC;
    grp_fu_1905_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1905_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1905_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1905_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1905_p_ce : OUT STD_LOGIC;
    grp_fu_4501_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4501_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4501_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4501_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4501_p_ce : OUT STD_LOGIC;
    grp_fu_4505_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4505_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4505_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4505_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4505_p_ce : OUT STD_LOGIC;
    grp_fu_4509_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4509_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4509_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4509_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4509_p_ce : OUT STD_LOGIC;
    grp_fu_4513_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4513_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4513_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4513_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4513_p_ce : OUT STD_LOGIC;
    grp_fu_4517_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4517_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4517_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4517_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4517_p_ce : OUT STD_LOGIC;
    grp_fu_4521_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4521_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4521_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4521_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4521_p_ce : OUT STD_LOGIC;
    grp_fu_4525_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4525_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4525_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4525_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4525_p_ce : OUT STD_LOGIC;
    grp_fu_4529_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4529_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4529_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4529_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4529_p_ce : OUT STD_LOGIC;
    grp_fu_4533_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4533_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4533_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4533_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4533_p_ce : OUT STD_LOGIC;
    grp_fu_4537_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4537_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4537_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4537_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4537_p_ce : OUT STD_LOGIC;
    grp_fu_4541_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4541_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4541_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4541_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4541_p_ce : OUT STD_LOGIC;
    grp_fu_4545_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4545_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4545_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4545_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4545_p_ce : OUT STD_LOGIC;
    grp_fu_4549_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4549_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4549_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4549_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4549_p_ce : OUT STD_LOGIC;
    grp_fu_4553_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4553_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4553_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4553_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4553_p_ce : OUT STD_LOGIC;
    grp_fu_4557_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4557_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4557_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4557_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4557_p_ce : OUT STD_LOGIC;
    grp_fu_1912_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1912_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1912_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1912_p_ce : OUT STD_LOGIC;
    grp_fu_4561_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4561_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4561_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4561_p_ce : OUT STD_LOGIC;
    grp_fu_4565_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4565_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4565_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4565_p_ce : OUT STD_LOGIC;
    grp_fu_4569_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4569_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4569_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4569_p_ce : OUT STD_LOGIC;
    grp_fu_4573_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4573_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4573_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4573_p_ce : OUT STD_LOGIC;
    grp_fu_4577_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4577_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4577_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4577_p_ce : OUT STD_LOGIC;
    grp_fu_4581_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4581_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4581_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4581_p_ce : OUT STD_LOGIC;
    grp_fu_4585_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4585_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4585_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4585_p_ce : OUT STD_LOGIC;
    grp_fu_4589_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4589_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4589_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4589_p_ce : OUT STD_LOGIC;
    grp_fu_4593_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4593_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4593_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4593_p_ce : OUT STD_LOGIC;
    grp_fu_4597_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4597_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4597_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4597_p_ce : OUT STD_LOGIC;
    grp_fu_4601_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4601_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4601_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4601_p_ce : OUT STD_LOGIC;
    grp_fu_4605_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4605_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4605_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4605_p_ce : OUT STD_LOGIC;
    grp_fu_4609_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4609_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4609_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4609_p_ce : OUT STD_LOGIC;
    grp_fu_4613_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4613_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4613_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4613_p_ce : OUT STD_LOGIC;
    grp_fu_4617_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4617_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4617_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4617_p_ce : OUT STD_LOGIC );
end;


architecture behav of eclair_forward_layer_4_2_Pipeline_ACCUM_O is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln53_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln65_fu_687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1139_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1143_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln75_fu_699_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_1_fu_708_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_1171 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul1_reg_1176 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_2_fu_818_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_4_fu_824_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_5_fu_830_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_reg_1196 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_reg_1201 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul41_1_reg_1206 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul50_1_reg_1211 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_3_fu_836_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_6_fu_842_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_8_fu_848_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_9_fu_854_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add1_reg_1236 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul3_reg_1241 : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_1_reg_1246 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul60_1_reg_1251 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul41_2_reg_1256 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul50_2_reg_1261 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_7_fu_860_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_10_fu_866_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_12_fu_872_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_13_fu_878_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add2_reg_1286 : STD_LOGIC_VECTOR (31 downto 0);
    signal add61_1_reg_1291 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul70_1_reg_1296 : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_2_reg_1301 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul60_2_reg_1306 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul41_3_reg_1311 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul50_3_reg_1316 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_11_fu_884_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_14_fu_890_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add71_1_reg_1331 : STD_LOGIC_VECTOR (31 downto 0);
    signal add61_2_reg_1336 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul70_2_reg_1341 : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_3_reg_1346 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul60_3_reg_1351 : STD_LOGIC_VECTOR (31 downto 0);
    signal o_sum_reg_1356 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln75_15_fu_896_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add71_2_reg_1366 : STD_LOGIC_VECTOR (31 downto 0);
    signal add61_3_reg_1371 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul70_3_reg_1376 : STD_LOGIC_VECTOR (31 downto 0);
    signal o_sum_1_reg_1381 : STD_LOGIC_VECTOR (31 downto 0);
    signal add71_3_reg_1386 : STD_LOGIC_VECTOR (31 downto 0);
    signal o_sum_2_reg_1391 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal o_fu_182 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal add_ln53_fu_681_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_o_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal bitcast_ln84_fu_902_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component eclair_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter37_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    o_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0))) then 
                    o_fu_182 <= add_ln53_fu_681_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    o_fu_182 <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add1_reg_1236 <= grp_fu_4501_p_dout0;
                add2_reg_1286 <= grp_fu_4509_p_dout0;
                add51_1_reg_1246 <= grp_fu_4505_p_dout0;
                add51_2_reg_1301 <= grp_fu_4517_p_dout0;
                add51_3_reg_1346 <= grp_fu_4529_p_dout0;
                add61_1_reg_1291 <= grp_fu_4513_p_dout0;
                add61_2_reg_1336 <= grp_fu_4525_p_dout0;
                add61_3_reg_1371 <= grp_fu_4541_p_dout0;
                add71_1_reg_1331 <= grp_fu_4521_p_dout0;
                add71_2_reg_1366 <= grp_fu_4537_p_dout0;
                add71_3_reg_1386 <= grp_fu_4549_p_dout0;
                add_reg_1196 <= grp_fu_1905_p_dout0;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln65_reg_1139_pp0_iter10_reg <= icmp_ln65_reg_1139_pp0_iter9_reg;
                icmp_ln65_reg_1139_pp0_iter11_reg <= icmp_ln65_reg_1139_pp0_iter10_reg;
                icmp_ln65_reg_1139_pp0_iter12_reg <= icmp_ln65_reg_1139_pp0_iter11_reg;
                icmp_ln65_reg_1139_pp0_iter13_reg <= icmp_ln65_reg_1139_pp0_iter12_reg;
                icmp_ln65_reg_1139_pp0_iter14_reg <= icmp_ln65_reg_1139_pp0_iter13_reg;
                icmp_ln65_reg_1139_pp0_iter15_reg <= icmp_ln65_reg_1139_pp0_iter14_reg;
                icmp_ln65_reg_1139_pp0_iter16_reg <= icmp_ln65_reg_1139_pp0_iter15_reg;
                icmp_ln65_reg_1139_pp0_iter17_reg <= icmp_ln65_reg_1139_pp0_iter16_reg;
                icmp_ln65_reg_1139_pp0_iter18_reg <= icmp_ln65_reg_1139_pp0_iter17_reg;
                icmp_ln65_reg_1139_pp0_iter19_reg <= icmp_ln65_reg_1139_pp0_iter18_reg;
                icmp_ln65_reg_1139_pp0_iter20_reg <= icmp_ln65_reg_1139_pp0_iter19_reg;
                icmp_ln65_reg_1139_pp0_iter21_reg <= icmp_ln65_reg_1139_pp0_iter20_reg;
                icmp_ln65_reg_1139_pp0_iter22_reg <= icmp_ln65_reg_1139_pp0_iter21_reg;
                icmp_ln65_reg_1139_pp0_iter23_reg <= icmp_ln65_reg_1139_pp0_iter22_reg;
                icmp_ln65_reg_1139_pp0_iter24_reg <= icmp_ln65_reg_1139_pp0_iter23_reg;
                icmp_ln65_reg_1139_pp0_iter25_reg <= icmp_ln65_reg_1139_pp0_iter24_reg;
                icmp_ln65_reg_1139_pp0_iter26_reg <= icmp_ln65_reg_1139_pp0_iter25_reg;
                icmp_ln65_reg_1139_pp0_iter27_reg <= icmp_ln65_reg_1139_pp0_iter26_reg;
                icmp_ln65_reg_1139_pp0_iter28_reg <= icmp_ln65_reg_1139_pp0_iter27_reg;
                icmp_ln65_reg_1139_pp0_iter29_reg <= icmp_ln65_reg_1139_pp0_iter28_reg;
                icmp_ln65_reg_1139_pp0_iter2_reg <= icmp_ln65_reg_1139_pp0_iter1_reg;
                icmp_ln65_reg_1139_pp0_iter30_reg <= icmp_ln65_reg_1139_pp0_iter29_reg;
                icmp_ln65_reg_1139_pp0_iter31_reg <= icmp_ln65_reg_1139_pp0_iter30_reg;
                icmp_ln65_reg_1139_pp0_iter32_reg <= icmp_ln65_reg_1139_pp0_iter31_reg;
                icmp_ln65_reg_1139_pp0_iter33_reg <= icmp_ln65_reg_1139_pp0_iter32_reg;
                icmp_ln65_reg_1139_pp0_iter34_reg <= icmp_ln65_reg_1139_pp0_iter33_reg;
                icmp_ln65_reg_1139_pp0_iter35_reg <= icmp_ln65_reg_1139_pp0_iter34_reg;
                icmp_ln65_reg_1139_pp0_iter36_reg <= icmp_ln65_reg_1139_pp0_iter35_reg;
                icmp_ln65_reg_1139_pp0_iter37_reg <= icmp_ln65_reg_1139_pp0_iter36_reg;
                icmp_ln65_reg_1139_pp0_iter3_reg <= icmp_ln65_reg_1139_pp0_iter2_reg;
                icmp_ln65_reg_1139_pp0_iter4_reg <= icmp_ln65_reg_1139_pp0_iter3_reg;
                icmp_ln65_reg_1139_pp0_iter5_reg <= icmp_ln65_reg_1139_pp0_iter4_reg;
                icmp_ln65_reg_1139_pp0_iter6_reg <= icmp_ln65_reg_1139_pp0_iter5_reg;
                icmp_ln65_reg_1139_pp0_iter7_reg <= icmp_ln65_reg_1139_pp0_iter6_reg;
                icmp_ln65_reg_1139_pp0_iter8_reg <= icmp_ln65_reg_1139_pp0_iter7_reg;
                icmp_ln65_reg_1139_pp0_iter9_reg <= icmp_ln65_reg_1139_pp0_iter8_reg;
                icmp_ln75_reg_1143_pp0_iter10_reg <= icmp_ln75_reg_1143_pp0_iter9_reg;
                icmp_ln75_reg_1143_pp0_iter11_reg <= icmp_ln75_reg_1143_pp0_iter10_reg;
                icmp_ln75_reg_1143_pp0_iter12_reg <= icmp_ln75_reg_1143_pp0_iter11_reg;
                icmp_ln75_reg_1143_pp0_iter13_reg <= icmp_ln75_reg_1143_pp0_iter12_reg;
                icmp_ln75_reg_1143_pp0_iter14_reg <= icmp_ln75_reg_1143_pp0_iter13_reg;
                icmp_ln75_reg_1143_pp0_iter15_reg <= icmp_ln75_reg_1143_pp0_iter14_reg;
                icmp_ln75_reg_1143_pp0_iter16_reg <= icmp_ln75_reg_1143_pp0_iter15_reg;
                icmp_ln75_reg_1143_pp0_iter17_reg <= icmp_ln75_reg_1143_pp0_iter16_reg;
                icmp_ln75_reg_1143_pp0_iter18_reg <= icmp_ln75_reg_1143_pp0_iter17_reg;
                icmp_ln75_reg_1143_pp0_iter19_reg <= icmp_ln75_reg_1143_pp0_iter18_reg;
                icmp_ln75_reg_1143_pp0_iter20_reg <= icmp_ln75_reg_1143_pp0_iter19_reg;
                icmp_ln75_reg_1143_pp0_iter21_reg <= icmp_ln75_reg_1143_pp0_iter20_reg;
                icmp_ln75_reg_1143_pp0_iter22_reg <= icmp_ln75_reg_1143_pp0_iter21_reg;
                icmp_ln75_reg_1143_pp0_iter23_reg <= icmp_ln75_reg_1143_pp0_iter22_reg;
                icmp_ln75_reg_1143_pp0_iter24_reg <= icmp_ln75_reg_1143_pp0_iter23_reg;
                icmp_ln75_reg_1143_pp0_iter2_reg <= icmp_ln75_reg_1143_pp0_iter1_reg;
                icmp_ln75_reg_1143_pp0_iter3_reg <= icmp_ln75_reg_1143_pp0_iter2_reg;
                icmp_ln75_reg_1143_pp0_iter4_reg <= icmp_ln75_reg_1143_pp0_iter3_reg;
                icmp_ln75_reg_1143_pp0_iter5_reg <= icmp_ln75_reg_1143_pp0_iter4_reg;
                icmp_ln75_reg_1143_pp0_iter6_reg <= icmp_ln75_reg_1143_pp0_iter5_reg;
                icmp_ln75_reg_1143_pp0_iter7_reg <= icmp_ln75_reg_1143_pp0_iter6_reg;
                icmp_ln75_reg_1143_pp0_iter8_reg <= icmp_ln75_reg_1143_pp0_iter7_reg;
                icmp_ln75_reg_1143_pp0_iter9_reg <= icmp_ln75_reg_1143_pp0_iter8_reg;
                mul1_reg_1176 <= grp_fu_4561_p_dout0;
                mul2_reg_1201 <= grp_fu_4565_p_dout0;
                mul3_reg_1241 <= grp_fu_4577_p_dout0;
                mul41_1_reg_1206 <= grp_fu_4569_p_dout0;
                mul41_2_reg_1256 <= grp_fu_4585_p_dout0;
                mul41_3_reg_1311 <= grp_fu_4601_p_dout0;
                mul50_1_reg_1211 <= grp_fu_4573_p_dout0;
                mul50_2_reg_1261 <= grp_fu_4589_p_dout0;
                mul50_3_reg_1316 <= grp_fu_4605_p_dout0;
                mul60_1_reg_1251 <= grp_fu_4581_p_dout0;
                mul60_2_reg_1306 <= grp_fu_4597_p_dout0;
                mul60_3_reg_1351 <= grp_fu_4613_p_dout0;
                mul70_1_reg_1296 <= grp_fu_4593_p_dout0;
                mul70_2_reg_1341 <= grp_fu_4609_p_dout0;
                mul70_3_reg_1376 <= grp_fu_4617_p_dout0;
                mul_reg_1171 <= grp_fu_1912_p_dout0;
                o_sum_1_reg_1381 <= grp_fu_4545_p_dout0;
                o_sum_2_reg_1391 <= grp_fu_4553_p_dout0;
                o_sum_reg_1356 <= grp_fu_4533_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln65_reg_1139 <= icmp_ln65_fu_687_p2;
                icmp_ln65_reg_1139_pp0_iter1_reg <= icmp_ln65_reg_1139;
                icmp_ln75_reg_1143 <= icmp_ln75_fu_693_p2;
                icmp_ln75_reg_1143_pp0_iter1_reg <= icmp_ln75_reg_1143;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln53_fu_681_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_o_1) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln53_fu_675_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter37_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter37_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_o_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, o_fu_182, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_o_1 <= ap_const_lv2_0;
        else 
            ap_sig_allocacmp_o_1 <= o_fu_182;
        end if; 
    end process;

    bitcast_ln84_fu_902_p1 <= grp_fu_4557_p_dout0;
    eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 <= k;

    eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 <= k_1;

    eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 <= k_2;

    eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 <= k_3;

    eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 <= k;

    eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 <= k_1;

    eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 <= k_2;

    eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 <= k_3;

    eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 <= empty_10;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 <= empty_11;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 <= empty_12;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 <= empty;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 <= empty_10;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 <= empty_11;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 <= empty_12;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 <= empty;

    eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln53_fu_675_p2, ap_block_pp0_stage0_11001, icmp_ln65_fu_687_p2)
    begin
        if (((icmp_ln65_fu_687_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln53_fu_675_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld <= ap_const_logic_1;
        else 
            eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1905_p_ce <= ap_const_logic_1;
    grp_fu_1905_p_din0 <= mul_reg_1171;
    grp_fu_1905_p_din1 <= mul1_reg_1176;
    grp_fu_1905_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_1912_p_ce <= ap_const_logic_1;
    grp_fu_1912_p_din0 <= select_ln75_fu_699_p3;
    grp_fu_1912_p_din1 <= b0;
    grp_fu_4501_p_ce <= ap_const_logic_1;
    grp_fu_4501_p_din0 <= add_reg_1196;
    grp_fu_4501_p_din1 <= mul2_reg_1201;
    grp_fu_4501_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4505_p_ce <= ap_const_logic_1;
    grp_fu_4505_p_din0 <= mul41_1_reg_1206;
    grp_fu_4505_p_din1 <= mul50_1_reg_1211;
    grp_fu_4505_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4509_p_ce <= ap_const_logic_1;
    grp_fu_4509_p_din0 <= add1_reg_1236;
    grp_fu_4509_p_din1 <= mul3_reg_1241;
    grp_fu_4509_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4513_p_ce <= ap_const_logic_1;
    grp_fu_4513_p_din0 <= add51_1_reg_1246;
    grp_fu_4513_p_din1 <= mul60_1_reg_1251;
    grp_fu_4513_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4517_p_ce <= ap_const_logic_1;
    grp_fu_4517_p_din0 <= mul41_2_reg_1256;
    grp_fu_4517_p_din1 <= mul50_2_reg_1261;
    grp_fu_4517_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4521_p_ce <= ap_const_logic_1;
    grp_fu_4521_p_din0 <= add61_1_reg_1291;
    grp_fu_4521_p_din1 <= mul70_1_reg_1296;
    grp_fu_4521_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4525_p_ce <= ap_const_logic_1;
    grp_fu_4525_p_din0 <= add51_2_reg_1301;
    grp_fu_4525_p_din1 <= mul60_2_reg_1306;
    grp_fu_4525_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4529_p_ce <= ap_const_logic_1;
    grp_fu_4529_p_din0 <= mul41_3_reg_1311;
    grp_fu_4529_p_din1 <= mul50_3_reg_1316;
    grp_fu_4529_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4533_p_ce <= ap_const_logic_1;
    grp_fu_4533_p_din0 <= add2_reg_1286;
    grp_fu_4533_p_din1 <= ap_const_lv32_0;
    grp_fu_4533_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4537_p_ce <= ap_const_logic_1;
    grp_fu_4537_p_din0 <= add61_2_reg_1336;
    grp_fu_4537_p_din1 <= mul70_2_reg_1341;
    grp_fu_4537_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4541_p_ce <= ap_const_logic_1;
    grp_fu_4541_p_din0 <= add51_3_reg_1346;
    grp_fu_4541_p_din1 <= mul60_3_reg_1351;
    grp_fu_4541_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4545_p_ce <= ap_const_logic_1;
    grp_fu_4545_p_din0 <= o_sum_reg_1356;
    grp_fu_4545_p_din1 <= add71_1_reg_1331;
    grp_fu_4545_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4549_p_ce <= ap_const_logic_1;
    grp_fu_4549_p_din0 <= add61_3_reg_1371;
    grp_fu_4549_p_din1 <= mul70_3_reg_1376;
    grp_fu_4549_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4553_p_ce <= ap_const_logic_1;
    grp_fu_4553_p_din0 <= o_sum_1_reg_1381;
    grp_fu_4553_p_din1 <= add71_2_reg_1366;
    grp_fu_4553_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4557_p_ce <= ap_const_logic_1;
    grp_fu_4557_p_din0 <= o_sum_2_reg_1391;
    grp_fu_4557_p_din1 <= add71_3_reg_1386;
    grp_fu_4557_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4561_p_ce <= ap_const_logic_1;
    grp_fu_4561_p_din0 <= select_ln75_1_fu_708_p3;
    grp_fu_4561_p_din1 <= b1;
    grp_fu_4565_p_ce <= ap_const_logic_1;
    grp_fu_4565_p_din0 <= select_ln75_2_fu_818_p3;
    grp_fu_4565_p_din1 <= b2;
    grp_fu_4569_p_ce <= ap_const_logic_1;
    grp_fu_4569_p_din0 <= select_ln75_4_fu_824_p3;
    grp_fu_4569_p_din1 <= b0_1;
    grp_fu_4573_p_ce <= ap_const_logic_1;
    grp_fu_4573_p_din0 <= select_ln75_5_fu_830_p3;
    grp_fu_4573_p_din1 <= b1_1;
    grp_fu_4577_p_ce <= ap_const_logic_1;
    grp_fu_4577_p_din0 <= select_ln75_3_fu_836_p3;
    grp_fu_4577_p_din1 <= b3;
    grp_fu_4581_p_ce <= ap_const_logic_1;
    grp_fu_4581_p_din0 <= select_ln75_6_fu_842_p3;
    grp_fu_4581_p_din1 <= b2_1;
    grp_fu_4585_p_ce <= ap_const_logic_1;
    grp_fu_4585_p_din0 <= select_ln75_8_fu_848_p3;
    grp_fu_4585_p_din1 <= b0_2;
    grp_fu_4589_p_ce <= ap_const_logic_1;
    grp_fu_4589_p_din0 <= select_ln75_9_fu_854_p3;
    grp_fu_4589_p_din1 <= b1_2;
    grp_fu_4593_p_ce <= ap_const_logic_1;
    grp_fu_4593_p_din0 <= select_ln75_7_fu_860_p3;
    grp_fu_4593_p_din1 <= b3_1;
    grp_fu_4597_p_ce <= ap_const_logic_1;
    grp_fu_4597_p_din0 <= select_ln75_10_fu_866_p3;
    grp_fu_4597_p_din1 <= b2_2;
    grp_fu_4601_p_ce <= ap_const_logic_1;
    grp_fu_4601_p_din0 <= select_ln75_12_fu_872_p3;
    grp_fu_4601_p_din1 <= b0_3;
    grp_fu_4605_p_ce <= ap_const_logic_1;
    grp_fu_4605_p_din0 <= select_ln75_13_fu_878_p3;
    grp_fu_4605_p_din1 <= b1_3;
    grp_fu_4609_p_ce <= ap_const_logic_1;
    grp_fu_4609_p_din0 <= select_ln75_11_fu_884_p3;
    grp_fu_4609_p_din1 <= b3_2;
    grp_fu_4613_p_ce <= ap_const_logic_1;
    grp_fu_4613_p_din0 <= select_ln75_14_fu_890_p3;
    grp_fu_4613_p_din1 <= b2_3;
    grp_fu_4617_p_ce <= ap_const_logic_1;
    grp_fu_4617_p_din0 <= select_ln75_15_fu_896_p3;
    grp_fu_4617_p_din1 <= b3_3;
    icmp_ln53_fu_675_p2 <= "1" when (ap_sig_allocacmp_o_1 = ap_const_lv2_2) else "0";
    icmp_ln65_fu_687_p2 <= "1" when (ap_sig_allocacmp_o_1 = ap_const_lv2_0) else "0";
    icmp_ln75_fu_693_p2 <= "1" when (ap_sig_allocacmp_o_1 = ap_const_lv2_1) else "0";
    output_0 <= bitcast_ln84_fu_902_p1;

    output_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter38, ap_block_pp0_stage0_11001, icmp_ln65_reg_1139_pp0_iter37_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter38 = ap_const_logic_1) and (icmp_ln65_reg_1139_pp0_iter37_reg = ap_const_lv1_1))) then 
            output_0_ap_vld <= ap_const_logic_1;
        else 
            output_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_1 <= bitcast_ln84_fu_902_p1;

    output_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter38, ap_block_pp0_stage0_11001, icmp_ln65_reg_1139_pp0_iter37_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter38 = ap_const_logic_1) and (icmp_ln65_reg_1139_pp0_iter37_reg = ap_const_lv1_0))) then 
            output_1_ap_vld <= ap_const_logic_1;
        else 
            output_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln75_10_fu_866_p3 <= 
        tmp_24 when (icmp_ln75_reg_1143_pp0_iter14_reg(0) = '1') else 
        tmp_23;
    select_ln75_11_fu_884_p3 <= 
        tmp_26 when (icmp_ln75_reg_1143_pp0_iter19_reg(0) = '1') else 
        tmp_25;
    select_ln75_12_fu_872_p3 <= 
        tmp_28 when (icmp_ln75_reg_1143_pp0_iter14_reg(0) = '1') else 
        tmp_27;
    select_ln75_13_fu_878_p3 <= 
        tmp_30 when (icmp_ln75_reg_1143_pp0_iter14_reg(0) = '1') else 
        tmp_29;
    select_ln75_14_fu_890_p3 <= 
        tmp_32 when (icmp_ln75_reg_1143_pp0_iter19_reg(0) = '1') else 
        tmp_31;
    select_ln75_15_fu_896_p3 <= 
        tmp_34 when (icmp_ln75_reg_1143_pp0_iter24_reg(0) = '1') else 
        tmp_33;
    select_ln75_1_fu_708_p3 <= 
        tmp_1 when (icmp_ln75_fu_693_p2(0) = '1') else 
        tmp_s;
    select_ln75_2_fu_818_p3 <= 
        tmp_5 when (icmp_ln75_reg_1143_pp0_iter4_reg(0) = '1') else 
        tmp_3;
    select_ln75_3_fu_836_p3 <= 
        tmp_10 when (icmp_ln75_reg_1143_pp0_iter9_reg(0) = '1') else 
        tmp_7;
    select_ln75_4_fu_824_p3 <= 
        tmp_12 when (icmp_ln75_reg_1143_pp0_iter4_reg(0) = '1') else 
        tmp_11;
    select_ln75_5_fu_830_p3 <= 
        tmp_14 when (icmp_ln75_reg_1143_pp0_iter4_reg(0) = '1') else 
        tmp_13;
    select_ln75_6_fu_842_p3 <= 
        tmp_16 when (icmp_ln75_reg_1143_pp0_iter9_reg(0) = '1') else 
        tmp_15;
    select_ln75_7_fu_860_p3 <= 
        tmp_18 when (icmp_ln75_reg_1143_pp0_iter14_reg(0) = '1') else 
        tmp_17;
    select_ln75_8_fu_848_p3 <= 
        tmp_20 when (icmp_ln75_reg_1143_pp0_iter9_reg(0) = '1') else 
        tmp_19;
    select_ln75_9_fu_854_p3 <= 
        tmp_22 when (icmp_ln75_reg_1143_pp0_iter9_reg(0) = '1') else 
        tmp_21;
    select_ln75_fu_699_p3 <= 
        tmp_9 when (icmp_ln75_fu_693_p2(0) = '1') else 
        tmp_8;
end behav;
