#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 20 18:00:59 2020
# Process ID: 9124
# Current directory: D:/Projects/Xilinx/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8348 D:\Projects\Xilinx\CPU\CPU.xpr
# Log file: D:/Projects/Xilinx/CPU/vivado.log
# Journal file: D:/Projects/Xilinx/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Xilinx/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 858.262 ; gain = 225.996
update_compile_order -fileset sources_1
set_property top alu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programs/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj alu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ===========  TESTING STARTED  ===========
Time: 0 ps  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Error: This will always fail!
Time: 10 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Note: ===========  TESTING FINISHED  ===========
Time: 410 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 910.379 ; gain = 23.488
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1054.449 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 20 21:21:11 2020...
