Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Sat Oct 11 12:37:25 2025

Top Model           : top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 86.23%
Constraint File     : C:/Users/30545/Desktop/HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/top.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -6.565ns, STNS: -293.742ns
	HWNS: 0.010ns, HTNS: 0.000ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000          699   sd_card_clk
           clk1:       25.000          376   video_clk
           clk2:       10.000          223   config_inst.jtck
           clk3:      125.000           37   video_pll_m0/pll_inst.clkc[1]
           clk4:       50.000           11   clk
           clk5:      125.000            1   ext_mem_clk
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                21.130          47.326           -6.565   -210.149            0.012      0.000            0.326              699                8             no       no
       clk1           local            0.000     20.000                40.000          25.000                11.590          86.281            5.682      0.000            0.024      0.000            0.326              376               10             no       no
       clk2           local            0.000     50.000               100.000          10.000                24.554          40.727           37.723      0.000            0.010      0.000            0.066              223               10             no       no
       clk3           local            0.000      4.000                 8.000         125.000                 2.921         342.349            5.079      0.000            0.230      0.000            0.408               37                1             no       no
       clk4           local            0.000     10.000                20.000          50.000                 3.671         272.405           16.329      0.000            0.620      0.000            0.138               11                3             no       no
       clk5           local            4.000      0.000                 8.000         125.000                13.816          72.380           -2.908    -82.492            4.001      0.000            0.000                1                1             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> sd_card_clk
Type           :     Self
From Clock     :     sd_card_clk
To Clock       :     sd_card_clk
Min Period     :     8.069ns
Fmax           :     123.931MHz

Statistics:
Max            : SWNS     -0.069ns, STNS     -0.069ns,         1 Viol Endpoints,      1461 Total Endpoints,      2861 Paths Analyzed
Min            : HWNS      0.012ns, HTNS      0.000ns,         0 Viol Endpoints,      1461 Total Endpoints,      2861 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.069ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_len_latch_reg[12]_syn_7.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sd_card_clk rising@8.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.789ns (cell 4.270ns (54%), net 3.519ns (46%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x015y020z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[1]
net (fo=5)                              0.760          2.775          net: frame_read_write_m0/write_buf/rd_addr[4],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[1]
ADDER               x015y017z0          0.539    f     3.314       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.314          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x015y017z1          0.355    f     3.669       2  pin: frame_read_write_m0/write_buf/sub1_syn_70.f[1]
net (fo=3)                              0.858          4.527          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[6],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.b[1]
ADDER               x017y012z3          0.770    f     5.297       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fco
net (fo=1)                              0.000          5.297          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_112,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fci
ADDER               x017y013z2          0.132    f     5.429          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.429          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x017y013z3          0.387    f     5.816       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fx[0]
net (fo=1)                              0.679          6.495          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[12],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.b[1]
ADDER               x015y011z0          0.539    f     7.034       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          7.034          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x015y011z1          0.073    f     7.107          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          7.107          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x015y012z0          0.073    f     7.180          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          7.180          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x015y012z1          0.073    f     7.253          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.253          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x015y013z0          0.073    f     7.326          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.326          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x015y013z1          0.144    f     7.470       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.319          7.789          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[1]_syn_4.a[0]
LUT5                x015y015z2          0.424    f     8.213       7  pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[1]_syn_4.f[0]
net (fo=3)                              0.903          9.116          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_158,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_len_latch_reg[12]_syn_7.a[0]
LUT5 (reg)          x013y016z2          0.542    f     9.658       8  net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[3],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                9.658               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.045          1.681          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_len_latch_reg[12]_syn_7.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.069               

Slack               : 0.186ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sd_card_clk rising@8.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.534ns (cell 4.254ns (56%), net 3.280ns (44%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x015y020z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[1]
net (fo=5)                              0.760          2.775          net: frame_read_write_m0/write_buf/rd_addr[4],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[1]
ADDER               x015y017z0          0.539    f     3.314       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.314          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x015y017z1          0.355    f     3.669       2  pin: frame_read_write_m0/write_buf/sub1_syn_70.f[1]
net (fo=3)                              0.858          4.527          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[6],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.b[1]
ADDER               x017y012z3          0.770    f     5.297       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fco
net (fo=1)                              0.000          5.297          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_112,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fci
ADDER               x017y013z2          0.132    f     5.429          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.429          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x017y013z3          0.387    f     5.816       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fx[0]
net (fo=1)                              0.679          6.495          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[12],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.b[1]
ADDER               x015y011z0          0.539    f     7.034       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          7.034          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x015y011z1          0.073    f     7.107          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          7.107          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x015y012z0          0.073    f     7.180          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          7.180          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x015y012z1          0.073    f     7.253          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.253          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x015y013z0          0.073    f     7.326          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.326          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x015y013z1          0.144    f     7.470       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.527          7.997          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.a[0]
LUT4                x017y014z1          0.408    f     8.405       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.f[0]
net (fo=1)                              0.456          8.861          net: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_162,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.a[0]
LUT5 (reg)          x018y012z3          0.542    f     9.403       8  net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[2],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                9.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.045          1.681          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.186               

Slack               : 0.364ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sd_card_clk rising@8.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.356ns (cell 4.270ns (58%), net 3.086ns (42%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x015y020z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[1]
net (fo=5)                              0.760          2.775          net: frame_read_write_m0/write_buf/rd_addr[4],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[1]
ADDER               x015y017z0          0.539    f     3.314       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.314          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x015y017z1          0.355    f     3.669       2  pin: frame_read_write_m0/write_buf/sub1_syn_70.f[1]
net (fo=3)                              0.858          4.527          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[6],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.b[1]
ADDER               x017y012z3          0.770    f     5.297       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fco
net (fo=1)                              0.000          5.297          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_112,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fci
ADDER               x017y013z2          0.132    f     5.429          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.429          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x017y013z3          0.387    f     5.816       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fx[0]
net (fo=1)                              0.679          6.495          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[12],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.b[1]
ADDER               x015y011z0          0.539    f     7.034       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          7.034          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x015y011z1          0.073    f     7.107          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          7.107          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x015y012z0          0.073    f     7.180          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          7.180          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x015y012z1          0.073    f     7.253          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.253          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x015y013z0          0.073    f     7.326          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.326          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x015y013z1          0.144    f     7.470       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.319          7.789          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[1]_syn_4.a[0]
LUT5                x015y015z2          0.424    f     8.213       7  pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[1]_syn_4.f[0]
net (fo=3)                              0.470          8.683          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_158,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[0]
LUT5 (reg)          x013y016z3          0.542    f     9.225       8  net: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r,  ../../src/frame_fifo_read.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                                9.225               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.045          1.681          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 0.364ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sd_card_clk rising@8.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.356ns (cell 4.270ns (58%), net 3.086ns (42%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x015y020z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[1]
net (fo=5)                              0.760          2.775          net: frame_read_write_m0/write_buf/rd_addr[4],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[1]
ADDER               x015y017z0          0.539    f     3.314       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.314          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x015y017z1          0.355    f     3.669       2  pin: frame_read_write_m0/write_buf/sub1_syn_70.f[1]
net (fo=3)                              0.858          4.527          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[6],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.b[1]
ADDER               x017y012z3          0.770    f     5.297       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fco
net (fo=1)                              0.000          5.297          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_112,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fci
ADDER               x017y013z2          0.132    f     5.429          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.429          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x017y013z3          0.387    f     5.816       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fx[0]
net (fo=1)                              0.679          6.495          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[12],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.b[1]
ADDER               x015y011z0          0.539    f     7.034       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          7.034          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x015y011z1          0.073    f     7.107          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          7.107          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x015y012z0          0.073    f     7.180          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          7.180          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x015y012z1          0.073    f     7.253          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.253          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x015y013z0          0.073    f     7.326          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.326          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x015y013z1          0.144    f     7.470       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.319          7.789          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[1]_syn_4.a[0]
LUT5                x015y015z2          0.424    f     8.213       7  pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[1]_syn_4.f[0]
net (fo=3)                              0.470          8.683          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_158,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1]
LUT4 (reg)          x013y016z3          0.542    f     9.225       8  net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[2],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                9.225               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.045          1.681          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 1.107ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sd_card_clk rising@8.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 6.613ns (cell 3.846ns (58%), net 2.767ns (42%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( ADDER=6  LUT5=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x015y020z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[1]
net (fo=5)                              0.760          2.775          net: frame_read_write_m0/write_buf/rd_addr[4],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[1]
ADDER               x015y017z0          0.539    f     3.314       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.314          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x015y017z1          0.355    f     3.669       2  pin: frame_read_write_m0/write_buf/sub1_syn_70.f[1]
net (fo=3)                              0.858          4.527          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[6],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.b[1]
ADDER               x017y012z3          0.770    f     5.297       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fco
net (fo=1)                              0.000          5.297          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_112,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fci
ADDER               x017y013z2          0.132    f     5.429          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.429          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x017y013z3          0.387    f     5.816       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fx[0]
net (fo=1)                              0.679          6.495          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[12],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.b[1]
ADDER               x015y011z0          0.539    f     7.034       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          7.034          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x015y011z1          0.073    f     7.107          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          7.107          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x015y012z0          0.073    f     7.180          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          7.180          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x015y012z1          0.073    f     7.253          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.253          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x015y013z0          0.073    f     7.326          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.326          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x015y013z1          0.144    f     7.470       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.470          7.940          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[0]
LUT5 (reg)          x015y013z3          0.542    f     8.482       7  net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[3],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                8.482               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.045          1.681          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  1.107               

Slack               : 1.107ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sd_card_clk rising@8.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 6.613ns (cell 3.846ns (58%), net 2.767ns (42%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( ADDER=6  LUT5=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x015y020z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[1]
net (fo=5)                              0.760          2.775          net: frame_read_write_m0/write_buf/rd_addr[4],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[1]
ADDER               x015y017z0          0.539    f     3.314       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.314          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x015y017z1          0.355    f     3.669       2  pin: frame_read_write_m0/write_buf/sub1_syn_70.f[1]
net (fo=3)                              0.858          4.527          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[6],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.b[1]
ADDER               x017y012z3          0.770    f     5.297       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fco
net (fo=1)                              0.000          5.297          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_112,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fci
ADDER               x017y013z2          0.132    f     5.429          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.429          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x017y013z3          0.387    f     5.816       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fx[0]
net (fo=1)                              0.679          6.495          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[12],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.b[1]
ADDER               x015y011z0          0.539    f     7.034       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          7.034          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x015y011z1          0.073    f     7.107          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          7.107          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x015y012z0          0.073    f     7.180          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          7.180          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x015y012z1          0.073    f     7.253          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.253          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x015y013z0          0.073    f     7.326          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.326          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x015y013z1          0.144    f     7.470       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.470          7.940          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[1]
LUT5 (reg)          x015y013z3          0.542    f     8.482       7  net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r,  ../../src/frame_fifo_write.v(66)
--------------------------------------------------------------------  ---------------
Arrival                                                8.482               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.045          1.681          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  1.107               

Slack               : 1.438ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addrb[12] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sd_card_clk rising@8.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 6.148ns (cell 2.157ns (35%), net 3.991ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  ADDER=2  LUT3=1  EMB=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x015y020z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[1]
net (fo=5)                              0.760          2.775          net: frame_read_write_m0/write_buf/rd_addr[4],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[1]
ADDER               x015y017z0          0.539    f     3.314       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.314          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x015y017z1          0.355    f     3.669       2  pin: frame_read_write_m0/write_buf/sub1_syn_70.f[1]
net (fo=3)                              0.790          4.459          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[6],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d2_reg_syn_5.b[1]
LUT5                x014y014z3          0.431    f     4.890       3  pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d2_reg_syn_5.f[1]
net (fo=1)                              0.456          5.346          net: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_2,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.a[0]
LUT5                x015y015z3          0.424    f     5.770       4  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.f[0]
net (fo=15)                             1.011          6.781          net: frame_read_write_m0/write_buf/rd_en_s,  ../../al_ip/afifo_16_32_256.v(56)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_4.d[0]
LUT3                x017y020z2          0.262    r     7.043       5  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_4.f[0]
net (fo=2)                              0.974          8.017          net: frame_read_write_m0/write_buf/rd_addr_b[8],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addrb[12]
EMB (reg)           x008y018            0.000    f     8.017       6       
--------------------------------------------------------------------  ---------------
Arrival                                                8.017               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.045          1.681          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clkb
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.124          9.455               
--------------------------------------------------------------------  ---------------
Required                                               9.455               
--------------------------------------------------------------------  ---------------
Slack                                                  1.438               

Slack               : 1.557ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addrb[4] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sd_card_clk rising@8.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 6.029ns (cell 2.157ns (35%), net 3.872ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  ADDER=2  LUT2=1  EMB=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x015y020z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[1]
net (fo=5)                              0.760          2.775          net: frame_read_write_m0/write_buf/rd_addr[4],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[1]
ADDER               x015y017z0          0.539    f     3.314       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.314          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x015y017z1          0.355    f     3.669       2  pin: frame_read_write_m0/write_buf/sub1_syn_70.f[1]
net (fo=3)                              0.790          4.459          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[6],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d2_reg_syn_5.b[1]
LUT5                x014y014z3          0.431    f     4.890       3  pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d2_reg_syn_5.f[1]
net (fo=1)                              0.456          5.346          net: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_2,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.a[0]
LUT5                x015y015z3          0.424    f     5.770       4  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.f[0]
net (fo=15)                             0.815          6.585          net: frame_read_write_m0/write_buf/rd_en_s,  ../../al_ip/afifo_16_32_256.v(56)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[7]_syn_4.d[0]
LUT2                x014y020z3          0.262    r     6.847       5  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[7]_syn_4.f[0]
net (fo=2)                              1.051          7.898          net: frame_read_write_m0/write_buf/rd_addr_b[0],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addrb[4]
EMB (reg)           x024y018            0.000    f     7.898       6       
--------------------------------------------------------------------  ---------------
Arrival                                                7.898               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.045          1.681          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clkb
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.124          9.455               
--------------------------------------------------------------------  ---------------
Required                                               9.455               
--------------------------------------------------------------------  ---------------
Slack                                                  1.557               

Slack               : 2.688ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_addr_reg[0]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sd_card_clk rising@8.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 5.032ns (cell 2.424ns (48%), net 2.608ns (52%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( ADDER=4  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x023y014z3          0.146    r     2.015          pin: frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_3.q[1]
net (fo=6)                              0.612          2.627          net: frame_read_write_m0/read_buf/wr_addr[2],  ../../al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/sub0_syn_49.b[1]
ADDER               x022y014z2          0.770    f     3.397       1  pin: frame_read_write_m0/read_buf/sub0_syn_49.fco
net (fo=1)                              0.000          3.397          net: frame_read_write_m0/read_buf/sub0_syn_42,  ../../al_ip/afifo_32_16_256.v(148)
                                                                      pin: frame_read_write_m0/read_buf/sub0_syn_50.fci
ADDER               x022y014z3          0.387    f     3.784       2  pin: frame_read_write_m0/read_buf/sub0_syn_50.fx[0]
net (fo=1)                              0.941          4.725          net: frame_read_write_m0/read_buf/wrusedw[4],  ../../al_ip/afifo_32_16_256.v(36)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_41.b[1]
ADDER               x022y014z0          0.539    f     5.264       3  pin: frame_read_write_m0/read_buf/lt0_syn_41.fco
net (fo=1)                              0.000          5.264          net: frame_read_write_m0/read_buf/lt0_syn_13,  ../../al_ip/afifo_32_16_256.v(154)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_44.fci
ADDER               x022y014z1          0.073    f     5.337          pin: frame_read_write_m0/read_buf/lt0_syn_44.fco
net (fo=1)                              0.000          5.337          net: frame_read_write_m0/read_buf/lt0_syn_17,  ../../al_ip/afifo_32_16_256.v(154)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_47.fci
ADDER               x022y015z0          0.073    f     5.410          pin: frame_read_write_m0/read_buf/lt0_syn_47.fco
net (fo=1)                              0.000          5.410          net: frame_read_write_m0/read_buf/lt0_syn_21,  ../../al_ip/afifo_32_16_256.v(154)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_49.fci
ADDER               x022y015z1          0.144    f     5.554       4  pin: frame_read_write_m0/read_buf/lt0_syn_49.f[0]
net (fo=1)                              0.309          5.863          net: frame_read_write_m0/read_buf/full_flag,  ../../al_ip/afifo_32_16_256.v(32)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[0]_syn_4.d[0]
LUT2                x022y016z0          0.205    r     6.068       5  pin: frame_read_write_m0/read_buf/wr_addr_reg[0]_syn_4.f[0]
net (fo=7)                              0.746          6.814          net: frame_read_write_m0/read_buf/wr_en_s,  ../../al_ip/afifo_32_16_256.v(55)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[0]_syn_4.ce
reg                 x022y016z0          0.087    r     6.901               
--------------------------------------------------------------------  ---------------
Arrival                                                6.901               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.045          1.681          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[0]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.688               

Slack               : 2.711ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sd_card_clk rising@8.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 5.009ns (cell 3.150ns (62%), net 1.859ns (38%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( ADDER=4  LUT4=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[0]_syn_7.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x018y011z2          0.146    r     2.015          pin: frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[0]_syn_7.q[0]
net (fo=18)                             0.812          2.827          net: frame_read_write_m0/frame_fifo_write_m0/write_cnt[0],  ../../src/frame_fifo_write.v(57)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add5_syn_130.a[1]
ADDER               x019y010z2          0.881    r     3.708       1  pin: frame_read_write_m0/frame_fifo_write_m0/add5_syn_130.fco
net (fo=1)                              0.000          3.708          net: frame_read_write_m0/frame_fifo_write_m0/add5_syn_110,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add5_syn_131.fci
ADDER               x019y010z3          0.132    f     3.840          pin: frame_read_write_m0/frame_fifo_write_m0/add5_syn_131.fco
net (fo=1)                              0.000          3.840          net: frame_read_write_m0/frame_fifo_write_m0/add5_syn_114,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add5_syn_132.fci
ADDER               x019y011z2          0.132    f     3.972          pin: frame_read_write_m0/frame_fifo_write_m0/add5_syn_132.fco
net (fo=1)                              0.000          3.972          net: frame_read_write_m0/frame_fifo_write_m0/add5_syn_118,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add5_syn_133.fci
ADDER               x019y011z3          0.264    r     4.236       2  pin: frame_read_write_m0/frame_fifo_write_m0/add5_syn_133.f[1]
net (fo=1)                              0.738          4.974          net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_b[13],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_92.a[0]
ADDER               x019y011z1          0.706    f     5.680       3  pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_92.fco
net (fo=1)                              0.000          5.680          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_33,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_95.fci
ADDER               x019y012z0          0.073    f     5.753          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_95.fco
net (fo=1)                              0.000          5.753          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_37,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_98.fci
ADDER               x019y012z1          0.073    f     5.826          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_98.fco
net (fo=1)                              0.000          5.826          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_41,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_101.fci
ADDER               x019y013z0          0.073    f     5.899          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_101.fco
net (fo=1)                              0.000          5.899          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_45,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_103.fci
ADDER               x019y013z1          0.144    f     6.043       4  pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_103.f[0]
net (fo=1)                              0.309          6.352          net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_n5,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.a[0]
LUT4 (reg)          x020y013z1          0.526    f     6.878       5  net: U3/App_wr_en,  ../../src/sdram/sdram.v(32)
--------------------------------------------------------------------  ---------------
Arrival                                                6.878               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.045          1.681          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.711               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.012ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addra[8] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.357ns (cell 0.109ns (30%), net 0.248ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.938          1.334          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y014z3          0.109    f     1.443          pin: frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_3.q[0]
net (fo=6)                              0.248          1.691          net: frame_read_write_m0/read_buf/wr_addr[5],  ../../al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addra[8]
EMB (reg)           x024y009            0.000    f     1.691       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.691               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.130          1.467          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.012               

Slack               : 0.037ns
Begin Point         : auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[4]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.addra[8] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.382ns (cell 0.109ns (28%), net 0.273ns (72%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.938          1.334          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[4]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x009y052z1          0.109    f     1.443          pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[4]_syn_3.q[0]
net (fo=5)                              0.273          1.716          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_addr[5],  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.addra[8]
EMB (reg)           x008y045            0.000    f     1.716       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.716               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.130          1.467          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.037               

Slack               : 0.038ns
Begin Point         : frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.161ns (36%), net 0.275ns (64%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.938          1.334          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y016z3          0.109    f     1.443          pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=28)                             0.275          1.718          net: frame_read_write_m0/write_buf/ram_inst/rstb,  ../../al_ip/afifo_16_32_256.v(383)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.sr
reg                 x015y018z1          0.052    f     1.770               
--------------------------------------------------------------------  ---------------
Arrival                                                1.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.130          1.467          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.038               

Slack               : 0.046ns
Begin Point         : auto_created_cwc1/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$NON_BUS_DETECTOR$U_cwc_bus_det/din_r2_reg_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_logic_reg[1]_syn_3.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.428ns (cell 0.196ns (45%), net 0.232ns (55%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.938          1.334          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$NON_BUS_DETECTOR$U_cwc_bus_det/din_r2_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y046z2          0.109    f     1.443          pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$NON_BUS_DETECTOR$U_cwc_bus_det/din_r2_reg_syn_4.q[0]
net (fo=25)                             0.232          1.675          net: auto_created_cwc1/wrapper_cwc_top/cwc_status[22],  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_logic_reg[1]_syn_3.sr
reg                 x015y048z3          0.087    r     1.762               
--------------------------------------------------------------------  ---------------
Arrival                                                1.762               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.130          1.467          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_logic_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.046               

Slack               : 0.094ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.492ns (cell 0.161ns (32%), net 0.331ns (68%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.938          1.334          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x014y015z3          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=5)                              0.331          1.774          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.sr
reg                 x015y016z3          0.052    f     1.826               
--------------------------------------------------------------------  ---------------
Arrival                                                1.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.130          1.467          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.094               

Slack               : 0.103ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addra[10] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.938          1.334          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y015z3          0.109    f     1.443          pin: frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_3.q[0]
net (fo=6)                              0.339          1.782          net: frame_read_write_m0/read_buf/wr_addr[6],  ../../al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addra[10]
EMB (reg)           x024y009            0.000    f     1.782       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.130          1.467          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.103               

Slack               : 0.132ns
Begin Point         : auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[0]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.dia[2] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.477ns (cell 0.109ns (22%), net 0.368ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.938          1.334          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x009y054z1          0.109    f     1.443          pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[0]_syn_3.q[0]
net (fo=1)                              0.368          1.811          net: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/dia[2],  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.dia[2]
EMB (reg)           x008y045            0.000    f     1.811       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.811               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.130          1.467          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.132               

Slack               : 0.145ns
Begin Point         : auto_created_cwc1/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$NON_BUS_DETECTOR$U_cwc_bus_det/din_r2_reg_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[10]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.543ns (cell 0.196ns (36%), net 0.347ns (64%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.938          1.334          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$NON_BUS_DETECTOR$U_cwc_bus_det/din_r2_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y046z2          0.109    f     1.443          pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$NON_BUS_DETECTOR$U_cwc_bus_det/din_r2_reg_syn_4.q[0]
net (fo=25)                             0.347          1.790          net: auto_created_cwc1/wrapper_cwc_top/cwc_status[22],  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[10]_syn_4.sr
reg                 x012y046z2          0.087    r     1.877               
--------------------------------------------------------------------  ---------------
Arrival                                                1.877               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.130          1.467          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[10]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.145               

Slack               : 0.159ns
Begin Point         : frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.557ns (cell 0.161ns (28%), net 0.396ns (72%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.938          1.334          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y016z3          0.109    f     1.443          pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=28)                             0.396          1.839          net: frame_read_write_m0/write_buf/ram_inst/rstb,  ../../al_ip/afifo_16_32_256.v(383)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.sr
reg                 x017y017z2          0.052    f     1.891               
--------------------------------------------------------------------  ---------------
Arrival                                                1.891               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.130          1.467          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.159               

Slack               : 0.161ns
Begin Point         : auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_rstn_i_syn_11.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_reg_reg[5]_syn_3.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.559ns (cell 0.196ns (35%), net 0.363ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 37
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.938          1.334          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_rstn_i_syn_11.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x012y045z3          0.109    f     1.443          pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_rstn_i_syn_11.q[0]
net (fo=37)                             0.363          1.806          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/U_cwc_bus_top/trig_rstn,  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_reg_reg[5]_syn_3.sr
reg                 x010y044z2          0.087    r     1.893               
--------------------------------------------------------------------  ---------------
Arrival                                                1.893               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.130          1.467          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_reg_reg[5]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.161               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> video_clk
Type           :     Self
From Clock     :     video_clk
To Clock       :     video_clk
Min Period     :     8.943ns
Fmax           :     111.819MHz

Statistics:
Max            : SWNS     31.057ns, STNS      0.000ns,         0 Viol Endpoints,       835 Total Endpoints,      1863 Paths Analyzed
Min            : HWNS      0.024ns, HTNS      0.000ns,         0 Viol Endpoints,       835 Total Endpoints,      1863 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 31.057ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.c[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 8.663ns (cell 2.951ns (34%), net 5.712ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 10 ( LUT3=6  LUT4=2  LUT2=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y023z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.q[0]
net (fo=4)                              0.476          2.491          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.b[0]
LUT3                x022y022z2          0.431    f     2.922       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[0]
net (fo=1)                              0.456          3.378          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/de_d_reg[20]_syn_4.d[0]
LUT2                x021y024z0          0.205    r     3.583       2  pin: video_delay_m0/de_d_reg[20]_syn_4.f[0]
net (fo=3)                              0.459          4.042          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.d[1]
LUT3                x022y022z1          0.205    r     4.247       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.f[1]
net (fo=2)                              0.978          5.225          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]_syn_4.d[0]
LUT3                x025y024z0          0.205    r     5.430       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.561          5.991          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.d[1]
LUT3                x022y022z2          0.262    r     6.253       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.456          6.709          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[15]_syn_4.d[1]
LUT4                x021y023z2          0.262    r     6.971       6  pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[15]_syn_4.f[1]
net (fo=2)                              0.456          7.427          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[13]_syn_4.a[0]
LUT4                x020y022z1          0.408    f     7.835       7  pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[13]_syn_4.f[0]
net (fo=2)                              0.307          8.142          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add10_syn_50,  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.d[0]
LUT3                x022y022z1          0.205    r     8.347       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.f[0]
net (fo=2)                              0.666          9.013          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.d[1]
LUT3                x025y023z2          0.262    r     9.275       9  pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.f[1]
net (fo=2)                              0.897         10.172          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.c[1]
LUT2 (reg)          x025y020z0          0.360    r    10.532      10  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.532               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.166          1.681          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.057               

Slack               : 31.487ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 8.233ns (cell 2.962ns (35%), net 5.271ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 10 ( LUT3=7  LUT4=2  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y023z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.q[0]
net (fo=4)                              0.476          2.491          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.b[0]
LUT3                x022y022z2          0.431    f     2.922       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[0]
net (fo=1)                              0.456          3.378          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/de_d_reg[20]_syn_4.d[0]
LUT2                x021y024z0          0.205    r     3.583       2  pin: video_delay_m0/de_d_reg[20]_syn_4.f[0]
net (fo=3)                              0.459          4.042          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.d[1]
LUT3                x022y022z1          0.205    r     4.247       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.f[1]
net (fo=2)                              0.978          5.225          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]_syn_4.d[0]
LUT3                x025y024z0          0.205    r     5.430       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.561          5.991          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.d[1]
LUT3                x022y022z2          0.262    r     6.253       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.456          6.709          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[15]_syn_4.d[1]
LUT4                x021y023z2          0.262    r     6.971       6  pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[15]_syn_4.f[1]
net (fo=2)                              0.456          7.427          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[13]_syn_4.a[0]
LUT4                x020y022z1          0.408    f     7.835       7  pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[13]_syn_4.f[0]
net (fo=2)                              0.307          8.142          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add10_syn_50,  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.d[0]
LUT3                x022y022z1          0.205    r     8.347       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.f[0]
net (fo=2)                              0.666          9.013          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.d[1]
LUT3                x025y023z2          0.262    r     9.275       9  pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.f[1]
net (fo=2)                              0.456          9.731          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]_syn_4.d[0]
LUT3 (reg)          x026y022z2          0.371    r    10.102      10  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.102               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.166          1.681          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.487               

Slack               : 31.611ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 8.109ns (cell 2.700ns (33%), net 5.409ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 9 ( LUT3=4  LUT4=3  LUT2=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y023z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.q[0]
net (fo=4)                              0.476          2.491          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.b[0]
LUT3                x022y022z2          0.431    f     2.922       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[0]
net (fo=1)                              0.456          3.378          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/de_d_reg[20]_syn_4.d[0]
LUT2                x021y024z0          0.205    r     3.583       2  pin: video_delay_m0/de_d_reg[20]_syn_4.f[0]
net (fo=3)                              0.459          4.042          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.d[1]
LUT3                x022y022z1          0.205    r     4.247       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.f[1]
net (fo=2)                              0.978          5.225          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]_syn_4.d[0]
LUT3                x025y024z0          0.205    r     5.430       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.561          5.991          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.d[1]
LUT3                x022y022z2          0.262    r     6.253       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.456          6.709          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[15]_syn_4.d[1]
LUT4                x021y023z2          0.262    r     6.971       6  pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[15]_syn_4.f[1]
net (fo=2)                              0.456          7.427          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[13]_syn_4.a[0]
LUT4                x020y022z1          0.408    f     7.835       7  pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[13]_syn_4.f[0]
net (fo=2)                              0.829          8.664          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add10_syn_50,  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[26]_syn_4.d[1]
LUT4                x025y023z3          0.262    r     8.926       8  pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[26]_syn_4.f[1]
net (fo=3)                              0.738          9.664          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_21,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]_syn_4.d[1]
LUT2 (reg)          x026y022z1          0.314    r     9.978       9  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.166          1.681          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.611               

Slack               : 31.806ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.914ns (cell 2.643ns (33%), net 5.271ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 9 ( LUT3=5  LUT4=2  LUT2=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y023z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.q[0]
net (fo=4)                              0.476          2.491          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.b[0]
LUT3                x022y022z2          0.431    f     2.922       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[0]
net (fo=1)                              0.456          3.378          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/de_d_reg[20]_syn_4.d[0]
LUT2                x021y024z0          0.205    r     3.583       2  pin: video_delay_m0/de_d_reg[20]_syn_4.f[0]
net (fo=3)                              0.459          4.042          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.d[1]
LUT3                x022y022z1          0.205    r     4.247       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.f[1]
net (fo=2)                              0.978          5.225          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]_syn_4.d[0]
LUT3                x025y024z0          0.205    r     5.430       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.561          5.991          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.d[1]
LUT3                x022y022z2          0.262    r     6.253       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.456          6.709          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[15]_syn_4.d[1]
LUT4                x021y023z2          0.262    r     6.971       6  pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[15]_syn_4.f[1]
net (fo=2)                              0.456          7.427          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[13]_syn_4.a[0]
LUT4                x020y022z1          0.408    f     7.835       7  pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[13]_syn_4.f[0]
net (fo=2)                              0.307          8.142          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add10_syn_50,  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.d[0]
LUT3                x022y022z1          0.205    r     8.347       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.f[0]
net (fo=2)                              1.122          9.469          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.d[0]
LUT2 (reg)          x025y020z0          0.314    r     9.783       9  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.783               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.166          1.681          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.806               

Slack               : 31.836ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.884ns (cell 2.757ns (34%), net 5.127ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 9 ( LUT3=4  LUT4=3  LUT2=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y023z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]_syn_3.q[0]
net (fo=4)                              0.476          2.491          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.b[0]
LUT3                x022y022z2          0.431    f     2.922       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[0]
net (fo=1)                              0.456          3.378          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/de_d_reg[20]_syn_4.d[0]
LUT2                x021y024z0          0.205    r     3.583       2  pin: video_delay_m0/de_d_reg[20]_syn_4.f[0]
net (fo=3)                              0.459          4.042          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.d[1]
LUT3                x022y022z1          0.205    r     4.247       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.f[1]
net (fo=2)                              0.978          5.225          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]_syn_4.d[0]
LUT3                x025y024z0          0.205    r     5.430       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.561          5.991          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.d[1]
LUT3                x022y022z2          0.262    r     6.253       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.456          6.709          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[15]_syn_4.d[1]
LUT4                x021y023z2          0.262    r     6.971       6  pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[15]_syn_4.f[1]
net (fo=2)                              0.456          7.427          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[13]_syn_4.a[0]
LUT4                x020y022z1          0.408    f     7.835       7  pin: u_ov5640_dri/u_cmos_capture_data/cmos_data_t_reg[13]_syn_4.f[0]
net (fo=2)                              0.829          8.664          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add10_syn_50,  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[26]_syn_4.d[1]
LUT4                x025y023z3          0.262    r     8.926       8  pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[26]_syn_4.f[1]
net (fo=3)                              0.456          9.382          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_21,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]_syn_4.d[1]
LUT2 (reg)          x026y022z2          0.371    r     9.753       9  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.753               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.166          1.681          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.836               

Slack               : 32.075ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_16.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.b[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.645ns (cell 2.973ns (38%), net 4.672ns (62%))
Clock Skew          : 0.064ns
Logic Level         : 9 ( LUT3=4  LUT4=3  LUT2=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_16.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y018z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_16.q[0]
net (fo=3)                              0.602          2.617          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.c[1]
LUT3                x029y018z3          0.348    f     2.965       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.f[1]
net (fo=1)                              0.594          3.559          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.d[0]
LUT2                x029y019z0          0.205    r     3.764       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.f[0]
net (fo=4)                              0.753          4.517          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.d[0]
LUT2                x031y018z2          0.262    r     4.779       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.456          5.235          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.d[0]
LUT3                x030y017z2          0.262    r     5.497       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.f[0]
net (fo=2)                              0.456          5.953          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.d[1]
LUT3                x029y018z2          0.262    r     6.215       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.158          6.373          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_4.d[1]
LUT4                x029y018z1          0.205    r     6.578       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_4.f[1]
net (fo=2)                              0.459          7.037          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_29.a[0]
LUT4                x030y017z3          0.424    f     7.461       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_29.f[0]
net (fo=5)                              0.456          7.917          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_50,  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.a[0]
LUT4                x029y016z1          0.408    f     8.325       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.f[0]
net (fo=1)                              0.738          9.063          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.b[1]
LUT3 (reg)          x029y016z1          0.451    f     9.514       9  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.166          1.681          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 32.075               

Slack               : 32.127ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_16.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.593ns (cell 2.909ns (38%), net 4.684ns (62%))
Clock Skew          : 0.064ns
Logic Level         : 9 ( LUT4=3  LUT3=3  LUT2=3 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_16.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y018z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_16.q[0]
net (fo=3)                              0.602          2.617          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.c[1]
LUT3                x029y018z3          0.348    f     2.965       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.f[1]
net (fo=1)                              0.594          3.559          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.d[0]
LUT2                x029y019z0          0.205    r     3.764       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.f[0]
net (fo=4)                              0.753          4.517          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.d[0]
LUT2                x031y018z2          0.262    r     4.779       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.456          5.235          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.d[0]
LUT3                x030y017z2          0.262    r     5.497       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.f[0]
net (fo=2)                              0.456          5.953          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.d[1]
LUT3                x029y018z2          0.262    r     6.215       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.158          6.373          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_4.d[1]
LUT4                x029y018z1          0.205    r     6.578       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_4.f[1]
net (fo=2)                              0.459          7.037          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_29.a[0]
LUT4                x030y017z3          0.424    f     7.461       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_29.f[0]
net (fo=5)                              0.750          8.211          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_50,  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]_syn_4.a[0]
LUT4                x029y016z2          0.424    f     8.635       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]_syn_4.f[0]
net (fo=2)                              0.456          9.091          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]_syn_4.d[0]
LUT2 (reg)          x029y016z3          0.371    r     9.462       9  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.462               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.166          1.681          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 32.127               

Slack               : 32.228ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.492ns (cell 2.454ns (32%), net 5.038ns (68%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( LUT3=7  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y026z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.q[0]
net (fo=4)                              0.815          2.830          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.b[0]
LUT3                x030y023z3          0.431    f     3.261       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[0]
net (fo=1)                              0.309          3.570          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.d[1]
LUT3                x031y023z1          0.205    r     3.775       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.f[1]
net (fo=2)                              0.672          4.447          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]_syn_4.d[1]
LUT3                x033y022z1          0.205    r     4.652       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]_syn_4.f[1]
net (fo=3)                              0.158          4.810          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]_syn_4.d[0]
LUT3                x033y022z1          0.205    r     5.015       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]_syn_4.f[0]
net (fo=2)                              0.839          5.854          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.d[1]
LUT3                x030y023z3          0.262    r     6.116       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.738          6.854          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_26.a[1]
LUT3                x030y023z2          0.424    f     7.278       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_26.f[1]
net (fo=5)                              0.769          8.047          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add10_syn_6[1],  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.d[0]
LUT3                x029y022z3          0.262    r     8.309       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.f[0]
net (fo=2)                              0.738          9.047          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[1]_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]_syn_4.d[1]
LUT2 (reg)          x031y023z0          0.314    r     9.361       8  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.361               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.166          1.681          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 32.228               

Slack               : 32.355ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[1]_syn_4.c[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.365ns (cell 2.606ns (35%), net 4.759ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( LUT3=7  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y026z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.q[0]
net (fo=4)                              0.815          2.830          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.b[0]
LUT3                x030y023z3          0.431    f     3.261       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[0]
net (fo=1)                              0.309          3.570          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.d[1]
LUT3                x031y023z1          0.205    r     3.775       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.f[1]
net (fo=2)                              0.672          4.447          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]_syn_4.d[1]
LUT3                x033y022z1          0.205    r     4.652       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]_syn_4.f[1]
net (fo=3)                              0.158          4.810          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]_syn_4.d[0]
LUT3                x033y022z1          0.205    r     5.015       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]_syn_4.f[0]
net (fo=2)                              0.839          5.854          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.d[1]
LUT3                x030y023z3          0.262    r     6.116       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.738          6.854          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_26.a[1]
LUT3                x030y023z2          0.424    f     7.278       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_26.f[1]
net (fo=5)                              0.769          8.047          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add10_syn_6[1],  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.d[0]
LUT3                x029y022z3          0.262    r     8.309       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.f[0]
net (fo=2)                              0.459          8.768          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[1]_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[1]_syn_4.c[1]
LUT2 (reg)          x031y023z3          0.466    f     9.234       8  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.234               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.166          1.681          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[1]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 32.355               

Slack               : 32.803ns
Begin Point         : video_timing_data_m0/color_bar_m0/h_cnt_reg[10]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : video_timing_data_m0/color_bar_m0/video_active_d0_reg_syn_5.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 6.917ns (cell 2.098ns (30%), net 4.819ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT3=3  LUT4=2  LUT5=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: video_timing_data_m0/color_bar_m0/h_cnt_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x006y047z0          0.146    r     2.015          pin: video_timing_data_m0/color_bar_m0/h_cnt_reg[10]_syn_4.q[0]
net (fo=2)                              0.952          2.967          net: video_timing_data_m0/color_bar_m0/h_cnt[11],  ../../src/color_bar.v(141)
                                                                      pin: video_timing_data_m0/color_bar_m0/v_active_reg_syn_31.e[0]
LUT5                x006y047z3          0.282    f     3.249       1  pin: video_timing_data_m0/color_bar_m0/v_active_reg_syn_31.f[0]
net (fo=2)                              0.158          3.407          net: video_timing_data_m0/color_bar_m0/v_active_reg_syn_5,  ../../src/color_bar.v(246)
                                                                      pin: video_timing_data_m0/color_bar_m0/h_cnt_reg[10]_syn_4.d[1]
LUT4                x006y047z0          0.205    r     3.612       2  pin: video_timing_data_m0/color_bar_m0/h_cnt_reg[10]_syn_4.f[1]
net (fo=3)                              0.594          4.206          net: video_timing_data_m0/color_bar_m0/v_active_reg_syn_7,  ../../src/color_bar.v(246)
                                                                      pin: video_timing_data_m0/color_bar_m0/h_cnt_reg[3]_syn_4.a[0]
LUT4                x006y046z2          0.424    f     4.630       3  pin: video_timing_data_m0/color_bar_m0/h_cnt_reg[3]_syn_4.f[0]
net (fo=9)                              1.693          6.323          net: video_timing_data_m0/color_bar_m0/hs_reg_n2,  NOFILE(0)
                                                                      pin: video_timing_data_m0/color_bar_m0/v_cnt_reg[3]_syn_4.d[0]
LUT3                x009y043z3          0.262    r     6.585       4  pin: video_timing_data_m0/color_bar_m0/v_cnt_reg[3]_syn_4.f[0]
net (fo=2)                              0.757          7.342          net: video_timing_data_m0/color_bar_m0/v_active_reg_syn_19,  ../../src/color_bar.v(246)
                                                                      pin: video_timing_data_m0/color_bar_m0/vs_reg_reg_syn_10.a[1]
LUT3                x009y046z0          0.408    f     7.750       5  pin: video_timing_data_m0/color_bar_m0/vs_reg_reg_syn_10.f[1]
net (fo=1)                              0.665          8.415          net: video_timing_data_m0/color_bar_m0/vs_reg_i_syn_2,  ../../src/color_bar.v(236)
                                                                      pin: video_timing_data_m0/color_bar_m0/video_active_d0_reg_syn_5.d[0]
LUT3 (reg)          x010y041z2          0.371    r     8.786       6  net: video_timing_data_m0/color_bar_m0/vs_reg,  ../../src/color_bar.v(138)
--------------------------------------------------------------------  ---------------
Arrival                                                8.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.166          1.681          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: video_timing_data_m0/color_bar_m0/video_active_d0_reg_syn_5.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 32.803               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.024ns
Begin Point         : auto_created_cwc2/wrapper_cwc_top/watch_pipe/data_in_d7_reg[0]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.dia[2] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.369ns (cell 0.109ns (29%), net 0.260ns (71%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/watch_pipe/data_in_d7_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y035z3          0.109    f     1.443          pin: auto_created_cwc2/wrapper_cwc_top/watch_pipe/data_in_d7_reg[0]_syn_3.q[0]
net (fo=1)                              0.260          1.703          net: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/dia[2],  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.dia[2]
EMB (reg)           x024y027            0.000    f     1.703       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.703               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.230          1.467          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.024               

Slack               : 0.071ns
Begin Point         : auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/add0_syn_68.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.addra[11] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.479ns (cell 0.109ns (22%), net 0.370ns (78%))
Clock Skew          : 0.108ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/add0_syn_68.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x023y040z2          0.109    f     1.443          pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/add0_syn_68.q[1]
net (fo=5)                              0.370          1.813          net: auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_addr[9],  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.addra[11]
EMB (reg)           x024y027            0.000    f     1.813       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.813               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.230          1.467          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.025          1.742               
--------------------------------------------------------------------  ---------------
Required                                               1.742               
--------------------------------------------------------------------  ---------------
Slack                                                  0.071               

Slack               : 0.126ns
Begin Point         : debug_hub_top/slave_1_rst_sync1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_sync2_bclk_reg_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.524ns (cell 0.161ns (30%), net 0.363ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 52
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: debug_hub_top/slave_1_rst_sync1_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y054z3          0.109    f     1.443          pin: debug_hub_top/slave_1_rst_sync1_reg_syn_4.q[0]
net (fo=52)                             0.363          1.806          net: cwc_slave_1_rst,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_sync2_bclk_reg_syn_4.sr
reg                 x031y052z3          0.052    f     1.858               
--------------------------------------------------------------------  ---------------
Arrival                                                1.858               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.230          1.467          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_sync2_bclk_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.126               

Slack               : 0.144ns
Begin Point         : frame_read_write_m0/read_buf/rd_addr_reg[7]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[11] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.109ns (22%), net 0.380ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[7]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x026y013z3          0.109    f     1.443          pin: frame_read_write_m0/read_buf/rd_addr_reg[7]_syn_3.q[0]
net (fo=6)                              0.380          1.823          net: frame_read_write_m0/read_buf/rd_addr[8],  ../../al_ip/afifo_32_16_256.v(54)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[11]
EMB (reg)           x024y009            0.000    f     1.823       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.823               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.230          1.467          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.144               

Slack               : 0.145ns
Begin Point         : auto_created_cwc2/wrapper_cwc_top/U_cwc/trig_rstn_i_syn_11.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[10]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.543ns (cell 0.196ns (36%), net 0.347ns (64%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 36
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/trig_rstn_i_syn_11.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y042z1          0.109    f     1.443          pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/trig_rstn_i_syn_11.q[0]
net (fo=36)                             0.347          1.790          net: auto_created_cwc2/wrapper_cwc_top/U_cwc/U_cwc_bus_top/trig_rstn,  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[10]_syn_4.sr
reg                 x025y042z1          0.087    r     1.877               
--------------------------------------------------------------------  ---------------
Arrival                                                1.877               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.230          1.467          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[10]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.145               

Slack               : 0.164ns
Begin Point         : auto_created_cwc2/wrapper_cwc_top/U_cwc/main_control_reg[11]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : auto_created_cwc2/wrapper_cwc_top/U_cwc/trig_pause_reg_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.562ns (cell 0.196ns (34%), net 0.366ns (66%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 24
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/main_control_reg[11]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y046z3          0.109    f     1.443          pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/main_control_reg[11]_syn_3.q[0]
net (fo=24)                             0.366          1.809          net: auto_created_cwc2/wrapper_cwc_top/cwc_status[22],  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/trig_pause_reg_syn_4.sr
reg                 x030y044z3          0.087    r     1.896               
--------------------------------------------------------------------  ---------------
Arrival                                                1.896               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.230          1.467          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/trig_pause_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.164               

Slack               : 0.164ns
Begin Point         : auto_created_cwc2/wrapper_cwc_top/U_cwc/main_control_reg[11]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : auto_created_cwc2/wrapper_cwc_top/U_cwc/trig_position_reg[7]_syn_3.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.562ns (cell 0.196ns (34%), net 0.366ns (66%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 24
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/main_control_reg[11]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y046z3          0.109    f     1.443          pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/main_control_reg[11]_syn_3.q[0]
net (fo=24)                             0.366          1.809          net: auto_created_cwc2/wrapper_cwc_top/cwc_status[22],  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/trig_position_reg[7]_syn_3.sr
reg                 x030y045z3          0.087    r     1.896               
--------------------------------------------------------------------  ---------------
Arrival                                                1.896               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.230          1.467          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/trig_position_reg[7]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.164               

Slack               : 0.168ns
Begin Point         : debug_hub_top/slave_1_rst_sync1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[18]_syn_3.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.566ns (cell 0.161ns (28%), net 0.405ns (72%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 52
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: debug_hub_top/slave_1_rst_sync1_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y054z3          0.109    f     1.443          pin: debug_hub_top/slave_1_rst_sync1_reg_syn_4.q[0]
net (fo=52)                             0.405          1.848          net: cwc_slave_1_rst,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[18]_syn_3.sr
reg                 x033y054z3          0.052    f     1.900               
--------------------------------------------------------------------  ---------------
Arrival                                                1.900               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.230          1.467          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[18]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.168               

Slack               : 0.194ns
Begin Point         : auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_5.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.wea (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.602ns (cell 0.109ns (18%), net 0.493ns (82%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y038z3          0.109    f     1.443          pin: auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_5.q[0]
net (fo=1)                              0.493          1.936          net: auto_created_cwc2/wrapper_cwc_top/cwc_wt_ce,  C:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.wea
EMB (reg)           x024y027            0.000    f     1.936               
--------------------------------------------------------------------  ---------------
Arrival                                                1.936               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.230          1.467          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.025          1.742               
--------------------------------------------------------------------  ---------------
Required                                               1.742               
--------------------------------------------------------------------  ---------------
Slack                                                  0.194               

Slack               : 0.200ns
Begin Point         : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.598ns (cell 0.161ns (26%), net 0.437ns (74%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y010z3          0.109    f     1.443          pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=26)                             0.437          1.880          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../al_ip/afifo_32_16_256.v(383)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.sr
reg                 x025y011z1          0.052    f     1.932               
--------------------------------------------------------------------  ---------------
Arrival                                                1.932               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.230          1.467          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.200               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     4.494ns
Fmax           :     222.519MHz

Statistics:
Max            : SWNS     48.555ns, STNS      0.000ns,         0 Viol Endpoints,       714 Total Endpoints,      1335 Paths Analyzed
Min            : HWNS      0.010ns, HTNS      0.000ns,         0 Viol Endpoints,       714 Total Endpoints,      1335 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 48.555ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_4.sr (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : recovery
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 1.004ns (cell 0.232ns (23%), net 0.772ns (77%))
Clock Skew          : 0.041ns
Logic Level         : 0
Max Fanout          : 38
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x026y057z3          0.146    r     3.537          pin: debug_hub_top/U_tap/rst_reg_syn_4.q[0]
net (fo=38)                             0.772          4.309          net: debug_hub_top/U_0_register/rst,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_4.sr
reg                 x025y059z1          0.086    r     4.395               
--------------------------------------------------------------------  ---------------
Arrival                                                4.395               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.107          3.107          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_4.clk
capture edge                           50.000    f    53.107               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         52.807               
clock uncertainty                      -0.100         52.707               
clock pessimism                         0.243         52.950               
--------------------------------------------------------------------  ---------------
Required                                              52.950               
--------------------------------------------------------------------  ---------------
Slack                                                 48.555               

Slack               : 48.795ns
Begin Point         : debug_hub_top/U_0_register/shift_0_r_reg_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_4.mi[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.948ns (cell 0.289ns (30%), net 0.659ns (70%))
Clock Skew          : 0.041ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x023y059z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.q[0]
net (fo=2)                              0.659          4.196          net: debug_hub_top/U_tap/ctrl_flag,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_4.mi[0]
reg                 x025y059z1          0.143    r     4.339          net: debug_hub_top/U_tap/ctrl_flag_r,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.339               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.107          3.107          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_4.clk
capture edge                           50.000    f    53.107               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         52.991               
clock uncertainty                      -0.100         52.891               
clock pessimism                         0.243         53.134               
--------------------------------------------------------------------  ---------------
Required                                              53.134               
--------------------------------------------------------------------  ---------------
Slack                                                 48.795               

Slack               : 95.506ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[2]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 4.214ns (cell 0.862ns (20%), net 3.352ns (80%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x027y059z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.620          4.157          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.a[0]
LUT5                x028y057z3          0.424    f     4.581       1  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.f[0]
net (fo=10)                             0.799          5.380          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_register/ip_ctrl_reg[23]_syn_4.d[0]
LUT3                x027y052z0          0.205    r     5.585       2  pin: debug_hub_top/U_1_register/ip_ctrl_reg[23]_syn_4.f[0]
net (fo=25)                             1.933          7.518          net: debug_hub_top/U_0_handshake_sync_ctrl/req_pulse_aclk,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[2]_syn_3.ce
reg                 x019y055z1          0.087    r     7.605               
--------------------------------------------------------------------  ---------------
Arrival                                                7.605               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[2]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 95.506               

Slack               : 95.506ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[50]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 4.214ns (cell 0.862ns (20%), net 3.352ns (80%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x027y059z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.620          4.157          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.a[0]
LUT5                x028y057z3          0.424    f     4.581       1  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.f[0]
net (fo=10)                             0.799          5.380          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_register/ip_ctrl_reg[23]_syn_4.d[0]
LUT3                x027y052z0          0.205    r     5.585       2  pin: debug_hub_top/U_1_register/ip_ctrl_reg[23]_syn_4.f[0]
net (fo=25)                             1.933          7.518          net: debug_hub_top/U_0_handshake_sync_ctrl/req_pulse_aclk,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[50]_syn_3.ce
reg                 x019y055z2          0.087    r     7.605               
--------------------------------------------------------------------  ---------------
Arrival                                                7.605               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[50]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 95.506               

Slack               : 95.506ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[53]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 4.214ns (cell 0.862ns (20%), net 3.352ns (80%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x027y059z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.620          4.157          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.a[0]
LUT5                x028y057z3          0.424    f     4.581       1  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.f[0]
net (fo=10)                             0.799          5.380          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_register/ip_ctrl_reg[23]_syn_4.d[0]
LUT3                x027y052z0          0.205    r     5.585       2  pin: debug_hub_top/U_1_register/ip_ctrl_reg[23]_syn_4.f[0]
net (fo=25)                             1.933          7.518          net: debug_hub_top/U_0_handshake_sync_ctrl/req_pulse_aclk,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[53]_syn_3.ce
reg                 x021y057z0          0.087    r     7.605               
--------------------------------------------------------------------  ---------------
Arrival                                                7.605               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[53]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 95.506               

Slack               : 95.669ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[36]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 4.051ns (cell 0.862ns (21%), net 3.189ns (79%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x027y059z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.620          4.157          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.a[0]
LUT5                x028y057z3          0.424    f     4.581       1  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.f[0]
net (fo=10)                             0.799          5.380          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_register/ip_ctrl_reg[23]_syn_4.d[0]
LUT3                x027y052z0          0.205    r     5.585       2  pin: debug_hub_top/U_1_register/ip_ctrl_reg[23]_syn_4.f[0]
net (fo=25)                             1.770          7.355          net: debug_hub_top/U_0_handshake_sync_ctrl/req_pulse_aclk,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[36]_syn_3.ce
reg                 x017y052z2          0.087    r     7.442               
--------------------------------------------------------------------  ---------------
Arrival                                                7.442               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[36]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 95.669               

Slack               : 95.678ns
Begin Point         : debug_hub_top/U_0_register/stat_sel_cnt_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/stat_shift_reg[17]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 4.042ns (cell 1.012ns (25%), net 3.030ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x030y059z2          0.146    r     3.537          pin: debug_hub_top/U_0_register/stat_sel_cnt_reg[1]_syn_7.q[0]
net (fo=4)                              0.612          4.149          net: debug_hub_top/U_0_register/stat_sel_cnt[2],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[13]_syn_4.c[0]
LUT2                x030y060z3          0.348    f     4.497       1  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[13]_syn_4.f[0]
net (fo=4)                              0.912          5.409          net: debug_hub_top/U_0_register/stat_sel_cnt_reg[0]_syn_4,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[16]_syn_4.b[0]
LUT4                x027y056z3          0.431    f     5.840       2  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[16]_syn_4.f[0]
net (fo=12)                             1.506          7.346          net: debug_hub_top/U_0_register/mux8_syn_2[0],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[17]_syn_4.ce
reg                 x018y053z0          0.087    r     7.433               
--------------------------------------------------------------------  ---------------
Arrival                                                7.433               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[17]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 95.678               

Slack               : 95.678ns
Begin Point         : debug_hub_top/U_0_register/stat_sel_cnt_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/stat_shift_reg[23]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 4.042ns (cell 1.012ns (25%), net 3.030ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x030y059z2          0.146    r     3.537          pin: debug_hub_top/U_0_register/stat_sel_cnt_reg[1]_syn_7.q[0]
net (fo=4)                              0.612          4.149          net: debug_hub_top/U_0_register/stat_sel_cnt[2],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[13]_syn_4.c[0]
LUT2                x030y060z3          0.348    f     4.497       1  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[13]_syn_4.f[0]
net (fo=4)                              0.912          5.409          net: debug_hub_top/U_0_register/stat_sel_cnt_reg[0]_syn_4,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[16]_syn_4.b[0]
LUT4                x027y056z3          0.431    f     5.840       2  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[16]_syn_4.f[0]
net (fo=12)                             1.506          7.346          net: debug_hub_top/U_0_register/mux8_syn_2[0],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[23]_syn_4.ce
reg                 x018y054z2          0.087    r     7.433               
--------------------------------------------------------------------  ---------------
Arrival                                                7.433               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[23]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 95.678               

Slack               : 95.832ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[10]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.888ns (cell 0.862ns (22%), net 3.026ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x027y059z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.620          4.157          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.a[0]
LUT5                x028y057z3          0.424    f     4.581       1  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.f[0]
net (fo=10)                             0.799          5.380          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_register/ip_ctrl_reg[23]_syn_4.d[0]
LUT3                x027y052z0          0.205    r     5.585       2  pin: debug_hub_top/U_1_register/ip_ctrl_reg[23]_syn_4.f[0]
net (fo=25)                             1.607          7.192          net: debug_hub_top/U_0_handshake_sync_ctrl/req_pulse_aclk,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[10]_syn_3.ce
reg                 x021y054z2          0.087    r     7.279               
--------------------------------------------------------------------  ---------------
Arrival                                                7.279               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[10]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 95.832               

Slack               : 95.832ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[30]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.888ns (cell 0.862ns (22%), net 3.026ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x027y059z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.620          4.157          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.a[0]
LUT5                x028y057z3          0.424    f     4.581       1  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.f[0]
net (fo=10)                             0.799          5.380          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_register/ip_ctrl_reg[23]_syn_4.d[0]
LUT3                x027y052z0          0.205    r     5.585       2  pin: debug_hub_top/U_1_register/ip_ctrl_reg[23]_syn_4.f[0]
net (fo=25)                             1.607          7.192          net: debug_hub_top/U_0_handshake_sync_ctrl/req_pulse_aclk,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[30]_syn_3.ce
reg                 x021y054z1          0.087    r     7.279               
--------------------------------------------------------------------  ---------------
Arrival                                                7.279               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[30]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 95.832               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.010ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[14]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.508ns (cell 0.161ns (31%), net 0.347ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 38
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x026y057z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_4.q[0]
net (fo=38)                             0.347          3.188          net: debug_hub_top/U_0_register/rst,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[14]_syn_3.sr
reg                 x025y059z2          0.052    f     3.240               
--------------------------------------------------------------------  ---------------
Arrival                                                3.240               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[14]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.010               

Slack               : 0.010ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[16]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.508ns (cell 0.161ns (31%), net 0.347ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 38
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x026y057z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_4.q[0]
net (fo=38)                             0.347          3.188          net: debug_hub_top/U_0_register/rst,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[16]_syn_3.sr
reg                 x025y059z3          0.052    f     3.240               
--------------------------------------------------------------------  ---------------
Arrival                                                3.240               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[16]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.010               

Slack               : 0.010ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_8.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/stat_sync_reg[1]_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.492ns (cell 0.161ns (32%), net 0.331ns (68%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_8.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x031y055z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_8.q[0]
net (fo=7)                              0.331          3.172          net: debug_hub_top/U_0_register/rst_dup_6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[1]_syn_4.sr
reg                 x031y056z3          0.052    f     3.224               
--------------------------------------------------------------------  ---------------
Arrival                                                3.224               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[1]_syn_4.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.240          3.214               
--------------------------------------------------------------------  ---------------
Required                                               3.214               
--------------------------------------------------------------------  ---------------
Slack                                                  0.010               

Slack               : 0.010ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_8.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_1_register/ip_ctrl_reg[9]_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.492ns (cell 0.161ns (32%), net 0.331ns (68%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_8.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x031y055z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_8.q[0]
net (fo=7)                              0.331          3.172          net: debug_hub_top/U_0_register/rst_dup_6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_register/ip_ctrl_reg[9]_syn_4.sr
reg                 x031y056z2          0.052    f     3.224               
--------------------------------------------------------------------  ---------------
Arrival                                                3.224               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_register/ip_ctrl_reg[9]_syn_4.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.240          3.214               
--------------------------------------------------------------------  ---------------
Required                                               3.214               
--------------------------------------------------------------------  ---------------
Slack                                                  0.010               

Slack               : 0.018ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_6.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/stat_sel_up_d1_reg_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.516ns (cell 0.161ns (31%), net 0.355ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 36
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x029y055z2          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_6.q[0]
net (fo=36)                             0.355          3.196          net: debug_hub_top/U_0_register/rst_dup_4,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_up_d1_reg_syn_4.sr
reg                 x028y056z3          0.052    f     3.248               
--------------------------------------------------------------------  ---------------
Arrival                                                3.248               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_up_d1_reg_syn_4.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.018               

Slack               : 0.018ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_6.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[1]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.516ns (cell 0.161ns (31%), net 0.355ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 36
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x029y055z2          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_6.q[0]
net (fo=36)                             0.355          3.196          net: debug_hub_top/U_0_register/rst_dup_4,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[1]_syn_3.sr
reg                 x028y056z2          0.052    f     3.248               
--------------------------------------------------------------------  ---------------
Arrival                                                3.248               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[1]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.018               

Slack               : 0.020ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[13]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.518ns (cell 0.161ns (31%), net 0.357ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 38
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x026y057z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_4.q[0]
net (fo=38)                             0.357          3.198          net: debug_hub_top/U_0_register/rst,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[13]_syn_3.sr
reg                 x025y056z3          0.052    f     3.250               
--------------------------------------------------------------------  ---------------
Arrival                                                3.250               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[13]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.020               

Slack               : 0.020ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[53]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.518ns (cell 0.161ns (31%), net 0.357ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 38
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x026y057z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_4.q[0]
net (fo=38)                             0.357          3.198          net: debug_hub_top/U_0_register/rst,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[53]_syn_3.sr
reg                 x025y056z2          0.052    f     3.250               
--------------------------------------------------------------------  ---------------
Arrival                                                3.250               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[53]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.020               

Slack               : 0.026ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[3]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.524ns (cell 0.161ns (30%), net 0.363ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 79
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x023y055z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_5.q[0]
net (fo=79)                             0.363          3.204          net: debug_hub_top/U_0_register/rst_dup_3,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[3]_syn_3.sr
reg                 x022y057z3          0.052    f     3.256               
--------------------------------------------------------------------  ---------------
Arrival                                                3.256               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[3]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.026               

Slack               : 0.026ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[4]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.524ns (cell 0.161ns (30%), net 0.363ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 79
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x023y055z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_5.q[0]
net (fo=79)                             0.363          3.204          net: debug_hub_top/U_0_register/rst_dup_3,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[4]_syn_3.sr
reg                 x022y057z2          0.052    f     3.256               
--------------------------------------------------------------------  ---------------
Arrival                                                3.256               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[4]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.026               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[1] -> video_pll_m0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     video_pll_m0/pll_inst.clkc[1]
To Clock       :     video_pll_m0/pll_inst.clkc[1]
Min Period     :     2.921ns
Fmax           :     342.349MHz

Statistics:
Max            : SWNS      5.079ns, STNS      0.000ns,         0 Viol Endpoints,        58 Total Endpoints,        87 Paths Analyzed
Min            : HWNS      0.230ns, HTNS      0.000ns,         0 Viol Endpoints,        58 Total Endpoints,        87 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.079ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.sr (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.570ns (cell 0.232ns (9%), net 2.338ns (91%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y015z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=32)                             2.338          4.353          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.sr
reg                 x033y023z1          0.086    r     4.439               
--------------------------------------------------------------------  ---------------
Arrival                                                4.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.124          9.518               
--------------------------------------------------------------------  ---------------
Required                                               9.518               
--------------------------------------------------------------------  ---------------
Slack                                                  5.079               

Slack               : 5.079ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_3.sr (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.570ns (cell 0.232ns (9%), net 2.338ns (91%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y015z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=32)                             2.338          4.353          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_3.sr
reg                 x033y024z3          0.086    r     4.439               
--------------------------------------------------------------------  ---------------
Arrival                                                4.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.124          9.518               
--------------------------------------------------------------------  ---------------
Required                                               9.518               
--------------------------------------------------------------------  ---------------
Slack                                                  5.079               

Slack               : 5.192ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.528ns (cell 0.517ns (20%), net 2.011ns (80%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y015z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=32)                             2.011          4.026          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0]
LUT3 (reg)          x033y020z3          0.371    r     4.397       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.397               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  5.192               

Slack               : 5.192ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.528ns (cell 0.517ns (20%), net 2.011ns (80%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y015z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=32)                             2.011          4.026          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.d[1]
LUT3 (reg)          x033y020z3          0.371    r     4.397       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.397               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  5.192               

Slack               : 5.227ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.493ns (cell 0.517ns (20%), net 1.976ns (80%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y015z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=32)                             1.976          3.991          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x033y017z3          0.371    r     4.362       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.362               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  5.227               

Slack               : 5.227ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.493ns (cell 0.517ns (20%), net 1.976ns (80%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y015z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=32)                             1.976          3.991          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x033y017z3          0.371    r     4.362       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.362               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  5.227               

Slack               : 5.304ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.sr (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.345ns (cell 0.289ns (12%), net 2.056ns (88%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y015z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=32)                             2.056          4.071          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.sr
reg                 x029y022z3          0.143    f     4.214               
--------------------------------------------------------------------  ---------------
Arrival                                                4.214               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.124          9.518               
--------------------------------------------------------------------  ---------------
Required                                               9.518               
--------------------------------------------------------------------  ---------------
Slack                                                  5.304               

Slack               : 5.539ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.181ns (cell 0.460ns (21%), net 1.721ns (79%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y015z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=32)                             1.721          3.736          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.d[0]
LUT3 (reg)          x033y020z1          0.314    r     4.050       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.050               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  5.539               

Slack               : 5.539ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.181ns (cell 0.460ns (21%), net 1.721ns (79%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y015z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=32)                             1.721          3.736          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.d[1]
LUT3 (reg)          x033y020z1          0.314    r     4.050       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.050               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  5.539               

Slack               : 5.603ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.117ns (cell 0.517ns (24%), net 1.600ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y015z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=32)                             1.600          3.615          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0]
LUT3 (reg)          x031y017z2          0.371    r     3.986       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.986               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  5.603               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.230ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/lt2_syn_71.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y007z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.q[0]
net (fo=2)                              0.216          1.659          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_71.mi[0]
ADDER (reg)         x015y008z0          0.095    f     1.754          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_71.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.230ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y023z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.q[0]
net (fo=2)                              0.216          1.659          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_3.mi[0]
reg                 x033y024z3          0.095    f     1.754          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.285ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.461ns (cell 0.350ns (75%), net 0.111ns (25%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y020z0          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.q[1]
net (fo=1)                              0.111          1.554          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1]
LUT3 (reg)          x028y020z1          0.241    f     1.795       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.795               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               

Slack               : 0.365ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.c[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.541ns (cell 0.430ns (79%), net 0.111ns (21%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y020z0          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.q[0]
net (fo=1)                              0.111          1.554          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.c[1]
LUT3 (reg)          x028y020z2          0.321    r     1.875       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.365               

Slack               : 0.368ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x035y026z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[1]
net (fo=1)                              0.370          1.813          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x037y029z0          0.095    f     1.908          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.908               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.368               

Slack               : 0.369ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.c[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.575ns (cell 0.350ns (60%), net 0.225ns (40%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y019z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.q[0]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.c[0]
LUT3 (reg)          x029y019z1          0.241    f     1.909       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.369ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.c[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.575ns (cell 0.350ns (60%), net 0.225ns (40%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y019z0          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.q[0]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.c[1]
LUT3 (reg)          x031y019z1          0.241    f     1.909       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.370ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.576ns (cell 0.204ns (35%), net 0.372ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y022z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.q[0]
net (fo=1)                              0.372          1.815          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.mi[0]
reg                 x033y023z1          0.095    f     1.910          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.910               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.370               

Slack               : 0.394ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.c[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.600ns (cell 0.350ns (58%), net 0.250ns (42%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y020z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.q[0]
net (fo=1)                              0.250          1.693          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.c[1]
LUT3 (reg)          x031y020z1          0.241    f     1.934       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.934               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.394               

Slack               : 0.440ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.c[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.646ns (cell 0.430ns (66%), net 0.216ns (34%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y019z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.q[1]
net (fo=1)                              0.216          1.659          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.c[1]
LUT3 (reg)          x030y019z3          0.321    r     1.980       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.980               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.440               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> video_pll_m0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     video_clk
To Clock       :     video_pll_m0/pll_inst.clkc[1]
Min Period     :     1.697ns
Fmax           :     589.275MHz

Statistics:
Max            : SWNS      6.303ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.350ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.303ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.460ns (cell 0.695ns (47%), net 0.765ns (53%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y022z3          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.765          2.780          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0]
LUT3 (reg)          x028y020z2          0.549    f     3.329       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.329               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.303               

Slack               : 6.370ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.393ns (cell 0.695ns (49%), net 0.698ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y019z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.698          2.713          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x033y017z3          0.549    f     3.262       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.370               

Slack               : 6.401ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.362ns (cell 0.597ns (43%), net 0.765ns (57%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y022z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.765          2.780          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x028y020z1          0.451    f     3.231       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.231               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.401               

Slack               : 6.437ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.326ns (cell 0.695ns (52%), net 0.631ns (48%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y021z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.631          2.646          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0]
LUT3 (reg)          x030y019z3          0.549    f     3.195       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.195               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.437               

Slack               : 6.437ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.326ns (cell 0.695ns (52%), net 0.631ns (48%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x029y019z3          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.631          2.646          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x031y017z2          0.549    f     3.195       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.195               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.437               

Slack               : 6.466ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y022z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.q[1]
net (fo=1)                              0.602          2.617          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x033y020z3          0.549    f     3.166       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.466               

Slack               : 6.507ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.256ns (cell 0.597ns (47%), net 0.659ns (53%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y022z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.q[0]
net (fo=1)                              0.659          2.674          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1]
LUT3 (reg)          x031y022z1          0.451    f     3.125       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.125               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.507               

Slack               : 6.526ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.237ns (cell 0.695ns (56%), net 0.542ns (44%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y022z3          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.542          2.557          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x033y020z3          0.549    f     3.106       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.106               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.526               

Slack               : 6.526ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.237ns (cell 0.695ns (56%), net 0.542ns (44%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y021z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.542          2.557          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x033y019z2          0.549    f     3.106       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.106               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.526               

Slack               : 6.526ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.237ns (cell 0.695ns (56%), net 0.542ns (44%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y021z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.542          2.557          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x033y019z2          0.549    f     3.106       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.106               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.526               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.350ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_19.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_19.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y022z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_19.q[0]
net (fo=1)                              0.322          1.765          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0]
reg                 x029y022z3          0.095    f     1.860          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.359ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x014y006z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.q[0]
net (fo=2)                              0.331          1.774          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.mi[0]
reg                 x015y007z1          0.095    f     1.869          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.359ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_26.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_26.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y023z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_26.q[0]
net (fo=1)                              0.331          1.774          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[1]
reg                 x029y022z3          0.095    f     1.869          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.360ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y018z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]_syn_4.q[0]
net (fo=1)                              0.332          1.775          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x030y019z2          0.095    f     1.870          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.870               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.398ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add4_syn_32.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt3_syn_18.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add4_syn_32.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x027y024z0          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add4_syn_32.q[0]
net (fo=1)                              0.370          1.813          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt3_syn_18.mi[0]
ADDER (reg)         x028y021z0          0.095    f     1.908          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.908               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt3_syn_18.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.398               

Slack               : 0.398ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_18.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_18.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y026z0          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_18.q[0]
net (fo=1)                              0.370          1.813          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0]
reg                 x028y023z2          0.095    f     1.908          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.908               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.398               

Slack               : 0.435ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y018z3          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.407          1.850          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.mi[0]
reg                 x029y019z0          0.095    f     1.945          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.477ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y022z3          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.b[0]
LUT3 (reg)          x031y020z1          0.319    r     1.987       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.987               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               

Slack               : 0.477ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y021z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0]
LUT3 (reg)          x033y020z1          0.319    r     1.987       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.987               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               

Slack               : 0.554ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.730ns (cell 0.514ns (70%), net 0.216ns (30%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y018z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.q[0]
net (fo=1)                              0.216          1.659          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x031y017z2          0.405    r     2.064       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.064               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.554               


----------------------------------------------------------------------------------------------------
Path Group     :     clk -> clk
Type           :     Self
From Clock     :     clk
To Clock       :     clk
Min Period     :     3.671ns
Fmax           :     272.405MHz

Statistics:
Max            : SWNS     16.329ns, STNS      0.000ns,         0 Viol Endpoints,        11 Total Endpoints,        59 Paths Analyzed
Min            : HWNS      0.620ns, HTNS      0.000ns,         0 Viol Endpoints,        11 Total Endpoints,        59 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 16.329ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_8.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.319ns (cell 1.299ns (39%), net 2.020ns (61%))
Clock Skew          : 0.136ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)                              2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x003y036z2          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.q[0]
net (fo=3)                              0.620          4.488          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: video_delay_m0/de_d_reg[1]_syn_4.a[1]
LUT4                x005y037z0          0.408    f     4.896       1  pin: video_delay_m0/de_d_reg[1]_syn_4.f[1]
net (fo=1)                              0.594          5.490          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_4,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.b[1]
LUT4                x005y036z3          0.431    f     5.921       2  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.f[1]
net (fo=4)                              0.806          6.727          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_8.d[0]
LUT2 (reg)          x004y030z0          0.314    r     7.041       3  net: u_ov5640_dri/u_i2c_dr/dri_clk,  ../../src/ov5640/i2c_dri.v(47)
--------------------------------------------------------------------  ---------------
Arrival                                                7.041               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)                              1.853          3.346          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_8.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.240         23.370               
--------------------------------------------------------------------  ---------------
Required                                              23.370               
--------------------------------------------------------------------  ---------------
Slack                                                 16.329               

Slack               : 16.708ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.176ns (cell 1.356ns (42%), net 1.820ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)                              2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x003y036z2          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.q[0]
net (fo=3)                              0.620          4.488          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: video_delay_m0/de_d_reg[1]_syn_4.a[1]
LUT4                x005y037z0          0.408    f     4.896       1  pin: video_delay_m0/de_d_reg[1]_syn_4.f[1]
net (fo=1)                              0.594          5.490          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_4,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.b[1]
LUT4                x005y036z3          0.431    f     5.921       2  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.f[1]
net (fo=4)                              0.606          6.527          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.d[0]
LUT2 (reg)          x003y036z2          0.371    r     6.898       3  net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                6.898               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)                              1.853          3.346          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                       0.000         23.230               
clock pessimism                         0.376         23.606               
--------------------------------------------------------------------  ---------------
Required                                              23.606               
--------------------------------------------------------------------  ---------------
Slack                                                 16.708               

Slack               : 16.708ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.d[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.176ns (cell 1.356ns (42%), net 1.820ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)                              2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x003y036z2          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.q[0]
net (fo=3)                              0.620          4.488          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: video_delay_m0/de_d_reg[1]_syn_4.a[1]
LUT4                x005y037z0          0.408    f     4.896       1  pin: video_delay_m0/de_d_reg[1]_syn_4.f[1]
net (fo=1)                              0.594          5.490          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_4,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.b[1]
LUT4                x005y036z3          0.431    f     5.921       2  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.f[1]
net (fo=4)                              0.606          6.527          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.d[1]
LUT2 (reg)          x003y036z2          0.371    r     6.898       3  net: u_ov5640_dri/u_i2c_dr/clk_cnt[4],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                6.898               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)                              1.853          3.346          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                       0.000         23.230               
clock pessimism                         0.376         23.606               
--------------------------------------------------------------------  ---------------
Required                                              23.606               
--------------------------------------------------------------------  ---------------
Slack                                                 16.708               

Slack               : 16.851ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/add0_syn_62.mi[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.869ns (cell 1.323ns (46%), net 1.546ns (54%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)                              2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x005y036z3          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[1]
net (fo=2)                              0.602          4.470          net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.b[1]
ADDER               x004y036z2          0.770    f     5.240       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.fco
net (fo=1)                              0.000          5.240          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_63.fci
ADDER               x004y036z3          0.264    r     5.504       2  pin: u_ov5640_dri/u_i2c_dr/add0_syn_63.f[1]
net (fo=1)                              0.944          6.448          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[5],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.mi[0]
ADDER (reg)         x004y036z2          0.143    r     6.591          net: u_ov5640_dri/u_i2c_dr/clk_cnt[5],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                6.591               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)                              1.853          3.346          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 16.851               

Slack               : 16.888ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.832ns (cell 1.299ns (45%), net 1.533ns (55%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)                              2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x003y036z2          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.q[0]
net (fo=3)                              0.620          4.488          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: video_delay_m0/de_d_reg[1]_syn_4.a[1]
LUT4                x005y037z0          0.408    f     4.896       1  pin: video_delay_m0/de_d_reg[1]_syn_4.f[1]
net (fo=1)                              0.594          5.490          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_4,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.b[1]
LUT4                x005y036z3          0.431    f     5.921       2  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.f[1]
net (fo=4)                              0.319          6.240          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.d[0]
LUT2 (reg)          x004y036z1          0.314    r     6.554       3  net: u_ov5640_dri/u_i2c_dr/clk_cnt[3],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                6.554               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)                              1.853          3.346          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 16.888               

Slack               : 16.949ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_180.mi[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.771ns (cell 1.578ns (56%), net 1.193ns (44%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)                              2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x005y036z3          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[1]
net (fo=2)                              0.602          4.470          net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.b[1]
ADDER               x004y036z2          0.770    f     5.240       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.fco
net (fo=1)                              0.000          5.240          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_63.fci
ADDER               x004y036z3          0.132    f     5.372          pin: u_ov5640_dri/u_i2c_dr/add0_syn_63.fco
net (fo=1)                              0.000          5.372          net: u_ov5640_dri/u_i2c_dr/add0_syn_58,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_64.fci
ADDER               x004y037z2          0.387    f     5.759       2  pin: u_ov5640_dri/u_i2c_dr/add0_syn_64.fx[0]
net (fo=1)                              0.591          6.350          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[8],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_180.mi[0]
reg                 x004y038z1          0.143    r     6.493          net: u_ov5640_dri/u_i2c_dr/clk_cnt[8],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                6.493               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)                              1.853          3.346          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_180.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 16.949               

Slack               : 17.069ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.mi[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.651ns (cell 1.455ns (54%), net 1.196ns (46%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)                              2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x005y036z3          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[1]
net (fo=2)                              0.602          4.470          net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.b[1]
ADDER               x004y036z2          0.770    f     5.240       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.fco
net (fo=1)                              0.000          5.240          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_63.fci
ADDER               x004y036z3          0.132    f     5.372          pin: u_ov5640_dri/u_i2c_dr/add0_syn_63.fco
net (fo=1)                              0.000          5.372          net: u_ov5640_dri/u_i2c_dr/add0_syn_58,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_64.fci
ADDER               x004y037z2          0.264    r     5.636       2  pin: u_ov5640_dri/u_i2c_dr/add0_syn_64.f[1]
net (fo=1)                              0.594          6.230          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[9],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.mi[1]
reg                 x004y038z0          0.143    r     6.373          net: u_ov5640_dri/u_i2c_dr/clk_cnt[9],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                6.373               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)                              1.853          3.346          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 17.069               

Slack               : 17.146ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/add0_syn_62.mi[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.574ns (cell 1.512ns (58%), net 1.062ns (42%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)                              2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x005y036z3          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[1]
net (fo=2)                              0.602          4.470          net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.b[1]
ADDER               x004y036z2          0.770    f     5.240       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.fco
net (fo=1)                              0.000          5.240          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_63.fci
ADDER               x004y036z3          0.453    f     5.693       2  pin: u_ov5640_dri/u_i2c_dr/add0_syn_63.fx[1]
net (fo=1)                              0.460          6.153          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[6],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.mi[1]
ADDER (reg)         x004y036z2          0.143    r     6.296          net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                6.296               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)                              1.853          3.346          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 17.146               

Slack               : 17.422ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.mi[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.298ns (cell 1.389ns (60%), net 0.909ns (40%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)                              2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x005y036z3          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[1]
net (fo=2)                              0.602          4.470          net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.b[1]
ADDER               x004y036z2          0.770    f     5.240       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.fco
net (fo=1)                              0.000          5.240          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_63.fci
ADDER               x004y036z3          0.132    f     5.372          pin: u_ov5640_dri/u_i2c_dr/add0_syn_63.fco
net (fo=1)                              0.000          5.372          net: u_ov5640_dri/u_i2c_dr/add0_syn_58,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_64.fci
ADDER               x004y037z2          0.198    r     5.570       2  pin: u_ov5640_dri/u_i2c_dr/add0_syn_64.f[0]
net (fo=1)                              0.307          5.877          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[7],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.mi[0]
reg                 x004y038z0          0.143    r     6.020          net: u_ov5640_dri/u_i2c_dr/clk_cnt[7],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                6.020               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)                              1.853          3.346          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 17.422               

Slack               : 17.631ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.mi[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.089ns (cell 1.446ns (69%), net 0.643ns (31%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)                              2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x003y036z2          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.q[0]
net (fo=3)                              0.330          4.198          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.b[0]
ADDER               x004y036z2          1.157    f     5.355       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.fx[1]
net (fo=1)                              0.313          5.668          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[2],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.mi[1]
reg                 x005y036z3          0.143    r     5.811          net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                5.811               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)                              1.853          3.346          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 17.631               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.620ns
Begin Point         : u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_8.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_8.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.681ns (cell 0.350ns (51%), net 0.331ns (49%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)                              1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_8.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x004y030z0          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_8.q[0]
net (fo=2)                              0.331          3.380          net: u_ov5640_dri/u_i2c_dr/dri_clk,  ../../src/ov5640/i2c_dri.v(47)
                                                                      pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_8.c[0]
LUT2 (reg)          x004y030z0          0.241    f     3.621       1  net: u_ov5640_dri/u_i2c_dr/dri_clk,  ../../src/ov5640/i2c_dri.v(47)
--------------------------------------------------------------------  ---------------
Arrival                                                3.621               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)                              1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_8.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.620               

Slack               : 0.691ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.752ns (cell 0.430ns (57%), net 0.322ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)                              1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x003y036z2          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.q[0]
net (fo=3)                              0.322          3.371          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.c[0]
LUT2 (reg)          x003y036z2          0.321    r     3.692       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                3.692               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)                              1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.691               

Slack               : 0.771ns
Begin Point         : u_ov5640_dri/u_i2c_dr/add0_syn_62.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.947ns (cell 0.504ns (53%), net 0.443ns (47%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)                              1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y036z2          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.q[0]
net (fo=2)                              0.216          3.265          net: u_ov5640_dri/u_i2c_dr/clk_cnt[5],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.d[1]
LUT4                x005y036z3          0.179    f     3.444       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.f[1]
net (fo=4)                              0.227          3.671          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.d[0]
LUT2 (reg)          x004y036z1          0.216    f     3.887       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[3],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                3.887               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)                              1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.771               

Slack               : 0.964ns
Begin Point         : u_ov5640_dri/u_i2c_dr/add0_syn_62.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.d[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.170ns (cell 0.557ns (47%), net 0.613ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)                              1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y036z2          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.q[0]
net (fo=2)                              0.216          3.265          net: u_ov5640_dri/u_i2c_dr/clk_cnt[5],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.d[1]
LUT4                x005y036z3          0.179    f     3.444       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.f[1]
net (fo=4)                              0.397          3.841          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.d[1]
LUT2 (reg)          x003y036z2          0.269    f     4.110       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[4],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                4.110               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)                              1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.964               

Slack               : 0.976ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_180.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.mi[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.152ns (cell 0.717ns (62%), net 0.435ns (38%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)                              1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_180.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x004y038z1          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_180.q[0]
net (fo=2)                              0.216          3.265          net: u_ov5640_dri/u_i2c_dr/clk_cnt[8],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_64.b[0]
ADDER               x004y037z2          0.513    r     3.778       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_64.f[0]
net (fo=1)                              0.219          3.997          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[7],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.mi[0]
reg                 x004y038z0          0.095    f     4.092          net: u_ov5640_dri/u_i2c_dr/clk_cnt[7],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                4.092               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)                              1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.976               

Slack               : 1.091ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.mi[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.152ns (cell 0.717ns (62%), net 0.435ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)                              1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x005y036z3          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.216          3.265          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.a[1]
ADDER               x004y036z2          0.513    r     3.778       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.f[1]
net (fo=1)                              0.219          3.997          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[1],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.mi[0]
reg                 x005y036z3          0.095    f     4.092          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                4.092               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)                              1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  1.091               

Slack               : 1.200ns
Begin Point         : u_ov5640_dri/u_i2c_dr/add0_syn_62.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/add0_syn_62.mi[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.261ns (cell 0.837ns (66%), net 0.424ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)                              1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y036z2          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.q[1]
net (fo=2)                              0.111          3.160          net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_63.b[1]
ADDER               x004y036z3          0.633    f     3.793       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_63.fx[1]
net (fo=1)                              0.313          4.106          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[6],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.mi[1]
ADDER (reg)         x004y036z2          0.095    f     4.201          net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                4.201               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)                              1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  1.200               

Slack               : 1.248ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.mi[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.309ns (cell 0.886ns (67%), net 0.423ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)                              1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x005y036z3          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.216          3.265          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.a[1]
ADDER               x004y036z2          0.682    r     3.947       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.fx[1]
net (fo=1)                              0.207          4.154          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[2],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.mi[1]
reg                 x005y036z3          0.095    f     4.249          net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                4.249               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)                              1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  1.248               

Slack               : 1.297ns
Begin Point         : u_ov5640_dri/u_i2c_dr/add0_syn_62.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.mi[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.487ns (cell 0.986ns (66%), net 0.501ns (34%))
Clock Skew          : 0.029ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)                              1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y036z2          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/add0_syn_62.q[1]
net (fo=2)                              0.111          3.160          net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_63.b[1]
ADDER               x004y036z3          0.591    f     3.751       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_63.fco
net (fo=1)                              0.000          3.751          net: u_ov5640_dri/u_i2c_dr/add0_syn_58,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_64.fci
ADDER               x004y037z2          0.191    f     3.942       2  pin: u_ov5640_dri/u_i2c_dr/add0_syn_64.f[1]
net (fo=1)                              0.390          4.332          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[9],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.mi[1]
reg                 x004y038z0          0.095    f     4.427          net: u_ov5640_dri/u_i2c_dr/clk_cnt[9],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                4.427               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)                              1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  1.297               

Slack               : 1.386ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_180.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_180.mi[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.447ns (cell 0.837ns (57%), net 0.610ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)                              1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_180.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x004y038z1          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_180.q[0]
net (fo=2)                              0.216          3.265          net: u_ov5640_dri/u_i2c_dr/clk_cnt[8],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_64.b[0]
ADDER               x004y037z2          0.633    f     3.898       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_64.fx[0]
net (fo=1)                              0.394          4.292          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[8],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_180.mi[0]
reg                 x004y038z1          0.095    f     4.387          net: u_ov5640_dri/u_i2c_dr/clk_cnt[8],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                4.387               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)                              1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sda_dir_reg_syn_180.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  1.386               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> video_clk
Type           :     Same Domain
From Clock     :     sd_card_clk
To Clock       :     video_clk
Min Period     :     11.590ns
Fmax           :     86.281MHz

Statistics:
Max            : SWNS      5.682ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      0.810ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.682ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - sd_card_clk rising@32.000ns }
Data Path Delay     : 1.897ns (cell 0.232ns (12%), net 1.665ns (88%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
clk2q               x013y014z2          0.146    r    34.015          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[1]
net (fo=3)                              1.665         35.680          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x022y010z3          0.086    r    35.766               
--------------------------------------------------------------------  ---------------
Arrival                                               35.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.166          1.681          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         41.381               
clock uncertainty                      -0.100         41.281               
clock pessimism                         0.167         41.448               
--------------------------------------------------------------------  ---------------
Required                                              41.448               
--------------------------------------------------------------------  ---------------
Slack                                                  5.682               

Slack               : 6.400ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/state_reg[5]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : video_timing_data_m0/read_req_reg_syn_8.a[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - sd_card_clk rising@32.000ns }
Data Path Delay     : 1.363ns (cell 0.688ns (50%), net 0.675ns (50%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[5]_syn_4.clk
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
clk2q               x012y018z3          0.146    r    34.015          pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[5]_syn_4.q[0]
net (fo=4)                              0.675         34.690          net: frame_read_write_m0/frame_fifo_read_m0/read_req_ack,  ../../src/frame_fifo_read.v(31)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.a[0]
LUT4 (reg)          x013y026z3          0.542    f    35.232       1  net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                               35.232               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.166          1.681          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.167         41.632               
--------------------------------------------------------------------  ---------------
Required                                              41.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.400               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.810ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/state_reg[5]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : video_timing_data_m0/read_req_reg_syn_8.a[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.986ns (cell 0.509ns (51%), net 0.477ns (49%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.938          1.334          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x012y018z3          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[5]_syn_4.q[0]
net (fo=4)                              0.477          1.920          net: frame_read_write_m0/frame_fifo_read_m0/read_req_ack,  ../../src/frame_fifo_read.v(31)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.a[0]
LUT4 (reg)          x013y026z3          0.400    r     2.320       1  net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                                2.320               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.230          1.467          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.810               

Slack               : 0.964ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.332ns (cell 0.161ns (12%), net 1.171ns (88%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.938          1.334          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x013y014z2          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[1]
net (fo=3)                              1.171          2.614          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x022y010z3          0.052    f     2.666               
--------------------------------------------------------------------  ---------------
Arrival                                                2.666               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.230          1.467          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.118          1.702               
--------------------------------------------------------------------  ---------------
Required                                               1.702               
--------------------------------------------------------------------  ---------------
Slack                                                  0.964               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> sd_card_clk
Type           :     Same Domain
From Clock     :     video_clk
To Clock       :     sd_card_clk
Min Period     :     1.128ns
Fmax           :     886.525MHz

Statistics:
Max            : SWNS      6.872ns, STNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.435ns, HTNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.872ns
Begin Point         : video_timing_data_m0/read_req_reg_syn_8.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sd_card_clk rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.410          1.869          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x013y026z3          0.146    r     2.015          pin: video_timing_data_m0/read_req_reg_syn_8.q[0]
net (fo=2)                              0.602          2.617          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0]
reg                 x013y025z0          0.143    r     2.760          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                2.760               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.045          1.681          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.872               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.435ns
Begin Point         : video_timing_data_m0/read_req_reg_syn_8.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            2.029          1.334          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x013y026z3          0.109    f     1.443          pin: video_timing_data_m0/read_req_reg_syn_8.q[0]
net (fo=2)                              0.407          1.850          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0]
reg                 x013y025z0          0.095    f     1.945          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.130          1.467          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_CONFIG
------------------------------

Timing details for config_inst
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     24.554ns
Fmax           :     40.727MHz

Statistics:
Max            : SWNS     37.723ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        10 Paths Analyzed
Min            : HWNS     54.263ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        10 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 37.723ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[1] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.786ns (cell 4.978ns (56%), net 3.808ns (44%))
Clock Skew          : 3.391ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x027y059z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.620          4.157          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.a[0]
LUT5                x028y057z3          0.424    f     4.581       1  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.f[0]
net (fo=10)                             1.620          6.201          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.a[0]
LUT4                x023y058z1          0.408    f     6.609       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.f[0]
net (fo=1)          x000y068            1.568          8.177          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.jtdo[1]
--------------------------------------------------------------------  ---------------
Arrival                                                8.177               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068           -4.000         46.000               
clock uncertainty                      -0.100         45.900               
clock pessimism                         0.000         45.900               
--------------------------------------------------------------------  ---------------
Required                                              45.900               
--------------------------------------------------------------------  ---------------
Slack                                                 37.723               

Slack               : 38.308ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.201ns (cell 4.994ns (60%), net 3.207ns (40%))
Clock Skew          : 3.391ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x027y059z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.620          4.157          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.a[0]
LUT5                x028y057z3          0.424    f     4.581       1  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_4.f[0]
net (fo=10)                             0.764          5.345          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[55]_syn_4.a[0]
LUT4                x025y057z2          0.424    f     5.769       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[55]_syn_4.f[0]
net (fo=1)          x000y068            1.823          7.592          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.jtdo[0]
--------------------------------------------------------------------  ---------------
Arrival                                                7.592               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068           -4.000         46.000               
clock uncertainty                      -0.100         45.900               
clock pessimism                         0.000         45.900               
--------------------------------------------------------------------  ---------------
Required                                              45.900               
--------------------------------------------------------------------  ---------------
Slack                                                 38.308               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 54.263ns
Begin Point         : debug_hub_top/U_1_register/stat_shift_reg[0]_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[1] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : fast
Budget              : 50.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck falling@-50.000ns }
Data Path Delay     : 1.731ns (cell 0.235ns (13%), net 1.496ns (87%))
Clock Skew          : 2.732ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_register/stat_shift_reg[0]_syn_4.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x027y058z0          0.109    f     2.841          pin: debug_hub_top/U_1_register/stat_shift_reg[0]_syn_4.q[0]
net (fo=1)                              0.382          3.223          net: debug_hub_top/U_1_register/jtdo[1],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.d[0]
LUT4                x023y058z1          0.126    f     3.349       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.f[0]
net (fo=1)          x000y068            1.114          4.463          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.jtdo[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.463               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068            0.000        -50.000               
clock uncertainty                       0.200        -49.800               
clock pessimism                         0.000        -49.800               
--------------------------------------------------------------------  ---------------
Required                                             -49.800               
--------------------------------------------------------------------  ---------------
Slack                                                 54.263               

Slack               : 54.457ns
Begin Point         : debug_hub_top/U_0_register/stat_sel_up_reg_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : fast
Budget              : 50.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck falling@-50.000ns }
Data Path Delay     : 1.925ns (cell 0.288ns (14%), net 1.637ns (86%))
Clock Skew          : 2.732ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_up_reg_syn_5.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x027y058z3          0.109    f     2.841          pin: debug_hub_top/U_0_register/stat_sel_up_reg_syn_5.q[0]
net (fo=11)                             0.339          3.180          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[55]_syn_4.d[0]
LUT4                x025y057z2          0.179    f     3.359       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[55]_syn_4.f[0]
net (fo=1)          x000y068            1.298          4.657          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.jtdo[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.657               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068            0.000        -50.000               
clock uncertainty                       0.200        -49.800               
clock pessimism                         0.000        -49.800               
--------------------------------------------------------------------  ---------------
Required                                             -49.800               
--------------------------------------------------------------------  ---------------
Slack                                                 54.457               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     15.226ns
Fmax           :     65.677MHz

Statistics:
Max            : SWNS     42.387ns, STNS      0.000ns,         0 Viol Endpoints,       160 Total Endpoints,       102 Paths Analyzed
Min            : HWNS      2.652ns, HTNS      0.000ns,         0 Viol Endpoints,       160 Total Endpoints,       102 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 42.387ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[28]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 10.442ns (cell 4.554ns (43%), net 5.888ns (57%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              3.121         57.121          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT3                x023y059z3          0.262    r    57.383       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.946         58.329          net: debug_hub_top/U_0_register/shift_0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.d[0]
LUT3                x025y060z0          0.205    r    58.534       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.f[0]
net (fo=30)                             1.821         60.355          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[28]_syn_3.ce
reg                 x028y054z1          0.087    r    60.442               
--------------------------------------------------------------------  ---------------
Arrival                                               60.442               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[28]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 42.387               

Slack               : 42.514ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[21]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 10.315ns (cell 4.554ns (44%), net 5.761ns (56%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              3.121         57.121          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT3                x023y059z3          0.262    r    57.383       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.946         58.329          net: debug_hub_top/U_0_register/shift_0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.d[0]
LUT3                x025y060z0          0.205    r    58.534       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.f[0]
net (fo=30)                             1.694         60.228          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[21]_syn_3.ce
reg                 x028y053z1          0.087    r    60.315               
--------------------------------------------------------------------  ---------------
Arrival                                               60.315               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[21]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 42.514               

Slack               : 42.526ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[22]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 10.303ns (cell 4.554ns (44%), net 5.749ns (56%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              3.121         57.121          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT3                x023y059z3          0.262    r    57.383       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.946         58.329          net: debug_hub_top/U_0_register/shift_0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.d[0]
LUT3                x025y060z0          0.205    r    58.534       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.f[0]
net (fo=30)                             1.682         60.216          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[22]_syn_3.ce
reg                 x030y053z0          0.087    r    60.303               
--------------------------------------------------------------------  ---------------
Arrival                                               60.303               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[22]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 42.526               

Slack               : 42.546ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[36]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 10.283ns (cell 4.554ns (44%), net 5.729ns (56%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              3.121         57.121          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT3                x023y059z3          0.262    r    57.383       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.946         58.329          net: debug_hub_top/U_0_register/shift_0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.d[0]
LUT3                x025y060z0          0.205    r    58.534       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.f[0]
net (fo=30)                             1.662         60.196          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[36]_syn_3.ce
reg                 x022y057z1          0.087    r    60.283               
--------------------------------------------------------------------  ---------------
Arrival                                               60.283               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[36]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 42.546               

Slack               : 42.689ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[29]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 10.140ns (cell 4.554ns (44%), net 5.586ns (56%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              3.121         57.121          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT3                x023y059z3          0.262    r    57.383       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.946         58.329          net: debug_hub_top/U_0_register/shift_0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.d[0]
LUT3                x025y060z0          0.205    r    58.534       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.f[0]
net (fo=30)                             1.519         60.053          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[29]_syn_3.ce
reg                 x029y055z1          0.087    r    60.140               
--------------------------------------------------------------------  ---------------
Arrival                                               60.140               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[29]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 42.689               

Slack               : 42.803ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[26]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 10.026ns (cell 4.554ns (45%), net 5.472ns (55%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              3.121         57.121          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT3                x023y059z3          0.262    r    57.383       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.946         58.329          net: debug_hub_top/U_0_register/shift_0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.d[0]
LUT3                x025y060z0          0.205    r    58.534       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.f[0]
net (fo=30)                             1.405         59.939          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[26]_syn_3.ce
reg                 x028y053z3          0.087    r    60.026               
--------------------------------------------------------------------  ---------------
Arrival                                               60.026               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[26]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 42.803               

Slack               : 42.815ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[24]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 10.014ns (cell 4.554ns (45%), net 5.460ns (55%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              3.121         57.121          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT3                x023y059z3          0.262    r    57.383       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.946         58.329          net: debug_hub_top/U_0_register/shift_0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.d[0]
LUT3                x025y060z0          0.205    r    58.534       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.f[0]
net (fo=30)                             1.393         59.927          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[24]_syn_3.ce
reg                 x030y053z2          0.087    r    60.014               
--------------------------------------------------------------------  ---------------
Arrival                                               60.014               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[24]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 42.815               

Slack               : 42.836ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[3]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 9.993ns (cell 4.554ns (45%), net 5.439ns (55%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              3.121         57.121          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT3                x023y059z3          0.262    r    57.383       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.946         58.329          net: debug_hub_top/U_0_register/shift_0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.d[0]
LUT3                x025y060z0          0.205    r    58.534       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.f[0]
net (fo=30)                             1.372         59.906          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[3]_syn_3.ce
reg                 x022y057z3          0.087    r    59.993               
--------------------------------------------------------------------  ---------------
Arrival                                               59.993               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[3]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 42.836               

Slack               : 42.836ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[4]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 9.993ns (cell 4.554ns (45%), net 5.439ns (55%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              3.121         57.121          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT3                x023y059z3          0.262    r    57.383       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.946         58.329          net: debug_hub_top/U_0_register/shift_0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.d[0]
LUT3                x025y060z0          0.205    r    58.534       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.f[0]
net (fo=30)                             1.372         59.906          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[4]_syn_3.ce
reg                 x022y057z2          0.087    r    59.993               
--------------------------------------------------------------------  ---------------
Arrival                                               59.993               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[4]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 42.836               

Slack               : 42.836ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[34]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 9.993ns (cell 4.554ns (45%), net 5.439ns (55%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              3.121         57.121          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT3                x023y059z3          0.262    r    57.383       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.946         58.329          net: debug_hub_top/U_0_register/shift_0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.d[0]
LUT3                x025y060z0          0.205    r    58.534       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_5.f[0]
net (fo=30)                             1.372         59.906          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[34]_syn_3.ce
reg                 x021y057z3          0.087    r    59.993               
--------------------------------------------------------------------  ---------------
Arrival                                               59.993               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[34]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 42.836               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.652ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_9.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.106ns (cell 1.577ns (25%), net 4.529ns (75%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 7
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.896          0.896          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT1                x017y067z2          0.179    f     1.075       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=1)                              0.324          1.399          net: debug_hub_top/U_tap/jrst_buf0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_3.d[0]
LUT1                x020y067z0          0.126    f     1.525       2  pin: debug_hub_top/U_tap/u1_syn_3.f[0]
net (fo=1)                              0.587          2.112          net: debug_hub_top/U_tap/jrst_buf1,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_3.d[0]
LUT1                x025y065z1          0.126    f     2.238       3  pin: debug_hub_top/U_tap/u2_syn_3.f[0]
net (fo=1)                              0.501          2.739          net: debug_hub_top/U_tap/jrst_buf2,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_3.d[0]
LUT1                x026y064z2          0.179    f     2.918       4  pin: debug_hub_top/U_tap/u3_syn_3.f[0]
net (fo=1)                              0.328          3.246          net: debug_hub_top/U_tap/jrst_buf3,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_3.d[0]
LUT1                x028y062z2          0.179    f     3.425       5  pin: debug_hub_top/U_tap/u4_syn_3.f[0]
net (fo=1)                              0.434          3.859          net: debug_hub_top/U_tap/jrst_buf4,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_3.d[1]
LUT1                x030y059z1          0.126    f     3.985       6  pin: debug_hub_top/U_tap/u5_syn_3.f[1]
net (fo=1)                              0.104          4.089          net: debug_hub_top/U_tap/jrst_buf5,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_3.d[0]
LUT1                x030y059z1          0.126    f     4.215       7  pin: debug_hub_top/U_tap/u5_syn_3.f[0]
net (fo=1)                              0.390          4.605          net: debug_hub_top/U_tap/jrst_buf6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[14]_syn_4.d[0]
LUT1                x030y060z1          0.126    f     4.731       8  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[14]_syn_4.f[0]
net (fo=1)                              0.328          5.059          net: debug_hub_top/U_tap/jrst_buf7,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.d[0]
LUT1                x031y058z3          0.179    f     5.238       9  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.f[0]
net (fo=1)                              0.314          5.552          net: debug_hub_top/U_tap/jrst_buf8,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.d[1]
LUT1                x031y058z3          0.179    f     5.731      10  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.f[1]
net (fo=7)                              0.323          6.054          net: debug_hub_top/U_tap/jrst_buf9,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_9.sr
reg                 x029y058z2          0.052    f     6.106               
--------------------------------------------------------------------  ---------------
Arrival                                                6.106               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_9.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  2.652               

Slack               : 2.660ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_10.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.114ns (cell 1.577ns (25%), net 4.537ns (75%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 7
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.896          0.896          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT1                x017y067z2          0.179    f     1.075       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=1)                              0.324          1.399          net: debug_hub_top/U_tap/jrst_buf0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_3.d[0]
LUT1                x020y067z0          0.126    f     1.525       2  pin: debug_hub_top/U_tap/u1_syn_3.f[0]
net (fo=1)                              0.587          2.112          net: debug_hub_top/U_tap/jrst_buf1,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_3.d[0]
LUT1                x025y065z1          0.126    f     2.238       3  pin: debug_hub_top/U_tap/u2_syn_3.f[0]
net (fo=1)                              0.501          2.739          net: debug_hub_top/U_tap/jrst_buf2,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_3.d[0]
LUT1                x026y064z2          0.179    f     2.918       4  pin: debug_hub_top/U_tap/u3_syn_3.f[0]
net (fo=1)                              0.328          3.246          net: debug_hub_top/U_tap/jrst_buf3,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_3.d[0]
LUT1                x028y062z2          0.179    f     3.425       5  pin: debug_hub_top/U_tap/u4_syn_3.f[0]
net (fo=1)                              0.434          3.859          net: debug_hub_top/U_tap/jrst_buf4,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_3.d[1]
LUT1                x030y059z1          0.126    f     3.985       6  pin: debug_hub_top/U_tap/u5_syn_3.f[1]
net (fo=1)                              0.104          4.089          net: debug_hub_top/U_tap/jrst_buf5,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_3.d[0]
LUT1                x030y059z1          0.126    f     4.215       7  pin: debug_hub_top/U_tap/u5_syn_3.f[0]
net (fo=1)                              0.390          4.605          net: debug_hub_top/U_tap/jrst_buf6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[14]_syn_4.d[0]
LUT1                x030y060z1          0.126    f     4.731       8  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[14]_syn_4.f[0]
net (fo=1)                              0.328          5.059          net: debug_hub_top/U_tap/jrst_buf7,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.d[0]
LUT1                x031y058z3          0.179    f     5.238       9  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.f[0]
net (fo=1)                              0.314          5.552          net: debug_hub_top/U_tap/jrst_buf8,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.d[1]
LUT1                x031y058z3          0.179    f     5.731      10  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.f[1]
net (fo=7)                              0.331          6.062          net: debug_hub_top/U_tap/jrst_buf9,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.sr
reg                 x030y057z3          0.052    f     6.114               
--------------------------------------------------------------------  ---------------
Arrival                                                6.114               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  2.660               

Slack               : 2.758ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_7.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.212ns (cell 1.577ns (25%), net 4.635ns (75%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 7
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.896          0.896          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT1                x017y067z2          0.179    f     1.075       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=1)                              0.324          1.399          net: debug_hub_top/U_tap/jrst_buf0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_3.d[0]
LUT1                x020y067z0          0.126    f     1.525       2  pin: debug_hub_top/U_tap/u1_syn_3.f[0]
net (fo=1)                              0.587          2.112          net: debug_hub_top/U_tap/jrst_buf1,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_3.d[0]
LUT1                x025y065z1          0.126    f     2.238       3  pin: debug_hub_top/U_tap/u2_syn_3.f[0]
net (fo=1)                              0.501          2.739          net: debug_hub_top/U_tap/jrst_buf2,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_3.d[0]
LUT1                x026y064z2          0.179    f     2.918       4  pin: debug_hub_top/U_tap/u3_syn_3.f[0]
net (fo=1)                              0.328          3.246          net: debug_hub_top/U_tap/jrst_buf3,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_3.d[0]
LUT1                x028y062z2          0.179    f     3.425       5  pin: debug_hub_top/U_tap/u4_syn_3.f[0]
net (fo=1)                              0.434          3.859          net: debug_hub_top/U_tap/jrst_buf4,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_3.d[1]
LUT1                x030y059z1          0.126    f     3.985       6  pin: debug_hub_top/U_tap/u5_syn_3.f[1]
net (fo=1)                              0.104          4.089          net: debug_hub_top/U_tap/jrst_buf5,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_3.d[0]
LUT1                x030y059z1          0.126    f     4.215       7  pin: debug_hub_top/U_tap/u5_syn_3.f[0]
net (fo=1)                              0.390          4.605          net: debug_hub_top/U_tap/jrst_buf6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[14]_syn_4.d[0]
LUT1                x030y060z1          0.126    f     4.731       8  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[14]_syn_4.f[0]
net (fo=1)                              0.328          5.059          net: debug_hub_top/U_tap/jrst_buf7,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.d[0]
LUT1                x031y058z3          0.179    f     5.238       9  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.f[0]
net (fo=1)                              0.314          5.552          net: debug_hub_top/U_tap/jrst_buf8,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.d[1]
LUT1                x031y058z3          0.179    f     5.731      10  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.f[1]
net (fo=7)                              0.429          6.160          net: debug_hub_top/U_tap/jrst_buf9,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.sr
reg                 x031y054z3          0.052    f     6.212               
--------------------------------------------------------------------  ---------------
Arrival                                                6.212               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  2.758               

Slack               : 2.758ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_8.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.212ns (cell 1.577ns (25%), net 4.635ns (75%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 7
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.896          0.896          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT1                x017y067z2          0.179    f     1.075       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=1)                              0.324          1.399          net: debug_hub_top/U_tap/jrst_buf0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_3.d[0]
LUT1                x020y067z0          0.126    f     1.525       2  pin: debug_hub_top/U_tap/u1_syn_3.f[0]
net (fo=1)                              0.587          2.112          net: debug_hub_top/U_tap/jrst_buf1,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_3.d[0]
LUT1                x025y065z1          0.126    f     2.238       3  pin: debug_hub_top/U_tap/u2_syn_3.f[0]
net (fo=1)                              0.501          2.739          net: debug_hub_top/U_tap/jrst_buf2,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_3.d[0]
LUT1                x026y064z2          0.179    f     2.918       4  pin: debug_hub_top/U_tap/u3_syn_3.f[0]
net (fo=1)                              0.328          3.246          net: debug_hub_top/U_tap/jrst_buf3,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_3.d[0]
LUT1                x028y062z2          0.179    f     3.425       5  pin: debug_hub_top/U_tap/u4_syn_3.f[0]
net (fo=1)                              0.434          3.859          net: debug_hub_top/U_tap/jrst_buf4,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_3.d[1]
LUT1                x030y059z1          0.126    f     3.985       6  pin: debug_hub_top/U_tap/u5_syn_3.f[1]
net (fo=1)                              0.104          4.089          net: debug_hub_top/U_tap/jrst_buf5,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_3.d[0]
LUT1                x030y059z1          0.126    f     4.215       7  pin: debug_hub_top/U_tap/u5_syn_3.f[0]
net (fo=1)                              0.390          4.605          net: debug_hub_top/U_tap/jrst_buf6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[14]_syn_4.d[0]
LUT1                x030y060z1          0.126    f     4.731       8  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[14]_syn_4.f[0]
net (fo=1)                              0.328          5.059          net: debug_hub_top/U_tap/jrst_buf7,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.d[0]
LUT1                x031y058z3          0.179    f     5.238       9  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.f[0]
net (fo=1)                              0.314          5.552          net: debug_hub_top/U_tap/jrst_buf8,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.d[1]
LUT1                x031y058z3          0.179    f     5.731      10  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.f[1]
net (fo=7)                              0.429          6.160          net: debug_hub_top/U_tap/jrst_buf9,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_8.sr
reg                 x031y055z3          0.052    f     6.212               
--------------------------------------------------------------------  ---------------
Arrival                                                6.212               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_8.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  2.758               

Slack               : 2.777ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_6.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.231ns (cell 1.577ns (25%), net 4.654ns (75%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 7
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.896          0.896          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT1                x017y067z2          0.179    f     1.075       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=1)                              0.324          1.399          net: debug_hub_top/U_tap/jrst_buf0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_3.d[0]
LUT1                x020y067z0          0.126    f     1.525       2  pin: debug_hub_top/U_tap/u1_syn_3.f[0]
net (fo=1)                              0.587          2.112          net: debug_hub_top/U_tap/jrst_buf1,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_3.d[0]
LUT1                x025y065z1          0.126    f     2.238       3  pin: debug_hub_top/U_tap/u2_syn_3.f[0]
net (fo=1)                              0.501          2.739          net: debug_hub_top/U_tap/jrst_buf2,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_3.d[0]
LUT1                x026y064z2          0.179    f     2.918       4  pin: debug_hub_top/U_tap/u3_syn_3.f[0]
net (fo=1)                              0.328          3.246          net: debug_hub_top/U_tap/jrst_buf3,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_3.d[0]
LUT1                x028y062z2          0.179    f     3.425       5  pin: debug_hub_top/U_tap/u4_syn_3.f[0]
net (fo=1)                              0.434          3.859          net: debug_hub_top/U_tap/jrst_buf4,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_3.d[1]
LUT1                x030y059z1          0.126    f     3.985       6  pin: debug_hub_top/U_tap/u5_syn_3.f[1]
net (fo=1)                              0.104          4.089          net: debug_hub_top/U_tap/jrst_buf5,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_3.d[0]
LUT1                x030y059z1          0.126    f     4.215       7  pin: debug_hub_top/U_tap/u5_syn_3.f[0]
net (fo=1)                              0.390          4.605          net: debug_hub_top/U_tap/jrst_buf6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[14]_syn_4.d[0]
LUT1                x030y060z1          0.126    f     4.731       8  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[14]_syn_4.f[0]
net (fo=1)                              0.328          5.059          net: debug_hub_top/U_tap/jrst_buf7,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.d[0]
LUT1                x031y058z3          0.179    f     5.238       9  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.f[0]
net (fo=1)                              0.314          5.552          net: debug_hub_top/U_tap/jrst_buf8,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.d[1]
LUT1                x031y058z3          0.179    f     5.731      10  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.f[1]
net (fo=7)                              0.448          6.179          net: debug_hub_top/U_tap/jrst_buf9,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.sr
reg                 x029y055z2          0.052    f     6.231               
--------------------------------------------------------------------  ---------------
Arrival                                                6.231               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  2.777               

Slack               : 3.055ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.509ns (cell 1.577ns (24%), net 4.932ns (76%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 7
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.896          0.896          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT1                x017y067z2          0.179    f     1.075       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=1)                              0.324          1.399          net: debug_hub_top/U_tap/jrst_buf0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_3.d[0]
LUT1                x020y067z0          0.126    f     1.525       2  pin: debug_hub_top/U_tap/u1_syn_3.f[0]
net (fo=1)                              0.587          2.112          net: debug_hub_top/U_tap/jrst_buf1,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_3.d[0]
LUT1                x025y065z1          0.126    f     2.238       3  pin: debug_hub_top/U_tap/u2_syn_3.f[0]
net (fo=1)                              0.501          2.739          net: debug_hub_top/U_tap/jrst_buf2,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_3.d[0]
LUT1                x026y064z2          0.179    f     2.918       4  pin: debug_hub_top/U_tap/u3_syn_3.f[0]
net (fo=1)                              0.328          3.246          net: debug_hub_top/U_tap/jrst_buf3,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_3.d[0]
LUT1                x028y062z2          0.179    f     3.425       5  pin: debug_hub_top/U_tap/u4_syn_3.f[0]
net (fo=1)                              0.434          3.859          net: debug_hub_top/U_tap/jrst_buf4,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_3.d[1]
LUT1                x030y059z1          0.126    f     3.985       6  pin: debug_hub_top/U_tap/u5_syn_3.f[1]
net (fo=1)                              0.104          4.089          net: debug_hub_top/U_tap/jrst_buf5,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_3.d[0]
LUT1                x030y059z1          0.126    f     4.215       7  pin: debug_hub_top/U_tap/u5_syn_3.f[0]
net (fo=1)                              0.390          4.605          net: debug_hub_top/U_tap/jrst_buf6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[14]_syn_4.d[0]
LUT1                x030y060z1          0.126    f     4.731       8  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[14]_syn_4.f[0]
net (fo=1)                              0.328          5.059          net: debug_hub_top/U_tap/jrst_buf7,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.d[0]
LUT1                x031y058z3          0.179    f     5.238       9  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.f[0]
net (fo=1)                              0.314          5.552          net: debug_hub_top/U_tap/jrst_buf8,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.d[1]
LUT1                x031y058z3          0.179    f     5.731      10  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.f[1]
net (fo=7)                              0.726          6.457          net: debug_hub_top/U_tap/jrst_buf9,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.sr
reg                 x026y057z3          0.052    f     6.509               
--------------------------------------------------------------------  ---------------
Arrival                                                6.509               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  3.055               

Slack               : 3.145ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_5.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.599ns (cell 1.577ns (23%), net 5.022ns (77%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 7
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.896          0.896          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT1                x017y067z2          0.179    f     1.075       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=1)                              0.324          1.399          net: debug_hub_top/U_tap/jrst_buf0,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_3.d[0]
LUT1                x020y067z0          0.126    f     1.525       2  pin: debug_hub_top/U_tap/u1_syn_3.f[0]
net (fo=1)                              0.587          2.112          net: debug_hub_top/U_tap/jrst_buf1,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_3.d[0]
LUT1                x025y065z1          0.126    f     2.238       3  pin: debug_hub_top/U_tap/u2_syn_3.f[0]
net (fo=1)                              0.501          2.739          net: debug_hub_top/U_tap/jrst_buf2,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_3.d[0]
LUT1                x026y064z2          0.179    f     2.918       4  pin: debug_hub_top/U_tap/u3_syn_3.f[0]
net (fo=1)                              0.328          3.246          net: debug_hub_top/U_tap/jrst_buf3,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_3.d[0]
LUT1                x028y062z2          0.179    f     3.425       5  pin: debug_hub_top/U_tap/u4_syn_3.f[0]
net (fo=1)                              0.434          3.859          net: debug_hub_top/U_tap/jrst_buf4,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_3.d[1]
LUT1                x030y059z1          0.126    f     3.985       6  pin: debug_hub_top/U_tap/u5_syn_3.f[1]
net (fo=1)                              0.104          4.089          net: debug_hub_top/U_tap/jrst_buf5,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_3.d[0]
LUT1                x030y059z1          0.126    f     4.215       7  pin: debug_hub_top/U_tap/u5_syn_3.f[0]
net (fo=1)                              0.390          4.605          net: debug_hub_top/U_tap/jrst_buf6,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[14]_syn_4.d[0]
LUT1                x030y060z1          0.126    f     4.731       8  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[14]_syn_4.f[0]
net (fo=1)                              0.328          5.059          net: debug_hub_top/U_tap/jrst_buf7,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.d[0]
LUT1                x031y058z3          0.179    f     5.238       9  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.f[0]
net (fo=1)                              0.314          5.552          net: debug_hub_top/U_tap/jrst_buf8,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.d[1]
LUT1                x031y058z3          0.179    f     5.731      10  pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[11]_syn_4.f[1]
net (fo=7)                              0.816          6.547          net: debug_hub_top/U_tap/jrst_buf9,  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.sr
reg                 x023y055z3          0.052    f     6.599               
--------------------------------------------------------------------  ---------------
Arrival                                                6.599               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  3.145               

Slack               : 48.043ns
Begin Point         : config_inst.jtdi (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_preamble_reg_syn_19.c[0] (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 1.708ns (cell 0.283ns (16%), net 1.425ns (84%))
Clock Skew          : 3.391ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000         50.000          pin: config_inst.jtdi
net (fo=4)                              1.425         51.425          net: cwc_jtdi,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_preamble_reg_syn_19.c[0]
LUT2 (reg)          x023y061z0          0.283    f    51.708       1  net: debug_hub_top/U_0_register/ctrl_sync[7],  C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               51.708               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_preamble_reg_syn_19.clk
capture edge                            0.000    r     3.391               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.465               
clock uncertainty                       0.200          3.665               
clock pessimism                         0.000          3.665               
--------------------------------------------------------------------  ---------------
Required                                               3.665               
--------------------------------------------------------------------  ---------------
Slack                                                 48.043               

Slack               : 48.043ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_preamble_reg_syn_19.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 1.708ns (cell 0.063ns (3%), net 1.645ns (97%))
Clock Skew          : 3.391ns
Logic Level         : 0
Max Fanout          : 9
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000         50.000          pin: config_inst.jscanen[0]
net (fo=9)                              1.645         51.645          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_preamble_reg_syn_19.ce
reg                 x023y061z0          0.063    f    51.708               
--------------------------------------------------------------------  ---------------
Arrival                                               51.708               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_preamble_reg_syn_19.clk
capture edge                            0.000    r     3.391               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.465               
clock uncertainty                       0.200          3.665               
clock pessimism                         0.000          3.665               
--------------------------------------------------------------------  ---------------
Required                                               3.665               
--------------------------------------------------------------------  ---------------
Slack                                                 48.043               

Slack               : 48.043ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_preamble_reg_syn_21.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 1.708ns (cell 0.063ns (3%), net 1.645ns (97%))
Clock Skew          : 3.391ns
Logic Level         : 0
Max Fanout          : 9
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000         50.000          pin: config_inst.jscanen[0]
net (fo=9)                              1.645         51.645          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_preamble_reg_syn_21.ce
reg                 x023y061z1          0.063    f    51.708               
--------------------------------------------------------------------  ---------------
Arrival                                               51.708               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=223)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_preamble_reg_syn_21.clk
capture edge                            0.000    r     3.391               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.465               
clock uncertainty                       0.200          3.665               
clock pessimism                         0.000          3.665               
--------------------------------------------------------------------  ---------------
Required                                               3.665               
--------------------------------------------------------------------  ---------------
Slack                                                 48.043               





Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for U3/sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> ext_mem_clk
Type           :     Same Domain
From Clock     :     sd_card_clk
To Clock       :     ext_mem_clk
Min Period     :     13.816ns
Fmax           :     72.380MHz

Statistics:
Max            : SWNS     -2.908ns, STNS    -82.492ns,        32 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      4.001ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.908ns
Begin Point         : U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[31] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 10.352ns (cell 8.193ns (79%), net 2.159ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.q[0]
net (fo=33)                             2.159          4.174          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_26.ts
PAD                 x040y005            3.047    f     7.221       1  pin: U3/sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          7.221          net: dq[31],  NOFILE(0)
                                                                      pin: U3/sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                7.221               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.908               

Slack               : -2.908ns
Begin Point         : U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[30] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 10.352ns (cell 8.193ns (79%), net 2.159ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.q[0]
net (fo=33)                             2.159          4.174          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_27.ts
PAD                 x040y005            3.047    f     7.221       1  pin: U3/sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          7.221          net: dq[30],  NOFILE(0)
                                                                      pin: U3/sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                7.221               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.908               

Slack               : -2.867ns
Begin Point         : U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[17] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 10.311ns (cell 8.193ns (79%), net 2.118ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.q[0]
net (fo=33)                             2.118          4.133          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_24.ts
PAD                 x000y005            3.047    f     7.180       1  pin: U3/sdram_syn_24.bpad
net (fo=0)          x020y036            0.000          7.180          net: dq[17],  NOFILE(0)
                                                                      pin: U3/sdram.dq[17]
--------------------------------------------------------------------  ---------------
Arrival                                                7.180               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.867               

Slack               : -2.867ns
Begin Point         : U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[16] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 10.311ns (cell 8.193ns (79%), net 2.118ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.q[0]
net (fo=33)                             2.118          4.133          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_25.ts
PAD                 x000y005            3.047    f     7.180       1  pin: U3/sdram_syn_25.bpad
net (fo=0)          x020y036            0.000          7.180          net: dq[16],  NOFILE(0)
                                                                      pin: U3/sdram.dq[16]
--------------------------------------------------------------------  ---------------
Arrival                                                7.180               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.867               

Slack               : -2.829ns
Begin Point         : U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[0] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 10.273ns (cell 8.193ns (79%), net 2.080ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.q[0]
net (fo=33)                             2.080          4.095          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_1.ts
PAD                 x000y059            3.047    f     7.142       1  pin: U3/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          7.142          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                7.142               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.829               

Slack               : -2.829ns
Begin Point         : U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[1] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 10.273ns (cell 8.193ns (79%), net 2.080ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.q[0]
net (fo=33)                             2.080          4.095          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_7.ts
PAD                 x000y059            3.047    f     7.142       1  pin: U3/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          7.142          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                7.142               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.829               

Slack               : -2.712ns
Begin Point         : U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[29] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 10.156ns (cell 8.193ns (80%), net 1.963ns (20%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.q[0]
net (fo=33)                             1.963          3.978          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_29.ts
PAD                 x040y008            3.047    f     7.025       1  pin: U3/sdram_syn_29.bpad
net (fo=0)          x020y036            0.000          7.025          net: dq[29],  NOFILE(0)
                                                                      pin: U3/sdram.dq[29]
--------------------------------------------------------------------  ---------------
Arrival                                                7.025               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.712               

Slack               : -2.712ns
Begin Point         : U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[28] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 10.156ns (cell 8.193ns (80%), net 1.963ns (20%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.q[0]
net (fo=33)                             1.963          3.978          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_30.ts
PAD                 x040y008            3.047    f     7.025       1  pin: U3/sdram_syn_30.bpad
net (fo=0)          x020y036            0.000          7.025          net: dq[28],  NOFILE(0)
                                                                      pin: U3/sdram.dq[28]
--------------------------------------------------------------------  ---------------
Arrival                                                7.025               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.712               

Slack               : -2.674ns
Begin Point         : U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[14] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 10.118ns (cell 8.193ns (80%), net 1.925ns (20%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.q[0]
net (fo=33)                             1.925          3.940          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_54.ts
PAD                 x040y056            3.047    f     6.987       1  pin: U3/sdram_syn_54.bpad
net (fo=0)          x020y036            0.000          6.987          net: dq[14],  NOFILE(0)
                                                                      pin: U3/sdram.dq[14]
--------------------------------------------------------------------  ---------------
Arrival                                                6.987               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.674               

Slack               : -2.674ns
Begin Point         : U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[15] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 10.118ns (cell 8.193ns (80%), net 1.925ns (20%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            2.276          1.869          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/rw_vld_reg_syn_12.q[0]
net (fo=33)                             1.925          3.940          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_55.ts
PAD                 x040y056            3.047    f     6.987       1  pin: U3/sdram_syn_55.bpad
net (fo=0)          x020y036            0.000          6.987          net: dq[15],  NOFILE(0)
                                                                      pin: U3/sdram.dq[15]
--------------------------------------------------------------------  ---------------
Arrival                                                6.987               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.674               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.001ns
Begin Point         : U3/sdram_syn_1.osclk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[0] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_1.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: U3/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_2.osclk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[6] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_2.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: U3/sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_3.osclk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[7] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_3.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: U3/sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_6.osclk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.we_n (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_6.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            3.273    r     4.766          pin: U3/sdram_syn_6.opad
net (fo=1)          x020y036            0.000          4.766          net: we_n,  NOFILE(0)
                                                                      pin: U3/sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_7.osclk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[1] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_7.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: U3/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_8.osclk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.cas_n (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_8.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: U3/sdram_syn_8.opad
net (fo=1)          x020y036            0.000          4.766          net: cas_n,  NOFILE(0)
                                                                      pin: U3/sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_9.osclk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.ras_n (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_9.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: U3/sdram_syn_9.opad
net (fo=1)          x020y036            0.000          4.766          net: ras_n,  NOFILE(0)
                                                                      pin: U3/sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_11.osclk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[9] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_11.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: U3/sdram_syn_11.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[9],  NOFILE(0)
                                                                      pin: U3/sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_12.osclk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[8] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_12.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: U3/sdram_syn_12.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[8],  NOFILE(0)
                                                                      pin: U3/sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_13.osclk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[7] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_13.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            3.273    r     4.766          pin: U3/sdram_syn_13.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[7],  NOFILE(0)
                                                                      pin: U3/sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               


----------------------------------------------------------------------------------------------------
Path Group     :     ext_mem_clk -> sd_card_clk
Type           :     Same Domain
From Clock     :     ext_mem_clk
To Clock       :     sd_card_clk
Min Period     :     21.130ns
Fmax           :     47.326MHz

Statistics:
Max            : SWNS     -6.565ns, STNS   -210.080ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      8.430ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -6.565ns
Begin Point         : U3/sdram.dq[0] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@8.000ns - ext_mem_clk rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[0]
net (fo=0)                              0.000         14.832          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f    16.285               
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_1.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[6] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@8.000ns - ext_mem_clk rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[6]
net (fo=0)                              0.000         14.832          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f    16.285               
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_2.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[7] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@8.000ns - ext_mem_clk rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[7]
net (fo=0)                              0.000         14.832          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f    16.285               
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_3.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[1] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@8.000ns - ext_mem_clk rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[1]
net (fo=0)                              0.000         14.832          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f    16.285               
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_7.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[23] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@8.000ns - ext_mem_clk rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[23]
net (fo=0)                              0.000         14.832          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_18.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[22] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@8.000ns - ext_mem_clk rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[22]
net (fo=0)                              0.000         14.832          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_19.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[21] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_20.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@8.000ns - ext_mem_clk rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[21]
net (fo=0)                              0.000         14.832          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_20.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[20] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_21.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@8.000ns - ext_mem_clk rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[20]
net (fo=0)                              0.000         14.832          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_21.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[19] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_22.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@8.000ns - ext_mem_clk rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[19]
net (fo=0)                              0.000         14.832          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_22.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[18] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_23.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sd_card_clk rising@8.000ns - ext_mem_clk rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[18]
net (fo=0)                              0.000         14.832          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.857          1.493          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_23.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 8.430ns
Begin Point         : U3/sdram.dq[0] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[0]
net (fo=0)                              0.000          8.897          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     9.875               
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.965          1.302          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_1.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[6] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[6]
net (fo=0)                              0.000          8.897          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     9.875               
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.965          1.302          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_2.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[7] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[7]
net (fo=0)                              0.000          8.897          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     9.875               
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.965          1.302          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_3.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[1] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[1]
net (fo=0)                              0.000          8.897          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     9.875               
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.965          1.302          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_7.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[23] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[23]
net (fo=0)                              0.000          8.897          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.965          1.302          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_18.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[22] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[22]
net (fo=0)                              0.000          8.897          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.965          1.302          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_19.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[21] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_20.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[21]
net (fo=0)                              0.000          8.897          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.965          1.302          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_20.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[20] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_21.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[20]
net (fo=0)                              0.000          8.897          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.965          1.302          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_21.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[19] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_22.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[19]
net (fo=0)                              0.000          8.897          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.965          1.302          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_22.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[18] (rising edge triggered by clock ext_mem_clk  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_23.bpad (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@4.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=5)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[18]
net (fo=0)                              0.000          8.897          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            1.965          1.302          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: U3/sdram_syn_23.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               





Timing details for FRAME_READ_WRITE_M0/READ_BUF
------------------------------

Timing details for frame_read_write_m0/read_buf
------------------------------------------------------------

Timing details for constraint:
	set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700

Type           :     SMD

Statistics:
Max            : SWNS      6.546ns, STNS      0.000ns,         0 Viol Endpoints,        18 Total Endpoints,        18 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.546ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/add1_syn_56.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.038ns (cell 0.289ns (27%), net 0.749ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            0.000          0.000          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x027y011z1          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.q[0]
net (fo=1)                              0.749          0.895          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/add1_syn_56.mi[0]
ADDER (reg)         x026y012z2          0.143    r     1.038          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.038               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/add1_syn_56.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.546               

Slack               : 6.546ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.038ns (cell 0.289ns (27%), net 0.749ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            0.000          0.000          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x025y011z1          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.749          0.895          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_3.mi[0]
reg                 x026y010z2          0.143    r     1.038          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.038               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.546               

Slack               : 6.599ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.985ns (cell 0.289ns (29%), net 0.696ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x021y014z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.q[0]
net (fo=1)                              0.696          0.842          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_3.mi[1]
reg                 x025y012z1          0.143    r     0.985          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.985               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            0.000          0.000          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.599               

Slack               : 6.605ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/sub1_syn_49.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.979ns (cell 0.289ns (29%), net 0.690ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y014z0          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.690          0.836          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_49.mi[1]
ADDER (reg)         x027y013z2          0.143    r     0.979          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.979               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            0.000          0.000          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_49.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.605               

Slack               : 6.605ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[7]_syn_4.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.979ns (cell 0.289ns (29%), net 0.690ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y016z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.690          0.836          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[7]_syn_4.mi[1]
reg                 x025y014z2          0.143    r     0.979          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.979               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            0.000          0.000          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[7]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.605               

Slack               : 6.607ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/sub1_syn_49.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.977ns (cell 0.289ns (29%), net 0.688ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y014z1          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.688          0.834          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_49.mi[0]
ADDER (reg)         x027y013z2          0.143    r     0.977          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.977               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            0.000          0.000          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_49.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.607               

Slack               : 6.611ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.973ns (cell 0.289ns (29%), net 0.684ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y014z1          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.684          0.830          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_3.mi[0]
reg                 x025y012z1          0.143    r     0.973          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.973               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            0.000          0.000          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.611               

Slack               : 6.636ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.948ns (cell 0.289ns (30%), net 0.659ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y014z2          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[6]_syn_4.q[0]
net (fo=1)                              0.659          0.805          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x025y014z0          0.143    r     0.948          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.948               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            0.000          0.000          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.636               

Slack               : 6.711ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.873ns (cell 0.289ns (33%), net 0.584ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y016z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.584          0.730          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1]
reg                 x026y015z2          0.143    r     0.873          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.873               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            0.000          0.000          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.711               

Slack               : 6.754ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/add0_syn_56.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.830ns (cell 0.289ns (34%), net 0.541ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=379)                            0.000          0.000          net: video_timing_data_m0/video_clk,  ../../src/video_timing_data.v(6)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x025y014z0          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.q[0]
net (fo=1)                              0.541          0.687          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/add0_syn_56.mi[0]
ADDER (reg)         x023y015z2          0.143    r     0.830          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.830               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/read_buf/add0_syn_56.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.754               



Min Paths
----------------------------------------------------------------------------------------------------





Timing details for FRAME_READ_WRITE_M0/WRITE_BUF
------------------------------

Timing details for frame_read_write_m0/write_buf
------------------------------------------------------------

Timing details for constraint:
	set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700

Type           :     SMD

Statistics:
Max            : SWNS      6.435ns, STNS      0.000ns,         0 Viol Endpoints,        18 Total Endpoints,        18 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.435ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[0]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 1.149ns (cell 0.289ns (25%), net 0.860ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[7]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x014y020z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[7]_syn_4.q[0]
net (fo=1)                              0.860          1.006          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[0]
reg                 x018y024z0          0.143    r     1.149          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.149               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.435               

Slack               : 6.461ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 1.123ns (cell 0.289ns (25%), net 0.834ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x014y018z1          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.834          0.980          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
reg                 x019y019z2          0.143    r     1.123          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.123               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.461               

Slack               : 6.559ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_3.mi[1]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 1.025ns (cell 0.289ns (28%), net 0.736ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x015y018z1          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.q[0]
net (fo=1)                              0.736          0.882          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_3.mi[1]
reg                 x018y021z1          0.143    r     1.025          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.025               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.559               

Slack               : 6.599ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[1]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.985ns (cell 0.289ns (29%), net 0.696ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x014y018z1          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.696          0.842          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[1]
reg                 x018y020z2          0.143    r     0.985          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.985               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.599               

Slack               : 6.599ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.985ns (cell 0.289ns (29%), net 0.696ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x015y021z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.696          0.842          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x018y023z2          0.143    r     0.985          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.985               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.599               

Slack               : 6.605ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.mi[0]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.979ns (cell 0.289ns (29%), net 0.690ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x015y021z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.690          0.836          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.mi[0]
reg                 x019y022z1          0.143    r     0.979          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.979               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.605               

Slack               : 6.607ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_3.mi[0]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.977ns (cell 0.289ns (29%), net 0.688ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x014y020z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.688          0.834          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_3.mi[0]
reg                 x018y021z1          0.143    r     0.977          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.977               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.607               

Slack               : 6.608ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.976ns (cell 0.289ns (29%), net 0.687ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x015y018z2          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[6]_syn_4.q[0]
net (fo=1)                              0.687          0.833          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x019y019z2          0.143    r     0.976          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.976               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.608               

Slack               : 6.620ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[4]_syn_4.clk
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.964ns (cell 0.289ns (29%), net 0.675ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
--------------------------------------------------------------------  ---------------
clk2q               x019y021z2          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[4]_syn_4.q[0]
net (fo=1)                              0.675          0.821          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.mi[0]
reg                 x017y014z1          0.143    r     0.964          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.964               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.620               

Slack               : 6.664ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.920ns (cell 0.289ns (31%), net 0.631ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
--------------------------------------------------------------------  ---------------
clk2q               x020y017z1          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.631          0.777          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.mi[1]
reg                 x019y013z3          0.143    r     0.920          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.920               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=9)          x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=702)                            0.000          0.000          net: U3/Clk,  ../../src/sdram/sdram.v(24)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.664               



Min Paths
----------------------------------------------------------------------------------------------------




