CAPI=2:
name: kwilke:simple:sv-clock-controller:1.0.0
description: A simple clock controller

filesets:
  rtl:
    files:
      - clock_controller.sv
    file_type: systemVerilogSource

targets:
  default: &default
    filesets:
      - rtl

provider:
  name: github
  user: KennethWilke
  repo: sv-clock-controller
  version: 1.0.0
