Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 02:33:57 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x/post_route_timing.rpt
| Design       : vecmat_add_x
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
ff49_reg[2]/C                  data_out_reg[15]/D             3.879         
ff49_reg[2]/C                  data_out_reg[14]/D             3.924         
ff55_reg[2]/C                  data_out_reg[13]/D             3.952         
ff55_reg[2]/C                  data_out_reg[12]/D             4.023         
ff55_reg[2]/C                  data_out_reg[11]/D             4.184         
ff55_reg[2]/C                  data_out_reg[10]/D             4.229         
ff55_reg[2]/C                  data_out_reg[9]/D              4.279         
ff55_reg[2]/C                  data_out_reg[8]/D              4.350         
ff55_reg[2]/C                  data_out_reg[7]/D              4.543         
ff55_reg[0]/C                  data_out_reg[6]/D              4.598         
ff55_reg[0]/C                  data_out_reg[5]/D              4.656         
ff55_reg[0]/C                  data_out_reg[4]/D              4.727         
ff55_reg[0]/C                  data_out_reg[3]/D              4.920         
ff55_reg[0]/C                  data_out_reg[2]/D              4.998         
ff55_reg[0]/C                  data_out_reg[1]/D              5.414         
ff55_reg[0]/C                  data_out_reg[0]/D              5.660         



