###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        21500   # Number of WRITE/WRITEP commands
num_reads_done                 =      1132019   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       960233   # Number of read row buffer hits
num_read_cmds                  =      1132011   # Number of READ/READP commands
num_writes_done                =        21506   # Number of read requests issued
num_write_row_hits             =        10721   # Number of write row buffer hits
num_act_cmds                   =       183386   # Number of ACT commands
num_pre_cmds                   =       183360   # Number of PRE commands
num_ondemand_pres              =       158984   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9469928   # Cyles of rank active rank.0
rank_active_cycles.1           =      9199003   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       530072   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       800997   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1076387   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25532   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13996   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4945   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3557   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3923   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2775   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          824   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          588   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          708   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20290   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           18   # Write cmd latency (cycles)
write_latency[80-99]           =           48   # Write cmd latency (cycles)
write_latency[100-119]         =           67   # Write cmd latency (cycles)
write_latency[120-139]         =           68   # Write cmd latency (cycles)
write_latency[140-159]         =           85   # Write cmd latency (cycles)
write_latency[160-179]         =          133   # Write cmd latency (cycles)
write_latency[180-199]         =          196   # Write cmd latency (cycles)
write_latency[200-]            =        20880   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       370471   # Read request latency (cycles)
read_latency[40-59]            =       136436   # Read request latency (cycles)
read_latency[60-79]            =       114233   # Read request latency (cycles)
read_latency[80-99]            =        69724   # Read request latency (cycles)
read_latency[100-119]          =        55839   # Read request latency (cycles)
read_latency[120-139]          =        50321   # Read request latency (cycles)
read_latency[140-159]          =        39971   # Read request latency (cycles)
read_latency[160-179]          =        33570   # Read request latency (cycles)
read_latency[180-199]          =        28851   # Read request latency (cycles)
read_latency[200-]             =       232595   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.07328e+08   # Write energy
read_energy                    =  4.56427e+09   # Read energy
act_energy                     =  5.01744e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.54435e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.84479e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90924e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74018e+09   # Active standby energy rank.1
average_read_latency           =      151.109   # Average read request latency (cycles)
average_interarrival           =      8.66881   # Average request interarrival latency (cycles)
total_energy                   =  1.81663e+10   # Total energy (pJ)
average_power                  =      1816.63   # Average power (mW)
average_bandwidth              =      9.84341   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        21606   # Number of WRITE/WRITEP commands
num_reads_done                 =      1184536   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       979111   # Number of read row buffer hits
num_read_cmds                  =      1184531   # Number of READ/READP commands
num_writes_done                =        21607   # Number of read requests issued
num_write_row_hits             =        10624   # Number of write row buffer hits
num_act_cmds                   =       217318   # Number of ACT commands
num_pre_cmds                   =       217291   # Number of PRE commands
num_ondemand_pres              =       192435   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9348559   # Cyles of rank active rank.0
rank_active_cycles.1           =      9290354   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       651441   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       709646   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1130259   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24614   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13803   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4760   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3523   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4065   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2647   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          865   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          622   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          704   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20281   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           10   # Write cmd latency (cycles)
write_latency[80-99]           =           24   # Write cmd latency (cycles)
write_latency[100-119]         =           34   # Write cmd latency (cycles)
write_latency[120-139]         =           66   # Write cmd latency (cycles)
write_latency[140-159]         =           62   # Write cmd latency (cycles)
write_latency[160-179]         =          122   # Write cmd latency (cycles)
write_latency[180-199]         =          160   # Write cmd latency (cycles)
write_latency[200-]            =        21122   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       355938   # Read request latency (cycles)
read_latency[40-59]            =       139233   # Read request latency (cycles)
read_latency[60-79]            =       126522   # Read request latency (cycles)
read_latency[80-99]            =        77296   # Read request latency (cycles)
read_latency[100-119]          =        63069   # Read request latency (cycles)
read_latency[120-139]          =        57816   # Read request latency (cycles)
read_latency[140-159]          =        44894   # Read request latency (cycles)
read_latency[160-179]          =        37327   # Read request latency (cycles)
read_latency[180-199]          =        31411   # Read request latency (cycles)
read_latency[200-]             =       251025   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.07857e+08   # Write energy
read_energy                    =  4.77603e+09   # Read energy
act_energy                     =  5.94582e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.12692e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.4063e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8335e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79718e+09   # Active standby energy rank.1
average_read_latency           =      152.244   # Average read request latency (cycles)
average_interarrival           =      8.29063   # Average request interarrival latency (cycles)
total_energy                   =  1.84671e+10   # Total energy (pJ)
average_power                  =      1846.71   # Average power (mW)
average_bandwidth              =      10.2924   # Average bandwidth
