// Library name: tutorial_test
// Cell name: INVERTER
// View name: schematic
subckt INVERTER A Q VDD VSS
    M0 (Q A VDD VDD) pmos4
    M1 (Q A VSS VSS) nmos4
ends INVERTER
// End of subcircuit definition.

// Library name: tutorial_test
// Cell name: TRANSMISSION_GATE
// View name: schematic
subckt TRANSMISSION_GATE A B C VDD VSS
    M1 (A C B VSS) nmos4
    M13 (A net9 B VDD) pmos4
    I0 (C net9 VDD VSS) INVERTER
ends TRANSMISSION_GATE
// End of subcircuit definition.

// Library name: tutorial_test
// Cell name: 393
// View name: schematic
M7 (IREF1 IREF1 net029 net029) nmos4
M1 (net026 net027 net029 net029) nmos4
M5 (net028 VIN2 net026 VSS) nmos4
M3 (net025 VIN1 net026 VSS) nmos4
I8 (net028 net013 VCLK2 VDD VSS) TRANSMISSION_GATE
I7 (VCM1 net011 VCLK1 VDD VSS) TRANSMISSION_GATE
I6 (net025 net011 VCLK2 VDD VSS) TRANSMISSION_GATE
I5 (VCM1 net013 VCLK1 VDD VSS) TRANSMISSION_GATE
I9 (IREF1 net027 VCLK1 VDD VSS) TRANSMISSION_GATE
M9 (net028 VB1 VDD VDD) pmos4
M8 (net025 VB1 VDD VDD) pmos4
C1 (net027 net013) capacitor
C0 (net011 net027) capacitor