<profile>

<section name = "Vivado HLS Report for 'relu_24_22_s'" level="0">
<item name = "Date">Fri Dec 11 11:28:22 2020
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">conv_test</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.995 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">47569, 47569, 0.476 ms, 0.476 ms, 47569, 47569, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">47568, 47568, 1982, -, -, 24, no</column>
<column name=" + Loop 1.1">1980, 1980, 90, -, -, 22, no</column>
<column name="  ++ Loop 1.1.1">88, 88, 4, -, -, 22, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 149, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 26, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 77, -</column>
<column name="Register">-, -, 117, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="test_hcmp_16ns_16g8j_U40">test_hcmp_16ns_16g8j, 0, 0, 0, 26, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="test_mul_mul_10nsncg_U41">test_mul_mul_10nsncg, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln96_fu_104_p2">+, 0, 0, 17, 10, 5</column>
<column name="add_ln99_2_fu_164_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln99_fu_138_p2">+, 0, 0, 17, 10, 10</column>
<column name="c_fu_154_p2">+, 0, 0, 15, 5, 1</column>
<column name="m_fu_116_p2">+, 0, 0, 15, 5, 1</column>
<column name="r_fu_128_p2">+, 0, 0, 15, 5, 1</column>
<column name="icmp_ln96_fu_110_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="icmp_ln97_fu_122_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="icmp_ln98_fu_148_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="select_ln99_fu_174_p3">select, 0, 0, 16, 1, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="c_0_reg_88">9, 2, 5, 10</column>
<column name="m_0_reg_54">9, 2, 5, 10</column>
<column name="phi_mul_reg_65">9, 2, 10, 20</column>
<column name="r_0_reg_77">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln96_reg_187">10, 0, 10, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="c_0_reg_88">5, 0, 5, 0</column>
<column name="c_reg_216">5, 0, 5, 0</column>
<column name="in_load_reg_231">16, 0, 16, 0</column>
<column name="m_0_reg_54">5, 0, 5, 0</column>
<column name="m_reg_195">5, 0, 5, 0</column>
<column name="mul_ln99_reg_208">14, 0, 14, 0</column>
<column name="phi_mul_reg_65">10, 0, 10, 0</column>
<column name="r_0_reg_77">5, 0, 5, 0</column>
<column name="r_reg_203">5, 0, 5, 0</column>
<column name="select_ln99_reg_237">16, 0, 16, 0</column>
<column name="zext_ln99_6_reg_221">14, 0, 64, 50</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, relu&lt;24, 22&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, relu&lt;24, 22&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, relu&lt;24, 22&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, relu&lt;24, 22&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, relu&lt;24, 22&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, relu&lt;24, 22&gt;, return value</column>
<column name="in_r_address0">out, 14, ap_memory, in_r, array</column>
<column name="in_r_ce0">out, 1, ap_memory, in_r, array</column>
<column name="in_r_q0">in, 16, ap_memory, in_r, array</column>
<column name="out_r_address0">out, 14, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 16, ap_memory, out_r, array</column>
</table>
</item>
</section>
</profile>
