-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loop_2_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_r_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_read : IN STD_LOGIC_VECTOR (0 downto 0);
    tmp_data_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    tmp_data_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    tmp_data_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    tmp_data_V_3 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of Loop_2_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_FFFFFFE8 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111101000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv16_FFE8 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101000";
    constant ap_const_lv32_FFFFFFE7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111100111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal out_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal j_fu_163_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_reg_513 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal regslice_both_out_data_U_apdone_blk : STD_LOGIC;
    signal last_fu_175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_reg_518 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_fu_157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln935_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln935_reg_523 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_18_fu_204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_18_reg_528 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_4_fu_218_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_V_4_reg_533 : STD_LOGIC_VECTOR (15 downto 0);
    signal l_fu_244_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_reg_541 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln943_fu_252_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln943_reg_546 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln944_fu_256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln944_reg_551 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal or_ln_i_fu_363_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln_i_reg_557 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln958_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln958_reg_562 : STD_LOGIC_VECTOR (0 downto 0);
    signal j3_0_i_reg_146 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln32_fu_169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_3_fu_184_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_V_3_fu_184_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_V_fu_212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_s_fu_226_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_19_fu_236_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_265_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_271_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln947_fu_287_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln947_fu_291_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln947_fu_297_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln947_fu_301_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_15_fu_307_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln947_fu_281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln947_1_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln944_fu_261_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln949_fu_338_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_16_fu_344_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln949_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln949_fu_351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln949_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln957_1_fu_380_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln958_fu_383_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln958_fu_388_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln958_fu_398_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_fu_377_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln958_1_fu_403_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln958_fu_394_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln958_fu_407_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln961_fu_420_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_1_fu_413_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_2_fu_423_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_5_fu_429_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_58_fu_443_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln964_fu_459_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln964_fu_451_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln964_fu_464_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal m_6_fu_439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_70_i_fu_470_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_20_fu_477_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln738_fu_489_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln739_fu_493_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal out_r_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal out_r_TVALID_int : STD_LOGIC;
    signal out_r_TREADY_int : STD_LOGIC;
    signal regslice_both_out_data_U_vld_out : STD_LOGIC;
    signal regslice_both_out_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_last_V_U_vld_out : STD_LOGIC;

    component myproject_axi_mux_42_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    myproject_axi_mux_42_16_1_1_U1085 : component myproject_axi_mux_42_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_data_V_0,
        din1 => tmp_data_V_1,
        din2 => tmp_data_V_2,
        din3 => tmp_data_V_3,
        din4 => tmp_V_3_fu_184_p5,
        dout => tmp_V_3_fu_184_p6);

    regslice_both_out_data_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => out_r_TDATA_int,
        vld_in => out_r_TVALID_int,
        ack_in => out_r_TREADY_int,
        data_out => out_r_TDATA,
        vld_out => regslice_both_out_data_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_data_U_apdone_blk);

    regslice_both_out_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => last_reg_518,
        vld_in => out_r_TVALID_int,
        ack_in => regslice_both_out_last_V_U_ack_in_dummy,
        data_out => out_r_TLAST,
        vld_out => regslice_both_out_last_V_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln31_fu_157_p2 = ap_const_lv1_1) and (regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    j3_0_i_reg_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_r_TREADY_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                j3_0_i_reg_146 <= j_reg_513;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j3_0_i_reg_146 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_157_p2 = ap_const_lv1_0) and (regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln935_reg_523 <= icmp_ln935_fu_198_p2;
                l_reg_541 <= l_fu_244_p3;
                last_reg_518 <= last_fu_175_p2;
                p_Result_18_reg_528 <= tmp_V_3_fu_184_p6(15 downto 15);
                tmp_V_4_reg_533 <= tmp_V_4_fu_218_p3;
                trunc_ln943_reg_546 <= trunc_ln943_fu_252_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln935_reg_523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_ln958_reg_562 <= icmp_ln958_fu_371_p2;
                    or_ln_i_reg_557(0) <= or_ln_i_fu_363_p3(0);
                sub_ln944_reg_551 <= sub_ln944_fu_256_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                j_reg_513 <= j_fu_163_p2;
            end if;
        end if;
    end process;
    or_ln_i_reg_557(31 downto 1) <= "0000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state2, regslice_both_out_data_U_apdone_blk, icmp_ln31_fu_157_p2, out_r_TREADY_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln31_fu_157_p2 = ap_const_lv1_1) and (regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln31_fu_157_p2 = ap_const_lv1_0) and (regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((out_r_TREADY_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((out_r_TREADY_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    a_fu_318_p2 <= (icmp_ln947_fu_281_p2 and icmp_ln947_1_fu_312_p2);
    add_ln949_fu_338_p2 <= std_logic_vector(signed(ap_const_lv16_FFE8) + signed(trunc_ln944_fu_261_p1));
    add_ln958_fu_383_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFE7) + signed(sub_ln944_reg_551));
    add_ln964_fu_464_p2 <= std_logic_vector(unsigned(sub_ln964_fu_459_p2) + unsigned(select_ln964_fu_451_p3));
    and_ln949_fu_351_p2 <= (xor_ln949_fu_332_p2 and p_Result_16_fu_344_p3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, regslice_both_out_data_U_apdone_blk, icmp_ln31_fu_157_p2)
    begin
        if (((icmp_ln31_fu_157_p2 = ap_const_lv1_1) and (regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, regslice_both_out_data_U_apdone_blk, icmp_ln31_fu_157_p2)
    begin
        if (((icmp_ln31_fu_157_p2 = ap_const_lv1_1) and (regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln739_fu_493_p1 <= trunc_ln738_fu_489_p1;
    icmp_ln31_fu_157_p2 <= "1" when (j3_0_i_reg_146 = ap_const_lv3_4) else "0";
    icmp_ln32_fu_169_p2 <= "1" when (j3_0_i_reg_146 = ap_const_lv3_3) else "0";
    icmp_ln935_fu_198_p2 <= "1" when (tmp_V_3_fu_184_p6 = ap_const_lv16_0) else "0";
    icmp_ln947_1_fu_312_p2 <= "0" when (p_Result_15_fu_307_p2 = ap_const_lv16_0) else "1";
    icmp_ln947_fu_281_p2 <= "1" when (signed(tmp_fu_271_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln958_fu_371_p2 <= "1" when (signed(lsb_index_fu_265_p2) > signed(ap_const_lv32_0)) else "0";
    j_fu_163_p2 <= std_logic_vector(unsigned(j3_0_i_reg_146) + unsigned(ap_const_lv3_1));
    
    l_fu_244_p3_proc : process(p_Result_19_fu_236_p3)
    begin
        l_fu_244_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_19_fu_236_p3(i) = '1' then
                l_fu_244_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    last_fu_175_p2 <= (p_read and icmp_ln32_fu_169_p2);
    lsb_index_fu_265_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFE8) + signed(sub_ln944_fu_256_p2));
    lshr_ln947_fu_301_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv16_FFFF),to_integer(unsigned('0' & zext_ln947_fu_297_p1(16-1 downto 0)))));
    lshr_ln958_fu_388_p2 <= std_logic_vector(shift_right(unsigned(zext_ln957_1_fu_380_p1),to_integer(unsigned('0' & add_ln958_fu_383_p2(31-1 downto 0)))));
    m_1_fu_413_p3 <= 
        zext_ln958_fu_394_p1 when (icmp_ln958_reg_562(0) = '1') else 
        shl_ln958_fu_407_p2;
    m_2_fu_423_p2 <= std_logic_vector(unsigned(zext_ln961_fu_420_p1) + unsigned(m_1_fu_413_p3));
    m_5_fu_429_p4 <= m_2_fu_423_p2(63 downto 1);
    m_6_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_5_fu_429_p4),64));
    m_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_4_reg_533),64));
    or_ln949_fu_357_p2 <= (and_ln949_fu_351_p2 or a_fu_318_p2);
    or_ln_i_fu_363_p3 <= (ap_const_lv31_0 & or_ln949_fu_357_p2);

    out_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, out_r_TREADY_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_r_TDATA_blk_n <= out_r_TREADY_int;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_r_TDATA_int <= 
        ap_const_lv32_0 when (icmp_ln935_reg_523(0) = '1') else 
        bitcast_ln739_fu_493_p1;
    out_r_TVALID <= regslice_both_out_data_U_vld_out;

    out_r_TVALID_int_assign_proc : process(ap_CS_fsm_state4, out_r_TREADY_int)
    begin
        if (((out_r_TREADY_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_r_TVALID_int <= ap_const_logic_1;
        else 
            out_r_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_15_fu_307_p2 <= (tmp_V_4_reg_533 and lshr_ln947_fu_301_p2);
    p_Result_16_fu_344_p3 <= tmp_V_4_reg_533(to_integer(unsigned(add_ln949_fu_338_p2)) downto to_integer(unsigned(add_ln949_fu_338_p2))) when (to_integer(unsigned(add_ln949_fu_338_p2))>= 0 and to_integer(unsigned(add_ln949_fu_338_p2))<=15) else "-";
    p_Result_18_fu_204_p3 <= tmp_V_3_fu_184_p6(15 downto 15);
    p_Result_19_fu_236_p3 <= (ap_const_lv16_FFFF & p_Result_s_fu_226_p4);
    p_Result_20_fu_477_p5 <= (m_6_fu_439_p1(63 downto 32) & tmp_70_i_fu_470_p3 & m_6_fu_439_p1(22 downto 0));
    
    p_Result_s_fu_226_p4_proc : process(tmp_V_4_fu_218_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(16+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(16+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(16 - 1 downto 0);
    variable p_Result_s_fu_226_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(16 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(16 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(16 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(4 - 1 downto 0) := ap_const_lv32_F(4 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(4 - 1 downto 0) := ap_const_lv32_0(4 - 1 downto 0);
        v0_cpy := tmp_V_4_fu_218_p3;
        if (vlo_cpy(4 - 1 downto 0) > vhi_cpy(4 - 1 downto 0)) then
            vhi_cpy(4-1 downto 0) := std_logic_vector(16-1-unsigned(ap_const_lv32_0(4-1 downto 0)));
            vlo_cpy(4-1 downto 0) := std_logic_vector(16-1-unsigned(ap_const_lv32_F(4-1 downto 0)));
            for p_Result_s_fu_226_p4_i in 0 to 16-1 loop
                v0_cpy(p_Result_s_fu_226_p4_i) := tmp_V_4_fu_218_p3(16-1-p_Result_s_fu_226_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(4-1 downto 0)))));

        section := (others=>'0');
        section(4-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(4-1 downto 0)) - unsigned(vlo_cpy(4-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(16-1 downto 0)))));
        res_mask := res_mask(16-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_s_fu_226_p4 <= resvalue(16-1 downto 0);
    end process;

    select_ln964_fu_451_p3 <= 
        ap_const_lv8_7F when (tmp_58_fu_443_p3(0) = '1') else 
        ap_const_lv8_7E;
    shl_ln958_fu_407_p2 <= std_logic_vector(shift_left(unsigned(m_fu_377_p1),to_integer(unsigned('0' & zext_ln958_1_fu_403_p1(31-1 downto 0)))));
    sub_ln944_fu_256_p2 <= std_logic_vector(unsigned(ap_const_lv32_10) - unsigned(l_reg_541));
    sub_ln947_fu_291_p2 <= std_logic_vector(unsigned(ap_const_lv5_9) - unsigned(trunc_ln947_fu_287_p1));
    sub_ln958_fu_398_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln944_reg_551));
    sub_ln964_fu_459_p2 <= std_logic_vector(unsigned(ap_const_lv8_6) - unsigned(trunc_ln943_reg_546));
    tmp_57_fu_324_p3 <= lsb_index_fu_265_p2(31 downto 31);
    tmp_58_fu_443_p3 <= m_2_fu_423_p2(25 downto 25);
    tmp_70_i_fu_470_p3 <= (p_Result_18_reg_528 & add_ln964_fu_464_p2);
    tmp_V_3_fu_184_p5 <= j3_0_i_reg_146(2 - 1 downto 0);
    tmp_V_4_fu_218_p3 <= 
        tmp_V_fu_212_p2 when (p_Result_18_fu_204_p3(0) = '1') else 
        tmp_V_3_fu_184_p6;
    tmp_V_fu_212_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(tmp_V_3_fu_184_p6));
    tmp_fu_271_p4 <= lsb_index_fu_265_p2(31 downto 1);
    trunc_ln738_fu_489_p1 <= p_Result_20_fu_477_p5(32 - 1 downto 0);
    trunc_ln943_fu_252_p1 <= l_fu_244_p3(8 - 1 downto 0);
    trunc_ln944_fu_261_p1 <= sub_ln944_fu_256_p2(16 - 1 downto 0);
    trunc_ln947_fu_287_p1 <= sub_ln944_fu_256_p2(5 - 1 downto 0);
    xor_ln949_fu_332_p2 <= (tmp_57_fu_324_p3 xor ap_const_lv1_1);
    zext_ln947_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln947_fu_291_p2),16));
    zext_ln957_1_fu_380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_4_reg_533),32));
    zext_ln958_1_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln958_fu_398_p2),64));
    zext_ln958_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln958_fu_388_p2),64));
    zext_ln961_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_i_reg_557),64));
end behav;
