0x40000000 A PERIPHERAL TIM2
0x40000000 A PERIPHERAL TIM3
0x40000000 B  REGISTER CR1 (rw): control register 1
0x40000000 B  REGISTER CR1 (rw): control register 1
0x40000000 C   FIELD 00w01 CEN: Counter enable
0x40000000 C   FIELD 00w01 CEN: Counter enable
0x40000000 C   FIELD 01w01 UDIS: Update disable
0x40000000 C   FIELD 01w01 UDIS: Update disable
0x40000000 C   FIELD 02w01 URS: Update request source
0x40000000 C   FIELD 02w01 URS: Update request source
0x40000000 C   FIELD 03w01 OPM: One-pulse mode
0x40000000 C   FIELD 03w01 OPM: One-pulse mode
0x40000000 C   FIELD 04w01 DIR: Direction
0x40000000 C   FIELD 04w01 DIR: Direction
0x40000000 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40000000 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40000000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40000000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40000000 C   FIELD 08w02 CKD: Clock division
0x40000000 C   FIELD 08w02 CKD: Clock division
0x40000000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40000000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40000004 B  REGISTER CR2 (rw): control register 2
0x40000004 B  REGISTER CR2 (rw): control register 2
0x40000004 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40000004 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40000004 C   FIELD 04w03 MMS: Master mode selection
0x40000004 C   FIELD 04w03 MMS: Master mode selection
0x40000004 C   FIELD 07w01 TI1S: TI1 selection
0x40000004 C   FIELD 07w01 TI1S: TI1 selection
0x40000008 B  REGISTER SMCR (rw): slave mode control register
0x40000008 B  REGISTER SMCR (rw): slave mode control register
0x40000008 C   FIELD 00w03 SMS: Slave mode selection
0x40000008 C   FIELD 00w03 SMS: Slave mode selection
0x40000008 C   FIELD 03w01 OCCS: OCREF clear selection
0x40000008 C   FIELD 03w01 OCCS: OCREF clear selection
0x40000008 C   FIELD 04w03 TS: Trigger selection
0x40000008 C   FIELD 04w03 TS: Trigger selection
0x40000008 C   FIELD 07w01 MSM: Master/Slave mode
0x40000008 C   FIELD 07w01 MSM: Master/Slave mode
0x40000008 C   FIELD 08w04 ETF: External trigger filter
0x40000008 C   FIELD 08w04 ETF: External trigger filter
0x40000008 C   FIELD 12w02 ETPS: External trigger prescaler
0x40000008 C   FIELD 12w02 ETPS: External trigger prescaler
0x40000008 C   FIELD 14w01 ECE: External clock enable
0x40000008 C   FIELD 14w01 ECE: External clock enable
0x40000008 C   FIELD 15w01 ETP: External trigger polarity
0x40000008 C   FIELD 15w01 ETP: External trigger polarity
0x40000008 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40000008 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x4000000C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000000C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000000C C   FIELD 00w01 UIE: Update interrupt enable
0x4000000C C   FIELD 00w01 UIE: Update interrupt enable
0x4000000C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4000000C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4000000C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4000000C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4000000C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4000000C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4000000C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4000000C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4000000C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4000000C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4000000C C   FIELD 08w01 UDE: Update DMA request enable
0x4000000C C   FIELD 08w01 UDE: Update DMA request enable
0x4000000C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4000000C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4000000C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4000000C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4000000C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4000000C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4000000C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4000000C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4000000C C   FIELD 14w01 TDE: Trigger DMA request enable
0x4000000C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40000010 B  REGISTER SR (rw): status register
0x40000010 B  REGISTER SR (rw): status register
0x40000010 C   FIELD 00w01 UIF: Update interrupt flag
0x40000010 C   FIELD 00w01 UIF: Update interrupt flag
0x40000010 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40000010 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40000010 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40000010 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40000010 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40000010 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40000010 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40000010 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40000010 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40000010 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40000010 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40000010 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40000010 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40000010 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40000010 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40000010 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40000010 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40000010 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40000014 B  REGISTER EGR (wo): event generation register
0x40000014 B  REGISTER EGR (wo): event generation register
0x40000014 C   FIELD 00w01 UG: Update generation
0x40000014 C   FIELD 00w01 UG: Update generation
0x40000014 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40000014 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40000014 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40000014 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40000014 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40000014 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40000014 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40000014 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40000014 C   FIELD 06w01 TG: Trigger generation
0x40000014 C   FIELD 06w01 TG: Trigger generation
0x40000018 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40000018 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40000018 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40000018 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40000018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000018 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40000018 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40000018 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40000018 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40000018 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40000018 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40000018 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40000018 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40000018 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40000018 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40000018 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40000018 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40000018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000018 C   FIELD 08w02 CC2S: Capture/compare 2 selection
0x40000018 C   FIELD 08w02 CC2S: Capture/compare 2 selection
0x40000018 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40000018 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40000018 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40000018 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40000018 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40000018 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40000018 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40000018 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40000018 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40000018 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40000018 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40000018 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40000018 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40000018 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40000018 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x40000018 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4000001C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4000001C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4000001C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4000001C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4000001C C   FIELD 00w02 CC3S (=TIM2.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4000001C C   FIELD 00w02 CC3S (=TIM3.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4000001C C   FIELD 00w02 CC3S: Capture/Compare 3 selection
0x4000001C C   FIELD 00w02 CC3S: Capture/Compare 3 selection
0x4000001C C   FIELD 02w01 OC3FE (=TIM2.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4000001C C   FIELD 02w01 OC3FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4000001C C   FIELD 02w02 IC3PSC (=TIM2.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4000001C C   FIELD 02w02 IC3PSC (=TIM3.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4000001C C   FIELD 03w01 OC3PE (=TIM2.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4000001C C   FIELD 03w01 OC3PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4000001C C   FIELD 04w03 OC3M (=TIM2.CCMR1_Output.OC%sM): Output compare 3 mode
0x4000001C C   FIELD 04w03 OC3M (=TIM3.CCMR1_Output.OC%sM): Output compare 3 mode
0x4000001C C   FIELD 04w04 IC3F (=TIM2.CCMR1_Input.IC%sF): Input capture 3 filter
0x4000001C C   FIELD 04w04 IC3F (=TIM3.CCMR1_Input.IC%sF): Input capture 3 filter
0x4000001C C   FIELD 07w01 OC3CE (=TIM2.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4000001C C   FIELD 07w01 OC3CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4000001C C   FIELD 08w02 CC4S (=TIM2.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4000001C C   FIELD 08w02 CC4S (=TIM3.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4000001C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4000001C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4000001C C   FIELD 10w01 OC4FE (=TIM2.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4000001C C   FIELD 10w01 OC4FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4000001C C   FIELD 10w02 IC4PSC (=TIM2.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4000001C C   FIELD 10w02 IC4PSC (=TIM3.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4000001C C   FIELD 11w01 OC4PE (=TIM2.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4000001C C   FIELD 11w01 OC4PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4000001C C   FIELD 12w03 OC4M (=TIM2.CCMR1_Output.OC%sM): Output compare 4 mode
0x4000001C C   FIELD 12w03 OC4M (=TIM3.CCMR1_Output.OC%sM): Output compare 4 mode
0x4000001C C   FIELD 12w04 IC4F (=TIM2.CCMR1_Input.IC%sF): Input capture 4 filter
0x4000001C C   FIELD 12w04 IC4F (=TIM3.CCMR1_Input.IC%sF): Input capture 4 filter
0x4000001C C   FIELD 15w01 OC4CE (=TIM2.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4000001C C   FIELD 15w01 OC4CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4000001C C   FIELD 16w01 OC3M_3 (=TIM2.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4000001C C   FIELD 16w01 OC3M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4000001C C   FIELD 24w01 OC4M_3 (=TIM2.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x4000001C C   FIELD 24w01 OC4M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40000020 B  REGISTER CCER (rw): capture/compare enable register
0x40000020 B  REGISTER CCER (rw): capture/compare enable register
0x40000020 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40000020 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40000020 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40000020 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40000020 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40000020 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40000020 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40000020 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40000020 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40000020 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40000020 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40000020 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40000020 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40000020 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40000020 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40000020 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40000020 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40000020 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40000020 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40000020 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40000020 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40000020 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40000020 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40000020 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40000024 B  REGISTER CNT (rw): counter
0x40000024 B  REGISTER CNT (rw): counter
0x40000024 C   FIELD 00w16 CNT: Counter value
0x40000024 C   FIELD 00w32 CNT: Most significant part counter value
0x40000024 C   FIELD 16w15 CNT_M: Most significant part counter value
0x40000024 C   FIELD 31w01 CNT_31: Value depends on IUFREMAP in TIMx_CR1.
0x40000028 B  REGISTER PSC (rw): prescaler
0x40000028 B  REGISTER PSC (rw): prescaler
0x40000028 C   FIELD 00w16 PSC: Prescaler value
0x40000028 C   FIELD 00w16 PSC: Prescaler value
0x4000002C B  REGISTER ARR (rw): auto-reload register
0x4000002C B  REGISTER ARR (rw): auto-reload register
0x4000002C C   FIELD 00w16 ARR: Auto-reload value
0x4000002C C   FIELD 00w32 ARR: Auto-reload value
0x40000034 B  REGISTER CCR1 (rw): capture/compare register
0x40000034 B  REGISTER CCR1 (rw): capture/compare register
0x40000034 C   FIELD 00w16 CCR: Capture/Compare value
0x40000034 C   FIELD 00w32 CCR: Capture/Compare value
0x40000038 B  REGISTER CCR2 (rw): capture/compare register
0x40000038 B  REGISTER CCR2 (rw): capture/compare register
0x40000038 C   FIELD 00w16 CCR: Capture/Compare value
0x40000038 C   FIELD 00w32 CCR: Capture/Compare value
0x4000003C B  REGISTER CCR3 (rw): capture/compare register
0x4000003C B  REGISTER CCR3 (rw): capture/compare register
0x4000003C C   FIELD 00w16 CCR: Capture/Compare value
0x4000003C C   FIELD 00w32 CCR: Capture/Compare value
0x40000040 B  REGISTER CCR4 (rw): capture/compare register
0x40000040 B  REGISTER CCR4 (rw): capture/compare register
0x40000040 C   FIELD 00w16 CCR: Capture/Compare value
0x40000040 C   FIELD 00w32 CCR: Capture/Compare value
0x40000048 B  REGISTER DCR (rw): DMA control register
0x40000048 B  REGISTER DCR (rw): DMA control register
0x40000048 C   FIELD 00w05 DBA: DMA base address
0x40000048 C   FIELD 00w05 DBA: DMA base address
0x40000048 C   FIELD 08w05 DBL: DMA burst length
0x40000048 C   FIELD 08w05 DBL: DMA burst length
0x4000004C B  REGISTER DMAR (rw): DMA address for full transfer
0x4000004C B  REGISTER DMAR (rw): DMA address for full transfer
0x4000004C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x4000004C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40000050 B  REGISTER OR1 (rw): TIM2 option register 1
0x40000050 B  REGISTER OR1 (rw): TIM2 option register 1
0x40000050 C   FIELD 00w01 ITR1_RMP: Internal trigger 1 remap
0x40000050 C   FIELD 00w01 ITR1_RMP: Internal trigger 1 remap
0x40000050 C   FIELD 01w01 ETR1_RMP: External trigger remap
0x40000050 C   FIELD 01w01 ETR1_RMP: External trigger remap
0x40000050 C   FIELD 02w02 TI4_RMP: Input Capture 4 remap
0x40000050 C   FIELD 02w02 TI4_RMP: Input Capture 4 remap
0x40000060 B  REGISTER OR2 (rw): TIM2 option register 2
0x40000060 B  REGISTER OR2 (rw): TIM2 option register 2
0x40000060 C   FIELD 14w03 ETRSEL: ETR source selection
0x40000060 C   FIELD 14w03 ETRSEL: ETR source selection
0x40001000 A PERIPHERAL TIM6
0x40001000 B  REGISTER CR1 (rw): control register 1
0x40001000 C   FIELD 00w01 CEN: Counter enable
0x40001000 C   FIELD 01w01 UDIS: Update disable
0x40001000 C   FIELD 02w01 URS: Update request source
0x40001000 C   FIELD 03w01 OPM: One-pulse mode
0x40001000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40001000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40001004 B  REGISTER CR2 (rw): control register 2
0x40001004 C   FIELD 04w03 MMS: Master mode selection
0x4000100C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000100C C   FIELD 00w01 UIE: Update interrupt enable
0x4000100C C   FIELD 08w01 UDE: Update DMA request enable
0x40001010 B  REGISTER SR (rw): status register
0x40001010 C   FIELD 00w01 UIF: Update interrupt flag
0x40001014 B  REGISTER EGR (wo): event generation register
0x40001014 C   FIELD 00w01 UG: Update generation
0x40001024 B  REGISTER CNT (rw): counter
0x40001024 C   FIELD 00w16 CNT: Low counter value
0x40001024 C   FIELD 31w01 UIFCPY: UIF Copy
0x40001028 B  REGISTER PSC (rw): prescaler
0x40001028 C   FIELD 00w16 PSC: Prescaler value
0x4000102C B  REGISTER ARR (rw): auto-reload register
0x4000102C C   FIELD 00w16 ARR: Low Auto-reload value
0x40002800 A PERIPHERAL RTC
0x40002800 B  REGISTER TR (rw): time register
0x40002800 C   FIELD 00w04 SU: Second units in BCD format
0x40002800 C   FIELD 04w03 ST: Second tens in BCD format
0x40002800 C   FIELD 08w04 MNU: Minute units in BCD format
0x40002800 C   FIELD 12w03 MNT: Minute tens in BCD format
0x40002800 C   FIELD 16w04 HU: Hour units in BCD format
0x40002800 C   FIELD 20w02 HT: Hour tens in BCD format
0x40002800 C   FIELD 22w01 PM: AM/PM notation
0x40002804 B  REGISTER DR (rw): date register
0x40002804 C   FIELD 00w04 DU: Date units in BCD format
0x40002804 C   FIELD 04w02 DT: Date tens in BCD format
0x40002804 C   FIELD 08w04 MU: Month units in BCD format
0x40002804 C   FIELD 12w01 MT: Month tens in BCD format
0x40002804 C   FIELD 13w03 WDU: Week day units
0x40002804 C   FIELD 16w04 YU: Year units in BCD format
0x40002804 C   FIELD 20w04 YT: Year tens in BCD format
0x40002808 B  REGISTER SSR (ro): RTC sub second register
0x40002808 C   FIELD 00w16 SS: Sub second value
0x4000280C B  REGISTER ICSR: RTC initialization control and status register
0x4000280C C   FIELD 00w01 ALRAWF (ro): Alarm A write flag
0x4000280C C   FIELD 01w01 ALRBWF (ro): Alarm B write flag
0x4000280C C   FIELD 02w01 WUTWF (ro): Wakeup timer write flag
0x4000280C C   FIELD 03w01 SHPF (rw): Shift operation pending
0x4000280C C   FIELD 04w01 INITS (ro): Initialization status flag
0x4000280C C   FIELD 05w01 RSF (rw): Registers synchronization flag
0x4000280C C   FIELD 06w01 INITF (ro): Initialization flag
0x4000280C C   FIELD 07w01 INIT (rw): Initialization mode
0x4000280C C   FIELD 16w01 RECALPF (ro): Recalibration pending Flag
0x40002810 B  REGISTER PRER (rw): prescaler register
0x40002810 C   FIELD 00w15 PREDIV_S: Synchronous prescaler factor
0x40002810 C   FIELD 16w07 PREDIV_A: Asynchronous prescaler factor
0x40002814 B  REGISTER WUTR (rw): wakeup timer register
0x40002814 C   FIELD 00w16 WUT: Wakeup auto-reload value bits
0x40002814 C   FIELD 16w16 WUTOCLR: Wakeup auto-reload output clear value
0x40002818 B  REGISTER CR: RTC control register
0x40002818 C   FIELD 00w03 WUCKSEL (rw): ck_wut wakeup clock selection
0x40002818 C   FIELD 03w01 TSEDGE (rw): Timestamp event active edge
0x40002818 C   FIELD 04w01 REFCKON (rw): RTC_REFIN reference clock detection enable (50 or 60 Hz)
0x40002818 C   FIELD 05w01 BYPSHAD (rw): Bypass the shadow registers
0x40002818 C   FIELD 06w01 FMT (rw): Hour format
0x40002818 C   FIELD 08w01 ALRAE (rw): Alarm A enable
0x40002818 C   FIELD 09w01 ALRBE (rw): Alarm B enable
0x40002818 C   FIELD 10w01 WUTE (rw): Wakeup timer enable
0x40002818 C   FIELD 11w01 TSE (rw): timestamp enable
0x40002818 C   FIELD 12w01 ALRAIE (rw): Alarm A interrupt enable
0x40002818 C   FIELD 13w01 ALRBIE (rw): Alarm B interrupt enable
0x40002818 C   FIELD 14w01 WUTIE (rw): Wakeup timer interrupt enable
0x40002818 C   FIELD 15w01 TSIE (rw): Timestamp interrupt enable
0x40002818 C   FIELD 16w01 ADD1H (wo): Add 1 hour (summer time change)
0x40002818 C   FIELD 17w01 SUB1H (wo): Subtract 1 hour (winter time change)
0x40002818 C   FIELD 18w01 BKP (rw): Backup
0x40002818 C   FIELD 19w01 COSEL (rw): Calibration output selection
0x40002818 C   FIELD 20w01 POL (rw): Output polarity
0x40002818 C   FIELD 21w02 OSEL (rw): Output selection
0x40002818 C   FIELD 23w01 COE (rw): Calibration output enable
0x40002818 C   FIELD 24w01 ITSE (rw): timestamp on internal event enable
0x40002818 C   FIELD 25w01 TAMPTS (rw): Activate timestamp on tamper detection event
0x40002818 C   FIELD 26w01 TAMPOE (rw): Tamper detection output enable on TAMPALRM
0x40002818 C   FIELD 29w01 TAMPALRM_PU (rw): TAMPALRM pull-up enable
0x40002818 C   FIELD 30w01 TAMPALRM_TYPE (rw): TAMPALRM output type
0x40002818 C   FIELD 31w01 OUT2EN (rw): RTC_OUT2 output enable
0x40002824 B  REGISTER WPR (wo): write protection register
0x40002824 C   FIELD 00w08 KEY: Write protection key
0x40002828 B  REGISTER CALR (rw): RTC calibration register
0x40002828 C   FIELD 00w09 CALM: Calibration minus
0x40002828 C   FIELD 13w01 CALW16: Use a 16-second calibration cycle period
0x40002828 C   FIELD 14w01 CALW8: Use an 8-second calibration cycle period
0x40002828 C   FIELD 15w01 CALP: Increase frequency of RTC by 488.5 ppm
0x40002828 C   FIELD 21w01 LPCAL: Calibration low-power mode
0x4000282C B  REGISTER SHIFTR (wo): shift control register
0x4000282C C   FIELD 00w15 SUBFS: Subtract a fraction of a second
0x4000282C C   FIELD 31w01 ADD1S: Add one second
0x40002830 B  REGISTER TSTR (=TR): time stamp time register
0x40002834 B  REGISTER TSDR (=DR): time stamp date register
0x40002838 B  REGISTER TSSSR (=SSR): timestamp sub second register
0x40002840 B  REGISTER ALRMAR (rw): Alarm A register
0x40002840 C   FIELD 00w04 SU: Second units in BCD format
0x40002840 C   FIELD 04w03 ST: Second tens in BCD format
0x40002840 C   FIELD 07w01 MSK1: Alarm seconds mask
0x40002840 C   FIELD 08w04 MNU: Minute units in BCD format
0x40002840 C   FIELD 12w03 MNT: Minute tens in BCD format
0x40002840 C   FIELD 15w01 MSK2: Alarm minutes mask
0x40002840 C   FIELD 16w04 HU: Hour units in BCD format
0x40002840 C   FIELD 20w02 HT: Hour tens in BCD format
0x40002840 C   FIELD 22w01 PM: AM/PM notation
0x40002840 C   FIELD 23w01 MSK3: Alarm hours mask
0x40002840 C   FIELD 24w04 DU: Date units or day in BCD format
0x40002840 C   FIELD 28w02 DT: Date tens in BCD format
0x40002840 C   FIELD 30w01 WDSEL: Week day selection
0x40002840 C   FIELD 31w01 MSK4: Alarm date mask
0x40002844 B  REGISTER ALRMASSR (rw): Alarm A sub-second register
0x40002844 C   FIELD 00w15 SS: Sub seconds value
0x40002844 C   FIELD 24w04 MASKSS: Mask the most-significant bits starting at this bit
0x40002848 B  REGISTER ALRMBR (rw): Alarm B register
0x40002848 C   FIELD 00w04 SU: Second units in BCD format
0x40002848 C   FIELD 04w03 ST: Second tens in BCD format
0x40002848 C   FIELD 07w01 MSK1: Alarm seconds mask
0x40002848 C   FIELD 08w04 MNU: Minute units in BCD format
0x40002848 C   FIELD 12w03 MNT: Minute tens in BCD format
0x40002848 C   FIELD 15w01 MSK2: Alarm minutes mask
0x40002848 C   FIELD 16w04 HU: Hour units in BCD format
0x40002848 C   FIELD 20w02 HT: Hour tens in BCD format
0x40002848 C   FIELD 22w01 PM: AM/PM notation
0x40002848 C   FIELD 23w01 MSK3: Alarm hours mask
0x40002848 C   FIELD 24w04 DU: Date units or day in BCD format
0x40002848 C   FIELD 28w02 DT: Date tens in BCD format
0x40002848 C   FIELD 30w01 WDSEL: Week day selection
0x40002848 C   FIELD 31w01 MSK4: Alarm date mask
0x4000284C B  REGISTER ALRMBSSR (rw): Alarm B sub-second register
0x4000284C C   FIELD 00w15 SS: Sub seconds value
0x4000284C C   FIELD 24w04 MASKSS: Mask the most-significant bits starting at this bit
0x40002850 B  REGISTER SR (ro): RTC status register
0x40002850 C   FIELD 00w01 ALRAF: Alarm A flag
0x40002850 C   FIELD 01w01 ALRBF: Alarm B flag
0x40002850 C   FIELD 02w01 WUTF: Wakeup timer flag
0x40002850 C   FIELD 03w01 TSF: Timestamp flag
0x40002850 C   FIELD 04w01 TSOVF: Timestamp overflow flag
0x40002850 C   FIELD 05w01 ITSF: Internal timestamp flag
0x40002854 B  REGISTER MISR (ro): RTC masked interrupt status register
0x40002854 C   FIELD 00w01 ALRAMF: Alarm A masked flag
0x40002854 C   FIELD 01w01 ALRBMF: Alarm B masked flag
0x40002854 C   FIELD 02w01 WUTMF: Wakeup timer masked flag
0x40002854 C   FIELD 03w01 TSMF: Timestamp masked flag
0x40002854 C   FIELD 04w01 TSOVMF: Timestamp overflow masked flag
0x40002854 C   FIELD 05w01 ITSMF: Internal timestamp masked flag
0x4000285C B  REGISTER SCR (wo): RTC status clear register
0x4000285C C   FIELD 00w01 CALRAF: Clear alarm A flag
0x4000285C C   FIELD 01w01 CALRBF: Clear alarm B flag
0x4000285C C   FIELD 02w01 CWUTF: Clear wakeup timer flag
0x4000285C C   FIELD 03w01 CTSF: Clear timestamp flag
0x4000285C C   FIELD 04w01 CTSOVF: Clear timestamp overflow flag
0x4000285C C   FIELD 05w01 CITSF: Clear internal timestamp flag
0x40002C00 A PERIPHERAL WWDG
0x40002C00 B  REGISTER CR (rw): Control register
0x40002C00 C   FIELD 00w07 T: 7-bit counter (MSB to LSB)
0x40002C00 C   FIELD 07w01 WDGA: Activation bit
0x40002C04 B  REGISTER CFR (rw): Configuration register
0x40002C04 C   FIELD 00w07 W: 7-bit window value
0x40002C04 C   FIELD 07w02 WDGTB: Timer base
0x40002C04 C   FIELD 09w01 EWI: Early wakeup interrupt
0x40002C08 B  REGISTER SR (rw): Status register
0x40002C08 C   FIELD 00w01 EWIF: Early wakeup interrupt flag
0x40003000 A PERIPHERAL IWDG
0x40003000 B  REGISTER KR (wo): Key register
0x40003000 C   FIELD 00w16 KEY: Key value (write only, read 0x0000)
0x40003004 B  REGISTER PR (rw): Prescaler register
0x40003004 C   FIELD 00w03 PR: Prescaler divider
0x40003008 B  REGISTER RLR (rw): Reload register
0x40003008 C   FIELD 00w12 RL: Watchdog counter reload value
0x4000300C B  REGISTER SR (ro): Status register
0x4000300C C   FIELD 00w01 PVU: Watchdog prescaler value update
0x4000300C C   FIELD 01w01 RVU: Watchdog counter reload value update
0x4000300C C   FIELD 02w01 WVU: Watchdog counter window value update
0x40003010 B  REGISTER WINR (rw): Window register
0x40003010 C   FIELD 00w12 WIN: Watchdog counter window value
0x40003800 A PERIPHERAL SPI2
0x40003800 B  REGISTER CR1 (rw): control register 1
0x40003800 C   FIELD 00w01 CPHA: Clock phase
0x40003800 C   FIELD 01w01 CPOL: Clock polarity
0x40003800 C   FIELD 02w01 MSTR: Master selection
0x40003800 C   FIELD 03w03 BR: Baud rate control
0x40003800 C   FIELD 06w01 SPE: SPI enable
0x40003800 C   FIELD 07w01 LSBFIRST: Frame format
0x40003800 C   FIELD 08w01 SSI: Internal slave select
0x40003800 C   FIELD 09w01 SSM: Software slave management
0x40003800 C   FIELD 10w01 RXONLY: Receive only
0x40003800 C   FIELD 11w01 CRCL: CRC length
0x40003800 C   FIELD 12w01 CRCNEXT: CRC transfer next
0x40003800 C   FIELD 13w01 CRCEN: Hardware CRC calculation enable
0x40003800 C   FIELD 14w01 BIDIOE: Output enable in bidirectional mode
0x40003800 C   FIELD 15w01 BIDIMODE: Bidirectional data mode enable
0x40003804 B  REGISTER CR2 (rw): control register 2
0x40003804 C   FIELD 00w01 RXDMAEN: Rx buffer DMA enable
0x40003804 C   FIELD 01w01 TXDMAEN: Tx buffer DMA enable
0x40003804 C   FIELD 02w01 SSOE: SS output enable
0x40003804 C   FIELD 03w01 NSSP: NSS pulse management
0x40003804 C   FIELD 04w01 FRF: Frame format
0x40003804 C   FIELD 05w01 ERRIE: Error interrupt enable
0x40003804 C   FIELD 06w01 RXNEIE: RX buffer not empty interrupt enable
0x40003804 C   FIELD 07w01 TXEIE: Tx buffer empty interrupt enable
0x40003804 C   FIELD 08w04 DS: Data size
0x40003804 C   FIELD 12w01 FRXTH: FIFO reception threshold
0x40003804 C   FIELD 13w01 LDMA_RX: Last DMA transfer for reception
0x40003804 C   FIELD 14w01 LDMA_TX: Last DMA transfer for transmission
0x40003808 B  REGISTER SR: status register
0x40003808 C   FIELD 00w01 RXNE (ro): Receive buffer not empty
0x40003808 C   FIELD 01w01 TXE (ro): Transmit buffer empty
0x40003808 C   FIELD 04w01 CRCERR (rw): CRC error flag
0x40003808 C   FIELD 05w01 MODF (ro): Mode fault
0x40003808 C   FIELD 06w01 OVR (ro): Overrun flag
0x40003808 C   FIELD 07w01 BSY (ro): Busy flag
0x40003808 C   FIELD 08w01 FRE (ro): Frame format error
0x40003808 C   FIELD 09w02 FRLVL (ro): FIFO reception level
0x40003808 C   FIELD 11w02 FTLVL (ro): FIFO transmission level
0x4000380C B  REGISTER DR (rw): data register
0x4000380C B  REGISTER DR8 (rw): Direct 8-bit access to data register
0x4000380C C   FIELD 00w08 DR: Data register
0x4000380C C   FIELD 00w16 DR: Data register
0x40003810 B  REGISTER CRCPR (rw): CRC polynomial register
0x40003810 C   FIELD 00w16 CRCPOLY: CRC polynomial register
0x40003814 B  REGISTER RXCRCR (ro): RX CRC register
0x40003814 C   FIELD 00w16 RxCRC: Rx CRC register
0x40003818 B  REGISTER TXCRCR (ro): TX CRC register
0x40003818 C   FIELD 00w16 TxCRC: Tx CRC register
0x40004400 A PERIPHERAL USART2
0x40004400 B  REGISTER CR1 (rw): Control register 1
0x40004400 C   FIELD 00w01 UE: USART enable
0x40004400 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40004400 C   FIELD 02w01 RE: Receiver enable
0x40004400 C   FIELD 03w01 TE: Transmitter enable
0x40004400 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40004400 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40004400 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40004400 C   FIELD 07w01 TXEIE: interrupt enable
0x40004400 C   FIELD 08w01 PEIE: PE interrupt enable
0x40004400 C   FIELD 09w01 PS: Parity selection
0x40004400 C   FIELD 10w01 PCE: Parity control enable
0x40004400 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40004400 C   FIELD 12w01 M0: Word length
0x40004400 C   FIELD 13w01 MME: Mute mode enable
0x40004400 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40004400 C   FIELD 15w01 OVER8: Oversampling mode
0x40004400 C   FIELD 16w01 DEDT0: DEDT0
0x40004400 C   FIELD 17w01 DEDT1: DEDT1
0x40004400 C   FIELD 18w01 DEDT2: DEDT2
0x40004400 C   FIELD 19w01 DEDT3: DEDT3
0x40004400 C   FIELD 20w01 DEDT4: Driver Enable de-assertion time
0x40004400 C   FIELD 21w01 DEAT0: DEAT0
0x40004400 C   FIELD 22w01 DEAT1: DEAT1
0x40004400 C   FIELD 23w01 DEAT2: DEAT2
0x40004400 C   FIELD 24w01 DEAT3: DEAT3
0x40004400 C   FIELD 25w01 DEAT4: Driver Enable assertion time
0x40004400 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40004400 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40004400 C   FIELD 28w01 M1: Word length
0x40004404 B  REGISTER CR2 (rw): Control register 2
0x40004404 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40004404 C   FIELD 05w01 LBDL: LIN break detection length
0x40004404 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40004404 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40004404 C   FIELD 09w01 CPHA: Clock phase
0x40004404 C   FIELD 10w01 CPOL: Clock polarity
0x40004404 C   FIELD 11w01 CLKEN: Clock enable
0x40004404 C   FIELD 12w02 STOP: STOP bits
0x40004404 C   FIELD 14w01 LINEN: LIN mode enable
0x40004404 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40004404 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40004404 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40004404 C   FIELD 18w01 TAINV: Binary data inversion
0x40004404 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40004404 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40004404 C   FIELD 21w01 ABRMOD0: ABRMOD0
0x40004404 C   FIELD 22w01 ABRMOD1: Auto baud rate mode
0x40004404 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40004404 C   FIELD 24w04 ADD0_3: Address of the USART node
0x40004404 C   FIELD 28w04 ADD4_7: Address of the USART node
0x40004408 B  REGISTER CR3 (rw): Control register 3
0x40004408 C   FIELD 00w01 EIE: Error interrupt enable
0x40004408 C   FIELD 01w01 IREN: Ir mode enable
0x40004408 C   FIELD 02w01 IRLP: Ir low-power
0x40004408 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40004408 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40004408 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40004408 C   FIELD 06w01 DMAR: DMA enable receiver
0x40004408 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40004408 C   FIELD 08w01 RTSE: RTS enable
0x40004408 C   FIELD 09w01 CTSE: CTS enable
0x40004408 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40004408 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40004408 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40004408 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40004408 C   FIELD 14w01 DEM: Driver enable mode
0x40004408 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40004408 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40004408 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40004408 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40004408 C   FIELD 23w01 UCESM: USART Clock Enable in Stop mode
0x40004408 C   FIELD 24w01 TCBGTIE: Transmission complete before guard time interrupt enable
0x4000440C B  REGISTER BRR (rw): Baud rate register
0x4000440C C   FIELD 00w04 DIV_Fraction: DIV_Fraction
0x4000440C C   FIELD 04w12 DIV_Mantissa: DIV_Mantissa
0x40004410 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40004410 C   FIELD 00w08 PSC: Prescaler value
0x40004410 C   FIELD 08w08 GT: Guard time value
0x40004414 B  REGISTER RTOR (rw): Receiver timeout register
0x40004414 C   FIELD 00w24 RTO: Receiver timeout value
0x40004414 C   FIELD 24w08 BLEN: Block Length
0x40004418 B  REGISTER RQR (wo): Request register
0x40004418 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40004418 C   FIELD 01w01 SBKRQ: Send break request
0x40004418 C   FIELD 02w01 MMRQ: Mute mode request
0x40004418 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40004418 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4000441C B  REGISTER ISR (ro): Interrupt & status register
0x4000441C C   FIELD 00w01 PE: PE
0x4000441C C   FIELD 01w01 FE: FE
0x4000441C C   FIELD 02w01 NF: NF
0x4000441C C   FIELD 03w01 ORE: ORE
0x4000441C C   FIELD 04w01 IDLE: IDLE
0x4000441C C   FIELD 05w01 RXNE: RXNE
0x4000441C C   FIELD 06w01 TC: TC
0x4000441C C   FIELD 07w01 TXE: TXE
0x4000441C C   FIELD 08w01 LBDF: LBDF
0x4000441C C   FIELD 09w01 CTSIF: CTSIF
0x4000441C C   FIELD 10w01 CTS: CTS
0x4000441C C   FIELD 11w01 RTOF: RTOF
0x4000441C C   FIELD 12w01 EOBF: EOBF
0x4000441C C   FIELD 14w01 ABRE: ABRE
0x4000441C C   FIELD 15w01 ABRF: ABRF
0x4000441C C   FIELD 16w01 BUSY: BUSY
0x4000441C C   FIELD 17w01 CMF: CMF
0x4000441C C   FIELD 18w01 SBKF: SBKF
0x4000441C C   FIELD 19w01 RWU: RWU
0x4000441C C   FIELD 20w01 WUF: WUF
0x4000441C C   FIELD 21w01 TEACK: TEACK
0x4000441C C   FIELD 22w01 REACK: REACK
0x4000441C C   FIELD 25w01 TCBGT: Transmission complete before guard time completion
0x40004420 B  REGISTER ICR (wo): Interrupt flag clear register
0x40004420 C   FIELD 00w01 PECF: Parity error clear flag
0x40004420 C   FIELD 01w01 FECF: Framing error clear flag
0x40004420 C   FIELD 02w01 NCF: Noise detected clear flag
0x40004420 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40004420 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40004420 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40004420 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40004420 C   FIELD 09w01 CTSCF: CTS clear flag
0x40004420 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40004420 C   FIELD 12w01 EOBCF: End of block clear flag
0x40004420 C   FIELD 17w01 CMCF: Character match clear flag
0x40004420 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40004424 B  REGISTER RDR (ro): Receive data register
0x40004424 C   FIELD 00w09 RDR: Receive data value
0x40004428 B  REGISTER TDR (rw): Transmit data register
0x40004428 C   FIELD 00w09 TDR: Transmit data value
0x40004800 A PERIPHERAL USART3
0x40004800 B  REGISTER CR1 (rw): Control register 1
0x40004800 C   FIELD 00w01 UE: USART enable
0x40004800 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40004800 C   FIELD 02w01 RE: Receiver enable
0x40004800 C   FIELD 03w01 TE: Transmitter enable
0x40004800 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40004800 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40004800 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40004800 C   FIELD 07w01 TXEIE: interrupt enable
0x40004800 C   FIELD 08w01 PEIE: PE interrupt enable
0x40004800 C   FIELD 09w01 PS: Parity selection
0x40004800 C   FIELD 10w01 PCE: Parity control enable
0x40004800 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40004800 C   FIELD 12w01 M0: Word length
0x40004800 C   FIELD 13w01 MME: Mute mode enable
0x40004800 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40004800 C   FIELD 15w01 OVER8: Oversampling mode
0x40004800 C   FIELD 16w05 DEDT: Driver Enable de-assertion time
0x40004800 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x40004800 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40004800 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40004800 C   FIELD 28w01 M1: Word length
0x40004804 B  REGISTER CR2 (rw): Control register 2
0x40004804 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40004804 C   FIELD 05w01 LBDL: LIN break detection length
0x40004804 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40004804 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40004804 C   FIELD 09w01 CPHA: Clock phase
0x40004804 C   FIELD 10w01 CPOL: Clock polarity
0x40004804 C   FIELD 11w01 CLKEN: Clock enable
0x40004804 C   FIELD 12w02 STOP: STOP bits
0x40004804 C   FIELD 14w01 LINEN: LIN mode enable
0x40004804 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40004804 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40004804 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40004804 C   FIELD 18w01 DATAINV: Binary data inversion
0x40004804 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40004804 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40004804 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40004804 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40004804 C   FIELD 24w08 ADD: Address of the USART node
0x40004808 B  REGISTER CR3 (rw): Control register 3
0x40004808 C   FIELD 00w01 EIE: Error interrupt enable
0x40004808 C   FIELD 01w01 IREN: Ir mode enable
0x40004808 C   FIELD 02w01 IRLP: Ir low-power
0x40004808 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40004808 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40004808 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40004808 C   FIELD 06w01 DMAR: DMA enable receiver
0x40004808 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40004808 C   FIELD 08w01 RTSE: RTS enable
0x40004808 C   FIELD 09w01 CTSE: CTS enable
0x40004808 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40004808 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40004808 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40004808 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40004808 C   FIELD 14w01 DEM: Driver enable mode
0x40004808 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40004808 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40004808 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40004808 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40004808 C   FIELD 23w01 UCESM: USART Clock Enable in Stop mode
0x40004808 C   FIELD 24w01 TCBGTIE: Transmission complete before guard time interrupt enable
0x4000480C B  REGISTER BRR (rw): Baud rate register
0x4000480C C   FIELD 00w16 BRR: DIV_Mantissa
0x40004810 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40004810 C   FIELD 00w08 PSC: Prescaler value
0x40004810 C   FIELD 08w08 GT: Guard time value
0x40004814 B  REGISTER RTOR (rw): Receiver timeout register
0x40004814 C   FIELD 00w24 RTO: Receiver timeout value
0x40004814 C   FIELD 24w08 BLEN: Block Length
0x40004818 B  REGISTER RQR (wo): Request register
0x40004818 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40004818 C   FIELD 01w01 SBKRQ: Send break request
0x40004818 C   FIELD 02w01 MMRQ: Mute mode request
0x40004818 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40004818 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4000481C B  REGISTER ISR (ro): Interrupt & status register
0x4000481C C   FIELD 00w01 PE: PE
0x4000481C C   FIELD 01w01 FE: FE
0x4000481C C   FIELD 02w01 NF: NF
0x4000481C C   FIELD 03w01 ORE: ORE
0x4000481C C   FIELD 04w01 IDLE: IDLE
0x4000481C C   FIELD 05w01 RXNE: RXNE
0x4000481C C   FIELD 06w01 TC: TC
0x4000481C C   FIELD 07w01 TXE: TXE
0x4000481C C   FIELD 08w01 LBDF: LBDF
0x4000481C C   FIELD 09w01 CTSIF: CTSIF
0x4000481C C   FIELD 10w01 CTS: CTS
0x4000481C C   FIELD 11w01 RTOF: RTOF
0x4000481C C   FIELD 12w01 EOBF: EOBF
0x4000481C C   FIELD 14w01 ABRE: ABRE
0x4000481C C   FIELD 15w01 ABRF: ABRF
0x4000481C C   FIELD 16w01 BUSY: BUSY
0x4000481C C   FIELD 17w01 CMF: CMF
0x4000481C C   FIELD 18w01 SBKF: SBKF
0x4000481C C   FIELD 19w01 RWU: RWU
0x4000481C C   FIELD 20w01 WUF: WUF
0x4000481C C   FIELD 21w01 TEACK: TEACK
0x4000481C C   FIELD 22w01 REACK: REACK
0x4000481C C   FIELD 25w01 TCBGT: Transmission complete before guard time completion
0x40004820 B  REGISTER ICR (wo): Interrupt flag clear register
0x40004820 C   FIELD 00w01 PECF: Parity error clear flag
0x40004820 C   FIELD 01w01 FECF: Framing error clear flag
0x40004820 C   FIELD 02w01 NCF: Noise detected clear flag
0x40004820 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40004820 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40004820 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40004820 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40004820 C   FIELD 09w01 CTSCF: CTS clear flag
0x40004820 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40004820 C   FIELD 12w01 EOBCF: End of block clear flag
0x40004820 C   FIELD 17w01 CMCF: Character match clear flag
0x40004820 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40004824 B  REGISTER RDR (ro): Receive data register
0x40004824 C   FIELD 00w09 RDR: Receive data value
0x40004828 B  REGISTER TDR (rw): Transmit data register
0x40004828 C   FIELD 00w09 TDR: Transmit data value
0x40005400 A PERIPHERAL I2C1
0x40005400 B  REGISTER CR1 (rw): Control register 1
0x40005400 C   FIELD 00w01 PE: Peripheral enable
0x40005400 C   FIELD 01w01 TXIE: TX Interrupt enable
0x40005400 C   FIELD 02w01 RXIE: RX Interrupt enable
0x40005400 C   FIELD 03w01 ADDRIE: Address match interrupt enable (slave only)
0x40005400 C   FIELD 04w01 NACKIE: Not acknowledge received interrupt enable
0x40005400 C   FIELD 05w01 STOPIE: STOP detection Interrupt enable
0x40005400 C   FIELD 06w01 TCIE: Transfer Complete interrupt enable
0x40005400 C   FIELD 07w01 ERRIE: Error interrupts enable
0x40005400 C   FIELD 08w04 DNF: Digital noise filter
0x40005400 C   FIELD 12w01 ANFOFF: Analog noise filter OFF
0x40005400 C   FIELD 14w01 TXDMAEN: DMA transmission requests enable
0x40005400 C   FIELD 15w01 RXDMAEN: DMA reception requests enable
0x40005400 C   FIELD 16w01 SBC: Slave byte control
0x40005400 C   FIELD 17w01 NOSTRETCH: Clock stretching disable
0x40005400 C   FIELD 18w01 WUPEN: Wakeup from STOP enable
0x40005400 C   FIELD 19w01 GCEN: General call enable
0x40005400 C   FIELD 20w01 SMBHEN: SMBus Host address enable
0x40005400 C   FIELD 21w01 SMBDEN: SMBus Device Default address enable
0x40005400 C   FIELD 22w01 ALERTEN: SMBUS alert enable
0x40005400 C   FIELD 23w01 PECEN: PEC enable
0x40005404 B  REGISTER CR2 (rw): Control register 2
0x40005404 C   FIELD 00w10 SADD: Slave address bit (master mode)
0x40005404 C   FIELD 10w01 RD_WRN: Transfer direction (master mode)
0x40005404 C   FIELD 11w01 ADD10: 10-bit addressing mode (master mode)
0x40005404 C   FIELD 12w01 HEAD10R: 10-bit address header only read direction (master receiver mode)
0x40005404 C   FIELD 13w01 START: Start generation
0x40005404 C   FIELD 14w01 STOP: Stop generation (master mode)
0x40005404 C   FIELD 15w01 NACK: NACK generation (slave mode)
0x40005404 C   FIELD 16w08 NBYTES: Number of bytes
0x40005404 C   FIELD 24w01 RELOAD: NBYTES reload mode
0x40005404 C   FIELD 25w01 AUTOEND: Automatic end mode (master mode)
0x40005404 C   FIELD 26w01 PECBYTE: Packet error checking byte
0x40005408 B  REGISTER OAR1 (rw): Own address register 1
0x40005408 C   FIELD 00w10 OA1: Interface address
0x40005408 C   FIELD 10w01 OA1MODE: Own Address 1 10-bit mode
0x40005408 C   FIELD 15w01 OA1EN: Own Address 1 enable
0x4000540C B  REGISTER OAR2 (rw): Own address register 2
0x4000540C C   FIELD 01w07 OA2: Interface address
0x4000540C C   FIELD 08w03 OA2MSK: Own Address 2 masks
0x4000540C C   FIELD 15w01 OA2EN: Own Address 2 enable
0x40005410 B  REGISTER TIMINGR (rw): Timing register
0x40005410 C   FIELD 00w08 SCLL: SCL low period (master mode)
0x40005410 C   FIELD 08w08 SCLH: SCL high period (master mode)
0x40005410 C   FIELD 16w04 SDADEL: Data hold time
0x40005410 C   FIELD 20w04 SCLDEL: Data setup time
0x40005410 C   FIELD 28w04 PRESC: Timing prescaler
0x40005414 B  REGISTER TIMEOUTR (rw): Status register 1
0x40005414 C   FIELD 00w12 TIMEOUTA: Bus timeout A
0x40005414 C   FIELD 12w01 TIDLE: Idle clock timeout detection
0x40005414 C   FIELD 15w01 TIMOUTEN: Clock timeout enable
0x40005414 C   FIELD 16w12 TIMEOUTB: Bus timeout B
0x40005414 C   FIELD 31w01 TEXTEN: Extended clock timeout enable
0x40005418 B  REGISTER ISR: Interrupt and Status register
0x40005418 C   FIELD 00w01 TXE (rw): Transmit data register empty (transmitters)
0x40005418 C   FIELD 01w01 TXIS (rw): Transmit interrupt status (transmitters)
0x40005418 C   FIELD 02w01 RXNE (ro): Receive data register not empty (receivers)
0x40005418 C   FIELD 03w01 ADDR (ro): Address matched (slave mode)
0x40005418 C   FIELD 04w01 NACKF (ro): Not acknowledge received flag
0x40005418 C   FIELD 05w01 STOPF (ro): Stop detection flag
0x40005418 C   FIELD 06w01 TC (ro): Transfer Complete (master mode)
0x40005418 C   FIELD 07w01 TCR (ro): Transfer Complete Reload
0x40005418 C   FIELD 08w01 BERR (ro): Bus error
0x40005418 C   FIELD 09w01 ARLO (ro): Arbitration lost
0x40005418 C   FIELD 10w01 OVR (ro): Overrun/Underrun (slave mode)
0x40005418 C   FIELD 11w01 PECERR (ro): PEC Error in reception
0x40005418 C   FIELD 12w01 TIMEOUT (ro): Timeout or t_low detection flag
0x40005418 C   FIELD 13w01 ALERT (ro): SMBus alert
0x40005418 C   FIELD 15w01 BUSY (ro): Bus busy
0x40005418 C   FIELD 16w01 DIR (ro): Transfer direction (Slave mode)
0x40005418 C   FIELD 17w07 ADDCODE (ro): Address match code (Slave mode)
0x4000541C B  REGISTER ICR (wo): Interrupt clear register
0x4000541C C   FIELD 03w01 ADDRCF: Address Matched flag clear
0x4000541C C   FIELD 04w01 NACKCF: Not Acknowledge flag clear
0x4000541C C   FIELD 05w01 STOPCF: Stop detection flag clear
0x4000541C C   FIELD 08w01 BERRCF: Bus error flag clear
0x4000541C C   FIELD 09w01 ARLOCF: Arbitration lost flag clear
0x4000541C C   FIELD 10w01 OVRCF: Overrun/Underrun flag clear
0x4000541C C   FIELD 11w01 PECCF: PEC Error flag clear
0x4000541C C   FIELD 12w01 TIMOUTCF: Timeout detection flag clear
0x4000541C C   FIELD 13w01 ALERTCF: Alert flag clear
0x40005420 B  REGISTER PECR (ro): PEC register
0x40005420 C   FIELD 00w08 PEC: Packet error checking register
0x40005424 B  REGISTER RXDR (ro): Receive data register
0x40005424 C   FIELD 00w08 RXDATA: 8-bit receive data
0x40005428 B  REGISTER TXDR (rw): Transmit data register
0x40005428 C   FIELD 00w08 TXDATA: 8-bit transmit data
0x40005800 A PERIPHERAL I2C2
0x40005800 B  REGISTER CR1 (rw): Control register 1
0x40005800 C   FIELD 00w01 PE: Peripheral enable
0x40005800 C   FIELD 01w01 TXIE: TX Interrupt enable
0x40005800 C   FIELD 02w01 RXIE: RX Interrupt enable
0x40005800 C   FIELD 03w01 ADDRIE: Address match interrupt enable (slave only)
0x40005800 C   FIELD 04w01 NACKIE: Not acknowledge received interrupt enable
0x40005800 C   FIELD 05w01 STOPIE: STOP detection Interrupt enable
0x40005800 C   FIELD 06w01 TCIE: Transfer Complete interrupt enable
0x40005800 C   FIELD 07w01 ERRIE: Error interrupts enable
0x40005800 C   FIELD 08w04 DNF: Digital noise filter
0x40005800 C   FIELD 12w01 ANFOFF: Analog noise filter OFF
0x40005800 C   FIELD 14w01 TXDMAEN: DMA transmission requests enable
0x40005800 C   FIELD 15w01 RXDMAEN: DMA reception requests enable
0x40005800 C   FIELD 16w01 SBC: Slave byte control
0x40005800 C   FIELD 17w01 NOSTRETCH: Clock stretching disable
0x40005800 C   FIELD 18w01 WUPEN: Wakeup from STOP enable
0x40005800 C   FIELD 19w01 GCEN: General call enable
0x40005800 C   FIELD 20w01 SMBHEN: SMBus Host address enable
0x40005800 C   FIELD 21w01 SMBDEN: SMBus Device Default address enable
0x40005800 C   FIELD 22w01 ALERTEN: SMBUS alert enable
0x40005800 C   FIELD 23w01 PECEN: PEC enable
0x40005804 B  REGISTER CR2 (rw): Control register 2
0x40005804 C   FIELD 00w10 SADD: Slave address bit (master mode)
0x40005804 C   FIELD 10w01 RD_WRN: Transfer direction (master mode)
0x40005804 C   FIELD 11w01 ADD10: 10-bit addressing mode (master mode)
0x40005804 C   FIELD 12w01 HEAD10R: 10-bit address header only read direction (master receiver mode)
0x40005804 C   FIELD 13w01 START: Start generation
0x40005804 C   FIELD 14w01 STOP: Stop generation (master mode)
0x40005804 C   FIELD 15w01 NACK: NACK generation (slave mode)
0x40005804 C   FIELD 16w08 NBYTES: Number of bytes
0x40005804 C   FIELD 24w01 RELOAD: NBYTES reload mode
0x40005804 C   FIELD 25w01 AUTOEND: Automatic end mode (master mode)
0x40005804 C   FIELD 26w01 PECBYTE: Packet error checking byte
0x40005808 B  REGISTER OAR1 (rw): Own address register 1
0x40005808 C   FIELD 00w10 OA1: Interface address
0x40005808 C   FIELD 10w01 OA1MODE: Own Address 1 10-bit mode
0x40005808 C   FIELD 15w01 OA1EN: Own Address 1 enable
0x4000580C B  REGISTER OAR2 (rw): Own address register 2
0x4000580C C   FIELD 01w07 OA2: Interface address
0x4000580C C   FIELD 08w03 OA2MSK: Own Address 2 masks
0x4000580C C   FIELD 15w01 OA2EN: Own Address 2 enable
0x40005810 B  REGISTER TIMINGR (rw): Timing register
0x40005810 C   FIELD 00w08 SCLL: SCL low period (master mode)
0x40005810 C   FIELD 08w08 SCLH: SCL high period (master mode)
0x40005810 C   FIELD 16w04 SDADEL: Data hold time
0x40005810 C   FIELD 20w04 SCLDEL: Data setup time
0x40005810 C   FIELD 28w04 PRESC: Timing prescaler
0x40005814 B  REGISTER TIMEOUTR (rw): Status register 1
0x40005814 C   FIELD 00w12 TIMEOUTA: Bus timeout A
0x40005814 C   FIELD 12w01 TIDLE: Idle clock timeout detection
0x40005814 C   FIELD 15w01 TIMOUTEN: Clock timeout enable
0x40005814 C   FIELD 16w12 TIMEOUTB: Bus timeout B
0x40005814 C   FIELD 31w01 TEXTEN: Extended clock timeout enable
0x40005818 B  REGISTER ISR: Interrupt and Status register
0x40005818 C   FIELD 00w01 TXE (rw): Transmit data register empty (transmitters)
0x40005818 C   FIELD 01w01 TXIS (rw): Transmit interrupt status (transmitters)
0x40005818 C   FIELD 02w01 RXNE (ro): Receive data register not empty (receivers)
0x40005818 C   FIELD 03w01 ADDR (ro): Address matched (slave mode)
0x40005818 C   FIELD 04w01 NACKF (ro): Not acknowledge received flag
0x40005818 C   FIELD 05w01 STOPF (ro): Stop detection flag
0x40005818 C   FIELD 06w01 TC (ro): Transfer Complete (master mode)
0x40005818 C   FIELD 07w01 TCR (ro): Transfer Complete Reload
0x40005818 C   FIELD 08w01 BERR (ro): Bus error
0x40005818 C   FIELD 09w01 ARLO (ro): Arbitration lost
0x40005818 C   FIELD 10w01 OVR (ro): Overrun/Underrun (slave mode)
0x40005818 C   FIELD 11w01 PECERR (ro): PEC Error in reception
0x40005818 C   FIELD 12w01 TIMEOUT (ro): Timeout or t_low detection flag
0x40005818 C   FIELD 13w01 ALERT (ro): SMBus alert
0x40005818 C   FIELD 15w01 BUSY (ro): Bus busy
0x40005818 C   FIELD 16w01 DIR (ro): Transfer direction (Slave mode)
0x40005818 C   FIELD 17w07 ADDCODE (ro): Address match code (Slave mode)
0x4000581C B  REGISTER ICR (wo): Interrupt clear register
0x4000581C C   FIELD 03w01 ADDRCF: Address Matched flag clear
0x4000581C C   FIELD 04w01 NACKCF: Not Acknowledge flag clear
0x4000581C C   FIELD 05w01 STOPCF: Stop detection flag clear
0x4000581C C   FIELD 08w01 BERRCF: Bus error flag clear
0x4000581C C   FIELD 09w01 ARLOCF: Arbitration lost flag clear
0x4000581C C   FIELD 10w01 OVRCF: Overrun/Underrun flag clear
0x4000581C C   FIELD 11w01 PECCF: PEC Error flag clear
0x4000581C C   FIELD 12w01 TIMOUTCF: Timeout detection flag clear
0x4000581C C   FIELD 13w01 ALERTCF: Alert flag clear
0x40005820 B  REGISTER PECR (ro): PEC register
0x40005820 C   FIELD 00w08 PEC: Packet error checking register
0x40005824 B  REGISTER RXDR (ro): Receive data register
0x40005824 C   FIELD 00w08 RXDATA: 8-bit receive data
0x40005828 B  REGISTER TXDR (rw): Transmit data register
0x40005828 C   FIELD 00w08 TXDATA: 8-bit transmit data
0x40005C00 A PERIPHERAL I2C3
0x40005C00 B  REGISTER CR1 (rw): Control register 1
0x40005C00 C   FIELD 00w01 PE: Peripheral enable
0x40005C00 C   FIELD 01w01 TXIE: TX Interrupt enable
0x40005C00 C   FIELD 02w01 RXIE: RX Interrupt enable
0x40005C00 C   FIELD 03w01 ADDRIE: Address match interrupt enable (slave only)
0x40005C00 C   FIELD 04w01 NACKIE: Not acknowledge received interrupt enable
0x40005C00 C   FIELD 05w01 STOPIE: STOP detection Interrupt enable
0x40005C00 C   FIELD 06w01 TCIE: Transfer Complete interrupt enable
0x40005C00 C   FIELD 07w01 ERRIE: Error interrupts enable
0x40005C00 C   FIELD 08w04 DNF: Digital noise filter
0x40005C00 C   FIELD 12w01 ANFOFF: Analog noise filter OFF
0x40005C00 C   FIELD 14w01 TXDMAEN: DMA transmission requests enable
0x40005C00 C   FIELD 15w01 RXDMAEN: DMA reception requests enable
0x40005C00 C   FIELD 16w01 SBC: Slave byte control
0x40005C00 C   FIELD 17w01 NOSTRETCH: Clock stretching disable
0x40005C00 C   FIELD 18w01 WUPEN: Wakeup from STOP enable
0x40005C00 C   FIELD 19w01 GCEN: General call enable
0x40005C00 C   FIELD 20w01 SMBHEN: SMBus Host address enable
0x40005C00 C   FIELD 21w01 SMBDEN: SMBus Device Default address enable
0x40005C00 C   FIELD 22w01 ALERTEN: SMBUS alert enable
0x40005C00 C   FIELD 23w01 PECEN: PEC enable
0x40005C04 B  REGISTER CR2 (rw): Control register 2
0x40005C04 C   FIELD 00w10 SADD: Slave address bit (master mode)
0x40005C04 C   FIELD 10w01 RD_WRN: Transfer direction (master mode)
0x40005C04 C   FIELD 11w01 ADD10: 10-bit addressing mode (master mode)
0x40005C04 C   FIELD 12w01 HEAD10R: 10-bit address header only read direction (master receiver mode)
0x40005C04 C   FIELD 13w01 START: Start generation
0x40005C04 C   FIELD 14w01 STOP: Stop generation (master mode)
0x40005C04 C   FIELD 15w01 NACK: NACK generation (slave mode)
0x40005C04 C   FIELD 16w08 NBYTES: Number of bytes
0x40005C04 C   FIELD 24w01 RELOAD: NBYTES reload mode
0x40005C04 C   FIELD 25w01 AUTOEND: Automatic end mode (master mode)
0x40005C04 C   FIELD 26w01 PECBYTE: Packet error checking byte
0x40005C08 B  REGISTER OAR1 (rw): Own address register 1
0x40005C08 C   FIELD 00w10 OA1: Interface address
0x40005C08 C   FIELD 10w01 OA1MODE: Own Address 1 10-bit mode
0x40005C08 C   FIELD 15w01 OA1EN: Own Address 1 enable
0x40005C0C B  REGISTER OAR2 (rw): Own address register 2
0x40005C0C C   FIELD 01w07 OA2: Interface address
0x40005C0C C   FIELD 08w03 OA2MSK: Own Address 2 masks
0x40005C0C C   FIELD 15w01 OA2EN: Own Address 2 enable
0x40005C10 B  REGISTER TIMINGR (rw): Timing register
0x40005C10 C   FIELD 00w08 SCLL: SCL low period (master mode)
0x40005C10 C   FIELD 08w08 SCLH: SCL high period (master mode)
0x40005C10 C   FIELD 16w04 SDADEL: Data hold time
0x40005C10 C   FIELD 20w04 SCLDEL: Data setup time
0x40005C10 C   FIELD 28w04 PRESC: Timing prescaler
0x40005C14 B  REGISTER TIMEOUTR (rw): Status register 1
0x40005C14 C   FIELD 00w12 TIMEOUTA: Bus timeout A
0x40005C14 C   FIELD 12w01 TIDLE: Idle clock timeout detection
0x40005C14 C   FIELD 15w01 TIMOUTEN: Clock timeout enable
0x40005C14 C   FIELD 16w12 TIMEOUTB: Bus timeout B
0x40005C14 C   FIELD 31w01 TEXTEN: Extended clock timeout enable
0x40005C18 B  REGISTER ISR: Interrupt and Status register
0x40005C18 C   FIELD 00w01 TXE (rw): Transmit data register empty (transmitters)
0x40005C18 C   FIELD 01w01 TXIS (rw): Transmit interrupt status (transmitters)
0x40005C18 C   FIELD 02w01 RXNE (ro): Receive data register not empty (receivers)
0x40005C18 C   FIELD 03w01 ADDR (ro): Address matched (slave mode)
0x40005C18 C   FIELD 04w01 NACKF (ro): Not acknowledge received flag
0x40005C18 C   FIELD 05w01 STOPF (ro): Stop detection flag
0x40005C18 C   FIELD 06w01 TC (ro): Transfer Complete (master mode)
0x40005C18 C   FIELD 07w01 TCR (ro): Transfer Complete Reload
0x40005C18 C   FIELD 08w01 BERR (ro): Bus error
0x40005C18 C   FIELD 09w01 ARLO (ro): Arbitration lost
0x40005C18 C   FIELD 10w01 OVR (ro): Overrun/Underrun (slave mode)
0x40005C18 C   FIELD 11w01 PECERR (ro): PEC Error in reception
0x40005C18 C   FIELD 12w01 TIMEOUT (ro): Timeout or t_low detection flag
0x40005C18 C   FIELD 13w01 ALERT (ro): SMBus alert
0x40005C18 C   FIELD 15w01 BUSY (ro): Bus busy
0x40005C18 C   FIELD 16w01 DIR (ro): Transfer direction (Slave mode)
0x40005C18 C   FIELD 17w07 ADDCODE (ro): Address match code (Slave mode)
0x40005C1C B  REGISTER ICR (wo): Interrupt clear register
0x40005C1C C   FIELD 03w01 ADDRCF: Address Matched flag clear
0x40005C1C C   FIELD 04w01 NACKCF: Not Acknowledge flag clear
0x40005C1C C   FIELD 05w01 STOPCF: Stop detection flag clear
0x40005C1C C   FIELD 08w01 BERRCF: Bus error flag clear
0x40005C1C C   FIELD 09w01 ARLOCF: Arbitration lost flag clear
0x40005C1C C   FIELD 10w01 OVRCF: Overrun/Underrun flag clear
0x40005C1C C   FIELD 11w01 PECCF: PEC Error flag clear
0x40005C1C C   FIELD 12w01 TIMOUTCF: Timeout detection flag clear
0x40005C1C C   FIELD 13w01 ALERTCF: Alert flag clear
0x40005C20 B  REGISTER PECR (ro): PEC register
0x40005C20 C   FIELD 00w08 PEC: Packet error checking register
0x40005C24 B  REGISTER RXDR (ro): Receive data register
0x40005C24 C   FIELD 00w08 RXDATA: 8-bit receive data
0x40005C28 B  REGISTER TXDR (rw): Transmit data register
0x40005C28 C   FIELD 00w08 TXDATA: 8-bit transmit data
0x40006000 A PERIPHERAL CRS
0x40006000 B  REGISTER CR (rw): control register
0x40006000 C   FIELD 00w01 SYNCOKIE: SYNC event OK interrupt enable
0x40006000 C   FIELD 01w01 SYNCWARNIE: SYNC warning interrupt enable
0x40006000 C   FIELD 02w01 ERRIE: Synchronization or trimming error interrupt enable
0x40006000 C   FIELD 03w01 ESYNCIE: Expected SYNC interrupt enable
0x40006000 C   FIELD 05w01 CEN: Frequency error counter enable
0x40006000 C   FIELD 06w01 AUTOTRIMEN: Automatic trimming enable
0x40006000 C   FIELD 07w01 SWSYNC: Generate software SYNC event
0x40006000 C   FIELD 08w06 TRIM: HSI48 oscillator smooth trimming
0x40006004 B  REGISTER CFGR (rw): configuration register
0x40006004 C   FIELD 00w16 RELOAD: Counter reload value
0x40006004 C   FIELD 16w08 FELIM: Frequency error limit
0x40006004 C   FIELD 24w03 SYNCDIV: SYNC divider
0x40006004 C   FIELD 28w02 SYNCSRC: SYNC signal source selection
0x40006004 C   FIELD 31w01 SYNCPOL: SYNC polarity selection
0x40006008 B  REGISTER ISR (ro): interrupt and status register
0x40006008 C   FIELD 00w01 SYNCOKF: SYNC event OK flag
0x40006008 C   FIELD 01w01 SYNCWARNF: SYNC warning flag
0x40006008 C   FIELD 02w01 ERRF: Error flag
0x40006008 C   FIELD 03w01 ESYNCF: Expected SYNC flag
0x40006008 C   FIELD 08w01 SYNCERR: SYNC error
0x40006008 C   FIELD 09w01 SYNCMISS: SYNC missed
0x40006008 C   FIELD 10w01 TRIMOVF: Trimming overflow or underflow
0x40006008 C   FIELD 15w01 FEDIR: Frequency error direction
0x40006008 C   FIELD 16w16 FECAP: Frequency error capture
0x4000600C B  REGISTER ICR (rw): interrupt flag clear register
0x4000600C C   FIELD 00w01 SYNCOKC: SYNC event OK clear flag
0x4000600C C   FIELD 01w01 SYNCWARNC: SYNC warning clear flag
0x4000600C C   FIELD 02w01 ERRC: Error clear flag
0x4000600C C   FIELD 03w01 ESYNCC: Expected SYNC clear flag
0x40006800 A PERIPHERAL USB
0x40006800 B  REGISTER EP0R (rw): endpoint 0 register
0x40006800 C   FIELD 00w04 EA: Endpoint address
0x40006800 C   FIELD 04w02 STAT_TX (rw): Status bits, for transmission transfers
0x40006800 C   FIELD 06w01 DTOG_TX: Data Toggle, for transmission transfers
0x40006800 C   FIELD 07w01 CTR_TX: Correct Transfer for transmission
0x40006800 C   FIELD 08w01 EP_KIND: Endpoint kind
0x40006800 C   FIELD 09w02 EP_TYPE: Endpoint type
0x40006800 C   FIELD 11w01 SETUP: Setup transaction completed
0x40006800 C   FIELD 12w02 STAT_RX (rw): Status bits, for reception transfers
0x40006800 C   FIELD 14w01 DTOG_RX: Data Toggle, for reception transfers
0x40006800 C   FIELD 15w01 CTR_RX: Correct transfer for reception
0x40006804 B  REGISTER EP1R (rw): endpoint 1 register
0x40006804 C   FIELD 00w04 EA: Endpoint address
0x40006804 C   FIELD 04w02 STAT_TX (rw): Status bits, for transmission transfers
0x40006804 C   FIELD 06w01 DTOG_TX: Data Toggle, for transmission transfers
0x40006804 C   FIELD 07w01 CTR_TX: Correct Transfer for transmission
0x40006804 C   FIELD 08w01 EP_KIND: Endpoint kind
0x40006804 C   FIELD 09w02 EP_TYPE: Endpoint type
0x40006804 C   FIELD 11w01 SETUP: Setup transaction completed
0x40006804 C   FIELD 12w02 STAT_RX (rw): Status bits, for reception transfers
0x40006804 C   FIELD 14w01 DTOG_RX: Data Toggle, for reception transfers
0x40006804 C   FIELD 15w01 CTR_RX: Correct transfer for reception
0x40006808 B  REGISTER EP2R (rw): endpoint 2 register
0x40006808 C   FIELD 00w04 EA: Endpoint address
0x40006808 C   FIELD 04w02 STAT_TX (rw): Status bits, for transmission transfers
0x40006808 C   FIELD 06w01 DTOG_TX: Data Toggle, for transmission transfers
0x40006808 C   FIELD 07w01 CTR_TX: Correct Transfer for transmission
0x40006808 C   FIELD 08w01 EP_KIND: Endpoint kind
0x40006808 C   FIELD 09w02 EP_TYPE: Endpoint type
0x40006808 C   FIELD 11w01 SETUP: Setup transaction completed
0x40006808 C   FIELD 12w02 STAT_RX (rw): Status bits, for reception transfers
0x40006808 C   FIELD 14w01 DTOG_RX: Data Toggle, for reception transfers
0x40006808 C   FIELD 15w01 CTR_RX: Correct transfer for reception
0x4000680C B  REGISTER EP3R (rw): endpoint 3 register
0x4000680C C   FIELD 00w04 EA: Endpoint address
0x4000680C C   FIELD 04w02 STAT_TX (rw): Status bits, for transmission transfers
0x4000680C C   FIELD 06w01 DTOG_TX: Data Toggle, for transmission transfers
0x4000680C C   FIELD 07w01 CTR_TX: Correct Transfer for transmission
0x4000680C C   FIELD 08w01 EP_KIND: Endpoint kind
0x4000680C C   FIELD 09w02 EP_TYPE: Endpoint type
0x4000680C C   FIELD 11w01 SETUP: Setup transaction completed
0x4000680C C   FIELD 12w02 STAT_RX (rw): Status bits, for reception transfers
0x4000680C C   FIELD 14w01 DTOG_RX: Data Toggle, for reception transfers
0x4000680C C   FIELD 15w01 CTR_RX: Correct transfer for reception
0x40006810 B  REGISTER EP4R (rw): endpoint 4 register
0x40006810 C   FIELD 00w04 EA: Endpoint address
0x40006810 C   FIELD 04w02 STAT_TX (rw): Status bits, for transmission transfers
0x40006810 C   FIELD 06w01 DTOG_TX: Data Toggle, for transmission transfers
0x40006810 C   FIELD 07w01 CTR_TX: Correct Transfer for transmission
0x40006810 C   FIELD 08w01 EP_KIND: Endpoint kind
0x40006810 C   FIELD 09w02 EP_TYPE: Endpoint type
0x40006810 C   FIELD 11w01 SETUP: Setup transaction completed
0x40006810 C   FIELD 12w02 STAT_RX (rw): Status bits, for reception transfers
0x40006810 C   FIELD 14w01 DTOG_RX: Data Toggle, for reception transfers
0x40006810 C   FIELD 15w01 CTR_RX: Correct transfer for reception
0x40006814 B  REGISTER EP5R (rw): endpoint 5 register
0x40006814 C   FIELD 00w04 EA: Endpoint address
0x40006814 C   FIELD 04w02 STAT_TX (rw): Status bits, for transmission transfers
0x40006814 C   FIELD 06w01 DTOG_TX: Data Toggle, for transmission transfers
0x40006814 C   FIELD 07w01 CTR_TX: Correct Transfer for transmission
0x40006814 C   FIELD 08w01 EP_KIND: Endpoint kind
0x40006814 C   FIELD 09w02 EP_TYPE: Endpoint type
0x40006814 C   FIELD 11w01 SETUP: Setup transaction completed
0x40006814 C   FIELD 12w02 STAT_RX (rw): Status bits, for reception transfers
0x40006814 C   FIELD 14w01 DTOG_RX: Data Toggle, for reception transfers
0x40006814 C   FIELD 15w01 CTR_RX: Correct transfer for reception
0x40006818 B  REGISTER EP6R (rw): endpoint 6 register
0x40006818 C   FIELD 00w04 EA: Endpoint address
0x40006818 C   FIELD 04w02 STAT_TX (rw): Status bits, for transmission transfers
0x40006818 C   FIELD 06w01 DTOG_TX: Data Toggle, for transmission transfers
0x40006818 C   FIELD 07w01 CTR_TX: Correct Transfer for transmission
0x40006818 C   FIELD 08w01 EP_KIND: Endpoint kind
0x40006818 C   FIELD 09w02 EP_TYPE: Endpoint type
0x40006818 C   FIELD 11w01 SETUP: Setup transaction completed
0x40006818 C   FIELD 12w02 STAT_RX (rw): Status bits, for reception transfers
0x40006818 C   FIELD 14w01 DTOG_RX: Data Toggle, for reception transfers
0x40006818 C   FIELD 15w01 CTR_RX: Correct transfer for reception
0x4000681C B  REGISTER EP7R (rw): endpoint 7 register
0x4000681C C   FIELD 00w04 EA: Endpoint address
0x4000681C C   FIELD 04w02 STAT_TX (rw): Status bits, for transmission transfers
0x4000681C C   FIELD 06w01 DTOG_TX: Data Toggle, for transmission transfers
0x4000681C C   FIELD 07w01 CTR_TX: Correct Transfer for transmission
0x4000681C C   FIELD 08w01 EP_KIND: Endpoint kind
0x4000681C C   FIELD 09w02 EP_TYPE: Endpoint type
0x4000681C C   FIELD 11w01 SETUP: Setup transaction completed
0x4000681C C   FIELD 12w02 STAT_RX (rw): Status bits, for reception transfers
0x4000681C C   FIELD 14w01 DTOG_RX: Data Toggle, for reception transfers
0x4000681C C   FIELD 15w01 CTR_RX: Correct transfer for reception
0x40006840 B  REGISTER CNTR (rw): control register
0x40006840 C   FIELD 00w01 FRES: Force USB Reset
0x40006840 C   FIELD 01w01 PDWN: Power down
0x40006840 C   FIELD 02w01 LPMODE: Low-power mode
0x40006840 C   FIELD 03w01 FSUSP: Force suspend
0x40006840 C   FIELD 04w01 RESUME: Resume request
0x40006840 C   FIELD 05w01 L1RESUME: LPM L1 Resume request
0x40006840 C   FIELD 07w01 L1REQM: LPM L1 state request interrupt mask
0x40006840 C   FIELD 08w01 ESOFM: Expected start of frame interrupt mask
0x40006840 C   FIELD 09w01 SOFM: Start of frame interrupt mask
0x40006840 C   FIELD 10w01 RESETM: USB reset interrupt mask
0x40006840 C   FIELD 11w01 SUSPM: Suspend mode interrupt mask
0x40006840 C   FIELD 12w01 WKUPM: Wakeup interrupt mask
0x40006840 C   FIELD 13w01 ERRM: Error interrupt mask
0x40006840 C   FIELD 14w01 PMAOVRM: Packet memory area over / underrun interrupt mask
0x40006840 C   FIELD 15w01 CTRM: Correct transfer interrupt mask
0x40006844 B  REGISTER ISTR: interrupt status register
0x40006844 C   FIELD 00w04 EP_ID (ro): Endpoint Identifier
0x40006844 C   FIELD 04w01 DIR (ro): Direction of transaction
0x40006844 C   FIELD 07w01 L1REQ (rw): LPM L1 state request
0x40006844 C   FIELD 08w01 ESOF (rw): Expected start frame
0x40006844 C   FIELD 09w01 SOF (rw): start of frame
0x40006844 C   FIELD 10w01 RESET (rw): reset request
0x40006844 C   FIELD 11w01 SUSP (rw): Suspend mode request
0x40006844 C   FIELD 12w01 WKUP (rw): Wakeup
0x40006844 C   FIELD 13w01 ERR (rw): Error
0x40006844 C   FIELD 14w01 PMAOVR (rw): Packet memory area over / underrun
0x40006844 C   FIELD 15w01 CTR (ro): Correct transfer
0x40006848 B  REGISTER FNR (ro): frame number register
0x40006848 C   FIELD 00w11 FN: Frame number
0x40006848 C   FIELD 11w02 LSOF: Lost SOF
0x40006848 C   FIELD 13w01 LCK: Locked
0x40006848 C   FIELD 14w01 RXDM: Receive data - line status
0x40006848 C   FIELD 15w01 RXDP: Receive data + line status
0x4000684C B  REGISTER DADDR (rw): device address
0x4000684C C   FIELD 00w07 ADD: Device address
0x4000684C C   FIELD 07w01 EF: Enable function
0x40006850 B  REGISTER BTABLE (rw): Buffer table address
0x40006850 C   FIELD 03w13 BTABLE: Buffer table
0x40006852 B  REGISTER COUNT0_TX (rw): Transmission byte count 0
0x40006852 C   FIELD 00w10 COUNT0_TX: Transmission byte count
0x40006854 B  REGISTER ADDR0_RX (rw): Reception buffer address 0
0x40006854 B  REGISTER LPMCSR: LPM control and status register
0x40006854 C   FIELD 00w01 LPMEN (rw): LPM support enable
0x40006854 C   FIELD 01w01 LPMACK (rw): LPM Token acknowledge enable
0x40006854 C   FIELD 01w15 ADDR0_RX: Reception buffer address
0x40006854 C   FIELD 03w01 REMWAKE (ro): RemoteWake value
0x40006854 C   FIELD 04w04 BESL (ro): BESL value
0x40006856 B  REGISTER COUNT0_RX: Reception byte count 0
0x40006856 C   FIELD 00w10 COUNT0_RX (ro): Reception byte count
0x40006856 C   FIELD 10w05 NUM_BLOCK (rw): Number of blocks
0x40006856 C   FIELD 15w01 BL_SIZE (rw): Block size
0x40006858 B  REGISTER BCDR: Battery charging detector
0x40006858 C   FIELD 00w01 BCDEN (rw): Battery charging detector (BCD) enable
0x40006858 C   FIELD 01w01 DCDEN (rw): Data contact detection (DCD) mode enable
0x40006858 C   FIELD 02w01 PDEN (rw): Primary detection (PD) mode enable
0x40006858 C   FIELD 03w01 SDEN (rw): Secondary detection (SD) mode enable
0x40006858 C   FIELD 04w01 DCDET (ro): Data contact detection (DCD) status
0x40006858 C   FIELD 05w01 PDET (ro): Primary detection (PD) status
0x40006858 C   FIELD 06w01 SDET (ro): Secondary detection (SD) status
0x40006858 C   FIELD 07w01 PS2DET (ro): DM pull-up detection status
0x40006858 C   FIELD 15w01 DPPU (rw): DP pull-up control
0x4000685A B  REGISTER COUNT1_TX (rw): Transmission byte count 0
0x4000685A C   FIELD 00w10 COUNT1_TX: Transmission byte count
0x4000685C B  REGISTER ADDR1_RX (rw): Reception buffer address 0
0x4000685C C   FIELD 01w15 ADDR1_RX: Reception buffer address
0x4000685E B  REGISTER COUNT1_RX: Reception byte count 0
0x4000685E C   FIELD 00w10 COUNT1_RX (ro): Reception byte count
0x4000685E C   FIELD 10w05 NUM_BLOCK (rw): Number of blocks
0x4000685E C   FIELD 15w01 BL_SIZE (rw): Block size
0x40006860 B  REGISTER ADDR2_TX (rw): Transmission buffer address 2
0x40006860 C   FIELD 01w15 ADDR2_TX: Transmission buffer address
0x40006862 B  REGISTER COUNT2_TX (rw): Transmission byte count 0
0x40006862 C   FIELD 00w10 COUNT2_TX: Transmission byte count
0x40006864 B  REGISTER ADDR2_RX (rw): Reception buffer address 0
0x40006864 C   FIELD 01w15 ADDR2_RX: Reception buffer address
0x40006866 B  REGISTER COUNT2_RX: Reception byte count 0
0x40006866 C   FIELD 00w10 COUNT2_RX (ro): Reception byte count
0x40006866 C   FIELD 10w05 NUM_BLOCK (rw): Number of blocks
0x40006866 C   FIELD 15w01 BL_SIZE (rw): Block size
0x40006868 B  REGISTER ADDR3_TX (rw): Transmission buffer address 3
0x40006868 C   FIELD 01w15 ADDR3_TX: Transmission buffer address
0x4000686A B  REGISTER COUNT3_TX (rw): Transmission byte count 0
0x4000686A C   FIELD 00w10 COUNT3_TX: Transmission byte count
0x4000686C B  REGISTER ADDR3_RX (rw): Reception buffer address 0
0x4000686C C   FIELD 01w15 ADDR3_RX: Reception buffer address
0x4000686E B  REGISTER COUNT3_RX: Reception byte count 0
0x4000686E C   FIELD 00w10 COUNT3_RX (ro): Reception byte count
0x4000686E C   FIELD 10w05 NUM_BLOCK (rw): Number of blocks
0x4000686E C   FIELD 15w01 BL_SIZE (rw): Block size
0x40006870 B  REGISTER ADDR4_TX (rw): Transmission buffer address 0
0x40006870 C   FIELD 01w15 ADDR4_RX: Transmission buffer address
0x40006872 B  REGISTER COUNT4_TX (rw): Transmission byte count 0
0x40006872 C   FIELD 00w10 COUNT4_TX: Transmission byte count
0x40006874 B  REGISTER ADDR4_RX (rw): Reception buffer address 0
0x40006874 C   FIELD 01w15 ADDR4_RX: Reception buffer address
0x40006876 B  REGISTER COUNT4_RX: Reception byte count 0
0x40006876 C   FIELD 00w10 COUNT4_RX (ro): Reception byte count
0x40006876 C   FIELD 10w05 NUM_BLOCK (rw): Number of blocks
0x40006876 C   FIELD 15w01 BL_SIZE (rw): Block size
0x40006878 B  REGISTER ADDR5_TX (rw): Transmission buffer address 0
0x40006878 C   FIELD 01w15 ADDR5_TX: Transmission buffer address
0x4000687A B  REGISTER COUNT5_TX (rw): Transmission byte count 0
0x4000687A C   FIELD 00w10 COUNT5_TX: Transmission byte count
0x4000687C B  REGISTER ADDR5_RX (rw): Reception buffer address 0
0x4000687C C   FIELD 01w15 ADDR5_RX: Reception buffer address
0x4000687E B  REGISTER COUNT5_RX: Reception byte count 0
0x4000687E C   FIELD 00w10 COUNT5_RX (ro): Reception byte count
0x4000687E C   FIELD 10w05 NUM_BLOCK (rw): Number of blocks
0x4000687E C   FIELD 15w01 BL_SIZE (rw): Block size
0x40006880 B  REGISTER ADDR6_TX (rw): Transmission buffer address 0
0x40006880 C   FIELD 01w15 ADDR6_TX: Transmission buffer address
0x40006882 B  REGISTER COUNT6_TX (rw): Transmission byte count 0
0x40006882 C   FIELD 00w10 COUNT6_TX: Transmission byte count
0x40006884 B  REGISTER ADDR6_RX (rw): Reception buffer address 0
0x40006884 C   FIELD 01w15 ADDR6_RX: Reception buffer address
0x40006886 B  REGISTER COUNT6_RX: Reception byte count 0
0x40006886 C   FIELD 00w10 COUNT6_RX (ro): Reception byte count
0x40006886 C   FIELD 10w05 NUM_BLOCK (rw): Number of blocks
0x40006886 C   FIELD 15w01 BL_SIZE (rw): Block size
0x40006888 B  REGISTER ADDR7_TX (rw): Transmission buffer address 0
0x40006888 C   FIELD 01w15 ADDR7_TX: Transmission buffer address
0x4000688A B  REGISTER COUNT7_TX (rw): Transmission byte count 0
0x4000688A C   FIELD 00w10 COUNT7_TX: Transmission byte count
0x4000688C B  REGISTER ADDR7_RX (rw): Reception buffer address 0
0x4000688C C   FIELD 01w15 ADDR7_RX: Reception buffer address
0x4000688E B  REGISTER COUNT7_RX: Reception byte count 0
0x4000688E C   FIELD 00w10 COUNT7_RX (ro): Reception byte count
0x4000688E C   FIELD 10w05 NUM_BLOCK (rw): Number of blocks
0x4000688E C   FIELD 15w01 BL_SIZE (rw): Block size
0x40007000 A PERIPHERAL PWR
0x40007000 B  REGISTER CR1 (rw): Power control register 1
0x40007000 C   FIELD 00w03 LPMS: Low-power mode selection
0x40007000 C   FIELD 08w01 DBP: Disable backup domain write protection
0x40007000 C   FIELD 09w02 VOS: Voltage scaling range selection
0x40007000 C   FIELD 14w01 LPR: Low-power run
0x40007004 B  REGISTER CR2 (rw): Power control register 2
0x40007004 C   FIELD 00w01 PVDE: Power voltage detector enable
0x40007004 C   FIELD 01w03 PLS: Power voltage detector level selection
0x40007004 C   FIELD 04w01 PVME1: Peripheral voltage monitoring 1 enable: VDDUSB vs. 1.2V
0x40007004 C   FIELD 06w01 PVME3: Peripheral voltage monitoring 3 enable: VDDA vs. 1.62V
0x40007004 C   FIELD 07w01 PVME4: Peripheral voltage monitoring 4 enable: VDDA vs. 2.2V
0x40007004 C   FIELD 10w01 USV: VDDUSB USB supply valid
0x40007008 B  REGISTER CR3 (rw): Power control register 3
0x40007008 C   FIELD 00w01 EWUP1: Enable Wakeup pin WKUP1
0x40007008 C   FIELD 01w01 EWUP2: Enable Wakeup pin WKUP2
0x40007008 C   FIELD 02w01 EWUP3: Enable Wakeup pin WKUP3
0x40007008 C   FIELD 03w01 EWUP4: Enable Wakeup pin WKUP4
0x40007008 C   FIELD 04w01 EWUP5: Enable Wakeup pin WKUP5
0x40007008 C   FIELD 08w01 RRS: SRAM2 retention in Standby mode
0x40007008 C   FIELD 10w01 APC: Apply pull-up and pull-down configuration
0x40007008 C   FIELD 11w01 ENULP: Enable ULP sampling of BOR and PVD
0x40007008 C   FIELD 15w01 EIWUL: Enable internal wakeup line
0x4000700C B  REGISTER CR4 (rw): Power control register 4
0x4000700C C   FIELD 00w01 WP1: Wakeup pin WKUP1 polarity
0x4000700C C   FIELD 01w01 WP2: Wakeup pin WKUP2 polarity
0x4000700C C   FIELD 02w01 WP3: Wakeup pin WKUP3 polarity
0x4000700C C   FIELD 03w01 WP4: Wakeup pin WKUP4 polarity
0x4000700C C   FIELD 04w01 WP5: Wakeup pin WKUP5 polarity
0x4000700C C   FIELD 08w01 VBE: VBAT battery charging enable
0x4000700C C   FIELD 09w01 VBRS: VBAT battery charging resistor selection
0x4000700C C   FIELD 13w01 EXT_SMPS_ON: External SMPS On
0x40007010 B  REGISTER SR1 (ro): Power status register 1
0x40007010 C   FIELD 00w01 WUF1: Wakeup flag 1
0x40007010 C   FIELD 01w01 WUF2: Wakeup flag 2
0x40007010 C   FIELD 02w01 WUF3: Wakeup flag 3
0x40007010 C   FIELD 03w01 WUF4: Wakeup flag 4
0x40007010 C   FIELD 04w01 WUF5: Wakeup flag 5
0x40007010 C   FIELD 08w01 SBF: Standby flag
0x40007010 C   FIELD 13w01 EXT_SMPS_RDY: External SMPS Ready
0x40007010 C   FIELD 15w01 WUFI: Wakeup flag internal
0x40007014 B  REGISTER SR2 (ro): Power status register 2
0x40007014 C   FIELD 08w01 REGLPS: Low-power regulator started
0x40007014 C   FIELD 09w01 REGLPF: Low-power regulator flag
0x40007014 C   FIELD 10w01 VOSF: Voltage scaling flag
0x40007014 C   FIELD 11w01 PVDO: Power voltage detector output
0x40007014 C   FIELD 12w01 PVMO1: Peripheral voltage monitoring output: VDDUSB vs. 1.2 V
0x40007014 C   FIELD 14w01 PVMO3: Peripheral voltage monitoring output: VDDA vs. 1.62 V
0x40007014 C   FIELD 15w01 PVMO4: Peripheral voltage monitoring output: VDDA vs. 2.2 V
0x40007018 B  REGISTER SCR (wo): Power status clear register
0x40007018 C   FIELD 00w01 CWUF1: Clear wakeup flag 1
0x40007018 C   FIELD 01w01 CWUF2: Clear wakeup flag 2
0x40007018 C   FIELD 02w01 CWUF3: Clear wakeup flag 3
0x40007018 C   FIELD 03w01 CWUF4: Clear wakeup flag 4
0x40007018 C   FIELD 04w01 CWUF5: Clear wakeup flag 5
0x40007018 C   FIELD 08w01 CSBF: Clear standby flag
0x40007020 B  REGISTER PUCRA (rw): Power Port A pull-up control register
0x40007020 C   FIELD 00w01 PU0: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 01w01 PU1: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 02w01 PU2: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 03w01 PU3: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 04w01 PU4: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 05w01 PU5: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 06w01 PU6: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 07w01 PU7: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 08w01 PU8: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 09w01 PU9: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 10w01 PU10: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 11w01 PU11: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 12w01 PU12: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 13w01 PU13: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 15w01 PU15: Port A pull-up bit y (y=0..15)
0x40007024 B  REGISTER PDCRA (rw): Power Port A pull-down control register
0x40007024 C   FIELD 00w01 PD0: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 01w01 PD1: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 02w01 PD2: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 03w01 PD3: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 04w01 PD4: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 05w01 PD5: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 06w01 PD6: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 07w01 PD7: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 08w01 PD8: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 09w01 PD9: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 10w01 PD10: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 11w01 PD11: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 12w01 PD12: Port A pull-down bit y (y=0..15)
0x40007028 B  REGISTER PUCRB (rw): Power Port B pull-up control register
0x40007028 C   FIELD 00w01 PU0: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 01w01 PU1: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 02w01 PU2: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 03w01 PU3: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 04w01 PU4: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 05w01 PU5: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 06w01 PU6: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 07w01 PU7: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 08w01 PU8: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 09w01 PU9: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 10w01 PU10: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 11w01 PU11: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 12w01 PU12: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 13w01 PU13: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 14w01 PU14: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 15w01 PU15: Port B pull-up bit y (y=0..15)
0x4000702C B  REGISTER PDCRB (rw): Power Port B pull-down control register
0x4000702C C   FIELD 00w01 PD0: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 01w01 PD1: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 02w01 PD2: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 03w01 PD3: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 05w01 PD5: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 06w01 PD6: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 07w01 PD7: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 08w01 PD8: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 09w01 PD9: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 10w01 PD10: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 11w01 PD11: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 12w01 PD12: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 13w01 PD13: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 14w01 PD14: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 15w01 PD15: Port B pull-down bit y (y=0..15)
0x40007030 B  REGISTER PUCRC (rw): Power Port C pull-up control register
0x40007030 C   FIELD 00w01 PU0: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 01w01 PU1: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 02w01 PU2: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 03w01 PU3: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 04w01 PU4: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 05w01 PU5: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 06w01 PU6: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 07w01 PU7: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 08w01 PU8: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 09w01 PU9: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 10w01 PU10: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 11w01 PU11: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 12w01 PU12: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 13w01 PU13: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 14w01 PU14: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 15w01 PU15: Port C pull-up bit y (y=0..15)
0x40007034 B  REGISTER PDCRC (rw): Power Port C pull-down control register
0x40007034 C   FIELD 00w01 PD0: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 01w01 PD1: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 02w01 PD2: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 03w01 PD3: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 04w01 PD4: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 05w01 PD5: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 06w01 PD6: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 07w01 PD7: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 08w01 PD8: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 09w01 PD9: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 10w01 PD10: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 11w01 PD11: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 12w01 PD12: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 13w01 PD13: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 14w01 PD14: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 15w01 PD15: Port C pull-down bit y (y=0..15)
0x40007038 B  REGISTER PUCRD (rw): Power Port D pull-up control register
0x40007038 C   FIELD 00w01 PU0: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 01w01 PU1: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 02w01 PU2: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 03w01 PU3: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 04w01 PU4: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 05w01 PU5: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 06w01 PU6: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 07w01 PU7: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 08w01 PU8: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 09w01 PU9: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 10w01 PU10: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 11w01 PU11: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 12w01 PU12: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 13w01 PU13: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 14w01 PU14: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 15w01 PU15: Port D pull-up bit y (y=0..15)
0x4000703C B  REGISTER PDCRD (rw): Power Port D pull-down control register
0x4000703C C   FIELD 00w01 PD0: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 01w01 PD1: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 02w01 PD2: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 03w01 PD3: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 04w01 PD4: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 05w01 PD5: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 06w01 PD6: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 07w01 PD7: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 08w01 PD8: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 09w01 PD9: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 10w01 PD10: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 11w01 PD11: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 12w01 PD12: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 13w01 PD13: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 14w01 PD14: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 15w01 PD15: Port D pull-down bit y (y=0..15)
0x40007040 B  REGISTER PUCRE (rw): Power Port E pull-up control register
0x40007040 C   FIELD 00w01 PU0: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 01w01 PU1: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 02w01 PU2: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 03w01 PU3: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 04w01 PU4: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 05w01 PU5: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 06w01 PU6: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 07w01 PU7: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 08w01 PU8: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 09w01 PU9: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 10w01 PU10: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 11w01 PU11: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 12w01 PU12: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 13w01 PU13: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 14w01 PU14: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 15w01 PU15: Port E pull-up bit y (y=0..15)
0x40007044 B  REGISTER PDCRE (rw): Power Port E pull-down control register
0x40007044 C   FIELD 00w01 PD0: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 01w01 PD1: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 02w01 PD2: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 03w01 PD3: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 04w01 PD4: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 05w01 PD5: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 06w01 PD6: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 07w01 PD7: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 08w01 PD8: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 09w01 PD9: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 10w01 PD10: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 11w01 PD11: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 12w01 PD12: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 13w01 PD13: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 14w01 PD14: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 15w01 PD15: Port E pull-down bit y (y=0..15)
0x40007058 B  REGISTER PUCRH (rw): Power Port H pull-up control register
0x40007058 C   FIELD 00w01 PU0: Port H pull-up bit y (y=0..1)
0x40007058 C   FIELD 01w01 PU1: Port H pull-up bit y (y=0..1)
0x40007058 C   FIELD 03w01 PU3: Port H pull-up bit y (y=0..1)
0x4000705C B  REGISTER PDCRH (rw): Power Port H pull-down control register
0x4000705C C   FIELD 00w01 PD0: Port H pull-down bit y (y=0..1)
0x4000705C C   FIELD 01w01 PD1: Port H pull-down bit y (y=0..1)
0x4000705C C   FIELD 03w01 PD3: Port H pull-down bit y (y=0..1)
0x40007800 A PERIPHERAL OPAMP
0x40007800 B  REGISTER OPAMP1_CSR (rw): OPAMP1 control/status register
0x40007800 C   FIELD 00w01 OPAEN: Operational amplifier Enable
0x40007800 C   FIELD 01w01 OPALPM: Operational amplifier Low Power Mode
0x40007800 C   FIELD 02w02 OPAMODE: Operational amplifier PGA mode
0x40007800 C   FIELD 04w02 PGA_GAIN: Operational amplifier Programmable amplifier gain value
0x40007800 C   FIELD 08w02 VM_SEL: Inverting input selection
0x40007800 C   FIELD 10w01 VP_SEL: Non inverted input selection
0x40007800 C   FIELD 12w01 CALON: Calibration mode enabled
0x40007800 C   FIELD 13w01 CALSEL: Calibration selection
0x40007800 C   FIELD 14w01 USERTRIM: allows to switch from AOP offset trimmed values to AOP offset
0x40007800 C   FIELD 15w01 CALOUT: Operational amplifier calibration output
0x40007800 C   FIELD 31w01 OPA_RANGE: Operational amplifier power supply range for stability
0x40007804 B  REGISTER OPAMP1_OTR (rw): OPAMP1 offset trimming register in normal mode
0x40007804 C   FIELD 00w05 TRIMOFFSETN: Trim for NMOS differential pairs
0x40007804 C   FIELD 08w05 TRIMOFFSETP: Trim for PMOS differential pairs
0x40007808 B  REGISTER OPAMP1_LPOTR (rw): OPAMP1 offset trimming register in low-power mode
0x40007808 C   FIELD 00w05 TRIMLPOFFSETN: Trim for NMOS differential pairs
0x40007808 C   FIELD 08w05 TRIMLPOFFSETP: Trim for PMOS differential pairs
0x40007810 B  REGISTER OPAMP2_CSR (rw): OPAMP2 control/status register
0x40007810 C   FIELD 00w01 OPAEN (=OPAMP.OPAMP1_CSR.OPAEN): Operational amplifier Enable
0x40007810 C   FIELD 01w01 OPALPM (=OPAMP.OPAMP1_CSR.OPALPM): Operational amplifier Low Power Mode
0x40007810 C   FIELD 02w02 OPAMODE (=OPAMP.OPAMP1_CSR.OPAMODE): Operational amplifier PGA mode
0x40007810 C   FIELD 04w02 PGA_GAIN: Operational amplifier Programmable amplifier gain value
0x40007810 C   FIELD 08w02 VM_SEL (=OPAMP.OPAMP1_CSR.VM_SEL): Inverting input selection
0x40007810 C   FIELD 10w01 VP_SEL (=OPAMP.OPAMP1_CSR.VP_SEL): Non inverted input selection
0x40007810 C   FIELD 12w01 CALON (=OPAMP.OPAMP1_CSR.CALON): Calibration mode enabled
0x40007810 C   FIELD 13w01 CALSEL (=OPAMP.OPAMP1_CSR.CALSEL): Calibration selection
0x40007810 C   FIELD 14w01 USERTRIM (=OPAMP.OPAMP1_CSR.USERTRIM): allows to switch from AOP offset trimmed values to AOP offset
0x40007810 C   FIELD 15w01 CALOUT (=OPAMP.OPAMP1_CSR.CALOUT): Operational amplifier calibration output
0x40007814 B  REGISTER OPAMP2_OTR (rw): OPAMP2 offset trimming register in normal mode
0x40007814 C   FIELD 00w05 TRIMOFFSETN: Trim for NMOS differential pairs
0x40007814 C   FIELD 08w05 TRIMOFFSETP: Trim for PMOS differential pairs
0x40007818 B  REGISTER OPAMP2_LPOTR (rw): OPAMP2 offset trimming register in low-power mode
0x40007818 C   FIELD 00w05 TRIMLPOFFSETN: Trim for NMOS differential pairs
0x40007818 C   FIELD 08w05 TRIMLPOFFSETP: Trim for PMOS differential pairs
0x40007C00 A PERIPHERAL LPTIM1
0x40007C00 B  REGISTER ISR (ro): Interrupt and Status Register
0x40007C00 C   FIELD 00w01 CMPM: Compare match
0x40007C00 C   FIELD 01w01 ARRM: Autoreload match
0x40007C00 C   FIELD 02w01 EXTTRIG: External trigger edge event
0x40007C00 C   FIELD 03w01 CMPOK: Compare register update OK
0x40007C00 C   FIELD 04w01 ARROK: Autoreload register update OK
0x40007C00 C   FIELD 05w01 UP: Counter direction change down to up
0x40007C00 C   FIELD 06w01 DOWN: Counter direction change up to down
0x40007C00 C   FIELD 07w01 UE: UE
0x40007C00 C   FIELD 08w01 REPOK: REPOK
0x40007C04 B  REGISTER ICR (wo): Interrupt Clear Register
0x40007C04 C   FIELD 00w01 CMPMCF: compare match Clear Flag
0x40007C04 C   FIELD 01w01 ARRMCF: Autoreload match Clear Flag
0x40007C04 C   FIELD 02w01 EXTTRIGCF: External trigger valid edge Clear Flag
0x40007C04 C   FIELD 03w01 CMPOKCF: Compare register update OK Clear Flag
0x40007C04 C   FIELD 04w01 ARROKCF: Autoreload register update OK Clear Flag
0x40007C04 C   FIELD 05w01 UPCF: Direction change to UP Clear Flag
0x40007C04 C   FIELD 06w01 DOWNCF: Direction change to down Clear Flag
0x40007C04 C   FIELD 07w01 UECF: UECF
0x40007C04 C   FIELD 08w01 REPOKCF: REPOKCF
0x40007C08 B  REGISTER IER (rw): Interrupt Enable Register
0x40007C08 C   FIELD 00w01 CMPMIE: Compare match Interrupt Enable
0x40007C08 C   FIELD 01w01 ARRMIE: Autoreload match Interrupt Enable
0x40007C08 C   FIELD 02w01 EXTTRIGIE: External trigger valid edge Interrupt Enable
0x40007C08 C   FIELD 03w01 CMPOKIE: Compare register update OK Interrupt Enable
0x40007C08 C   FIELD 04w01 ARROKIE: Autoreload register update OK Interrupt Enable
0x40007C08 C   FIELD 05w01 UPIE: Direction change to UP Interrupt Enable
0x40007C08 C   FIELD 06w01 DOWNIE: Direction change to down Interrupt Enable
0x40007C08 C   FIELD 07w01 UEIE: UEIE
0x40007C08 C   FIELD 08w01 REPOKIE: REPOKIE
0x40007C0C B  REGISTER CFGR (rw): Configuration Register
0x40007C0C C   FIELD 00w01 CKSEL: Clock selector
0x40007C0C C   FIELD 01w02 CKPOL: Clock Polarity
0x40007C0C C   FIELD 03w02 CKFLT: Configurable digital filter for external clock
0x40007C0C C   FIELD 06w02 TRGFLT: Configurable digital filter for trigger
0x40007C0C C   FIELD 09w03 PRESC: Clock prescaler
0x40007C0C C   FIELD 13w03 TRIGSEL: Trigger selector
0x40007C0C C   FIELD 17w02 TRIGEN: Trigger enable and polarity
0x40007C0C C   FIELD 19w01 TIMOUT: Timeout enable
0x40007C0C C   FIELD 20w01 WAVE: Waveform shape
0x40007C0C C   FIELD 21w01 WAVPOL: Waveform shape polarity
0x40007C0C C   FIELD 22w01 PRELOAD: Registers update mode
0x40007C0C C   FIELD 23w01 COUNTMODE: counter mode enabled
0x40007C0C C   FIELD 24w01 ENC: Encoder mode enable
0x40007C10 B  REGISTER CR (rw): Control Register
0x40007C10 C   FIELD 00w01 ENABLE: LPTIM Enable
0x40007C10 C   FIELD 01w01 SNGSTRT: LPTIM start in single mode
0x40007C10 C   FIELD 02w01 CNTSTRT: Timer start in continuous mode
0x40007C10 C   FIELD 03w01 COUNTRST: COUNTRST
0x40007C10 C   FIELD 04w01 RSTARE: RSTARE
0x40007C14 B  REGISTER CMP (rw): Compare Register
0x40007C14 C   FIELD 00w16 CMP: Compare value
0x40007C18 B  REGISTER ARR (rw): Autoreload Register
0x40007C18 C   FIELD 00w16 ARR: Auto reload value
0x40007C1C B  REGISTER CNT (ro): Counter Register
0x40007C1C C   FIELD 00w16 CNT: Counter value
0x40007C20 B  REGISTER OR (rw): option register
0x40007C20 C   FIELD 00w01 OR_0: Option register bit 0
0x40007C20 C   FIELD 01w01 OR_1: Option register bit 1
0x40007C24 B  REGISTER CFGR2 (rw): configuration register 2
0x40007C24 C   FIELD 00w02 IN1SEL: LPTIM input 1 selection
0x40007C24 C   FIELD 04w02 IN2SEL: LPTIM input 2 selection
0x40007C28 B  REGISTER RCR (rw): repetition register
0x40007C28 C   FIELD 00w08 REP: Repetition register value
0x40008000 A PERIPHERAL LPUART1
0x40008000 B  REGISTER CR1 (rw): Control register 1
0x40008000 C   FIELD 00w01 UE: USART enable
0x40008000 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40008000 C   FIELD 02w01 RE: Receiver enable
0x40008000 C   FIELD 03w01 TE: Transmitter enable
0x40008000 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40008000 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40008000 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40008000 C   FIELD 07w01 TXEIE: interrupt enable
0x40008000 C   FIELD 08w01 PEIE: PE interrupt enable
0x40008000 C   FIELD 09w01 PS: Parity selection
0x40008000 C   FIELD 10w01 PCE: Parity control enable
0x40008000 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40008000 C   FIELD 12w01 M0: Word length
0x40008000 C   FIELD 13w01 MME: Mute mode enable
0x40008000 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40008000 C   FIELD 16w05 DEDT: Driver Enable de-assertion time
0x40008000 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x40008000 C   FIELD 28w01 M1: Word length
0x40008004 B  REGISTER CR2 (rw): Control register 2
0x40008004 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40008004 C   FIELD 12w02 STOP: STOP bits
0x40008004 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40008004 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40008004 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40008004 C   FIELD 18w01 DATAINV: Binary data inversion
0x40008004 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40008004 C   FIELD 24w08 ADD: Address of the USART node
0x40008008 B  REGISTER CR3 (rw): Control register 3
0x40008008 C   FIELD 00w01 EIE: Error interrupt enable
0x40008008 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40008008 C   FIELD 06w01 DMAR: DMA enable receiver
0x40008008 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40008008 C   FIELD 08w01 RTSE: RTS enable
0x40008008 C   FIELD 09w01 CTSE: CTS enable
0x40008008 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40008008 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40008008 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40008008 C   FIELD 14w01 DEM: Driver enable mode
0x40008008 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40008008 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40008008 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40008008 C   FIELD 23w01 UCESM: UCESM
0x4000800C B  REGISTER BRR (rw): Baud rate register
0x4000800C C   FIELD 00w20 BRR: BRR
0x40008018 B  REGISTER RQR (wo): Request register
0x40008018 C   FIELD 01w01 SBKRQ: Send break request
0x40008018 C   FIELD 02w01 MMRQ: Mute mode request
0x40008018 C   FIELD 03w01 RXFRQ: Receive data flush request
0x4000801C B  REGISTER ISR (ro): Interrupt & status register
0x4000801C C   FIELD 00w01 PE: PE
0x4000801C C   FIELD 01w01 FE: FE
0x4000801C C   FIELD 02w01 NF: NF
0x4000801C C   FIELD 03w01 ORE: ORE
0x4000801C C   FIELD 04w01 IDLE: IDLE
0x4000801C C   FIELD 05w01 RXNE: RXNE
0x4000801C C   FIELD 06w01 TC: TC
0x4000801C C   FIELD 07w01 TXE: TXE
0x4000801C C   FIELD 09w01 CTSIF: CTSIF
0x4000801C C   FIELD 10w01 CTS: CTS
0x4000801C C   FIELD 16w01 BUSY: BUSY
0x4000801C C   FIELD 17w01 CMF: CMF
0x4000801C C   FIELD 18w01 SBKF: SBKF
0x4000801C C   FIELD 19w01 RWU: RWU
0x4000801C C   FIELD 20w01 WUF: WUF
0x4000801C C   FIELD 21w01 TEACK: TEACK
0x4000801C C   FIELD 22w01 REACK: REACK
0x40008020 B  REGISTER ICR (wo): Interrupt flag clear register
0x40008020 C   FIELD 00w01 PECF: Parity error clear flag
0x40008020 C   FIELD 01w01 FECF: Framing error clear flag
0x40008020 C   FIELD 02w01 NCF: Noise detected clear flag
0x40008020 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40008020 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40008020 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40008020 C   FIELD 09w01 CTSCF: CTS clear flag
0x40008020 C   FIELD 17w01 CMCF: Character match clear flag
0x40008020 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40008024 B  REGISTER RDR (ro): Receive data register
0x40008024 C   FIELD 00w09 RDR: Receive data value
0x40008028 B  REGISTER TDR (rw): Transmit data register
0x40008028 C   FIELD 00w09 TDR: Transmit data value
0x40009400 A PERIPHERAL LPTIM2
0x40009400 B  REGISTER ISR (ro): Interrupt and Status Register
0x40009400 C   FIELD 00w01 CMPM: Compare match
0x40009400 C   FIELD 01w01 ARRM: Autoreload match
0x40009400 C   FIELD 02w01 EXTTRIG: External trigger edge event
0x40009400 C   FIELD 03w01 CMPOK: Compare register update OK
0x40009400 C   FIELD 04w01 ARROK: Autoreload register update OK
0x40009400 C   FIELD 05w01 UP: Counter direction change down to up
0x40009400 C   FIELD 06w01 DOWN: Counter direction change up to down
0x40009400 C   FIELD 07w01 UE: UE
0x40009400 C   FIELD 08w01 REPOK: REPOK
0x40009404 B  REGISTER ICR (wo): Interrupt Clear Register
0x40009404 C   FIELD 00w01 CMPMCF: compare match Clear Flag
0x40009404 C   FIELD 01w01 ARRMCF: Autoreload match Clear Flag
0x40009404 C   FIELD 02w01 EXTTRIGCF: External trigger valid edge Clear Flag
0x40009404 C   FIELD 03w01 CMPOKCF: Compare register update OK Clear Flag
0x40009404 C   FIELD 04w01 ARROKCF: Autoreload register update OK Clear Flag
0x40009404 C   FIELD 05w01 UPCF: Direction change to UP Clear Flag
0x40009404 C   FIELD 06w01 DOWNCF: Direction change to down Clear Flag
0x40009404 C   FIELD 07w01 UECF: UECF
0x40009404 C   FIELD 08w01 REPOKCF: REPOKCF
0x40009408 B  REGISTER IER (rw): Interrupt Enable Register
0x40009408 C   FIELD 00w01 CMPMIE: Compare match Interrupt Enable
0x40009408 C   FIELD 01w01 ARRMIE: Autoreload match Interrupt Enable
0x40009408 C   FIELD 02w01 EXTTRIGIE: External trigger valid edge Interrupt Enable
0x40009408 C   FIELD 03w01 CMPOKIE: Compare register update OK Interrupt Enable
0x40009408 C   FIELD 04w01 ARROKIE: Autoreload register update OK Interrupt Enable
0x40009408 C   FIELD 05w01 UPIE: Direction change to UP Interrupt Enable
0x40009408 C   FIELD 06w01 DOWNIE: Direction change to down Interrupt Enable
0x40009408 C   FIELD 07w01 UEIE: UEIE
0x40009408 C   FIELD 08w01 REPOKIE: REPOKIE
0x4000940C B  REGISTER CFGR (rw): Configuration Register
0x4000940C C   FIELD 00w01 CKSEL: Clock selector
0x4000940C C   FIELD 01w02 CKPOL: Clock Polarity
0x4000940C C   FIELD 03w02 CKFLT: Configurable digital filter for external clock
0x4000940C C   FIELD 06w02 TRGFLT: Configurable digital filter for trigger
0x4000940C C   FIELD 09w03 PRESC: Clock prescaler
0x4000940C C   FIELD 13w03 TRIGSEL: Trigger selector
0x4000940C C   FIELD 17w02 TRIGEN: Trigger enable and polarity
0x4000940C C   FIELD 19w01 TIMOUT: Timeout enable
0x4000940C C   FIELD 20w01 WAVE: Waveform shape
0x4000940C C   FIELD 21w01 WAVPOL: Waveform shape polarity
0x4000940C C   FIELD 22w01 PRELOAD: Registers update mode
0x4000940C C   FIELD 23w01 COUNTMODE: counter mode enabled
0x4000940C C   FIELD 24w01 ENC: Encoder mode enable
0x40009410 B  REGISTER CR (rw): Control Register
0x40009410 C   FIELD 00w01 ENABLE: LPTIM Enable
0x40009410 C   FIELD 01w01 SNGSTRT: LPTIM start in single mode
0x40009410 C   FIELD 02w01 CNTSTRT: Timer start in continuous mode
0x40009410 C   FIELD 03w01 COUNTRST: COUNTRST
0x40009410 C   FIELD 04w01 RSTARE: RSTARE
0x40009414 B  REGISTER CMP (rw): Compare Register
0x40009414 C   FIELD 00w16 CMP: Compare value
0x40009418 B  REGISTER ARR (rw): Autoreload Register
0x40009418 C   FIELD 00w16 ARR: Auto reload value
0x4000941C B  REGISTER CNT (ro): Counter Register
0x4000941C C   FIELD 00w16 CNT: Counter value
0x40009420 B  REGISTER OR (rw): option register
0x40009420 C   FIELD 00w01 OR_0: Option register bit 0
0x40009420 C   FIELD 01w01 OR_1: Option register bit 1
0x40009424 B  REGISTER CFGR2 (rw): configuration register 2
0x40009424 C   FIELD 00w02 IN1SEL: LPTIM input 1 selection
0x40009424 C   FIELD 04w02 IN2SEL: LPTIM input 2 selection
0x40009428 B  REGISTER RCR (rw): repetition register
0x40009428 C   FIELD 00w08 REP: Repetition register value
0x40010000 A PERIPHERAL SYSCFG
0x40010000 B  REGISTER MEMRMP (rw): memory remap register
0x40010000 C   FIELD 00w03 MEM_MODE: Memory mapping selection
0x40010004 B  REGISTER CFGR1 (rw): configuration register 1
0x40010004 C   FIELD 00w01 FWDIS: Firewall disable
0x40010004 C   FIELD 08w01 BOOSTEN: I/O analog switch voltage booster enable
0x40010004 C   FIELD 16w01 I2C_PB6_FMP: Fast-mode Plus (Fm+) driving capability activation on PB6
0x40010004 C   FIELD 17w01 I2C_PB7_FMP: Fast-mode Plus (Fm+) driving capability activation on PB7
0x40010004 C   FIELD 18w01 I2C_PB8_FMP: Fast-mode Plus (Fm+) driving capability activation on PB8
0x40010004 C   FIELD 19w01 I2C_PB9_FMP: Fast-mode Plus (Fm+) driving capability activation on PB9
0x40010004 C   FIELD 20w01 I2C1_FMP: I2C1 Fast-mode Plus driving capability activation
0x40010004 C   FIELD 21w01 I2C2_FMP: I2C2 Fast-mode Plus driving capability activation
0x40010004 C   FIELD 22w01 I2C3_FMP: I2C3 Fast-mode Plus driving capability activation
0x40010004 C   FIELD 26w06 FPU_IE: Floating Point Unit interrupts enable bits
0x40010008 B  REGISTER EXTICR1 (rw): external interrupt configuration register 1
0x40010008 C   FIELD 00w03 EXTI0: EXTI 0 configuration bits
0x40010008 C   FIELD 04w03 EXTI1: EXTI 1 configuration bits
0x40010008 C   FIELD 08w03 EXTI2: EXTI 2 configuration bits
0x40010008 C   FIELD 12w03 EXTI3: EXTI 3 configuration bits
0x4001000C B  REGISTER EXTICR2 (rw): external interrupt configuration register 2
0x4001000C C   FIELD 00w03 EXTI4: EXTI 4 configuration bits
0x4001000C C   FIELD 04w03 EXTI5: EXTI 5 configuration bits
0x4001000C C   FIELD 08w03 EXTI6: EXTI 6 configuration bits
0x4001000C C   FIELD 12w03 EXTI7: EXTI 7 configuration bits
0x40010010 B  REGISTER EXTICR3 (rw): external interrupt configuration register 3
0x40010010 C   FIELD 00w03 EXTI8: EXTI 8 configuration bits
0x40010010 C   FIELD 04w03 EXTI9: EXTI 9 configuration bits
0x40010010 C   FIELD 08w03 EXTI10: EXTI 10 configuration bits
0x40010010 C   FIELD 12w03 EXTI11: EXTI 11 configuration bits
0x40010014 B  REGISTER EXTICR4 (rw): external interrupt configuration register 4
0x40010014 C   FIELD 00w03 EXTI12: EXTI12 configuration bits
0x40010014 C   FIELD 04w03 EXTI13: EXTI13 configuration bits
0x40010014 C   FIELD 08w03 EXTI14: EXTI14 configuration bits
0x40010014 C   FIELD 12w03 EXTI15: EXTI15 configuration bits
0x40010018 B  REGISTER SCSR: SCSR
0x40010018 C   FIELD 00w01 SRAM2ER (rw): SRAM2 Erase
0x40010018 C   FIELD 01w01 SRAM2BSY (ro): SRAM2 busy by erase operation
0x4001001C B  REGISTER CFGR2: CFGR2
0x4001001C C   FIELD 00w01 CLL (wo): LOCKUP (Hardfault) output enable bit
0x4001001C C   FIELD 01w01 SPL (wo): SRAM2 parity lock bit
0x4001001C C   FIELD 02w01 PVDL (wo): PVD lock enable bit
0x4001001C C   FIELD 03w01 ECCL (wo): ECC Lock
0x4001001C C   FIELD 08w01 SPF (rw): SRAM2 parity error flag
0x40010020 B  REGISTER SWPR (wo): SWPR
0x40010020 C   FIELD 00w01 P0WP: P0WP
0x40010020 C   FIELD 01w01 P1WP: P1WP
0x40010020 C   FIELD 02w01 P2WP: P2WP
0x40010020 C   FIELD 03w01 P3WP: P3WP
0x40010020 C   FIELD 04w01 P4WP: P4WP
0x40010020 C   FIELD 05w01 P5WP: P5WP
0x40010020 C   FIELD 06w01 P6WP: P6WP
0x40010020 C   FIELD 07w01 P7WP: P7WP
0x40010020 C   FIELD 08w01 P8WP: P8WP
0x40010020 C   FIELD 09w01 P9WP: P9WP
0x40010020 C   FIELD 10w01 P10WP: P10WP
0x40010020 C   FIELD 11w01 P11WP: P11WP
0x40010020 C   FIELD 12w01 P12WP: P12WP
0x40010020 C   FIELD 13w01 P13WP: P13WP
0x40010020 C   FIELD 14w01 P14WP: P14WP
0x40010020 C   FIELD 15w01 P15WP: P15WP
0x40010020 C   FIELD 16w01 P16WP: P16WP
0x40010020 C   FIELD 17w01 P17WP: P17WP
0x40010020 C   FIELD 18w01 P18WP: P18WP
0x40010020 C   FIELD 19w01 P19WP: P19WP
0x40010020 C   FIELD 20w01 P20WP: P20WP
0x40010020 C   FIELD 21w01 P21WP: P21WP
0x40010020 C   FIELD 22w01 P22WP: P22WP
0x40010020 C   FIELD 23w01 P23WP: P23WP
0x40010020 C   FIELD 24w01 P24WP: P24WP
0x40010020 C   FIELD 25w01 P25WP: P25WP
0x40010020 C   FIELD 26w01 P26WP: P26WP
0x40010020 C   FIELD 27w01 P27WP: P27WP
0x40010020 C   FIELD 28w01 P28WP: P28WP
0x40010020 C   FIELD 29w01 P29WP: P29WP
0x40010020 C   FIELD 30w01 P30WP: P30WP
0x40010020 C   FIELD 31w01 P31WP: SRAM2 page 31 write protection
0x40010024 B  REGISTER SKR (wo): SKR
0x40010024 C   FIELD 00w08 KEY: SRAM2 write protection key for software erase
0x40010200 A PERIPHERAL COMP
0x40010200 B  REGISTER COMP1_CSR: Comparator 1 control and status register
0x40010200 C   FIELD 00w01 EN (rw): Comparator 1 enable bit
0x40010200 C   FIELD 02w02 PWRMODE (rw): Power Mode of the comparator 1
0x40010200 C   FIELD 04w03 INMSEL (rw): Comparator 1 Input Minus connection configuration bit
0x40010200 C   FIELD 07w01 INPSEL (rw): Comparator1 input plus selection bit
0x40010200 C   FIELD 15w01 POLARITY (rw): Comparator 1 polarity selection bit
0x40010200 C   FIELD 16w02 HYST (rw): Comparator 1 hysteresis selection bits
0x40010200 C   FIELD 18w03 BLANKING (rw): Comparator 1 blanking source selection bits
0x40010200 C   FIELD 22w01 BRGEN (rw): Scaler bridge enable
0x40010200 C   FIELD 23w01 SCALEN (rw): Voltage scaler enable bit
0x40010200 C   FIELD 30w01 VALUE (ro): Comparator 1 output status bit
0x40010200 C   FIELD 31w01 LOCK (wo): COMP1_CSR register lock bit
0x40010204 B  REGISTER COMP2_CSR: Comparator 2 control and status register
0x40010204 C   FIELD 00w01 EN (rw): Comparator 2 enable bit
0x40010204 C   FIELD 02w02 PWRMODE (rw): Power Mode of the comparator 2
0x40010204 C   FIELD 04w03 INMSEL (rw): Comparator 2 Input Minus connection configuration bit
0x40010204 C   FIELD 07w01 INPSEL (rw): Comparator 2 Input Plus connection configuration bit
0x40010204 C   FIELD 09w01 WINMODE (rw): Windows mode selection bit
0x40010204 C   FIELD 15w01 POLARITY (rw): Comparator 2 polarity selection bit
0x40010204 C   FIELD 16w02 HYST (rw): Comparator 2 hysteresis selection bits
0x40010204 C   FIELD 18w03 BLANKING (rw): Comparator 2 blanking source selection bits
0x40010204 C   FIELD 22w01 BRGEN (rw): Scaler bridge enable
0x40010204 C   FIELD 23w01 SCALEN (rw): Voltage scaler enable bit
0x40010204 C   FIELD 30w01 VALUE (ro): Comparator 2 output status bit
0x40010204 C   FIELD 31w01 LOCK (wo): COMP2_CSR register lock bit
0x40010400 A PERIPHERAL EXTI
0x40010400 B  REGISTER IMR1 (rw): Interrupt mask register
0x40010400 C   FIELD 00w01 MR0: Interrupt Mask on line 0
0x40010400 C   FIELD 01w01 MR1: Interrupt Mask on line 1
0x40010400 C   FIELD 02w01 MR2: Interrupt Mask on line 2
0x40010400 C   FIELD 03w01 MR3: Interrupt Mask on line 3
0x40010400 C   FIELD 04w01 MR4: Interrupt Mask on line 4
0x40010400 C   FIELD 05w01 MR5: Interrupt Mask on line 5
0x40010400 C   FIELD 06w01 MR6: Interrupt Mask on line 6
0x40010400 C   FIELD 07w01 MR7: Interrupt Mask on line 7
0x40010400 C   FIELD 08w01 MR8: Interrupt Mask on line 8
0x40010400 C   FIELD 09w01 MR9: Interrupt Mask on line 9
0x40010400 C   FIELD 10w01 MR10: Interrupt Mask on line 10
0x40010400 C   FIELD 11w01 MR11: Interrupt Mask on line 11
0x40010400 C   FIELD 12w01 MR12: Interrupt Mask on line 12
0x40010400 C   FIELD 13w01 MR13: Interrupt Mask on line 13
0x40010400 C   FIELD 14w01 MR14: Interrupt Mask on line 14
0x40010400 C   FIELD 15w01 MR15: Interrupt Mask on line 15
0x40010400 C   FIELD 16w01 MR16: Interrupt Mask on line 16
0x40010400 C   FIELD 17w01 MR17: Interrupt Mask on line 17
0x40010400 C   FIELD 18w01 MR18: Interrupt Mask on line 18
0x40010400 C   FIELD 19w01 MR19: Interrupt Mask on line 19
0x40010400 C   FIELD 20w01 MR20: Interrupt Mask on line 20
0x40010400 C   FIELD 21w01 MR21: Interrupt Mask on line 21
0x40010400 C   FIELD 22w01 MR22: Interrupt Mask on line 22
0x40010400 C   FIELD 23w01 MR23: Interrupt Mask on line 23
0x40010400 C   FIELD 24w01 MR24: Interrupt Mask on line 24
0x40010400 C   FIELD 25w01 MR25: Interrupt Mask on line 25
0x40010400 C   FIELD 26w01 MR26: Interrupt Mask on line 26
0x40010400 C   FIELD 27w01 MR27: Interrupt Mask on line 27
0x40010400 C   FIELD 28w01 MR28: Interrupt Mask on line 28
0x40010400 C   FIELD 29w01 MR29: Interrupt Mask on line 29
0x40010400 C   FIELD 30w01 MR30: Interrupt Mask on line 30
0x40010400 C   FIELD 31w01 MR31: Interrupt Mask on line 31
0x40010404 B  REGISTER EMR1 (rw): Event mask register
0x40010404 C   FIELD 00w01 MR0: Event Mask on line 0
0x40010404 C   FIELD 01w01 MR1: Event Mask on line 1
0x40010404 C   FIELD 02w01 MR2: Event Mask on line 2
0x40010404 C   FIELD 03w01 MR3: Event Mask on line 3
0x40010404 C   FIELD 04w01 MR4: Event Mask on line 4
0x40010404 C   FIELD 05w01 MR5: Event Mask on line 5
0x40010404 C   FIELD 06w01 MR6: Event Mask on line 6
0x40010404 C   FIELD 07w01 MR7: Event Mask on line 7
0x40010404 C   FIELD 08w01 MR8: Event Mask on line 8
0x40010404 C   FIELD 09w01 MR9: Event Mask on line 9
0x40010404 C   FIELD 10w01 MR10: Event Mask on line 10
0x40010404 C   FIELD 11w01 MR11: Event Mask on line 11
0x40010404 C   FIELD 12w01 MR12: Event Mask on line 12
0x40010404 C   FIELD 13w01 MR13: Event Mask on line 13
0x40010404 C   FIELD 14w01 MR14: Event Mask on line 14
0x40010404 C   FIELD 15w01 MR15: Event Mask on line 15
0x40010404 C   FIELD 16w01 MR16: Event Mask on line 16
0x40010404 C   FIELD 17w01 MR17: Event Mask on line 17
0x40010404 C   FIELD 18w01 MR18: Event Mask on line 18
0x40010404 C   FIELD 19w01 MR19: Event Mask on line 19
0x40010404 C   FIELD 20w01 MR20: Event Mask on line 20
0x40010404 C   FIELD 21w01 MR21: Event Mask on line 21
0x40010404 C   FIELD 22w01 MR22: Event Mask on line 22
0x40010404 C   FIELD 23w01 MR23: Event Mask on line 23
0x40010404 C   FIELD 24w01 MR24: Event Mask on line 24
0x40010404 C   FIELD 25w01 MR25: Event Mask on line 25
0x40010404 C   FIELD 26w01 MR26: Event Mask on line 26
0x40010404 C   FIELD 27w01 MR27: Event Mask on line 27
0x40010404 C   FIELD 28w01 MR28: Event Mask on line 28
0x40010404 C   FIELD 29w01 MR29: Event Mask on line 29
0x40010404 C   FIELD 30w01 MR30: Event Mask on line 30
0x40010404 C   FIELD 31w01 MR31: Event Mask on line 31
0x40010408 B  REGISTER RTSR1 (rw): Rising Trigger selection register
0x40010408 C   FIELD 00w01 TR0: Rising trigger event configuration of line 0
0x40010408 C   FIELD 01w01 TR1: Rising trigger event configuration of line 1
0x40010408 C   FIELD 02w01 TR2: Rising trigger event configuration of line 2
0x40010408 C   FIELD 03w01 TR3: Rising trigger event configuration of line 3
0x40010408 C   FIELD 04w01 TR4: Rising trigger event configuration of line 4
0x40010408 C   FIELD 05w01 TR5: Rising trigger event configuration of line 5
0x40010408 C   FIELD 06w01 TR6: Rising trigger event configuration of line 6
0x40010408 C   FIELD 07w01 TR7: Rising trigger event configuration of line 7
0x40010408 C   FIELD 08w01 TR8: Rising trigger event configuration of line 8
0x40010408 C   FIELD 09w01 TR9: Rising trigger event configuration of line 9
0x40010408 C   FIELD 10w01 TR10: Rising trigger event configuration of line 10
0x40010408 C   FIELD 11w01 TR11: Rising trigger event configuration of line 11
0x40010408 C   FIELD 12w01 TR12: Rising trigger event configuration of line 12
0x40010408 C   FIELD 13w01 TR13: Rising trigger event configuration of line 13
0x40010408 C   FIELD 14w01 TR14: Rising trigger event configuration of line 14
0x40010408 C   FIELD 15w01 TR15: Rising trigger event configuration of line 15
0x40010408 C   FIELD 16w01 TR16: Rising trigger event configuration of line 16
0x40010408 C   FIELD 18w01 TR18: Rising trigger event configuration of line 18
0x40010408 C   FIELD 19w01 TR19: Rising trigger event configuration of line 19
0x40010408 C   FIELD 20w01 TR20: Rising trigger event configuration of line 20
0x40010408 C   FIELD 21w01 TR21: Rising trigger event configuration of line 21
0x40010408 C   FIELD 22w01 TR22: Rising trigger event configuration of line 22
0x4001040C B  REGISTER FTSR1 (rw): Falling Trigger selection register
0x4001040C C   FIELD 00w01 TR0: Falling trigger event configuration of line 0
0x4001040C C   FIELD 01w01 TR1: Falling trigger event configuration of line 1
0x4001040C C   FIELD 02w01 TR2: Falling trigger event configuration of line 2
0x4001040C C   FIELD 03w01 TR3: Falling trigger event configuration of line 3
0x4001040C C   FIELD 04w01 TR4: Falling trigger event configuration of line 4
0x4001040C C   FIELD 05w01 TR5: Falling trigger event configuration of line 5
0x4001040C C   FIELD 06w01 TR6: Falling trigger event configuration of line 6
0x4001040C C   FIELD 07w01 TR7: Falling trigger event configuration of line 7
0x4001040C C   FIELD 08w01 TR8: Falling trigger event configuration of line 8
0x4001040C C   FIELD 09w01 TR9: Falling trigger event configuration of line 9
0x4001040C C   FIELD 10w01 TR10: Falling trigger event configuration of line 10
0x4001040C C   FIELD 11w01 TR11: Falling trigger event configuration of line 11
0x4001040C C   FIELD 12w01 TR12: Falling trigger event configuration of line 12
0x4001040C C   FIELD 13w01 TR13: Falling trigger event configuration of line 13
0x4001040C C   FIELD 14w01 TR14: Falling trigger event configuration of line 14
0x4001040C C   FIELD 15w01 TR15: Falling trigger event configuration of line 15
0x4001040C C   FIELD 16w01 TR16: Falling trigger event configuration of line 16
0x4001040C C   FIELD 18w01 TR18: Falling trigger event configuration of line 18
0x4001040C C   FIELD 19w01 TR19: Falling trigger event configuration of line 19
0x4001040C C   FIELD 20w01 TR20: Falling trigger event configuration of line 20
0x4001040C C   FIELD 21w01 TR21: Falling trigger event configuration of line 21
0x4001040C C   FIELD 22w01 TR22: Falling trigger event configuration of line 22
0x40010410 B  REGISTER SWIER1 (rw): Software interrupt event register
0x40010410 C   FIELD 00w01 SWIER0: Software Interrupt on line 0
0x40010410 C   FIELD 01w01 SWIER1: Software Interrupt on line 1
0x40010410 C   FIELD 02w01 SWIER2: Software Interrupt on line 2
0x40010410 C   FIELD 03w01 SWIER3: Software Interrupt on line 3
0x40010410 C   FIELD 04w01 SWIER4: Software Interrupt on line 4
0x40010410 C   FIELD 05w01 SWIER5: Software Interrupt on line 5
0x40010410 C   FIELD 06w01 SWIER6: Software Interrupt on line 6
0x40010410 C   FIELD 07w01 SWIER7: Software Interrupt on line 7
0x40010410 C   FIELD 08w01 SWIER8: Software Interrupt on line 8
0x40010410 C   FIELD 09w01 SWIER9: Software Interrupt on line 9
0x40010410 C   FIELD 10w01 SWIER10: Software Interrupt on line 10
0x40010410 C   FIELD 11w01 SWIER11: Software Interrupt on line 11
0x40010410 C   FIELD 12w01 SWIER12: Software Interrupt on line 12
0x40010410 C   FIELD 13w01 SWIER13: Software Interrupt on line 13
0x40010410 C   FIELD 14w01 SWIER14: Software Interrupt on line 14
0x40010410 C   FIELD 15w01 SWIER15: Software Interrupt on line 15
0x40010410 C   FIELD 16w01 SWIER16: Software Interrupt on line 16
0x40010410 C   FIELD 18w01 SWIER18: Software Interrupt on line 18
0x40010410 C   FIELD 19w01 SWIER19: Software Interrupt on line 19
0x40010410 C   FIELD 20w01 SWIER20: Software Interrupt on line 20
0x40010410 C   FIELD 21w01 SWIER21: Software Interrupt on line 21
0x40010410 C   FIELD 22w01 SWIER22: Software Interrupt on line 22
0x40010414 B  REGISTER PR1 (rw): Pending register
0x40010414 C   FIELD 00w01 PR0: Pending bit 0
0x40010414 C   FIELD 01w01 PR1: Pending bit 1
0x40010414 C   FIELD 02w01 PR2: Pending bit 2
0x40010414 C   FIELD 03w01 PR3: Pending bit 3
0x40010414 C   FIELD 04w01 PR4: Pending bit 4
0x40010414 C   FIELD 05w01 PR5: Pending bit 5
0x40010414 C   FIELD 06w01 PR6: Pending bit 6
0x40010414 C   FIELD 07w01 PR7: Pending bit 7
0x40010414 C   FIELD 08w01 PR8: Pending bit 8
0x40010414 C   FIELD 09w01 PR9: Pending bit 9
0x40010414 C   FIELD 10w01 PR10: Pending bit 10
0x40010414 C   FIELD 11w01 PR11: Pending bit 11
0x40010414 C   FIELD 12w01 PR12: Pending bit 12
0x40010414 C   FIELD 13w01 PR13: Pending bit 13
0x40010414 C   FIELD 14w01 PR14: Pending bit 14
0x40010414 C   FIELD 15w01 PR15: Pending bit 15
0x40010414 C   FIELD 16w01 PR16: Pending bit 16
0x40010414 C   FIELD 18w01 PR18: Pending bit 18
0x40010414 C   FIELD 19w01 PR19: Pending bit 19
0x40010414 C   FIELD 20w01 PR20: Pending bit 20
0x40010414 C   FIELD 21w01 PR21: Pending bit 21
0x40010414 C   FIELD 22w01 PR22: Pending bit 22
0x40010420 B  REGISTER IMR2 (rw): Interrupt mask register
0x40010420 C   FIELD 00w01 MR32: Interrupt Mask on external/internal line 32
0x40010420 C   FIELD 01w01 MR33: Interrupt Mask on external/internal line 33
0x40010420 C   FIELD 02w01 MR34: Interrupt Mask on external/internal line 34
0x40010420 C   FIELD 03w01 MR35: Interrupt Mask on external/internal line 35
0x40010420 C   FIELD 04w01 MR36: Interrupt Mask on external/internal line 36
0x40010420 C   FIELD 05w01 MR37: Interrupt Mask on external/internal line 37
0x40010420 C   FIELD 06w01 MR38: Interrupt Mask on external/internal line 38
0x40010420 C   FIELD 07w01 MR39: Interrupt Mask on external/internal line 39
0x40010424 B  REGISTER EMR2 (rw): Event mask register
0x40010424 C   FIELD 00w01 MR32: Event mask on external/internal line 32
0x40010424 C   FIELD 01w01 MR33: Event mask on external/internal line 33
0x40010424 C   FIELD 02w01 MR34: Event mask on external/internal line 34
0x40010424 C   FIELD 03w01 MR35: Event mask on external/internal line 35
0x40010424 C   FIELD 04w01 MR36: Event mask on external/internal line 36
0x40010424 C   FIELD 05w01 MR37: Event mask on external/internal line 37
0x40010424 C   FIELD 06w01 MR38: Event mask on external/internal line 38
0x40010424 C   FIELD 07w01 MR39: Event mask on external/internal line 39
0x40010428 B  REGISTER RTSR2 (rw): Rising Trigger selection register
0x40010428 C   FIELD 03w01 RT35: Rising trigger event configuration bit of line 35
0x40010428 C   FIELD 04w01 RT36: Rising trigger event configuration bit of line 36
0x40010428 C   FIELD 05w01 RT37: Rising trigger event configuration bit of line 37
0x40010428 C   FIELD 06w01 RT38: Rising trigger event configuration bit of line 38
0x4001042C B  REGISTER FTSR2 (rw): Falling Trigger selection register
0x4001042C C   FIELD 03w01 FT35: Falling trigger event configuration bit of line 35
0x4001042C C   FIELD 04w01 FT36: Falling trigger event configuration bit of line 36
0x4001042C C   FIELD 05w01 FT37: Falling trigger event configuration bit of line 37
0x4001042C C   FIELD 06w01 FT38: Falling trigger event configuration bit of line 38
0x40010430 B  REGISTER SWIER2 (rw): Software interrupt event register
0x40010430 C   FIELD 03w01 SWI35: Software interrupt on line 35
0x40010430 C   FIELD 04w01 SWI36: Software interrupt on line 36
0x40010430 C   FIELD 05w01 SWI37: Software interrupt on line 37
0x40010430 C   FIELD 06w01 SWI38: Software interrupt on line 38
0x40010434 B  REGISTER PR2 (rw): Pending register
0x40010434 C   FIELD 03w01 PIF35: Pending interrupt flag on line 35
0x40010434 C   FIELD 04w01 PIF36: Pending interrupt flag on line 36
0x40010434 C   FIELD 05w01 PIF37: Pending interrupt flag on line 37
0x40010434 C   FIELD 06w01 PIF38: Pending interrupt flag on line 38
0x40011C00 A PERIPHERAL FIREWALL
0x40011C00 B  REGISTER CSSA (rw): Code segment start address
0x40011C00 C   FIELD 08w16 ADD: code segment start address
0x40011C04 B  REGISTER CSL (rw): Code segment length
0x40011C04 C   FIELD 08w14 LENG: code segment length
0x40011C08 B  REGISTER NVDSSA (rw): Non-volatile data segment start address
0x40011C08 C   FIELD 08w16 ADD: Non-volatile data segment start address
0x40011C0C B  REGISTER NVDSL (rw): Non-volatile data segment length
0x40011C0C C   FIELD 08w14 LENG: Non-volatile data segment length
0x40011C10 B  REGISTER VDSSA (rw): Volatile data segment start address
0x40011C10 C   FIELD 06w10 ADD: Volatile data segment start address
0x40011C14 B  REGISTER VDSL (rw): Volatile data segment length
0x40011C14 C   FIELD 06w10 LENG: Non-volatile data segment length
0x40011C20 B  REGISTER CR (rw): Configuration register
0x40011C20 C   FIELD 00w01 FPA: Firewall pre alarm
0x40011C20 C   FIELD 01w01 VDS: Volatile data shared
0x40011C20 C   FIELD 02w01 VDE: Volatile data execution
0x40012C00 A PERIPHERAL TIM1
0x40012C00 B  REGISTER CR1 (rw): control register 1
0x40012C00 C   FIELD 00w01 CEN: Counter enable
0x40012C00 C   FIELD 01w01 UDIS: Update disable
0x40012C00 C   FIELD 02w01 URS: Update request source
0x40012C00 C   FIELD 03w01 OPM: One-pulse mode
0x40012C00 C   FIELD 04w01 DIR: Direction
0x40012C00 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40012C00 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40012C00 C   FIELD 08w02 CKD: Clock division
0x40012C04 B  REGISTER CR2 (rw): control register 2
0x40012C04 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40012C04 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40012C04 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40012C04 C   FIELD 04w03 MMS: Master mode selection
0x40012C04 C   FIELD 07w01 TI1S: TI1 selection
0x40012C04 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40012C04 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x40012C04 C   FIELD 10w01 OIS2: Output Idle state (OC2 output)
0x40012C04 C   FIELD 11w01 OIS2N: Output Idle state (OC2N output)
0x40012C04 C   FIELD 12w01 OIS3: Output Idle state (OC3 output)
0x40012C04 C   FIELD 13w01 OIS3N: Output Idle state (OC3N output)
0x40012C04 C   FIELD 14w01 OIS4: Output Idle state (OC4 output)
0x40012C08 B  REGISTER SMCR (rw): slave mode control register
0x40012C08 C   FIELD 00w03 SMS: Slave mode selection
0x40012C08 C   FIELD 03w01 OCCS: OCREF clear selection
0x40012C08 C   FIELD 04w03 TS: Trigger selection
0x40012C08 C   FIELD 07w01 MSM: Master/Slave mode
0x40012C08 C   FIELD 08w04 ETF: External trigger filter
0x40012C08 C   FIELD 12w02 ETPS: External trigger prescaler
0x40012C08 C   FIELD 14w01 ECE: External clock enable
0x40012C08 C   FIELD 15w01 ETP: External trigger polarity
0x40012C0C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x40012C0C C   FIELD 00w01 UIE: Update interrupt enable
0x40012C0C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x40012C0C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x40012C0C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x40012C0C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x40012C0C C   FIELD 05w01 COMIE: COM interrupt enable
0x40012C0C C   FIELD 06w01 TIE: Trigger interrupt enable
0x40012C0C C   FIELD 07w01 BIE: Break interrupt enable
0x40012C0C C   FIELD 08w01 UDE: Update DMA request enable
0x40012C0C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x40012C0C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x40012C0C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x40012C0C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x40012C0C C   FIELD 13w01 COMDE: COM DMA request enable
0x40012C0C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40012C10 B  REGISTER SR (rw): status register
0x40012C10 C   FIELD 00w01 UIF: Update interrupt flag
0x40012C10 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40012C10 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40012C10 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40012C10 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40012C10 C   FIELD 05w01 COMIF: COM interrupt flag
0x40012C10 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40012C10 C   FIELD 07w01 BIF: Break interrupt flag
0x40012C10 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40012C10 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40012C10 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40012C10 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40012C10 C   FIELD 13w01 SBIF: System Break interrupt flag
0x40012C10 C   FIELD 16w01 CC5IF: Compare 5 interrupt flag
0x40012C10 C   FIELD 17w01 CC6IF: Compare 6 interrupt flag
0x40012C14 B  REGISTER EGR (wo): event generation register
0x40012C14 C   FIELD 00w01 UG: Update generation
0x40012C14 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40012C14 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40012C14 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40012C14 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40012C14 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40012C14 C   FIELD 06w01 TG: Trigger generation
0x40012C14 C   FIELD 07w01 BG: Break generation
0x40012C14 C   FIELD 08w01 B2G: Break 2 generation
0x40012C18 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40012C18 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40012C18 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40012C18 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40012C18 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40012C18 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40012C18 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40012C18 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40012C18 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40012C18 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40012C18 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40012C18 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40012C18 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40012C18 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40012C18 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40012C18 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40012C18 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40012C18 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40012C18 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40012C18 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x40012C1C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x40012C1C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x40012C1C C   FIELD 00w02 CC3S (=TIM1.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x40012C1C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x40012C1C C   FIELD 02w01 OC3FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x40012C1C C   FIELD 02w02 IC3PSC (=TIM1.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x40012C1C C   FIELD 03w01 OC3PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x40012C1C C   FIELD 04w03 OC3M (=TIM1.CCMR1_Output.OC%sM): Output compare 3 mode
0x40012C1C C   FIELD 04w04 IC3F (=TIM1.CCMR1_Input.IC%sF): Input capture 3 filter
0x40012C1C C   FIELD 07w01 OC3CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x40012C1C C   FIELD 08w02 CC4S (=TIM1.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x40012C1C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x40012C1C C   FIELD 10w01 OC4FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x40012C1C C   FIELD 10w02 IC4PSC (=TIM1.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x40012C1C C   FIELD 11w01 OC4PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x40012C1C C   FIELD 12w03 OC4M (=TIM1.CCMR1_Output.OC%sM): Output compare 4 mode
0x40012C1C C   FIELD 12w04 IC4F (=TIM1.CCMR1_Input.IC%sF): Input capture 4 filter
0x40012C1C C   FIELD 15w01 OC4CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x40012C1C C   FIELD 16w01 OC3M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x40012C1C C   FIELD 24w01 OC4M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40012C20 B  REGISTER CCER (rw): capture/compare enable register
0x40012C20 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40012C20 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40012C20 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40012C20 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40012C20 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40012C20 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40012C20 C   FIELD 06w01 CC2NE: Capture/Compare 2 complementary output enable
0x40012C20 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40012C20 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40012C20 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40012C20 C   FIELD 10w01 CC3NE: Capture/Compare 3 complementary output enable
0x40012C20 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40012C20 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40012C20 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40012C20 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40012C20 C   FIELD 16w01 CC5E: Capture/Compare 5 output enable
0x40012C20 C   FIELD 17w01 CC5P: Capture/Compare 5 output Polarity
0x40012C20 C   FIELD 20w01 CC6E: Capture/Compare 6 output enable
0x40012C20 C   FIELD 21w01 CC6P: Capture/Compare 6 output Polarity
0x40012C24 B  REGISTER CNT: counter
0x40012C24 C   FIELD 00w16 CNT (rw): counter value
0x40012C24 C   FIELD 31w01 UIFCPY (ro): UIF copy
0x40012C28 B  REGISTER PSC (rw): prescaler
0x40012C28 C   FIELD 00w16 PSC: Prescaler value
0x40012C2C B  REGISTER ARR (rw): auto-reload register
0x40012C2C C   FIELD 00w16 ARR: Auto-reload value
0x40012C30 B  REGISTER RCR (rw): repetition counter register
0x40012C30 C   FIELD 00w08 REP: Repetition counter value
0x40012C34 B  REGISTER CCR1 (rw): capture/compare register
0x40012C34 C   FIELD 00w16 CCR: Capture/Compare value
0x40012C38 B  REGISTER CCR2 (rw): capture/compare register
0x40012C38 C   FIELD 00w16 CCR: Capture/Compare value
0x40012C3C B  REGISTER CCR3 (rw): capture/compare register
0x40012C3C C   FIELD 00w16 CCR: Capture/Compare value
0x40012C40 B  REGISTER CCR4 (rw): capture/compare register
0x40012C40 C   FIELD 00w16 CCR: Capture/Compare value
0x40012C44 B  REGISTER BDTR (rw): break and dead-time register
0x40012C44 C   FIELD 00w08 DTG: Dead-time generator setup
0x40012C44 C   FIELD 08w02 LOCK: Lock configuration
0x40012C44 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40012C44 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40012C44 C   FIELD 12w01 BKE: Break enable
0x40012C44 C   FIELD 13w01 BKP: Break polarity
0x40012C44 C   FIELD 14w01 AOE: Automatic output enable
0x40012C44 C   FIELD 15w01 MOE: Main output enable
0x40012C44 C   FIELD 16w04 BKF: Break filter
0x40012C44 C   FIELD 20w04 BK2F: Break 2 filter
0x40012C44 C   FIELD 24w01 BK2E: Break 2 enable
0x40012C44 C   FIELD 25w01 BK2P: Break 2 polarity
0x40012C48 B  REGISTER DCR (rw): DMA control register
0x40012C48 C   FIELD 00w05 DBA: DMA base address
0x40012C48 C   FIELD 08w05 DBL: DMA burst length
0x40012C4C B  REGISTER DMAR (rw): DMA address for full transfer
0x40012C4C C   FIELD 00w32 DMAB: DMA register for burst accesses
0x40012C50 B  REGISTER OR1 (rw): DMA address for full transfer
0x40012C50 C   FIELD 00w02 ETR_ADC1_RMP: External trigger remap on ADC1 analog watchdog
0x40012C50 C   FIELD 04w01 TI1_RMP: Input Capture 1 remap
0x40012C54 B  REGISTER CCMR3_Output (rw): capture/compare mode register 2 (output mode)
0x40012C54 C   FIELD 02w01 OC5FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 5 fast enable
0x40012C54 C   FIELD 03w01 OC5PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 5 preload enable
0x40012C54 C   FIELD 04w03 OC5M (=TIM1.CCMR1_Output.OC%sM): Output compare 5 mode
0x40012C54 C   FIELD 07w01 OC5CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 5 clear enable
0x40012C54 C   FIELD 10w01 OC6FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 6 fast enable
0x40012C54 C   FIELD 11w01 OC6PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 6 preload enable
0x40012C54 C   FIELD 12w03 OC6M (=TIM1.CCMR1_Output.OC%sM): Output compare 6 mode
0x40012C54 C   FIELD 15w01 OC6CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 6 clear enable
0x40012C54 C   FIELD 16w01 OC5M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 5 mode, bit 3
0x40012C54 C   FIELD 24w01 OC6M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 6 mode, bit 3
0x40012C58 B  REGISTER CCR5 (rw): capture/compare register
0x40012C58 C   FIELD 00w16 CCR: Capture/Compare value
0x40012C58 C   FIELD 29w01 GC5C1: Group Channel 5 and Channel 1
0x40012C58 C   FIELD 30w01 GC5C2: Group Channel 5 and Channel 2
0x40012C58 C   FIELD 31w01 GC5C3: Group Channel 5 and Channel 3
0x40012C5C B  REGISTER CCR6 (rw): capture/compare register
0x40012C5C C   FIELD 00w16 CCR: Capture/Compare value
0x40012C60 B  REGISTER OR2 (rw): DMA address for full transfer
0x40012C60 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40012C60 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40012C60 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40012C60 C   FIELD 08w01 BKDFBK0E: BRK DFSDM_BREAK0 enable
0x40012C60 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40012C60 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40012C60 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40012C60 C   FIELD 14w03 ETRSEL: ETR source selection
0x40012C64 B  REGISTER OR3 (rw): DMA address for full transfer
0x40012C64 C   FIELD 00w01 BK2INE: BRK2 BKIN input enable
0x40012C64 C   FIELD 01w01 BK2CMP1E: BRK2 COMP1 enable
0x40012C64 C   FIELD 02w01 BK2CMP2E: BRK2 COMP2 enable
0x40012C64 C   FIELD 09w01 BK2INP: BRK2 BKIN input polarity
0x40012C64 C   FIELD 10w01 BK2CMP1P: BRK2 COMP1 input polarity
0x40012C64 C   FIELD 11w01 BK2CMP2P: BRK2 COMP2 input polarity
0x40013000 A PERIPHERAL SPI1
0x40013000 B  REGISTER CR1 (rw): control register 1
0x40013000 C   FIELD 00w01 CPHA: Clock phase
0x40013000 C   FIELD 01w01 CPOL: Clock polarity
0x40013000 C   FIELD 02w01 MSTR: Master selection
0x40013000 C   FIELD 03w03 BR: Baud rate control
0x40013000 C   FIELD 06w01 SPE: SPI enable
0x40013000 C   FIELD 07w01 LSBFIRST: Frame format
0x40013000 C   FIELD 08w01 SSI: Internal slave select
0x40013000 C   FIELD 09w01 SSM: Software slave management
0x40013000 C   FIELD 10w01 RXONLY: Receive only
0x40013000 C   FIELD 11w01 CRCL: CRC length
0x40013000 C   FIELD 12w01 CRCNEXT: CRC transfer next
0x40013000 C   FIELD 13w01 CRCEN: Hardware CRC calculation enable
0x40013000 C   FIELD 14w01 BIDIOE: Output enable in bidirectional mode
0x40013000 C   FIELD 15w01 BIDIMODE: Bidirectional data mode enable
0x40013004 B  REGISTER CR2 (rw): control register 2
0x40013004 C   FIELD 00w01 RXDMAEN: Rx buffer DMA enable
0x40013004 C   FIELD 01w01 TXDMAEN: Tx buffer DMA enable
0x40013004 C   FIELD 02w01 SSOE: SS output enable
0x40013004 C   FIELD 03w01 NSSP: NSS pulse management
0x40013004 C   FIELD 04w01 FRF: Frame format
0x40013004 C   FIELD 05w01 ERRIE: Error interrupt enable
0x40013004 C   FIELD 06w01 RXNEIE: RX buffer not empty interrupt enable
0x40013004 C   FIELD 07w01 TXEIE: Tx buffer empty interrupt enable
0x40013004 C   FIELD 08w04 DS: Data size
0x40013004 C   FIELD 12w01 FRXTH: FIFO reception threshold
0x40013004 C   FIELD 13w01 LDMA_RX: Last DMA transfer for reception
0x40013004 C   FIELD 14w01 LDMA_TX: Last DMA transfer for transmission
0x40013008 B  REGISTER SR: status register
0x40013008 C   FIELD 00w01 RXNE (ro): Receive buffer not empty
0x40013008 C   FIELD 01w01 TXE (ro): Transmit buffer empty
0x40013008 C   FIELD 04w01 CRCERR (rw): CRC error flag
0x40013008 C   FIELD 05w01 MODF (ro): Mode fault
0x40013008 C   FIELD 06w01 OVR (ro): Overrun flag
0x40013008 C   FIELD 07w01 BSY (ro): Busy flag
0x40013008 C   FIELD 08w01 FRE (ro): Frame format error
0x40013008 C   FIELD 09w02 FRLVL (ro): FIFO reception level
0x40013008 C   FIELD 11w02 FTLVL (ro): FIFO transmission level
0x4001300C B  REGISTER DR (rw): data register
0x4001300C B  REGISTER DR8 (rw): Direct 8-bit access to data register
0x4001300C C   FIELD 00w08 DR: Data register
0x4001300C C   FIELD 00w16 DR: Data register
0x40013010 B  REGISTER CRCPR (rw): CRC polynomial register
0x40013010 C   FIELD 00w16 CRCPOLY: CRC polynomial register
0x40013014 B  REGISTER RXCRCR (ro): RX CRC register
0x40013014 C   FIELD 00w16 RxCRC: Rx CRC register
0x40013018 B  REGISTER TXCRCR (ro): TX CRC register
0x40013018 C   FIELD 00w16 TxCRC: Tx CRC register
0x40013800 A PERIPHERAL USART1
0x40013800 B  REGISTER CR1 (rw): Control register 1
0x40013800 C   FIELD 00w01 UE: USART enable
0x40013800 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40013800 C   FIELD 02w01 RE: Receiver enable
0x40013800 C   FIELD 03w01 TE: Transmitter enable
0x40013800 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40013800 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40013800 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40013800 C   FIELD 07w01 TXEIE: interrupt enable
0x40013800 C   FIELD 08w01 PEIE: PE interrupt enable
0x40013800 C   FIELD 09w01 PS: Parity selection
0x40013800 C   FIELD 10w01 PCE: Parity control enable
0x40013800 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40013800 C   FIELD 12w01 M0: Word length
0x40013800 C   FIELD 13w01 MME: Mute mode enable
0x40013800 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40013800 C   FIELD 15w01 OVER8: Oversampling mode
0x40013800 C   FIELD 16w05 DEDT: Driver Enable de-assertion time
0x40013800 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x40013800 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40013800 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40013800 C   FIELD 28w01 M1: Word length
0x40013804 B  REGISTER CR2 (rw): Control register 2
0x40013804 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40013804 C   FIELD 05w01 LBDL: LIN break detection length
0x40013804 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40013804 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40013804 C   FIELD 09w01 CPHA: Clock phase
0x40013804 C   FIELD 10w01 CPOL: Clock polarity
0x40013804 C   FIELD 11w01 CLKEN: Clock enable
0x40013804 C   FIELD 12w02 STOP: STOP bits
0x40013804 C   FIELD 14w01 LINEN: LIN mode enable
0x40013804 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40013804 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40013804 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40013804 C   FIELD 18w01 DATAINV: Binary data inversion
0x40013804 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40013804 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40013804 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40013804 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40013804 C   FIELD 24w08 ADD: Address of the USART node
0x40013808 B  REGISTER CR3 (rw): Control register 3
0x40013808 C   FIELD 00w01 EIE: Error interrupt enable
0x40013808 C   FIELD 01w01 IREN: Ir mode enable
0x40013808 C   FIELD 02w01 IRLP: Ir low-power
0x40013808 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40013808 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40013808 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40013808 C   FIELD 06w01 DMAR: DMA enable receiver
0x40013808 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40013808 C   FIELD 08w01 RTSE: RTS enable
0x40013808 C   FIELD 09w01 CTSE: CTS enable
0x40013808 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40013808 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40013808 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40013808 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40013808 C   FIELD 14w01 DEM: Driver enable mode
0x40013808 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40013808 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40013808 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40013808 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40013808 C   FIELD 23w01 UCESM: USART Clock Enable in Stop mode
0x40013808 C   FIELD 24w01 TCBGTIE: Transmission complete before guard time interrupt enable
0x4001380C B  REGISTER BRR (rw): Baud rate register
0x4001380C C   FIELD 00w16 BRR: DIV_Mantissa
0x40013810 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40013810 C   FIELD 00w08 PSC: Prescaler value
0x40013810 C   FIELD 08w08 GT: Guard time value
0x40013814 B  REGISTER RTOR (rw): Receiver timeout register
0x40013814 C   FIELD 00w24 RTO: Receiver timeout value
0x40013814 C   FIELD 24w08 BLEN: Block Length
0x40013818 B  REGISTER RQR (wo): Request register
0x40013818 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40013818 C   FIELD 01w01 SBKRQ: Send break request
0x40013818 C   FIELD 02w01 MMRQ: Mute mode request
0x40013818 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40013818 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4001381C B  REGISTER ISR (ro): Interrupt & status register
0x4001381C C   FIELD 00w01 PE: PE
0x4001381C C   FIELD 01w01 FE: FE
0x4001381C C   FIELD 02w01 NF: NF
0x4001381C C   FIELD 03w01 ORE: ORE
0x4001381C C   FIELD 04w01 IDLE: IDLE
0x4001381C C   FIELD 05w01 RXNE: RXNE
0x4001381C C   FIELD 06w01 TC: TC
0x4001381C C   FIELD 07w01 TXE: TXE
0x4001381C C   FIELD 08w01 LBDF: LBDF
0x4001381C C   FIELD 09w01 CTSIF: CTSIF
0x4001381C C   FIELD 10w01 CTS: CTS
0x4001381C C   FIELD 11w01 RTOF: RTOF
0x4001381C C   FIELD 12w01 EOBF: EOBF
0x4001381C C   FIELD 14w01 ABRE: ABRE
0x4001381C C   FIELD 15w01 ABRF: ABRF
0x4001381C C   FIELD 16w01 BUSY: BUSY
0x4001381C C   FIELD 17w01 CMF: CMF
0x4001381C C   FIELD 18w01 SBKF: SBKF
0x4001381C C   FIELD 19w01 RWU: RWU
0x4001381C C   FIELD 20w01 WUF: WUF
0x4001381C C   FIELD 21w01 TEACK: TEACK
0x4001381C C   FIELD 22w01 REACK: REACK
0x4001381C C   FIELD 25w01 TCBGT: Transmission complete before guard time completion
0x40013820 B  REGISTER ICR (wo): Interrupt flag clear register
0x40013820 C   FIELD 00w01 PECF: Parity error clear flag
0x40013820 C   FIELD 01w01 FECF: Framing error clear flag
0x40013820 C   FIELD 02w01 NCF: Noise detected clear flag
0x40013820 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40013820 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40013820 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40013820 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40013820 C   FIELD 09w01 CTSCF: CTS clear flag
0x40013820 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40013820 C   FIELD 12w01 EOBCF: End of block clear flag
0x40013820 C   FIELD 17w01 CMCF: Character match clear flag
0x40013820 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40013824 B  REGISTER RDR (ro): Receive data register
0x40013824 C   FIELD 00w09 RDR: Receive data value
0x40013828 B  REGISTER TDR (rw): Transmit data register
0x40013828 C   FIELD 00w09 TDR: Transmit data value
0x40014000 A PERIPHERAL TIM15
0x40014000 B  REGISTER CR1 (rw): control register 1
0x40014000 C   FIELD 00w01 CEN: Counter enable
0x40014000 C   FIELD 01w01 UDIS: Update disable
0x40014000 C   FIELD 02w01 URS: Update request source
0x40014000 C   FIELD 03w01 OPM: One-pulse mode
0x40014000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40014000 C   FIELD 08w02 CKD: Clock division
0x40014000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40014004 B  REGISTER CR2 (rw): control register 2
0x40014004 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40014004 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40014004 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40014004 C   FIELD 04w03 MMS: Master mode selection
0x40014004 C   FIELD 07w01 TI1S: TI1 selection
0x40014004 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40014004 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x40014004 C   FIELD 10w01 OIS2: Output Idle state (OC2 output)
0x40014008 B  REGISTER SMCR (rw): TIM15 slave mode control register
0x40014008 C   FIELD 00w03 SMS: Slave mode selection
0x40014008 C   FIELD 04w03 TS: Trigger selection
0x40014008 C   FIELD 07w01 MSM: Master/slave mode
0x40014008 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x4001400C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4001400C C   FIELD 00w01 UIE: Update interrupt enable
0x4001400C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4001400C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4001400C C   FIELD 05w01 COMIE: COM interrupt enable
0x4001400C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4001400C C   FIELD 07w01 BIE: Break interrupt enable
0x4001400C C   FIELD 08w01 UDE: Update DMA request enable
0x4001400C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4001400C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4001400C C   FIELD 13w01 COMDE: COM DMA request enable
0x4001400C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40014010 B  REGISTER SR (rw): status register
0x40014010 C   FIELD 00w01 UIF: Update interrupt flag
0x40014010 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40014010 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40014010 C   FIELD 05w01 COMIF: COM interrupt flag
0x40014010 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40014010 C   FIELD 07w01 BIF: Break interrupt flag
0x40014010 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40014010 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40014014 B  REGISTER EGR (wo): event generation register
0x40014014 C   FIELD 00w01 UG: Update generation
0x40014014 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40014014 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40014014 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40014014 C   FIELD 06w01 TG: Trigger generation
0x40014014 C   FIELD 07w01 BG: Break generation
0x40014018 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40014018 B  REGISTER CCMR1_Output (rw): capture/compare mode register (output mode)
0x40014018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014018 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40014018 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40014018 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40014018 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40014018 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40014018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40014018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40014018 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40014018 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40014018 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40014018 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40014018 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40014018 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40014018 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x40014020 B  REGISTER CCER (rw): capture/compare enable register
0x40014020 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40014020 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40014020 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40014020 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40014020 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40014020 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40014020 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40014024 B  REGISTER CNT: counter
0x40014024 C   FIELD 00w16 CNT (rw): counter value
0x40014024 C   FIELD 31w01 UIFCPY (ro): UIF Copy
0x40014028 B  REGISTER PSC (rw): prescaler
0x40014028 C   FIELD 00w16 PSC: Prescaler value
0x4001402C B  REGISTER ARR (rw): auto-reload register
0x4001402C C   FIELD 00w16 ARR: Auto-reload value
0x40014030 B  REGISTER RCR (rw): repetition counter register
0x40014030 C   FIELD 00w08 REP: Repetition counter value
0x40014034 B  REGISTER CCR1 (rw): capture/compare register
0x40014034 C   FIELD 00w16 CCR: Capture/Compare value
0x40014038 B  REGISTER CCR2 (rw): capture/compare register
0x40014038 C   FIELD 00w16 CCR: Capture/Compare value
0x40014044 B  REGISTER BDTR (rw): break and dead-time register
0x40014044 C   FIELD 00w08 DTG: Dead-time generator setup
0x40014044 C   FIELD 08w02 LOCK: Lock configuration
0x40014044 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40014044 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40014044 C   FIELD 12w01 BKE: Break enable
0x40014044 C   FIELD 13w01 BKP: Break polarity
0x40014044 C   FIELD 14w01 AOE: Automatic output enable
0x40014044 C   FIELD 15w01 MOE: Main output enable
0x40014048 B  REGISTER DCR (rw): DMA control register
0x40014048 C   FIELD 00w05 DBA: DMA base address
0x40014048 C   FIELD 08w05 DBL: DMA burst length
0x4001404C B  REGISTER DMAR (rw): DMA address for full transfer
0x4001404C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40014050 B  REGISTER OR1 (rw): TIM15 option register 1
0x40014050 C   FIELD 00w01 TI1_RMP: Input capture 1 remap
0x40014050 C   FIELD 01w02 ENCODER_MODE: Encoder mode
0x40014060 B  REGISTER OR2 (rw): TIM15 option register 2
0x40014060 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40014060 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40014060 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40014060 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40014060 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40014060 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40014400 A PERIPHERAL TIM16
0x40014400 B  REGISTER CR1 (rw): control register 1
0x40014400 C   FIELD 00w01 CEN: Counter enable
0x40014400 C   FIELD 01w01 UDIS: Update disable
0x40014400 C   FIELD 02w01 URS: Update request source
0x40014400 C   FIELD 03w01 OPM: One-pulse mode
0x40014400 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40014400 C   FIELD 08w02 CKD: Clock division
0x40014400 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40014404 B  REGISTER CR2 (rw): control register 2
0x40014404 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40014404 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40014404 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40014404 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40014404 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x4001440C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4001440C C   FIELD 00w01 UIE: Update interrupt enable
0x4001440C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4001440C C   FIELD 05w01 COMIE: COM interrupt enable
0x4001440C C   FIELD 07w01 BIE: Break interrupt enable
0x4001440C C   FIELD 08w01 UDE: Update DMA request enable
0x4001440C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4001440C C   FIELD 13w01 COMDE: COM DMA request enable
0x40014410 B  REGISTER SR (rw): status register
0x40014410 C   FIELD 00w01 UIF: Update interrupt flag
0x40014410 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40014410 C   FIELD 05w01 COMIF: COM interrupt flag
0x40014410 C   FIELD 07w01 BIF: Break interrupt flag
0x40014410 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40014414 B  REGISTER EGR (wo): event generation register
0x40014414 C   FIELD 00w01 UG: Update generation
0x40014414 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40014414 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40014414 C   FIELD 07w01 BG: Break generation
0x40014418 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40014418 B  REGISTER CCMR1_Output (rw): capture/compare mode register (output mode)
0x40014418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014418 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40014418 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40014418 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40014418 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40014418 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40014418 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40014420 B  REGISTER CCER (rw): capture/compare enable register
0x40014420 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40014420 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40014420 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40014420 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40014424 B  REGISTER CNT: counter
0x40014424 C   FIELD 00w16 CNT (rw): counter value
0x40014424 C   FIELD 31w01 UIFCPY (ro): UIF Copy
0x40014428 B  REGISTER PSC (rw): prescaler
0x40014428 C   FIELD 00w16 PSC: Prescaler value
0x4001442C B  REGISTER ARR (rw): auto-reload register
0x4001442C C   FIELD 00w16 ARR: Auto-reload value
0x40014430 B  REGISTER RCR (rw): repetition counter register
0x40014430 C   FIELD 00w08 REP: Repetition counter value
0x40014434 B  REGISTER CCR1 (rw): capture/compare register
0x40014434 C   FIELD 00w16 CCR: Capture/Compare value
0x40014444 B  REGISTER BDTR (rw): break and dead-time register
0x40014444 C   FIELD 00w08 DTG: Dead-time generator setup
0x40014444 C   FIELD 08w02 LOCK: Lock configuration
0x40014444 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40014444 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40014444 C   FIELD 12w01 BKE: Break enable
0x40014444 C   FIELD 13w01 BKP: Break polarity
0x40014444 C   FIELD 14w01 AOE: Automatic output enable
0x40014444 C   FIELD 15w01 MOE: Main output enable
0x40014448 B  REGISTER DCR (rw): DMA control register
0x40014448 C   FIELD 00w05 DBA: DMA base address
0x40014448 C   FIELD 08w05 DBL: DMA burst length
0x4001444C B  REGISTER DMAR (rw): DMA address for full transfer
0x4001444C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40014450 B  REGISTER OR1 (rw): TIM16 option register 1
0x40014450 C   FIELD 00w02 TI1_RMP: Input capture 1 remap
0x40014460 B  REGISTER OR2 (rw): TIM17 option register 1
0x40014460 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40014460 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40014460 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40014460 C   FIELD 08w01 BKDFBK1E: BRK DFSDM_BREAK1 enable
0x40014460 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40014460 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40014460 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarit
0x40020000 A PERIPHERAL DMA1
0x40020000 B  REGISTER ISR (ro): interrupt status register
0x40020000 C   FIELD 00w01 GIF1: Channel 1 Global interrupt flag
0x40020000 C   FIELD 01w01 TCIF1: Channel 1 Transfer Complete flag
0x40020000 C   FIELD 02w01 HTIF1: Channel 1 Half Transfer Complete flag
0x40020000 C   FIELD 03w01 TEIF1: Channel 1 Transfer Error flag
0x40020000 C   FIELD 04w01 GIF2: Channel 2 Global interrupt flag
0x40020000 C   FIELD 05w01 TCIF2: Channel 2 Transfer Complete flag
0x40020000 C   FIELD 06w01 HTIF2: Channel 2 Half Transfer Complete flag
0x40020000 C   FIELD 07w01 TEIF2: Channel 2 Transfer Error flag
0x40020000 C   FIELD 08w01 GIF3: Channel 3 Global interrupt flag
0x40020000 C   FIELD 09w01 TCIF3: Channel 3 Transfer Complete flag
0x40020000 C   FIELD 10w01 HTIF3: Channel 3 Half Transfer Complete flag
0x40020000 C   FIELD 11w01 TEIF3: Channel 3 Transfer Error flag
0x40020000 C   FIELD 12w01 GIF4: Channel 4 Global interrupt flag
0x40020000 C   FIELD 13w01 TCIF4: Channel 4 Transfer Complete flag
0x40020000 C   FIELD 14w01 HTIF4: Channel 4 Half Transfer Complete flag
0x40020000 C   FIELD 15w01 TEIF4: Channel 4 Transfer Error flag
0x40020000 C   FIELD 16w01 GIF5: Channel 5 Global interrupt flag
0x40020000 C   FIELD 17w01 TCIF5: Channel 5 Transfer Complete flag
0x40020000 C   FIELD 18w01 HTIF5: Channel 5 Half Transfer Complete flag
0x40020000 C   FIELD 19w01 TEIF5: Channel 5 Transfer Error flag
0x40020000 C   FIELD 20w01 GIF6: Channel 6 Global interrupt flag
0x40020000 C   FIELD 21w01 TCIF6: Channel 6 Transfer Complete flag
0x40020000 C   FIELD 22w01 HTIF6: Channel 6 Half Transfer Complete flag
0x40020000 C   FIELD 23w01 TEIF6: Channel 6 Transfer Error flag
0x40020000 C   FIELD 24w01 GIF7: Channel 7 Global interrupt flag
0x40020000 C   FIELD 25w01 TCIF7: Channel 7 Transfer Complete flag
0x40020000 C   FIELD 26w01 HTIF7: Channel 7 Half Transfer Complete flag
0x40020000 C   FIELD 27w01 TEIF7: Channel 7 Transfer Error flag
0x40020004 B  REGISTER IFCR (wo): interrupt flag clear register
0x40020004 C   FIELD 00w01 CGIF1: Channel 1 Global interrupt clear
0x40020004 C   FIELD 01w01 CTCIF1: Channel 1 Transfer Complete clear
0x40020004 C   FIELD 02w01 CHTIF1: Channel 1 Half Transfer clear
0x40020004 C   FIELD 03w01 CTEIF1: Channel 1 Transfer Error clear
0x40020004 C   FIELD 04w01 CGIF2: Channel 2 Global interrupt clear
0x40020004 C   FIELD 05w01 CTCIF2: Channel 2 Transfer Complete clear
0x40020004 C   FIELD 06w01 CHTIF2: Channel 2 Half Transfer clear
0x40020004 C   FIELD 07w01 CTEIF2: Channel 2 Transfer Error clear
0x40020004 C   FIELD 08w01 CGIF3: Channel 3 Global interrupt clear
0x40020004 C   FIELD 09w01 CTCIF3: Channel 3 Transfer Complete clear
0x40020004 C   FIELD 10w01 CHTIF3: Channel 3 Half Transfer clear
0x40020004 C   FIELD 11w01 CTEIF3: Channel 3 Transfer Error clear
0x40020004 C   FIELD 12w01 CGIF4: Channel 4 Global interrupt clear
0x40020004 C   FIELD 13w01 CTCIF4: Channel 4 Transfer Complete clear
0x40020004 C   FIELD 14w01 CHTIF4: Channel 4 Half Transfer clear
0x40020004 C   FIELD 15w01 CTEIF4: Channel 4 Transfer Error clear
0x40020004 C   FIELD 16w01 CGIF5: Channel 5 Global interrupt clear
0x40020004 C   FIELD 17w01 CTCIF5: Channel 5 Transfer Complete clear
0x40020004 C   FIELD 18w01 CHTIF5: Channel 5 Half Transfer clear
0x40020004 C   FIELD 19w01 CTEIF5: Channel 5 Transfer Error clear
0x40020004 C   FIELD 20w01 CGIF6: Channel 6 Global interrupt clear
0x40020004 C   FIELD 21w01 CTCIF6: Channel 6 Transfer Complete clear
0x40020004 C   FIELD 22w01 CHTIF6: Channel 6 Half Transfer clear
0x40020004 C   FIELD 23w01 CTEIF6: Channel 6 Transfer Error clear
0x40020004 C   FIELD 24w01 CGIF7: Channel 7 Global interrupt clear
0x40020004 C   FIELD 25w01 CTCIF7: Channel 7 Transfer Complete clear
0x40020004 C   FIELD 26w01 CHTIF7: Channel 7 Half Transfer clear
0x40020004 C   FIELD 27w01 CTEIF7: Channel 7 Transfer Error clear
0x40020008 B  CLUSTER CH1: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020008 B  REGISTER CR1 (rw): channel x configuration register
0x40020008 C   FIELD 00w01 EN: Channel enable
0x40020008 C   FIELD 01w01 TCIE: Transfer complete interrupt enable
0x40020008 C   FIELD 02w01 HTIE: Half transfer interrupt enable
0x40020008 C   FIELD 03w01 TEIE: Transfer error interrupt enable
0x40020008 C   FIELD 04w01 DIR: Data transfer direction
0x40020008 C   FIELD 05w01 CIRC: Circular mode
0x40020008 C   FIELD 06w01 PINC: Peripheral increment mode
0x40020008 C   FIELD 07w01 MINC: Memory increment mode
0x40020008 C   FIELD 08w02 PSIZE: Peripheral size
0x40020008 C   FIELD 10w02 MSIZE: Memory size
0x40020008 C   FIELD 12w02 PL: Channel priority level
0x40020008 C   FIELD 14w01 MEM2MEM: Memory to memory mode
0x4002000C B  REGISTER NDTR1 (rw): channel x number of data register
0x4002000C C   FIELD 00w16 NDT: Number of data to transfer
0x40020010 B  REGISTER PAR1 (rw): channel x peripheral address register
0x40020010 C   FIELD 00w32 PA: Peripheral address
0x40020014 B  REGISTER MAR1 (rw): channel x memory address register
0x40020014 C   FIELD 00w32 MA: Memory address
0x4002001C B  CLUSTER CH2: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x4002001C B  REGISTER CR2 (rw): channel x configuration register
0x4002001C C   FIELD 00w01 EN: Channel enable
0x4002001C C   FIELD 01w01 TCIE: Transfer complete interrupt enable
0x4002001C C   FIELD 02w01 HTIE: Half transfer interrupt enable
0x4002001C C   FIELD 03w01 TEIE: Transfer error interrupt enable
0x4002001C C   FIELD 04w01 DIR: Data transfer direction
0x4002001C C   FIELD 05w01 CIRC: Circular mode
0x4002001C C   FIELD 06w01 PINC: Peripheral increment mode
0x4002001C C   FIELD 07w01 MINC: Memory increment mode
0x4002001C C   FIELD 08w02 PSIZE: Peripheral size
0x4002001C C   FIELD 10w02 MSIZE: Memory size
0x4002001C C   FIELD 12w02 PL: Channel priority level
0x4002001C C   FIELD 14w01 MEM2MEM: Memory to memory mode
0x40020020 B  REGISTER NDTR2 (rw): channel x number of data register
0x40020020 C   FIELD 00w16 NDT: Number of data to transfer
0x40020024 B  REGISTER PAR2 (rw): channel x peripheral address register
0x40020024 C   FIELD 00w32 PA: Peripheral address
0x40020028 B  REGISTER MAR2 (rw): channel x memory address register
0x40020028 C   FIELD 00w32 MA: Memory address
0x40020030 B  CLUSTER CH3: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020030 B  REGISTER CR3 (rw): channel x configuration register
0x40020030 C   FIELD 00w01 EN: Channel enable
0x40020030 C   FIELD 01w01 TCIE: Transfer complete interrupt enable
0x40020030 C   FIELD 02w01 HTIE: Half transfer interrupt enable
0x40020030 C   FIELD 03w01 TEIE: Transfer error interrupt enable
0x40020030 C   FIELD 04w01 DIR: Data transfer direction
0x40020030 C   FIELD 05w01 CIRC: Circular mode
0x40020030 C   FIELD 06w01 PINC: Peripheral increment mode
0x40020030 C   FIELD 07w01 MINC: Memory increment mode
0x40020030 C   FIELD 08w02 PSIZE: Peripheral size
0x40020030 C   FIELD 10w02 MSIZE: Memory size
0x40020030 C   FIELD 12w02 PL: Channel priority level
0x40020030 C   FIELD 14w01 MEM2MEM: Memory to memory mode
0x40020034 B  REGISTER NDTR3 (rw): channel x number of data register
0x40020034 C   FIELD 00w16 NDT: Number of data to transfer
0x40020038 B  REGISTER PAR3 (rw): channel x peripheral address register
0x40020038 C   FIELD 00w32 PA: Peripheral address
0x4002003C B  REGISTER MAR3 (rw): channel x memory address register
0x4002003C C   FIELD 00w32 MA: Memory address
0x40020044 B  CLUSTER CH4: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020044 B  REGISTER CR4 (rw): channel x configuration register
0x40020044 C   FIELD 00w01 EN: Channel enable
0x40020044 C   FIELD 01w01 TCIE: Transfer complete interrupt enable
0x40020044 C   FIELD 02w01 HTIE: Half transfer interrupt enable
0x40020044 C   FIELD 03w01 TEIE: Transfer error interrupt enable
0x40020044 C   FIELD 04w01 DIR: Data transfer direction
0x40020044 C   FIELD 05w01 CIRC: Circular mode
0x40020044 C   FIELD 06w01 PINC: Peripheral increment mode
0x40020044 C   FIELD 07w01 MINC: Memory increment mode
0x40020044 C   FIELD 08w02 PSIZE: Peripheral size
0x40020044 C   FIELD 10w02 MSIZE: Memory size
0x40020044 C   FIELD 12w02 PL: Channel priority level
0x40020044 C   FIELD 14w01 MEM2MEM: Memory to memory mode
0x40020048 B  REGISTER NDTR4 (rw): channel x number of data register
0x40020048 C   FIELD 00w16 NDT: Number of data to transfer
0x4002004C B  REGISTER PAR4 (rw): channel x peripheral address register
0x4002004C C   FIELD 00w32 PA: Peripheral address
0x40020050 B  REGISTER MAR4 (rw): channel x memory address register
0x40020050 C   FIELD 00w32 MA: Memory address
0x40020058 B  CLUSTER CH5: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020058 B  REGISTER CR5 (rw): channel x configuration register
0x40020058 C   FIELD 00w01 EN: Channel enable
0x40020058 C   FIELD 01w01 TCIE: Transfer complete interrupt enable
0x40020058 C   FIELD 02w01 HTIE: Half transfer interrupt enable
0x40020058 C   FIELD 03w01 TEIE: Transfer error interrupt enable
0x40020058 C   FIELD 04w01 DIR: Data transfer direction
0x40020058 C   FIELD 05w01 CIRC: Circular mode
0x40020058 C   FIELD 06w01 PINC: Peripheral increment mode
0x40020058 C   FIELD 07w01 MINC: Memory increment mode
0x40020058 C   FIELD 08w02 PSIZE: Peripheral size
0x40020058 C   FIELD 10w02 MSIZE: Memory size
0x40020058 C   FIELD 12w02 PL: Channel priority level
0x40020058 C   FIELD 14w01 MEM2MEM: Memory to memory mode
0x4002005C B  REGISTER NDTR5 (rw): channel x number of data register
0x4002005C C   FIELD 00w16 NDT: Number of data to transfer
0x40020060 B  REGISTER PAR5 (rw): channel x peripheral address register
0x40020060 C   FIELD 00w32 PA: Peripheral address
0x40020064 B  REGISTER MAR5 (rw): channel x memory address register
0x40020064 C   FIELD 00w32 MA: Memory address
0x4002006C B  CLUSTER CH6: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x4002006C B  REGISTER CR6 (rw): channel x configuration register
0x4002006C C   FIELD 00w01 EN: Channel enable
0x4002006C C   FIELD 01w01 TCIE: Transfer complete interrupt enable
0x4002006C C   FIELD 02w01 HTIE: Half transfer interrupt enable
0x4002006C C   FIELD 03w01 TEIE: Transfer error interrupt enable
0x4002006C C   FIELD 04w01 DIR: Data transfer direction
0x4002006C C   FIELD 05w01 CIRC: Circular mode
0x4002006C C   FIELD 06w01 PINC: Peripheral increment mode
0x4002006C C   FIELD 07w01 MINC: Memory increment mode
0x4002006C C   FIELD 08w02 PSIZE: Peripheral size
0x4002006C C   FIELD 10w02 MSIZE: Memory size
0x4002006C C   FIELD 12w02 PL: Channel priority level
0x4002006C C   FIELD 14w01 MEM2MEM: Memory to memory mode
0x40020070 B  REGISTER NDTR6 (rw): channel x number of data register
0x40020070 C   FIELD 00w16 NDT: Number of data to transfer
0x40020074 B  REGISTER PAR6 (rw): channel x peripheral address register
0x40020074 C   FIELD 00w32 PA: Peripheral address
0x40020078 B  REGISTER MAR6 (rw): channel x memory address register
0x40020078 C   FIELD 00w32 MA: Memory address
0x40020080 B  CLUSTER CH7: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020080 B  REGISTER CR7 (rw): channel x configuration register
0x40020080 C   FIELD 00w01 EN: Channel enable
0x40020080 C   FIELD 01w01 TCIE: Transfer complete interrupt enable
0x40020080 C   FIELD 02w01 HTIE: Half transfer interrupt enable
0x40020080 C   FIELD 03w01 TEIE: Transfer error interrupt enable
0x40020080 C   FIELD 04w01 DIR: Data transfer direction
0x40020080 C   FIELD 05w01 CIRC: Circular mode
0x40020080 C   FIELD 06w01 PINC: Peripheral increment mode
0x40020080 C   FIELD 07w01 MINC: Memory increment mode
0x40020080 C   FIELD 08w02 PSIZE: Peripheral size
0x40020080 C   FIELD 10w02 MSIZE: Memory size
0x40020080 C   FIELD 12w02 PL: Channel priority level
0x40020080 C   FIELD 14w01 MEM2MEM: Memory to memory mode
0x40020084 B  REGISTER NDTR7 (rw): channel x number of data register
0x40020084 C   FIELD 00w16 NDT: Number of data to transfer
0x40020088 B  REGISTER PAR7 (rw): channel x peripheral address register
0x40020088 C   FIELD 00w32 PA: Peripheral address
0x4002008C B  REGISTER MAR7 (rw): channel x memory address register
0x4002008C C   FIELD 00w32 MA: Memory address
0x400200A8 B  REGISTER CSELR (rw): channel selection register
0x400200A8 C   FIELD 00w04 C1S: DMA channel 1 selection
0x400200A8 C   FIELD 04w04 C2S: DMA channel 2 selection
0x400200A8 C   FIELD 08w04 C3S: DMA channel 3 selection
0x400200A8 C   FIELD 12w04 C4S: DMA channel 4 selection
0x400200A8 C   FIELD 16w04 C5S: DMA channel 5 selection
0x400200A8 C   FIELD 20w04 C6S: DMA channel 6 selection
0x400200A8 C   FIELD 24w04 C7S: DMA channel 7 selection
0x40020400 A PERIPHERAL DMA2
0x40020400 B  REGISTER ISR (ro): interrupt status register
0x40020400 C   FIELD 00w01 GIF1: Channel 1 Global interrupt flag
0x40020400 C   FIELD 01w01 TCIF1: Channel 1 Transfer Complete flag
0x40020400 C   FIELD 02w01 HTIF1: Channel 1 Half Transfer Complete flag
0x40020400 C   FIELD 03w01 TEIF1: Channel 1 Transfer Error flag
0x40020400 C   FIELD 04w01 GIF2: Channel 2 Global interrupt flag
0x40020400 C   FIELD 05w01 TCIF2: Channel 2 Transfer Complete flag
0x40020400 C   FIELD 06w01 HTIF2: Channel 2 Half Transfer Complete flag
0x40020400 C   FIELD 07w01 TEIF2: Channel 2 Transfer Error flag
0x40020400 C   FIELD 08w01 GIF3: Channel 3 Global interrupt flag
0x40020400 C   FIELD 09w01 TCIF3: Channel 3 Transfer Complete flag
0x40020400 C   FIELD 10w01 HTIF3: Channel 3 Half Transfer Complete flag
0x40020400 C   FIELD 11w01 TEIF3: Channel 3 Transfer Error flag
0x40020400 C   FIELD 12w01 GIF4: Channel 4 Global interrupt flag
0x40020400 C   FIELD 13w01 TCIF4: Channel 4 Transfer Complete flag
0x40020400 C   FIELD 14w01 HTIF4: Channel 4 Half Transfer Complete flag
0x40020400 C   FIELD 15w01 TEIF4: Channel 4 Transfer Error flag
0x40020400 C   FIELD 16w01 GIF5: Channel 5 Global interrupt flag
0x40020400 C   FIELD 17w01 TCIF5: Channel 5 Transfer Complete flag
0x40020400 C   FIELD 18w01 HTIF5: Channel 5 Half Transfer Complete flag
0x40020400 C   FIELD 19w01 TEIF5: Channel 5 Transfer Error flag
0x40020400 C   FIELD 20w01 GIF6: Channel 6 Global interrupt flag
0x40020400 C   FIELD 21w01 TCIF6: Channel 6 Transfer Complete flag
0x40020400 C   FIELD 22w01 HTIF6: Channel 6 Half Transfer Complete flag
0x40020400 C   FIELD 23w01 TEIF6: Channel 6 Transfer Error flag
0x40020400 C   FIELD 24w01 GIF7: Channel 7 Global interrupt flag
0x40020400 C   FIELD 25w01 TCIF7: Channel 7 Transfer Complete flag
0x40020400 C   FIELD 26w01 HTIF7: Channel 7 Half Transfer Complete flag
0x40020400 C   FIELD 27w01 TEIF7: Channel 7 Transfer Error flag
0x40020404 B  REGISTER IFCR (wo): interrupt flag clear register
0x40020404 C   FIELD 00w01 CGIF1: Channel 1 Global interrupt clear
0x40020404 C   FIELD 01w01 CTCIF1: Channel 1 Transfer Complete clear
0x40020404 C   FIELD 02w01 CHTIF1: Channel 1 Half Transfer clear
0x40020404 C   FIELD 03w01 CTEIF1: Channel 1 Transfer Error clear
0x40020404 C   FIELD 04w01 CGIF2: Channel 2 Global interrupt clear
0x40020404 C   FIELD 05w01 CTCIF2: Channel 2 Transfer Complete clear
0x40020404 C   FIELD 06w01 CHTIF2: Channel 2 Half Transfer clear
0x40020404 C   FIELD 07w01 CTEIF2: Channel 2 Transfer Error clear
0x40020404 C   FIELD 08w01 CGIF3: Channel 3 Global interrupt clear
0x40020404 C   FIELD 09w01 CTCIF3: Channel 3 Transfer Complete clear
0x40020404 C   FIELD 10w01 CHTIF3: Channel 3 Half Transfer clear
0x40020404 C   FIELD 11w01 CTEIF3: Channel 3 Transfer Error clear
0x40020404 C   FIELD 12w01 CGIF4: Channel 4 Global interrupt clear
0x40020404 C   FIELD 13w01 CTCIF4: Channel 4 Transfer Complete clear
0x40020404 C   FIELD 14w01 CHTIF4: Channel 4 Half Transfer clear
0x40020404 C   FIELD 15w01 CTEIF4: Channel 4 Transfer Error clear
0x40020404 C   FIELD 16w01 CGIF5: Channel 5 Global interrupt clear
0x40020404 C   FIELD 17w01 CTCIF5: Channel 5 Transfer Complete clear
0x40020404 C   FIELD 18w01 CHTIF5: Channel 5 Half Transfer clear
0x40020404 C   FIELD 19w01 CTEIF5: Channel 5 Transfer Error clear
0x40020404 C   FIELD 20w01 CGIF6: Channel 6 Global interrupt clear
0x40020404 C   FIELD 21w01 CTCIF6: Channel 6 Transfer Complete clear
0x40020404 C   FIELD 22w01 CHTIF6: Channel 6 Half Transfer clear
0x40020404 C   FIELD 23w01 CTEIF6: Channel 6 Transfer Error clear
0x40020404 C   FIELD 24w01 CGIF7: Channel 7 Global interrupt clear
0x40020404 C   FIELD 25w01 CTCIF7: Channel 7 Transfer Complete clear
0x40020404 C   FIELD 26w01 CHTIF7: Channel 7 Half Transfer clear
0x40020404 C   FIELD 27w01 CTEIF7: Channel 7 Transfer Error clear
0x40020408 B  CLUSTER CH1: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020408 B  REGISTER CR1 (rw): channel x configuration register
0x40020408 C   FIELD 00w01 EN: Channel enable
0x40020408 C   FIELD 01w01 TCIE: Transfer complete interrupt enable
0x40020408 C   FIELD 02w01 HTIE: Half transfer interrupt enable
0x40020408 C   FIELD 03w01 TEIE: Transfer error interrupt enable
0x40020408 C   FIELD 04w01 DIR: Data transfer direction
0x40020408 C   FIELD 05w01 CIRC: Circular mode
0x40020408 C   FIELD 06w01 PINC: Peripheral increment mode
0x40020408 C   FIELD 07w01 MINC: Memory increment mode
0x40020408 C   FIELD 08w02 PSIZE: Peripheral size
0x40020408 C   FIELD 10w02 MSIZE: Memory size
0x40020408 C   FIELD 12w02 PL: Channel priority level
0x40020408 C   FIELD 14w01 MEM2MEM: Memory to memory mode
0x4002040C B  REGISTER NDTR1 (rw): channel x number of data register
0x4002040C C   FIELD 00w16 NDT: Number of data to transfer
0x40020410 B  REGISTER PAR1 (rw): channel x peripheral address register
0x40020410 C   FIELD 00w32 PA: Peripheral address
0x40020414 B  REGISTER MAR1 (rw): channel x memory address register
0x40020414 C   FIELD 00w32 MA: Memory address
0x4002041C B  CLUSTER CH2: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x4002041C B  REGISTER CR2 (rw): channel x configuration register
0x4002041C C   FIELD 00w01 EN: Channel enable
0x4002041C C   FIELD 01w01 TCIE: Transfer complete interrupt enable
0x4002041C C   FIELD 02w01 HTIE: Half transfer interrupt enable
0x4002041C C   FIELD 03w01 TEIE: Transfer error interrupt enable
0x4002041C C   FIELD 04w01 DIR: Data transfer direction
0x4002041C C   FIELD 05w01 CIRC: Circular mode
0x4002041C C   FIELD 06w01 PINC: Peripheral increment mode
0x4002041C C   FIELD 07w01 MINC: Memory increment mode
0x4002041C C   FIELD 08w02 PSIZE: Peripheral size
0x4002041C C   FIELD 10w02 MSIZE: Memory size
0x4002041C C   FIELD 12w02 PL: Channel priority level
0x4002041C C   FIELD 14w01 MEM2MEM: Memory to memory mode
0x40020420 B  REGISTER NDTR2 (rw): channel x number of data register
0x40020420 C   FIELD 00w16 NDT: Number of data to transfer
0x40020424 B  REGISTER PAR2 (rw): channel x peripheral address register
0x40020424 C   FIELD 00w32 PA: Peripheral address
0x40020428 B  REGISTER MAR2 (rw): channel x memory address register
0x40020428 C   FIELD 00w32 MA: Memory address
0x40020430 B  CLUSTER CH3: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020430 B  REGISTER CR3 (rw): channel x configuration register
0x40020430 C   FIELD 00w01 EN: Channel enable
0x40020430 C   FIELD 01w01 TCIE: Transfer complete interrupt enable
0x40020430 C   FIELD 02w01 HTIE: Half transfer interrupt enable
0x40020430 C   FIELD 03w01 TEIE: Transfer error interrupt enable
0x40020430 C   FIELD 04w01 DIR: Data transfer direction
0x40020430 C   FIELD 05w01 CIRC: Circular mode
0x40020430 C   FIELD 06w01 PINC: Peripheral increment mode
0x40020430 C   FIELD 07w01 MINC: Memory increment mode
0x40020430 C   FIELD 08w02 PSIZE: Peripheral size
0x40020430 C   FIELD 10w02 MSIZE: Memory size
0x40020430 C   FIELD 12w02 PL: Channel priority level
0x40020430 C   FIELD 14w01 MEM2MEM: Memory to memory mode
0x40020434 B  REGISTER NDTR3 (rw): channel x number of data register
0x40020434 C   FIELD 00w16 NDT: Number of data to transfer
0x40020438 B  REGISTER PAR3 (rw): channel x peripheral address register
0x40020438 C   FIELD 00w32 PA: Peripheral address
0x4002043C B  REGISTER MAR3 (rw): channel x memory address register
0x4002043C C   FIELD 00w32 MA: Memory address
0x40020444 B  CLUSTER CH4: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020444 B  REGISTER CR4 (rw): channel x configuration register
0x40020444 C   FIELD 00w01 EN: Channel enable
0x40020444 C   FIELD 01w01 TCIE: Transfer complete interrupt enable
0x40020444 C   FIELD 02w01 HTIE: Half transfer interrupt enable
0x40020444 C   FIELD 03w01 TEIE: Transfer error interrupt enable
0x40020444 C   FIELD 04w01 DIR: Data transfer direction
0x40020444 C   FIELD 05w01 CIRC: Circular mode
0x40020444 C   FIELD 06w01 PINC: Peripheral increment mode
0x40020444 C   FIELD 07w01 MINC: Memory increment mode
0x40020444 C   FIELD 08w02 PSIZE: Peripheral size
0x40020444 C   FIELD 10w02 MSIZE: Memory size
0x40020444 C   FIELD 12w02 PL: Channel priority level
0x40020444 C   FIELD 14w01 MEM2MEM: Memory to memory mode
0x40020448 B  REGISTER NDTR4 (rw): channel x number of data register
0x40020448 C   FIELD 00w16 NDT: Number of data to transfer
0x4002044C B  REGISTER PAR4 (rw): channel x peripheral address register
0x4002044C C   FIELD 00w32 PA: Peripheral address
0x40020450 B  REGISTER MAR4 (rw): channel x memory address register
0x40020450 C   FIELD 00w32 MA: Memory address
0x40020458 B  CLUSTER CH5: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020458 B  REGISTER CR5 (rw): channel x configuration register
0x40020458 C   FIELD 00w01 EN: Channel enable
0x40020458 C   FIELD 01w01 TCIE: Transfer complete interrupt enable
0x40020458 C   FIELD 02w01 HTIE: Half transfer interrupt enable
0x40020458 C   FIELD 03w01 TEIE: Transfer error interrupt enable
0x40020458 C   FIELD 04w01 DIR: Data transfer direction
0x40020458 C   FIELD 05w01 CIRC: Circular mode
0x40020458 C   FIELD 06w01 PINC: Peripheral increment mode
0x40020458 C   FIELD 07w01 MINC: Memory increment mode
0x40020458 C   FIELD 08w02 PSIZE: Peripheral size
0x40020458 C   FIELD 10w02 MSIZE: Memory size
0x40020458 C   FIELD 12w02 PL: Channel priority level
0x40020458 C   FIELD 14w01 MEM2MEM: Memory to memory mode
0x4002045C B  REGISTER NDTR5 (rw): channel x number of data register
0x4002045C C   FIELD 00w16 NDT: Number of data to transfer
0x40020460 B  REGISTER PAR5 (rw): channel x peripheral address register
0x40020460 C   FIELD 00w32 PA: Peripheral address
0x40020464 B  REGISTER MAR5 (rw): channel x memory address register
0x40020464 C   FIELD 00w32 MA: Memory address
0x4002046C B  CLUSTER CH6: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x4002046C B  REGISTER CR6 (rw): channel x configuration register
0x4002046C C   FIELD 00w01 EN: Channel enable
0x4002046C C   FIELD 01w01 TCIE: Transfer complete interrupt enable
0x4002046C C   FIELD 02w01 HTIE: Half transfer interrupt enable
0x4002046C C   FIELD 03w01 TEIE: Transfer error interrupt enable
0x4002046C C   FIELD 04w01 DIR: Data transfer direction
0x4002046C C   FIELD 05w01 CIRC: Circular mode
0x4002046C C   FIELD 06w01 PINC: Peripheral increment mode
0x4002046C C   FIELD 07w01 MINC: Memory increment mode
0x4002046C C   FIELD 08w02 PSIZE: Peripheral size
0x4002046C C   FIELD 10w02 MSIZE: Memory size
0x4002046C C   FIELD 12w02 PL: Channel priority level
0x4002046C C   FIELD 14w01 MEM2MEM: Memory to memory mode
0x40020470 B  REGISTER NDTR6 (rw): channel x number of data register
0x40020470 C   FIELD 00w16 NDT: Number of data to transfer
0x40020474 B  REGISTER PAR6 (rw): channel x peripheral address register
0x40020474 C   FIELD 00w32 PA: Peripheral address
0x40020478 B  REGISTER MAR6 (rw): channel x memory address register
0x40020478 C   FIELD 00w32 MA: Memory address
0x40020480 B  CLUSTER CH7: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020480 B  REGISTER CR7 (rw): channel x configuration register
0x40020480 C   FIELD 00w01 EN: Channel enable
0x40020480 C   FIELD 01w01 TCIE: Transfer complete interrupt enable
0x40020480 C   FIELD 02w01 HTIE: Half transfer interrupt enable
0x40020480 C   FIELD 03w01 TEIE: Transfer error interrupt enable
0x40020480 C   FIELD 04w01 DIR: Data transfer direction
0x40020480 C   FIELD 05w01 CIRC: Circular mode
0x40020480 C   FIELD 06w01 PINC: Peripheral increment mode
0x40020480 C   FIELD 07w01 MINC: Memory increment mode
0x40020480 C   FIELD 08w02 PSIZE: Peripheral size
0x40020480 C   FIELD 10w02 MSIZE: Memory size
0x40020480 C   FIELD 12w02 PL: Channel priority level
0x40020480 C   FIELD 14w01 MEM2MEM: Memory to memory mode
0x40020484 B  REGISTER NDTR7 (rw): channel x number of data register
0x40020484 C   FIELD 00w16 NDT: Number of data to transfer
0x40020488 B  REGISTER PAR7 (rw): channel x peripheral address register
0x40020488 C   FIELD 00w32 PA: Peripheral address
0x4002048C B  REGISTER MAR7 (rw): channel x memory address register
0x4002048C C   FIELD 00w32 MA: Memory address
0x400204A8 B  REGISTER CSELR (rw): channel selection register
0x400204A8 C   FIELD 00w04 C1S: DMA channel 1 selection
0x400204A8 C   FIELD 04w04 C2S: DMA channel 2 selection
0x400204A8 C   FIELD 08w04 C3S: DMA channel 3 selection
0x400204A8 C   FIELD 12w04 C4S: DMA channel 4 selection
0x400204A8 C   FIELD 16w04 C5S: DMA channel 5 selection
0x400204A8 C   FIELD 20w04 C6S: DMA channel 6 selection
0x400204A8 C   FIELD 24w04 C7S: DMA channel 7 selection
0x40021000 A PERIPHERAL RCC
0x40021000 B  REGISTER CR: Clock control register
0x40021000 C   FIELD 00w01 MSION (rw): MSI clock enable
0x40021000 C   FIELD 01w01 MSIRDY (ro): MSI clock ready flag
0x40021000 C   FIELD 02w01 MSIPLLEN (rw): MSI clock PLL enable
0x40021000 C   FIELD 03w01 MSIRGSEL (wo): MSI clock range selection
0x40021000 C   FIELD 04w04 MSIRANGE (rw): MSI clock ranges
0x40021000 C   FIELD 08w01 HSION (rw): HSI clock enable
0x40021000 C   FIELD 09w01 HSIKERON (rw): HSI always enable for peripheral kernels
0x40021000 C   FIELD 10w01 HSIRDY (ro): HSI clock ready flag
0x40021000 C   FIELD 11w01 HSIASFS (rw): HSI automatic start from Stop
0x40021000 C   FIELD 16w01 HSEON (rw): HSE clock enable
0x40021000 C   FIELD 17w01 HSERDY (ro): HSE clock ready flag
0x40021000 C   FIELD 18w01 HSEBYP (rw): HSE crystal oscillator bypass
0x40021000 C   FIELD 19w01 CSSON (wo): Clock security system enable
0x40021000 C   FIELD 24w01 PLLON (rw): Main PLL enable
0x40021000 C   FIELD 25w01 PLLRDY (ro): Main PLL clock ready flag
0x40021004 B  REGISTER ICSCR: Internal clock sources calibration register
0x40021004 C   FIELD 00w08 MSICAL (ro): MSI clock calibration
0x40021004 C   FIELD 08w08 MSITRIM (rw): MSI clock trimming
0x40021004 C   FIELD 16w08 HSICAL (ro): HSI clock calibration
0x40021004 C   FIELD 24w05 HSITRIM (rw): HSI clock trimming
0x40021008 B  REGISTER CFGR: Clock configuration register
0x40021008 C   FIELD 00w02 SW (rw): System clock switch
0x40021008 C   FIELD 02w02 SWS (ro): System clock switch status
0x40021008 C   FIELD 04w04 HPRE (rw): AHB prescaler
0x40021008 C   FIELD 08w03 PPRE1 (rw): PB low-speed prescaler (APB1)
0x40021008 C   FIELD 11w03 PPRE2 (rw): APB high-speed prescaler (APB2)
0x40021008 C   FIELD 15w01 STOPWUCK (rw): Wakeup from Stop and CSS backup clock selection
0x40021008 C   FIELD 24w03 MCOSEL (rw): Microcontroller clock output
0x40021008 C   FIELD 28w03 MCOPRE (ro): Microcontroller clock output prescaler
0x4002100C B  REGISTER PLLCFGR (rw): PLL configuration register
0x4002100C C   FIELD 00w02 PLLSRC: Main PLL, PLLSAI1 and PLLSAI2 entry clock source
0x4002100C C   FIELD 04w03 PLLM: Division factor for the main PLL and audio PLL (PLLSAI1 and PLLSAI2) input clock
0x4002100C C   FIELD 08w07 PLLN: Main PLL multiplication factor for VCO
0x4002100C C   FIELD 16w01 PLLPEN: Main PLL PLLSAI3CLK output enable
0x4002100C C   FIELD 17w01 PLLP: Main PLL division factor for PLLSAI3CLK (SAI1 and SAI2 clock)
0x4002100C C   FIELD 20w01 PLLQEN: Main PLL PLLUSB1CLK output enable
0x4002100C C   FIELD 21w02 PLLQ: Main PLL division factor for PLLUSB1CLK(48 MHz clock)
0x4002100C C   FIELD 24w01 PLLREN: Main PLL PLLCLK output enable
0x4002100C C   FIELD 25w02 PLLR: Main PLL division factor for PLLCLK (system clock)
0x4002100C C   FIELD 27w05 PLLPDIV: Main PLL division factor for PLLSAI2CLK
0x40021018 B  REGISTER CIER (rw): Clock interrupt enable register
0x40021018 C   FIELD 00w01 LSIRDYIE: LSI ready interrupt enable
0x40021018 C   FIELD 01w01 LSERDYIE: LSE ready interrupt enable
0x40021018 C   FIELD 02w01 MSIRDYIE: MSI ready interrupt enable
0x40021018 C   FIELD 03w01 HSIRDYIE: HSI ready interrupt enable
0x40021018 C   FIELD 04w01 HSERDYIE: HSE ready interrupt enable
0x40021018 C   FIELD 05w01 PLLRDYIE: PLL ready interrupt enable
0x40021018 C   FIELD 09w01 LSECSSIE: LSE clock security system interrupt enable
0x40021018 C   FIELD 10w01 HSI48RDYIE: HSI48 ready interrupt enable
0x4002101C B  REGISTER CIFR (ro): Clock interrupt flag register
0x4002101C C   FIELD 00w01 LSIRDYF: LSI ready interrupt flag
0x4002101C C   FIELD 01w01 LSERDYF: LSE ready interrupt flag
0x4002101C C   FIELD 02w01 MSIRDYF: MSI ready interrupt flag
0x4002101C C   FIELD 03w01 HSIRDYF: HSI ready interrupt flag
0x4002101C C   FIELD 04w01 HSERDYF: HSE ready interrupt flag
0x4002101C C   FIELD 05w01 PLLRDYF: PLL ready interrupt flag
0x4002101C C   FIELD 08w01 CSSF: Clock security system interrupt flag
0x4002101C C   FIELD 09w01 LSECSSF: LSE Clock security system interrupt flag
0x4002101C C   FIELD 10w01 HSI48RDYF: HSI48 ready interrupt flag
0x40021020 B  REGISTER CICR (wo): Clock interrupt clear register
0x40021020 C   FIELD 00w01 LSIRDYC: LSI ready interrupt clear
0x40021020 C   FIELD 01w01 LSERDYC: LSE ready interrupt clear
0x40021020 C   FIELD 02w01 MSIRDYC: MSI ready interrupt clear
0x40021020 C   FIELD 03w01 HSIRDYC: HSI ready interrupt clear
0x40021020 C   FIELD 04w01 HSERDYC: HSE ready interrupt clear
0x40021020 C   FIELD 05w01 PLLRDYC: PLL ready interrupt clear
0x40021020 C   FIELD 08w01 CSSC: Clock security system interrupt clear
0x40021020 C   FIELD 09w01 LSECSSC: LSE Clock security system interrupt clear
0x40021020 C   FIELD 10w01 HSI48RDYC: HSI48 oscillator ready interrupt clear
0x40021028 B  REGISTER AHB1RSTR (rw): AHB1 peripheral reset register
0x40021028 C   FIELD 00w01 DMA1RST: DMA1 reset
0x40021028 C   FIELD 01w01 DMA2RST: DMA2 reset
0x40021028 C   FIELD 08w01 FLASHRST: Flash memory interface reset
0x40021028 C   FIELD 12w01 CRCRST: CRC reset
0x40021028 C   FIELD 16w01 TSCRST: Touch Sensing Controller reset
0x4002102C B  REGISTER AHB2RSTR (rw): AHB2 peripheral reset register
0x4002102C C   FIELD 00w01 GPIOARST: IO port A reset
0x4002102C C   FIELD 01w01 GPIOBRST: IO port B reset
0x4002102C C   FIELD 02w01 GPIOCRST: IO port C reset
0x4002102C C   FIELD 07w01 GPIOHRST: IO port H reset
0x4002102C C   FIELD 13w01 ADCRST: ADC reset
0x4002102C C   FIELD 18w01 RNGRST: Random number generator reset
0x40021030 B  REGISTER AHB3RSTR (rw): AHB3 peripheral reset register
0x40021030 C   FIELD 08w01 QSPIRST: Quad SPI memory interface reset
0x40021038 B  REGISTER APB1RSTR1 (rw): APB1 peripheral reset register 1
0x40021038 C   FIELD 00w01 TIM2RST: TIM2 timer reset
0x40021038 C   FIELD 04w01 TIM6RST: TIM6 timer reset
0x40021038 C   FIELD 14w01 SPI2RST: SPI2 reset
0x40021038 C   FIELD 17w01 USART2RST: USART2 reset
0x40021038 C   FIELD 18w01 USART3RST: USART3 reset
0x40021038 C   FIELD 21w01 I2C1RST: I2C1 reset
0x40021038 C   FIELD 22w01 I2C2RST: I2C2 reset
0x40021038 C   FIELD 23w01 I2C3RST: I2C3 reset
0x40021038 C   FIELD 24w01 CRSRST: CRS reset
0x40021038 C   FIELD 26w01 USBFSRST: USB FS reset
0x40021038 C   FIELD 28w01 PWRRST: Power interface reset
0x40021038 C   FIELD 30w01 OPAMPRST: OPAMP interface reset
0x40021038 C   FIELD 31w01 LPTIM1RST: Low Power Timer 1 reset
0x4002103C B  REGISTER APB1RSTR2 (rw): APB1 peripheral reset register 2
0x4002103C C   FIELD 00w01 LPUART1RST: Low-power UART 1 reset
0x4002103C C   FIELD 05w01 LPTIM2RST: Low-power timer 2 reset
0x40021040 B  REGISTER APB2RSTR (rw): APB2 peripheral reset register
0x40021040 C   FIELD 00w01 SYSCFGRST: System configuration (SYSCFG) reset
0x40021040 C   FIELD 11w01 TIM1RST: TIM1 timer reset
0x40021040 C   FIELD 12w01 SPI1RST: SPI1 reset
0x40021040 C   FIELD 14w01 USART1RST: USART1 reset
0x40021040 C   FIELD 16w01 TIM15RST: TIM15 timer reset
0x40021040 C   FIELD 17w01 TIM16RST: TIM16 timer reset
0x40021048 B  REGISTER AHB1ENR (rw): AHB1 peripheral clock enable register
0x40021048 C   FIELD 00w01 DMA1EN: DMA1 clock enable
0x40021048 C   FIELD 01w01 DMA2EN: DMA2 clock enable
0x40021048 C   FIELD 08w01 FLASHEN: Flash memory interface clock enable
0x40021048 C   FIELD 12w01 CRCEN: CRC clock enable
0x40021048 C   FIELD 16w01 TSCEN: Touch Sensing Controller clock enable
0x4002104C B  REGISTER AHB2ENR (rw): AHB2 peripheral clock enable register
0x4002104C C   FIELD 00w01 GPIOAEN: IO port A clock enable
0x4002104C C   FIELD 01w01 GPIOBEN: IO port B clock enable
0x4002104C C   FIELD 02w01 GPIOCEN: IO port C clock enable
0x4002104C C   FIELD 07w01 GPIOHEN: IO port H clock enable
0x4002104C C   FIELD 13w01 ADCEN: ADC clock enable
0x4002104C C   FIELD 18w01 RNGEN: Random Number Generator clock enable
0x40021050 B  REGISTER AHB3ENR (rw): AHB3 peripheral clock enable register
0x40021050 C   FIELD 08w01 QSPIEN: QSPIEN
0x40021058 B  REGISTER APB1ENR1 (rw): APB1ENR1
0x40021058 C   FIELD 00w01 TIM2EN: TIM2 timer clock enable
0x40021058 C   FIELD 04w01 TIM6EN: TIM6 timer clock enable
0x40021058 C   FIELD 10w01 RTCAPBEN: RTC APB clock enable
0x40021058 C   FIELD 11w01 WWDGEN: Window watchdog clock enable
0x40021058 C   FIELD 14w01 SPI2EN: SPI2 clock enable
0x40021058 C   FIELD 17w01 USART2EN: USART2 clock enable
0x40021058 C   FIELD 18w01 USART3EN: USART3 clock enable
0x40021058 C   FIELD 21w01 I2C1EN: I2C1 clock enable
0x40021058 C   FIELD 22w01 I2C2EN: I2C2 clock enable
0x40021058 C   FIELD 23w01 I2C3EN: I2C3 clock enable
0x40021058 C   FIELD 24w01 CRSEN: CRS clock enable
0x40021058 C   FIELD 26w01 USBF: USB FS clock enable
0x40021058 C   FIELD 28w01 PWREN: Power interface clock enable
0x40021058 C   FIELD 30w01 OPAMPEN: OPAMP interface clock enable
0x40021058 C   FIELD 31w01 LPTIM1EN: Low power timer 1 clock enable
0x4002105C B  REGISTER APB1ENR2 (rw): APB1 peripheral clock enable register 2
0x4002105C C   FIELD 00w01 LPUART1EN: Low power UART 1 clock enable
0x4002105C C   FIELD 05w01 LPTIM2EN: LPTIM2EN
0x40021060 B  REGISTER APB2ENR (rw): APB2ENR
0x40021060 C   FIELD 00w01 SYSCFGEN: SYSCFG clock enable
0x40021060 C   FIELD 07w01 FIREWALLEN: Firewall clock enable
0x40021060 C   FIELD 11w01 TIM1EN: TIM1 timer clock enable
0x40021060 C   FIELD 12w01 SPI1EN: SPI1 clock enable
0x40021060 C   FIELD 14w01 USART1EN: USART1clock enable
0x40021060 C   FIELD 16w01 TIM15EN: TIM15 timer clock enable
0x40021060 C   FIELD 17w01 TIM16EN: TIM16 timer clock enable
0x40021068 B  REGISTER AHB1SMENR (rw): AHB1 peripheral clocks enable in Sleep and Stop modes register
0x40021068 C   FIELD 00w01 DMA1SMEN: DMA1 clocks enable during Sleep and Stop modes
0x40021068 C   FIELD 01w01 DMA2SMEN: DMA2 clocks enable during Sleep and Stop modes
0x40021068 C   FIELD 08w01 FLASHSMEN: Flash memory interface clocks enable during Sleep and Stop modes
0x40021068 C   FIELD 09w01 SRAM1SMEN: SRAM1 interface clocks enable during Sleep and Stop modes
0x40021068 C   FIELD 12w01 CRCSMEN: CRCSMEN
0x40021068 C   FIELD 16w01 TSCSMEN: Touch Sensing Controller clocks enable during Sleep and Stop modes
0x4002106C B  REGISTER AHB2SMENR (rw): AHB2 peripheral clocks enable in Sleep and Stop modes register
0x4002106C C   FIELD 00w01 GPIOASMEN: IO port A clocks enable during Sleep and Stop modes
0x4002106C C   FIELD 01w01 GPIOBSMEN: IO port B clocks enable during Sleep and Stop modes
0x4002106C C   FIELD 02w01 GPIOCSMEN: IO port C clocks enable during Sleep and Stop modes
0x4002106C C   FIELD 03w01 GPIODSMEN: IO port D clocks enable during Sleep and Stop modes
0x4002106C C   FIELD 07w01 GPIOHSMEN: IO port H clocks enable during Sleep and Stop modes
0x4002106C C   FIELD 09w01 SRAM2SMEN: SRAM2 interface clocks enable during Sleep and Stop modes
0x4002106C C   FIELD 13w01 ADCFSSMEN: ADC clocks enable during Sleep and Stop modes
0x4002106C C   FIELD 18w01 RNGSMEN: Random Number Generator clocks enable during Sleep and Stop modes
0x40021070 B  REGISTER AHB3SMENR (rw): AHB3 peripheral clocks enable in Sleep and Stop modes register
0x40021070 C   FIELD 08w01 QSPISMEN: QSPISMEN
0x40021078 B  REGISTER APB1SMENR1 (rw): APB1SMENR1
0x40021078 C   FIELD 00w01 TIM2SMEN: TIM2 timer clocks enable during Sleep and Stop modes
0x40021078 C   FIELD 04w01 TIM6SMEN: TIM6 timer clocks enable during Sleep and Stop modes
0x40021078 C   FIELD 10w01 RTCAPBSMEN: RTC APB clock enable during Sleep and Stop modes
0x40021078 C   FIELD 11w01 WWDGSMEN: Window watchdog clocks enable during Sleep and Stop modes
0x40021078 C   FIELD 14w01 SPI2SMEN: SPI2 clocks enable during Sleep and Stop modes
0x40021078 C   FIELD 17w01 USART2SMEN: USART2 clocks enable during Sleep and Stop modes
0x40021078 C   FIELD 18w01 USART3SMEN: USART3 clocks enable during Sleep and Stop modes
0x40021078 C   FIELD 21w01 I2C1SMEN: I2C1 clocks enable during Sleep and Stop modes
0x40021078 C   FIELD 22w01 I2C2SMEN: I2C2 clocks enable during Sleep and Stop modes
0x40021078 C   FIELD 23w01 I2C3SMEN: I2C3 clocks enable during Sleep and Stop modes
0x40021078 C   FIELD 24w01 CRSSMEN: CRS clock enable during Sleep and Stop modes
0x40021078 C   FIELD 26w01 USBFSSMEN: USB FS clock enable during Sleep and Stop modes
0x40021078 C   FIELD 28w01 PWRSMEN: Power interface clocks enable during Sleep and Stop modes
0x40021078 C   FIELD 30w01 OPAMPSMEN: OPAMP interface clocks enable during Sleep and Stop modes
0x40021078 C   FIELD 31w01 LPTIM1SMEN: Low power timer 1 clocks enable during Sleep and Stop modes
0x4002107C B  REGISTER APB1SMENR2 (rw): APB1 peripheral clocks enable in Sleep and Stop modes register 2
0x4002107C C   FIELD 00w01 LPUART1SMEN: Low power UART 1 clocks enable during Sleep and Stop modes
0x4002107C C   FIELD 05w01 LPTIM2SMEN: LPTIM2SMEN
0x40021080 B  REGISTER APB2SMENR (rw): APB2SMENR
0x40021080 C   FIELD 00w01 SYSCFGSMEN: SYSCFG clocks enable during Sleep and Stop modes
0x40021080 C   FIELD 11w01 TIM1SMEN: TIM1 timer clocks enable during Sleep and Stop modes
0x40021080 C   FIELD 12w01 SPI1SMEN: SPI1 clocks enable during Sleep and Stop modes
0x40021080 C   FIELD 14w01 USART1SMEN: USART1clocks enable during Sleep and Stop modes
0x40021080 C   FIELD 16w01 TIM15SMEN: TIM15 timer clocks enable during Sleep and Stop modes
0x40021080 C   FIELD 17w01 TIM16SMEN: TIM16 timer clocks enable during Sleep and Stop modes
0x40021088 B  REGISTER CCIPR (rw): CCIPR
0x40021088 C   FIELD 00w02 USART1SEL: USART1 clock source selection
0x40021088 C   FIELD 02w02 USART2SEL: USART2 clock source selection
0x40021088 C   FIELD 04w02 USART3SEL: USART3 clock source selection
0x40021088 C   FIELD 10w02 LPUART1SEL: LPUART1 clock source selection
0x40021088 C   FIELD 12w02 I2C1SEL: I2C1 clock source selection
0x40021088 C   FIELD 14w02 I2C2SEL: I2C2 clock source selection
0x40021088 C   FIELD 16w02 I2C3SEL: I2C3 clock source selection
0x40021088 C   FIELD 18w02 LPTIM1SEL: Low power timer 1 clock source selection
0x40021088 C   FIELD 20w02 LPTIM2SEL: Low power timer 2 clock source selection
0x40021088 C   FIELD 26w02 CLK48SEL: 48 MHz clock source selection
0x40021088 C   FIELD 28w02 ADCSEL: ADCSEL
0x40021090 B  REGISTER BDCR: BDCR
0x40021090 C   FIELD 00w01 LSEON (rw): LSE oscillator enable
0x40021090 C   FIELD 01w01 LSERDY (ro): LSE oscillator ready
0x40021090 C   FIELD 02w01 LSEBYP (rw): LSE oscillator bypass
0x40021090 C   FIELD 03w02 LSEDRV (rw): SE oscillator drive capability
0x40021090 C   FIELD 05w01 LSECSSON (rw): LSECSSON
0x40021090 C   FIELD 06w01 LSECSSD (ro): LSECSSD
0x40021090 C   FIELD 08w02 RTCSEL (rw): RTC clock source selection
0x40021090 C   FIELD 15w01 RTCEN (rw): RTC clock enable
0x40021090 C   FIELD 16w01 BDRST (rw): Backup domain software reset
0x40021090 C   FIELD 24w01 LSCOEN (rw): Low speed clock output enable
0x40021090 C   FIELD 25w01 LSCOSEL (rw): Low speed clock output selection
0x40021094 B  REGISTER CSR: CSR
0x40021094 C   FIELD 00w01 LSION (rw): LSI oscillator enable
0x40021094 C   FIELD 01w01 LSIRDY (ro): LSI oscillator ready
0x40021094 C   FIELD 08w04 MSISRANGE (rw): SI range after Standby mode
0x40021094 C   FIELD 23w01 RMVF (rw): Remove reset flag
0x40021094 C   FIELD 24w01 FIREWALLRSTF (ro): Firewall reset flag
0x40021094 C   FIELD 25w01 OBLRSTF (ro): Option byte loader reset flag
0x40021094 C   FIELD 26w01 PINRSTF (ro): Pin reset flag
0x40021094 C   FIELD 27w01 BORRSTF (ro): BOR flag
0x40021094 C   FIELD 28w01 SFTRSTF (ro): Software reset flag
0x40021094 C   FIELD 29w01 IWDGRSTF (ro): Independent window watchdog reset flag
0x40021094 C   FIELD 30w01 WWDGRSTF (ro): Window watchdog reset flag
0x40021094 C   FIELD 31w01 LPWRSTF (ro): Low-power reset flag
0x40021098 B  REGISTER CRRCR: Clock recovery RC register
0x40021098 C   FIELD 00w01 HSI48ON (rw): HSI48 clock enable
0x40021098 C   FIELD 01w01 HSI48RDY (ro): HSI48 clock ready flag
0x40021098 C   FIELD 07w09 HSI48CAL (ro): HSI48 clock calibration
0x4002109C B  REGISTER CCIPR2: Peripherals independent clock configuration register
0x4002109C C   FIELD 00w01 I2C4SEL_0 (rw): I2C4 clock source selection
0x4002109C C   FIELD 01w01 I2C4SEL_1 (ro): I2C4 clock source selection
0x40022000 A PERIPHERAL FLASH
0x40022000 B  REGISTER ACR (rw): Access control register
0x40022000 C   FIELD 00w03 LATENCY: Latency
0x40022000 C   FIELD 08w01 PRFTEN: Prefetch enable
0x40022000 C   FIELD 09w01 ICEN: Instruction cache enable
0x40022000 C   FIELD 10w01 DCEN: Data cache enable
0x40022000 C   FIELD 11w01 ICRST: Instruction cache reset
0x40022000 C   FIELD 12w01 DCRST: Data cache reset
0x40022000 C   FIELD 13w01 RUN_PD: Flash Power-down mode during Low-power run mode
0x40022000 C   FIELD 14w01 SLEEP_PD: Flash Power-down mode during Low-power sleep mode
0x40022004 B  REGISTER PDKEYR (wo): Power down key register
0x40022004 C   FIELD 00w32 PDKEYR: RUN_PD in FLASH_ACR key
0x40022008 B  REGISTER KEYR (wo): Flash key register
0x40022008 C   FIELD 00w32 KEYR: KEYR
0x4002200C B  REGISTER OPTKEYR (wo): Option byte key register
0x4002200C C   FIELD 00w32 OPTKEYR: Option byte key
0x40022010 B  REGISTER SR: Status register
0x40022010 C   FIELD 00w01 EOP (rw): End of operation
0x40022010 C   FIELD 01w01 OPERR (rw): Operation error
0x40022010 C   FIELD 03w01 PROGERR (rw): Programming error
0x40022010 C   FIELD 04w01 WRPERR (rw): Write protected error
0x40022010 C   FIELD 05w01 PGAERR (rw): Programming alignment error
0x40022010 C   FIELD 06w01 SIZERR (rw): Size error
0x40022010 C   FIELD 07w01 PGSERR (rw): Programming sequence error
0x40022010 C   FIELD 08w01 MISERR (rw): Fast programming data miss error
0x40022010 C   FIELD 09w01 FASTERR (rw): Fast programming error
0x40022010 C   FIELD 14w01 RDERR (rw): PCROP read error
0x40022010 C   FIELD 15w01 OPTVERR (rw): Option validity error
0x40022010 C   FIELD 16w01 BSY (ro): Busy
0x40022014 B  REGISTER CR (rw): Flash control register
0x40022014 C   FIELD 00w01 PG: Programming
0x40022014 C   FIELD 01w01 PER: Page erase
0x40022014 C   FIELD 02w01 MER1: Bank 1 Mass erase
0x40022014 C   FIELD 03w08 PNB: Page number
0x40022014 C   FIELD 11w01 BKER: Bank erase
0x40022014 C   FIELD 15w01 MER2: Bank 2 Mass erase
0x40022014 C   FIELD 16w01 START: Start
0x40022014 C   FIELD 17w01 OPTSTRT: Options modification start
0x40022014 C   FIELD 18w01 FSTPG: Fast programming
0x40022014 C   FIELD 24w01 EOPIE: End of operation interrupt enable
0x40022014 C   FIELD 25w01 ERRIE: Error interrupt enable
0x40022014 C   FIELD 26w01 RDERRIE: PCROP read error interrupt enable
0x40022014 C   FIELD 27w01 OBL_LAUNCH: Force the option byte loading
0x40022014 C   FIELD 30w01 OPTLOCK: Options Lock
0x40022014 C   FIELD 31w01 LOCK: FLASH_CR Lock
0x40022018 B  REGISTER ECCR: Flash ECC register
0x40022018 C   FIELD 00w19 ADDR_ECC (ro): ECC fail address
0x40022018 C   FIELD 19w01 BK_ECC (ro): ECC fail bank
0x40022018 C   FIELD 20w01 SYSF_ECC (ro): System Flash ECC fail
0x40022018 C   FIELD 24w01 ECCIE (rw): ECC correction interrupt enable
0x40022018 C   FIELD 30w01 ECCC (rw): ECC correction
0x40022018 C   FIELD 31w01 ECCD (rw): ECC detection
0x40022020 B  REGISTER OPTR (rw): Flash option register
0x40022020 C   FIELD 00w08 RDP: Read protection level
0x40022020 C   FIELD 08w03 BOR_LEV: BOR reset Level
0x40022020 C   FIELD 12w01 nRST_STOP: nRST_STOP
0x40022020 C   FIELD 13w01 nRST_STDBY: nRST_STDBY
0x40022020 C   FIELD 14w01 nRST_SHDW: nRST_SHDW
0x40022020 C   FIELD 16w01 IWDG_SW: Independent watchdog selection
0x40022020 C   FIELD 17w01 IWDG_STOP: Independent watchdog counter freeze in Stop mode
0x40022020 C   FIELD 18w01 IWDG_STDBY: Independent watchdog counter freeze in Standby mode
0x40022020 C   FIELD 19w01 WWDG_SW: Window watchdog selection
0x40022020 C   FIELD 23w01 nBOOT1: Boot configuration
0x40022020 C   FIELD 24w01 SRAM2_PE: SRAM2 parity check enable
0x40022020 C   FIELD 25w01 SRAM2_RST: SRAM2 Erase when system reset
0x40022020 C   FIELD 26w01 nSWBOOT0: Software BOOT0
0x40022020 C   FIELD 27w01 nBOOT0: nBOOT0 option bit
0x40022024 B  REGISTER PCROP1SR (rw): Flash Bank 1 PCROP Start address register
0x40022024 C   FIELD 00w16 PCROP1_STRT: Bank 1 PCROP area start offset
0x40022028 B  REGISTER PCROP1ER (rw): Flash Bank 1 PCROP End address register
0x40022028 C   FIELD 00w16 PCROP1_END: Bank 1 PCROP area end offset
0x40022028 C   FIELD 31w01 PCROP_RDP: PCROP area preserved when RDP level decreased
0x4002202C B  REGISTER WRP1AR (rw): Flash Bank 1 WRP area A address register
0x4002202C C   FIELD 00w08 WRP1A_STRT: WRP first area A start offset
0x4002202C C   FIELD 16w08 WRP1A_END: WRP first area A end offset
0x40022030 B  REGISTER WRP1BR (rw): Flash Bank 1 WRP area B address register
0x40022030 C   FIELD 00w08 WRP1B_STRT: Bank 1 WRP second area B start offset
0x40022030 C   FIELD 16w08 WRP1B_END: Bank 1 WRP second area B end offset
0x40023000 A PERIPHERAL CRC
0x40023000 B  REGISTER DR (rw): Data register
0x40023000 B  REGISTER DR16 (rw): Data register - half-word sized
0x40023000 B  REGISTER DR8 (rw): Data register - byte sized
0x40023000 C   FIELD 00w08 DR8: Data register bits
0x40023000 C   FIELD 00w16 DR16: Data register bits
0x40023000 C   FIELD 00w32 DR: Data register bits
0x40023004 B  REGISTER IDR (rw): Independent data register
0x40023004 C   FIELD 00w08 IDR: General-purpose 8-bit data register bits
0x40023008 B  REGISTER CR: Control register
0x40023008 C   FIELD 00w01 RESET (wo): RESET bit
0x40023008 C   FIELD 03w02 POLYSIZE (rw): Polynomial size
0x40023008 C   FIELD 05w02 REV_IN (rw): Reverse input data
0x40023008 C   FIELD 07w01 REV_OUT (rw): Reverse output data
0x40023010 B  REGISTER INIT (rw): Initial CRC value
0x40023010 C   FIELD 00w32 INIT: Programmable initial CRC value
0x40023014 B  REGISTER POL (rw): polynomial
0x40023014 C   FIELD 00w32 POL: Programmable polynomial
0x40024000 A PERIPHERAL TSC
0x40024000 B  REGISTER CR (rw): control register
0x40024000 C   FIELD 00w01 TSCE: Touch sensing controller enable
0x40024000 C   FIELD 01w01 START: Start a new acquisition
0x40024000 C   FIELD 02w01 AM: Acquisition mode
0x40024000 C   FIELD 03w01 SYNCPOL: Synchronization pin polarity
0x40024000 C   FIELD 04w01 IODEF: I/O Default mode
0x40024000 C   FIELD 05w03 MCV: Max count value
0x40024000 C   FIELD 12w03 PGPSC: pulse generator prescaler
0x40024000 C   FIELD 15w01 SSPSC: Spread spectrum prescaler
0x40024000 C   FIELD 16w01 SSE: Spread spectrum enable
0x40024000 C   FIELD 17w07 SSD: Spread spectrum deviation
0x40024000 C   FIELD 24w04 CTPL: Charge transfer pulse low
0x40024000 C   FIELD 28w04 CTPH: Charge transfer pulse high
0x40024004 B  REGISTER IER (rw): interrupt enable register
0x40024004 C   FIELD 00w01 EOAIE: End of acquisition interrupt enable
0x40024004 C   FIELD 01w01 MCEIE: Max count error interrupt enable
0x40024008 B  REGISTER ICR (rw): interrupt clear register
0x40024008 C   FIELD 00w01 EOAIC: End of acquisition interrupt clear
0x40024008 C   FIELD 01w01 MCEIC: Max count error interrupt clear
0x4002400C B  REGISTER ISR (rw): interrupt status register
0x4002400C C   FIELD 00w01 EOAF: End of acquisition flag
0x4002400C C   FIELD 01w01 MCEF: Max count error flag
0x40024010 B  REGISTER IOHCR (rw): I/O hysteresis control register
0x40024010 C   FIELD 00w01 G1_IO1: G1_IO1
0x40024010 C   FIELD 01w01 G1_IO2: G1_IO2
0x40024010 C   FIELD 02w01 G1_IO3: G1_IO3
0x40024010 C   FIELD 03w01 G1_IO4: G1_IO4
0x40024010 C   FIELD 04w01 G2_IO1: G2_IO1
0x40024010 C   FIELD 05w01 G2_IO2: G2_IO2
0x40024010 C   FIELD 06w01 G2_IO3: G2_IO3
0x40024010 C   FIELD 07w01 G2_IO4: G2_IO4
0x40024010 C   FIELD 08w01 G3_IO1: G3_IO1
0x40024010 C   FIELD 09w01 G3_IO2: G3_IO2
0x40024010 C   FIELD 10w01 G3_IO3: G3_IO3
0x40024010 C   FIELD 11w01 G3_IO4: G3_IO4
0x40024010 C   FIELD 12w01 G4_IO1: G4_IO1
0x40024010 C   FIELD 13w01 G4_IO2: G4_IO2
0x40024010 C   FIELD 14w01 G4_IO3: G4_IO3
0x40024010 C   FIELD 15w01 G4_IO4: G4_IO4
0x40024010 C   FIELD 16w01 G5_IO1: G5_IO1
0x40024010 C   FIELD 17w01 G5_IO2: G5_IO2
0x40024010 C   FIELD 18w01 G5_IO3: G5_IO3
0x40024010 C   FIELD 19w01 G5_IO4: G5_IO4
0x40024010 C   FIELD 20w01 G6_IO1: G6_IO1
0x40024010 C   FIELD 21w01 G6_IO2: G6_IO2
0x40024010 C   FIELD 22w01 G6_IO3: G6_IO3
0x40024010 C   FIELD 23w01 G6_IO4: G6_IO4
0x40024010 C   FIELD 24w01 G7_IO1: G7_IO1
0x40024010 C   FIELD 25w01 G7_IO2: G7_IO2
0x40024010 C   FIELD 26w01 G7_IO3: G7_IO3
0x40024010 C   FIELD 27w01 G7_IO4: G7_IO4
0x40024018 B  REGISTER IOASCR (rw): I/O analog switch control register
0x40024018 C   FIELD 00w01 G1_IO1: G1_IO1
0x40024018 C   FIELD 01w01 G1_IO2: G1_IO2
0x40024018 C   FIELD 02w01 G1_IO3: G1_IO3
0x40024018 C   FIELD 03w01 G1_IO4: G1_IO4
0x40024018 C   FIELD 04w01 G2_IO1: G2_IO1
0x40024018 C   FIELD 05w01 G2_IO2: G2_IO2
0x40024018 C   FIELD 06w01 G2_IO3: G2_IO3
0x40024018 C   FIELD 07w01 G2_IO4: G2_IO4
0x40024018 C   FIELD 08w01 G3_IO1: G3_IO1
0x40024018 C   FIELD 09w01 G3_IO2: G3_IO2
0x40024018 C   FIELD 10w01 G3_IO3: G3_IO3
0x40024018 C   FIELD 11w01 G3_IO4: G3_IO4
0x40024018 C   FIELD 12w01 G4_IO1: G4_IO1
0x40024018 C   FIELD 13w01 G4_IO2: G4_IO2
0x40024018 C   FIELD 14w01 G4_IO3: G4_IO3
0x40024018 C   FIELD 15w01 G4_IO4: G4_IO4
0x40024018 C   FIELD 16w01 G5_IO1: G5_IO1
0x40024018 C   FIELD 17w01 G5_IO2: G5_IO2
0x40024018 C   FIELD 18w01 G5_IO3: G5_IO3
0x40024018 C   FIELD 19w01 G5_IO4: G5_IO4
0x40024018 C   FIELD 20w01 G6_IO1: G6_IO1
0x40024018 C   FIELD 21w01 G6_IO2: G6_IO2
0x40024018 C   FIELD 22w01 G6_IO3: G6_IO3
0x40024018 C   FIELD 23w01 G6_IO4: G6_IO4
0x40024018 C   FIELD 24w01 G7_IO1: G7_IO1
0x40024018 C   FIELD 25w01 G7_IO2: G7_IO2
0x40024018 C   FIELD 26w01 G7_IO3: G7_IO3
0x40024018 C   FIELD 27w01 G7_IO4: G7_IO4
0x40024020 B  REGISTER IOSCR (rw): I/O sampling control register
0x40024020 C   FIELD 00w01 G1_IO1: G1_IO1
0x40024020 C   FIELD 01w01 G1_IO2: G1_IO2
0x40024020 C   FIELD 02w01 G1_IO3: G1_IO3
0x40024020 C   FIELD 03w01 G1_IO4: G1_IO4
0x40024020 C   FIELD 04w01 G2_IO1: G2_IO1
0x40024020 C   FIELD 05w01 G2_IO2: G2_IO2
0x40024020 C   FIELD 06w01 G2_IO3: G2_IO3
0x40024020 C   FIELD 07w01 G2_IO4: G2_IO4
0x40024020 C   FIELD 08w01 G3_IO1: G3_IO1
0x40024020 C   FIELD 09w01 G3_IO2: G3_IO2
0x40024020 C   FIELD 10w01 G3_IO3: G3_IO3
0x40024020 C   FIELD 11w01 G3_IO4: G3_IO4
0x40024020 C   FIELD 12w01 G4_IO1: G4_IO1
0x40024020 C   FIELD 13w01 G4_IO2: G4_IO2
0x40024020 C   FIELD 14w01 G4_IO3: G4_IO3
0x40024020 C   FIELD 15w01 G4_IO4: G4_IO4
0x40024020 C   FIELD 16w01 G5_IO1: G5_IO1
0x40024020 C   FIELD 17w01 G5_IO2: G5_IO2
0x40024020 C   FIELD 18w01 G5_IO3: G5_IO3
0x40024020 C   FIELD 19w01 G5_IO4: G5_IO4
0x40024020 C   FIELD 20w01 G6_IO1: G6_IO1
0x40024020 C   FIELD 21w01 G6_IO2: G6_IO2
0x40024020 C   FIELD 22w01 G6_IO3: G6_IO3
0x40024020 C   FIELD 23w01 G6_IO4: G6_IO4
0x40024020 C   FIELD 24w01 G7_IO1: G7_IO1
0x40024020 C   FIELD 25w01 G7_IO2: G7_IO2
0x40024020 C   FIELD 26w01 G7_IO3: G7_IO3
0x40024020 C   FIELD 27w01 G7_IO4: G7_IO4
0x40024028 B  REGISTER IOCCR (rw): I/O channel control register
0x40024028 C   FIELD 00w01 G1_IO1: G1_IO1
0x40024028 C   FIELD 01w01 G1_IO2: G1_IO2
0x40024028 C   FIELD 02w01 G1_IO3: G1_IO3
0x40024028 C   FIELD 03w01 G1_IO4: G1_IO4
0x40024028 C   FIELD 04w01 G2_IO1: G2_IO1
0x40024028 C   FIELD 05w01 G2_IO2: G2_IO2
0x40024028 C   FIELD 06w01 G2_IO3: G2_IO3
0x40024028 C   FIELD 07w01 G2_IO4: G2_IO4
0x40024028 C   FIELD 08w01 G3_IO1: G3_IO1
0x40024028 C   FIELD 09w01 G3_IO2: G3_IO2
0x40024028 C   FIELD 10w01 G3_IO3: G3_IO3
0x40024028 C   FIELD 11w01 G3_IO4: G3_IO4
0x40024028 C   FIELD 12w01 G4_IO1: G4_IO1
0x40024028 C   FIELD 13w01 G4_IO2: G4_IO2
0x40024028 C   FIELD 14w01 G4_IO3: G4_IO3
0x40024028 C   FIELD 15w01 G4_IO4: G4_IO4
0x40024028 C   FIELD 16w01 G5_IO1: G5_IO1
0x40024028 C   FIELD 17w01 G5_IO2: G5_IO2
0x40024028 C   FIELD 18w01 G5_IO3: G5_IO3
0x40024028 C   FIELD 19w01 G5_IO4: G5_IO4
0x40024028 C   FIELD 20w01 G6_IO1: G6_IO1
0x40024028 C   FIELD 21w01 G6_IO2: G6_IO2
0x40024028 C   FIELD 22w01 G6_IO3: G6_IO3
0x40024028 C   FIELD 23w01 G6_IO4: G6_IO4
0x40024028 C   FIELD 24w01 G7_IO1: G7_IO1
0x40024028 C   FIELD 25w01 G7_IO2: G7_IO2
0x40024028 C   FIELD 26w01 G7_IO3: G7_IO3
0x40024028 C   FIELD 27w01 G7_IO4: G7_IO4
0x40024030 B  REGISTER IOGCSR: I/O group control status register
0x40024030 C   FIELD 00w01 G1E (rw): Analog I/O group x enable
0x40024030 C   FIELD 01w01 G2E (rw): Analog I/O group x enable
0x40024030 C   FIELD 02w01 G3E (rw): Analog I/O group x enable
0x40024030 C   FIELD 03w01 G4E (rw): Analog I/O group x enable
0x40024030 C   FIELD 04w01 G5E (rw): Analog I/O group x enable
0x40024030 C   FIELD 05w01 G6E (rw): Analog I/O group x enable
0x40024030 C   FIELD 06w01 G7E (rw): Analog I/O group x enable
0x40024030 C   FIELD 16w01 G1S (ro): Analog I/O group x status
0x40024030 C   FIELD 17w01 G2S (ro): Analog I/O group x status
0x40024030 C   FIELD 18w01 G3S (ro): Analog I/O group x status
0x40024030 C   FIELD 19w01 G4S (ro): Analog I/O group x status
0x40024030 C   FIELD 20w01 G5S (ro): Analog I/O group x status
0x40024030 C   FIELD 21w01 G6S (ro): Analog I/O group x status
0x40024030 C   FIELD 22w01 G7S (ro): Analog I/O group x status
0x40024034 B  REGISTER IOG1CR (ro): I/O group x counter register
0x40024034 C   FIELD 00w14 CNT: Counter value
0x40024038 B  REGISTER IOG2CR (ro): I/O group x counter register
0x40024038 C   FIELD 00w14 CNT: Counter value
0x4002403C B  REGISTER IOG3CR (ro): I/O group x counter register
0x4002403C C   FIELD 00w14 CNT: Counter value
0x40024040 B  REGISTER IOG4CR (ro): I/O group x counter register
0x40024040 C   FIELD 00w14 CNT: Counter value
0x40024044 B  REGISTER IOG5CR (ro): I/O group x counter register
0x40024044 C   FIELD 00w14 CNT: Counter value
0x40024048 B  REGISTER IOG6CR (ro): I/O group x counter register
0x40024048 C   FIELD 00w14 CNT: Counter value
0x4002404C B  REGISTER IOG7CR (ro): I/O group x counter register
0x4002404C C   FIELD 00w14 CNT: Counter value
0x40024050 B  REGISTER IOG8CR (ro): I/O group x counter register
0x40024050 C   FIELD 00w14 CNT: Counter value
0x48000000 A PERIPHERAL GPIOA
0x48000000 B  REGISTER MODER (rw): GPIO port mode register
0x48000000 C   FIELD 00w02 MODER0: Port x configuration pin 0
0x48000000 C   FIELD 02w02 MODER1: Port x configuration pin 1
0x48000000 C   FIELD 04w02 MODER2: Port x configuration pin 2
0x48000000 C   FIELD 06w02 MODER3: Port x configuration pin 3
0x48000000 C   FIELD 08w02 MODER4: Port x configuration pin 4
0x48000000 C   FIELD 10w02 MODER5: Port x configuration pin 5
0x48000000 C   FIELD 12w02 MODER6: Port x configuration pin 6
0x48000000 C   FIELD 14w02 MODER7: Port x configuration pin 7
0x48000000 C   FIELD 16w02 MODER8: Port x configuration pin 8
0x48000000 C   FIELD 18w02 MODER9: Port x configuration pin 9
0x48000000 C   FIELD 20w02 MODER10: Port x configuration pin 10
0x48000000 C   FIELD 22w02 MODER11: Port x configuration pin 11
0x48000000 C   FIELD 24w02 MODER12: Port x configuration pin 12
0x48000000 C   FIELD 26w02 MODER13: Port x configuration pin 13
0x48000000 C   FIELD 28w02 MODER14: Port x configuration pin 14
0x48000000 C   FIELD 30w02 MODER15: Port x configuration pin 15
0x48000004 B  REGISTER OTYPER (rw): GPIO port output type register
0x48000004 C   FIELD 00w01 OT0: Port x configuration pin 0
0x48000004 C   FIELD 01w01 OT1: Port x configuration pin 1
0x48000004 C   FIELD 02w01 OT2: Port x configuration pin 2
0x48000004 C   FIELD 03w01 OT3: Port x configuration pin 3
0x48000004 C   FIELD 04w01 OT4: Port x configuration pin 4
0x48000004 C   FIELD 05w01 OT5: Port x configuration pin 5
0x48000004 C   FIELD 06w01 OT6: Port x configuration pin 6
0x48000004 C   FIELD 07w01 OT7: Port x configuration pin 7
0x48000004 C   FIELD 08w01 OT8: Port x configuration pin 8
0x48000004 C   FIELD 09w01 OT9: Port x configuration pin 9
0x48000004 C   FIELD 10w01 OT10: Port x configuration pin 10
0x48000004 C   FIELD 11w01 OT11: Port x configuration pin 11
0x48000004 C   FIELD 12w01 OT12: Port x configuration pin 12
0x48000004 C   FIELD 13w01 OT13: Port x configuration pin 13
0x48000004 C   FIELD 14w01 OT14: Port x configuration pin 14
0x48000004 C   FIELD 15w01 OT15: Port x configuration pin 15
0x48000008 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x48000008 C   FIELD 00w02 OSPEEDR0: Port x configuration pin 0
0x48000008 C   FIELD 02w02 OSPEEDR1: Port x configuration pin 1
0x48000008 C   FIELD 04w02 OSPEEDR2: Port x configuration pin 2
0x48000008 C   FIELD 06w02 OSPEEDR3: Port x configuration pin 3
0x48000008 C   FIELD 08w02 OSPEEDR4: Port x configuration pin 4
0x48000008 C   FIELD 10w02 OSPEEDR5: Port x configuration pin 5
0x48000008 C   FIELD 12w02 OSPEEDR6: Port x configuration pin 6
0x48000008 C   FIELD 14w02 OSPEEDR7: Port x configuration pin 7
0x48000008 C   FIELD 16w02 OSPEEDR8: Port x configuration pin 8
0x48000008 C   FIELD 18w02 OSPEEDR9: Port x configuration pin 9
0x48000008 C   FIELD 20w02 OSPEEDR10: Port x configuration pin 10
0x48000008 C   FIELD 22w02 OSPEEDR11: Port x configuration pin 11
0x48000008 C   FIELD 24w02 OSPEEDR12: Port x configuration pin 12
0x48000008 C   FIELD 26w02 OSPEEDR13: Port x configuration pin 13
0x48000008 C   FIELD 28w02 OSPEEDR14: Port x configuration pin 14
0x48000008 C   FIELD 30w02 OSPEEDR15: Port x configuration pin 15
0x4800000C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x4800000C C   FIELD 00w02 PUPDR0: Port x configuration pin 0
0x4800000C C   FIELD 02w02 PUPDR1: Port x configuration pin 1
0x4800000C C   FIELD 04w02 PUPDR2: Port x configuration pin 2
0x4800000C C   FIELD 06w02 PUPDR3: Port x configuration pin 3
0x4800000C C   FIELD 08w02 PUPDR4: Port x configuration pin 4
0x4800000C C   FIELD 10w02 PUPDR5: Port x configuration pin 5
0x4800000C C   FIELD 12w02 PUPDR6: Port x configuration pin 6
0x4800000C C   FIELD 14w02 PUPDR7: Port x configuration pin 7
0x4800000C C   FIELD 16w02 PUPDR8: Port x configuration pin 8
0x4800000C C   FIELD 18w02 PUPDR9: Port x configuration pin 9
0x4800000C C   FIELD 20w02 PUPDR10: Port x configuration pin 10
0x4800000C C   FIELD 22w02 PUPDR11: Port x configuration pin 11
0x4800000C C   FIELD 24w02 PUPDR12: Port x configuration pin 12
0x4800000C C   FIELD 26w02 PUPDR13: Port x configuration pin 13
0x4800000C C   FIELD 28w02 PUPDR14: Port x configuration pin 14
0x4800000C C   FIELD 30w02 PUPDR15: Port x configuration pin 15
0x48000010 B  REGISTER IDR (ro): GPIO port input data register
0x48000010 C   FIELD 00w01 IDR0: Port input data pin 0
0x48000010 C   FIELD 01w01 IDR1: Port input data pin 1
0x48000010 C   FIELD 02w01 IDR2: Port input data pin 2
0x48000010 C   FIELD 03w01 IDR3: Port input data pin 3
0x48000010 C   FIELD 04w01 IDR4: Port input data pin 4
0x48000010 C   FIELD 05w01 IDR5: Port input data pin 5
0x48000010 C   FIELD 06w01 IDR6: Port input data pin 6
0x48000010 C   FIELD 07w01 IDR7: Port input data pin 7
0x48000010 C   FIELD 08w01 IDR8: Port input data pin 8
0x48000010 C   FIELD 09w01 IDR9: Port input data pin 9
0x48000010 C   FIELD 10w01 IDR10: Port input data pin 10
0x48000010 C   FIELD 11w01 IDR11: Port input data pin 11
0x48000010 C   FIELD 12w01 IDR12: Port input data pin 12
0x48000010 C   FIELD 13w01 IDR13: Port input data pin 13
0x48000010 C   FIELD 14w01 IDR14: Port input data pin 14
0x48000010 C   FIELD 15w01 IDR15: Port input data pin 15
0x48000014 B  REGISTER ODR (rw): GPIO port output data register
0x48000014 C   FIELD 00w01 ODR0: Port output data pin 0
0x48000014 C   FIELD 01w01 ODR1: Port output data pin 1
0x48000014 C   FIELD 02w01 ODR2: Port output data pin 2
0x48000014 C   FIELD 03w01 ODR3: Port output data pin 3
0x48000014 C   FIELD 04w01 ODR4: Port output data pin 4
0x48000014 C   FIELD 05w01 ODR5: Port output data pin 5
0x48000014 C   FIELD 06w01 ODR6: Port output data pin 6
0x48000014 C   FIELD 07w01 ODR7: Port output data pin 7
0x48000014 C   FIELD 08w01 ODR8: Port output data pin 8
0x48000014 C   FIELD 09w01 ODR9: Port output data pin 9
0x48000014 C   FIELD 10w01 ODR10: Port output data pin 10
0x48000014 C   FIELD 11w01 ODR11: Port output data pin 11
0x48000014 C   FIELD 12w01 ODR12: Port output data pin 12
0x48000014 C   FIELD 13w01 ODR13: Port output data pin 13
0x48000014 C   FIELD 14w01 ODR14: Port output data pin 14
0x48000014 C   FIELD 15w01 ODR15: Port output data pin 15
0x48000018 B  REGISTER BSRR (wo): GPIO port bit set/reset register
0x48000018 C   FIELD 00w01 BS0: Port x set pin 0
0x48000018 C   FIELD 01w01 BS1: Port x set pin 1
0x48000018 C   FIELD 02w01 BS2: Port x set pin 2
0x48000018 C   FIELD 03w01 BS3: Port x set pin 3
0x48000018 C   FIELD 04w01 BS4: Port x set pin 4
0x48000018 C   FIELD 05w01 BS5: Port x set pin 5
0x48000018 C   FIELD 06w01 BS6: Port x set pin 6
0x48000018 C   FIELD 07w01 BS7: Port x set pin 7
0x48000018 C   FIELD 08w01 BS8: Port x set pin 8
0x48000018 C   FIELD 09w01 BS9: Port x set pin 9
0x48000018 C   FIELD 10w01 BS10: Port x set pin 10
0x48000018 C   FIELD 11w01 BS11: Port x set pin 11
0x48000018 C   FIELD 12w01 BS12: Port x set pin 12
0x48000018 C   FIELD 13w01 BS13: Port x set pin 13
0x48000018 C   FIELD 14w01 BS14: Port x set pin 14
0x48000018 C   FIELD 15w01 BS15: Port x set pin 15
0x48000018 C   FIELD 16w01 BR0: Port x reset pin 0
0x48000018 C   FIELD 17w01 BR1: Port x reset pin 1
0x48000018 C   FIELD 18w01 BR2: Port x reset pin 2
0x48000018 C   FIELD 19w01 BR3: Port x reset pin 3
0x48000018 C   FIELD 20w01 BR4: Port x reset pin 4
0x48000018 C   FIELD 21w01 BR5: Port x reset pin 5
0x48000018 C   FIELD 22w01 BR6: Port x reset pin 6
0x48000018 C   FIELD 23w01 BR7: Port x reset pin 7
0x48000018 C   FIELD 24w01 BR8: Port x reset pin 8
0x48000018 C   FIELD 25w01 BR9: Port x reset pin 9
0x48000018 C   FIELD 26w01 BR10: Port x reset pin 10
0x48000018 C   FIELD 27w01 BR11: Port x reset pin 11
0x48000018 C   FIELD 28w01 BR12: Port x reset pin 12
0x48000018 C   FIELD 29w01 BR13: Port x reset pin 13
0x48000018 C   FIELD 30w01 BR14: Port x reset pin 14
0x48000018 C   FIELD 31w01 BR15: Port x reset pin 15
0x4800001C B  REGISTER LCKR (rw): GPIO port configuration lock register
0x4800001C C   FIELD 00w01 LCK0: Port x lock pin 0
0x4800001C C   FIELD 01w01 LCK1: Port x lock pin 1
0x4800001C C   FIELD 02w01 LCK2: Port x lock pin 2
0x4800001C C   FIELD 03w01 LCK3: Port x lock pin 3
0x4800001C C   FIELD 04w01 LCK4: Port x lock pin 4
0x4800001C C   FIELD 05w01 LCK5: Port x lock pin 5
0x4800001C C   FIELD 06w01 LCK6: Port x lock pin 6
0x4800001C C   FIELD 07w01 LCK7: Port x lock pin 7
0x4800001C C   FIELD 08w01 LCK8: Port x lock pin 8
0x4800001C C   FIELD 09w01 LCK9: Port x lock pin 9
0x4800001C C   FIELD 10w01 LCK10: Port x lock pin 10
0x4800001C C   FIELD 11w01 LCK11: Port x lock pin 11
0x4800001C C   FIELD 12w01 LCK12: Port x lock pin 12
0x4800001C C   FIELD 13w01 LCK13: Port x lock pin 13
0x4800001C C   FIELD 14w01 LCK14: Port x lock pin 14
0x4800001C C   FIELD 15w01 LCK15: Port x lock pin 15
0x4800001C C   FIELD 16w01 LCKK: Port x lock bit y (y= 0..15)
0x48000020 B  REGISTER AFRL (rw): GPIO alternate function low register
0x48000020 C   FIELD 00w04 AFRL0: Alternate function selection for port x bit y (y = 0..7)
0x48000020 C   FIELD 04w04 AFRL1: Alternate function selection for port x bit y (y = 0..7)
0x48000020 C   FIELD 08w04 AFRL2: Alternate function selection for port x bit y (y = 0..7)
0x48000020 C   FIELD 12w04 AFRL3: Alternate function selection for port x bit y (y = 0..7)
0x48000020 C   FIELD 16w04 AFRL4: Alternate function selection for port x bit y (y = 0..7)
0x48000020 C   FIELD 20w04 AFRL5: Alternate function selection for port x bit y (y = 0..7)
0x48000020 C   FIELD 24w04 AFRL6: Alternate function selection for port x bit y (y = 0..7)
0x48000020 C   FIELD 28w04 AFRL7: Alternate function selection for port x bit y (y = 0..7)
0x48000024 B  REGISTER AFRH (rw): GPIO alternate function high register
0x48000024 C   FIELD 00w04 AFRH8 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000024 C   FIELD 04w04 AFRH9 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000024 C   FIELD 08w04 AFRH10 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000024 C   FIELD 12w04 AFRH11 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000024 C   FIELD 16w04 AFRH12 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000024 C   FIELD 20w04 AFRH13 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000024 C   FIELD 24w04 AFRH14 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000024 C   FIELD 28w04 AFRH15 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000028 B  REGISTER BRR (rw): GPIO port bit reset register
0x48000028 C   FIELD 00w01 BR0: Port x reset pin 0
0x48000028 C   FIELD 01w01 BR1: Port x reset pin 1
0x48000028 C   FIELD 02w01 BR2: Port x reset pin 2
0x48000028 C   FIELD 03w01 BR3: Port x reset pin 3
0x48000028 C   FIELD 04w01 BR4: Port x reset pin 4
0x48000028 C   FIELD 05w01 BR5: Port x reset pin 5
0x48000028 C   FIELD 06w01 BR6: Port x reset pin 6
0x48000028 C   FIELD 07w01 BR7: Port x reset pin 7
0x48000028 C   FIELD 08w01 BR8: Port x reset pin 8
0x48000028 C   FIELD 09w01 BR9: Port x reset pin 9
0x48000028 C   FIELD 10w01 BR10: Port x reset pin 10
0x48000028 C   FIELD 11w01 BR11: Port x reset pin 11
0x48000028 C   FIELD 12w01 BR12: Port x reset pin 12
0x48000028 C   FIELD 13w01 BR13: Port x reset pin 13
0x48000028 C   FIELD 14w01 BR14: Port x reset pin 14
0x48000028 C   FIELD 15w01 BR15: Port x reset pin 15
0x48000400 A PERIPHERAL GPIOB
0x48000400 B  REGISTER MODER (rw): GPIO port mode register
0x48000400 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x48000400 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x48000400 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x48000400 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x48000400 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x48000400 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x48000400 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x48000400 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x48000400 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x48000400 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x48000400 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x48000400 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x48000400 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x48000400 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x48000400 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x48000400 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x48000404 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x48000408 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x48000408 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x48000408 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x48000408 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x48000408 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x48000408 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x48000408 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x48000408 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x48000408 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x48000408 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x48000408 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x48000408 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x48000408 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x48000408 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x48000408 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x48000408 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x48000408 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x4800040C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x4800040C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x4800040C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x4800040C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x4800040C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x4800040C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x4800040C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x4800040C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x4800040C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x4800040C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x4800040C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x4800040C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x4800040C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x4800040C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x4800040C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x4800040C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x4800040C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x48000410 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x48000414 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x48000418 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x4800041C B  REGISTER LCKR (=GPIOA.LCKR): GPIO port configuration lock register
0x48000420 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x48000424 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x48000428 B  REGISTER BRR (=GPIOA.BRR): GPIO port bit reset register
0x48000800 A PERIPHERAL GPIOC
0x48000800 B  REGISTER MODER (rw): GPIO port mode register
0x48000800 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x48000800 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x48000800 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x48000800 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x48000800 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x48000800 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x48000800 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x48000800 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x48000800 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x48000800 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x48000800 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x48000800 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x48000800 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x48000800 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x48000800 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x48000800 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x48000804 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x48000808 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x48000808 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x48000808 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x48000808 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x48000808 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x48000808 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x48000808 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x48000808 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x48000808 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x48000808 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x48000808 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x48000808 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x48000808 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x48000808 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x48000808 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x48000808 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x48000808 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x4800080C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x4800080C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x4800080C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x4800080C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x4800080C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x4800080C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x4800080C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x4800080C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x4800080C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x4800080C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x4800080C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x4800080C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x4800080C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x4800080C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x4800080C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x4800080C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x4800080C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x48000810 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x48000814 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x48000818 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x4800081C B  REGISTER LCKR (=GPIOA.LCKR): GPIO port configuration lock register
0x48000820 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x48000824 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x48000828 B  REGISTER BRR (=GPIOA.BRR): GPIO port bit reset register
0x48000C00 A PERIPHERAL GPIOD
0x48000C00 B  REGISTER MODER (rw): GPIO port mode register
0x48000C00 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x48000C00 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x48000C00 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x48000C00 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x48000C00 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x48000C00 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x48000C00 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x48000C00 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x48000C00 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x48000C00 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x48000C00 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x48000C00 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x48000C00 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x48000C00 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x48000C00 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x48000C00 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x48000C04 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x48000C08 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x48000C08 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x48000C08 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x48000C08 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x48000C08 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x48000C08 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x48000C08 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x48000C08 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x48000C08 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x48000C08 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x48000C08 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x48000C08 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x48000C08 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x48000C08 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x48000C08 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x48000C08 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x48000C08 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x48000C0C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x48000C0C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x48000C0C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x48000C0C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x48000C0C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x48000C0C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x48000C0C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x48000C0C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x48000C0C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x48000C0C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x48000C0C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x48000C0C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x48000C0C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x48000C0C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x48000C0C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x48000C0C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x48000C0C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x48000C10 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x48000C14 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x48000C18 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x48000C1C B  REGISTER LCKR (=GPIOA.LCKR): GPIO port configuration lock register
0x48000C20 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x48000C24 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x48000C28 B  REGISTER BRR (=GPIOA.BRR): GPIO port bit reset register
0x48001C00 A PERIPHERAL GPIOH
0x48001C00 B  REGISTER MODER (rw): GPIO port mode register
0x48001C00 C   FIELD 00w02 MODER0: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 02w02 MODER1: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 04w02 MODER2: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 06w02 MODER3: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 08w02 MODER4: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 10w02 MODER5: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 12w02 MODER6: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 14w02 MODER7: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 16w02 MODER8: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 18w02 MODER9: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 20w02 MODER10: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 22w02 MODER11: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 24w02 MODER12: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 26w02 MODER13: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 28w02 MODER14: Port x configuration bits (y = 0..15)
0x48001C00 C   FIELD 30w02 MODER15: Port x configuration bits (y = 0..15)
0x48001C04 B  REGISTER OTYPER (rw): GPIO port output type register
0x48001C04 C   FIELD 00w01 OT0: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 01w01 OT1: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 02w01 OT2: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 03w01 OT3: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 04w01 OT4: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 05w01 OT5: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 06w01 OT6: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 07w01 OT7: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 08w01 OT8: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 09w01 OT9: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 10w01 OT10: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 11w01 OT11: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 12w01 OT12: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 13w01 OT13: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 14w01 OT14: Port x configuration bits (y = 0..15)
0x48001C04 C   FIELD 15w01 OT15: Port x configuration bits (y = 0..15)
0x48001C08 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x48001C08 C   FIELD 00w02 OSPEEDR0: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 02w02 OSPEEDR1: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 04w02 OSPEEDR2: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 06w02 OSPEEDR3: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 08w02 OSPEEDR4: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 10w02 OSPEEDR5: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 12w02 OSPEEDR6: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 14w02 OSPEEDR7: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 16w02 OSPEEDR8: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 18w02 OSPEEDR9: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 20w02 OSPEEDR10: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 22w02 OSPEEDR11: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 24w02 OSPEEDR12: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 26w02 OSPEEDR13: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 28w02 OSPEEDR14: Port x configuration bits (y = 0..15)
0x48001C08 C   FIELD 30w02 OSPEEDR15: Port x configuration bits (y = 0..15)
0x48001C0C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x48001C0C C   FIELD 00w02 PUPDR0: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 02w02 PUPDR1: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 04w02 PUPDR2: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 06w02 PUPDR3: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 08w02 PUPDR4: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 10w02 PUPDR5: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 12w02 PUPDR6: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 14w02 PUPDR7: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 16w02 PUPDR8: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 18w02 PUPDR9: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 20w02 PUPDR10: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 22w02 PUPDR11: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 24w02 PUPDR12: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 26w02 PUPDR13: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 28w02 PUPDR14: Port x configuration bits (y = 0..15)
0x48001C0C C   FIELD 30w02 PUPDR15: Port x configuration bits (y = 0..15)
0x48001C10 B  REGISTER IDR (ro): GPIO port input data register
0x48001C10 C   FIELD 00w01 IDR0: Port input data (y = 0..15)
0x48001C10 C   FIELD 01w01 IDR1: Port input data (y = 0..15)
0x48001C10 C   FIELD 02w01 IDR2: Port input data (y = 0..15)
0x48001C10 C   FIELD 03w01 IDR3: Port input data (y = 0..15)
0x48001C10 C   FIELD 04w01 IDR4: Port input data (y = 0..15)
0x48001C10 C   FIELD 05w01 IDR5: Port input data (y = 0..15)
0x48001C10 C   FIELD 06w01 IDR6: Port input data (y = 0..15)
0x48001C10 C   FIELD 07w01 IDR7: Port input data (y = 0..15)
0x48001C10 C   FIELD 08w01 IDR8: Port input data (y = 0..15)
0x48001C10 C   FIELD 09w01 IDR9: Port input data (y = 0..15)
0x48001C10 C   FIELD 10w01 IDR10: Port input data (y = 0..15)
0x48001C10 C   FIELD 11w01 IDR11: Port input data (y = 0..15)
0x48001C10 C   FIELD 12w01 IDR12: Port input data (y = 0..15)
0x48001C10 C   FIELD 13w01 IDR13: Port input data (y = 0..15)
0x48001C10 C   FIELD 14w01 IDR14: Port input data (y = 0..15)
0x48001C10 C   FIELD 15w01 IDR15: Port input data (y = 0..15)
0x48001C14 B  REGISTER ODR (rw): GPIO port output data register
0x48001C14 C   FIELD 00w01 ODR0: Port output data (y = 0..15)
0x48001C14 C   FIELD 01w01 ODR1: Port output data (y = 0..15)
0x48001C14 C   FIELD 02w01 ODR2: Port output data (y = 0..15)
0x48001C14 C   FIELD 03w01 ODR3: Port output data (y = 0..15)
0x48001C14 C   FIELD 04w01 ODR4: Port output data (y = 0..15)
0x48001C14 C   FIELD 05w01 ODR5: Port output data (y = 0..15)
0x48001C14 C   FIELD 06w01 ODR6: Port output data (y = 0..15)
0x48001C14 C   FIELD 07w01 ODR7: Port output data (y = 0..15)
0x48001C14 C   FIELD 08w01 ODR8: Port output data (y = 0..15)
0x48001C14 C   FIELD 09w01 ODR9: Port output data (y = 0..15)
0x48001C14 C   FIELD 10w01 ODR10: Port output data (y = 0..15)
0x48001C14 C   FIELD 11w01 ODR11: Port output data (y = 0..15)
0x48001C14 C   FIELD 12w01 ODR12: Port output data (y = 0..15)
0x48001C14 C   FIELD 13w01 ODR13: Port output data (y = 0..15)
0x48001C14 C   FIELD 14w01 ODR14: Port output data (y = 0..15)
0x48001C14 C   FIELD 15w01 ODR15: Port output data (y = 0..15)
0x48001C18 B  REGISTER BSRR (wo): GPIO port bit set/reset register
0x48001C18 C   FIELD 00w01 BS0: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 01w01 BS1: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 02w01 BS2: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 03w01 BS3: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 04w01 BS4: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 05w01 BS5: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 06w01 BS6: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 07w01 BS7: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 08w01 BS8: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 09w01 BS9: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 10w01 BS10: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 11w01 BS11: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 12w01 BS12: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 13w01 BS13: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 14w01 BS14: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 15w01 BS15: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 16w01 BR0: Port x set bit y (y= 0..15)
0x48001C18 C   FIELD 17w01 BR1: Port x reset bit y (y = 0..15)
0x48001C18 C   FIELD 18w01 BR2: Port x reset bit y (y = 0..15)
0x48001C18 C   FIELD 19w01 BR3: Port x reset bit y (y = 0..15)
0x48001C18 C   FIELD 20w01 BR4: Port x reset bit y (y = 0..15)
0x48001C18 C   FIELD 21w01 BR5: Port x reset bit y (y = 0..15)
0x48001C18 C   FIELD 22w01 BR6: Port x reset bit y (y = 0..15)
0x48001C18 C   FIELD 23w01 BR7: Port x reset bit y (y = 0..15)
0x48001C18 C   FIELD 24w01 BR8: Port x reset bit y (y = 0..15)
0x48001C18 C   FIELD 25w01 BR9: Port x reset bit y (y = 0..15)
0x48001C18 C   FIELD 26w01 BR10: Port x reset bit y (y = 0..15)
0x48001C18 C   FIELD 27w01 BR11: Port x reset bit y (y = 0..15)
0x48001C18 C   FIELD 28w01 BR12: Port x reset bit y (y = 0..15)
0x48001C18 C   FIELD 29w01 BR13: Port x reset bit y (y = 0..15)
0x48001C18 C   FIELD 30w01 BR14: Port x reset bit y (y = 0..15)
0x48001C18 C   FIELD 31w01 BR15: Port x reset bit y (y = 0..15)
0x48001C1C B  REGISTER LCKR (rw): GPIO port configuration lock register
0x48001C1C C   FIELD 00w01 LCK0: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 01w01 LCK1: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 02w01 LCK2: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 03w01 LCK3: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 04w01 LCK4: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 05w01 LCK5: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 06w01 LCK6: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 07w01 LCK7: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 08w01 LCK8: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 09w01 LCK9: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 10w01 LCK10: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 11w01 LCK11: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 12w01 LCK12: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 13w01 LCK13: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 14w01 LCK14: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 15w01 LCK15: Port x lock bit y (y= 0..15)
0x48001C1C C   FIELD 16w01 LCKK: Port x lock bit y (y= 0..15)
0x48001C20 B  REGISTER AFRL (rw): GPIO alternate function low register
0x48001C20 C   FIELD 00w04 AFRL0: Alternate function selection for port x bit y (y = 0..7)
0x48001C20 C   FIELD 04w04 AFRL1: Alternate function selection for port x bit y (y = 0..7)
0x48001C20 C   FIELD 08w04 AFRL2: Alternate function selection for port x bit y (y = 0..7)
0x48001C20 C   FIELD 12w04 AFRL3: Alternate function selection for port x bit y (y = 0..7)
0x48001C20 C   FIELD 16w04 AFRL4: Alternate function selection for port x bit y (y = 0..7)
0x48001C20 C   FIELD 20w04 AFRL5: Alternate function selection for port x bit y (y = 0..7)
0x48001C20 C   FIELD 24w04 AFRL6: Alternate function selection for port x bit y (y = 0..7)
0x48001C20 C   FIELD 28w04 AFRL7: Alternate function selection for port x bit y (y = 0..7)
0x48001C24 B  REGISTER AFRH (rw): GPIO alternate function high register
0x48001C24 C   FIELD 00w04 AFRH8: Alternate function selection for port x bit y (y = 8..15)
0x48001C24 C   FIELD 04w04 AFRH9: Alternate function selection for port x bit y (y = 8..15)
0x48001C24 C   FIELD 08w04 AFRH10: Alternate function selection for port x bit y (y = 8..15)
0x48001C24 C   FIELD 12w04 AFRH11: Alternate function selection for port x bit y (y = 8..15)
0x48001C24 C   FIELD 16w04 AFRH12: Alternate function selection for port x bit y (y = 8..15)
0x48001C24 C   FIELD 20w04 AFRH13: Alternate function selection for port x bit y (y = 8..15)
0x48001C24 C   FIELD 24w04 AFRH14: Alternate function selection for port x bit y (y = 8..15)
0x48001C24 C   FIELD 28w04 AFRH15: Alternate function selection for port x bit y (y = 8..15)
0x48001C28 B  REGISTER BRR (rw): GPIO port bit reset register
0x50040000 A PERIPHERAL ADC1
0x50040000 B  REGISTER ISR: ADC interrupt and status register
0x50040000 C   FIELD 00w01 ADRDY (rw): ADC ready This bit is set by hardware after the ADC has been enabled (bit ADEN = 1) and when the ADC reaches a state where it is ready to accept conversion requests. It is cleared by software writing 1 to it.
0x50040000 C   FIELD 01w01 EOSMP (rw): End of sampling flag This bit is set by hardware during the conversion of any channel (only for regular channels), at the end of the sampling phase.
0x50040000 C   FIELD 02w01 EOC (rw): End of conversion flag This bit is set by hardware at the end of each regular conversion of a channel when a new data is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register
0x50040000 C   FIELD 03w01 EOS (rw): End of regular sequence flag This bit is set by hardware at the end of the conversions of a regular sequence of channels. It is cleared by software writing 1 to it.
0x50040000 C   FIELD 04w01 OVR (rw): ADC overrun This bit is set by hardware when an overrun occurs on a regular channel, meaning that a new conversion has completed while the EOC flag was already set. It is cleared by software writing 1 to it.
0x50040000 C   FIELD 05w01 JEOC (rw): Injected channel end of conversion flag This bit is set by hardware at the end of each injected conversion of a channel when a new data is available in the corresponding ADC_JDRy register. It is cleared by software writing 1 to it or by reading the corresponding ADC_JDRy register
0x50040000 C   FIELD 06w01 JEOS (rw): Injected channel end of sequence flag This bit is set by hardware at the end of the conversions of all injected channels in the group. It is cleared by software writing 1 to it.
0x50040000 C   FIELD 07w01 AWD1 (rw): Analog watchdog 1 flag
0x50040000 C   FIELD 08w01 AWD2 (rw): Analog watchdog 2 flag
0x50040000 C   FIELD 09w01 AWD3 (rw): Analog watchdog 3 flag
0x50040000 C   FIELD 10w01 JQOVF (rw): Injected context queue overflow This bit is set by hardware when an Overflow of the Injected Queue of Context occurs. It is cleared by software writing 1 to it. Refer to Section 16.4.21: Queue of context for injected conversions for more information.
0x50040004 B  REGISTER IER: ADC interrupt enable register
0x50040004 C   FIELD 00w01 ADRDYIE (rw): ADC ready interrupt enable This bit is set and cleared by software to enable/disable the ADC Ready interrupt. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040004 C   FIELD 01w01 EOSMPIE (rw): End of sampling flag interrupt enable for regular conversions This bit is set and cleared by software to enable/disable the end of the sampling phase interrupt for regular conversions. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x50040004 C   FIELD 02w01 EOCIE (rw): End of regular conversion interrupt enable This bit is set and cleared by software to enable/disable the end of a regular conversion interrupt. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x50040004 C   FIELD 03w01 EOSIE (rw): End of regular sequence of conversions interrupt enable This bit is set and cleared by software to enable/disable the end of regular sequence of conversions interrupt. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x50040004 C   FIELD 04w01 OVRIE (rw): Overrun interrupt enable This bit is set and cleared by software to enable/disable the Overrun interrupt of a regular conversion. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x50040004 C   FIELD 05w01 JEOCIE (rw): End of injected conversion interrupt enable This bit is set and cleared by software to enable/disable the end of an injected conversion interrupt. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).
0x50040004 C   FIELD 06w01 JEOSIE (rw): End of injected sequence of conversions interrupt enable This bit is set and cleared by software to enable/disable the end of injected sequence of conversions interrupt. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).
0x50040004 C   FIELD 07w01 AWD1IE (rw): Analog watchdog 1 interrupt enable
0x50040004 C   FIELD 08w01 AWD2IE (rw): Analog watchdog 2 interrupt enable
0x50040004 C   FIELD 09w01 AWD3IE (rw): Analog watchdog 3 interrupt enable
0x50040004 C   FIELD 10w01 JQOVFIE (rw): Injected context queue overflow interrupt enable This bit is set and cleared by software to enable/disable the Injected Context Queue Overflow interrupt. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).
0x50040008 B  REGISTER CR: ADC control register
0x50040008 C   FIELD 00w01 ADEN (rw): ADC enable control This bit is set by software to enable the ADC. The ADC is effectively ready to operate once the flag ADRDY has been set. It is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command. Note: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0) except for bit ADVREGEN which must be 1 (and the software must have wait for the startup time of the voltage regulator)
0x50040008 C   FIELD 01w01 ADDIS (rw): ADC disable command This bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state). It is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time). Note: The software is allowed to set ADDIS only when ADEN = 1 and both ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)
0x50040008 C   FIELD 02w01 ADSTART (rw): ADC start of regular conversion This bit is set by software to start ADC conversion of regular channels. Depending on the configuration bits EXTEN[1:0], a conversion starts immediately (software trigger configuration) or once a regular hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: in single conversion mode when software trigger is selected (EXTSEL = 0x0): at the assertion of the End of Regular Conversion Sequence (EOS) flag. in all cases: after the execution of the ADSTP command, at the same time that ADSTP is cleared by hardware. Note: The software is allowed to set ADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no pending request to disable the ADC) Note: In auto-injection mode (JAUTO = 1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)
0x50040008 C   FIELD 03w01 JADSTART (rw): ADC start of injected conversion This bit is set by software to start ADC conversion of injected channels. Depending on the configuration bits JEXTEN[1:0], a conversion starts immediately (software trigger configuration) or once an injected hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: in single conversion mode when software trigger is selected (JEXTSEL = 0x0): at the assertion of the End of Injected Conversion Sequence (JEOS) flag. in all cases: after the execution of the JADSTP command, at the same time that JADSTP is cleared by hardware. Note: The software is allowed to set JADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no pending request to disable the ADC). Note: In auto-injection mode (JAUTO = 1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)
0x50040008 C   FIELD 04w01 ADSTP (rw): ADC stop of regular conversion command This bit is set by software to stop and discard an ongoing regular conversion (ADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC regular sequence and triggers can be re-configured. The ADC is then ready to accept a new start of regular conversions (ADSTART command). Note: The software is allowed to set ADSTP only when ADSTART = 1 and ADDIS = 0 (ADC is enabled and eventually converting a regular conversion and there is no pending request to disable the ADC). In auto-injection mode (JAUTO = 1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP).
0x50040008 C   FIELD 05w01 JADSTP (rw): ADC stop of injected conversion command This bit is set by software to stop and discard an ongoing injected conversion (JADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC injected sequence and triggers can be re-configured. The ADC is then ready to accept a new start of injected conversions (JADSTART command). Note: The software is allowed to set JADSTP only when JADSTART = 1 and ADDIS = 0 (ADC is enabled and eventually converting an injected conversion and there is no pending request to disable the ADC) Note: In Auto-injection mode (JAUTO = 1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP)
0x50040008 C   FIELD 28w01 ADVREGEN (rw): ADC voltage regulator enable This bits is set by software to enable the ADC voltage regulator. Before performing any operation such as launching a calibration or enabling the ADC, the ADC voltage regulator must first be enabled and the software must wait for the regulator start-up time. For more details about the ADC voltage regulator enable and disable sequences, refer to Section 16.4.6: ADC Deep-power-down mode (DEEPPWD) and ADC voltage regulator (ADVREGEN). The software can program this bit field only when the ADC is disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).
0x50040008 C   FIELD 29w01 DEEPPWD (rw): Deep-power-down enable This bit is set and cleared by software to put the ADC in Deep-power-down mode. Note: The software is allowed to write this bit only when the ADC is disabled (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).
0x50040008 C   FIELD 30w01 ADCALDIF (rw): Differential mode for calibration This bit is set and cleared by software to configure the single-ended or differential inputs mode for the calibration. Note: The software is allowed to write this bit only when the ADC is disabled and is not calibrating (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).
0x50040008 C   FIELD 31w01 ADCAL (rw): ADC calibration This bit is set by software to start the calibration of the ADC. Program first the bit ADCALDIF to determine if this calibration applies for single-ended or differential inputs mode. It is cleared by hardware after calibration is complete. Note: The software is allowed to launch a calibration by setting ADCAL only when ADEN = 0. Note: The software is allowed to update the calibration factor by writing ADC_CALFACT only when ADEN = 1 and ADSTART = 0 and JADSTART = 0 (ADC enabled and no conversion is ongoing)
0x5004000C B  REGISTER CFGR: ADC configuration register
0x5004000C C   FIELD 00w01 DMAEN (rw): Direct memory access enable This bit is set and cleared by software to enable the generation of DMA requests. This allows to use the DMA to manage automatically the converted data. For more details, refer to Section : Managing conversions using the DMA. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: In dual-ADC modes, this bit is not relevant and replaced by control bits MDMA[1:0] of the ADCx_CCR register.
0x5004000C C   FIELD 01w01 DMACFG (rw): Direct memory access configuration This bit is set and cleared by software to select between two DMA modes of operation and is effective only when DMAEN = 1. For more details, refer to Section : Managing conversions using the DMA Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: In dual-ADC modes, this bit is not relevant and replaced by control bit DMACFG of the ADCx_CCR register.
0x5004000C C   FIELD 02w01 DFSDMCFG (rw): DFSDM mode configuration This bit is set and cleared by software to enable the DFSDM mode. It is effective only when DMAEN = 0. Note: To make sure no conversion is ongoing, the software is allowed to write this bit only when ADSTART= 0 and JADSTART= 0.
0x5004000C C   FIELD 03w02 RES (rw): Data resolution These bits are written by software to select the resolution of the conversion. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x5004000C C   FIELD 05w01 ALIGN (rw): Data alignment This bit is set and cleared by software to select right or left alignment. Refer to Section : Data register, data alignment and offset (ADC_DR, OFFSETy, OFFSETy_CH, ALIGN) Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x5004000C C   FIELD 06w04 EXTSEL: External trigger selection for regular group These bits select the external event used to trigger the start of conversion of a regular group: ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x5004000C C   FIELD 10w02 EXTEN (rw): External trigger enable and polarity selection for regular channels These bits are set and cleared by software to select the external trigger polarity and enable the trigger of a regular group. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x5004000C C   FIELD 12w01 OVRMOD (rw): Overrun mode This bit is set and cleared by software and configure the way data overrun is managed. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x5004000C C   FIELD 13w01 CONT (rw): Single / continuous conversion mode for regular conversions This bit is set and cleared by software. If it is set, regular conversion takes place continuously until it is cleared. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN = 1 and CONT = 1. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing). Note: When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit CONT of the slave ADC is no more writable and its content is equal to the bit CONT of the master ADC.
0x5004000C C   FIELD 14w01 AUTDLY (rw): Delayed conversion mode This bit is set and cleared by software to enable/disable the Auto Delayed Conversion mode. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit AUTDLY of the slave ADC is no more writable and its content is equal to the bit AUTDLY of the master ADC.
0x5004000C C   FIELD 16w01 DISCEN (rw): Discontinuous mode for regular channels This bit is set and cleared by software to enable/disable Discontinuous mode for regular channels. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN = 1 and CONT = 1. Note: It is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing). Note: When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit DISCEN of the slave ADC is no more writable and its content is equal to the bit DISCEN of the master ADC.
0x5004000C C   FIELD 17w03 DISCNUM (rw): Discontinuous mode channel count These bits are written by software to define the number of regular channels to be converted in discontinuous mode, after receiving an external trigger. ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing). Note: When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bits DISCNUM[2:0] of the slave ADC are no more writable and their content is equal to the bits DISCNUM[2:0] of the master ADC.
0x5004000C C   FIELD 20w01 JDISCEN (rw): Discontinuous mode on injected channels This bit is set and cleared by software to enable/disable discontinuous mode on the injected channels of a group. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing). Note: It is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set. Note: When dual mode is enabled (bits DUAL of ADCx_CCR register are not equal to zero), the bit JDISCEN of the slave ADC is no more writable and its content is equal to the bit JDISCEN of the master ADC.
0x5004000C C   FIELD 21w01 JQM (rw): JSQR queue mode This bit is set and cleared by software. It defines how an empty Queue is managed. Refer to Section 16.4.21: Queue of context for injected conversions for more information. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing). Note: When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit JQM of the slave ADC is no more writable and its content is equal to the bit JQM of the master ADC.
0x5004000C C   FIELD 22w01 AWD1SGL (rw): Enable the watchdog 1 on a single channel or on all channels This bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWD1CH[4:0] bits or on all the channels Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x5004000C C   FIELD 23w01 AWD1EN (rw): Analog watchdog 1 enable on regular channels This bit is set and cleared by software Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x5004000C C   FIELD 24w01 JAWD1EN (rw): Analog watchdog 1 enable on injected channels This bit is set and cleared by software Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).
0x5004000C C   FIELD 25w01 JAUTO (rw): Automatic injected group conversion This bit is set and cleared by software to enable/disable automatic injected group conversion after regular group conversion. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no regular nor injected conversion is ongoing). Note: When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit JAUTO of the slave ADC is no more writable and its content is equal to the bit JAUTO of the master ADC.
0x5004000C C   FIELD 26w05 AWD1CH (rw): Analog watchdog 1 channel selection These bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog. ..... others: reserved, must not be used Note: Some channels are not connected physically. Keep the corresponding AWD1CH[4:0] setting to the reset value. Note: The channel selected by AWD1CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x5004000C C   FIELD 31w01 JQDIS (rw): Injected Queue disable These bits are set and cleared by software to disable the Injected Queue mechanism : Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no regular nor injected conversion is ongoing). Note: A set or reset of JQDIS bit causes the injected queue to be flushed and the JSQR register is cleared.
0x50040010 B  REGISTER CFGR2: ADC configuration register 2
0x50040010 C   FIELD 00w01 ROVSE (rw): Regular Oversampling Enable This bit is set and cleared by software to enable regular oversampling. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)
0x50040010 C   FIELD 01w01 JOVSE (rw): Injected Oversampling Enable This bit is set and cleared by software to enable injected oversampling. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)
0x50040010 C   FIELD 02w03 OVSR (rw): Oversampling ratio This bitfield is set and cleared by software to define the oversampling ratio. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no conversion is ongoing).
0x50040010 C   FIELD 05w04 OVSS (rw): Oversampling shift This bitfield is set and cleared by software to define the right shifting applied to the raw oversampling result. Other codes reserved Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no conversion is ongoing).
0x50040010 C   FIELD 09w01 TROVS (rw): Triggered Regular Oversampling This bit is set and cleared by software to enable triggered oversampling Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).
0x50040010 C   FIELD 10w01 ROVSM (rw): Regular Oversampling mode This bit is set and cleared by software to select the regular oversampling mode. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).
0x50040014 B  REGISTER SMPR1: ADC sample time register 1
0x50040014 C   FIELD 00w03 SMP0 (rw): Channel 0 sample time selection
0x50040014 C   FIELD 03w03 SMP1 (rw): Channel 1 sample time selection
0x50040014 C   FIELD 06w03 SMP2 (rw): Channel 2 sample time selection
0x50040014 C   FIELD 09w03 SMP3 (rw): Channel 3 sample time selection
0x50040014 C   FIELD 12w03 SMP4 (rw): Channel 4 sample time selection
0x50040014 C   FIELD 15w03 SMP5 (rw): Channel 5 sample time selection
0x50040014 C   FIELD 18w03 SMP6 (rw): Channel 6 sample time selection
0x50040014 C   FIELD 21w03 SMP7 (rw): Channel 7 sample time selection
0x50040014 C   FIELD 24w03 SMP8 (rw): Channel 8 sample time selection
0x50040014 C   FIELD 27w03 SMP9 (rw): Channel 9 sample time selection
0x50040014 C   FIELD 31w01 SMPPLUS (rw): Addition of one clock cycle to the sampling time To make sure no conversion is ongoing, the software is allowed to write this bit only when ADSTART= 0 and JADSTART= 0.
0x50040018 B  REGISTER SMPR2: ADC sample time register 2
0x50040018 C   FIELD 00w03 SMP10 (=ADC1.SMPR1.SMP%s) (rw): Channel 10 sample time selection
0x50040018 C   FIELD 03w03 SMP11 (=ADC1.SMPR1.SMP%s) (rw): Channel 11 sample time selection
0x50040018 C   FIELD 06w03 SMP12 (=ADC1.SMPR1.SMP%s) (rw): Channel 12 sample time selection
0x50040018 C   FIELD 09w03 SMP13 (=ADC1.SMPR1.SMP%s) (rw): Channel 13 sample time selection
0x50040018 C   FIELD 12w03 SMP14 (=ADC1.SMPR1.SMP%s) (rw): Channel 14 sample time selection
0x50040018 C   FIELD 15w03 SMP15 (=ADC1.SMPR1.SMP%s) (rw): Channel 15 sample time selection
0x50040018 C   FIELD 18w03 SMP16 (=ADC1.SMPR1.SMP%s) (rw): Channel 16 sample time selection
0x50040018 C   FIELD 21w03 SMP17 (=ADC1.SMPR1.SMP%s) (rw): Channel 17 sample time selection
0x50040018 C   FIELD 24w03 SMP18 (=ADC1.SMPR1.SMP%s) (rw): Channel 18 sample time selection
0x50040020 B  REGISTER TR1: ADC watchdog threshold register 1
0x50040020 C   FIELD 00w12 LT1 (rw): Analog watchdog 1 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 1. Refer to Section 16.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040020 C   FIELD 16w12 HT1 (rw): Analog watchdog 1 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 1. Refer to Section 16.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040024 B  REGISTER TR2: ADC watchdog threshold register 2
0x50040024 C   FIELD 00w08 LT2 (rw): Analog watchdog 2 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 2. Refer to Section 16.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040024 C   FIELD 16w08 HT2 (rw): Analog watchdog 2 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 2. Refer to Section 16.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040028 B  REGISTER TR3: ADC watchdog threshold register 3
0x50040028 C   FIELD 00w08 LT3 (rw): Analog watchdog 3 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 3. This watchdog compares the 8-bit of LT3 with the 8 MSB of the converted data. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040028 C   FIELD 16w08 HT3 (rw): Analog watchdog 3 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 3. Refer to Section 16.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040030 B  REGISTER SQR1: ADC regular sequence register 1
0x50040030 C   FIELD 00w04 L (rw): Regular channel sequence length These bits are written by software to define the total number of conversions in the regular channel conversion sequence. ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x50040030 C   FIELD 06w05 SQ1 (rw): 1 conversion in regular sequence
0x50040030 C   FIELD 12w05 SQ2 (rw): 2 conversion in regular sequence
0x50040030 C   FIELD 18w05 SQ3 (rw): 3 conversion in regular sequence
0x50040030 C   FIELD 24w05 SQ4 (rw): 4 conversion in regular sequence
0x50040034 B  REGISTER SQR2: ADC regular sequence register 2
0x50040034 C   FIELD 00w05 SQ5 (=ADC1.SQR1.SQ%s) (rw): 5 conversion in regular sequence
0x50040034 C   FIELD 06w05 SQ6 (=ADC1.SQR1.SQ%s) (rw): 6 conversion in regular sequence
0x50040034 C   FIELD 12w05 SQ7 (=ADC1.SQR1.SQ%s) (rw): 7 conversion in regular sequence
0x50040034 C   FIELD 18w05 SQ8 (=ADC1.SQR1.SQ%s) (rw): 8 conversion in regular sequence
0x50040034 C   FIELD 24w05 SQ9 (=ADC1.SQR1.SQ%s) (rw): 9 conversion in regular sequence
0x50040038 B  REGISTER SQR3: ADC regular sequence register 3
0x50040038 C   FIELD 00w05 SQ10 (=ADC1.SQR1.SQ%s) (rw): 10 conversion in regular sequence
0x50040038 C   FIELD 06w05 SQ11 (=ADC1.SQR1.SQ%s) (rw): 11 conversion in regular sequence
0x50040038 C   FIELD 12w05 SQ12 (=ADC1.SQR1.SQ%s) (rw): 12 conversion in regular sequence
0x50040038 C   FIELD 18w05 SQ13 (=ADC1.SQR1.SQ%s) (rw): 13 conversion in regular sequence
0x50040038 C   FIELD 24w05 SQ14 (=ADC1.SQR1.SQ%s) (rw): 14 conversion in regular sequence
0x5004003C B  REGISTER SQR4: ADC regular sequence register 4
0x5004003C C   FIELD 00w05 SQ15 (=ADC1.SQR1.SQ%s) (rw): 15 conversion in regular sequence
0x5004003C C   FIELD 06w05 SQ16 (=ADC1.SQR1.SQ%s) (rw): 16 conversion in regular sequence
0x50040040 B  REGISTER DR: ADC regular data register
0x50040040 C   FIELD 00w16 RDATA (ro): Regular data converted These bits are read-only. They contain the conversion result from the last converted regular channel. The data are left- or right-aligned as described in Section 16.4.26: Data management.
0x5004004C B  REGISTER JSQR: ADC injected sequence register
0x5004004C C   FIELD 00w02 JL (rw): Injected channel sequence length These bits are written by software to define the total number of conversions in the injected channel conversion sequence. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing).
0x5004004C C   FIELD 02w04 JEXTSEL (rw): External Trigger Selection for injected group These bits select the external event used to trigger the start of conversion of an injected group: ... Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing).
0x5004004C C   FIELD 06w02 JEXTEN (rw): External Trigger Enable and Polarity Selection for injected channels These bits are set and cleared by software to select the external trigger polarity and enable the trigger of an injected group. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing). Note: If JQM = 1 and if the Queue of Context becomes empty, the software and hardware triggers of the injected sequence are both internally disabled (refer to Section 16.4.21: Queue of context for injected conversions)
0x5004004C C   FIELD 08w05 JSQ1 (rw): 1 conversion in injected sequence
0x5004004C C   FIELD 14w05 JSQ2 (rw): 2 conversion in injected sequence
0x5004004C C   FIELD 20w05 JSQ3 (rw): 3 conversion in injected sequence
0x5004004C C   FIELD 26w05 JSQ4 (rw): 4 conversion in injected sequence
0x50040060 B  REGISTER OFR1: ADC offset 1 register
0x50040060 C   FIELD 00w12 OFFSET (rw): Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Note: Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[11:0] which is subtracted when converting channel 4.
0x50040060 C   FIELD 26w05 OFFSET_CH (rw): Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[11:0] applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the data offset y.
0x50040060 C   FIELD 31w01 OFFSET_EN (rw): Offset y enable This bit is written by software to enable or disable the offset programmed into bits OFFSETy[11:0]. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040064 B  REGISTER OFR2: ADC offset 2 register
0x50040064 C   FIELD 00w12 OFFSET (rw): Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Note: Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[11:0] which is subtracted when converting channel 4.
0x50040064 C   FIELD 26w05 OFFSET_CH (rw): Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[11:0] applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the data offset y.
0x50040064 C   FIELD 31w01 OFFSET_EN (rw): Offset y enable This bit is written by software to enable or disable the offset programmed into bits OFFSETy[11:0]. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040068 B  REGISTER OFR3: ADC offset 3 register
0x50040068 C   FIELD 00w12 OFFSET (rw): Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Note: Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[11:0] which is subtracted when converting channel 4.
0x50040068 C   FIELD 26w05 OFFSET_CH (rw): Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[11:0] applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the data offset y.
0x50040068 C   FIELD 31w01 OFFSET_EN (rw): Offset y enable This bit is written by software to enable or disable the offset programmed into bits OFFSETy[11:0]. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x5004006C B  REGISTER OFR4: ADC offset 4 register
0x5004006C C   FIELD 00w12 OFFSET (rw): Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Note: Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[11:0] which is subtracted when converting channel 4.
0x5004006C C   FIELD 26w05 OFFSET_CH (rw): Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[11:0] applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the data offset y.
0x5004006C C   FIELD 31w01 OFFSET_EN (rw): Offset y enable This bit is written by software to enable or disable the offset programmed into bits OFFSETy[11:0]. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040080 B  REGISTER JDR1: ADC injected channel 1 data register
0x50040080 C   FIELD 00w16 JDATA (ro): Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in Section 16.4.26: Data management.
0x50040084 B  REGISTER JDR2: ADC injected channel 2 data register
0x50040084 C   FIELD 00w16 JDATA (ro): Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in Section 16.4.26: Data management.
0x50040088 B  REGISTER JDR3: ADC injected channel 3 data register
0x50040088 C   FIELD 00w16 JDATA (ro): Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in Section 16.4.26: Data management.
0x5004008C B  REGISTER JDR4: ADC injected channel 4 data register
0x5004008C C   FIELD 00w16 JDATA (ro): Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in Section 16.4.26: Data management.
0x500400A0 B  REGISTER AWD2CR: ADC analog watchdog 2 configuration register
0x500400A0 C   FIELD 00w01 AWD2CH0: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 01w01 AWD2CH1: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 02w01 AWD2CH2: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 03w01 AWD2CH3: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 04w01 AWD2CH4: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 05w01 AWD2CH5: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 06w01 AWD2CH6: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 07w01 AWD2CH7: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 08w01 AWD2CH8: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 09w01 AWD2CH9: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 10w01 AWD2CH10: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 11w01 AWD2CH11: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 12w01 AWD2CH12: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 13w01 AWD2CH13: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 14w01 AWD2CH14: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 15w01 AWD2CH15: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 16w01 AWD2CH16: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 17w01 AWD2CH17: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A0 C   FIELD 18w01 AWD2CH18: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 B  REGISTER AWD3CR: ADC analog watchdog 3 configuration register
0x500400A4 C   FIELD 00w01 AWD3CH0: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 01w01 AWD3CH1: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 02w01 AWD3CH2: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 03w01 AWD3CH3: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 04w01 AWD3CH4: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 05w01 AWD3CH5: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 06w01 AWD3CH6: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 07w01 AWD3CH7: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 08w01 AWD3CH8: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 09w01 AWD3CH9: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 10w01 AWD3CH10: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 11w01 AWD3CH11: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 12w01 AWD3CH12: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 13w01 AWD3CH13: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 14w01 AWD3CH14: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 15w01 AWD3CH15: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 16w01 AWD3CH16: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 17w01 AWD3CH17: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400A4 C   FIELD 18w01 AWD3CH18: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500400B0 B  REGISTER DIFSEL: ADC differential mode selection register
0x500400B0 C   FIELD 00w01 DIFSEL0: Differential mode for channel 0
0x500400B0 C   FIELD 01w01 DIFSEL1: Differential mode for channel 1
0x500400B0 C   FIELD 02w01 DIFSEL2: Differential mode for channel 2
0x500400B0 C   FIELD 03w01 DIFSEL3: Differential mode for channel 3
0x500400B0 C   FIELD 04w01 DIFSEL4: Differential mode for channel 4
0x500400B0 C   FIELD 05w01 DIFSEL5: Differential mode for channel 5
0x500400B0 C   FIELD 06w01 DIFSEL6: Differential mode for channel 6
0x500400B0 C   FIELD 07w01 DIFSEL7: Differential mode for channel 7
0x500400B0 C   FIELD 08w01 DIFSEL8: Differential mode for channel 8
0x500400B0 C   FIELD 09w01 DIFSEL9: Differential mode for channel 9
0x500400B0 C   FIELD 10w01 DIFSEL10: Differential mode for channel 10
0x500400B0 C   FIELD 11w01 DIFSEL11: Differential mode for channel 11
0x500400B0 C   FIELD 12w01 DIFSEL12: Differential mode for channel 12
0x500400B0 C   FIELD 13w01 DIFSEL13: Differential mode for channel 13
0x500400B0 C   FIELD 14w01 DIFSEL14: Differential mode for channel 14
0x500400B0 C   FIELD 15w01 DIFSEL15: Differential mode for channel 15
0x500400B0 C   FIELD 16w01 DIFSEL16: Differential mode for channel 16
0x500400B0 C   FIELD 17w01 DIFSEL17: Differential mode for channel 17
0x500400B0 C   FIELD 18w01 DIFSEL18: Differential mode for channel 18
0x500400B4 B  REGISTER CALFACT: ADC calibration factors
0x500400B4 C   FIELD 00w07 CALFACT_S (rw): Calibration Factors In single-ended mode These bits are written by hardware or by software. Once a single-ended inputs calibration is complete, they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new single-ended calibration is launched. Note: The software is allowed to write these bits only when ADEN = 1, ADSTART = 0 and JADSTART = 0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing).
0x500400B4 C   FIELD 16w07 CALFACT_D (rw): Calibration Factors in differential mode These bits are written by hardware or by software. Once a differential inputs calibration is complete, they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new differential calibration is launched. Note: The software is allowed to write these bits only when ADEN = 1, ADSTART = 0 and JADSTART = 0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing).
0x50040100 A PERIPHERAL ADC2
0x50040100 B  REGISTER ISR: ADC interrupt and status register
0x50040100 C   FIELD 00w01 ADRDY (rw): ADC ready This bit is set by hardware after the ADC has been enabled (bit ADEN = 1) and when the ADC reaches a state where it is ready to accept conversion requests. It is cleared by software writing 1 to it.
0x50040100 C   FIELD 01w01 EOSMP (rw): End of sampling flag This bit is set by hardware during the conversion of any channel (only for regular channels), at the end of the sampling phase.
0x50040100 C   FIELD 02w01 EOC (rw): End of conversion flag This bit is set by hardware at the end of each regular conversion of a channel when a new data is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register
0x50040100 C   FIELD 03w01 EOS (rw): End of regular sequence flag This bit is set by hardware at the end of the conversions of a regular sequence of channels. It is cleared by software writing 1 to it.
0x50040100 C   FIELD 04w01 OVR (rw): ADC overrun This bit is set by hardware when an overrun occurs on a regular channel, meaning that a new conversion has completed while the EOC flag was already set. It is cleared by software writing 1 to it.
0x50040100 C   FIELD 05w01 JEOC (rw): Injected channel end of conversion flag This bit is set by hardware at the end of each injected conversion of a channel when a new data is available in the corresponding ADC_JDRy register. It is cleared by software writing 1 to it or by reading the corresponding ADC_JDRy register
0x50040100 C   FIELD 06w01 JEOS (rw): Injected channel end of sequence flag This bit is set by hardware at the end of the conversions of all injected channels in the group. It is cleared by software writing 1 to it.
0x50040100 C   FIELD 07w01 AWD1 (rw): Analog watchdog 1 flag
0x50040100 C   FIELD 08w01 AWD2 (rw): Analog watchdog 2 flag
0x50040100 C   FIELD 09w01 AWD3 (rw): Analog watchdog 3 flag
0x50040100 C   FIELD 10w01 JQOVF (rw): Injected context queue overflow This bit is set by hardware when an Overflow of the Injected Queue of Context occurs. It is cleared by software writing 1 to it. Refer to Section 16.4.21: Queue of context for injected conversions for more information.
0x50040104 B  REGISTER IER: ADC interrupt enable register
0x50040104 C   FIELD 00w01 ADRDYIE (rw): ADC ready interrupt enable This bit is set and cleared by software to enable/disable the ADC Ready interrupt. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040104 C   FIELD 01w01 EOSMPIE (rw): End of sampling flag interrupt enable for regular conversions This bit is set and cleared by software to enable/disable the end of the sampling phase interrupt for regular conversions. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x50040104 C   FIELD 02w01 EOCIE (rw): End of regular conversion interrupt enable This bit is set and cleared by software to enable/disable the end of a regular conversion interrupt. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x50040104 C   FIELD 03w01 EOSIE (rw): End of regular sequence of conversions interrupt enable This bit is set and cleared by software to enable/disable the end of regular sequence of conversions interrupt. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x50040104 C   FIELD 04w01 OVRIE (rw): Overrun interrupt enable This bit is set and cleared by software to enable/disable the Overrun interrupt of a regular conversion. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x50040104 C   FIELD 05w01 JEOCIE (rw): End of injected conversion interrupt enable This bit is set and cleared by software to enable/disable the end of an injected conversion interrupt. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).
0x50040104 C   FIELD 06w01 JEOSIE (rw): End of injected sequence of conversions interrupt enable This bit is set and cleared by software to enable/disable the end of injected sequence of conversions interrupt. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).
0x50040104 C   FIELD 07w01 AWD1IE (rw): Analog watchdog 1 interrupt enable
0x50040104 C   FIELD 08w01 AWD2IE (rw): Analog watchdog 2 interrupt enable
0x50040104 C   FIELD 09w01 AWD3IE (rw): Analog watchdog 3 interrupt enable
0x50040104 C   FIELD 10w01 JQOVFIE (rw): Injected context queue overflow interrupt enable This bit is set and cleared by software to enable/disable the Injected Context Queue Overflow interrupt. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).
0x50040108 B  REGISTER CR: ADC control register
0x50040108 C   FIELD 00w01 ADEN (rw): ADC enable control This bit is set by software to enable the ADC. The ADC is effectively ready to operate once the flag ADRDY has been set. It is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command. Note: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0) except for bit ADVREGEN which must be 1 (and the software must have wait for the startup time of the voltage regulator)
0x50040108 C   FIELD 01w01 ADDIS (rw): ADC disable command This bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state). It is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time). Note: The software is allowed to set ADDIS only when ADEN = 1 and both ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)
0x50040108 C   FIELD 02w01 ADSTART (rw): ADC start of regular conversion This bit is set by software to start ADC conversion of regular channels. Depending on the configuration bits EXTEN[1:0], a conversion starts immediately (software trigger configuration) or once a regular hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: in single conversion mode when software trigger is selected (EXTSEL = 0x0): at the assertion of the End of Regular Conversion Sequence (EOS) flag. in all cases: after the execution of the ADSTP command, at the same time that ADSTP is cleared by hardware. Note: The software is allowed to set ADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no pending request to disable the ADC) Note: In auto-injection mode (JAUTO = 1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)
0x50040108 C   FIELD 03w01 JADSTART (rw): ADC start of injected conversion This bit is set by software to start ADC conversion of injected channels. Depending on the configuration bits JEXTEN[1:0], a conversion starts immediately (software trigger configuration) or once an injected hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: in single conversion mode when software trigger is selected (JEXTSEL = 0x0): at the assertion of the End of Injected Conversion Sequence (JEOS) flag. in all cases: after the execution of the JADSTP command, at the same time that JADSTP is cleared by hardware. Note: The software is allowed to set JADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no pending request to disable the ADC). Note: In auto-injection mode (JAUTO = 1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)
0x50040108 C   FIELD 04w01 ADSTP (rw): ADC stop of regular conversion command This bit is set by software to stop and discard an ongoing regular conversion (ADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC regular sequence and triggers can be re-configured. The ADC is then ready to accept a new start of regular conversions (ADSTART command). Note: The software is allowed to set ADSTP only when ADSTART = 1 and ADDIS = 0 (ADC is enabled and eventually converting a regular conversion and there is no pending request to disable the ADC). In auto-injection mode (JAUTO = 1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP).
0x50040108 C   FIELD 05w01 JADSTP (rw): ADC stop of injected conversion command This bit is set by software to stop and discard an ongoing injected conversion (JADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC injected sequence and triggers can be re-configured. The ADC is then ready to accept a new start of injected conversions (JADSTART command). Note: The software is allowed to set JADSTP only when JADSTART = 1 and ADDIS = 0 (ADC is enabled and eventually converting an injected conversion and there is no pending request to disable the ADC) Note: In Auto-injection mode (JAUTO = 1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP)
0x50040108 C   FIELD 28w01 ADVREGEN (rw): ADC voltage regulator enable This bits is set by software to enable the ADC voltage regulator. Before performing any operation such as launching a calibration or enabling the ADC, the ADC voltage regulator must first be enabled and the software must wait for the regulator start-up time. For more details about the ADC voltage regulator enable and disable sequences, refer to Section 16.4.6: ADC Deep-power-down mode (DEEPPWD) and ADC voltage regulator (ADVREGEN). The software can program this bit field only when the ADC is disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).
0x50040108 C   FIELD 29w01 DEEPPWD (rw): Deep-power-down enable This bit is set and cleared by software to put the ADC in Deep-power-down mode. Note: The software is allowed to write this bit only when the ADC is disabled (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).
0x50040108 C   FIELD 30w01 ADCALDIF (rw): Differential mode for calibration This bit is set and cleared by software to configure the single-ended or differential inputs mode for the calibration. Note: The software is allowed to write this bit only when the ADC is disabled and is not calibrating (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).
0x50040108 C   FIELD 31w01 ADCAL (rw): ADC calibration This bit is set by software to start the calibration of the ADC. Program first the bit ADCALDIF to determine if this calibration applies for single-ended or differential inputs mode. It is cleared by hardware after calibration is complete. Note: The software is allowed to launch a calibration by setting ADCAL only when ADEN = 0. Note: The software is allowed to update the calibration factor by writing ADC_CALFACT only when ADEN = 1 and ADSTART = 0 and JADSTART = 0 (ADC enabled and no conversion is ongoing)
0x5004010C B  REGISTER CFGR: ADC configuration register
0x5004010C C   FIELD 00w01 DMAEN (rw): Direct memory access enable This bit is set and cleared by software to enable the generation of DMA requests. This allows to use the DMA to manage automatically the converted data. For more details, refer to Section : Managing conversions using the DMA. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: In dual-ADC modes, this bit is not relevant and replaced by control bits MDMA[1:0] of the ADCx_CCR register.
0x5004010C C   FIELD 01w01 DMACFG (rw): Direct memory access configuration This bit is set and cleared by software to select between two DMA modes of operation and is effective only when DMAEN = 1. For more details, refer to Section : Managing conversions using the DMA Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: In dual-ADC modes, this bit is not relevant and replaced by control bit DMACFG of the ADCx_CCR register.
0x5004010C C   FIELD 02w01 DFSDMCFG (rw): DFSDM mode configuration This bit is set and cleared by software to enable the DFSDM mode. It is effective only when DMAEN = 0. Note: To make sure no conversion is ongoing, the software is allowed to write this bit only when ADSTART= 0 and JADSTART= 0.
0x5004010C C   FIELD 03w02 RES (rw): Data resolution These bits are written by software to select the resolution of the conversion. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x5004010C C   FIELD 05w01 ALIGN (rw): Data alignment This bit is set and cleared by software to select right or left alignment. Refer to Section : Data register, data alignment and offset (ADC_DR, OFFSETy, OFFSETy_CH, ALIGN) Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x5004010C C   FIELD 06w04 EXTSEL: External trigger selection for regular group These bits select the external event used to trigger the start of conversion of a regular group: ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x5004010C C   FIELD 10w02 EXTEN (rw): External trigger enable and polarity selection for regular channels These bits are set and cleared by software to select the external trigger polarity and enable the trigger of a regular group. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x5004010C C   FIELD 12w01 OVRMOD (rw): Overrun mode This bit is set and cleared by software and configure the way data overrun is managed. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x5004010C C   FIELD 13w01 CONT (rw): Single / continuous conversion mode for regular conversions This bit is set and cleared by software. If it is set, regular conversion takes place continuously until it is cleared. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN = 1 and CONT = 1. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing). Note: When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit CONT of the slave ADC is no more writable and its content is equal to the bit CONT of the master ADC.
0x5004010C C   FIELD 14w01 AUTDLY (rw): Delayed conversion mode This bit is set and cleared by software to enable/disable the Auto Delayed Conversion mode. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit AUTDLY of the slave ADC is no more writable and its content is equal to the bit AUTDLY of the master ADC.
0x5004010C C   FIELD 16w01 DISCEN (rw): Discontinuous mode for regular channels This bit is set and cleared by software to enable/disable Discontinuous mode for regular channels. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN = 1 and CONT = 1. Note: It is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing). Note: When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit DISCEN of the slave ADC is no more writable and its content is equal to the bit DISCEN of the master ADC.
0x5004010C C   FIELD 17w03 DISCNUM (rw): Discontinuous mode channel count These bits are written by software to define the number of regular channels to be converted in discontinuous mode, after receiving an external trigger. ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing). Note: When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bits DISCNUM[2:0] of the slave ADC are no more writable and their content is equal to the bits DISCNUM[2:0] of the master ADC.
0x5004010C C   FIELD 20w01 JDISCEN (rw): Discontinuous mode on injected channels This bit is set and cleared by software to enable/disable discontinuous mode on the injected channels of a group. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing). Note: It is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set. Note: When dual mode is enabled (bits DUAL of ADCx_CCR register are not equal to zero), the bit JDISCEN of the slave ADC is no more writable and its content is equal to the bit JDISCEN of the master ADC.
0x5004010C C   FIELD 21w01 JQM (rw): JSQR queue mode This bit is set and cleared by software. It defines how an empty Queue is managed. Refer to Section 16.4.21: Queue of context for injected conversions for more information. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing). Note: When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit JQM of the slave ADC is no more writable and its content is equal to the bit JQM of the master ADC.
0x5004010C C   FIELD 22w01 AWD1SGL (rw): Enable the watchdog 1 on a single channel or on all channels This bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWD1CH[4:0] bits or on all the channels Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x5004010C C   FIELD 23w01 AWD1EN (rw): Analog watchdog 1 enable on regular channels This bit is set and cleared by software Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x5004010C C   FIELD 24w01 JAWD1EN (rw): Analog watchdog 1 enable on injected channels This bit is set and cleared by software Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).
0x5004010C C   FIELD 25w01 JAUTO (rw): Automatic injected group conversion This bit is set and cleared by software to enable/disable automatic injected group conversion after regular group conversion. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no regular nor injected conversion is ongoing). Note: When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit JAUTO of the slave ADC is no more writable and its content is equal to the bit JAUTO of the master ADC.
0x5004010C C   FIELD 26w05 AWD1CH (rw): Analog watchdog 1 channel selection These bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog. ..... others: reserved, must not be used Note: Some channels are not connected physically. Keep the corresponding AWD1CH[4:0] setting to the reset value. Note: The channel selected by AWD1CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x5004010C C   FIELD 31w01 JQDIS (rw): Injected Queue disable These bits are set and cleared by software to disable the Injected Queue mechanism : Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no regular nor injected conversion is ongoing). Note: A set or reset of JQDIS bit causes the injected queue to be flushed and the JSQR register is cleared.
0x50040110 B  REGISTER CFGR2: ADC configuration register 2
0x50040110 C   FIELD 00w01 ROVSE (rw): Regular Oversampling Enable This bit is set and cleared by software to enable regular oversampling. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)
0x50040110 C   FIELD 01w01 JOVSE (rw): Injected Oversampling Enable This bit is set and cleared by software to enable injected oversampling. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)
0x50040110 C   FIELD 02w03 OVSR (rw): Oversampling ratio This bitfield is set and cleared by software to define the oversampling ratio. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no conversion is ongoing).
0x50040110 C   FIELD 05w04 OVSS (rw): Oversampling shift This bitfield is set and cleared by software to define the right shifting applied to the raw oversampling result. Other codes reserved Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no conversion is ongoing).
0x50040110 C   FIELD 09w01 TROVS (rw): Triggered Regular Oversampling This bit is set and cleared by software to enable triggered oversampling Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).
0x50040110 C   FIELD 10w01 ROVSM (rw): Regular Oversampling mode This bit is set and cleared by software to select the regular oversampling mode. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).
0x50040114 B  REGISTER SMPR1: ADC sample time register 1
0x50040114 C   FIELD 00w03 SMP0 (rw): Channel 0 sample time selection
0x50040114 C   FIELD 03w03 SMP1 (rw): Channel 1 sample time selection
0x50040114 C   FIELD 06w03 SMP2 (rw): Channel 2 sample time selection
0x50040114 C   FIELD 09w03 SMP3 (rw): Channel 3 sample time selection
0x50040114 C   FIELD 12w03 SMP4 (rw): Channel 4 sample time selection
0x50040114 C   FIELD 15w03 SMP5 (rw): Channel 5 sample time selection
0x50040114 C   FIELD 18w03 SMP6 (rw): Channel 6 sample time selection
0x50040114 C   FIELD 21w03 SMP7 (rw): Channel 7 sample time selection
0x50040114 C   FIELD 24w03 SMP8 (rw): Channel 8 sample time selection
0x50040114 C   FIELD 27w03 SMP9 (rw): Channel 9 sample time selection
0x50040114 C   FIELD 31w01 SMPPLUS (rw): Addition of one clock cycle to the sampling time To make sure no conversion is ongoing, the software is allowed to write this bit only when ADSTART= 0 and JADSTART= 0.
0x50040118 B  REGISTER SMPR2: ADC sample time register 2
0x50040118 C   FIELD 00w03 SMP10 (=ADC1.SMPR1.SMP%s) (rw): Channel 10 sample time selection
0x50040118 C   FIELD 03w03 SMP11 (=ADC1.SMPR1.SMP%s) (rw): Channel 11 sample time selection
0x50040118 C   FIELD 06w03 SMP12 (=ADC1.SMPR1.SMP%s) (rw): Channel 12 sample time selection
0x50040118 C   FIELD 09w03 SMP13 (=ADC1.SMPR1.SMP%s) (rw): Channel 13 sample time selection
0x50040118 C   FIELD 12w03 SMP14 (=ADC1.SMPR1.SMP%s) (rw): Channel 14 sample time selection
0x50040118 C   FIELD 15w03 SMP15 (=ADC1.SMPR1.SMP%s) (rw): Channel 15 sample time selection
0x50040118 C   FIELD 18w03 SMP16 (=ADC1.SMPR1.SMP%s) (rw): Channel 16 sample time selection
0x50040118 C   FIELD 21w03 SMP17 (=ADC1.SMPR1.SMP%s) (rw): Channel 17 sample time selection
0x50040118 C   FIELD 24w03 SMP18 (=ADC1.SMPR1.SMP%s) (rw): Channel 18 sample time selection
0x50040120 B  REGISTER TR1: ADC watchdog threshold register 1
0x50040120 C   FIELD 00w12 LT1 (rw): Analog watchdog 1 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 1. Refer to Section 16.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040120 C   FIELD 16w12 HT1 (rw): Analog watchdog 1 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 1. Refer to Section 16.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040124 B  REGISTER TR2: ADC watchdog threshold register 2
0x50040124 C   FIELD 00w08 LT2 (rw): Analog watchdog 2 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 2. Refer to Section 16.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040124 C   FIELD 16w08 HT2 (rw): Analog watchdog 2 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 2. Refer to Section 16.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040128 B  REGISTER TR3: ADC watchdog threshold register 3
0x50040128 C   FIELD 00w08 LT3 (rw): Analog watchdog 3 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 3. This watchdog compares the 8-bit of LT3 with the 8 MSB of the converted data. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040128 C   FIELD 16w08 HT3 (rw): Analog watchdog 3 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 3. Refer to Section 16.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040130 B  REGISTER SQR1: ADC regular sequence register 1
0x50040130 C   FIELD 00w04 L (rw): Regular channel sequence length These bits are written by software to define the total number of conversions in the regular channel conversion sequence. ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x50040130 C   FIELD 06w05 SQ1 (rw): 1 conversion in regular sequence
0x50040130 C   FIELD 12w05 SQ2 (rw): 2 conversion in regular sequence
0x50040130 C   FIELD 18w05 SQ3 (rw): 3 conversion in regular sequence
0x50040130 C   FIELD 24w05 SQ4 (rw): 4 conversion in regular sequence
0x50040134 B  REGISTER SQR2: ADC regular sequence register 2
0x50040134 C   FIELD 00w05 SQ5 (=ADC1.SQR1.SQ%s) (rw): 5 conversion in regular sequence
0x50040134 C   FIELD 06w05 SQ6 (=ADC1.SQR1.SQ%s) (rw): 6 conversion in regular sequence
0x50040134 C   FIELD 12w05 SQ7 (=ADC1.SQR1.SQ%s) (rw): 7 conversion in regular sequence
0x50040134 C   FIELD 18w05 SQ8 (=ADC1.SQR1.SQ%s) (rw): 8 conversion in regular sequence
0x50040134 C   FIELD 24w05 SQ9 (=ADC1.SQR1.SQ%s) (rw): 9 conversion in regular sequence
0x50040138 B  REGISTER SQR3: ADC regular sequence register 3
0x50040138 C   FIELD 00w05 SQ10 (=ADC1.SQR1.SQ%s) (rw): 10 conversion in regular sequence
0x50040138 C   FIELD 06w05 SQ11 (=ADC1.SQR1.SQ%s) (rw): 11 conversion in regular sequence
0x50040138 C   FIELD 12w05 SQ12 (=ADC1.SQR1.SQ%s) (rw): 12 conversion in regular sequence
0x50040138 C   FIELD 18w05 SQ13 (=ADC1.SQR1.SQ%s) (rw): 13 conversion in regular sequence
0x50040138 C   FIELD 24w05 SQ14 (=ADC1.SQR1.SQ%s) (rw): 14 conversion in regular sequence
0x5004013C B  REGISTER SQR4: ADC regular sequence register 4
0x5004013C C   FIELD 00w05 SQ15 (=ADC1.SQR1.SQ%s) (rw): 15 conversion in regular sequence
0x5004013C C   FIELD 06w05 SQ16 (=ADC1.SQR1.SQ%s) (rw): 16 conversion in regular sequence
0x50040140 B  REGISTER DR: ADC regular data register
0x50040140 C   FIELD 00w16 RDATA (ro): Regular data converted These bits are read-only. They contain the conversion result from the last converted regular channel. The data are left- or right-aligned as described in Section 16.4.26: Data management.
0x5004014C B  REGISTER JSQR: ADC injected sequence register
0x5004014C C   FIELD 00w02 JL (rw): Injected channel sequence length These bits are written by software to define the total number of conversions in the injected channel conversion sequence. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing).
0x5004014C C   FIELD 02w04 JEXTSEL (rw): External Trigger Selection for injected group These bits select the external event used to trigger the start of conversion of an injected group: ... Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing).
0x5004014C C   FIELD 06w02 JEXTEN (rw): External Trigger Enable and Polarity Selection for injected channels These bits are set and cleared by software to select the external trigger polarity and enable the trigger of an injected group. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing). Note: If JQM = 1 and if the Queue of Context becomes empty, the software and hardware triggers of the injected sequence are both internally disabled (refer to Section 16.4.21: Queue of context for injected conversions)
0x5004014C C   FIELD 08w05 JSQ1 (rw): 1 conversion in injected sequence
0x5004014C C   FIELD 14w05 JSQ2 (rw): 2 conversion in injected sequence
0x5004014C C   FIELD 20w05 JSQ3 (rw): 3 conversion in injected sequence
0x5004014C C   FIELD 26w05 JSQ4 (rw): 4 conversion in injected sequence
0x50040160 B  REGISTER OFR1: ADC offset 1 register
0x50040160 C   FIELD 00w12 OFFSET (rw): Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Note: Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[11:0] which is subtracted when converting channel 4.
0x50040160 C   FIELD 26w05 OFFSET_CH (rw): Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[11:0] applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the data offset y.
0x50040160 C   FIELD 31w01 OFFSET_EN (rw): Offset y enable This bit is written by software to enable or disable the offset programmed into bits OFFSETy[11:0]. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040164 B  REGISTER OFR2: ADC offset 2 register
0x50040164 C   FIELD 00w12 OFFSET (rw): Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Note: Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[11:0] which is subtracted when converting channel 4.
0x50040164 C   FIELD 26w05 OFFSET_CH (rw): Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[11:0] applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the data offset y.
0x50040164 C   FIELD 31w01 OFFSET_EN (rw): Offset y enable This bit is written by software to enable or disable the offset programmed into bits OFFSETy[11:0]. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040168 B  REGISTER OFR3: ADC offset 3 register
0x50040168 C   FIELD 00w12 OFFSET (rw): Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Note: Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[11:0] which is subtracted when converting channel 4.
0x50040168 C   FIELD 26w05 OFFSET_CH (rw): Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[11:0] applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the data offset y.
0x50040168 C   FIELD 31w01 OFFSET_EN (rw): Offset y enable This bit is written by software to enable or disable the offset programmed into bits OFFSETy[11:0]. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x5004016C B  REGISTER OFR4: ADC offset 4 register
0x5004016C C   FIELD 00w12 OFFSET (rw): Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Note: Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[11:0] which is subtracted when converting channel 4.
0x5004016C C   FIELD 26w05 OFFSET_CH (rw): Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[11:0] applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the data offset y.
0x5004016C C   FIELD 31w01 OFFSET_EN (rw): Offset y enable This bit is written by software to enable or disable the offset programmed into bits OFFSETy[11:0]. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
0x50040180 B  REGISTER JDR1: ADC injected channel 1 data register
0x50040180 C   FIELD 00w16 JDATA (ro): Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in Section 16.4.26: Data management.
0x50040184 B  REGISTER JDR2: ADC injected channel 2 data register
0x50040184 C   FIELD 00w16 JDATA (ro): Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in Section 16.4.26: Data management.
0x50040188 B  REGISTER JDR3: ADC injected channel 3 data register
0x50040188 C   FIELD 00w16 JDATA (ro): Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in Section 16.4.26: Data management.
0x5004018C B  REGISTER JDR4: ADC injected channel 4 data register
0x5004018C C   FIELD 00w16 JDATA (ro): Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in Section 16.4.26: Data management.
0x500401A0 B  REGISTER AWD2CR: ADC analog watchdog 2 configuration register
0x500401A0 C   FIELD 00w01 AWD2CH0: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 01w01 AWD2CH1: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 02w01 AWD2CH2: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 03w01 AWD2CH3: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 04w01 AWD2CH4: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 05w01 AWD2CH5: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 06w01 AWD2CH6: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 07w01 AWD2CH7: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 08w01 AWD2CH8: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 09w01 AWD2CH9: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 10w01 AWD2CH10: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 11w01 AWD2CH11: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 12w01 AWD2CH12: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 13w01 AWD2CH13: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 14w01 AWD2CH14: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 15w01 AWD2CH15: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 16w01 AWD2CH16: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 17w01 AWD2CH17: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A0 C   FIELD 18w01 AWD2CH18: Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 B  REGISTER AWD3CR: ADC analog watchdog 3 configuration register
0x500401A4 C   FIELD 00w01 AWD3CH0: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 01w01 AWD3CH1: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 02w01 AWD3CH2: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 03w01 AWD3CH3: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 04w01 AWD3CH4: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 05w01 AWD3CH5: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 06w01 AWD3CH6: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 07w01 AWD3CH7: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 08w01 AWD3CH8: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 09w01 AWD3CH9: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 10w01 AWD3CH10: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 11w01 AWD3CH11: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 12w01 AWD3CH12: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 13w01 AWD3CH13: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 14w01 AWD3CH14: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 15w01 AWD3CH15: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 16w01 AWD3CH16: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 17w01 AWD3CH17: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401A4 C   FIELD 18w01 AWD3CH18: Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Note: Some channels are not connected physically and must not be selected for the analog watchdog.
0x500401B0 B  REGISTER DIFSEL: ADC differential mode selection register
0x500401B0 C   FIELD 00w01 DIFSEL0: Differential mode for channel 0
0x500401B0 C   FIELD 01w01 DIFSEL1: Differential mode for channel 1
0x500401B0 C   FIELD 02w01 DIFSEL2: Differential mode for channel 2
0x500401B0 C   FIELD 03w01 DIFSEL3: Differential mode for channel 3
0x500401B0 C   FIELD 04w01 DIFSEL4: Differential mode for channel 4
0x500401B0 C   FIELD 05w01 DIFSEL5: Differential mode for channel 5
0x500401B0 C   FIELD 06w01 DIFSEL6: Differential mode for channel 6
0x500401B0 C   FIELD 07w01 DIFSEL7: Differential mode for channel 7
0x500401B0 C   FIELD 08w01 DIFSEL8: Differential mode for channel 8
0x500401B0 C   FIELD 09w01 DIFSEL9: Differential mode for channel 9
0x500401B0 C   FIELD 10w01 DIFSEL10: Differential mode for channel 10
0x500401B0 C   FIELD 11w01 DIFSEL11: Differential mode for channel 11
0x500401B0 C   FIELD 12w01 DIFSEL12: Differential mode for channel 12
0x500401B0 C   FIELD 13w01 DIFSEL13: Differential mode for channel 13
0x500401B0 C   FIELD 14w01 DIFSEL14: Differential mode for channel 14
0x500401B0 C   FIELD 15w01 DIFSEL15: Differential mode for channel 15
0x500401B0 C   FIELD 16w01 DIFSEL16: Differential mode for channel 16
0x500401B0 C   FIELD 17w01 DIFSEL17: Differential mode for channel 17
0x500401B0 C   FIELD 18w01 DIFSEL18: Differential mode for channel 18
0x500401B4 B  REGISTER CALFACT: ADC calibration factors
0x500401B4 C   FIELD 00w07 CALFACT_S (rw): Calibration Factors In single-ended mode These bits are written by hardware or by software. Once a single-ended inputs calibration is complete, they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new single-ended calibration is launched. Note: The software is allowed to write these bits only when ADEN = 1, ADSTART = 0 and JADSTART = 0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing).
0x500401B4 C   FIELD 16w07 CALFACT_D (rw): Calibration Factors in differential mode These bits are written by hardware or by software. Once a differential inputs calibration is complete, they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new differential calibration is launched. Note: The software is allowed to write these bits only when ADEN = 1, ADSTART = 0 and JADSTART = 0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing).
0x50040300 A PERIPHERAL ADC12_Common
0x50040300 A PERIPHERAL ADC_Common
0x50040300 B  REGISTER CSR (ro): ADC common status register
0x50040300 B  REGISTER CSR: ADC common status register
0x50040300 C   FIELD 00w01 ADRDY_MST (ro): Master ADC ready This bit is a copy of the ADRDY bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 00w01 ADRDY_MST: master ADC ready
0x50040300 C   FIELD 01w01 EOSMP_MST (ro): End of Sampling phase flag of the master ADC This bit is a copy of the EOSMP bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 01w01 EOSMP_MST: End of Sampling phase flag of the master ADC
0x50040300 C   FIELD 02w01 EOC_MST (ro): End of regular conversion of the master ADC This bit is a copy of the EOC bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 02w01 EOC_MST: End of regular conversion flag of the master ADC
0x50040300 C   FIELD 03w01 EOS_MST (ro): End of regular sequence flag of the master ADC This bit is a copy of the EOS bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 03w01 EOS_MST: End of regular sequence flag of the master ADC
0x50040300 C   FIELD 04w01 OVR_MST (ro): Overrun flag of the master ADC This bit is a copy of the OVR bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 04w01 OVR_MST: Overrun flag of the master ADC
0x50040300 C   FIELD 05w01 JEOC_MST (ro): End of injected conversion flag of the master ADC This bit is a copy of the JEOC bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 05w01 JEOC_MST: End of injected conversion flag of the master ADC
0x50040300 C   FIELD 06w01 JEOS_MST (ro): End of injected sequence flag of the master ADC This bit is a copy of the JEOS bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 06w01 JEOS_MST: End of injected sequence flag of the master ADC
0x50040300 C   FIELD 07w01 AWD1_MST (ro): Analog watchdog 1 flag of the master ADC This bit is a copy of the AWD1 bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 07w01 AWD1_MST: Analog watchdog 1 flag of the master ADC
0x50040300 C   FIELD 08w01 AWD2_MST (ro): Analog watchdog 2 flag of the master ADC This bit is a copy of the AWD2 bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 08w01 AWD2_MST: Analog watchdog 2 flag of the master ADC
0x50040300 C   FIELD 09w01 AWD3_MST (ro): Analog watchdog 3 flag of the master ADC This bit is a copy of the AWD3 bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 09w01 AWD3_MST: Analog watchdog 3 flag of the master ADC
0x50040300 C   FIELD 10w01 JQOVF_MST (ro): Injected Context Queue Overflow flag of the master ADC This bit is a copy of the JQOVF bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 10w01 JQOVF_MST: Injected Context Queue Overflow flag of the master ADC
0x50040300 C   FIELD 16w01 ADRDY_SLV (ro): Slave ADC ready This bit is a copy of the ADRDY bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 16w01 ADRDY_SLV: Slave ADC ready
0x50040300 C   FIELD 17w01 EOSMP_SLV (ro): End of Sampling phase flag of the slave ADC This bit is a copy of the EOSMP2 bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 17w01 EOSMP_SLV: End of Sampling phase flag of the slave ADC
0x50040300 C   FIELD 18w01 EOC_SLV (ro): End of regular conversion of the slave ADC This bit is a copy of the EOC bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 18w01 EOC_SLV: End of regular conversion flag of the slave ADC
0x50040300 C   FIELD 19w01 EOS_SLV (ro): End of regular sequence flag of the slave ADC. This bit is a copy of the EOS bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 19w01 EOS_SLV: End of regular sequence flag of the slave ADC
0x50040300 C   FIELD 20w01 OVR_SLV (ro): Overrun flag of the slave ADC This bit is a copy of the OVR bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 20w01 OVR_SLV: Overrun flag of the slave ADC
0x50040300 C   FIELD 21w01 JEOC_SLV (ro): End of injected conversion flag of the slave ADC This bit is a copy of the JEOC bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 21w01 JEOC_SLV: End of injected conversion flag of the slave ADC
0x50040300 C   FIELD 22w01 JEOS_SLV (ro): End of injected sequence flag of the slave ADC This bit is a copy of the JEOS bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 22w01 JEOS_SLV: End of injected sequence flag of the slave ADC
0x50040300 C   FIELD 23w01 AWD1_SLV (ro): Analog watchdog 1 flag of the slave ADC This bit is a copy of the AWD1 bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 23w01 AWD1_SLV: Analog watchdog 1 flag of the slave ADC
0x50040300 C   FIELD 24w01 AWD2_SLV (ro): Analog watchdog 2 flag of the slave ADC This bit is a copy of the AWD2 bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 24w01 AWD2_SLV: Analog watchdog 2 flag of the slave ADC
0x50040300 C   FIELD 25w01 AWD3_SLV (ro): Analog watchdog 3 flag of the slave ADC This bit is a copy of the AWD3 bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 25w01 AWD3_SLV: Analog watchdog 3 flag of the slave ADC
0x50040300 C   FIELD 26w01 JQOVF_SLV (ro): Injected Context Queue Overflow flag of the slave ADC This bit is a copy of the JQOVF bit in the corresponding ADC_ISR register.
0x50040300 C   FIELD 26w01 JQOVF_SLV: Injected Context Queue Overflow flag of the slave ADC
0x50040308 B  REGISTER CCR (rw): ADC common control register
0x50040308 B  REGISTER CCR: ADC common control register
0x50040308 C   FIELD 00w05 DUAL (rw): Dual ADC mode selection These bits are written by software to select the operating mode. All the ADCs independent: 00001 to 01001: Dual mode, master and slave ADCs working together All other combinations are reserved and must not be programmed Note: The software is allowed to write these bits only when the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).
0x50040308 C   FIELD 00w05 DUAL: Dual ADC mode selection
0x50040308 C   FIELD 08w04 DELAY (rw): Delay between 2 sampling phases These bits are set and cleared by software. These bits are used in dual interleaved modes. Refer to Table 112 for the value of ADC resolution versus DELAY bits values. Note: The software is allowed to write these bits only when the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).
0x50040308 C   FIELD 08w04 DELAY: Delay between 2 sampling phases
0x50040308 C   FIELD 13w01 DMACFG (rw): DMA configuration (for dual ADC mode) This bit is set and cleared by software to select between two DMA modes of operation and is effective only when DMAEN = 1. For more details, refer to Section : Managing conversions using the DMA Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x50040308 C   FIELD 13w01 DMACFG: DMA configuration (for dual ADC mode)
0x50040308 C   FIELD 14w02 MDMA (rw): Direct memory access mode for dual ADC mode This bitfield is set and cleared by software. Refer to the DMA controller section for more details. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).
0x50040308 C   FIELD 14w02 MDMA: Direct memory access mode for dual ADC mode
0x50040308 C   FIELD 16w02 CKMODE (rw): ADC clock mode These bits are set and cleared by software to define the ADC clock scheme (which is common to both master and slave ADCs): In all synchronous clock modes, there is no jitter in the delay from a timer trigger to the start of a conversion. Note: The software is allowed to write these bits only when the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).
0x50040308 C   FIELD 16w02 CKMODE: ADC clock mode
0x50040308 C   FIELD 18w04 PRESC (rw): ADC prescaler These bits are set and cleared by software to select the frequency of the clock to the ADC. The clock is common for all the ADCs. other: reserved Note: The software is allowed to write these bits only when the ADC is disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0). The ADC prescaler value is applied only when CKMODE[1:0] = 00.
0x50040308 C   FIELD 18w04 PRESC: ADC prescaler
0x50040308 C   FIELD 22w01 VREFEN (rw): V<sub>REFINT</sub> enable This bit is set and cleared by software to enable/disable the V<sub>REFINT</sub> channel.
0x50040308 C   FIELD 22w01 VREFEN: Vrefint enable
0x50040308 C   FIELD 23w01 CH17SEL (rw): CH17 selection This bit is set and cleared by software to control channel 17.
0x50040308 C   FIELD 23w01 VSENSEEN: Temperature sensor selection
0x50040308 C   FIELD 24w01 CH18SEL (rw): CH18 selection This bit is set and cleared by software to control channel 18.
0x50040308 C   FIELD 24w01 VBATEN: VBAT selection
0x5004030C B  REGISTER CDR (ro): ADC common regular data register for dual mode
0x5004030C B  REGISTER CDR: ADC common regular data register for dual mode
0x5004030C C   FIELD 00w16 RDATA_MST (ro): Regular data of the master ADC. In dual mode, these bits contain the regular data of the master ADC. Refer to Section 16.4.32: Dual ADC modes. The data alignment is applied as described in Section : Data register, data alignment and offset (ADC_DR, OFFSETy, OFFSETy_CH, ALIGN)) In MDMA = 11 mode, bits 15:8 contains SLV_ADC_DR[7:0], bits 7:0 contains MST_ADC_DR[7:0].
0x5004030C C   FIELD 00w16 RDATA_MST: Regular data of the master ADC
0x5004030C C   FIELD 16w16 RDATA_SLV (ro): Regular data of the slave ADC In dual mode, these bits contain the regular data of the slave ADC. Refer to Section 16.4.32: Dual ADC modes. The data alignment is applied as described in Section : Data register, data alignment and offset (ADC_DR, OFFSETy, OFFSETy_CH, ALIGN))
0x5004030C C   FIELD 16w16 RDATA_SLV: Regular data of the slave ADC
0x50060800 A PERIPHERAL RNG
0x50060800 B  REGISTER CR (rw): control register
0x50060800 C   FIELD 02w01 RNGEN: Random number generator enable
0x50060800 C   FIELD 03w01 IE: Interrupt enable
0x50060804 B  REGISTER SR: status register
0x50060804 C   FIELD 00w01 DRDY (ro): Data ready
0x50060804 C   FIELD 01w01 CECS (ro): Clock error current status
0x50060804 C   FIELD 02w01 SECS (ro): Seed error current status
0x50060804 C   FIELD 05w01 CEIS (rw): Clock error interrupt status
0x50060804 C   FIELD 06w01 SEIS (rw): Seed error interrupt status
0x50060808 B  REGISTER DR (ro): data register
0x50060808 C   FIELD 00w32 RNDATA: Random data
0xA0001000 A PERIPHERAL QUADSPI
0xA0001000 B  REGISTER CR (rw): control register
0xA0001000 C   FIELD 00w01 EN: Enable
0xA0001000 C   FIELD 01w01 ABORT: Abort request
0xA0001000 C   FIELD 02w01 DMAEN: DMA enable
0xA0001000 C   FIELD 03w01 TCEN: Timeout counter enable
0xA0001000 C   FIELD 04w01 SSHIFT: Sample shift
0xA0001000 C   FIELD 06w01 DFM: Dual-flash mode
0xA0001000 C   FIELD 07w01 FSEL: Flash memory selection
0xA0001000 C   FIELD 08w04 FTHRES: FIFO threshold level
0xA0001000 C   FIELD 16w01 TEIE: Transfer error interrupt enable
0xA0001000 C   FIELD 17w01 TCIE: Transfer complete interrupt enable
0xA0001000 C   FIELD 18w01 FTIE: FIFO threshold interrupt enable
0xA0001000 C   FIELD 19w01 SMIE: Status match interrupt enable
0xA0001000 C   FIELD 20w01 TOIE: TimeOut interrupt enable
0xA0001000 C   FIELD 22w01 APMS: Automatic poll mode stop
0xA0001000 C   FIELD 23w01 PMM: Polling match mode
0xA0001000 C   FIELD 24w08 PRESCALER: Clock prescaler
0xA0001004 B  REGISTER DCR (rw): device configuration register
0xA0001004 C   FIELD 00w01 CKMODE: Mode 0 / mode 3
0xA0001004 C   FIELD 08w03 CSHT: Chip select high time
0xA0001004 C   FIELD 16w05 FSIZE: FLASH memory size
0xA0001008 B  REGISTER SR (ro): status register
0xA0001008 C   FIELD 00w01 TEF: Transfer error flag
0xA0001008 C   FIELD 01w01 TCF: Transfer complete flag
0xA0001008 C   FIELD 02w01 FTF: FIFO threshold flag
0xA0001008 C   FIELD 03w01 SMF: Status match flag
0xA0001008 C   FIELD 04w01 TOF: Timeout flag
0xA0001008 C   FIELD 05w01 BUSY: Busy
0xA0001008 C   FIELD 08w05 FLEVEL: FIFO level
0xA000100C B  REGISTER FCR (rw): flag clear register
0xA000100C C   FIELD 00w01 CTEF: Clear transfer error flag
0xA000100C C   FIELD 01w01 CTCF: Clear transfer complete flag
0xA000100C C   FIELD 03w01 CSMF: Clear status match flag
0xA000100C C   FIELD 04w01 CTOF: Clear timeout flag
0xA0001010 B  REGISTER DLR (rw): data length register
0xA0001010 C   FIELD 00w32 DL: Data length
0xA0001014 B  REGISTER CCR (rw): communication configuration register
0xA0001014 C   FIELD 00w08 INSTRUCTION: Instruction
0xA0001014 C   FIELD 08w02 IMODE: Instruction mode
0xA0001014 C   FIELD 10w02 ADMODE: Address mode
0xA0001014 C   FIELD 12w02 ADSIZE: Address size
0xA0001014 C   FIELD 14w02 ABMODE: Alternate bytes mode
0xA0001014 C   FIELD 16w02 ABSIZE: Alternate bytes size
0xA0001014 C   FIELD 18w05 DCYC: Number of dummy cycles
0xA0001014 C   FIELD 24w02 DMODE: Data mode
0xA0001014 C   FIELD 26w02 FMODE: Functional mode
0xA0001014 C   FIELD 28w01 SIOO: Send instruction only once mode
0xA0001014 C   FIELD 30w01 DHHC: DDR hold
0xA0001014 C   FIELD 31w01 DDRM: Double data rate mode
0xA0001018 B  REGISTER AR (rw): address register
0xA0001018 C   FIELD 00w32 ADDRESS: Address
0xA000101C B  REGISTER ABR (rw): ABR
0xA000101C C   FIELD 00w32 ALTERNATE: ALTERNATE
0xA0001020 B  REGISTER DR (rw): Data register: full word (32 bit) access
0xA0001020 B  REGISTER DR16: Data register: half word (16 bit) access
0xA0001020 B  REGISTER DR8: Data register: one byte (8 bit) access
0xA0001020 C   FIELD 00w08 DATA: Data
0xA0001020 C   FIELD 00w16 DATA: Data
0xA0001020 C   FIELD 00w32 DATA: Data
0xA0001024 B  REGISTER PSMKR (rw): polling status mask register
0xA0001024 C   FIELD 00w32 MASK: Status mask
0xA0001028 B  REGISTER PSMAR (rw): polling status match register
0xA0001028 C   FIELD 00w32 MATCH: Status match
0xA000102C B  REGISTER PIR (rw): polling interval register
0xA000102C C   FIELD 00w16 INTERVAL: Polling interval
0xA0001030 B  REGISTER LPTR (rw): low-power timeout register
0xA0001030 C   FIELD 00w16 TIMEOUT: Timeout period
0xE0042000 A PERIPHERAL DBGMCU
0xE0042000 B  REGISTER IDCODE (ro): DBGMCU_IDCODE
0xE0042000 C   FIELD 00w12 DEV_ID: Device identifier
0xE0042000 C   FIELD 16w16 REV_ID: Revision identifie
0xE0042004 B  REGISTER CR (rw): Debug MCU configuration register
0xE0042004 C   FIELD 00w01 DBG_SLEEP: Debug Sleep mode
0xE0042004 C   FIELD 01w01 DBG_STOP: Debug Stop mode
0xE0042004 C   FIELD 02w01 DBG_STANDBY: Debug Standby mode
0xE0042004 C   FIELD 05w01 TRACE_IOEN: Trace pin assignment control
0xE0042004 C   FIELD 06w02 TRACE_MODE: Trace pin assignment control
0xE0042008 B  REGISTER APB1FZR1 (rw): Debug MCU APB1 freeze register1
0xE0042008 C   FIELD 00w01 DBG_TIM2_STOP: TIM2 counter stopped when core is halted
0xE0042008 C   FIELD 04w01 DBG_TIM6_STOP: TIM6 counter stopped when core is halted
0xE0042008 C   FIELD 05w01 DBG_TIM7_STOP: TIM7 counter stopped when core is halted
0xE0042008 C   FIELD 10w01 DBG_RTC_STOP: RTC counter stopped when core is halted
0xE0042008 C   FIELD 11w01 DBG_WWDG_STOP: Window watchdog counter stopped when core is halted
0xE0042008 C   FIELD 12w01 DBG_IWDG_STOP: Independent watchdog counter stopped when core is halted
0xE0042008 C   FIELD 21w01 DBG_I2C1_STOP: I2C1 SMBUS timeout counter stopped when core is halted
0xE0042008 C   FIELD 22w01 DBG_I2C2_STOP: I2C2 SMBUS timeout counter stopped when core is halted
0xE0042008 C   FIELD 23w01 DBG_I2C3_STOP: I2C3 SMBUS timeout counter stopped when core is halted
0xE0042008 C   FIELD 25w01 DBG_CAN_STOP: bxCAN stopped when core is halted
0xE0042008 C   FIELD 31w01 DBG_LPTIM1_STOP: LPTIM1 counter stopped when core is halted
0xE004200C B  REGISTER APB1FZR2 (rw): Debug MCU APB1 freeze register 2
0xE004200C C   FIELD 05w01 DBG_LPTIM2_STOP: LPTIM2 counter stopped when core is halted
0xE0042010 B  REGISTER APB2FZR (rw): Debug MCU APB2 freeze register
0xE0042010 C   FIELD 11w01 DBG_TIM1_STOP: TIM1 counter stopped when core is halted
0xE0042010 C   FIELD 16w01 DBG_TIM15_STOP: TIM15 counter stopped when core is halted
0xE0042010 C   FIELD 17w01 DBG_TIM16_STOP: TIM16 counter stopped when core is halted
INTERRUPT 000: WWDG (WWDG): Window Watchdog interrupt
INTERRUPT 001: PVD_PVM (EXTI): PVD through EXTI line detection
INTERRUPT 004: FLASH (FLASH): Flash global interrupt
INTERRUPT 006: EXTI0 (EXTI): EXTI Line 0 interrupt
INTERRUPT 007: EXTI1 (EXTI): EXTI Line 1 interrupt
INTERRUPT 008: EXTI2 (EXTI): EXTI Line 2 interrupt
INTERRUPT 009: EXTI3 (EXTI): EXTI Line 3 interrupt
INTERRUPT 010: EXTI4 (EXTI): EXTI Line4 interrupt
INTERRUPT 011: DMA1_Channel1 (DMA1): DMA1 Channel1 global interrupt
INTERRUPT 012: DMA1_Channel2 (DMA1): DMA1 Channel2 global interrupt
INTERRUPT 013: DMA1_Channel3 (DMA1): DMA1 Channel3 interrupt
INTERRUPT 014: DMA1_Channel4 (DMA1): DMA1 Channel4 interrupt
INTERRUPT 015: DMA1_Channel5 (DMA1): DMA1 Channel5 interrupt
INTERRUPT 016: DMA1_Channel6 (DMA1): DMA1 Channel6 interrupt
INTERRUPT 017: DMA1_Channel7 (DMA1): DMA1 Channel 7 interrupt
INTERRUPT 018: ADC1_2 (ADC1): ADC1 and ADC2 global interrupt
INTERRUPT 023: EXTI9_5 (EXTI): EXTI Line5 to Line9 interrupts
INTERRUPT 024: TIM1_BRK_TIM15 (TIM15): Timer 15 global interrupt
INTERRUPT 025: TIM16 (TIM16): Timer 16 global interrupt
INTERRUPT 026: TIM1_TRG_COM (TIM1): TIM1 trigger and commutation interrupt
INTERRUPT 027: TIM1_CC (TIM1): TIM1 Capture Compare interrupt
INTERRUPT 028: TIM2 (TIM2): TIM2 global interrupt
INTERRUPT 031: I2C1_EV (I2C1): I2C1 event interrupt
INTERRUPT 032: I2C1_ER (I2C1): I2C1 error interrupt
INTERRUPT 033: I2C2_EV (I2C2): I2C2 event interrupt
INTERRUPT 034: I2C2_ER (I2C2): I2C2 error interrupt
INTERRUPT 035: SPI1 (SPI2): SPI1 global interrupt
INTERRUPT 037: USART1 (USART1): USART1 global interrupt
INTERRUPT 038: USART2 (QUADSPI): USART2 global interrupt
INTERRUPT 039: USART3 (GPIOA): USART3 global interrupt
INTERRUPT 040: EXTI15_10 (EXTI): EXTI Lines 10 to 15 interrupts
INTERRUPT 054: TIM6_DACUNDER (TIM6): TIM6 global and DAC1 underrun error interrupts
INTERRUPT 056: DMA2_Channel1 (DMA2): DMA2 Channel 1 global Interrupt
INTERRUPT 057: DMA2_Channel2 (DMA2): DMA2 Channel 2 global Interrupt
INTERRUPT 058: DMA2_Channel3 (DMA2): DMA2 Channel 3 global Interrupt
INTERRUPT 059: DMA2_Channel4 (DMA2): DMA2 Channel 4 global Interrupt
INTERRUPT 060: DMA2_Channel5 (DMA2): DMA2 Channel 5 global Interrupt
INTERRUPT 064: COMP (COMP): COMP interrupts
INTERRUPT 065: LPTIM1 (LPTIM1): LP TIM1 interrupt
INTERRUPT 065: LPTIM1 (LPTIM2): LP TIM1 interrupt
INTERRUPT 066: LPTIM2 (LPUART1): LP TIM2 interrupt
INTERRUPT 067: USB_FS (USB): USB event interrupt through EXTI
INTERRUPT 068: DMA2_Channel6 (DMA2): DMA2 Channel 6 global Interrupt
INTERRUPT 069: DMA2_Channel7 (DMA2): DMA2 Channel 7 global Interrupt
INTERRUPT 071: QUADSPI (GPIOC): QUADSPI global interrupt
INTERRUPT 072: I2C3_EV (I2C3): I2C3 event interrupt
INTERRUPT 073: I2C3_ER (I2C3): I2C3 error interrupt
INTERRUPT 077: TSC (TSC): TSC global interrupt
INTERRUPT 080: RNG (RTC): RNG global interrupt
INTERRUPT 081: FPU (EXTI): Floating point unit interrupt
INTERRUPT 082: CRS (CRS): CRS global interrupt
