#define _GNU_SOURCE
#include "libecrt.h"
#include <stdio.h>
#include <string.h>
#include <errno.h>
#include <time.h>
#include <sched.h>
#include <sys/mman.h>
#include "ethercat.h"

/*
 * out_t mirrors the drive's fixed RxPDO 0x1701:
 *   controlword      6040  uint16
 *   target_position  607A  int32
 *   touch_probe_fn   60B8  uint16
 *   phys_outputs     60FE:01 uint32
 * in_t mirrors the variable TxPDO 0x1A00 written by
 * remap_volatile_tx_pdo_1a00() below.
 */
#pragma pack(push, 1)
typedef struct {
    uint16_t controlword;
    int32_t  target_position;
    uint16_t touch_probe_fn;
    uint32_t phys_outputs;
} out_t;
typedef struct {
    uint16_t error_code;
    uint16_t statusword;
    int32_t  position_actual;
    int16_t  torque_actual;
    int32_t  following_error;
    uint16_t tp_status;
    int32_t  tp1_pos;
    int32_t  tp2_pos;
    uint32_t digital_inputs;
    int32_t  position_demand;
} in_t;
#pragma pack(pop)
_Static_assert(sizeof(in_t) == 32,
               "rewrite_1a00_entry_table() maps 32 bytes; in_t must match "
               "field-for-field, in order");

static char    IOmap[4096];
static out_t  *g_out;
static in_t   *g_in;
static int64_t g_cycle_ns;
static struct timespec g_ts;
static int64_t g_integral;
static int g_enabled;

static void add_ts(struct timespec *ts, int64_t add) {
    int64_t ns  = add % 1000000000LL;
    int64_t sec = (add - ns) / 1000000000LL;
    ts->tv_sec  += sec;
    ts->tv_nsec += ns;
    if (ts->tv_nsec >= 1000000000LL) { ts->tv_nsec -= 1000000000LL; ts->tv_sec++; }
}

/*
 * DC PI jitter correction — identical algorithm to ec_spin.c's dc_sync().
 * Uses g_integral instead of a function-local static so the integrator state
 * persists correctly across the bringup loop and the steady-state cycle calls.
 */
static void dc_sync(int64_t reftime, int64_t cycletime, int64_t *offset) {
    int64_t delta = reftime % cycletime;
    if (delta > cycletime / 2) delta -= cycletime;
    if (delta > 0) g_integral++;
    if (delta < 0) g_integral--;
    *offset = -(delta / 100) - (g_integral / 20);
}

static int go_realtime(int cpu, int prio) {
    if (mlockall(MCL_CURRENT | MCL_FUTURE) != 0) {
        fprintf(stderr, "ec_rt: mlockall failed: %s — grant CAP_IPC_LOCK\n",
                strerror(errno));
        return EC_RT_ERR_RT_MLOCK;
    }
    cpu_set_t set; CPU_ZERO(&set); CPU_SET(cpu, &set);
    if (sched_setaffinity(0, sizeof(set), &set) != 0) {
        fprintf(stderr, "ec_rt: pin to CPU %d failed: %s — isolate the core "
                "and grant the endpoint access to it\n", cpu, strerror(errno));
        return EC_RT_ERR_RT_AFFINITY;
    }
    struct sched_param sp; sp.sched_priority = prio;
    if (sched_setscheduler(0, SCHED_FIFO, &sp) != 0) {
        fprintf(stderr, "ec_rt: SCHED_FIFO(prio %d) failed: %s — grant "
                "CAP_SYS_NICE\n", prio, strerror(errno));
        return EC_RT_ERR_RT_SCHED;
    }
    return 0;
}

#define COE_ENTRY(index, sub, bits) \
    (((uint32_t)(index) << 16) | ((uint32_t)(sub) << 8) | (uint32_t)(bits))

#define TXPDO_ERROR_CODE      COE_ENTRY(0x603F, 0x00, 16)
#define TXPDO_STATUSWORD      COE_ENTRY(0x6041, 0x00, 16)
#define TXPDO_POSITION_ACTUAL COE_ENTRY(0x6064, 0x00, 32)
#define TXPDO_TORQUE_ACTUAL   COE_ENTRY(0x6077, 0x00, 16)
#define TXPDO_FOLLOWING_ERROR COE_ENTRY(0x60F4, 0x00, 32)
#define TXPDO_TP_STATUS       COE_ENTRY(0x60B9, 0x00, 16)
#define TXPDO_TP1_POS         COE_ENTRY(0x60BA, 0x00, 32)
#define TXPDO_TP2_POS         COE_ENTRY(0x60BC, 0x00, 32)
#define TXPDO_DIGITAL_INPUTS  COE_ENTRY(0x60FD, 0x00, 32)
#define TXPDO_POSITION_DEMAND COE_ENTRY(0x6062, 0x00, 32)

static int remap_write(uint16_t index, uint8_t sub, const void *buf, int size) {
    uint32_t abort = 0;
    if (ec_rt_sdo_write(index, sub, buf, size, &abort) != 0) {
        fprintf(stderr, "ec_rt: remap SDO write %04Xh:%02Xh failed abort=0x%08x\n",
                index, sub, abort);
        return -1;
    }
    return 0;
}

static int point_group_1c13_at_pdo_0x1a00(void) {
    uint8_t  no_pdos  = 0;
    uint8_t  one_pdo  = 1;
    uint16_t pdo_1a00 = 0x1A00;
    if (remap_write(0x1C13, 0x00, &no_pdos,  sizeof(no_pdos))  != 0) return -1;
    if (remap_write(0x1C13, 0x01, &pdo_1a00, sizeof(pdo_1a00)) != 0) return -1;
    return remap_write(0x1C13, 0x00, &one_pdo, sizeof(one_pdo));
}

static int rewrite_1a00_entry_table(void) {
    static const uint32_t entries[] = {
        TXPDO_ERROR_CODE,
        TXPDO_STATUSWORD,
        TXPDO_POSITION_ACTUAL,
        TXPDO_TORQUE_ACTUAL,
        TXPDO_FOLLOWING_ERROR,
        TXPDO_TP_STATUS,
        TXPDO_TP1_POS,
        TXPDO_TP2_POS,
        TXPDO_DIGITAL_INPUTS,
        TXPDO_POSITION_DEMAND,
    };
    uint8_t no_entries  = 0;
    uint8_t all_entries = sizeof(entries) / sizeof(entries[0]);
    if (remap_write(0x1A00, 0x00, &no_entries, sizeof(no_entries)) != 0) return -1;
    for (uint8_t i = 0; i < all_entries; i++) {
        if (remap_write(0x1A00, (uint8_t)(i + 1), &entries[i], sizeof(entries[i])) != 0)
            return -1;
    }
    return remap_write(0x1A00, 0x00, &all_entries, sizeof(all_entries));
}

/* The fixed TxPDO 1B01h cannot carry position_demand (6062h); only the
 * variable 1A00h can, and the drive holds that mapping in RAM only. Group
 * before objects is the A6-EC manual's required write order. */
static int remap_volatile_tx_pdo_1a00(void) {
    if (point_group_1c13_at_pdo_0x1a00() != 0) return -1;
    return rewrite_1a00_entry_table();
}

static int assign_fixed_rx_pdo_0x1701(void) {
    uint8_t  no_pdos  = 0;
    uint8_t  one_pdo  = 1;
    uint16_t pdo_1701 = 0x1701;
    if (remap_write(0x1C12, 0x00, &no_pdos,  sizeof(no_pdos))  != 0) return -1;
    if (remap_write(0x1C12, 0x01, &pdo_1701, sizeof(pdo_1701)) != 0) return -1;
    return remap_write(0x1C12, 0x00, &one_pdo, sizeof(one_pdo));
}

static int rt_exchange(int64_t *toff) {
    int64_t off = 0;
    add_ts(&g_ts, g_cycle_ns + (toff ? *toff : 0));
    clock_nanosleep(CLOCK_MONOTONIC, TIMER_ABSTIME, &g_ts, NULL);
    ec_send_processdata();
    int wkc = ec_receive_processdata(EC_TIMEOUTRET);
    dc_sync(ec_DCtime, g_cycle_ns, &off);
    if (toff) *toff = off;
    return wkc;
}

static int await_slave_state(uint16_t wanted, const char *name, int err) {
    ec_slave[1].state = wanted;
    ec_writestate(1);
    if (ec_statecheck(1, wanted & ~EC_STATE_ACK, EC_TIMEOUTSTATE * 4)
        != (wanted & ~EC_STATE_ACK)) {
        fprintf(stderr, "ec_rt: slave 1 did not reach %s (state=0x%02x al=0x%04x)\n",
                name, ec_slave[1].state, ec_slave[1].ALstatuscode);
        return err;
    }
    return 0;
}

/* A session that dies mid-OP leaves live SM/DC state in the drive; skipping
 * this reset lets the next OP come up exchanging process data at WKC 1. */
static int restore_power_on_equivalent_state(void) {
    int rc = await_slave_state(EC_STATE_INIT + EC_STATE_ACK, "INIT",
                               EC_RT_ERR_INIT_TIMEOUT);
    if (rc != 0) return rc;
    return await_slave_state(EC_STATE_PRE_OP, "PRE-OP", EC_RT_ERR_PREOP_TIMEOUT);
}

int ec_rt_bringup(const char *ifname, int64_t cycle_ns, int rt_cpu, int rt_prio) {
    g_cycle_ns = cycle_ns < 250000 ? 250000 : cycle_ns;
    g_integral = 0;
    g_enabled  = 0;
    int rt_rc = go_realtime(rt_cpu, rt_prio);
    if (rt_rc != 0) return rt_rc;

    if (!ec_init(ifname)) return EC_RT_ERR_EC_INIT;
    if (ec_config_init(FALSE) <= 0) { ec_close(); return EC_RT_ERR_NO_SLAVES; }

    int reset_rc = restore_power_on_equivalent_state();
    if (reset_rc != 0) { ec_close(); return reset_rc; }

    if (remap_volatile_tx_pdo_1a00() != 0) { ec_close(); return EC_RT_ERR_PDO_REMAP; }
    if (assign_fixed_rx_pdo_0x1701() != 0) { ec_close(); return EC_RT_ERR_RXPDO_ASSIGN; }

    /* Write order matters: mode, both sync types, then cycle times. The
     * drive requires SYNC0 active before SAFE-OP (else AL 0x0030 / Er74.1). */
    int8_t  opmode_csp = 8;
    uint16_t sync_type_dc_sync0 = 2;
    uint32_t cyc    = (uint32_t)g_cycle_ns;

    ec_SDOwrite(1, 0x6060, 0x00, FALSE, sizeof(opmode_csp), &opmode_csp, EC_TIMEOUTRXM);
    ec_SDOwrite(1, 0x1C32, 0x01, FALSE, sizeof(sync_type_dc_sync0),
                &sync_type_dc_sync0, EC_TIMEOUTRXM);
    ec_SDOwrite(1, 0x1C33, 0x01, FALSE, sizeof(sync_type_dc_sync0),
                &sync_type_dc_sync0, EC_TIMEOUTRXM);
    ec_SDOwrite(1, 0x1C32, 0x02, FALSE, sizeof(cyc),     &cyc,     EC_TIMEOUTRXM);
    ec_SDOwrite(1, 0x1C33, 0x02, FALSE, sizeof(cyc),     &cyc,     EC_TIMEOUTRXM);
    uint16_t ferr_timeout_ms = 0;
    ec_SDOwrite(1, 0x6066, 0x00, FALSE, sizeof(ferr_timeout_ms),
                &ferr_timeout_ms, EC_TIMEOUTRXM);

    ec_configdc();
    ec_dcsync0(1, TRUE, (uint32_t)g_cycle_ns, (int32_t)(g_cycle_ns / 2));
    ec_config_map(&IOmap);
    if (ec_slave[1].Obytes != sizeof(out_t) || ec_slave[1].Ibytes != sizeof(in_t)) {
        fprintf(stderr,
                "ec_rt: PDO size mismatch — mapped out=%u in=%u, expected out=%zu in=%zu\n",
                (unsigned)ec_slave[1].Obytes, (unsigned)ec_slave[1].Ibytes,
                sizeof(out_t), sizeof(in_t));
        ec_close();
        return EC_RT_ERR_PDO_SIZE;
    }
    /* If SAFE-OP is not reached, PDOs are not mapped and ec_slave[1].outputs may
     * be NULL/stale — bail before dereferencing it in the stabilize loop. */
    if (ec_statecheck(0, EC_STATE_SAFE_OP, EC_TIMEOUTSTATE * 4) != EC_STATE_SAFE_OP) {
        ec_close();
        return EC_RT_ERR_SAFE_OP_TIMEOUT;
    }

    g_out = (out_t *) ec_slave[1].outputs;
    g_in  = (in_t  *) ec_slave[1].inputs;
    g_out->controlword    = 0;
    g_out->target_position = 0;
    g_out->touch_probe_fn  = 0;
    g_out->phys_outputs    = 0;

    clock_gettime(CLOCK_MONOTONIC, &g_ts);
    int64_t toff = 0;

    /* STABILIZE: align DC for 1.5 s with target tracking actual. Matches the
     * proven ec_spin.c STABILIZE_SEC; the Pi 3B's USB-attached NIC needs the
     * longer window for the DC PI loop to settle before OP, else Er74.1 /
     * AL 0x0030 at the SAFE-OP->OP transition. */
    for (int64_t i = 0; i < (int64_t)(1.5e9 / g_cycle_ns); i++) {
        g_out->controlword     = 0;
        g_out->target_position = g_in->position_actual;
        rt_exchange(&toff);
    }

    ec_slave[0].state = EC_STATE_OPERATIONAL;
    ec_writestate(0);
    for (int64_t i = 0; i < (int64_t)(2.0e9 / g_cycle_ns); i++) {
        g_out->target_position = g_in->position_actual;
        rt_exchange(&toff);
        if (i % 20 == 0) ec_readstate();
        if (ec_slave[0].state == EC_STATE_OPERATIONAL) break;
    }
    if (ec_slave[0].state != EC_STATE_OPERATIONAL) return EC_RT_ERR_OP_TIMEOUT;

    for (int64_t pc = 0; pc < 3000; pc++) {
        uint16_t sw = g_in->statusword;
        g_out->target_position = g_in->position_actual;
        if (sw & 0x0008) {
            g_out->controlword = ((pc / 10) % 2) ? 0x0080 : 0x0000; /* pulse fault reset */
        } else if ((sw & 0x006F) == 0x0021) {
            g_out->controlword = 0x0006;
            rt_exchange(&toff);
            g_enabled = 0;
            return 0;
        } else {
            g_out->controlword = 0x0006;
        }
        rt_exchange(&toff);
    }
    return EC_RT_ERR_CIA402_TIMEOUT;
}

int ec_rt_enable(void) {
    /*
     * CiA402 enable state machine — identical to ec_spin.c's ALIGN phase.
     * Masks and values match the CiA402 state-machine table exactly:
     *   sw & 0x004F == 0x0040  => Switch-On Disabled: issue 0x0006
     *   sw & 0x006F == 0x0021  => Ready-to-Switch-On: issue 0x0007
     *   sw & 0x006F == 0x0023  => Switched-On: issue 0x000F
     *   sw & 0x006F == 0x0027  => Operation Enabled: return 0
     *   sw & 0x0008            => Fault: pulse fault-reset on bit 7
     */
    int64_t toff = 0;
    for (int64_t pc = 0; pc < 3000; pc++) {
        uint16_t sw = g_in->statusword;
        g_out->target_position = g_in->position_actual;
        if (sw & 0x0008) {
            g_out->controlword = ((pc / 10) % 2) ? 0x0080 : 0x0000; /* pulse fault reset */
        } else if ((sw & 0x004F) == 0x0040) {
            g_out->controlword = 0x0006;
        } else if ((sw & 0x006F) == 0x0021) {
            g_out->controlword = 0x0007;
        } else if ((sw & 0x006F) == 0x0023) {
            g_out->controlword = 0x000F;
        } else if ((sw & 0x006F) == 0x0027) {
            g_out->controlword = 0x000F;
            rt_exchange(&toff);
            g_enabled = 1;
            return 0;
        } else {
            g_out->controlword = 0x0000;
        }
        rt_exchange(&toff);
    }
    return EC_RT_ERR_CIA402_TIMEOUT;
}

int ec_rt_cycle(int64_t *toff_ns) {
    if (g_enabled) {
        g_out->controlword = 0x000F;
    } else {
        g_out->controlword = 0x0006;
        g_out->target_position = g_in->position_actual;
    }
    return rt_exchange(toff_ns);
}

void ec_rt_set_target_position(int32_t counts) { g_out->target_position = counts; }
int32_t  ec_rt_get_position_actual(void)        { return g_in->position_actual; }
uint16_t ec_rt_get_statusword(void)             { return g_in->statusword; }
uint16_t ec_rt_get_error_code(void)             { return g_in->error_code; }
int32_t  ec_rt_get_following_error(void)        { return g_in->following_error; }

void ec_rt_get_telemetry(ec_telemetry_t *out) {
    out->error_code      = g_in->error_code;
    out->statusword      = g_in->statusword;
    out->position_actual = g_in->position_actual;
    out->torque_actual   = g_in->torque_actual;
    out->following_error = g_in->following_error;
    out->position_demand = g_in->position_demand;
    out->target_position = g_out->target_position;
}

int ec_rt_read_limits(uint32_t *ferr_counts, uint16_t *ferr_timeout_ms,
                      uint16_t *torque_tenth_pct)
{
    int sz = sizeof(*ferr_counts);
    if (ec_SDOread(1, 0x6065, 0x00, FALSE, &sz, ferr_counts, EC_TIMEOUTRXM) <= 0)
        return -1;
    sz = sizeof(*ferr_timeout_ms);
    if (ec_SDOread(1, 0x6066, 0x00, FALSE, &sz, ferr_timeout_ms, EC_TIMEOUTRXM) <= 0)
        return -2;
    sz = sizeof(*torque_tenth_pct);
    if (ec_SDOread(1, 0x6072, 0x00, FALSE, &sz, torque_tenth_pct, EC_TIMEOUTRXM) <= 0)
        return -3;
    return 0;
}

int ec_rt_write_limits(uint32_t ferr_counts, uint16_t torque_tenth_pct)
{
    if (ec_SDOwrite(1, 0x6065, 0x00, FALSE, sizeof(ferr_counts), &ferr_counts,
                    EC_TIMEOUTRXM) <= 0)
        return -1;
    if (ec_SDOwrite(1, 0x6072, 0x00, FALSE, sizeof(torque_tenth_pct),
                    &torque_tenth_pct, EC_TIMEOUTRXM) <= 0)
        return -2;
    return 0;
}

static uint32_t ec_rt_pop_abort_code(void) {
    uint32_t code = 0;
    while (ec_iserror()) {
        ec_errort err;
        if (!ec_poperror(&err)) break;
        if (err.Etype == EC_ERR_TYPE_SDO_ERROR && code == 0) code = err.AbortCode;
    }
    return code;
}

int ec_rt_sdo_read(uint16_t index, uint8_t sub, uint8_t *buf, int *size,
                   uint32_t *abort_code) {
    ec_rt_pop_abort_code();
    *abort_code = 0;
    int wkc = ec_SDOread(1, index, sub, FALSE, size, buf, EC_TIMEOUTRXM);
    if (wkc <= 0) {
        *abort_code = ec_rt_pop_abort_code();
        return -1;
    }
    return 0;
}

int ec_rt_sdo_write(uint16_t index, uint8_t sub, const uint8_t *buf, int size,
                    uint32_t *abort_code) {
    ec_rt_pop_abort_code();
    *abort_code = 0;
    int wkc = ec_SDOwrite(1, index, sub, FALSE, size, (void *)buf,
                          EC_TIMEOUTRXM);
    if (wkc <= 0) {
        *abort_code = ec_rt_pop_abort_code();
        return -1;
    }
    return 0;
}

int ec_rt_park_cycle(int64_t *toff_ns) {
    g_out->controlword     = 0;
    g_out->target_position = g_in->position_actual;
    return rt_exchange(toff_ns);
}

void ec_rt_al_status(uint16_t *state, uint16_t *alstatuscode) {
    ec_readstate();
    *state        = ec_slave[1].state;
    *alstatuscode = ec_slave[1].ALstatuscode;
}

void ec_rt_disable(void) {
    g_enabled = 0;
    for (int i = 0; i < 100; i++) {
        g_out->controlword = 0x0006;
        g_out->target_position = g_in->position_actual;
        int64_t t = 0;
        rt_exchange(&t);
    }
}

void ec_rt_dump_al_state(void) {
    ec_readstate();
    fprintf(stderr,
            "ec_rt: slave1 state=0x%02x al=0x%04x docheckstate=%d\n",
            ec_slave[1].state, ec_slave[1].ALstatuscode, ec_group[0].docheckstate);
}

void ec_rt_shutdown(void) {
    ec_dcsync0(1, FALSE, 0, 0);
    ec_slave[0].state = EC_STATE_INIT;
    ec_writestate(0);
    ec_close();
}
