# Simulation files

I have used Vivado post synthesis simulator for all the verifications, and these are the scripts you can execute in the TCL console to see the results. Also, the cell_constraints gives a better idea to how to time the signals in different modules in it

