$comment
	File created using the following command:
		vcd file testeisd2.msim.vcd -direction
$end
$date
	Wed Dec 20 10:14:31 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module MSpecialCount_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " M $end
$var wire 1 # Q [3] $end
$var wire 1 $ Q [2] $end
$var wire 1 % Q [1] $end
$var wire 1 & Q [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Q[3]~output_o $end
$var wire 1 . Q[2]~output_o $end
$var wire 1 / Q[1]~output_o $end
$var wire 1 0 Q[0]~output_o $end
$var wire 1 1 CLK~input_o $end
$var wire 1 2 inst|sub|34~0_combout $end
$var wire 1 3 inst|sub|34~q $end
$var wire 1 4 M~input_o $end
$var wire 1 5 inst12~0_combout $end
$var wire 1 6 inst12~1_combout $end
$var wire 1 7 inst|sub|115~combout $end
$var wire 1 8 inst|sub|111~q $end
$var wire 1 9 inst|sub|120~combout $end
$var wire 1 : inst|sub|126~combout $end
$var wire 1 ; inst|sub|122~q $end
$var wire 1 < inst|sub|137~0_combout $end
$var wire 1 = inst|sub|137~combout $end
$var wire 1 > inst|sub|134~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0&
0%
0$
0#
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
12
03
14
05
06
07
08
09
0:
0;
0<
0=
0>
$end
#15000
1!
11
13
10
17
02
1&
#30000
0!
01
#45000
1!
11
18
03
00
1/
12
1%
0&
#60000
0!
01
#75000
1!
11
13
10
19
07
02
1&
1:
#90000
0!
01
#105000
1!
11
1;
08
03
00
0/
1.
12
1$
0%
0&
#120000
0!
01
#135000
1!
11
13
10
17
02
1&
#150000
0!
01
#165000
1!
11
18
03
00
1/
1<
12
1%
0&
#180000
0!
01
#195000
1!
11
13
10
1=
09
07
02
1&
0:
#210000
0!
01
#225000
1!
11
1>
0;
08
03
00
0/
0.
1-
0<
12
1#
0$
0%
0&
#240000
0!
01
#255000
1!
11
13
10
0=
17
16
02
1&
07
#270000
0!
01
#285000
1!
11
0>
03
00
0-
06
12
0#
0&
#300000
0"
0!
04
01
#315000
1!
11
13
10
17
02
1&
#330000
0!
01
#345000
1!
11
18
03
00
1/
12
1%
0&
#360000
0!
01
#375000
1!
11
13
10
19
07
02
1&
1:
#390000
0!
01
#405000
1!
11
1;
08
03
00
0/
1.
12
1$
0%
0&
#420000
0!
01
#435000
1!
11
13
10
17
02
1&
#450000
0!
01
#465000
1!
11
18
03
00
1/
12
1%
0&
#480000
0!
01
#495000
1!
11
13
10
09
07
15
02
1&
0:
#510000
0!
01
#525000
1!
11
0;
08
03
00
0/
0.
05
12
0$
0%
0&
#540000
0!
01
#555000
1!
11
13
10
17
02
1&
#570000
0!
01
#585000
1!
11
18
03
00
1/
12
1%
0&
#600000
0!
01
#615000
1!
11
13
10
19
07
02
1&
1:
#630000
0!
01
#645000
1!
11
1;
08
03
00
0/
1.
12
1$
0%
0&
#660000
0!
01
#675000
1!
11
13
10
17
02
1&
#690000
0!
01
#705000
1!
11
18
03
00
1/
12
1%
0&
#720000
0!
01
#735000
1!
11
13
10
09
07
15
02
1&
0:
#750000
0!
01
#765000
1!
11
0;
08
03
00
0/
0.
05
12
0$
0%
0&
#780000
0!
01
#795000
1!
11
13
10
17
02
1&
#810000
0!
01
#825000
1!
11
18
03
00
1/
12
1%
0&
#840000
0!
01
#855000
1!
11
13
10
19
07
02
1&
1:
#870000
0!
01
#885000
1!
11
1;
08
03
00
0/
1.
12
1$
0%
0&
#900000
0!
01
#915000
1!
11
13
10
17
02
1&
#930000
0!
01
#945000
1!
11
18
03
00
1/
12
1%
0&
#960000
0!
01
#975000
1!
11
13
10
09
07
15
02
1&
0:
#990000
0!
01
#1000000
