# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lift_controller.srcs/sim_1/imports/verif/env/agents" \
"../../../../lift_controller.srcs/sources_1/imports/rtl/door_controller.v" \
"../../../../lift_controller.srcs/sources_1/imports/rtl/main_alu_block.v" \
"../../../../lift_controller.srcs/sources_1/imports/rtl/request_handler.v" \

sv xil_defaultlib  --include "../../../../lift_controller.srcs/sim_1/imports/verif/env/agents" \
"../../../../lift_controller.srcs/sim_1/imports/verif/env/agents/lift_controller_agent_pkg.sv" \
"../../../../lift_controller.srcs/sim_1/imports/verif/env/top/lift_controller_env_pkg.sv" \
"../../../../lift_controller.srcs/sources_1/imports/rtl/lift_controller_if.sv" \
"../../../../lift_controller.srcs/sim_1/imports/verif/sequence_lib/src/lift_controller_seq_pkg.sv" \
"../../../../lift_controller.srcs/sim_1/imports/verif/tests/src/lift_controller_test_pkg.sv" \
"../../../../lift_controller.srcs/sources_1/imports/rtl/lift_controller_wrapper.sv" \
"../../../../lift_controller.srcs/sim_1/imports/verif/tb/src/lift_movement_emulator.sv" \
"../../../../lift_controller.srcs/sim_1/imports/verif/tb/src/tb_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
