#--  Synopsys, Inc.
#--  Version S-2021.09M-SP1
#--  Project file C:\Libero_Projects\PF_Mi_V_Tut\synthesis\top_syn.prj
#--  Written on Tue Oct 11 19:51:24 2022


#project files
add_file -verilog "../component/polarfire_syn_comps.v"
add_file -include "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0/DDRCTRL_0/sdram_lb_defines_0.v"
add_file -verilog -lib COREAPB3_LIB "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v"
add_file -verilog -lib COREAPB3_LIB "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v"
add_file -verilog -lib COREAPB3_LIB "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/APB3/APB3.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/BitScan0.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/TransactionController.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/MasterControl.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/TargetMuxController.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/AddressController.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Revision.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RequestQual.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/ReadDataController.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RDataController.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/SlaveDataMuxController.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RespController.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/WDataController.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AHBL_Ctrl.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AXI4_Read_Ctrl.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AXI4_Write_Ctrl.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AHB_SM.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/Bin2Gray.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/Hold_Reg_Ctrl.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/byte2bit.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DownConverter.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel_SlvRid_Arb.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/UpConverter.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegisterSlice.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/Axi4Interconnect/Axi4Interconnect.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/CCC_C0/CCC_C0_0/CCC_C0_CCC_C0_0_PF_CCC.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/CCC_C0/CCC_C0.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREJTAGDEBUG/4.0.100/core/corejtagdebug_bufd.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREJTAGDEBUG/4.0.100/core/corejtagdebug_uj_jtag.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREJTAGDEBUG/4.0.100/core/corejtagdebug_ujtag_wrapper.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREJTAGDEBUG/4.0.100/core/corejtagdebug.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/COREJTAGDEBUG_0/COREJTAGDEBUG_0.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/CoreGPIO_0/CoreGPIO_0_0/rtl/vlog/core/coregpio.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/CoreGPIO_0/CoreGPIO_0.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0/CCC_0/DDR3_0_CCC_0_PF_CCC.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_A_11_0/DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_A_12/DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_A_13/DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_A_14/DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_A_15/DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_BA/DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_BCLK_TRAINING/DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_CAS_N/DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_CKE/DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_CS_N/DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_ODT/DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_RAS_N/DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_REF_CLK_TRAINING/DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_RESET_N/DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/IOD_WE_N/DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANE_0_CTRL/DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_DM/DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_DQS/DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_DQ/DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANE_1_CTRL/DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_DM/DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_DQS/DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_DQ/DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr_init_iterator.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ram_simple_dp.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/FIFO_BLK.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LANE_CTRL.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LANE_ALIGNMENT.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/DLL_MON.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/flag_generator.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/DELAY_CTRL.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_TRAIN.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/VREF_TR.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LEVELLING.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_SYN.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0_DDRPHY_BLK/DDR3_0_DDRPHY_BLK.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0/DLL_0/DDR3_0_DLL_0_PF_CCC.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0/DDRCTRL_0/CoreDDRMemCtrlr_0.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/DDR3_0/DDR3_0.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/INIT_Monitor/INIT_Monitor_0/INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/INIT_Monitor/INIT_Monitor.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Microsemi/MiV/MIV_RV32/3.0.100/miv_rv32_mnemonics_pkg.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Microsemi/MiV/MIV_RV32/3.0.100/miv_rv32_pkg.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Microsemi/MiV/MIV_RV32/3.0.100/miv_rv32_core_cfg_pkg.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Microsemi/MiV/MIV_RV32/3.0.100/miv_rv32_bist_shared_pkg.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Microsemi/MiV/MIV_RV32/3.0.100/miv_rv32_bist_seq_pkg.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Microsemi/MiV/MIV_RV32/3.0.100/core_merged/miv_rv32_core_merged.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Microsemi/MiV/MIV_RV32/3.0.100/miv_rv32_opsrv_debug_pkg.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Microsemi/MiV/MIV_RV32/3.0.100/miv_rv32_opsrv_pkg.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Microsemi/MiV/MIV_RV32/3.0.100/miv_rv32_opsrv_cfg_pkg.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Microsemi/MiV/MIV_RV32/3.0.100/opsrv_merged/miv_rv32_opsrv_merged.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Microsemi/MiV/MIV_RV32/3.0.100/opsrv/miv_rv32_ram_singleport_lp_ecc.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/Microsemi/MiV/MIV_RV32/3.0.100/opsrv/miv_rv32_ram_singleport_lp.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/MIV_RV32_C1/MIV_RV32_C1_0/miv_rv32.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/MIV_RV32_C1/MIV_RV32_C1.v"
add_file -verilog -lib CORESPI_LIB "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_clockmux.v"
add_file -verilog -lib CORESPI_LIB "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_chanctrl.v"
add_file -verilog -lib CORESPI_LIB "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_fifo.v"
add_file -verilog -lib CORESPI_LIB "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_rf.v"
add_file -verilog -lib CORESPI_LIB "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_control.v"
add_file -verilog -lib CORESPI_LIB "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi.v"
add_file -verilog -lib CORESPI_LIB "C:/Libero_Projects/PF_Mi_V_Tut/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/corespi.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/SPI_Controller/SPI_Controller.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/UART_apb/UART_apb_0/rtl/vlog/core_obfuscated/Clock_gen.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/UART_apb/UART_apb_0/rtl/vlog/core_obfuscated/Rx_async.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/UART_apb/UART_apb_0/rtl/vlog/core_obfuscated/Tx_async.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/UART_apb/UART_apb_0/rtl/vlog/core_obfuscated/fifo_256x8_g5.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/UART_apb/UART_apb_0/rtl/vlog/core_obfuscated/CoreUART.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/UART_apb/UART_apb_0/rtl/vlog/core_obfuscated/CoreUARTapb.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/UART_apb/UART_apb.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/reset_syn_0/reset_syn_0_0/core/corereset_pf.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/reset_syn_0/reset_syn_0.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/reset_syn_1/reset_syn_1_0/core/corereset_pf.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/reset_syn_1/reset_syn_1.v"
add_file -verilog "C:/Libero_Projects/PF_Mi_V_Tut/component/work/top/top.v"
add_file -fpga_constraint "C:/Libero_Projects/PF_Mi_V_Tut/designer/top/synthesis.fdc"


#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std sysv

#device options
set_option -technology PolarFire
set_option -part MPF300T
set_option -speed_grade -1
set_option -package FCVG484
set_option -part MPF300T
set_option -speed_grade -1

#compilation/mapping options
set_option -top_module "top"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -resolve_multiple_driver 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_structural_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microchip G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 800
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 1
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -rep_clkint_driver 1
set_option -microsemi_enhanced_flow 1
set_option -ternary_adder_decomp 66

# Microchip PolarFire
set_option -automatic_compile_point 1
set_option -rom_map_logic 1
set_option -polarfire_ram_init 1
set_option -gclkint_threshold 1000
set_option -rgclkint_threshold 100
set_option -clkint_rgclkint_limit 1
set_option -low_power_gated_clock 0
set_option -gclk_resource_count 24
set_option -report_preserve_cdc 1
set_option -min_cdc_sync_flops 2
set_option -unsafe_cdc_netlist_property 0
set_option -pack_uram_addr_reg 1
set_option -act_wide_mul_size 35

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./top.vm"
impl -active "synthesis"
