#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1351219c0 .scope module, "branch_comparision" "branch_comparision" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "branch_operation";
    .port_info 1 /INPUT 32 "data_register_a";
    .port_info 2 /INPUT 32 "data_register_b";
    .port_info 3 /OUTPUT 1 "branch";
v0x13512b450_0 .var "branch", 0 0;
o0x128040040 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13514a6e0_0 .net "branch_operation", 3 0, o0x128040040;  0 drivers
o0x128040070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13514a790_0 .net "data_register_a", 31 0, o0x128040070;  0 drivers
o0x1280400a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13514a850_0 .net "data_register_b", 31 0, o0x1280400a0;  0 drivers
E_0x135120b60 .event anyedge, v0x13514a6e0_0, v0x13514a790_0, v0x13514a850_0;
S_0x13512b1a0 .scope module, "cpu_cache_tb" "cpu_cache_tb" 3 3;
 .timescale -9 -12;
v0x124ae77d0_0 .var "clk", 0 0;
v0x124ae7860_0 .var "reset", 0 0;
S_0x13514a960 .scope module, "uut" "cpu" 3 9, 4 3 0, S_0x13512b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x124bb0a40 .functor NOT 1, L_0x124bb0960, C4<0>, C4<0>, C4<0>;
L_0x124bb0b00 .functor BUFZ 1, L_0x124bc06b0, C4<0>, C4<0>, C4<0>;
L_0x124bb0c40 .functor OR 1, v0x13515cb40_0, L_0x124bc1140, C4<0>, C4<0>;
L_0x1180400e8 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x124bb1d00 .functor AND 32, L_0x124bb1b80, L_0x1180400e8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x124bb54a0 .functor OR 1, L_0x124bb2480, v0x13515cb40_0, C4<0>, C4<0>;
L_0x124bb5510 .functor OR 1, L_0x124bb54a0, L_0x124bb0b00, C4<0>, C4<0>;
L_0x124bc0d70 .functor OR 1, L_0x124bb3c90, L_0x124bb99e0, C4<0>, C4<0>;
L_0x124bc0de0 .functor OR 1, L_0x124bc0d70, L_0x124bb7e40, C4<0>, C4<0>;
L_0x124bc0f10 .functor OR 1, L_0x124bc0de0, L_0x124bb7f70, C4<0>, C4<0>;
L_0x124bc1050 .functor OR 1, L_0x124bc0f10, L_0x124bb3a50, C4<0>, C4<0>;
L_0x124bc1140 .functor BUFZ 1, L_0x124bc1050, C4<0>, C4<0>, C4<0>;
L_0x124bc1290 .functor OR 1, v0x13515cb40_0, L_0x124bc06b0, C4<0>, C4<0>;
L_0x124bc1380 .functor OR 1, L_0x124bc0f10, L_0x124bb3a50, C4<0>, C4<0>;
L_0x124bc14e0 .functor NOT 1, L_0x124bc1380, C4<0>, C4<0>, C4<0>;
L_0x124bc1550 .functor AND 1, L_0x124bc1290, L_0x124bc14e0, C4<1>, C4<1>;
v0x124a4f400_0 .net *"_ivl_1", 0 0, L_0x124bb0960;  1 drivers
L_0x118040010 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x124a4f070_0 .net/2u *"_ivl_10", 6 0, L_0x118040010;  1 drivers
v0x124a4fb90_0 .net *"_ivl_102", 31 0, L_0x124bc1640;  1 drivers
v0x124a4e900_0 .net *"_ivl_104", 31 0, L_0x124bc1850;  1 drivers
v0x124a1d730_0 .net *"_ivl_108", 31 0, L_0x124bc16e0;  1 drivers
v0x124a24570_0 .net *"_ivl_110", 31 0, L_0x124bc1b90;  1 drivers
L_0x118040f88 .functor BUFT 1, C4<00000000000000000010000000000000>, C4<0>, C4<0>, C4<0>;
v0x124a08410_0 .net/2u *"_ivl_114", 31 0, L_0x118040f88;  1 drivers
L_0x118040fd0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x124b04080_0 .net/2u *"_ivl_120", 1 0, L_0x118040fd0;  1 drivers
v0x124b0b380_0 .net *"_ivl_122", 0 0, L_0x124bc1f80;  1 drivers
L_0x118041018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1248e7eb0_0 .net/2u *"_ivl_124", 1 0, L_0x118041018;  1 drivers
v0x1248e7f40_0 .net *"_ivl_126", 0 0, L_0x124bc1de0;  1 drivers
v0x1248df8e0_0 .net *"_ivl_128", 31 0, L_0x124bc2150;  1 drivers
L_0x118041060 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1248df970_0 .net/2u *"_ivl_132", 1 0, L_0x118041060;  1 drivers
v0x1248ee990_0 .net *"_ivl_134", 0 0, L_0x124bc2330;  1 drivers
L_0x1180410a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1248eea20_0 .net/2u *"_ivl_136", 1 0, L_0x1180410a8;  1 drivers
v0x1248afa20_0 .net *"_ivl_138", 0 0, L_0x124bc21f0;  1 drivers
v0x1248afab0_0 .net *"_ivl_140", 31 0, L_0x124bc2520;  1 drivers
v0x1248c4500_0 .net *"_ivl_15", 6 0, L_0x124bb0f50;  1 drivers
L_0x118040058 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x1248c4590_0 .net/2u *"_ivl_16", 6 0, L_0x118040058;  1 drivers
v0x1248565a0_0 .net *"_ivl_21", 0 0, L_0x124bb1180;  1 drivers
v0x124856630_0 .net *"_ivl_22", 10 0, L_0x124bb1220;  1 drivers
v0x12484dfd0_0 .net *"_ivl_25", 0 0, L_0x124bb14e0;  1 drivers
v0x12484e060_0 .net *"_ivl_27", 7 0, L_0x124bb1580;  1 drivers
v0x12485d080_0 .net *"_ivl_29", 0 0, L_0x124bb1720;  1 drivers
v0x12485d110_0 .net *"_ivl_31", 9 0, L_0x124bb17c0;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12481e110_0 .net/2u *"_ivl_32", 0 0, L_0x1180400a0;  1 drivers
v0x12481e1a0_0 .net *"_ivl_38", 31 0, L_0x124bb1b80;  1 drivers
v0x12481d5f0_0 .net/2u *"_ivl_40", 31 0, L_0x1180400e8;  1 drivers
v0x12481d680_0 .net *"_ivl_44", 31 0, L_0x124bb1db0;  1 drivers
v0x124832bf0_0 .net *"_ivl_48", 0 0, L_0x124bb54a0;  1 drivers
v0x124832c80_0 .net *"_ivl_53", 2 0, L_0x124bb6980;  1 drivers
L_0x118040490 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x124abcaf0_0 .net/2u *"_ivl_54", 2 0, L_0x118040490;  1 drivers
v0x124abcb80_0 .net *"_ivl_56", 0 0, L_0x124bb6bb0;  1 drivers
v0x1248aef00_0 .net *"_ivl_59", 2 0, L_0x124bb6c50;  1 drivers
L_0x1180404d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x124abbfd0_0 .net/2u *"_ivl_60", 2 0, L_0x1180404d8;  1 drivers
v0x124abc060_0 .net *"_ivl_62", 0 0, L_0x124bb6e90;  1 drivers
v0x124ad15d0_0 .net *"_ivl_65", 2 0, L_0x124bb6f30;  1 drivers
L_0x118040520 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x124ad1660_0 .net/2u *"_ivl_66", 2 0, L_0x118040520;  1 drivers
v0x124a72670_0 .net *"_ivl_68", 0 0, L_0x124bb6df0;  1 drivers
v0x124a72700_0 .net *"_ivl_71", 2 0, L_0x124bb7080;  1 drivers
L_0x118040568 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x124a6a0a0_0 .net/2u *"_ivl_72", 2 0, L_0x118040568;  1 drivers
v0x124a6a130_0 .net *"_ivl_74", 0 0, L_0x124bb6fd0;  1 drivers
v0x124a79150_0 .net *"_ivl_76", 31 0, L_0x124bb71e0;  1 drivers
v0x124a791e0_0 .net *"_ivl_78", 31 0, L_0x124bb7350;  1 drivers
v0x124a3a1e0_0 .net *"_ivl_80", 31 0, L_0x124bb73f0;  1 drivers
v0x124a3a270_0 .net *"_ivl_84", 0 0, L_0x124bc0d70;  1 drivers
v0x124a396c0_0 .net *"_ivl_86", 0 0, L_0x124bc0de0;  1 drivers
v0x124a39750_0 .net *"_ivl_9", 6 0, L_0x124bb0cf0;  1 drivers
v0x124a4ecc0_0 .net *"_ivl_94", 0 0, L_0x124bc1290;  1 drivers
v0x124a4ed50_0 .net *"_ivl_96", 0 0, L_0x124bc1380;  1 drivers
v0x1248df4d0_0 .net *"_ivl_98", 0 0, L_0x124bc14e0;  1 drivers
v0x1248df560_0 .net "alu_op1_real", 31 0, L_0x124bc2020;  1 drivers
v0x1248b6c20_0 .net "alu_op2_real", 31 0, L_0x124bc2720;  1 drivers
v0x1248b6cb0_0 .net "alu_operation", 0 0, v0x135151390_0;  1 drivers
v0x1248c5020_0 .net "alu_output", 31 0, v0x13514d090_0;  1 drivers
v0x1248c50b0_0 .net "alu_type", 3 0, v0x135151430_0;  1 drivers
v0x12484dbc0_0 .net "alu_use_imm", 0 0, v0x1351514f0_0;  1 drivers
v0x12484dc50_0 .net "branch", 0 0, v0x1351515c0_0;  1 drivers
v0x124825310_0 .net "branch_type_operation", 3 0, v0x135151670_0;  1 drivers
v0x1248253a0_0 .net "bubble_stall", 0 0, L_0x124bb0c40;  1 drivers
v0x124833710_0 .net "clk", 0 0, v0x124ae77d0_0;  1 drivers
v0x1248337a0_0 .net "data_register_d", 31 0, L_0x124bc2e60;  1 drivers
v0x124ac3cf0_0 .net "data_register_rs1", 31 0, L_0x124bc2980;  1 drivers
v0x124ac3d80_0 .net "data_register_rs2", 31 0, L_0x124bc2bf0;  1 drivers
v0x124ad20f0_0 .net "ex_alu_type", 3 0, v0x13514f6a0_0;  1 drivers
v0x124ad2180_0 .net "ex_alu_use_imm", 0 0, v0x13514f760_0;  1 drivers
v0x124a69c90_0 .net "ex_branch", 0 0, v0x13514f7f0_0;  1 drivers
v0x124a69d20_0 .net "ex_branch_type", 3 0, v0x13514f880_0;  1 drivers
v0x124a413e0_0 .net "ex_data_rs1", 31 0, v0x13514f910_0;  1 drivers
v0x124a41470_0 .net "ex_data_rs2", 31 0, v0x13514f9a0_0;  1 drivers
v0x124a4f7e0_0 .net "ex_imm_i_type", 31 0, v0x13514ef40_0;  1 drivers
v0x124a4f870_0 .net "ex_imm_s_type", 31 0, v0x13514fc30_0;  1 drivers
v0x124b1c560_0 .net "ex_iret", 0 0, v0x13514fcc0_0;  1 drivers
v0x124b1c5f0_0 .net "ex_jump", 0 0, v0x13514fd50_0;  1 drivers
v0x133ee0450_0 .net "ex_load_mem", 0 0, v0x13514fe90_0;  1 drivers
v0x133ee04e0_0 .net "ex_load_unsigned", 0 0, v0x13514fde0_0;  1 drivers
v0x133e9de80_0 .net "ex_mem_forward_val", 31 0, L_0x124bc1c30;  1 drivers
v0x133e9df10_0 .net "ex_mem_size", 1 0, v0x13514ff60_0;  1 drivers
v0x133e5af50_0 .net "ex_mov_rm", 0 0, v0x13514fff0_0;  1 drivers
v0x133e5afe0_0 .net "ex_panic", 0 0, v0x1351500a0_0;  1 drivers
v0x1248ae4b0_0 .net "ex_pc", 31 0, v0x135150130_0;  1 drivers
v0x1248ae540_0 .net "ex_reg_d", 4 0, v0x1351501e0_0;  1 drivers
v0x1248be3e0_0 .net "ex_reg_rs1", 4 0, v0x135150290_0;  1 drivers
v0x1248be470_0 .net "ex_reg_rs2", 4 0, v0x135150320_0;  1 drivers
v0x1248997d0_0 .net "ex_rm_value", 31 0, v0x1351503c0_0;  1 drivers
v0x124899860_0 .net "ex_store_mem", 0 0, v0x135150480_0;  1 drivers
v0x124896680_0 .net "ex_tlbwrite", 0 0, v0x135150550_0;  1 drivers
v0x124896710_0 .net "ex_write_reg", 0 0, v0x1351505e0_0;  1 drivers
v0x12481cba0_0 .net "exception_addr", 31 0, L_0x124bc1990;  1 drivers
v0x12481cc30_0 .net "exception_pc", 31 0, L_0x124bc18f0;  1 drivers
v0x12482cad0_0 .net "exception_target", 31 0, L_0x124bc1d40;  1 drivers
v0x12482cb60_0 .net "flush_pipe", 0 0, L_0x124bc1140;  1 drivers
v0x124812de0_0 .net "forwardA", 1 0, v0x13515d2d0_0;  1 drivers
v0x124812e70_0 .net "forwardB", 1 0, v0x13515d380_0;  1 drivers
v0x1248aaa70_0 .net "hazard_stall_req", 0 0, v0x13515cb40_0;  1 drivers
v0x1248aab00_0 .net "hold_stall", 0 0, L_0x124bb0b00;  1 drivers
v0x1248de620_0 .net "if_stall_req", 0 0, L_0x124bb2480;  1 drivers
v0x1248de6b0_0 .net "if_tlb_fault_addr", 31 0, L_0x124bb3d30;  1 drivers
v0x1248ddcb0_0 .net "if_tlb_miss", 0 0, L_0x124bb3c90;  1 drivers
v0x1248ddd40_0 .net "imm_i_type", 31 0, L_0x124bb5d80;  1 drivers
v0x1248e6030_0 .net "imm_j_type", 31 0, L_0x124bb1860;  1 drivers
v0x1248e60c0_0 .net "imm_s_type", 31 0, L_0x124bb67a0;  1 drivers
v0x1248de9a0_0 .net "instruction", 31 0, L_0x124bb49f0;  1 drivers
v0x1248dea30_0 .net "instruction_pipeline", 31 0, v0x135154ae0_0;  1 drivers
v0x1248e0060_0 .net "iret", 0 0, v0x135151860_0;  1 drivers
v0x1248e00f0_0 .net "is_jal", 0 0, L_0x124bb0e10;  1 drivers
v0x1248dfbf0_0 .net "is_jalr", 0 0, L_0x124bb1010;  1 drivers
v0x1248dfc80_0 .net "itlb_write_en", 0 0, L_0x124bb9c40;  1 drivers
v0x1248e0730_0 .net "itlb_write_pa", 31 0, L_0x124bb9e00;  1 drivers
v0x1248e07c0_0 .net "itlb_write_va", 31 0, L_0x124bb9d90;  1 drivers
v0x1248ed6d0_0 .net "jal_target", 31 0, L_0x124bb1a80;  1 drivers
v0x1248ed760_0 .net "jalr_target", 31 0, L_0x124bb1d00;  1 drivers
v0x1248ee220_0 .net "jump", 0 0, v0x135151910_0;  1 drivers
v0x1248ee2b0_0 .net "jump_target", 31 0, L_0x124bb1f10;  1 drivers
v0x1248b58b0_0 .net "load_unsigned", 0 0, v0x135151a40_0;  1 drivers
v0x1248b5940_0 .net "m_alu_output", 31 0, v0x13514b220_0;  1 drivers
v0x1248afd30_0 .net "m_iret", 0 0, v0x13514b4e0_0;  1 drivers
v0x1248afdc0_0 .net "m_load_mem", 0 0, v0x13514b620_0;  1 drivers
v0x1248d7280_0 .net "m_load_unsigned", 0 0, v0x13514ba40_0;  1 drivers
v0x1248d7310_0 .net "m_mem_size", 1 0, v0x13514bb90_0;  1 drivers
v0x1248d7c50_0 .net "m_mov_rm", 0 0, v0x13514bdd0_0;  1 drivers
v0x1248d7ce0_0 .net "m_pc", 31 0, v0x13514bef0_0;  1 drivers
v0x124888160_0 .net "m_register_d", 4 0, v0x13514c050_0;  1 drivers
v0x1248881f0_0 .net "m_rm_value", 31 0, v0x13514c250_0;  1 drivers
v0x124887a10_0 .net "m_store_data", 31 0, v0x13514c450_0;  1 drivers
v0x124887aa0_0 .net "m_store_mem", 0 0, v0x13514b7d0_0;  1 drivers
v0x124815700_0 .net "m_tlbwrite", 0 0, v0x13514c5a0_0;  1 drivers
v0x124815790_0 .net "m_write_reg", 0 0, v0x13514b900_0;  1 drivers
v0x124819160_0 .net "mem_iret_priv_fault", 0 0, L_0x124bb7f70;  1 drivers
v0x1248191f0_0 .net "mem_iret_taken", 0 0, L_0x124bb3a50;  1 drivers
v0x124815040_0 .net "mem_kill_wb", 0 0, L_0x124bc0c40;  1 drivers
v0x1248150d0_0 .net "mem_rd_pass_through", 4 0, L_0x124bbefb0;  1 drivers
v0x124888c80_0 .net "mem_read_word", 0 0, v0x135151ad0_0;  1 drivers
v0x124888d10_0 .net "mem_size", 1 0, v0x135151b60_0;  1 drivers
v0x12484cd10_0 .net "mem_stall_req", 0 0, L_0x124bc06b0;  1 drivers
v0x12484cda0_0 .net "mem_tlb_fault_addr", 31 0, L_0x124bb9ad0;  1 drivers
v0x124879b40_0 .net "mem_tlb_fault_pc", 31 0, L_0x124bb9bd0;  1 drivers
v0x124879bd0_0 .net "mem_tlb_miss", 0 0, L_0x124bb99e0;  1 drivers
v0x1248794a0_0 .net "mem_tlbwrite_priv_fault", 0 0, L_0x124bb7e40;  1 drivers
v0x124879530_0 .net "mem_write_word", 0 0, v0x135151e00_0;  1 drivers
v0x12484c3a0_0 .net "mov_rm", 0 0, v0x135151c10_0;  1 drivers
o0x1280440f0 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
v0x12484c430_0 .net "offset", 12 0, o0x1280440f0;  0 drivers
v0x124854720_0 .net "panic", 0 0, v0x135151d50_0;  1 drivers
v0x1248547b0_0 .net "pc_pipeline", 31 0, v0x135154c80_0;  1 drivers
v0x124886310_0 .net "program_counter", 31 0, L_0x124bb5230;  1 drivers
v0x1248863a0_0 .net "redirect_exception", 0 0, L_0x124bc1050;  1 drivers
v0x12484d090_0 .net "reg_d", 4 0, L_0x124bb5660;  1 drivers
v0x12484d120_0 .net "reg_rs1", 4 0, L_0x124bb5820;  1 drivers
v0x12484e750_0 .net "reg_rs2", 4 0, L_0x124bb58c0;  1 drivers
v0x12484e7e0_0 .net "reset", 0 0, v0x124ae7860_0;  1 drivers
v0x12484e2e0_0 .var "rm0", 31 0;
v0x12484e370_0 .var "rm1", 31 0;
v0x12484ee20_0 .var "rm2", 31 0;
v0x12484eeb0_0 .var "rm3", 31 0;
v0x12485bdc0_0 .var "rm4", 31 0;
v0x12485be50_0 .net "rm_read_value", 31 0, L_0x124bb7570;  1 drivers
v0x12485c910_0 .net "stall_for_fetch_stage", 0 0, L_0x124bc1550;  1 drivers
v0x12485c9a0_0 .net "tlbwrite", 0 0, v0x135151eb0_0;  1 drivers
v0x124823fa0_0 .net "vm_enable", 0 0, L_0x124bb0a40;  1 drivers
v0x124824030_0 .net "vm_exception", 0 0, L_0x124bc0f10;  1 drivers
v0x12481e420_0 .net "wb_data_in", 31 0, L_0x124bc0900;  1 drivers
v0x12481e4b0_0 .net "wb_data_out", 31 0, v0x13515e2e0_0;  1 drivers
v0x124845970_0 .net "wb_mov_rm", 0 0, v0x13515dec0_0;  1 drivers
v0x124845a00_0 .net "wb_register_d", 4 0, v0x13515dfe0_0;  1 drivers
v0x124846340_0 .net "wb_write_reg", 0 0, v0x13515dc90_0;  1 drivers
v0x1248463d0_0 .net "write_reg", 0 0, v0x135152060_0;  1 drivers
L_0x124bb0960 .part v0x12485bdc0_0, 0, 1;
L_0x124bb0cf0 .part v0x135154ae0_0, 0, 7;
L_0x124bb0e10 .cmp/eq 7, L_0x124bb0cf0, L_0x118040010;
L_0x124bb0f50 .part v0x135154ae0_0, 0, 7;
L_0x124bb1010 .cmp/eq 7, L_0x124bb0f50, L_0x118040058;
L_0x124bb1180 .part v0x135154ae0_0, 31, 1;
LS_0x124bb1220_0_0 .concat [ 1 1 1 1], L_0x124bb1180, L_0x124bb1180, L_0x124bb1180, L_0x124bb1180;
LS_0x124bb1220_0_4 .concat [ 1 1 1 1], L_0x124bb1180, L_0x124bb1180, L_0x124bb1180, L_0x124bb1180;
LS_0x124bb1220_0_8 .concat [ 1 1 1 0], L_0x124bb1180, L_0x124bb1180, L_0x124bb1180;
L_0x124bb1220 .concat [ 4 4 3 0], LS_0x124bb1220_0_0, LS_0x124bb1220_0_4, LS_0x124bb1220_0_8;
L_0x124bb14e0 .part v0x135154ae0_0, 31, 1;
L_0x124bb1580 .part v0x135154ae0_0, 12, 8;
L_0x124bb1720 .part v0x135154ae0_0, 20, 1;
L_0x124bb17c0 .part v0x135154ae0_0, 21, 10;
LS_0x124bb1860_0_0 .concat [ 1 10 1 8], L_0x1180400a0, L_0x124bb17c0, L_0x124bb1720, L_0x124bb1580;
LS_0x124bb1860_0_4 .concat [ 1 11 0 0], L_0x124bb14e0, L_0x124bb1220;
L_0x124bb1860 .concat [ 20 12 0 0], LS_0x124bb1860_0_0, LS_0x124bb1860_0_4;
L_0x124bb1a80 .arith/sum 32, v0x135154c80_0, L_0x124bb1860;
L_0x124bb1b80 .arith/sum 32, L_0x124bc2980, L_0x124bb5d80;
L_0x124bb1db0 .functor MUXZ 32, L_0x124bc2980, L_0x124bb1d00, L_0x124bb1010, C4<>;
L_0x124bb1f10 .functor MUXZ 32, L_0x124bb1db0, L_0x124bb1a80, L_0x124bb0e10, C4<>;
L_0x124bb6980 .part L_0x124bb5820, 0, 3;
L_0x124bb6bb0 .cmp/eq 3, L_0x124bb6980, L_0x118040490;
L_0x124bb6c50 .part L_0x124bb5820, 0, 3;
L_0x124bb6e90 .cmp/eq 3, L_0x124bb6c50, L_0x1180404d8;
L_0x124bb6f30 .part L_0x124bb5820, 0, 3;
L_0x124bb6df0 .cmp/eq 3, L_0x124bb6f30, L_0x118040520;
L_0x124bb7080 .part L_0x124bb5820, 0, 3;
L_0x124bb6fd0 .cmp/eq 3, L_0x124bb7080, L_0x118040568;
L_0x124bb71e0 .functor MUXZ 32, v0x12485bdc0_0, v0x12484eeb0_0, L_0x124bb6fd0, C4<>;
L_0x124bb7350 .functor MUXZ 32, L_0x124bb71e0, v0x12484ee20_0, L_0x124bb6df0, C4<>;
L_0x124bb73f0 .functor MUXZ 32, L_0x124bb7350, v0x12484e370_0, L_0x124bb6e90, C4<>;
L_0x124bb7570 .functor MUXZ 32, L_0x124bb73f0, v0x12484e2e0_0, L_0x124bb6bb0, C4<>;
L_0x124bc1640 .functor MUXZ 32, L_0x124bb5230, v0x13514bef0_0, L_0x124bb7f70, C4<>;
L_0x124bc1850 .functor MUXZ 32, L_0x124bc1640, v0x13514bef0_0, L_0x124bb7e40, C4<>;
L_0x124bc18f0 .functor MUXZ 32, L_0x124bc1850, L_0x124bb9bd0, L_0x124bb99e0, C4<>;
L_0x124bc16e0 .functor MUXZ 32, L_0x124bb3d30, v0x13514b220_0, L_0x124bb7f70, C4<>;
L_0x124bc1b90 .functor MUXZ 32, L_0x124bc16e0, v0x13514b220_0, L_0x124bb7e40, C4<>;
L_0x124bc1990 .functor MUXZ 32, L_0x124bc1b90, L_0x124bb9ad0, L_0x124bb99e0, C4<>;
L_0x124bc1d40 .functor MUXZ 32, v0x12484e2e0_0, L_0x118040f88, L_0x124bc0f10, C4<>;
L_0x124bc1c30 .functor MUXZ 32, v0x13514b220_0, v0x13514c250_0, v0x13514bdd0_0, C4<>;
L_0x124bc1f80 .cmp/eq 2, v0x13515d2d0_0, L_0x118040fd0;
L_0x124bc1de0 .cmp/eq 2, v0x13515d2d0_0, L_0x118041018;
L_0x124bc2150 .functor MUXZ 32, v0x13514f910_0, v0x13515e2e0_0, L_0x124bc1de0, C4<>;
L_0x124bc2020 .functor MUXZ 32, L_0x124bc2150, L_0x124bc1c30, L_0x124bc1f80, C4<>;
L_0x124bc2330 .cmp/eq 2, v0x13515d380_0, L_0x118041060;
L_0x124bc21f0 .cmp/eq 2, v0x13515d380_0, L_0x1180410a8;
L_0x124bc2520 .functor MUXZ 32, v0x13514f9a0_0, v0x13515e2e0_0, L_0x124bc21f0, C4<>;
L_0x124bc2720 .functor MUXZ 32, L_0x124bc2520, L_0x124bc1c30, L_0x124bc2330, C4<>;
S_0x13514ab70 .scope module, "alu_register" "alu_register" 4 280, 5 1 0, S_0x13514a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "is_write_in";
    .port_info 3 /INPUT 1 "is_load_in";
    .port_info 4 /INPUT 1 "is_store_in";
    .port_info 5 /INPUT 2 "mem_size_in";
    .port_info 6 /INPUT 1 "load_unsigned_in";
    .port_info 7 /INPUT 32 "store_data_in";
    .port_info 8 /INPUT 32 "pc_in";
    .port_info 9 /INPUT 1 "mov_rm_in";
    .port_info 10 /INPUT 1 "tlbwrite_in";
    .port_info 11 /INPUT 1 "iret_in";
    .port_info 12 /INPUT 32 "rm_value_in";
    .port_info 13 /INPUT 32 "alu_result_in";
    .port_info 14 /INPUT 5 "register_d_in";
    .port_info 15 /INPUT 1 "flush";
    .port_info 16 /INPUT 1 "stall_hold";
    .port_info 17 /OUTPUT 1 "is_write_out";
    .port_info 18 /OUTPUT 1 "is_load_out";
    .port_info 19 /OUTPUT 1 "is_store_out";
    .port_info 20 /OUTPUT 2 "mem_size_out";
    .port_info 21 /OUTPUT 1 "load_unsigned_out";
    .port_info 22 /OUTPUT 32 "alu_result_out";
    .port_info 23 /OUTPUT 5 "register_d_out";
    .port_info 24 /OUTPUT 32 "store_data_out";
    .port_info 25 /OUTPUT 32 "pc_out";
    .port_info 26 /OUTPUT 1 "mov_rm_out";
    .port_info 27 /OUTPUT 1 "tlbwrite_out";
    .port_info 28 /OUTPUT 1 "iret_out";
    .port_info 29 /OUTPUT 32 "rm_value_out";
v0x13514b160_0 .net "alu_result_in", 31 0, v0x13514d090_0;  alias, 1 drivers
v0x13514b220_0 .var "alu_result_out", 31 0;
v0x13514b2c0_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x13514b370_0 .net "flush", 0 0, L_0x124bc1140;  alias, 1 drivers
v0x13514b400_0 .net "iret_in", 0 0, v0x13514fcc0_0;  alias, 1 drivers
v0x13514b4e0_0 .var "iret_out", 0 0;
v0x13514b580_0 .net "is_load_in", 0 0, v0x13514fe90_0;  alias, 1 drivers
v0x13514b620_0 .var "is_load_out", 0 0;
v0x13514b6c0_0 .net "is_store_in", 0 0, v0x135150480_0;  alias, 1 drivers
v0x13514b7d0_0 .var "is_store_out", 0 0;
v0x13514b860_0 .net "is_write_in", 0 0, v0x1351505e0_0;  alias, 1 drivers
v0x13514b900_0 .var "is_write_out", 0 0;
v0x13514b9a0_0 .net "load_unsigned_in", 0 0, v0x13514fde0_0;  alias, 1 drivers
v0x13514ba40_0 .var "load_unsigned_out", 0 0;
v0x13514bae0_0 .net "mem_size_in", 1 0, v0x13514ff60_0;  alias, 1 drivers
v0x13514bb90_0 .var "mem_size_out", 1 0;
v0x13514bc40_0 .net "mov_rm_in", 0 0, v0x13514fff0_0;  alias, 1 drivers
v0x13514bdd0_0 .var "mov_rm_out", 0 0;
v0x13514be60_0 .net "pc_in", 31 0, v0x135150130_0;  alias, 1 drivers
v0x13514bef0_0 .var "pc_out", 31 0;
v0x13514bfa0_0 .net "register_d_in", 4 0, v0x1351501e0_0;  alias, 1 drivers
v0x13514c050_0 .var "register_d_out", 4 0;
v0x13514c100_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
v0x13514c1a0_0 .net "rm_value_in", 31 0, v0x1351503c0_0;  alias, 1 drivers
v0x13514c250_0 .var "rm_value_out", 31 0;
v0x13514c300_0 .net "stall_hold", 0 0, L_0x124bc06b0;  alias, 1 drivers
v0x13514c3a0_0 .net "store_data_in", 31 0, L_0x124bc2720;  alias, 1 drivers
v0x13514c450_0 .var "store_data_out", 31 0;
v0x13514c500_0 .net "tlbwrite_in", 0 0, v0x135150550_0;  alias, 1 drivers
v0x13514c5a0_0 .var "tlbwrite_out", 0 0;
E_0x13514b100 .event posedge, v0x13514c100_0, v0x13514b2c0_0;
S_0x13514c910 .scope module, "alu_stage" "alu_stage" 4 265, 6 1 0, S_0x13514a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_op1";
    .port_info 3 /INPUT 32 "alu_op2";
    .port_info 4 /INPUT 4 "alu_operation";
    .port_info 5 /INPUT 1 "alu_use_imm";
    .port_info 6 /INPUT 1 "is_write_in";
    .port_info 7 /INPUT 1 "is_store_in";
    .port_info 8 /INPUT 1 "is_load_in";
    .port_info 9 /INPUT 1 "is_branch";
    .port_info 10 /INPUT 32 "imm_i_type";
    .port_info 11 /INPUT 32 "imm_s_type";
    .port_info 12 /OUTPUT 32 "alu_result";
P_0x13514ad40 .param/l "CMD_ADD" 1 6 17, C4<0001>;
L_0x124bb7a30 .functor OR 1, v0x13514fe90_0, v0x135150480_0, C4<0>, C4<0>;
v0x13514d1a0_0 .net *"_ivl_0", 31 0, L_0x124bb7690;  1 drivers
v0x13514d260_0 .net *"_ivl_2", 31 0, L_0x124bb7730;  1 drivers
v0x13514d300_0 .net *"_ivl_7", 0 0, L_0x124bb7a30;  1 drivers
L_0x1180405b0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x13514d3b0_0 .net/2u *"_ivl_8", 3 0, L_0x1180405b0;  1 drivers
v0x13514d450_0 .net "alu_op1", 31 0, L_0x124bc2020;  alias, 1 drivers
v0x13514d530_0 .net "alu_op2", 31 0, L_0x124bc2720;  alias, 1 drivers
v0x13514d5e0_0 .net "alu_operation", 3 0, v0x13514f6a0_0;  alias, 1 drivers
v0x13514d680_0 .net "alu_result", 31 0, v0x13514d090_0;  alias, 1 drivers
v0x13514d760_0 .net "alu_src_b", 31 0, L_0x124bb7890;  1 drivers
v0x13514d890_0 .net "alu_use_imm", 0 0, v0x13514f760_0;  alias, 1 drivers
v0x13514d920_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x13514d9b0_0 .net "effective_alu_op", 3 0, L_0x124bb7aa0;  1 drivers
v0x13514da40_0 .net "imm_i_type", 31 0, v0x13514ef40_0;  alias, 1 drivers
v0x13514dad0_0 .net "imm_s_type", 31 0, v0x13514fc30_0;  alias, 1 drivers
v0x13514db80_0 .net "is_branch", 0 0, v0x13514f7f0_0;  alias, 1 drivers
v0x13514dc20_0 .net "is_load_in", 0 0, v0x13514fe90_0;  alias, 1 drivers
v0x13514dcd0_0 .net "is_store_in", 0 0, v0x135150480_0;  alias, 1 drivers
v0x13514de80_0 .net "is_write_in", 0 0, v0x1351505e0_0;  alias, 1 drivers
v0x13514df10_0 .net "rst", 0 0, v0x124ae7860_0;  alias, 1 drivers
L_0x124bb7690 .functor MUXZ 32, L_0x124bc2720, v0x13514ef40_0, v0x13514f760_0, C4<>;
L_0x124bb7730 .functor MUXZ 32, L_0x124bb7690, v0x13514fc30_0, v0x135150480_0, C4<>;
L_0x124bb7890 .functor MUXZ 32, L_0x124bb7730, v0x13514ef40_0, v0x13514fe90_0, C4<>;
L_0x124bb7aa0 .functor MUXZ 4, v0x13514f6a0_0, L_0x1180405b0, L_0x124bb7a30, C4<>;
S_0x13514cbc0 .scope module, "alu" "alu_module" 6 35, 7 4 0, S_0x13514c910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_a";
    .port_info 1 /INPUT 32 "reg_b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result_value";
v0x13514ce60_0 .net "alu_ctrl", 3 0, L_0x124bb7aa0;  alias, 1 drivers
v0x13514cf20_0 .net "reg_a", 31 0, L_0x124bc2020;  alias, 1 drivers
v0x13514cfd0_0 .net "reg_b", 31 0, L_0x124bb7890;  alias, 1 drivers
v0x13514d090_0 .var "result_value", 31 0;
E_0x13514ce00 .event anyedge, v0x13514ce60_0, v0x13514cf20_0, v0x13514cfd0_0;
S_0x13514e060 .scope module, "decoder_register" "id_register" 4 185, 8 1 0, S_0x13514a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in_data_register_rs1";
    .port_info 3 /INPUT 32 "in_data_register_rs2";
    .port_info 4 /INPUT 32 "in_data_register_d";
    .port_info 5 /INPUT 5 "in_reg_d";
    .port_info 6 /INPUT 4 "in_alu_operation_type";
    .port_info 7 /INPUT 1 "in_alu_use_imm";
    .port_info 8 /INPUT 1 "in_write_register";
    .port_info 9 /INPUT 1 "in_load_word_memory";
    .port_info 10 /INPUT 1 "in_store_word_memory";
    .port_info 11 /INPUT 2 "in_mem_size";
    .port_info 12 /INPUT 1 "in_load_unsigned";
    .port_info 13 /INPUT 1 "in_branch";
    .port_info 14 /INPUT 4 "in_branch_operation_type";
    .port_info 15 /INPUT 1 "in_jump";
    .port_info 16 /INPUT 1 "in_panic";
    .port_info 17 /INPUT 5 "in_reg_rs1";
    .port_info 18 /INPUT 5 "in_reg_rs2";
    .port_info 19 /INPUT 32 "in_imm_i_type";
    .port_info 20 /INPUT 32 "in_imm_s_type";
    .port_info 21 /INPUT 32 "in_pc";
    .port_info 22 /INPUT 1 "in_mov_rm";
    .port_info 23 /INPUT 1 "in_tlbwrite";
    .port_info 24 /INPUT 1 "in_iret";
    .port_info 25 /INPUT 32 "in_rm_value";
    .port_info 26 /INPUT 1 "in_stall_hold";
    .port_info 27 /INPUT 1 "in_stall_bubble";
    .port_info 28 /OUTPUT 32 "out_data_register_rs1";
    .port_info 29 /OUTPUT 32 "out_data_register_rs2";
    .port_info 30 /OUTPUT 5 "out_reg_rd";
    .port_info 31 /OUTPUT 4 "out_alu_operation_type";
    .port_info 32 /OUTPUT 1 "out_alu_use_imm";
    .port_info 33 /OUTPUT 1 "out_write_register";
    .port_info 34 /OUTPUT 1 "out_load_word_memory";
    .port_info 35 /OUTPUT 1 "out_store_word_memory";
    .port_info 36 /OUTPUT 2 "out_mem_size";
    .port_info 37 /OUTPUT 1 "out_load_unsigned";
    .port_info 38 /OUTPUT 1 "out_branch";
    .port_info 39 /OUTPUT 4 "out_branch_operation_type";
    .port_info 40 /OUTPUT 1 "out_jump";
    .port_info 41 /OUTPUT 1 "out_panic";
    .port_info 42 /OUTPUT 5 "out_reg_rs1";
    .port_info 43 /OUTPUT 5 "out_reg_rs2";
    .port_info 44 /OUTPUT 32 "out_imm_i_type";
    .port_info 45 /OUTPUT 32 "out_imm_s_type";
    .port_info 46 /OUTPUT 32 "out_pc";
    .port_info 47 /OUTPUT 1 "out_mov_rm";
    .port_info 48 /OUTPUT 1 "out_tlbwrite";
    .port_info 49 /OUTPUT 1 "out_iret";
    .port_info 50 /OUTPUT 32 "out_rm_value";
v0x13514e3e0_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x13514e470_0 .net "in_alu_operation_type", 3 0, v0x135151430_0;  alias, 1 drivers
v0x13514e500_0 .net "in_alu_use_imm", 0 0, v0x1351514f0_0;  alias, 1 drivers
v0x13514e590_0 .net "in_branch", 0 0, v0x1351515c0_0;  alias, 1 drivers
v0x13514e620_0 .net "in_branch_operation_type", 3 0, v0x135151670_0;  alias, 1 drivers
v0x13514e710_0 .net "in_data_register_d", 31 0, L_0x124bc2e60;  alias, 1 drivers
v0x13514e7c0_0 .net "in_data_register_rs1", 31 0, L_0x124bc2980;  alias, 1 drivers
v0x13514e870_0 .net "in_data_register_rs2", 31 0, L_0x124bc2bf0;  alias, 1 drivers
v0x13514e920_0 .net "in_imm_i_type", 31 0, L_0x124bb5d80;  alias, 1 drivers
v0x13514ea30_0 .net "in_imm_s_type", 31 0, L_0x124bb67a0;  alias, 1 drivers
v0x13514eae0_0 .net "in_iret", 0 0, v0x135151860_0;  alias, 1 drivers
v0x13514eb80_0 .net "in_jump", 0 0, v0x135151910_0;  alias, 1 drivers
v0x13514ec20_0 .net "in_load_unsigned", 0 0, v0x135151a40_0;  alias, 1 drivers
v0x13514ecc0_0 .net "in_load_word_memory", 0 0, v0x135151ad0_0;  alias, 1 drivers
v0x13514ed60_0 .net "in_mem_size", 1 0, v0x135151b60_0;  alias, 1 drivers
v0x13514ee10_0 .net "in_mov_rm", 0 0, v0x135151c10_0;  alias, 1 drivers
v0x13514eeb0_0 .net "in_panic", 0 0, v0x135151d50_0;  alias, 1 drivers
v0x13514f040_0 .net "in_pc", 31 0, v0x135154c80_0;  alias, 1 drivers
v0x13514f0d0_0 .net "in_reg_d", 4 0, L_0x124bb5660;  alias, 1 drivers
v0x13514f170_0 .net "in_reg_rs1", 4 0, L_0x124bb5820;  alias, 1 drivers
v0x13514f220_0 .net "in_reg_rs2", 4 0, L_0x124bb58c0;  alias, 1 drivers
v0x13514f2d0_0 .net "in_rm_value", 31 0, L_0x124bb7570;  alias, 1 drivers
v0x13514f380_0 .net "in_stall_bubble", 0 0, L_0x124bb0c40;  alias, 1 drivers
v0x13514f420_0 .net "in_stall_hold", 0 0, L_0x124bb0b00;  alias, 1 drivers
v0x13514f4c0_0 .net "in_store_word_memory", 0 0, v0x135151e00_0;  alias, 1 drivers
v0x13514f560_0 .net "in_tlbwrite", 0 0, v0x135151eb0_0;  alias, 1 drivers
v0x13514f600_0 .net "in_write_register", 0 0, v0x135152060_0;  alias, 1 drivers
v0x13514f6a0_0 .var "out_alu_operation_type", 3 0;
v0x13514f760_0 .var "out_alu_use_imm", 0 0;
v0x13514f7f0_0 .var "out_branch", 0 0;
v0x13514f880_0 .var "out_branch_operation_type", 3 0;
v0x13514f910_0 .var "out_data_register_rs1", 31 0;
v0x13514f9a0_0 .var "out_data_register_rs2", 31 0;
v0x13514ef40_0 .var "out_imm_i_type", 31 0;
v0x13514fc30_0 .var "out_imm_s_type", 31 0;
v0x13514fcc0_0 .var "out_iret", 0 0;
v0x13514fd50_0 .var "out_jump", 0 0;
v0x13514fde0_0 .var "out_load_unsigned", 0 0;
v0x13514fe90_0 .var "out_load_word_memory", 0 0;
v0x13514ff60_0 .var "out_mem_size", 1 0;
v0x13514fff0_0 .var "out_mov_rm", 0 0;
v0x1351500a0_0 .var "out_panic", 0 0;
v0x135150130_0 .var "out_pc", 31 0;
v0x1351501e0_0 .var "out_reg_rd", 4 0;
v0x135150290_0 .var "out_reg_rs1", 4 0;
v0x135150320_0 .var "out_reg_rs2", 4 0;
v0x1351503c0_0 .var "out_rm_value", 31 0;
v0x135150480_0 .var "out_store_word_memory", 0 0;
v0x135150550_0 .var "out_tlbwrite", 0 0;
v0x1351505e0_0 .var "out_write_register", 0 0;
v0x1351506b0_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
S_0x13514e240 .scope module, "decoder_stage" "decode_stage" 4 153, 9 1 0, S_0x13514a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 5 "reg_rs1";
    .port_info 4 /OUTPUT 5 "reg_rs2";
    .port_info 5 /OUTPUT 5 "reg_d";
    .port_info 6 /OUTPUT 32 "imm_i_type";
    .port_info 7 /OUTPUT 32 "imm_s_type";
    .port_info 8 /OUTPUT 1 "alu_operation";
    .port_info 9 /OUTPUT 4 "alu_operation_type";
    .port_info 10 /OUTPUT 1 "alu_use_imm";
    .port_info 11 /OUTPUT 1 "write_register";
    .port_info 12 /OUTPUT 1 "load_word_memory";
    .port_info 13 /OUTPUT 1 "store_word_memory";
    .port_info 14 /OUTPUT 2 "mem_size";
    .port_info 15 /OUTPUT 1 "load_unsigned";
    .port_info 16 /OUTPUT 1 "branch";
    .port_info 17 /OUTPUT 4 "branch_operation_type";
    .port_info 18 /OUTPUT 1 "jump";
    .port_info 19 /OUTPUT 1 "panic";
    .port_info 20 /OUTPUT 1 "mov_rm";
    .port_info 21 /OUTPUT 1 "tlbwrite";
    .port_info 22 /OUTPUT 1 "iret";
v0x135153090_0 .net "alu_operation", 0 0, v0x135151390_0;  alias, 1 drivers
v0x135153150_0 .net "alu_operation_type", 3 0, v0x135151430_0;  alias, 1 drivers
v0x1351531e0_0 .net "alu_use_imm", 0 0, v0x1351514f0_0;  alias, 1 drivers
v0x1351532b0_0 .net "branch", 0 0, v0x1351515c0_0;  alias, 1 drivers
v0x135153380_0 .net "branch_operation_type", 3 0, v0x135151670_0;  alias, 1 drivers
v0x135153490_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x135153520_0 .net "funct3", 2 0, L_0x124bb5780;  1 drivers
v0x1351535f0_0 .net "funct7", 6 0, L_0x124bb5990;  1 drivers
v0x135153680_0 .net "imm_i_type", 31 0, L_0x124bb5d80;  alias, 1 drivers
v0x135153790_0 .net "imm_s_type", 31 0, L_0x124bb67a0;  alias, 1 drivers
v0x135153860_0 .net "instruction", 31 0, v0x135154ae0_0;  alias, 1 drivers
v0x1351538f0_0 .net "iret", 0 0, v0x135151860_0;  alias, 1 drivers
v0x1351539c0_0 .net "jump", 0 0, v0x135151910_0;  alias, 1 drivers
v0x135153a90_0 .net "load_unsigned", 0 0, v0x135151a40_0;  alias, 1 drivers
v0x135153b60_0 .net "load_word_memory", 0 0, v0x135151ad0_0;  alias, 1 drivers
v0x135153c30_0 .net "mem_size", 1 0, v0x135151b60_0;  alias, 1 drivers
v0x135153d00_0 .net "mov_rm", 0 0, v0x135151c10_0;  alias, 1 drivers
v0x135153e90_0 .net "opcode", 6 0, L_0x124bb55c0;  1 drivers
v0x135153f20_0 .net "panic", 0 0, v0x135151d50_0;  alias, 1 drivers
v0x135153fb0_0 .net "reg_d", 4 0, L_0x124bb5660;  alias, 1 drivers
v0x135154080_0 .net "reg_rs1", 4 0, L_0x124bb5820;  alias, 1 drivers
v0x135154150_0 .net "reg_rs2", 4 0, L_0x124bb58c0;  alias, 1 drivers
v0x135154220_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
v0x1351542b0_0 .net "store_word_memory", 0 0, v0x135151e00_0;  alias, 1 drivers
v0x135154380_0 .net "tlbwrite", 0 0, v0x135151eb0_0;  alias, 1 drivers
v0x135154450_0 .net "write_register", 0 0, v0x135152060_0;  alias, 1 drivers
S_0x135150f50 .scope module, "control" "control_module" 9 43, 10 1 0, S_0x13514e240;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "alu_operation";
    .port_info 4 /OUTPUT 4 "alu_operation_type";
    .port_info 5 /OUTPUT 1 "alu_use_imm";
    .port_info 6 /OUTPUT 1 "write_register";
    .port_info 7 /OUTPUT 1 "load_word_memory";
    .port_info 8 /OUTPUT 1 "store_word_memory";
    .port_info 9 /OUTPUT 2 "mem_size";
    .port_info 10 /OUTPUT 1 "load_unsigned";
    .port_info 11 /OUTPUT 1 "branch";
    .port_info 12 /OUTPUT 4 "branch_operation_type";
    .port_info 13 /OUTPUT 1 "jump";
    .port_info 14 /OUTPUT 1 "panic";
    .port_info 15 /OUTPUT 1 "mov_rm";
    .port_info 16 /OUTPUT 1 "tlbwrite";
    .port_info 17 /OUTPUT 1 "iret";
v0x135151390_0 .var "alu_operation", 0 0;
v0x135151430_0 .var "alu_operation_type", 3 0;
v0x1351514f0_0 .var "alu_use_imm", 0 0;
v0x1351515c0_0 .var "branch", 0 0;
v0x135151670_0 .var "branch_operation_type", 3 0;
v0x135151740_0 .net "funct3", 2 0, L_0x124bb5780;  alias, 1 drivers
v0x1351517d0_0 .net "funct7", 6 0, L_0x124bb5990;  alias, 1 drivers
v0x135151860_0 .var "iret", 0 0;
v0x135151910_0 .var "jump", 0 0;
v0x135151a40_0 .var "load_unsigned", 0 0;
v0x135151ad0_0 .var "load_word_memory", 0 0;
v0x135151b60_0 .var "mem_size", 1 0;
v0x135151c10_0 .var "mov_rm", 0 0;
v0x135151cc0_0 .net "opcode", 6 0, L_0x124bb55c0;  alias, 1 drivers
v0x135151d50_0 .var "panic", 0 0;
v0x135151e00_0 .var "store_word_memory", 0 0;
v0x135151eb0_0 .var "tlbwrite", 0 0;
v0x135152060_0 .var "write_register", 0 0;
E_0x135151350 .event anyedge, v0x135151cc0_0, v0x1351517d0_0, v0x135151740_0;
S_0x1351521d0 .scope module, "decoder" "decode_instruction" 9 33, 11 1 0, S_0x13514e240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm_i_type";
    .port_info 8 /OUTPUT 32 "imm_s_type";
v0x135152480_0 .net *"_ivl_13", 0 0, L_0x124bb1620;  1 drivers
v0x135152510_0 .net *"_ivl_14", 19 0, L_0x124bb5c30;  1 drivers
v0x1351525a0_0 .net *"_ivl_17", 11 0, L_0x124bb5e40;  1 drivers
v0x135152660_0 .net *"_ivl_21", 0 0, L_0x124bb6180;  1 drivers
v0x135152710_0 .net *"_ivl_22", 19 0, L_0x124bb6220;  1 drivers
v0x135152800_0 .net *"_ivl_25", 6 0, L_0x124bb6430;  1 drivers
v0x1351528b0_0 .net *"_ivl_27", 4 0, L_0x124bb6370;  1 drivers
v0x135152960_0 .net "funct3", 2 0, L_0x124bb5780;  alias, 1 drivers
v0x135152a00_0 .net "funct7", 6 0, L_0x124bb5990;  alias, 1 drivers
v0x135152b30_0 .net "imm_i_type", 31 0, L_0x124bb5d80;  alias, 1 drivers
v0x135152bc0_0 .net "imm_s_type", 31 0, L_0x124bb67a0;  alias, 1 drivers
v0x135152c50_0 .net "instruction", 31 0, v0x135154ae0_0;  alias, 1 drivers
v0x135152cf0_0 .net "opcode", 6 0, L_0x124bb55c0;  alias, 1 drivers
v0x135152db0_0 .net "rd", 4 0, L_0x124bb5660;  alias, 1 drivers
v0x135152e60_0 .net "rs1", 4 0, L_0x124bb5820;  alias, 1 drivers
v0x135152f10_0 .net "rs2", 4 0, L_0x124bb58c0;  alias, 1 drivers
L_0x124bb55c0 .part v0x135154ae0_0, 0, 7;
L_0x124bb5660 .part v0x135154ae0_0, 7, 5;
L_0x124bb5780 .part v0x135154ae0_0, 12, 3;
L_0x124bb5820 .part v0x135154ae0_0, 15, 5;
L_0x124bb58c0 .part v0x135154ae0_0, 20, 5;
L_0x124bb5990 .part v0x135154ae0_0, 25, 7;
L_0x124bb1620 .part v0x135154ae0_0, 31, 1;
LS_0x124bb5c30_0_0 .concat [ 1 1 1 1], L_0x124bb1620, L_0x124bb1620, L_0x124bb1620, L_0x124bb1620;
LS_0x124bb5c30_0_4 .concat [ 1 1 1 1], L_0x124bb1620, L_0x124bb1620, L_0x124bb1620, L_0x124bb1620;
LS_0x124bb5c30_0_8 .concat [ 1 1 1 1], L_0x124bb1620, L_0x124bb1620, L_0x124bb1620, L_0x124bb1620;
LS_0x124bb5c30_0_12 .concat [ 1 1 1 1], L_0x124bb1620, L_0x124bb1620, L_0x124bb1620, L_0x124bb1620;
LS_0x124bb5c30_0_16 .concat [ 1 1 1 1], L_0x124bb1620, L_0x124bb1620, L_0x124bb1620, L_0x124bb1620;
LS_0x124bb5c30_1_0 .concat [ 4 4 4 4], LS_0x124bb5c30_0_0, LS_0x124bb5c30_0_4, LS_0x124bb5c30_0_8, LS_0x124bb5c30_0_12;
LS_0x124bb5c30_1_4 .concat [ 4 0 0 0], LS_0x124bb5c30_0_16;
L_0x124bb5c30 .concat [ 16 4 0 0], LS_0x124bb5c30_1_0, LS_0x124bb5c30_1_4;
L_0x124bb5e40 .part v0x135154ae0_0, 20, 12;
L_0x124bb5d80 .concat [ 12 20 0 0], L_0x124bb5e40, L_0x124bb5c30;
L_0x124bb6180 .part v0x135154ae0_0, 31, 1;
LS_0x124bb6220_0_0 .concat [ 1 1 1 1], L_0x124bb6180, L_0x124bb6180, L_0x124bb6180, L_0x124bb6180;
LS_0x124bb6220_0_4 .concat [ 1 1 1 1], L_0x124bb6180, L_0x124bb6180, L_0x124bb6180, L_0x124bb6180;
LS_0x124bb6220_0_8 .concat [ 1 1 1 1], L_0x124bb6180, L_0x124bb6180, L_0x124bb6180, L_0x124bb6180;
LS_0x124bb6220_0_12 .concat [ 1 1 1 1], L_0x124bb6180, L_0x124bb6180, L_0x124bb6180, L_0x124bb6180;
LS_0x124bb6220_0_16 .concat [ 1 1 1 1], L_0x124bb6180, L_0x124bb6180, L_0x124bb6180, L_0x124bb6180;
LS_0x124bb6220_1_0 .concat [ 4 4 4 4], LS_0x124bb6220_0_0, LS_0x124bb6220_0_4, LS_0x124bb6220_0_8, LS_0x124bb6220_0_12;
LS_0x124bb6220_1_4 .concat [ 4 0 0 0], LS_0x124bb6220_0_16;
L_0x124bb6220 .concat [ 16 4 0 0], LS_0x124bb6220_1_0, LS_0x124bb6220_1_4;
L_0x124bb6430 .part v0x135154ae0_0, 25, 7;
L_0x124bb6370 .part v0x135154ae0_0, 7, 5;
L_0x124bb67a0 .concat [ 5 7 20 0], L_0x124bb6370, L_0x124bb6430, L_0x124bb6220;
S_0x1351545e0 .scope module, "fetch_register" "if_register" 4 105, 12 1 0, S_0x13514a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /INPUT 1 "in_stall";
    .port_info 5 /INPUT 1 "flush";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "instruction_out";
v0x1351548a0_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x135154930_0 .net "flush", 0 0, L_0x124bc1140;  alias, 1 drivers
v0x1351549c0_0 .net "in_stall", 0 0, L_0x124bb5510;  1 drivers
v0x135154a50_0 .net "instruction_in", 31 0, L_0x124bb49f0;  alias, 1 drivers
v0x135154ae0_0 .var "instruction_out", 31 0;
v0x135154bf0_0 .net "pc_in", 31 0, L_0x124bb5230;  alias, 1 drivers
v0x135154c80_0 .var "pc_out", 31 0;
v0x135154d10_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
S_0x135154e80 .scope module, "fetch_stage" "m_fetch" 4 84, 13 1 0, S_0x13514a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /INPUT 1 "exception";
    .port_info 8 /INPUT 32 "exception_target";
    .port_info 9 /INPUT 1 "vm_enable";
    .port_info 10 /INPUT 1 "itlb_write_en";
    .port_info 11 /INPUT 32 "itlb_write_va";
    .port_info 12 /INPUT 32 "itlb_write_pa";
    .port_info 13 /INPUT 1 "external_stall";
    .port_info 14 /OUTPUT 32 "pc_out";
    .port_info 15 /OUTPUT 32 "instruction_out";
    .port_info 16 /OUTPUT 1 "stall_fetch";
    .port_info 17 /OUTPUT 1 "tlb_miss";
    .port_info 18 /OUTPUT 32 "tlb_fault_addr";
L_0x124bb2030 .functor OR 1, L_0x124bb4d60, L_0x124bc1550, C4<0>, C4<0>;
L_0x124bb2120 .functor NOT 1, L_0x124bc1050, C4<0>, C4<0>, C4<0>;
L_0x124bb2190 .functor AND 1, L_0x124bb2030, L_0x124bb2120, C4<1>, C4<1>;
L_0x124bb39e0 .functor AND 1, L_0x124bb0a40, L_0x124bb3570, C4<1>, C4<1>;
L_0x124bb3c90 .functor AND 1, L_0x124bb0a40, L_0x124bb3b70, C4<1>, C4<1>;
L_0x124bb3d30 .functor BUFZ 32, L_0x124bb2330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bb5230 .functor BUFZ 32, L_0x124bb2330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bb2480 .functor OR 1, L_0x124bb4d60, L_0x124bb3c90, C4<0>, C4<0>;
v0x13515aa40_0 .net *"_ivl_0", 0 0, L_0x124bb2030;  1 drivers
v0x13515ab00_0 .net *"_ivl_13", 0 0, L_0x124bb3b70;  1 drivers
v0x13515aba0_0 .net *"_ivl_2", 0 0, L_0x124bb2120;  1 drivers
v0x13515ac30_0 .net *"_ivl_9", 0 0, L_0x124bb39e0;  1 drivers
v0x13515acc0_0 .net "branch", 0 0, v0x1351515c0_0;  alias, 1 drivers
v0x13515ae10_0 .net "branch_target", 12 0, o0x1280440f0;  alias, 0 drivers
v0x13515aea0_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x13515b030_0 .net "current_pc", 31 0, L_0x124bb2330;  1 drivers
v0x13515b0c0_0 .net "exception", 0 0, L_0x124bc1050;  alias, 1 drivers
v0x13515b150_0 .net "exception_target", 31 0, L_0x124bc1d40;  alias, 1 drivers
v0x13515b1e0_0 .net "external_stall", 0 0, L_0x124bc1550;  alias, 1 drivers
v0x13515b270_0 .net "final_pc_stall", 0 0, L_0x124bb2190;  1 drivers
v0x13515b300_0 .net "icache_stall", 0 0, L_0x124bb4d60;  1 drivers
v0x13515b3b0_0 .net "instruction_out", 31 0, L_0x124bb49f0;  alias, 1 drivers
v0x13515b480_0 .net "itlb_hit", 0 0, L_0x124bb3570;  1 drivers
v0x13515b510_0 .net "itlb_pa", 31 0, L_0x124bb37c0;  1 drivers
v0x13515b5c0_0 .net "itlb_write_en", 0 0, L_0x124bb9c40;  alias, 1 drivers
v0x13515b770_0 .net "itlb_write_pa", 31 0, L_0x124bb9e00;  alias, 1 drivers
v0x13515b800_0 .net "itlb_write_va", 31 0, L_0x124bb9d90;  alias, 1 drivers
v0x13515b890_0 .net "jump", 0 0, v0x135151910_0;  alias, 1 drivers
v0x13515b9a0_0 .net "jump_target", 31 0, L_0x124bb1f10;  alias, 1 drivers
v0x13515ba30_0 .net "mem_addr", 31 0, v0x135156a80_0;  1 drivers
v0x13515bac0_0 .net "mem_rdata", 31 0, L_0x124bb5180;  1 drivers
v0x13515bb90_0 .net "mem_read_en", 0 0, v0x135156ba0_0;  1 drivers
v0x13515bc20_0 .net "panic", 0 0, v0x135151d50_0;  alias, 1 drivers
v0x13515bd30_0 .net "pc_out", 31 0, L_0x124bb5230;  alias, 1 drivers
v0x13515bdc0_0 .net "pc_phys", 31 0, L_0x124bb3ad0;  1 drivers
v0x13515be50_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
v0x13515bfe0_0 .net "stall_fetch", 0 0, L_0x124bb2480;  alias, 1 drivers
v0x13515c070_0 .net "tlb_fault_addr", 31 0, L_0x124bb3d30;  alias, 1 drivers
v0x13515c100_0 .net "tlb_miss", 0 0, L_0x124bb3c90;  alias, 1 drivers
v0x13515c190_0 .net "vm_enable", 0 0, L_0x124bb0a40;  alias, 1 drivers
L_0x124bb3ad0 .functor MUXZ 32, L_0x124bb2330, L_0x124bb37c0, L_0x124bb39e0, C4<>;
L_0x124bb3b70 .reduce/nor L_0x124bb3570;
S_0x1351552b0 .scope module, "icache" "instruction_cache" 13 76, 14 1 0, S_0x135154e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "stall";
    .port_info 5 /OUTPUT 1 "mem_read_en";
    .port_info 6 /OUTPUT 32 "mem_addr";
    .port_info 7 /INPUT 32 "mem_rdata";
    .port_info 8 /INPUT 1 "mem_ready";
P_0x135155480 .param/l "LINE_COUNT" 1 14 18, +C4<00000000000000000000000000000100>;
P_0x1351554c0 .param/l "LINE_COUNT_BITS" 1 14 19, +C4<00000000000000000000000000000010>;
P_0x135155500 .param/l "STATE_IDLE" 1 14 39, C4<0>;
P_0x135155540 .param/l "STATE_MISS_WAIT" 1 14 40, C4<1>;
P_0x135155580 .param/l "TAG_BITS" 1 14 21, +C4<0000000000000000000000000000011010>;
P_0x1351555c0 .param/l "WORD_OFFSET_BITS" 1 14 20, +C4<00000000000000000000000000000010>;
L_0x124bb44b0 .functor BUFZ 1, L_0x124bb4270, C4<0>, C4<0>, C4<0>;
L_0x124bb4730 .functor BUFZ 26, L_0x124bb4560, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x124bb4900 .functor AND 1, L_0x124bb44b0, L_0x124bb47e0, C4<1>, C4<1>;
L_0x1180403b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x124bb4bb0 .functor XNOR 1, v0x135156ff0_0, L_0x1180403b8, C4<0>, C4<0>;
L_0x124bb4d60 .functor OR 1, L_0x124bb4bb0, L_0x124bb4cc0, C4<0>, C4<0>;
v0x135155a80_0 .net *"_ivl_12", 0 0, L_0x124bb4270;  1 drivers
v0x135155b40_0 .net *"_ivl_14", 3 0, L_0x124bb4310;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135155be0_0 .net *"_ivl_17", 1 0, L_0x1180402e0;  1 drivers
v0x135155c70_0 .net *"_ivl_20", 25 0, L_0x124bb4560;  1 drivers
v0x135155d00_0 .net *"_ivl_22", 3 0, L_0x124bb4600;  1 drivers
L_0x118040328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135155dd0_0 .net *"_ivl_25", 1 0, L_0x118040328;  1 drivers
v0x135155e80_0 .net *"_ivl_28", 0 0, L_0x124bb47e0;  1 drivers
L_0x118040370 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x135155f20_0 .net/2u *"_ivl_32", 31 0, L_0x118040370;  1 drivers
v0x135155fd0_0 .net/2u *"_ivl_36", 0 0, L_0x1180403b8;  1 drivers
v0x1351560e0_0 .net *"_ivl_38", 0 0, L_0x124bb4bb0;  1 drivers
v0x135156180_0 .net *"_ivl_41", 0 0, L_0x124bb4cc0;  1 drivers
v0x135156220_0 .net *"_ivl_7", 27 0, L_0x124bb4040;  1 drivers
L_0x118040298 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1351562d0_0 .net/2u *"_ivl_8", 3 0, L_0x118040298;  1 drivers
v0x135156380_0 .net "addr_index", 1 0, L_0x124bb3e80;  1 drivers
v0x135156430_0 .net "addr_tag", 25 0, L_0x124bb3fa0;  1 drivers
v0x1351564e0_0 .net "addr_word_offset", 1 0, L_0x124bb3de0;  1 drivers
v0x135156590_0 .var "cache_word", 31 0;
v0x135156720_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x1351567b0 .array "data_array", 3 0, 127 0;
v0x135156890_0 .net "hit", 0 0, L_0x124bb4900;  1 drivers
v0x135156930_0 .net "instruction", 31 0, L_0x124bb49f0;  alias, 1 drivers
v0x1351569f0_0 .net "line_base_addr", 31 0, L_0x124bb40e0;  1 drivers
v0x135156a80_0 .var "mem_addr", 31 0;
v0x135156b10_0 .net "mem_rdata", 31 0, L_0x124bb5180;  alias, 1 drivers
v0x135156ba0_0 .var "mem_read_en", 0 0;
L_0x118040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x135156c30_0 .net "mem_ready", 0 0, L_0x118040400;  1 drivers
v0x135156cc0_0 .var "miss_counter", 3 0;
v0x135156d60_0 .net "pc", 31 0, L_0x124bb3ad0;  alias, 1 drivers
v0x135156e10_0 .var "refill_buf", 127 0;
v0x135156ec0_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
v0x135156f50_0 .net "stall", 0 0, L_0x124bb4d60;  alias, 1 drivers
v0x135156ff0_0 .var "state", 0 0;
v0x135157090_0 .net "tag", 25 0, L_0x124bb4730;  1 drivers
v0x135156640 .array "tag_array", 3 0, 25 0;
v0x135157320_0 .net "valid", 0 0, L_0x124bb44b0;  1 drivers
v0x1351573b0 .array "valid_array", 3 0, 0 0;
E_0x1351557f0 .event anyedge, v0x135156ff0_0, v0x135156cc0_0, v0x1351569f0_0;
v0x1351567b0_0 .array/port v0x1351567b0, 0;
v0x1351567b0_1 .array/port v0x1351567b0, 1;
E_0x135155a10/0 .event anyedge, v0x1351564e0_0, v0x135156380_0, v0x1351567b0_0, v0x1351567b0_1;
v0x1351567b0_2 .array/port v0x1351567b0, 2;
v0x1351567b0_3 .array/port v0x1351567b0, 3;
E_0x135155a10/1 .event anyedge, v0x1351567b0_2, v0x1351567b0_3;
E_0x135155a10 .event/or E_0x135155a10/0, E_0x135155a10/1;
L_0x124bb3de0 .part L_0x124bb3ad0, 2, 2;
L_0x124bb3e80 .part L_0x124bb3ad0, 4, 2;
L_0x124bb3fa0 .part L_0x124bb3ad0, 6, 26;
L_0x124bb4040 .part L_0x124bb3ad0, 4, 28;
L_0x124bb40e0 .concat [ 4 28 0 0], L_0x118040298, L_0x124bb4040;
L_0x124bb4270 .array/port v0x1351573b0, L_0x124bb4310;
L_0x124bb4310 .concat [ 2 2 0 0], L_0x124bb3e80, L_0x1180402e0;
L_0x124bb4560 .array/port v0x135156640, L_0x124bb4600;
L_0x124bb4600 .concat [ 2 2 0 0], L_0x124bb3e80, L_0x118040328;
L_0x124bb47e0 .cmp/eq 26, L_0x124bb4730, L_0x124bb3fa0;
L_0x124bb49f0 .functor MUXZ 32, L_0x118040370, v0x135156590_0, L_0x124bb4900, C4<>;
L_0x124bb4cc0 .reduce/nor L_0x124bb4900;
S_0x1351574f0 .scope module, "itlb" "simple_tlb" 13 59, 15 9 0, S_0x135154e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "lookup_va";
    .port_info 3 /INPUT 1 "lookup_valid";
    .port_info 4 /OUTPUT 1 "lookup_hit";
    .port_info 5 /OUTPUT 32 "lookup_pa";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 32 "write_va";
    .port_info 8 /INPUT 32 "write_pa";
P_0x135157670 .param/l "ENTRY_COUNT" 1 15 25, +C4<00000000000000000000000000000100>;
P_0x1351576b0 .param/l "INDEX_BITS" 1 15 26, +C4<00000000000000000000000000000010>;
P_0x1351576f0 .param/l "PPN_BITS" 1 15 28, +C4<00000000000000000000000000001000>;
P_0x135157730 .param/l "VPN_BITS" 1 15 27, +C4<00000000000000000000000000010100>;
L_0x124bb2d20 .functor BUFZ 1, L_0x124bb2a70, C4<0>, C4<0>, C4<0>;
L_0x124bb2ff0 .functor BUFZ 18, L_0x124bb2dd0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x124bb32f0 .functor BUFZ 8, L_0x124bb3060, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x118040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x124bb3360 .functor AND 1, L_0x118040250, L_0x124bb2d20, C4<1>, C4<1>;
L_0x124bb3570 .functor AND 1, L_0x124bb3360, L_0x124bb3450, C4<1>, C4<1>;
v0x135157aa0_0 .net *"_ivl_14", 0 0, L_0x124bb2a70;  1 drivers
v0x135157b50_0 .net *"_ivl_16", 3 0, L_0x124bb2b50;  1 drivers
L_0x118040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135157bf0_0 .net *"_ivl_19", 1 0, L_0x118040130;  1 drivers
v0x135157c80_0 .net *"_ivl_22", 17 0, L_0x124bb2dd0;  1 drivers
v0x135157d10_0 .net *"_ivl_24", 3 0, L_0x124bb2e70;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135157de0_0 .net *"_ivl_27", 1 0, L_0x118040178;  1 drivers
v0x135157e90_0 .net *"_ivl_30", 7 0, L_0x124bb3060;  1 drivers
v0x135157f40_0 .net *"_ivl_32", 3 0, L_0x124bb3100;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135157ff0_0 .net *"_ivl_35", 1 0, L_0x1180401c0;  1 drivers
v0x135158100_0 .net *"_ivl_39", 0 0, L_0x124bb3360;  1 drivers
v0x1351581a0_0 .net *"_ivl_40", 0 0, L_0x124bb3450;  1 drivers
L_0x118040208 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x135158240_0 .net/2u *"_ivl_44", 11 0, L_0x118040208;  1 drivers
v0x1351582f0_0 .net *"_ivl_47", 11 0, L_0x124bb36a0;  1 drivers
v0x1351583a0_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x135158430_0 .net "entry_ppn", 7 0, L_0x124bb32f0;  1 drivers
v0x1351584e0_0 .net "entry_tag", 17 0, L_0x124bb2ff0;  1 drivers
v0x135158590_0 .net "entry_valid", 0 0, L_0x124bb2d20;  1 drivers
v0x135158720_0 .var/i "i", 31 0;
v0x1351587b0_0 .net "lookup_hit", 0 0, L_0x124bb3570;  alias, 1 drivers
v0x135158840_0 .net "lookup_idx", 1 0, L_0x124bb2500;  1 drivers
v0x1351588f0_0 .net "lookup_pa", 31 0, L_0x124bb37c0;  alias, 1 drivers
v0x1351589a0_0 .net "lookup_tag", 17 0, L_0x124bb25e0;  1 drivers
v0x135158a50_0 .net "lookup_va", 31 0, L_0x124bb2330;  alias, 1 drivers
v0x135158b00_0 .net "lookup_valid", 0 0, L_0x118040250;  1 drivers
v0x135158ba0_0 .net "lookup_vpn", 19 0, L_0x124bb23e0;  1 drivers
v0x135158c50 .array "ppn_array", 3 0, 7 0;
v0x135158cf0_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
v0x135158d80 .array "tag_array", 3 0, 17 0;
v0x135158e20 .array "valid_array", 3 0, 0 0;
v0x135158eb0_0 .net "write_en", 0 0, L_0x124bb9c40;  alias, 1 drivers
v0x135158f50_0 .net "write_idx", 1 0, L_0x124bb27c0;  1 drivers
v0x135159000_0 .net "write_pa", 31 0, L_0x124bb9e00;  alias, 1 drivers
v0x1351590b0_0 .net "write_ppn", 7 0, L_0x124bb2950;  1 drivers
v0x135158640_0 .net "write_tag", 17 0, L_0x124bb28b0;  1 drivers
v0x135159340_0 .net "write_va", 31 0, L_0x124bb9d90;  alias, 1 drivers
v0x1351593d0_0 .net "write_vpn", 19 0, L_0x124bb2680;  1 drivers
L_0x124bb23e0 .part L_0x124bb2330, 12, 20;
L_0x124bb2500 .part L_0x124bb23e0, 0, 2;
L_0x124bb25e0 .part L_0x124bb23e0, 2, 18;
L_0x124bb2680 .part L_0x124bb9d90, 12, 20;
L_0x124bb27c0 .part L_0x124bb2680, 0, 2;
L_0x124bb28b0 .part L_0x124bb2680, 2, 18;
L_0x124bb2950 .part L_0x124bb9e00, 12, 8;
L_0x124bb2a70 .array/port v0x135158e20, L_0x124bb2b50;
L_0x124bb2b50 .concat [ 2 2 0 0], L_0x124bb2500, L_0x118040130;
L_0x124bb2dd0 .array/port v0x135158d80, L_0x124bb2e70;
L_0x124bb2e70 .concat [ 2 2 0 0], L_0x124bb2500, L_0x118040178;
L_0x124bb3060 .array/port v0x135158c50, L_0x124bb3100;
L_0x124bb3100 .concat [ 2 2 0 0], L_0x124bb2500, L_0x1180401c0;
L_0x124bb3450 .cmp/eq 18, L_0x124bb2ff0, L_0x124bb25e0;
L_0x124bb36a0 .part L_0x124bb2330, 0, 12;
L_0x124bb37c0 .concat [ 12 8 12 0], L_0x124bb36a0, L_0x124bb32f0, L_0x118040208;
S_0x135159550 .scope module, "memory_ins" "instruction_memory" 13 94, 16 1 0, S_0x135154e80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction_out";
L_0x124bb5180 .functor BUFZ 32, L_0x124bb4ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1351596c0_0 .net *"_ivl_0", 31 0, L_0x124bb4ea0;  1 drivers
v0x135159750_0 .net *"_ivl_3", 11 0, L_0x124bb4f40;  1 drivers
v0x135159800_0 .net *"_ivl_4", 13 0, L_0x124bb5000;  1 drivers
L_0x118040448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1351598c0_0 .net *"_ivl_7", 1 0, L_0x118040448;  1 drivers
v0x135159970_0 .net "address", 31 0, v0x135156a80_0;  alias, 1 drivers
v0x135159a50_0 .var/i "base", 31 0;
v0x135159af0_0 .var/i "i", 31 0;
v0x135159ba0 .array "instr_mem", 4095 0, 31 0;
v0x135159c40_0 .net "instruction_out", 31 0, L_0x124bb5180;  alias, 1 drivers
L_0x124bb4ea0 .array/port v0x135159ba0, L_0x124bb5000;
L_0x124bb4f40 .part v0x135156a80_0, 2, 12;
L_0x124bb5000 .concat [ 12 2 0 0], L_0x124bb4f40, L_0x118040448;
S_0x135159d80 .scope module, "pc" "m_program_counter" 13 42, 17 1 0, S_0x135154e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /INPUT 1 "stall";
    .port_info 8 /INPUT 1 "exception";
    .port_info 9 /INPUT 32 "exception_target";
    .port_info 10 /OUTPUT 32 "pc_out";
L_0x124bb22c0 .functor BUFZ 32, v0x13515a0b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bb2330 .functor BUFZ 32, v0x13515a0b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13515a0b0_0 .var "PC_reg", 31 0;
v0x13515a140_0 .net "branch", 0 0, v0x1351515c0_0;  alias, 1 drivers
v0x13515a1e0_0 .net "branch_target", 12 0, o0x1280440f0;  alias, 0 drivers
v0x13515a290_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x13515a320_0 .net "exception", 0 0, L_0x124bc1050;  alias, 1 drivers
v0x13515a400_0 .net "exception_target", 31 0, L_0x124bc1d40;  alias, 1 drivers
v0x13515a4b0_0 .net "jump", 0 0, v0x135151910_0;  alias, 1 drivers
v0x13515a540_0 .net "jump_target", 31 0, L_0x124bb1f10;  alias, 1 drivers
v0x13515a5f0_0 .net "panic", 0 0, v0x135151d50_0;  alias, 1 drivers
v0x13515a700_0 .net "pc_out", 31 0, L_0x124bb2330;  alias, 1 drivers
v0x13515a7b0_0 .net "pc_out_2", 31 0, L_0x124bb22c0;  1 drivers
v0x13515a840_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
v0x13515a8d0_0 .net "stall", 0 0, L_0x124bb2190;  alias, 1 drivers
S_0x13515c3d0 .scope module, "hazard_unit" "hazard_unit" 4 313, 18 1 0, S_0x13514a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ex_is_load";
    .port_info 1 /INPUT 1 "ex_is_mov_rm";
    .port_info 2 /INPUT 1 "mem_is_mov_rm";
    .port_info 3 /INPUT 5 "ex_rd";
    .port_info 4 /INPUT 5 "mem_rd";
    .port_info 5 /INPUT 1 "wb_is_mov_rm";
    .port_info 6 /INPUT 5 "wb_rd";
    .port_info 7 /INPUT 5 "id_rs1";
    .port_info 8 /INPUT 5 "id_rs2";
    .port_info 9 /OUTPUT 1 "stall";
v0x13515c710_0 .net "ex_is_load", 0 0, v0x13514fe90_0;  alias, 1 drivers
v0x13515c7a0_0 .net "ex_is_mov_rm", 0 0, v0x13514fff0_0;  alias, 1 drivers
v0x13515c830_0 .net "ex_rd", 4 0, v0x1351501e0_0;  alias, 1 drivers
v0x13515c8c0_0 .net "id_rs1", 4 0, L_0x124bb5820;  alias, 1 drivers
v0x13515c950_0 .net "id_rs2", 4 0, L_0x124bb58c0;  alias, 1 drivers
v0x13515ca20_0 .net "mem_is_mov_rm", 0 0, v0x13514bdd0_0;  alias, 1 drivers
v0x13515cab0_0 .net "mem_rd", 4 0, v0x13514c050_0;  alias, 1 drivers
v0x13515cb40_0 .var "stall", 0 0;
v0x13515cbd0_0 .net "wb_is_mov_rm", 0 0, v0x13515dec0_0;  alias, 1 drivers
v0x13515cce0_0 .net "wb_rd", 4 0, v0x13515dfe0_0;  alias, 1 drivers
E_0x13515c680/0 .event anyedge, v0x13514b580_0, v0x13514bc40_0, v0x13514bfa0_0, v0x13514f170_0;
E_0x13515c680/1 .event anyedge, v0x13514f220_0, v0x13514bdd0_0, v0x13514c050_0, v0x13515cbd0_0;
E_0x13515c680/2 .event anyedge, v0x13515cce0_0;
E_0x13515c680 .event/or E_0x13515c680/0, E_0x13515c680/1, E_0x13515c680/2;
S_0x13515ce80 .scope module, "m_forwarding_unit" "forwarding_unit" 4 430, 19 1 0, S_0x13514a960;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_ex_rs1";
    .port_info 1 /INPUT 5 "id_ex_rs2";
    .port_info 2 /INPUT 5 "ex_mem_rd";
    .port_info 3 /INPUT 1 "ex_mem_regwrite";
    .port_info 4 /INPUT 5 "mem_wb_rd";
    .port_info 5 /INPUT 1 "mem_wb_regwrite";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v0x13515d140_0 .net "ex_mem_rd", 4 0, v0x13514c050_0;  alias, 1 drivers
v0x13515d230_0 .net "ex_mem_regwrite", 0 0, v0x13514b900_0;  alias, 1 drivers
v0x13515d2d0_0 .var "forwardA", 1 0;
v0x13515d380_0 .var "forwardB", 1 0;
v0x13515d420_0 .net "id_ex_rs1", 4 0, v0x135150290_0;  alias, 1 drivers
v0x13515d500_0 .net "id_ex_rs2", 4 0, v0x135150320_0;  alias, 1 drivers
v0x13515d5b0_0 .net "mem_wb_rd", 4 0, v0x13515dfe0_0;  alias, 1 drivers
v0x13515d660_0 .net "mem_wb_regwrite", 0 0, v0x13515dc90_0;  alias, 1 drivers
E_0x13515d0b0/0 .event anyedge, v0x13514b900_0, v0x13514c050_0, v0x135150290_0, v0x135150320_0;
E_0x13515d0b0/1 .event anyedge, v0x13515d660_0, v0x13515cce0_0, v0x13515d2d0_0, v0x13515d380_0;
E_0x13515d0b0 .event/or E_0x13515d0b0/0, E_0x13515d0b0/1;
S_0x13515d7b0 .scope module, "mem_reg" "memory_register" 4 416, 20 1 0, S_0x13514a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "wb_data_in";
    .port_info 3 /INPUT 5 "rd_in";
    .port_info 4 /INPUT 1 "is_write_in";
    .port_info 5 /INPUT 1 "mov_rm_in";
    .port_info 6 /INPUT 1 "kill_wb";
    .port_info 7 /INPUT 1 "stall_hold";
    .port_info 8 /OUTPUT 32 "wb_data_out";
    .port_info 9 /OUTPUT 5 "rd_out";
    .port_info 10 /OUTPUT 1 "is_write_out";
    .port_info 11 /OUTPUT 1 "mov_rm_out";
v0x13515db70_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x13515dc00_0 .net "is_write_in", 0 0, v0x13514b900_0;  alias, 1 drivers
v0x13515dc90_0 .var "is_write_out", 0 0;
v0x13515dd20_0 .net "kill_wb", 0 0, L_0x124bc0c40;  alias, 1 drivers
v0x13515ddb0_0 .net "mov_rm_in", 0 0, v0x13514bdd0_0;  alias, 1 drivers
v0x13515dec0_0 .var "mov_rm_out", 0 0;
v0x13515df50_0 .net "rd_in", 4 0, L_0x124bbefb0;  alias, 1 drivers
v0x13515dfe0_0 .var "rd_out", 4 0;
v0x13515e0b0_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
v0x13515e1c0_0 .net "stall_hold", 0 0, L_0x124bc06b0;  alias, 1 drivers
v0x13515e250_0 .net "wb_data_in", 31 0, L_0x124bc0900;  alias, 1 drivers
v0x13515e2e0_0 .var "wb_data_out", 31 0;
S_0x13515e460 .scope module, "mem_stage_inst" "memory_stage" 4 350, 21 1 0, S_0x13514a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "write_data_in";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 5 "rd_in";
    .port_info 6 /INPUT 1 "is_load_in";
    .port_info 7 /INPUT 1 "is_store_in";
    .port_info 8 /INPUT 1 "is_write_in";
    .port_info 9 /INPUT 2 "mem_size_in";
    .port_info 10 /INPUT 1 "load_unsigned_in";
    .port_info 11 /INPUT 1 "mov_rm_in";
    .port_info 12 /INPUT 1 "tlbwrite_in";
    .port_info 13 /INPUT 1 "iret_in";
    .port_info 14 /INPUT 32 "rm_value_in";
    .port_info 15 /INPUT 1 "vm_enable";
    .port_info 16 /OUTPUT 32 "wb_data_out";
    .port_info 17 /OUTPUT 5 "rd_out";
    .port_info 18 /OUTPUT 1 "stall_req";
    .port_info 19 /OUTPUT 1 "kill_wb";
    .port_info 20 /OUTPUT 1 "tlb_miss";
    .port_info 21 /OUTPUT 32 "tlb_fault_addr";
    .port_info 22 /OUTPUT 32 "tlb_fault_pc";
    .port_info 23 /OUTPUT 1 "itlb_write_en";
    .port_info 24 /OUTPUT 32 "itlb_write_va";
    .port_info 25 /OUTPUT 32 "itlb_write_pa";
    .port_info 26 /OUTPUT 1 "tlbwrite_priv_fault";
    .port_info 27 /OUTPUT 1 "iret_taken";
    .port_info 28 /OUTPUT 1 "iret_priv_fault";
L_0x124bb7c00 .functor OR 1, v0x13514b620_0, v0x13514b7d0_0, C4<0>, C4<0>;
L_0x124bb7d50 .functor AND 1, v0x13514c5a0_0, L_0x124bb7cb0, C4<1>, C4<1>;
L_0x124bb7e40 .functor AND 1, v0x13514c5a0_0, L_0x124bb0a40, C4<1>, C4<1>;
L_0x124bb7f70 .functor AND 1, v0x13514b4e0_0, L_0x124bb0a40, C4<1>, C4<1>;
L_0x124bb3a50 .functor AND 1, v0x13514b4e0_0, L_0x124bb80e0, C4<1>, C4<1>;
L_0x124bb9640 .functor AND 1, L_0x124bb0a40, L_0x124bb9260, C4<1>, C4<1>;
L_0x124bb9850 .functor AND 1, L_0x124bb0a40, L_0x124bb7c00, C4<1>, C4<1>;
L_0x124bb99e0 .functor AND 1, L_0x124bb9850, L_0x124bb98c0, C4<1>, C4<1>;
L_0x124bb9ad0 .functor BUFZ 32, v0x13514b220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bb9bd0 .functor BUFZ 32, v0x13514bef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bb9c40 .functor BUFZ 1, L_0x124bb7d50, C4<0>, C4<0>, C4<0>;
L_0x124bb9d90 .functor BUFZ 32, v0x13514b220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bb9e00 .functor BUFZ 32, v0x13514c450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bbdab0 .functor AND 1, v0x13514b620_0, L_0x124bbd870, C4<1>, C4<1>;
L_0x124bbdff0 .functor AND 1, v0x13514b7d0_0, L_0x124bbde40, C4<1>, C4<1>;
L_0x124bb9e70 .functor NOT 1, L_0x124bbd710, C4<0>, C4<0>, C4<0>;
L_0x124bbe180 .functor AND 1, v0x13514b620_0, L_0x124bbe0e0, C4<1>, C4<1>;
L_0x124bbeda0 .functor AND 1, v0x1248754b0_0, L_0x124bbf050, C4<1>, C4<1>;
L_0x124bbf340 .functor AND 1, v0x1248754b0_0, L_0x124bbf170, C4<1>, C4<1>;
L_0x124bc06b0 .functor OR 1, L_0x124bbd710, v0x124823710_0, C4<0>, C4<0>;
L_0x124bc0b20 .functor OR 1, L_0x124bb99e0, L_0x124bb7e40, C4<0>, C4<0>;
L_0x124bc0c40 .functor OR 1, L_0x124bc0b20, L_0x124bb7f70, C4<0>, C4<0>;
L_0x124bbefb0 .functor BUFZ 5, v0x13514c050_0, C4<00000>, C4<00000>, C4<00000>;
v0x124811930_0 .net *"_ivl_102", 31 0, L_0x124bbeba0;  1 drivers
L_0x118040d00 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124811a10_0 .net *"_ivl_105", 29 0, L_0x118040d00;  1 drivers
L_0x118040d48 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1248e5940_0 .net/2u *"_ivl_106", 31 0, L_0x118040d48;  1 drivers
v0x124808780_0 .net *"_ivl_109", 31 0, L_0x124bbec40;  1 drivers
v0x124aed7e0_0 .net *"_ivl_110", 31 0, L_0x124bbee30;  1 drivers
v0x124aed8c0_0 .net *"_ivl_115", 0 0, L_0x124bbf050;  1 drivers
L_0x118040d90 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x124ac20f0_0 .net/2u *"_ivl_118", 3 0, L_0x118040d90;  1 drivers
v0x124ad0580_0 .net *"_ivl_120", 0 0, L_0x124bbf170;  1 drivers
L_0x118040dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124ad0660_0 .net/2u *"_ivl_124", 1 0, L_0x118040dd8;  1 drivers
v0x124ae2f40_0 .net *"_ivl_126", 0 0, L_0x124bbf3b0;  1 drivers
L_0x118040e20 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124ae3020_0 .net/2u *"_ivl_128", 23 0, L_0x118040e20;  1 drivers
v0x124ab3a70_0 .net *"_ivl_13", 0 0, L_0x124bb80e0;  1 drivers
v0x124ab3b60_0 .net *"_ivl_130", 31 0, L_0x124bbf450;  1 drivers
v0x124ab12a0_0 .net *"_ivl_132", 31 0, L_0x124bbf670;  1 drivers
v0x124ab1380_0 .net *"_ivl_134", 31 0, L_0x124bbf710;  1 drivers
v0x124a91580_0 .net *"_ivl_138", 31 0, L_0x124bbf980;  1 drivers
L_0x118040e68 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124a91660_0 .net *"_ivl_141", 29 0, L_0x118040e68;  1 drivers
L_0x118040eb0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124a70100_0 .net/2u *"_ivl_142", 31 0, L_0x118040eb0;  1 drivers
v0x124a701e0_0 .net *"_ivl_145", 31 0, L_0x124bbf7b0;  1 drivers
v0x124a8b520_0 .net *"_ivl_146", 31 0, L_0x124bbfc40;  1 drivers
L_0x118040ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124a8b600_0 .net/2u *"_ivl_150", 1 0, L_0x118040ef8;  1 drivers
v0x124a8daf0_0 .net *"_ivl_152", 0 0, L_0x124bbfe50;  1 drivers
L_0x118040f40 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124a8dbd0_0 .net/2u *"_ivl_154", 23 0, L_0x118040f40;  1 drivers
v0x124aa82d0_0 .net *"_ivl_156", 31 0, L_0x124bbfd20;  1 drivers
v0x124a3f7e0_0 .net *"_ivl_159", 0 0, L_0x124bc0030;  1 drivers
v0x124a4dc70_0 .net *"_ivl_160", 23 0, L_0x124bbfef0;  1 drivers
v0x124a4dd50_0 .net *"_ivl_162", 31 0, L_0x124bbff90;  1 drivers
v0x124a60630_0 .net *"_ivl_164", 31 0, L_0x124bc0370;  1 drivers
v0x124a60710_0 .net *"_ivl_168", 31 0, L_0x124bc0820;  1 drivers
v0x124a2ab60_0 .net *"_ivl_17", 0 0, L_0x124bb9640;  1 drivers
v0x124a2ac40_0 .net *"_ivl_174", 0 0, L_0x124bc0b20;  1 drivers
v0x124a0ae50_0 .net *"_ivl_21", 0 0, L_0x124bb9850;  1 drivers
v0x124a0af30_0 .net *"_ivl_23", 0 0, L_0x124bb98c0;  1 drivers
L_0x118040760 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124a06d50_0 .net/2u *"_ivl_38", 1 0, L_0x118040760;  1 drivers
v0x124a07380_0 .net *"_ivl_40", 0 0, L_0x124bb9f80;  1 drivers
L_0x1180407a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x124a07460_0 .net/2u *"_ivl_42", 3 0, L_0x1180407a8;  1 drivers
v0x124a21b90_0 .net *"_ivl_44", 3 0, L_0x124bba020;  1 drivers
L_0x1180407f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x124b1a6d0_0 .net/2u *"_ivl_46", 3 0, L_0x1180407f0;  1 drivers
v0x124b1afc0_0 .net *"_ivl_5", 0 0, L_0x124bb7cb0;  1 drivers
L_0x118040838 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b1b9a0_0 .net/2u *"_ivl_50", 1 0, L_0x118040838;  1 drivers
v0x124b11a70_0 .net *"_ivl_52", 0 0, L_0x124bba2a0;  1 drivers
L_0x118040880 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b089a0_0 .net/2u *"_ivl_54", 23 0, L_0x118040880;  1 drivers
v0x1248b4f40_0 .net *"_ivl_57", 7 0, L_0x124bba410;  1 drivers
v0x12488c0f0_0 .net *"_ivl_58", 31 0, L_0x124bba4b0;  1 drivers
v0x124823630_0 .net *"_ivl_60", 31 0, L_0x124bba5f0;  1 drivers
L_0x1180408c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124ac2010_0 .net *"_ivl_63", 29 0, L_0x1180408c8;  1 drivers
L_0x118040910 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124aa81c0_0 .net/2u *"_ivl_64", 31 0, L_0x118040910;  1 drivers
v0x124a3f700_0 .net *"_ivl_67", 31 0, L_0x124bb6aa0;  1 drivers
v0x124a21a80_0 .net *"_ivl_68", 31 0, L_0x124bba980;  1 drivers
v0x124b08890_0 .net *"_ivl_73", 0 0, L_0x124bbd870;  1 drivers
v0x133ef8080_0 .net *"_ivl_77", 0 0, L_0x124bbde40;  1 drivers
v0x133ef7d00_0 .net *"_ivl_83", 0 0, L_0x124bbe0e0;  1 drivers
L_0x118040be0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x133eefb00_0 .net/2u *"_ivl_86", 1 0, L_0x118040be0;  1 drivers
v0x133eed980_0 .net *"_ivl_90", 31 0, L_0x124bbe710;  1 drivers
L_0x118040c70 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133eb7160_0 .net *"_ivl_93", 29 0, L_0x118040c70;  1 drivers
L_0x118040cb8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x133eb60f0_0 .net/2u *"_ivl_94", 31 0, L_0x118040cb8;  1 drivers
v0x133eb5d70_0 .net *"_ivl_97", 31 0, L_0x124bbe7f0;  1 drivers
v0x133eadb70_0 .net *"_ivl_98", 31 0, L_0x124bbe320;  1 drivers
v0x133eab9f0_0 .net "addr_byte_off", 1 0, L_0x124bb9ee0;  1 drivers
v0x133e74b90_0 .net "alu_result_in", 31 0, v0x13514b220_0;  alias, 1 drivers
v0x133e73b20_0 .net "cache_rdata", 31 0, L_0x124bbc770;  1 drivers
v0x133e737a0_0 .net "cache_stall", 0 0, L_0x124bbd710;  1 drivers
v0x133e6b5a0_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x133e69420_0 .net "dtlb_hit", 0 0, L_0x124bb9260;  1 drivers
v0x133e31c20_0 .net "dtlb_lookup_valid", 0 0, L_0x124bb7c00;  1 drivers
v0x133e30bb0_0 .net "dtlb_pa", 31 0, L_0x124bb94e0;  1 drivers
v0x133e30830_0 .net "final_load_byte", 7 0, L_0x124bbfb20;  1 drivers
v0x133e292e0_0 .net "iret_in", 0 0, v0x13514b4e0_0;  alias, 1 drivers
v0x133e282f0_0 .net "iret_priv_fault", 0 0, L_0x124bb7f70;  alias, 1 drivers
v0x133e27eb0_0 .net "iret_taken", 0 0, L_0x124bb3a50;  alias, 1 drivers
v0x1248a7080_0 .net "is_load_in", 0 0, v0x13514b620_0;  alias, 1 drivers
v0x1248a6a10_0 .net "is_store_in", 0 0, v0x13514b7d0_0;  alias, 1 drivers
v0x1248dd9e0_0 .net "is_write_in", 0 0, v0x13514b900_0;  alias, 1 drivers
v0x1248e0470_0 .net "itlb_write_en", 0 0, L_0x124bb9c40;  alias, 1 drivers
v0x1248ede80_0 .net "itlb_write_pa", 31 0, L_0x124bb9e00;  alias, 1 drivers
v0x1248edae0_0 .net "itlb_write_va", 31 0, L_0x124bb9d90;  alias, 1 drivers
v0x1248ee630_0 .net "kill_wb", 0 0, L_0x124bc0c40;  alias, 1 drivers
v0x1248ecfa0_0 .net "load_byte", 7 0, L_0x124bbea00;  1 drivers
v0x1248b5240_0 .net "load_data", 31 0, L_0x124bc0110;  1 drivers
v0x1248c24b0_0 .net "load_data_bypassed", 31 0, L_0x124bbf5b0;  1 drivers
v0x1248c22b0_0 .net "load_unsigned_in", 0 0, v0x13514ba40_0;  alias, 1 drivers
v0x1248bf740_0 .net "mem_addr", 31 0, v0x135162d50_0;  1 drivers
v0x1248af6c0_0 .net "mem_byte_en", 3 0, L_0x124bbc5e0;  1 drivers
v0x1248b01a0_0 .net "mem_rdata", 31 0, L_0x124bbe620;  1 drivers
v0x1248aeb10_0 .net "mem_read_en", 0 0, L_0x124bbc370;  1 drivers
L_0x1180405f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1248b6fe0_0 .net "mem_ready", 0 0, L_0x1180405f8;  1 drivers
v0x1248b6840_0 .net "mem_size_in", 1 0, v0x13514bb90_0;  alias, 1 drivers
v0x1248c4c40_0 .net "mem_wdata", 31 0, L_0x124bbc570;  1 drivers
v0x1248c48b0_0 .net "mem_write_en", 0 0, L_0x124bbc430;  1 drivers
v0x1248c53d0_0 .net "mov_rm_in", 0 0, v0x13514bdd0_0;  alias, 1 drivers
v0x1248c4140_0 .net "pc_in", 31 0, v0x13514bef0_0;  alias, 1 drivers
v0x124887da0_0 .net "phys_addr", 31 0, L_0x124bb96b0;  1 drivers
v0x12488ebe0_0 .net "rd_in", 4 0, v0x13514c050_0;  alias, 1 drivers
v0x124872a80_0 .net "rd_out", 4 0, L_0x124bbefb0;  alias, 1 drivers
v0x12484c0d0_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
v0x12484eb60_0 .net "rm_value_in", 31 0, v0x13514c250_0;  alias, 1 drivers
v0x12485c570_0 .net "sb_byte_match", 0 0, L_0x124bbeda0;  1 drivers
v0x12485c1d0_0 .net "sb_enq_addr", 31 0, L_0x124bbcc40;  1 drivers
v0x12485cd20_0 .net "sb_enq_byte_en", 3 0, L_0x124bbdbf0;  1 drivers
v0x12485b690_0 .net "sb_enq_data", 31 0, L_0x124bbdb80;  1 drivers
v0x124823930_0 .net "sb_enq_valid", 0 0, L_0x124bbd660;  1 drivers
v0x124830ba0_0 .net "sb_load_byte", 7 0, L_0x124bbeed0;  1 drivers
v0x1248309a0_0 .net "sb_lookup_be", 3 0, v0x1248d5f50_0;  1 drivers
v0x12482de30_0 .net "sb_lookup_data", 31 0, v0x1248952b0_0;  1 drivers
v0x12481ddb0_0 .net "sb_lookup_hit", 0 0, v0x1248754b0_0;  1 drivers
v0x12481e890_0 .net "sb_mem_addr", 31 0, v0x124854110_0;  1 drivers
v0x12481d200_0 .net "sb_mem_byte_en", 3 0, v0x12486f450_0;  1 drivers
v0x1248256d0_0 .net "sb_mem_data", 31 0, v0x12486f530_0;  1 drivers
v0x124824f30_0 .net "sb_mem_valid", 0 0, v0x124871b00_0;  1 drivers
v0x124833330_0 .net "sb_ready", 0 0, L_0x124bb9e70;  1 drivers
v0x124832fa0_0 .net "sb_stall", 0 0, v0x124823710_0;  1 drivers
v0x124833ac0_0 .net "sb_word_match", 0 0, L_0x124bbf340;  1 drivers
v0x124832830_0 .net "stall_req", 0 0, L_0x124bc06b0;  alias, 1 drivers
v0x12480b2c0_0 .net "store_byte_en", 3 0, L_0x124bba100;  1 drivers
v0x124ab36b0_0 .net "store_wdata_aligned", 31 0, L_0x124bbaa60;  1 drivers
v0x124aeabd0_0 .net "tlb_fault_addr", 31 0, L_0x124bb9ad0;  alias, 1 drivers
v0x124ac2310_0 .net "tlb_fault_pc", 31 0, L_0x124bb9bd0;  alias, 1 drivers
v0x124acf580_0 .net "tlb_miss", 0 0, L_0x124bb99e0;  alias, 1 drivers
v0x124acf380_0 .net "tlbwrite_allowed", 0 0, L_0x124bb7d50;  1 drivers
v0x124acc810_0 .net "tlbwrite_in", 0 0, v0x13514c5a0_0;  alias, 1 drivers
v0x124abc790_0 .net "tlbwrite_priv_fault", 0 0, L_0x124bb7e40;  alias, 1 drivers
v0x124abd270_0 .net "vm_enable", 0 0, L_0x124bb0a40;  alias, 1 drivers
v0x124abbbe0_0 .net "wb_data_out", 31 0, L_0x124bc0900;  alias, 1 drivers
v0x124ac40b0_0 .net "write_data_in", 31 0, v0x13514c450_0;  alias, 1 drivers
L_0x124bb7cb0 .reduce/nor L_0x124bb0a40;
L_0x124bb80e0 .reduce/nor L_0x124bb0a40;
L_0x124bb96b0 .functor MUXZ 32, v0x13514b220_0, L_0x124bb94e0, L_0x124bb9640, C4<>;
L_0x124bb98c0 .reduce/nor L_0x124bb9260;
L_0x124bb9ee0 .part v0x13514b220_0, 0, 2;
L_0x124bb9f80 .cmp/eq 2, v0x13514bb90_0, L_0x118040760;
L_0x124bba020 .shift/l 4, L_0x1180407a8, L_0x124bb9ee0;
L_0x124bba100 .functor MUXZ 4, L_0x1180407f0, L_0x124bba020, L_0x124bb9f80, C4<>;
L_0x124bba2a0 .cmp/eq 2, v0x13514bb90_0, L_0x118040838;
L_0x124bba410 .part v0x13514c450_0, 0, 8;
L_0x124bba4b0 .concat [ 8 24 0 0], L_0x124bba410, L_0x118040880;
L_0x124bba5f0 .concat [ 2 30 0 0], L_0x124bb9ee0, L_0x1180408c8;
L_0x124bb6aa0 .arith/mult 32, L_0x124bba5f0, L_0x118040910;
L_0x124bba980 .shift/l 32, L_0x124bba4b0, L_0x124bb6aa0;
L_0x124bbaa60 .functor MUXZ 32, v0x13514c450_0, L_0x124bba980, L_0x124bba2a0, C4<>;
L_0x124bbd870 .reduce/nor L_0x124bb99e0;
L_0x124bbde40 .reduce/nor L_0x124bb99e0;
L_0x124bbe0e0 .reduce/nor L_0x124bb99e0;
L_0x124bbe280 .cmp/eq 2, v0x13514bb90_0, L_0x118040be0;
L_0x124bbe710 .concat [ 2 30 0 0], L_0x124bb9ee0, L_0x118040c70;
L_0x124bbe7f0 .arith/mult 32, L_0x124bbe710, L_0x118040cb8;
L_0x124bbe320 .shift/r 32, L_0x124bbc770, L_0x124bbe7f0;
L_0x124bbea00 .part L_0x124bbe320, 0, 8;
L_0x124bbeba0 .concat [ 2 30 0 0], L_0x124bb9ee0, L_0x118040d00;
L_0x124bbec40 .arith/mult 32, L_0x124bbeba0, L_0x118040d48;
L_0x124bbee30 .shift/r 32, v0x1248952b0_0, L_0x124bbec40;
L_0x124bbeed0 .part L_0x124bbee30, 0, 8;
L_0x124bbf050 .part/v v0x1248d5f50_0, L_0x124bb9ee0, 1;
L_0x124bbf170 .cmp/eq 4, v0x1248d5f50_0, L_0x118040d90;
L_0x124bbf3b0 .cmp/eq 2, v0x13514bb90_0, L_0x118040dd8;
L_0x124bbf450 .concat [ 8 24 0 0], L_0x124bbeed0, L_0x118040e20;
L_0x124bbf670 .functor MUXZ 32, L_0x124bbc770, L_0x124bbf450, L_0x124bbeda0, C4<>;
L_0x124bbf710 .functor MUXZ 32, L_0x124bbc770, v0x1248952b0_0, L_0x124bbf340, C4<>;
L_0x124bbf5b0 .functor MUXZ 32, L_0x124bbf710, L_0x124bbf670, L_0x124bbf3b0, C4<>;
L_0x124bbf980 .concat [ 2 30 0 0], L_0x124bb9ee0, L_0x118040e68;
L_0x124bbf7b0 .arith/mult 32, L_0x124bbf980, L_0x118040eb0;
L_0x124bbfc40 .shift/r 32, L_0x124bbf5b0, L_0x124bbf7b0;
L_0x124bbfb20 .part L_0x124bbfc40, 0, 8;
L_0x124bbfe50 .cmp/eq 2, v0x13514bb90_0, L_0x118040ef8;
L_0x124bbfd20 .concat [ 8 24 0 0], L_0x124bbfb20, L_0x118040f40;
L_0x124bc0030 .part L_0x124bbfb20, 7, 1;
LS_0x124bbfef0_0_0 .concat [ 1 1 1 1], L_0x124bc0030, L_0x124bc0030, L_0x124bc0030, L_0x124bc0030;
LS_0x124bbfef0_0_4 .concat [ 1 1 1 1], L_0x124bc0030, L_0x124bc0030, L_0x124bc0030, L_0x124bc0030;
LS_0x124bbfef0_0_8 .concat [ 1 1 1 1], L_0x124bc0030, L_0x124bc0030, L_0x124bc0030, L_0x124bc0030;
LS_0x124bbfef0_0_12 .concat [ 1 1 1 1], L_0x124bc0030, L_0x124bc0030, L_0x124bc0030, L_0x124bc0030;
LS_0x124bbfef0_0_16 .concat [ 1 1 1 1], L_0x124bc0030, L_0x124bc0030, L_0x124bc0030, L_0x124bc0030;
LS_0x124bbfef0_0_20 .concat [ 1 1 1 1], L_0x124bc0030, L_0x124bc0030, L_0x124bc0030, L_0x124bc0030;
LS_0x124bbfef0_1_0 .concat [ 4 4 4 4], LS_0x124bbfef0_0_0, LS_0x124bbfef0_0_4, LS_0x124bbfef0_0_8, LS_0x124bbfef0_0_12;
LS_0x124bbfef0_1_4 .concat [ 4 4 0 0], LS_0x124bbfef0_0_16, LS_0x124bbfef0_0_20;
L_0x124bbfef0 .concat [ 16 8 0 0], LS_0x124bbfef0_1_0, LS_0x124bbfef0_1_4;
L_0x124bbff90 .concat [ 8 24 0 0], L_0x124bbfb20, L_0x124bbfef0;
L_0x124bc0370 .functor MUXZ 32, L_0x124bbff90, L_0x124bbfd20, v0x13514ba40_0, C4<>;
L_0x124bc0110 .functor MUXZ 32, L_0x124bbf5b0, L_0x124bc0370, L_0x124bbfe50, C4<>;
L_0x124bc0820 .functor MUXZ 32, v0x13514b220_0, L_0x124bc0110, v0x13514b620_0, C4<>;
L_0x124bc0900 .functor MUXZ 32, L_0x124bc0820, v0x13514c250_0, v0x13514bdd0_0, C4<>;
S_0x13515e9d0 .scope module, "data_mem" "data_memory" 21 175, 22 1 0, S_0x13515e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_instruction";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "data_memory_in";
    .port_info 5 /INPUT 4 "byte_en";
    .port_info 6 /OUTPUT 32 "data_memory_out";
L_0x124bbe620 .functor BUFZ 32, L_0x124bbe3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13515ecf0_0 .net *"_ivl_0", 31 0, L_0x124bbe3c0;  1 drivers
v0x13515edb0_0 .net *"_ivl_3", 11 0, L_0x124bbe460;  1 drivers
v0x13515ee50_0 .net *"_ivl_4", 13 0, L_0x124bbe580;  1 drivers
L_0x118040c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13515eee0_0 .net *"_ivl_7", 1 0, L_0x118040c28;  1 drivers
v0x13515ef70_0 .net "address", 31 0, v0x135162d50_0;  alias, 1 drivers
v0x13515f060_0 .net "byte_en", 3 0, L_0x124bbc5e0;  alias, 1 drivers
v0x13515f110_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x13515f1a0 .array "data_mem", 4095 0, 31 0;
v0x13515f240_0 .net "data_memory_in", 31 0, L_0x124bbc570;  alias, 1 drivers
v0x13515f350_0 .net "data_memory_out", 31 0, L_0x124bbe620;  alias, 1 drivers
v0x13515f400_0 .var "new_word", 31 0;
v0x13515f4b0_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
v0x13515f540_0 .net "store_instruction", 0 0, L_0x124bbc430;  alias, 1 drivers
E_0x13515ec90 .event posedge, v0x13514b2c0_0;
L_0x124bbe3c0 .array/port v0x13515f1a0, L_0x124bbe580;
L_0x124bbe460 .part v0x135162d50_0, 2, 12;
L_0x124bbe580 .concat [ 12 2 0 0], L_0x124bbe460, L_0x118040c28;
S_0x13515f650 .scope module, "dcache" "data_cache" 21 105, 23 22 0, S_0x13515e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cpu_read_en";
    .port_info 3 /INPUT 1 "cpu_write_en";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_byte_en";
    .port_info 7 /OUTPUT 32 "cpu_rdata";
    .port_info 8 /OUTPUT 1 "cpu_stall";
    .port_info 9 /OUTPUT 1 "sb_enq_valid";
    .port_info 10 /OUTPUT 32 "sb_enq_addr";
    .port_info 11 /OUTPUT 32 "sb_enq_data";
    .port_info 12 /OUTPUT 4 "sb_enq_byte_en";
    .port_info 13 /INPUT 1 "sb_drain_valid";
    .port_info 14 /INPUT 32 "sb_drain_addr";
    .port_info 15 /INPUT 32 "sb_drain_data";
    .port_info 16 /INPUT 4 "sb_drain_byte_en";
    .port_info 17 /OUTPUT 1 "mem_read_en";
    .port_info 18 /OUTPUT 1 "mem_write_en";
    .port_info 19 /OUTPUT 32 "mem_addr";
    .port_info 20 /OUTPUT 32 "mem_wdata";
    .port_info 21 /OUTPUT 4 "mem_byte_en";
    .port_info 22 /INPUT 32 "mem_rdata";
    .port_info 23 /INPUT 1 "mem_ready";
P_0x13515f820 .param/l "BYTES_PER_WORD" 1 23 74, +C4<00000000000000000000000000000100>;
P_0x13515f860 .param/l "LINE_COUNT" 1 23 68, +C4<00000000000000000000000000000100>;
P_0x13515f8a0 .param/l "LINE_COUNT_BITS" 1 23 69, +C4<00000000000000000000000000000010>;
P_0x13515f8e0 .param/l "LINE_OFFSET_BITS" 1 23 72, +C4<00000000000000000000000000000100>;
P_0x13515f920 .param/l "LINE_SIZE_BYTES" 1 23 71, +C4<00000000000000000000000000010000>;
P_0x13515f960 .param/l "STATE_IDLE" 1 23 127, C4<00>;
P_0x13515f9a0 .param/l "STATE_MISS_WAIT" 1 23 128, C4<01>;
P_0x13515f9e0 .param/l "TAG_BITS" 1 23 77, +C4<0000000000000000000000000000011010>;
P_0x13515fa20 .param/l "WORD_OFFSET_BITS" 1 23 75, +C4<00000000000000000000000000000010>;
L_0x124bbac00 .functor BUFZ 1, L_0x124bbdab0, C4<0>, C4<0>, C4<0>;
L_0x124bbac70 .functor BUFZ 1, L_0x124bbdff0, C4<0>, C4<0>, C4<0>;
L_0x124bbb3c0 .functor BUFZ 1, L_0x124bbb1a0, C4<0>, C4<0>, C4<0>;
L_0x124bbb660 .functor BUFZ 26, L_0x124bbb470, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x124bbb890 .functor AND 1, L_0x124bbb3c0, L_0x124bbb710, C4<1>, C4<1>;
L_0x124bbbbe0 .functor BUFZ 1, L_0x124bbb970, C4<0>, C4<0>, C4<0>;
L_0x124bbbb30 .functor BUFZ 26, L_0x124bbbc50, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x124bbc030 .functor AND 1, L_0x124bbbbe0, L_0x124bbbf10, C4<1>, C4<1>;
L_0x124bbc370 .functor BUFZ 1, v0x135163020_0, C4<0>, C4<0>, C4<0>;
L_0x124bbc430 .functor BUFZ 1, v0x135161d80_0, C4<0>, C4<0>, C4<0>;
L_0x124bbc570 .functor BUFZ 32, v0x135163220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bbc5e0 .functor BUFZ 4, v0x135162e70_0, C4<0000>, C4<0000>, C4<0000>;
L_0x124bbc6c0 .functor AND 1, L_0x124bbdab0, L_0x124bbb890, C4<1>, C4<1>;
L_0x124bbc990 .functor AND 1, L_0x124bbc8f0, v0x135163560_0, C4<1>, C4<1>;
L_0x124bbc650 .functor AND 1, L_0x124bbc990, L_0x124bbcae0, C4<1>, C4<1>;
L_0x124bbced0 .functor AND 1, L_0x124bbcd10, L_0x124bbcdf0, C4<1>, C4<1>;
L_0x124bbca40 .functor AND 1, L_0x124bbdab0, L_0x124bbd130, C4<1>, C4<1>;
L_0x124bbd370 .functor AND 1, L_0x124bbdff0, L_0x124bbd250, C4<1>, C4<1>;
L_0x124bbd500 .functor OR 1, L_0x124bbca40, L_0x124bbd370, C4<0>, C4<0>;
L_0x124bbd5b0 .functor AND 1, L_0x124bbd050, L_0x124bbd500, C4<1>, C4<1>;
L_0x124bbd710 .functor OR 1, L_0x124bbced0, L_0x124bbd5b0, C4<0>, C4<0>;
L_0x124bbd7c0 .functor AND 1, L_0x124bbac70, L_0x124bbb890, C4<1>, C4<1>;
L_0x124bbd660 .functor AND 1, L_0x124bbd7c0, L_0x124bbd930, C4<1>, C4<1>;
L_0x124bbcc40 .functor BUFZ 32, L_0x124bb96b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bbdb80 .functor BUFZ 32, L_0x124bbaa60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bbdbf0 .functor BUFZ 4, L_0x124bba100, C4<0000>, C4<0000>, C4<0000>;
v0x135160660_0 .net *"_ivl_101", 0 0, L_0x124bbd130;  1 drivers
v0x1351606f0_0 .net *"_ivl_103", 0 0, L_0x124bbca40;  1 drivers
v0x135160790_0 .net *"_ivl_105", 0 0, L_0x124bbd250;  1 drivers
v0x135160840_0 .net *"_ivl_107", 0 0, L_0x124bbd370;  1 drivers
v0x1351608e0_0 .net *"_ivl_109", 0 0, L_0x124bbd500;  1 drivers
v0x1351609c0_0 .net *"_ivl_111", 0 0, L_0x124bbd5b0;  1 drivers
v0x135160a60_0 .net *"_ivl_115", 0 0, L_0x124bbd7c0;  1 drivers
v0x135160b00_0 .net *"_ivl_117", 0 0, L_0x124bbd930;  1 drivers
v0x135160ba0_0 .net *"_ivl_16", 0 0, L_0x124bbb1a0;  1 drivers
v0x135160cb0_0 .net *"_ivl_18", 3 0, L_0x124bbb240;  1 drivers
L_0x118040958 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135160d60_0 .net *"_ivl_21", 1 0, L_0x118040958;  1 drivers
v0x135160e10_0 .net *"_ivl_24", 25 0, L_0x124bbb470;  1 drivers
v0x135160ec0_0 .net *"_ivl_26", 3 0, L_0x124bbb560;  1 drivers
L_0x1180409a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135160f70_0 .net *"_ivl_29", 1 0, L_0x1180409a0;  1 drivers
v0x135161020_0 .net *"_ivl_32", 0 0, L_0x124bbb710;  1 drivers
v0x1351610c0_0 .net *"_ivl_36", 0 0, L_0x124bbb970;  1 drivers
v0x135161170_0 .net *"_ivl_38", 3 0, L_0x124bbba10;  1 drivers
L_0x1180409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135161300_0 .net *"_ivl_41", 1 0, L_0x1180409e8;  1 drivers
v0x135161390_0 .net *"_ivl_44", 25 0, L_0x124bbbc50;  1 drivers
v0x135161440_0 .net *"_ivl_46", 3 0, L_0x124bbbcf0;  1 drivers
L_0x118040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1351614f0_0 .net *"_ivl_49", 1 0, L_0x118040a30;  1 drivers
v0x1351615a0_0 .net *"_ivl_52", 0 0, L_0x124bbbf10;  1 drivers
v0x135161640_0 .net *"_ivl_57", 27 0, L_0x124bbc120;  1 drivers
L_0x118040a78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1351616f0_0 .net/2u *"_ivl_58", 3 0, L_0x118040a78;  1 drivers
v0x1351617a0_0 .net *"_ivl_73", 0 0, L_0x124bbc6c0;  1 drivers
L_0x118040ac0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x135161840_0 .net/2u *"_ivl_76", 1 0, L_0x118040ac0;  1 drivers
v0x1351618f0_0 .net *"_ivl_78", 0 0, L_0x124bbc8f0;  1 drivers
v0x135161990_0 .net *"_ivl_81", 0 0, L_0x124bbc990;  1 drivers
L_0x118040b08 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x135161a30_0 .net/2u *"_ivl_82", 3 0, L_0x118040b08;  1 drivers
v0x135161ae0_0 .net *"_ivl_84", 0 0, L_0x124bbcae0;  1 drivers
L_0x118040b50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135161b80_0 .net/2u *"_ivl_88", 1 0, L_0x118040b50;  1 drivers
v0x135161c30_0 .net *"_ivl_90", 0 0, L_0x124bbcd10;  1 drivers
v0x135161cd0_0 .net *"_ivl_93", 0 0, L_0x124bbcdf0;  1 drivers
v0x135161210_0 .net *"_ivl_95", 0 0, L_0x124bbced0;  1 drivers
L_0x118040b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135161f60_0 .net/2u *"_ivl_96", 1 0, L_0x118040b98;  1 drivers
v0x135161ff0_0 .net *"_ivl_98", 0 0, L_0x124bbd050;  1 drivers
v0x135162080_0 .net "addr_index", 1 0, L_0x124bbae00;  1 drivers
v0x135162110_0 .net "addr_tag", 25 0, L_0x124bbaea0;  1 drivers
v0x1351621c0_0 .net "addr_word_offset", 1 0, L_0x124bbace0;  1 drivers
v0x135162270_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x135162300_0 .net "cpu_addr", 31 0, L_0x124bb96b0;  alias, 1 drivers
v0x1351623b0_0 .net "cpu_byte_en", 3 0, L_0x124bba100;  alias, 1 drivers
v0x135162460_0 .net "cpu_rdata", 31 0, L_0x124bbc770;  alias, 1 drivers
v0x135162510_0 .net "cpu_read_en", 0 0, L_0x124bbdab0;  1 drivers
v0x1351625b0_0 .net "cpu_stall", 0 0, L_0x124bbd710;  alias, 1 drivers
v0x135162650_0 .net "cpu_wdata", 31 0, L_0x124bbaa60;  alias, 1 drivers
v0x135162700_0 .net "cpu_write_en", 0 0, L_0x124bbdff0;  1 drivers
v0x1351627a0 .array "data_array", 3 0, 127 0;
v0x1351628a0_0 .net "hit", 0 0, L_0x124bbb890;  1 drivers
v0x135162940_0 .net "line_base_addr", 31 0, L_0x124bbc250;  1 drivers
v0x1351629f0_0 .net "line_tag", 25 0, L_0x124bbb660;  1 drivers
v0x135162aa0_0 .net "line_valid", 0 0, L_0x124bbb3c0;  1 drivers
v0x135162b40_0 .var "line_word", 31 0;
v0x135162bf0_0 .net "load_req", 0 0, L_0x124bbac00;  1 drivers
v0x135162c90_0 .net "mem_addr", 31 0, v0x135162d50_0;  alias, 1 drivers
v0x135162d50_0 .var "mem_addr_r", 31 0;
v0x135162de0_0 .net "mem_byte_en", 3 0, L_0x124bbc5e0;  alias, 1 drivers
v0x135162e70_0 .var "mem_byte_en_r", 3 0;
v0x135162f00_0 .net "mem_rdata", 31 0, L_0x124bbe620;  alias, 1 drivers
v0x135162f90_0 .net "mem_read_en", 0 0, L_0x124bbc370;  alias, 1 drivers
v0x135163020_0 .var "mem_read_en_r", 0 0;
v0x1351630c0_0 .net "mem_ready", 0 0, L_0x1180405f8;  alias, 1 drivers
v0x135163160_0 .net "mem_wdata", 31 0, L_0x124bbc570;  alias, 1 drivers
v0x135163220_0 .var "mem_wdata_r", 31 0;
v0x1351632c0_0 .net "mem_write_en", 0 0, L_0x124bbc430;  alias, 1 drivers
v0x135161d80_0 .var "mem_write_en_r", 0 0;
v0x135161e10_0 .var "miss_counter", 3 0;
v0x135161ec0_0 .var "pend_addr", 31 0;
v0x135163360_0 .var "pend_byte_en", 3 0;
v0x135163410_0 .var "pend_index", 1 0;
v0x1351634c0_0 .var "pend_is_load", 0 0;
v0x135163560_0 .var "pend_is_store", 0 0;
v0x135163600_0 .var "pend_tag", 25 0;
v0x1351636b0_0 .var "pend_wdata", 31 0;
v0x135163760_0 .var "pend_word_off", 1 0;
v0x135163810_0 .var "refill_buf", 127 0;
v0x1351638c0_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
v0x135163950_0 .net "sb_drain_addr", 31 0, v0x124854110_0;  alias, 1 drivers
v0x135163a00_0 .net "sb_drain_byte_en", 3 0, v0x12486f450_0;  alias, 1 drivers
v0x135163ab0_0 .net "sb_drain_data", 31 0, v0x12486f530_0;  alias, 1 drivers
v0x135163b60_0 .net "sb_drain_valid", 0 0, v0x124871b00_0;  alias, 1 drivers
v0x135163c00_0 .net "sb_enq_addr", 31 0, L_0x124bbcc40;  alias, 1 drivers
v0x135163cb0_0 .net "sb_enq_byte_en", 3 0, L_0x124bbdbf0;  alias, 1 drivers
v0x135163d60_0 .net "sb_enq_data", 31 0, L_0x124bbdb80;  alias, 1 drivers
v0x135163e10_0 .net "sb_enq_valid", 0 0, L_0x124bbd660;  alias, 1 drivers
v0x135163eb0_0 .net "sb_hit", 0 0, L_0x124bbc030;  1 drivers
v0x135163f50_0 .net "sb_index", 1 0, L_0x124bbafe0;  1 drivers
v0x135164000_0 .net "sb_line_tag", 25 0, L_0x124bbbb30;  1 drivers
v0x1351640b0_0 .net "sb_line_valid", 0 0, L_0x124bbbbe0;  1 drivers
v0x135164150_0 .net "sb_tag", 25 0, L_0x124bbb100;  1 drivers
v0x135164200_0 .net "sb_word_offset", 1 0, L_0x124bbaf40;  1 drivers
v0x1351642b0_0 .var "state", 1 0;
v0x135164360_0 .net "store_finishing", 0 0, L_0x124bbc650;  1 drivers
v0x135164400_0 .net "store_req", 0 0, L_0x124bbac70;  1 drivers
v0x1351644a0_0 .var "store_req_d", 0 0;
v0x135164540 .array "tag_array", 3 0, 25 0;
v0x1351645e0 .array "valid_array", 3 0, 0 0;
E_0x13515fd10/0 .event anyedge, v0x1351642b0_0, v0x1351634c0_0, v0x135161e10_0, v0x135162940_0;
E_0x13515fd10/1 .event anyedge, v0x135163560_0, v0x135161ec0_0, v0x1351636b0_0, v0x135163360_0;
E_0x13515fd10/2 .event anyedge, v0x135163b60_0, v0x135163020_0, v0x135163950_0, v0x135163ab0_0;
E_0x13515fd10/3 .event anyedge, v0x135163a00_0;
E_0x13515fd10 .event/or E_0x13515fd10/0, E_0x13515fd10/1, E_0x13515fd10/2, E_0x13515fd10/3;
v0x1351627a0_0 .array/port v0x1351627a0, 0;
v0x1351627a0_1 .array/port v0x1351627a0, 1;
E_0x13515fd50/0 .event anyedge, v0x1351621c0_0, v0x135162080_0, v0x1351627a0_0, v0x1351627a0_1;
v0x1351627a0_2 .array/port v0x1351627a0, 2;
v0x1351627a0_3 .array/port v0x1351627a0, 3;
E_0x13515fd50/1 .event anyedge, v0x1351627a0_2, v0x1351627a0_3;
E_0x13515fd50 .event/or E_0x13515fd50/0, E_0x13515fd50/1;
L_0x124bbace0 .part L_0x124bb96b0, 2, 2;
L_0x124bbae00 .part L_0x124bb96b0, 4, 2;
L_0x124bbaea0 .part L_0x124bb96b0, 6, 26;
L_0x124bbaf40 .part v0x124854110_0, 2, 2;
L_0x124bbafe0 .part v0x124854110_0, 4, 2;
L_0x124bbb100 .part v0x124854110_0, 6, 26;
L_0x124bbb1a0 .array/port v0x1351645e0, L_0x124bbb240;
L_0x124bbb240 .concat [ 2 2 0 0], L_0x124bbae00, L_0x118040958;
L_0x124bbb470 .array/port v0x135164540, L_0x124bbb560;
L_0x124bbb560 .concat [ 2 2 0 0], L_0x124bbae00, L_0x1180409a0;
L_0x124bbb710 .cmp/eq 26, L_0x124bbb660, L_0x124bbaea0;
L_0x124bbb970 .array/port v0x1351645e0, L_0x124bbba10;
L_0x124bbba10 .concat [ 2 2 0 0], L_0x124bbafe0, L_0x1180409e8;
L_0x124bbbc50 .array/port v0x135164540, L_0x124bbbcf0;
L_0x124bbbcf0 .concat [ 2 2 0 0], L_0x124bbafe0, L_0x118040a30;
L_0x124bbbf10 .cmp/eq 26, L_0x124bbbb30, L_0x124bbb100;
L_0x124bbc120 .part v0x135161ec0_0, 4, 28;
L_0x124bbc250 .concat [ 4 28 0 0], L_0x118040a78, L_0x124bbc120;
L_0x124bbc770 .functor MUXZ 32, L_0x124bbe620, v0x135162b40_0, L_0x124bbc6c0, C4<>;
L_0x124bbc8f0 .cmp/eq 2, v0x1351642b0_0, L_0x118040ac0;
L_0x124bbcae0 .cmp/eq 4, v0x135161e10_0, L_0x118040b08;
L_0x124bbcd10 .cmp/ne 2, v0x1351642b0_0, L_0x118040b50;
L_0x124bbcdf0 .reduce/nor L_0x124bbc650;
L_0x124bbd050 .cmp/eq 2, v0x1351642b0_0, L_0x118040b98;
L_0x124bbd130 .reduce/nor L_0x124bbb890;
L_0x124bbd250 .reduce/nor L_0x124bbb890;
L_0x124bbd930 .reduce/nor v0x1351644a0_0;
S_0x135160220 .scope function.vec4.s32, "merge_word" "merge_word" 23 140, 23 140 0, S_0x13515f650;
 .timescale 0 0;
v0x1351603e0_0 .var "be", 3 0;
; Variable merge_word is vec4 return value of scope S_0x135160220
v0x135160540_0 .var "new_w", 31 0;
v0x1351605d0_0 .var "old_w", 31 0;
TD_cpu_cache_tb.uut.mem_stage_inst.dcache.merge_word ;
    %load/vec4 v0x1351603e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x135160540_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x1351605d0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x1351603e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x135160540_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x1351605d0_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x1351603e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x135160540_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x1351605d0_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x1351603e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x135160540_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x1351605d0_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %end;
S_0x1351648b0 .scope module, "dtlb" "simple_tlb" 21 75, 15 9 0, S_0x13515e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "lookup_va";
    .port_info 3 /INPUT 1 "lookup_valid";
    .port_info 4 /OUTPUT 1 "lookup_hit";
    .port_info 5 /OUTPUT 32 "lookup_pa";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 32 "write_va";
    .port_info 8 /INPUT 32 "write_pa";
P_0x135164a90 .param/l "ENTRY_COUNT" 1 15 25, +C4<00000000000000000000000000000100>;
P_0x135164ad0 .param/l "INDEX_BITS" 1 15 26, +C4<00000000000000000000000000000010>;
P_0x135164b10 .param/l "PPN_BITS" 1 15 28, +C4<00000000000000000000000000001000>;
P_0x135164b50 .param/l "VPN_BITS" 1 15 27, +C4<00000000000000000000000000010100>;
L_0x124bb8a10 .functor BUFZ 1, L_0x124bb87a0, C4<0>, C4<0>, C4<0>;
L_0x124bb8ce0 .functor BUFZ 18, L_0x124bb8ac0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x124bb9000 .functor BUFZ 8, L_0x124bb8d50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x124bb9070 .functor AND 1, L_0x124bb7c00, L_0x124bb8a10, C4<1>, C4<1>;
L_0x124bb9260 .functor AND 1, L_0x124bb9070, L_0x124bb9140, C4<1>, C4<1>;
v0x135164e00_0 .net *"_ivl_14", 0 0, L_0x124bb87a0;  1 drivers
v0x135164eb0_0 .net *"_ivl_16", 3 0, L_0x124bb8880;  1 drivers
L_0x118040640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135164f50_0 .net *"_ivl_19", 1 0, L_0x118040640;  1 drivers
v0x135164fe0_0 .net *"_ivl_22", 17 0, L_0x124bb8ac0;  1 drivers
v0x135165070_0 .net *"_ivl_24", 3 0, L_0x124bb8b60;  1 drivers
L_0x118040688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135165140_0 .net *"_ivl_27", 1 0, L_0x118040688;  1 drivers
v0x1351651f0_0 .net *"_ivl_30", 7 0, L_0x124bb8d50;  1 drivers
v0x1351652a0_0 .net *"_ivl_32", 3 0, L_0x124bb8e10;  1 drivers
L_0x1180406d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135165350_0 .net *"_ivl_35", 1 0, L_0x1180406d0;  1 drivers
v0x135165460_0 .net *"_ivl_39", 0 0, L_0x124bb9070;  1 drivers
v0x135165500_0 .net *"_ivl_40", 0 0, L_0x124bb9140;  1 drivers
L_0x118040718 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x1351655a0_0 .net/2u *"_ivl_44", 11 0, L_0x118040718;  1 drivers
v0x135165650_0 .net *"_ivl_47", 11 0, L_0x124bb93c0;  1 drivers
v0x135165700_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x135165790_0 .net "entry_ppn", 7 0, L_0x124bb9000;  1 drivers
v0x135165840_0 .net "entry_tag", 17 0, L_0x124bb8ce0;  1 drivers
v0x1351658f0_0 .net "entry_valid", 0 0, L_0x124bb8a10;  1 drivers
v0x135165a80_0 .var/i "i", 31 0;
v0x135165b10_0 .net "lookup_hit", 0 0, L_0x124bb9260;  alias, 1 drivers
v0x135165ba0_0 .net "lookup_idx", 1 0, L_0x124bb82e0;  1 drivers
v0x135165c50_0 .net "lookup_pa", 31 0, L_0x124bb94e0;  alias, 1 drivers
v0x135165d00_0 .net "lookup_tag", 17 0, L_0x124bb83c0;  1 drivers
v0x135165db0_0 .net "lookup_va", 31 0, v0x13514b220_0;  alias, 1 drivers
v0x135165e70_0 .net "lookup_valid", 0 0, L_0x124bb7c00;  alias, 1 drivers
v0x135165f00_0 .net "lookup_vpn", 19 0, L_0x124bb8240;  1 drivers
v0x135165f90 .array "ppn_array", 3 0, 7 0;
v0x135166020_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
v0x1351660b0 .array "tag_array", 3 0, 17 0;
v0x135166140 .array "valid_array", 3 0, 0 0;
v0x1351661d0_0 .net "write_en", 0 0, L_0x124bb7d50;  alias, 1 drivers
v0x135166260_0 .net "write_idx", 1 0, L_0x124bb8500;  1 drivers
v0x1351662f0_0 .net "write_pa", 31 0, v0x13514c450_0;  alias, 1 drivers
v0x1351663a0_0 .net "write_ppn", 7 0, L_0x124bb8680;  1 drivers
v0x135165990_0 .net "write_tag", 17 0, L_0x124bb85e0;  1 drivers
v0x135166630_0 .net "write_va", 31 0, v0x13514b220_0;  alias, 1 drivers
v0x135166700_0 .net "write_vpn", 19 0, L_0x124bb8460;  1 drivers
L_0x124bb8240 .part v0x13514b220_0, 12, 20;
L_0x124bb82e0 .part L_0x124bb8240, 0, 2;
L_0x124bb83c0 .part L_0x124bb8240, 2, 18;
L_0x124bb8460 .part v0x13514b220_0, 12, 20;
L_0x124bb8500 .part L_0x124bb8460, 0, 2;
L_0x124bb85e0 .part L_0x124bb8460, 2, 18;
L_0x124bb8680 .part v0x13514c450_0, 12, 8;
L_0x124bb87a0 .array/port v0x135166140, L_0x124bb8880;
L_0x124bb8880 .concat [ 2 2 0 0], L_0x124bb82e0, L_0x118040640;
L_0x124bb8ac0 .array/port v0x1351660b0, L_0x124bb8b60;
L_0x124bb8b60 .concat [ 2 2 0 0], L_0x124bb82e0, L_0x118040688;
L_0x124bb8d50 .array/port v0x135165f90, L_0x124bb8e10;
L_0x124bb8e10 .concat [ 2 2 0 0], L_0x124bb82e0, L_0x1180406d0;
L_0x124bb9140 .cmp/eq 18, L_0x124bb8ce0, L_0x124bb83c0;
L_0x124bb93c0 .part v0x13514b220_0, 0, 12;
L_0x124bb94e0 .concat [ 12 8 12 0], L_0x124bb93c0, L_0x124bb9000, L_0x118040718;
S_0x133ef5a50 .scope module, "sb" "store_buffer" 21 152, 24 1 0, S_0x13515e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_op";
    .port_info 3 /INPUT 32 "store_addr";
    .port_info 4 /INPUT 32 "store_data";
    .port_info 5 /INPUT 4 "store_byte_en";
    .port_info 6 /INPUT 1 "lookup_valid";
    .port_info 7 /INPUT 32 "lookup_addr";
    .port_info 8 /INPUT 2 "lookup_byte_off";
    .port_info 9 /INPUT 1 "lookup_word";
    .port_info 10 /OUTPUT 1 "lookup_hit";
    .port_info 11 /OUTPUT 32 "lookup_data";
    .port_info 12 /OUTPUT 4 "lookup_byte_en";
    .port_info 13 /INPUT 1 "mem_ready";
    .port_info 14 /OUTPUT 1 "mem_valid";
    .port_info 15 /OUTPUT 32 "mem_addr";
    .port_info 16 /OUTPUT 32 "mem_data";
    .port_info 17 /OUTPUT 4 "mem_byte_en";
    .port_info 18 /OUTPUT 1 "stall_pipeline";
    .port_info 19 /OUTPUT 1 "buffer_full";
v0x1248aed40_0 .var "accepted", 0 0;
v0x12485c490 .array "buffer_addr", 0 3, 31 0;
v0x12481d430 .array "buffer_byte_en", 0 3, 3 0;
v0x124abbe10 .array "buffer_data", 0 3, 31 0;
v0x124a78560_0 .var "buffer_full", 0 0;
v0x124a39500 .array "buffer_valid", 0 3, 0 0;
v0x1248e5a20_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x1248b5020_0 .var "drain_idx", 1 0;
v0x1248c34b0_0 .var/i "i", 31 0;
v0x1248c3590_0 .var/i "j", 31 0;
v0x1248d5e70_0 .net "lookup_addr", 31 0, L_0x124bb96b0;  alias, 1 drivers
v0x1248d5f50_0 .var "lookup_byte_en", 3 0;
v0x1248951d0_0 .net "lookup_byte_off", 1 0, L_0x124bb9ee0;  alias, 1 drivers
v0x1248952b0_0 .var "lookup_data", 31 0;
v0x1248754b0_0 .var "lookup_hit", 0 0;
v0x124875590_0 .net "lookup_valid", 0 0, L_0x124bbe180;  1 drivers
v0x124854030_0 .net "lookup_word", 0 0, L_0x124bbe280;  1 drivers
v0x124854110_0 .var "mem_addr", 31 0;
v0x12486f450_0 .var "mem_byte_en", 3 0;
v0x12486f530_0 .var "mem_data", 31 0;
v0x124871a20_0 .net "mem_ready", 0 0, L_0x124bb9e70;  alias, 1 drivers
v0x124871b00_0 .var "mem_valid", 0 0;
v0x12488c200_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
v0x124823710_0 .var "stall_pipeline", 0 0;
v0x124831ba0_0 .net "store_addr", 31 0, L_0x124bbcc40;  alias, 1 drivers
v0x124831c80_0 .net "store_byte_en", 3 0, L_0x124bbdbf0;  alias, 1 drivers
v0x124844560_0 .net "store_data", 31 0, L_0x124bbdb80;  alias, 1 drivers
v0x124844640_0 .net "store_op", 0 0, L_0x124bbd660;  alias, 1 drivers
v0x124a39500_0 .array/port v0x124a39500, 0;
v0x124a39500_1 .array/port v0x124a39500, 1;
v0x124a39500_2 .array/port v0x124a39500, 2;
E_0x133eed890/0 .event anyedge, v0x124875590_0, v0x124a39500_0, v0x124a39500_1, v0x124a39500_2;
v0x124a39500_3 .array/port v0x124a39500, 3;
v0x12485c490_0 .array/port v0x12485c490, 0;
v0x12485c490_1 .array/port v0x12485c490, 1;
v0x12485c490_2 .array/port v0x12485c490, 2;
E_0x133eed890/1 .event anyedge, v0x124a39500_3, v0x12485c490_0, v0x12485c490_1, v0x12485c490_2;
v0x12485c490_3 .array/port v0x12485c490, 3;
E_0x133eed890/2 .event anyedge, v0x12485c490_3, v0x135162300_0, v0x1248754b0_0, v0x124854030_0;
v0x12481d430_0 .array/port v0x12481d430, 0;
v0x12481d430_1 .array/port v0x12481d430, 1;
v0x12481d430_2 .array/port v0x12481d430, 2;
v0x12481d430_3 .array/port v0x12481d430, 3;
E_0x133eed890/3 .event anyedge, v0x12481d430_0, v0x12481d430_1, v0x12481d430_2, v0x12481d430_3;
v0x124abbe10_0 .array/port v0x124abbe10, 0;
v0x124abbe10_1 .array/port v0x124abbe10, 1;
v0x124abbe10_2 .array/port v0x124abbe10, 2;
v0x124abbe10_3 .array/port v0x124abbe10, 3;
E_0x133eed890/4 .event anyedge, v0x124abbe10_0, v0x124abbe10_1, v0x124abbe10_2, v0x124abbe10_3;
E_0x133eed890/5 .event anyedge, v0x1248951d0_0;
E_0x133eed890 .event/or E_0x133eed890/0, E_0x133eed890/1, E_0x133eed890/2, E_0x133eed890/3, E_0x133eed890/4, E_0x133eed890/5;
E_0x133eab900/0 .event anyedge, v0x124a39500_0, v0x124a39500_1, v0x124a39500_2, v0x124a39500_3;
E_0x133eab900/1 .event anyedge, v0x135163b60_0, v0x12485c490_0, v0x12485c490_1, v0x12485c490_2;
E_0x133eab900/2 .event anyedge, v0x12485c490_3, v0x124abbe10_0, v0x124abbe10_1, v0x124abbe10_2;
E_0x133eab900/3 .event anyedge, v0x124abbe10_3, v0x12481d430_0, v0x12481d430_1, v0x12481d430_2;
E_0x133eab900/4 .event anyedge, v0x12481d430_3;
E_0x133eab900 .event/or E_0x133eab900/0, E_0x133eab900/1, E_0x133eab900/2, E_0x133eab900/3, E_0x133eab900/4;
S_0x133eedf70 .scope module, "register_table" "register_table" 4 461, 25 2 0, S_0x13514a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "register_rs1";
    .port_info 3 /INPUT 5 "register_rs2";
    .port_info 4 /INPUT 5 "register_d";
    .port_info 5 /INPUT 32 "data_register_d_in";
    .port_info 6 /INPUT 1 "write_register_d";
    .port_info 7 /OUTPUT 32 "data_register_rs1";
    .port_info 8 /OUTPUT 32 "data_register_rs2";
    .port_info 9 /OUTPUT 32 "data_register_d_out";
L_0x124bc2980 .functor BUFZ 32, L_0x124bc27c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bc2bf0 .functor BUFZ 32, L_0x124bc2a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bc2e60 .functor BUFZ 32, L_0x124bc2ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124ad1980_0 .net *"_ivl_0", 31 0, L_0x124bc27c0;  1 drivers
v0x124ad24a0_0 .net *"_ivl_10", 6 0, L_0x124bc2ad0;  1 drivers
L_0x118041138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124ad1210_0 .net *"_ivl_13", 1 0, L_0x118041138;  1 drivers
v0x124aa3e70_0 .net *"_ivl_16", 31 0, L_0x124bc2ca0;  1 drivers
v0x124a311c0_0 .net *"_ivl_18", 6 0, L_0x124bc2d40;  1 drivers
v0x124aaacb0_0 .net *"_ivl_2", 6 0, L_0x124bc2860;  1 drivers
L_0x118041180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124a8eb50_0 .net *"_ivl_21", 1 0, L_0x118041180;  1 drivers
L_0x1180410f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124a681a0_0 .net *"_ivl_5", 1 0, L_0x1180410f0;  1 drivers
v0x124a6ac30_0 .net *"_ivl_8", 31 0, L_0x124bc2a30;  1 drivers
v0x124a78640_0 .net "clk", 0 0, v0x124ae77d0_0;  alias, 1 drivers
v0x124a782a0 .array "data_register", 31 0, 31 0;
v0x124a78df0_0 .net "data_register_d_in", 31 0, v0x13515e2e0_0;  alias, 1 drivers
v0x124a77760_0 .net "data_register_d_out", 31 0, L_0x124bc2e60;  alias, 1 drivers
v0x124a3fa00_0 .net "data_register_rs1", 31 0, L_0x124bc2980;  alias, 1 drivers
v0x124a4cc70_0 .net "data_register_rs2", 31 0, L_0x124bc2bf0;  alias, 1 drivers
v0x124a4ca70_0 .var/i "i", 31 0;
v0x124a49f00_0 .net "register_d", 4 0, v0x13515dfe0_0;  alias, 1 drivers
v0x124a3a960_0 .net "register_rs1", 4 0, L_0x124bb5820;  alias, 1 drivers
v0x124a392d0_0 .net "register_rs2", 4 0, L_0x124bb58c0;  alias, 1 drivers
v0x124a417a0_0 .net "reset", 0 0, v0x124ae7860_0;  alias, 1 drivers
v0x124a41000_0 .net "write_register_d", 0 0, v0x13515dc90_0;  alias, 1 drivers
L_0x124bc27c0 .array/port v0x124a782a0, L_0x124bc2860;
L_0x124bc2860 .concat [ 5 2 0 0], L_0x124bb5820, L_0x1180410f0;
L_0x124bc2a30 .array/port v0x124a782a0, L_0x124bc2ad0;
L_0x124bc2ad0 .concat [ 5 2 0 0], L_0x124bb58c0, L_0x118041138;
L_0x124bc2ca0 .array/port v0x124a782a0, L_0x124bc2d40;
L_0x124bc2d40 .concat [ 5 2 0 0], v0x13515dfe0_0, L_0x118041180;
S_0x13512ae90 .scope module, "cpu_general_tb" "cpu_general_tb" 26 3;
 .timescale -9 -12;
v0x124b24fb0_0 .var "clk", 0 0;
v0x124b25040_0 .var/i "cycle", 31 0;
v0x124b250d0_0 .var/i "first_store_cycle", 31 0;
v0x124b25160_0 .var/i "hazard_stall_cycles", 31 0;
v0x124b251f0_0 .var/i "i", 31 0;
v0x124b25280_0 .var/i "if_stall_cycles", 31 0;
v0x124b25310_0 .var/i "last_store_cycle", 31 0;
v0x124b253a0_0 .var/i "mem_stall_cycles", 31 0;
v0x124b25430_0 .var "reset", 0 0;
v0x124b254c0_0 .var/i "store_commits", 31 0;
v0x124b25550_0 .var/i "total_cycles", 31 0;
v0x124b255e0_0 .var/i "wb_writes", 31 0;
S_0x133eb3ac0 .scope module, "uut" "cpu" 26 17, 4 3 0, S_0x13512ae90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x124bc2fb0 .functor NOT 1, L_0x124bc2f10, C4<0>, C4<0>, C4<0>;
L_0x124bc3060 .functor BUFZ 1, L_0x124bd21a0, C4<0>, C4<0>, C4<0>;
L_0x124bc3190 .functor OR 1, v0x124a71ef0_0, L_0x124bd2c30, C4<0>, C4<0>;
L_0x1180412a0 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x124bc3f00 .functor AND 32, L_0x124bc3d80, L_0x1180412a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x124bc73e0 .functor OR 1, L_0x124bc4680, v0x124a71ef0_0, C4<0>, C4<0>;
L_0x124bc7450 .functor OR 1, L_0x124bc73e0, L_0x124bc3060, C4<0>, C4<0>;
L_0x124bd2860 .functor OR 1, L_0x124bc5cc0, L_0x124bcb790, C4<0>, C4<0>;
L_0x124bd28d0 .functor OR 1, L_0x124bd2860, L_0x124bc9be0, C4<0>, C4<0>;
L_0x124bd2a00 .functor OR 1, L_0x124bd28d0, L_0x124bc9d10, C4<0>, C4<0>;
L_0x124bd2b40 .functor OR 1, L_0x124bd2a00, L_0x124bc5a40, C4<0>, C4<0>;
L_0x124bd2c30 .functor BUFZ 1, L_0x124bd2b40, C4<0>, C4<0>, C4<0>;
L_0x124bd2d80 .functor OR 1, v0x124a71ef0_0, L_0x124bd21a0, C4<0>, C4<0>;
L_0x124bd2e70 .functor OR 1, L_0x124bd2a00, L_0x124bc5a40, C4<0>, C4<0>;
L_0x124bd2fd0 .functor NOT 1, L_0x124bd2e70, C4<0>, C4<0>, C4<0>;
L_0x124bd3040 .functor AND 1, L_0x124bd2d80, L_0x124bd2fd0, C4<1>, C4<1>;
v0x124b1efd0_0 .net *"_ivl_1", 0 0, L_0x124bc2f10;  1 drivers
L_0x1180411c8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x124b1f060_0 .net/2u *"_ivl_10", 6 0, L_0x1180411c8;  1 drivers
v0x124b1f0f0_0 .net *"_ivl_102", 31 0, L_0x124bd3130;  1 drivers
v0x124b1f180_0 .net *"_ivl_104", 31 0, L_0x124bd3340;  1 drivers
v0x124b1f210_0 .net *"_ivl_108", 31 0, L_0x124bd31d0;  1 drivers
v0x124b1f2a0_0 .net *"_ivl_110", 31 0, L_0x124bd3680;  1 drivers
L_0x118042140 .functor BUFT 1, C4<00000000000000000010000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b1f330_0 .net/2u *"_ivl_114", 31 0, L_0x118042140;  1 drivers
L_0x118042188 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x124b1f3c0_0 .net/2u *"_ivl_120", 1 0, L_0x118042188;  1 drivers
v0x124b1f450_0 .net *"_ivl_122", 0 0, L_0x124bd3a70;  1 drivers
L_0x1180421d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x124b1f4e0_0 .net/2u *"_ivl_124", 1 0, L_0x1180421d0;  1 drivers
v0x124b1f570_0 .net *"_ivl_126", 0 0, L_0x124bd38d0;  1 drivers
v0x124b1f600_0 .net *"_ivl_128", 31 0, L_0x124bd3c40;  1 drivers
L_0x118042218 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x124b1f690_0 .net/2u *"_ivl_132", 1 0, L_0x118042218;  1 drivers
v0x124b1f720_0 .net *"_ivl_134", 0 0, L_0x124bd3e20;  1 drivers
L_0x118042260 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x124b1f7b0_0 .net/2u *"_ivl_136", 1 0, L_0x118042260;  1 drivers
v0x124b1f840_0 .net *"_ivl_138", 0 0, L_0x124bd3ce0;  1 drivers
v0x124b1f8d0_0 .net *"_ivl_140", 31 0, L_0x124bd3d80;  1 drivers
v0x124b1fa60_0 .net *"_ivl_15", 6 0, L_0x124bc3440;  1 drivers
L_0x118041210 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x124b1faf0_0 .net/2u *"_ivl_16", 6 0, L_0x118041210;  1 drivers
v0x124b1fb80_0 .net *"_ivl_21", 0 0, L_0x124bba830;  1 drivers
v0x124b1fc10_0 .net *"_ivl_22", 10 0, L_0x124bc34e0;  1 drivers
v0x124b1fca0_0 .net *"_ivl_25", 0 0, L_0x124bc3760;  1 drivers
v0x124b1fd30_0 .net *"_ivl_27", 7 0, L_0x124bc3800;  1 drivers
v0x124b1fdc0_0 .net *"_ivl_29", 0 0, L_0x124bc39a0;  1 drivers
v0x124b1fe50_0 .net *"_ivl_31", 9 0, L_0x124bc3a40;  1 drivers
L_0x118041258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x124b1fee0_0 .net/2u *"_ivl_32", 0 0, L_0x118041258;  1 drivers
v0x124b1ff70_0 .net *"_ivl_38", 31 0, L_0x124bc3d80;  1 drivers
v0x124b20000_0 .net/2u *"_ivl_40", 31 0, L_0x1180412a0;  1 drivers
v0x124b20090_0 .net *"_ivl_44", 31 0, L_0x124bc3f70;  1 drivers
v0x124b20120_0 .net *"_ivl_48", 0 0, L_0x124bc73e0;  1 drivers
v0x124b201b0_0 .net *"_ivl_53", 2 0, L_0x124bc87a0;  1 drivers
L_0x118041648 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x124b20240_0 .net/2u *"_ivl_54", 2 0, L_0x118041648;  1 drivers
v0x124b202d0_0 .net *"_ivl_56", 0 0, L_0x124bc88d0;  1 drivers
v0x124b1f960_0 .net *"_ivl_59", 2 0, L_0x124bc8970;  1 drivers
L_0x118041690 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x124b20560_0 .net/2u *"_ivl_60", 2 0, L_0x118041690;  1 drivers
v0x124b205f0_0 .net *"_ivl_62", 0 0, L_0x124bc8bb0;  1 drivers
v0x124b20680_0 .net *"_ivl_65", 2 0, L_0x124bc8c50;  1 drivers
L_0x1180416d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x124b20710_0 .net/2u *"_ivl_66", 2 0, L_0x1180416d8;  1 drivers
v0x124b207a0_0 .net *"_ivl_68", 0 0, L_0x124bc8b10;  1 drivers
v0x124b20830_0 .net *"_ivl_71", 2 0, L_0x124bc8da0;  1 drivers
L_0x118041720 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x124b208c0_0 .net/2u *"_ivl_72", 2 0, L_0x118041720;  1 drivers
v0x124b20950_0 .net *"_ivl_74", 0 0, L_0x124bc8cf0;  1 drivers
v0x124b209e0_0 .net *"_ivl_76", 31 0, L_0x124bc8f80;  1 drivers
v0x124b20a70_0 .net *"_ivl_78", 31 0, L_0x124bc90f0;  1 drivers
v0x124b20b00_0 .net *"_ivl_80", 31 0, L_0x124bc91d0;  1 drivers
v0x124b20b90_0 .net *"_ivl_84", 0 0, L_0x124bd2860;  1 drivers
v0x124b20c20_0 .net *"_ivl_86", 0 0, L_0x124bd28d0;  1 drivers
v0x124b20cb0_0 .net *"_ivl_9", 6 0, L_0x124bc3240;  1 drivers
v0x124b20d40_0 .net *"_ivl_94", 0 0, L_0x124bd2d80;  1 drivers
v0x124b20dd0_0 .net *"_ivl_96", 0 0, L_0x124bd2e70;  1 drivers
v0x124b20e60_0 .net *"_ivl_98", 0 0, L_0x124bd2fd0;  1 drivers
v0x124b20ef0_0 .net "alu_op1_real", 31 0, L_0x124bd3b10;  1 drivers
v0x124b20f80_0 .net "alu_op2_real", 31 0, L_0x124bd4120;  1 drivers
v0x124b21010_0 .net "alu_operation", 0 0, v0x1248abf30_0;  1 drivers
v0x124b210a0_0 .net "alu_output", 31 0, v0x124aa4d50_0;  1 drivers
v0x124b21130_0 .net "alu_type", 3 0, v0x1248ab740_0;  1 drivers
v0x124b211c0_0 .net "alu_use_imm", 0 0, v0x1248ab7d0_0;  1 drivers
v0x124b21250_0 .net "branch", 0 0, v0x1248aa650_0;  1 drivers
v0x124b212e0_0 .net "branch_type_operation", 3 0, v0x1248aa6e0_0;  1 drivers
v0x124b21370_0 .net "bubble_stall", 0 0, L_0x124bc3190;  1 drivers
v0x124b21400_0 .net "clk", 0 0, v0x124b24fb0_0;  1 drivers
v0x124b06af0_0 .net "data_register_d", 31 0, L_0x124bd48e0;  1 drivers
v0x124b06b80_0 .net "data_register_rs1", 31 0, L_0x124bd4400;  1 drivers
v0x124b21690_0 .net "data_register_rs2", 31 0, L_0x124bd4670;  1 drivers
v0x124b21720_0 .net "ex_alu_type", 3 0, v0x124b04420_0;  1 drivers
v0x124b20360_0 .net "ex_alu_use_imm", 0 0, v0x1248a84e0_0;  1 drivers
v0x124b203f0_0 .net "ex_branch", 0 0, v0x1248a8570_0;  1 drivers
v0x124b20480_0 .net "ex_branch_type", 3 0, v0x1248a7a50_0;  1 drivers
v0x124b217b0_0 .net "ex_data_rs1", 31 0, v0x1248a7ae0_0;  1 drivers
v0x124b21840_0 .net "ex_data_rs2", 31 0, v0x124816bd0_0;  1 drivers
v0x124b218d0_0 .net "ex_imm_i_type", 31 0, v0x124816c60_0;  1 drivers
v0x124b21960_0 .net "ex_imm_s_type", 31 0, v0x124a0f4d0_0;  1 drivers
v0x124b219f0_0 .net "ex_iret", 0 0, v0x124a0f560_0;  1 drivers
v0x124b21a80_0 .net "ex_jump", 0 0, v0x124816140_0;  1 drivers
v0x124b21b10_0 .net "ex_load_mem", 0 0, v0x124ab55b0_0;  1 drivers
v0x124b21ba0_0 .net "ex_load_unsigned", 0 0, v0x1248161d0_0;  1 drivers
v0x124b21c30_0 .net "ex_mem_forward_val", 31 0, L_0x124bd3720;  1 drivers
v0x124b21cc0_0 .net "ex_mem_size", 1 0, v0x124ab5640_0;  1 drivers
v0x124b21d50_0 .net "ex_mov_rm", 0 0, v0x124ab4b20_0;  1 drivers
v0x124b21de0_0 .net "ex_panic", 0 0, v0x124ab4bb0_0;  1 drivers
v0x124b21e70_0 .net "ex_pc", 31 0, v0x124af1e60_0;  1 drivers
v0x124b21f00_0 .net "ex_reg_d", 4 0, v0x124af1ef0_0;  1 drivers
v0x124b21f90_0 .net "ex_reg_rs1", 4 0, v0x124a32ca0_0;  1 drivers
v0x124b22020_0 .net "ex_reg_rs2", 4 0, v0x124a32d30_0;  1 drivers
v0x124b220b0_0 .net "ex_rm_value", 31 0, v0x124a32210_0;  1 drivers
v0x124b22140_0 .net "ex_store_mem", 0 0, v0x124a322a0_0;  1 drivers
v0x124b221d0_0 .net "ex_tlbwrite", 0 0, v0x1248d0cb0_0;  1 drivers
v0x124b22260_0 .net "ex_write_reg", 0 0, v0x1248d0d40_0;  1 drivers
v0x124b222f0_0 .net "exception_addr", 31 0, L_0x124bd3480;  1 drivers
v0x124b22380_0 .net "exception_pc", 31 0, L_0x124bd33e0;  1 drivers
v0x124b22410_0 .net "exception_target", 31 0, L_0x124bd3830;  1 drivers
v0x124b224a0_0 .net "flush_pipe", 0 0, L_0x124bd2c30;  1 drivers
v0x124b22530_0 .net "forwardA", 1 0, v0x124a6b2d0_0;  1 drivers
v0x124b225c0_0 .net "forwardB", 1 0, v0x124a6b360_0;  1 drivers
v0x124b22650_0 .net "hazard_stall_req", 0 0, v0x124a71ef0_0;  1 drivers
v0x124b226e0_0 .net "hold_stall", 0 0, L_0x124bc3060;  1 drivers
v0x124b22770_0 .net "if_stall_req", 0 0, L_0x124bc4680;  1 drivers
v0x124b22800_0 .net "if_tlb_fault_addr", 31 0, L_0x124bc5d70;  1 drivers
v0x124b22890_0 .net "if_tlb_miss", 0 0, L_0x124bc5cc0;  1 drivers
v0x124b22920_0 .net "imm_i_type", 31 0, L_0x124bc8010;  1 drivers
v0x124b229b0_0 .net "imm_j_type", 31 0, L_0x124bc3ae0;  1 drivers
v0x124b22a40_0 .net "imm_s_type", 31 0, L_0x124bc86c0;  1 drivers
v0x124b22ad0_0 .net "instruction", 31 0, L_0x124bc69b0;  1 drivers
v0x124b22b60_0 .net "instruction_pipeline", 31 0, v0x124825ee0_0;  1 drivers
v0x124b22bf0_0 .net "iret", 0 0, v0x1248e90b0_0;  1 drivers
v0x124b22c80_0 .net "is_jal", 0 0, L_0x124bc3360;  1 drivers
v0x124b22d10_0 .net "is_jalr", 0 0, L_0x124bba710;  1 drivers
v0x124b22da0_0 .net "itlb_write_en", 0 0, L_0x124bcb9f0;  1 drivers
v0x124b22e30_0 .net "itlb_write_pa", 31 0, L_0x124bcbbb0;  1 drivers
v0x124b22ec0_0 .net "itlb_write_va", 31 0, L_0x124bcbb40;  1 drivers
v0x124b22f50_0 .net "jal_target", 31 0, L_0x124bc3c80;  1 drivers
v0x124b22fe0_0 .net "jalr_target", 31 0, L_0x124bc3f00;  1 drivers
v0x124b23070_0 .net "jump", 0 0, v0x1248e9140_0;  1 drivers
v0x124b23100_0 .net "jump_target", 31 0, L_0x124bc40d0;  1 drivers
v0x124b23190_0 .net "load_unsigned", 0 0, v0x1248e43c0_0;  1 drivers
v0x124b23220_0 .net "m_alu_output", 31 0, v0x124abb610_0;  1 drivers
v0x124b232b0_0 .net "m_iret", 0 0, v0x124ab27e0_0;  1 drivers
v0x124b23340_0 .net "m_load_mem", 0 0, v0x124a38d00_0;  1 drivers
v0x124b233d0_0 .net "m_load_unsigned", 0 0, v0x124a2c0a0_0;  1 drivers
v0x124b23460_0 .net "m_mem_size", 1 0, v0x124a04ea0_0;  1 drivers
v0x124b234f0_0 .net "m_mov_rm", 0 0, v0x124ab4180_0;  1 drivers
v0x124b23580_0 .net "m_pc", 31 0, v0x124afe7b0_0;  1 drivers
v0x124b23610_0 .net "m_register_d", 4 0, v0x124ac2a10_0;  1 drivers
v0x124b236a0_0 .net "m_rm_value", 31 0, v0x124ae4350_0;  1 drivers
v0x124b23730_0 .net "m_store_data", 31 0, v0x124ae4db0_0;  1 drivers
v0x124b237c0_0 .net "m_store_mem", 0 0, v0x124a48c30_0;  1 drivers
v0x124b23850_0 .net "m_tlbwrite", 0 0, v0x124aa42c0_0;  1 drivers
v0x124b238e0_0 .net "m_write_reg", 0 0, v0x124a2d390_0;  1 drivers
v0x124b23970_0 .net "mem_iret_priv_fault", 0 0, L_0x124bc9d10;  1 drivers
v0x124b23a00_0 .net "mem_iret_taken", 0 0, L_0x124bc5a40;  1 drivers
v0x124b23a90_0 .net "mem_kill_wb", 0 0, L_0x124bd2730;  1 drivers
v0x124b23b20_0 .net "mem_rd_pass_through", 4 0, L_0x124bd0aa0;  1 drivers
v0x124b23bb0_0 .net "mem_read_word", 0 0, v0x1248e4450_0;  1 drivers
v0x124b23c40_0 .net "mem_size", 1 0, v0x1248f4980_0;  1 drivers
v0x124b23cd0_0 .net "mem_stall_req", 0 0, L_0x124bd21a0;  1 drivers
v0x124b23d60_0 .net "mem_tlb_fault_addr", 31 0, L_0x124bcb880;  1 drivers
v0x124b23df0_0 .net "mem_tlb_fault_pc", 31 0, L_0x124bcb980;  1 drivers
v0x124b23e80_0 .net "mem_tlb_miss", 0 0, L_0x124bcb790;  1 drivers
v0x124b23f10_0 .net "mem_tlbwrite_priv_fault", 0 0, L_0x124bc9be0;  1 drivers
v0x124b23fa0_0 .net "mem_write_word", 0 0, v0x1248aca00_0;  1 drivers
v0x124b24030_0 .net "mov_rm", 0 0, v0x1248f4a10_0;  1 drivers
o0x12804dcf0 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
v0x124b240c0_0 .net "offset", 12 0, o0x12804dcf0;  0 drivers
v0x124b24150_0 .net "panic", 0 0, v0x1248f3200_0;  1 drivers
v0x124b241e0_0 .net "pc_pipeline", 31 0, v0x124836080_0;  1 drivers
v0x124b24270_0 .net "program_counter", 31 0, L_0x124bc7170;  1 drivers
v0x124b24300_0 .net "redirect_exception", 0 0, L_0x124bd2b40;  1 drivers
v0x124b24390_0 .net "reg_d", 4 0, L_0x124bc75a0;  1 drivers
v0x124b24420_0 .net "reg_rs1", 4 0, L_0x124bc7760;  1 drivers
v0x124b244b0_0 .net "reg_rs2", 4 0, L_0x124bc7800;  1 drivers
v0x124b24540_0 .net "reset", 0 0, v0x124b25430_0;  1 drivers
v0x124ab3e40_0 .var "rm0", 31 0;
v0x124ab3ed0_0 .var "rm1", 31 0;
v0x124b247d0_0 .var "rm2", 31 0;
v0x124b24860_0 .var "rm3", 31 0;
v0x124b248f0_0 .var "rm4", 31 0;
v0x124b24980_0 .net "rm_read_value", 31 0, L_0x124bc9350;  1 drivers
v0x124b24a10_0 .net "stall_for_fetch_stage", 0 0, L_0x124bd3040;  1 drivers
v0x124b24aa0_0 .net "tlbwrite", 0 0, v0x1248aca90_0;  1 drivers
v0x124b24b30_0 .net "vm_enable", 0 0, L_0x124bc2fb0;  1 drivers
v0x124b24bc0_0 .net "vm_exception", 0 0, L_0x124bd2a00;  1 drivers
v0x124b24c50_0 .net "wb_data_in", 31 0, L_0x124bd23f0;  1 drivers
v0x124b24ce0_0 .net "wb_data_out", 31 0, v0x133e2dd60_0;  1 drivers
v0x124b24d70_0 .net "wb_mov_rm", 0 0, v0x124b04830_0;  1 drivers
v0x124b24e00_0 .net "wb_register_d", 4 0, v0x133eb32a0_0;  1 drivers
v0x124b24e90_0 .net "wb_write_reg", 0 0, v0x124a155b0_0;  1 drivers
v0x124b24f20_0 .net "write_reg", 0 0, v0x1248b9f40_0;  1 drivers
L_0x124bc2f10 .part v0x124b248f0_0, 0, 1;
L_0x124bc3240 .part v0x124825ee0_0, 0, 7;
L_0x124bc3360 .cmp/eq 7, L_0x124bc3240, L_0x1180411c8;
L_0x124bc3440 .part v0x124825ee0_0, 0, 7;
L_0x124bba710 .cmp/eq 7, L_0x124bc3440, L_0x118041210;
L_0x124bba830 .part v0x124825ee0_0, 31, 1;
LS_0x124bc34e0_0_0 .concat [ 1 1 1 1], L_0x124bba830, L_0x124bba830, L_0x124bba830, L_0x124bba830;
LS_0x124bc34e0_0_4 .concat [ 1 1 1 1], L_0x124bba830, L_0x124bba830, L_0x124bba830, L_0x124bba830;
LS_0x124bc34e0_0_8 .concat [ 1 1 1 0], L_0x124bba830, L_0x124bba830, L_0x124bba830;
L_0x124bc34e0 .concat [ 4 4 3 0], LS_0x124bc34e0_0_0, LS_0x124bc34e0_0_4, LS_0x124bc34e0_0_8;
L_0x124bc3760 .part v0x124825ee0_0, 31, 1;
L_0x124bc3800 .part v0x124825ee0_0, 12, 8;
L_0x124bc39a0 .part v0x124825ee0_0, 20, 1;
L_0x124bc3a40 .part v0x124825ee0_0, 21, 10;
LS_0x124bc3ae0_0_0 .concat [ 1 10 1 8], L_0x118041258, L_0x124bc3a40, L_0x124bc39a0, L_0x124bc3800;
LS_0x124bc3ae0_0_4 .concat [ 1 11 0 0], L_0x124bc3760, L_0x124bc34e0;
L_0x124bc3ae0 .concat [ 20 12 0 0], LS_0x124bc3ae0_0_0, LS_0x124bc3ae0_0_4;
L_0x124bc3c80 .arith/sum 32, v0x124836080_0, L_0x124bc3ae0;
L_0x124bc3d80 .arith/sum 32, L_0x124bd4400, L_0x124bc8010;
L_0x124bc3f70 .functor MUXZ 32, L_0x124bd4400, L_0x124bc3f00, L_0x124bba710, C4<>;
L_0x124bc40d0 .functor MUXZ 32, L_0x124bc3f70, L_0x124bc3c80, L_0x124bc3360, C4<>;
L_0x124bc87a0 .part L_0x124bc7760, 0, 3;
L_0x124bc88d0 .cmp/eq 3, L_0x124bc87a0, L_0x118041648;
L_0x124bc8970 .part L_0x124bc7760, 0, 3;
L_0x124bc8bb0 .cmp/eq 3, L_0x124bc8970, L_0x118041690;
L_0x124bc8c50 .part L_0x124bc7760, 0, 3;
L_0x124bc8b10 .cmp/eq 3, L_0x124bc8c50, L_0x1180416d8;
L_0x124bc8da0 .part L_0x124bc7760, 0, 3;
L_0x124bc8cf0 .cmp/eq 3, L_0x124bc8da0, L_0x118041720;
L_0x124bc8f80 .functor MUXZ 32, v0x124b248f0_0, v0x124b24860_0, L_0x124bc8cf0, C4<>;
L_0x124bc90f0 .functor MUXZ 32, L_0x124bc8f80, v0x124b247d0_0, L_0x124bc8b10, C4<>;
L_0x124bc91d0 .functor MUXZ 32, L_0x124bc90f0, v0x124ab3ed0_0, L_0x124bc8bb0, C4<>;
L_0x124bc9350 .functor MUXZ 32, L_0x124bc91d0, v0x124ab3e40_0, L_0x124bc88d0, C4<>;
L_0x124bd3130 .functor MUXZ 32, L_0x124bc7170, v0x124afe7b0_0, L_0x124bc9d10, C4<>;
L_0x124bd3340 .functor MUXZ 32, L_0x124bd3130, v0x124afe7b0_0, L_0x124bc9be0, C4<>;
L_0x124bd33e0 .functor MUXZ 32, L_0x124bd3340, L_0x124bcb980, L_0x124bcb790, C4<>;
L_0x124bd31d0 .functor MUXZ 32, L_0x124bc5d70, v0x124abb610_0, L_0x124bc9d10, C4<>;
L_0x124bd3680 .functor MUXZ 32, L_0x124bd31d0, v0x124abb610_0, L_0x124bc9be0, C4<>;
L_0x124bd3480 .functor MUXZ 32, L_0x124bd3680, L_0x124bcb880, L_0x124bcb790, C4<>;
L_0x124bd3830 .functor MUXZ 32, v0x124ab3e40_0, L_0x118042140, L_0x124bd2a00, C4<>;
L_0x124bd3720 .functor MUXZ 32, v0x124abb610_0, v0x124ae4350_0, v0x124ab4180_0, C4<>;
L_0x124bd3a70 .cmp/eq 2, v0x124a6b2d0_0, L_0x118042188;
L_0x124bd38d0 .cmp/eq 2, v0x124a6b2d0_0, L_0x1180421d0;
L_0x124bd3c40 .functor MUXZ 32, v0x1248a7ae0_0, v0x133e2dd60_0, L_0x124bd38d0, C4<>;
L_0x124bd3b10 .functor MUXZ 32, L_0x124bd3c40, L_0x124bd3720, L_0x124bd3a70, C4<>;
L_0x124bd3e20 .cmp/eq 2, v0x124a6b360_0, L_0x118042218;
L_0x124bd3ce0 .cmp/eq 2, v0x124a6b360_0, L_0x118042260;
L_0x124bd3d80 .functor MUXZ 32, v0x124816bd0_0, v0x133e2dd60_0, L_0x124bd3ce0, C4<>;
L_0x124bd4120 .functor MUXZ 32, L_0x124bd3d80, L_0x124bd3720, L_0x124bd3e20, C4<>;
S_0x133eabfe0 .scope module, "alu_register" "alu_register" 4 280, 5 1 0, S_0x133eb3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "is_write_in";
    .port_info 3 /INPUT 1 "is_load_in";
    .port_info 4 /INPUT 1 "is_store_in";
    .port_info 5 /INPUT 2 "mem_size_in";
    .port_info 6 /INPUT 1 "load_unsigned_in";
    .port_info 7 /INPUT 32 "store_data_in";
    .port_info 8 /INPUT 32 "pc_in";
    .port_info 9 /INPUT 1 "mov_rm_in";
    .port_info 10 /INPUT 1 "tlbwrite_in";
    .port_info 11 /INPUT 1 "iret_in";
    .port_info 12 /INPUT 32 "rm_value_in";
    .port_info 13 /INPUT 32 "alu_result_in";
    .port_info 14 /INPUT 5 "register_d_in";
    .port_info 15 /INPUT 1 "flush";
    .port_info 16 /INPUT 1 "stall_hold";
    .port_info 17 /OUTPUT 1 "is_write_out";
    .port_info 18 /OUTPUT 1 "is_load_out";
    .port_info 19 /OUTPUT 1 "is_store_out";
    .port_info 20 /OUTPUT 2 "mem_size_out";
    .port_info 21 /OUTPUT 1 "load_unsigned_out";
    .port_info 22 /OUTPUT 32 "alu_result_out";
    .port_info 23 /OUTPUT 5 "register_d_out";
    .port_info 24 /OUTPUT 32 "store_data_out";
    .port_info 25 /OUTPUT 32 "pc_out";
    .port_info 26 /OUTPUT 1 "mov_rm_out";
    .port_info 27 /OUTPUT 1 "tlbwrite_out";
    .port_info 28 /OUTPUT 1 "iret_out";
    .port_info 29 /OUTPUT 32 "rm_value_out";
v0x124abb580_0 .net "alu_result_in", 31 0, v0x124aa4d50_0;  alias, 1 drivers
v0x124abb610_0 .var "alu_result_out", 31 0;
v0x124acb4b0_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x124acb540_0 .net "flush", 0 0, L_0x124bd2c30;  alias, 1 drivers
v0x124ab2750_0 .net "iret_in", 0 0, v0x124a0f560_0;  alias, 1 drivers
v0x124ab27e0_0 .var "iret_out", 0 0;
v0x124a38c70_0 .net "is_load_in", 0 0, v0x124ab55b0_0;  alias, 1 drivers
v0x124a38d00_0 .var "is_load_out", 0 0;
v0x124a48ba0_0 .net "is_store_in", 0 0, v0x124a322a0_0;  alias, 1 drivers
v0x124a48c30_0 .var "is_store_out", 0 0;
v0x124a2d300_0 .net "is_write_in", 0 0, v0x1248d0d40_0;  alias, 1 drivers
v0x124a2d390_0 .var "is_write_out", 0 0;
v0x124a2c010_0 .net "load_unsigned_in", 0 0, v0x1248161d0_0;  alias, 1 drivers
v0x124a2c0a0_0 .var "load_unsigned_out", 0 0;
v0x124a04e10_0 .net "mem_size_in", 1 0, v0x124ab5640_0;  alias, 1 drivers
v0x124a04ea0_0 .var "mem_size_out", 1 0;
v0x124ab40f0_0 .net "mov_rm_in", 0 0, v0x124ab4b20_0;  alias, 1 drivers
v0x124ab4180_0 .var "mov_rm_out", 0 0;
v0x124afe720_0 .net "pc_in", 31 0, v0x124af1e60_0;  alias, 1 drivers
v0x124afe7b0_0 .var "pc_out", 31 0;
v0x124ac2980_0 .net "register_d_in", 4 0, v0x124af1ef0_0;  alias, 1 drivers
v0x124ac2a10_0 .var "register_d_out", 4 0;
v0x124abce00_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
v0x124abce90_0 .net "rm_value_in", 31 0, v0x124a32210_0;  alias, 1 drivers
v0x124ae4350_0 .var "rm_value_out", 31 0;
v0x124ae43e0_0 .net "stall_hold", 0 0, L_0x124bd21a0;  alias, 1 drivers
v0x124ae4d20_0 .net "store_data_in", 31 0, L_0x124bd4120;  alias, 1 drivers
v0x124ae4db0_0 .var "store_data_out", 31 0;
v0x124aa4230_0 .net "tlbwrite_in", 0 0, v0x1248d0cb0_0;  alias, 1 drivers
v0x124aa42c0_0 .var "tlbwrite_out", 0 0;
E_0x124ae9ce0 .event posedge, v0x124abce00_0, v0x124acb4b0_0;
S_0x133e714f0 .scope module, "alu_stage" "alu_stage" 4 265, 6 1 0, S_0x133eb3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_op1";
    .port_info 3 /INPUT 32 "alu_op2";
    .port_info 4 /INPUT 4 "alu_operation";
    .port_info 5 /INPUT 1 "alu_use_imm";
    .port_info 6 /INPUT 1 "is_write_in";
    .port_info 7 /INPUT 1 "is_store_in";
    .port_info 8 /INPUT 1 "is_load_in";
    .port_info 9 /INPUT 1 "is_branch";
    .port_info 10 /INPUT 32 "imm_i_type";
    .port_info 11 /INPUT 32 "imm_s_type";
    .port_info 12 /OUTPUT 32 "alu_result";
P_0x124ab7c40 .param/l "CMD_ADD" 1 6 17, C4<0001>;
L_0x124bc97d0 .functor OR 1, v0x124ab55b0_0, v0x124a322a0_0, C4<0>, C4<0>;
v0x124aa4de0_0 .net *"_ivl_0", 31 0, L_0x124bc9470;  1 drivers
v0x124a68de0_0 .net *"_ivl_2", 31 0, L_0x124bc9510;  1 drivers
v0x124a68e70_0 .net *"_ivl_7", 0 0, L_0x124bc97d0;  1 drivers
L_0x118041768 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x124a95c10_0 .net/2u *"_ivl_8", 3 0, L_0x118041768;  1 drivers
v0x124a95ca0_0 .net "alu_op1", 31 0, L_0x124bd3b10;  alias, 1 drivers
v0x124a95570_0 .net "alu_op2", 31 0, L_0x124bd4120;  alias, 1 drivers
v0x124a95600_0 .net "alu_operation", 3 0, v0x124b04420_0;  alias, 1 drivers
v0x124a68470_0 .net "alu_result", 31 0, v0x124aa4d50_0;  alias, 1 drivers
v0x124a68500_0 .net "alu_src_b", 31 0, L_0x124bc9630;  1 drivers
v0x124a707f0_0 .net "alu_use_imm", 0 0, v0x1248a84e0_0;  alias, 1 drivers
v0x124a70880_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x124aa23e0_0 .net "effective_alu_op", 3 0, L_0x124bc9840;  1 drivers
v0x124aa2470_0 .net "imm_i_type", 31 0, v0x124816c60_0;  alias, 1 drivers
v0x124a69160_0 .net "imm_s_type", 31 0, v0x124a0f4d0_0;  alias, 1 drivers
v0x124a691f0_0 .net "is_branch", 0 0, v0x1248a8570_0;  alias, 1 drivers
v0x124a6a820_0 .net "is_load_in", 0 0, v0x124ab55b0_0;  alias, 1 drivers
v0x124a6a8b0_0 .net "is_store_in", 0 0, v0x124a322a0_0;  alias, 1 drivers
v0x124a6aef0_0 .net "is_write_in", 0 0, v0x1248d0d40_0;  alias, 1 drivers
v0x124a6af80_0 .net "rst", 0 0, v0x124b25430_0;  alias, 1 drivers
L_0x124bc9470 .functor MUXZ 32, L_0x124bd4120, v0x124816c60_0, v0x1248a84e0_0, C4<>;
L_0x124bc9510 .functor MUXZ 32, L_0x124bc9470, v0x124a0f4d0_0, v0x124a322a0_0, C4<>;
L_0x124bc9630 .functor MUXZ 32, L_0x124bc9510, v0x124816c60_0, v0x124ab55b0_0, C4<>;
L_0x124bc9840 .functor MUXZ 4, v0x124b04420_0, L_0x118041768, L_0x124bc97d0, C4<>;
S_0x133e69a10 .scope module, "alu" "alu_module" 6 35, 7 4 0, S_0x133e714f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_a";
    .port_info 1 /INPUT 32 "reg_b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result_value";
v0x124ae9bf0_0 .net "alu_ctrl", 3 0, L_0x124bc9840;  alias, 1 drivers
v0x124a35230_0 .net "reg_a", 31 0, L_0x124bd3b10;  alias, 1 drivers
v0x124a352c0_0 .net "reg_b", 31 0, L_0x124bc9630;  alias, 1 drivers
v0x124aa4d50_0 .var "result_value", 31 0;
E_0x124a41230 .event anyedge, v0x124ae9bf0_0, v0x124a35230_0, v0x124a352c0_0;
S_0x133e2e580 .scope module, "decoder_register" "id_register" 4 185, 8 1 0, S_0x133eb3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in_data_register_rs1";
    .port_info 3 /INPUT 32 "in_data_register_rs2";
    .port_info 4 /INPUT 32 "in_data_register_d";
    .port_info 5 /INPUT 5 "in_reg_d";
    .port_info 6 /INPUT 4 "in_alu_operation_type";
    .port_info 7 /INPUT 1 "in_alu_use_imm";
    .port_info 8 /INPUT 1 "in_write_register";
    .port_info 9 /INPUT 1 "in_load_word_memory";
    .port_info 10 /INPUT 1 "in_store_word_memory";
    .port_info 11 /INPUT 2 "in_mem_size";
    .port_info 12 /INPUT 1 "in_load_unsigned";
    .port_info 13 /INPUT 1 "in_branch";
    .port_info 14 /INPUT 4 "in_branch_operation_type";
    .port_info 15 /INPUT 1 "in_jump";
    .port_info 16 /INPUT 1 "in_panic";
    .port_info 17 /INPUT 5 "in_reg_rs1";
    .port_info 18 /INPUT 5 "in_reg_rs2";
    .port_info 19 /INPUT 32 "in_imm_i_type";
    .port_info 20 /INPUT 32 "in_imm_s_type";
    .port_info 21 /INPUT 32 "in_pc";
    .port_info 22 /INPUT 1 "in_mov_rm";
    .port_info 23 /INPUT 1 "in_tlbwrite";
    .port_info 24 /INPUT 1 "in_iret";
    .port_info 25 /INPUT 32 "in_rm_value";
    .port_info 26 /INPUT 1 "in_stall_hold";
    .port_info 27 /INPUT 1 "in_stall_bubble";
    .port_info 28 /OUTPUT 32 "out_data_register_rs1";
    .port_info 29 /OUTPUT 32 "out_data_register_rs2";
    .port_info 30 /OUTPUT 5 "out_reg_rd";
    .port_info 31 /OUTPUT 4 "out_alu_operation_type";
    .port_info 32 /OUTPUT 1 "out_alu_use_imm";
    .port_info 33 /OUTPUT 1 "out_write_register";
    .port_info 34 /OUTPUT 1 "out_load_word_memory";
    .port_info 35 /OUTPUT 1 "out_store_word_memory";
    .port_info 36 /OUTPUT 2 "out_mem_size";
    .port_info 37 /OUTPUT 1 "out_load_unsigned";
    .port_info 38 /OUTPUT 1 "out_branch";
    .port_info 39 /OUTPUT 4 "out_branch_operation_type";
    .port_info 40 /OUTPUT 1 "out_jump";
    .port_info 41 /OUTPUT 1 "out_panic";
    .port_info 42 /OUTPUT 5 "out_reg_rs1";
    .port_info 43 /OUTPUT 5 "out_reg_rs2";
    .port_info 44 /OUTPUT 32 "out_imm_i_type";
    .port_info 45 /OUTPUT 32 "out_imm_s_type";
    .port_info 46 /OUTPUT 32 "out_pc";
    .port_info 47 /OUTPUT 1 "out_mov_rm";
    .port_info 48 /OUTPUT 1 "out_tlbwrite";
    .port_info 49 /OUTPUT 1 "out_iret";
    .port_info 50 /OUTPUT 32 "out_rm_value";
v0x124a77e90_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x124a77f20_0 .net "in_alu_operation_type", 3 0, v0x1248ab740_0;  alias, 1 drivers
v0x124a789e0_0 .net "in_alu_use_imm", 0 0, v0x1248ab7d0_0;  alias, 1 drivers
v0x124a78a70_0 .net "in_branch", 0 0, v0x1248aa650_0;  alias, 1 drivers
v0x124a40070_0 .net "in_branch_operation_type", 3 0, v0x1248aa6e0_0;  alias, 1 drivers
v0x124a40100_0 .net "in_data_register_d", 31 0, L_0x124bd48e0;  alias, 1 drivers
v0x124a3a4f0_0 .net "in_data_register_rs1", 31 0, L_0x124bd4400;  alias, 1 drivers
v0x124a3a580_0 .net "in_data_register_rs2", 31 0, L_0x124bd4670;  alias, 1 drivers
v0x124a61a40_0 .net "in_imm_i_type", 31 0, L_0x124bc8010;  alias, 1 drivers
v0x124a61ad0_0 .net "in_imm_s_type", 31 0, L_0x124bc86c0;  alias, 1 drivers
v0x124a62410_0 .net "in_iret", 0 0, v0x1248e90b0_0;  alias, 1 drivers
v0x124a624a0_0 .net "in_jump", 0 0, v0x1248e9140_0;  alias, 1 drivers
v0x124a1daf0_0 .net "in_load_unsigned", 0 0, v0x1248e43c0_0;  alias, 1 drivers
v0x124a1db80_0 .net "in_load_word_memory", 0 0, v0x1248e4450_0;  alias, 1 drivers
v0x124a1d3a0_0 .net "in_mem_size", 1 0, v0x1248f4980_0;  alias, 1 drivers
v0x124a1d430_0 .net "in_mov_rm", 0 0, v0x1248f4a10_0;  alias, 1 drivers
v0x124a1e610_0 .net "in_panic", 0 0, v0x1248f3200_0;  alias, 1 drivers
v0x124a1e6a0_0 .net "in_pc", 31 0, v0x124836080_0;  alias, 1 drivers
v0x124a0ee30_0 .net "in_reg_d", 4 0, L_0x124bc75a0;  alias, 1 drivers
v0x124a0eec0_0 .net "in_reg_rs1", 4 0, L_0x124bc7760;  alias, 1 drivers
v0x124a1bca0_0 .net "in_reg_rs2", 4 0, L_0x124bc7800;  alias, 1 drivers
v0x124a1bd30_0 .net "in_rm_value", 31 0, L_0x124bc9350;  alias, 1 drivers
v0x124b13920_0 .net "in_stall_bubble", 0 0, L_0x124bc3190;  alias, 1 drivers
v0x124b139b0_0 .net "in_stall_hold", 0 0, L_0x124bc3060;  alias, 1 drivers
v0x124b12e40_0 .net "in_store_word_memory", 0 0, v0x1248aca00_0;  alias, 1 drivers
v0x124b12ed0_0 .net "in_tlbwrite", 0 0, v0x1248aca90_0;  alias, 1 drivers
v0x124b04390_0 .net "in_write_register", 0 0, v0x1248b9f40_0;  alias, 1 drivers
v0x124b04420_0 .var "out_alu_operation_type", 3 0;
v0x1248a84e0_0 .var "out_alu_use_imm", 0 0;
v0x1248a8570_0 .var "out_branch", 0 0;
v0x1248a7a50_0 .var "out_branch_operation_type", 3 0;
v0x1248a7ae0_0 .var "out_data_register_rs1", 31 0;
v0x124816bd0_0 .var "out_data_register_rs2", 31 0;
v0x124816c60_0 .var "out_imm_i_type", 31 0;
v0x124a0f4d0_0 .var "out_imm_s_type", 31 0;
v0x124a0f560_0 .var "out_iret", 0 0;
v0x124816140_0 .var "out_jump", 0 0;
v0x1248161d0_0 .var "out_load_unsigned", 0 0;
v0x124ab55b0_0 .var "out_load_word_memory", 0 0;
v0x124ab5640_0 .var "out_mem_size", 1 0;
v0x124ab4b20_0 .var "out_mov_rm", 0 0;
v0x124ab4bb0_0 .var "out_panic", 0 0;
v0x124af1e60_0 .var "out_pc", 31 0;
v0x124af1ef0_0 .var "out_reg_rd", 4 0;
v0x124a32ca0_0 .var "out_reg_rs1", 4 0;
v0x124a32d30_0 .var "out_reg_rs2", 4 0;
v0x124a32210_0 .var "out_rm_value", 31 0;
v0x124a322a0_0 .var "out_store_word_memory", 0 0;
v0x1248d0cb0_0 .var "out_tlbwrite", 0 0;
v0x1248d0d40_0 .var "out_write_register", 0 0;
v0x1248c3ba0_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
S_0x1248a6dd0 .scope module, "decoder_stage" "decode_stage" 4 153, 9 1 0, S_0x133eb3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 5 "reg_rs1";
    .port_info 4 /OUTPUT 5 "reg_rs2";
    .port_info 5 /OUTPUT 5 "reg_d";
    .port_info 6 /OUTPUT 32 "imm_i_type";
    .port_info 7 /OUTPUT 32 "imm_s_type";
    .port_info 8 /OUTPUT 1 "alu_operation";
    .port_info 9 /OUTPUT 4 "alu_operation_type";
    .port_info 10 /OUTPUT 1 "alu_use_imm";
    .port_info 11 /OUTPUT 1 "write_register";
    .port_info 12 /OUTPUT 1 "load_word_memory";
    .port_info 13 /OUTPUT 1 "store_word_memory";
    .port_info 14 /OUTPUT 2 "mem_size";
    .port_info 15 /OUTPUT 1 "load_unsigned";
    .port_info 16 /OUTPUT 1 "branch";
    .port_info 17 /OUTPUT 4 "branch_operation_type";
    .port_info 18 /OUTPUT 1 "jump";
    .port_info 19 /OUTPUT 1 "panic";
    .port_info 20 /OUTPUT 1 "mov_rm";
    .port_info 21 /OUTPUT 1 "tlbwrite";
    .port_info 22 /OUTPUT 1 "iret";
v0x124891520_0 .net "alu_operation", 0 0, v0x1248abf30_0;  alias, 1 drivers
v0x12488ff50_0 .net "alu_operation_type", 3 0, v0x1248ab740_0;  alias, 1 drivers
v0x12488ffe0_0 .net "alu_use_imm", 0 0, v0x1248ab7d0_0;  alias, 1 drivers
v0x12488ab10_0 .net "branch", 0 0, v0x1248aa650_0;  alias, 1 drivers
v0x12488aba0_0 .net "branch_operation_type", 3 0, v0x1248aa6e0_0;  alias, 1 drivers
v0x12488a350_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x12488a3e0_0 .net "funct3", 2 0, L_0x124bc76c0;  1 drivers
v0x1248897a0_0 .net "funct7", 6 0, L_0x124bc78a0;  1 drivers
v0x124889830_0 .net "imm_i_type", 31 0, L_0x124bc8010;  alias, 1 drivers
v0x124859de0_0 .net "imm_s_type", 31 0, L_0x124bc86c0;  alias, 1 drivers
v0x124859e70_0 .net "instruction", 31 0, v0x124825ee0_0;  alias, 1 drivers
v0x1248577a0_0 .net "iret", 0 0, v0x1248e90b0_0;  alias, 1 drivers
v0x124857830_0 .net "jump", 0 0, v0x1248e9140_0;  alias, 1 drivers
v0x124886a10_0 .net "load_unsigned", 0 0, v0x1248e43c0_0;  alias, 1 drivers
v0x124886aa0_0 .net "load_word_memory", 0 0, v0x1248e4450_0;  alias, 1 drivers
v0x124885ee0_0 .net "mem_size", 1 0, v0x1248f4980_0;  alias, 1 drivers
v0x124885f70_0 .net "mov_rm", 0 0, v0x1248f4a10_0;  alias, 1 drivers
v0x124881ea0_0 .net "opcode", 6 0, L_0x124bc7500;  1 drivers
v0x124881f30_0 .net "panic", 0 0, v0x1248f3200_0;  alias, 1 drivers
v0x124852ab0_0 .net "reg_d", 4 0, L_0x124bc75a0;  alias, 1 drivers
v0x124852b40_0 .net "reg_rs1", 4 0, L_0x124bc7760;  alias, 1 drivers
v0x124863070_0 .net "reg_rs2", 4 0, L_0x124bc7800;  alias, 1 drivers
v0x124863100_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
v0x124861860_0 .net "store_word_memory", 0 0, v0x1248aca00_0;  alias, 1 drivers
v0x1248618f0_0 .net "tlbwrite", 0 0, v0x1248aca90_0;  alias, 1 drivers
v0x12481b0f0_0 .net "write_register", 0 0, v0x1248b9f40_0;  alias, 1 drivers
S_0x1248e7a40 .scope module, "control" "control_module" 9 43, 10 1 0, S_0x1248a6dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "alu_operation";
    .port_info 4 /OUTPUT 4 "alu_operation_type";
    .port_info 5 /OUTPUT 1 "alu_use_imm";
    .port_info 6 /OUTPUT 1 "write_register";
    .port_info 7 /OUTPUT 1 "load_word_memory";
    .port_info 8 /OUTPUT 1 "store_word_memory";
    .port_info 9 /OUTPUT 2 "mem_size";
    .port_info 10 /OUTPUT 1 "load_unsigned";
    .port_info 11 /OUTPUT 1 "branch";
    .port_info 12 /OUTPUT 4 "branch_operation_type";
    .port_info 13 /OUTPUT 1 "jump";
    .port_info 14 /OUTPUT 1 "panic";
    .port_info 15 /OUTPUT 1 "mov_rm";
    .port_info 16 /OUTPUT 1 "tlbwrite";
    .port_info 17 /OUTPUT 1 "iret";
v0x1248abf30_0 .var "alu_operation", 0 0;
v0x1248ab740_0 .var "alu_operation_type", 3 0;
v0x1248ab7d0_0 .var "alu_use_imm", 0 0;
v0x1248aa650_0 .var "branch", 0 0;
v0x1248aa6e0_0 .var "branch_operation_type", 3 0;
v0x1248eb6f0_0 .net "funct3", 2 0, L_0x124bc76c0;  alias, 1 drivers
v0x1248eb780_0 .net "funct7", 6 0, L_0x124bc78a0;  alias, 1 drivers
v0x1248e90b0_0 .var "iret", 0 0;
v0x1248e9140_0 .var "jump", 0 0;
v0x1248e43c0_0 .var "load_unsigned", 0 0;
v0x1248e4450_0 .var "load_word_memory", 0 0;
v0x1248f4980_0 .var "mem_size", 1 0;
v0x1248f4a10_0 .var "mov_rm", 0 0;
v0x1248f3170_0 .net "opcode", 6 0, L_0x124bc7500;  alias, 1 drivers
v0x1248f3200_0 .var "panic", 0 0;
v0x1248aca00_0 .var "store_word_memory", 0 0;
v0x1248aca90_0 .var "tlbwrite", 0 0;
v0x1248b9f40_0 .var "write_register", 0 0;
E_0x133ef8110 .event anyedge, v0x1248f3170_0, v0x1248eb780_0, v0x1248eb6f0_0;
S_0x1248e7730 .scope module, "decoder" "decode_instruction" 9 33, 11 1 0, S_0x1248a6dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm_i_type";
    .port_info 8 /OUTPUT 32 "imm_s_type";
v0x1248abea0_0 .net *"_ivl_13", 0 0, L_0x124bc38a0;  1 drivers
v0x1248c7990_0 .net *"_ivl_14", 19 0, L_0x124bc7b40;  1 drivers
v0x1248c7a20_0 .net *"_ivl_17", 11 0, L_0x124bc7d10;  1 drivers
v0x1248c6400_0 .net *"_ivl_21", 0 0, L_0x124bc80b0;  1 drivers
v0x1248c6490_0 .net *"_ivl_22", 19 0, L_0x124bc8150;  1 drivers
v0x12483f3a0_0 .net *"_ivl_25", 6 0, L_0x124bc8320;  1 drivers
v0x12483f430_0 .net *"_ivl_27", 4 0, L_0x124bc8620;  1 drivers
v0x124832290_0 .net "funct3", 2 0, L_0x124bc76c0;  alias, 1 drivers
v0x124832320_0 .net "funct7", 6 0, L_0x124bc78a0;  alias, 1 drivers
v0x12481a590_0 .net "imm_i_type", 31 0, L_0x124bc8010;  alias, 1 drivers
v0x12481a620_0 .net "imm_s_type", 31 0, L_0x124bc86c0;  alias, 1 drivers
v0x124819e30_0 .net "instruction", 31 0, v0x124825ee0_0;  alias, 1 drivers
v0x124819ec0_0 .net "opcode", 6 0, L_0x124bc7500;  alias, 1 drivers
v0x124818d40_0 .net "rd", 4 0, L_0x124bc75a0;  alias, 1 drivers
v0x124818dd0_0 .net "rs1", 4 0, L_0x124bc7760;  alias, 1 drivers
v0x124891490_0 .net "rs2", 4 0, L_0x124bc7800;  alias, 1 drivers
L_0x124bc7500 .part v0x124825ee0_0, 0, 7;
L_0x124bc75a0 .part v0x124825ee0_0, 7, 5;
L_0x124bc76c0 .part v0x124825ee0_0, 12, 3;
L_0x124bc7760 .part v0x124825ee0_0, 15, 5;
L_0x124bc7800 .part v0x124825ee0_0, 20, 5;
L_0x124bc78a0 .part v0x124825ee0_0, 25, 7;
L_0x124bc38a0 .part v0x124825ee0_0, 31, 1;
LS_0x124bc7b40_0_0 .concat [ 1 1 1 1], L_0x124bc38a0, L_0x124bc38a0, L_0x124bc38a0, L_0x124bc38a0;
LS_0x124bc7b40_0_4 .concat [ 1 1 1 1], L_0x124bc38a0, L_0x124bc38a0, L_0x124bc38a0, L_0x124bc38a0;
LS_0x124bc7b40_0_8 .concat [ 1 1 1 1], L_0x124bc38a0, L_0x124bc38a0, L_0x124bc38a0, L_0x124bc38a0;
LS_0x124bc7b40_0_12 .concat [ 1 1 1 1], L_0x124bc38a0, L_0x124bc38a0, L_0x124bc38a0, L_0x124bc38a0;
LS_0x124bc7b40_0_16 .concat [ 1 1 1 1], L_0x124bc38a0, L_0x124bc38a0, L_0x124bc38a0, L_0x124bc38a0;
LS_0x124bc7b40_1_0 .concat [ 4 4 4 4], LS_0x124bc7b40_0_0, LS_0x124bc7b40_0_4, LS_0x124bc7b40_0_8, LS_0x124bc7b40_0_12;
LS_0x124bc7b40_1_4 .concat [ 4 0 0 0], LS_0x124bc7b40_0_16;
L_0x124bc7b40 .concat [ 16 4 0 0], LS_0x124bc7b40_1_0, LS_0x124bc7b40_1_4;
L_0x124bc7d10 .part v0x124825ee0_0, 20, 12;
L_0x124bc8010 .concat [ 12 20 0 0], L_0x124bc7d10, L_0x124bc7b40;
L_0x124bc80b0 .part v0x124825ee0_0, 31, 1;
LS_0x124bc8150_0_0 .concat [ 1 1 1 1], L_0x124bc80b0, L_0x124bc80b0, L_0x124bc80b0, L_0x124bc80b0;
LS_0x124bc8150_0_4 .concat [ 1 1 1 1], L_0x124bc80b0, L_0x124bc80b0, L_0x124bc80b0, L_0x124bc80b0;
LS_0x124bc8150_0_8 .concat [ 1 1 1 1], L_0x124bc80b0, L_0x124bc80b0, L_0x124bc80b0, L_0x124bc80b0;
LS_0x124bc8150_0_12 .concat [ 1 1 1 1], L_0x124bc80b0, L_0x124bc80b0, L_0x124bc80b0, L_0x124bc80b0;
LS_0x124bc8150_0_16 .concat [ 1 1 1 1], L_0x124bc80b0, L_0x124bc80b0, L_0x124bc80b0, L_0x124bc80b0;
LS_0x124bc8150_1_0 .concat [ 4 4 4 4], LS_0x124bc8150_0_0, LS_0x124bc8150_0_4, LS_0x124bc8150_0_8, LS_0x124bc8150_0_12;
LS_0x124bc8150_1_4 .concat [ 4 0 0 0], LS_0x124bc8150_0_16;
L_0x124bc8150 .concat [ 16 4 0 0], LS_0x124bc8150_1_0, LS_0x124bc8150_1_4;
L_0x124bc8320 .part v0x124825ee0_0, 25, 7;
L_0x124bc8620 .part v0x124825ee0_0, 7, 5;
L_0x124bc86c0 .concat [ 5 7 20 0], L_0x124bc8620, L_0x124bc8320, L_0x124bc8150;
S_0x1248e7420 .scope module, "fetch_register" "if_register" 4 105, 12 1 0, S_0x133eb3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /INPUT 1 "in_stall";
    .port_info 5 /INPUT 1 "flush";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "instruction_out";
v0x1248220b0_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x124822140_0 .net "flush", 0 0, L_0x124bd2c30;  alias, 1 drivers
v0x124828630_0 .net "in_stall", 0 0, L_0x124bc7450;  1 drivers
v0x1248286c0_0 .net "instruction_in", 31 0, L_0x124bc69b0;  alias, 1 drivers
v0x124825ee0_0 .var "instruction_out", 31 0;
v0x124825f70_0 .net "pc_in", 31 0, L_0x124bc7170;  alias, 1 drivers
v0x124836080_0 .var "pc_out", 31 0;
v0x124836110_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
S_0x1248e6de0 .scope module, "fetch_stage" "m_fetch" 4 84, 13 1 0, S_0x133eb3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /INPUT 1 "exception";
    .port_info 8 /INPUT 32 "exception_target";
    .port_info 9 /INPUT 1 "vm_enable";
    .port_info 10 /INPUT 1 "itlb_write_en";
    .port_info 11 /INPUT 32 "itlb_write_va";
    .port_info 12 /INPUT 32 "itlb_write_pa";
    .port_info 13 /INPUT 1 "external_stall";
    .port_info 14 /OUTPUT 32 "pc_out";
    .port_info 15 /OUTPUT 32 "instruction_out";
    .port_info 16 /OUTPUT 1 "stall_fetch";
    .port_info 17 /OUTPUT 1 "tlb_miss";
    .port_info 18 /OUTPUT 32 "tlb_fault_addr";
L_0x124bc4230 .functor OR 1, L_0x124bc6cc0, L_0x124bd3040, C4<0>, C4<0>;
L_0x124bc4320 .functor NOT 1, L_0x124bd2b40, C4<0>, C4<0>, C4<0>;
L_0x124bc4390 .functor AND 1, L_0x124bc4230, L_0x124bc4320, C4<1>, C4<1>;
L_0x124bc59d0 .functor AND 1, L_0x124bc2fb0, L_0x124bc55e0, C4<1>, C4<1>;
L_0x124bc5cc0 .functor AND 1, L_0x124bc2fb0, L_0x124bc5ba0, C4<1>, C4<1>;
L_0x124bc5d70 .functor BUFZ 32, L_0x124bc4530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bc7170 .functor BUFZ 32, L_0x124bc4530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bc4680 .functor OR 1, L_0x124bc6cc0, L_0x124bc5cc0, C4<0>, C4<0>;
v0x124a178c0_0 .net *"_ivl_0", 0 0, L_0x124bc4230;  1 drivers
v0x124b0dc50_0 .net *"_ivl_13", 0 0, L_0x124bc5ba0;  1 drivers
v0x124b0dce0_0 .net *"_ivl_2", 0 0, L_0x124bc4320;  1 drivers
v0x124b0c710_0 .net *"_ivl_9", 0 0, L_0x124bc59d0;  1 drivers
v0x124b0c7a0_0 .net "branch", 0 0, v0x1248aa650_0;  alias, 1 drivers
v0x124b072b0_0 .net "branch_target", 12 0, o0x12804dcf0;  alias, 0 drivers
v0x124b07340_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x124b05f40_0 .net "current_pc", 31 0, L_0x124bc4530;  1 drivers
v0x124b05fd0_0 .net "exception", 0 0, L_0x124bd2b40;  alias, 1 drivers
v0x124b053d0_0 .net "exception_target", 31 0, L_0x124bd3830;  alias, 1 drivers
v0x124b05460_0 .net "external_stall", 0 0, L_0x124bd3040;  alias, 1 drivers
v0x124872270_0 .net "final_pc_stall", 0 0, L_0x124bc4390;  1 drivers
v0x124872300_0 .net "icache_stall", 0 0, L_0x124bc6cc0;  1 drivers
v0x124856130_0 .net "instruction_out", 31 0, L_0x124bc69b0;  alias, 1 drivers
v0x1248561c0_0 .net "itlb_hit", 0 0, L_0x124bc55e0;  1 drivers
v0x124855e20_0 .net "itlb_pa", 31 0, L_0x124bc5830;  1 drivers
v0x124855eb0_0 .net "itlb_write_en", 0 0, L_0x124bcb9f0;  alias, 1 drivers
v0x1248554d0_0 .net "itlb_write_pa", 31 0, L_0x124bcbbb0;  alias, 1 drivers
v0x124855560_0 .net "itlb_write_va", 31 0, L_0x124bcbb40;  alias, 1 drivers
v0x12487fc20_0 .net "jump", 0 0, v0x1248e9140_0;  alias, 1 drivers
v0x12487fcb0_0 .net "jump_target", 31 0, L_0x124bc40d0;  alias, 1 drivers
v0x12484f200_0 .net "mem_addr", 31 0, v0x124ac0b20_0;  1 drivers
v0x12484f290_0 .net "mem_rdata", 31 0, L_0x124bc70c0;  1 drivers
v0x12485b940_0 .net "mem_read_en", 0 0, v0x124ac70a0_0;  1 drivers
v0x12485b9d0_0 .net "panic", 0 0, v0x1248f3200_0;  alias, 1 drivers
v0x124824a40_0 .net "pc_out", 31 0, L_0x124bc7170;  alias, 1 drivers
v0x124824ad0_0 .net "pc_phys", 31 0, L_0x124bc5ac0;  1 drivers
v0x12481d8c0_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
v0x12481d950_0 .net "stall_fetch", 0 0, L_0x124bc4680;  alias, 1 drivers
v0x124af1730_0 .net "tlb_fault_addr", 31 0, L_0x124bc5d70;  alias, 1 drivers
v0x124af17c0_0 .net "tlb_miss", 0 0, L_0x124bc5cc0;  alias, 1 drivers
v0x124af8030_0 .net "vm_enable", 0 0, L_0x124bc2fb0;  alias, 1 drivers
L_0x124bc5ac0 .functor MUXZ 32, L_0x124bc4530, L_0x124bc5830, L_0x124bc59d0, C4<>;
L_0x124bc5ba0 .reduce/nor L_0x124bc55e0;
S_0x1248e0b10 .scope module, "icache" "instruction_cache" 13 76, 14 1 0, S_0x1248e6de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "stall";
    .port_info 5 /OUTPUT 1 "mem_read_en";
    .port_info 6 /OUTPUT 32 "mem_addr";
    .port_info 7 /INPUT 32 "mem_rdata";
    .port_info 8 /INPUT 1 "mem_ready";
P_0x133ef51a0 .param/l "LINE_COUNT" 1 14 18, +C4<00000000000000000000000000000100>;
P_0x133ef51e0 .param/l "LINE_COUNT_BITS" 1 14 19, +C4<00000000000000000000000000000010>;
P_0x133ef5220 .param/l "STATE_IDLE" 1 14 39, C4<0>;
P_0x133ef5260 .param/l "STATE_MISS_WAIT" 1 14 40, C4<1>;
P_0x133ef52a0 .param/l "TAG_BITS" 1 14 21, +C4<0000000000000000000000000000011010>;
P_0x133ef52e0 .param/l "WORD_OFFSET_BITS" 1 14 20, +C4<00000000000000000000000000000010>;
L_0x124bc6470 .functor BUFZ 1, L_0x124bc6230, C4<0>, C4<0>, C4<0>;
L_0x124bc66f0 .functor BUFZ 26, L_0x124bc6520, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x124bc68c0 .functor AND 1, L_0x124bc6470, L_0x124bc67a0, C4<1>, C4<1>;
L_0x118041570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x124bc6b30 .functor XNOR 1, v0x124a5b470_0, L_0x118041570, C4<0>, C4<0>;
L_0x124bc6cc0 .functor OR 1, L_0x124bc6b30, L_0x124bc6c20, C4<0>, C4<0>;
v0x124834b90_0 .net *"_ivl_12", 0 0, L_0x124bc6230;  1 drivers
v0x12480c6b0_0 .net *"_ivl_14", 3 0, L_0x124bc62d0;  1 drivers
L_0x118041498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12480c740_0 .net *"_ivl_17", 1 0, L_0x118041498;  1 drivers
v0x124addd80_0 .net *"_ivl_20", 25 0, L_0x124bc6520;  1 drivers
v0x124adde10_0 .net *"_ivl_22", 3 0, L_0x124bc65c0;  1 drivers
L_0x1180414e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124ad0c70_0 .net *"_ivl_25", 1 0, L_0x1180414e0;  1 drivers
v0x124ad0d00_0 .net *"_ivl_28", 0 0, L_0x124bc67a0;  1 drivers
L_0x118041528 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x124ab8f70_0 .net/2u *"_ivl_32", 31 0, L_0x118041528;  1 drivers
v0x124ab9000_0 .net/2u *"_ivl_36", 0 0, L_0x118041570;  1 drivers
v0x124ab8810_0 .net *"_ivl_38", 0 0, L_0x124bc6b30;  1 drivers
v0x124ab88a0_0 .net *"_ivl_41", 0 0, L_0x124bc6c20;  1 drivers
v0x124ab7720_0 .net *"_ivl_7", 27 0, L_0x124bc6080;  1 drivers
L_0x118041450 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x124ab77b0_0 .net/2u *"_ivl_8", 3 0, L_0x118041450;  1 drivers
v0x124afee20_0 .net "addr_index", 1 0, L_0x124bc5ec0;  1 drivers
v0x124afeeb0_0 .net "addr_tag", 25 0, L_0x124bc5fe0;  1 drivers
v0x124afe2f0_0 .net "addr_word_offset", 1 0, L_0x124bc5e20;  1 drivers
v0x124afe380_0 .var "cache_word", 31 0;
v0x124afa2b0_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x124afa340 .array "data_array", 3 0, 127 0;
v0x124ab9ad0_0 .net "hit", 0 0, L_0x124bc68c0;  1 drivers
v0x124ab9b60_0 .net "instruction", 31 0, L_0x124bc69b0;  alias, 1 drivers
v0x124ac0a90_0 .net "line_base_addr", 31 0, L_0x124bc6120;  1 drivers
v0x124ac0b20_0 .var "mem_addr", 31 0;
v0x124ac7010_0 .net "mem_rdata", 31 0, L_0x124bc70c0;  alias, 1 drivers
v0x124ac70a0_0 .var "mem_read_en", 0 0;
L_0x1180415b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124ac48c0_0 .net "mem_ready", 0 0, L_0x1180415b8;  1 drivers
v0x124ac4950_0 .var "miss_counter", 3 0;
v0x124ad4a60_0 .net "pc", 31 0, L_0x124bc5ac0;  alias, 1 drivers
v0x124ad4af0_0 .var "refill_buf", 127 0;
v0x124ad34d0_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
v0x124ad3560_0 .net "stall", 0 0, L_0x124bc6cc0;  alias, 1 drivers
v0x124a5b470_0 .var "state", 0 0;
v0x124a5b500_0 .net "tag", 25 0, L_0x124bc66f0;  1 drivers
v0x124afdb10 .array "tag_array", 3 0, 25 0;
v0x124afdba0_0 .net "valid", 0 0, L_0x124bc6470;  1 drivers
v0x124a4e360 .array "valid_array", 3 0, 0 0;
E_0x1248eb810 .event anyedge, v0x124a5b470_0, v0x124ac4950_0, v0x124ac0a90_0;
v0x124afa340_0 .array/port v0x124afa340, 0;
v0x124afa340_1 .array/port v0x124afa340, 1;
E_0x1248ab860/0 .event anyedge, v0x124afe2f0_0, v0x124afee20_0, v0x124afa340_0, v0x124afa340_1;
v0x124afa340_2 .array/port v0x124afa340, 2;
v0x124afa340_3 .array/port v0x124afa340, 3;
E_0x1248ab860/1 .event anyedge, v0x124afa340_2, v0x124afa340_3;
E_0x1248ab860 .event/or E_0x1248ab860/0, E_0x1248ab860/1;
L_0x124bc5e20 .part L_0x124bc5ac0, 2, 2;
L_0x124bc5ec0 .part L_0x124bc5ac0, 4, 2;
L_0x124bc5fe0 .part L_0x124bc5ac0, 6, 26;
L_0x124bc6080 .part L_0x124bc5ac0, 4, 28;
L_0x124bc6120 .concat [ 4 28 0 0], L_0x118041450, L_0x124bc6080;
L_0x124bc6230 .array/port v0x124a4e360, L_0x124bc62d0;
L_0x124bc62d0 .concat [ 2 2 0 0], L_0x124bc5ec0, L_0x118041498;
L_0x124bc6520 .array/port v0x124afdb10, L_0x124bc65c0;
L_0x124bc65c0 .concat [ 2 2 0 0], L_0x124bc5ec0, L_0x1180414e0;
L_0x124bc67a0 .cmp/eq 26, L_0x124bc66f0, L_0x124bc5fe0;
L_0x124bc69b0 .functor MUXZ 32, L_0x118041528, v0x124afe380_0, L_0x124bc68c0, C4<>;
L_0x124bc6c20 .reduce/nor L_0x124bc68c0;
S_0x1248ed250 .scope module, "itlb" "simple_tlb" 13 59, 15 9 0, S_0x1248e6de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "lookup_va";
    .port_info 3 /INPUT 1 "lookup_valid";
    .port_info 4 /OUTPUT 1 "lookup_hit";
    .port_info 5 /OUTPUT 32 "lookup_pa";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 32 "write_va";
    .port_info 8 /INPUT 32 "write_pa";
P_0x124a36660 .param/l "ENTRY_COUNT" 1 15 25, +C4<00000000000000000000000000000100>;
P_0x124a366a0 .param/l "INDEX_BITS" 1 15 26, +C4<00000000000000000000000000000010>;
P_0x124a366e0 .param/l "PPN_BITS" 1 15 28, +C4<00000000000000000000000000001000>;
P_0x124a36720 .param/l "VPN_BITS" 1 15 27, +C4<00000000000000000000000000010100>;
L_0x124bc4dd0 .functor BUFZ 1, L_0x124bc4bc0, C4<0>, C4<0>, C4<0>;
L_0x124bc50a0 .functor BUFZ 18, L_0x124bc4e80, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x124bc5380 .functor BUFZ 8, L_0x124bc5110, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x118041408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x124bc53f0 .functor AND 1, L_0x118041408, L_0x124bc4dd0, C4<1>, C4<1>;
L_0x124bc55e0 .functor AND 1, L_0x124bc53f0, L_0x124bc54c0, C4<1>, C4<1>;
v0x124a4e3f0_0 .net *"_ivl_14", 0 0, L_0x124bc4bc0;  1 drivers
v0x124a34e10_0 .net *"_ivl_16", 3 0, L_0x124bc4c60;  1 drivers
L_0x1180412e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124a34ea0_0 .net *"_ivl_19", 1 0, L_0x1180412e8;  1 drivers
v0x124aad560_0 .net *"_ivl_22", 17 0, L_0x124bc4e80;  1 drivers
v0x124aad5f0_0 .net *"_ivl_24", 3 0, L_0x124bc4f20;  1 drivers
L_0x118041330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124aac020_0 .net *"_ivl_27", 1 0, L_0x118041330;  1 drivers
v0x124aac0b0_0 .net *"_ivl_30", 7 0, L_0x124bc5110;  1 drivers
v0x124aa6be0_0 .net *"_ivl_32", 3 0, L_0x124bc51b0;  1 drivers
L_0x118041378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124aa6c70_0 .net *"_ivl_35", 1 0, L_0x118041378;  1 drivers
v0x124aa6420_0 .net *"_ivl_39", 0 0, L_0x124bc53f0;  1 drivers
v0x124aa64b0_0 .net *"_ivl_40", 0 0, L_0x124bc54c0;  1 drivers
L_0x1180413c0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x124aa5870_0 .net/2u *"_ivl_44", 11 0, L_0x1180413c0;  1 drivers
v0x124aa5900_0 .net *"_ivl_47", 11 0, L_0x124bc5710;  1 drivers
v0x124a75eb0_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x124a75f40_0 .net "entry_ppn", 7 0, L_0x124bc5380;  1 drivers
v0x124a73870_0 .net "entry_tag", 17 0, L_0x124bc50a0;  1 drivers
v0x124a73900_0 .net "entry_valid", 0 0, L_0x124bc4dd0;  1 drivers
v0x124aa1fb0_0 .var/i "i", 31 0;
v0x124aa2040_0 .net "lookup_hit", 0 0, L_0x124bc55e0;  alias, 1 drivers
v0x124aa17d0_0 .net "lookup_idx", 1 0, L_0x124bc4700;  1 drivers
v0x124aa1860_0 .net "lookup_pa", 31 0, L_0x124bc5830;  alias, 1 drivers
v0x124a9df70_0 .net "lookup_tag", 17 0, L_0x124bc47a0;  1 drivers
v0x124a9e000_0 .net "lookup_va", 31 0, L_0x124bc4530;  alias, 1 drivers
v0x124a6eb80_0 .net "lookup_valid", 0 0, L_0x118041408;  1 drivers
v0x124a6ec10_0 .net "lookup_vpn", 19 0, L_0x124bc45e0;  1 drivers
v0x124a7f140 .array "ppn_array", 3 0, 7 0;
v0x124a7f1d0_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
v0x124a7d930 .array "tag_array", 3 0, 17 0;
v0x124a7d9c0 .array "valid_array", 3 0, 0 0;
v0x124a371c0_0 .net "write_en", 0 0, L_0x124bcb9f0;  alias, 1 drivers
v0x124a37250_0 .net "write_idx", 1 0, L_0x124bc4960;  1 drivers
v0x124a3e180_0 .net "write_pa", 31 0, L_0x124bcbbb0;  alias, 1 drivers
v0x124a3e210_0 .net "write_ppn", 7 0, L_0x124bc4aa0;  1 drivers
v0x124aa2ae0_0 .net "write_tag", 17 0, L_0x124bc4a00;  1 drivers
v0x124aa2b70_0 .net "write_va", 31 0, L_0x124bcbb40;  alias, 1 drivers
v0x124a44700_0 .net "write_vpn", 19 0, L_0x124bc4840;  1 drivers
L_0x124bc45e0 .part L_0x124bc4530, 12, 20;
L_0x124bc4700 .part L_0x124bc45e0, 0, 2;
L_0x124bc47a0 .part L_0x124bc45e0, 2, 18;
L_0x124bc4840 .part L_0x124bcbb40, 12, 20;
L_0x124bc4960 .part L_0x124bc4840, 0, 2;
L_0x124bc4a00 .part L_0x124bc4840, 2, 18;
L_0x124bc4aa0 .part L_0x124bcbbb0, 12, 8;
L_0x124bc4bc0 .array/port v0x124a7d9c0, L_0x124bc4c60;
L_0x124bc4c60 .concat [ 2 2 0 0], L_0x124bc4700, L_0x1180412e8;
L_0x124bc4e80 .array/port v0x124a7d930, L_0x124bc4f20;
L_0x124bc4f20 .concat [ 2 2 0 0], L_0x124bc4700, L_0x118041330;
L_0x124bc5110 .array/port v0x124a7f140, L_0x124bc51b0;
L_0x124bc51b0 .concat [ 2 2 0 0], L_0x124bc4700, L_0x118041378;
L_0x124bc54c0 .cmp/eq 18, L_0x124bc50a0, L_0x124bc47a0;
L_0x124bc5710 .part L_0x124bc4530, 0, 12;
L_0x124bc5830 .concat [ 12 8 12 0], L_0x124bc5710, L_0x124bc5380, L_0x1180413c0;
S_0x1248b6350 .scope module, "memory_ins" "instruction_memory" 13 94, 16 1 0, S_0x1248e6de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction_out";
L_0x124bc70c0 .functor BUFZ 32, L_0x124bc6de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124a44790_0 .net *"_ivl_0", 31 0, L_0x124bc6de0;  1 drivers
v0x124a41fb0_0 .net *"_ivl_3", 11 0, L_0x124bc6e80;  1 drivers
v0x124a42040_0 .net *"_ivl_4", 13 0, L_0x124bc6f40;  1 drivers
L_0x118041600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124a52150_0 .net *"_ivl_7", 1 0, L_0x118041600;  1 drivers
v0x124a521e0_0 .net "address", 31 0, v0x124ac0b20_0;  alias, 1 drivers
v0x124a50bc0_0 .var/i "base", 31 0;
v0x124a50c50_0 .var/i "i", 31 0;
v0x124a26e20 .array "instr_mem", 4095 0, 31 0;
v0x124a26eb0_0 .net "instruction_out", 31 0, L_0x124bc70c0;  alias, 1 drivers
L_0x124bc6de0 .array/port v0x124a26e20, L_0x124bc6f40;
L_0x124bc6e80 .part v0x124ac0b20_0, 2, 12;
L_0x124bc6f40 .concat [ 12 2 0 0], L_0x124bc6e80, L_0x118041600;
S_0x1248af1d0 .scope module, "pc" "m_program_counter" 13 42, 17 1 0, S_0x1248e6de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /INPUT 1 "stall";
    .port_info 8 /INPUT 1 "exception";
    .port_info 9 /INPUT 32 "exception_target";
    .port_info 10 /OUTPUT 32 "pc_out";
L_0x124bc44c0 .functor BUFZ 32, v0x124a204a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bc4530 .functor BUFZ 32, v0x124a204a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124a204a0_0 .var "PC_reg", 31 0;
v0x124a20530_0 .net "branch", 0 0, v0x1248aa650_0;  alias, 1 drivers
v0x124a1fce0_0 .net "branch_target", 12 0, o0x12804dcf0;  alias, 0 drivers
v0x124a1fd70_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x124a1f130_0 .net "exception", 0 0, L_0x124bd2b40;  alias, 1 drivers
v0x124a1f1c0_0 .net "exception_target", 31 0, L_0x124bd3830;  alias, 1 drivers
v0x124a1c3a0_0 .net "jump", 0 0, v0x1248e9140_0;  alias, 1 drivers
v0x124a1c430_0 .net "jump_target", 31 0, L_0x124bc40d0;  alias, 1 drivers
v0x124a1b870_0 .net "panic", 0 0, v0x1248f3200_0;  alias, 1 drivers
v0x124a1b900_0 .net "pc_out", 31 0, L_0x124bc4530;  alias, 1 drivers
v0x124a1b090_0 .net "pc_out_2", 31 0, L_0x124bc44c0;  1 drivers
v0x124a1b120_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
v0x124a17830_0 .net "stall", 0 0, L_0x124bc4390;  alias, 1 drivers
S_0x124ac3420 .scope module, "hazard_unit" "hazard_unit" 4 313, 18 1 0, S_0x133eb3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ex_is_load";
    .port_info 1 /INPUT 1 "ex_is_mov_rm";
    .port_info 2 /INPUT 1 "mem_is_mov_rm";
    .port_info 3 /INPUT 5 "ex_rd";
    .port_info 4 /INPUT 5 "mem_rd";
    .port_info 5 /INPUT 1 "wb_is_mov_rm";
    .port_info 6 /INPUT 5 "wb_rd";
    .port_info 7 /INPUT 5 "id_rs1";
    .port_info 8 /INPUT 5 "id_rs2";
    .port_info 9 /OUTPUT 1 "stall";
v0x124a31530_0 .net "ex_is_load", 0 0, v0x124ab55b0_0;  alias, 1 drivers
v0x124a315c0_0 .net "ex_is_mov_rm", 0 0, v0x124ab4b20_0;  alias, 1 drivers
v0x124834af0_0 .net "ex_rd", 4 0, v0x124af1ef0_0;  alias, 1 drivers
v0x124a8e340_0 .net "id_rs1", 4 0, L_0x124bc7760;  alias, 1 drivers
v0x124a8e3d0_0 .net "id_rs2", 4 0, L_0x124bc7800;  alias, 1 drivers
v0x124a72200_0 .net "mem_is_mov_rm", 0 0, v0x124ab4180_0;  alias, 1 drivers
v0x124a72290_0 .net "mem_rd", 4 0, v0x124ac2a10_0;  alias, 1 drivers
v0x124a71ef0_0 .var "stall", 0 0;
v0x124a71f80_0 .net "wb_is_mov_rm", 0 0, v0x124b04830_0;  alias, 1 drivers
v0x124a71be0_0 .net "wb_rd", 4 0, v0x133eb32a0_0;  alias, 1 drivers
E_0x124881fc0/0 .event anyedge, v0x124a38c70_0, v0x124ab40f0_0, v0x124ac2980_0, v0x124a0eec0_0;
E_0x124881fc0/1 .event anyedge, v0x124a1bca0_0, v0x124ab4180_0, v0x124ac2a10_0, v0x124a71f80_0;
E_0x124881fc0/2 .event anyedge, v0x124a71be0_0;
E_0x124881fc0 .event/or E_0x124881fc0/0, E_0x124881fc0/1, E_0x124881fc0/2;
S_0x124a715a0 .scope module, "m_forwarding_unit" "forwarding_unit" 4 430, 19 1 0, S_0x133eb3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_ex_rs1";
    .port_info 1 /INPUT 5 "id_ex_rs2";
    .port_info 2 /INPUT 5 "ex_mem_rd";
    .port_info 3 /INPUT 1 "ex_mem_regwrite";
    .port_info 4 /INPUT 5 "mem_wb_rd";
    .port_info 5 /INPUT 1 "mem_wb_regwrite";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v0x124a9bcf0_0 .net "ex_mem_rd", 4 0, v0x124ac2a10_0;  alias, 1 drivers
v0x124a9bd80_0 .net "ex_mem_regwrite", 0 0, v0x124a2d390_0;  alias, 1 drivers
v0x124a6b2d0_0 .var "forwardA", 1 0;
v0x124a6b360_0 .var "forwardB", 1 0;
v0x124a77a10_0 .net "id_ex_rs1", 4 0, v0x124a32ca0_0;  alias, 1 drivers
v0x124a77aa0_0 .net "id_ex_rs2", 4 0, v0x124a32d30_0;  alias, 1 drivers
v0x124a40b10_0 .net "mem_wb_rd", 4 0, v0x133eb32a0_0;  alias, 1 drivers
v0x124a40ba0_0 .net "mem_wb_regwrite", 0 0, v0x124a155b0_0;  alias, 1 drivers
E_0x124a1c4c0/0 .event anyedge, v0x124a2d390_0, v0x124ac2a10_0, v0x124a32ca0_0, v0x124a32d30_0;
E_0x124a1c4c0/1 .event anyedge, v0x124a40ba0_0, v0x124a71be0_0, v0x124a6b2d0_0, v0x124a6b360_0;
E_0x124a1c4c0 .event/or E_0x124a1c4c0/0, E_0x124a1c4c0/1;
S_0x124a39990 .scope module, "mem_reg" "memory_register" 4 416, 20 1 0, S_0x133eb3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "wb_data_in";
    .port_info 3 /INPUT 5 "rd_in";
    .port_info 4 /INPUT 1 "is_write_in";
    .port_info 5 /INPUT 1 "mov_rm_in";
    .port_info 6 /INPUT 1 "kill_wb";
    .port_info 7 /INPUT 1 "stall_hold";
    .port_info 8 /OUTPUT 32 "wb_data_out";
    .port_info 9 /OUTPUT 5 "rd_out";
    .port_info 10 /OUTPUT 1 "is_write_out";
    .port_info 11 /OUTPUT 1 "mov_rm_out";
v0x124a07bf0_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x124a07c80_0 .net "is_write_in", 0 0, v0x124a2d390_0;  alias, 1 drivers
v0x124a155b0_0 .var "is_write_out", 0 0;
v0x124a15640_0 .net "kill_wb", 0 0, L_0x124bd2730;  alias, 1 drivers
v0x124b047a0_0 .net "mov_rm_in", 0 0, v0x124ab4180_0;  alias, 1 drivers
v0x124b04830_0 .var "mov_rm_out", 0 0;
v0x133eb3210_0 .net "rd_in", 4 0, L_0x124bd0aa0;  alias, 1 drivers
v0x133eb32a0_0 .var "rd_out", 4 0;
v0x133e70c40_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
v0x133e70cd0_0 .net "stall_hold", 0 0, L_0x124bd21a0;  alias, 1 drivers
v0x133e2dcd0_0 .net "wb_data_in", 31 0, L_0x124bd23f0;  alias, 1 drivers
v0x133e2dd60_0 .var "wb_data_out", 31 0;
S_0x1248f9810 .scope module, "mem_stage_inst" "memory_stage" 4 350, 21 1 0, S_0x133eb3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "write_data_in";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 5 "rd_in";
    .port_info 6 /INPUT 1 "is_load_in";
    .port_info 7 /INPUT 1 "is_store_in";
    .port_info 8 /INPUT 1 "is_write_in";
    .port_info 9 /INPUT 2 "mem_size_in";
    .port_info 10 /INPUT 1 "load_unsigned_in";
    .port_info 11 /INPUT 1 "mov_rm_in";
    .port_info 12 /INPUT 1 "tlbwrite_in";
    .port_info 13 /INPUT 1 "iret_in";
    .port_info 14 /INPUT 32 "rm_value_in";
    .port_info 15 /INPUT 1 "vm_enable";
    .port_info 16 /OUTPUT 32 "wb_data_out";
    .port_info 17 /OUTPUT 5 "rd_out";
    .port_info 18 /OUTPUT 1 "stall_req";
    .port_info 19 /OUTPUT 1 "kill_wb";
    .port_info 20 /OUTPUT 1 "tlb_miss";
    .port_info 21 /OUTPUT 32 "tlb_fault_addr";
    .port_info 22 /OUTPUT 32 "tlb_fault_pc";
    .port_info 23 /OUTPUT 1 "itlb_write_en";
    .port_info 24 /OUTPUT 32 "itlb_write_va";
    .port_info 25 /OUTPUT 32 "itlb_write_pa";
    .port_info 26 /OUTPUT 1 "tlbwrite_priv_fault";
    .port_info 27 /OUTPUT 1 "iret_taken";
    .port_info 28 /OUTPUT 1 "iret_priv_fault";
L_0x124bc99a0 .functor OR 1, v0x124a38d00_0, v0x124a48c30_0, C4<0>, C4<0>;
L_0x124bc9af0 .functor AND 1, v0x124aa42c0_0, L_0x124bc9a50, C4<1>, C4<1>;
L_0x124bc9be0 .functor AND 1, v0x124aa42c0_0, L_0x124bc2fb0, C4<1>, C4<1>;
L_0x124bc9d10 .functor AND 1, v0x124ab27e0_0, L_0x124bc2fb0, C4<1>, C4<1>;
L_0x124bc5a40 .functor AND 1, v0x124ab27e0_0, L_0x124bc9e80, C4<1>, C4<1>;
L_0x124bcb3b0 .functor AND 1, L_0x124bc2fb0, L_0x124bcb000, C4<1>, C4<1>;
L_0x124bcb600 .functor AND 1, L_0x124bc2fb0, L_0x124bc99a0, C4<1>, C4<1>;
L_0x124bcb790 .functor AND 1, L_0x124bcb600, L_0x124bcb670, C4<1>, C4<1>;
L_0x124bcb880 .functor BUFZ 32, v0x124abb610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bcb980 .functor BUFZ 32, v0x124afe7b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bcb9f0 .functor BUFZ 1, L_0x124bc9af0, C4<0>, C4<0>, C4<0>;
L_0x124bcbb40 .functor BUFZ 32, v0x124abb610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bcbbb0 .functor BUFZ 32, v0x124ae4db0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bcf660 .functor AND 1, v0x124a38d00_0, L_0x124bcf420, C4<1>, C4<1>;
L_0x124bcfba0 .functor AND 1, v0x124a48c30_0, L_0x124bcf9f0, C4<1>, C4<1>;
L_0x124bcbc20 .functor NOT 1, L_0x124bcf2c0, C4<0>, C4<0>, C4<0>;
L_0x124bcfd30 .functor AND 1, v0x124a38d00_0, L_0x124bcfc90, C4<1>, C4<1>;
L_0x124bd0890 .functor AND 1, v0x124860770_0, L_0x124bd0b40, C4<1>, C4<1>;
L_0x124bd0e30 .functor AND 1, v0x124860770_0, L_0x124bd0c60, C4<1>, C4<1>;
L_0x124bd21a0 .functor OR 1, L_0x124bcf2c0, v0x124868210_0, C4<0>, C4<0>;
L_0x124bd2610 .functor OR 1, L_0x124bcb790, L_0x124bc9be0, C4<0>, C4<0>;
L_0x124bd2730 .functor OR 1, L_0x124bd2610, L_0x124bc9d10, C4<0>, C4<0>;
L_0x124bd0aa0 .functor BUFZ 5, v0x124ac2a10_0, C4<00000>, C4<00000>, C4<00000>;
v0x12481b5d0_0 .net *"_ivl_102", 31 0, L_0x124bd06d0;  1 drivers
L_0x118041eb8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12481b660_0 .net *"_ivl_105", 29 0, L_0x118041eb8;  1 drivers
L_0x118041f00 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124883460_0 .net/2u *"_ivl_106", 31 0, L_0x118041f00;  1 drivers
v0x12482ed40_0 .net *"_ivl_109", 31 0, L_0x124bd0770;  1 drivers
v0x12482edd0_0 .net *"_ivl_110", 31 0, L_0x124bd0920;  1 drivers
v0x124820c00_0 .net *"_ivl_115", 0 0, L_0x124bd0b40;  1 drivers
L_0x118041f48 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x124820c90_0 .net/2u *"_ivl_118", 3 0, L_0x118041f48;  1 drivers
v0x12481ffe0_0 .net *"_ivl_120", 0 0, L_0x124bd0c60;  1 drivers
L_0x118041f90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124820070_0 .net/2u *"_ivl_124", 1 0, L_0x118041f90;  1 drivers
v0x12481f3c0_0 .net *"_ivl_126", 0 0, L_0x124bd0ea0;  1 drivers
L_0x118041fd8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12481f450_0 .net/2u *"_ivl_128", 23 0, L_0x118041fd8;  1 drivers
v0x124827810_0 .net *"_ivl_13", 0 0, L_0x124bc9e80;  1 drivers
v0x1248278a0_0 .net *"_ivl_130", 31 0, L_0x124bd0f40;  1 drivers
v0x124826bf0_0 .net *"_ivl_132", 31 0, L_0x124bd1120;  1 drivers
v0x124826c80_0 .net *"_ivl_134", 31 0, L_0x124bd11c0;  1 drivers
v0x12480e9a0_0 .net *"_ivl_138", 31 0, L_0x124bd1430;  1 drivers
L_0x118042020 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12480ea30_0 .net *"_ivl_141", 29 0, L_0x118042020;  1 drivers
L_0x118042068 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124810320_0 .net/2u *"_ivl_142", 31 0, L_0x118042068;  1 drivers
v0x12480f5e0_0 .net *"_ivl_145", 31 0, L_0x124bd1260;  1 drivers
v0x12480f670_0 .net *"_ivl_146", 31 0, L_0x124bd16f0;  1 drivers
L_0x1180420b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124aff250_0 .net/2u *"_ivl_150", 1 0, L_0x1180420b0;  1 drivers
v0x124aff2e0_0 .net *"_ivl_152", 0 0, L_0x124bd1940;  1 drivers
L_0x1180420f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124afb7e0_0 .net/2u *"_ivl_154", 23 0, L_0x1180420f8;  1 drivers
v0x124afb870_0 .net *"_ivl_156", 31 0, L_0x124bd1810;  1 drivers
v0x124af7900_0 .net *"_ivl_159", 0 0, L_0x124bd1b20;  1 drivers
v0x124af7990_0 .net *"_ivl_160", 23 0, L_0x124bd19e0;  1 drivers
v0x124af64f0_0 .net *"_ivl_162", 31 0, L_0x124bd1a80;  1 drivers
v0x124af6580_0 .net *"_ivl_164", 31 0, L_0x124bd1e60;  1 drivers
v0x124af3010_0 .net *"_ivl_168", 31 0, L_0x124bd2310;  1 drivers
v0x124af30a0_0 .net *"_ivl_17", 0 0, L_0x124bcb3b0;  1 drivers
v0x124aba2e0_0 .net *"_ivl_174", 0 0, L_0x124bd2610;  1 drivers
v0x124aba370_0 .net *"_ivl_21", 0 0, L_0x124bcb600;  1 drivers
v0x124ab9fb0_0 .net *"_ivl_23", 0 0, L_0x124bcb670;  1 drivers
L_0x118041918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124810220_0 .net/2u *"_ivl_38", 1 0, L_0x118041918;  1 drivers
v0x124aba040_0 .net *"_ivl_40", 0 0, L_0x124bcbd30;  1 drivers
L_0x118041960 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x124acd720_0 .net/2u *"_ivl_42", 3 0, L_0x118041960;  1 drivers
v0x124acd7b0_0 .net *"_ivl_44", 3 0, L_0x124bcbdd0;  1 drivers
L_0x1180419a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x124abf5e0_0 .net/2u *"_ivl_46", 3 0, L_0x1180419a8;  1 drivers
v0x124abf670_0 .net *"_ivl_5", 0 0, L_0x124bc9a50;  1 drivers
L_0x1180419f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124abe9c0_0 .net/2u *"_ivl_50", 1 0, L_0x1180419f0;  1 drivers
v0x124abea50_0 .net *"_ivl_52", 0 0, L_0x124bcc050;  1 drivers
L_0x118041a38 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124abdda0_0 .net/2u *"_ivl_54", 23 0, L_0x118041a38;  1 drivers
v0x124abde30_0 .net *"_ivl_57", 7 0, L_0x124bcc1c0;  1 drivers
v0x124ac61f0_0 .net *"_ivl_58", 31 0, L_0x124bcc260;  1 drivers
v0x124ac6280_0 .net *"_ivl_60", 31 0, L_0x124bcc3a0;  1 drivers
L_0x118041a80 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124ac55d0_0 .net *"_ivl_63", 29 0, L_0x118041a80;  1 drivers
L_0x118041ac8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124ac5660_0 .net/2u *"_ivl_64", 31 0, L_0x118041ac8;  1 drivers
v0x124aae310_0 .net *"_ivl_67", 31 0, L_0x124bcc4c0;  1 drivers
v0x124aae3a0_0 .net *"_ivl_68", 31 0, L_0x124bcc610;  1 drivers
v0x124aafb90_0 .net *"_ivl_73", 0 0, L_0x124bcf420;  1 drivers
v0x124aafc20_0 .net *"_ivl_77", 0 0, L_0x124bcf9f0;  1 drivers
v0x124aaef50_0 .net *"_ivl_83", 0 0, L_0x124bcfc90;  1 drivers
L_0x118041d98 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x124aaefe0_0 .net/2u *"_ivl_86", 1 0, L_0x118041d98;  1 drivers
v0x124a718b0_0 .net *"_ivl_90", 31 0, L_0x124bd0240;  1 drivers
L_0x118041e28 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124a71940_0 .net *"_ivl_93", 29 0, L_0x118041e28;  1 drivers
L_0x118041e70 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124aa2f10_0 .net/2u *"_ivl_94", 31 0, L_0x118041e70;  1 drivers
v0x124aa2fa0_0 .net *"_ivl_97", 31 0, L_0x124bd0320;  1 drivers
v0x124a9f4a0_0 .net *"_ivl_98", 31 0, L_0x124bcfed0;  1 drivers
v0x124a9f530_0 .net "addr_byte_off", 1 0, L_0x124bcbc90;  1 drivers
v0x124a9b5c0_0 .net "alu_result_in", 31 0, v0x124abb610_0;  alias, 1 drivers
v0x124a9b650_0 .net "cache_rdata", 31 0, L_0x124bce390;  1 drivers
v0x124a9a1b0_0 .net "cache_stall", 0 0, L_0x124bcf2c0;  1 drivers
v0x124a9a240_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x124a6d6d0_0 .net "dtlb_hit", 0 0, L_0x124bcb000;  1 drivers
v0x124a6d760_0 .net "dtlb_lookup_valid", 0 0, L_0x124bc99a0;  1 drivers
v0x124a6cab0_0 .net "dtlb_pa", 31 0, L_0x124bcb250;  1 drivers
v0x124a6cb40_0 .net "final_load_byte", 7 0, L_0x124bd15d0;  1 drivers
v0x124a6be90_0 .net "iret_in", 0 0, v0x124ab27e0_0;  alias, 1 drivers
v0x124a6bf20_0 .net "iret_priv_fault", 0 0, L_0x124bc9d10;  alias, 1 drivers
v0x124a7eb00_0 .net "iret_taken", 0 0, L_0x124bc5a40;  alias, 1 drivers
v0x124a7eb90_0 .net "is_load_in", 0 0, v0x124a38d00_0;  alias, 1 drivers
v0x124a7e7a0_0 .net "is_store_in", 0 0, v0x124a48c30_0;  alias, 1 drivers
v0x124a7e830_0 .net "is_write_in", 0 0, v0x124a2d390_0;  alias, 1 drivers
v0x124a7e440_0 .net "itlb_write_en", 0 0, L_0x124bcb9f0;  alias, 1 drivers
v0x124a7e4d0_0 .net "itlb_write_pa", 31 0, L_0x124bcbbb0;  alias, 1 drivers
v0x124a7e0e0_0 .net "itlb_write_va", 31 0, L_0x124bcbb40;  alias, 1 drivers
v0x124a7e170_0 .net "kill_wb", 0 0, L_0x124bd2730;  alias, 1 drivers
v0x124a7c840_0 .net "load_byte", 7 0, L_0x124bd0530;  1 drivers
v0x124a7c8d0_0 .net "load_data", 31 0, L_0x124bd1c00;  1 drivers
v0x124a7bc20_0 .net "load_data_bypassed", 31 0, L_0x124bd1060;  1 drivers
v0x124a7bcb0_0 .net "load_unsigned_in", 0 0, v0x124a2c0a0_0;  alias, 1 drivers
v0x124a7a880_0 .net "mem_addr", 31 0, v0x124a9c7c0_0;  1 drivers
v0x124a7a910_0 .net "mem_byte_en", 3 0, L_0x124bce200;  1 drivers
v0x124a79c60_0 .net "mem_rdata", 31 0, L_0x124bd0150;  1 drivers
v0x124a79cf0_0 .net "mem_read_en", 0 0, L_0x124bcdf50;  1 drivers
L_0x1180417b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124a84610_0 .net "mem_ready", 0 0, L_0x1180417b0;  1 drivers
v0x124a846a0_0 .net "mem_size_in", 1 0, v0x124a04ea0_0;  alias, 1 drivers
v0x124a842e0_0 .net "mem_wdata", 31 0, L_0x124bce190;  1 drivers
v0x124a84370_0 .net "mem_write_en", 0 0, L_0x124bce050;  1 drivers
v0x124a96d70_0 .net "mov_rm_in", 0 0, v0x124ab4180_0;  alias, 1 drivers
v0x124a96e00_0 .net "pc_in", 31 0, v0x124afe7b0_0;  alias, 1 drivers
v0x124a379d0_0 .net "phys_addr", 31 0, L_0x124bcb420;  1 drivers
v0x124a37a60_0 .net "rd_in", 4 0, v0x124ac2a10_0;  alias, 1 drivers
v0x124a376a0_0 .net "rd_out", 4 0, L_0x124bd0aa0;  alias, 1 drivers
v0x124a37730_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
v0x124a4ae10_0 .net "rm_value_in", 31 0, v0x124ae4350_0;  alias, 1 drivers
v0x124a4aea0_0 .net "sb_byte_match", 0 0, L_0x124bd0890;  1 drivers
v0x124a3ccd0_0 .net "sb_enq_addr", 31 0, L_0x124bcede0;  1 drivers
v0x124a3cd60_0 .net "sb_enq_byte_en", 3 0, L_0x124bcf7a0;  1 drivers
v0x124a3c0b0_0 .net "sb_enq_data", 31 0, L_0x124bcf730;  1 drivers
v0x124a3c140_0 .net "sb_enq_valid", 0 0, L_0x124bcf210;  1 drivers
v0x124a3b490_0 .net "sb_load_byte", 7 0, L_0x124bd09c0;  1 drivers
v0x124a3b520_0 .net "sb_lookup_be", 3 0, v0x124862400_0;  1 drivers
v0x124a438e0_0 .net "sb_lookup_data", 31 0, v0x1248620a0_0;  1 drivers
v0x124a43970_0 .net "sb_lookup_hit", 0 0, v0x124860770_0;  1 drivers
v0x124a42cc0_0 .net "sb_mem_addr", 31 0, v0x12485e7b0_0;  1 drivers
v0x124a42d50_0 .net "sb_mem_byte_en", 3 0, v0x12485e840_0;  1 drivers
v0x124a27bd0_0 .net "sb_mem_data", 31 0, v0x12485db90_0;  1 drivers
v0x124a27c60_0 .net "sb_mem_valid", 0 0, v0x124868540_0;  1 drivers
v0x124a29450_0 .net "sb_ready", 0 0, L_0x124bcbc20;  1 drivers
v0x124a294e0_0 .net "sb_stall", 0 0, v0x124868210_0;  1 drivers
v0x124a28810_0 .net "sb_word_match", 0 0, L_0x124bd0e30;  1 drivers
v0x124a288a0_0 .net "stall_req", 0 0, L_0x124bd21a0;  alias, 1 drivers
v0x124a1c7d0_0 .net "store_byte_en", 3 0, L_0x124bcbeb0;  1 drivers
v0x124a1c860_0 .net "store_wdata_aligned", 31 0, L_0x124bcc6f0;  1 drivers
v0x124a18d60_0 .net "tlb_fault_addr", 31 0, L_0x124bcb880;  alias, 1 drivers
v0x124a18df0_0 .net "tlb_fault_pc", 31 0, L_0x124bcb980;  alias, 1 drivers
v0x124a14e80_0 .net "tlb_miss", 0 0, L_0x124bcb790;  alias, 1 drivers
v0x124a14f10_0 .net "tlbwrite_allowed", 0 0, L_0x124bc9af0;  1 drivers
v0x124a13a70_0 .net "tlbwrite_in", 0 0, v0x124aa42c0_0;  alias, 1 drivers
v0x124a13b00_0 .net "tlbwrite_priv_fault", 0 0, L_0x124bc9be0;  alias, 1 drivers
v0x124a10630_0 .net "vm_enable", 0 0, L_0x124bc2fb0;  alias, 1 drivers
v0x124a106c0_0 .net "wb_data_out", 31 0, L_0x124bd23f0;  alias, 1 drivers
v0x124b0ea00_0 .net "write_data_in", 31 0, v0x124ae4db0_0;  alias, 1 drivers
L_0x124bc9a50 .reduce/nor L_0x124bc2fb0;
L_0x124bc9e80 .reduce/nor L_0x124bc2fb0;
L_0x124bcb420 .functor MUXZ 32, v0x124abb610_0, L_0x124bcb250, L_0x124bcb3b0, C4<>;
L_0x124bcb670 .reduce/nor L_0x124bcb000;
L_0x124bcbc90 .part v0x124abb610_0, 0, 2;
L_0x124bcbd30 .cmp/eq 2, v0x124a04ea0_0, L_0x118041918;
L_0x124bcbdd0 .shift/l 4, L_0x118041960, L_0x124bcbc90;
L_0x124bcbeb0 .functor MUXZ 4, L_0x1180419a8, L_0x124bcbdd0, L_0x124bcbd30, C4<>;
L_0x124bcc050 .cmp/eq 2, v0x124a04ea0_0, L_0x1180419f0;
L_0x124bcc1c0 .part v0x124ae4db0_0, 0, 8;
L_0x124bcc260 .concat [ 8 24 0 0], L_0x124bcc1c0, L_0x118041a38;
L_0x124bcc3a0 .concat [ 2 30 0 0], L_0x124bcbc90, L_0x118041a80;
L_0x124bcc4c0 .arith/mult 32, L_0x124bcc3a0, L_0x118041ac8;
L_0x124bcc610 .shift/l 32, L_0x124bcc260, L_0x124bcc4c0;
L_0x124bcc6f0 .functor MUXZ 32, v0x124ae4db0_0, L_0x124bcc610, L_0x124bcc050, C4<>;
L_0x124bcf420 .reduce/nor L_0x124bcb790;
L_0x124bcf9f0 .reduce/nor L_0x124bcb790;
L_0x124bcfc90 .reduce/nor L_0x124bcb790;
L_0x124bcfe30 .cmp/eq 2, v0x124a04ea0_0, L_0x118041d98;
L_0x124bd0240 .concat [ 2 30 0 0], L_0x124bcbc90, L_0x118041e28;
L_0x124bd0320 .arith/mult 32, L_0x124bd0240, L_0x118041e70;
L_0x124bcfed0 .shift/r 32, L_0x124bce390, L_0x124bd0320;
L_0x124bd0530 .part L_0x124bcfed0, 0, 8;
L_0x124bd06d0 .concat [ 2 30 0 0], L_0x124bcbc90, L_0x118041eb8;
L_0x124bd0770 .arith/mult 32, L_0x124bd06d0, L_0x118041f00;
L_0x124bd0920 .shift/r 32, v0x1248620a0_0, L_0x124bd0770;
L_0x124bd09c0 .part L_0x124bd0920, 0, 8;
L_0x124bd0b40 .part/v v0x124862400_0, L_0x124bcbc90, 1;
L_0x124bd0c60 .cmp/eq 4, v0x124862400_0, L_0x118041f48;
L_0x124bd0ea0 .cmp/eq 2, v0x124a04ea0_0, L_0x118041f90;
L_0x124bd0f40 .concat [ 8 24 0 0], L_0x124bd09c0, L_0x118041fd8;
L_0x124bd1120 .functor MUXZ 32, L_0x124bce390, L_0x124bd0f40, L_0x124bd0890, C4<>;
L_0x124bd11c0 .functor MUXZ 32, L_0x124bce390, v0x1248620a0_0, L_0x124bd0e30, C4<>;
L_0x124bd1060 .functor MUXZ 32, L_0x124bd11c0, L_0x124bd1120, L_0x124bd0ea0, C4<>;
L_0x124bd1430 .concat [ 2 30 0 0], L_0x124bcbc90, L_0x118042020;
L_0x124bd1260 .arith/mult 32, L_0x124bd1430, L_0x118042068;
L_0x124bd16f0 .shift/r 32, L_0x124bd1060, L_0x124bd1260;
L_0x124bd15d0 .part L_0x124bd16f0, 0, 8;
L_0x124bd1940 .cmp/eq 2, v0x124a04ea0_0, L_0x1180420b0;
L_0x124bd1810 .concat [ 8 24 0 0], L_0x124bd15d0, L_0x1180420f8;
L_0x124bd1b20 .part L_0x124bd15d0, 7, 1;
LS_0x124bd19e0_0_0 .concat [ 1 1 1 1], L_0x124bd1b20, L_0x124bd1b20, L_0x124bd1b20, L_0x124bd1b20;
LS_0x124bd19e0_0_4 .concat [ 1 1 1 1], L_0x124bd1b20, L_0x124bd1b20, L_0x124bd1b20, L_0x124bd1b20;
LS_0x124bd19e0_0_8 .concat [ 1 1 1 1], L_0x124bd1b20, L_0x124bd1b20, L_0x124bd1b20, L_0x124bd1b20;
LS_0x124bd19e0_0_12 .concat [ 1 1 1 1], L_0x124bd1b20, L_0x124bd1b20, L_0x124bd1b20, L_0x124bd1b20;
LS_0x124bd19e0_0_16 .concat [ 1 1 1 1], L_0x124bd1b20, L_0x124bd1b20, L_0x124bd1b20, L_0x124bd1b20;
LS_0x124bd19e0_0_20 .concat [ 1 1 1 1], L_0x124bd1b20, L_0x124bd1b20, L_0x124bd1b20, L_0x124bd1b20;
LS_0x124bd19e0_1_0 .concat [ 4 4 4 4], LS_0x124bd19e0_0_0, LS_0x124bd19e0_0_4, LS_0x124bd19e0_0_8, LS_0x124bd19e0_0_12;
LS_0x124bd19e0_1_4 .concat [ 4 4 0 0], LS_0x124bd19e0_0_16, LS_0x124bd19e0_0_20;
L_0x124bd19e0 .concat [ 16 8 0 0], LS_0x124bd19e0_1_0, LS_0x124bd19e0_1_4;
L_0x124bd1a80 .concat [ 8 24 0 0], L_0x124bd15d0, L_0x124bd19e0;
L_0x124bd1e60 .functor MUXZ 32, L_0x124bd1a80, L_0x124bd1810, v0x124a2c0a0_0, C4<>;
L_0x124bd1c00 .functor MUXZ 32, L_0x124bd1060, L_0x124bd1e60, L_0x124bd1940, C4<>;
L_0x124bd2310 .functor MUXZ 32, v0x124abb610_0, L_0x124bd1c00, v0x124a38d00_0, C4<>;
L_0x124bd23f0 .functor MUXZ 32, L_0x124bd2310, v0x124ae4350_0, v0x124ab4180_0, C4<>;
S_0x1248deff0 .scope module, "data_mem" "data_memory" 21 175, 22 1 0, S_0x1248f9810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_instruction";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "data_memory_in";
    .port_info 5 /INPUT 4 "byte_en";
    .port_info 6 /OUTPUT 32 "data_memory_out";
L_0x124bd0150 .functor BUFZ 32, L_0x124bcff70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1248e6bb0_0 .net *"_ivl_0", 31 0, L_0x124bcff70;  1 drivers
v0x1248e3ac0_0 .net *"_ivl_3", 11 0, L_0x124bd0010;  1 drivers
v0x1248f6080_0 .net *"_ivl_4", 13 0, L_0x124bd00b0;  1 drivers
L_0x118041de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1248f6110_0 .net *"_ivl_7", 1 0, L_0x118041de0;  1 drivers
v0x1248f35d0_0 .net "address", 31 0, v0x124a9c7c0_0;  alias, 1 drivers
v0x1248f3660_0 .net "byte_en", 3 0, L_0x124bce200;  alias, 1 drivers
v0x1248f2810_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x1248f28a0 .array "data_mem", 4095 0, 31 0;
v0x1248f0850_0 .net "data_memory_in", 31 0, L_0x124bce190;  alias, 1 drivers
v0x1248f08e0_0 .net "data_memory_out", 31 0, L_0x124bd0150;  alias, 1 drivers
v0x1248f94f0_0 .var "new_word", 31 0;
v0x1248f9580_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
v0x1248f8ae0_0 .net "store_instruction", 0 0, L_0x124bce050;  alias, 1 drivers
E_0x124a44820 .event posedge, v0x124acb4b0_0;
L_0x124bcff70 .array/port v0x1248f28a0, L_0x124bd00b0;
L_0x124bd0010 .part v0x124a9c7c0_0, 2, 12;
L_0x124bd00b0 .concat [ 12 2 0 0], L_0x124bd0010, L_0x118041de0;
S_0x1248b6030 .scope module, "dcache" "data_cache" 21 105, 23 22 0, S_0x1248f9810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cpu_read_en";
    .port_info 3 /INPUT 1 "cpu_write_en";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_byte_en";
    .port_info 7 /OUTPUT 32 "cpu_rdata";
    .port_info 8 /OUTPUT 1 "cpu_stall";
    .port_info 9 /OUTPUT 1 "sb_enq_valid";
    .port_info 10 /OUTPUT 32 "sb_enq_addr";
    .port_info 11 /OUTPUT 32 "sb_enq_data";
    .port_info 12 /OUTPUT 4 "sb_enq_byte_en";
    .port_info 13 /INPUT 1 "sb_drain_valid";
    .port_info 14 /INPUT 32 "sb_drain_addr";
    .port_info 15 /INPUT 32 "sb_drain_data";
    .port_info 16 /INPUT 4 "sb_drain_byte_en";
    .port_info 17 /OUTPUT 1 "mem_read_en";
    .port_info 18 /OUTPUT 1 "mem_write_en";
    .port_info 19 /OUTPUT 32 "mem_addr";
    .port_info 20 /OUTPUT 32 "mem_wdata";
    .port_info 21 /OUTPUT 4 "mem_byte_en";
    .port_info 22 /INPUT 32 "mem_rdata";
    .port_info 23 /INPUT 1 "mem_ready";
P_0x124b1ddb0 .param/l "BYTES_PER_WORD" 1 23 74, +C4<00000000000000000000000000000100>;
P_0x124b1ddf0 .param/l "LINE_COUNT" 1 23 68, +C4<00000000000000000000000000000100>;
P_0x124b1de30 .param/l "LINE_COUNT_BITS" 1 23 69, +C4<00000000000000000000000000000010>;
P_0x124b1de70 .param/l "LINE_OFFSET_BITS" 1 23 72, +C4<00000000000000000000000000000100>;
P_0x124b1deb0 .param/l "LINE_SIZE_BYTES" 1 23 71, +C4<00000000000000000000000000010000>;
P_0x124b1def0 .param/l "STATE_IDLE" 1 23 127, C4<00>;
P_0x124b1df30 .param/l "STATE_MISS_WAIT" 1 23 128, C4<01>;
P_0x124b1df70 .param/l "TAG_BITS" 1 23 77, +C4<0000000000000000000000000000011010>;
P_0x124b1dfb0 .param/l "WORD_OFFSET_BITS" 1 23 75, +C4<00000000000000000000000000000010>;
L_0x124bcc890 .functor BUFZ 1, L_0x124bcf660, C4<0>, C4<0>, C4<0>;
L_0x124bcc900 .functor BUFZ 1, L_0x124bcfba0, C4<0>, C4<0>, C4<0>;
L_0x124bccff0 .functor BUFZ 1, L_0x124bcce30, C4<0>, C4<0>, C4<0>;
L_0x124bcd2b0 .functor BUFZ 26, L_0x124bcd0a0, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x124bcd4e0 .functor AND 1, L_0x124bccff0, L_0x124bcd360, C4<1>, C4<1>;
L_0x124bcd800 .functor BUFZ 1, L_0x124bcd590, C4<0>, C4<0>, C4<0>;
L_0x124bcd750 .functor BUFZ 26, L_0x124bcd870, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x124bcdc50 .functor AND 1, L_0x124bcd800, L_0x124bcdb30, C4<1>, C4<1>;
L_0x124bcdf50 .functor BUFZ 1, v0x124a7dd90_0, C4<0>, C4<0>, C4<0>;
L_0x124bce050 .functor BUFZ 1, v0x124a7b0a0_0, C4<0>, C4<0>, C4<0>;
L_0x124bce190 .functor BUFZ 32, v0x124a7d060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bce200 .functor BUFZ 4, v0x124a6e260_0, C4<0000>, C4<0000>, C4<0000>;
L_0x124bce2e0 .functor AND 1, L_0x124bcf660, L_0x124bcd4e0, C4<1>, C4<1>;
L_0x124bce5b0 .functor AND 1, L_0x124bce510, v0x124a40880_0, C4<1>, C4<1>;
L_0x124bce830 .functor AND 1, L_0x124bce5b0, L_0x124bce6e0, C4<1>, C4<1>;
L_0x124bceb60 .functor AND 1, L_0x124bce8a0, L_0x124bce9c0, C4<1>, C4<1>;
L_0x124bcee70 .functor AND 1, L_0x124bcf660, L_0x124bced00, C4<1>, C4<1>;
L_0x124bcef60 .functor AND 1, L_0x124bcfba0, L_0x124bceaa0, C4<1>, C4<1>;
L_0x124bcf0b0 .functor OR 1, L_0x124bcee70, L_0x124bcef60, C4<0>, C4<0>;
L_0x124bcf120 .functor AND 1, L_0x124bcec60, L_0x124bcf0b0, C4<1>, C4<1>;
L_0x124bcf2c0 .functor OR 1, L_0x124bceb60, L_0x124bcf120, C4<0>, C4<0>;
L_0x124bcf370 .functor AND 1, L_0x124bcc900, L_0x124bcd4e0, C4<1>, C4<1>;
L_0x124bcf210 .functor AND 1, L_0x124bcf370, L_0x124bcf4e0, C4<1>, C4<1>;
L_0x124bcede0 .functor BUFZ 32, L_0x124bcb420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bcf730 .functor BUFZ 32, L_0x124bcc6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bcf7a0 .functor BUFZ 4, L_0x124bcbeb0, C4<0000>, C4<0000>, C4<0000>;
v0x124867f00_0 .net *"_ivl_101", 0 0, L_0x124bced00;  1 drivers
v0x124867f90_0 .net *"_ivl_103", 0 0, L_0x124bcee70;  1 drivers
v0x1248727a0_0 .net *"_ivl_105", 0 0, L_0x124bceaa0;  1 drivers
v0x124872830_0 .net *"_ivl_107", 0 0, L_0x124bcef60;  1 drivers
v0x1248551b0_0 .net *"_ivl_109", 0 0, L_0x124bcf0b0;  1 drivers
v0x124855240_0 .net *"_ivl_111", 0 0, L_0x124bcf120;  1 drivers
v0x12484d6e0_0 .net *"_ivl_115", 0 0, L_0x124bcf370;  1 drivers
v0x12484d770_0 .net *"_ivl_117", 0 0, L_0x124bcf4e0;  1 drivers
v0x124880660_0 .net *"_ivl_16", 0 0, L_0x124bcce30;  1 drivers
v0x1248806f0_0 .net *"_ivl_18", 3 0, L_0x124bcced0;  1 drivers
L_0x118041b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124852100_0 .net *"_ivl_21", 1 0, L_0x118041b10;  1 drivers
v0x124852190_0 .net *"_ivl_24", 25 0, L_0x124bcd0a0;  1 drivers
v0x124864770_0 .net *"_ivl_26", 3 0, L_0x124bcd190;  1 drivers
L_0x118041b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124864800_0 .net *"_ivl_29", 1 0, L_0x118041b58;  1 drivers
v0x124861cc0_0 .net *"_ivl_32", 0 0, L_0x124bcd360;  1 drivers
v0x124861d50_0 .net *"_ivl_36", 0 0, L_0x124bcd590;  1 drivers
v0x124860f00_0 .net *"_ivl_38", 3 0, L_0x124bcd630;  1 drivers
L_0x118041ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124860f90_0 .net *"_ivl_41", 1 0, L_0x118041ba0;  1 drivers
v0x124867be0_0 .net *"_ivl_44", 25 0, L_0x124bcd870;  1 drivers
v0x124867c70_0 .net *"_ivl_46", 3 0, L_0x124bcd910;  1 drivers
L_0x118041be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1248671d0_0 .net *"_ivl_49", 1 0, L_0x118041be8;  1 drivers
v0x124867260_0 .net *"_ivl_52", 0 0, L_0x124bcdb30;  1 drivers
v0x124824720_0 .net *"_ivl_57", 27 0, L_0x124bcdd40;  1 drivers
L_0x118041c30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1248247b0_0 .net/2u *"_ivl_58", 3 0, L_0x118041c30;  1 drivers
v0x124821700_0 .net *"_ivl_73", 0 0, L_0x124bce2e0;  1 drivers
L_0x118041c78 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x124821790_0 .net/2u *"_ivl_76", 1 0, L_0x118041c78;  1 drivers
v0x1248294a0_0 .net *"_ivl_78", 0 0, L_0x124bce510;  1 drivers
v0x124829530_0 .net *"_ivl_81", 0 0, L_0x124bce5b0;  1 drivers
L_0x118041cc0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x124827fa0_0 .net/2u *"_ivl_82", 3 0, L_0x118041cc0;  1 drivers
v0x124828030_0 .net *"_ivl_84", 0 0, L_0x124bce6e0;  1 drivers
L_0x118041d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124aea8f0_0 .net/2u *"_ivl_88", 1 0, L_0x118041d08;  1 drivers
v0x124aea980_0 .net *"_ivl_90", 0 0, L_0x124bce8a0;  1 drivers
v0x124aea390_0 .net *"_ivl_93", 0 0, L_0x124bce9c0;  1 drivers
v0x124aea420_0 .net *"_ivl_95", 0 0, L_0x124bceb60;  1 drivers
L_0x118041d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12485ef40_0 .net/2u *"_ivl_96", 1 0, L_0x118041d50;  1 drivers
v0x12485efd0_0 .net *"_ivl_98", 0 0, L_0x124bcec60;  1 drivers
v0x124af8a70_0 .net "addr_index", 1 0, L_0x124bcca90;  1 drivers
v0x124af8b00_0 .net "addr_tag", 25 0, L_0x124bccb30;  1 drivers
v0x124ac3100_0 .net "addr_word_offset", 1 0, L_0x124bcc970;  1 drivers
v0x124ac3190_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x124ac00e0_0 .net "cpu_addr", 31 0, L_0x124bcb420;  alias, 1 drivers
v0x124ac0170_0 .net "cpu_byte_en", 3 0, L_0x124bcbeb0;  alias, 1 drivers
v0x124ac7e80_0 .net "cpu_rdata", 31 0, L_0x124bce390;  alias, 1 drivers
v0x124ac7f10_0 .net "cpu_read_en", 0 0, L_0x124bcf660;  1 drivers
v0x124ac6980_0 .net "cpu_stall", 0 0, L_0x124bcf2c0;  alias, 1 drivers
v0x124ac6a10_0 .net "cpu_wdata", 31 0, L_0x124bcc6f0;  alias, 1 drivers
v0x124a83fd0_0 .net "cpu_write_en", 0 0, L_0x124bcfba0;  1 drivers
v0x124a84060 .array "data_array", 3 0, 127 0;
v0x124a8e870_0 .net "hit", 0 0, L_0x124bcd4e0;  1 drivers
v0x124a8e900_0 .net "line_base_addr", 31 0, L_0x124bcde70;  1 drivers
v0x124a71280_0 .net "line_tag", 25 0, L_0x124bcd2b0;  1 drivers
v0x124a71310_0 .net "line_valid", 0 0, L_0x124bccff0;  1 drivers
v0x124a697b0_0 .var "line_word", 31 0;
v0x124a69840_0 .net "load_req", 0 0, L_0x124bcc890;  1 drivers
v0x124a9c730_0 .net "mem_addr", 31 0, v0x124a9c7c0_0;  alias, 1 drivers
v0x124a9c7c0_0 .var "mem_addr_r", 31 0;
v0x124a6e1d0_0 .net "mem_byte_en", 3 0, L_0x124bce200;  alias, 1 drivers
v0x124a6e260_0 .var "mem_byte_en_r", 3 0;
v0x124a80840_0 .net "mem_rdata", 31 0, L_0x124bd0150;  alias, 1 drivers
v0x124a808d0_0 .net "mem_read_en", 0 0, L_0x124bcdf50;  alias, 1 drivers
v0x124a7dd90_0 .var "mem_read_en_r", 0 0;
v0x124a7de20_0 .net "mem_ready", 0 0, L_0x1180417b0;  alias, 1 drivers
v0x124a7cfd0_0 .net "mem_wdata", 31 0, L_0x124bce190;  alias, 1 drivers
v0x124a7d060_0 .var "mem_wdata_r", 31 0;
v0x124a7b010_0 .net "mem_write_en", 0 0, L_0x124bce050;  alias, 1 drivers
v0x124a7b0a0_0 .var "mem_write_en_r", 0 0;
v0x124a83cb0_0 .var "miss_counter", 3 0;
v0x124a83d40_0 .var "pend_addr", 31 0;
v0x124a832a0_0 .var "pend_byte_en", 3 0;
v0x124a83330_0 .var "pend_index", 1 0;
v0x124a407f0_0 .var "pend_is_load", 0 0;
v0x124a40880_0 .var "pend_is_store", 0 0;
v0x124a3d7d0_0 .var "pend_tag", 25 0;
v0x124a3d860_0 .var "pend_wdata", 31 0;
v0x124a45570_0 .var "pend_word_off", 1 0;
v0x124a45600_0 .var "refill_buf", 127 0;
v0x124a44070_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
v0x124a44100_0 .net "sb_drain_addr", 31 0, v0x12485e7b0_0;  alias, 1 drivers
v0x124a15ff0_0 .net "sb_drain_byte_en", 3 0, v0x12485e840_0;  alias, 1 drivers
v0x124a16080_0 .net "sb_drain_data", 31 0, v0x12485db90_0;  alias, 1 drivers
v0x1248e70f0_0 .net "sb_drain_valid", 0 0, v0x124868540_0;  alias, 1 drivers
v0x1248e7180_0 .net "sb_enq_addr", 31 0, L_0x124bcede0;  alias, 1 drivers
v0x1248e2f10_0 .net "sb_enq_byte_en", 3 0, L_0x124bcf7a0;  alias, 1 drivers
v0x1248e2fa0_0 .net "sb_enq_data", 31 0, L_0x124bcf730;  alias, 1 drivers
v0x1248e22f0_0 .net "sb_enq_valid", 0 0, L_0x124bcf210;  alias, 1 drivers
v0x1248e2380_0 .net "sb_hit", 0 0, L_0x124bcdc50;  1 drivers
v0x1248e16d0_0 .net "sb_index", 1 0, L_0x124bccc70;  1 drivers
v0x1248e1760_0 .net "sb_line_tag", 25 0, L_0x124bcd750;  1 drivers
v0x1248f4340_0 .net "sb_line_valid", 0 0, L_0x124bcd800;  1 drivers
v0x1248f43d0_0 .net "sb_tag", 25 0, L_0x124bccd90;  1 drivers
v0x1248f3fe0_0 .net "sb_word_offset", 1 0, L_0x124bccbd0;  1 drivers
v0x1248f4070_0 .var "state", 1 0;
v0x1248f3c80_0 .net "store_finishing", 0 0, L_0x124bce830;  1 drivers
v0x1248f3d10_0 .net "store_req", 0 0, L_0x124bcc900;  1 drivers
v0x1248f3920_0 .var "store_req_d", 0 0;
v0x1248f39b0 .array "tag_array", 3 0, 25 0;
v0x1248f2080 .array "valid_array", 3 0, 0 0;
E_0x124aa20d0/0 .event anyedge, v0x1248f4070_0, v0x124a407f0_0, v0x124a83cb0_0, v0x124a8e900_0;
E_0x124aa20d0/1 .event anyedge, v0x124a40880_0, v0x124a83d40_0, v0x124a3d860_0, v0x124a832a0_0;
E_0x124aa20d0/2 .event anyedge, v0x1248e70f0_0, v0x124a7dd90_0, v0x124a44100_0, v0x124a16080_0;
E_0x124aa20d0/3 .event anyedge, v0x124a15ff0_0;
E_0x124aa20d0 .event/or E_0x124aa20d0/0, E_0x124aa20d0/1, E_0x124aa20d0/2, E_0x124aa20d0/3;
v0x124a84060_0 .array/port v0x124a84060, 0;
v0x124a84060_1 .array/port v0x124a84060, 1;
E_0x124aad680/0 .event anyedge, v0x124ac3100_0, v0x124af8a70_0, v0x124a84060_0, v0x124a84060_1;
v0x124a84060_2 .array/port v0x124a84060, 2;
v0x124a84060_3 .array/port v0x124a84060, 3;
E_0x124aad680/1 .event anyedge, v0x124a84060_2, v0x124a84060_3;
E_0x124aad680 .event/or E_0x124aad680/0, E_0x124aad680/1;
L_0x124bcc970 .part L_0x124bcb420, 2, 2;
L_0x124bcca90 .part L_0x124bcb420, 4, 2;
L_0x124bccb30 .part L_0x124bcb420, 6, 26;
L_0x124bccbd0 .part v0x12485e7b0_0, 2, 2;
L_0x124bccc70 .part v0x12485e7b0_0, 4, 2;
L_0x124bccd90 .part v0x12485e7b0_0, 6, 26;
L_0x124bcce30 .array/port v0x1248f2080, L_0x124bcced0;
L_0x124bcced0 .concat [ 2 2 0 0], L_0x124bcca90, L_0x118041b10;
L_0x124bcd0a0 .array/port v0x1248f39b0, L_0x124bcd190;
L_0x124bcd190 .concat [ 2 2 0 0], L_0x124bcca90, L_0x118041b58;
L_0x124bcd360 .cmp/eq 26, L_0x124bcd2b0, L_0x124bccb30;
L_0x124bcd590 .array/port v0x1248f2080, L_0x124bcd630;
L_0x124bcd630 .concat [ 2 2 0 0], L_0x124bccc70, L_0x118041ba0;
L_0x124bcd870 .array/port v0x1248f39b0, L_0x124bcd910;
L_0x124bcd910 .concat [ 2 2 0 0], L_0x124bccc70, L_0x118041be8;
L_0x124bcdb30 .cmp/eq 26, L_0x124bcd750, L_0x124bccd90;
L_0x124bcdd40 .part v0x124a83d40_0, 4, 28;
L_0x124bcde70 .concat [ 4 28 0 0], L_0x118041c30, L_0x124bcdd40;
L_0x124bce390 .functor MUXZ 32, L_0x124bd0150, v0x124a697b0_0, L_0x124bce2e0, C4<>;
L_0x124bce510 .cmp/eq 2, v0x1248f4070_0, L_0x118041c78;
L_0x124bce6e0 .cmp/eq 4, v0x124a83cb0_0, L_0x118041cc0;
L_0x124bce8a0 .cmp/ne 2, v0x1248f4070_0, L_0x118041d08;
L_0x124bce9c0 .reduce/nor L_0x124bce830;
L_0x124bcec60 .cmp/eq 2, v0x1248f4070_0, L_0x118041d50;
L_0x124bced00 .reduce/nor L_0x124bcd4e0;
L_0x124bceaa0 .reduce/nor L_0x124bcd4e0;
L_0x124bcf4e0 .reduce/nor v0x1248f3920_0;
S_0x1248b3010 .scope function.vec4.s32, "merge_word" "merge_word" 23 140, 23 140 0, S_0x1248b6030;
 .timescale 0 0;
v0x1248badb0_0 .var "be", 3 0;
; Variable merge_word is vec4 return value of scope S_0x1248b3010
v0x1248b98b0_0 .var "new_w", 31 0;
v0x1248b9940_0 .var "old_w", 31 0;
TD_cpu_general_tb.uut.mem_stage_inst.dcache.merge_word ;
    %load/vec4 v0x1248badb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0x1248b98b0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %load/vec4 v0x1248b9940_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x1248badb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.10, 8;
    %load/vec4 v0x1248b98b0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %load/vec4 v0x1248b9940_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x1248badb0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.12, 8;
    %load/vec4 v0x1248b98b0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %load/vec4 v0x1248b9940_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x1248badb0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %load/vec4 v0x1248b98b0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %load/vec4 v0x1248b9940_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %end;
S_0x1248f1460 .scope module, "dtlb" "simple_tlb" 21 75, 15 9 0, S_0x1248f9810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "lookup_va";
    .port_info 3 /INPUT 1 "lookup_valid";
    .port_info 4 /OUTPUT 1 "lookup_hit";
    .port_info 5 /OUTPUT 32 "lookup_pa";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 32 "write_va";
    .port_info 8 /INPUT 32 "write_pa";
P_0x1248f00c0 .param/l "ENTRY_COUNT" 1 15 25, +C4<00000000000000000000000000000100>;
P_0x1248f0100 .param/l "INDEX_BITS" 1 15 26, +C4<00000000000000000000000000000010>;
P_0x1248f0140 .param/l "PPN_BITS" 1 15 28, +C4<00000000000000000000000000001000>;
P_0x1248f0180 .param/l "VPN_BITS" 1 15 27, +C4<00000000000000000000000000010100>;
L_0x124bca7b0 .functor BUFZ 1, L_0x124bca5a0, C4<0>, C4<0>, C4<0>;
L_0x124bcaaa0 .functor BUFZ 18, L_0x124bca860, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x124bcada0 .functor BUFZ 8, L_0x124bcab10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x124bcae10 .functor AND 1, L_0x124bc99a0, L_0x124bca7b0, C4<1>, C4<1>;
L_0x124bcb000 .functor AND 1, L_0x124bcae10, L_0x124bcaee0, C4<1>, C4<1>;
v0x1248f01c0_0 .net *"_ivl_14", 0 0, L_0x124bca5a0;  1 drivers
v0x1248ef580_0 .net *"_ivl_16", 3 0, L_0x124bca640;  1 drivers
L_0x1180417f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1248f8b70_0 .net *"_ivl_19", 1 0, L_0x1180417f8;  1 drivers
v0x1248f9e50_0 .net *"_ivl_22", 17 0, L_0x124bca860;  1 drivers
v0x1248f9ee0_0 .net *"_ivl_24", 3 0, L_0x124bca900;  1 drivers
L_0x118041840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1248f9b20_0 .net *"_ivl_27", 1 0, L_0x118041840;  1 drivers
v0x1248f9bb0_0 .net *"_ivl_30", 7 0, L_0x124bcab10;  1 drivers
v0x1248ad210_0 .net *"_ivl_32", 3 0, L_0x124bcabb0;  1 drivers
L_0x118041888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1248ad2a0_0 .net *"_ivl_35", 1 0, L_0x118041888;  1 drivers
v0x1248acee0_0 .net *"_ivl_39", 0 0, L_0x124bcae10;  1 drivers
v0x1248acf70_0 .net *"_ivl_40", 0 0, L_0x124bcaee0;  1 drivers
L_0x1180418d0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x1248c0650_0 .net/2u *"_ivl_44", 11 0, L_0x1180418d0;  1 drivers
v0x1248c06e0_0 .net *"_ivl_47", 11 0, L_0x124bcb130;  1 drivers
v0x1248b2510_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x1248b25a0_0 .net "entry_ppn", 7 0, L_0x124bcada0;  1 drivers
v0x1248b18f0_0 .net "entry_tag", 17 0, L_0x124bcaaa0;  1 drivers
v0x1248b1980_0 .net "entry_valid", 0 0, L_0x124bca7b0;  1 drivers
v0x1248b0dd0_0 .var/i "i", 31 0;
v0x1248b9120_0 .net "lookup_hit", 0 0, L_0x124bcb000;  alias, 1 drivers
v0x1248b91b0_0 .net "lookup_idx", 1 0, L_0x124bca0b0;  1 drivers
v0x1248b8500_0 .net "lookup_pa", 31 0, L_0x124bcb250;  alias, 1 drivers
v0x1248b8590_0 .net "lookup_tag", 17 0, L_0x124bca190;  1 drivers
v0x124815430_0 .net "lookup_va", 31 0, v0x124abb610_0;  alias, 1 drivers
v0x1248154c0_0 .net "lookup_valid", 0 0, L_0x124bc99a0;  alias, 1 drivers
v0x124892240_0 .net "lookup_vpn", 19 0, L_0x124bca010;  1 drivers
v0x1248922d0 .array "ppn_array", 3 0, 7 0;
v0x124893ac0_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
v0x124893b50 .array "tag_array", 3 0, 17 0;
v0x124892e80 .array "valid_array", 3 0, 0 0;
v0x124892f10_0 .net "write_en", 0 0, L_0x124bc9af0;  alias, 1 drivers
v0x1248557e0_0 .net "write_idx", 1 0, L_0x124bca2d0;  1 drivers
v0x124855870_0 .net "write_pa", 31 0, v0x124ae4db0_0;  alias, 1 drivers
v0x124886e40_0 .net "write_ppn", 7 0, L_0x124bca480;  1 drivers
v0x1248b0cd0_0 .net "write_tag", 17 0, L_0x124bca3e0;  1 drivers
v0x124886ed0_0 .net "write_va", 31 0, v0x124abb610_0;  alias, 1 drivers
v0x1248833d0_0 .net "write_vpn", 19 0, L_0x124bca230;  1 drivers
L_0x124bca010 .part v0x124abb610_0, 12, 20;
L_0x124bca0b0 .part L_0x124bca010, 0, 2;
L_0x124bca190 .part L_0x124bca010, 2, 18;
L_0x124bca230 .part v0x124abb610_0, 12, 20;
L_0x124bca2d0 .part L_0x124bca230, 0, 2;
L_0x124bca3e0 .part L_0x124bca230, 2, 18;
L_0x124bca480 .part v0x124ae4db0_0, 12, 8;
L_0x124bca5a0 .array/port v0x124892e80, L_0x124bca640;
L_0x124bca640 .concat [ 2 2 0 0], L_0x124bca0b0, L_0x1180417f8;
L_0x124bca860 .array/port v0x124893b50, L_0x124bca900;
L_0x124bca900 .concat [ 2 2 0 0], L_0x124bca0b0, L_0x118041840;
L_0x124bcab10 .array/port v0x1248922d0, L_0x124bcabb0;
L_0x124bcabb0 .concat [ 2 2 0 0], L_0x124bca0b0, L_0x118041888;
L_0x124bcaee0 .cmp/eq 18, L_0x124bcaaa0, L_0x124bca190;
L_0x124bcb130 .part v0x124abb610_0, 0, 12;
L_0x124bcb250 .concat [ 12 8 12 0], L_0x124bcb130, L_0x124bcada0, L_0x1180418d0;
S_0x12487f4f0 .scope module, "sb" "store_buffer" 21 152, 24 1 0, S_0x1248f9810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_op";
    .port_info 3 /INPUT 32 "store_addr";
    .port_info 4 /INPUT 32 "store_data";
    .port_info 5 /INPUT 4 "store_byte_en";
    .port_info 6 /INPUT 1 "lookup_valid";
    .port_info 7 /INPUT 32 "lookup_addr";
    .port_info 8 /INPUT 2 "lookup_byte_off";
    .port_info 9 /INPUT 1 "lookup_word";
    .port_info 10 /OUTPUT 1 "lookup_hit";
    .port_info 11 /OUTPUT 32 "lookup_data";
    .port_info 12 /OUTPUT 4 "lookup_byte_en";
    .port_info 13 /INPUT 1 "mem_ready";
    .port_info 14 /OUTPUT 1 "mem_valid";
    .port_info 15 /OUTPUT 32 "mem_addr";
    .port_info 16 /OUTPUT 32 "mem_data";
    .port_info 17 /OUTPUT 4 "mem_byte_en";
    .port_info 18 /OUTPUT 1 "stall_pipeline";
    .port_info 19 /OUTPUT 1 "buffer_full";
v0x124851600_0 .var "accepted", 0 0;
v0x124851690 .array "buffer_addr", 0 3, 31 0;
v0x1248509e0 .array "buffer_byte_en", 0 3, 3 0;
v0x124850a70 .array "buffer_data", 0 3, 31 0;
v0x12484fdc0_0 .var "buffer_full", 0 0;
v0x12484fe50 .array "buffer_valid", 0 3, 0 0;
v0x124862a30_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x124862ac0_0 .var "drain_idx", 1 0;
v0x1248626d0_0 .var/i "i", 31 0;
v0x124862760_0 .var/i "j", 31 0;
v0x124862370_0 .net "lookup_addr", 31 0, L_0x124bcb420;  alias, 1 drivers
v0x124862400_0 .var "lookup_byte_en", 3 0;
v0x124862010_0 .net "lookup_byte_off", 1 0, L_0x124bcbc90;  alias, 1 drivers
v0x1248620a0_0 .var "lookup_data", 31 0;
v0x124860770_0 .var "lookup_hit", 0 0;
v0x124860800_0 .net "lookup_valid", 0 0, L_0x124bcfd30;  1 drivers
v0x12485fb50_0 .net "lookup_word", 0 0, L_0x124bcfe30;  1 drivers
v0x12485e7b0_0 .var "mem_addr", 31 0;
v0x12485e840_0 .var "mem_byte_en", 3 0;
v0x12485db90_0 .var "mem_data", 31 0;
v0x12485dc20_0 .net "mem_ready", 0 0, L_0x124bcbc20;  alias, 1 drivers
v0x124868540_0 .var "mem_valid", 0 0;
v0x1248685d0_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
v0x124868210_0 .var "stall_pipeline", 0 0;
v0x1248682a0_0 .net "store_addr", 31 0, L_0x124bcede0;  alias, 1 drivers
v0x12487aca0_0 .net "store_byte_en", 3 0, L_0x124bcf7a0;  alias, 1 drivers
v0x12487ad30_0 .net "store_data", 31 0, L_0x124bcf730;  alias, 1 drivers
v0x12481b900_0 .net "store_op", 0 0, L_0x124bcf210;  alias, 1 drivers
v0x12484fe50_0 .array/port v0x12484fe50, 0;
v0x12484fe50_1 .array/port v0x12484fe50, 1;
v0x12484fe50_2 .array/port v0x12484fe50, 2;
E_0x124aa6d00/0 .event anyedge, v0x124860800_0, v0x12484fe50_0, v0x12484fe50_1, v0x12484fe50_2;
v0x12484fe50_3 .array/port v0x12484fe50, 3;
v0x124851690_0 .array/port v0x124851690, 0;
v0x124851690_1 .array/port v0x124851690, 1;
v0x124851690_2 .array/port v0x124851690, 2;
E_0x124aa6d00/1 .event anyedge, v0x12484fe50_3, v0x124851690_0, v0x124851690_1, v0x124851690_2;
v0x124851690_3 .array/port v0x124851690, 3;
E_0x124aa6d00/2 .event anyedge, v0x124851690_3, v0x124ac00e0_0, v0x124860770_0, v0x12485fb50_0;
v0x1248509e0_0 .array/port v0x1248509e0, 0;
v0x1248509e0_1 .array/port v0x1248509e0, 1;
v0x1248509e0_2 .array/port v0x1248509e0, 2;
v0x1248509e0_3 .array/port v0x1248509e0, 3;
E_0x124aa6d00/3 .event anyedge, v0x1248509e0_0, v0x1248509e0_1, v0x1248509e0_2, v0x1248509e0_3;
v0x124850a70_0 .array/port v0x124850a70, 0;
v0x124850a70_1 .array/port v0x124850a70, 1;
v0x124850a70_2 .array/port v0x124850a70, 2;
v0x124850a70_3 .array/port v0x124850a70, 3;
E_0x124aa6d00/4 .event anyedge, v0x124850a70_0, v0x124850a70_1, v0x124850a70_2, v0x124850a70_3;
E_0x124aa6d00/5 .event anyedge, v0x124862010_0;
E_0x124aa6d00 .event/or E_0x124aa6d00/0, E_0x124aa6d00/1, E_0x124aa6d00/2, E_0x124aa6d00/3, E_0x124aa6d00/4, E_0x124aa6d00/5;
E_0x124aac140/0 .event anyedge, v0x12484fe50_0, v0x12484fe50_1, v0x12484fe50_2, v0x12484fe50_3;
E_0x124aac140/1 .event anyedge, v0x1248e70f0_0, v0x124851690_0, v0x124851690_1, v0x124851690_2;
E_0x124aac140/2 .event anyedge, v0x124851690_3, v0x124850a70_0, v0x124850a70_1, v0x124850a70_2;
E_0x124aac140/3 .event anyedge, v0x124850a70_3, v0x1248509e0_0, v0x1248509e0_1, v0x1248509e0_2;
E_0x124aac140/4 .event anyedge, v0x1248509e0_3;
E_0x124aac140 .event/or E_0x124aac140/0, E_0x124aac140/1, E_0x124aac140/2, E_0x124aac140/3, E_0x124aac140/4;
S_0x124b10280 .scope module, "register_table" "register_table" 4 461, 25 2 0, S_0x133eb3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "register_rs1";
    .port_info 3 /INPUT 5 "register_rs2";
    .port_info 4 /INPUT 5 "register_d";
    .port_info 5 /INPUT 32 "data_register_d_in";
    .port_info 6 /INPUT 1 "write_register_d";
    .port_info 7 /OUTPUT 32 "data_register_rs1";
    .port_info 8 /OUTPUT 32 "data_register_rs2";
    .port_info 9 /OUTPUT 32 "data_register_d_out";
L_0x124bd4400 .functor BUFZ 32, L_0x124bd4240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bd4670 .functor BUFZ 32, L_0x124bd44b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bd48e0 .functor BUFZ 32, L_0x124bd4720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124b0f640_0 .net *"_ivl_0", 31 0, L_0x124bd4240;  1 drivers
v0x124b0f6d0_0 .net *"_ivl_10", 6 0, L_0x124bd4550;  1 drivers
L_0x1180422f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1248de290_0 .net *"_ivl_13", 1 0, L_0x1180422f0;  1 drivers
v0x1248de320_0 .net *"_ivl_16", 31 0, L_0x124bd4720;  1 drivers
v0x124a68a50_0 .net *"_ivl_18", 6 0, L_0x124bd47c0;  1 drivers
v0x124a68ae0_0 .net *"_ivl_2", 6 0, L_0x124bd42e0;  1 drivers
L_0x118042338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b1e610_0 .net *"_ivl_21", 1 0, L_0x118042338;  1 drivers
L_0x1180422a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b1e6a0_0 .net *"_ivl_5", 1 0, L_0x1180422a8;  1 drivers
v0x124b1e730_0 .net *"_ivl_8", 31 0, L_0x124bd44b0;  1 drivers
v0x124b1e810_0 .net "clk", 0 0, v0x124b24fb0_0;  alias, 1 drivers
v0x124b1e8a0 .array "data_register", 31 0, 31 0;
v0x124b1e930_0 .net "data_register_d_in", 31 0, v0x133e2dd60_0;  alias, 1 drivers
v0x124b1e9c0_0 .net "data_register_d_out", 31 0, L_0x124bd48e0;  alias, 1 drivers
v0x124b1ea50_0 .net "data_register_rs1", 31 0, L_0x124bd4400;  alias, 1 drivers
v0x124b1eae0_0 .net "data_register_rs2", 31 0, L_0x124bd4670;  alias, 1 drivers
v0x124b1eb70_0 .var/i "i", 31 0;
v0x124b1ec00_0 .net "register_d", 4 0, v0x133eb32a0_0;  alias, 1 drivers
v0x124b1ed90_0 .net "register_rs1", 4 0, L_0x124bc7760;  alias, 1 drivers
v0x124b1ee20_0 .net "register_rs2", 4 0, L_0x124bc7800;  alias, 1 drivers
v0x124b1eeb0_0 .net "reset", 0 0, v0x124b25430_0;  alias, 1 drivers
v0x124b1ef40_0 .net "write_register_d", 0 0, v0x124a155b0_0;  alias, 1 drivers
L_0x124bd4240 .array/port v0x124b1e8a0, L_0x124bd42e0;
L_0x124bd42e0 .concat [ 5 2 0 0], L_0x124bc7760, L_0x1180422a8;
L_0x124bd44b0 .array/port v0x124b1e8a0, L_0x124bd4550;
L_0x124bd4550 .concat [ 5 2 0 0], L_0x124bc7800, L_0x1180422f0;
L_0x124bd4720 .array/port v0x124b1e8a0, L_0x124bd47c0;
L_0x124bd47c0 .concat [ 5 2 0 0], v0x133eb32a0_0, L_0x118042338;
S_0x13512ab80 .scope module, "sb_tb" "sb_tb" 27 3;
 .timescale -9 -12;
v0x124b48aa0_0 .var "clk", 0 0;
v0x124b48b30_0 .var/i "cycle", 31 0;
v0x124b48bc0_0 .var/i "i", 31 0;
v0x124b48c50_0 .var "reset", 0 0;
v0x124b48ce0_0 .var/i "sb_drain_count", 31 0;
v0x124b48db0_0 .var/i "sb_enq_count", 31 0;
S_0x124b25670 .scope module, "uut" "cpu" 27 11, 4 3 0, S_0x13512ab80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x124bd4a30 .functor NOT 1, L_0x124bd4990, C4<0>, C4<0>, C4<0>;
L_0x124bd4ae0 .functor BUFZ 1, L_0x124be3d00, C4<0>, C4<0>, C4<0>;
L_0x124bd4c10 .functor OR 1, v0x124b33ca0_0, L_0x124be4790, C4<0>, C4<0>;
L_0x118042458 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x124bd5b90 .functor AND 32, L_0x124bd5a70, L_0x118042458, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x124bd8fd0 .functor OR 1, L_0x124bd6350, v0x124b33ca0_0, C4<0>, C4<0>;
L_0x124bd9040 .functor OR 1, L_0x124bd8fd0, L_0x124bd4ae0, C4<0>, C4<0>;
L_0x124be43c0 .functor OR 1, L_0x124bd7970, L_0x124bdd3b0, C4<0>, C4<0>;
L_0x124be4430 .functor OR 1, L_0x124be43c0, L_0x124bdb7d0, C4<0>, C4<0>;
L_0x124be4560 .functor OR 1, L_0x124be4430, L_0x124bdb900, C4<0>, C4<0>;
L_0x124be46a0 .functor OR 1, L_0x124be4560, L_0x124bd76f0, C4<0>, C4<0>;
L_0x124be4790 .functor BUFZ 1, L_0x124be46a0, C4<0>, C4<0>, C4<0>;
L_0x124be48e0 .functor OR 1, v0x124b33ca0_0, L_0x124be3d00, C4<0>, C4<0>;
L_0x124be49d0 .functor OR 1, L_0x124be4560, L_0x124bd76f0, C4<0>, C4<0>;
L_0x124be4b30 .functor NOT 1, L_0x124be49d0, C4<0>, C4<0>, C4<0>;
L_0x124be4ba0 .functor AND 1, L_0x124be48e0, L_0x124be4b30, C4<1>, C4<1>;
v0x124b42470_0 .net *"_ivl_1", 0 0, L_0x124bd4990;  1 drivers
L_0x118042380 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x124b42500_0 .net/2u *"_ivl_10", 6 0, L_0x118042380;  1 drivers
v0x124b42590_0 .net *"_ivl_102", 31 0, L_0x124be4c90;  1 drivers
v0x124b42620_0 .net *"_ivl_104", 31 0, L_0x124be4ea0;  1 drivers
v0x124b426b0_0 .net *"_ivl_108", 31 0, L_0x124be4d30;  1 drivers
v0x124b42740_0 .net *"_ivl_110", 31 0, L_0x124be51e0;  1 drivers
L_0x1180432f8 .functor BUFT 1, C4<00000000000000000010000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b427d0_0 .net/2u *"_ivl_114", 31 0, L_0x1180432f8;  1 drivers
L_0x118043340 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x124b42860_0 .net/2u *"_ivl_120", 1 0, L_0x118043340;  1 drivers
v0x124b428f0_0 .net *"_ivl_122", 0 0, L_0x124be55d0;  1 drivers
L_0x118043388 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x124b42980_0 .net/2u *"_ivl_124", 1 0, L_0x118043388;  1 drivers
v0x124b42a10_0 .net *"_ivl_126", 0 0, L_0x124be5430;  1 drivers
v0x124b42aa0_0 .net *"_ivl_128", 31 0, L_0x124be57a0;  1 drivers
L_0x1180433d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x124b42b30_0 .net/2u *"_ivl_132", 1 0, L_0x1180433d0;  1 drivers
v0x124b42bc0_0 .net *"_ivl_134", 0 0, L_0x124be5980;  1 drivers
L_0x118043418 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x124b42c50_0 .net/2u *"_ivl_136", 1 0, L_0x118043418;  1 drivers
v0x124b42ce0_0 .net *"_ivl_138", 0 0, L_0x124be5840;  1 drivers
v0x124b42d70_0 .net *"_ivl_140", 31 0, L_0x124be58e0;  1 drivers
v0x124b42f00_0 .net *"_ivl_15", 6 0, L_0x124bd4ec0;  1 drivers
L_0x1180423c8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x124b42f90_0 .net/2u *"_ivl_16", 6 0, L_0x1180423c8;  1 drivers
v0x124b43020_0 .net *"_ivl_21", 0 0, L_0x124bd5080;  1 drivers
v0x124b430b0_0 .net *"_ivl_22", 10 0, L_0x124bd5120;  1 drivers
v0x124b43140_0 .net *"_ivl_25", 0 0, L_0x124bd53e0;  1 drivers
v0x124b431d0_0 .net *"_ivl_27", 7 0, L_0x124bd5480;  1 drivers
v0x124b43260_0 .net *"_ivl_29", 0 0, L_0x124bd5620;  1 drivers
v0x124b432f0_0 .net *"_ivl_31", 9 0, L_0x124bd56c0;  1 drivers
L_0x118042410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x124b43380_0 .net/2u *"_ivl_32", 0 0, L_0x118042410;  1 drivers
v0x124b43410_0 .net *"_ivl_38", 31 0, L_0x124bd5a70;  1 drivers
v0x124b434a0_0 .net/2u *"_ivl_40", 31 0, L_0x118042458;  1 drivers
v0x124b43530_0 .net *"_ivl_44", 31 0, L_0x124bd5c00;  1 drivers
v0x124b435c0_0 .net *"_ivl_48", 0 0, L_0x124bd8fd0;  1 drivers
v0x124b43650_0 .net *"_ivl_53", 2 0, L_0x124bda390;  1 drivers
L_0x118042800 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x124b436e0_0 .net/2u *"_ivl_54", 2 0, L_0x118042800;  1 drivers
v0x124b43770_0 .net *"_ivl_56", 0 0, L_0x124bda4c0;  1 drivers
v0x124b42e00_0 .net *"_ivl_59", 2 0, L_0x124bda560;  1 drivers
L_0x118042848 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x124b43a00_0 .net/2u *"_ivl_60", 2 0, L_0x118042848;  1 drivers
v0x124b43a90_0 .net *"_ivl_62", 0 0, L_0x124bda7a0;  1 drivers
v0x124b43b20_0 .net *"_ivl_65", 2 0, L_0x124bda840;  1 drivers
L_0x118042890 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x124b43bb0_0 .net/2u *"_ivl_66", 2 0, L_0x118042890;  1 drivers
v0x124b43c40_0 .net *"_ivl_68", 0 0, L_0x124bda700;  1 drivers
v0x124b43cd0_0 .net *"_ivl_71", 2 0, L_0x124bda990;  1 drivers
L_0x1180428d8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x124b43d60_0 .net/2u *"_ivl_72", 2 0, L_0x1180428d8;  1 drivers
v0x124b43df0_0 .net *"_ivl_74", 0 0, L_0x124bda8e0;  1 drivers
v0x124b43e80_0 .net *"_ivl_76", 31 0, L_0x124bdab70;  1 drivers
v0x124b43f10_0 .net *"_ivl_78", 31 0, L_0x124bdace0;  1 drivers
v0x124b43fa0_0 .net *"_ivl_80", 31 0, L_0x124bdadc0;  1 drivers
v0x124b44030_0 .net *"_ivl_84", 0 0, L_0x124be43c0;  1 drivers
v0x124b440c0_0 .net *"_ivl_86", 0 0, L_0x124be4430;  1 drivers
v0x124b44150_0 .net *"_ivl_9", 6 0, L_0x124bd4cc0;  1 drivers
v0x124b441e0_0 .net *"_ivl_94", 0 0, L_0x124be48e0;  1 drivers
v0x124b44270_0 .net *"_ivl_96", 0 0, L_0x124be49d0;  1 drivers
v0x124b44300_0 .net *"_ivl_98", 0 0, L_0x124be4b30;  1 drivers
v0x124b44390_0 .net "alu_op1_real", 31 0, L_0x124be5670;  1 drivers
v0x124b44420_0 .net "alu_op2_real", 31 0, L_0x124be5c80;  1 drivers
v0x124b444b0_0 .net "alu_operation", 0 0, v0x124b2abd0_0;  1 drivers
v0x124b44540_0 .net "alu_output", 31 0, v0x124b27520_0;  1 drivers
v0x124b445d0_0 .net "alu_type", 3 0, v0x124b2ac60_0;  1 drivers
v0x124b44660_0 .net "alu_use_imm", 0 0, v0x124b2acf0_0;  1 drivers
v0x124b446f0_0 .net "branch", 0 0, v0x124b2ad80_0;  1 drivers
v0x124b44780_0 .net "branch_type_operation", 3 0, v0x124b2ae10_0;  1 drivers
v0x124b44810_0 .net "bubble_stall", 0 0, L_0x124bd4c10;  1 drivers
v0x124b448a0_0 .net "clk", 0 0, v0x124b48aa0_0;  1 drivers
v0x124b32530_0 .net "data_register_d", 31 0, L_0x124be6440;  1 drivers
v0x124b44b30_0 .net "data_register_rs1", 31 0, L_0x124be5f60;  1 drivers
v0x124b44bc0_0 .net "data_register_rs2", 31 0, L_0x124be61d0;  1 drivers
v0x124b44c50_0 .net "ex_alu_type", 3 0, v0x124b294a0_0;  1 drivers
v0x124b43800_0 .net "ex_alu_use_imm", 0 0, v0x124b29530_0;  1 drivers
v0x124b43890_0 .net "ex_branch", 0 0, v0x124b295c0_0;  1 drivers
v0x124b43920_0 .net "ex_branch_type", 3 0, v0x124b29650_0;  1 drivers
v0x124b44ce0_0 .net "ex_data_rs1", 31 0, v0x124b296e0_0;  1 drivers
v0x124b44d70_0 .net "ex_data_rs2", 31 0, v0x124b29770_0;  1 drivers
v0x124b44e00_0 .net "ex_imm_i_type", 31 0, v0x124b28e00_0;  1 drivers
v0x124b44e90_0 .net "ex_imm_s_type", 31 0, v0x124b29a00_0;  1 drivers
v0x124b44f20_0 .net "ex_iret", 0 0, v0x124b29a90_0;  1 drivers
v0x124b44fb0_0 .net "ex_jump", 0 0, v0x124b29b20_0;  1 drivers
v0x124b45040_0 .net "ex_load_mem", 0 0, v0x124b29c40_0;  1 drivers
v0x124b450d0_0 .net "ex_load_unsigned", 0 0, v0x124b29bb0_0;  1 drivers
v0x124b45160_0 .net "ex_mem_forward_val", 31 0, L_0x124be5280;  1 drivers
v0x124b451f0_0 .net "ex_mem_size", 1 0, v0x124b29cd0_0;  1 drivers
v0x124b45280_0 .net "ex_mov_rm", 0 0, v0x124b29d60_0;  1 drivers
v0x124b45310_0 .net "ex_panic", 0 0, v0x124b29df0_0;  1 drivers
v0x124b453a0_0 .net "ex_pc", 31 0, v0x124b29e80_0;  1 drivers
v0x124b45430_0 .net "ex_reg_d", 4 0, v0x124b29f10_0;  1 drivers
v0x124b454c0_0 .net "ex_reg_rs1", 4 0, v0x124b29fa0_0;  1 drivers
v0x124b45550_0 .net "ex_reg_rs2", 4 0, v0x124b2a030_0;  1 drivers
v0x124b455e0_0 .net "ex_rm_value", 31 0, v0x124b2a0c0_0;  1 drivers
v0x124b45670_0 .net "ex_store_mem", 0 0, v0x124b2a150_0;  1 drivers
v0x124b45700_0 .net "ex_tlbwrite", 0 0, v0x124b2a1e0_0;  1 drivers
v0x124b45790_0 .net "ex_write_reg", 0 0, v0x124b2a270_0;  1 drivers
v0x124b45820_0 .net "exception_addr", 31 0, L_0x124be4fe0;  1 drivers
v0x124b458b0_0 .net "exception_pc", 31 0, L_0x124be4f40;  1 drivers
v0x124b45940_0 .net "exception_target", 31 0, L_0x124be5390;  1 drivers
v0x124b459d0_0 .net "flush_pipe", 0 0, L_0x124be4790;  1 drivers
v0x124b45a60_0 .net "forwardA", 1 0, v0x124b341a0_0;  1 drivers
v0x124b45af0_0 .net "forwardB", 1 0, v0x124b34230_0;  1 drivers
v0x124b45b80_0 .net "hazard_stall_req", 0 0, v0x124b33ca0_0;  1 drivers
v0x124b45c10_0 .net "hold_stall", 0 0, L_0x124bd4ae0;  1 drivers
v0x124b45ca0_0 .net "if_stall_req", 0 0, L_0x124bd6350;  1 drivers
v0x124b45d30_0 .net "if_tlb_fault_addr", 31 0, L_0x124bd7a20;  1 drivers
v0x124b45dc0_0 .net "if_tlb_miss", 0 0, L_0x124bd7970;  1 drivers
v0x124b45e50_0 .net "imm_i_type", 31 0, L_0x124bd9c00;  1 drivers
v0x124b45ee0_0 .net "imm_j_type", 31 0, L_0x124bd5760;  1 drivers
v0x124b45f70_0 .net "imm_s_type", 31 0, L_0x124bda2b0;  1 drivers
v0x124b46000_0 .net "instruction", 31 0, L_0x124bd8630;  1 drivers
v0x124b46090_0 .net "instruction_pipeline", 31 0, v0x124b2d650_0;  1 drivers
v0x124b46120_0 .net "iret", 0 0, v0x124b2afc0_0;  1 drivers
v0x124b461b0_0 .net "is_jal", 0 0, L_0x124bd4de0;  1 drivers
v0x124b46240_0 .net "is_jalr", 0 0, L_0x124bd4f60;  1 drivers
v0x124b462d0_0 .net "itlb_write_en", 0 0, L_0x124bdd610;  1 drivers
v0x124b46360_0 .net "itlb_write_pa", 31 0, L_0x124bdd7d0;  1 drivers
v0x124b463f0_0 .net "itlb_write_va", 31 0, L_0x124bdd760;  1 drivers
v0x124b46480_0 .net "jal_target", 31 0, L_0x124bd5900;  1 drivers
v0x124b46510_0 .net "jalr_target", 31 0, L_0x124bd5b90;  1 drivers
v0x124b465a0_0 .net "jump", 0 0, v0x124b2b050_0;  1 drivers
v0x124b46630_0 .net "jump_target", 31 0, L_0x124bd5da0;  1 drivers
v0x124b466c0_0 .net "load_unsigned", 0 0, v0x124b2b0e0_0;  1 drivers
v0x124b46750_0 .net "m_alu_output", 31 0, v0x124b25da0_0;  1 drivers
v0x124b467e0_0 .net "m_iret", 0 0, v0x124b25fe0_0;  1 drivers
v0x124b46870_0 .net "m_load_mem", 0 0, v0x124b26100_0;  1 drivers
v0x124b46900_0 .net "m_load_unsigned", 0 0, v0x124b26460_0;  1 drivers
v0x124b469d0_0 .net "m_mem_size", 1 0, v0x124b26580_0;  1 drivers
v0x124b46a60_0 .net "m_mov_rm", 0 0, v0x124b267a0_0;  1 drivers
v0x124b46b70_0 .net "m_pc", 31 0, v0x124b268c0_0;  1 drivers
v0x124b46c00_0 .net "m_register_d", 4 0, v0x124b269e0_0;  1 drivers
v0x124b46d10_0 .net "m_rm_value", 31 0, v0x124b26b90_0;  1 drivers
v0x124b46da0_0 .net "m_store_data", 31 0, v0x124b26d40_0;  1 drivers
v0x124b46e30_0 .net "m_store_mem", 0 0, v0x124b26220_0;  1 drivers
v0x124b46f00_0 .net "m_tlbwrite", 0 0, v0x124b26e60_0;  1 drivers
v0x124b46fd0_0 .net "m_write_reg", 0 0, v0x124b26340_0;  1 drivers
v0x124b470e0_0 .net "mem_iret_priv_fault", 0 0, L_0x124bdb900;  1 drivers
v0x124b47170_0 .net "mem_iret_taken", 0 0, L_0x124bd76f0;  1 drivers
v0x124b47200_0 .net "mem_kill_wb", 0 0, L_0x124be4290;  1 drivers
v0x124b47290_0 .net "mem_rd_pass_through", 4 0, L_0x124be2600;  1 drivers
v0x124b47360_0 .net "mem_read_word", 0 0, v0x124b2b170_0;  1 drivers
v0x124b473f0_0 .net "mem_size", 1 0, v0x124b2b200_0;  1 drivers
v0x124b47480_0 .net "mem_stall_req", 0 0, L_0x124be3d00;  1 drivers
v0x124b47510_0 .net "mem_tlb_fault_addr", 31 0, L_0x124bdd4a0;  1 drivers
v0x124b475a0_0 .net "mem_tlb_fault_pc", 31 0, L_0x124bdd5a0;  1 drivers
v0x124b47630_0 .net "mem_tlb_miss", 0 0, L_0x124bdd3b0;  1 drivers
v0x124b476c0_0 .net "mem_tlbwrite_priv_fault", 0 0, L_0x124bdb7d0;  1 drivers
v0x124b47750_0 .net "mem_write_word", 0 0, v0x124b2b440_0;  1 drivers
v0x124b477e0_0 .net "mov_rm", 0 0, v0x124b2b290_0;  1 drivers
o0x128057ad0 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
v0x124b47870_0 .net "offset", 12 0, o0x128057ad0;  0 drivers
v0x124b47940_0 .net "panic", 0 0, v0x124b2b3b0_0;  1 drivers
v0x124b479d0_0 .net "pc_pipeline", 31 0, v0x124b2d770_0;  1 drivers
v0x124b47aa0_0 .net "program_counter", 31 0, L_0x124bd8d60;  1 drivers
v0x124b47b70_0 .net "redirect_exception", 0 0, L_0x124be46a0;  1 drivers
v0x124b47c40_0 .net "reg_d", 4 0, L_0x124bd9190;  1 drivers
v0x124b47cd0_0 .net "reg_rs1", 4 0, L_0x124bd9350;  1 drivers
v0x124b47d60_0 .net "reg_rs2", 4 0, L_0x124bd93f0;  1 drivers
v0x124b47df0_0 .net "reset", 0 0, v0x124b48c50_0;  1 drivers
v0x124b33300_0 .var "rm0", 31 0;
v0x124b48080_0 .var "rm1", 31 0;
v0x124b48110_0 .var "rm2", 31 0;
v0x124b481a0_0 .var "rm3", 31 0;
v0x124b48230_0 .var "rm4", 31 0;
v0x124b482c0_0 .net "rm_read_value", 31 0, L_0x124bdaf40;  1 drivers
v0x124b48360_0 .net "stall_for_fetch_stage", 0 0, L_0x124be4ba0;  1 drivers
v0x124b48410_0 .net "tlbwrite", 0 0, v0x124b2b4d0_0;  1 drivers
v0x124b484a0_0 .net "vm_enable", 0 0, L_0x124bd4a30;  1 drivers
v0x124b48570_0 .net "vm_exception", 0 0, L_0x124be4560;  1 drivers
v0x124b48600_0 .net "wb_data_in", 31 0, L_0x124be3f50;  1 drivers
v0x124b486d0_0 .net "wb_data_out", 31 0, v0x124b34dc0_0;  1 drivers
v0x124b487a0_0 .net "wb_mov_rm", 0 0, v0x124b34a60_0;  1 drivers
v0x124b48870_0 .net "wb_register_d", 4 0, v0x124b34b80_0;  1 drivers
v0x124b48980_0 .net "wb_write_reg", 0 0, v0x124b348b0_0;  1 drivers
v0x124b48a10_0 .net "write_reg", 0 0, v0x124b2b660_0;  1 drivers
L_0x124bd4990 .part v0x124b48230_0, 0, 1;
L_0x124bd4cc0 .part v0x124b2d650_0, 0, 7;
L_0x124bd4de0 .cmp/eq 7, L_0x124bd4cc0, L_0x118042380;
L_0x124bd4ec0 .part v0x124b2d650_0, 0, 7;
L_0x124bd4f60 .cmp/eq 7, L_0x124bd4ec0, L_0x1180423c8;
L_0x124bd5080 .part v0x124b2d650_0, 31, 1;
LS_0x124bd5120_0_0 .concat [ 1 1 1 1], L_0x124bd5080, L_0x124bd5080, L_0x124bd5080, L_0x124bd5080;
LS_0x124bd5120_0_4 .concat [ 1 1 1 1], L_0x124bd5080, L_0x124bd5080, L_0x124bd5080, L_0x124bd5080;
LS_0x124bd5120_0_8 .concat [ 1 1 1 0], L_0x124bd5080, L_0x124bd5080, L_0x124bd5080;
L_0x124bd5120 .concat [ 4 4 3 0], LS_0x124bd5120_0_0, LS_0x124bd5120_0_4, LS_0x124bd5120_0_8;
L_0x124bd53e0 .part v0x124b2d650_0, 31, 1;
L_0x124bd5480 .part v0x124b2d650_0, 12, 8;
L_0x124bd5620 .part v0x124b2d650_0, 20, 1;
L_0x124bd56c0 .part v0x124b2d650_0, 21, 10;
LS_0x124bd5760_0_0 .concat [ 1 10 1 8], L_0x118042410, L_0x124bd56c0, L_0x124bd5620, L_0x124bd5480;
LS_0x124bd5760_0_4 .concat [ 1 11 0 0], L_0x124bd53e0, L_0x124bd5120;
L_0x124bd5760 .concat [ 20 12 0 0], LS_0x124bd5760_0_0, LS_0x124bd5760_0_4;
L_0x124bd5900 .arith/sum 32, v0x124b2d770_0, L_0x124bd5760;
L_0x124bd5a70 .arith/sum 32, L_0x124be5f60, L_0x124bd9c00;
L_0x124bd5c00 .functor MUXZ 32, L_0x124be5f60, L_0x124bd5b90, L_0x124bd4f60, C4<>;
L_0x124bd5da0 .functor MUXZ 32, L_0x124bd5c00, L_0x124bd5900, L_0x124bd4de0, C4<>;
L_0x124bda390 .part L_0x124bd9350, 0, 3;
L_0x124bda4c0 .cmp/eq 3, L_0x124bda390, L_0x118042800;
L_0x124bda560 .part L_0x124bd9350, 0, 3;
L_0x124bda7a0 .cmp/eq 3, L_0x124bda560, L_0x118042848;
L_0x124bda840 .part L_0x124bd9350, 0, 3;
L_0x124bda700 .cmp/eq 3, L_0x124bda840, L_0x118042890;
L_0x124bda990 .part L_0x124bd9350, 0, 3;
L_0x124bda8e0 .cmp/eq 3, L_0x124bda990, L_0x1180428d8;
L_0x124bdab70 .functor MUXZ 32, v0x124b48230_0, v0x124b481a0_0, L_0x124bda8e0, C4<>;
L_0x124bdace0 .functor MUXZ 32, L_0x124bdab70, v0x124b48110_0, L_0x124bda700, C4<>;
L_0x124bdadc0 .functor MUXZ 32, L_0x124bdace0, v0x124b48080_0, L_0x124bda7a0, C4<>;
L_0x124bdaf40 .functor MUXZ 32, L_0x124bdadc0, v0x124b33300_0, L_0x124bda4c0, C4<>;
L_0x124be4c90 .functor MUXZ 32, L_0x124bd8d60, v0x124b268c0_0, L_0x124bdb900, C4<>;
L_0x124be4ea0 .functor MUXZ 32, L_0x124be4c90, v0x124b268c0_0, L_0x124bdb7d0, C4<>;
L_0x124be4f40 .functor MUXZ 32, L_0x124be4ea0, L_0x124bdd5a0, L_0x124bdd3b0, C4<>;
L_0x124be4d30 .functor MUXZ 32, L_0x124bd7a20, v0x124b25da0_0, L_0x124bdb900, C4<>;
L_0x124be51e0 .functor MUXZ 32, L_0x124be4d30, v0x124b25da0_0, L_0x124bdb7d0, C4<>;
L_0x124be4fe0 .functor MUXZ 32, L_0x124be51e0, L_0x124bdd4a0, L_0x124bdd3b0, C4<>;
L_0x124be5390 .functor MUXZ 32, v0x124b33300_0, L_0x1180432f8, L_0x124be4560, C4<>;
L_0x124be5280 .functor MUXZ 32, v0x124b25da0_0, v0x124b26b90_0, v0x124b267a0_0, C4<>;
L_0x124be55d0 .cmp/eq 2, v0x124b341a0_0, L_0x118043340;
L_0x124be5430 .cmp/eq 2, v0x124b341a0_0, L_0x118043388;
L_0x124be57a0 .functor MUXZ 32, v0x124b296e0_0, v0x124b34dc0_0, L_0x124be5430, C4<>;
L_0x124be5670 .functor MUXZ 32, L_0x124be57a0, L_0x124be5280, L_0x124be55d0, C4<>;
L_0x124be5980 .cmp/eq 2, v0x124b34230_0, L_0x1180433d0;
L_0x124be5840 .cmp/eq 2, v0x124b34230_0, L_0x118043418;
L_0x124be58e0 .functor MUXZ 32, v0x124b29770_0, v0x124b34dc0_0, L_0x124be5840, C4<>;
L_0x124be5c80 .functor MUXZ 32, L_0x124be58e0, L_0x124be5280, L_0x124be5980, C4<>;
S_0x124b257e0 .scope module, "alu_register" "alu_register" 4 280, 5 1 0, S_0x124b25670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "is_write_in";
    .port_info 3 /INPUT 1 "is_load_in";
    .port_info 4 /INPUT 1 "is_store_in";
    .port_info 5 /INPUT 2 "mem_size_in";
    .port_info 6 /INPUT 1 "load_unsigned_in";
    .port_info 7 /INPUT 32 "store_data_in";
    .port_info 8 /INPUT 32 "pc_in";
    .port_info 9 /INPUT 1 "mov_rm_in";
    .port_info 10 /INPUT 1 "tlbwrite_in";
    .port_info 11 /INPUT 1 "iret_in";
    .port_info 12 /INPUT 32 "rm_value_in";
    .port_info 13 /INPUT 32 "alu_result_in";
    .port_info 14 /INPUT 5 "register_d_in";
    .port_info 15 /INPUT 1 "flush";
    .port_info 16 /INPUT 1 "stall_hold";
    .port_info 17 /OUTPUT 1 "is_write_out";
    .port_info 18 /OUTPUT 1 "is_load_out";
    .port_info 19 /OUTPUT 1 "is_store_out";
    .port_info 20 /OUTPUT 2 "mem_size_out";
    .port_info 21 /OUTPUT 1 "load_unsigned_out";
    .port_info 22 /OUTPUT 32 "alu_result_out";
    .port_info 23 /OUTPUT 5 "register_d_out";
    .port_info 24 /OUTPUT 32 "store_data_out";
    .port_info 25 /OUTPUT 32 "pc_out";
    .port_info 26 /OUTPUT 1 "mov_rm_out";
    .port_info 27 /OUTPUT 1 "tlbwrite_out";
    .port_info 28 /OUTPUT 1 "iret_out";
    .port_info 29 /OUTPUT 32 "rm_value_out";
v0x124b25d10_0 .net "alu_result_in", 31 0, v0x124b27520_0;  alias, 1 drivers
v0x124b25da0_0 .var "alu_result_out", 31 0;
v0x124b25e30_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b25ec0_0 .net "flush", 0 0, L_0x124be4790;  alias, 1 drivers
v0x124b25f50_0 .net "iret_in", 0 0, v0x124b29a90_0;  alias, 1 drivers
v0x124b25fe0_0 .var "iret_out", 0 0;
v0x124b26070_0 .net "is_load_in", 0 0, v0x124b29c40_0;  alias, 1 drivers
v0x124b26100_0 .var "is_load_out", 0 0;
v0x124b26190_0 .net "is_store_in", 0 0, v0x124b2a150_0;  alias, 1 drivers
v0x124b26220_0 .var "is_store_out", 0 0;
v0x124b262b0_0 .net "is_write_in", 0 0, v0x124b2a270_0;  alias, 1 drivers
v0x124b26340_0 .var "is_write_out", 0 0;
v0x124b263d0_0 .net "load_unsigned_in", 0 0, v0x124b29bb0_0;  alias, 1 drivers
v0x124b26460_0 .var "load_unsigned_out", 0 0;
v0x124b264f0_0 .net "mem_size_in", 1 0, v0x124b29cd0_0;  alias, 1 drivers
v0x124b26580_0 .var "mem_size_out", 1 0;
v0x124b26610_0 .net "mov_rm_in", 0 0, v0x124b29d60_0;  alias, 1 drivers
v0x124b267a0_0 .var "mov_rm_out", 0 0;
v0x124b26830_0 .net "pc_in", 31 0, v0x124b29e80_0;  alias, 1 drivers
v0x124b268c0_0 .var "pc_out", 31 0;
v0x124b26950_0 .net "register_d_in", 4 0, v0x124b29f10_0;  alias, 1 drivers
v0x124b269e0_0 .var "register_d_out", 4 0;
v0x124b26a70_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
v0x124b26b00_0 .net "rm_value_in", 31 0, v0x124b2a0c0_0;  alias, 1 drivers
v0x124b26b90_0 .var "rm_value_out", 31 0;
v0x124b26c20_0 .net "stall_hold", 0 0, L_0x124be3d00;  alias, 1 drivers
v0x124b26cb0_0 .net "store_data_in", 31 0, L_0x124be5c80;  alias, 1 drivers
v0x124b26d40_0 .var "store_data_out", 31 0;
v0x124b26dd0_0 .net "tlbwrite_in", 0 0, v0x124b2a1e0_0;  alias, 1 drivers
v0x124b26e60_0 .var "tlbwrite_out", 0 0;
E_0x124a420d0 .event posedge, v0x124b26a70_0, v0x124b25e30_0;
S_0x124b26fe0 .scope module, "alu_stage" "alu_stage" 4 265, 6 1 0, S_0x124b25670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_op1";
    .port_info 3 /INPUT 32 "alu_op2";
    .port_info 4 /INPUT 4 "alu_operation";
    .port_info 5 /INPUT 1 "alu_use_imm";
    .port_info 6 /INPUT 1 "is_write_in";
    .port_info 7 /INPUT 1 "is_store_in";
    .port_info 8 /INPUT 1 "is_load_in";
    .port_info 9 /INPUT 1 "is_branch";
    .port_info 10 /INPUT 32 "imm_i_type";
    .port_info 11 /INPUT 32 "imm_s_type";
    .port_info 12 /OUTPUT 32 "alu_result";
P_0x124a9c850 .param/l "CMD_ADD" 1 6 17, C4<0001>;
L_0x124bdb3c0 .functor OR 1, v0x124b29c40_0, v0x124b2a150_0, C4<0>, C4<0>;
v0x124b275b0_0 .net *"_ivl_0", 31 0, L_0x124bdb060;  1 drivers
v0x124b27640_0 .net *"_ivl_2", 31 0, L_0x124bdb100;  1 drivers
v0x124b276d0_0 .net *"_ivl_7", 0 0, L_0x124bdb3c0;  1 drivers
L_0x118042920 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x124b27760_0 .net/2u *"_ivl_8", 3 0, L_0x118042920;  1 drivers
v0x124b277f0_0 .net "alu_op1", 31 0, L_0x124be5670;  alias, 1 drivers
v0x124b27880_0 .net "alu_op2", 31 0, L_0x124be5c80;  alias, 1 drivers
v0x124b27910_0 .net "alu_operation", 3 0, v0x124b294a0_0;  alias, 1 drivers
v0x124b279a0_0 .net "alu_result", 31 0, v0x124b27520_0;  alias, 1 drivers
v0x124b27a30_0 .net "alu_src_b", 31 0, L_0x124bdb220;  1 drivers
v0x124b27ac0_0 .net "alu_use_imm", 0 0, v0x124b29530_0;  alias, 1 drivers
v0x124b27b50_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b27be0_0 .net "effective_alu_op", 3 0, L_0x124bdb430;  1 drivers
v0x124b27c70_0 .net "imm_i_type", 31 0, v0x124b28e00_0;  alias, 1 drivers
v0x124b27d00_0 .net "imm_s_type", 31 0, v0x124b29a00_0;  alias, 1 drivers
v0x124b27d90_0 .net "is_branch", 0 0, v0x124b295c0_0;  alias, 1 drivers
v0x124b27e20_0 .net "is_load_in", 0 0, v0x124b29c40_0;  alias, 1 drivers
v0x124b27eb0_0 .net "is_store_in", 0 0, v0x124b2a150_0;  alias, 1 drivers
v0x124b28040_0 .net "is_write_in", 0 0, v0x124b2a270_0;  alias, 1 drivers
v0x124b280d0_0 .net "rst", 0 0, v0x124b48c50_0;  alias, 1 drivers
L_0x124bdb060 .functor MUXZ 32, L_0x124be5c80, v0x124b28e00_0, v0x124b29530_0, C4<>;
L_0x124bdb100 .functor MUXZ 32, L_0x124bdb060, v0x124b29a00_0, v0x124b2a150_0, C4<>;
L_0x124bdb220 .functor MUXZ 32, L_0x124bdb100, v0x124b28e00_0, v0x124b29c40_0, C4<>;
L_0x124bdb430 .functor MUXZ 4, v0x124b294a0_0, L_0x118042920, L_0x124bdb3c0, C4<>;
S_0x124b27290 .scope module, "alu" "alu_module" 6 35, 7 4 0, S_0x124b26fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_a";
    .port_info 1 /INPUT 32 "reg_b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result_value";
v0x124b25950_0 .net "alu_ctrl", 3 0, L_0x124bdb430;  alias, 1 drivers
v0x124b27400_0 .net "reg_a", 31 0, L_0x124be5670;  alias, 1 drivers
v0x124b27490_0 .net "reg_b", 31 0, L_0x124bdb220;  alias, 1 drivers
v0x124b27520_0 .var "result_value", 31 0;
E_0x124a840f0 .event anyedge, v0x124b25950_0, v0x124b27400_0, v0x124b27490_0;
S_0x124b28160 .scope module, "decoder_register" "id_register" 4 185, 8 1 0, S_0x124b25670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in_data_register_rs1";
    .port_info 3 /INPUT 32 "in_data_register_rs2";
    .port_info 4 /INPUT 32 "in_data_register_d";
    .port_info 5 /INPUT 5 "in_reg_d";
    .port_info 6 /INPUT 4 "in_alu_operation_type";
    .port_info 7 /INPUT 1 "in_alu_use_imm";
    .port_info 8 /INPUT 1 "in_write_register";
    .port_info 9 /INPUT 1 "in_load_word_memory";
    .port_info 10 /INPUT 1 "in_store_word_memory";
    .port_info 11 /INPUT 2 "in_mem_size";
    .port_info 12 /INPUT 1 "in_load_unsigned";
    .port_info 13 /INPUT 1 "in_branch";
    .port_info 14 /INPUT 4 "in_branch_operation_type";
    .port_info 15 /INPUT 1 "in_jump";
    .port_info 16 /INPUT 1 "in_panic";
    .port_info 17 /INPUT 5 "in_reg_rs1";
    .port_info 18 /INPUT 5 "in_reg_rs2";
    .port_info 19 /INPUT 32 "in_imm_i_type";
    .port_info 20 /INPUT 32 "in_imm_s_type";
    .port_info 21 /INPUT 32 "in_pc";
    .port_info 22 /INPUT 1 "in_mov_rm";
    .port_info 23 /INPUT 1 "in_tlbwrite";
    .port_info 24 /INPUT 1 "in_iret";
    .port_info 25 /INPUT 32 "in_rm_value";
    .port_info 26 /INPUT 1 "in_stall_hold";
    .port_info 27 /INPUT 1 "in_stall_bubble";
    .port_info 28 /OUTPUT 32 "out_data_register_rs1";
    .port_info 29 /OUTPUT 32 "out_data_register_rs2";
    .port_info 30 /OUTPUT 5 "out_reg_rd";
    .port_info 31 /OUTPUT 4 "out_alu_operation_type";
    .port_info 32 /OUTPUT 1 "out_alu_use_imm";
    .port_info 33 /OUTPUT 1 "out_write_register";
    .port_info 34 /OUTPUT 1 "out_load_word_memory";
    .port_info 35 /OUTPUT 1 "out_store_word_memory";
    .port_info 36 /OUTPUT 2 "out_mem_size";
    .port_info 37 /OUTPUT 1 "out_load_unsigned";
    .port_info 38 /OUTPUT 1 "out_branch";
    .port_info 39 /OUTPUT 4 "out_branch_operation_type";
    .port_info 40 /OUTPUT 1 "out_jump";
    .port_info 41 /OUTPUT 1 "out_panic";
    .port_info 42 /OUTPUT 5 "out_reg_rs1";
    .port_info 43 /OUTPUT 5 "out_reg_rs2";
    .port_info 44 /OUTPUT 32 "out_imm_i_type";
    .port_info 45 /OUTPUT 32 "out_imm_s_type";
    .port_info 46 /OUTPUT 32 "out_pc";
    .port_info 47 /OUTPUT 1 "out_mov_rm";
    .port_info 48 /OUTPUT 1 "out_tlbwrite";
    .port_info 49 /OUTPUT 1 "out_iret";
    .port_info 50 /OUTPUT 32 "out_rm_value";
v0x124b28470_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b28500_0 .net "in_alu_operation_type", 3 0, v0x124b2ac60_0;  alias, 1 drivers
v0x124b28590_0 .net "in_alu_use_imm", 0 0, v0x124b2acf0_0;  alias, 1 drivers
v0x124b28620_0 .net "in_branch", 0 0, v0x124b2ad80_0;  alias, 1 drivers
v0x124b286b0_0 .net "in_branch_operation_type", 3 0, v0x124b2ae10_0;  alias, 1 drivers
v0x124b28740_0 .net "in_data_register_d", 31 0, L_0x124be6440;  alias, 1 drivers
v0x124b287d0_0 .net "in_data_register_rs1", 31 0, L_0x124be5f60;  alias, 1 drivers
v0x124b28860_0 .net "in_data_register_rs2", 31 0, L_0x124be61d0;  alias, 1 drivers
v0x124b288f0_0 .net "in_imm_i_type", 31 0, L_0x124bd9c00;  alias, 1 drivers
v0x124b28980_0 .net "in_imm_s_type", 31 0, L_0x124bda2b0;  alias, 1 drivers
v0x124b28a10_0 .net "in_iret", 0 0, v0x124b2afc0_0;  alias, 1 drivers
v0x124b28aa0_0 .net "in_jump", 0 0, v0x124b2b050_0;  alias, 1 drivers
v0x124b28b30_0 .net "in_load_unsigned", 0 0, v0x124b2b0e0_0;  alias, 1 drivers
v0x124b28bc0_0 .net "in_load_word_memory", 0 0, v0x124b2b170_0;  alias, 1 drivers
v0x124b28c50_0 .net "in_mem_size", 1 0, v0x124b2b200_0;  alias, 1 drivers
v0x124b28ce0_0 .net "in_mov_rm", 0 0, v0x124b2b290_0;  alias, 1 drivers
v0x124b28d70_0 .net "in_panic", 0 0, v0x124b2b3b0_0;  alias, 1 drivers
v0x124b28f00_0 .net "in_pc", 31 0, v0x124b2d770_0;  alias, 1 drivers
v0x124b28f90_0 .net "in_reg_d", 4 0, L_0x124bd9190;  alias, 1 drivers
v0x124b29020_0 .net "in_reg_rs1", 4 0, L_0x124bd9350;  alias, 1 drivers
v0x124b290b0_0 .net "in_reg_rs2", 4 0, L_0x124bd93f0;  alias, 1 drivers
v0x124b29140_0 .net "in_rm_value", 31 0, L_0x124bdaf40;  alias, 1 drivers
v0x124b291d0_0 .net "in_stall_bubble", 0 0, L_0x124bd4c10;  alias, 1 drivers
v0x124b29260_0 .net "in_stall_hold", 0 0, L_0x124bd4ae0;  alias, 1 drivers
v0x124b292f0_0 .net "in_store_word_memory", 0 0, v0x124b2b440_0;  alias, 1 drivers
v0x124b29380_0 .net "in_tlbwrite", 0 0, v0x124b2b4d0_0;  alias, 1 drivers
v0x124b29410_0 .net "in_write_register", 0 0, v0x124b2b660_0;  alias, 1 drivers
v0x124b294a0_0 .var "out_alu_operation_type", 3 0;
v0x124b29530_0 .var "out_alu_use_imm", 0 0;
v0x124b295c0_0 .var "out_branch", 0 0;
v0x124b29650_0 .var "out_branch_operation_type", 3 0;
v0x124b296e0_0 .var "out_data_register_rs1", 31 0;
v0x124b29770_0 .var "out_data_register_rs2", 31 0;
v0x124b28e00_0 .var "out_imm_i_type", 31 0;
v0x124b29a00_0 .var "out_imm_s_type", 31 0;
v0x124b29a90_0 .var "out_iret", 0 0;
v0x124b29b20_0 .var "out_jump", 0 0;
v0x124b29bb0_0 .var "out_load_unsigned", 0 0;
v0x124b29c40_0 .var "out_load_word_memory", 0 0;
v0x124b29cd0_0 .var "out_mem_size", 1 0;
v0x124b29d60_0 .var "out_mov_rm", 0 0;
v0x124b29df0_0 .var "out_panic", 0 0;
v0x124b29e80_0 .var "out_pc", 31 0;
v0x124b29f10_0 .var "out_reg_rd", 4 0;
v0x124b29fa0_0 .var "out_reg_rs1", 4 0;
v0x124b2a030_0 .var "out_reg_rs2", 4 0;
v0x124b2a0c0_0 .var "out_rm_value", 31 0;
v0x124b2a150_0 .var "out_store_word_memory", 0 0;
v0x124b2a1e0_0 .var "out_tlbwrite", 0 0;
v0x124b2a270_0 .var "out_write_register", 0 0;
v0x124b2a300_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
S_0x124b282d0 .scope module, "decoder_stage" "decode_stage" 4 153, 9 1 0, S_0x124b25670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 5 "reg_rs1";
    .port_info 4 /OUTPUT 5 "reg_rs2";
    .port_info 5 /OUTPUT 5 "reg_d";
    .port_info 6 /OUTPUT 32 "imm_i_type";
    .port_info 7 /OUTPUT 32 "imm_s_type";
    .port_info 8 /OUTPUT 1 "alu_operation";
    .port_info 9 /OUTPUT 4 "alu_operation_type";
    .port_info 10 /OUTPUT 1 "alu_use_imm";
    .port_info 11 /OUTPUT 1 "write_register";
    .port_info 12 /OUTPUT 1 "load_word_memory";
    .port_info 13 /OUTPUT 1 "store_word_memory";
    .port_info 14 /OUTPUT 2 "mem_size";
    .port_info 15 /OUTPUT 1 "load_unsigned";
    .port_info 16 /OUTPUT 1 "branch";
    .port_info 17 /OUTPUT 4 "branch_operation_type";
    .port_info 18 /OUTPUT 1 "jump";
    .port_info 19 /OUTPUT 1 "panic";
    .port_info 20 /OUTPUT 1 "mov_rm";
    .port_info 21 /OUTPUT 1 "tlbwrite";
    .port_info 22 /OUTPUT 1 "iret";
v0x124b2c240_0 .net "alu_operation", 0 0, v0x124b2abd0_0;  alias, 1 drivers
v0x124b2c2d0_0 .net "alu_operation_type", 3 0, v0x124b2ac60_0;  alias, 1 drivers
v0x124b2c360_0 .net "alu_use_imm", 0 0, v0x124b2acf0_0;  alias, 1 drivers
v0x124b2c3f0_0 .net "branch", 0 0, v0x124b2ad80_0;  alias, 1 drivers
v0x124b2c480_0 .net "branch_operation_type", 3 0, v0x124b2ae10_0;  alias, 1 drivers
v0x124b2c510_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b2c5a0_0 .net "funct3", 2 0, L_0x124bd92b0;  1 drivers
v0x124b2c630_0 .net "funct7", 6 0, L_0x124bd9490;  1 drivers
v0x124b2c6c0_0 .net "imm_i_type", 31 0, L_0x124bd9c00;  alias, 1 drivers
v0x124b2c750_0 .net "imm_s_type", 31 0, L_0x124bda2b0;  alias, 1 drivers
v0x124b2c7e0_0 .net "instruction", 31 0, v0x124b2d650_0;  alias, 1 drivers
v0x124b2c870_0 .net "iret", 0 0, v0x124b2afc0_0;  alias, 1 drivers
v0x124b2c900_0 .net "jump", 0 0, v0x124b2b050_0;  alias, 1 drivers
v0x124b2c990_0 .net "load_unsigned", 0 0, v0x124b2b0e0_0;  alias, 1 drivers
v0x124b2ca20_0 .net "load_word_memory", 0 0, v0x124b2b170_0;  alias, 1 drivers
v0x124b2cab0_0 .net "mem_size", 1 0, v0x124b2b200_0;  alias, 1 drivers
v0x124b2cb40_0 .net "mov_rm", 0 0, v0x124b2b290_0;  alias, 1 drivers
v0x124b2ccd0_0 .net "opcode", 6 0, L_0x124bd90f0;  1 drivers
v0x124b2cd60_0 .net "panic", 0 0, v0x124b2b3b0_0;  alias, 1 drivers
v0x124b2cdf0_0 .net "reg_d", 4 0, L_0x124bd9190;  alias, 1 drivers
v0x124b2ce80_0 .net "reg_rs1", 4 0, L_0x124bd9350;  alias, 1 drivers
v0x124b2cf10_0 .net "reg_rs2", 4 0, L_0x124bd93f0;  alias, 1 drivers
v0x124b2cfa0_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
v0x124b2d030_0 .net "store_word_memory", 0 0, v0x124b2b440_0;  alias, 1 drivers
v0x124b2d0c0_0 .net "tlbwrite", 0 0, v0x124b2b4d0_0;  alias, 1 drivers
v0x124b2d150_0 .net "write_register", 0 0, v0x124b2b660_0;  alias, 1 drivers
S_0x124b2a820 .scope module, "control" "control_module" 9 43, 10 1 0, S_0x124b282d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "alu_operation";
    .port_info 4 /OUTPUT 4 "alu_operation_type";
    .port_info 5 /OUTPUT 1 "alu_use_imm";
    .port_info 6 /OUTPUT 1 "write_register";
    .port_info 7 /OUTPUT 1 "load_word_memory";
    .port_info 8 /OUTPUT 1 "store_word_memory";
    .port_info 9 /OUTPUT 2 "mem_size";
    .port_info 10 /OUTPUT 1 "load_unsigned";
    .port_info 11 /OUTPUT 1 "branch";
    .port_info 12 /OUTPUT 4 "branch_operation_type";
    .port_info 13 /OUTPUT 1 "jump";
    .port_info 14 /OUTPUT 1 "panic";
    .port_info 15 /OUTPUT 1 "mov_rm";
    .port_info 16 /OUTPUT 1 "tlbwrite";
    .port_info 17 /OUTPUT 1 "iret";
v0x124b2abd0_0 .var "alu_operation", 0 0;
v0x124b2ac60_0 .var "alu_operation_type", 3 0;
v0x124b2acf0_0 .var "alu_use_imm", 0 0;
v0x124b2ad80_0 .var "branch", 0 0;
v0x124b2ae10_0 .var "branch_operation_type", 3 0;
v0x124b2aea0_0 .net "funct3", 2 0, L_0x124bd92b0;  alias, 1 drivers
v0x124b2af30_0 .net "funct7", 6 0, L_0x124bd9490;  alias, 1 drivers
v0x124b2afc0_0 .var "iret", 0 0;
v0x124b2b050_0 .var "jump", 0 0;
v0x124b2b0e0_0 .var "load_unsigned", 0 0;
v0x124b2b170_0 .var "load_word_memory", 0 0;
v0x124b2b200_0 .var "mem_size", 1 0;
v0x124b2b290_0 .var "mov_rm", 0 0;
v0x124b2b320_0 .net "opcode", 6 0, L_0x124bd90f0;  alias, 1 drivers
v0x124b2b3b0_0 .var "panic", 0 0;
v0x124b2b440_0 .var "store_word_memory", 0 0;
v0x124b2b4d0_0 .var "tlbwrite", 0 0;
v0x124b2b660_0 .var "write_register", 0 0;
E_0x124886f60 .event anyedge, v0x124b2b320_0, v0x124b2af30_0, v0x124b2aea0_0;
S_0x124b2b780 .scope module, "decoder" "decode_instruction" 9 33, 11 1 0, S_0x124b282d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm_i_type";
    .port_info 8 /OUTPUT 32 "imm_s_type";
v0x124b2a990_0 .net *"_ivl_13", 0 0, L_0x124bd5520;  1 drivers
v0x124b2b9d0_0 .net *"_ivl_14", 19 0, L_0x124bd9730;  1 drivers
v0x124b2ba60_0 .net *"_ivl_17", 11 0, L_0x124bd9900;  1 drivers
v0x124b2baf0_0 .net *"_ivl_21", 0 0, L_0x124bd9ca0;  1 drivers
v0x124b2bb80_0 .net *"_ivl_22", 19 0, L_0x124bd9d40;  1 drivers
v0x124b2bc10_0 .net *"_ivl_25", 6 0, L_0x124bd9f10;  1 drivers
v0x124b2bca0_0 .net *"_ivl_27", 4 0, L_0x124bda210;  1 drivers
v0x124b2bd30_0 .net "funct3", 2 0, L_0x124bd92b0;  alias, 1 drivers
v0x124b2bdc0_0 .net "funct7", 6 0, L_0x124bd9490;  alias, 1 drivers
v0x124b2be50_0 .net "imm_i_type", 31 0, L_0x124bd9c00;  alias, 1 drivers
v0x124b2bee0_0 .net "imm_s_type", 31 0, L_0x124bda2b0;  alias, 1 drivers
v0x124b2bf70_0 .net "instruction", 31 0, v0x124b2d650_0;  alias, 1 drivers
v0x124b2c000_0 .net "opcode", 6 0, L_0x124bd90f0;  alias, 1 drivers
v0x124b2c090_0 .net "rd", 4 0, L_0x124bd9190;  alias, 1 drivers
v0x124b2c120_0 .net "rs1", 4 0, L_0x124bd9350;  alias, 1 drivers
v0x124b2c1b0_0 .net "rs2", 4 0, L_0x124bd93f0;  alias, 1 drivers
L_0x124bd90f0 .part v0x124b2d650_0, 0, 7;
L_0x124bd9190 .part v0x124b2d650_0, 7, 5;
L_0x124bd92b0 .part v0x124b2d650_0, 12, 3;
L_0x124bd9350 .part v0x124b2d650_0, 15, 5;
L_0x124bd93f0 .part v0x124b2d650_0, 20, 5;
L_0x124bd9490 .part v0x124b2d650_0, 25, 7;
L_0x124bd5520 .part v0x124b2d650_0, 31, 1;
LS_0x124bd9730_0_0 .concat [ 1 1 1 1], L_0x124bd5520, L_0x124bd5520, L_0x124bd5520, L_0x124bd5520;
LS_0x124bd9730_0_4 .concat [ 1 1 1 1], L_0x124bd5520, L_0x124bd5520, L_0x124bd5520, L_0x124bd5520;
LS_0x124bd9730_0_8 .concat [ 1 1 1 1], L_0x124bd5520, L_0x124bd5520, L_0x124bd5520, L_0x124bd5520;
LS_0x124bd9730_0_12 .concat [ 1 1 1 1], L_0x124bd5520, L_0x124bd5520, L_0x124bd5520, L_0x124bd5520;
LS_0x124bd9730_0_16 .concat [ 1 1 1 1], L_0x124bd5520, L_0x124bd5520, L_0x124bd5520, L_0x124bd5520;
LS_0x124bd9730_1_0 .concat [ 4 4 4 4], LS_0x124bd9730_0_0, LS_0x124bd9730_0_4, LS_0x124bd9730_0_8, LS_0x124bd9730_0_12;
LS_0x124bd9730_1_4 .concat [ 4 0 0 0], LS_0x124bd9730_0_16;
L_0x124bd9730 .concat [ 16 4 0 0], LS_0x124bd9730_1_0, LS_0x124bd9730_1_4;
L_0x124bd9900 .part v0x124b2d650_0, 20, 12;
L_0x124bd9c00 .concat [ 12 20 0 0], L_0x124bd9900, L_0x124bd9730;
L_0x124bd9ca0 .part v0x124b2d650_0, 31, 1;
LS_0x124bd9d40_0_0 .concat [ 1 1 1 1], L_0x124bd9ca0, L_0x124bd9ca0, L_0x124bd9ca0, L_0x124bd9ca0;
LS_0x124bd9d40_0_4 .concat [ 1 1 1 1], L_0x124bd9ca0, L_0x124bd9ca0, L_0x124bd9ca0, L_0x124bd9ca0;
LS_0x124bd9d40_0_8 .concat [ 1 1 1 1], L_0x124bd9ca0, L_0x124bd9ca0, L_0x124bd9ca0, L_0x124bd9ca0;
LS_0x124bd9d40_0_12 .concat [ 1 1 1 1], L_0x124bd9ca0, L_0x124bd9ca0, L_0x124bd9ca0, L_0x124bd9ca0;
LS_0x124bd9d40_0_16 .concat [ 1 1 1 1], L_0x124bd9ca0, L_0x124bd9ca0, L_0x124bd9ca0, L_0x124bd9ca0;
LS_0x124bd9d40_1_0 .concat [ 4 4 4 4], LS_0x124bd9d40_0_0, LS_0x124bd9d40_0_4, LS_0x124bd9d40_0_8, LS_0x124bd9d40_0_12;
LS_0x124bd9d40_1_4 .concat [ 4 0 0 0], LS_0x124bd9d40_0_16;
L_0x124bd9d40 .concat [ 16 4 0 0], LS_0x124bd9d40_1_0, LS_0x124bd9d40_1_4;
L_0x124bd9f10 .part v0x124b2d650_0, 25, 7;
L_0x124bda210 .part v0x124b2d650_0, 7, 5;
L_0x124bda2b0 .concat [ 5 7 20 0], L_0x124bda210, L_0x124bd9f10, L_0x124bd9d40;
S_0x124b2d2a0 .scope module, "fetch_register" "if_register" 4 105, 12 1 0, S_0x124b25670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /INPUT 1 "in_stall";
    .port_info 5 /INPUT 1 "flush";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "instruction_out";
v0x124b2d410_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b2d4a0_0 .net "flush", 0 0, L_0x124be4790;  alias, 1 drivers
v0x124b2d530_0 .net "in_stall", 0 0, L_0x124bd9040;  1 drivers
v0x124b2d5c0_0 .net "instruction_in", 31 0, L_0x124bd8630;  alias, 1 drivers
v0x124b2d650_0 .var "instruction_out", 31 0;
v0x124b2d6e0_0 .net "pc_in", 31 0, L_0x124bd8d60;  alias, 1 drivers
v0x124b2d770_0 .var "pc_out", 31 0;
v0x124b2d800_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
S_0x124b2d890 .scope module, "fetch_stage" "m_fetch" 4 84, 13 1 0, S_0x124b25670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /INPUT 1 "exception";
    .port_info 8 /INPUT 32 "exception_target";
    .port_info 9 /INPUT 1 "vm_enable";
    .port_info 10 /INPUT 1 "itlb_write_en";
    .port_info 11 /INPUT 32 "itlb_write_va";
    .port_info 12 /INPUT 32 "itlb_write_pa";
    .port_info 13 /INPUT 1 "external_stall";
    .port_info 14 /OUTPUT 32 "pc_out";
    .port_info 15 /OUTPUT 32 "instruction_out";
    .port_info 16 /OUTPUT 1 "stall_fetch";
    .port_info 17 /OUTPUT 1 "tlb_miss";
    .port_info 18 /OUTPUT 32 "tlb_fault_addr";
L_0x124bd5f00 .functor OR 1, L_0x124bd8900, L_0x124be4ba0, C4<0>, C4<0>;
L_0x124bd5ff0 .functor NOT 1, L_0x124be46a0, C4<0>, C4<0>, C4<0>;
L_0x124bd6060 .functor AND 1, L_0x124bd5f00, L_0x124bd5ff0, C4<1>, C4<1>;
L_0x124bd7680 .functor AND 1, L_0x124bd4a30, L_0x124bd7290, C4<1>, C4<1>;
L_0x124bd7970 .functor AND 1, L_0x124bd4a30, L_0x124bd7850, C4<1>, C4<1>;
L_0x124bd7a20 .functor BUFZ 32, L_0x124bd6200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bd8d60 .functor BUFZ 32, L_0x124bd6200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bd6350 .functor OR 1, L_0x124bd8900, L_0x124bd7970, C4<0>, C4<0>;
v0x124b32140_0 .net *"_ivl_0", 0 0, L_0x124bd5f00;  1 drivers
v0x124b321d0_0 .net *"_ivl_13", 0 0, L_0x124bd7850;  1 drivers
v0x124b32260_0 .net *"_ivl_2", 0 0, L_0x124bd5ff0;  1 drivers
v0x124b322f0_0 .net *"_ivl_9", 0 0, L_0x124bd7680;  1 drivers
v0x124b32380_0 .net "branch", 0 0, v0x124b2ad80_0;  alias, 1 drivers
v0x124b32410_0 .net "branch_target", 12 0, o0x128057ad0;  alias, 0 drivers
v0x124b324a0_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b32630_0 .net "current_pc", 31 0, L_0x124bd6200;  1 drivers
v0x124b326c0_0 .net "exception", 0 0, L_0x124be46a0;  alias, 1 drivers
v0x124b32750_0 .net "exception_target", 31 0, L_0x124be5390;  alias, 1 drivers
v0x124b327e0_0 .net "external_stall", 0 0, L_0x124be4ba0;  alias, 1 drivers
v0x124b32870_0 .net "final_pc_stall", 0 0, L_0x124bd6060;  1 drivers
v0x124b32900_0 .net "icache_stall", 0 0, L_0x124bd8900;  1 drivers
v0x124b32990_0 .net "instruction_out", 31 0, L_0x124bd8630;  alias, 1 drivers
v0x124b32a20_0 .net "itlb_hit", 0 0, L_0x124bd7290;  1 drivers
v0x124b32ab0_0 .net "itlb_pa", 31 0, L_0x124bd74e0;  1 drivers
v0x124b32b40_0 .net "itlb_write_en", 0 0, L_0x124bdd610;  alias, 1 drivers
v0x124b32cd0_0 .net "itlb_write_pa", 31 0, L_0x124bdd7d0;  alias, 1 drivers
v0x124b32d60_0 .net "itlb_write_va", 31 0, L_0x124bdd760;  alias, 1 drivers
v0x124b32df0_0 .net "jump", 0 0, v0x124b2b050_0;  alias, 1 drivers
v0x124b32e80_0 .net "jump_target", 31 0, L_0x124bd5da0;  alias, 1 drivers
v0x124b32f10_0 .net "mem_addr", 31 0, v0x124b2eda0_0;  1 drivers
v0x124b32fa0_0 .net "mem_rdata", 31 0, L_0x124bd8cb0;  1 drivers
v0x124b33030_0 .net "mem_read_en", 0 0, v0x124b2eec0_0;  1 drivers
v0x124b330c0_0 .net "panic", 0 0, v0x124b2b3b0_0;  alias, 1 drivers
v0x124b33150_0 .net "pc_out", 31 0, L_0x124bd8d60;  alias, 1 drivers
v0x124b331e0_0 .net "pc_phys", 31 0, L_0x124bd7770;  1 drivers
v0x124b33270_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
v0x124b33400_0 .net "stall_fetch", 0 0, L_0x124bd6350;  alias, 1 drivers
v0x124b33490_0 .net "tlb_fault_addr", 31 0, L_0x124bd7a20;  alias, 1 drivers
v0x124b33520_0 .net "tlb_miss", 0 0, L_0x124bd7970;  alias, 1 drivers
v0x124b335b0_0 .net "vm_enable", 0 0, L_0x124bd4a30;  alias, 1 drivers
L_0x124bd7770 .functor MUXZ 32, L_0x124bd6200, L_0x124bd74e0, L_0x124bd7680, C4<>;
L_0x124bd7850 .reduce/nor L_0x124bd7290;
S_0x124b2dc70 .scope module, "icache" "instruction_cache" 13 76, 14 1 0, S_0x124b2d890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "stall";
    .port_info 5 /OUTPUT 1 "mem_read_en";
    .port_info 6 /OUTPUT 32 "mem_addr";
    .port_info 7 /INPUT 32 "mem_rdata";
    .port_info 8 /INPUT 1 "mem_ready";
P_0x124b2dde0 .param/l "LINE_COUNT" 1 14 18, +C4<00000000000000000000000000000100>;
P_0x124b2de20 .param/l "LINE_COUNT_BITS" 1 14 19, +C4<00000000000000000000000000000010>;
P_0x124b2de60 .param/l "STATE_IDLE" 1 14 39, C4<0>;
P_0x124b2dea0 .param/l "STATE_MISS_WAIT" 1 14 40, C4<1>;
P_0x124b2dee0 .param/l "TAG_BITS" 1 14 21, +C4<0000000000000000000000000000011010>;
P_0x124b2df20 .param/l "WORD_OFFSET_BITS" 1 14 20, +C4<00000000000000000000000000000010>;
L_0x124bd80f0 .functor BUFZ 1, L_0x124bd7eb0, C4<0>, C4<0>, C4<0>;
L_0x124bd8370 .functor BUFZ 26, L_0x124bd81a0, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x124bd8540 .functor AND 1, L_0x124bd80f0, L_0x124bd8420, C4<1>, C4<1>;
L_0x118042728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x124bd87b0 .functor XNOR 1, v0x124b2f2b0_0, L_0x118042728, C4<0>, C4<0>;
L_0x124bd8900 .functor OR 1, L_0x124bd87b0, L_0x124bd8860, C4<0>, C4<0>;
v0x124b2df60_0 .net *"_ivl_12", 0 0, L_0x124bd7eb0;  1 drivers
v0x124b2e0d0_0 .net *"_ivl_14", 3 0, L_0x124bd7f50;  1 drivers
L_0x118042650 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b2e160_0 .net *"_ivl_17", 1 0, L_0x118042650;  1 drivers
v0x124b2e1f0_0 .net *"_ivl_20", 25 0, L_0x124bd81a0;  1 drivers
v0x124b2e280_0 .net *"_ivl_22", 3 0, L_0x124bd8240;  1 drivers
L_0x118042698 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b2e310_0 .net *"_ivl_25", 1 0, L_0x118042698;  1 drivers
v0x124b2e3a0_0 .net *"_ivl_28", 0 0, L_0x124bd8420;  1 drivers
L_0x1180426e0 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x124b2e430_0 .net/2u *"_ivl_32", 31 0, L_0x1180426e0;  1 drivers
v0x124b2e4c0_0 .net/2u *"_ivl_36", 0 0, L_0x118042728;  1 drivers
v0x124b2e550_0 .net *"_ivl_38", 0 0, L_0x124bd87b0;  1 drivers
v0x124b2e5e0_0 .net *"_ivl_41", 0 0, L_0x124bd8860;  1 drivers
v0x124b2e670_0 .net *"_ivl_7", 27 0, L_0x124bd7d30;  1 drivers
L_0x118042608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x124b2e700_0 .net/2u *"_ivl_8", 3 0, L_0x118042608;  1 drivers
v0x124b2e790_0 .net "addr_index", 1 0, L_0x124bd7b70;  1 drivers
v0x124b2e820_0 .net "addr_tag", 25 0, L_0x124bd7c90;  1 drivers
v0x124b2e8b0_0 .net "addr_word_offset", 1 0, L_0x124bd7ad0;  1 drivers
v0x124b2e940_0 .var "cache_word", 31 0;
v0x124b2ead0_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b2eb60 .array "data_array", 3 0, 127 0;
v0x124b2ebf0_0 .net "hit", 0 0, L_0x124bd8540;  1 drivers
v0x124b2ec80_0 .net "instruction", 31 0, L_0x124bd8630;  alias, 1 drivers
v0x124b2ed10_0 .net "line_base_addr", 31 0, L_0x124bd7dd0;  1 drivers
v0x124b2eda0_0 .var "mem_addr", 31 0;
v0x124b2ee30_0 .net "mem_rdata", 31 0, L_0x124bd8cb0;  alias, 1 drivers
v0x124b2eec0_0 .var "mem_read_en", 0 0;
L_0x118042770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124b2ef50_0 .net "mem_ready", 0 0, L_0x118042770;  1 drivers
v0x124b2efe0_0 .var "miss_counter", 3 0;
v0x124b2f070_0 .net "pc", 31 0, L_0x124bd7770;  alias, 1 drivers
v0x124b2f100_0 .var "refill_buf", 127 0;
v0x124b2f190_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
v0x124b2f220_0 .net "stall", 0 0, L_0x124bd8900;  alias, 1 drivers
v0x124b2f2b0_0 .var "state", 0 0;
v0x124b2f340_0 .net "tag", 25 0, L_0x124bd8370;  1 drivers
v0x124b2e9d0 .array "tag_array", 3 0, 25 0;
v0x124b2f5d0_0 .net "valid", 0 0, L_0x124bd80f0;  1 drivers
v0x124b2f660 .array "valid_array", 3 0, 0 0;
E_0x124a28930 .event anyedge, v0x124b2f2b0_0, v0x124b2efe0_0, v0x124b2ed10_0;
v0x124b2eb60_0 .array/port v0x124b2eb60, 0;
v0x124b2eb60_1 .array/port v0x124b2eb60, 1;
E_0x124a29570/0 .event anyedge, v0x124b2e8b0_0, v0x124b2e790_0, v0x124b2eb60_0, v0x124b2eb60_1;
v0x124b2eb60_2 .array/port v0x124b2eb60, 2;
v0x124b2eb60_3 .array/port v0x124b2eb60, 3;
E_0x124a29570/1 .event anyedge, v0x124b2eb60_2, v0x124b2eb60_3;
E_0x124a29570 .event/or E_0x124a29570/0, E_0x124a29570/1;
L_0x124bd7ad0 .part L_0x124bd7770, 2, 2;
L_0x124bd7b70 .part L_0x124bd7770, 4, 2;
L_0x124bd7c90 .part L_0x124bd7770, 6, 26;
L_0x124bd7d30 .part L_0x124bd7770, 4, 28;
L_0x124bd7dd0 .concat [ 4 28 0 0], L_0x118042608, L_0x124bd7d30;
L_0x124bd7eb0 .array/port v0x124b2f660, L_0x124bd7f50;
L_0x124bd7f50 .concat [ 2 2 0 0], L_0x124bd7b70, L_0x118042650;
L_0x124bd81a0 .array/port v0x124b2e9d0, L_0x124bd8240;
L_0x124bd8240 .concat [ 2 2 0 0], L_0x124bd7b70, L_0x118042698;
L_0x124bd8420 .cmp/eq 26, L_0x124bd8370, L_0x124bd7c90;
L_0x124bd8630 .functor MUXZ 32, L_0x1180426e0, v0x124b2e940_0, L_0x124bd8540, C4<>;
L_0x124bd8860 .reduce/nor L_0x124bd8540;
S_0x124b2f6f0 .scope module, "itlb" "simple_tlb" 13 59, 15 9 0, S_0x124b2d890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "lookup_va";
    .port_info 3 /INPUT 1 "lookup_valid";
    .port_info 4 /OUTPUT 1 "lookup_hit";
    .port_info 5 /OUTPUT 32 "lookup_pa";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 32 "write_va";
    .port_info 8 /INPUT 32 "write_pa";
P_0x124b2f860 .param/l "ENTRY_COUNT" 1 15 25, +C4<00000000000000000000000000000100>;
P_0x124b2f8a0 .param/l "INDEX_BITS" 1 15 26, +C4<00000000000000000000000000000010>;
P_0x124b2f8e0 .param/l "PPN_BITS" 1 15 28, +C4<00000000000000000000000000001000>;
P_0x124b2f920 .param/l "VPN_BITS" 1 15 27, +C4<00000000000000000000000000010100>;
L_0x124bd6aa0 .functor BUFZ 1, L_0x124bd6890, C4<0>, C4<0>, C4<0>;
L_0x124bd6d70 .functor BUFZ 18, L_0x124bd6b50, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x124bd7050 .functor BUFZ 8, L_0x124bd6de0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1180425c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x124bd70c0 .functor AND 1, L_0x1180425c0, L_0x124bd6aa0, C4<1>, C4<1>;
L_0x124bd7290 .functor AND 1, L_0x124bd70c0, L_0x124bd7170, C4<1>, C4<1>;
v0x124b2fa40_0 .net *"_ivl_14", 0 0, L_0x124bd6890;  1 drivers
v0x124b2fad0_0 .net *"_ivl_16", 3 0, L_0x124bd6930;  1 drivers
L_0x1180424a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b2fb60_0 .net *"_ivl_19", 1 0, L_0x1180424a0;  1 drivers
v0x124b2fbf0_0 .net *"_ivl_22", 17 0, L_0x124bd6b50;  1 drivers
v0x124b2fc80_0 .net *"_ivl_24", 3 0, L_0x124bd6bf0;  1 drivers
L_0x1180424e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b2fd10_0 .net *"_ivl_27", 1 0, L_0x1180424e8;  1 drivers
v0x124b2fda0_0 .net *"_ivl_30", 7 0, L_0x124bd6de0;  1 drivers
v0x124b2fe30_0 .net *"_ivl_32", 3 0, L_0x124bd6e80;  1 drivers
L_0x118042530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b2fec0_0 .net *"_ivl_35", 1 0, L_0x118042530;  1 drivers
v0x124b2ff50_0 .net *"_ivl_39", 0 0, L_0x124bd70c0;  1 drivers
v0x124b2ffe0_0 .net *"_ivl_40", 0 0, L_0x124bd7170;  1 drivers
L_0x118042578 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b30070_0 .net/2u *"_ivl_44", 11 0, L_0x118042578;  1 drivers
v0x124b30100_0 .net *"_ivl_47", 11 0, L_0x124bd73c0;  1 drivers
v0x124b30190_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b30220_0 .net "entry_ppn", 7 0, L_0x124bd7050;  1 drivers
v0x124b302b0_0 .net "entry_tag", 17 0, L_0x124bd6d70;  1 drivers
v0x124b30340_0 .net "entry_valid", 0 0, L_0x124bd6aa0;  1 drivers
v0x124b304d0_0 .var/i "i", 31 0;
v0x124b30560_0 .net "lookup_hit", 0 0, L_0x124bd7290;  alias, 1 drivers
v0x124b305f0_0 .net "lookup_idx", 1 0, L_0x124bd63d0;  1 drivers
v0x124b30680_0 .net "lookup_pa", 31 0, L_0x124bd74e0;  alias, 1 drivers
v0x124b30710_0 .net "lookup_tag", 17 0, L_0x124bd6470;  1 drivers
v0x124b307a0_0 .net "lookup_va", 31 0, L_0x124bd6200;  alias, 1 drivers
v0x124b30830_0 .net "lookup_valid", 0 0, L_0x1180425c0;  1 drivers
v0x124b308c0_0 .net "lookup_vpn", 19 0, L_0x124bd62b0;  1 drivers
v0x124b30950 .array "ppn_array", 3 0, 7 0;
v0x124b309e0_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
v0x124b30a70 .array "tag_array", 3 0, 17 0;
v0x124b30b00 .array "valid_array", 3 0, 0 0;
v0x124b30b90_0 .net "write_en", 0 0, L_0x124bdd610;  alias, 1 drivers
v0x124b30c20_0 .net "write_idx", 1 0, L_0x124bd6630;  1 drivers
v0x124b30cb0_0 .net "write_pa", 31 0, L_0x124bdd7d0;  alias, 1 drivers
v0x124b30d40_0 .net "write_ppn", 7 0, L_0x124bd6770;  1 drivers
v0x124b303d0_0 .net "write_tag", 17 0, L_0x124bd66d0;  1 drivers
v0x124b30fd0_0 .net "write_va", 31 0, L_0x124bdd760;  alias, 1 drivers
v0x124b31060_0 .net "write_vpn", 19 0, L_0x124bd6510;  1 drivers
L_0x124bd62b0 .part L_0x124bd6200, 12, 20;
L_0x124bd63d0 .part L_0x124bd62b0, 0, 2;
L_0x124bd6470 .part L_0x124bd62b0, 2, 18;
L_0x124bd6510 .part L_0x124bdd760, 12, 20;
L_0x124bd6630 .part L_0x124bd6510, 0, 2;
L_0x124bd66d0 .part L_0x124bd6510, 2, 18;
L_0x124bd6770 .part L_0x124bdd7d0, 12, 8;
L_0x124bd6890 .array/port v0x124b30b00, L_0x124bd6930;
L_0x124bd6930 .concat [ 2 2 0 0], L_0x124bd63d0, L_0x1180424a0;
L_0x124bd6b50 .array/port v0x124b30a70, L_0x124bd6bf0;
L_0x124bd6bf0 .concat [ 2 2 0 0], L_0x124bd63d0, L_0x1180424e8;
L_0x124bd6de0 .array/port v0x124b30950, L_0x124bd6e80;
L_0x124bd6e80 .concat [ 2 2 0 0], L_0x124bd63d0, L_0x118042530;
L_0x124bd7170 .cmp/eq 18, L_0x124bd6d70, L_0x124bd6470;
L_0x124bd73c0 .part L_0x124bd6200, 0, 12;
L_0x124bd74e0 .concat [ 12 8 12 0], L_0x124bd73c0, L_0x124bd7050, L_0x118042578;
S_0x124b310f0 .scope module, "memory_ins" "instruction_memory" 13 94, 16 1 0, S_0x124b2d890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction_out";
L_0x124bd8cb0 .functor BUFZ 32, L_0x124bd89f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124b31260_0 .net *"_ivl_0", 31 0, L_0x124bd89f0;  1 drivers
v0x124b312f0_0 .net *"_ivl_3", 11 0, L_0x124bd8a90;  1 drivers
v0x124b31380_0 .net *"_ivl_4", 13 0, L_0x124bd8b30;  1 drivers
L_0x1180427b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b31410_0 .net *"_ivl_7", 1 0, L_0x1180427b8;  1 drivers
v0x124b314a0_0 .net "address", 31 0, v0x124b2eda0_0;  alias, 1 drivers
v0x124b31530_0 .var/i "base", 31 0;
v0x124b315c0_0 .var/i "i", 31 0;
v0x124b31650 .array "instr_mem", 4095 0, 31 0;
v0x124b316e0_0 .net "instruction_out", 31 0, L_0x124bd8cb0;  alias, 1 drivers
L_0x124bd89f0 .array/port v0x124b31650, L_0x124bd8b30;
L_0x124bd8a90 .part v0x124b2eda0_0, 2, 12;
L_0x124bd8b30 .concat [ 12 2 0 0], L_0x124bd8a90, L_0x1180427b8;
S_0x124b31770 .scope module, "pc" "m_program_counter" 13 42, 17 1 0, S_0x124b2d890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /INPUT 1 "stall";
    .port_info 8 /INPUT 1 "exception";
    .port_info 9 /INPUT 32 "exception_target";
    .port_info 10 /OUTPUT 32 "pc_out";
L_0x124bd6190 .functor BUFZ 32, v0x124b319f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bd6200 .functor BUFZ 32, v0x124b319f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124b319f0_0 .var "PC_reg", 31 0;
v0x124b31a80_0 .net "branch", 0 0, v0x124b2ad80_0;  alias, 1 drivers
v0x124b31b10_0 .net "branch_target", 12 0, o0x128057ad0;  alias, 0 drivers
v0x124b31ba0_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b31c30_0 .net "exception", 0 0, L_0x124be46a0;  alias, 1 drivers
v0x124b31cc0_0 .net "exception_target", 31 0, L_0x124be5390;  alias, 1 drivers
v0x124b31d50_0 .net "jump", 0 0, v0x124b2b050_0;  alias, 1 drivers
v0x124b31de0_0 .net "jump_target", 31 0, L_0x124bd5da0;  alias, 1 drivers
v0x124b31e70_0 .net "panic", 0 0, v0x124b2b3b0_0;  alias, 1 drivers
v0x124b31f00_0 .net "pc_out", 31 0, L_0x124bd6200;  alias, 1 drivers
v0x124b31f90_0 .net "pc_out_2", 31 0, L_0x124bd6190;  1 drivers
v0x124b32020_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
v0x124b320b0_0 .net "stall", 0 0, L_0x124bd6060;  alias, 1 drivers
S_0x124b336e0 .scope module, "hazard_unit" "hazard_unit" 4 313, 18 1 0, S_0x124b25670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ex_is_load";
    .port_info 1 /INPUT 1 "ex_is_mov_rm";
    .port_info 2 /INPUT 1 "mem_is_mov_rm";
    .port_info 3 /INPUT 5 "ex_rd";
    .port_info 4 /INPUT 5 "mem_rd";
    .port_info 5 /INPUT 1 "wb_is_mov_rm";
    .port_info 6 /INPUT 5 "wb_rd";
    .port_info 7 /INPUT 5 "id_rs1";
    .port_info 8 /INPUT 5 "id_rs2";
    .port_info 9 /OUTPUT 1 "stall";
v0x124b33940_0 .net "ex_is_load", 0 0, v0x124b29c40_0;  alias, 1 drivers
v0x124b339d0_0 .net "ex_is_mov_rm", 0 0, v0x124b29d60_0;  alias, 1 drivers
v0x124b2da00_0 .net "ex_rd", 4 0, v0x124b29f10_0;  alias, 1 drivers
v0x124b33a60_0 .net "id_rs1", 4 0, L_0x124bd9350;  alias, 1 drivers
v0x124b33af0_0 .net "id_rs2", 4 0, L_0x124bd93f0;  alias, 1 drivers
v0x124b33b80_0 .net "mem_is_mov_rm", 0 0, v0x124b267a0_0;  alias, 1 drivers
v0x124b33c10_0 .net "mem_rd", 4 0, v0x124b269e0_0;  alias, 1 drivers
v0x124b33ca0_0 .var "stall", 0 0;
v0x124b33d30_0 .net "wb_is_mov_rm", 0 0, v0x124b34a60_0;  alias, 1 drivers
v0x124b33dc0_0 .net "wb_rd", 4 0, v0x124b34b80_0;  alias, 1 drivers
E_0x124abf700/0 .event anyedge, v0x124b26070_0, v0x124b26610_0, v0x124b26950_0, v0x124b29020_0;
E_0x124abf700/1 .event anyedge, v0x124b290b0_0, v0x124b267a0_0, v0x124b269e0_0, v0x124b33d30_0;
E_0x124abf700/2 .event anyedge, v0x124b33dc0_0;
E_0x124abf700 .event/or E_0x124abf700/0, E_0x124abf700/1, E_0x124abf700/2;
S_0x124b33e50 .scope module, "m_forwarding_unit" "forwarding_unit" 4 430, 19 1 0, S_0x124b25670;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_ex_rs1";
    .port_info 1 /INPUT 5 "id_ex_rs2";
    .port_info 2 /INPUT 5 "ex_mem_rd";
    .port_info 3 /INPUT 1 "ex_mem_regwrite";
    .port_info 4 /INPUT 5 "mem_wb_rd";
    .port_info 5 /INPUT 1 "mem_wb_regwrite";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v0x124b34080_0 .net "ex_mem_rd", 4 0, v0x124b269e0_0;  alias, 1 drivers
v0x124b34110_0 .net "ex_mem_regwrite", 0 0, v0x124b26340_0;  alias, 1 drivers
v0x124b341a0_0 .var "forwardA", 1 0;
v0x124b34230_0 .var "forwardB", 1 0;
v0x124b342c0_0 .net "id_ex_rs1", 4 0, v0x124b29fa0_0;  alias, 1 drivers
v0x124b34350_0 .net "id_ex_rs2", 4 0, v0x124b2a030_0;  alias, 1 drivers
v0x124b343e0_0 .net "mem_wb_rd", 4 0, v0x124b34b80_0;  alias, 1 drivers
v0x124b34470_0 .net "mem_wb_regwrite", 0 0, v0x124b348b0_0;  alias, 1 drivers
E_0x124af7a20/0 .event anyedge, v0x124b26340_0, v0x124b269e0_0, v0x124b29fa0_0, v0x124b2a030_0;
E_0x124af7a20/1 .event anyedge, v0x124b34470_0, v0x124b33dc0_0, v0x124b341a0_0, v0x124b34230_0;
E_0x124af7a20 .event/or E_0x124af7a20/0, E_0x124af7a20/1;
S_0x124b34500 .scope module, "mem_reg" "memory_register" 4 416, 20 1 0, S_0x124b25670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "wb_data_in";
    .port_info 3 /INPUT 5 "rd_in";
    .port_info 4 /INPUT 1 "is_write_in";
    .port_info 5 /INPUT 1 "mov_rm_in";
    .port_info 6 /INPUT 1 "kill_wb";
    .port_info 7 /INPUT 1 "stall_hold";
    .port_info 8 /OUTPUT 32 "wb_data_out";
    .port_info 9 /OUTPUT 5 "rd_out";
    .port_info 10 /OUTPUT 1 "is_write_out";
    .port_info 11 /OUTPUT 1 "mov_rm_out";
v0x124b34790_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b34820_0 .net "is_write_in", 0 0, v0x124b26340_0;  alias, 1 drivers
v0x124b348b0_0 .var "is_write_out", 0 0;
v0x124b34940_0 .net "kill_wb", 0 0, L_0x124be4290;  alias, 1 drivers
v0x124b349d0_0 .net "mov_rm_in", 0 0, v0x124b267a0_0;  alias, 1 drivers
v0x124b34a60_0 .var "mov_rm_out", 0 0;
v0x124b34af0_0 .net "rd_in", 4 0, L_0x124be2600;  alias, 1 drivers
v0x124b34b80_0 .var "rd_out", 4 0;
v0x124b34c10_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
v0x124b34ca0_0 .net "stall_hold", 0 0, L_0x124be3d00;  alias, 1 drivers
v0x124b34d30_0 .net "wb_data_in", 31 0, L_0x124be3f50;  alias, 1 drivers
v0x124b34dc0_0 .var "wb_data_out", 31 0;
S_0x124b34e50 .scope module, "mem_stage_inst" "memory_stage" 4 350, 21 1 0, S_0x124b25670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "write_data_in";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 5 "rd_in";
    .port_info 6 /INPUT 1 "is_load_in";
    .port_info 7 /INPUT 1 "is_store_in";
    .port_info 8 /INPUT 1 "is_write_in";
    .port_info 9 /INPUT 2 "mem_size_in";
    .port_info 10 /INPUT 1 "load_unsigned_in";
    .port_info 11 /INPUT 1 "mov_rm_in";
    .port_info 12 /INPUT 1 "tlbwrite_in";
    .port_info 13 /INPUT 1 "iret_in";
    .port_info 14 /INPUT 32 "rm_value_in";
    .port_info 15 /INPUT 1 "vm_enable";
    .port_info 16 /OUTPUT 32 "wb_data_out";
    .port_info 17 /OUTPUT 5 "rd_out";
    .port_info 18 /OUTPUT 1 "stall_req";
    .port_info 19 /OUTPUT 1 "kill_wb";
    .port_info 20 /OUTPUT 1 "tlb_miss";
    .port_info 21 /OUTPUT 32 "tlb_fault_addr";
    .port_info 22 /OUTPUT 32 "tlb_fault_pc";
    .port_info 23 /OUTPUT 1 "itlb_write_en";
    .port_info 24 /OUTPUT 32 "itlb_write_va";
    .port_info 25 /OUTPUT 32 "itlb_write_pa";
    .port_info 26 /OUTPUT 1 "tlbwrite_priv_fault";
    .port_info 27 /OUTPUT 1 "iret_taken";
    .port_info 28 /OUTPUT 1 "iret_priv_fault";
L_0x124bdb590 .functor OR 1, v0x124b26100_0, v0x124b26220_0, C4<0>, C4<0>;
L_0x124bdb6e0 .functor AND 1, v0x124b26e60_0, L_0x124bdb640, C4<1>, C4<1>;
L_0x124bdb7d0 .functor AND 1, v0x124b26e60_0, L_0x124bd4a30, C4<1>, C4<1>;
L_0x124bdb900 .functor AND 1, v0x124b25fe0_0, L_0x124bd4a30, C4<1>, C4<1>;
L_0x124bd76f0 .functor AND 1, v0x124b25fe0_0, L_0x124bdba70, C4<1>, C4<1>;
L_0x124bdcfd0 .functor AND 1, L_0x124bd4a30, L_0x124bdcc20, C4<1>, C4<1>;
L_0x124bdd220 .functor AND 1, L_0x124bd4a30, L_0x124bdb590, C4<1>, C4<1>;
L_0x124bdd3b0 .functor AND 1, L_0x124bdd220, L_0x124bdd290, C4<1>, C4<1>;
L_0x124bdd4a0 .functor BUFZ 32, v0x124b25da0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bdd5a0 .functor BUFZ 32, v0x124b268c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bdd610 .functor BUFZ 1, L_0x124bdb6e0, C4<0>, C4<0>, C4<0>;
L_0x124bdd760 .functor BUFZ 32, v0x124b25da0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bdd7d0 .functor BUFZ 32, v0x124b26d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124be1200 .functor AND 1, v0x124b26100_0, L_0x124be0fc0, C4<1>, C4<1>;
L_0x124be1740 .functor AND 1, v0x124b26220_0, L_0x124be1590, C4<1>, C4<1>;
L_0x124bdd840 .functor NOT 1, L_0x124be0e60, C4<0>, C4<0>, C4<0>;
L_0x124be18d0 .functor AND 1, v0x124b26100_0, L_0x124be1830, C4<1>, C4<1>;
L_0x124be23f0 .functor AND 1, v0x124b3c5d0_0, L_0x124be26a0, C4<1>, C4<1>;
L_0x124be2990 .functor AND 1, v0x124b3c5d0_0, L_0x124be27c0, C4<1>, C4<1>;
L_0x124be3d00 .functor OR 1, L_0x124be0e60, v0x124b3cbe0_0, C4<0>, C4<0>;
L_0x124be4170 .functor OR 1, L_0x124bdd3b0, L_0x124bdb7d0, C4<0>, C4<0>;
L_0x124be4290 .functor OR 1, L_0x124be4170, L_0x124bdb900, C4<0>, C4<0>;
L_0x124be2600 .functor BUFZ 5, v0x124b269e0_0, C4<00000>, C4<00000>, C4<00000>;
v0x124b3cf50_0 .net *"_ivl_102", 31 0, L_0x124be2230;  1 drivers
L_0x118043070 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b3cfe0_0 .net *"_ivl_105", 29 0, L_0x118043070;  1 drivers
L_0x1180430b8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124b3ba30_0 .net/2u *"_ivl_106", 31 0, L_0x1180430b8;  1 drivers
v0x124b3d070_0 .net *"_ivl_109", 31 0, L_0x124be22d0;  1 drivers
v0x124b3d100_0 .net *"_ivl_110", 31 0, L_0x124be2480;  1 drivers
v0x124b3d190_0 .net *"_ivl_115", 0 0, L_0x124be26a0;  1 drivers
L_0x118043100 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x124b3d220_0 .net/2u *"_ivl_118", 3 0, L_0x118043100;  1 drivers
v0x124b3d2b0_0 .net *"_ivl_120", 0 0, L_0x124be27c0;  1 drivers
L_0x118043148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b3d340_0 .net/2u *"_ivl_124", 1 0, L_0x118043148;  1 drivers
v0x124b3d3d0_0 .net *"_ivl_126", 0 0, L_0x124be2a00;  1 drivers
L_0x118043190 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b3d460_0 .net/2u *"_ivl_128", 23 0, L_0x118043190;  1 drivers
v0x124b3d4f0_0 .net *"_ivl_13", 0 0, L_0x124bdba70;  1 drivers
v0x124b3d580_0 .net *"_ivl_130", 31 0, L_0x124be2aa0;  1 drivers
v0x124b3d610_0 .net *"_ivl_132", 31 0, L_0x124be2c80;  1 drivers
v0x124b3d6a0_0 .net *"_ivl_134", 31 0, L_0x124be2d20;  1 drivers
v0x124b3d730_0 .net *"_ivl_138", 31 0, L_0x124be2f90;  1 drivers
L_0x1180431d8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b3d7c0_0 .net *"_ivl_141", 29 0, L_0x1180431d8;  1 drivers
L_0x118043220 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124b3d950_0 .net/2u *"_ivl_142", 31 0, L_0x118043220;  1 drivers
v0x124b3d9e0_0 .net *"_ivl_145", 31 0, L_0x124be2dc0;  1 drivers
v0x124b3da70_0 .net *"_ivl_146", 31 0, L_0x124be3250;  1 drivers
L_0x118043268 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b3db00_0 .net/2u *"_ivl_150", 1 0, L_0x118043268;  1 drivers
v0x124b3db90_0 .net *"_ivl_152", 0 0, L_0x124be34a0;  1 drivers
L_0x1180432b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b3dc20_0 .net/2u *"_ivl_154", 23 0, L_0x1180432b0;  1 drivers
v0x124b3dcb0_0 .net *"_ivl_156", 31 0, L_0x124be3370;  1 drivers
v0x124b3dd40_0 .net *"_ivl_159", 0 0, L_0x124be3680;  1 drivers
v0x124b3ddd0_0 .net *"_ivl_160", 23 0, L_0x124be3540;  1 drivers
v0x124b3de60_0 .net *"_ivl_162", 31 0, L_0x124be35e0;  1 drivers
v0x124b3def0_0 .net *"_ivl_164", 31 0, L_0x124be39c0;  1 drivers
v0x124b3df80_0 .net *"_ivl_168", 31 0, L_0x124be3e70;  1 drivers
v0x124b3e010_0 .net *"_ivl_17", 0 0, L_0x124bdcfd0;  1 drivers
v0x124b3e0a0_0 .net *"_ivl_174", 0 0, L_0x124be4170;  1 drivers
v0x124b3e130_0 .net *"_ivl_21", 0 0, L_0x124bdd220;  1 drivers
v0x124b3e1c0_0 .net *"_ivl_23", 0 0, L_0x124bdd290;  1 drivers
L_0x118042ad0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b3d850_0 .net/2u *"_ivl_38", 1 0, L_0x118042ad0;  1 drivers
v0x124b3e450_0 .net *"_ivl_40", 0 0, L_0x124bdd950;  1 drivers
L_0x118042b18 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x124b3e4e0_0 .net/2u *"_ivl_42", 3 0, L_0x118042b18;  1 drivers
v0x124b3e570_0 .net *"_ivl_44", 3 0, L_0x124bdd9f0;  1 drivers
L_0x118042b60 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x124b3e600_0 .net/2u *"_ivl_46", 3 0, L_0x118042b60;  1 drivers
v0x124b3e690_0 .net *"_ivl_5", 0 0, L_0x124bdb640;  1 drivers
L_0x118042ba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b3e720_0 .net/2u *"_ivl_50", 1 0, L_0x118042ba8;  1 drivers
v0x124b3e7b0_0 .net *"_ivl_52", 0 0, L_0x124bddc70;  1 drivers
L_0x118042bf0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b3e840_0 .net/2u *"_ivl_54", 23 0, L_0x118042bf0;  1 drivers
v0x124b3e8d0_0 .net *"_ivl_57", 7 0, L_0x124bddde0;  1 drivers
v0x124b3e960_0 .net *"_ivl_58", 31 0, L_0x124bdde80;  1 drivers
v0x124b3e9f0_0 .net *"_ivl_60", 31 0, L_0x124bddfc0;  1 drivers
L_0x118042c38 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b3ea80_0 .net *"_ivl_63", 29 0, L_0x118042c38;  1 drivers
L_0x118042c80 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124b3eb10_0 .net/2u *"_ivl_64", 31 0, L_0x118042c80;  1 drivers
v0x124b3eba0_0 .net *"_ivl_67", 31 0, L_0x124bde0e0;  1 drivers
v0x124b3ec30_0 .net *"_ivl_68", 31 0, L_0x124bde230;  1 drivers
v0x124b3ecc0_0 .net *"_ivl_73", 0 0, L_0x124be0fc0;  1 drivers
v0x124b3ed50_0 .net *"_ivl_77", 0 0, L_0x124be1590;  1 drivers
v0x124b3ede0_0 .net *"_ivl_83", 0 0, L_0x124be1830;  1 drivers
L_0x118042f50 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x124b3ee70_0 .net/2u *"_ivl_86", 1 0, L_0x118042f50;  1 drivers
v0x124b3ef00_0 .net *"_ivl_90", 31 0, L_0x124be1de0;  1 drivers
L_0x118042fe0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b3ef90_0 .net *"_ivl_93", 29 0, L_0x118042fe0;  1 drivers
L_0x118043028 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124b3f020_0 .net/2u *"_ivl_94", 31 0, L_0x118043028;  1 drivers
v0x124b3f0b0_0 .net *"_ivl_97", 31 0, L_0x124be1e80;  1 drivers
v0x124b3f140_0 .net *"_ivl_98", 31 0, L_0x124be1a70;  1 drivers
v0x124b3f1d0_0 .net "addr_byte_off", 1 0, L_0x124bdd8b0;  1 drivers
v0x124b3f260_0 .net "alu_result_in", 31 0, v0x124b25da0_0;  alias, 1 drivers
v0x124b3f2f0_0 .net "cache_rdata", 31 0, L_0x124bdff30;  1 drivers
v0x124b3f380_0 .net "cache_stall", 0 0, L_0x124be0e60;  1 drivers
v0x124b3f410_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b3f4a0_0 .net "dtlb_hit", 0 0, L_0x124bdcc20;  1 drivers
v0x124b3f530_0 .net "dtlb_lookup_valid", 0 0, L_0x124bdb590;  1 drivers
v0x124b3e250_0 .net "dtlb_pa", 31 0, L_0x124bdce70;  1 drivers
v0x124b3e2e0_0 .net "final_load_byte", 7 0, L_0x124be3130;  1 drivers
v0x124b3e370_0 .net "iret_in", 0 0, v0x124b25fe0_0;  alias, 1 drivers
v0x124b3f5c0_0 .net "iret_priv_fault", 0 0, L_0x124bdb900;  alias, 1 drivers
v0x124b3f650_0 .net "iret_taken", 0 0, L_0x124bd76f0;  alias, 1 drivers
v0x124b3f6e0_0 .net "is_load_in", 0 0, v0x124b26100_0;  alias, 1 drivers
v0x124b3f770_0 .net "is_store_in", 0 0, v0x124b26220_0;  alias, 1 drivers
v0x124b3f800_0 .net "is_write_in", 0 0, v0x124b26340_0;  alias, 1 drivers
v0x124b3f890_0 .net "itlb_write_en", 0 0, L_0x124bdd610;  alias, 1 drivers
v0x124b3f920_0 .net "itlb_write_pa", 31 0, L_0x124bdd7d0;  alias, 1 drivers
v0x124b3f9b0_0 .net "itlb_write_va", 31 0, L_0x124bdd760;  alias, 1 drivers
v0x124b3fa40_0 .net "kill_wb", 0 0, L_0x124be4290;  alias, 1 drivers
v0x124b3fad0_0 .net "load_byte", 7 0, L_0x124be2090;  1 drivers
v0x124b3fb60_0 .net "load_data", 31 0, L_0x124be3760;  1 drivers
v0x124b3fbf0_0 .net "load_data_bypassed", 31 0, L_0x124be2bc0;  1 drivers
v0x124b3fc80_0 .net "load_unsigned_in", 0 0, v0x124b26460_0;  alias, 1 drivers
v0x124b3fd10_0 .net "mem_addr", 31 0, v0x124b388a0_0;  1 drivers
v0x124b3fda0_0 .net "mem_byte_en", 3 0, L_0x124bdfda0;  1 drivers
v0x124b3fe30_0 .net "mem_rdata", 31 0, L_0x124be1cf0;  1 drivers
v0x124b3fec0_0 .net "mem_read_en", 0 0, L_0x124bdfaf0;  1 drivers
L_0x118042968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124b3ff50_0 .net "mem_ready", 0 0, L_0x118042968;  1 drivers
v0x124b3ffe0_0 .net "mem_size_in", 1 0, v0x124b26580_0;  alias, 1 drivers
v0x124b40070_0 .net "mem_wdata", 31 0, L_0x124bdfd30;  1 drivers
v0x124b40100_0 .net "mem_write_en", 0 0, L_0x124bdfbf0;  1 drivers
v0x124b40190_0 .net "mov_rm_in", 0 0, v0x124b267a0_0;  alias, 1 drivers
v0x124b40220_0 .net "pc_in", 31 0, v0x124b268c0_0;  alias, 1 drivers
v0x124b402b0_0 .net "phys_addr", 31 0, L_0x124bdd040;  1 drivers
v0x124b40340_0 .net "rd_in", 4 0, v0x124b269e0_0;  alias, 1 drivers
v0x124b403d0_0 .net "rd_out", 4 0, L_0x124be2600;  alias, 1 drivers
v0x124b40460_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
v0x124b404f0_0 .net "rm_value_in", 31 0, v0x124b26b90_0;  alias, 1 drivers
v0x124b40580_0 .net "sb_byte_match", 0 0, L_0x124be23f0;  1 drivers
v0x124b40610_0 .net "sb_enq_addr", 31 0, L_0x124be0940;  1 drivers
v0x124b406a0_0 .net "sb_enq_byte_en", 3 0, L_0x124be1340;  1 drivers
v0x124b40730_0 .net "sb_enq_data", 31 0, L_0x124be12d0;  1 drivers
v0x124b407c0_0 .net "sb_enq_valid", 0 0, L_0x124be0db0;  1 drivers
v0x124b40850_0 .net "sb_load_byte", 7 0, L_0x124be2520;  1 drivers
v0x124b408e0_0 .net "sb_lookup_be", 3 0, v0x124b3c420_0;  1 drivers
v0x124b40970_0 .net "sb_lookup_data", 31 0, v0x124b3c540_0;  1 drivers
v0x124b40a00_0 .net "sb_lookup_hit", 0 0, v0x124b3c5d0_0;  1 drivers
v0x124b40a90_0 .net "sb_mem_addr", 31 0, v0x124b3c880_0;  1 drivers
v0x124b40b20_0 .net "sb_mem_byte_en", 3 0, v0x124b3c910_0;  1 drivers
v0x124b40bb0_0 .net "sb_mem_data", 31 0, v0x124b3c9a0_0;  1 drivers
v0x124b40c40_0 .net "sb_mem_valid", 0 0, v0x124b3cac0_0;  1 drivers
v0x124b40cd0_0 .net "sb_ready", 0 0, L_0x124bdd840;  1 drivers
v0x124b40d60_0 .net "sb_stall", 0 0, v0x124b3cbe0_0;  1 drivers
v0x124b40df0_0 .net "sb_word_match", 0 0, L_0x124be2990;  1 drivers
v0x124b40e80_0 .net "stall_req", 0 0, L_0x124be3d00;  alias, 1 drivers
v0x124b40f10_0 .net "store_byte_en", 3 0, L_0x124bddad0;  1 drivers
v0x124b40fa0_0 .net "store_wdata_aligned", 31 0, L_0x124bde310;  1 drivers
v0x124b41030_0 .net "tlb_fault_addr", 31 0, L_0x124bdd4a0;  alias, 1 drivers
v0x124b410c0_0 .net "tlb_fault_pc", 31 0, L_0x124bdd5a0;  alias, 1 drivers
v0x124b41150_0 .net "tlb_miss", 0 0, L_0x124bdd3b0;  alias, 1 drivers
v0x124b411e0_0 .net "tlbwrite_allowed", 0 0, L_0x124bdb6e0;  1 drivers
v0x124b41270_0 .net "tlbwrite_in", 0 0, v0x124b26e60_0;  alias, 1 drivers
v0x124b41300_0 .net "tlbwrite_priv_fault", 0 0, L_0x124bdb7d0;  alias, 1 drivers
v0x124b41390_0 .net "vm_enable", 0 0, L_0x124bd4a30;  alias, 1 drivers
v0x124b41420_0 .net "wb_data_out", 31 0, L_0x124be3f50;  alias, 1 drivers
v0x124b414b0_0 .net "write_data_in", 31 0, v0x124b26d40_0;  alias, 1 drivers
L_0x124bdb640 .reduce/nor L_0x124bd4a30;
L_0x124bdba70 .reduce/nor L_0x124bd4a30;
L_0x124bdd040 .functor MUXZ 32, v0x124b25da0_0, L_0x124bdce70, L_0x124bdcfd0, C4<>;
L_0x124bdd290 .reduce/nor L_0x124bdcc20;
L_0x124bdd8b0 .part v0x124b25da0_0, 0, 2;
L_0x124bdd950 .cmp/eq 2, v0x124b26580_0, L_0x118042ad0;
L_0x124bdd9f0 .shift/l 4, L_0x118042b18, L_0x124bdd8b0;
L_0x124bddad0 .functor MUXZ 4, L_0x118042b60, L_0x124bdd9f0, L_0x124bdd950, C4<>;
L_0x124bddc70 .cmp/eq 2, v0x124b26580_0, L_0x118042ba8;
L_0x124bddde0 .part v0x124b26d40_0, 0, 8;
L_0x124bdde80 .concat [ 8 24 0 0], L_0x124bddde0, L_0x118042bf0;
L_0x124bddfc0 .concat [ 2 30 0 0], L_0x124bdd8b0, L_0x118042c38;
L_0x124bde0e0 .arith/mult 32, L_0x124bddfc0, L_0x118042c80;
L_0x124bde230 .shift/l 32, L_0x124bdde80, L_0x124bde0e0;
L_0x124bde310 .functor MUXZ 32, v0x124b26d40_0, L_0x124bde230, L_0x124bddc70, C4<>;
L_0x124be0fc0 .reduce/nor L_0x124bdd3b0;
L_0x124be1590 .reduce/nor L_0x124bdd3b0;
L_0x124be1830 .reduce/nor L_0x124bdd3b0;
L_0x124be19d0 .cmp/eq 2, v0x124b26580_0, L_0x118042f50;
L_0x124be1de0 .concat [ 2 30 0 0], L_0x124bdd8b0, L_0x118042fe0;
L_0x124be1e80 .arith/mult 32, L_0x124be1de0, L_0x118043028;
L_0x124be1a70 .shift/r 32, L_0x124bdff30, L_0x124be1e80;
L_0x124be2090 .part L_0x124be1a70, 0, 8;
L_0x124be2230 .concat [ 2 30 0 0], L_0x124bdd8b0, L_0x118043070;
L_0x124be22d0 .arith/mult 32, L_0x124be2230, L_0x1180430b8;
L_0x124be2480 .shift/r 32, v0x124b3c540_0, L_0x124be22d0;
L_0x124be2520 .part L_0x124be2480, 0, 8;
L_0x124be26a0 .part/v v0x124b3c420_0, L_0x124bdd8b0, 1;
L_0x124be27c0 .cmp/eq 4, v0x124b3c420_0, L_0x118043100;
L_0x124be2a00 .cmp/eq 2, v0x124b26580_0, L_0x118043148;
L_0x124be2aa0 .concat [ 8 24 0 0], L_0x124be2520, L_0x118043190;
L_0x124be2c80 .functor MUXZ 32, L_0x124bdff30, L_0x124be2aa0, L_0x124be23f0, C4<>;
L_0x124be2d20 .functor MUXZ 32, L_0x124bdff30, v0x124b3c540_0, L_0x124be2990, C4<>;
L_0x124be2bc0 .functor MUXZ 32, L_0x124be2d20, L_0x124be2c80, L_0x124be2a00, C4<>;
L_0x124be2f90 .concat [ 2 30 0 0], L_0x124bdd8b0, L_0x1180431d8;
L_0x124be2dc0 .arith/mult 32, L_0x124be2f90, L_0x118043220;
L_0x124be3250 .shift/r 32, L_0x124be2bc0, L_0x124be2dc0;
L_0x124be3130 .part L_0x124be3250, 0, 8;
L_0x124be34a0 .cmp/eq 2, v0x124b26580_0, L_0x118043268;
L_0x124be3370 .concat [ 8 24 0 0], L_0x124be3130, L_0x1180432b0;
L_0x124be3680 .part L_0x124be3130, 7, 1;
LS_0x124be3540_0_0 .concat [ 1 1 1 1], L_0x124be3680, L_0x124be3680, L_0x124be3680, L_0x124be3680;
LS_0x124be3540_0_4 .concat [ 1 1 1 1], L_0x124be3680, L_0x124be3680, L_0x124be3680, L_0x124be3680;
LS_0x124be3540_0_8 .concat [ 1 1 1 1], L_0x124be3680, L_0x124be3680, L_0x124be3680, L_0x124be3680;
LS_0x124be3540_0_12 .concat [ 1 1 1 1], L_0x124be3680, L_0x124be3680, L_0x124be3680, L_0x124be3680;
LS_0x124be3540_0_16 .concat [ 1 1 1 1], L_0x124be3680, L_0x124be3680, L_0x124be3680, L_0x124be3680;
LS_0x124be3540_0_20 .concat [ 1 1 1 1], L_0x124be3680, L_0x124be3680, L_0x124be3680, L_0x124be3680;
LS_0x124be3540_1_0 .concat [ 4 4 4 4], LS_0x124be3540_0_0, LS_0x124be3540_0_4, LS_0x124be3540_0_8, LS_0x124be3540_0_12;
LS_0x124be3540_1_4 .concat [ 4 4 0 0], LS_0x124be3540_0_16, LS_0x124be3540_0_20;
L_0x124be3540 .concat [ 16 8 0 0], LS_0x124be3540_1_0, LS_0x124be3540_1_4;
L_0x124be35e0 .concat [ 8 24 0 0], L_0x124be3130, L_0x124be3540;
L_0x124be39c0 .functor MUXZ 32, L_0x124be35e0, L_0x124be3370, v0x124b26460_0, C4<>;
L_0x124be3760 .functor MUXZ 32, L_0x124be2bc0, L_0x124be39c0, L_0x124be34a0, C4<>;
L_0x124be3e70 .functor MUXZ 32, v0x124b25da0_0, L_0x124be3760, v0x124b26100_0, C4<>;
L_0x124be3f50 .functor MUXZ 32, L_0x124be3e70, v0x124b26b90_0, v0x124b267a0_0, C4<>;
S_0x124b35370 .scope module, "data_mem" "data_memory" 21 175, 22 1 0, S_0x124b34e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_instruction";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "data_memory_in";
    .port_info 5 /INPUT 4 "byte_en";
    .port_info 6 /OUTPUT 32 "data_memory_out";
L_0x124be1cf0 .functor BUFZ 32, L_0x124be1b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124b35590_0 .net *"_ivl_0", 31 0, L_0x124be1b10;  1 drivers
v0x124b35620_0 .net *"_ivl_3", 11 0, L_0x124be1bb0;  1 drivers
v0x124b356b0_0 .net *"_ivl_4", 13 0, L_0x124be1c50;  1 drivers
L_0x118042f98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b35740_0 .net *"_ivl_7", 1 0, L_0x118042f98;  1 drivers
v0x124b357d0_0 .net "address", 31 0, v0x124b388a0_0;  alias, 1 drivers
v0x124b35860_0 .net "byte_en", 3 0, L_0x124bdfda0;  alias, 1 drivers
v0x124b358f0_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b35980 .array "data_mem", 4095 0, 31 0;
v0x124b35a10_0 .net "data_memory_in", 31 0, L_0x124bdfd30;  alias, 1 drivers
v0x124b35aa0_0 .net "data_memory_out", 31 0, L_0x124be1cf0;  alias, 1 drivers
v0x124b35b30_0 .var "new_word", 31 0;
v0x124b35bc0_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
v0x124b35c50_0 .net "store_instruction", 0 0, L_0x124bdfbf0;  alias, 1 drivers
E_0x124a70000 .event posedge, v0x124b25e30_0;
L_0x124be1b10 .array/port v0x124b35980, L_0x124be1c50;
L_0x124be1bb0 .part v0x124b388a0_0, 2, 12;
L_0x124be1c50 .concat [ 12 2 0 0], L_0x124be1bb0, L_0x118042f98;
S_0x124b35ce0 .scope module, "dcache" "data_cache" 21 105, 23 22 0, S_0x124b34e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cpu_read_en";
    .port_info 3 /INPUT 1 "cpu_write_en";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_byte_en";
    .port_info 7 /OUTPUT 32 "cpu_rdata";
    .port_info 8 /OUTPUT 1 "cpu_stall";
    .port_info 9 /OUTPUT 1 "sb_enq_valid";
    .port_info 10 /OUTPUT 32 "sb_enq_addr";
    .port_info 11 /OUTPUT 32 "sb_enq_data";
    .port_info 12 /OUTPUT 4 "sb_enq_byte_en";
    .port_info 13 /INPUT 1 "sb_drain_valid";
    .port_info 14 /INPUT 32 "sb_drain_addr";
    .port_info 15 /INPUT 32 "sb_drain_data";
    .port_info 16 /INPUT 4 "sb_drain_byte_en";
    .port_info 17 /OUTPUT 1 "mem_read_en";
    .port_info 18 /OUTPUT 1 "mem_write_en";
    .port_info 19 /OUTPUT 32 "mem_addr";
    .port_info 20 /OUTPUT 32 "mem_wdata";
    .port_info 21 /OUTPUT 4 "mem_byte_en";
    .port_info 22 /INPUT 32 "mem_rdata";
    .port_info 23 /INPUT 1 "mem_ready";
P_0x124b35e50 .param/l "BYTES_PER_WORD" 1 23 74, +C4<00000000000000000000000000000100>;
P_0x124b35e90 .param/l "LINE_COUNT" 1 23 68, +C4<00000000000000000000000000000100>;
P_0x124b35ed0 .param/l "LINE_COUNT_BITS" 1 23 69, +C4<00000000000000000000000000000010>;
P_0x124b35f10 .param/l "LINE_OFFSET_BITS" 1 23 72, +C4<00000000000000000000000000000100>;
P_0x124b35f50 .param/l "LINE_SIZE_BYTES" 1 23 71, +C4<00000000000000000000000000010000>;
P_0x124b35f90 .param/l "STATE_IDLE" 1 23 127, C4<00>;
P_0x124b35fd0 .param/l "STATE_MISS_WAIT" 1 23 128, C4<01>;
P_0x124b36010 .param/l "TAG_BITS" 1 23 77, +C4<0000000000000000000000000000011010>;
P_0x124b36050 .param/l "WORD_OFFSET_BITS" 1 23 75, +C4<00000000000000000000000000000010>;
L_0x124bde4b0 .functor BUFZ 1, L_0x124be1200, C4<0>, C4<0>, C4<0>;
L_0x124bde520 .functor BUFZ 1, L_0x124be1740, C4<0>, C4<0>, C4<0>;
L_0x124bdec10 .functor BUFZ 1, L_0x124bdea50, C4<0>, C4<0>, C4<0>;
L_0x124bdee90 .functor BUFZ 26, L_0x124bdecc0, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x124bdf0c0 .functor AND 1, L_0x124bdec10, L_0x124bdef40, C4<1>, C4<1>;
L_0x124bdf3e0 .functor BUFZ 1, L_0x124bdf170, C4<0>, C4<0>, C4<0>;
L_0x124bdf330 .functor BUFZ 26, L_0x124bdf450, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x124bdf830 .functor AND 1, L_0x124bdf3e0, L_0x124bdf710, C4<1>, C4<1>;
L_0x124bdfaf0 .functor BUFZ 1, v0x124b38b70_0, C4<0>, C4<0>, C4<0>;
L_0x124bdfbf0 .functor BUFZ 1, v0x124b37ad0_0, C4<0>, C4<0>, C4<0>;
L_0x124bdfd30 .functor BUFZ 32, v0x124b38d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bdfda0 .functor BUFZ 4, v0x124b389c0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x124bdfe80 .functor AND 1, L_0x124be1200, L_0x124bdf0c0, C4<1>, C4<1>;
L_0x124be0150 .functor AND 1, L_0x124be00b0, v0x124b38ff0_0, C4<1>, C4<1>;
L_0x124be03d0 .functor AND 1, L_0x124be0150, L_0x124be0280, C4<1>, C4<1>;
L_0x124be0700 .functor AND 1, L_0x124be0440, L_0x124be0560, C4<1>, C4<1>;
L_0x124be0a10 .functor AND 1, L_0x124be1200, L_0x124be08a0, C4<1>, C4<1>;
L_0x124be0b00 .functor AND 1, L_0x124be1740, L_0x124be0640, C4<1>, C4<1>;
L_0x124be0c50 .functor OR 1, L_0x124be0a10, L_0x124be0b00, C4<0>, C4<0>;
L_0x124be0cc0 .functor AND 1, L_0x124be0800, L_0x124be0c50, C4<1>, C4<1>;
L_0x124be0e60 .functor OR 1, L_0x124be0700, L_0x124be0cc0, C4<0>, C4<0>;
L_0x124be0f10 .functor AND 1, L_0x124bde520, L_0x124bdf0c0, C4<1>, C4<1>;
L_0x124be0db0 .functor AND 1, L_0x124be0f10, L_0x124be1080, C4<1>, C4<1>;
L_0x124be0940 .functor BUFZ 32, L_0x124bdd040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124be12d0 .functor BUFZ 32, L_0x124bde310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124be1340 .functor BUFZ 4, L_0x124bddad0, C4<0000>, C4<0000>, C4<0000>;
v0x124b36740_0 .net *"_ivl_101", 0 0, L_0x124be08a0;  1 drivers
v0x124b367d0_0 .net *"_ivl_103", 0 0, L_0x124be0a10;  1 drivers
v0x124b36860_0 .net *"_ivl_105", 0 0, L_0x124be0640;  1 drivers
v0x124b368f0_0 .net *"_ivl_107", 0 0, L_0x124be0b00;  1 drivers
v0x124b36980_0 .net *"_ivl_109", 0 0, L_0x124be0c50;  1 drivers
v0x124b36a10_0 .net *"_ivl_111", 0 0, L_0x124be0cc0;  1 drivers
v0x124b36aa0_0 .net *"_ivl_115", 0 0, L_0x124be0f10;  1 drivers
v0x124b36b30_0 .net *"_ivl_117", 0 0, L_0x124be1080;  1 drivers
v0x124b36bc0_0 .net *"_ivl_16", 0 0, L_0x124bdea50;  1 drivers
v0x124b36c50_0 .net *"_ivl_18", 3 0, L_0x124bdeaf0;  1 drivers
L_0x118042cc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b36ce0_0 .net *"_ivl_21", 1 0, L_0x118042cc8;  1 drivers
v0x124b36d70_0 .net *"_ivl_24", 25 0, L_0x124bdecc0;  1 drivers
v0x124b36e00_0 .net *"_ivl_26", 3 0, L_0x124bdedb0;  1 drivers
L_0x118042d10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b36e90_0 .net *"_ivl_29", 1 0, L_0x118042d10;  1 drivers
v0x124b36f20_0 .net *"_ivl_32", 0 0, L_0x124bdef40;  1 drivers
v0x124b36fb0_0 .net *"_ivl_36", 0 0, L_0x124bdf170;  1 drivers
v0x124b37040_0 .net *"_ivl_38", 3 0, L_0x124bdf210;  1 drivers
L_0x118042d58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b371d0_0 .net *"_ivl_41", 1 0, L_0x118042d58;  1 drivers
v0x124b37260_0 .net *"_ivl_44", 25 0, L_0x124bdf450;  1 drivers
v0x124b372f0_0 .net *"_ivl_46", 3 0, L_0x124bdf4f0;  1 drivers
L_0x118042da0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b37380_0 .net *"_ivl_49", 1 0, L_0x118042da0;  1 drivers
v0x124b37410_0 .net *"_ivl_52", 0 0, L_0x124bdf710;  1 drivers
v0x124b374a0_0 .net *"_ivl_57", 27 0, L_0x124bdf920;  1 drivers
L_0x118042de8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x124b37530_0 .net/2u *"_ivl_58", 3 0, L_0x118042de8;  1 drivers
v0x124b375c0_0 .net *"_ivl_73", 0 0, L_0x124bdfe80;  1 drivers
L_0x118042e30 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x124b37650_0 .net/2u *"_ivl_76", 1 0, L_0x118042e30;  1 drivers
v0x124b376e0_0 .net *"_ivl_78", 0 0, L_0x124be00b0;  1 drivers
v0x124b37770_0 .net *"_ivl_81", 0 0, L_0x124be0150;  1 drivers
L_0x118042e78 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x124b37800_0 .net/2u *"_ivl_82", 3 0, L_0x118042e78;  1 drivers
v0x124b37890_0 .net *"_ivl_84", 0 0, L_0x124be0280;  1 drivers
L_0x118042ec0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b37920_0 .net/2u *"_ivl_88", 1 0, L_0x118042ec0;  1 drivers
v0x124b379b0_0 .net *"_ivl_90", 0 0, L_0x124be0440;  1 drivers
v0x124b37a40_0 .net *"_ivl_93", 0 0, L_0x124be0560;  1 drivers
v0x124b370d0_0 .net *"_ivl_95", 0 0, L_0x124be0700;  1 drivers
L_0x118042f08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b37cd0_0 .net/2u *"_ivl_96", 1 0, L_0x118042f08;  1 drivers
v0x124b37d60_0 .net *"_ivl_98", 0 0, L_0x124be0800;  1 drivers
v0x124b37df0_0 .net "addr_index", 1 0, L_0x124bde6b0;  1 drivers
v0x124b37e80_0 .net "addr_tag", 25 0, L_0x124bde750;  1 drivers
v0x124b37f10_0 .net "addr_word_offset", 1 0, L_0x124bde590;  1 drivers
v0x124b37fa0_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b38030_0 .net "cpu_addr", 31 0, L_0x124bdd040;  alias, 1 drivers
v0x124b380c0_0 .net "cpu_byte_en", 3 0, L_0x124bddad0;  alias, 1 drivers
v0x124b38150_0 .net "cpu_rdata", 31 0, L_0x124bdff30;  alias, 1 drivers
v0x124b381e0_0 .net "cpu_read_en", 0 0, L_0x124be1200;  1 drivers
v0x124b38270_0 .net "cpu_stall", 0 0, L_0x124be0e60;  alias, 1 drivers
v0x124b38300_0 .net "cpu_wdata", 31 0, L_0x124bde310;  alias, 1 drivers
v0x124b38390_0 .net "cpu_write_en", 0 0, L_0x124be1740;  1 drivers
v0x124b38420 .array "data_array", 3 0, 127 0;
v0x124b384b0_0 .net "hit", 0 0, L_0x124bdf0c0;  1 drivers
v0x124b38540_0 .net "line_base_addr", 31 0, L_0x124bdfa50;  1 drivers
v0x124b385d0_0 .net "line_tag", 25 0, L_0x124bdee90;  1 drivers
v0x124b38660_0 .net "line_valid", 0 0, L_0x124bdec10;  1 drivers
v0x124b386f0_0 .var "line_word", 31 0;
v0x124b38780_0 .net "load_req", 0 0, L_0x124bde4b0;  1 drivers
v0x124b38810_0 .net "mem_addr", 31 0, v0x124b388a0_0;  alias, 1 drivers
v0x124b388a0_0 .var "mem_addr_r", 31 0;
v0x124b38930_0 .net "mem_byte_en", 3 0, L_0x124bdfda0;  alias, 1 drivers
v0x124b389c0_0 .var "mem_byte_en_r", 3 0;
v0x124b38a50_0 .net "mem_rdata", 31 0, L_0x124be1cf0;  alias, 1 drivers
v0x124b38ae0_0 .net "mem_read_en", 0 0, L_0x124bdfaf0;  alias, 1 drivers
v0x124b38b70_0 .var "mem_read_en_r", 0 0;
v0x124b38c00_0 .net "mem_ready", 0 0, L_0x118042968;  alias, 1 drivers
v0x124b38c90_0 .net "mem_wdata", 31 0, L_0x124bdfd30;  alias, 1 drivers
v0x124b38d20_0 .var "mem_wdata_r", 31 0;
v0x124b38db0_0 .net "mem_write_en", 0 0, L_0x124bdfbf0;  alias, 1 drivers
v0x124b37ad0_0 .var "mem_write_en_r", 0 0;
v0x124b37b60_0 .var "miss_counter", 3 0;
v0x124b37bf0_0 .var "pend_addr", 31 0;
v0x124b38e40_0 .var "pend_byte_en", 3 0;
v0x124b38ed0_0 .var "pend_index", 1 0;
v0x124b38f60_0 .var "pend_is_load", 0 0;
v0x124b38ff0_0 .var "pend_is_store", 0 0;
v0x124b39080_0 .var "pend_tag", 25 0;
v0x124b39110_0 .var "pend_wdata", 31 0;
v0x124b391a0_0 .var "pend_word_off", 1 0;
v0x124b39230_0 .var "refill_buf", 127 0;
v0x124b392c0_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
v0x124b39350_0 .net "sb_drain_addr", 31 0, v0x124b3c880_0;  alias, 1 drivers
v0x124b393e0_0 .net "sb_drain_byte_en", 3 0, v0x124b3c910_0;  alias, 1 drivers
v0x124b39470_0 .net "sb_drain_data", 31 0, v0x124b3c9a0_0;  alias, 1 drivers
v0x124b39500_0 .net "sb_drain_valid", 0 0, v0x124b3cac0_0;  alias, 1 drivers
v0x124b39590_0 .net "sb_enq_addr", 31 0, L_0x124be0940;  alias, 1 drivers
v0x124b39620_0 .net "sb_enq_byte_en", 3 0, L_0x124be1340;  alias, 1 drivers
v0x124b396b0_0 .net "sb_enq_data", 31 0, L_0x124be12d0;  alias, 1 drivers
v0x124b39740_0 .net "sb_enq_valid", 0 0, L_0x124be0db0;  alias, 1 drivers
v0x124b397d0_0 .net "sb_hit", 0 0, L_0x124bdf830;  1 drivers
v0x124b39860_0 .net "sb_index", 1 0, L_0x124bde890;  1 drivers
v0x124b398f0_0 .net "sb_line_tag", 25 0, L_0x124bdf330;  1 drivers
v0x124b39980_0 .net "sb_line_valid", 0 0, L_0x124bdf3e0;  1 drivers
v0x124b39a10_0 .net "sb_tag", 25 0, L_0x124bde9b0;  1 drivers
v0x124b39aa0_0 .net "sb_word_offset", 1 0, L_0x124bde7f0;  1 drivers
v0x124b39b30_0 .var "state", 1 0;
v0x124b39bc0_0 .net "store_finishing", 0 0, L_0x124be03d0;  1 drivers
v0x124b39c50_0 .net "store_req", 0 0, L_0x124bde520;  1 drivers
v0x124b39ce0_0 .var "store_req_d", 0 0;
v0x124b39d70 .array "tag_array", 3 0, 25 0;
v0x124b39e00 .array "valid_array", 3 0, 0 0;
E_0x124a0ad50/0 .event anyedge, v0x124b39b30_0, v0x124b38f60_0, v0x124b37b60_0, v0x124b38540_0;
E_0x124a0ad50/1 .event anyedge, v0x124b38ff0_0, v0x124b37bf0_0, v0x124b39110_0, v0x124b38e40_0;
E_0x124a0ad50/2 .event anyedge, v0x124b39500_0, v0x124b38b70_0, v0x124b39350_0, v0x124b39470_0;
E_0x124a0ad50/3 .event anyedge, v0x124b393e0_0;
E_0x124a0ad50 .event/or E_0x124a0ad50/0, E_0x124a0ad50/1, E_0x124a0ad50/2, E_0x124a0ad50/3;
v0x124b38420_0 .array/port v0x124b38420, 0;
v0x124b38420_1 .array/port v0x124b38420, 1;
E_0x124a21980/0 .event anyedge, v0x124b37f10_0, v0x124b37df0_0, v0x124b38420_0, v0x124b38420_1;
v0x124b38420_2 .array/port v0x124b38420, 2;
v0x124b38420_3 .array/port v0x124b38420, 3;
E_0x124a21980/1 .event anyedge, v0x124b38420_2, v0x124b38420_3;
E_0x124a21980 .event/or E_0x124a21980/0, E_0x124a21980/1;
L_0x124bde590 .part L_0x124bdd040, 2, 2;
L_0x124bde6b0 .part L_0x124bdd040, 4, 2;
L_0x124bde750 .part L_0x124bdd040, 6, 26;
L_0x124bde7f0 .part v0x124b3c880_0, 2, 2;
L_0x124bde890 .part v0x124b3c880_0, 4, 2;
L_0x124bde9b0 .part v0x124b3c880_0, 6, 26;
L_0x124bdea50 .array/port v0x124b39e00, L_0x124bdeaf0;
L_0x124bdeaf0 .concat [ 2 2 0 0], L_0x124bde6b0, L_0x118042cc8;
L_0x124bdecc0 .array/port v0x124b39d70, L_0x124bdedb0;
L_0x124bdedb0 .concat [ 2 2 0 0], L_0x124bde6b0, L_0x118042d10;
L_0x124bdef40 .cmp/eq 26, L_0x124bdee90, L_0x124bde750;
L_0x124bdf170 .array/port v0x124b39e00, L_0x124bdf210;
L_0x124bdf210 .concat [ 2 2 0 0], L_0x124bde890, L_0x118042d58;
L_0x124bdf450 .array/port v0x124b39d70, L_0x124bdf4f0;
L_0x124bdf4f0 .concat [ 2 2 0 0], L_0x124bde890, L_0x118042da0;
L_0x124bdf710 .cmp/eq 26, L_0x124bdf330, L_0x124bde9b0;
L_0x124bdf920 .part v0x124b37bf0_0, 4, 28;
L_0x124bdfa50 .concat [ 4 28 0 0], L_0x118042de8, L_0x124bdf920;
L_0x124bdff30 .functor MUXZ 32, L_0x124be1cf0, v0x124b386f0_0, L_0x124bdfe80, C4<>;
L_0x124be00b0 .cmp/eq 2, v0x124b39b30_0, L_0x118042e30;
L_0x124be0280 .cmp/eq 4, v0x124b37b60_0, L_0x118042e78;
L_0x124be0440 .cmp/ne 2, v0x124b39b30_0, L_0x118042ec0;
L_0x124be0560 .reduce/nor L_0x124be03d0;
L_0x124be0800 .cmp/eq 2, v0x124b39b30_0, L_0x118042f08;
L_0x124be08a0 .reduce/nor L_0x124bdf0c0;
L_0x124be0640 .reduce/nor L_0x124bdf0c0;
L_0x124be1080 .reduce/nor v0x124b39ce0_0;
S_0x124b36420 .scope function.vec4.s32, "merge_word" "merge_word" 23 140, 23 140 0, S_0x124b35ce0;
 .timescale 0 0;
v0x124b36090_0 .var "be", 3 0;
; Variable merge_word is vec4 return value of scope S_0x124b36420
v0x124b36620_0 .var "new_w", 31 0;
v0x124b366b0_0 .var "old_w", 31 0;
TD_sb_tb.uut.mem_stage_inst.dcache.merge_word ;
    %load/vec4 v0x124b36090_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x124b36620_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %load/vec4 v0x124b366b0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x124b36090_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x124b36620_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %load/vec4 v0x124b366b0_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x124b36090_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %load/vec4 v0x124b36620_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %load/vec4 v0x124b366b0_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x124b36090_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %load/vec4 v0x124b36620_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %load/vec4 v0x124b366b0_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %end;
S_0x124b39f50 .scope module, "dtlb" "simple_tlb" 21 75, 15 9 0, S_0x124b34e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "lookup_va";
    .port_info 3 /INPUT 1 "lookup_valid";
    .port_info 4 /OUTPUT 1 "lookup_hit";
    .port_info 5 /OUTPUT 32 "lookup_pa";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 32 "write_va";
    .port_info 8 /INPUT 32 "write_pa";
P_0x124b3a0c0 .param/l "ENTRY_COUNT" 1 15 25, +C4<00000000000000000000000000000100>;
P_0x124b3a100 .param/l "INDEX_BITS" 1 15 26, +C4<00000000000000000000000000000010>;
P_0x124b3a140 .param/l "PPN_BITS" 1 15 28, +C4<00000000000000000000000000001000>;
P_0x124b3a180 .param/l "VPN_BITS" 1 15 27, +C4<00000000000000000000000000010100>;
L_0x124bdc3b0 .functor BUFZ 1, L_0x124bdc160, C4<0>, C4<0>, C4<0>;
L_0x124bdc6a0 .functor BUFZ 18, L_0x124bdc460, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x124bdc9c0 .functor BUFZ 8, L_0x124bdc710, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x124bdca30 .functor AND 1, L_0x124bdb590, L_0x124bdc3b0, C4<1>, C4<1>;
L_0x124bdcc20 .functor AND 1, L_0x124bdca30, L_0x124bdcb00, C4<1>, C4<1>;
v0x124b36120_0 .net *"_ivl_14", 0 0, L_0x124bdc160;  1 drivers
v0x124b3a2a0_0 .net *"_ivl_16", 3 0, L_0x124bdc220;  1 drivers
L_0x1180429b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b3a330_0 .net *"_ivl_19", 1 0, L_0x1180429b0;  1 drivers
v0x124b3a3c0_0 .net *"_ivl_22", 17 0, L_0x124bdc460;  1 drivers
v0x124b3a450_0 .net *"_ivl_24", 3 0, L_0x124bdc500;  1 drivers
L_0x1180429f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b3a4e0_0 .net *"_ivl_27", 1 0, L_0x1180429f8;  1 drivers
v0x124b3a570_0 .net *"_ivl_30", 7 0, L_0x124bdc710;  1 drivers
v0x124b3a600_0 .net *"_ivl_32", 3 0, L_0x124bdc7d0;  1 drivers
L_0x118042a40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b3a690_0 .net *"_ivl_35", 1 0, L_0x118042a40;  1 drivers
v0x124b3a720_0 .net *"_ivl_39", 0 0, L_0x124bdca30;  1 drivers
v0x124b3a7b0_0 .net *"_ivl_40", 0 0, L_0x124bdcb00;  1 drivers
L_0x118042a88 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b3a840_0 .net/2u *"_ivl_44", 11 0, L_0x118042a88;  1 drivers
v0x124b3a8d0_0 .net *"_ivl_47", 11 0, L_0x124bdcd50;  1 drivers
v0x124b3a960_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b3a9f0_0 .net "entry_ppn", 7 0, L_0x124bdc9c0;  1 drivers
v0x124b3aa80_0 .net "entry_tag", 17 0, L_0x124bdc6a0;  1 drivers
v0x124b3ab10_0 .net "entry_valid", 0 0, L_0x124bdc3b0;  1 drivers
v0x124b3aca0_0 .var/i "i", 31 0;
v0x124b3ad30_0 .net "lookup_hit", 0 0, L_0x124bdcc20;  alias, 1 drivers
v0x124b3adc0_0 .net "lookup_idx", 1 0, L_0x124bdbc70;  1 drivers
v0x124b3ae50_0 .net "lookup_pa", 31 0, L_0x124bdce70;  alias, 1 drivers
v0x124b3aee0_0 .net "lookup_tag", 17 0, L_0x124bdbd50;  1 drivers
v0x124b3af70_0 .net "lookup_va", 31 0, v0x124b25da0_0;  alias, 1 drivers
v0x124b3b000_0 .net "lookup_valid", 0 0, L_0x124bdb590;  alias, 1 drivers
v0x124b3b090_0 .net "lookup_vpn", 19 0, L_0x124bdbbd0;  1 drivers
v0x124b3b120 .array "ppn_array", 3 0, 7 0;
v0x124b3b1b0_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
v0x124b3b240 .array "tag_array", 3 0, 17 0;
v0x124b3b2d0 .array "valid_array", 3 0, 0 0;
v0x124b3b360_0 .net "write_en", 0 0, L_0x124bdb6e0;  alias, 1 drivers
v0x124b3b3f0_0 .net "write_idx", 1 0, L_0x124bdbe90;  1 drivers
v0x124b3b480_0 .net "write_pa", 31 0, v0x124b26d40_0;  alias, 1 drivers
v0x124b3b510_0 .net "write_ppn", 7 0, L_0x124bdc040;  1 drivers
v0x124b3aba0_0 .net "write_tag", 17 0, L_0x124bdbfa0;  1 drivers
v0x124b3b7a0_0 .net "write_va", 31 0, v0x124b25da0_0;  alias, 1 drivers
v0x124b3b830_0 .net "write_vpn", 19 0, L_0x124bdbdf0;  1 drivers
L_0x124bdbbd0 .part v0x124b25da0_0, 12, 20;
L_0x124bdbc70 .part L_0x124bdbbd0, 0, 2;
L_0x124bdbd50 .part L_0x124bdbbd0, 2, 18;
L_0x124bdbdf0 .part v0x124b25da0_0, 12, 20;
L_0x124bdbe90 .part L_0x124bdbdf0, 0, 2;
L_0x124bdbfa0 .part L_0x124bdbdf0, 2, 18;
L_0x124bdc040 .part v0x124b26d40_0, 12, 8;
L_0x124bdc160 .array/port v0x124b3b2d0, L_0x124bdc220;
L_0x124bdc220 .concat [ 2 2 0 0], L_0x124bdbc70, L_0x1180429b0;
L_0x124bdc460 .array/port v0x124b3b240, L_0x124bdc500;
L_0x124bdc500 .concat [ 2 2 0 0], L_0x124bdbc70, L_0x1180429f8;
L_0x124bdc710 .array/port v0x124b3b120, L_0x124bdc7d0;
L_0x124bdc7d0 .concat [ 2 2 0 0], L_0x124bdbc70, L_0x118042a40;
L_0x124bdcb00 .cmp/eq 18, L_0x124bdc6a0, L_0x124bdbd50;
L_0x124bdcd50 .part v0x124b25da0_0, 0, 12;
L_0x124bdce70 .concat [ 12 8 12 0], L_0x124bdcd50, L_0x124bdc9c0, L_0x118042a88;
S_0x124b3b8c0 .scope module, "sb" "store_buffer" 21 152, 24 1 0, S_0x124b34e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_op";
    .port_info 3 /INPUT 32 "store_addr";
    .port_info 4 /INPUT 32 "store_data";
    .port_info 5 /INPUT 4 "store_byte_en";
    .port_info 6 /INPUT 1 "lookup_valid";
    .port_info 7 /INPUT 32 "lookup_addr";
    .port_info 8 /INPUT 2 "lookup_byte_off";
    .port_info 9 /INPUT 1 "lookup_word";
    .port_info 10 /OUTPUT 1 "lookup_hit";
    .port_info 11 /OUTPUT 32 "lookup_data";
    .port_info 12 /OUTPUT 4 "lookup_byte_en";
    .port_info 13 /INPUT 1 "mem_ready";
    .port_info 14 /OUTPUT 1 "mem_valid";
    .port_info 15 /OUTPUT 32 "mem_addr";
    .port_info 16 /OUTPUT 32 "mem_data";
    .port_info 17 /OUTPUT 4 "mem_byte_en";
    .port_info 18 /OUTPUT 1 "stall_pipeline";
    .port_info 19 /OUTPUT 1 "buffer_full";
v0x124b3bdf0_0 .var "accepted", 0 0;
v0x124b3be80 .array "buffer_addr", 0 3, 31 0;
v0x124b3bf10 .array "buffer_byte_en", 0 3, 3 0;
v0x124b3bfa0 .array "buffer_data", 0 3, 31 0;
v0x124b3c030_0 .var "buffer_full", 0 0;
v0x124b3c0c0 .array "buffer_valid", 0 3, 0 0;
v0x124b3c150_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b3c1e0_0 .var "drain_idx", 1 0;
v0x124b3c270_0 .var/i "i", 31 0;
v0x124b3c300_0 .var/i "j", 31 0;
v0x124b3c390_0 .net "lookup_addr", 31 0, L_0x124bdd040;  alias, 1 drivers
v0x124b3c420_0 .var "lookup_byte_en", 3 0;
v0x124b3c4b0_0 .net "lookup_byte_off", 1 0, L_0x124bdd8b0;  alias, 1 drivers
v0x124b3c540_0 .var "lookup_data", 31 0;
v0x124b3c5d0_0 .var "lookup_hit", 0 0;
v0x124b3c660_0 .net "lookup_valid", 0 0, L_0x124be18d0;  1 drivers
v0x124b3c6f0_0 .net "lookup_word", 0 0, L_0x124be19d0;  1 drivers
v0x124b3c880_0 .var "mem_addr", 31 0;
v0x124b3c910_0 .var "mem_byte_en", 3 0;
v0x124b3c9a0_0 .var "mem_data", 31 0;
v0x124b3ca30_0 .net "mem_ready", 0 0, L_0x124bdd840;  alias, 1 drivers
v0x124b3cac0_0 .var "mem_valid", 0 0;
v0x124b3cb50_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
v0x124b3cbe0_0 .var "stall_pipeline", 0 0;
v0x124b3cc70_0 .net "store_addr", 31 0, L_0x124be0940;  alias, 1 drivers
v0x124b3cd00_0 .net "store_byte_en", 3 0, L_0x124be1340;  alias, 1 drivers
v0x124b3cd90_0 .net "store_data", 31 0, L_0x124be12d0;  alias, 1 drivers
v0x124b3ce20_0 .net "store_op", 0 0, L_0x124be0db0;  alias, 1 drivers
v0x124b3c0c0_0 .array/port v0x124b3c0c0, 0;
v0x124b3c0c0_1 .array/port v0x124b3c0c0, 1;
v0x124b3c0c0_2 .array/port v0x124b3c0c0, 2;
E_0x1248af790/0 .event anyedge, v0x124b3c660_0, v0x124b3c0c0_0, v0x124b3c0c0_1, v0x124b3c0c0_2;
v0x124b3c0c0_3 .array/port v0x124b3c0c0, 3;
v0x124b3be80_0 .array/port v0x124b3be80, 0;
v0x124b3be80_1 .array/port v0x124b3be80, 1;
v0x124b3be80_2 .array/port v0x124b3be80, 2;
E_0x1248af790/1 .event anyedge, v0x124b3c0c0_3, v0x124b3be80_0, v0x124b3be80_1, v0x124b3be80_2;
v0x124b3be80_3 .array/port v0x124b3be80, 3;
E_0x1248af790/2 .event anyedge, v0x124b3be80_3, v0x124b38030_0, v0x124b3c5d0_0, v0x124b3c6f0_0;
v0x124b3bf10_0 .array/port v0x124b3bf10, 0;
v0x124b3bf10_1 .array/port v0x124b3bf10, 1;
v0x124b3bf10_2 .array/port v0x124b3bf10, 2;
v0x124b3bf10_3 .array/port v0x124b3bf10, 3;
E_0x1248af790/3 .event anyedge, v0x124b3bf10_0, v0x124b3bf10_1, v0x124b3bf10_2, v0x124b3bf10_3;
v0x124b3bfa0_0 .array/port v0x124b3bfa0, 0;
v0x124b3bfa0_1 .array/port v0x124b3bfa0, 1;
v0x124b3bfa0_2 .array/port v0x124b3bfa0, 2;
v0x124b3bfa0_3 .array/port v0x124b3bfa0, 3;
E_0x1248af790/4 .event anyedge, v0x124b3bfa0_0, v0x124b3bfa0_1, v0x124b3bfa0_2, v0x124b3bfa0_3;
E_0x1248af790/5 .event anyedge, v0x124b3c4b0_0;
E_0x1248af790 .event/or E_0x1248af790/0, E_0x1248af790/1, E_0x1248af790/2, E_0x1248af790/3, E_0x1248af790/4, E_0x1248af790/5;
E_0x1248bf7d0/0 .event anyedge, v0x124b3c0c0_0, v0x124b3c0c0_1, v0x124b3c0c0_2, v0x124b3c0c0_3;
E_0x1248bf7d0/1 .event anyedge, v0x124b39500_0, v0x124b3be80_0, v0x124b3be80_1, v0x124b3be80_2;
E_0x1248bf7d0/2 .event anyedge, v0x124b3be80_3, v0x124b3bfa0_0, v0x124b3bfa0_1, v0x124b3bfa0_2;
E_0x1248bf7d0/3 .event anyedge, v0x124b3bfa0_3, v0x124b3bf10_0, v0x124b3bf10_1, v0x124b3bf10_2;
E_0x1248bf7d0/4 .event anyedge, v0x124b3bf10_3;
E_0x1248bf7d0 .event/or E_0x1248bf7d0/0, E_0x1248bf7d0/1, E_0x1248bf7d0/2, E_0x1248bf7d0/3, E_0x1248bf7d0/4;
S_0x124b41630 .scope module, "register_table" "register_table" 4 461, 25 2 0, S_0x124b25670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "register_rs1";
    .port_info 3 /INPUT 5 "register_rs2";
    .port_info 4 /INPUT 5 "register_d";
    .port_info 5 /INPUT 32 "data_register_d_in";
    .port_info 6 /INPUT 1 "write_register_d";
    .port_info 7 /OUTPUT 32 "data_register_rs1";
    .port_info 8 /OUTPUT 32 "data_register_rs2";
    .port_info 9 /OUTPUT 32 "data_register_d_out";
L_0x124be5f60 .functor BUFZ 32, L_0x124be5da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124be61d0 .functor BUFZ 32, L_0x124be6010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124be6440 .functor BUFZ 32, L_0x124be6280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124b417a0_0 .net *"_ivl_0", 31 0, L_0x124be5da0;  1 drivers
v0x124b41830_0 .net *"_ivl_10", 6 0, L_0x124be60b0;  1 drivers
L_0x1180434a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b418c0_0 .net *"_ivl_13", 1 0, L_0x1180434a8;  1 drivers
v0x124b41950_0 .net *"_ivl_16", 31 0, L_0x124be6280;  1 drivers
v0x124b419e0_0 .net *"_ivl_18", 6 0, L_0x124be6320;  1 drivers
v0x124b41a70_0 .net *"_ivl_2", 6 0, L_0x124be5e40;  1 drivers
L_0x1180434f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b41b00_0 .net *"_ivl_21", 1 0, L_0x1180434f0;  1 drivers
L_0x118043460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b41b90_0 .net *"_ivl_5", 1 0, L_0x118043460;  1 drivers
v0x124b41c20_0 .net *"_ivl_8", 31 0, L_0x124be6010;  1 drivers
v0x124b41cb0_0 .net "clk", 0 0, v0x124b48aa0_0;  alias, 1 drivers
v0x124b41d40 .array "data_register", 31 0, 31 0;
v0x124b41dd0_0 .net "data_register_d_in", 31 0, v0x124b34dc0_0;  alias, 1 drivers
v0x124b41e60_0 .net "data_register_d_out", 31 0, L_0x124be6440;  alias, 1 drivers
v0x124b41ef0_0 .net "data_register_rs1", 31 0, L_0x124be5f60;  alias, 1 drivers
v0x124b41f80_0 .net "data_register_rs2", 31 0, L_0x124be61d0;  alias, 1 drivers
v0x124b42010_0 .var/i "i", 31 0;
v0x124b420a0_0 .net "register_d", 4 0, v0x124b34b80_0;  alias, 1 drivers
v0x124b42230_0 .net "register_rs1", 4 0, L_0x124bd9350;  alias, 1 drivers
v0x124b422c0_0 .net "register_rs2", 4 0, L_0x124bd93f0;  alias, 1 drivers
v0x124b42350_0 .net "reset", 0 0, v0x124b48c50_0;  alias, 1 drivers
v0x124b423e0_0 .net "write_register_d", 0 0, v0x124b348b0_0;  alias, 1 drivers
L_0x124be5da0 .array/port v0x124b41d40, L_0x124be5e40;
L_0x124be5e40 .concat [ 5 2 0 0], L_0x124bd9350, L_0x118043460;
L_0x124be6010 .array/port v0x124b41d40, L_0x124be60b0;
L_0x124be60b0 .concat [ 5 2 0 0], L_0x124bd93f0, L_0x1180434a8;
L_0x124be6280 .array/port v0x124b41d40, L_0x124be6320;
L_0x124be6320 .concat [ 5 2 0 0], v0x124b34b80_0, L_0x1180434f0;
S_0x13512a540 .scope module, "tb_cpu" "tb_cpu" 28 3;
 .timescale -9 -12;
v0x124b74380_0 .var "clk", 0 0;
v0x124b74410_0 .var "reset", 0 0;
S_0x124b48e60 .scope module, "mycpu" "cpu" 28 9, 4 3 0, S_0x13512a540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x124be6590 .functor NOT 1, L_0x124be64f0, C4<0>, C4<0>, C4<0>;
L_0x124be6640 .functor BUFZ 1, L_0x124bf5aa0, C4<0>, C4<0>, C4<0>;
L_0x124be6770 .functor OR 1, v0x124b5b040_0, L_0x124bf6530, C4<0>, C4<0>;
L_0x118043610 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x124be76f0 .functor AND 32, L_0x124be75d0, L_0x118043610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x124beabc0 .functor OR 1, L_0x124be7eb0, v0x124b5b040_0, C4<0>, C4<0>;
L_0x124beac30 .functor OR 1, L_0x124beabc0, L_0x124be6640, C4<0>, C4<0>;
L_0x124bf6160 .functor OR 1, L_0x124be94d0, L_0x124beefb0, C4<0>, C4<0>;
L_0x124bf61d0 .functor OR 1, L_0x124bf6160, L_0x124bed3c0, C4<0>, C4<0>;
L_0x124bf6300 .functor OR 1, L_0x124bf61d0, L_0x124bed4f0, C4<0>, C4<0>;
L_0x124bf6440 .functor OR 1, L_0x124bf6300, L_0x124be9250, C4<0>, C4<0>;
L_0x124bf6530 .functor BUFZ 1, L_0x124bf6440, C4<0>, C4<0>, C4<0>;
L_0x124bf6680 .functor OR 1, v0x124b5b040_0, L_0x124bf5aa0, C4<0>, C4<0>;
L_0x124bf6770 .functor OR 1, L_0x124bf6300, L_0x124be9250, C4<0>, C4<0>;
L_0x124bf68d0 .functor NOT 1, L_0x124bf6770, C4<0>, C4<0>, C4<0>;
L_0x124bf6940 .functor AND 1, L_0x124bf6680, L_0x124bf68d0, C4<1>, C4<1>;
v0x124b6d180_0 .net *"_ivl_1", 0 0, L_0x124be64f0;  1 drivers
L_0x118043538 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x124b6d220_0 .net/2u *"_ivl_10", 6 0, L_0x118043538;  1 drivers
v0x124b6d2c0_0 .net *"_ivl_102", 31 0, L_0x124bf6a30;  1 drivers
v0x124b6d350_0 .net *"_ivl_104", 31 0, L_0x124bf6c40;  1 drivers
v0x124b6d3f0_0 .net *"_ivl_108", 31 0, L_0x124bf6ad0;  1 drivers
v0x124b6d4e0_0 .net *"_ivl_110", 31 0, L_0x124bf6f80;  1 drivers
L_0x1180444b0 .functor BUFT 1, C4<00000000000000000010000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b6d590_0 .net/2u *"_ivl_114", 31 0, L_0x1180444b0;  1 drivers
L_0x1180444f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x124b6d640_0 .net/2u *"_ivl_120", 1 0, L_0x1180444f8;  1 drivers
v0x124b6d6f0_0 .net *"_ivl_122", 0 0, L_0x124bf7370;  1 drivers
L_0x118044540 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x124b6d800_0 .net/2u *"_ivl_124", 1 0, L_0x118044540;  1 drivers
v0x124b6d8a0_0 .net *"_ivl_126", 0 0, L_0x124bf71d0;  1 drivers
v0x124b6d940_0 .net *"_ivl_128", 31 0, L_0x124bf7540;  1 drivers
L_0x118044588 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x124b6d9f0_0 .net/2u *"_ivl_132", 1 0, L_0x118044588;  1 drivers
v0x124b6daa0_0 .net *"_ivl_134", 0 0, L_0x124bf7720;  1 drivers
L_0x1180445d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x124b6db40_0 .net/2u *"_ivl_136", 1 0, L_0x1180445d0;  1 drivers
v0x124b6dbf0_0 .net *"_ivl_138", 0 0, L_0x124bf75e0;  1 drivers
v0x124b6dc90_0 .net *"_ivl_140", 31 0, L_0x124bf7950;  1 drivers
v0x124b6de20_0 .net *"_ivl_15", 6 0, L_0x124be6a20;  1 drivers
L_0x118043580 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x124b6deb0_0 .net/2u *"_ivl_16", 6 0, L_0x118043580;  1 drivers
v0x124b6df60_0 .net *"_ivl_21", 0 0, L_0x124be6be0;  1 drivers
v0x124b6e010_0 .net *"_ivl_22", 10 0, L_0x124be6c80;  1 drivers
v0x124b6e0c0_0 .net *"_ivl_25", 0 0, L_0x124be6f40;  1 drivers
v0x124b6e170_0 .net *"_ivl_27", 7 0, L_0x124be6fe0;  1 drivers
v0x124b6e220_0 .net *"_ivl_29", 0 0, L_0x124be7180;  1 drivers
v0x124b6e2d0_0 .net *"_ivl_31", 9 0, L_0x124be7220;  1 drivers
L_0x1180435c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x124b6e380_0 .net/2u *"_ivl_32", 0 0, L_0x1180435c8;  1 drivers
v0x124b6e430_0 .net *"_ivl_38", 31 0, L_0x124be75d0;  1 drivers
v0x124b6e4e0_0 .net/2u *"_ivl_40", 31 0, L_0x118043610;  1 drivers
v0x124b6e590_0 .net *"_ivl_44", 31 0, L_0x124be7760;  1 drivers
v0x124b6e640_0 .net *"_ivl_48", 0 0, L_0x124beabc0;  1 drivers
v0x124b6e6f0_0 .net *"_ivl_53", 2 0, L_0x124bebf80;  1 drivers
L_0x1180439b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x124b6e7a0_0 .net/2u *"_ivl_54", 2 0, L_0x1180439b8;  1 drivers
v0x124b6e850_0 .net *"_ivl_56", 0 0, L_0x124bec0b0;  1 drivers
v0x124b6dd30_0 .net *"_ivl_59", 2 0, L_0x124bec150;  1 drivers
L_0x118043a00 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x124b6eae0_0 .net/2u *"_ivl_60", 2 0, L_0x118043a00;  1 drivers
v0x124b6eb70_0 .net *"_ivl_62", 0 0, L_0x124bec390;  1 drivers
v0x124b6ec00_0 .net *"_ivl_65", 2 0, L_0x124bec430;  1 drivers
L_0x118043a48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x124b6eca0_0 .net/2u *"_ivl_66", 2 0, L_0x118043a48;  1 drivers
v0x124b6ed50_0 .net *"_ivl_68", 0 0, L_0x124bec2f0;  1 drivers
v0x124b6edf0_0 .net *"_ivl_71", 2 0, L_0x124bec580;  1 drivers
L_0x118043a90 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x124b6eea0_0 .net/2u *"_ivl_72", 2 0, L_0x118043a90;  1 drivers
v0x124b6ef50_0 .net *"_ivl_74", 0 0, L_0x124bec4d0;  1 drivers
v0x124b6eff0_0 .net *"_ivl_76", 31 0, L_0x124bec760;  1 drivers
v0x124b6f0a0_0 .net *"_ivl_78", 31 0, L_0x124bec8d0;  1 drivers
v0x124b6f150_0 .net *"_ivl_80", 31 0, L_0x124bec9b0;  1 drivers
v0x124b6f200_0 .net *"_ivl_84", 0 0, L_0x124bf6160;  1 drivers
v0x124b6f2b0_0 .net *"_ivl_86", 0 0, L_0x124bf61d0;  1 drivers
v0x124b6f360_0 .net *"_ivl_9", 6 0, L_0x124be6820;  1 drivers
v0x124b6f410_0 .net *"_ivl_94", 0 0, L_0x124bf6680;  1 drivers
v0x124b6f4c0_0 .net *"_ivl_96", 0 0, L_0x124bf6770;  1 drivers
v0x124b6f570_0 .net *"_ivl_98", 0 0, L_0x124bf68d0;  1 drivers
v0x124b6f620_0 .net "alu_op1_real", 31 0, L_0x124bf7410;  1 drivers
v0x124b6f700_0 .net "alu_op2_real", 31 0, L_0x124bf7b50;  1 drivers
v0x124b6f790_0 .net "alu_operation", 0 0, v0x124b4f890_0;  1 drivers
v0x124b6f860_0 .net "alu_output", 31 0, v0x124b4b590_0;  1 drivers
v0x124b6f8f0_0 .net "alu_type", 3 0, v0x124b4f930_0;  1 drivers
v0x124b6f980_0 .net "alu_use_imm", 0 0, v0x124b4f9f0_0;  1 drivers
v0x124b6fa10_0 .net "branch", 0 0, v0x124b4fac0_0;  1 drivers
v0x124b6faa0_0 .net "branch_type_operation", 3 0, v0x124b4fb70_0;  1 drivers
v0x124b6fb30_0 .net "bubble_stall", 0 0, L_0x124be6770;  1 drivers
v0x124b6fbc0_0 .net "clk", 0 0, v0x124b74380_0;  1 drivers
v0x124b59430_0 .net "data_register_d", 31 0, L_0x124bf8250;  1 drivers
v0x124b6fe50_0 .net "data_register_rs1", 31 0, L_0x124bf7db0;  1 drivers
v0x124b6ff20_0 .net "data_register_rs2", 31 0, L_0x124bf7fe0;  1 drivers
v0x124b6fff0_0 .net "ex_alu_type", 3 0, v0x124b4dba0_0;  1 drivers
v0x124b6e920_0 .net "ex_alu_use_imm", 0 0, v0x124b4dc60_0;  1 drivers
v0x124b6e9f0_0 .net "ex_branch", 0 0, v0x124b4dcf0_0;  1 drivers
v0x124b70080_0 .net "ex_branch_type", 3 0, v0x124b4dd80_0;  1 drivers
v0x124b70110_0 .net "ex_data_rs1", 31 0, v0x124b4de10_0;  1 drivers
v0x124b701a0_0 .net "ex_data_rs2", 31 0, v0x124b4dea0_0;  1 drivers
v0x124b70230_0 .net "ex_imm_i_type", 31 0, v0x124b4d440_0;  1 drivers
v0x124b70300_0 .net "ex_imm_s_type", 31 0, v0x124b4e130_0;  1 drivers
v0x124b703d0_0 .net "ex_iret", 0 0, v0x124b4e1c0_0;  1 drivers
v0x124b704a0_0 .net "ex_jump", 0 0, v0x124b4e250_0;  1 drivers
v0x124b70530_0 .net "ex_load_mem", 0 0, v0x124b4e390_0;  1 drivers
v0x124b70640_0 .net "ex_load_unsigned", 0 0, v0x124b4e2e0_0;  1 drivers
v0x124b706d0_0 .net "ex_mem_forward_val", 31 0, L_0x124bf7020;  1 drivers
v0x124b70760_0 .net "ex_mem_size", 1 0, v0x124b4e460_0;  1 drivers
v0x124b707f0_0 .net "ex_mov_rm", 0 0, v0x124b4e4f0_0;  1 drivers
v0x124b70880_0 .net "ex_panic", 0 0, v0x124b4e5a0_0;  1 drivers
v0x124b70910_0 .net "ex_pc", 31 0, v0x124b4e630_0;  1 drivers
v0x124b709e0_0 .net "ex_reg_d", 4 0, v0x124b4e6e0_0;  1 drivers
v0x124b70a70_0 .net "ex_reg_rs1", 4 0, v0x124b4e790_0;  1 drivers
v0x124b70b40_0 .net "ex_reg_rs2", 4 0, v0x124b4e820_0;  1 drivers
v0x124b70c10_0 .net "ex_rm_value", 31 0, v0x124b4e8c0_0;  1 drivers
v0x124b70ce0_0 .net "ex_store_mem", 0 0, v0x124b4e980_0;  1 drivers
v0x124b70d70_0 .net "ex_tlbwrite", 0 0, v0x124b4ea50_0;  1 drivers
v0x124b70e40_0 .net "ex_write_reg", 0 0, v0x124b4eae0_0;  1 drivers
v0x124b70ed0_0 .net "exception_addr", 31 0, L_0x124bf6d80;  1 drivers
v0x124b70f60_0 .net "exception_pc", 31 0, L_0x124bf6ce0;  1 drivers
v0x124b70ff0_0 .net "exception_target", 31 0, L_0x124bf7130;  1 drivers
v0x124b710c0_0 .net "flush_pipe", 0 0, L_0x124bf6530;  1 drivers
v0x124b71190_0 .net "forwardA", 1 0, v0x124b5b7d0_0;  1 drivers
v0x124b71220_0 .net "forwardB", 1 0, v0x124b5b880_0;  1 drivers
v0x124b712b0_0 .net "hazard_stall_req", 0 0, v0x124b5b040_0;  1 drivers
v0x124b71340_0 .net "hold_stall", 0 0, L_0x124be6640;  1 drivers
v0x124b713d0_0 .net "if_stall_req", 0 0, L_0x124be7eb0;  1 drivers
v0x124b71460_0 .net "if_tlb_fault_addr", 31 0, L_0x124be9580;  1 drivers
v0x124b714f0_0 .net "if_tlb_miss", 0 0, L_0x124be94d0;  1 drivers
v0x124b715a0_0 .net "imm_i_type", 31 0, L_0x124beb7f0;  1 drivers
v0x124b71630_0 .net "imm_j_type", 31 0, L_0x124be72c0;  1 drivers
v0x124b716c0_0 .net "imm_s_type", 31 0, L_0x124bebea0;  1 drivers
v0x124b71750_0 .net "instruction", 31 0, L_0x124bea190;  1 drivers
v0x124b717e0_0 .net "instruction_pipeline", 31 0, v0x124b52fe0_0;  1 drivers
v0x124b71870_0 .net "iret", 0 0, v0x124b4fd60_0;  1 drivers
v0x124b71900_0 .net "is_jal", 0 0, L_0x124be6940;  1 drivers
v0x124b71990_0 .net "is_jalr", 0 0, L_0x124be6ac0;  1 drivers
v0x124b71a30_0 .net "itlb_write_en", 0 0, L_0x124bef210;  1 drivers
v0x124b71ac0_0 .net "itlb_write_pa", 31 0, L_0x124bef3d0;  1 drivers
v0x124b71b60_0 .net "itlb_write_va", 31 0, L_0x124bef360;  1 drivers
v0x124b71c00_0 .net "jal_target", 31 0, L_0x124be7460;  1 drivers
v0x124b71cb0_0 .net "jalr_target", 31 0, L_0x124be76f0;  1 drivers
v0x124b71d60_0 .net "jump", 0 0, v0x124b4fe10_0;  1 drivers
v0x124b71df0_0 .net "jump_target", 31 0, L_0x124be7900;  1 drivers
v0x124b71ed0_0 .net "load_unsigned", 0 0, v0x124b4ff40_0;  1 drivers
v0x124b71f60_0 .net "m_alu_output", 31 0, v0x124b49720_0;  1 drivers
v0x124b72080_0 .net "m_iret", 0 0, v0x124b499e0_0;  1 drivers
v0x124b72110_0 .net "m_load_mem", 0 0, v0x124b49b20_0;  1 drivers
v0x124b721e0_0 .net "m_load_unsigned", 0 0, v0x124b49f40_0;  1 drivers
v0x124b722b0_0 .net "m_mem_size", 1 0, v0x124b4a090_0;  1 drivers
v0x124b72380_0 .net "m_mov_rm", 0 0, v0x124b4a2d0_0;  1 drivers
v0x124b72490_0 .net "m_pc", 31 0, v0x124b4a3f0_0;  1 drivers
v0x124b72520_0 .net "m_register_d", 4 0, v0x124b4a550_0;  1 drivers
v0x124b72630_0 .net "m_rm_value", 31 0, v0x124b4a750_0;  1 drivers
v0x124b726c0_0 .net "m_store_data", 31 0, v0x124b4a950_0;  1 drivers
v0x124b72750_0 .net "m_store_mem", 0 0, v0x124b49cd0_0;  1 drivers
v0x124b72820_0 .net "m_tlbwrite", 0 0, v0x124b4aaa0_0;  1 drivers
v0x124b728f0_0 .net "m_write_reg", 0 0, v0x124b49e00_0;  1 drivers
v0x124b72a00_0 .net "mem_iret_priv_fault", 0 0, L_0x124bed4f0;  1 drivers
v0x124b72a90_0 .net "mem_iret_taken", 0 0, L_0x124be9250;  1 drivers
v0x124b72b20_0 .net "mem_kill_wb", 0 0, L_0x124bf6030;  1 drivers
v0x124b72bb0_0 .net "mem_rd_pass_through", 4 0, L_0x124bf43e0;  1 drivers
v0x124b72c80_0 .net "mem_read_word", 0 0, v0x124b4ffd0_0;  1 drivers
v0x124b72d10_0 .net "mem_size", 1 0, v0x124b50060_0;  1 drivers
v0x124b72da0_0 .net "mem_stall_req", 0 0, L_0x124bf5aa0;  1 drivers
v0x124b72e30_0 .net "mem_tlb_fault_addr", 31 0, L_0x124bef0a0;  1 drivers
v0x124b72ec0_0 .net "mem_tlb_fault_pc", 31 0, L_0x124bef1a0;  1 drivers
v0x124b72f50_0 .net "mem_tlb_miss", 0 0, L_0x124beefb0;  1 drivers
v0x124b72fe0_0 .net "mem_tlbwrite_priv_fault", 0 0, L_0x124bed3c0;  1 drivers
v0x124b73070_0 .net "mem_write_word", 0 0, v0x124b50300_0;  1 drivers
v0x124b73100_0 .net "mov_rm", 0 0, v0x124b50110_0;  1 drivers
o0x128061790 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
v0x124b73190_0 .net "offset", 12 0, o0x128061790;  0 drivers
v0x124b73220_0 .net "panic", 0 0, v0x124b50250_0;  1 drivers
v0x124b732b0_0 .net "pc_pipeline", 31 0, v0x124b53180_0;  1 drivers
v0x124b73380_0 .net "program_counter", 31 0, L_0x124bea950;  1 drivers
v0x124b73450_0 .net "redirect_exception", 0 0, L_0x124bf6440;  1 drivers
v0x124b73520_0 .net "reg_d", 4 0, L_0x124bead80;  1 drivers
v0x124b735b0_0 .net "reg_rs1", 4 0, L_0x124beaf40;  1 drivers
v0x124b73640_0 .net "reg_rs2", 4 0, L_0x124beafe0;  1 drivers
v0x124b736d0_0 .net "reset", 0 0, v0x124b74410_0;  1 drivers
v0x124b5a3e0_0 .var "rm0", 31 0;
v0x124b73960_0 .var "rm1", 31 0;
v0x124b739f0_0 .var "rm2", 31 0;
v0x124b73a80_0 .var "rm3", 31 0;
v0x124b73b10_0 .var "rm4", 31 0;
v0x124b73ba0_0 .net "rm_read_value", 31 0, L_0x124becb30;  1 drivers
v0x124b73c40_0 .net "stall_for_fetch_stage", 0 0, L_0x124bf6940;  1 drivers
v0x124b73cf0_0 .net "tlbwrite", 0 0, v0x124b503b0_0;  1 drivers
v0x124b73d80_0 .net "vm_enable", 0 0, L_0x124be6590;  1 drivers
v0x124b73e50_0 .net "vm_exception", 0 0, L_0x124bf6300;  1 drivers
v0x124b73ee0_0 .net "wb_data_in", 31 0, L_0x124bf5cf0;  1 drivers
v0x124b73fb0_0 .net "wb_data_out", 31 0, v0x124b5c7e0_0;  1 drivers
v0x124b74080_0 .net "wb_mov_rm", 0 0, v0x124b5c3c0_0;  1 drivers
v0x124b74150_0 .net "wb_register_d", 4 0, v0x124b5c4e0_0;  1 drivers
v0x124b74260_0 .net "wb_write_reg", 0 0, v0x124b5c190_0;  1 drivers
v0x124b742f0_0 .net "write_reg", 0 0, v0x124b50560_0;  1 drivers
L_0x124be64f0 .part v0x124b73b10_0, 0, 1;
L_0x124be6820 .part v0x124b52fe0_0, 0, 7;
L_0x124be6940 .cmp/eq 7, L_0x124be6820, L_0x118043538;
L_0x124be6a20 .part v0x124b52fe0_0, 0, 7;
L_0x124be6ac0 .cmp/eq 7, L_0x124be6a20, L_0x118043580;
L_0x124be6be0 .part v0x124b52fe0_0, 31, 1;
LS_0x124be6c80_0_0 .concat [ 1 1 1 1], L_0x124be6be0, L_0x124be6be0, L_0x124be6be0, L_0x124be6be0;
LS_0x124be6c80_0_4 .concat [ 1 1 1 1], L_0x124be6be0, L_0x124be6be0, L_0x124be6be0, L_0x124be6be0;
LS_0x124be6c80_0_8 .concat [ 1 1 1 0], L_0x124be6be0, L_0x124be6be0, L_0x124be6be0;
L_0x124be6c80 .concat [ 4 4 3 0], LS_0x124be6c80_0_0, LS_0x124be6c80_0_4, LS_0x124be6c80_0_8;
L_0x124be6f40 .part v0x124b52fe0_0, 31, 1;
L_0x124be6fe0 .part v0x124b52fe0_0, 12, 8;
L_0x124be7180 .part v0x124b52fe0_0, 20, 1;
L_0x124be7220 .part v0x124b52fe0_0, 21, 10;
LS_0x124be72c0_0_0 .concat [ 1 10 1 8], L_0x1180435c8, L_0x124be7220, L_0x124be7180, L_0x124be6fe0;
LS_0x124be72c0_0_4 .concat [ 1 11 0 0], L_0x124be6f40, L_0x124be6c80;
L_0x124be72c0 .concat [ 20 12 0 0], LS_0x124be72c0_0_0, LS_0x124be72c0_0_4;
L_0x124be7460 .arith/sum 32, v0x124b53180_0, L_0x124be72c0;
L_0x124be75d0 .arith/sum 32, L_0x124bf7db0, L_0x124beb7f0;
L_0x124be7760 .functor MUXZ 32, L_0x124bf7db0, L_0x124be76f0, L_0x124be6ac0, C4<>;
L_0x124be7900 .functor MUXZ 32, L_0x124be7760, L_0x124be7460, L_0x124be6940, C4<>;
L_0x124bebf80 .part L_0x124beaf40, 0, 3;
L_0x124bec0b0 .cmp/eq 3, L_0x124bebf80, L_0x1180439b8;
L_0x124bec150 .part L_0x124beaf40, 0, 3;
L_0x124bec390 .cmp/eq 3, L_0x124bec150, L_0x118043a00;
L_0x124bec430 .part L_0x124beaf40, 0, 3;
L_0x124bec2f0 .cmp/eq 3, L_0x124bec430, L_0x118043a48;
L_0x124bec580 .part L_0x124beaf40, 0, 3;
L_0x124bec4d0 .cmp/eq 3, L_0x124bec580, L_0x118043a90;
L_0x124bec760 .functor MUXZ 32, v0x124b73b10_0, v0x124b73a80_0, L_0x124bec4d0, C4<>;
L_0x124bec8d0 .functor MUXZ 32, L_0x124bec760, v0x124b739f0_0, L_0x124bec2f0, C4<>;
L_0x124bec9b0 .functor MUXZ 32, L_0x124bec8d0, v0x124b73960_0, L_0x124bec390, C4<>;
L_0x124becb30 .functor MUXZ 32, L_0x124bec9b0, v0x124b5a3e0_0, L_0x124bec0b0, C4<>;
L_0x124bf6a30 .functor MUXZ 32, L_0x124bea950, v0x124b4a3f0_0, L_0x124bed4f0, C4<>;
L_0x124bf6c40 .functor MUXZ 32, L_0x124bf6a30, v0x124b4a3f0_0, L_0x124bed3c0, C4<>;
L_0x124bf6ce0 .functor MUXZ 32, L_0x124bf6c40, L_0x124bef1a0, L_0x124beefb0, C4<>;
L_0x124bf6ad0 .functor MUXZ 32, L_0x124be9580, v0x124b49720_0, L_0x124bed4f0, C4<>;
L_0x124bf6f80 .functor MUXZ 32, L_0x124bf6ad0, v0x124b49720_0, L_0x124bed3c0, C4<>;
L_0x124bf6d80 .functor MUXZ 32, L_0x124bf6f80, L_0x124bef0a0, L_0x124beefb0, C4<>;
L_0x124bf7130 .functor MUXZ 32, v0x124b5a3e0_0, L_0x1180444b0, L_0x124bf6300, C4<>;
L_0x124bf7020 .functor MUXZ 32, v0x124b49720_0, v0x124b4a750_0, v0x124b4a2d0_0, C4<>;
L_0x124bf7370 .cmp/eq 2, v0x124b5b7d0_0, L_0x1180444f8;
L_0x124bf71d0 .cmp/eq 2, v0x124b5b7d0_0, L_0x118044540;
L_0x124bf7540 .functor MUXZ 32, v0x124b4de10_0, v0x124b5c7e0_0, L_0x124bf71d0, C4<>;
L_0x124bf7410 .functor MUXZ 32, L_0x124bf7540, L_0x124bf7020, L_0x124bf7370, C4<>;
L_0x124bf7720 .cmp/eq 2, v0x124b5b880_0, L_0x118044588;
L_0x124bf75e0 .cmp/eq 2, v0x124b5b880_0, L_0x1180445d0;
L_0x124bf7950 .functor MUXZ 32, v0x124b4dea0_0, v0x124b5c7e0_0, L_0x124bf75e0, C4<>;
L_0x124bf7b50 .functor MUXZ 32, L_0x124bf7950, L_0x124bf7020, L_0x124bf7720, C4<>;
S_0x124b49070 .scope module, "alu_register" "alu_register" 4 280, 5 1 0, S_0x124b48e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "is_write_in";
    .port_info 3 /INPUT 1 "is_load_in";
    .port_info 4 /INPUT 1 "is_store_in";
    .port_info 5 /INPUT 2 "mem_size_in";
    .port_info 6 /INPUT 1 "load_unsigned_in";
    .port_info 7 /INPUT 32 "store_data_in";
    .port_info 8 /INPUT 32 "pc_in";
    .port_info 9 /INPUT 1 "mov_rm_in";
    .port_info 10 /INPUT 1 "tlbwrite_in";
    .port_info 11 /INPUT 1 "iret_in";
    .port_info 12 /INPUT 32 "rm_value_in";
    .port_info 13 /INPUT 32 "alu_result_in";
    .port_info 14 /INPUT 5 "register_d_in";
    .port_info 15 /INPUT 1 "flush";
    .port_info 16 /INPUT 1 "stall_hold";
    .port_info 17 /OUTPUT 1 "is_write_out";
    .port_info 18 /OUTPUT 1 "is_load_out";
    .port_info 19 /OUTPUT 1 "is_store_out";
    .port_info 20 /OUTPUT 2 "mem_size_out";
    .port_info 21 /OUTPUT 1 "load_unsigned_out";
    .port_info 22 /OUTPUT 32 "alu_result_out";
    .port_info 23 /OUTPUT 5 "register_d_out";
    .port_info 24 /OUTPUT 32 "store_data_out";
    .port_info 25 /OUTPUT 32 "pc_out";
    .port_info 26 /OUTPUT 1 "mov_rm_out";
    .port_info 27 /OUTPUT 1 "tlbwrite_out";
    .port_info 28 /OUTPUT 1 "iret_out";
    .port_info 29 /OUTPUT 32 "rm_value_out";
v0x124b49660_0 .net "alu_result_in", 31 0, v0x124b4b590_0;  alias, 1 drivers
v0x124b49720_0 .var "alu_result_out", 31 0;
v0x124b497c0_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b49870_0 .net "flush", 0 0, L_0x124bf6530;  alias, 1 drivers
v0x124b49900_0 .net "iret_in", 0 0, v0x124b4e1c0_0;  alias, 1 drivers
v0x124b499e0_0 .var "iret_out", 0 0;
v0x124b49a80_0 .net "is_load_in", 0 0, v0x124b4e390_0;  alias, 1 drivers
v0x124b49b20_0 .var "is_load_out", 0 0;
v0x124b49bc0_0 .net "is_store_in", 0 0, v0x124b4e980_0;  alias, 1 drivers
v0x124b49cd0_0 .var "is_store_out", 0 0;
v0x124b49d60_0 .net "is_write_in", 0 0, v0x124b4eae0_0;  alias, 1 drivers
v0x124b49e00_0 .var "is_write_out", 0 0;
v0x124b49ea0_0 .net "load_unsigned_in", 0 0, v0x124b4e2e0_0;  alias, 1 drivers
v0x124b49f40_0 .var "load_unsigned_out", 0 0;
v0x124b49fe0_0 .net "mem_size_in", 1 0, v0x124b4e460_0;  alias, 1 drivers
v0x124b4a090_0 .var "mem_size_out", 1 0;
v0x124b4a140_0 .net "mov_rm_in", 0 0, v0x124b4e4f0_0;  alias, 1 drivers
v0x124b4a2d0_0 .var "mov_rm_out", 0 0;
v0x124b4a360_0 .net "pc_in", 31 0, v0x124b4e630_0;  alias, 1 drivers
v0x124b4a3f0_0 .var "pc_out", 31 0;
v0x124b4a4a0_0 .net "register_d_in", 4 0, v0x124b4e6e0_0;  alias, 1 drivers
v0x124b4a550_0 .var "register_d_out", 4 0;
v0x124b4a600_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
v0x124b4a6a0_0 .net "rm_value_in", 31 0, v0x124b4e8c0_0;  alias, 1 drivers
v0x124b4a750_0 .var "rm_value_out", 31 0;
v0x124b4a800_0 .net "stall_hold", 0 0, L_0x124bf5aa0;  alias, 1 drivers
v0x124b4a8a0_0 .net "store_data_in", 31 0, L_0x124bf7b50;  alias, 1 drivers
v0x124b4a950_0 .var "store_data_out", 31 0;
v0x124b4aa00_0 .net "tlbwrite_in", 0 0, v0x124b4ea50_0;  alias, 1 drivers
v0x124b4aaa0_0 .var "tlbwrite_out", 0 0;
E_0x124b49600 .event posedge, v0x124b4a600_0, v0x124b497c0_0;
S_0x124b4ae10 .scope module, "alu_stage" "alu_stage" 4 265, 6 1 0, S_0x124b48e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_op1";
    .port_info 3 /INPUT 32 "alu_op2";
    .port_info 4 /INPUT 4 "alu_operation";
    .port_info 5 /INPUT 1 "alu_use_imm";
    .port_info 6 /INPUT 1 "is_write_in";
    .port_info 7 /INPUT 1 "is_store_in";
    .port_info 8 /INPUT 1 "is_load_in";
    .port_info 9 /INPUT 1 "is_branch";
    .port_info 10 /INPUT 32 "imm_i_type";
    .port_info 11 /INPUT 32 "imm_s_type";
    .port_info 12 /OUTPUT 32 "alu_result";
P_0x124b49240 .param/l "CMD_ADD" 1 6 17, C4<0001>;
L_0x124becfb0 .functor OR 1, v0x124b4e390_0, v0x124b4e980_0, C4<0>, C4<0>;
v0x124b4b6a0_0 .net *"_ivl_0", 31 0, L_0x124becc50;  1 drivers
v0x124b4b760_0 .net *"_ivl_2", 31 0, L_0x124beccf0;  1 drivers
v0x124b4b800_0 .net *"_ivl_7", 0 0, L_0x124becfb0;  1 drivers
L_0x118043ad8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x124b4b8b0_0 .net/2u *"_ivl_8", 3 0, L_0x118043ad8;  1 drivers
v0x124b4b950_0 .net "alu_op1", 31 0, L_0x124bf7410;  alias, 1 drivers
v0x124b4ba30_0 .net "alu_op2", 31 0, L_0x124bf7b50;  alias, 1 drivers
v0x124b4bae0_0 .net "alu_operation", 3 0, v0x124b4dba0_0;  alias, 1 drivers
v0x124b4bb80_0 .net "alu_result", 31 0, v0x124b4b590_0;  alias, 1 drivers
v0x124b4bc60_0 .net "alu_src_b", 31 0, L_0x124bece10;  1 drivers
v0x124b4bd90_0 .net "alu_use_imm", 0 0, v0x124b4dc60_0;  alias, 1 drivers
v0x124b4be20_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b4beb0_0 .net "effective_alu_op", 3 0, L_0x124bed020;  1 drivers
v0x124b4bf40_0 .net "imm_i_type", 31 0, v0x124b4d440_0;  alias, 1 drivers
v0x124b4bfd0_0 .net "imm_s_type", 31 0, v0x124b4e130_0;  alias, 1 drivers
v0x124b4c080_0 .net "is_branch", 0 0, v0x124b4dcf0_0;  alias, 1 drivers
v0x124b4c120_0 .net "is_load_in", 0 0, v0x124b4e390_0;  alias, 1 drivers
v0x124b4c1d0_0 .net "is_store_in", 0 0, v0x124b4e980_0;  alias, 1 drivers
v0x124b4c380_0 .net "is_write_in", 0 0, v0x124b4eae0_0;  alias, 1 drivers
v0x124b4c410_0 .net "rst", 0 0, v0x124b74410_0;  alias, 1 drivers
L_0x124becc50 .functor MUXZ 32, L_0x124bf7b50, v0x124b4d440_0, v0x124b4dc60_0, C4<>;
L_0x124beccf0 .functor MUXZ 32, L_0x124becc50, v0x124b4e130_0, v0x124b4e980_0, C4<>;
L_0x124bece10 .functor MUXZ 32, L_0x124beccf0, v0x124b4d440_0, v0x124b4e390_0, C4<>;
L_0x124bed020 .functor MUXZ 4, v0x124b4dba0_0, L_0x118043ad8, L_0x124becfb0, C4<>;
S_0x124b4b0c0 .scope module, "alu" "alu_module" 6 35, 7 4 0, S_0x124b4ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_a";
    .port_info 1 /INPUT 32 "reg_b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result_value";
v0x124b4b360_0 .net "alu_ctrl", 3 0, L_0x124bed020;  alias, 1 drivers
v0x124b4b420_0 .net "reg_a", 31 0, L_0x124bf7410;  alias, 1 drivers
v0x124b4b4d0_0 .net "reg_b", 31 0, L_0x124bece10;  alias, 1 drivers
v0x124b4b590_0 .var "result_value", 31 0;
E_0x124b4b300 .event anyedge, v0x124b4b360_0, v0x124b4b420_0, v0x124b4b4d0_0;
S_0x124b4c560 .scope module, "decoder_register" "id_register" 4 185, 8 1 0, S_0x124b48e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in_data_register_rs1";
    .port_info 3 /INPUT 32 "in_data_register_rs2";
    .port_info 4 /INPUT 32 "in_data_register_d";
    .port_info 5 /INPUT 5 "in_reg_d";
    .port_info 6 /INPUT 4 "in_alu_operation_type";
    .port_info 7 /INPUT 1 "in_alu_use_imm";
    .port_info 8 /INPUT 1 "in_write_register";
    .port_info 9 /INPUT 1 "in_load_word_memory";
    .port_info 10 /INPUT 1 "in_store_word_memory";
    .port_info 11 /INPUT 2 "in_mem_size";
    .port_info 12 /INPUT 1 "in_load_unsigned";
    .port_info 13 /INPUT 1 "in_branch";
    .port_info 14 /INPUT 4 "in_branch_operation_type";
    .port_info 15 /INPUT 1 "in_jump";
    .port_info 16 /INPUT 1 "in_panic";
    .port_info 17 /INPUT 5 "in_reg_rs1";
    .port_info 18 /INPUT 5 "in_reg_rs2";
    .port_info 19 /INPUT 32 "in_imm_i_type";
    .port_info 20 /INPUT 32 "in_imm_s_type";
    .port_info 21 /INPUT 32 "in_pc";
    .port_info 22 /INPUT 1 "in_mov_rm";
    .port_info 23 /INPUT 1 "in_tlbwrite";
    .port_info 24 /INPUT 1 "in_iret";
    .port_info 25 /INPUT 32 "in_rm_value";
    .port_info 26 /INPUT 1 "in_stall_hold";
    .port_info 27 /INPUT 1 "in_stall_bubble";
    .port_info 28 /OUTPUT 32 "out_data_register_rs1";
    .port_info 29 /OUTPUT 32 "out_data_register_rs2";
    .port_info 30 /OUTPUT 5 "out_reg_rd";
    .port_info 31 /OUTPUT 4 "out_alu_operation_type";
    .port_info 32 /OUTPUT 1 "out_alu_use_imm";
    .port_info 33 /OUTPUT 1 "out_write_register";
    .port_info 34 /OUTPUT 1 "out_load_word_memory";
    .port_info 35 /OUTPUT 1 "out_store_word_memory";
    .port_info 36 /OUTPUT 2 "out_mem_size";
    .port_info 37 /OUTPUT 1 "out_load_unsigned";
    .port_info 38 /OUTPUT 1 "out_branch";
    .port_info 39 /OUTPUT 4 "out_branch_operation_type";
    .port_info 40 /OUTPUT 1 "out_jump";
    .port_info 41 /OUTPUT 1 "out_panic";
    .port_info 42 /OUTPUT 5 "out_reg_rs1";
    .port_info 43 /OUTPUT 5 "out_reg_rs2";
    .port_info 44 /OUTPUT 32 "out_imm_i_type";
    .port_info 45 /OUTPUT 32 "out_imm_s_type";
    .port_info 46 /OUTPUT 32 "out_pc";
    .port_info 47 /OUTPUT 1 "out_mov_rm";
    .port_info 48 /OUTPUT 1 "out_tlbwrite";
    .port_info 49 /OUTPUT 1 "out_iret";
    .port_info 50 /OUTPUT 32 "out_rm_value";
v0x124b4c8e0_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b4c970_0 .net "in_alu_operation_type", 3 0, v0x124b4f930_0;  alias, 1 drivers
v0x124b4ca00_0 .net "in_alu_use_imm", 0 0, v0x124b4f9f0_0;  alias, 1 drivers
v0x124b4ca90_0 .net "in_branch", 0 0, v0x124b4fac0_0;  alias, 1 drivers
v0x124b4cb20_0 .net "in_branch_operation_type", 3 0, v0x124b4fb70_0;  alias, 1 drivers
v0x124b4cc10_0 .net "in_data_register_d", 31 0, L_0x124bf8250;  alias, 1 drivers
v0x124b4ccc0_0 .net "in_data_register_rs1", 31 0, L_0x124bf7db0;  alias, 1 drivers
v0x124b4cd70_0 .net "in_data_register_rs2", 31 0, L_0x124bf7fe0;  alias, 1 drivers
v0x124b4ce20_0 .net "in_imm_i_type", 31 0, L_0x124beb7f0;  alias, 1 drivers
v0x124b4cf30_0 .net "in_imm_s_type", 31 0, L_0x124bebea0;  alias, 1 drivers
v0x124b4cfe0_0 .net "in_iret", 0 0, v0x124b4fd60_0;  alias, 1 drivers
v0x124b4d080_0 .net "in_jump", 0 0, v0x124b4fe10_0;  alias, 1 drivers
v0x124b4d120_0 .net "in_load_unsigned", 0 0, v0x124b4ff40_0;  alias, 1 drivers
v0x124b4d1c0_0 .net "in_load_word_memory", 0 0, v0x124b4ffd0_0;  alias, 1 drivers
v0x124b4d260_0 .net "in_mem_size", 1 0, v0x124b50060_0;  alias, 1 drivers
v0x124b4d310_0 .net "in_mov_rm", 0 0, v0x124b50110_0;  alias, 1 drivers
v0x124b4d3b0_0 .net "in_panic", 0 0, v0x124b50250_0;  alias, 1 drivers
v0x124b4d540_0 .net "in_pc", 31 0, v0x124b53180_0;  alias, 1 drivers
v0x124b4d5d0_0 .net "in_reg_d", 4 0, L_0x124bead80;  alias, 1 drivers
v0x124b4d670_0 .net "in_reg_rs1", 4 0, L_0x124beaf40;  alias, 1 drivers
v0x124b4d720_0 .net "in_reg_rs2", 4 0, L_0x124beafe0;  alias, 1 drivers
v0x124b4d7d0_0 .net "in_rm_value", 31 0, L_0x124becb30;  alias, 1 drivers
v0x124b4d880_0 .net "in_stall_bubble", 0 0, L_0x124be6770;  alias, 1 drivers
v0x124b4d920_0 .net "in_stall_hold", 0 0, L_0x124be6640;  alias, 1 drivers
v0x124b4d9c0_0 .net "in_store_word_memory", 0 0, v0x124b50300_0;  alias, 1 drivers
v0x124b4da60_0 .net "in_tlbwrite", 0 0, v0x124b503b0_0;  alias, 1 drivers
v0x124b4db00_0 .net "in_write_register", 0 0, v0x124b50560_0;  alias, 1 drivers
v0x124b4dba0_0 .var "out_alu_operation_type", 3 0;
v0x124b4dc60_0 .var "out_alu_use_imm", 0 0;
v0x124b4dcf0_0 .var "out_branch", 0 0;
v0x124b4dd80_0 .var "out_branch_operation_type", 3 0;
v0x124b4de10_0 .var "out_data_register_rs1", 31 0;
v0x124b4dea0_0 .var "out_data_register_rs2", 31 0;
v0x124b4d440_0 .var "out_imm_i_type", 31 0;
v0x124b4e130_0 .var "out_imm_s_type", 31 0;
v0x124b4e1c0_0 .var "out_iret", 0 0;
v0x124b4e250_0 .var "out_jump", 0 0;
v0x124b4e2e0_0 .var "out_load_unsigned", 0 0;
v0x124b4e390_0 .var "out_load_word_memory", 0 0;
v0x124b4e460_0 .var "out_mem_size", 1 0;
v0x124b4e4f0_0 .var "out_mov_rm", 0 0;
v0x124b4e5a0_0 .var "out_panic", 0 0;
v0x124b4e630_0 .var "out_pc", 31 0;
v0x124b4e6e0_0 .var "out_reg_rd", 4 0;
v0x124b4e790_0 .var "out_reg_rs1", 4 0;
v0x124b4e820_0 .var "out_reg_rs2", 4 0;
v0x124b4e8c0_0 .var "out_rm_value", 31 0;
v0x124b4e980_0 .var "out_store_word_memory", 0 0;
v0x124b4ea50_0 .var "out_tlbwrite", 0 0;
v0x124b4eae0_0 .var "out_write_register", 0 0;
v0x124b4ebb0_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
S_0x124b4c740 .scope module, "decoder_stage" "decode_stage" 4 153, 9 1 0, S_0x124b48e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 5 "reg_rs1";
    .port_info 4 /OUTPUT 5 "reg_rs2";
    .port_info 5 /OUTPUT 5 "reg_d";
    .port_info 6 /OUTPUT 32 "imm_i_type";
    .port_info 7 /OUTPUT 32 "imm_s_type";
    .port_info 8 /OUTPUT 1 "alu_operation";
    .port_info 9 /OUTPUT 4 "alu_operation_type";
    .port_info 10 /OUTPUT 1 "alu_use_imm";
    .port_info 11 /OUTPUT 1 "write_register";
    .port_info 12 /OUTPUT 1 "load_word_memory";
    .port_info 13 /OUTPUT 1 "store_word_memory";
    .port_info 14 /OUTPUT 2 "mem_size";
    .port_info 15 /OUTPUT 1 "load_unsigned";
    .port_info 16 /OUTPUT 1 "branch";
    .port_info 17 /OUTPUT 4 "branch_operation_type";
    .port_info 18 /OUTPUT 1 "jump";
    .port_info 19 /OUTPUT 1 "panic";
    .port_info 20 /OUTPUT 1 "mov_rm";
    .port_info 21 /OUTPUT 1 "tlbwrite";
    .port_info 22 /OUTPUT 1 "iret";
v0x124b51590_0 .net "alu_operation", 0 0, v0x124b4f890_0;  alias, 1 drivers
v0x124b51650_0 .net "alu_operation_type", 3 0, v0x124b4f930_0;  alias, 1 drivers
v0x124b516e0_0 .net "alu_use_imm", 0 0, v0x124b4f9f0_0;  alias, 1 drivers
v0x124b517b0_0 .net "branch", 0 0, v0x124b4fac0_0;  alias, 1 drivers
v0x124b51880_0 .net "branch_operation_type", 3 0, v0x124b4fb70_0;  alias, 1 drivers
v0x124b51990_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b51a20_0 .net "funct3", 2 0, L_0x124beaea0;  1 drivers
v0x124b51af0_0 .net "funct7", 6 0, L_0x124beb080;  1 drivers
v0x124b51b80_0 .net "imm_i_type", 31 0, L_0x124beb7f0;  alias, 1 drivers
v0x124b51c90_0 .net "imm_s_type", 31 0, L_0x124bebea0;  alias, 1 drivers
v0x124b51d60_0 .net "instruction", 31 0, v0x124b52fe0_0;  alias, 1 drivers
v0x124b51df0_0 .net "iret", 0 0, v0x124b4fd60_0;  alias, 1 drivers
v0x124b51ec0_0 .net "jump", 0 0, v0x124b4fe10_0;  alias, 1 drivers
v0x124b51f90_0 .net "load_unsigned", 0 0, v0x124b4ff40_0;  alias, 1 drivers
v0x124b52060_0 .net "load_word_memory", 0 0, v0x124b4ffd0_0;  alias, 1 drivers
v0x124b52130_0 .net "mem_size", 1 0, v0x124b50060_0;  alias, 1 drivers
v0x124b52200_0 .net "mov_rm", 0 0, v0x124b50110_0;  alias, 1 drivers
v0x124b52390_0 .net "opcode", 6 0, L_0x124beace0;  1 drivers
v0x124b52420_0 .net "panic", 0 0, v0x124b50250_0;  alias, 1 drivers
v0x124b524b0_0 .net "reg_d", 4 0, L_0x124bead80;  alias, 1 drivers
v0x124b52580_0 .net "reg_rs1", 4 0, L_0x124beaf40;  alias, 1 drivers
v0x124b52650_0 .net "reg_rs2", 4 0, L_0x124beafe0;  alias, 1 drivers
v0x124b52720_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
v0x124b527b0_0 .net "store_word_memory", 0 0, v0x124b50300_0;  alias, 1 drivers
v0x124b52880_0 .net "tlbwrite", 0 0, v0x124b503b0_0;  alias, 1 drivers
v0x124b52950_0 .net "write_register", 0 0, v0x124b50560_0;  alias, 1 drivers
S_0x124b4f450 .scope module, "control" "control_module" 9 43, 10 1 0, S_0x124b4c740;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "alu_operation";
    .port_info 4 /OUTPUT 4 "alu_operation_type";
    .port_info 5 /OUTPUT 1 "alu_use_imm";
    .port_info 6 /OUTPUT 1 "write_register";
    .port_info 7 /OUTPUT 1 "load_word_memory";
    .port_info 8 /OUTPUT 1 "store_word_memory";
    .port_info 9 /OUTPUT 2 "mem_size";
    .port_info 10 /OUTPUT 1 "load_unsigned";
    .port_info 11 /OUTPUT 1 "branch";
    .port_info 12 /OUTPUT 4 "branch_operation_type";
    .port_info 13 /OUTPUT 1 "jump";
    .port_info 14 /OUTPUT 1 "panic";
    .port_info 15 /OUTPUT 1 "mov_rm";
    .port_info 16 /OUTPUT 1 "tlbwrite";
    .port_info 17 /OUTPUT 1 "iret";
v0x124b4f890_0 .var "alu_operation", 0 0;
v0x124b4f930_0 .var "alu_operation_type", 3 0;
v0x124b4f9f0_0 .var "alu_use_imm", 0 0;
v0x124b4fac0_0 .var "branch", 0 0;
v0x124b4fb70_0 .var "branch_operation_type", 3 0;
v0x124b4fc40_0 .net "funct3", 2 0, L_0x124beaea0;  alias, 1 drivers
v0x124b4fcd0_0 .net "funct7", 6 0, L_0x124beb080;  alias, 1 drivers
v0x124b4fd60_0 .var "iret", 0 0;
v0x124b4fe10_0 .var "jump", 0 0;
v0x124b4ff40_0 .var "load_unsigned", 0 0;
v0x124b4ffd0_0 .var "load_word_memory", 0 0;
v0x124b50060_0 .var "mem_size", 1 0;
v0x124b50110_0 .var "mov_rm", 0 0;
v0x124b501c0_0 .net "opcode", 6 0, L_0x124beace0;  alias, 1 drivers
v0x124b50250_0 .var "panic", 0 0;
v0x124b50300_0 .var "store_word_memory", 0 0;
v0x124b503b0_0 .var "tlbwrite", 0 0;
v0x124b50560_0 .var "write_register", 0 0;
E_0x124b4f850 .event anyedge, v0x124b501c0_0, v0x124b4fcd0_0, v0x124b4fc40_0;
S_0x124b506d0 .scope module, "decoder" "decode_instruction" 9 33, 11 1 0, S_0x124b4c740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm_i_type";
    .port_info 8 /OUTPUT 32 "imm_s_type";
v0x124b50980_0 .net *"_ivl_13", 0 0, L_0x124be7080;  1 drivers
v0x124b50a10_0 .net *"_ivl_14", 19 0, L_0x124beb320;  1 drivers
v0x124b50aa0_0 .net *"_ivl_17", 11 0, L_0x124beb4f0;  1 drivers
v0x124b50b60_0 .net *"_ivl_21", 0 0, L_0x124beb890;  1 drivers
v0x124b50c10_0 .net *"_ivl_22", 19 0, L_0x124beb930;  1 drivers
v0x124b50d00_0 .net *"_ivl_25", 6 0, L_0x124bebb00;  1 drivers
v0x124b50db0_0 .net *"_ivl_27", 4 0, L_0x124bebe00;  1 drivers
v0x124b50e60_0 .net "funct3", 2 0, L_0x124beaea0;  alias, 1 drivers
v0x124b50f00_0 .net "funct7", 6 0, L_0x124beb080;  alias, 1 drivers
v0x124b51030_0 .net "imm_i_type", 31 0, L_0x124beb7f0;  alias, 1 drivers
v0x124b510c0_0 .net "imm_s_type", 31 0, L_0x124bebea0;  alias, 1 drivers
v0x124b51150_0 .net "instruction", 31 0, v0x124b52fe0_0;  alias, 1 drivers
v0x124b511f0_0 .net "opcode", 6 0, L_0x124beace0;  alias, 1 drivers
v0x124b512b0_0 .net "rd", 4 0, L_0x124bead80;  alias, 1 drivers
v0x124b51360_0 .net "rs1", 4 0, L_0x124beaf40;  alias, 1 drivers
v0x124b51410_0 .net "rs2", 4 0, L_0x124beafe0;  alias, 1 drivers
L_0x124beace0 .part v0x124b52fe0_0, 0, 7;
L_0x124bead80 .part v0x124b52fe0_0, 7, 5;
L_0x124beaea0 .part v0x124b52fe0_0, 12, 3;
L_0x124beaf40 .part v0x124b52fe0_0, 15, 5;
L_0x124beafe0 .part v0x124b52fe0_0, 20, 5;
L_0x124beb080 .part v0x124b52fe0_0, 25, 7;
L_0x124be7080 .part v0x124b52fe0_0, 31, 1;
LS_0x124beb320_0_0 .concat [ 1 1 1 1], L_0x124be7080, L_0x124be7080, L_0x124be7080, L_0x124be7080;
LS_0x124beb320_0_4 .concat [ 1 1 1 1], L_0x124be7080, L_0x124be7080, L_0x124be7080, L_0x124be7080;
LS_0x124beb320_0_8 .concat [ 1 1 1 1], L_0x124be7080, L_0x124be7080, L_0x124be7080, L_0x124be7080;
LS_0x124beb320_0_12 .concat [ 1 1 1 1], L_0x124be7080, L_0x124be7080, L_0x124be7080, L_0x124be7080;
LS_0x124beb320_0_16 .concat [ 1 1 1 1], L_0x124be7080, L_0x124be7080, L_0x124be7080, L_0x124be7080;
LS_0x124beb320_1_0 .concat [ 4 4 4 4], LS_0x124beb320_0_0, LS_0x124beb320_0_4, LS_0x124beb320_0_8, LS_0x124beb320_0_12;
LS_0x124beb320_1_4 .concat [ 4 0 0 0], LS_0x124beb320_0_16;
L_0x124beb320 .concat [ 16 4 0 0], LS_0x124beb320_1_0, LS_0x124beb320_1_4;
L_0x124beb4f0 .part v0x124b52fe0_0, 20, 12;
L_0x124beb7f0 .concat [ 12 20 0 0], L_0x124beb4f0, L_0x124beb320;
L_0x124beb890 .part v0x124b52fe0_0, 31, 1;
LS_0x124beb930_0_0 .concat [ 1 1 1 1], L_0x124beb890, L_0x124beb890, L_0x124beb890, L_0x124beb890;
LS_0x124beb930_0_4 .concat [ 1 1 1 1], L_0x124beb890, L_0x124beb890, L_0x124beb890, L_0x124beb890;
LS_0x124beb930_0_8 .concat [ 1 1 1 1], L_0x124beb890, L_0x124beb890, L_0x124beb890, L_0x124beb890;
LS_0x124beb930_0_12 .concat [ 1 1 1 1], L_0x124beb890, L_0x124beb890, L_0x124beb890, L_0x124beb890;
LS_0x124beb930_0_16 .concat [ 1 1 1 1], L_0x124beb890, L_0x124beb890, L_0x124beb890, L_0x124beb890;
LS_0x124beb930_1_0 .concat [ 4 4 4 4], LS_0x124beb930_0_0, LS_0x124beb930_0_4, LS_0x124beb930_0_8, LS_0x124beb930_0_12;
LS_0x124beb930_1_4 .concat [ 4 0 0 0], LS_0x124beb930_0_16;
L_0x124beb930 .concat [ 16 4 0 0], LS_0x124beb930_1_0, LS_0x124beb930_1_4;
L_0x124bebb00 .part v0x124b52fe0_0, 25, 7;
L_0x124bebe00 .part v0x124b52fe0_0, 7, 5;
L_0x124bebea0 .concat [ 5 7 20 0], L_0x124bebe00, L_0x124bebb00, L_0x124beb930;
S_0x124b52ae0 .scope module, "fetch_register" "if_register" 4 105, 12 1 0, S_0x124b48e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /INPUT 1 "in_stall";
    .port_info 5 /INPUT 1 "flush";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "instruction_out";
v0x124b52da0_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b52e30_0 .net "flush", 0 0, L_0x124bf6530;  alias, 1 drivers
v0x124b52ec0_0 .net "in_stall", 0 0, L_0x124beac30;  1 drivers
v0x124b52f50_0 .net "instruction_in", 31 0, L_0x124bea190;  alias, 1 drivers
v0x124b52fe0_0 .var "instruction_out", 31 0;
v0x124b530f0_0 .net "pc_in", 31 0, L_0x124bea950;  alias, 1 drivers
v0x124b53180_0 .var "pc_out", 31 0;
v0x124b53210_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
S_0x124b53380 .scope module, "fetch_stage" "m_fetch" 4 84, 13 1 0, S_0x124b48e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /INPUT 1 "exception";
    .port_info 8 /INPUT 32 "exception_target";
    .port_info 9 /INPUT 1 "vm_enable";
    .port_info 10 /INPUT 1 "itlb_write_en";
    .port_info 11 /INPUT 32 "itlb_write_va";
    .port_info 12 /INPUT 32 "itlb_write_pa";
    .port_info 13 /INPUT 1 "external_stall";
    .port_info 14 /OUTPUT 32 "pc_out";
    .port_info 15 /OUTPUT 32 "instruction_out";
    .port_info 16 /OUTPUT 1 "stall_fetch";
    .port_info 17 /OUTPUT 1 "tlb_miss";
    .port_info 18 /OUTPUT 32 "tlb_fault_addr";
L_0x124be7a60 .functor OR 1, L_0x124bea480, L_0x124bf6940, C4<0>, C4<0>;
L_0x124be7b50 .functor NOT 1, L_0x124bf6440, C4<0>, C4<0>, C4<0>;
L_0x124be7bc0 .functor AND 1, L_0x124be7a60, L_0x124be7b50, C4<1>, C4<1>;
L_0x124be91e0 .functor AND 1, L_0x124be6590, L_0x124be8df0, C4<1>, C4<1>;
L_0x124be94d0 .functor AND 1, L_0x124be6590, L_0x124be93b0, C4<1>, C4<1>;
L_0x124be9580 .functor BUFZ 32, L_0x124be7d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bea950 .functor BUFZ 32, L_0x124be7d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124be7eb0 .functor OR 1, L_0x124bea480, L_0x124be94d0, C4<0>, C4<0>;
v0x124b58f40_0 .net *"_ivl_0", 0 0, L_0x124be7a60;  1 drivers
v0x124b59000_0 .net *"_ivl_13", 0 0, L_0x124be93b0;  1 drivers
v0x124b590a0_0 .net *"_ivl_2", 0 0, L_0x124be7b50;  1 drivers
v0x124b59130_0 .net *"_ivl_9", 0 0, L_0x124be91e0;  1 drivers
v0x124b591c0_0 .net "branch", 0 0, v0x124b4fac0_0;  alias, 1 drivers
v0x124b59310_0 .net "branch_target", 12 0, o0x128061790;  alias, 0 drivers
v0x124b593a0_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b59530_0 .net "current_pc", 31 0, L_0x124be7d60;  1 drivers
v0x124b595c0_0 .net "exception", 0 0, L_0x124bf6440;  alias, 1 drivers
v0x124b59650_0 .net "exception_target", 31 0, L_0x124bf7130;  alias, 1 drivers
v0x124b596e0_0 .net "external_stall", 0 0, L_0x124bf6940;  alias, 1 drivers
v0x124b59770_0 .net "final_pc_stall", 0 0, L_0x124be7bc0;  1 drivers
v0x124b59800_0 .net "icache_stall", 0 0, L_0x124bea480;  1 drivers
v0x124b598b0_0 .net "instruction_out", 31 0, L_0x124bea190;  alias, 1 drivers
v0x124b59980_0 .net "itlb_hit", 0 0, L_0x124be8df0;  1 drivers
v0x124b59a10_0 .net "itlb_pa", 31 0, L_0x124be9040;  1 drivers
v0x124b59ac0_0 .net "itlb_write_en", 0 0, L_0x124bef210;  alias, 1 drivers
v0x124b59c70_0 .net "itlb_write_pa", 31 0, L_0x124bef3d0;  alias, 1 drivers
v0x124b59d00_0 .net "itlb_write_va", 31 0, L_0x124bef360;  alias, 1 drivers
v0x124b59d90_0 .net "jump", 0 0, v0x124b4fe10_0;  alias, 1 drivers
v0x124b59ea0_0 .net "jump_target", 31 0, L_0x124be7900;  alias, 1 drivers
v0x124b59f30_0 .net "mem_addr", 31 0, v0x124b54f80_0;  1 drivers
v0x124b59fc0_0 .net "mem_rdata", 31 0, L_0x124bea8a0;  1 drivers
v0x124b5a090_0 .net "mem_read_en", 0 0, v0x124b550a0_0;  1 drivers
v0x124b5a120_0 .net "panic", 0 0, v0x124b50250_0;  alias, 1 drivers
v0x124b5a230_0 .net "pc_out", 31 0, L_0x124bea950;  alias, 1 drivers
v0x124b5a2c0_0 .net "pc_phys", 31 0, L_0x124be92d0;  1 drivers
v0x124b5a350_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
v0x124b5a4e0_0 .net "stall_fetch", 0 0, L_0x124be7eb0;  alias, 1 drivers
v0x124b5a570_0 .net "tlb_fault_addr", 31 0, L_0x124be9580;  alias, 1 drivers
v0x124b5a600_0 .net "tlb_miss", 0 0, L_0x124be94d0;  alias, 1 drivers
v0x124b5a690_0 .net "vm_enable", 0 0, L_0x124be6590;  alias, 1 drivers
L_0x124be92d0 .functor MUXZ 32, L_0x124be7d60, L_0x124be9040, L_0x124be91e0, C4<>;
L_0x124be93b0 .reduce/nor L_0x124be8df0;
S_0x124b537b0 .scope module, "icache" "instruction_cache" 13 76, 14 1 0, S_0x124b53380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "stall";
    .port_info 5 /OUTPUT 1 "mem_read_en";
    .port_info 6 /OUTPUT 32 "mem_addr";
    .port_info 7 /INPUT 32 "mem_rdata";
    .port_info 8 /INPUT 1 "mem_ready";
P_0x124b53980 .param/l "LINE_COUNT" 1 14 18, +C4<00000000000000000000000000000100>;
P_0x124b539c0 .param/l "LINE_COUNT_BITS" 1 14 19, +C4<00000000000000000000000000000010>;
P_0x124b53a00 .param/l "STATE_IDLE" 1 14 39, C4<0>;
P_0x124b53a40 .param/l "STATE_MISS_WAIT" 1 14 40, C4<1>;
P_0x124b53a80 .param/l "TAG_BITS" 1 14 21, +C4<0000000000000000000000000000011010>;
P_0x124b53ac0 .param/l "WORD_OFFSET_BITS" 1 14 20, +C4<00000000000000000000000000000010>;
L_0x124be9c50 .functor BUFZ 1, L_0x124be9a10, C4<0>, C4<0>, C4<0>;
L_0x124be9ed0 .functor BUFZ 26, L_0x124be9d00, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x124bea0a0 .functor AND 1, L_0x124be9c50, L_0x124be9f80, C4<1>, C4<1>;
L_0x1180438e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x124bea310 .functor XNOR 1, v0x124b554f0_0, L_0x1180438e0, C4<0>, C4<0>;
L_0x124bea480 .functor OR 1, L_0x124bea310, L_0x124bea3e0, C4<0>, C4<0>;
v0x124b53f80_0 .net *"_ivl_12", 0 0, L_0x124be9a10;  1 drivers
v0x124b54040_0 .net *"_ivl_14", 3 0, L_0x124be9ab0;  1 drivers
L_0x118043808 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b540e0_0 .net *"_ivl_17", 1 0, L_0x118043808;  1 drivers
v0x124b54170_0 .net *"_ivl_20", 25 0, L_0x124be9d00;  1 drivers
v0x124b54200_0 .net *"_ivl_22", 3 0, L_0x124be9da0;  1 drivers
L_0x118043850 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b542d0_0 .net *"_ivl_25", 1 0, L_0x118043850;  1 drivers
v0x124b54380_0 .net *"_ivl_28", 0 0, L_0x124be9f80;  1 drivers
L_0x118043898 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x124b54420_0 .net/2u *"_ivl_32", 31 0, L_0x118043898;  1 drivers
v0x124b544d0_0 .net/2u *"_ivl_36", 0 0, L_0x1180438e0;  1 drivers
v0x124b545e0_0 .net *"_ivl_38", 0 0, L_0x124bea310;  1 drivers
v0x124b54680_0 .net *"_ivl_41", 0 0, L_0x124bea3e0;  1 drivers
v0x124b54720_0 .net *"_ivl_7", 27 0, L_0x124be9890;  1 drivers
L_0x1180437c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x124b547d0_0 .net/2u *"_ivl_8", 3 0, L_0x1180437c0;  1 drivers
v0x124b54880_0 .net "addr_index", 1 0, L_0x124be96d0;  1 drivers
v0x124b54930_0 .net "addr_tag", 25 0, L_0x124be97f0;  1 drivers
v0x124b549e0_0 .net "addr_word_offset", 1 0, L_0x124be9630;  1 drivers
v0x124b54a90_0 .var "cache_word", 31 0;
v0x124b54c20_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b54cb0 .array "data_array", 3 0, 127 0;
v0x124b54d90_0 .net "hit", 0 0, L_0x124bea0a0;  1 drivers
v0x124b54e30_0 .net "instruction", 31 0, L_0x124bea190;  alias, 1 drivers
v0x124b54ef0_0 .net "line_base_addr", 31 0, L_0x124be9930;  1 drivers
v0x124b54f80_0 .var "mem_addr", 31 0;
v0x124b55010_0 .net "mem_rdata", 31 0, L_0x124bea8a0;  alias, 1 drivers
v0x124b550a0_0 .var "mem_read_en", 0 0;
L_0x118043928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124b55130_0 .net "mem_ready", 0 0, L_0x118043928;  1 drivers
v0x124b551c0_0 .var "miss_counter", 3 0;
v0x124b55260_0 .net "pc", 31 0, L_0x124be92d0;  alias, 1 drivers
v0x124b55310_0 .var "refill_buf", 127 0;
v0x124b553c0_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
v0x124b55450_0 .net "stall", 0 0, L_0x124bea480;  alias, 1 drivers
v0x124b554f0_0 .var "state", 0 0;
v0x124b55590_0 .net "tag", 25 0, L_0x124be9ed0;  1 drivers
v0x124b54b40 .array "tag_array", 3 0, 25 0;
v0x124b55820_0 .net "valid", 0 0, L_0x124be9c50;  1 drivers
v0x124b558b0 .array "valid_array", 3 0, 0 0;
E_0x124b53cf0 .event anyedge, v0x124b554f0_0, v0x124b551c0_0, v0x124b54ef0_0;
v0x124b54cb0_0 .array/port v0x124b54cb0, 0;
v0x124b54cb0_1 .array/port v0x124b54cb0, 1;
E_0x124b53f10/0 .event anyedge, v0x124b549e0_0, v0x124b54880_0, v0x124b54cb0_0, v0x124b54cb0_1;
v0x124b54cb0_2 .array/port v0x124b54cb0, 2;
v0x124b54cb0_3 .array/port v0x124b54cb0, 3;
E_0x124b53f10/1 .event anyedge, v0x124b54cb0_2, v0x124b54cb0_3;
E_0x124b53f10 .event/or E_0x124b53f10/0, E_0x124b53f10/1;
L_0x124be9630 .part L_0x124be92d0, 2, 2;
L_0x124be96d0 .part L_0x124be92d0, 4, 2;
L_0x124be97f0 .part L_0x124be92d0, 6, 26;
L_0x124be9890 .part L_0x124be92d0, 4, 28;
L_0x124be9930 .concat [ 4 28 0 0], L_0x1180437c0, L_0x124be9890;
L_0x124be9a10 .array/port v0x124b558b0, L_0x124be9ab0;
L_0x124be9ab0 .concat [ 2 2 0 0], L_0x124be96d0, L_0x118043808;
L_0x124be9d00 .array/port v0x124b54b40, L_0x124be9da0;
L_0x124be9da0 .concat [ 2 2 0 0], L_0x124be96d0, L_0x118043850;
L_0x124be9f80 .cmp/eq 26, L_0x124be9ed0, L_0x124be97f0;
L_0x124bea190 .functor MUXZ 32, L_0x118043898, v0x124b54a90_0, L_0x124bea0a0, C4<>;
L_0x124bea3e0 .reduce/nor L_0x124bea0a0;
S_0x124b559f0 .scope module, "itlb" "simple_tlb" 13 59, 15 9 0, S_0x124b53380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "lookup_va";
    .port_info 3 /INPUT 1 "lookup_valid";
    .port_info 4 /OUTPUT 1 "lookup_hit";
    .port_info 5 /OUTPUT 32 "lookup_pa";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 32 "write_va";
    .port_info 8 /INPUT 32 "write_pa";
P_0x124b55b70 .param/l "ENTRY_COUNT" 1 15 25, +C4<00000000000000000000000000000100>;
P_0x124b55bb0 .param/l "INDEX_BITS" 1 15 26, +C4<00000000000000000000000000000010>;
P_0x124b55bf0 .param/l "PPN_BITS" 1 15 28, +C4<00000000000000000000000000001000>;
P_0x124b55c30 .param/l "VPN_BITS" 1 15 27, +C4<00000000000000000000000000010100>;
L_0x124be8600 .functor BUFZ 1, L_0x124be83f0, C4<0>, C4<0>, C4<0>;
L_0x124be88d0 .functor BUFZ 18, L_0x124be86b0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x124be8bb0 .functor BUFZ 8, L_0x124be8940, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x118043778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x124be8c20 .functor AND 1, L_0x118043778, L_0x124be8600, C4<1>, C4<1>;
L_0x124be8df0 .functor AND 1, L_0x124be8c20, L_0x124be8cd0, C4<1>, C4<1>;
v0x124b55fa0_0 .net *"_ivl_14", 0 0, L_0x124be83f0;  1 drivers
v0x124b56050_0 .net *"_ivl_16", 3 0, L_0x124be8490;  1 drivers
L_0x118043658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b560f0_0 .net *"_ivl_19", 1 0, L_0x118043658;  1 drivers
v0x124b56180_0 .net *"_ivl_22", 17 0, L_0x124be86b0;  1 drivers
v0x124b56210_0 .net *"_ivl_24", 3 0, L_0x124be8750;  1 drivers
L_0x1180436a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b562e0_0 .net *"_ivl_27", 1 0, L_0x1180436a0;  1 drivers
v0x124b56390_0 .net *"_ivl_30", 7 0, L_0x124be8940;  1 drivers
v0x124b56440_0 .net *"_ivl_32", 3 0, L_0x124be89e0;  1 drivers
L_0x1180436e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b564f0_0 .net *"_ivl_35", 1 0, L_0x1180436e8;  1 drivers
v0x124b56600_0 .net *"_ivl_39", 0 0, L_0x124be8c20;  1 drivers
v0x124b566a0_0 .net *"_ivl_40", 0 0, L_0x124be8cd0;  1 drivers
L_0x118043730 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b56740_0 .net/2u *"_ivl_44", 11 0, L_0x118043730;  1 drivers
v0x124b567f0_0 .net *"_ivl_47", 11 0, L_0x124be8f20;  1 drivers
v0x124b568a0_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b56930_0 .net "entry_ppn", 7 0, L_0x124be8bb0;  1 drivers
v0x124b569e0_0 .net "entry_tag", 17 0, L_0x124be88d0;  1 drivers
v0x124b56a90_0 .net "entry_valid", 0 0, L_0x124be8600;  1 drivers
v0x124b56c20_0 .var/i "i", 31 0;
v0x124b56cb0_0 .net "lookup_hit", 0 0, L_0x124be8df0;  alias, 1 drivers
v0x124b56d40_0 .net "lookup_idx", 1 0, L_0x124be7f30;  1 drivers
v0x124b56df0_0 .net "lookup_pa", 31 0, L_0x124be9040;  alias, 1 drivers
v0x124b56ea0_0 .net "lookup_tag", 17 0, L_0x124be7fd0;  1 drivers
v0x124b56f50_0 .net "lookup_va", 31 0, L_0x124be7d60;  alias, 1 drivers
v0x124b57000_0 .net "lookup_valid", 0 0, L_0x118043778;  1 drivers
v0x124b570a0_0 .net "lookup_vpn", 19 0, L_0x124be7e10;  1 drivers
v0x124b57150 .array "ppn_array", 3 0, 7 0;
v0x124b571f0_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
v0x124b57280 .array "tag_array", 3 0, 17 0;
v0x124b57320 .array "valid_array", 3 0, 0 0;
v0x124b573b0_0 .net "write_en", 0 0, L_0x124bef210;  alias, 1 drivers
v0x124b57450_0 .net "write_idx", 1 0, L_0x124be8190;  1 drivers
v0x124b57500_0 .net "write_pa", 31 0, L_0x124bef3d0;  alias, 1 drivers
v0x124b575b0_0 .net "write_ppn", 7 0, L_0x124be82d0;  1 drivers
v0x124b56b40_0 .net "write_tag", 17 0, L_0x124be8230;  1 drivers
v0x124b57840_0 .net "write_va", 31 0, L_0x124bef360;  alias, 1 drivers
v0x124b578d0_0 .net "write_vpn", 19 0, L_0x124be8070;  1 drivers
L_0x124be7e10 .part L_0x124be7d60, 12, 20;
L_0x124be7f30 .part L_0x124be7e10, 0, 2;
L_0x124be7fd0 .part L_0x124be7e10, 2, 18;
L_0x124be8070 .part L_0x124bef360, 12, 20;
L_0x124be8190 .part L_0x124be8070, 0, 2;
L_0x124be8230 .part L_0x124be8070, 2, 18;
L_0x124be82d0 .part L_0x124bef3d0, 12, 8;
L_0x124be83f0 .array/port v0x124b57320, L_0x124be8490;
L_0x124be8490 .concat [ 2 2 0 0], L_0x124be7f30, L_0x118043658;
L_0x124be86b0 .array/port v0x124b57280, L_0x124be8750;
L_0x124be8750 .concat [ 2 2 0 0], L_0x124be7f30, L_0x1180436a0;
L_0x124be8940 .array/port v0x124b57150, L_0x124be89e0;
L_0x124be89e0 .concat [ 2 2 0 0], L_0x124be7f30, L_0x1180436e8;
L_0x124be8cd0 .cmp/eq 18, L_0x124be88d0, L_0x124be7fd0;
L_0x124be8f20 .part L_0x124be7d60, 0, 12;
L_0x124be9040 .concat [ 12 8 12 0], L_0x124be8f20, L_0x124be8bb0, L_0x118043730;
S_0x124b57a50 .scope module, "memory_ins" "instruction_memory" 13 94, 16 1 0, S_0x124b53380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction_out";
L_0x124bea8a0 .functor BUFZ 32, L_0x124bea5c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124b57bc0_0 .net *"_ivl_0", 31 0, L_0x124bea5c0;  1 drivers
v0x124b57c50_0 .net *"_ivl_3", 11 0, L_0x124bea660;  1 drivers
v0x124b57d00_0 .net *"_ivl_4", 13 0, L_0x124bea720;  1 drivers
L_0x118043970 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b57dc0_0 .net *"_ivl_7", 1 0, L_0x118043970;  1 drivers
v0x124b57e70_0 .net "address", 31 0, v0x124b54f80_0;  alias, 1 drivers
v0x124b57f50_0 .var/i "base", 31 0;
v0x124b57ff0_0 .var/i "i", 31 0;
v0x124b580a0 .array "instr_mem", 4095 0, 31 0;
v0x124b58140_0 .net "instruction_out", 31 0, L_0x124bea8a0;  alias, 1 drivers
L_0x124bea5c0 .array/port v0x124b580a0, L_0x124bea720;
L_0x124bea660 .part v0x124b54f80_0, 2, 12;
L_0x124bea720 .concat [ 12 2 0 0], L_0x124bea660, L_0x118043970;
S_0x124b58280 .scope module, "pc" "m_program_counter" 13 42, 17 1 0, S_0x124b53380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /INPUT 1 "stall";
    .port_info 8 /INPUT 1 "exception";
    .port_info 9 /INPUT 32 "exception_target";
    .port_info 10 /OUTPUT 32 "pc_out";
L_0x124be7cf0 .functor BUFZ 32, v0x124b585b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124be7d60 .functor BUFZ 32, v0x124b585b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124b585b0_0 .var "PC_reg", 31 0;
v0x124b58640_0 .net "branch", 0 0, v0x124b4fac0_0;  alias, 1 drivers
v0x124b586e0_0 .net "branch_target", 12 0, o0x128061790;  alias, 0 drivers
v0x124b58790_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b58820_0 .net "exception", 0 0, L_0x124bf6440;  alias, 1 drivers
v0x124b58900_0 .net "exception_target", 31 0, L_0x124bf7130;  alias, 1 drivers
v0x124b589b0_0 .net "jump", 0 0, v0x124b4fe10_0;  alias, 1 drivers
v0x124b58a40_0 .net "jump_target", 31 0, L_0x124be7900;  alias, 1 drivers
v0x124b58af0_0 .net "panic", 0 0, v0x124b50250_0;  alias, 1 drivers
v0x124b58c00_0 .net "pc_out", 31 0, L_0x124be7d60;  alias, 1 drivers
v0x124b58cb0_0 .net "pc_out_2", 31 0, L_0x124be7cf0;  1 drivers
v0x124b58d40_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
v0x124b58dd0_0 .net "stall", 0 0, L_0x124be7bc0;  alias, 1 drivers
S_0x124b5a8d0 .scope module, "hazard_unit" "hazard_unit" 4 313, 18 1 0, S_0x124b48e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ex_is_load";
    .port_info 1 /INPUT 1 "ex_is_mov_rm";
    .port_info 2 /INPUT 1 "mem_is_mov_rm";
    .port_info 3 /INPUT 5 "ex_rd";
    .port_info 4 /INPUT 5 "mem_rd";
    .port_info 5 /INPUT 1 "wb_is_mov_rm";
    .port_info 6 /INPUT 5 "wb_rd";
    .port_info 7 /INPUT 5 "id_rs1";
    .port_info 8 /INPUT 5 "id_rs2";
    .port_info 9 /OUTPUT 1 "stall";
v0x124b5ac10_0 .net "ex_is_load", 0 0, v0x124b4e390_0;  alias, 1 drivers
v0x124b5aca0_0 .net "ex_is_mov_rm", 0 0, v0x124b4e4f0_0;  alias, 1 drivers
v0x124b5ad30_0 .net "ex_rd", 4 0, v0x124b4e6e0_0;  alias, 1 drivers
v0x124b5adc0_0 .net "id_rs1", 4 0, L_0x124beaf40;  alias, 1 drivers
v0x124b5ae50_0 .net "id_rs2", 4 0, L_0x124beafe0;  alias, 1 drivers
v0x124b5af20_0 .net "mem_is_mov_rm", 0 0, v0x124b4a2d0_0;  alias, 1 drivers
v0x124b5afb0_0 .net "mem_rd", 4 0, v0x124b4a550_0;  alias, 1 drivers
v0x124b5b040_0 .var "stall", 0 0;
v0x124b5b0d0_0 .net "wb_is_mov_rm", 0 0, v0x124b5c3c0_0;  alias, 1 drivers
v0x124b5b1e0_0 .net "wb_rd", 4 0, v0x124b5c4e0_0;  alias, 1 drivers
E_0x124b5ab80/0 .event anyedge, v0x124b49a80_0, v0x124b4a140_0, v0x124b4a4a0_0, v0x124b4d670_0;
E_0x124b5ab80/1 .event anyedge, v0x124b4d720_0, v0x124b4a2d0_0, v0x124b4a550_0, v0x124b5b0d0_0;
E_0x124b5ab80/2 .event anyedge, v0x124b5b1e0_0;
E_0x124b5ab80 .event/or E_0x124b5ab80/0, E_0x124b5ab80/1, E_0x124b5ab80/2;
S_0x124b5b380 .scope module, "m_forwarding_unit" "forwarding_unit" 4 430, 19 1 0, S_0x124b48e60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_ex_rs1";
    .port_info 1 /INPUT 5 "id_ex_rs2";
    .port_info 2 /INPUT 5 "ex_mem_rd";
    .port_info 3 /INPUT 1 "ex_mem_regwrite";
    .port_info 4 /INPUT 5 "mem_wb_rd";
    .port_info 5 /INPUT 1 "mem_wb_regwrite";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v0x124b5b640_0 .net "ex_mem_rd", 4 0, v0x124b4a550_0;  alias, 1 drivers
v0x124b5b730_0 .net "ex_mem_regwrite", 0 0, v0x124b49e00_0;  alias, 1 drivers
v0x124b5b7d0_0 .var "forwardA", 1 0;
v0x124b5b880_0 .var "forwardB", 1 0;
v0x124b5b920_0 .net "id_ex_rs1", 4 0, v0x124b4e790_0;  alias, 1 drivers
v0x124b5ba00_0 .net "id_ex_rs2", 4 0, v0x124b4e820_0;  alias, 1 drivers
v0x124b5bab0_0 .net "mem_wb_rd", 4 0, v0x124b5c4e0_0;  alias, 1 drivers
v0x124b5bb60_0 .net "mem_wb_regwrite", 0 0, v0x124b5c190_0;  alias, 1 drivers
E_0x124b5b5b0/0 .event anyedge, v0x124b49e00_0, v0x124b4a550_0, v0x124b4e790_0, v0x124b4e820_0;
E_0x124b5b5b0/1 .event anyedge, v0x124b5bb60_0, v0x124b5b1e0_0, v0x124b5b7d0_0, v0x124b5b880_0;
E_0x124b5b5b0 .event/or E_0x124b5b5b0/0, E_0x124b5b5b0/1;
S_0x124b5bcb0 .scope module, "mem_reg" "memory_register" 4 416, 20 1 0, S_0x124b48e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "wb_data_in";
    .port_info 3 /INPUT 5 "rd_in";
    .port_info 4 /INPUT 1 "is_write_in";
    .port_info 5 /INPUT 1 "mov_rm_in";
    .port_info 6 /INPUT 1 "kill_wb";
    .port_info 7 /INPUT 1 "stall_hold";
    .port_info 8 /OUTPUT 32 "wb_data_out";
    .port_info 9 /OUTPUT 5 "rd_out";
    .port_info 10 /OUTPUT 1 "is_write_out";
    .port_info 11 /OUTPUT 1 "mov_rm_out";
v0x124b5c070_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b5c100_0 .net "is_write_in", 0 0, v0x124b49e00_0;  alias, 1 drivers
v0x124b5c190_0 .var "is_write_out", 0 0;
v0x124b5c220_0 .net "kill_wb", 0 0, L_0x124bf6030;  alias, 1 drivers
v0x124b5c2b0_0 .net "mov_rm_in", 0 0, v0x124b4a2d0_0;  alias, 1 drivers
v0x124b5c3c0_0 .var "mov_rm_out", 0 0;
v0x124b5c450_0 .net "rd_in", 4 0, L_0x124bf43e0;  alias, 1 drivers
v0x124b5c4e0_0 .var "rd_out", 4 0;
v0x124b5c5b0_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
v0x124b5c6c0_0 .net "stall_hold", 0 0, L_0x124bf5aa0;  alias, 1 drivers
v0x124b5c750_0 .net "wb_data_in", 31 0, L_0x124bf5cf0;  alias, 1 drivers
v0x124b5c7e0_0 .var "wb_data_out", 31 0;
S_0x124b5c960 .scope module, "mem_stage_inst" "memory_stage" 4 350, 21 1 0, S_0x124b48e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "write_data_in";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 5 "rd_in";
    .port_info 6 /INPUT 1 "is_load_in";
    .port_info 7 /INPUT 1 "is_store_in";
    .port_info 8 /INPUT 1 "is_write_in";
    .port_info 9 /INPUT 2 "mem_size_in";
    .port_info 10 /INPUT 1 "load_unsigned_in";
    .port_info 11 /INPUT 1 "mov_rm_in";
    .port_info 12 /INPUT 1 "tlbwrite_in";
    .port_info 13 /INPUT 1 "iret_in";
    .port_info 14 /INPUT 32 "rm_value_in";
    .port_info 15 /INPUT 1 "vm_enable";
    .port_info 16 /OUTPUT 32 "wb_data_out";
    .port_info 17 /OUTPUT 5 "rd_out";
    .port_info 18 /OUTPUT 1 "stall_req";
    .port_info 19 /OUTPUT 1 "kill_wb";
    .port_info 20 /OUTPUT 1 "tlb_miss";
    .port_info 21 /OUTPUT 32 "tlb_fault_addr";
    .port_info 22 /OUTPUT 32 "tlb_fault_pc";
    .port_info 23 /OUTPUT 1 "itlb_write_en";
    .port_info 24 /OUTPUT 32 "itlb_write_va";
    .port_info 25 /OUTPUT 32 "itlb_write_pa";
    .port_info 26 /OUTPUT 1 "tlbwrite_priv_fault";
    .port_info 27 /OUTPUT 1 "iret_taken";
    .port_info 28 /OUTPUT 1 "iret_priv_fault";
L_0x124bed180 .functor OR 1, v0x124b49b20_0, v0x124b49cd0_0, C4<0>, C4<0>;
L_0x124bed2d0 .functor AND 1, v0x124b4aaa0_0, L_0x124bed230, C4<1>, C4<1>;
L_0x124bed3c0 .functor AND 1, v0x124b4aaa0_0, L_0x124be6590, C4<1>, C4<1>;
L_0x124bed4f0 .functor AND 1, v0x124b499e0_0, L_0x124be6590, C4<1>, C4<1>;
L_0x124be9250 .functor AND 1, v0x124b499e0_0, L_0x124bed660, C4<1>, C4<1>;
L_0x124beebd0 .functor AND 1, L_0x124be6590, L_0x124bee820, C4<1>, C4<1>;
L_0x124beee20 .functor AND 1, L_0x124be6590, L_0x124bed180, C4<1>, C4<1>;
L_0x124beefb0 .functor AND 1, L_0x124beee20, L_0x124beee90, C4<1>, C4<1>;
L_0x124bef0a0 .functor BUFZ 32, v0x124b49720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bef1a0 .functor BUFZ 32, v0x124b4a3f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bef210 .functor BUFZ 1, L_0x124bed2d0, C4<0>, C4<0>, C4<0>;
L_0x124bef360 .functor BUFZ 32, v0x124b49720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bef3d0 .functor BUFZ 32, v0x124b4a950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bf2f20 .functor AND 1, v0x124b49b20_0, L_0x124bf2ce0, C4<1>, C4<1>;
L_0x124bf3460 .functor AND 1, v0x124b49cd0_0, L_0x124bf32b0, C4<1>, C4<1>;
L_0x124bef440 .functor NOT 1, L_0x124bf2b80, C4<0>, C4<0>, C4<0>;
L_0x124bf35f0 .functor AND 1, v0x124b49b20_0, L_0x124bf3550, C4<1>, C4<1>;
L_0x124bf41d0 .functor AND 1, v0x124b65e10_0, L_0x124bf4480, C4<1>, C4<1>;
L_0x124bf4770 .functor AND 1, v0x124b65e10_0, L_0x124bf45a0, C4<1>, C4<1>;
L_0x124bf5aa0 .functor OR 1, L_0x124bf2b80, v0x124b66480_0, C4<0>, C4<0>;
L_0x124bf5f10 .functor OR 1, L_0x124beefb0, L_0x124bed3c0, C4<0>, C4<0>;
L_0x124bf6030 .functor OR 1, L_0x124bf5f10, L_0x124bed4f0, C4<0>, C4<0>;
L_0x124bf43e0 .functor BUFZ 5, v0x124b4a550_0, C4<00000>, C4<00000>, C4<00000>;
v0x124b66980_0 .net *"_ivl_102", 31 0, L_0x124bf3fd0;  1 drivers
L_0x118044228 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b66a40_0 .net *"_ivl_105", 29 0, L_0x118044228;  1 drivers
L_0x118044270 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124b64ee0_0 .net/2u *"_ivl_106", 31 0, L_0x118044270;  1 drivers
v0x124b66b10_0 .net *"_ivl_109", 31 0, L_0x124bf4070;  1 drivers
v0x124b66bc0_0 .net *"_ivl_110", 31 0, L_0x124bf4260;  1 drivers
v0x124b66cb0_0 .net *"_ivl_115", 0 0, L_0x124bf4480;  1 drivers
L_0x1180442b8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x124b66d60_0 .net/2u *"_ivl_118", 3 0, L_0x1180442b8;  1 drivers
v0x124b66e10_0 .net *"_ivl_120", 0 0, L_0x124bf45a0;  1 drivers
L_0x118044300 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b66eb0_0 .net/2u *"_ivl_124", 1 0, L_0x118044300;  1 drivers
v0x124b66fc0_0 .net *"_ivl_126", 0 0, L_0x124bf47e0;  1 drivers
L_0x118044348 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b67060_0 .net/2u *"_ivl_128", 23 0, L_0x118044348;  1 drivers
v0x124b67110_0 .net *"_ivl_13", 0 0, L_0x124bed660;  1 drivers
v0x124b671b0_0 .net *"_ivl_130", 31 0, L_0x124bf4880;  1 drivers
v0x124b67260_0 .net *"_ivl_132", 31 0, L_0x124bf4a60;  1 drivers
v0x124b67310_0 .net *"_ivl_134", 31 0, L_0x124bf4b00;  1 drivers
v0x124b673c0_0 .net *"_ivl_138", 31 0, L_0x124bf4d70;  1 drivers
L_0x118044390 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b67470_0 .net *"_ivl_141", 29 0, L_0x118044390;  1 drivers
L_0x1180443d8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124b67600_0 .net/2u *"_ivl_142", 31 0, L_0x1180443d8;  1 drivers
v0x124b67690_0 .net *"_ivl_145", 31 0, L_0x124bf4ba0;  1 drivers
v0x124b67740_0 .net *"_ivl_146", 31 0, L_0x124bf5030;  1 drivers
L_0x118044420 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b677f0_0 .net/2u *"_ivl_150", 1 0, L_0x118044420;  1 drivers
v0x124b678a0_0 .net *"_ivl_152", 0 0, L_0x124bf5240;  1 drivers
L_0x118044468 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b67940_0 .net/2u *"_ivl_154", 23 0, L_0x118044468;  1 drivers
v0x124b679f0_0 .net *"_ivl_156", 31 0, L_0x124bf5110;  1 drivers
v0x124b67aa0_0 .net *"_ivl_159", 0 0, L_0x124bf5420;  1 drivers
v0x124b67b50_0 .net *"_ivl_160", 23 0, L_0x124bf52e0;  1 drivers
v0x124b67c00_0 .net *"_ivl_162", 31 0, L_0x124bf5380;  1 drivers
v0x124b67cb0_0 .net *"_ivl_164", 31 0, L_0x124bf5760;  1 drivers
v0x124b67d60_0 .net *"_ivl_168", 31 0, L_0x124bf5c10;  1 drivers
v0x124b67e10_0 .net *"_ivl_17", 0 0, L_0x124beebd0;  1 drivers
v0x124b67eb0_0 .net *"_ivl_174", 0 0, L_0x124bf5f10;  1 drivers
v0x124b67f60_0 .net *"_ivl_21", 0 0, L_0x124beee20;  1 drivers
v0x124b68000_0 .net *"_ivl_23", 0 0, L_0x124beee90;  1 drivers
L_0x118043c88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b67510_0 .net/2u *"_ivl_38", 1 0, L_0x118043c88;  1 drivers
v0x124b68290_0 .net *"_ivl_40", 0 0, L_0x124bef550;  1 drivers
L_0x118043cd0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x124b68320_0 .net/2u *"_ivl_42", 3 0, L_0x118043cd0;  1 drivers
v0x124b683b0_0 .net *"_ivl_44", 3 0, L_0x124bef5f0;  1 drivers
L_0x118043d18 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x124b68450_0 .net/2u *"_ivl_46", 3 0, L_0x118043d18;  1 drivers
v0x124b68500_0 .net *"_ivl_5", 0 0, L_0x124bed230;  1 drivers
L_0x118043d60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b685a0_0 .net/2u *"_ivl_50", 1 0, L_0x118043d60;  1 drivers
v0x124b68650_0 .net *"_ivl_52", 0 0, L_0x124bef870;  1 drivers
L_0x118043da8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b686f0_0 .net/2u *"_ivl_54", 23 0, L_0x118043da8;  1 drivers
v0x124b687a0_0 .net *"_ivl_57", 7 0, L_0x124bef9e0;  1 drivers
v0x124b68850_0 .net *"_ivl_58", 31 0, L_0x124befa80;  1 drivers
v0x124b68900_0 .net *"_ivl_60", 31 0, L_0x124befbc0;  1 drivers
L_0x118043df0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b689b0_0 .net *"_ivl_63", 29 0, L_0x118043df0;  1 drivers
L_0x118043e38 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124b68a60_0 .net/2u *"_ivl_64", 31 0, L_0x118043e38;  1 drivers
v0x124b68b10_0 .net *"_ivl_67", 31 0, L_0x124befce0;  1 drivers
v0x124b68bc0_0 .net *"_ivl_68", 31 0, L_0x124befe30;  1 drivers
v0x124b68c70_0 .net *"_ivl_73", 0 0, L_0x124bf2ce0;  1 drivers
v0x124b68d10_0 .net *"_ivl_77", 0 0, L_0x124bf32b0;  1 drivers
v0x124b68db0_0 .net *"_ivl_83", 0 0, L_0x124bf3550;  1 drivers
L_0x118044108 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x124b68e50_0 .net/2u *"_ivl_86", 1 0, L_0x118044108;  1 drivers
v0x124b68f00_0 .net *"_ivl_90", 31 0, L_0x124bf3b00;  1 drivers
L_0x118044198 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b68fb0_0 .net *"_ivl_93", 29 0, L_0x118044198;  1 drivers
L_0x1180441e0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124b69060_0 .net/2u *"_ivl_94", 31 0, L_0x1180441e0;  1 drivers
v0x124b69110_0 .net *"_ivl_97", 31 0, L_0x124bf3c00;  1 drivers
v0x124b691c0_0 .net *"_ivl_98", 31 0, L_0x124bf3790;  1 drivers
v0x124b69270_0 .net "addr_byte_off", 1 0, L_0x124bef4b0;  1 drivers
v0x124b69330_0 .net "alu_result_in", 31 0, v0x124b49720_0;  alias, 1 drivers
v0x124b693c0_0 .net "cache_rdata", 31 0, L_0x124bf1bf0;  1 drivers
v0x124b69450_0 .net "cache_stall", 0 0, L_0x124bf2b80;  1 drivers
v0x124b694e0_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b69570_0 .net "dtlb_hit", 0 0, L_0x124bee820;  1 drivers
v0x124b69600_0 .net "dtlb_lookup_valid", 0 0, L_0x124bed180;  1 drivers
v0x124b680b0_0 .net "dtlb_pa", 31 0, L_0x124beea70;  1 drivers
v0x124b68160_0 .net "final_load_byte", 7 0, L_0x124bf4f10;  1 drivers
v0x124b681f0_0 .net "iret_in", 0 0, v0x124b499e0_0;  alias, 1 drivers
v0x124b696b0_0 .net "iret_priv_fault", 0 0, L_0x124bed4f0;  alias, 1 drivers
v0x124b69740_0 .net "iret_taken", 0 0, L_0x124be9250;  alias, 1 drivers
v0x124b697d0_0 .net "is_load_in", 0 0, v0x124b49b20_0;  alias, 1 drivers
v0x124b69880_0 .net "is_store_in", 0 0, v0x124b49cd0_0;  alias, 1 drivers
v0x124b69930_0 .net "is_write_in", 0 0, v0x124b49e00_0;  alias, 1 drivers
v0x124b699c0_0 .net "itlb_write_en", 0 0, L_0x124bef210;  alias, 1 drivers
v0x124b69a90_0 .net "itlb_write_pa", 31 0, L_0x124bef3d0;  alias, 1 drivers
v0x124b69b60_0 .net "itlb_write_va", 31 0, L_0x124bef360;  alias, 1 drivers
v0x124b69c30_0 .net "kill_wb", 0 0, L_0x124bf6030;  alias, 1 drivers
v0x124b69cc0_0 .net "load_byte", 7 0, L_0x124bf3e30;  1 drivers
v0x124b69d50_0 .net "load_data", 31 0, L_0x124bf5500;  1 drivers
v0x124b69de0_0 .net "load_data_bypassed", 31 0, L_0x124bf49a0;  1 drivers
v0x124b69e70_0 .net "load_unsigned_in", 0 0, v0x124b49f40_0;  alias, 1 drivers
v0x124b69f00_0 .net "mem_addr", 31 0, v0x124b61250_0;  1 drivers
v0x124b69fd0_0 .net "mem_byte_en", 3 0, L_0x124bf1a60;  1 drivers
v0x124b6a0b0_0 .net "mem_rdata", 31 0, L_0x124bf3a10;  1 drivers
v0x124b6a180_0 .net "mem_read_en", 0 0, L_0x124bf17b0;  1 drivers
L_0x118043b20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124b6a210_0 .net "mem_ready", 0 0, L_0x118043b20;  1 drivers
v0x124b6a2a0_0 .net "mem_size_in", 1 0, v0x124b4a090_0;  alias, 1 drivers
v0x124b6a350_0 .net "mem_wdata", 31 0, L_0x124bf19f0;  1 drivers
v0x124b6a420_0 .net "mem_write_en", 0 0, L_0x124bf18b0;  1 drivers
v0x124b6a4f0_0 .net "mov_rm_in", 0 0, v0x124b4a2d0_0;  alias, 1 drivers
v0x124b6a580_0 .net "pc_in", 31 0, v0x124b4a3f0_0;  alias, 1 drivers
v0x124b6a610_0 .net "phys_addr", 31 0, L_0x124beec40;  1 drivers
v0x124b6a6e0_0 .net "rd_in", 4 0, v0x124b4a550_0;  alias, 1 drivers
v0x124b6a770_0 .net "rd_out", 4 0, L_0x124bf43e0;  alias, 1 drivers
v0x124b6a800_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
v0x124b6a890_0 .net "rm_value_in", 31 0, v0x124b4a750_0;  alias, 1 drivers
v0x124b6a940_0 .net "sb_byte_match", 0 0, L_0x124bf41d0;  1 drivers
v0x124b6a9d0_0 .net "sb_enq_addr", 31 0, L_0x124bf26a0;  1 drivers
v0x124b6aaa0_0 .net "sb_enq_byte_en", 3 0, L_0x124bf3060;  1 drivers
v0x124b6ab80_0 .net "sb_enq_data", 31 0, L_0x124bf2ff0;  1 drivers
v0x124b6ac50_0 .net "sb_enq_valid", 0 0, L_0x124bf2ad0;  1 drivers
v0x124b6ad20_0 .net "sb_load_byte", 7 0, L_0x124bf4300;  1 drivers
v0x124b6adb0_0 .net "sb_lookup_be", 3 0, v0x124b65c50_0;  1 drivers
v0x124b6ae40_0 .net "sb_lookup_data", 31 0, v0x124b65d70_0;  1 drivers
v0x124b6aed0_0 .net "sb_lookup_hit", 0 0, v0x124b65e10_0;  1 drivers
v0x124b6af80_0 .net "sb_mem_addr", 31 0, v0x124b660f0_0;  1 drivers
v0x124b6b050_0 .net "sb_mem_byte_en", 3 0, v0x124b661b0_0;  1 drivers
v0x124b6b120_0 .net "sb_mem_data", 31 0, v0x124b66240_0;  1 drivers
v0x124b6b1f0_0 .net "sb_mem_valid", 0 0, v0x124b66360_0;  1 drivers
v0x124b6b2c0_0 .net "sb_ready", 0 0, L_0x124bef440;  1 drivers
v0x124b6b350_0 .net "sb_stall", 0 0, v0x124b66480_0;  1 drivers
v0x124b6b3e0_0 .net "sb_word_match", 0 0, L_0x124bf4770;  1 drivers
v0x124b6b470_0 .net "stall_req", 0 0, L_0x124bf5aa0;  alias, 1 drivers
v0x124b6b540_0 .net "store_byte_en", 3 0, L_0x124bef6d0;  1 drivers
v0x124b6b5d0_0 .net "store_wdata_aligned", 31 0, L_0x124beff10;  1 drivers
v0x124b6b660_0 .net "tlb_fault_addr", 31 0, L_0x124bef0a0;  alias, 1 drivers
v0x124b6b6f0_0 .net "tlb_fault_pc", 31 0, L_0x124bef1a0;  alias, 1 drivers
v0x124b6b7a0_0 .net "tlb_miss", 0 0, L_0x124beefb0;  alias, 1 drivers
v0x124b6b840_0 .net "tlbwrite_allowed", 0 0, L_0x124bed2d0;  1 drivers
v0x124b6b8f0_0 .net "tlbwrite_in", 0 0, v0x124b4aaa0_0;  alias, 1 drivers
v0x124b6b9a0_0 .net "tlbwrite_priv_fault", 0 0, L_0x124bed3c0;  alias, 1 drivers
v0x124b6ba30_0 .net "vm_enable", 0 0, L_0x124be6590;  alias, 1 drivers
v0x124b6bae0_0 .net "wb_data_out", 31 0, L_0x124bf5cf0;  alias, 1 drivers
v0x124b6bb90_0 .net "write_data_in", 31 0, v0x124b4a950_0;  alias, 1 drivers
L_0x124bed230 .reduce/nor L_0x124be6590;
L_0x124bed660 .reduce/nor L_0x124be6590;
L_0x124beec40 .functor MUXZ 32, v0x124b49720_0, L_0x124beea70, L_0x124beebd0, C4<>;
L_0x124beee90 .reduce/nor L_0x124bee820;
L_0x124bef4b0 .part v0x124b49720_0, 0, 2;
L_0x124bef550 .cmp/eq 2, v0x124b4a090_0, L_0x118043c88;
L_0x124bef5f0 .shift/l 4, L_0x118043cd0, L_0x124bef4b0;
L_0x124bef6d0 .functor MUXZ 4, L_0x118043d18, L_0x124bef5f0, L_0x124bef550, C4<>;
L_0x124bef870 .cmp/eq 2, v0x124b4a090_0, L_0x118043d60;
L_0x124bef9e0 .part v0x124b4a950_0, 0, 8;
L_0x124befa80 .concat [ 8 24 0 0], L_0x124bef9e0, L_0x118043da8;
L_0x124befbc0 .concat [ 2 30 0 0], L_0x124bef4b0, L_0x118043df0;
L_0x124befce0 .arith/mult 32, L_0x124befbc0, L_0x118043e38;
L_0x124befe30 .shift/l 32, L_0x124befa80, L_0x124befce0;
L_0x124beff10 .functor MUXZ 32, v0x124b4a950_0, L_0x124befe30, L_0x124bef870, C4<>;
L_0x124bf2ce0 .reduce/nor L_0x124beefb0;
L_0x124bf32b0 .reduce/nor L_0x124beefb0;
L_0x124bf3550 .reduce/nor L_0x124beefb0;
L_0x124bf36f0 .cmp/eq 2, v0x124b4a090_0, L_0x118044108;
L_0x124bf3b00 .concat [ 2 30 0 0], L_0x124bef4b0, L_0x118044198;
L_0x124bf3c00 .arith/mult 32, L_0x124bf3b00, L_0x1180441e0;
L_0x124bf3790 .shift/r 32, L_0x124bf1bf0, L_0x124bf3c00;
L_0x124bf3e30 .part L_0x124bf3790, 0, 8;
L_0x124bf3fd0 .concat [ 2 30 0 0], L_0x124bef4b0, L_0x118044228;
L_0x124bf4070 .arith/mult 32, L_0x124bf3fd0, L_0x118044270;
L_0x124bf4260 .shift/r 32, v0x124b65d70_0, L_0x124bf4070;
L_0x124bf4300 .part L_0x124bf4260, 0, 8;
L_0x124bf4480 .part/v v0x124b65c50_0, L_0x124bef4b0, 1;
L_0x124bf45a0 .cmp/eq 4, v0x124b65c50_0, L_0x1180442b8;
L_0x124bf47e0 .cmp/eq 2, v0x124b4a090_0, L_0x118044300;
L_0x124bf4880 .concat [ 8 24 0 0], L_0x124bf4300, L_0x118044348;
L_0x124bf4a60 .functor MUXZ 32, L_0x124bf1bf0, L_0x124bf4880, L_0x124bf41d0, C4<>;
L_0x124bf4b00 .functor MUXZ 32, L_0x124bf1bf0, v0x124b65d70_0, L_0x124bf4770, C4<>;
L_0x124bf49a0 .functor MUXZ 32, L_0x124bf4b00, L_0x124bf4a60, L_0x124bf47e0, C4<>;
L_0x124bf4d70 .concat [ 2 30 0 0], L_0x124bef4b0, L_0x118044390;
L_0x124bf4ba0 .arith/mult 32, L_0x124bf4d70, L_0x1180443d8;
L_0x124bf5030 .shift/r 32, L_0x124bf49a0, L_0x124bf4ba0;
L_0x124bf4f10 .part L_0x124bf5030, 0, 8;
L_0x124bf5240 .cmp/eq 2, v0x124b4a090_0, L_0x118044420;
L_0x124bf5110 .concat [ 8 24 0 0], L_0x124bf4f10, L_0x118044468;
L_0x124bf5420 .part L_0x124bf4f10, 7, 1;
LS_0x124bf52e0_0_0 .concat [ 1 1 1 1], L_0x124bf5420, L_0x124bf5420, L_0x124bf5420, L_0x124bf5420;
LS_0x124bf52e0_0_4 .concat [ 1 1 1 1], L_0x124bf5420, L_0x124bf5420, L_0x124bf5420, L_0x124bf5420;
LS_0x124bf52e0_0_8 .concat [ 1 1 1 1], L_0x124bf5420, L_0x124bf5420, L_0x124bf5420, L_0x124bf5420;
LS_0x124bf52e0_0_12 .concat [ 1 1 1 1], L_0x124bf5420, L_0x124bf5420, L_0x124bf5420, L_0x124bf5420;
LS_0x124bf52e0_0_16 .concat [ 1 1 1 1], L_0x124bf5420, L_0x124bf5420, L_0x124bf5420, L_0x124bf5420;
LS_0x124bf52e0_0_20 .concat [ 1 1 1 1], L_0x124bf5420, L_0x124bf5420, L_0x124bf5420, L_0x124bf5420;
LS_0x124bf52e0_1_0 .concat [ 4 4 4 4], LS_0x124bf52e0_0_0, LS_0x124bf52e0_0_4, LS_0x124bf52e0_0_8, LS_0x124bf52e0_0_12;
LS_0x124bf52e0_1_4 .concat [ 4 4 0 0], LS_0x124bf52e0_0_16, LS_0x124bf52e0_0_20;
L_0x124bf52e0 .concat [ 16 8 0 0], LS_0x124bf52e0_1_0, LS_0x124bf52e0_1_4;
L_0x124bf5380 .concat [ 8 24 0 0], L_0x124bf4f10, L_0x124bf52e0;
L_0x124bf5760 .functor MUXZ 32, L_0x124bf5380, L_0x124bf5110, v0x124b49f40_0, C4<>;
L_0x124bf5500 .functor MUXZ 32, L_0x124bf49a0, L_0x124bf5760, L_0x124bf5240, C4<>;
L_0x124bf5c10 .functor MUXZ 32, v0x124b49720_0, L_0x124bf5500, v0x124b49b20_0, C4<>;
L_0x124bf5cf0 .functor MUXZ 32, L_0x124bf5c10, v0x124b4a750_0, v0x124b4a2d0_0, C4<>;
S_0x124b5ced0 .scope module, "data_mem" "data_memory" 21 175, 22 1 0, S_0x124b5c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_instruction";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "data_memory_in";
    .port_info 5 /INPUT 4 "byte_en";
    .port_info 6 /OUTPUT 32 "data_memory_out";
L_0x124bf3a10 .functor BUFZ 32, L_0x124bf3830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124b5d1f0_0 .net *"_ivl_0", 31 0, L_0x124bf3830;  1 drivers
v0x124b5d2b0_0 .net *"_ivl_3", 11 0, L_0x124bf38d0;  1 drivers
v0x124b5d350_0 .net *"_ivl_4", 13 0, L_0x124bf3970;  1 drivers
L_0x118044150 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b5d3e0_0 .net *"_ivl_7", 1 0, L_0x118044150;  1 drivers
v0x124b5d470_0 .net "address", 31 0, v0x124b61250_0;  alias, 1 drivers
v0x124b5d560_0 .net "byte_en", 3 0, L_0x124bf1a60;  alias, 1 drivers
v0x124b5d610_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b5d6a0 .array "data_mem", 4095 0, 31 0;
v0x124b5d740_0 .net "data_memory_in", 31 0, L_0x124bf19f0;  alias, 1 drivers
v0x124b5d850_0 .net "data_memory_out", 31 0, L_0x124bf3a10;  alias, 1 drivers
v0x124b5d900_0 .var "new_word", 31 0;
v0x124b5d9b0_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
v0x124b5da40_0 .net "store_instruction", 0 0, L_0x124bf18b0;  alias, 1 drivers
E_0x124b5d190 .event posedge, v0x124b497c0_0;
L_0x124bf3830 .array/port v0x124b5d6a0, L_0x124bf3970;
L_0x124bf38d0 .part v0x124b61250_0, 2, 12;
L_0x124bf3970 .concat [ 12 2 0 0], L_0x124bf38d0, L_0x118044150;
S_0x124b5db50 .scope module, "dcache" "data_cache" 21 105, 23 22 0, S_0x124b5c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cpu_read_en";
    .port_info 3 /INPUT 1 "cpu_write_en";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_byte_en";
    .port_info 7 /OUTPUT 32 "cpu_rdata";
    .port_info 8 /OUTPUT 1 "cpu_stall";
    .port_info 9 /OUTPUT 1 "sb_enq_valid";
    .port_info 10 /OUTPUT 32 "sb_enq_addr";
    .port_info 11 /OUTPUT 32 "sb_enq_data";
    .port_info 12 /OUTPUT 4 "sb_enq_byte_en";
    .port_info 13 /INPUT 1 "sb_drain_valid";
    .port_info 14 /INPUT 32 "sb_drain_addr";
    .port_info 15 /INPUT 32 "sb_drain_data";
    .port_info 16 /INPUT 4 "sb_drain_byte_en";
    .port_info 17 /OUTPUT 1 "mem_read_en";
    .port_info 18 /OUTPUT 1 "mem_write_en";
    .port_info 19 /OUTPUT 32 "mem_addr";
    .port_info 20 /OUTPUT 32 "mem_wdata";
    .port_info 21 /OUTPUT 4 "mem_byte_en";
    .port_info 22 /INPUT 32 "mem_rdata";
    .port_info 23 /INPUT 1 "mem_ready";
P_0x124b5dd20 .param/l "BYTES_PER_WORD" 1 23 74, +C4<00000000000000000000000000000100>;
P_0x124b5dd60 .param/l "LINE_COUNT" 1 23 68, +C4<00000000000000000000000000000100>;
P_0x124b5dda0 .param/l "LINE_COUNT_BITS" 1 23 69, +C4<00000000000000000000000000000010>;
P_0x124b5dde0 .param/l "LINE_OFFSET_BITS" 1 23 72, +C4<00000000000000000000000000000100>;
P_0x124b5de20 .param/l "LINE_SIZE_BYTES" 1 23 71, +C4<00000000000000000000000000010000>;
P_0x124b5de60 .param/l "STATE_IDLE" 1 23 127, C4<00>;
P_0x124b5dea0 .param/l "STATE_MISS_WAIT" 1 23 128, C4<01>;
P_0x124b5dee0 .param/l "TAG_BITS" 1 23 77, +C4<0000000000000000000000000000011010>;
P_0x124b5df20 .param/l "WORD_OFFSET_BITS" 1 23 75, +C4<00000000000000000000000000000010>;
L_0x124bf00b0 .functor BUFZ 1, L_0x124bf2f20, C4<0>, C4<0>, C4<0>;
L_0x124bf0120 .functor BUFZ 1, L_0x124bf3460, C4<0>, C4<0>, C4<0>;
L_0x124bf0850 .functor BUFZ 1, L_0x124bf0650, C4<0>, C4<0>, C4<0>;
L_0x124bf0b10 .functor BUFZ 26, L_0x124bf0900, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x124bf0d40 .functor AND 1, L_0x124bf0850, L_0x124bf0bc0, C4<1>, C4<1>;
L_0x124bf1060 .functor BUFZ 1, L_0x124bf0df0, C4<0>, C4<0>, C4<0>;
L_0x124bf0fb0 .functor BUFZ 26, L_0x124bf10d0, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x124bf14b0 .functor AND 1, L_0x124bf1060, L_0x124bf1390, C4<1>, C4<1>;
L_0x124bf17b0 .functor BUFZ 1, v0x124b61520_0, C4<0>, C4<0>, C4<0>;
L_0x124bf18b0 .functor BUFZ 1, v0x124b60280_0, C4<0>, C4<0>, C4<0>;
L_0x124bf19f0 .functor BUFZ 32, v0x124b61720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bf1a60 .functor BUFZ 4, v0x124b61370_0, C4<0000>, C4<0000>, C4<0000>;
L_0x124bf1b40 .functor AND 1, L_0x124bf2f20, L_0x124bf0d40, C4<1>, C4<1>;
L_0x124bf1e10 .functor AND 1, L_0x124bf1d70, v0x124b61a60_0, C4<1>, C4<1>;
L_0x124bf20f0 .functor AND 1, L_0x124bf1e10, L_0x124bf1f60, C4<1>, C4<1>;
L_0x124bf2420 .functor AND 1, L_0x124bf2160, L_0x124bf2280, C4<1>, C4<1>;
L_0x124bf2730 .functor AND 1, L_0x124bf2f20, L_0x124bf25c0, C4<1>, C4<1>;
L_0x124bf2820 .functor AND 1, L_0x124bf3460, L_0x124bf2360, C4<1>, C4<1>;
L_0x124bf2970 .functor OR 1, L_0x124bf2730, L_0x124bf2820, C4<0>, C4<0>;
L_0x124bf29e0 .functor AND 1, L_0x124bf2520, L_0x124bf2970, C4<1>, C4<1>;
L_0x124bf2b80 .functor OR 1, L_0x124bf2420, L_0x124bf29e0, C4<0>, C4<0>;
L_0x124bf2c30 .functor AND 1, L_0x124bf0120, L_0x124bf0d40, C4<1>, C4<1>;
L_0x124bf2ad0 .functor AND 1, L_0x124bf2c30, L_0x124bf2da0, C4<1>, C4<1>;
L_0x124bf26a0 .functor BUFZ 32, L_0x124beec40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bf2ff0 .functor BUFZ 32, L_0x124beff10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bf3060 .functor BUFZ 4, L_0x124bef6d0, C4<0000>, C4<0000>, C4<0000>;
v0x124b5eb60_0 .net *"_ivl_101", 0 0, L_0x124bf25c0;  1 drivers
v0x124b5ebf0_0 .net *"_ivl_103", 0 0, L_0x124bf2730;  1 drivers
v0x124b5ec90_0 .net *"_ivl_105", 0 0, L_0x124bf2360;  1 drivers
v0x124b5ed40_0 .net *"_ivl_107", 0 0, L_0x124bf2820;  1 drivers
v0x124b5ede0_0 .net *"_ivl_109", 0 0, L_0x124bf2970;  1 drivers
v0x124b5eec0_0 .net *"_ivl_111", 0 0, L_0x124bf29e0;  1 drivers
v0x124b5ef60_0 .net *"_ivl_115", 0 0, L_0x124bf2c30;  1 drivers
v0x124b5f000_0 .net *"_ivl_117", 0 0, L_0x124bf2da0;  1 drivers
v0x124b5f0a0_0 .net *"_ivl_16", 0 0, L_0x124bf0650;  1 drivers
v0x124b5f1b0_0 .net *"_ivl_18", 3 0, L_0x124bf06f0;  1 drivers
L_0x118043e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b5f260_0 .net *"_ivl_21", 1 0, L_0x118043e80;  1 drivers
v0x124b5f310_0 .net *"_ivl_24", 25 0, L_0x124bf0900;  1 drivers
v0x124b5f3c0_0 .net *"_ivl_26", 3 0, L_0x124bf09f0;  1 drivers
L_0x118043ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b5f470_0 .net *"_ivl_29", 1 0, L_0x118043ec8;  1 drivers
v0x124b5f520_0 .net *"_ivl_32", 0 0, L_0x124bf0bc0;  1 drivers
v0x124b5f5c0_0 .net *"_ivl_36", 0 0, L_0x124bf0df0;  1 drivers
v0x124b5f670_0 .net *"_ivl_38", 3 0, L_0x124bf0e90;  1 drivers
L_0x118043f10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b5f800_0 .net *"_ivl_41", 1 0, L_0x118043f10;  1 drivers
v0x124b5f890_0 .net *"_ivl_44", 25 0, L_0x124bf10d0;  1 drivers
v0x124b5f940_0 .net *"_ivl_46", 3 0, L_0x124bf1170;  1 drivers
L_0x118043f58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b5f9f0_0 .net *"_ivl_49", 1 0, L_0x118043f58;  1 drivers
v0x124b5faa0_0 .net *"_ivl_52", 0 0, L_0x124bf1390;  1 drivers
v0x124b5fb40_0 .net *"_ivl_57", 27 0, L_0x124bf15a0;  1 drivers
L_0x118043fa0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x124b5fbf0_0 .net/2u *"_ivl_58", 3 0, L_0x118043fa0;  1 drivers
v0x124b5fca0_0 .net *"_ivl_73", 0 0, L_0x124bf1b40;  1 drivers
L_0x118043fe8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x124b5fd40_0 .net/2u *"_ivl_76", 1 0, L_0x118043fe8;  1 drivers
v0x124b5fdf0_0 .net *"_ivl_78", 0 0, L_0x124bf1d70;  1 drivers
v0x124b5fe90_0 .net *"_ivl_81", 0 0, L_0x124bf1e10;  1 drivers
L_0x118044030 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x124b5ff30_0 .net/2u *"_ivl_82", 3 0, L_0x118044030;  1 drivers
v0x124b5ffe0_0 .net *"_ivl_84", 0 0, L_0x124bf1f60;  1 drivers
L_0x118044078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b60080_0 .net/2u *"_ivl_88", 1 0, L_0x118044078;  1 drivers
v0x124b60130_0 .net *"_ivl_90", 0 0, L_0x124bf2160;  1 drivers
v0x124b601d0_0 .net *"_ivl_93", 0 0, L_0x124bf2280;  1 drivers
v0x124b5f710_0 .net *"_ivl_95", 0 0, L_0x124bf2420;  1 drivers
L_0x1180440c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b60460_0 .net/2u *"_ivl_96", 1 0, L_0x1180440c0;  1 drivers
v0x124b604f0_0 .net *"_ivl_98", 0 0, L_0x124bf2520;  1 drivers
v0x124b60580_0 .net "addr_index", 1 0, L_0x124bf02b0;  1 drivers
v0x124b60610_0 .net "addr_tag", 25 0, L_0x124bf0350;  1 drivers
v0x124b606c0_0 .net "addr_word_offset", 1 0, L_0x124bf0190;  1 drivers
v0x124b60770_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b60800_0 .net "cpu_addr", 31 0, L_0x124beec40;  alias, 1 drivers
v0x124b608b0_0 .net "cpu_byte_en", 3 0, L_0x124bef6d0;  alias, 1 drivers
v0x124b60960_0 .net "cpu_rdata", 31 0, L_0x124bf1bf0;  alias, 1 drivers
v0x124b60a10_0 .net "cpu_read_en", 0 0, L_0x124bf2f20;  1 drivers
v0x124b60ab0_0 .net "cpu_stall", 0 0, L_0x124bf2b80;  alias, 1 drivers
v0x124b60b50_0 .net "cpu_wdata", 31 0, L_0x124beff10;  alias, 1 drivers
v0x124b60c00_0 .net "cpu_write_en", 0 0, L_0x124bf3460;  1 drivers
v0x124b60ca0 .array "data_array", 3 0, 127 0;
v0x124b60da0_0 .net "hit", 0 0, L_0x124bf0d40;  1 drivers
v0x124b60e40_0 .net "line_base_addr", 31 0, L_0x124bf16d0;  1 drivers
v0x124b60ef0_0 .net "line_tag", 25 0, L_0x124bf0b10;  1 drivers
v0x124b60fa0_0 .net "line_valid", 0 0, L_0x124bf0850;  1 drivers
v0x124b61040_0 .var "line_word", 31 0;
v0x124b610f0_0 .net "load_req", 0 0, L_0x124bf00b0;  1 drivers
v0x124b61190_0 .net "mem_addr", 31 0, v0x124b61250_0;  alias, 1 drivers
v0x124b61250_0 .var "mem_addr_r", 31 0;
v0x124b612e0_0 .net "mem_byte_en", 3 0, L_0x124bf1a60;  alias, 1 drivers
v0x124b61370_0 .var "mem_byte_en_r", 3 0;
v0x124b61400_0 .net "mem_rdata", 31 0, L_0x124bf3a10;  alias, 1 drivers
v0x124b61490_0 .net "mem_read_en", 0 0, L_0x124bf17b0;  alias, 1 drivers
v0x124b61520_0 .var "mem_read_en_r", 0 0;
v0x124b615c0_0 .net "mem_ready", 0 0, L_0x118043b20;  alias, 1 drivers
v0x124b61660_0 .net "mem_wdata", 31 0, L_0x124bf19f0;  alias, 1 drivers
v0x124b61720_0 .var "mem_wdata_r", 31 0;
v0x124b617c0_0 .net "mem_write_en", 0 0, L_0x124bf18b0;  alias, 1 drivers
v0x124b60280_0 .var "mem_write_en_r", 0 0;
v0x124b60310_0 .var "miss_counter", 3 0;
v0x124b603c0_0 .var "pend_addr", 31 0;
v0x124b61860_0 .var "pend_byte_en", 3 0;
v0x124b61910_0 .var "pend_index", 1 0;
v0x124b619c0_0 .var "pend_is_load", 0 0;
v0x124b61a60_0 .var "pend_is_store", 0 0;
v0x124b61b00_0 .var "pend_tag", 25 0;
v0x124b61bb0_0 .var "pend_wdata", 31 0;
v0x124b61c60_0 .var "pend_word_off", 1 0;
v0x124b61d10_0 .var "refill_buf", 127 0;
v0x124b61dc0_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
v0x124b61e50_0 .net "sb_drain_addr", 31 0, v0x124b660f0_0;  alias, 1 drivers
v0x124b61f00_0 .net "sb_drain_byte_en", 3 0, v0x124b661b0_0;  alias, 1 drivers
v0x124b61fb0_0 .net "sb_drain_data", 31 0, v0x124b66240_0;  alias, 1 drivers
v0x124b62060_0 .net "sb_drain_valid", 0 0, v0x124b66360_0;  alias, 1 drivers
v0x124b62100_0 .net "sb_enq_addr", 31 0, L_0x124bf26a0;  alias, 1 drivers
v0x124b621b0_0 .net "sb_enq_byte_en", 3 0, L_0x124bf3060;  alias, 1 drivers
v0x124b62260_0 .net "sb_enq_data", 31 0, L_0x124bf2ff0;  alias, 1 drivers
v0x124b62310_0 .net "sb_enq_valid", 0 0, L_0x124bf2ad0;  alias, 1 drivers
v0x124b623b0_0 .net "sb_hit", 0 0, L_0x124bf14b0;  1 drivers
v0x124b62450_0 .net "sb_index", 1 0, L_0x124bf0490;  1 drivers
v0x124b62500_0 .net "sb_line_tag", 25 0, L_0x124bf0fb0;  1 drivers
v0x124b625b0_0 .net "sb_line_valid", 0 0, L_0x124bf1060;  1 drivers
v0x124b62650_0 .net "sb_tag", 25 0, L_0x124bf05b0;  1 drivers
v0x124b62700_0 .net "sb_word_offset", 1 0, L_0x124bf03f0;  1 drivers
v0x124b627b0_0 .var "state", 1 0;
v0x124b62860_0 .net "store_finishing", 0 0, L_0x124bf20f0;  1 drivers
v0x124b62900_0 .net "store_req", 0 0, L_0x124bf0120;  1 drivers
v0x124b629a0_0 .var "store_req_d", 0 0;
v0x124b62a40 .array "tag_array", 3 0, 25 0;
v0x124b62ae0 .array "valid_array", 3 0, 0 0;
E_0x124b5e210/0 .event anyedge, v0x124b627b0_0, v0x124b619c0_0, v0x124b60310_0, v0x124b60e40_0;
E_0x124b5e210/1 .event anyedge, v0x124b61a60_0, v0x124b603c0_0, v0x124b61bb0_0, v0x124b61860_0;
E_0x124b5e210/2 .event anyedge, v0x124b62060_0, v0x124b61520_0, v0x124b61e50_0, v0x124b61fb0_0;
E_0x124b5e210/3 .event anyedge, v0x124b61f00_0;
E_0x124b5e210 .event/or E_0x124b5e210/0, E_0x124b5e210/1, E_0x124b5e210/2, E_0x124b5e210/3;
v0x124b60ca0_0 .array/port v0x124b60ca0, 0;
v0x124b60ca0_1 .array/port v0x124b60ca0, 1;
E_0x124b5e250/0 .event anyedge, v0x124b606c0_0, v0x124b60580_0, v0x124b60ca0_0, v0x124b60ca0_1;
v0x124b60ca0_2 .array/port v0x124b60ca0, 2;
v0x124b60ca0_3 .array/port v0x124b60ca0, 3;
E_0x124b5e250/1 .event anyedge, v0x124b60ca0_2, v0x124b60ca0_3;
E_0x124b5e250 .event/or E_0x124b5e250/0, E_0x124b5e250/1;
L_0x124bf0190 .part L_0x124beec40, 2, 2;
L_0x124bf02b0 .part L_0x124beec40, 4, 2;
L_0x124bf0350 .part L_0x124beec40, 6, 26;
L_0x124bf03f0 .part v0x124b660f0_0, 2, 2;
L_0x124bf0490 .part v0x124b660f0_0, 4, 2;
L_0x124bf05b0 .part v0x124b660f0_0, 6, 26;
L_0x124bf0650 .array/port v0x124b62ae0, L_0x124bf06f0;
L_0x124bf06f0 .concat [ 2 2 0 0], L_0x124bf02b0, L_0x118043e80;
L_0x124bf0900 .array/port v0x124b62a40, L_0x124bf09f0;
L_0x124bf09f0 .concat [ 2 2 0 0], L_0x124bf02b0, L_0x118043ec8;
L_0x124bf0bc0 .cmp/eq 26, L_0x124bf0b10, L_0x124bf0350;
L_0x124bf0df0 .array/port v0x124b62ae0, L_0x124bf0e90;
L_0x124bf0e90 .concat [ 2 2 0 0], L_0x124bf0490, L_0x118043f10;
L_0x124bf10d0 .array/port v0x124b62a40, L_0x124bf1170;
L_0x124bf1170 .concat [ 2 2 0 0], L_0x124bf0490, L_0x118043f58;
L_0x124bf1390 .cmp/eq 26, L_0x124bf0fb0, L_0x124bf05b0;
L_0x124bf15a0 .part v0x124b603c0_0, 4, 28;
L_0x124bf16d0 .concat [ 4 28 0 0], L_0x118043fa0, L_0x124bf15a0;
L_0x124bf1bf0 .functor MUXZ 32, L_0x124bf3a10, v0x124b61040_0, L_0x124bf1b40, C4<>;
L_0x124bf1d70 .cmp/eq 2, v0x124b627b0_0, L_0x118043fe8;
L_0x124bf1f60 .cmp/eq 4, v0x124b60310_0, L_0x118044030;
L_0x124bf2160 .cmp/ne 2, v0x124b627b0_0, L_0x118044078;
L_0x124bf2280 .reduce/nor L_0x124bf20f0;
L_0x124bf2520 .cmp/eq 2, v0x124b627b0_0, L_0x1180440c0;
L_0x124bf25c0 .reduce/nor L_0x124bf0d40;
L_0x124bf2360 .reduce/nor L_0x124bf0d40;
L_0x124bf2da0 .reduce/nor v0x124b629a0_0;
S_0x124b5e720 .scope function.vec4.s32, "merge_word" "merge_word" 23 140, 23 140 0, S_0x124b5db50;
 .timescale 0 0;
v0x124b5e8e0_0 .var "be", 3 0;
; Variable merge_word is vec4 return value of scope S_0x124b5e720
v0x124b5ea40_0 .var "new_w", 31 0;
v0x124b5ead0_0 .var "old_w", 31 0;
TD_tb_cpu.mycpu.mem_stage_inst.dcache.merge_word ;
    %load/vec4 v0x124b5e8e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x124b5ea40_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x124b5ead0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x124b5e8e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.26, 8;
    %load/vec4 v0x124b5ea40_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_3.27, 8;
T_3.26 ; End of true expr.
    %load/vec4 v0x124b5ead0_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_3.27, 8;
 ; End of false expr.
    %blend;
T_3.27;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x124b5e8e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x124b5ea40_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x124b5ead0_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x124b5e8e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.30, 8;
    %load/vec4 v0x124b5ea40_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_3.31, 8;
T_3.30 ; End of true expr.
    %load/vec4 v0x124b5ead0_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_3.31, 8;
 ; End of false expr.
    %blend;
T_3.31;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %end;
S_0x124b62db0 .scope module, "dtlb" "simple_tlb" 21 75, 15 9 0, S_0x124b5c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "lookup_va";
    .port_info 3 /INPUT 1 "lookup_valid";
    .port_info 4 /OUTPUT 1 "lookup_hit";
    .port_info 5 /OUTPUT 32 "lookup_pa";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 32 "write_va";
    .port_info 8 /INPUT 32 "write_pa";
P_0x124b62f90 .param/l "ENTRY_COUNT" 1 15 25, +C4<00000000000000000000000000000100>;
P_0x124b62fd0 .param/l "INDEX_BITS" 1 15 26, +C4<00000000000000000000000000000010>;
P_0x124b63010 .param/l "PPN_BITS" 1 15 28, +C4<00000000000000000000000000001000>;
P_0x124b63050 .param/l "VPN_BITS" 1 15 27, +C4<00000000000000000000000000010100>;
L_0x124bedfd0 .functor BUFZ 1, L_0x124bedd80, C4<0>, C4<0>, C4<0>;
L_0x124bee2c0 .functor BUFZ 18, L_0x124bee080, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x124bee5e0 .functor BUFZ 8, L_0x124bee330, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x124bee650 .functor AND 1, L_0x124bed180, L_0x124bedfd0, C4<1>, C4<1>;
L_0x124bee820 .functor AND 1, L_0x124bee650, L_0x124bee700, C4<1>, C4<1>;
v0x124b63300_0 .net *"_ivl_14", 0 0, L_0x124bedd80;  1 drivers
v0x124b633b0_0 .net *"_ivl_16", 3 0, L_0x124bede40;  1 drivers
L_0x118043b68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b63450_0 .net *"_ivl_19", 1 0, L_0x118043b68;  1 drivers
v0x124b634e0_0 .net *"_ivl_22", 17 0, L_0x124bee080;  1 drivers
v0x124b63570_0 .net *"_ivl_24", 3 0, L_0x124bee120;  1 drivers
L_0x118043bb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b63640_0 .net *"_ivl_27", 1 0, L_0x118043bb0;  1 drivers
v0x124b636f0_0 .net *"_ivl_30", 7 0, L_0x124bee330;  1 drivers
v0x124b637a0_0 .net *"_ivl_32", 3 0, L_0x124bee3f0;  1 drivers
L_0x118043bf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b63850_0 .net *"_ivl_35", 1 0, L_0x118043bf8;  1 drivers
v0x124b63960_0 .net *"_ivl_39", 0 0, L_0x124bee650;  1 drivers
v0x124b63a00_0 .net *"_ivl_40", 0 0, L_0x124bee700;  1 drivers
L_0x118043c40 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b63aa0_0 .net/2u *"_ivl_44", 11 0, L_0x118043c40;  1 drivers
v0x124b63b50_0 .net *"_ivl_47", 11 0, L_0x124bee950;  1 drivers
v0x124b63c00_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b63c90_0 .net "entry_ppn", 7 0, L_0x124bee5e0;  1 drivers
v0x124b63d40_0 .net "entry_tag", 17 0, L_0x124bee2c0;  1 drivers
v0x124b63df0_0 .net "entry_valid", 0 0, L_0x124bedfd0;  1 drivers
v0x124b63f80_0 .var/i "i", 31 0;
v0x124b64010_0 .net "lookup_hit", 0 0, L_0x124bee820;  alias, 1 drivers
v0x124b640a0_0 .net "lookup_idx", 1 0, L_0x124bed890;  1 drivers
v0x124b64150_0 .net "lookup_pa", 31 0, L_0x124beea70;  alias, 1 drivers
v0x124b64200_0 .net "lookup_tag", 17 0, L_0x124bed970;  1 drivers
v0x124b642b0_0 .net "lookup_va", 31 0, v0x124b49720_0;  alias, 1 drivers
v0x124b64370_0 .net "lookup_valid", 0 0, L_0x124bed180;  alias, 1 drivers
v0x124b64400_0 .net "lookup_vpn", 19 0, L_0x124bed7f0;  1 drivers
v0x124b64490 .array "ppn_array", 3 0, 7 0;
v0x124b64520_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
v0x124b645b0 .array "tag_array", 3 0, 17 0;
v0x124b64640 .array "valid_array", 3 0, 0 0;
v0x124b646d0_0 .net "write_en", 0 0, L_0x124bed2d0;  alias, 1 drivers
v0x124b64760_0 .net "write_idx", 1 0, L_0x124bedab0;  1 drivers
v0x124b647f0_0 .net "write_pa", 31 0, v0x124b4a950_0;  alias, 1 drivers
v0x124b648a0_0 .net "write_ppn", 7 0, L_0x124bedc60;  1 drivers
v0x124b63e90_0 .net "write_tag", 17 0, L_0x124bedbc0;  1 drivers
v0x124b64b30_0 .net "write_va", 31 0, v0x124b49720_0;  alias, 1 drivers
v0x124b64c00_0 .net "write_vpn", 19 0, L_0x124beda10;  1 drivers
L_0x124bed7f0 .part v0x124b49720_0, 12, 20;
L_0x124bed890 .part L_0x124bed7f0, 0, 2;
L_0x124bed970 .part L_0x124bed7f0, 2, 18;
L_0x124beda10 .part v0x124b49720_0, 12, 20;
L_0x124bedab0 .part L_0x124beda10, 0, 2;
L_0x124bedbc0 .part L_0x124beda10, 2, 18;
L_0x124bedc60 .part v0x124b4a950_0, 12, 8;
L_0x124bedd80 .array/port v0x124b64640, L_0x124bede40;
L_0x124bede40 .concat [ 2 2 0 0], L_0x124bed890, L_0x118043b68;
L_0x124bee080 .array/port v0x124b645b0, L_0x124bee120;
L_0x124bee120 .concat [ 2 2 0 0], L_0x124bed890, L_0x118043bb0;
L_0x124bee330 .array/port v0x124b64490, L_0x124bee3f0;
L_0x124bee3f0 .concat [ 2 2 0 0], L_0x124bed890, L_0x118043bf8;
L_0x124bee700 .cmp/eq 18, L_0x124bee2c0, L_0x124bed970;
L_0x124bee950 .part v0x124b49720_0, 0, 12;
L_0x124beea70 .concat [ 12 8 12 0], L_0x124bee950, L_0x124bee5e0, L_0x118043c40;
S_0x124b64d60 .scope module, "sb" "store_buffer" 21 152, 24 1 0, S_0x124b5c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_op";
    .port_info 3 /INPUT 32 "store_addr";
    .port_info 4 /INPUT 32 "store_data";
    .port_info 5 /INPUT 4 "store_byte_en";
    .port_info 6 /INPUT 1 "lookup_valid";
    .port_info 7 /INPUT 32 "lookup_addr";
    .port_info 8 /INPUT 2 "lookup_byte_off";
    .port_info 9 /INPUT 1 "lookup_word";
    .port_info 10 /OUTPUT 1 "lookup_hit";
    .port_info 11 /OUTPUT 32 "lookup_data";
    .port_info 12 /OUTPUT 4 "lookup_byte_en";
    .port_info 13 /INPUT 1 "mem_ready";
    .port_info 14 /OUTPUT 1 "mem_valid";
    .port_info 15 /OUTPUT 32 "mem_addr";
    .port_info 16 /OUTPUT 32 "mem_data";
    .port_info 17 /OUTPUT 4 "mem_byte_en";
    .port_info 18 /OUTPUT 1 "stall_pipeline";
    .port_info 19 /OUTPUT 1 "buffer_full";
v0x124b65310_0 .var "accepted", 0 0;
v0x124b653b0 .array "buffer_addr", 0 3, 31 0;
v0x124b654b0 .array "buffer_byte_en", 0 3, 3 0;
v0x124b655c0 .array "buffer_data", 0 3, 31 0;
v0x124b656c0_0 .var "buffer_full", 0 0;
v0x124b657a0 .array "buffer_valid", 0 3, 0 0;
v0x124b65870_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b65900_0 .var "drain_idx", 1 0;
v0x124b659b0_0 .var/i "i", 31 0;
v0x124b65ae0_0 .var/i "j", 31 0;
v0x124b65b90_0 .net "lookup_addr", 31 0, L_0x124beec40;  alias, 1 drivers
v0x124b65c50_0 .var "lookup_byte_en", 3 0;
v0x124b65ce0_0 .net "lookup_byte_off", 1 0, L_0x124bef4b0;  alias, 1 drivers
v0x124b65d70_0 .var "lookup_data", 31 0;
v0x124b65e10_0 .var "lookup_hit", 0 0;
v0x124b65eb0_0 .net "lookup_valid", 0 0, L_0x124bf35f0;  1 drivers
v0x124b65f50_0 .net "lookup_word", 0 0, L_0x124bf36f0;  1 drivers
v0x124b660f0_0 .var "mem_addr", 31 0;
v0x124b661b0_0 .var "mem_byte_en", 3 0;
v0x124b66240_0 .var "mem_data", 31 0;
v0x124b662d0_0 .net "mem_ready", 0 0, L_0x124bef440;  alias, 1 drivers
v0x124b66360_0 .var "mem_valid", 0 0;
v0x124b663f0_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
v0x124b66480_0 .var "stall_pipeline", 0 0;
v0x124b66510_0 .net "store_addr", 31 0, L_0x124bf26a0;  alias, 1 drivers
v0x124b665c0_0 .net "store_byte_en", 3 0, L_0x124bf3060;  alias, 1 drivers
v0x124b66670_0 .net "store_data", 31 0, L_0x124bf2ff0;  alias, 1 drivers
v0x124b66720_0 .net "store_op", 0 0, L_0x124bf2ad0;  alias, 1 drivers
v0x124b657a0_0 .array/port v0x124b657a0, 0;
v0x124b657a0_1 .array/port v0x124b657a0, 1;
v0x124b657a0_2 .array/port v0x124b657a0, 2;
E_0x124b65150/0 .event anyedge, v0x124b65eb0_0, v0x124b657a0_0, v0x124b657a0_1, v0x124b657a0_2;
v0x124b657a0_3 .array/port v0x124b657a0, 3;
v0x124b653b0_0 .array/port v0x124b653b0, 0;
v0x124b653b0_1 .array/port v0x124b653b0, 1;
v0x124b653b0_2 .array/port v0x124b653b0, 2;
E_0x124b65150/1 .event anyedge, v0x124b657a0_3, v0x124b653b0_0, v0x124b653b0_1, v0x124b653b0_2;
v0x124b653b0_3 .array/port v0x124b653b0, 3;
E_0x124b65150/2 .event anyedge, v0x124b653b0_3, v0x124b60800_0, v0x124b65e10_0, v0x124b65f50_0;
v0x124b654b0_0 .array/port v0x124b654b0, 0;
v0x124b654b0_1 .array/port v0x124b654b0, 1;
v0x124b654b0_2 .array/port v0x124b654b0, 2;
v0x124b654b0_3 .array/port v0x124b654b0, 3;
E_0x124b65150/3 .event anyedge, v0x124b654b0_0, v0x124b654b0_1, v0x124b654b0_2, v0x124b654b0_3;
v0x124b655c0_0 .array/port v0x124b655c0, 0;
v0x124b655c0_1 .array/port v0x124b655c0, 1;
v0x124b655c0_2 .array/port v0x124b655c0, 2;
v0x124b655c0_3 .array/port v0x124b655c0, 3;
E_0x124b65150/4 .event anyedge, v0x124b655c0_0, v0x124b655c0_1, v0x124b655c0_2, v0x124b655c0_3;
E_0x124b65150/5 .event anyedge, v0x124b65ce0_0;
E_0x124b65150 .event/or E_0x124b65150/0, E_0x124b65150/1, E_0x124b65150/2, E_0x124b65150/3, E_0x124b65150/4, E_0x124b65150/5;
E_0x124b65240/0 .event anyedge, v0x124b657a0_0, v0x124b657a0_1, v0x124b657a0_2, v0x124b657a0_3;
E_0x124b65240/1 .event anyedge, v0x124b62060_0, v0x124b653b0_0, v0x124b653b0_1, v0x124b653b0_2;
E_0x124b65240/2 .event anyedge, v0x124b653b0_3, v0x124b655c0_0, v0x124b655c0_1, v0x124b655c0_2;
E_0x124b65240/3 .event anyedge, v0x124b655c0_3, v0x124b654b0_0, v0x124b654b0_1, v0x124b654b0_2;
E_0x124b65240/4 .event anyedge, v0x124b654b0_3;
E_0x124b65240 .event/or E_0x124b65240/0, E_0x124b65240/1, E_0x124b65240/2, E_0x124b65240/3, E_0x124b65240/4;
S_0x124b6bf10 .scope module, "register_table" "register_table" 4 461, 25 2 0, S_0x124b48e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "register_rs1";
    .port_info 3 /INPUT 5 "register_rs2";
    .port_info 4 /INPUT 5 "register_d";
    .port_info 5 /INPUT 32 "data_register_d_in";
    .port_info 6 /INPUT 1 "write_register_d";
    .port_info 7 /OUTPUT 32 "data_register_rs1";
    .port_info 8 /OUTPUT 32 "data_register_rs2";
    .port_info 9 /OUTPUT 32 "data_register_d_out";
L_0x124bf7db0 .functor BUFZ 32, L_0x124bf7bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bf7fe0 .functor BUFZ 32, L_0x124bf7e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bf8250 .functor BUFZ 32, L_0x124bf8090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124b6c120_0 .net *"_ivl_0", 31 0, L_0x124bf7bf0;  1 drivers
v0x124b6c1c0_0 .net *"_ivl_10", 6 0, L_0x124bf7f00;  1 drivers
L_0x118044660 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b6c270_0 .net *"_ivl_13", 1 0, L_0x118044660;  1 drivers
v0x124b6c330_0 .net *"_ivl_16", 31 0, L_0x124bf8090;  1 drivers
v0x124b6c3e0_0 .net *"_ivl_18", 6 0, L_0x124bf8130;  1 drivers
v0x124b6c4d0_0 .net *"_ivl_2", 6 0, L_0x124bf7c90;  1 drivers
L_0x1180446a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b6c580_0 .net *"_ivl_21", 1 0, L_0x1180446a8;  1 drivers
L_0x118044618 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b6c630_0 .net *"_ivl_5", 1 0, L_0x118044618;  1 drivers
v0x124b6c6e0_0 .net *"_ivl_8", 31 0, L_0x124bf7e60;  1 drivers
v0x124b6c7f0_0 .net "clk", 0 0, v0x124b74380_0;  alias, 1 drivers
v0x124b6c880 .array "data_register", 31 0, 31 0;
v0x124b6c920_0 .net "data_register_d_in", 31 0, v0x124b5c7e0_0;  alias, 1 drivers
v0x124b6c9e0_0 .net "data_register_d_out", 31 0, L_0x124bf8250;  alias, 1 drivers
v0x124b6ca70_0 .net "data_register_rs1", 31 0, L_0x124bf7db0;  alias, 1 drivers
v0x124b6cb00_0 .net "data_register_rs2", 31 0, L_0x124bf7fe0;  alias, 1 drivers
v0x124b6cbb0_0 .var/i "i", 31 0;
v0x124b6cc50_0 .net "register_d", 4 0, v0x124b5c4e0_0;  alias, 1 drivers
v0x124b6cdf0_0 .net "register_rs1", 4 0, L_0x124beaf40;  alias, 1 drivers
v0x124b6ce90_0 .net "register_rs2", 4 0, L_0x124beafe0;  alias, 1 drivers
v0x124b6cfb0_0 .net "reset", 0 0, v0x124b74410_0;  alias, 1 drivers
v0x124b6d040_0 .net "write_register_d", 0 0, v0x124b5c190_0;  alias, 1 drivers
L_0x124bf7bf0 .array/port v0x124b6c880, L_0x124bf7c90;
L_0x124bf7c90 .concat [ 5 2 0 0], L_0x124beaf40, L_0x118044618;
L_0x124bf7e60 .array/port v0x124b6c880, L_0x124bf7f00;
L_0x124bf7f00 .concat [ 5 2 0 0], L_0x124beafe0, L_0x118044660;
L_0x124bf8090 .array/port v0x124b6c880, L_0x124bf8130;
L_0x124bf8130 .concat [ 5 2 0 0], v0x124b5c4e0_0, L_0x1180446a8;
S_0x1351220f0 .scope module, "vm_tb" "vm_tb" 29 27;
 .timescale -9 -12;
v0x124baf970_0 .var "clk", 0 0;
v0x124bafa00_0 .var/i "cycle", 31 0;
v0x124bafa90_0 .var/i "i", 31 0;
v0x124bafb20_0 .var "reset", 0 0;
v0x124bafbb0_0 .var "saw_dtlb_miss", 0 0;
v0x124bafc80_0 .var "saw_iret", 0 0;
v0x124bafd10_0 .var "saw_itlb_miss", 0 0;
v0x124bafdb0_0 .var "saw_store_base", 0 0;
v0x124bafe50_0 .var "saw_store_miss", 0 0;
v0x124baff60_0 .var "saw_tlbwrite", 0 0;
v0x124bafff0_0 .var "saw_vm_enable", 0 0;
S_0x124b744a0 .scope module, "uut" "cpu" 29 40, 4 3 0, S_0x1351220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x124bf83a0 .functor NOT 1, L_0x124bf8300, C4<0>, C4<0>, C4<0>;
L_0x124bf8450 .functor BUFZ 1, L_0x113e0b9a0, C4<0>, C4<0>, C4<0>;
L_0x124bf8580 .functor OR 1, v0x124b86630_0, L_0x113e0c430, C4<0>, C4<0>;
L_0x1180447c8 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x124bf9500 .functor AND 32, L_0x124bf93e0, L_0x1180447c8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x124bfca40 .functor OR 1, L_0x124bf9cc0, v0x124b86630_0, C4<0>, C4<0>;
L_0x124bfcab0 .functor OR 1, L_0x124bfca40, L_0x124bf8450, C4<0>, C4<0>;
L_0x113e0c060 .functor OR 1, L_0x124bfb320, L_0x113e04eb0, C4<0>, C4<0>;
L_0x113e0c0d0 .functor OR 1, L_0x113e0c060, L_0x124bff240, C4<0>, C4<0>;
L_0x113e0c200 .functor OR 1, L_0x113e0c0d0, L_0x124bff370, C4<0>, C4<0>;
L_0x113e0c340 .functor OR 1, L_0x113e0c200, L_0x124bfb0a0, C4<0>, C4<0>;
L_0x113e0c430 .functor BUFZ 1, L_0x113e0c340, C4<0>, C4<0>, C4<0>;
L_0x113e0c580 .functor OR 1, v0x124b86630_0, L_0x113e0b9a0, C4<0>, C4<0>;
L_0x113e0c670 .functor OR 1, L_0x113e0c200, L_0x124bfb0a0, C4<0>, C4<0>;
L_0x113e0c7d0 .functor NOT 1, L_0x113e0c670, C4<0>, C4<0>, C4<0>;
L_0x113e0c840 .functor AND 1, L_0x113e0c580, L_0x113e0c7d0, C4<1>, C4<1>;
v0x124ba8770_0 .net *"_ivl_1", 0 0, L_0x124bf8300;  1 drivers
L_0x1180446f0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x124ba8810_0 .net/2u *"_ivl_10", 6 0, L_0x1180446f0;  1 drivers
v0x124ba88b0_0 .net *"_ivl_102", 31 0, L_0x113e0c930;  1 drivers
v0x124ba8940_0 .net *"_ivl_104", 31 0, L_0x113e0cb40;  1 drivers
v0x124ba89e0_0 .net *"_ivl_108", 31 0, L_0x113e0c9d0;  1 drivers
v0x124ba8ad0_0 .net *"_ivl_110", 31 0, L_0x113e0ce80;  1 drivers
L_0x118045668 .functor BUFT 1, C4<00000000000000000010000000000000>, C4<0>, C4<0>, C4<0>;
v0x124ba8b80_0 .net/2u *"_ivl_114", 31 0, L_0x118045668;  1 drivers
L_0x1180456b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x124ba8c30_0 .net/2u *"_ivl_120", 1 0, L_0x1180456b0;  1 drivers
v0x124ba8ce0_0 .net *"_ivl_122", 0 0, L_0x113e0d270;  1 drivers
L_0x1180456f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x124ba8df0_0 .net/2u *"_ivl_124", 1 0, L_0x1180456f8;  1 drivers
v0x124ba8e90_0 .net *"_ivl_126", 0 0, L_0x113e0d0d0;  1 drivers
v0x124ba8f30_0 .net *"_ivl_128", 31 0, L_0x113e0d440;  1 drivers
L_0x118045740 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x124ba8fe0_0 .net/2u *"_ivl_132", 1 0, L_0x118045740;  1 drivers
v0x124ba9090_0 .net *"_ivl_134", 0 0, L_0x113e0d620;  1 drivers
L_0x118045788 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x124ba9130_0 .net/2u *"_ivl_136", 1 0, L_0x118045788;  1 drivers
v0x124ba91e0_0 .net *"_ivl_138", 0 0, L_0x113e0d4e0;  1 drivers
v0x124ba9280_0 .net *"_ivl_140", 31 0, L_0x113e0d850;  1 drivers
v0x124ba9410_0 .net *"_ivl_15", 6 0, L_0x124bf8830;  1 drivers
L_0x118044738 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x124ba94a0_0 .net/2u *"_ivl_16", 6 0, L_0x118044738;  1 drivers
v0x124ba9550_0 .net *"_ivl_21", 0 0, L_0x124bf89f0;  1 drivers
v0x124ba9600_0 .net *"_ivl_22", 10 0, L_0x124bf8a90;  1 drivers
v0x124ba96b0_0 .net *"_ivl_25", 0 0, L_0x124bf8d50;  1 drivers
v0x124ba9760_0 .net *"_ivl_27", 7 0, L_0x124bf8df0;  1 drivers
v0x124ba9810_0 .net *"_ivl_29", 0 0, L_0x124bf8f90;  1 drivers
v0x124ba98c0_0 .net *"_ivl_31", 9 0, L_0x124bf9030;  1 drivers
L_0x118044780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x124ba9970_0 .net/2u *"_ivl_32", 0 0, L_0x118044780;  1 drivers
v0x124ba9a20_0 .net *"_ivl_38", 31 0, L_0x124bf93e0;  1 drivers
v0x124ba9ad0_0 .net/2u *"_ivl_40", 31 0, L_0x1180447c8;  1 drivers
v0x124ba9b80_0 .net *"_ivl_44", 31 0, L_0x124bf9570;  1 drivers
v0x124ba9c30_0 .net *"_ivl_48", 0 0, L_0x124bfca40;  1 drivers
v0x124ba9ce0_0 .net *"_ivl_53", 2 0, L_0x124bfde00;  1 drivers
L_0x118044b70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x124ba9d90_0 .net/2u *"_ivl_54", 2 0, L_0x118044b70;  1 drivers
v0x124ba9e40_0 .net *"_ivl_56", 0 0, L_0x124bfdf30;  1 drivers
v0x124ba9320_0 .net *"_ivl_59", 2 0, L_0x124bfdfd0;  1 drivers
L_0x118044bb8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x124baa0d0_0 .net/2u *"_ivl_60", 2 0, L_0x118044bb8;  1 drivers
v0x124baa160_0 .net *"_ivl_62", 0 0, L_0x124bfe210;  1 drivers
v0x124baa1f0_0 .net *"_ivl_65", 2 0, L_0x124bfe2b0;  1 drivers
L_0x118044c00 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x124baa290_0 .net/2u *"_ivl_66", 2 0, L_0x118044c00;  1 drivers
v0x124baa340_0 .net *"_ivl_68", 0 0, L_0x124bfe170;  1 drivers
v0x124baa3e0_0 .net *"_ivl_71", 2 0, L_0x124bfe400;  1 drivers
L_0x118044c48 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x124baa490_0 .net/2u *"_ivl_72", 2 0, L_0x118044c48;  1 drivers
v0x124baa540_0 .net *"_ivl_74", 0 0, L_0x124bfe350;  1 drivers
v0x124baa5e0_0 .net *"_ivl_76", 31 0, L_0x124bfe5e0;  1 drivers
v0x124baa690_0 .net *"_ivl_78", 31 0, L_0x124bfe750;  1 drivers
v0x124baa740_0 .net *"_ivl_80", 31 0, L_0x124bfe830;  1 drivers
v0x124baa7f0_0 .net *"_ivl_84", 0 0, L_0x113e0c060;  1 drivers
v0x124baa8a0_0 .net *"_ivl_86", 0 0, L_0x113e0c0d0;  1 drivers
v0x124baa950_0 .net *"_ivl_9", 6 0, L_0x124bf8630;  1 drivers
v0x124baaa00_0 .net *"_ivl_94", 0 0, L_0x113e0c580;  1 drivers
v0x124baaab0_0 .net *"_ivl_96", 0 0, L_0x113e0c670;  1 drivers
v0x124baab60_0 .net *"_ivl_98", 0 0, L_0x113e0c7d0;  1 drivers
v0x124baac10_0 .net "alu_op1_real", 31 0, L_0x113e0d310;  1 drivers
v0x124baacf0_0 .net "alu_op2_real", 31 0, L_0x113e0da50;  1 drivers
v0x124baad80_0 .net "alu_operation", 0 0, v0x124b7ae80_0;  1 drivers
v0x124baae50_0 .net "alu_output", 31 0, v0x124b76b80_0;  1 drivers
v0x124baaee0_0 .net "alu_type", 3 0, v0x124b7af20_0;  1 drivers
v0x124baaf70_0 .net "alu_use_imm", 0 0, v0x124b7afe0_0;  1 drivers
v0x124bab000_0 .net "branch", 0 0, v0x124b7b0b0_0;  1 drivers
v0x124bab090_0 .net "branch_type_operation", 3 0, v0x124b7b160_0;  1 drivers
v0x124bab120_0 .net "bubble_stall", 0 0, L_0x124bf8580;  1 drivers
v0x124bab1b0_0 .net "clk", 0 0, v0x124baf970_0;  1 drivers
v0x124b84a20_0 .net "data_register_d", 31 0, L_0x113e0e150;  1 drivers
v0x124bab440_0 .net "data_register_rs1", 31 0, L_0x113e0dcb0;  1 drivers
v0x124bab510_0 .net "data_register_rs2", 31 0, L_0x113e0dee0;  1 drivers
v0x124bab5e0_0 .net "ex_alu_type", 3 0, v0x124b79190_0;  1 drivers
v0x124ba9f10_0 .net "ex_alu_use_imm", 0 0, v0x124b79250_0;  1 drivers
v0x124ba9fe0_0 .net "ex_branch", 0 0, v0x124b792e0_0;  1 drivers
v0x124bab670_0 .net "ex_branch_type", 3 0, v0x124b79370_0;  1 drivers
v0x124bab700_0 .net "ex_data_rs1", 31 0, v0x124b79400_0;  1 drivers
v0x124bab790_0 .net "ex_data_rs2", 31 0, v0x124b79490_0;  1 drivers
v0x124bab820_0 .net "ex_imm_i_type", 31 0, v0x124b78a30_0;  1 drivers
v0x124bab8f0_0 .net "ex_imm_s_type", 31 0, v0x124b79720_0;  1 drivers
v0x124bab9c0_0 .net "ex_iret", 0 0, v0x124b797b0_0;  1 drivers
v0x124baba90_0 .net "ex_jump", 0 0, v0x124b79840_0;  1 drivers
v0x124babb20_0 .net "ex_load_mem", 0 0, v0x124b79980_0;  1 drivers
v0x124babc30_0 .net "ex_load_unsigned", 0 0, v0x124b798d0_0;  1 drivers
v0x124babcc0_0 .net "ex_mem_forward_val", 31 0, L_0x113e0cf20;  1 drivers
v0x124babd50_0 .net "ex_mem_size", 1 0, v0x124b79a50_0;  1 drivers
v0x124babde0_0 .net "ex_mov_rm", 0 0, v0x124b79ae0_0;  1 drivers
v0x124babe70_0 .net "ex_panic", 0 0, v0x124b79b90_0;  1 drivers
v0x124babf00_0 .net "ex_pc", 31 0, v0x124b79c20_0;  1 drivers
v0x124babfd0_0 .net "ex_reg_d", 4 0, v0x124b79cd0_0;  1 drivers
v0x124bac060_0 .net "ex_reg_rs1", 4 0, v0x124b79d80_0;  1 drivers
v0x124bac130_0 .net "ex_reg_rs2", 4 0, v0x124b79e10_0;  1 drivers
v0x124bac200_0 .net "ex_rm_value", 31 0, v0x124b79eb0_0;  1 drivers
v0x124bac2d0_0 .net "ex_store_mem", 0 0, v0x124b79f70_0;  1 drivers
v0x124bac360_0 .net "ex_tlbwrite", 0 0, v0x124b7a040_0;  1 drivers
v0x124bac430_0 .net "ex_write_reg", 0 0, v0x124b7a0d0_0;  1 drivers
v0x124bac4c0_0 .net "exception_addr", 31 0, L_0x113e0cc80;  1 drivers
v0x124bac550_0 .net "exception_pc", 31 0, L_0x113e0cbe0;  1 drivers
v0x124bac5e0_0 .net "exception_target", 31 0, L_0x113e0d030;  1 drivers
v0x124bac6b0_0 .net "flush_pipe", 0 0, L_0x113e0c430;  1 drivers
v0x124bac780_0 .net "forwardA", 1 0, v0x124b86dc0_0;  1 drivers
v0x124bac810_0 .net "forwardB", 1 0, v0x124b86e70_0;  1 drivers
v0x124bac8a0_0 .net "hazard_stall_req", 0 0, v0x124b86630_0;  1 drivers
v0x124bac930_0 .net "hold_stall", 0 0, L_0x124bf8450;  1 drivers
v0x124bac9c0_0 .net "if_stall_req", 0 0, L_0x124bf9cc0;  1 drivers
v0x124baca50_0 .net "if_tlb_fault_addr", 31 0, L_0x124bfb3d0;  1 drivers
v0x124bacae0_0 .net "if_tlb_miss", 0 0, L_0x124bfb320;  1 drivers
v0x124bacb90_0 .net "imm_i_type", 31 0, L_0x124bfd670;  1 drivers
v0x124bacc20_0 .net "imm_j_type", 31 0, L_0x124bf90d0;  1 drivers
v0x124baccb0_0 .net "imm_s_type", 31 0, L_0x124bfdd20;  1 drivers
v0x124bacd40_0 .net "instruction", 31 0, L_0x124bfc010;  1 drivers
v0x124bacdd0_0 .net "instruction_pipeline", 31 0, v0x124b7e5d0_0;  1 drivers
v0x124bace60_0 .net "iret", 0 0, v0x124b7b350_0;  1 drivers
v0x124bacef0_0 .net "is_jal", 0 0, L_0x124bf8750;  1 drivers
v0x124bacf80_0 .net "is_jalr", 0 0, L_0x124bf88d0;  1 drivers
v0x124bad020_0 .net "itlb_write_en", 0 0, L_0x113e05110;  1 drivers
v0x124bad0b0_0 .net "itlb_write_pa", 31 0, L_0x113e052d0;  1 drivers
v0x124bad150_0 .net "itlb_write_va", 31 0, L_0x113e05260;  1 drivers
v0x124bad1f0_0 .net "jal_target", 31 0, L_0x124bf9270;  1 drivers
v0x124bad2a0_0 .net "jalr_target", 31 0, L_0x124bf9500;  1 drivers
v0x124bad350_0 .net "jump", 0 0, v0x124b7b400_0;  1 drivers
v0x124bad3e0_0 .net "jump_target", 31 0, L_0x124bf9710;  1 drivers
v0x124bad4c0_0 .net "load_unsigned", 0 0, v0x124b7b530_0;  1 drivers
v0x124bad550_0 .net "m_alu_output", 31 0, v0x124b74cf0_0;  1 drivers
v0x124bad670_0 .net "m_iret", 0 0, v0x124b74fd0_0;  1 drivers
v0x124bad700_0 .net "m_load_mem", 0 0, v0x124b75110_0;  1 drivers
v0x124bad7d0_0 .net "m_load_unsigned", 0 0, v0x124b75530_0;  1 drivers
v0x124bad8a0_0 .net "m_mem_size", 1 0, v0x124b75680_0;  1 drivers
v0x124bad970_0 .net "m_mov_rm", 0 0, v0x124b758c0_0;  1 drivers
v0x124bada80_0 .net "m_pc", 31 0, v0x124b759e0_0;  1 drivers
v0x124badb10_0 .net "m_register_d", 4 0, v0x124b75b40_0;  1 drivers
v0x124badc20_0 .net "m_rm_value", 31 0, v0x124b75d40_0;  1 drivers
v0x124badcb0_0 .net "m_store_data", 31 0, v0x124b75f40_0;  1 drivers
v0x124badd40_0 .net "m_store_mem", 0 0, v0x124b752c0_0;  1 drivers
v0x124bade10_0 .net "m_tlbwrite", 0 0, v0x124b76090_0;  1 drivers
v0x124badee0_0 .net "m_write_reg", 0 0, v0x124b753f0_0;  1 drivers
v0x124badff0_0 .net "mem_iret_priv_fault", 0 0, L_0x124bff370;  1 drivers
v0x124bae080_0 .net "mem_iret_taken", 0 0, L_0x124bfb0a0;  1 drivers
v0x124bae110_0 .net "mem_kill_wb", 0 0, L_0x113e0bf30;  1 drivers
v0x124bae1a0_0 .net "mem_rd_pass_through", 4 0, L_0x113e0a2e0;  1 drivers
v0x124bae270_0 .net "mem_read_word", 0 0, v0x124b7b5c0_0;  1 drivers
v0x124bae300_0 .net "mem_size", 1 0, v0x124b7b650_0;  1 drivers
v0x124bae390_0 .net "mem_stall_req", 0 0, L_0x113e0b9a0;  1 drivers
v0x124bae420_0 .net "mem_tlb_fault_addr", 31 0, L_0x113e04fa0;  1 drivers
v0x124bae4b0_0 .net "mem_tlb_fault_pc", 31 0, L_0x113e050a0;  1 drivers
v0x124bae540_0 .net "mem_tlb_miss", 0 0, L_0x113e04eb0;  1 drivers
v0x124bae5d0_0 .net "mem_tlbwrite_priv_fault", 0 0, L_0x124bff240;  1 drivers
v0x124bae660_0 .net "mem_write_word", 0 0, v0x124b7b8f0_0;  1 drivers
v0x124bae6f0_0 .net "mov_rm", 0 0, v0x124b7b700_0;  1 drivers
o0x12806b390 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
v0x124bae780_0 .net "offset", 12 0, o0x12806b390;  0 drivers
v0x124bae810_0 .net "panic", 0 0, v0x124b7b840_0;  1 drivers
v0x124bae8a0_0 .net "pc_pipeline", 31 0, v0x124b7e770_0;  1 drivers
v0x124bae970_0 .net "program_counter", 31 0, L_0x124bfc7d0;  1 drivers
v0x124baea40_0 .net "redirect_exception", 0 0, L_0x113e0c340;  1 drivers
v0x124baeb10_0 .net "reg_d", 4 0, L_0x124bfcc00;  1 drivers
v0x124baeba0_0 .net "reg_rs1", 4 0, L_0x124bfcdc0;  1 drivers
v0x124baec30_0 .net "reg_rs2", 4 0, L_0x124bfce60;  1 drivers
v0x124baecc0_0 .net "reset", 0 0, v0x124bafb20_0;  1 drivers
v0x124b859d0_0 .var "rm0", 31 0;
v0x124baef50_0 .var "rm1", 31 0;
v0x124baefe0_0 .var "rm2", 31 0;
v0x124baf070_0 .var "rm3", 31 0;
v0x124baf100_0 .var "rm4", 31 0;
v0x124baf190_0 .net "rm_read_value", 31 0, L_0x124bfe9b0;  1 drivers
v0x124baf230_0 .net "stall_for_fetch_stage", 0 0, L_0x113e0c840;  1 drivers
v0x124baf2e0_0 .net "tlbwrite", 0 0, v0x124b7b9a0_0;  1 drivers
v0x124baf370_0 .net "vm_enable", 0 0, L_0x124bf83a0;  1 drivers
v0x124baf440_0 .net "vm_exception", 0 0, L_0x113e0c200;  1 drivers
v0x124baf4d0_0 .net "wb_data_in", 31 0, L_0x113e0bbf0;  1 drivers
v0x124baf5a0_0 .net "wb_data_out", 31 0, v0x124b87dd0_0;  1 drivers
v0x124baf670_0 .net "wb_mov_rm", 0 0, v0x124b879b0_0;  1 drivers
v0x124baf740_0 .net "wb_register_d", 4 0, v0x124b87ad0_0;  1 drivers
v0x124baf850_0 .net "wb_write_reg", 0 0, v0x124b87780_0;  1 drivers
v0x124baf8e0_0 .net "write_reg", 0 0, v0x124b7bb50_0;  1 drivers
L_0x124bf8300 .part v0x124baf100_0, 0, 1;
L_0x124bf8630 .part v0x124b7e5d0_0, 0, 7;
L_0x124bf8750 .cmp/eq 7, L_0x124bf8630, L_0x1180446f0;
L_0x124bf8830 .part v0x124b7e5d0_0, 0, 7;
L_0x124bf88d0 .cmp/eq 7, L_0x124bf8830, L_0x118044738;
L_0x124bf89f0 .part v0x124b7e5d0_0, 31, 1;
LS_0x124bf8a90_0_0 .concat [ 1 1 1 1], L_0x124bf89f0, L_0x124bf89f0, L_0x124bf89f0, L_0x124bf89f0;
LS_0x124bf8a90_0_4 .concat [ 1 1 1 1], L_0x124bf89f0, L_0x124bf89f0, L_0x124bf89f0, L_0x124bf89f0;
LS_0x124bf8a90_0_8 .concat [ 1 1 1 0], L_0x124bf89f0, L_0x124bf89f0, L_0x124bf89f0;
L_0x124bf8a90 .concat [ 4 4 3 0], LS_0x124bf8a90_0_0, LS_0x124bf8a90_0_4, LS_0x124bf8a90_0_8;
L_0x124bf8d50 .part v0x124b7e5d0_0, 31, 1;
L_0x124bf8df0 .part v0x124b7e5d0_0, 12, 8;
L_0x124bf8f90 .part v0x124b7e5d0_0, 20, 1;
L_0x124bf9030 .part v0x124b7e5d0_0, 21, 10;
LS_0x124bf90d0_0_0 .concat [ 1 10 1 8], L_0x118044780, L_0x124bf9030, L_0x124bf8f90, L_0x124bf8df0;
LS_0x124bf90d0_0_4 .concat [ 1 11 0 0], L_0x124bf8d50, L_0x124bf8a90;
L_0x124bf90d0 .concat [ 20 12 0 0], LS_0x124bf90d0_0_0, LS_0x124bf90d0_0_4;
L_0x124bf9270 .arith/sum 32, v0x124b7e770_0, L_0x124bf90d0;
L_0x124bf93e0 .arith/sum 32, L_0x113e0dcb0, L_0x124bfd670;
L_0x124bf9570 .functor MUXZ 32, L_0x113e0dcb0, L_0x124bf9500, L_0x124bf88d0, C4<>;
L_0x124bf9710 .functor MUXZ 32, L_0x124bf9570, L_0x124bf9270, L_0x124bf8750, C4<>;
L_0x124bfde00 .part L_0x124bfcdc0, 0, 3;
L_0x124bfdf30 .cmp/eq 3, L_0x124bfde00, L_0x118044b70;
L_0x124bfdfd0 .part L_0x124bfcdc0, 0, 3;
L_0x124bfe210 .cmp/eq 3, L_0x124bfdfd0, L_0x118044bb8;
L_0x124bfe2b0 .part L_0x124bfcdc0, 0, 3;
L_0x124bfe170 .cmp/eq 3, L_0x124bfe2b0, L_0x118044c00;
L_0x124bfe400 .part L_0x124bfcdc0, 0, 3;
L_0x124bfe350 .cmp/eq 3, L_0x124bfe400, L_0x118044c48;
L_0x124bfe5e0 .functor MUXZ 32, v0x124baf100_0, v0x124baf070_0, L_0x124bfe350, C4<>;
L_0x124bfe750 .functor MUXZ 32, L_0x124bfe5e0, v0x124baefe0_0, L_0x124bfe170, C4<>;
L_0x124bfe830 .functor MUXZ 32, L_0x124bfe750, v0x124baef50_0, L_0x124bfe210, C4<>;
L_0x124bfe9b0 .functor MUXZ 32, L_0x124bfe830, v0x124b859d0_0, L_0x124bfdf30, C4<>;
L_0x113e0c930 .functor MUXZ 32, L_0x124bfc7d0, v0x124b759e0_0, L_0x124bff370, C4<>;
L_0x113e0cb40 .functor MUXZ 32, L_0x113e0c930, v0x124b759e0_0, L_0x124bff240, C4<>;
L_0x113e0cbe0 .functor MUXZ 32, L_0x113e0cb40, L_0x113e050a0, L_0x113e04eb0, C4<>;
L_0x113e0c9d0 .functor MUXZ 32, L_0x124bfb3d0, v0x124b74cf0_0, L_0x124bff370, C4<>;
L_0x113e0ce80 .functor MUXZ 32, L_0x113e0c9d0, v0x124b74cf0_0, L_0x124bff240, C4<>;
L_0x113e0cc80 .functor MUXZ 32, L_0x113e0ce80, L_0x113e04fa0, L_0x113e04eb0, C4<>;
L_0x113e0d030 .functor MUXZ 32, v0x124b859d0_0, L_0x118045668, L_0x113e0c200, C4<>;
L_0x113e0cf20 .functor MUXZ 32, v0x124b74cf0_0, v0x124b75d40_0, v0x124b758c0_0, C4<>;
L_0x113e0d270 .cmp/eq 2, v0x124b86dc0_0, L_0x1180456b0;
L_0x113e0d0d0 .cmp/eq 2, v0x124b86dc0_0, L_0x1180456f8;
L_0x113e0d440 .functor MUXZ 32, v0x124b79400_0, v0x124b87dd0_0, L_0x113e0d0d0, C4<>;
L_0x113e0d310 .functor MUXZ 32, L_0x113e0d440, L_0x113e0cf20, L_0x113e0d270, C4<>;
L_0x113e0d620 .cmp/eq 2, v0x124b86e70_0, L_0x118045740;
L_0x113e0d4e0 .cmp/eq 2, v0x124b86e70_0, L_0x118045788;
L_0x113e0d850 .functor MUXZ 32, v0x124b79490_0, v0x124b87dd0_0, L_0x113e0d4e0, C4<>;
L_0x113e0da50 .functor MUXZ 32, L_0x113e0d850, L_0x113e0cf20, L_0x113e0d620, C4<>;
S_0x124b74660 .scope module, "alu_register" "alu_register" 4 280, 5 1 0, S_0x124b744a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "is_write_in";
    .port_info 3 /INPUT 1 "is_load_in";
    .port_info 4 /INPUT 1 "is_store_in";
    .port_info 5 /INPUT 2 "mem_size_in";
    .port_info 6 /INPUT 1 "load_unsigned_in";
    .port_info 7 /INPUT 32 "store_data_in";
    .port_info 8 /INPUT 32 "pc_in";
    .port_info 9 /INPUT 1 "mov_rm_in";
    .port_info 10 /INPUT 1 "tlbwrite_in";
    .port_info 11 /INPUT 1 "iret_in";
    .port_info 12 /INPUT 32 "rm_value_in";
    .port_info 13 /INPUT 32 "alu_result_in";
    .port_info 14 /INPUT 5 "register_d_in";
    .port_info 15 /INPUT 1 "flush";
    .port_info 16 /INPUT 1 "stall_hold";
    .port_info 17 /OUTPUT 1 "is_write_out";
    .port_info 18 /OUTPUT 1 "is_load_out";
    .port_info 19 /OUTPUT 1 "is_store_out";
    .port_info 20 /OUTPUT 2 "mem_size_out";
    .port_info 21 /OUTPUT 1 "load_unsigned_out";
    .port_info 22 /OUTPUT 32 "alu_result_out";
    .port_info 23 /OUTPUT 5 "register_d_out";
    .port_info 24 /OUTPUT 32 "store_data_out";
    .port_info 25 /OUTPUT 32 "pc_out";
    .port_info 26 /OUTPUT 1 "mov_rm_out";
    .port_info 27 /OUTPUT 1 "tlbwrite_out";
    .port_info 28 /OUTPUT 1 "iret_out";
    .port_info 29 /OUTPUT 32 "rm_value_out";
v0x124b74c30_0 .net "alu_result_in", 31 0, v0x124b76b80_0;  alias, 1 drivers
v0x124b74cf0_0 .var "alu_result_out", 31 0;
v0x124b74da0_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b74e50_0 .net "flush", 0 0, L_0x113e0c430;  alias, 1 drivers
v0x124b74ef0_0 .net "iret_in", 0 0, v0x124b797b0_0;  alias, 1 drivers
v0x124b74fd0_0 .var "iret_out", 0 0;
v0x124b75070_0 .net "is_load_in", 0 0, v0x124b79980_0;  alias, 1 drivers
v0x124b75110_0 .var "is_load_out", 0 0;
v0x124b751b0_0 .net "is_store_in", 0 0, v0x124b79f70_0;  alias, 1 drivers
v0x124b752c0_0 .var "is_store_out", 0 0;
v0x124b75350_0 .net "is_write_in", 0 0, v0x124b7a0d0_0;  alias, 1 drivers
v0x124b753f0_0 .var "is_write_out", 0 0;
v0x124b75490_0 .net "load_unsigned_in", 0 0, v0x124b798d0_0;  alias, 1 drivers
v0x124b75530_0 .var "load_unsigned_out", 0 0;
v0x124b755d0_0 .net "mem_size_in", 1 0, v0x124b79a50_0;  alias, 1 drivers
v0x124b75680_0 .var "mem_size_out", 1 0;
v0x124b75730_0 .net "mov_rm_in", 0 0, v0x124b79ae0_0;  alias, 1 drivers
v0x124b758c0_0 .var "mov_rm_out", 0 0;
v0x124b75950_0 .net "pc_in", 31 0, v0x124b79c20_0;  alias, 1 drivers
v0x124b759e0_0 .var "pc_out", 31 0;
v0x124b75a90_0 .net "register_d_in", 4 0, v0x124b79cd0_0;  alias, 1 drivers
v0x124b75b40_0 .var "register_d_out", 4 0;
v0x124b75bf0_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
v0x124b75c90_0 .net "rm_value_in", 31 0, v0x124b79eb0_0;  alias, 1 drivers
v0x124b75d40_0 .var "rm_value_out", 31 0;
v0x124b75df0_0 .net "stall_hold", 0 0, L_0x113e0b9a0;  alias, 1 drivers
v0x124b75e90_0 .net "store_data_in", 31 0, L_0x113e0da50;  alias, 1 drivers
v0x124b75f40_0 .var "store_data_out", 31 0;
v0x124b75ff0_0 .net "tlbwrite_in", 0 0, v0x124b7a040_0;  alias, 1 drivers
v0x124b76090_0 .var "tlbwrite_out", 0 0;
E_0x124b74be0 .event posedge, v0x124b75bf0_0, v0x124b74da0_0;
S_0x124b76400 .scope module, "alu_stage" "alu_stage" 4 265, 6 1 0, S_0x124b744a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_op1";
    .port_info 3 /INPUT 32 "alu_op2";
    .port_info 4 /INPUT 4 "alu_operation";
    .port_info 5 /INPUT 1 "alu_use_imm";
    .port_info 6 /INPUT 1 "is_write_in";
    .port_info 7 /INPUT 1 "is_store_in";
    .port_info 8 /INPUT 1 "is_load_in";
    .port_info 9 /INPUT 1 "is_branch";
    .port_info 10 /INPUT 32 "imm_i_type";
    .port_info 11 /INPUT 32 "imm_s_type";
    .port_info 12 /OUTPUT 32 "alu_result";
P_0x124b74820 .param/l "CMD_ADD" 1 6 17, C4<0001>;
L_0x124bfee30 .functor OR 1, v0x124b79980_0, v0x124b79f70_0, C4<0>, C4<0>;
v0x124b76c90_0 .net *"_ivl_0", 31 0, L_0x124bfead0;  1 drivers
v0x124b76d50_0 .net *"_ivl_2", 31 0, L_0x124bfeb70;  1 drivers
v0x124b76df0_0 .net *"_ivl_7", 0 0, L_0x124bfee30;  1 drivers
L_0x118044c90 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x124b76ea0_0 .net/2u *"_ivl_8", 3 0, L_0x118044c90;  1 drivers
v0x124b76f40_0 .net "alu_op1", 31 0, L_0x113e0d310;  alias, 1 drivers
v0x124b77020_0 .net "alu_op2", 31 0, L_0x113e0da50;  alias, 1 drivers
v0x124b770d0_0 .net "alu_operation", 3 0, v0x124b79190_0;  alias, 1 drivers
v0x124b77170_0 .net "alu_result", 31 0, v0x124b76b80_0;  alias, 1 drivers
v0x124b77250_0 .net "alu_src_b", 31 0, L_0x124bfec90;  1 drivers
v0x124b77380_0 .net "alu_use_imm", 0 0, v0x124b79250_0;  alias, 1 drivers
v0x124b77410_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b774a0_0 .net "effective_alu_op", 3 0, L_0x124bfeea0;  1 drivers
v0x124b77530_0 .net "imm_i_type", 31 0, v0x124b78a30_0;  alias, 1 drivers
v0x124b775c0_0 .net "imm_s_type", 31 0, v0x124b79720_0;  alias, 1 drivers
v0x124b77670_0 .net "is_branch", 0 0, v0x124b792e0_0;  alias, 1 drivers
v0x124b77710_0 .net "is_load_in", 0 0, v0x124b79980_0;  alias, 1 drivers
v0x124b777c0_0 .net "is_store_in", 0 0, v0x124b79f70_0;  alias, 1 drivers
v0x124b77970_0 .net "is_write_in", 0 0, v0x124b7a0d0_0;  alias, 1 drivers
v0x124b77a00_0 .net "rst", 0 0, v0x124bafb20_0;  alias, 1 drivers
L_0x124bfead0 .functor MUXZ 32, L_0x113e0da50, v0x124b78a30_0, v0x124b79250_0, C4<>;
L_0x124bfeb70 .functor MUXZ 32, L_0x124bfead0, v0x124b79720_0, v0x124b79f70_0, C4<>;
L_0x124bfec90 .functor MUXZ 32, L_0x124bfeb70, v0x124b78a30_0, v0x124b79980_0, C4<>;
L_0x124bfeea0 .functor MUXZ 4, v0x124b79190_0, L_0x118044c90, L_0x124bfee30, C4<>;
S_0x124b766b0 .scope module, "alu" "alu_module" 6 35, 7 4 0, S_0x124b76400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_a";
    .port_info 1 /INPUT 32 "reg_b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result_value";
v0x124b76950_0 .net "alu_ctrl", 3 0, L_0x124bfeea0;  alias, 1 drivers
v0x124b76a10_0 .net "reg_a", 31 0, L_0x113e0d310;  alias, 1 drivers
v0x124b76ac0_0 .net "reg_b", 31 0, L_0x124bfec90;  alias, 1 drivers
v0x124b76b80_0 .var "result_value", 31 0;
E_0x124b768f0 .event anyedge, v0x124b76950_0, v0x124b76a10_0, v0x124b76ac0_0;
S_0x124b77b50 .scope module, "decoder_register" "id_register" 4 185, 8 1 0, S_0x124b744a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in_data_register_rs1";
    .port_info 3 /INPUT 32 "in_data_register_rs2";
    .port_info 4 /INPUT 32 "in_data_register_d";
    .port_info 5 /INPUT 5 "in_reg_d";
    .port_info 6 /INPUT 4 "in_alu_operation_type";
    .port_info 7 /INPUT 1 "in_alu_use_imm";
    .port_info 8 /INPUT 1 "in_write_register";
    .port_info 9 /INPUT 1 "in_load_word_memory";
    .port_info 10 /INPUT 1 "in_store_word_memory";
    .port_info 11 /INPUT 2 "in_mem_size";
    .port_info 12 /INPUT 1 "in_load_unsigned";
    .port_info 13 /INPUT 1 "in_branch";
    .port_info 14 /INPUT 4 "in_branch_operation_type";
    .port_info 15 /INPUT 1 "in_jump";
    .port_info 16 /INPUT 1 "in_panic";
    .port_info 17 /INPUT 5 "in_reg_rs1";
    .port_info 18 /INPUT 5 "in_reg_rs2";
    .port_info 19 /INPUT 32 "in_imm_i_type";
    .port_info 20 /INPUT 32 "in_imm_s_type";
    .port_info 21 /INPUT 32 "in_pc";
    .port_info 22 /INPUT 1 "in_mov_rm";
    .port_info 23 /INPUT 1 "in_tlbwrite";
    .port_info 24 /INPUT 1 "in_iret";
    .port_info 25 /INPUT 32 "in_rm_value";
    .port_info 26 /INPUT 1 "in_stall_hold";
    .port_info 27 /INPUT 1 "in_stall_bubble";
    .port_info 28 /OUTPUT 32 "out_data_register_rs1";
    .port_info 29 /OUTPUT 32 "out_data_register_rs2";
    .port_info 30 /OUTPUT 5 "out_reg_rd";
    .port_info 31 /OUTPUT 4 "out_alu_operation_type";
    .port_info 32 /OUTPUT 1 "out_alu_use_imm";
    .port_info 33 /OUTPUT 1 "out_write_register";
    .port_info 34 /OUTPUT 1 "out_load_word_memory";
    .port_info 35 /OUTPUT 1 "out_store_word_memory";
    .port_info 36 /OUTPUT 2 "out_mem_size";
    .port_info 37 /OUTPUT 1 "out_load_unsigned";
    .port_info 38 /OUTPUT 1 "out_branch";
    .port_info 39 /OUTPUT 4 "out_branch_operation_type";
    .port_info 40 /OUTPUT 1 "out_jump";
    .port_info 41 /OUTPUT 1 "out_panic";
    .port_info 42 /OUTPUT 5 "out_reg_rs1";
    .port_info 43 /OUTPUT 5 "out_reg_rs2";
    .port_info 44 /OUTPUT 32 "out_imm_i_type";
    .port_info 45 /OUTPUT 32 "out_imm_s_type";
    .port_info 46 /OUTPUT 32 "out_pc";
    .port_info 47 /OUTPUT 1 "out_mov_rm";
    .port_info 48 /OUTPUT 1 "out_tlbwrite";
    .port_info 49 /OUTPUT 1 "out_iret";
    .port_info 50 /OUTPUT 32 "out_rm_value";
v0x124b77ed0_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b77f60_0 .net "in_alu_operation_type", 3 0, v0x124b7af20_0;  alias, 1 drivers
v0x124b77ff0_0 .net "in_alu_use_imm", 0 0, v0x124b7afe0_0;  alias, 1 drivers
v0x124b78080_0 .net "in_branch", 0 0, v0x124b7b0b0_0;  alias, 1 drivers
v0x124b78110_0 .net "in_branch_operation_type", 3 0, v0x124b7b160_0;  alias, 1 drivers
v0x124b78200_0 .net "in_data_register_d", 31 0, L_0x113e0e150;  alias, 1 drivers
v0x124b782b0_0 .net "in_data_register_rs1", 31 0, L_0x113e0dcb0;  alias, 1 drivers
v0x124b78360_0 .net "in_data_register_rs2", 31 0, L_0x113e0dee0;  alias, 1 drivers
v0x124b78410_0 .net "in_imm_i_type", 31 0, L_0x124bfd670;  alias, 1 drivers
v0x124b78520_0 .net "in_imm_s_type", 31 0, L_0x124bfdd20;  alias, 1 drivers
v0x124b785d0_0 .net "in_iret", 0 0, v0x124b7b350_0;  alias, 1 drivers
v0x124b78670_0 .net "in_jump", 0 0, v0x124b7b400_0;  alias, 1 drivers
v0x124b78710_0 .net "in_load_unsigned", 0 0, v0x124b7b530_0;  alias, 1 drivers
v0x124b787b0_0 .net "in_load_word_memory", 0 0, v0x124b7b5c0_0;  alias, 1 drivers
v0x124b78850_0 .net "in_mem_size", 1 0, v0x124b7b650_0;  alias, 1 drivers
v0x124b78900_0 .net "in_mov_rm", 0 0, v0x124b7b700_0;  alias, 1 drivers
v0x124b789a0_0 .net "in_panic", 0 0, v0x124b7b840_0;  alias, 1 drivers
v0x124b78b30_0 .net "in_pc", 31 0, v0x124b7e770_0;  alias, 1 drivers
v0x124b78bc0_0 .net "in_reg_d", 4 0, L_0x124bfcc00;  alias, 1 drivers
v0x124b78c60_0 .net "in_reg_rs1", 4 0, L_0x124bfcdc0;  alias, 1 drivers
v0x124b78d10_0 .net "in_reg_rs2", 4 0, L_0x124bfce60;  alias, 1 drivers
v0x124b78dc0_0 .net "in_rm_value", 31 0, L_0x124bfe9b0;  alias, 1 drivers
v0x124b78e70_0 .net "in_stall_bubble", 0 0, L_0x124bf8580;  alias, 1 drivers
v0x124b78f10_0 .net "in_stall_hold", 0 0, L_0x124bf8450;  alias, 1 drivers
v0x124b78fb0_0 .net "in_store_word_memory", 0 0, v0x124b7b8f0_0;  alias, 1 drivers
v0x124b79050_0 .net "in_tlbwrite", 0 0, v0x124b7b9a0_0;  alias, 1 drivers
v0x124b790f0_0 .net "in_write_register", 0 0, v0x124b7bb50_0;  alias, 1 drivers
v0x124b79190_0 .var "out_alu_operation_type", 3 0;
v0x124b79250_0 .var "out_alu_use_imm", 0 0;
v0x124b792e0_0 .var "out_branch", 0 0;
v0x124b79370_0 .var "out_branch_operation_type", 3 0;
v0x124b79400_0 .var "out_data_register_rs1", 31 0;
v0x124b79490_0 .var "out_data_register_rs2", 31 0;
v0x124b78a30_0 .var "out_imm_i_type", 31 0;
v0x124b79720_0 .var "out_imm_s_type", 31 0;
v0x124b797b0_0 .var "out_iret", 0 0;
v0x124b79840_0 .var "out_jump", 0 0;
v0x124b798d0_0 .var "out_load_unsigned", 0 0;
v0x124b79980_0 .var "out_load_word_memory", 0 0;
v0x124b79a50_0 .var "out_mem_size", 1 0;
v0x124b79ae0_0 .var "out_mov_rm", 0 0;
v0x124b79b90_0 .var "out_panic", 0 0;
v0x124b79c20_0 .var "out_pc", 31 0;
v0x124b79cd0_0 .var "out_reg_rd", 4 0;
v0x124b79d80_0 .var "out_reg_rs1", 4 0;
v0x124b79e10_0 .var "out_reg_rs2", 4 0;
v0x124b79eb0_0 .var "out_rm_value", 31 0;
v0x124b79f70_0 .var "out_store_word_memory", 0 0;
v0x124b7a040_0 .var "out_tlbwrite", 0 0;
v0x124b7a0d0_0 .var "out_write_register", 0 0;
v0x124b7a1a0_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
S_0x124b77d30 .scope module, "decoder_stage" "decode_stage" 4 153, 9 1 0, S_0x124b744a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 5 "reg_rs1";
    .port_info 4 /OUTPUT 5 "reg_rs2";
    .port_info 5 /OUTPUT 5 "reg_d";
    .port_info 6 /OUTPUT 32 "imm_i_type";
    .port_info 7 /OUTPUT 32 "imm_s_type";
    .port_info 8 /OUTPUT 1 "alu_operation";
    .port_info 9 /OUTPUT 4 "alu_operation_type";
    .port_info 10 /OUTPUT 1 "alu_use_imm";
    .port_info 11 /OUTPUT 1 "write_register";
    .port_info 12 /OUTPUT 1 "load_word_memory";
    .port_info 13 /OUTPUT 1 "store_word_memory";
    .port_info 14 /OUTPUT 2 "mem_size";
    .port_info 15 /OUTPUT 1 "load_unsigned";
    .port_info 16 /OUTPUT 1 "branch";
    .port_info 17 /OUTPUT 4 "branch_operation_type";
    .port_info 18 /OUTPUT 1 "jump";
    .port_info 19 /OUTPUT 1 "panic";
    .port_info 20 /OUTPUT 1 "mov_rm";
    .port_info 21 /OUTPUT 1 "tlbwrite";
    .port_info 22 /OUTPUT 1 "iret";
v0x124b7cb80_0 .net "alu_operation", 0 0, v0x124b7ae80_0;  alias, 1 drivers
v0x124b7cc40_0 .net "alu_operation_type", 3 0, v0x124b7af20_0;  alias, 1 drivers
v0x124b7ccd0_0 .net "alu_use_imm", 0 0, v0x124b7afe0_0;  alias, 1 drivers
v0x124b7cda0_0 .net "branch", 0 0, v0x124b7b0b0_0;  alias, 1 drivers
v0x124b7ce70_0 .net "branch_operation_type", 3 0, v0x124b7b160_0;  alias, 1 drivers
v0x124b7cf80_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b7d010_0 .net "funct3", 2 0, L_0x124bfcd20;  1 drivers
v0x124b7d0e0_0 .net "funct7", 6 0, L_0x124bfcf00;  1 drivers
v0x124b7d170_0 .net "imm_i_type", 31 0, L_0x124bfd670;  alias, 1 drivers
v0x124b7d280_0 .net "imm_s_type", 31 0, L_0x124bfdd20;  alias, 1 drivers
v0x124b7d350_0 .net "instruction", 31 0, v0x124b7e5d0_0;  alias, 1 drivers
v0x124b7d3e0_0 .net "iret", 0 0, v0x124b7b350_0;  alias, 1 drivers
v0x124b7d4b0_0 .net "jump", 0 0, v0x124b7b400_0;  alias, 1 drivers
v0x124b7d580_0 .net "load_unsigned", 0 0, v0x124b7b530_0;  alias, 1 drivers
v0x124b7d650_0 .net "load_word_memory", 0 0, v0x124b7b5c0_0;  alias, 1 drivers
v0x124b7d720_0 .net "mem_size", 1 0, v0x124b7b650_0;  alias, 1 drivers
v0x124b7d7f0_0 .net "mov_rm", 0 0, v0x124b7b700_0;  alias, 1 drivers
v0x124b7d980_0 .net "opcode", 6 0, L_0x124bfcb60;  1 drivers
v0x124b7da10_0 .net "panic", 0 0, v0x124b7b840_0;  alias, 1 drivers
v0x124b7daa0_0 .net "reg_d", 4 0, L_0x124bfcc00;  alias, 1 drivers
v0x124b7db70_0 .net "reg_rs1", 4 0, L_0x124bfcdc0;  alias, 1 drivers
v0x124b7dc40_0 .net "reg_rs2", 4 0, L_0x124bfce60;  alias, 1 drivers
v0x124b7dd10_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
v0x124b7dda0_0 .net "store_word_memory", 0 0, v0x124b7b8f0_0;  alias, 1 drivers
v0x124b7de70_0 .net "tlbwrite", 0 0, v0x124b7b9a0_0;  alias, 1 drivers
v0x124b7df40_0 .net "write_register", 0 0, v0x124b7bb50_0;  alias, 1 drivers
S_0x124b7aa40 .scope module, "control" "control_module" 9 43, 10 1 0, S_0x124b77d30;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "alu_operation";
    .port_info 4 /OUTPUT 4 "alu_operation_type";
    .port_info 5 /OUTPUT 1 "alu_use_imm";
    .port_info 6 /OUTPUT 1 "write_register";
    .port_info 7 /OUTPUT 1 "load_word_memory";
    .port_info 8 /OUTPUT 1 "store_word_memory";
    .port_info 9 /OUTPUT 2 "mem_size";
    .port_info 10 /OUTPUT 1 "load_unsigned";
    .port_info 11 /OUTPUT 1 "branch";
    .port_info 12 /OUTPUT 4 "branch_operation_type";
    .port_info 13 /OUTPUT 1 "jump";
    .port_info 14 /OUTPUT 1 "panic";
    .port_info 15 /OUTPUT 1 "mov_rm";
    .port_info 16 /OUTPUT 1 "tlbwrite";
    .port_info 17 /OUTPUT 1 "iret";
v0x124b7ae80_0 .var "alu_operation", 0 0;
v0x124b7af20_0 .var "alu_operation_type", 3 0;
v0x124b7afe0_0 .var "alu_use_imm", 0 0;
v0x124b7b0b0_0 .var "branch", 0 0;
v0x124b7b160_0 .var "branch_operation_type", 3 0;
v0x124b7b230_0 .net "funct3", 2 0, L_0x124bfcd20;  alias, 1 drivers
v0x124b7b2c0_0 .net "funct7", 6 0, L_0x124bfcf00;  alias, 1 drivers
v0x124b7b350_0 .var "iret", 0 0;
v0x124b7b400_0 .var "jump", 0 0;
v0x124b7b530_0 .var "load_unsigned", 0 0;
v0x124b7b5c0_0 .var "load_word_memory", 0 0;
v0x124b7b650_0 .var "mem_size", 1 0;
v0x124b7b700_0 .var "mov_rm", 0 0;
v0x124b7b7b0_0 .net "opcode", 6 0, L_0x124bfcb60;  alias, 1 drivers
v0x124b7b840_0 .var "panic", 0 0;
v0x124b7b8f0_0 .var "store_word_memory", 0 0;
v0x124b7b9a0_0 .var "tlbwrite", 0 0;
v0x124b7bb50_0 .var "write_register", 0 0;
E_0x124b7ae40 .event anyedge, v0x124b7b7b0_0, v0x124b7b2c0_0, v0x124b7b230_0;
S_0x124b7bcc0 .scope module, "decoder" "decode_instruction" 9 33, 11 1 0, S_0x124b77d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm_i_type";
    .port_info 8 /OUTPUT 32 "imm_s_type";
v0x124b7bf70_0 .net *"_ivl_13", 0 0, L_0x124bf8e90;  1 drivers
v0x124b7c000_0 .net *"_ivl_14", 19 0, L_0x124bfd1a0;  1 drivers
v0x124b7c090_0 .net *"_ivl_17", 11 0, L_0x124bfd370;  1 drivers
v0x124b7c150_0 .net *"_ivl_21", 0 0, L_0x124bfd710;  1 drivers
v0x124b7c200_0 .net *"_ivl_22", 19 0, L_0x124bfd7b0;  1 drivers
v0x124b7c2f0_0 .net *"_ivl_25", 6 0, L_0x124bfd980;  1 drivers
v0x124b7c3a0_0 .net *"_ivl_27", 4 0, L_0x124bfdc80;  1 drivers
v0x124b7c450_0 .net "funct3", 2 0, L_0x124bfcd20;  alias, 1 drivers
v0x124b7c4f0_0 .net "funct7", 6 0, L_0x124bfcf00;  alias, 1 drivers
v0x124b7c620_0 .net "imm_i_type", 31 0, L_0x124bfd670;  alias, 1 drivers
v0x124b7c6b0_0 .net "imm_s_type", 31 0, L_0x124bfdd20;  alias, 1 drivers
v0x124b7c740_0 .net "instruction", 31 0, v0x124b7e5d0_0;  alias, 1 drivers
v0x124b7c7e0_0 .net "opcode", 6 0, L_0x124bfcb60;  alias, 1 drivers
v0x124b7c8a0_0 .net "rd", 4 0, L_0x124bfcc00;  alias, 1 drivers
v0x124b7c950_0 .net "rs1", 4 0, L_0x124bfcdc0;  alias, 1 drivers
v0x124b7ca00_0 .net "rs2", 4 0, L_0x124bfce60;  alias, 1 drivers
L_0x124bfcb60 .part v0x124b7e5d0_0, 0, 7;
L_0x124bfcc00 .part v0x124b7e5d0_0, 7, 5;
L_0x124bfcd20 .part v0x124b7e5d0_0, 12, 3;
L_0x124bfcdc0 .part v0x124b7e5d0_0, 15, 5;
L_0x124bfce60 .part v0x124b7e5d0_0, 20, 5;
L_0x124bfcf00 .part v0x124b7e5d0_0, 25, 7;
L_0x124bf8e90 .part v0x124b7e5d0_0, 31, 1;
LS_0x124bfd1a0_0_0 .concat [ 1 1 1 1], L_0x124bf8e90, L_0x124bf8e90, L_0x124bf8e90, L_0x124bf8e90;
LS_0x124bfd1a0_0_4 .concat [ 1 1 1 1], L_0x124bf8e90, L_0x124bf8e90, L_0x124bf8e90, L_0x124bf8e90;
LS_0x124bfd1a0_0_8 .concat [ 1 1 1 1], L_0x124bf8e90, L_0x124bf8e90, L_0x124bf8e90, L_0x124bf8e90;
LS_0x124bfd1a0_0_12 .concat [ 1 1 1 1], L_0x124bf8e90, L_0x124bf8e90, L_0x124bf8e90, L_0x124bf8e90;
LS_0x124bfd1a0_0_16 .concat [ 1 1 1 1], L_0x124bf8e90, L_0x124bf8e90, L_0x124bf8e90, L_0x124bf8e90;
LS_0x124bfd1a0_1_0 .concat [ 4 4 4 4], LS_0x124bfd1a0_0_0, LS_0x124bfd1a0_0_4, LS_0x124bfd1a0_0_8, LS_0x124bfd1a0_0_12;
LS_0x124bfd1a0_1_4 .concat [ 4 0 0 0], LS_0x124bfd1a0_0_16;
L_0x124bfd1a0 .concat [ 16 4 0 0], LS_0x124bfd1a0_1_0, LS_0x124bfd1a0_1_4;
L_0x124bfd370 .part v0x124b7e5d0_0, 20, 12;
L_0x124bfd670 .concat [ 12 20 0 0], L_0x124bfd370, L_0x124bfd1a0;
L_0x124bfd710 .part v0x124b7e5d0_0, 31, 1;
LS_0x124bfd7b0_0_0 .concat [ 1 1 1 1], L_0x124bfd710, L_0x124bfd710, L_0x124bfd710, L_0x124bfd710;
LS_0x124bfd7b0_0_4 .concat [ 1 1 1 1], L_0x124bfd710, L_0x124bfd710, L_0x124bfd710, L_0x124bfd710;
LS_0x124bfd7b0_0_8 .concat [ 1 1 1 1], L_0x124bfd710, L_0x124bfd710, L_0x124bfd710, L_0x124bfd710;
LS_0x124bfd7b0_0_12 .concat [ 1 1 1 1], L_0x124bfd710, L_0x124bfd710, L_0x124bfd710, L_0x124bfd710;
LS_0x124bfd7b0_0_16 .concat [ 1 1 1 1], L_0x124bfd710, L_0x124bfd710, L_0x124bfd710, L_0x124bfd710;
LS_0x124bfd7b0_1_0 .concat [ 4 4 4 4], LS_0x124bfd7b0_0_0, LS_0x124bfd7b0_0_4, LS_0x124bfd7b0_0_8, LS_0x124bfd7b0_0_12;
LS_0x124bfd7b0_1_4 .concat [ 4 0 0 0], LS_0x124bfd7b0_0_16;
L_0x124bfd7b0 .concat [ 16 4 0 0], LS_0x124bfd7b0_1_0, LS_0x124bfd7b0_1_4;
L_0x124bfd980 .part v0x124b7e5d0_0, 25, 7;
L_0x124bfdc80 .part v0x124b7e5d0_0, 7, 5;
L_0x124bfdd20 .concat [ 5 7 20 0], L_0x124bfdc80, L_0x124bfd980, L_0x124bfd7b0;
S_0x124b7e0d0 .scope module, "fetch_register" "if_register" 4 105, 12 1 0, S_0x124b744a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /INPUT 1 "in_stall";
    .port_info 5 /INPUT 1 "flush";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "instruction_out";
v0x124b7e390_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b7e420_0 .net "flush", 0 0, L_0x113e0c430;  alias, 1 drivers
v0x124b7e4b0_0 .net "in_stall", 0 0, L_0x124bfcab0;  1 drivers
v0x124b7e540_0 .net "instruction_in", 31 0, L_0x124bfc010;  alias, 1 drivers
v0x124b7e5d0_0 .var "instruction_out", 31 0;
v0x124b7e6e0_0 .net "pc_in", 31 0, L_0x124bfc7d0;  alias, 1 drivers
v0x124b7e770_0 .var "pc_out", 31 0;
v0x124b7e800_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
S_0x124b7e970 .scope module, "fetch_stage" "m_fetch" 4 84, 13 1 0, S_0x124b744a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /INPUT 1 "exception";
    .port_info 8 /INPUT 32 "exception_target";
    .port_info 9 /INPUT 1 "vm_enable";
    .port_info 10 /INPUT 1 "itlb_write_en";
    .port_info 11 /INPUT 32 "itlb_write_va";
    .port_info 12 /INPUT 32 "itlb_write_pa";
    .port_info 13 /INPUT 1 "external_stall";
    .port_info 14 /OUTPUT 32 "pc_out";
    .port_info 15 /OUTPUT 32 "instruction_out";
    .port_info 16 /OUTPUT 1 "stall_fetch";
    .port_info 17 /OUTPUT 1 "tlb_miss";
    .port_info 18 /OUTPUT 32 "tlb_fault_addr";
L_0x124bf9870 .functor OR 1, L_0x124bfc300, L_0x113e0c840, C4<0>, C4<0>;
L_0x124bf9960 .functor NOT 1, L_0x113e0c340, C4<0>, C4<0>, C4<0>;
L_0x124bf99d0 .functor AND 1, L_0x124bf9870, L_0x124bf9960, C4<1>, C4<1>;
L_0x124bfb030 .functor AND 1, L_0x124bf83a0, L_0x124bfac40, C4<1>, C4<1>;
L_0x124bfb320 .functor AND 1, L_0x124bf83a0, L_0x124bfb200, C4<1>, C4<1>;
L_0x124bfb3d0 .functor BUFZ 32, L_0x124bf9b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bfc7d0 .functor BUFZ 32, L_0x124bf9b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bf9cc0 .functor OR 1, L_0x124bfc300, L_0x124bfb320, C4<0>, C4<0>;
v0x124b84530_0 .net *"_ivl_0", 0 0, L_0x124bf9870;  1 drivers
v0x124b845f0_0 .net *"_ivl_13", 0 0, L_0x124bfb200;  1 drivers
v0x124b84690_0 .net *"_ivl_2", 0 0, L_0x124bf9960;  1 drivers
v0x124b84720_0 .net *"_ivl_9", 0 0, L_0x124bfb030;  1 drivers
v0x124b847b0_0 .net "branch", 0 0, v0x124b7b0b0_0;  alias, 1 drivers
v0x124b84900_0 .net "branch_target", 12 0, o0x12806b390;  alias, 0 drivers
v0x124b84990_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b84b20_0 .net "current_pc", 31 0, L_0x124bf9b70;  1 drivers
v0x124b84bb0_0 .net "exception", 0 0, L_0x113e0c340;  alias, 1 drivers
v0x124b84c40_0 .net "exception_target", 31 0, L_0x113e0d030;  alias, 1 drivers
v0x124b84cd0_0 .net "external_stall", 0 0, L_0x113e0c840;  alias, 1 drivers
v0x124b84d60_0 .net "final_pc_stall", 0 0, L_0x124bf99d0;  1 drivers
v0x124b84df0_0 .net "icache_stall", 0 0, L_0x124bfc300;  1 drivers
v0x124b84ea0_0 .net "instruction_out", 31 0, L_0x124bfc010;  alias, 1 drivers
v0x124b84f70_0 .net "itlb_hit", 0 0, L_0x124bfac40;  1 drivers
v0x124b85000_0 .net "itlb_pa", 31 0, L_0x124bfae90;  1 drivers
v0x124b850b0_0 .net "itlb_write_en", 0 0, L_0x113e05110;  alias, 1 drivers
v0x124b85260_0 .net "itlb_write_pa", 31 0, L_0x113e052d0;  alias, 1 drivers
v0x124b852f0_0 .net "itlb_write_va", 31 0, L_0x113e05260;  alias, 1 drivers
v0x124b85380_0 .net "jump", 0 0, v0x124b7b400_0;  alias, 1 drivers
v0x124b85490_0 .net "jump_target", 31 0, L_0x124bf9710;  alias, 1 drivers
v0x124b85520_0 .net "mem_addr", 31 0, v0x124b80570_0;  1 drivers
v0x124b855b0_0 .net "mem_rdata", 31 0, L_0x124bfc720;  1 drivers
v0x124b85680_0 .net "mem_read_en", 0 0, v0x124b80690_0;  1 drivers
v0x124b85710_0 .net "panic", 0 0, v0x124b7b840_0;  alias, 1 drivers
v0x124b85820_0 .net "pc_out", 31 0, L_0x124bfc7d0;  alias, 1 drivers
v0x124b858b0_0 .net "pc_phys", 31 0, L_0x124bfb120;  1 drivers
v0x124b85940_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
v0x124b85ad0_0 .net "stall_fetch", 0 0, L_0x124bf9cc0;  alias, 1 drivers
v0x124b85b60_0 .net "tlb_fault_addr", 31 0, L_0x124bfb3d0;  alias, 1 drivers
v0x124b85bf0_0 .net "tlb_miss", 0 0, L_0x124bfb320;  alias, 1 drivers
v0x124b85c80_0 .net "vm_enable", 0 0, L_0x124bf83a0;  alias, 1 drivers
L_0x124bfb120 .functor MUXZ 32, L_0x124bf9b70, L_0x124bfae90, L_0x124bfb030, C4<>;
L_0x124bfb200 .reduce/nor L_0x124bfac40;
S_0x124b7eda0 .scope module, "icache" "instruction_cache" 13 76, 14 1 0, S_0x124b7e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "stall";
    .port_info 5 /OUTPUT 1 "mem_read_en";
    .port_info 6 /OUTPUT 32 "mem_addr";
    .port_info 7 /INPUT 32 "mem_rdata";
    .port_info 8 /INPUT 1 "mem_ready";
P_0x124b7ef70 .param/l "LINE_COUNT" 1 14 18, +C4<00000000000000000000000000000100>;
P_0x124b7efb0 .param/l "LINE_COUNT_BITS" 1 14 19, +C4<00000000000000000000000000000010>;
P_0x124b7eff0 .param/l "STATE_IDLE" 1 14 39, C4<0>;
P_0x124b7f030 .param/l "STATE_MISS_WAIT" 1 14 40, C4<1>;
P_0x124b7f070 .param/l "TAG_BITS" 1 14 21, +C4<0000000000000000000000000000011010>;
P_0x124b7f0b0 .param/l "WORD_OFFSET_BITS" 1 14 20, +C4<00000000000000000000000000000010>;
L_0x124bfbad0 .functor BUFZ 1, L_0x124bfb890, C4<0>, C4<0>, C4<0>;
L_0x124bfbd50 .functor BUFZ 26, L_0x124bfbb80, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x124bfbf20 .functor AND 1, L_0x124bfbad0, L_0x124bfbe00, C4<1>, C4<1>;
L_0x118044a98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x124bfc190 .functor XNOR 1, v0x124b80ae0_0, L_0x118044a98, C4<0>, C4<0>;
L_0x124bfc300 .functor OR 1, L_0x124bfc190, L_0x124bfc260, C4<0>, C4<0>;
v0x124b7f570_0 .net *"_ivl_12", 0 0, L_0x124bfb890;  1 drivers
v0x124b7f630_0 .net *"_ivl_14", 3 0, L_0x124bfb930;  1 drivers
L_0x1180449c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b7f6d0_0 .net *"_ivl_17", 1 0, L_0x1180449c0;  1 drivers
v0x124b7f760_0 .net *"_ivl_20", 25 0, L_0x124bfbb80;  1 drivers
v0x124b7f7f0_0 .net *"_ivl_22", 3 0, L_0x124bfbc20;  1 drivers
L_0x118044a08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b7f8c0_0 .net *"_ivl_25", 1 0, L_0x118044a08;  1 drivers
v0x124b7f970_0 .net *"_ivl_28", 0 0, L_0x124bfbe00;  1 drivers
L_0x118044a50 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x124b7fa10_0 .net/2u *"_ivl_32", 31 0, L_0x118044a50;  1 drivers
v0x124b7fac0_0 .net/2u *"_ivl_36", 0 0, L_0x118044a98;  1 drivers
v0x124b7fbd0_0 .net *"_ivl_38", 0 0, L_0x124bfc190;  1 drivers
v0x124b7fc70_0 .net *"_ivl_41", 0 0, L_0x124bfc260;  1 drivers
v0x124b7fd10_0 .net *"_ivl_7", 27 0, L_0x124bfb6e0;  1 drivers
L_0x118044978 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x124b7fdc0_0 .net/2u *"_ivl_8", 3 0, L_0x118044978;  1 drivers
v0x124b7fe70_0 .net "addr_index", 1 0, L_0x124bfb520;  1 drivers
v0x124b7ff20_0 .net "addr_tag", 25 0, L_0x124bfb640;  1 drivers
v0x124b7ffd0_0 .net "addr_word_offset", 1 0, L_0x124bfb480;  1 drivers
v0x124b80080_0 .var "cache_word", 31 0;
v0x124b80210_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b802a0 .array "data_array", 3 0, 127 0;
v0x124b80380_0 .net "hit", 0 0, L_0x124bfbf20;  1 drivers
v0x124b80420_0 .net "instruction", 31 0, L_0x124bfc010;  alias, 1 drivers
v0x124b804e0_0 .net "line_base_addr", 31 0, L_0x124bfb780;  1 drivers
v0x124b80570_0 .var "mem_addr", 31 0;
v0x124b80600_0 .net "mem_rdata", 31 0, L_0x124bfc720;  alias, 1 drivers
v0x124b80690_0 .var "mem_read_en", 0 0;
L_0x118044ae0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124b80720_0 .net "mem_ready", 0 0, L_0x118044ae0;  1 drivers
v0x124b807b0_0 .var "miss_counter", 3 0;
v0x124b80850_0 .net "pc", 31 0, L_0x124bfb120;  alias, 1 drivers
v0x124b80900_0 .var "refill_buf", 127 0;
v0x124b809b0_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
v0x124b80a40_0 .net "stall", 0 0, L_0x124bfc300;  alias, 1 drivers
v0x124b80ae0_0 .var "state", 0 0;
v0x124b80b80_0 .net "tag", 25 0, L_0x124bfbd50;  1 drivers
v0x124b80130 .array "tag_array", 3 0, 25 0;
v0x124b80e10_0 .net "valid", 0 0, L_0x124bfbad0;  1 drivers
v0x124b80ea0 .array "valid_array", 3 0, 0 0;
E_0x124b7f2e0 .event anyedge, v0x124b80ae0_0, v0x124b807b0_0, v0x124b804e0_0;
v0x124b802a0_0 .array/port v0x124b802a0, 0;
v0x124b802a0_1 .array/port v0x124b802a0, 1;
E_0x124b7f500/0 .event anyedge, v0x124b7ffd0_0, v0x124b7fe70_0, v0x124b802a0_0, v0x124b802a0_1;
v0x124b802a0_2 .array/port v0x124b802a0, 2;
v0x124b802a0_3 .array/port v0x124b802a0, 3;
E_0x124b7f500/1 .event anyedge, v0x124b802a0_2, v0x124b802a0_3;
E_0x124b7f500 .event/or E_0x124b7f500/0, E_0x124b7f500/1;
L_0x124bfb480 .part L_0x124bfb120, 2, 2;
L_0x124bfb520 .part L_0x124bfb120, 4, 2;
L_0x124bfb640 .part L_0x124bfb120, 6, 26;
L_0x124bfb6e0 .part L_0x124bfb120, 4, 28;
L_0x124bfb780 .concat [ 4 28 0 0], L_0x118044978, L_0x124bfb6e0;
L_0x124bfb890 .array/port v0x124b80ea0, L_0x124bfb930;
L_0x124bfb930 .concat [ 2 2 0 0], L_0x124bfb520, L_0x1180449c0;
L_0x124bfbb80 .array/port v0x124b80130, L_0x124bfbc20;
L_0x124bfbc20 .concat [ 2 2 0 0], L_0x124bfb520, L_0x118044a08;
L_0x124bfbe00 .cmp/eq 26, L_0x124bfbd50, L_0x124bfb640;
L_0x124bfc010 .functor MUXZ 32, L_0x118044a50, v0x124b80080_0, L_0x124bfbf20, C4<>;
L_0x124bfc260 .reduce/nor L_0x124bfbf20;
S_0x124b80fe0 .scope module, "itlb" "simple_tlb" 13 59, 15 9 0, S_0x124b7e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "lookup_va";
    .port_info 3 /INPUT 1 "lookup_valid";
    .port_info 4 /OUTPUT 1 "lookup_hit";
    .port_info 5 /OUTPUT 32 "lookup_pa";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 32 "write_va";
    .port_info 8 /INPUT 32 "write_pa";
P_0x124b81160 .param/l "ENTRY_COUNT" 1 15 25, +C4<00000000000000000000000000000100>;
P_0x124b811a0 .param/l "INDEX_BITS" 1 15 26, +C4<00000000000000000000000000000010>;
P_0x124b811e0 .param/l "PPN_BITS" 1 15 28, +C4<00000000000000000000000000001000>;
P_0x124b81220 .param/l "VPN_BITS" 1 15 27, +C4<00000000000000000000000000010100>;
L_0x124bfa410 .functor BUFZ 1, L_0x124bfa200, C4<0>, C4<0>, C4<0>;
L_0x124bfa6e0 .functor BUFZ 18, L_0x124bfa4c0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x124bfa9e0 .functor BUFZ 8, L_0x124bfa750, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x118044930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x124bfaa50 .functor AND 1, L_0x118044930, L_0x124bfa410, C4<1>, C4<1>;
L_0x124bfac40 .functor AND 1, L_0x124bfaa50, L_0x124bfab20, C4<1>, C4<1>;
v0x124b81590_0 .net *"_ivl_14", 0 0, L_0x124bfa200;  1 drivers
v0x124b81640_0 .net *"_ivl_16", 3 0, L_0x124bfa2a0;  1 drivers
L_0x118044810 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b816e0_0 .net *"_ivl_19", 1 0, L_0x118044810;  1 drivers
v0x124b81770_0 .net *"_ivl_22", 17 0, L_0x124bfa4c0;  1 drivers
v0x124b81800_0 .net *"_ivl_24", 3 0, L_0x124bfa560;  1 drivers
L_0x118044858 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b818d0_0 .net *"_ivl_27", 1 0, L_0x118044858;  1 drivers
v0x124b81980_0 .net *"_ivl_30", 7 0, L_0x124bfa750;  1 drivers
v0x124b81a30_0 .net *"_ivl_32", 3 0, L_0x124bfa7f0;  1 drivers
L_0x1180448a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b81ae0_0 .net *"_ivl_35", 1 0, L_0x1180448a0;  1 drivers
v0x124b81bf0_0 .net *"_ivl_39", 0 0, L_0x124bfaa50;  1 drivers
v0x124b81c90_0 .net *"_ivl_40", 0 0, L_0x124bfab20;  1 drivers
L_0x1180448e8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b81d30_0 .net/2u *"_ivl_44", 11 0, L_0x1180448e8;  1 drivers
v0x124b81de0_0 .net *"_ivl_47", 11 0, L_0x124bfad70;  1 drivers
v0x124b81e90_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b81f20_0 .net "entry_ppn", 7 0, L_0x124bfa9e0;  1 drivers
v0x124b81fd0_0 .net "entry_tag", 17 0, L_0x124bfa6e0;  1 drivers
v0x124b82080_0 .net "entry_valid", 0 0, L_0x124bfa410;  1 drivers
v0x124b82210_0 .var/i "i", 31 0;
v0x124b822a0_0 .net "lookup_hit", 0 0, L_0x124bfac40;  alias, 1 drivers
v0x124b82330_0 .net "lookup_idx", 1 0, L_0x124bf9d40;  1 drivers
v0x124b823e0_0 .net "lookup_pa", 31 0, L_0x124bfae90;  alias, 1 drivers
v0x124b82490_0 .net "lookup_tag", 17 0, L_0x124bf9de0;  1 drivers
v0x124b82540_0 .net "lookup_va", 31 0, L_0x124bf9b70;  alias, 1 drivers
v0x124b825f0_0 .net "lookup_valid", 0 0, L_0x118044930;  1 drivers
v0x124b82690_0 .net "lookup_vpn", 19 0, L_0x124bf9c20;  1 drivers
v0x124b82740 .array "ppn_array", 3 0, 7 0;
v0x124b827e0_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
v0x124b82870 .array "tag_array", 3 0, 17 0;
v0x124b82910 .array "valid_array", 3 0, 0 0;
v0x124b829a0_0 .net "write_en", 0 0, L_0x113e05110;  alias, 1 drivers
v0x124b82a40_0 .net "write_idx", 1 0, L_0x124bf9fa0;  1 drivers
v0x124b82af0_0 .net "write_pa", 31 0, L_0x113e052d0;  alias, 1 drivers
v0x124b82ba0_0 .net "write_ppn", 7 0, L_0x124bfa0e0;  1 drivers
v0x124b82130_0 .net "write_tag", 17 0, L_0x124bfa040;  1 drivers
v0x124b82e30_0 .net "write_va", 31 0, L_0x113e05260;  alias, 1 drivers
v0x124b82ec0_0 .net "write_vpn", 19 0, L_0x124bf9e80;  1 drivers
L_0x124bf9c20 .part L_0x124bf9b70, 12, 20;
L_0x124bf9d40 .part L_0x124bf9c20, 0, 2;
L_0x124bf9de0 .part L_0x124bf9c20, 2, 18;
L_0x124bf9e80 .part L_0x113e05260, 12, 20;
L_0x124bf9fa0 .part L_0x124bf9e80, 0, 2;
L_0x124bfa040 .part L_0x124bf9e80, 2, 18;
L_0x124bfa0e0 .part L_0x113e052d0, 12, 8;
L_0x124bfa200 .array/port v0x124b82910, L_0x124bfa2a0;
L_0x124bfa2a0 .concat [ 2 2 0 0], L_0x124bf9d40, L_0x118044810;
L_0x124bfa4c0 .array/port v0x124b82870, L_0x124bfa560;
L_0x124bfa560 .concat [ 2 2 0 0], L_0x124bf9d40, L_0x118044858;
L_0x124bfa750 .array/port v0x124b82740, L_0x124bfa7f0;
L_0x124bfa7f0 .concat [ 2 2 0 0], L_0x124bf9d40, L_0x1180448a0;
L_0x124bfab20 .cmp/eq 18, L_0x124bfa6e0, L_0x124bf9de0;
L_0x124bfad70 .part L_0x124bf9b70, 0, 12;
L_0x124bfae90 .concat [ 12 8 12 0], L_0x124bfad70, L_0x124bfa9e0, L_0x1180448e8;
S_0x124b83040 .scope module, "memory_ins" "instruction_memory" 13 94, 16 1 0, S_0x124b7e970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction_out";
L_0x124bfc720 .functor BUFZ 32, L_0x124bfc440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124b831b0_0 .net *"_ivl_0", 31 0, L_0x124bfc440;  1 drivers
v0x124b83240_0 .net *"_ivl_3", 11 0, L_0x124bfc4e0;  1 drivers
v0x124b832f0_0 .net *"_ivl_4", 13 0, L_0x124bfc5a0;  1 drivers
L_0x118044b28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b833b0_0 .net *"_ivl_7", 1 0, L_0x118044b28;  1 drivers
v0x124b83460_0 .net "address", 31 0, v0x124b80570_0;  alias, 1 drivers
v0x124b83540_0 .var/i "base", 31 0;
v0x124b835e0_0 .var/i "i", 31 0;
v0x124b83690 .array "instr_mem", 4095 0, 31 0;
v0x124b83730_0 .net "instruction_out", 31 0, L_0x124bfc720;  alias, 1 drivers
L_0x124bfc440 .array/port v0x124b83690, L_0x124bfc5a0;
L_0x124bfc4e0 .part v0x124b80570_0, 2, 12;
L_0x124bfc5a0 .concat [ 12 2 0 0], L_0x124bfc4e0, L_0x118044b28;
S_0x124b83870 .scope module, "pc" "m_program_counter" 13 42, 17 1 0, S_0x124b7e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /INPUT 1 "stall";
    .port_info 8 /INPUT 1 "exception";
    .port_info 9 /INPUT 32 "exception_target";
    .port_info 10 /OUTPUT 32 "pc_out";
L_0x124bf9b00 .functor BUFZ 32, v0x124b83ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124bf9b70 .functor BUFZ 32, v0x124b83ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124b83ba0_0 .var "PC_reg", 31 0;
v0x124b83c30_0 .net "branch", 0 0, v0x124b7b0b0_0;  alias, 1 drivers
v0x124b83cd0_0 .net "branch_target", 12 0, o0x12806b390;  alias, 0 drivers
v0x124b83d80_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b83e10_0 .net "exception", 0 0, L_0x113e0c340;  alias, 1 drivers
v0x124b83ef0_0 .net "exception_target", 31 0, L_0x113e0d030;  alias, 1 drivers
v0x124b83fa0_0 .net "jump", 0 0, v0x124b7b400_0;  alias, 1 drivers
v0x124b84030_0 .net "jump_target", 31 0, L_0x124bf9710;  alias, 1 drivers
v0x124b840e0_0 .net "panic", 0 0, v0x124b7b840_0;  alias, 1 drivers
v0x124b841f0_0 .net "pc_out", 31 0, L_0x124bf9b70;  alias, 1 drivers
v0x124b842a0_0 .net "pc_out_2", 31 0, L_0x124bf9b00;  1 drivers
v0x124b84330_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
v0x124b843c0_0 .net "stall", 0 0, L_0x124bf99d0;  alias, 1 drivers
S_0x124b85ec0 .scope module, "hazard_unit" "hazard_unit" 4 313, 18 1 0, S_0x124b744a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ex_is_load";
    .port_info 1 /INPUT 1 "ex_is_mov_rm";
    .port_info 2 /INPUT 1 "mem_is_mov_rm";
    .port_info 3 /INPUT 5 "ex_rd";
    .port_info 4 /INPUT 5 "mem_rd";
    .port_info 5 /INPUT 1 "wb_is_mov_rm";
    .port_info 6 /INPUT 5 "wb_rd";
    .port_info 7 /INPUT 5 "id_rs1";
    .port_info 8 /INPUT 5 "id_rs2";
    .port_info 9 /OUTPUT 1 "stall";
v0x124b86200_0 .net "ex_is_load", 0 0, v0x124b79980_0;  alias, 1 drivers
v0x124b86290_0 .net "ex_is_mov_rm", 0 0, v0x124b79ae0_0;  alias, 1 drivers
v0x124b86320_0 .net "ex_rd", 4 0, v0x124b79cd0_0;  alias, 1 drivers
v0x124b863b0_0 .net "id_rs1", 4 0, L_0x124bfcdc0;  alias, 1 drivers
v0x124b86440_0 .net "id_rs2", 4 0, L_0x124bfce60;  alias, 1 drivers
v0x124b86510_0 .net "mem_is_mov_rm", 0 0, v0x124b758c0_0;  alias, 1 drivers
v0x124b865a0_0 .net "mem_rd", 4 0, v0x124b75b40_0;  alias, 1 drivers
v0x124b86630_0 .var "stall", 0 0;
v0x124b866c0_0 .net "wb_is_mov_rm", 0 0, v0x124b879b0_0;  alias, 1 drivers
v0x124b867d0_0 .net "wb_rd", 4 0, v0x124b87ad0_0;  alias, 1 drivers
E_0x124b86170/0 .event anyedge, v0x124b75070_0, v0x124b75730_0, v0x124b75a90_0, v0x124b78c60_0;
E_0x124b86170/1 .event anyedge, v0x124b78d10_0, v0x124b758c0_0, v0x124b75b40_0, v0x124b866c0_0;
E_0x124b86170/2 .event anyedge, v0x124b867d0_0;
E_0x124b86170 .event/or E_0x124b86170/0, E_0x124b86170/1, E_0x124b86170/2;
S_0x124b86970 .scope module, "m_forwarding_unit" "forwarding_unit" 4 430, 19 1 0, S_0x124b744a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_ex_rs1";
    .port_info 1 /INPUT 5 "id_ex_rs2";
    .port_info 2 /INPUT 5 "ex_mem_rd";
    .port_info 3 /INPUT 1 "ex_mem_regwrite";
    .port_info 4 /INPUT 5 "mem_wb_rd";
    .port_info 5 /INPUT 1 "mem_wb_regwrite";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v0x124b86c30_0 .net "ex_mem_rd", 4 0, v0x124b75b40_0;  alias, 1 drivers
v0x124b86d20_0 .net "ex_mem_regwrite", 0 0, v0x124b753f0_0;  alias, 1 drivers
v0x124b86dc0_0 .var "forwardA", 1 0;
v0x124b86e70_0 .var "forwardB", 1 0;
v0x124b86f10_0 .net "id_ex_rs1", 4 0, v0x124b79d80_0;  alias, 1 drivers
v0x124b86ff0_0 .net "id_ex_rs2", 4 0, v0x124b79e10_0;  alias, 1 drivers
v0x124b870a0_0 .net "mem_wb_rd", 4 0, v0x124b87ad0_0;  alias, 1 drivers
v0x124b87150_0 .net "mem_wb_regwrite", 0 0, v0x124b87780_0;  alias, 1 drivers
E_0x124b86ba0/0 .event anyedge, v0x124b753f0_0, v0x124b75b40_0, v0x124b79d80_0, v0x124b79e10_0;
E_0x124b86ba0/1 .event anyedge, v0x124b87150_0, v0x124b867d0_0, v0x124b86dc0_0, v0x124b86e70_0;
E_0x124b86ba0 .event/or E_0x124b86ba0/0, E_0x124b86ba0/1;
S_0x124b872a0 .scope module, "mem_reg" "memory_register" 4 416, 20 1 0, S_0x124b744a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "wb_data_in";
    .port_info 3 /INPUT 5 "rd_in";
    .port_info 4 /INPUT 1 "is_write_in";
    .port_info 5 /INPUT 1 "mov_rm_in";
    .port_info 6 /INPUT 1 "kill_wb";
    .port_info 7 /INPUT 1 "stall_hold";
    .port_info 8 /OUTPUT 32 "wb_data_out";
    .port_info 9 /OUTPUT 5 "rd_out";
    .port_info 10 /OUTPUT 1 "is_write_out";
    .port_info 11 /OUTPUT 1 "mov_rm_out";
v0x124b87660_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b876f0_0 .net "is_write_in", 0 0, v0x124b753f0_0;  alias, 1 drivers
v0x124b87780_0 .var "is_write_out", 0 0;
v0x124b87810_0 .net "kill_wb", 0 0, L_0x113e0bf30;  alias, 1 drivers
v0x124b878a0_0 .net "mov_rm_in", 0 0, v0x124b758c0_0;  alias, 1 drivers
v0x124b879b0_0 .var "mov_rm_out", 0 0;
v0x124b87a40_0 .net "rd_in", 4 0, L_0x113e0a2e0;  alias, 1 drivers
v0x124b87ad0_0 .var "rd_out", 4 0;
v0x124b87ba0_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
v0x124b87cb0_0 .net "stall_hold", 0 0, L_0x113e0b9a0;  alias, 1 drivers
v0x124b87d40_0 .net "wb_data_in", 31 0, L_0x113e0bbf0;  alias, 1 drivers
v0x124b87dd0_0 .var "wb_data_out", 31 0;
S_0x124b87f50 .scope module, "mem_stage_inst" "memory_stage" 4 350, 21 1 0, S_0x124b744a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "write_data_in";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 5 "rd_in";
    .port_info 6 /INPUT 1 "is_load_in";
    .port_info 7 /INPUT 1 "is_store_in";
    .port_info 8 /INPUT 1 "is_write_in";
    .port_info 9 /INPUT 2 "mem_size_in";
    .port_info 10 /INPUT 1 "load_unsigned_in";
    .port_info 11 /INPUT 1 "mov_rm_in";
    .port_info 12 /INPUT 1 "tlbwrite_in";
    .port_info 13 /INPUT 1 "iret_in";
    .port_info 14 /INPUT 32 "rm_value_in";
    .port_info 15 /INPUT 1 "vm_enable";
    .port_info 16 /OUTPUT 32 "wb_data_out";
    .port_info 17 /OUTPUT 5 "rd_out";
    .port_info 18 /OUTPUT 1 "stall_req";
    .port_info 19 /OUTPUT 1 "kill_wb";
    .port_info 20 /OUTPUT 1 "tlb_miss";
    .port_info 21 /OUTPUT 32 "tlb_fault_addr";
    .port_info 22 /OUTPUT 32 "tlb_fault_pc";
    .port_info 23 /OUTPUT 1 "itlb_write_en";
    .port_info 24 /OUTPUT 32 "itlb_write_va";
    .port_info 25 /OUTPUT 32 "itlb_write_pa";
    .port_info 26 /OUTPUT 1 "tlbwrite_priv_fault";
    .port_info 27 /OUTPUT 1 "iret_taken";
    .port_info 28 /OUTPUT 1 "iret_priv_fault";
L_0x124bff000 .functor OR 1, v0x124b75110_0, v0x124b752c0_0, C4<0>, C4<0>;
L_0x124bff150 .functor AND 1, v0x124b76090_0, L_0x124bff0b0, C4<1>, C4<1>;
L_0x124bff240 .functor AND 1, v0x124b76090_0, L_0x124bf83a0, C4<1>, C4<1>;
L_0x124bff370 .functor AND 1, v0x124b74fd0_0, L_0x124bf83a0, C4<1>, C4<1>;
L_0x124bfb0a0 .functor AND 1, v0x124b74fd0_0, L_0x124bff4e0, C4<1>, C4<1>;
L_0x113e04ad0 .functor AND 1, L_0x124bf83a0, L_0x113e04720, C4<1>, C4<1>;
L_0x113e04d20 .functor AND 1, L_0x124bf83a0, L_0x124bff000, C4<1>, C4<1>;
L_0x113e04eb0 .functor AND 1, L_0x113e04d20, L_0x113e04d90, C4<1>, C4<1>;
L_0x113e04fa0 .functor BUFZ 32, v0x124b74cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x113e050a0 .functor BUFZ 32, v0x124b759e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x113e05110 .functor BUFZ 1, L_0x124bff150, C4<0>, C4<0>, C4<0>;
L_0x113e05260 .functor BUFZ 32, v0x124b74cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x113e052d0 .functor BUFZ 32, v0x124b75f40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x113e08e20 .functor AND 1, v0x124b75110_0, L_0x113e08be0, C4<1>, C4<1>;
L_0x113e09360 .functor AND 1, v0x124b752c0_0, L_0x113e091b0, C4<1>, C4<1>;
L_0x113e05340 .functor NOT 1, L_0x113e08a80, C4<0>, C4<0>, C4<0>;
L_0x113e094f0 .functor AND 1, v0x124b75110_0, L_0x113e09450, C4<1>, C4<1>;
L_0x113e0a0d0 .functor AND 1, v0x124b91400_0, L_0x113e0a380, C4<1>, C4<1>;
L_0x113e0a670 .functor AND 1, v0x124b91400_0, L_0x113e0a4a0, C4<1>, C4<1>;
L_0x113e0b9a0 .functor OR 1, L_0x113e08a80, v0x124b91a70_0, C4<0>, C4<0>;
L_0x113e0be10 .functor OR 1, L_0x113e04eb0, L_0x124bff240, C4<0>, C4<0>;
L_0x113e0bf30 .functor OR 1, L_0x113e0be10, L_0x124bff370, C4<0>, C4<0>;
L_0x113e0a2e0 .functor BUFZ 5, v0x124b75b40_0, C4<00000>, C4<00000>, C4<00000>;
v0x124b91f70_0 .net *"_ivl_102", 31 0, L_0x113e09ed0;  1 drivers
L_0x1180453e0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b92030_0 .net *"_ivl_105", 29 0, L_0x1180453e0;  1 drivers
L_0x118045428 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124b904d0_0 .net/2u *"_ivl_106", 31 0, L_0x118045428;  1 drivers
v0x124b92100_0 .net *"_ivl_109", 31 0, L_0x113e09f70;  1 drivers
v0x124b921b0_0 .net *"_ivl_110", 31 0, L_0x113e0a160;  1 drivers
v0x124b922a0_0 .net *"_ivl_115", 0 0, L_0x113e0a380;  1 drivers
L_0x118045470 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x124b92350_0 .net/2u *"_ivl_118", 3 0, L_0x118045470;  1 drivers
v0x124b92400_0 .net *"_ivl_120", 0 0, L_0x113e0a4a0;  1 drivers
L_0x1180454b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b924a0_0 .net/2u *"_ivl_124", 1 0, L_0x1180454b8;  1 drivers
v0x124b925b0_0 .net *"_ivl_126", 0 0, L_0x113e0a6e0;  1 drivers
L_0x118045500 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b92650_0 .net/2u *"_ivl_128", 23 0, L_0x118045500;  1 drivers
v0x124b92700_0 .net *"_ivl_13", 0 0, L_0x124bff4e0;  1 drivers
v0x124b927a0_0 .net *"_ivl_130", 31 0, L_0x113e0a780;  1 drivers
v0x124b92850_0 .net *"_ivl_132", 31 0, L_0x113e0a960;  1 drivers
v0x124b92900_0 .net *"_ivl_134", 31 0, L_0x113e0aa00;  1 drivers
v0x124b929b0_0 .net *"_ivl_138", 31 0, L_0x113e0ac70;  1 drivers
L_0x118045548 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b92a60_0 .net *"_ivl_141", 29 0, L_0x118045548;  1 drivers
L_0x118045590 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124b92bf0_0 .net/2u *"_ivl_142", 31 0, L_0x118045590;  1 drivers
v0x124b92c80_0 .net *"_ivl_145", 31 0, L_0x113e0aaa0;  1 drivers
v0x124b92d30_0 .net *"_ivl_146", 31 0, L_0x113e0af30;  1 drivers
L_0x1180455d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b92de0_0 .net/2u *"_ivl_150", 1 0, L_0x1180455d8;  1 drivers
v0x124b92e90_0 .net *"_ivl_152", 0 0, L_0x113e0b140;  1 drivers
L_0x118045620 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b92f30_0 .net/2u *"_ivl_154", 23 0, L_0x118045620;  1 drivers
v0x124b92fe0_0 .net *"_ivl_156", 31 0, L_0x113e0b010;  1 drivers
v0x124b93090_0 .net *"_ivl_159", 0 0, L_0x113e0b320;  1 drivers
v0x124b93140_0 .net *"_ivl_160", 23 0, L_0x113e0b1e0;  1 drivers
v0x124b931f0_0 .net *"_ivl_162", 31 0, L_0x113e0b280;  1 drivers
v0x124b932a0_0 .net *"_ivl_164", 31 0, L_0x113e0b660;  1 drivers
v0x124b93350_0 .net *"_ivl_168", 31 0, L_0x113e0bb10;  1 drivers
v0x124b93400_0 .net *"_ivl_17", 0 0, L_0x113e04ad0;  1 drivers
v0x124b934a0_0 .net *"_ivl_174", 0 0, L_0x113e0be10;  1 drivers
v0x124b93550_0 .net *"_ivl_21", 0 0, L_0x113e04d20;  1 drivers
v0x124b935f0_0 .net *"_ivl_23", 0 0, L_0x113e04d90;  1 drivers
L_0x118044e40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b92b00_0 .net/2u *"_ivl_38", 1 0, L_0x118044e40;  1 drivers
v0x124b93880_0 .net *"_ivl_40", 0 0, L_0x113e05450;  1 drivers
L_0x118044e88 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x124b93910_0 .net/2u *"_ivl_42", 3 0, L_0x118044e88;  1 drivers
v0x124b939a0_0 .net *"_ivl_44", 3 0, L_0x113e054f0;  1 drivers
L_0x118044ed0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x124b93a40_0 .net/2u *"_ivl_46", 3 0, L_0x118044ed0;  1 drivers
v0x124b93af0_0 .net *"_ivl_5", 0 0, L_0x124bff0b0;  1 drivers
L_0x118044f18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b93b90_0 .net/2u *"_ivl_50", 1 0, L_0x118044f18;  1 drivers
v0x124b93c40_0 .net *"_ivl_52", 0 0, L_0x113e05770;  1 drivers
L_0x118044f60 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b93ce0_0 .net/2u *"_ivl_54", 23 0, L_0x118044f60;  1 drivers
v0x124b93d90_0 .net *"_ivl_57", 7 0, L_0x113e058e0;  1 drivers
v0x124b93e40_0 .net *"_ivl_58", 31 0, L_0x113e05980;  1 drivers
v0x124b93ef0_0 .net *"_ivl_60", 31 0, L_0x113e05ac0;  1 drivers
L_0x118044fa8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b93fa0_0 .net *"_ivl_63", 29 0, L_0x118044fa8;  1 drivers
L_0x118044ff0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124b94050_0 .net/2u *"_ivl_64", 31 0, L_0x118044ff0;  1 drivers
v0x124b94100_0 .net *"_ivl_67", 31 0, L_0x113e05be0;  1 drivers
v0x124b941b0_0 .net *"_ivl_68", 31 0, L_0x113e05d30;  1 drivers
v0x124b94260_0 .net *"_ivl_73", 0 0, L_0x113e08be0;  1 drivers
v0x124b94300_0 .net *"_ivl_77", 0 0, L_0x113e091b0;  1 drivers
v0x124b943a0_0 .net *"_ivl_83", 0 0, L_0x113e09450;  1 drivers
L_0x1180452c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x124b94440_0 .net/2u *"_ivl_86", 1 0, L_0x1180452c0;  1 drivers
v0x124b944f0_0 .net *"_ivl_90", 31 0, L_0x113e09a00;  1 drivers
L_0x118045350 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b945a0_0 .net *"_ivl_93", 29 0, L_0x118045350;  1 drivers
L_0x118045398 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x124b94650_0 .net/2u *"_ivl_94", 31 0, L_0x118045398;  1 drivers
v0x124b94700_0 .net *"_ivl_97", 31 0, L_0x113e09b00;  1 drivers
v0x124b947b0_0 .net *"_ivl_98", 31 0, L_0x113e09690;  1 drivers
v0x124b94860_0 .net "addr_byte_off", 1 0, L_0x113e053b0;  1 drivers
v0x124b94920_0 .net "alu_result_in", 31 0, v0x124b74cf0_0;  alias, 1 drivers
v0x124b949b0_0 .net "cache_rdata", 31 0, L_0x113e07af0;  1 drivers
v0x124b94a40_0 .net "cache_stall", 0 0, L_0x113e08a80;  1 drivers
v0x124b94ad0_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b94b60_0 .net "dtlb_hit", 0 0, L_0x113e04720;  1 drivers
v0x124b94bf0_0 .net "dtlb_lookup_valid", 0 0, L_0x124bff000;  1 drivers
v0x124b936a0_0 .net "dtlb_pa", 31 0, L_0x113e04970;  1 drivers
v0x124b93750_0 .net "final_load_byte", 7 0, L_0x113e0ae10;  1 drivers
v0x124b937e0_0 .net "iret_in", 0 0, v0x124b74fd0_0;  alias, 1 drivers
v0x124b94ca0_0 .net "iret_priv_fault", 0 0, L_0x124bff370;  alias, 1 drivers
v0x124b94d30_0 .net "iret_taken", 0 0, L_0x124bfb0a0;  alias, 1 drivers
v0x124b94dc0_0 .net "is_load_in", 0 0, v0x124b75110_0;  alias, 1 drivers
v0x124b94e70_0 .net "is_store_in", 0 0, v0x124b752c0_0;  alias, 1 drivers
v0x124b94f20_0 .net "is_write_in", 0 0, v0x124b753f0_0;  alias, 1 drivers
v0x124b94fb0_0 .net "itlb_write_en", 0 0, L_0x113e05110;  alias, 1 drivers
v0x124b95080_0 .net "itlb_write_pa", 31 0, L_0x113e052d0;  alias, 1 drivers
v0x124b95150_0 .net "itlb_write_va", 31 0, L_0x113e05260;  alias, 1 drivers
v0x124b95220_0 .net "kill_wb", 0 0, L_0x113e0bf30;  alias, 1 drivers
v0x124b952b0_0 .net "load_byte", 7 0, L_0x113e09d30;  1 drivers
v0x124b95340_0 .net "load_data", 31 0, L_0x113e0b400;  1 drivers
v0x124b953d0_0 .net "load_data_bypassed", 31 0, L_0x113e0a8a0;  1 drivers
v0x124b95460_0 .net "load_unsigned_in", 0 0, v0x124b75530_0;  alias, 1 drivers
v0x124b954f0_0 .net "mem_addr", 31 0, v0x124b8c840_0;  1 drivers
v0x124b955c0_0 .net "mem_byte_en", 3 0, L_0x113e07960;  1 drivers
v0x124b956a0_0 .net "mem_rdata", 31 0, L_0x113e09910;  1 drivers
v0x124b95770_0 .net "mem_read_en", 0 0, L_0x113e076b0;  1 drivers
L_0x118044cd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124b95800_0 .net "mem_ready", 0 0, L_0x118044cd8;  1 drivers
v0x124b95890_0 .net "mem_size_in", 1 0, v0x124b75680_0;  alias, 1 drivers
v0x124b95940_0 .net "mem_wdata", 31 0, L_0x113e078f0;  1 drivers
v0x124b95a10_0 .net "mem_write_en", 0 0, L_0x113e077b0;  1 drivers
v0x124b95ae0_0 .net "mov_rm_in", 0 0, v0x124b758c0_0;  alias, 1 drivers
v0x124b95b70_0 .net "pc_in", 31 0, v0x124b759e0_0;  alias, 1 drivers
v0x124b95c00_0 .net "phys_addr", 31 0, L_0x113e04b40;  1 drivers
v0x124b95cd0_0 .net "rd_in", 4 0, v0x124b75b40_0;  alias, 1 drivers
v0x124b95d60_0 .net "rd_out", 4 0, L_0x113e0a2e0;  alias, 1 drivers
v0x124b95df0_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
v0x124b95e80_0 .net "rm_value_in", 31 0, v0x124b75d40_0;  alias, 1 drivers
v0x124b95f30_0 .net "sb_byte_match", 0 0, L_0x113e0a0d0;  1 drivers
v0x124b95fc0_0 .net "sb_enq_addr", 31 0, L_0x113e085a0;  1 drivers
v0x124b96090_0 .net "sb_enq_byte_en", 3 0, L_0x113e08f60;  1 drivers
v0x124b96170_0 .net "sb_enq_data", 31 0, L_0x113e08ef0;  1 drivers
v0x124b96240_0 .net "sb_enq_valid", 0 0, L_0x113e089d0;  1 drivers
v0x124b96310_0 .net "sb_load_byte", 7 0, L_0x113e0a200;  1 drivers
v0x124b963a0_0 .net "sb_lookup_be", 3 0, v0x124b91240_0;  1 drivers
v0x124b96430_0 .net "sb_lookup_data", 31 0, v0x124b91360_0;  1 drivers
v0x124b964c0_0 .net "sb_lookup_hit", 0 0, v0x124b91400_0;  1 drivers
v0x124b96570_0 .net "sb_mem_addr", 31 0, v0x124b916e0_0;  1 drivers
v0x124b96640_0 .net "sb_mem_byte_en", 3 0, v0x124b917a0_0;  1 drivers
v0x124b96710_0 .net "sb_mem_data", 31 0, v0x124b91830_0;  1 drivers
v0x124b967e0_0 .net "sb_mem_valid", 0 0, v0x124b91950_0;  1 drivers
v0x124b968b0_0 .net "sb_ready", 0 0, L_0x113e05340;  1 drivers
v0x124b96940_0 .net "sb_stall", 0 0, v0x124b91a70_0;  1 drivers
v0x124b969d0_0 .net "sb_word_match", 0 0, L_0x113e0a670;  1 drivers
v0x124b96a60_0 .net "stall_req", 0 0, L_0x113e0b9a0;  alias, 1 drivers
v0x124b96b30_0 .net "store_byte_en", 3 0, L_0x113e055d0;  1 drivers
v0x124b96bc0_0 .net "store_wdata_aligned", 31 0, L_0x113e05e10;  1 drivers
v0x124b96c50_0 .net "tlb_fault_addr", 31 0, L_0x113e04fa0;  alias, 1 drivers
v0x124b96ce0_0 .net "tlb_fault_pc", 31 0, L_0x113e050a0;  alias, 1 drivers
v0x124b96d90_0 .net "tlb_miss", 0 0, L_0x113e04eb0;  alias, 1 drivers
v0x124b96e30_0 .net "tlbwrite_allowed", 0 0, L_0x124bff150;  1 drivers
v0x124b96ee0_0 .net "tlbwrite_in", 0 0, v0x124b76090_0;  alias, 1 drivers
v0x124b96f90_0 .net "tlbwrite_priv_fault", 0 0, L_0x124bff240;  alias, 1 drivers
v0x124b97020_0 .net "vm_enable", 0 0, L_0x124bf83a0;  alias, 1 drivers
v0x124b970d0_0 .net "wb_data_out", 31 0, L_0x113e0bbf0;  alias, 1 drivers
v0x124b97180_0 .net "write_data_in", 31 0, v0x124b75f40_0;  alias, 1 drivers
L_0x124bff0b0 .reduce/nor L_0x124bf83a0;
L_0x124bff4e0 .reduce/nor L_0x124bf83a0;
L_0x113e04b40 .functor MUXZ 32, v0x124b74cf0_0, L_0x113e04970, L_0x113e04ad0, C4<>;
L_0x113e04d90 .reduce/nor L_0x113e04720;
L_0x113e053b0 .part v0x124b74cf0_0, 0, 2;
L_0x113e05450 .cmp/eq 2, v0x124b75680_0, L_0x118044e40;
L_0x113e054f0 .shift/l 4, L_0x118044e88, L_0x113e053b0;
L_0x113e055d0 .functor MUXZ 4, L_0x118044ed0, L_0x113e054f0, L_0x113e05450, C4<>;
L_0x113e05770 .cmp/eq 2, v0x124b75680_0, L_0x118044f18;
L_0x113e058e0 .part v0x124b75f40_0, 0, 8;
L_0x113e05980 .concat [ 8 24 0 0], L_0x113e058e0, L_0x118044f60;
L_0x113e05ac0 .concat [ 2 30 0 0], L_0x113e053b0, L_0x118044fa8;
L_0x113e05be0 .arith/mult 32, L_0x113e05ac0, L_0x118044ff0;
L_0x113e05d30 .shift/l 32, L_0x113e05980, L_0x113e05be0;
L_0x113e05e10 .functor MUXZ 32, v0x124b75f40_0, L_0x113e05d30, L_0x113e05770, C4<>;
L_0x113e08be0 .reduce/nor L_0x113e04eb0;
L_0x113e091b0 .reduce/nor L_0x113e04eb0;
L_0x113e09450 .reduce/nor L_0x113e04eb0;
L_0x113e095f0 .cmp/eq 2, v0x124b75680_0, L_0x1180452c0;
L_0x113e09a00 .concat [ 2 30 0 0], L_0x113e053b0, L_0x118045350;
L_0x113e09b00 .arith/mult 32, L_0x113e09a00, L_0x118045398;
L_0x113e09690 .shift/r 32, L_0x113e07af0, L_0x113e09b00;
L_0x113e09d30 .part L_0x113e09690, 0, 8;
L_0x113e09ed0 .concat [ 2 30 0 0], L_0x113e053b0, L_0x1180453e0;
L_0x113e09f70 .arith/mult 32, L_0x113e09ed0, L_0x118045428;
L_0x113e0a160 .shift/r 32, v0x124b91360_0, L_0x113e09f70;
L_0x113e0a200 .part L_0x113e0a160, 0, 8;
L_0x113e0a380 .part/v v0x124b91240_0, L_0x113e053b0, 1;
L_0x113e0a4a0 .cmp/eq 4, v0x124b91240_0, L_0x118045470;
L_0x113e0a6e0 .cmp/eq 2, v0x124b75680_0, L_0x1180454b8;
L_0x113e0a780 .concat [ 8 24 0 0], L_0x113e0a200, L_0x118045500;
L_0x113e0a960 .functor MUXZ 32, L_0x113e07af0, L_0x113e0a780, L_0x113e0a0d0, C4<>;
L_0x113e0aa00 .functor MUXZ 32, L_0x113e07af0, v0x124b91360_0, L_0x113e0a670, C4<>;
L_0x113e0a8a0 .functor MUXZ 32, L_0x113e0aa00, L_0x113e0a960, L_0x113e0a6e0, C4<>;
L_0x113e0ac70 .concat [ 2 30 0 0], L_0x113e053b0, L_0x118045548;
L_0x113e0aaa0 .arith/mult 32, L_0x113e0ac70, L_0x118045590;
L_0x113e0af30 .shift/r 32, L_0x113e0a8a0, L_0x113e0aaa0;
L_0x113e0ae10 .part L_0x113e0af30, 0, 8;
L_0x113e0b140 .cmp/eq 2, v0x124b75680_0, L_0x1180455d8;
L_0x113e0b010 .concat [ 8 24 0 0], L_0x113e0ae10, L_0x118045620;
L_0x113e0b320 .part L_0x113e0ae10, 7, 1;
LS_0x113e0b1e0_0_0 .concat [ 1 1 1 1], L_0x113e0b320, L_0x113e0b320, L_0x113e0b320, L_0x113e0b320;
LS_0x113e0b1e0_0_4 .concat [ 1 1 1 1], L_0x113e0b320, L_0x113e0b320, L_0x113e0b320, L_0x113e0b320;
LS_0x113e0b1e0_0_8 .concat [ 1 1 1 1], L_0x113e0b320, L_0x113e0b320, L_0x113e0b320, L_0x113e0b320;
LS_0x113e0b1e0_0_12 .concat [ 1 1 1 1], L_0x113e0b320, L_0x113e0b320, L_0x113e0b320, L_0x113e0b320;
LS_0x113e0b1e0_0_16 .concat [ 1 1 1 1], L_0x113e0b320, L_0x113e0b320, L_0x113e0b320, L_0x113e0b320;
LS_0x113e0b1e0_0_20 .concat [ 1 1 1 1], L_0x113e0b320, L_0x113e0b320, L_0x113e0b320, L_0x113e0b320;
LS_0x113e0b1e0_1_0 .concat [ 4 4 4 4], LS_0x113e0b1e0_0_0, LS_0x113e0b1e0_0_4, LS_0x113e0b1e0_0_8, LS_0x113e0b1e0_0_12;
LS_0x113e0b1e0_1_4 .concat [ 4 4 0 0], LS_0x113e0b1e0_0_16, LS_0x113e0b1e0_0_20;
L_0x113e0b1e0 .concat [ 16 8 0 0], LS_0x113e0b1e0_1_0, LS_0x113e0b1e0_1_4;
L_0x113e0b280 .concat [ 8 24 0 0], L_0x113e0ae10, L_0x113e0b1e0;
L_0x113e0b660 .functor MUXZ 32, L_0x113e0b280, L_0x113e0b010, v0x124b75530_0, C4<>;
L_0x113e0b400 .functor MUXZ 32, L_0x113e0a8a0, L_0x113e0b660, L_0x113e0b140, C4<>;
L_0x113e0bb10 .functor MUXZ 32, v0x124b74cf0_0, L_0x113e0b400, v0x124b75110_0, C4<>;
L_0x113e0bbf0 .functor MUXZ 32, L_0x113e0bb10, v0x124b75d40_0, v0x124b758c0_0, C4<>;
S_0x124b884c0 .scope module, "data_mem" "data_memory" 21 175, 22 1 0, S_0x124b87f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_instruction";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "data_memory_in";
    .port_info 5 /INPUT 4 "byte_en";
    .port_info 6 /OUTPUT 32 "data_memory_out";
L_0x113e09910 .functor BUFZ 32, L_0x113e09730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124b887e0_0 .net *"_ivl_0", 31 0, L_0x113e09730;  1 drivers
v0x124b888a0_0 .net *"_ivl_3", 11 0, L_0x113e097d0;  1 drivers
v0x124b88940_0 .net *"_ivl_4", 13 0, L_0x113e09870;  1 drivers
L_0x118045308 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b889d0_0 .net *"_ivl_7", 1 0, L_0x118045308;  1 drivers
v0x124b88a60_0 .net "address", 31 0, v0x124b8c840_0;  alias, 1 drivers
v0x124b88b50_0 .net "byte_en", 3 0, L_0x113e07960;  alias, 1 drivers
v0x124b88c00_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b88c90 .array "data_mem", 4095 0, 31 0;
v0x124b88d30_0 .net "data_memory_in", 31 0, L_0x113e078f0;  alias, 1 drivers
v0x124b88e40_0 .net "data_memory_out", 31 0, L_0x113e09910;  alias, 1 drivers
v0x124b88ef0_0 .var "new_word", 31 0;
v0x124b88fa0_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
v0x124b89030_0 .net "store_instruction", 0 0, L_0x113e077b0;  alias, 1 drivers
E_0x124b88780 .event posedge, v0x124b74da0_0;
L_0x113e09730 .array/port v0x124b88c90, L_0x113e09870;
L_0x113e097d0 .part v0x124b8c840_0, 2, 12;
L_0x113e09870 .concat [ 12 2 0 0], L_0x113e097d0, L_0x118045308;
S_0x124b89140 .scope module, "dcache" "data_cache" 21 105, 23 22 0, S_0x124b87f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cpu_read_en";
    .port_info 3 /INPUT 1 "cpu_write_en";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_byte_en";
    .port_info 7 /OUTPUT 32 "cpu_rdata";
    .port_info 8 /OUTPUT 1 "cpu_stall";
    .port_info 9 /OUTPUT 1 "sb_enq_valid";
    .port_info 10 /OUTPUT 32 "sb_enq_addr";
    .port_info 11 /OUTPUT 32 "sb_enq_data";
    .port_info 12 /OUTPUT 4 "sb_enq_byte_en";
    .port_info 13 /INPUT 1 "sb_drain_valid";
    .port_info 14 /INPUT 32 "sb_drain_addr";
    .port_info 15 /INPUT 32 "sb_drain_data";
    .port_info 16 /INPUT 4 "sb_drain_byte_en";
    .port_info 17 /OUTPUT 1 "mem_read_en";
    .port_info 18 /OUTPUT 1 "mem_write_en";
    .port_info 19 /OUTPUT 32 "mem_addr";
    .port_info 20 /OUTPUT 32 "mem_wdata";
    .port_info 21 /OUTPUT 4 "mem_byte_en";
    .port_info 22 /INPUT 32 "mem_rdata";
    .port_info 23 /INPUT 1 "mem_ready";
P_0x124b89310 .param/l "BYTES_PER_WORD" 1 23 74, +C4<00000000000000000000000000000100>;
P_0x124b89350 .param/l "LINE_COUNT" 1 23 68, +C4<00000000000000000000000000000100>;
P_0x124b89390 .param/l "LINE_COUNT_BITS" 1 23 69, +C4<00000000000000000000000000000010>;
P_0x124b893d0 .param/l "LINE_OFFSET_BITS" 1 23 72, +C4<00000000000000000000000000000100>;
P_0x124b89410 .param/l "LINE_SIZE_BYTES" 1 23 71, +C4<00000000000000000000000000010000>;
P_0x124b89450 .param/l "STATE_IDLE" 1 23 127, C4<00>;
P_0x124b89490 .param/l "STATE_MISS_WAIT" 1 23 128, C4<01>;
P_0x124b894d0 .param/l "TAG_BITS" 1 23 77, +C4<0000000000000000000000000000011010>;
P_0x124b89510 .param/l "WORD_OFFSET_BITS" 1 23 75, +C4<00000000000000000000000000000010>;
L_0x113e05fb0 .functor BUFZ 1, L_0x113e08e20, C4<0>, C4<0>, C4<0>;
L_0x113e06020 .functor BUFZ 1, L_0x113e09360, C4<0>, C4<0>, C4<0>;
L_0x113e06750 .functor BUFZ 1, L_0x113e06550, C4<0>, C4<0>, C4<0>;
L_0x113e06a10 .functor BUFZ 26, L_0x113e06800, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x113e06c40 .functor AND 1, L_0x113e06750, L_0x113e06ac0, C4<1>, C4<1>;
L_0x113e06f60 .functor BUFZ 1, L_0x113e06cf0, C4<0>, C4<0>, C4<0>;
L_0x113e06eb0 .functor BUFZ 26, L_0x113e06fd0, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x113e073b0 .functor AND 1, L_0x113e06f60, L_0x113e07290, C4<1>, C4<1>;
L_0x113e076b0 .functor BUFZ 1, v0x124b8cb10_0, C4<0>, C4<0>, C4<0>;
L_0x113e077b0 .functor BUFZ 1, v0x124b8b870_0, C4<0>, C4<0>, C4<0>;
L_0x113e078f0 .functor BUFZ 32, v0x124b8cd10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x113e07960 .functor BUFZ 4, v0x124b8c960_0, C4<0000>, C4<0000>, C4<0000>;
L_0x113e07a40 .functor AND 1, L_0x113e08e20, L_0x113e06c40, C4<1>, C4<1>;
L_0x113e07d10 .functor AND 1, L_0x113e07c70, v0x124b8d050_0, C4<1>, C4<1>;
L_0x113e07ff0 .functor AND 1, L_0x113e07d10, L_0x113e07e60, C4<1>, C4<1>;
L_0x113e08320 .functor AND 1, L_0x113e08060, L_0x113e08180, C4<1>, C4<1>;
L_0x113e08630 .functor AND 1, L_0x113e08e20, L_0x113e084c0, C4<1>, C4<1>;
L_0x113e08720 .functor AND 1, L_0x113e09360, L_0x113e08260, C4<1>, C4<1>;
L_0x113e08870 .functor OR 1, L_0x113e08630, L_0x113e08720, C4<0>, C4<0>;
L_0x113e088e0 .functor AND 1, L_0x113e08420, L_0x113e08870, C4<1>, C4<1>;
L_0x113e08a80 .functor OR 1, L_0x113e08320, L_0x113e088e0, C4<0>, C4<0>;
L_0x113e08b30 .functor AND 1, L_0x113e06020, L_0x113e06c40, C4<1>, C4<1>;
L_0x113e089d0 .functor AND 1, L_0x113e08b30, L_0x113e08ca0, C4<1>, C4<1>;
L_0x113e085a0 .functor BUFZ 32, L_0x113e04b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x113e08ef0 .functor BUFZ 32, L_0x113e05e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x113e08f60 .functor BUFZ 4, L_0x113e055d0, C4<0000>, C4<0000>, C4<0000>;
v0x124b8a150_0 .net *"_ivl_101", 0 0, L_0x113e084c0;  1 drivers
v0x124b8a1e0_0 .net *"_ivl_103", 0 0, L_0x113e08630;  1 drivers
v0x124b8a280_0 .net *"_ivl_105", 0 0, L_0x113e08260;  1 drivers
v0x124b8a330_0 .net *"_ivl_107", 0 0, L_0x113e08720;  1 drivers
v0x124b8a3d0_0 .net *"_ivl_109", 0 0, L_0x113e08870;  1 drivers
v0x124b8a4b0_0 .net *"_ivl_111", 0 0, L_0x113e088e0;  1 drivers
v0x124b8a550_0 .net *"_ivl_115", 0 0, L_0x113e08b30;  1 drivers
v0x124b8a5f0_0 .net *"_ivl_117", 0 0, L_0x113e08ca0;  1 drivers
v0x124b8a690_0 .net *"_ivl_16", 0 0, L_0x113e06550;  1 drivers
v0x124b8a7a0_0 .net *"_ivl_18", 3 0, L_0x113e065f0;  1 drivers
L_0x118045038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b8a850_0 .net *"_ivl_21", 1 0, L_0x118045038;  1 drivers
v0x124b8a900_0 .net *"_ivl_24", 25 0, L_0x113e06800;  1 drivers
v0x124b8a9b0_0 .net *"_ivl_26", 3 0, L_0x113e068f0;  1 drivers
L_0x118045080 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b8aa60_0 .net *"_ivl_29", 1 0, L_0x118045080;  1 drivers
v0x124b8ab10_0 .net *"_ivl_32", 0 0, L_0x113e06ac0;  1 drivers
v0x124b8abb0_0 .net *"_ivl_36", 0 0, L_0x113e06cf0;  1 drivers
v0x124b8ac60_0 .net *"_ivl_38", 3 0, L_0x113e06d90;  1 drivers
L_0x1180450c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b8adf0_0 .net *"_ivl_41", 1 0, L_0x1180450c8;  1 drivers
v0x124b8ae80_0 .net *"_ivl_44", 25 0, L_0x113e06fd0;  1 drivers
v0x124b8af30_0 .net *"_ivl_46", 3 0, L_0x113e07070;  1 drivers
L_0x118045110 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b8afe0_0 .net *"_ivl_49", 1 0, L_0x118045110;  1 drivers
v0x124b8b090_0 .net *"_ivl_52", 0 0, L_0x113e07290;  1 drivers
v0x124b8b130_0 .net *"_ivl_57", 27 0, L_0x113e074a0;  1 drivers
L_0x118045158 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x124b8b1e0_0 .net/2u *"_ivl_58", 3 0, L_0x118045158;  1 drivers
v0x124b8b290_0 .net *"_ivl_73", 0 0, L_0x113e07a40;  1 drivers
L_0x1180451a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x124b8b330_0 .net/2u *"_ivl_76", 1 0, L_0x1180451a0;  1 drivers
v0x124b8b3e0_0 .net *"_ivl_78", 0 0, L_0x113e07c70;  1 drivers
v0x124b8b480_0 .net *"_ivl_81", 0 0, L_0x113e07d10;  1 drivers
L_0x1180451e8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x124b8b520_0 .net/2u *"_ivl_82", 3 0, L_0x1180451e8;  1 drivers
v0x124b8b5d0_0 .net *"_ivl_84", 0 0, L_0x113e07e60;  1 drivers
L_0x118045230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b8b670_0 .net/2u *"_ivl_88", 1 0, L_0x118045230;  1 drivers
v0x124b8b720_0 .net *"_ivl_90", 0 0, L_0x113e08060;  1 drivers
v0x124b8b7c0_0 .net *"_ivl_93", 0 0, L_0x113e08180;  1 drivers
v0x124b8ad00_0 .net *"_ivl_95", 0 0, L_0x113e08320;  1 drivers
L_0x118045278 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b8ba50_0 .net/2u *"_ivl_96", 1 0, L_0x118045278;  1 drivers
v0x124b8bae0_0 .net *"_ivl_98", 0 0, L_0x113e08420;  1 drivers
v0x124b8bb70_0 .net "addr_index", 1 0, L_0x113e061b0;  1 drivers
v0x124b8bc00_0 .net "addr_tag", 25 0, L_0x113e06250;  1 drivers
v0x124b8bcb0_0 .net "addr_word_offset", 1 0, L_0x113e06090;  1 drivers
v0x124b8bd60_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b8bdf0_0 .net "cpu_addr", 31 0, L_0x113e04b40;  alias, 1 drivers
v0x124b8bea0_0 .net "cpu_byte_en", 3 0, L_0x113e055d0;  alias, 1 drivers
v0x124b8bf50_0 .net "cpu_rdata", 31 0, L_0x113e07af0;  alias, 1 drivers
v0x124b8c000_0 .net "cpu_read_en", 0 0, L_0x113e08e20;  1 drivers
v0x124b8c0a0_0 .net "cpu_stall", 0 0, L_0x113e08a80;  alias, 1 drivers
v0x124b8c140_0 .net "cpu_wdata", 31 0, L_0x113e05e10;  alias, 1 drivers
v0x124b8c1f0_0 .net "cpu_write_en", 0 0, L_0x113e09360;  1 drivers
v0x124b8c290 .array "data_array", 3 0, 127 0;
v0x124b8c390_0 .net "hit", 0 0, L_0x113e06c40;  1 drivers
v0x124b8c430_0 .net "line_base_addr", 31 0, L_0x113e075d0;  1 drivers
v0x124b8c4e0_0 .net "line_tag", 25 0, L_0x113e06a10;  1 drivers
v0x124b8c590_0 .net "line_valid", 0 0, L_0x113e06750;  1 drivers
v0x124b8c630_0 .var "line_word", 31 0;
v0x124b8c6e0_0 .net "load_req", 0 0, L_0x113e05fb0;  1 drivers
v0x124b8c780_0 .net "mem_addr", 31 0, v0x124b8c840_0;  alias, 1 drivers
v0x124b8c840_0 .var "mem_addr_r", 31 0;
v0x124b8c8d0_0 .net "mem_byte_en", 3 0, L_0x113e07960;  alias, 1 drivers
v0x124b8c960_0 .var "mem_byte_en_r", 3 0;
v0x124b8c9f0_0 .net "mem_rdata", 31 0, L_0x113e09910;  alias, 1 drivers
v0x124b8ca80_0 .net "mem_read_en", 0 0, L_0x113e076b0;  alias, 1 drivers
v0x124b8cb10_0 .var "mem_read_en_r", 0 0;
v0x124b8cbb0_0 .net "mem_ready", 0 0, L_0x118044cd8;  alias, 1 drivers
v0x124b8cc50_0 .net "mem_wdata", 31 0, L_0x113e078f0;  alias, 1 drivers
v0x124b8cd10_0 .var "mem_wdata_r", 31 0;
v0x124b8cdb0_0 .net "mem_write_en", 0 0, L_0x113e077b0;  alias, 1 drivers
v0x124b8b870_0 .var "mem_write_en_r", 0 0;
v0x124b8b900_0 .var "miss_counter", 3 0;
v0x124b8b9b0_0 .var "pend_addr", 31 0;
v0x124b8ce50_0 .var "pend_byte_en", 3 0;
v0x124b8cf00_0 .var "pend_index", 1 0;
v0x124b8cfb0_0 .var "pend_is_load", 0 0;
v0x124b8d050_0 .var "pend_is_store", 0 0;
v0x124b8d0f0_0 .var "pend_tag", 25 0;
v0x124b8d1a0_0 .var "pend_wdata", 31 0;
v0x124b8d250_0 .var "pend_word_off", 1 0;
v0x124b8d300_0 .var "refill_buf", 127 0;
v0x124b8d3b0_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
v0x124b8d440_0 .net "sb_drain_addr", 31 0, v0x124b916e0_0;  alias, 1 drivers
v0x124b8d4f0_0 .net "sb_drain_byte_en", 3 0, v0x124b917a0_0;  alias, 1 drivers
v0x124b8d5a0_0 .net "sb_drain_data", 31 0, v0x124b91830_0;  alias, 1 drivers
v0x124b8d650_0 .net "sb_drain_valid", 0 0, v0x124b91950_0;  alias, 1 drivers
v0x124b8d6f0_0 .net "sb_enq_addr", 31 0, L_0x113e085a0;  alias, 1 drivers
v0x124b8d7a0_0 .net "sb_enq_byte_en", 3 0, L_0x113e08f60;  alias, 1 drivers
v0x124b8d850_0 .net "sb_enq_data", 31 0, L_0x113e08ef0;  alias, 1 drivers
v0x124b8d900_0 .net "sb_enq_valid", 0 0, L_0x113e089d0;  alias, 1 drivers
v0x124b8d9a0_0 .net "sb_hit", 0 0, L_0x113e073b0;  1 drivers
v0x124b8da40_0 .net "sb_index", 1 0, L_0x113e06390;  1 drivers
v0x124b8daf0_0 .net "sb_line_tag", 25 0, L_0x113e06eb0;  1 drivers
v0x124b8dba0_0 .net "sb_line_valid", 0 0, L_0x113e06f60;  1 drivers
v0x124b8dc40_0 .net "sb_tag", 25 0, L_0x113e064b0;  1 drivers
v0x124b8dcf0_0 .net "sb_word_offset", 1 0, L_0x113e062f0;  1 drivers
v0x124b8dda0_0 .var "state", 1 0;
v0x124b8de50_0 .net "store_finishing", 0 0, L_0x113e07ff0;  1 drivers
v0x124b8def0_0 .net "store_req", 0 0, L_0x113e06020;  1 drivers
v0x124b8df90_0 .var "store_req_d", 0 0;
v0x124b8e030 .array "tag_array", 3 0, 25 0;
v0x124b8e0d0 .array "valid_array", 3 0, 0 0;
E_0x124b89800/0 .event anyedge, v0x124b8dda0_0, v0x124b8cfb0_0, v0x124b8b900_0, v0x124b8c430_0;
E_0x124b89800/1 .event anyedge, v0x124b8d050_0, v0x124b8b9b0_0, v0x124b8d1a0_0, v0x124b8ce50_0;
E_0x124b89800/2 .event anyedge, v0x124b8d650_0, v0x124b8cb10_0, v0x124b8d440_0, v0x124b8d5a0_0;
E_0x124b89800/3 .event anyedge, v0x124b8d4f0_0;
E_0x124b89800 .event/or E_0x124b89800/0, E_0x124b89800/1, E_0x124b89800/2, E_0x124b89800/3;
v0x124b8c290_0 .array/port v0x124b8c290, 0;
v0x124b8c290_1 .array/port v0x124b8c290, 1;
E_0x124b89840/0 .event anyedge, v0x124b8bcb0_0, v0x124b8bb70_0, v0x124b8c290_0, v0x124b8c290_1;
v0x124b8c290_2 .array/port v0x124b8c290, 2;
v0x124b8c290_3 .array/port v0x124b8c290, 3;
E_0x124b89840/1 .event anyedge, v0x124b8c290_2, v0x124b8c290_3;
E_0x124b89840 .event/or E_0x124b89840/0, E_0x124b89840/1;
L_0x113e06090 .part L_0x113e04b40, 2, 2;
L_0x113e061b0 .part L_0x113e04b40, 4, 2;
L_0x113e06250 .part L_0x113e04b40, 6, 26;
L_0x113e062f0 .part v0x124b916e0_0, 2, 2;
L_0x113e06390 .part v0x124b916e0_0, 4, 2;
L_0x113e064b0 .part v0x124b916e0_0, 6, 26;
L_0x113e06550 .array/port v0x124b8e0d0, L_0x113e065f0;
L_0x113e065f0 .concat [ 2 2 0 0], L_0x113e061b0, L_0x118045038;
L_0x113e06800 .array/port v0x124b8e030, L_0x113e068f0;
L_0x113e068f0 .concat [ 2 2 0 0], L_0x113e061b0, L_0x118045080;
L_0x113e06ac0 .cmp/eq 26, L_0x113e06a10, L_0x113e06250;
L_0x113e06cf0 .array/port v0x124b8e0d0, L_0x113e06d90;
L_0x113e06d90 .concat [ 2 2 0 0], L_0x113e06390, L_0x1180450c8;
L_0x113e06fd0 .array/port v0x124b8e030, L_0x113e07070;
L_0x113e07070 .concat [ 2 2 0 0], L_0x113e06390, L_0x118045110;
L_0x113e07290 .cmp/eq 26, L_0x113e06eb0, L_0x113e064b0;
L_0x113e074a0 .part v0x124b8b9b0_0, 4, 28;
L_0x113e075d0 .concat [ 4 28 0 0], L_0x118045158, L_0x113e074a0;
L_0x113e07af0 .functor MUXZ 32, L_0x113e09910, v0x124b8c630_0, L_0x113e07a40, C4<>;
L_0x113e07c70 .cmp/eq 2, v0x124b8dda0_0, L_0x1180451a0;
L_0x113e07e60 .cmp/eq 4, v0x124b8b900_0, L_0x1180451e8;
L_0x113e08060 .cmp/ne 2, v0x124b8dda0_0, L_0x118045230;
L_0x113e08180 .reduce/nor L_0x113e07ff0;
L_0x113e08420 .cmp/eq 2, v0x124b8dda0_0, L_0x118045278;
L_0x113e084c0 .reduce/nor L_0x113e06c40;
L_0x113e08260 .reduce/nor L_0x113e06c40;
L_0x113e08ca0 .reduce/nor v0x124b8df90_0;
S_0x124b89d10 .scope function.vec4.s32, "merge_word" "merge_word" 23 140, 23 140 0, S_0x124b89140;
 .timescale 0 0;
v0x124b89ed0_0 .var "be", 3 0;
; Variable merge_word is vec4 return value of scope S_0x124b89d10
v0x124b8a030_0 .var "new_w", 31 0;
v0x124b8a0c0_0 .var "old_w", 31 0;
TD_vm_tb.uut.mem_stage_inst.dcache.merge_word ;
    %load/vec4 v0x124b89ed0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_4.32, 8;
    %load/vec4 v0x124b8a030_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_4.33, 8;
T_4.32 ; End of true expr.
    %load/vec4 v0x124b8a0c0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_4.33, 8;
 ; End of false expr.
    %blend;
T_4.33;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x124b89ed0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %load/vec4 v0x124b8a030_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %load/vec4 v0x124b8a0c0_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x124b89ed0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_4.36, 8;
    %load/vec4 v0x124b8a030_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_4.37, 8;
T_4.36 ; End of true expr.
    %load/vec4 v0x124b8a0c0_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_4.37, 8;
 ; End of false expr.
    %blend;
T_4.37;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x124b89ed0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_4.38, 8;
    %load/vec4 v0x124b8a030_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_4.39, 8;
T_4.38 ; End of true expr.
    %load/vec4 v0x124b8a0c0_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_4.39, 8;
 ; End of false expr.
    %blend;
T_4.39;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %end;
S_0x124b8e3a0 .scope module, "dtlb" "simple_tlb" 21 75, 15 9 0, S_0x124b87f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "lookup_va";
    .port_info 3 /INPUT 1 "lookup_valid";
    .port_info 4 /OUTPUT 1 "lookup_hit";
    .port_info 5 /OUTPUT 32 "lookup_pa";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 32 "write_va";
    .port_info 8 /INPUT 32 "write_pa";
P_0x124b8e580 .param/l "ENTRY_COUNT" 1 15 25, +C4<00000000000000000000000000000100>;
P_0x124b8e5c0 .param/l "INDEX_BITS" 1 15 26, +C4<00000000000000000000000000000010>;
P_0x124b8e600 .param/l "PPN_BITS" 1 15 28, +C4<00000000000000000000000000001000>;
P_0x124b8e640 .param/l "VPN_BITS" 1 15 27, +C4<00000000000000000000000000010100>;
L_0x124bffe50 .functor BUFZ 1, L_0x124bffc00, C4<0>, C4<0>, C4<0>;
L_0x113e041c0 .functor BUFZ 18, L_0x124bfff00, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x113e044e0 .functor BUFZ 8, L_0x113e04230, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x113e04550 .functor AND 1, L_0x124bff000, L_0x124bffe50, C4<1>, C4<1>;
L_0x113e04720 .functor AND 1, L_0x113e04550, L_0x113e04600, C4<1>, C4<1>;
v0x124b8e8f0_0 .net *"_ivl_14", 0 0, L_0x124bffc00;  1 drivers
v0x124b8e9a0_0 .net *"_ivl_16", 3 0, L_0x124bffcc0;  1 drivers
L_0x118044d20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b8ea40_0 .net *"_ivl_19", 1 0, L_0x118044d20;  1 drivers
v0x124b8ead0_0 .net *"_ivl_22", 17 0, L_0x124bfff00;  1 drivers
v0x124b8eb60_0 .net *"_ivl_24", 3 0, L_0x113e04080;  1 drivers
L_0x118044d68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b8ec30_0 .net *"_ivl_27", 1 0, L_0x118044d68;  1 drivers
v0x124b8ece0_0 .net *"_ivl_30", 7 0, L_0x113e04230;  1 drivers
v0x124b8ed90_0 .net *"_ivl_32", 3 0, L_0x113e042f0;  1 drivers
L_0x118044db0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124b8ee40_0 .net *"_ivl_35", 1 0, L_0x118044db0;  1 drivers
v0x124b8ef50_0 .net *"_ivl_39", 0 0, L_0x113e04550;  1 drivers
v0x124b8eff0_0 .net *"_ivl_40", 0 0, L_0x113e04600;  1 drivers
L_0x118044df8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x124b8f090_0 .net/2u *"_ivl_44", 11 0, L_0x118044df8;  1 drivers
v0x124b8f140_0 .net *"_ivl_47", 11 0, L_0x113e04850;  1 drivers
v0x124b8f1f0_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b8f280_0 .net "entry_ppn", 7 0, L_0x113e044e0;  1 drivers
v0x124b8f330_0 .net "entry_tag", 17 0, L_0x113e041c0;  1 drivers
v0x124b8f3e0_0 .net "entry_valid", 0 0, L_0x124bffe50;  1 drivers
v0x124b8f570_0 .var/i "i", 31 0;
v0x124b8f600_0 .net "lookup_hit", 0 0, L_0x113e04720;  alias, 1 drivers
v0x124b8f690_0 .net "lookup_idx", 1 0, L_0x124bff710;  1 drivers
v0x124b8f740_0 .net "lookup_pa", 31 0, L_0x113e04970;  alias, 1 drivers
v0x124b8f7f0_0 .net "lookup_tag", 17 0, L_0x124bff7f0;  1 drivers
v0x124b8f8a0_0 .net "lookup_va", 31 0, v0x124b74cf0_0;  alias, 1 drivers
v0x124b8f960_0 .net "lookup_valid", 0 0, L_0x124bff000;  alias, 1 drivers
v0x124b8f9f0_0 .net "lookup_vpn", 19 0, L_0x124bff670;  1 drivers
v0x124b8fa80 .array "ppn_array", 3 0, 7 0;
v0x124b8fb10_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
v0x124b8fba0 .array "tag_array", 3 0, 17 0;
v0x124b8fc30 .array "valid_array", 3 0, 0 0;
v0x124b8fcc0_0 .net "write_en", 0 0, L_0x124bff150;  alias, 1 drivers
v0x124b8fd50_0 .net "write_idx", 1 0, L_0x124bff930;  1 drivers
v0x124b8fde0_0 .net "write_pa", 31 0, v0x124b75f40_0;  alias, 1 drivers
v0x124b8fe90_0 .net "write_ppn", 7 0, L_0x124bffae0;  1 drivers
v0x124b8f480_0 .net "write_tag", 17 0, L_0x124bffa40;  1 drivers
v0x124b90120_0 .net "write_va", 31 0, v0x124b74cf0_0;  alias, 1 drivers
v0x124b901f0_0 .net "write_vpn", 19 0, L_0x124bff890;  1 drivers
L_0x124bff670 .part v0x124b74cf0_0, 12, 20;
L_0x124bff710 .part L_0x124bff670, 0, 2;
L_0x124bff7f0 .part L_0x124bff670, 2, 18;
L_0x124bff890 .part v0x124b74cf0_0, 12, 20;
L_0x124bff930 .part L_0x124bff890, 0, 2;
L_0x124bffa40 .part L_0x124bff890, 2, 18;
L_0x124bffae0 .part v0x124b75f40_0, 12, 8;
L_0x124bffc00 .array/port v0x124b8fc30, L_0x124bffcc0;
L_0x124bffcc0 .concat [ 2 2 0 0], L_0x124bff710, L_0x118044d20;
L_0x124bfff00 .array/port v0x124b8fba0, L_0x113e04080;
L_0x113e04080 .concat [ 2 2 0 0], L_0x124bff710, L_0x118044d68;
L_0x113e04230 .array/port v0x124b8fa80, L_0x113e042f0;
L_0x113e042f0 .concat [ 2 2 0 0], L_0x124bff710, L_0x118044db0;
L_0x113e04600 .cmp/eq 18, L_0x113e041c0, L_0x124bff7f0;
L_0x113e04850 .part v0x124b74cf0_0, 0, 12;
L_0x113e04970 .concat [ 12 8 12 0], L_0x113e04850, L_0x113e044e0, L_0x118044df8;
S_0x124b90350 .scope module, "sb" "store_buffer" 21 152, 24 1 0, S_0x124b87f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_op";
    .port_info 3 /INPUT 32 "store_addr";
    .port_info 4 /INPUT 32 "store_data";
    .port_info 5 /INPUT 4 "store_byte_en";
    .port_info 6 /INPUT 1 "lookup_valid";
    .port_info 7 /INPUT 32 "lookup_addr";
    .port_info 8 /INPUT 2 "lookup_byte_off";
    .port_info 9 /INPUT 1 "lookup_word";
    .port_info 10 /OUTPUT 1 "lookup_hit";
    .port_info 11 /OUTPUT 32 "lookup_data";
    .port_info 12 /OUTPUT 4 "lookup_byte_en";
    .port_info 13 /INPUT 1 "mem_ready";
    .port_info 14 /OUTPUT 1 "mem_valid";
    .port_info 15 /OUTPUT 32 "mem_addr";
    .port_info 16 /OUTPUT 32 "mem_data";
    .port_info 17 /OUTPUT 4 "mem_byte_en";
    .port_info 18 /OUTPUT 1 "stall_pipeline";
    .port_info 19 /OUTPUT 1 "buffer_full";
v0x124b90900_0 .var "accepted", 0 0;
v0x124b909a0 .array "buffer_addr", 0 3, 31 0;
v0x124b90aa0 .array "buffer_byte_en", 0 3, 3 0;
v0x124b90bb0 .array "buffer_data", 0 3, 31 0;
v0x124b90cb0_0 .var "buffer_full", 0 0;
v0x124b90d90 .array "buffer_valid", 0 3, 0 0;
v0x124b90e60_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124b90ef0_0 .var "drain_idx", 1 0;
v0x124b90fa0_0 .var/i "i", 31 0;
v0x124b910d0_0 .var/i "j", 31 0;
v0x124b91180_0 .net "lookup_addr", 31 0, L_0x113e04b40;  alias, 1 drivers
v0x124b91240_0 .var "lookup_byte_en", 3 0;
v0x124b912d0_0 .net "lookup_byte_off", 1 0, L_0x113e053b0;  alias, 1 drivers
v0x124b91360_0 .var "lookup_data", 31 0;
v0x124b91400_0 .var "lookup_hit", 0 0;
v0x124b914a0_0 .net "lookup_valid", 0 0, L_0x113e094f0;  1 drivers
v0x124b91540_0 .net "lookup_word", 0 0, L_0x113e095f0;  1 drivers
v0x124b916e0_0 .var "mem_addr", 31 0;
v0x124b917a0_0 .var "mem_byte_en", 3 0;
v0x124b91830_0 .var "mem_data", 31 0;
v0x124b918c0_0 .net "mem_ready", 0 0, L_0x113e05340;  alias, 1 drivers
v0x124b91950_0 .var "mem_valid", 0 0;
v0x124b919e0_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
v0x124b91a70_0 .var "stall_pipeline", 0 0;
v0x124b91b00_0 .net "store_addr", 31 0, L_0x113e085a0;  alias, 1 drivers
v0x124b91bb0_0 .net "store_byte_en", 3 0, L_0x113e08f60;  alias, 1 drivers
v0x124b91c60_0 .net "store_data", 31 0, L_0x113e08ef0;  alias, 1 drivers
v0x124b91d10_0 .net "store_op", 0 0, L_0x113e089d0;  alias, 1 drivers
v0x124b90d90_0 .array/port v0x124b90d90, 0;
v0x124b90d90_1 .array/port v0x124b90d90, 1;
v0x124b90d90_2 .array/port v0x124b90d90, 2;
E_0x124b90740/0 .event anyedge, v0x124b914a0_0, v0x124b90d90_0, v0x124b90d90_1, v0x124b90d90_2;
v0x124b90d90_3 .array/port v0x124b90d90, 3;
v0x124b909a0_0 .array/port v0x124b909a0, 0;
v0x124b909a0_1 .array/port v0x124b909a0, 1;
v0x124b909a0_2 .array/port v0x124b909a0, 2;
E_0x124b90740/1 .event anyedge, v0x124b90d90_3, v0x124b909a0_0, v0x124b909a0_1, v0x124b909a0_2;
v0x124b909a0_3 .array/port v0x124b909a0, 3;
E_0x124b90740/2 .event anyedge, v0x124b909a0_3, v0x124b8bdf0_0, v0x124b91400_0, v0x124b91540_0;
v0x124b90aa0_0 .array/port v0x124b90aa0, 0;
v0x124b90aa0_1 .array/port v0x124b90aa0, 1;
v0x124b90aa0_2 .array/port v0x124b90aa0, 2;
v0x124b90aa0_3 .array/port v0x124b90aa0, 3;
E_0x124b90740/3 .event anyedge, v0x124b90aa0_0, v0x124b90aa0_1, v0x124b90aa0_2, v0x124b90aa0_3;
v0x124b90bb0_0 .array/port v0x124b90bb0, 0;
v0x124b90bb0_1 .array/port v0x124b90bb0, 1;
v0x124b90bb0_2 .array/port v0x124b90bb0, 2;
v0x124b90bb0_3 .array/port v0x124b90bb0, 3;
E_0x124b90740/4 .event anyedge, v0x124b90bb0_0, v0x124b90bb0_1, v0x124b90bb0_2, v0x124b90bb0_3;
E_0x124b90740/5 .event anyedge, v0x124b912d0_0;
E_0x124b90740 .event/or E_0x124b90740/0, E_0x124b90740/1, E_0x124b90740/2, E_0x124b90740/3, E_0x124b90740/4, E_0x124b90740/5;
E_0x124b90830/0 .event anyedge, v0x124b90d90_0, v0x124b90d90_1, v0x124b90d90_2, v0x124b90d90_3;
E_0x124b90830/1 .event anyedge, v0x124b8d650_0, v0x124b909a0_0, v0x124b909a0_1, v0x124b909a0_2;
E_0x124b90830/2 .event anyedge, v0x124b909a0_3, v0x124b90bb0_0, v0x124b90bb0_1, v0x124b90bb0_2;
E_0x124b90830/3 .event anyedge, v0x124b90bb0_3, v0x124b90aa0_0, v0x124b90aa0_1, v0x124b90aa0_2;
E_0x124b90830/4 .event anyedge, v0x124b90aa0_3;
E_0x124b90830 .event/or E_0x124b90830/0, E_0x124b90830/1, E_0x124b90830/2, E_0x124b90830/3, E_0x124b90830/4;
S_0x124b97500 .scope module, "register_table" "register_table" 4 461, 25 2 0, S_0x124b744a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "register_rs1";
    .port_info 3 /INPUT 5 "register_rs2";
    .port_info 4 /INPUT 5 "register_d";
    .port_info 5 /INPUT 32 "data_register_d_in";
    .port_info 6 /INPUT 1 "write_register_d";
    .port_info 7 /OUTPUT 32 "data_register_rs1";
    .port_info 8 /OUTPUT 32 "data_register_rs2";
    .port_info 9 /OUTPUT 32 "data_register_d_out";
L_0x113e0dcb0 .functor BUFZ 32, L_0x113e0daf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x113e0dee0 .functor BUFZ 32, L_0x113e0dd60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x113e0e150 .functor BUFZ 32, L_0x113e0df90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124b97710_0 .net *"_ivl_0", 31 0, L_0x113e0daf0;  1 drivers
v0x124b977b0_0 .net *"_ivl_10", 6 0, L_0x113e0de00;  1 drivers
L_0x118045818 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124ba7860_0 .net *"_ivl_13", 1 0, L_0x118045818;  1 drivers
v0x124ba7920_0 .net *"_ivl_16", 31 0, L_0x113e0df90;  1 drivers
v0x124ba79d0_0 .net *"_ivl_18", 6 0, L_0x113e0e030;  1 drivers
v0x124ba7ac0_0 .net *"_ivl_2", 6 0, L_0x113e0db90;  1 drivers
L_0x118045860 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124ba7b70_0 .net *"_ivl_21", 1 0, L_0x118045860;  1 drivers
L_0x1180457d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124ba7c20_0 .net *"_ivl_5", 1 0, L_0x1180457d0;  1 drivers
v0x124ba7cd0_0 .net *"_ivl_8", 31 0, L_0x113e0dd60;  1 drivers
v0x124ba7de0_0 .net "clk", 0 0, v0x124baf970_0;  alias, 1 drivers
v0x124ba7e70 .array "data_register", 31 0, 31 0;
v0x124ba7f10_0 .net "data_register_d_in", 31 0, v0x124b87dd0_0;  alias, 1 drivers
v0x124ba7fd0_0 .net "data_register_d_out", 31 0, L_0x113e0e150;  alias, 1 drivers
v0x124ba8060_0 .net "data_register_rs1", 31 0, L_0x113e0dcb0;  alias, 1 drivers
v0x124ba80f0_0 .net "data_register_rs2", 31 0, L_0x113e0dee0;  alias, 1 drivers
v0x124ba81a0_0 .var/i "i", 31 0;
v0x124ba8240_0 .net "register_d", 4 0, v0x124b87ad0_0;  alias, 1 drivers
v0x124ba83e0_0 .net "register_rs1", 4 0, L_0x124bfcdc0;  alias, 1 drivers
v0x124ba8480_0 .net "register_rs2", 4 0, L_0x124bfce60;  alias, 1 drivers
v0x124ba85a0_0 .net "reset", 0 0, v0x124bafb20_0;  alias, 1 drivers
v0x124ba8630_0 .net "write_register_d", 0 0, v0x124b87780_0;  alias, 1 drivers
L_0x113e0daf0 .array/port v0x124ba7e70, L_0x113e0db90;
L_0x113e0db90 .concat [ 5 2 0 0], L_0x124bfcdc0, L_0x1180457d0;
L_0x113e0dd60 .array/port v0x124ba7e70, L_0x113e0de00;
L_0x113e0de00 .concat [ 5 2 0 0], L_0x124bfce60, L_0x118045818;
L_0x113e0df90 .array/port v0x124ba7e70, L_0x113e0e030;
L_0x113e0e030 .concat [ 5 2 0 0], v0x124b87ad0_0, L_0x118045860;
S_0x135124270 .scope module, "wb_register" "wb_register" 30 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "new_register_data_in";
    .port_info 3 /INPUT 1 "is_write_in";
    .port_info 4 /INPUT 4 "register_d_in";
    .port_info 5 /OUTPUT 32 "new_register_data_out";
    .port_info 6 /OUTPUT 1 "is_write_out";
    .port_info 7 /OUTPUT 4 "register_d_out";
o0x1180091e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x124bb00b0_0 .net "clk", 0 0, o0x1180091e0;  0 drivers
o0x118009210 .functor BUFZ 1, C4<z>; HiZ drive
v0x124bb0160_0 .net "is_write_in", 0 0, o0x118009210;  0 drivers
v0x124bb0200_0 .var "is_write_out", 0 0;
o0x118009270 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x124bb02b0_0 .net "new_register_data_in", 31 0, o0x118009270;  0 drivers
v0x124bb0360_0 .var "new_register_data_out", 31 0;
o0x1180092d0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x124bb0450_0 .net "register_d_in", 3 0, o0x1180092d0;  0 drivers
v0x124bb0500_0 .var "register_d_out", 3 0;
o0x118009330 .functor BUFZ 1, C4<z>; HiZ drive
v0x124bb05b0_0 .net "reset", 0 0, o0x118009330;  0 drivers
E_0x124bafc40 .event posedge, v0x124bb05b0_0, v0x124bb00b0_0;
S_0x1351309b0 .scope module, "wb_stage" "wb_stage" 31 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "new_register_data";
    .port_info 1 /INPUT 1 "is_write";
    .port_info 2 /INPUT 4 "data_register_d";
o0x1180094e0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x124bb0710_0 .net "data_register_d", 3 0, o0x1180094e0;  0 drivers
o0x118009510 .functor BUFZ 1, C4<z>; HiZ drive
v0x124bb07d0_0 .net "is_write", 0 0, o0x118009510;  0 drivers
o0x118009540 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x124bb0870_0 .net "new_register_data", 31 0, o0x118009540;  0 drivers
    .scope S_0x1351219c0;
T_5 ;
    %wait E_0x135120b60;
    %load/vec4 v0x13514a6e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13512b450_0, 0, 1;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x13514a790_0;
    %load/vec4 v0x13514a850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x13512b450_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x13514a850_0;
    %load/vec4 v0x13514a790_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x13512b450_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x13514a850_0;
    %load/vec4 v0x13514a790_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x13512b450_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x135159d80;
T_6 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x13515a0b0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x135159d80;
T_7 ;
    %wait E_0x13514b100;
    %load/vec4 v0x13515a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 4096, 0, 32;
    %assign/vec4 v0x13515a0b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13515a320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x13515a400_0;
    %assign/vec4 v0x13515a0b0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x13515a8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x13515a0b0_0;
    %assign/vec4 v0x13515a0b0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x13515a140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x13515a0b0_0;
    %pad/u 34;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x13515a1e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %assign/vec4 v0x13515a0b0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x13515a4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x13515a540_0;
    %assign/vec4 v0x13515a0b0_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x13515a5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 8192, 0, 32;
    %assign/vec4 v0x13515a0b0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x13515a0b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x13515a0b0_0, 0;
T_7.11 ;
T_7.9 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1351574f0;
T_8 ;
    %wait E_0x13514b100;
    %load/vec4 v0x135158cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135158720_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x135158720_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x135158720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135158d80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x135158720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135158c50, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x135158720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135158e20, 0, 4;
    %load/vec4 v0x135158720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135158720_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x135158eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x135158640_0;
    %load/vec4 v0x135158f50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135158d80, 0, 4;
    %load/vec4 v0x1351590b0_0;
    %load/vec4 v0x135158f50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135158c50, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x135158f50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135158e20, 0, 4;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1351552b0;
T_9 ;
    %wait E_0x135155a10;
    %load/vec4 v0x1351564e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x135156380_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1351567b0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x135156590_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x135156380_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1351567b0, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x135156590_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x135156380_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1351567b0, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x135156590_0, 0, 32;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x135156380_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1351567b0, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x135156590_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1351552b0;
T_10 ;
    %wait E_0x13514b100;
    %load/vec4 v0x135156ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135156ff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135156cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351573b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351573b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351573b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351573b0, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x135156ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x135156890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135156ff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135156cc0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x135156e10_0, 0;
T_10.5 ;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x135156cc0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_10.7, 4;
    %load/vec4 v0x135156b10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x135156e10_0, 4, 5;
T_10.7 ;
    %load/vec4 v0x135156cc0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_10.9, 4;
    %load/vec4 v0x135156b10_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x135156e10_0, 4, 5;
T_10.9 ;
    %load/vec4 v0x135156cc0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_10.11, 4;
    %load/vec4 v0x135156b10_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x135156e10_0, 4, 5;
T_10.11 ;
    %load/vec4 v0x135156cc0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_10.13, 4;
    %load/vec4 v0x135156b10_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x135156e10_0, 4, 5;
T_10.13 ;
    %load/vec4 v0x135156cc0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_10.15, 4;
    %load/vec4 v0x135156e10_0;
    %load/vec4 v0x135156380_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351567b0, 0, 4;
    %load/vec4 v0x135156430_0;
    %load/vec4 v0x135156380_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135156640, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x135156380_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351573b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135156ff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135156cc0_0, 0;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0x135156cc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x135156cc0_0, 0;
T_10.16 ;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1351552b0;
T_11 ;
    %wait E_0x1351557f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135156ba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135156a80_0, 0, 32;
    %load/vec4 v0x135156ff0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x135156cc0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_11.4, 5;
    %load/vec4 v0x135156cc0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135156ba0_0, 0, 1;
    %load/vec4 v0x1351569f0_0;
    %load/vec4 v0x135156cc0_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135156a80_0, 0, 32;
T_11.2 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x135159550;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135159af0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x135159af0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x135159af0_0;
    %store/vec4a v0x135159ba0, 4, 0;
    %load/vec4 v0x135159af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135159af0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x135159a50_0, 0, 32;
    %pushi/vec4 10485907, 0, 32;
    %load/vec4 v0x135159a50_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x135159ba0, 4, 0;
    %pushi/vec4 104866339, 0, 32;
    %load/vec4 v0x135159a50_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x135159ba0, 4, 0;
    %pushi/vec4 104866051, 0, 32;
    %load/vec4 v0x135159a50_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x135159ba0, 4, 0;
    %pushi/vec4 109060483, 0, 32;
    %load/vec4 v0x135159a50_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x135159ba0, 4, 0;
    %pushi/vec4 3211827, 0, 32;
    %load/vec4 v0x135159a50_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x135159ba0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %load/vec4 v0x135159a50_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x135159ba0, 4, 0;
    %end;
    .thread T_12;
    .scope S_0x1351545e0;
T_13 ;
    %wait E_0x13514b100;
    %load/vec4 v0x135154d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135154c80_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x135154ae0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x135154930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x135154ae0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x1351549c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x135154c80_0;
    %assign/vec4 v0x135154c80_0, 0;
    %load/vec4 v0x135154ae0_0;
    %assign/vec4 v0x135154ae0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x135154bf0_0;
    %assign/vec4 v0x135154c80_0, 0;
    %load/vec4 v0x135154a50_0;
    %assign/vec4 v0x135154ae0_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x135150f50;
T_14 ;
    %wait E_0x135151350;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135151390_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135151430_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1351514f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135152060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135151ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135151e00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x135151b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135151a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1351515c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135151670_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135151910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135151d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135151c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135151eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135151860_0, 0, 1;
    %load/vec4 v0x135151cc0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151d50_0, 0, 1;
    %jmp T_14.11;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135152060_0, 0, 1;
    %load/vec4 v0x1351517d0_0;
    %load/vec4 v0x135151740_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151d50_0, 0, 1;
    %jmp T_14.18;
T_14.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x135151430_0, 0, 4;
    %jmp T_14.18;
T_14.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135151430_0, 0, 4;
    %jmp T_14.18;
T_14.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x135151430_0, 0, 4;
    %jmp T_14.18;
T_14.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x135151430_0, 0, 4;
    %jmp T_14.18;
T_14.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x135151430_0, 0, 4;
    %jmp T_14.18;
T_14.18 ;
    %pop/vec4 1;
    %jmp T_14.11;
T_14.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1351514f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135152060_0, 0, 1;
    %load/vec4 v0x135151740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151d50_0, 0, 1;
    %jmp T_14.23;
T_14.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x135151430_0, 0, 4;
    %jmp T_14.23;
T_14.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x135151430_0, 0, 4;
    %jmp T_14.23;
T_14.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x135151430_0, 0, 4;
    %jmp T_14.23;
T_14.23 ;
    %pop/vec4 1;
    %jmp T_14.11;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135152060_0, 0, 1;
    %load/vec4 v0x135151740_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.26, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151d50_0, 0, 1;
    %jmp T_14.28;
T_14.24 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x135151b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135151a40_0, 0, 1;
    %jmp T_14.28;
T_14.25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135151b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135151a40_0, 0, 1;
    %jmp T_14.28;
T_14.26 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135151b60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151a40_0, 0, 1;
    %jmp T_14.28;
T_14.28 ;
    %pop/vec4 1;
    %jmp T_14.11;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151e00_0, 0, 1;
    %load/vec4 v0x135151740_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.29, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.30, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151d50_0, 0, 1;
    %jmp T_14.32;
T_14.29 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x135151b60_0, 0, 2;
    %jmp T_14.32;
T_14.30 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135151b60_0, 0, 2;
    %jmp T_14.32;
T_14.32 ;
    %pop/vec4 1;
    %jmp T_14.11;
T_14.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1351515c0_0, 0, 1;
    %load/vec4 v0x135151740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.36, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151d50_0, 0, 1;
    %jmp T_14.38;
T_14.33 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x135151670_0, 0, 4;
    %jmp T_14.38;
T_14.34 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135151670_0, 0, 4;
    %jmp T_14.38;
T_14.35 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x135151670_0, 0, 4;
    %jmp T_14.38;
T_14.36 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x135151670_0, 0, 4;
    %jmp T_14.38;
T_14.38 ;
    %pop/vec4 1;
    %jmp T_14.11;
T_14.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135152060_0, 0, 1;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135152060_0, 0, 1;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135152060_0, 0, 1;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135152060_0, 0, 1;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v0x135151740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.41, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151d50_0, 0, 1;
    %jmp T_14.43;
T_14.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135152060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151c10_0, 0, 1;
    %jmp T_14.43;
T_14.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151eb0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x135151430_0, 0, 4;
    %jmp T_14.43;
T_14.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135151860_0, 0, 1;
    %jmp T_14.43;
T_14.43 ;
    %pop/vec4 1;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x13514e060;
T_15 ;
    %wait E_0x13514b100;
    %load/vec4 v0x1351506b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13514f910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13514f9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13514ef40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13514fc30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13514f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514f760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1351505e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514fe90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135150480_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13514ff60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514f7f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13514f880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514fd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1351500a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135150130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1351501e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x135150290_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x135150320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514fff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135150550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514fcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1351503c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x13514f380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13514f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514f760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1351505e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514fe90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135150480_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13514ff60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514f7f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13514f880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514fd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1351500a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514fff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135150550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514fcc0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x13514f420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x13514f910_0;
    %assign/vec4 v0x13514f910_0, 0;
    %load/vec4 v0x13514f9a0_0;
    %assign/vec4 v0x13514f9a0_0, 0;
    %load/vec4 v0x13514ef40_0;
    %assign/vec4 v0x13514ef40_0, 0;
    %load/vec4 v0x13514fc30_0;
    %assign/vec4 v0x13514fc30_0, 0;
    %load/vec4 v0x13514f6a0_0;
    %assign/vec4 v0x13514f6a0_0, 0;
    %load/vec4 v0x13514f760_0;
    %assign/vec4 v0x13514f760_0, 0;
    %load/vec4 v0x1351505e0_0;
    %assign/vec4 v0x1351505e0_0, 0;
    %load/vec4 v0x13514fe90_0;
    %assign/vec4 v0x13514fe90_0, 0;
    %load/vec4 v0x135150480_0;
    %assign/vec4 v0x135150480_0, 0;
    %load/vec4 v0x13514ff60_0;
    %assign/vec4 v0x13514ff60_0, 0;
    %load/vec4 v0x13514fde0_0;
    %assign/vec4 v0x13514fde0_0, 0;
    %load/vec4 v0x13514f7f0_0;
    %assign/vec4 v0x13514f7f0_0, 0;
    %load/vec4 v0x13514f880_0;
    %assign/vec4 v0x13514f880_0, 0;
    %load/vec4 v0x13514fd50_0;
    %assign/vec4 v0x13514fd50_0, 0;
    %load/vec4 v0x1351500a0_0;
    %assign/vec4 v0x1351500a0_0, 0;
    %load/vec4 v0x1351501e0_0;
    %assign/vec4 v0x1351501e0_0, 0;
    %load/vec4 v0x135150290_0;
    %assign/vec4 v0x135150290_0, 0;
    %load/vec4 v0x135150320_0;
    %assign/vec4 v0x135150320_0, 0;
    %load/vec4 v0x135150130_0;
    %assign/vec4 v0x135150130_0, 0;
    %load/vec4 v0x13514fff0_0;
    %assign/vec4 v0x13514fff0_0, 0;
    %load/vec4 v0x135150550_0;
    %assign/vec4 v0x135150550_0, 0;
    %load/vec4 v0x13514fcc0_0;
    %assign/vec4 v0x13514fcc0_0, 0;
    %load/vec4 v0x1351503c0_0;
    %assign/vec4 v0x1351503c0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x13514e7c0_0;
    %assign/vec4 v0x13514f910_0, 0;
    %load/vec4 v0x13514e870_0;
    %assign/vec4 v0x13514f9a0_0, 0;
    %load/vec4 v0x13514e920_0;
    %assign/vec4 v0x13514ef40_0, 0;
    %load/vec4 v0x13514ea30_0;
    %assign/vec4 v0x13514fc30_0, 0;
    %load/vec4 v0x13514f0d0_0;
    %assign/vec4 v0x1351501e0_0, 0;
    %load/vec4 v0x13514e470_0;
    %assign/vec4 v0x13514f6a0_0, 0;
    %load/vec4 v0x13514e500_0;
    %assign/vec4 v0x13514f760_0, 0;
    %load/vec4 v0x13514f600_0;
    %assign/vec4 v0x1351505e0_0, 0;
    %load/vec4 v0x13514ecc0_0;
    %assign/vec4 v0x13514fe90_0, 0;
    %load/vec4 v0x13514f4c0_0;
    %assign/vec4 v0x135150480_0, 0;
    %load/vec4 v0x13514ed60_0;
    %assign/vec4 v0x13514ff60_0, 0;
    %load/vec4 v0x13514ec20_0;
    %assign/vec4 v0x13514fde0_0, 0;
    %load/vec4 v0x13514e590_0;
    %assign/vec4 v0x13514f7f0_0, 0;
    %load/vec4 v0x13514e620_0;
    %assign/vec4 v0x13514f880_0, 0;
    %load/vec4 v0x13514eb80_0;
    %assign/vec4 v0x13514fd50_0, 0;
    %load/vec4 v0x13514eeb0_0;
    %assign/vec4 v0x1351500a0_0, 0;
    %load/vec4 v0x13514f170_0;
    %assign/vec4 v0x135150290_0, 0;
    %load/vec4 v0x13514f220_0;
    %assign/vec4 v0x135150320_0, 0;
    %load/vec4 v0x13514f040_0;
    %assign/vec4 v0x135150130_0, 0;
    %load/vec4 v0x13514ee10_0;
    %assign/vec4 v0x13514fff0_0, 0;
    %load/vec4 v0x13514f560_0;
    %assign/vec4 v0x135150550_0, 0;
    %load/vec4 v0x13514eae0_0;
    %assign/vec4 v0x13514fcc0_0, 0;
    %load/vec4 v0x13514f2d0_0;
    %assign/vec4 v0x1351503c0_0, 0;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13514cbc0;
T_16 ;
    %wait E_0x13514ce00;
    %load/vec4 v0x13514ce60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13514d090_0, 0, 32;
    %jmp T_16.7;
T_16.0 ;
    %load/vec4 v0x13514cf20_0;
    %load/vec4 v0x13514cfd0_0;
    %add;
    %store/vec4 v0x13514d090_0, 0, 32;
    %jmp T_16.7;
T_16.1 ;
    %load/vec4 v0x13514cf20_0;
    %load/vec4 v0x13514cfd0_0;
    %sub;
    %store/vec4 v0x13514d090_0, 0, 32;
    %jmp T_16.7;
T_16.2 ;
    %load/vec4 v0x13514cf20_0;
    %load/vec4 v0x13514cfd0_0;
    %and;
    %store/vec4 v0x13514d090_0, 0, 32;
    %jmp T_16.7;
T_16.3 ;
    %load/vec4 v0x13514cf20_0;
    %load/vec4 v0x13514cfd0_0;
    %or;
    %store/vec4 v0x13514d090_0, 0, 32;
    %jmp T_16.7;
T_16.4 ;
    %load/vec4 v0x13514cf20_0;
    %load/vec4 v0x13514cfd0_0;
    %mul;
    %store/vec4 v0x13514d090_0, 0, 32;
    %jmp T_16.7;
T_16.5 ;
    %load/vec4 v0x13514cf20_0;
    %store/vec4 v0x13514d090_0, 0, 32;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x13514ab70;
T_17 ;
    %wait E_0x13514b100;
    %load/vec4 v0x13514c100_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.2, 8;
    %load/vec4 v0x13514b370_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.2;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514b7d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13514bb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514ba40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13514b220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13514c050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13514c450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13514bef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514bdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514c5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13514b4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13514c250_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x13514c300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %load/vec4 v0x13514b900_0;
    %assign/vec4 v0x13514b900_0, 0;
    %load/vec4 v0x13514b620_0;
    %assign/vec4 v0x13514b620_0, 0;
    %load/vec4 v0x13514b7d0_0;
    %assign/vec4 v0x13514b7d0_0, 0;
    %load/vec4 v0x13514bb90_0;
    %assign/vec4 v0x13514bb90_0, 0;
    %load/vec4 v0x13514ba40_0;
    %assign/vec4 v0x13514ba40_0, 0;
    %load/vec4 v0x13514b220_0;
    %assign/vec4 v0x13514b220_0, 0;
    %load/vec4 v0x13514c050_0;
    %assign/vec4 v0x13514c050_0, 0;
    %load/vec4 v0x13514c450_0;
    %assign/vec4 v0x13514c450_0, 0;
    %load/vec4 v0x13514bef0_0;
    %assign/vec4 v0x13514bef0_0, 0;
    %load/vec4 v0x13514bdd0_0;
    %assign/vec4 v0x13514bdd0_0, 0;
    %load/vec4 v0x13514c5a0_0;
    %assign/vec4 v0x13514c5a0_0, 0;
    %load/vec4 v0x13514b4e0_0;
    %assign/vec4 v0x13514b4e0_0, 0;
    %load/vec4 v0x13514c250_0;
    %assign/vec4 v0x13514c250_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0x13514b860_0;
    %assign/vec4 v0x13514b900_0, 0;
    %load/vec4 v0x13514b580_0;
    %assign/vec4 v0x13514b620_0, 0;
    %load/vec4 v0x13514b6c0_0;
    %assign/vec4 v0x13514b7d0_0, 0;
    %load/vec4 v0x13514bae0_0;
    %assign/vec4 v0x13514bb90_0, 0;
    %load/vec4 v0x13514b9a0_0;
    %assign/vec4 v0x13514ba40_0, 0;
    %load/vec4 v0x13514b160_0;
    %assign/vec4 v0x13514b220_0, 0;
    %load/vec4 v0x13514bfa0_0;
    %assign/vec4 v0x13514c050_0, 0;
    %load/vec4 v0x13514c3a0_0;
    %assign/vec4 v0x13514c450_0, 0;
    %load/vec4 v0x13514be60_0;
    %assign/vec4 v0x13514bef0_0, 0;
    %load/vec4 v0x13514bc40_0;
    %assign/vec4 v0x13514bdd0_0, 0;
    %load/vec4 v0x13514c500_0;
    %assign/vec4 v0x13514c5a0_0, 0;
    %load/vec4 v0x13514b400_0;
    %assign/vec4 v0x13514b4e0_0, 0;
    %load/vec4 v0x13514c1a0_0;
    %assign/vec4 v0x13514c250_0, 0;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13515c3d0;
T_18 ;
    %wait E_0x13515c680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13515cb40_0, 0, 1;
    %load/vec4 v0x13515c710_0;
    %flag_set/vec4 10;
    %jmp/1 T_18.4, 10;
    %load/vec4 v0x13515c7a0_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_18.4;
    %flag_get/vec4 10;
    %jmp/0 T_18.3, 10;
    %load/vec4 v0x13515c830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x13515c830_0;
    %load/vec4 v0x13515c8c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_18.5, 4;
    %load/vec4 v0x13515c830_0;
    %load/vec4 v0x13515c950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_18.5;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13515cb40_0, 0, 1;
T_18.0 ;
    %load/vec4 v0x13515ca20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.9, 10;
    %load/vec4 v0x13515cab0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.8, 9;
    %load/vec4 v0x13515cab0_0;
    %load/vec4 v0x13515c8c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_18.10, 4;
    %load/vec4 v0x13515cab0_0;
    %load/vec4 v0x13515c950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_18.10;
    %and;
T_18.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13515cb40_0, 0, 1;
T_18.6 ;
    %load/vec4 v0x13515cbd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.14, 10;
    %load/vec4 v0x13515cce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.13, 9;
    %load/vec4 v0x13515cce0_0;
    %load/vec4 v0x13515c8c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_18.15, 4;
    %load/vec4 v0x13515cce0_0;
    %load/vec4 v0x13515c950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_18.15;
    %and;
T_18.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13515cb40_0, 0, 1;
T_18.11 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1351648b0;
T_19 ;
    %wait E_0x13514b100;
    %load/vec4 v0x135166020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135165a80_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x135165a80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x135165a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351660b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x135165a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135165f90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x135165a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135166140, 0, 4;
    %load/vec4 v0x135165a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135165a80_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1351661d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x135165990_0;
    %load/vec4 v0x135166260_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351660b0, 0, 4;
    %load/vec4 v0x1351663a0_0;
    %load/vec4 v0x135166260_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135165f90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x135166260_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135166140, 0, 4;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13515f650;
T_20 ;
    %wait E_0x13515fd50;
    %load/vec4 v0x1351621c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x135162b40_0, 0, 32;
    %jmp T_20.5;
T_20.0 ;
    %load/vec4 v0x135162080_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1351627a0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x135162b40_0, 0, 32;
    %jmp T_20.5;
T_20.1 ;
    %load/vec4 v0x135162080_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1351627a0, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x135162b40_0, 0, 32;
    %jmp T_20.5;
T_20.2 ;
    %load/vec4 v0x135162080_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1351627a0, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x135162b40_0, 0, 32;
    %jmp T_20.5;
T_20.3 ;
    %load/vec4 v0x135162080_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1351627a0, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x135162b40_0, 0, 32;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x13515f650;
T_21 ;
    %wait E_0x13514b100;
    %load/vec4 v0x1351638c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1351642b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135161e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1351634c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135163560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135161ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1351636b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135163360_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x135163600_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x135163410_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x135163760_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x135163810_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351645e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351645e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351645e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351645e0, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1351642b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1351642b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135161e10_0, 0;
    %jmp T_21.5;
T_21.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135161e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1351634c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135163560_0, 0;
    %load/vec4 v0x135163b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.8, 9;
    %load/vec4 v0x135163eb0_0;
    %and;
T_21.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x135164200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %jmp T_21.13;
T_21.9 ;
    %load/vec4 v0x135163f50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1351627a0, 4;
    %parti/s 32, 0, 2;
    %load/vec4 v0x135163ab0_0;
    %load/vec4 v0x135163a00_0;
    %store/vec4 v0x1351603e0_0, 0, 4;
    %store/vec4 v0x135160540_0, 0, 32;
    %store/vec4 v0x1351605d0_0, 0, 32;
    %callf/vec4 TD_cpu_cache_tb.uut.mem_stage_inst.dcache.merge_word, S_0x135160220;
    %load/vec4 v0x135163f50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351627a0, 0, 4;
    %jmp T_21.13;
T_21.10 ;
    %load/vec4 v0x135163f50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1351627a0, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v0x135163ab0_0;
    %load/vec4 v0x135163a00_0;
    %store/vec4 v0x1351603e0_0, 0, 4;
    %store/vec4 v0x135160540_0, 0, 32;
    %store/vec4 v0x1351605d0_0, 0, 32;
    %callf/vec4 TD_cpu_cache_tb.uut.mem_stage_inst.dcache.merge_word, S_0x135160220;
    %load/vec4 v0x135163f50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351627a0, 4, 5;
    %jmp T_21.13;
T_21.11 ;
    %load/vec4 v0x135163f50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1351627a0, 4;
    %parti/s 32, 64, 8;
    %load/vec4 v0x135163ab0_0;
    %load/vec4 v0x135163a00_0;
    %store/vec4 v0x1351603e0_0, 0, 4;
    %store/vec4 v0x135160540_0, 0, 32;
    %store/vec4 v0x1351605d0_0, 0, 32;
    %callf/vec4 TD_cpu_cache_tb.uut.mem_stage_inst.dcache.merge_word, S_0x135160220;
    %load/vec4 v0x135163f50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351627a0, 4, 5;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v0x135163f50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1351627a0, 4;
    %parti/s 32, 96, 8;
    %load/vec4 v0x135163ab0_0;
    %load/vec4 v0x135163a00_0;
    %store/vec4 v0x1351603e0_0, 0, 4;
    %store/vec4 v0x135160540_0, 0, 32;
    %store/vec4 v0x1351605d0_0, 0, 32;
    %callf/vec4 TD_cpu_cache_tb.uut.mem_stage_inst.dcache.merge_word, S_0x135160220;
    %load/vec4 v0x135163f50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351627a0, 4, 5;
    %jmp T_21.13;
T_21.13 ;
    %pop/vec4 1;
T_21.6 ;
    %load/vec4 v0x135162bf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.16, 9;
    %load/vec4 v0x1351628a0_0;
    %nor/r;
    %and;
T_21.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1351634c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135163560_0, 0;
    %load/vec4 v0x135162300_0;
    %assign/vec4 v0x135161ec0_0, 0;
    %load/vec4 v0x135162110_0;
    %assign/vec4 v0x135163600_0, 0;
    %load/vec4 v0x135162080_0;
    %assign/vec4 v0x135163410_0, 0;
    %load/vec4 v0x1351621c0_0;
    %assign/vec4 v0x135163760_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x135163810_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1351642b0_0, 0;
    %jmp T_21.15;
T_21.14 ;
    %load/vec4 v0x135164400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.19, 9;
    %load/vec4 v0x1351628a0_0;
    %nor/r;
    %and;
T_21.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1351634c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135163560_0, 0;
    %load/vec4 v0x135162300_0;
    %assign/vec4 v0x135161ec0_0, 0;
    %load/vec4 v0x135162650_0;
    %assign/vec4 v0x1351636b0_0, 0;
    %load/vec4 v0x1351623b0_0;
    %assign/vec4 v0x135163360_0, 0;
    %load/vec4 v0x135162110_0;
    %assign/vec4 v0x135163600_0, 0;
    %load/vec4 v0x135162080_0;
    %assign/vec4 v0x135163410_0, 0;
    %load/vec4 v0x1351621c0_0;
    %assign/vec4 v0x135163760_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1351642b0_0, 0;
    %jmp T_21.18;
T_21.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1351642b0_0, 0;
T_21.18 ;
T_21.15 ;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v0x1351634c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.20, 8;
    %load/vec4 v0x135161e10_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_21.22, 4;
    %load/vec4 v0x135162f00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x135163810_0, 4, 5;
T_21.22 ;
    %load/vec4 v0x135161e10_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_21.24, 4;
    %load/vec4 v0x135162f00_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x135163810_0, 4, 5;
T_21.24 ;
    %load/vec4 v0x135161e10_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_21.26, 4;
    %load/vec4 v0x135162f00_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x135163810_0, 4, 5;
T_21.26 ;
    %load/vec4 v0x135161e10_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_21.28, 4;
    %load/vec4 v0x135162f00_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x135163810_0, 4, 5;
T_21.28 ;
T_21.20 ;
    %load/vec4 v0x135161e10_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_21.30, 4;
    %load/vec4 v0x1351634c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.32, 8;
    %load/vec4 v0x135163810_0;
    %load/vec4 v0x135163410_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351627a0, 0, 4;
    %load/vec4 v0x135163600_0;
    %load/vec4 v0x135163410_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135164540, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x135163410_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1351645e0, 0, 4;
T_21.32 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1351642b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135161e10_0, 0;
    %jmp T_21.31;
T_21.30 ;
    %load/vec4 v0x135161e10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x135161e10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1351642b0_0, 0;
T_21.31 ;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13515f650;
T_22 ;
    %wait E_0x13515fd10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135163020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135161d80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135162d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135163220_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135162e70_0, 0, 4;
    %load/vec4 v0x1351642b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x1351634c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x135161e10_0;
    %cmpi/u 5, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_22.6, 5;
    %load/vec4 v0x135161e10_0;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_22.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135163020_0, 0, 1;
    %load/vec4 v0x135162940_0;
    %load/vec4 v0x135161e10_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135162d50_0, 0, 32;
T_22.4 ;
T_22.2 ;
    %load/vec4 v0x135163560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.7, 8;
    %load/vec4 v0x135161e10_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_22.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135161d80_0, 0, 1;
    %load/vec4 v0x135161ec0_0;
    %store/vec4 v0x135162d50_0, 0, 32;
    %load/vec4 v0x1351636b0_0;
    %store/vec4 v0x135163220_0, 0, 32;
    %load/vec4 v0x135163360_0;
    %store/vec4 v0x135162e70_0, 0, 4;
T_22.9 ;
T_22.7 ;
T_22.0 ;
    %load/vec4 v0x135163b60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.14, 10;
    %load/vec4 v0x135163020_0;
    %nor/r;
    %and;
T_22.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.13, 9;
    %load/vec4 v0x135163560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.15, 9;
    %load/vec4 v0x135161e10_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.15;
    %nor/r;
    %and;
T_22.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135161d80_0, 0, 1;
    %load/vec4 v0x135163950_0;
    %store/vec4 v0x135162d50_0, 0, 32;
    %load/vec4 v0x135163ab0_0;
    %store/vec4 v0x135163220_0, 0, 32;
    %load/vec4 v0x135163a00_0;
    %store/vec4 v0x135162e70_0, 0, 4;
T_22.11 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x13515f650;
T_23 ;
    %wait E_0x13514b100;
    %load/vec4 v0x1351638c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1351644a0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x135164400_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_23.2, 8;
    %load/vec4 v0x1351628a0_0;
    %and;
T_23.2;
    %assign/vec4 v0x1351644a0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x133ef5a50;
T_24 ;
    %wait E_0x13514b100;
    %load/vec4 v0x12488c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124871b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124854110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12486f530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12486f450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a78560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124823710_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1248c34b0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x1248c34b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1248c34b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a39500, 0, 4;
    %load/vec4 v0x1248c34b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1248c34b0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124a39500, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124a39500, 4;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124a39500, 4;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124a39500, 4;
    %and;
    %assign/vec4 v0x124a78560_0, 0;
    %load/vec4 v0x124844640_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_24.4, 8;
    %load/vec4 v0x124a78560_0;
    %and;
T_24.4;
    %assign/vec4 v0x124823710_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248aed40_0, 0, 1;
    %load/vec4 v0x124844640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.7, 9;
    %load/vec4 v0x124a78560_0;
    %nor/r;
    %and;
T_24.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.5, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1248c34b0_0, 0, 32;
T_24.8 ;
    %load/vec4 v0x1248c34b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.9, 5;
    %ix/getv/s 4, v0x1248c34b0_0;
    %load/vec4a v0x124a39500, 4;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.12, 9;
    %load/vec4 v0x1248aed40_0;
    %nor/r;
    %and;
T_24.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v0x124831ba0_0;
    %ix/getv/s 3, v0x1248c34b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12485c490, 0, 4;
    %load/vec4 v0x124844560_0;
    %ix/getv/s 3, v0x1248c34b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124abbe10, 0, 4;
    %load/vec4 v0x124831c80_0;
    %ix/getv/s 3, v0x1248c34b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12481d430, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x1248c34b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a39500, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248aed40_0, 0, 1;
T_24.10 ;
    %load/vec4 v0x1248c34b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1248c34b0_0, 0, 32;
    %jmp T_24.8;
T_24.9 ;
T_24.5 ;
    %load/vec4 v0x124871a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.15, 9;
    %load/vec4 v0x124871b00_0;
    %and;
T_24.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.13, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1248b5020_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a39500, 0, 4;
T_24.13 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x133ef5a50;
T_25 ;
    %wait E_0x133eab900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124871b00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124854110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12486f530_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12486f450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1248b5020_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1248c3590_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x1248c3590_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.1, 5;
    %ix/getv/s 4, v0x1248c3590_0;
    %load/vec4a v0x124a39500, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.4, 9;
    %load/vec4 v0x124871b00_0;
    %nor/r;
    %and;
T_25.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124871b00_0, 0, 1;
    %ix/getv/s 4, v0x1248c3590_0;
    %load/vec4a v0x12485c490, 4;
    %store/vec4 v0x124854110_0, 0, 32;
    %ix/getv/s 4, v0x1248c3590_0;
    %load/vec4a v0x124abbe10, 4;
    %store/vec4 v0x12486f530_0, 0, 32;
    %ix/getv/s 4, v0x1248c3590_0;
    %load/vec4a v0x12481d430, 4;
    %store/vec4 v0x12486f450_0, 0, 4;
    %load/vec4 v0x1248c3590_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x1248b5020_0, 0, 2;
T_25.2 ;
    %load/vec4 v0x1248c3590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1248c3590_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x133ef5a50;
T_26 ;
    %wait E_0x133eed890;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248754b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1248952b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1248d5f50_0, 0, 4;
    %load/vec4 v0x124875590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1248c3590_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x1248c3590_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_26.3, 5;
    %ix/getv/s 4, v0x1248c3590_0;
    %load/vec4a v0x124a39500, 4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.7, 10;
    %ix/getv/s 4, v0x1248c3590_0;
    %load/vec4a v0x12485c490, 4;
    %parti/s 30, 2, 3;
    %load/vec4 v0x1248d5e70_0;
    %parti/s 30, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.6, 9;
    %load/vec4 v0x1248754b0_0;
    %nor/r;
    %and;
T_26.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x124854030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.10, 9;
    %ix/getv/s 4, v0x1248c3590_0;
    %load/vec4a v0x12481d430, 4;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248754b0_0, 0, 1;
    %ix/getv/s 4, v0x1248c3590_0;
    %load/vec4a v0x124abbe10, 4;
    %store/vec4 v0x1248952b0_0, 0, 32;
    %ix/getv/s 4, v0x1248c3590_0;
    %load/vec4a v0x12481d430, 4;
    %store/vec4 v0x1248d5f50_0, 0, 4;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0x124854030_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.13, 9;
    %ix/getv/s 4, v0x1248c3590_0;
    %load/vec4a v0x12481d430, 4;
    %load/vec4 v0x1248951d0_0;
    %part/u 1;
    %and;
T_26.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248754b0_0, 0, 1;
    %ix/getv/s 4, v0x1248c3590_0;
    %load/vec4a v0x124abbe10, 4;
    %store/vec4 v0x1248952b0_0, 0, 32;
    %ix/getv/s 4, v0x1248c3590_0;
    %load/vec4a v0x12481d430, 4;
    %store/vec4 v0x1248d5f50_0, 0, 4;
T_26.11 ;
T_26.9 ;
T_26.4 ;
    %load/vec4 v0x1248c3590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1248c3590_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x13515e9d0;
T_27 ;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13515f1a0, 4, 0;
    %pushi/vec4 3405691582, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13515f1a0, 4, 0;
    %pushi/vec4 153, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13515f1a0, 4, 0;
    %end;
    .thread T_27;
    .scope S_0x13515e9d0;
T_28 ;
    %wait E_0x13515ec90;
    %load/vec4 v0x13515f540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x13515ef70_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x13515f1a0, 4;
    %store/vec4 v0x13515f400_0, 0, 32;
    %load/vec4 v0x13515f060_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x13515f240_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13515f400_0, 4, 8;
T_28.2 ;
    %load/vec4 v0x13515f060_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x13515f240_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13515f400_0, 4, 8;
T_28.4 ;
    %load/vec4 v0x13515f060_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x13515f240_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13515f400_0, 4, 8;
T_28.6 ;
    %load/vec4 v0x13515f060_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %load/vec4 v0x13515f240_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13515f400_0, 4, 8;
T_28.8 ;
    %load/vec4 v0x13515f400_0;
    %load/vec4 v0x13515ef70_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13515f1a0, 0, 4;
    %vpi_call 22 40 "$display", "[MEM] STORE: Addr=0x%h (Index %d) Val=0x%h", v0x13515ef70_0, &PV<v0x13515ef70_0, 2, 12>, v0x13515f400_0 {0 0 0};
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x13515d7b0;
T_29 ;
    %wait E_0x13514b100;
    %load/vec4 v0x13515e0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13515e2e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13515dfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13515dc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13515dec0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x13515dd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13515e2e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13515dfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13515dc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13515dec0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x13515e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x13515e2e0_0;
    %assign/vec4 v0x13515e2e0_0, 0;
    %load/vec4 v0x13515dfe0_0;
    %assign/vec4 v0x13515dfe0_0, 0;
    %load/vec4 v0x13515dc90_0;
    %assign/vec4 v0x13515dc90_0, 0;
    %load/vec4 v0x13515dec0_0;
    %assign/vec4 v0x13515dec0_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x13515e250_0;
    %assign/vec4 v0x13515e2e0_0, 0;
    %load/vec4 v0x13515df50_0;
    %assign/vec4 v0x13515dfe0_0, 0;
    %load/vec4 v0x13515dc00_0;
    %assign/vec4 v0x13515dc90_0, 0;
    %load/vec4 v0x13515ddb0_0;
    %assign/vec4 v0x13515dec0_0, 0;
T_29.5 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x13515ce80;
T_30 ;
    %wait E_0x13515d0b0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13515d2d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13515d380_0, 0, 2;
    %load/vec4 v0x13515d230_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.3, 10;
    %load/vec4 v0x13515d140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_30.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0x13515d140_0;
    %load/vec4 v0x13515d420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13515d2d0_0, 0, 2;
T_30.0 ;
    %load/vec4 v0x13515d230_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.7, 10;
    %load/vec4 v0x13515d140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_30.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.6, 9;
    %load/vec4 v0x13515d140_0;
    %load/vec4 v0x13515d500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13515d380_0, 0, 2;
T_30.4 ;
    %load/vec4 v0x13515d660_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_30.12, 11;
    %load/vec4 v0x13515d5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_30.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.11, 10;
    %load/vec4 v0x13515d5b0_0;
    %load/vec4 v0x13515d420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.10, 9;
    %load/vec4 v0x13515d2d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13515d2d0_0, 0, 2;
T_30.8 ;
    %load/vec4 v0x13515d660_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_30.17, 11;
    %load/vec4 v0x13515d5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_30.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.16, 10;
    %load/vec4 v0x13515d5b0_0;
    %load/vec4 v0x13515d500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.15, 9;
    %load/vec4 v0x13515d380_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.13, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13515d380_0, 0, 2;
T_30.13 ;
    %load/vec4 v0x13515d660_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_30.22, 11;
    %load/vec4 v0x13515d5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_30.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.21, 10;
    %load/vec4 v0x13515d5b0_0;
    %load/vec4 v0x13515d420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.20, 9;
    %load/vec4 v0x13515d2d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.18, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13515d2d0_0, 0, 2;
T_30.18 ;
    %load/vec4 v0x13515d660_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_30.27, 11;
    %load/vec4 v0x13515d5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_30.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.26, 10;
    %load/vec4 v0x13515d5b0_0;
    %load/vec4 v0x13515d500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.25, 9;
    %load/vec4 v0x13515d380_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.23, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13515d380_0, 0, 2;
T_30.23 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x133eedf70;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124a4ca70_0, 0, 32;
T_31.0 ;
    %load/vec4 v0x124a4ca70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_31.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x124a4ca70_0;
    %store/vec4a v0x124a782a0, 4, 0;
    %load/vec4 v0x124a4ca70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124a4ca70_0, 0, 32;
    %jmp T_31.0;
T_31.1 ;
    %end;
    .thread T_31;
    .scope S_0x133eedf70;
T_32 ;
    %wait E_0x13514b100;
    %load/vec4 v0x124a417a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124a4ca70_0, 0, 32;
T_32.2 ;
    %load/vec4 v0x124a4ca70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_32.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x124a4ca70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a782a0, 0, 4;
    %load/vec4 v0x124a4ca70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124a4ca70_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x124a41000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.6, 9;
    %load/vec4 v0x124a49f00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_32.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x124a78df0_0;
    %load/vec4 v0x124a49f00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a782a0, 0, 4;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x13514a960;
T_33 ;
    %wait E_0x13514b100;
    %load/vec4 v0x12484e7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12484e2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12484e370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12484ee20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12484eeb0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x12485bdc0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x124824030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x12481cc30_0;
    %assign/vec4 v0x12484e2e0_0, 0;
    %load/vec4 v0x12481cba0_0;
    %assign/vec4 v0x12484e370_0, 0;
    %load/vec4 v0x12481cba0_0;
    %addi 4096, 0, 32;
    %assign/vec4 v0x12484ee20_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12485bdc0_0, 4, 5;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x1248191f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12485bdc0_0, 4, 5;
T_33.4 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x13512b1a0;
T_34 ;
    %delay 5000, 0;
    %load/vec4 v0x124ae77d0_0;
    %inv;
    %store/vec4 v0x124ae77d0_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x13512b1a0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124ae77d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124ae7860_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124ae7860_0, 0, 1;
    %vpi_call 3 22 "$display", "--- Simulation Start ---" {0 0 0};
    %vpi_call 3 23 "$display", "Expectation: High latency at start (Miss), then low latency (Hits)." {0 0 0};
    %delay 500000, 0;
    %vpi_call 3 27 "$finish" {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x13512b1a0;
T_36 ;
    %wait E_0x13515ec90;
    %load/vec4 v0x124ae7860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1248de620_0;
    %load/vec4 v0x12484cd10_0;
    %or;
    %load/vec4 v0x1248aaa70_0;
    %or;
    %load/vec4 v0x13515b300_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.2, 8;
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %pushi/vec4 539513445, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1718185068, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768843049, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_36.3, 8;
T_36.2 ; End of true expr.
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 72, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1230250031, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 542266702, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_36.3, 8;
 ; End of false expr.
    %blend;
T_36.3;
    %vpi_call 3 33 "$display", "Time: %t | PC: %h | Instr: %h | Stall: %b | Hit/Miss: %s", $time, v0x124886310_0, v0x1248de9a0_0, S<1,vec4,u1>, S<0,vec4,u128> {2 0 0};
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1248af1d0;
T_37 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x124a204a0_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x1248af1d0;
T_38 ;
    %wait E_0x124ae9ce0;
    %load/vec4 v0x124a1b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 4096, 0, 32;
    %assign/vec4 v0x124a204a0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x124a1f130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x124a1f1c0_0;
    %assign/vec4 v0x124a204a0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x124a17830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x124a204a0_0;
    %assign/vec4 v0x124a204a0_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x124a20530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x124a204a0_0;
    %pad/u 34;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x124a1fce0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %assign/vec4 v0x124a204a0_0, 0;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x124a1c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.8, 8;
    %load/vec4 v0x124a1c430_0;
    %assign/vec4 v0x124a204a0_0, 0;
    %jmp T_38.9;
T_38.8 ;
    %load/vec4 v0x124a1b870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.10, 8;
    %pushi/vec4 8192, 0, 32;
    %assign/vec4 v0x124a204a0_0, 0;
    %jmp T_38.11;
T_38.10 ;
    %load/vec4 v0x124a204a0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x124a204a0_0, 0;
T_38.11 ;
T_38.9 ;
T_38.7 ;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1248ed250;
T_39 ;
    %wait E_0x124ae9ce0;
    %load/vec4 v0x124a7f1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124aa1fb0_0, 0, 32;
T_39.2 ;
    %load/vec4 v0x124aa1fb0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_39.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x124aa1fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a7d930, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x124aa1fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a7f140, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x124aa1fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a7d9c0, 0, 4;
    %load/vec4 v0x124aa1fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124aa1fb0_0, 0, 32;
    %jmp T_39.2;
T_39.3 ;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x124a371c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0x124aa2ae0_0;
    %load/vec4 v0x124a37250_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a7d930, 0, 4;
    %load/vec4 v0x124a3e210_0;
    %load/vec4 v0x124a37250_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a7f140, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124a37250_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a7d9c0, 0, 4;
T_39.4 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1248e0b10;
T_40 ;
    %wait E_0x1248ab860;
    %load/vec4 v0x124afe2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0x124afee20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124afa340, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x124afe380_0, 0, 32;
    %jmp T_40.4;
T_40.1 ;
    %load/vec4 v0x124afee20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124afa340, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x124afe380_0, 0, 32;
    %jmp T_40.4;
T_40.2 ;
    %load/vec4 v0x124afee20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124afa340, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x124afe380_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0x124afee20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124afa340, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x124afe380_0, 0, 32;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1248e0b10;
T_41 ;
    %wait E_0x124ae9ce0;
    %load/vec4 v0x124ad34d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a5b470_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124ac4950_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a4e360, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a4e360, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a4e360, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a4e360, 0, 4;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x124a5b470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %jmp T_41.4;
T_41.2 ;
    %load/vec4 v0x124ab9ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124a5b470_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124ac4950_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x124ad4af0_0, 0;
T_41.5 ;
    %jmp T_41.4;
T_41.3 ;
    %load/vec4 v0x124ac4950_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_41.7, 4;
    %load/vec4 v0x124ac7010_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124ad4af0_0, 4, 5;
T_41.7 ;
    %load/vec4 v0x124ac4950_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_41.9, 4;
    %load/vec4 v0x124ac7010_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124ad4af0_0, 4, 5;
T_41.9 ;
    %load/vec4 v0x124ac4950_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_41.11, 4;
    %load/vec4 v0x124ac7010_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124ad4af0_0, 4, 5;
T_41.11 ;
    %load/vec4 v0x124ac4950_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_41.13, 4;
    %load/vec4 v0x124ac7010_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124ad4af0_0, 4, 5;
T_41.13 ;
    %load/vec4 v0x124ac4950_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_41.15, 4;
    %load/vec4 v0x124ad4af0_0;
    %load/vec4 v0x124afee20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124afa340, 0, 4;
    %load/vec4 v0x124afeeb0_0;
    %load/vec4 v0x124afee20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124afdb10, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124afee20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a4e360, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a5b470_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124ac4950_0, 0;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0x124ac4950_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x124ac4950_0, 0;
T_41.16 ;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1248e0b10;
T_42 ;
    %wait E_0x1248eb810;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124ac70a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124ac0b20_0, 0, 32;
    %load/vec4 v0x124a5b470_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.0, 4;
    %load/vec4 v0x124ac4950_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_42.4, 5;
    %load/vec4 v0x124ac4950_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_42.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124ac70a0_0, 0, 1;
    %load/vec4 v0x124ac0a90_0;
    %load/vec4 v0x124ac4950_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x124ac0b20_0, 0, 32;
T_42.2 ;
T_42.0 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x1248b6350;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124a50c50_0, 0, 32;
T_43.0 ;
    %load/vec4 v0x124a50c50_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_43.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x124a50c50_0;
    %store/vec4a v0x124a26e20, 4, 0;
    %load/vec4 v0x124a50c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124a50c50_0, 0, 32;
    %jmp T_43.0;
T_43.1 ;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x124a50bc0_0, 0, 32;
    %pushi/vec4 10485907, 0, 32;
    %load/vec4 v0x124a50bc0_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 104866339, 0, 32;
    %load/vec4 v0x124a50bc0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 104866051, 0, 32;
    %load/vec4 v0x124a50bc0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 109060483, 0, 32;
    %load/vec4 v0x124a50bc0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 3211827, 0, 32;
    %load/vec4 v0x124a50bc0_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 111, 0, 32;
    %load/vec4 v0x124a50bc0_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124a26e20, 4, 0;
    %end;
    .thread T_43;
    .scope S_0x1248e7420;
T_44 ;
    %wait E_0x124ae9ce0;
    %load/vec4 v0x124836110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124836080_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x124825ee0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x124822140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x124825ee0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x124828630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x124836080_0;
    %assign/vec4 v0x124836080_0, 0;
    %load/vec4 v0x124825ee0_0;
    %assign/vec4 v0x124825ee0_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x124825f70_0;
    %assign/vec4 v0x124836080_0, 0;
    %load/vec4 v0x1248286c0_0;
    %assign/vec4 v0x124825ee0_0, 0;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1248e7a40;
T_45 ;
    %wait E_0x133ef8110;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248abf30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1248ab740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248ab7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248b9f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248e4450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248aca00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1248f4980_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248e43c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248aa650_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1248aa6e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248e9140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248f3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248f4a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248aca90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248e90b0_0, 0, 1;
    %load/vec4 v0x1248f3170_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248f3200_0, 0, 1;
    %jmp T_45.11;
T_45.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248abf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248b9f40_0, 0, 1;
    %load/vec4 v0x1248eb780_0;
    %load/vec4 v0x1248eb6f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_45.16, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248f3200_0, 0, 1;
    %jmp T_45.18;
T_45.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1248ab740_0, 0, 4;
    %jmp T_45.18;
T_45.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1248ab740_0, 0, 4;
    %jmp T_45.18;
T_45.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1248ab740_0, 0, 4;
    %jmp T_45.18;
T_45.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1248ab740_0, 0, 4;
    %jmp T_45.18;
T_45.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1248ab740_0, 0, 4;
    %jmp T_45.18;
T_45.18 ;
    %pop/vec4 1;
    %jmp T_45.11;
T_45.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248abf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248ab7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248b9f40_0, 0, 1;
    %load/vec4 v0x1248eb6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_45.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_45.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_45.21, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248f3200_0, 0, 1;
    %jmp T_45.23;
T_45.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1248ab740_0, 0, 4;
    %jmp T_45.23;
T_45.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1248ab740_0, 0, 4;
    %jmp T_45.23;
T_45.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1248ab740_0, 0, 4;
    %jmp T_45.23;
T_45.23 ;
    %pop/vec4 1;
    %jmp T_45.11;
T_45.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248e4450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248b9f40_0, 0, 1;
    %load/vec4 v0x1248eb6f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_45.24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_45.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_45.26, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248f3200_0, 0, 1;
    %jmp T_45.28;
T_45.24 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1248f4980_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248e43c0_0, 0, 1;
    %jmp T_45.28;
T_45.25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1248f4980_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248e43c0_0, 0, 1;
    %jmp T_45.28;
T_45.26 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1248f4980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248e43c0_0, 0, 1;
    %jmp T_45.28;
T_45.28 ;
    %pop/vec4 1;
    %jmp T_45.11;
T_45.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248aca00_0, 0, 1;
    %load/vec4 v0x1248eb6f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_45.29, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_45.30, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248f3200_0, 0, 1;
    %jmp T_45.32;
T_45.29 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1248f4980_0, 0, 2;
    %jmp T_45.32;
T_45.30 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1248f4980_0, 0, 2;
    %jmp T_45.32;
T_45.32 ;
    %pop/vec4 1;
    %jmp T_45.11;
T_45.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248aa650_0, 0, 1;
    %load/vec4 v0x1248eb6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_45.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_45.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_45.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_45.36, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248f3200_0, 0, 1;
    %jmp T_45.38;
T_45.33 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1248aa6e0_0, 0, 4;
    %jmp T_45.38;
T_45.34 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1248aa6e0_0, 0, 4;
    %jmp T_45.38;
T_45.35 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1248aa6e0_0, 0, 4;
    %jmp T_45.38;
T_45.36 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1248aa6e0_0, 0, 4;
    %jmp T_45.38;
T_45.38 ;
    %pop/vec4 1;
    %jmp T_45.11;
T_45.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248e9140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248b9f40_0, 0, 1;
    %jmp T_45.11;
T_45.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248e9140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248b9f40_0, 0, 1;
    %jmp T_45.11;
T_45.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248b9f40_0, 0, 1;
    %jmp T_45.11;
T_45.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248b9f40_0, 0, 1;
    %jmp T_45.11;
T_45.9 ;
    %load/vec4 v0x1248eb6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_45.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_45.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_45.41, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248f3200_0, 0, 1;
    %jmp T_45.43;
T_45.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248b9f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248f4a10_0, 0, 1;
    %jmp T_45.43;
T_45.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248aca90_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1248ab740_0, 0, 4;
    %jmp T_45.43;
T_45.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1248e90b0_0, 0, 1;
    %jmp T_45.43;
T_45.43 ;
    %pop/vec4 1;
    %jmp T_45.11;
T_45.11 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x133e2e580;
T_46 ;
    %wait E_0x124ae9ce0;
    %load/vec4 v0x1248c3ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1248a7ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124816bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124816c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124a0f4d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b04420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1248a84e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1248d0d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124ab55b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a322a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x124ab5640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1248161d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1248a8570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1248a7a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124816140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124ab4bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124af1e60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124af1ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124a32ca0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124a32d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124ab4b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1248d0cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a0f560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124a32210_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x124b13920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b04420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1248a84e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1248d0d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124ab55b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a322a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x124ab5640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1248161d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1248a8570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1248a7a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124816140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124ab4bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124ab4b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1248d0cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a0f560_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x124b139b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x1248a7ae0_0;
    %assign/vec4 v0x1248a7ae0_0, 0;
    %load/vec4 v0x124816bd0_0;
    %assign/vec4 v0x124816bd0_0, 0;
    %load/vec4 v0x124816c60_0;
    %assign/vec4 v0x124816c60_0, 0;
    %load/vec4 v0x124a0f4d0_0;
    %assign/vec4 v0x124a0f4d0_0, 0;
    %load/vec4 v0x124b04420_0;
    %assign/vec4 v0x124b04420_0, 0;
    %load/vec4 v0x1248a84e0_0;
    %assign/vec4 v0x1248a84e0_0, 0;
    %load/vec4 v0x1248d0d40_0;
    %assign/vec4 v0x1248d0d40_0, 0;
    %load/vec4 v0x124ab55b0_0;
    %assign/vec4 v0x124ab55b0_0, 0;
    %load/vec4 v0x124a322a0_0;
    %assign/vec4 v0x124a322a0_0, 0;
    %load/vec4 v0x124ab5640_0;
    %assign/vec4 v0x124ab5640_0, 0;
    %load/vec4 v0x1248161d0_0;
    %assign/vec4 v0x1248161d0_0, 0;
    %load/vec4 v0x1248a8570_0;
    %assign/vec4 v0x1248a8570_0, 0;
    %load/vec4 v0x1248a7a50_0;
    %assign/vec4 v0x1248a7a50_0, 0;
    %load/vec4 v0x124816140_0;
    %assign/vec4 v0x124816140_0, 0;
    %load/vec4 v0x124ab4bb0_0;
    %assign/vec4 v0x124ab4bb0_0, 0;
    %load/vec4 v0x124af1ef0_0;
    %assign/vec4 v0x124af1ef0_0, 0;
    %load/vec4 v0x124a32ca0_0;
    %assign/vec4 v0x124a32ca0_0, 0;
    %load/vec4 v0x124a32d30_0;
    %assign/vec4 v0x124a32d30_0, 0;
    %load/vec4 v0x124af1e60_0;
    %assign/vec4 v0x124af1e60_0, 0;
    %load/vec4 v0x124ab4b20_0;
    %assign/vec4 v0x124ab4b20_0, 0;
    %load/vec4 v0x1248d0cb0_0;
    %assign/vec4 v0x1248d0cb0_0, 0;
    %load/vec4 v0x124a0f560_0;
    %assign/vec4 v0x124a0f560_0, 0;
    %load/vec4 v0x124a32210_0;
    %assign/vec4 v0x124a32210_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0x124a3a4f0_0;
    %assign/vec4 v0x1248a7ae0_0, 0;
    %load/vec4 v0x124a3a580_0;
    %assign/vec4 v0x124816bd0_0, 0;
    %load/vec4 v0x124a61a40_0;
    %assign/vec4 v0x124816c60_0, 0;
    %load/vec4 v0x124a61ad0_0;
    %assign/vec4 v0x124a0f4d0_0, 0;
    %load/vec4 v0x124a0ee30_0;
    %assign/vec4 v0x124af1ef0_0, 0;
    %load/vec4 v0x124a77f20_0;
    %assign/vec4 v0x124b04420_0, 0;
    %load/vec4 v0x124a789e0_0;
    %assign/vec4 v0x1248a84e0_0, 0;
    %load/vec4 v0x124b04390_0;
    %assign/vec4 v0x1248d0d40_0, 0;
    %load/vec4 v0x124a1db80_0;
    %assign/vec4 v0x124ab55b0_0, 0;
    %load/vec4 v0x124b12e40_0;
    %assign/vec4 v0x124a322a0_0, 0;
    %load/vec4 v0x124a1d3a0_0;
    %assign/vec4 v0x124ab5640_0, 0;
    %load/vec4 v0x124a1daf0_0;
    %assign/vec4 v0x1248161d0_0, 0;
    %load/vec4 v0x124a78a70_0;
    %assign/vec4 v0x1248a8570_0, 0;
    %load/vec4 v0x124a40070_0;
    %assign/vec4 v0x1248a7a50_0, 0;
    %load/vec4 v0x124a624a0_0;
    %assign/vec4 v0x124816140_0, 0;
    %load/vec4 v0x124a1e610_0;
    %assign/vec4 v0x124ab4bb0_0, 0;
    %load/vec4 v0x124a0eec0_0;
    %assign/vec4 v0x124a32ca0_0, 0;
    %load/vec4 v0x124a1bca0_0;
    %assign/vec4 v0x124a32d30_0, 0;
    %load/vec4 v0x124a1e6a0_0;
    %assign/vec4 v0x124af1e60_0, 0;
    %load/vec4 v0x124a1d430_0;
    %assign/vec4 v0x124ab4b20_0, 0;
    %load/vec4 v0x124b12ed0_0;
    %assign/vec4 v0x1248d0cb0_0, 0;
    %load/vec4 v0x124a62410_0;
    %assign/vec4 v0x124a0f560_0, 0;
    %load/vec4 v0x124a1bd30_0;
    %assign/vec4 v0x124a32210_0, 0;
T_46.5 ;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x133e69a10;
T_47 ;
    %wait E_0x124a41230;
    %load/vec4 v0x124ae9bf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124aa4d50_0, 0, 32;
    %jmp T_47.7;
T_47.0 ;
    %load/vec4 v0x124a35230_0;
    %load/vec4 v0x124a352c0_0;
    %add;
    %store/vec4 v0x124aa4d50_0, 0, 32;
    %jmp T_47.7;
T_47.1 ;
    %load/vec4 v0x124a35230_0;
    %load/vec4 v0x124a352c0_0;
    %sub;
    %store/vec4 v0x124aa4d50_0, 0, 32;
    %jmp T_47.7;
T_47.2 ;
    %load/vec4 v0x124a35230_0;
    %load/vec4 v0x124a352c0_0;
    %and;
    %store/vec4 v0x124aa4d50_0, 0, 32;
    %jmp T_47.7;
T_47.3 ;
    %load/vec4 v0x124a35230_0;
    %load/vec4 v0x124a352c0_0;
    %or;
    %store/vec4 v0x124aa4d50_0, 0, 32;
    %jmp T_47.7;
T_47.4 ;
    %load/vec4 v0x124a35230_0;
    %load/vec4 v0x124a352c0_0;
    %mul;
    %store/vec4 v0x124aa4d50_0, 0, 32;
    %jmp T_47.7;
T_47.5 ;
    %load/vec4 v0x124a35230_0;
    %store/vec4 v0x124aa4d50_0, 0, 32;
    %jmp T_47.7;
T_47.7 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x133eabfe0;
T_48 ;
    %wait E_0x124ae9ce0;
    %load/vec4 v0x124abce00_0;
    %flag_set/vec4 8;
    %jmp/1 T_48.2, 8;
    %load/vec4 v0x124acb540_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_48.2;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a2d390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a38d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a48c30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x124a04ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a2c0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124abb610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124ac2a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124ae4db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124afe7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124ab4180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124aa42c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124ab27e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124ae4350_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x124ae43e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %load/vec4 v0x124a2d390_0;
    %assign/vec4 v0x124a2d390_0, 0;
    %load/vec4 v0x124a38d00_0;
    %assign/vec4 v0x124a38d00_0, 0;
    %load/vec4 v0x124a48c30_0;
    %assign/vec4 v0x124a48c30_0, 0;
    %load/vec4 v0x124a04ea0_0;
    %assign/vec4 v0x124a04ea0_0, 0;
    %load/vec4 v0x124a2c0a0_0;
    %assign/vec4 v0x124a2c0a0_0, 0;
    %load/vec4 v0x124abb610_0;
    %assign/vec4 v0x124abb610_0, 0;
    %load/vec4 v0x124ac2a10_0;
    %assign/vec4 v0x124ac2a10_0, 0;
    %load/vec4 v0x124ae4db0_0;
    %assign/vec4 v0x124ae4db0_0, 0;
    %load/vec4 v0x124afe7b0_0;
    %assign/vec4 v0x124afe7b0_0, 0;
    %load/vec4 v0x124ab4180_0;
    %assign/vec4 v0x124ab4180_0, 0;
    %load/vec4 v0x124aa42c0_0;
    %assign/vec4 v0x124aa42c0_0, 0;
    %load/vec4 v0x124ab27e0_0;
    %assign/vec4 v0x124ab27e0_0, 0;
    %load/vec4 v0x124ae4350_0;
    %assign/vec4 v0x124ae4350_0, 0;
    %jmp T_48.4;
T_48.3 ;
    %load/vec4 v0x124a2d300_0;
    %assign/vec4 v0x124a2d390_0, 0;
    %load/vec4 v0x124a38c70_0;
    %assign/vec4 v0x124a38d00_0, 0;
    %load/vec4 v0x124a48ba0_0;
    %assign/vec4 v0x124a48c30_0, 0;
    %load/vec4 v0x124a04e10_0;
    %assign/vec4 v0x124a04ea0_0, 0;
    %load/vec4 v0x124a2c010_0;
    %assign/vec4 v0x124a2c0a0_0, 0;
    %load/vec4 v0x124abb580_0;
    %assign/vec4 v0x124abb610_0, 0;
    %load/vec4 v0x124ac2980_0;
    %assign/vec4 v0x124ac2a10_0, 0;
    %load/vec4 v0x124ae4d20_0;
    %assign/vec4 v0x124ae4db0_0, 0;
    %load/vec4 v0x124afe720_0;
    %assign/vec4 v0x124afe7b0_0, 0;
    %load/vec4 v0x124ab40f0_0;
    %assign/vec4 v0x124ab4180_0, 0;
    %load/vec4 v0x124aa4230_0;
    %assign/vec4 v0x124aa42c0_0, 0;
    %load/vec4 v0x124ab2750_0;
    %assign/vec4 v0x124ab27e0_0, 0;
    %load/vec4 v0x124abce90_0;
    %assign/vec4 v0x124ae4350_0, 0;
T_48.4 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x124ac3420;
T_49 ;
    %wait E_0x124881fc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124a71ef0_0, 0, 1;
    %load/vec4 v0x124a31530_0;
    %flag_set/vec4 10;
    %jmp/1 T_49.4, 10;
    %load/vec4 v0x124a315c0_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_49.4;
    %flag_get/vec4 10;
    %jmp/0 T_49.3, 10;
    %load/vec4 v0x124834af0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_49.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.2, 9;
    %load/vec4 v0x124834af0_0;
    %load/vec4 v0x124a8e340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_49.5, 4;
    %load/vec4 v0x124834af0_0;
    %load/vec4 v0x124a8e3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_49.5;
    %and;
T_49.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124a71ef0_0, 0, 1;
T_49.0 ;
    %load/vec4 v0x124a72200_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_49.9, 10;
    %load/vec4 v0x124a72290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_49.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.8, 9;
    %load/vec4 v0x124a72290_0;
    %load/vec4 v0x124a8e340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_49.10, 4;
    %load/vec4 v0x124a72290_0;
    %load/vec4 v0x124a8e3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_49.10;
    %and;
T_49.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124a71ef0_0, 0, 1;
T_49.6 ;
    %load/vec4 v0x124a71f80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_49.14, 10;
    %load/vec4 v0x124a71be0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_49.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.13, 9;
    %load/vec4 v0x124a71be0_0;
    %load/vec4 v0x124a8e340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_49.15, 4;
    %load/vec4 v0x124a71be0_0;
    %load/vec4 v0x124a8e3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_49.15;
    %and;
T_49.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124a71ef0_0, 0, 1;
T_49.11 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1248f1460;
T_50 ;
    %wait E_0x124ae9ce0;
    %load/vec4 v0x124893ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1248b0dd0_0, 0, 32;
T_50.2 ;
    %load/vec4 v0x1248b0dd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_50.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x1248b0dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124893b50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x1248b0dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1248922d0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1248b0dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124892e80, 0, 4;
    %load/vec4 v0x1248b0dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1248b0dd0_0, 0, 32;
    %jmp T_50.2;
T_50.3 ;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x124892f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v0x1248b0cd0_0;
    %load/vec4 v0x1248557e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124893b50, 0, 4;
    %load/vec4 v0x124886e40_0;
    %load/vec4 v0x1248557e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1248922d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1248557e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124892e80, 0, 4;
T_50.4 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1248b6030;
T_51 ;
    %wait E_0x124aad680;
    %load/vec4 v0x124ac3100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x124a697b0_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v0x124af8a70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124a84060, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x124a697b0_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v0x124af8a70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124a84060, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x124a697b0_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v0x124af8a70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124a84060, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x124a697b0_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0x124af8a70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124a84060, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x124a697b0_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1248b6030;
T_52 ;
    %wait E_0x124ae9ce0;
    %load/vec4 v0x124a44070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1248f4070_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124a83cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a407f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a40880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124a83d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124a3d860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124a832a0_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x124a3d7d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124a83330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124a45570_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x124a45600_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1248f2080, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1248f2080, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1248f2080, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1248f2080, 0, 4;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1248f4070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1248f4070_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124a83cb0_0, 0;
    %jmp T_52.5;
T_52.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124a83cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a407f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a40880_0, 0;
    %load/vec4 v0x1248e70f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.8, 9;
    %load/vec4 v0x1248e2380_0;
    %and;
T_52.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0x1248f3fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_52.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_52.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_52.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_52.12, 6;
    %jmp T_52.13;
T_52.9 ;
    %load/vec4 v0x1248e16d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124a84060, 4;
    %parti/s 32, 0, 2;
    %load/vec4 v0x124a16080_0;
    %load/vec4 v0x124a15ff0_0;
    %store/vec4 v0x1248badb0_0, 0, 4;
    %store/vec4 v0x1248b98b0_0, 0, 32;
    %store/vec4 v0x1248b9940_0, 0, 32;
    %callf/vec4 TD_cpu_general_tb.uut.mem_stage_inst.dcache.merge_word, S_0x1248b3010;
    %load/vec4 v0x1248e16d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a84060, 0, 4;
    %jmp T_52.13;
T_52.10 ;
    %load/vec4 v0x1248e16d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124a84060, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v0x124a16080_0;
    %load/vec4 v0x124a15ff0_0;
    %store/vec4 v0x1248badb0_0, 0, 4;
    %store/vec4 v0x1248b98b0_0, 0, 32;
    %store/vec4 v0x1248b9940_0, 0, 32;
    %callf/vec4 TD_cpu_general_tb.uut.mem_stage_inst.dcache.merge_word, S_0x1248b3010;
    %load/vec4 v0x1248e16d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a84060, 4, 5;
    %jmp T_52.13;
T_52.11 ;
    %load/vec4 v0x1248e16d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124a84060, 4;
    %parti/s 32, 64, 8;
    %load/vec4 v0x124a16080_0;
    %load/vec4 v0x124a15ff0_0;
    %store/vec4 v0x1248badb0_0, 0, 4;
    %store/vec4 v0x1248b98b0_0, 0, 32;
    %store/vec4 v0x1248b9940_0, 0, 32;
    %callf/vec4 TD_cpu_general_tb.uut.mem_stage_inst.dcache.merge_word, S_0x1248b3010;
    %load/vec4 v0x1248e16d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a84060, 4, 5;
    %jmp T_52.13;
T_52.12 ;
    %load/vec4 v0x1248e16d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124a84060, 4;
    %parti/s 32, 96, 8;
    %load/vec4 v0x124a16080_0;
    %load/vec4 v0x124a15ff0_0;
    %store/vec4 v0x1248badb0_0, 0, 4;
    %store/vec4 v0x1248b98b0_0, 0, 32;
    %store/vec4 v0x1248b9940_0, 0, 32;
    %callf/vec4 TD_cpu_general_tb.uut.mem_stage_inst.dcache.merge_word, S_0x1248b3010;
    %load/vec4 v0x1248e16d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a84060, 4, 5;
    %jmp T_52.13;
T_52.13 ;
    %pop/vec4 1;
T_52.6 ;
    %load/vec4 v0x124a69840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.16, 9;
    %load/vec4 v0x124a8e870_0;
    %nor/r;
    %and;
T_52.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124a407f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a40880_0, 0;
    %load/vec4 v0x124ac00e0_0;
    %assign/vec4 v0x124a83d40_0, 0;
    %load/vec4 v0x124af8b00_0;
    %assign/vec4 v0x124a3d7d0_0, 0;
    %load/vec4 v0x124af8a70_0;
    %assign/vec4 v0x124a83330_0, 0;
    %load/vec4 v0x124ac3100_0;
    %assign/vec4 v0x124a45570_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x124a45600_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1248f4070_0, 0;
    %jmp T_52.15;
T_52.14 ;
    %load/vec4 v0x1248f3d10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.19, 9;
    %load/vec4 v0x124a8e870_0;
    %nor/r;
    %and;
T_52.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a407f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124a40880_0, 0;
    %load/vec4 v0x124ac00e0_0;
    %assign/vec4 v0x124a83d40_0, 0;
    %load/vec4 v0x124ac6a10_0;
    %assign/vec4 v0x124a3d860_0, 0;
    %load/vec4 v0x124ac0170_0;
    %assign/vec4 v0x124a832a0_0, 0;
    %load/vec4 v0x124af8b00_0;
    %assign/vec4 v0x124a3d7d0_0, 0;
    %load/vec4 v0x124af8a70_0;
    %assign/vec4 v0x124a83330_0, 0;
    %load/vec4 v0x124ac3100_0;
    %assign/vec4 v0x124a45570_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1248f4070_0, 0;
    %jmp T_52.18;
T_52.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1248f4070_0, 0;
T_52.18 ;
T_52.15 ;
    %jmp T_52.5;
T_52.3 ;
    %load/vec4 v0x124a407f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v0x124a83cb0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_52.22, 4;
    %load/vec4 v0x124a80840_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124a45600_0, 4, 5;
T_52.22 ;
    %load/vec4 v0x124a83cb0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_52.24, 4;
    %load/vec4 v0x124a80840_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124a45600_0, 4, 5;
T_52.24 ;
    %load/vec4 v0x124a83cb0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_52.26, 4;
    %load/vec4 v0x124a80840_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124a45600_0, 4, 5;
T_52.26 ;
    %load/vec4 v0x124a83cb0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_52.28, 4;
    %load/vec4 v0x124a80840_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124a45600_0, 4, 5;
T_52.28 ;
T_52.20 ;
    %load/vec4 v0x124a83cb0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_52.30, 4;
    %load/vec4 v0x124a407f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %load/vec4 v0x124a45600_0;
    %load/vec4 v0x124a83330_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124a84060, 0, 4;
    %load/vec4 v0x124a3d7d0_0;
    %load/vec4 v0x124a83330_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1248f39b0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124a83330_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1248f2080, 0, 4;
T_52.32 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1248f4070_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124a83cb0_0, 0;
    %jmp T_52.31;
T_52.30 ;
    %load/vec4 v0x124a83cb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x124a83cb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1248f4070_0, 0;
T_52.31 ;
    %jmp T_52.5;
T_52.5 ;
    %pop/vec4 1;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x1248b6030;
T_53 ;
    %wait E_0x124aa20d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124a7dd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124a7b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124a9c7c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124a7d060_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124a6e260_0, 0, 4;
    %load/vec4 v0x1248f4070_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v0x124a407f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x124a83cb0_0;
    %cmpi/u 5, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_53.6, 5;
    %load/vec4 v0x124a83cb0_0;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_53.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124a7dd90_0, 0, 1;
    %load/vec4 v0x124a8e900_0;
    %load/vec4 v0x124a83cb0_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x124a9c7c0_0, 0, 32;
T_53.4 ;
T_53.2 ;
    %load/vec4 v0x124a40880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.7, 8;
    %load/vec4 v0x124a83cb0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_53.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124a7b0a0_0, 0, 1;
    %load/vec4 v0x124a83d40_0;
    %store/vec4 v0x124a9c7c0_0, 0, 32;
    %load/vec4 v0x124a3d860_0;
    %store/vec4 v0x124a7d060_0, 0, 32;
    %load/vec4 v0x124a832a0_0;
    %store/vec4 v0x124a6e260_0, 0, 4;
T_53.9 ;
T_53.7 ;
T_53.0 ;
    %load/vec4 v0x1248e70f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_53.14, 10;
    %load/vec4 v0x124a7dd90_0;
    %nor/r;
    %and;
T_53.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.13, 9;
    %load/vec4 v0x124a40880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.15, 9;
    %load/vec4 v0x124a83cb0_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_53.15;
    %nor/r;
    %and;
T_53.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124a7b0a0_0, 0, 1;
    %load/vec4 v0x124a44100_0;
    %store/vec4 v0x124a9c7c0_0, 0, 32;
    %load/vec4 v0x124a16080_0;
    %store/vec4 v0x124a7d060_0, 0, 32;
    %load/vec4 v0x124a15ff0_0;
    %store/vec4 v0x124a6e260_0, 0, 4;
T_53.11 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x1248b6030;
T_54 ;
    %wait E_0x124ae9ce0;
    %load/vec4 v0x124a44070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1248f3920_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x1248f3d10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_54.2, 8;
    %load/vec4 v0x124a8e870_0;
    %and;
T_54.2;
    %assign/vec4 v0x1248f3920_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x12487f4f0;
T_55 ;
    %wait E_0x124ae9ce0;
    %load/vec4 v0x1248685d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124868540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12485e7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12485db90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12485e840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12484fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124868210_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1248626d0_0, 0, 32;
T_55.2 ;
    %load/vec4 v0x1248626d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_55.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1248626d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12484fe50, 0, 4;
    %load/vec4 v0x1248626d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1248626d0_0, 0, 32;
    %jmp T_55.2;
T_55.3 ;
    %jmp T_55.1;
T_55.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x12484fe50, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x12484fe50, 4;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x12484fe50, 4;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x12484fe50, 4;
    %and;
    %assign/vec4 v0x12484fdc0_0, 0;
    %load/vec4 v0x12481b900_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_55.4, 8;
    %load/vec4 v0x12484fdc0_0;
    %and;
T_55.4;
    %assign/vec4 v0x124868210_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124851600_0, 0, 1;
    %load/vec4 v0x12481b900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.7, 9;
    %load/vec4 v0x12484fdc0_0;
    %nor/r;
    %and;
T_55.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.5, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1248626d0_0, 0, 32;
T_55.8 ;
    %load/vec4 v0x1248626d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_55.9, 5;
    %ix/getv/s 4, v0x1248626d0_0;
    %load/vec4a v0x12484fe50, 4;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.12, 9;
    %load/vec4 v0x124851600_0;
    %nor/r;
    %and;
T_55.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v0x1248682a0_0;
    %ix/getv/s 3, v0x1248626d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124851690, 0, 4;
    %load/vec4 v0x12487ad30_0;
    %ix/getv/s 3, v0x1248626d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124850a70, 0, 4;
    %load/vec4 v0x12487aca0_0;
    %ix/getv/s 3, v0x1248626d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1248509e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x1248626d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12484fe50, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124851600_0, 0, 1;
T_55.10 ;
    %load/vec4 v0x1248626d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1248626d0_0, 0, 32;
    %jmp T_55.8;
T_55.9 ;
T_55.5 ;
    %load/vec4 v0x12485dc20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.15, 9;
    %load/vec4 v0x124868540_0;
    %and;
T_55.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.13, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x124862ac0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12484fe50, 0, 4;
T_55.13 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x12487f4f0;
T_56 ;
    %wait E_0x124aac140;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124868540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12485e7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12485db90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12485e840_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124862ac0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124862760_0, 0, 32;
T_56.0 ;
    %load/vec4 v0x124862760_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_56.1, 5;
    %ix/getv/s 4, v0x124862760_0;
    %load/vec4a v0x12484fe50, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_56.4, 9;
    %load/vec4 v0x124868540_0;
    %nor/r;
    %and;
T_56.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124868540_0, 0, 1;
    %ix/getv/s 4, v0x124862760_0;
    %load/vec4a v0x124851690, 4;
    %store/vec4 v0x12485e7b0_0, 0, 32;
    %ix/getv/s 4, v0x124862760_0;
    %load/vec4a v0x124850a70, 4;
    %store/vec4 v0x12485db90_0, 0, 32;
    %ix/getv/s 4, v0x124862760_0;
    %load/vec4a v0x1248509e0, 4;
    %store/vec4 v0x12485e840_0, 0, 4;
    %load/vec4 v0x124862760_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x124862ac0_0, 0, 2;
T_56.2 ;
    %load/vec4 v0x124862760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124862760_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x12487f4f0;
T_57 ;
    %wait E_0x124aa6d00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124860770_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1248620a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124862400_0, 0, 4;
    %load/vec4 v0x124860800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124862760_0, 0, 32;
T_57.2 ;
    %load/vec4 v0x124862760_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_57.3, 5;
    %ix/getv/s 4, v0x124862760_0;
    %load/vec4a v0x12484fe50, 4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_57.7, 10;
    %ix/getv/s 4, v0x124862760_0;
    %load/vec4a v0x124851690, 4;
    %parti/s 30, 2, 3;
    %load/vec4 v0x124862370_0;
    %parti/s 30, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_57.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.6, 9;
    %load/vec4 v0x124860770_0;
    %nor/r;
    %and;
T_57.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %load/vec4 v0x12485fb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.10, 9;
    %ix/getv/s 4, v0x124862760_0;
    %load/vec4a v0x1248509e0, 4;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_57.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124860770_0, 0, 1;
    %ix/getv/s 4, v0x124862760_0;
    %load/vec4a v0x124850a70, 4;
    %store/vec4 v0x1248620a0_0, 0, 32;
    %ix/getv/s 4, v0x124862760_0;
    %load/vec4a v0x1248509e0, 4;
    %store/vec4 v0x124862400_0, 0, 4;
    %jmp T_57.9;
T_57.8 ;
    %load/vec4 v0x12485fb50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.13, 9;
    %ix/getv/s 4, v0x124862760_0;
    %load/vec4a v0x1248509e0, 4;
    %load/vec4 v0x124862010_0;
    %part/u 1;
    %and;
T_57.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124860770_0, 0, 1;
    %ix/getv/s 4, v0x124862760_0;
    %load/vec4a v0x124850a70, 4;
    %store/vec4 v0x1248620a0_0, 0, 32;
    %ix/getv/s 4, v0x124862760_0;
    %load/vec4a v0x1248509e0, 4;
    %store/vec4 v0x124862400_0, 0, 4;
T_57.11 ;
T_57.9 ;
T_57.4 ;
    %load/vec4 v0x124862760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124862760_0, 0, 32;
    %jmp T_57.2;
T_57.3 ;
T_57.0 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1248deff0;
T_58 ;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1248f28a0, 4, 0;
    %pushi/vec4 3405691582, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1248f28a0, 4, 0;
    %pushi/vec4 153, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1248f28a0, 4, 0;
    %end;
    .thread T_58;
    .scope S_0x1248deff0;
T_59 ;
    %wait E_0x124a44820;
    %load/vec4 v0x1248f8ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x1248f35d0_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x1248f28a0, 4;
    %store/vec4 v0x1248f94f0_0, 0, 32;
    %load/vec4 v0x1248f3660_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x1248f0850_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1248f94f0_0, 4, 8;
T_59.2 ;
    %load/vec4 v0x1248f3660_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.4, 8;
    %load/vec4 v0x1248f0850_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1248f94f0_0, 4, 8;
T_59.4 ;
    %load/vec4 v0x1248f3660_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.6, 8;
    %load/vec4 v0x1248f0850_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1248f94f0_0, 4, 8;
T_59.6 ;
    %load/vec4 v0x1248f3660_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.8, 8;
    %load/vec4 v0x1248f0850_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1248f94f0_0, 4, 8;
T_59.8 ;
    %load/vec4 v0x1248f94f0_0;
    %load/vec4 v0x1248f35d0_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1248f28a0, 0, 4;
    %vpi_call 22 40 "$display", "[MEM] STORE: Addr=0x%h (Index %d) Val=0x%h", v0x1248f35d0_0, &PV<v0x1248f35d0_0, 2, 12>, v0x1248f94f0_0 {0 0 0};
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x124a39990;
T_60 ;
    %wait E_0x124ae9ce0;
    %load/vec4 v0x133e70c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x133e2dd60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x133eb32a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a155b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b04830_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x124a15640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x133e2dd60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x133eb32a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124a155b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b04830_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v0x133e70cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %load/vec4 v0x133e2dd60_0;
    %assign/vec4 v0x133e2dd60_0, 0;
    %load/vec4 v0x133eb32a0_0;
    %assign/vec4 v0x133eb32a0_0, 0;
    %load/vec4 v0x124a155b0_0;
    %assign/vec4 v0x124a155b0_0, 0;
    %load/vec4 v0x124b04830_0;
    %assign/vec4 v0x124b04830_0, 0;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v0x133e2dcd0_0;
    %assign/vec4 v0x133e2dd60_0, 0;
    %load/vec4 v0x133eb3210_0;
    %assign/vec4 v0x133eb32a0_0, 0;
    %load/vec4 v0x124a07c80_0;
    %assign/vec4 v0x124a155b0_0, 0;
    %load/vec4 v0x124b047a0_0;
    %assign/vec4 v0x124b04830_0, 0;
T_60.5 ;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x124a715a0;
T_61 ;
    %wait E_0x124a1c4c0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124a6b2d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124a6b360_0, 0, 2;
    %load/vec4 v0x124a9bd80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_61.3, 10;
    %load/vec4 v0x124a9bcf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_61.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.2, 9;
    %load/vec4 v0x124a9bcf0_0;
    %load/vec4 v0x124a77a10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124a6b2d0_0, 0, 2;
T_61.0 ;
    %load/vec4 v0x124a9bd80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_61.7, 10;
    %load/vec4 v0x124a9bcf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_61.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.6, 9;
    %load/vec4 v0x124a9bcf0_0;
    %load/vec4 v0x124a77aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124a6b360_0, 0, 2;
T_61.4 ;
    %load/vec4 v0x124a40ba0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_61.12, 11;
    %load/vec4 v0x124a40b10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_61.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_61.11, 10;
    %load/vec4 v0x124a40b10_0;
    %load/vec4 v0x124a77a10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.10, 9;
    %load/vec4 v0x124a6b2d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124a6b2d0_0, 0, 2;
T_61.8 ;
    %load/vec4 v0x124a40ba0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_61.17, 11;
    %load/vec4 v0x124a40b10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_61.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_61.16, 10;
    %load/vec4 v0x124a40b10_0;
    %load/vec4 v0x124a77aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.15, 9;
    %load/vec4 v0x124a6b360_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.13, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124a6b360_0, 0, 2;
T_61.13 ;
    %load/vec4 v0x124a40ba0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_61.22, 11;
    %load/vec4 v0x124a40b10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_61.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_61.21, 10;
    %load/vec4 v0x124a40b10_0;
    %load/vec4 v0x124a77a10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.20, 9;
    %load/vec4 v0x124a6b2d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.18, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124a6b2d0_0, 0, 2;
T_61.18 ;
    %load/vec4 v0x124a40ba0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_61.27, 11;
    %load/vec4 v0x124a40b10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_61.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_61.26, 10;
    %load/vec4 v0x124a40b10_0;
    %load/vec4 v0x124a77aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.25, 9;
    %load/vec4 v0x124a6b360_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.23, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124a6b360_0, 0, 2;
T_61.23 ;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x124b10280;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b1eb70_0, 0, 32;
T_62.0 ;
    %load/vec4 v0x124b1eb70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_62.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x124b1eb70_0;
    %store/vec4a v0x124b1e8a0, 4, 0;
    %load/vec4 v0x124b1eb70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b1eb70_0, 0, 32;
    %jmp T_62.0;
T_62.1 ;
    %end;
    .thread T_62;
    .scope S_0x124b10280;
T_63 ;
    %wait E_0x124ae9ce0;
    %load/vec4 v0x124b1eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b1eb70_0, 0, 32;
T_63.2 ;
    %load/vec4 v0x124b1eb70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_63.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x124b1eb70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b1e8a0, 0, 4;
    %load/vec4 v0x124b1eb70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b1eb70_0, 0, 32;
    %jmp T_63.2;
T_63.3 ;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x124b1ef40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.6, 9;
    %load/vec4 v0x124b1ec00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_63.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %load/vec4 v0x124b1e930_0;
    %load/vec4 v0x124b1ec00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b1e8a0, 0, 4;
T_63.4 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x133eb3ac0;
T_64 ;
    %wait E_0x124ae9ce0;
    %load/vec4 v0x124b24540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124ab3e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124ab3ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b247d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b24860_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x124b248f0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x124b24bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x124b22380_0;
    %assign/vec4 v0x124ab3e40_0, 0;
    %load/vec4 v0x124b222f0_0;
    %assign/vec4 v0x124ab3ed0_0, 0;
    %load/vec4 v0x124b222f0_0;
    %addi 4096, 0, 32;
    %assign/vec4 v0x124b247d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b248f0_0, 4, 5;
    %jmp T_64.3;
T_64.2 ;
    %load/vec4 v0x124b23a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b248f0_0, 4, 5;
T_64.4 ;
T_64.3 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x13512ae90;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b24fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b25430_0, 0, 1;
    %end;
    .thread T_65;
    .scope S_0x13512ae90;
T_66 ;
    %delay 5000, 0;
    %load/vec4 v0x124b24fb0_0;
    %inv;
    %store/vec4 v0x124b24fb0_0, 0, 1;
    %jmp T_66;
    .thread T_66;
    .scope S_0x13512ae90;
T_67 ;
    %wait E_0x124ae9ce0;
    %load/vec4 v0x124b25430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b25040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b25550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b255e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b254c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b25280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b253a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b25160_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x124b250d0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x124b25310_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x124b25040_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x124b25040_0, 0;
    %load/vec4 v0x124b25550_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x124b25550_0, 0;
    %load/vec4 v0x124b22770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x124b25280_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x124b25280_0, 0;
T_67.2 ;
    %load/vec4 v0x124b23cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v0x124b253a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x124b253a0_0, 0;
T_67.4 ;
    %load/vec4 v0x124b22650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x124b25160_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x124b25160_0, 0;
T_67.6 ;
    %load/vec4 v0x124b24e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.8, 8;
    %load/vec4 v0x124b255e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x124b255e0_0, 0;
T_67.8 ;
    %load/vec4 v0x124a84370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.10, 8;
    %load/vec4 v0x124b254c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x124b254c0_0, 0;
    %load/vec4 v0x124b250d0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_67.12, 4;
    %load/vec4 v0x124b25040_0;
    %assign/vec4 v0x124b250d0_0, 0;
T_67.12 ;
    %load/vec4 v0x124b25040_0;
    %assign/vec4 v0x124b25310_0, 0;
T_67.10 ;
    %load/vec4 v0x124a3c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.14, 8;
    %vpi_call 26 49 "$display", "[CPU_TB][C%0d] SB_ENQ addr=0x%08h data=0x%08h be=0x%0h", v0x124b25040_0, v0x124a3ccd0_0, v0x124a3c0b0_0, v0x124a3cd60_0 {0 0 0};
T_67.14 ;
    %load/vec4 v0x124868540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.16, 8;
    %vpi_call 26 55 "$display", "[CPU_TB][C%0d] SB_DRAIN addr=0x%08h data=0x%08h be=0x%0h", v0x124b25040_0, v0x12485e7b0_0, v0x12485db90_0, v0x12485e840_0 {0 0 0};
T_67.16 ;
    %load/vec4 v0x124b24e90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.20, 9;
    %load/vec4 v0x124b24e00_0;
    %cmpi/e 16, 0, 5;
    %flag_get/vec4 4;
    %jmp/1 T_67.21, 4;
    %load/vec4 v0x124b24e00_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_67.21;
    %and;
T_67.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.18, 8;
    %vpi_call 26 61 "$display", "[CPU_TB][C%0d] WB x%0d = 0x%08h (sb_hit=%0d sb_be=0x%0h cache=0x%08h)", v0x124b25040_0, v0x124b24e00_0, v0x124b24ce0_0, v0x124a43970_0, v0x124a3b520_0, v0x124a9b650_0 {0 0 0};
T_67.18 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x13512ae90;
T_68 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b251f0_0, 0, 32;
T_68.0 ;
    %load/vec4 v0x124b251f0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_68.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x124b251f0_0;
    %store/vec4a v0x124a26e20, 4, 0;
    %load/vec4 v0x124b251f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b251f0_0, 0, 32;
    %jmp T_68.0;
T_68.1 ;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 7373075, 0, 32;
    %ix/load 4, 1025, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 1026, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 35685939, 0, 32;
    %ix/load 4, 1027, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 271589411, 0, 32;
    %ix/load 4, 1028, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 268444163, 0, 32;
    %ix/load 4, 1029, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 134218387, 0, 32;
    %ix/load 4, 1030, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 273678883, 0, 32;
    %ix/load 4, 1031, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 272630531, 0, 32;
    %ix/load 4, 1032, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 272647043, 0, 32;
    %ix/load 4, 1033, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 124782483, 0, 32;
    %ix/load 4, 1034, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 284164771, 0, 32;
    %ix/load 4, 1035, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 273696771, 0, 32;
    %ix/load 4, 1036, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 273696899, 0, 32;
    %ix/load 4, 1037, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 8388719, 0, 32;
    %ix/load 4, 1038, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 17826835, 0, 32;
    %ix/load 4, 1039, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 35652627, 0, 32;
    %ix/load 4, 1040, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 16778387, 0, 32;
    %ix/load 4, 1041, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 295015, 0, 32;
    %ix/load 4, 1042, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 53478675, 0, 32;
    %ix/load 4, 1043, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 1044, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 71304595, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 37752943, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124a26e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1248f28a0, 4, 0;
    %pushi/vec4 2864434397, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1248f28a0, 4, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b25430_0, 0, 1;
    %delay 8000000, 0;
    %vpi_call 26 138 "$display", "[CPU_TB] x1  = 0x%08h", &A<v0x124b1e8a0, 1> {0 0 0};
    %vpi_call 26 139 "$display", "[CPU_TB] x2  = 0x%08h", &A<v0x124b1e8a0, 2> {0 0 0};
    %vpi_call 26 140 "$display", "[CPU_TB] x3  = 0x%08h", &A<v0x124b1e8a0, 3> {0 0 0};
    %vpi_call 26 141 "$display", "[CPU_TB] x4  = 0x%08h", &A<v0x124b1e8a0, 4> {0 0 0};
    %vpi_call 26 142 "$display", "[CPU_TB] x5  = 0x%08h", &A<v0x124b1e8a0, 5> {0 0 0};
    %vpi_call 26 143 "$display", "[CPU_TB] x6  = 0x%08h", &A<v0x124b1e8a0, 6> {0 0 0};
    %vpi_call 26 144 "$display", "[CPU_TB] x7  = 0x%08h", &A<v0x124b1e8a0, 7> {0 0 0};
    %vpi_call 26 145 "$display", "[CPU_TB] x8  = 0x%08h", &A<v0x124b1e8a0, 8> {0 0 0};
    %vpi_call 26 146 "$display", "[CPU_TB] x9  = 0x%08h", &A<v0x124b1e8a0, 9> {0 0 0};
    %vpi_call 26 147 "$display", "[CPU_TB] x10 = 0x%08h", &A<v0x124b1e8a0, 10> {0 0 0};
    %vpi_call 26 148 "$display", "[CPU_TB] x11 = 0x%08h", &A<v0x124b1e8a0, 11> {0 0 0};
    %vpi_call 26 149 "$display", "[CPU_TB] x12 = 0x%08h", &A<v0x124b1e8a0, 12> {0 0 0};
    %vpi_call 26 150 "$display", "[CPU_TB] mem[0x0100] = 0x%08h", &A<v0x1248f28a0, 64> {0 0 0};
    %vpi_call 26 151 "$display", "[CPU_TB] mem[0x0104] = 0x%08h", &A<v0x1248f28a0, 65> {0 0 0};
    %vpi_call 26 152 "$display", "[CPU_TB] x15 = 0x%08h", &A<v0x124b1e8a0, 15> {0 0 0};
    %vpi_call 26 153 "$display", "[CPU_TB] x16 = 0x%08h", &A<v0x124b1e8a0, 16> {0 0 0};
    %vpi_call 26 154 "$display", "[CPU_TB] x17 = 0x%08h", &A<v0x124b1e8a0, 17> {0 0 0};
    %vpi_call 26 156 "$display", "[CPU_TB] cycles=%0d", v0x124b25550_0 {0 0 0};
    %vpi_call 26 157 "$display", "[CPU_TB] wb_writes=%0d store_commits=%0d", v0x124b255e0_0, v0x124b254c0_0 {0 0 0};
    %vpi_call 26 158 "$display", "[CPU_TB] stalls: if=%0d mem=%0d hazard=%0d", v0x124b25280_0, v0x124b253a0_0, v0x124b25160_0 {0 0 0};
    %vpi_call 26 160 "$display", "[CPU_TB] store_cycle_first=%0d store_cycle_last=%0d", v0x124b250d0_0, v0x124b25310_0 {0 0 0};
    %load/vec4 v0x124b25550_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_68.2, 5;
    %load/vec4 v0x124b255e0_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4066; load=1.00000
    %mul/wr;
    %load/vec4 v0x124b25550_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 26 163 "$display", "[CPU_TB] wb_ipc=%0f", W<0,r> {0 1 0};
T_68.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b1e8a0, 4;
    %cmpi/ne 5, 0, 32;
    %jmp/1 T_68.20, 6;
    %flag_mov 8, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b1e8a0, 4;
    %cmpi/ne 12, 0, 32;
    %flag_or 6, 8;
T_68.20;
    %jmp/1 T_68.19, 6;
    %flag_mov 8, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b1e8a0, 4;
    %cmpi/ne 17, 0, 32;
    %flag_or 6, 8;
T_68.19;
    %jmp/1 T_68.18, 6;
    %flag_mov 8, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b1e8a0, 4;
    %cmpi/ne 17, 0, 32;
    %flag_or 6, 8;
T_68.18;
    %jmp/1 T_68.17, 6;
    %flag_mov 8, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b1e8a0, 4;
    %cmpi/ne 128, 0, 32;
    %flag_or 6, 8;
T_68.17;
    %jmp/1 T_68.16, 6;
    %flag_mov 8, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b1e8a0, 4;
    %cmpi/ne 4294967168, 0, 32;
    %flag_or 6, 8;
T_68.16;
    %jmp/1 T_68.15, 6;
    %flag_mov 8, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b1e8a0, 4;
    %cmpi/ne 128, 0, 32;
    %flag_or 6, 8;
T_68.15;
    %jmp/1 T_68.14, 6;
    %flag_mov 8, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b1e8a0, 4;
    %cmpi/ne 34, 0, 32;
    %flag_or 6, 8;
T_68.14;
    %jmp/1 T_68.13, 6;
    %flag_mov 8, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b1e8a0, 4;
    %cmpi/ne 16, 0, 32;
    %flag_or 6, 8;
T_68.13;
    %jmp/1 T_68.12, 6;
    %flag_mov 8, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b1e8a0, 4;
    %cmpi/ne 51, 0, 32;
    %flag_or 6, 8;
T_68.12;
    %jmp/1 T_68.11, 6;
    %flag_mov 8, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b1e8a0, 4;
    %cmpi/ne 68, 0, 32;
    %flag_or 6, 8;
T_68.11;
    %jmp/1 T_68.10, 6;
    %flag_mov 8, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b1e8a0, 4;
    %cmpi/ne 60, 0, 32;
    %flag_or 6, 8;
T_68.10;
    %jmp/1 T_68.9, 6;
    %flag_mov 8, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b1e8a0, 4;
    %cmpi/ne 119, 0, 32;
    %flag_or 6, 8;
T_68.9;
    %jmp/1 T_68.8, 6;
    %flag_mov 8, 6;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b1e8a0, 4;
    %cmpi/ne 119, 0, 32;
    %flag_or 6, 8;
T_68.8;
    %jmp/1 T_68.7, 6;
    %flag_mov 8, 6;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1248f28a0, 4;
    %cmpi/ne 17, 0, 32;
    %flag_or 6, 8;
T_68.7;
    %jmp/1 T_68.6, 6;
    %flag_mov 8, 6;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1248f28a0, 4;
    %cmpi/ne 2864412544, 0, 32;
    %flag_or 6, 8;
T_68.6;
    %jmp/0xz  T_68.4, 6;
    %vpi_call 26 182 "$display", "[CPU_TB] FAIL" {0 0 0};
    %jmp T_68.5;
T_68.4 ;
    %vpi_call 26 184 "$display", "[CPU_TB] PASS" {0 0 0};
T_68.5 ;
    %vpi_call 26 187 "$finish" {0 0 0};
    %end;
    .thread T_68;
    .scope S_0x124b31770;
T_69 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x124b319f0_0, 0, 32;
    %end;
    .thread T_69;
    .scope S_0x124b31770;
T_70 ;
    %wait E_0x124a420d0;
    %load/vec4 v0x124b32020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 4096, 0, 32;
    %assign/vec4 v0x124b319f0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x124b31c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x124b31cc0_0;
    %assign/vec4 v0x124b319f0_0, 0;
    %jmp T_70.3;
T_70.2 ;
    %load/vec4 v0x124b320b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.4, 8;
    %load/vec4 v0x124b319f0_0;
    %assign/vec4 v0x124b319f0_0, 0;
    %jmp T_70.5;
T_70.4 ;
    %load/vec4 v0x124b31a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.6, 8;
    %load/vec4 v0x124b319f0_0;
    %pad/u 34;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x124b31b10_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %assign/vec4 v0x124b319f0_0, 0;
    %jmp T_70.7;
T_70.6 ;
    %load/vec4 v0x124b31d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.8, 8;
    %load/vec4 v0x124b31de0_0;
    %assign/vec4 v0x124b319f0_0, 0;
    %jmp T_70.9;
T_70.8 ;
    %load/vec4 v0x124b31e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.10, 8;
    %pushi/vec4 8192, 0, 32;
    %assign/vec4 v0x124b319f0_0, 0;
    %jmp T_70.11;
T_70.10 ;
    %load/vec4 v0x124b319f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x124b319f0_0, 0;
T_70.11 ;
T_70.9 ;
T_70.7 ;
T_70.5 ;
T_70.3 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x124b2f6f0;
T_71 ;
    %wait E_0x124a420d0;
    %load/vec4 v0x124b309e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b304d0_0, 0, 32;
T_71.2 ;
    %load/vec4 v0x124b304d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_71.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x124b304d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b30a70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x124b304d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b30950, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x124b304d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b30b00, 0, 4;
    %load/vec4 v0x124b304d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b304d0_0, 0, 32;
    %jmp T_71.2;
T_71.3 ;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x124b30b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.4, 8;
    %load/vec4 v0x124b303d0_0;
    %load/vec4 v0x124b30c20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b30a70, 0, 4;
    %load/vec4 v0x124b30d40_0;
    %load/vec4 v0x124b30c20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b30950, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124b30c20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b30b00, 0, 4;
T_71.4 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x124b2dc70;
T_72 ;
    %wait E_0x124a29570;
    %load/vec4 v0x124b2e8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_72.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_72.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %jmp T_72.4;
T_72.0 ;
    %load/vec4 v0x124b2e790_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b2eb60, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x124b2e940_0, 0, 32;
    %jmp T_72.4;
T_72.1 ;
    %load/vec4 v0x124b2e790_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b2eb60, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x124b2e940_0, 0, 32;
    %jmp T_72.4;
T_72.2 ;
    %load/vec4 v0x124b2e790_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b2eb60, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x124b2e940_0, 0, 32;
    %jmp T_72.4;
T_72.3 ;
    %load/vec4 v0x124b2e790_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b2eb60, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x124b2e940_0, 0, 32;
    %jmp T_72.4;
T_72.4 ;
    %pop/vec4 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x124b2dc70;
T_73 ;
    %wait E_0x124a420d0;
    %load/vec4 v0x124b2f190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b2f2b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b2efe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b2f660, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b2f660, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b2f660, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b2f660, 0, 4;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x124b2f2b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_73.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %jmp T_73.4;
T_73.2 ;
    %load/vec4 v0x124b2ebf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124b2f2b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b2efe0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x124b2f100_0, 0;
T_73.5 ;
    %jmp T_73.4;
T_73.3 ;
    %load/vec4 v0x124b2efe0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_73.7, 4;
    %load/vec4 v0x124b2ee30_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b2f100_0, 4, 5;
T_73.7 ;
    %load/vec4 v0x124b2efe0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_73.9, 4;
    %load/vec4 v0x124b2ee30_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b2f100_0, 4, 5;
T_73.9 ;
    %load/vec4 v0x124b2efe0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_73.11, 4;
    %load/vec4 v0x124b2ee30_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b2f100_0, 4, 5;
T_73.11 ;
    %load/vec4 v0x124b2efe0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_73.13, 4;
    %load/vec4 v0x124b2ee30_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b2f100_0, 4, 5;
T_73.13 ;
    %load/vec4 v0x124b2efe0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_73.15, 4;
    %load/vec4 v0x124b2f100_0;
    %load/vec4 v0x124b2e790_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b2eb60, 0, 4;
    %load/vec4 v0x124b2e820_0;
    %load/vec4 v0x124b2e790_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b2e9d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124b2e790_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b2f660, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b2f2b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b2efe0_0, 0;
    %jmp T_73.16;
T_73.15 ;
    %load/vec4 v0x124b2efe0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x124b2efe0_0, 0;
T_73.16 ;
    %jmp T_73.4;
T_73.4 ;
    %pop/vec4 1;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x124b2dc70;
T_74 ;
    %wait E_0x124a28930;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2eec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b2eda0_0, 0, 32;
    %load/vec4 v0x124b2f2b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_74.0, 4;
    %load/vec4 v0x124b2efe0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_74.4, 5;
    %load/vec4 v0x124b2efe0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_74.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2eec0_0, 0, 1;
    %load/vec4 v0x124b2ed10_0;
    %load/vec4 v0x124b2efe0_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x124b2eda0_0, 0, 32;
T_74.2 ;
T_74.0 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x124b310f0;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b315c0_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x124b315c0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_75.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x124b315c0_0;
    %store/vec4a v0x124b31650, 4, 0;
    %load/vec4 v0x124b315c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b315c0_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x124b31530_0, 0, 32;
    %pushi/vec4 10485907, 0, 32;
    %load/vec4 v0x124b31530_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b31650, 4, 0;
    %pushi/vec4 104866339, 0, 32;
    %load/vec4 v0x124b31530_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b31650, 4, 0;
    %pushi/vec4 104866051, 0, 32;
    %load/vec4 v0x124b31530_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b31650, 4, 0;
    %pushi/vec4 109060483, 0, 32;
    %load/vec4 v0x124b31530_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b31650, 4, 0;
    %pushi/vec4 3211827, 0, 32;
    %load/vec4 v0x124b31530_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b31650, 4, 0;
    %pushi/vec4 111, 0, 32;
    %load/vec4 v0x124b31530_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b31650, 4, 0;
    %end;
    .thread T_75;
    .scope S_0x124b2d2a0;
T_76 ;
    %wait E_0x124a420d0;
    %load/vec4 v0x124b2d800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b2d770_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x124b2d650_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x124b2d4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x124b2d650_0, 0;
    %jmp T_76.3;
T_76.2 ;
    %load/vec4 v0x124b2d530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.4, 8;
    %load/vec4 v0x124b2d770_0;
    %assign/vec4 v0x124b2d770_0, 0;
    %load/vec4 v0x124b2d650_0;
    %assign/vec4 v0x124b2d650_0, 0;
    %jmp T_76.5;
T_76.4 ;
    %load/vec4 v0x124b2d6e0_0;
    %assign/vec4 v0x124b2d770_0, 0;
    %load/vec4 v0x124b2d5c0_0;
    %assign/vec4 v0x124b2d650_0, 0;
T_76.5 ;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x124b2a820;
T_77 ;
    %wait E_0x124886f60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2abd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b2ac60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2b660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2b170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2b440_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b2b200_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2b0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2ad80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b2ae10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2b3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2b290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2afc0_0, 0, 1;
    %load/vec4 v0x124b2b320_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_77.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_77.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_77.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_77.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_77.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_77.9, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b3b0_0, 0, 1;
    %jmp T_77.11;
T_77.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2abd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b660_0, 0, 1;
    %load/vec4 v0x124b2af30_0;
    %load/vec4 v0x124b2aea0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_77.12, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_77.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_77.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_77.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_77.16, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b3b0_0, 0, 1;
    %jmp T_77.18;
T_77.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x124b2ac60_0, 0, 4;
    %jmp T_77.18;
T_77.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x124b2ac60_0, 0, 4;
    %jmp T_77.18;
T_77.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x124b2ac60_0, 0, 4;
    %jmp T_77.18;
T_77.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x124b2ac60_0, 0, 4;
    %jmp T_77.18;
T_77.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x124b2ac60_0, 0, 4;
    %jmp T_77.18;
T_77.18 ;
    %pop/vec4 1;
    %jmp T_77.11;
T_77.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2abd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2acf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b660_0, 0, 1;
    %load/vec4 v0x124b2aea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_77.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_77.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_77.21, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b3b0_0, 0, 1;
    %jmp T_77.23;
T_77.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x124b2ac60_0, 0, 4;
    %jmp T_77.23;
T_77.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x124b2ac60_0, 0, 4;
    %jmp T_77.23;
T_77.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x124b2ac60_0, 0, 4;
    %jmp T_77.23;
T_77.23 ;
    %pop/vec4 1;
    %jmp T_77.11;
T_77.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b660_0, 0, 1;
    %load/vec4 v0x124b2aea0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_77.24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_77.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_77.26, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b3b0_0, 0, 1;
    %jmp T_77.28;
T_77.24 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b2b200_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2b0e0_0, 0, 1;
    %jmp T_77.28;
T_77.25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b2b200_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b2b0e0_0, 0, 1;
    %jmp T_77.28;
T_77.26 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b2b200_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b0e0_0, 0, 1;
    %jmp T_77.28;
T_77.28 ;
    %pop/vec4 1;
    %jmp T_77.11;
T_77.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b440_0, 0, 1;
    %load/vec4 v0x124b2aea0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_77.29, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_77.30, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b3b0_0, 0, 1;
    %jmp T_77.32;
T_77.29 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b2b200_0, 0, 2;
    %jmp T_77.32;
T_77.30 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b2b200_0, 0, 2;
    %jmp T_77.32;
T_77.32 ;
    %pop/vec4 1;
    %jmp T_77.11;
T_77.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2ad80_0, 0, 1;
    %load/vec4 v0x124b2aea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_77.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_77.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_77.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_77.36, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b3b0_0, 0, 1;
    %jmp T_77.38;
T_77.33 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x124b2ae10_0, 0, 4;
    %jmp T_77.38;
T_77.34 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x124b2ae10_0, 0, 4;
    %jmp T_77.38;
T_77.35 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x124b2ae10_0, 0, 4;
    %jmp T_77.38;
T_77.36 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x124b2ae10_0, 0, 4;
    %jmp T_77.38;
T_77.38 ;
    %pop/vec4 1;
    %jmp T_77.11;
T_77.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b660_0, 0, 1;
    %jmp T_77.11;
T_77.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b660_0, 0, 1;
    %jmp T_77.11;
T_77.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b660_0, 0, 1;
    %jmp T_77.11;
T_77.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b660_0, 0, 1;
    %jmp T_77.11;
T_77.9 ;
    %load/vec4 v0x124b2aea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_77.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_77.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_77.41, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b3b0_0, 0, 1;
    %jmp T_77.43;
T_77.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b290_0, 0, 1;
    %jmp T_77.43;
T_77.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2b4d0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x124b2ac60_0, 0, 4;
    %jmp T_77.43;
T_77.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b2afc0_0, 0, 1;
    %jmp T_77.43;
T_77.43 ;
    %pop/vec4 1;
    %jmp T_77.11;
T_77.11 ;
    %pop/vec4 1;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x124b28160;
T_78 ;
    %wait E_0x124a420d0;
    %load/vec4 v0x124b2a300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b296e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b29770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b28e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b29a00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b294a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b29530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b2a270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b29c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b2a150_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x124b29cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b29bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b295c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b29650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b29b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b29df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b29e80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b29f10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b29fa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b2a030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b29d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b2a1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b29a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b2a0c0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x124b291d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b294a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b29530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b2a270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b29c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b2a150_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x124b29cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b29bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b295c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b29650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b29b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b29df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b29d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b2a1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b29a90_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x124b29260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %load/vec4 v0x124b296e0_0;
    %assign/vec4 v0x124b296e0_0, 0;
    %load/vec4 v0x124b29770_0;
    %assign/vec4 v0x124b29770_0, 0;
    %load/vec4 v0x124b28e00_0;
    %assign/vec4 v0x124b28e00_0, 0;
    %load/vec4 v0x124b29a00_0;
    %assign/vec4 v0x124b29a00_0, 0;
    %load/vec4 v0x124b294a0_0;
    %assign/vec4 v0x124b294a0_0, 0;
    %load/vec4 v0x124b29530_0;
    %assign/vec4 v0x124b29530_0, 0;
    %load/vec4 v0x124b2a270_0;
    %assign/vec4 v0x124b2a270_0, 0;
    %load/vec4 v0x124b29c40_0;
    %assign/vec4 v0x124b29c40_0, 0;
    %load/vec4 v0x124b2a150_0;
    %assign/vec4 v0x124b2a150_0, 0;
    %load/vec4 v0x124b29cd0_0;
    %assign/vec4 v0x124b29cd0_0, 0;
    %load/vec4 v0x124b29bb0_0;
    %assign/vec4 v0x124b29bb0_0, 0;
    %load/vec4 v0x124b295c0_0;
    %assign/vec4 v0x124b295c0_0, 0;
    %load/vec4 v0x124b29650_0;
    %assign/vec4 v0x124b29650_0, 0;
    %load/vec4 v0x124b29b20_0;
    %assign/vec4 v0x124b29b20_0, 0;
    %load/vec4 v0x124b29df0_0;
    %assign/vec4 v0x124b29df0_0, 0;
    %load/vec4 v0x124b29f10_0;
    %assign/vec4 v0x124b29f10_0, 0;
    %load/vec4 v0x124b29fa0_0;
    %assign/vec4 v0x124b29fa0_0, 0;
    %load/vec4 v0x124b2a030_0;
    %assign/vec4 v0x124b2a030_0, 0;
    %load/vec4 v0x124b29e80_0;
    %assign/vec4 v0x124b29e80_0, 0;
    %load/vec4 v0x124b29d60_0;
    %assign/vec4 v0x124b29d60_0, 0;
    %load/vec4 v0x124b2a1e0_0;
    %assign/vec4 v0x124b2a1e0_0, 0;
    %load/vec4 v0x124b29a90_0;
    %assign/vec4 v0x124b29a90_0, 0;
    %load/vec4 v0x124b2a0c0_0;
    %assign/vec4 v0x124b2a0c0_0, 0;
    %jmp T_78.5;
T_78.4 ;
    %load/vec4 v0x124b287d0_0;
    %assign/vec4 v0x124b296e0_0, 0;
    %load/vec4 v0x124b28860_0;
    %assign/vec4 v0x124b29770_0, 0;
    %load/vec4 v0x124b288f0_0;
    %assign/vec4 v0x124b28e00_0, 0;
    %load/vec4 v0x124b28980_0;
    %assign/vec4 v0x124b29a00_0, 0;
    %load/vec4 v0x124b28f90_0;
    %assign/vec4 v0x124b29f10_0, 0;
    %load/vec4 v0x124b28500_0;
    %assign/vec4 v0x124b294a0_0, 0;
    %load/vec4 v0x124b28590_0;
    %assign/vec4 v0x124b29530_0, 0;
    %load/vec4 v0x124b29410_0;
    %assign/vec4 v0x124b2a270_0, 0;
    %load/vec4 v0x124b28bc0_0;
    %assign/vec4 v0x124b29c40_0, 0;
    %load/vec4 v0x124b292f0_0;
    %assign/vec4 v0x124b2a150_0, 0;
    %load/vec4 v0x124b28c50_0;
    %assign/vec4 v0x124b29cd0_0, 0;
    %load/vec4 v0x124b28b30_0;
    %assign/vec4 v0x124b29bb0_0, 0;
    %load/vec4 v0x124b28620_0;
    %assign/vec4 v0x124b295c0_0, 0;
    %load/vec4 v0x124b286b0_0;
    %assign/vec4 v0x124b29650_0, 0;
    %load/vec4 v0x124b28aa0_0;
    %assign/vec4 v0x124b29b20_0, 0;
    %load/vec4 v0x124b28d70_0;
    %assign/vec4 v0x124b29df0_0, 0;
    %load/vec4 v0x124b29020_0;
    %assign/vec4 v0x124b29fa0_0, 0;
    %load/vec4 v0x124b290b0_0;
    %assign/vec4 v0x124b2a030_0, 0;
    %load/vec4 v0x124b28f00_0;
    %assign/vec4 v0x124b29e80_0, 0;
    %load/vec4 v0x124b28ce0_0;
    %assign/vec4 v0x124b29d60_0, 0;
    %load/vec4 v0x124b29380_0;
    %assign/vec4 v0x124b2a1e0_0, 0;
    %load/vec4 v0x124b28a10_0;
    %assign/vec4 v0x124b29a90_0, 0;
    %load/vec4 v0x124b29140_0;
    %assign/vec4 v0x124b2a0c0_0, 0;
T_78.5 ;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x124b27290;
T_79 ;
    %wait E_0x124a840f0;
    %load/vec4 v0x124b25950_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b27520_0, 0, 32;
    %jmp T_79.7;
T_79.0 ;
    %load/vec4 v0x124b27400_0;
    %load/vec4 v0x124b27490_0;
    %add;
    %store/vec4 v0x124b27520_0, 0, 32;
    %jmp T_79.7;
T_79.1 ;
    %load/vec4 v0x124b27400_0;
    %load/vec4 v0x124b27490_0;
    %sub;
    %store/vec4 v0x124b27520_0, 0, 32;
    %jmp T_79.7;
T_79.2 ;
    %load/vec4 v0x124b27400_0;
    %load/vec4 v0x124b27490_0;
    %and;
    %store/vec4 v0x124b27520_0, 0, 32;
    %jmp T_79.7;
T_79.3 ;
    %load/vec4 v0x124b27400_0;
    %load/vec4 v0x124b27490_0;
    %or;
    %store/vec4 v0x124b27520_0, 0, 32;
    %jmp T_79.7;
T_79.4 ;
    %load/vec4 v0x124b27400_0;
    %load/vec4 v0x124b27490_0;
    %mul;
    %store/vec4 v0x124b27520_0, 0, 32;
    %jmp T_79.7;
T_79.5 ;
    %load/vec4 v0x124b27400_0;
    %store/vec4 v0x124b27520_0, 0, 32;
    %jmp T_79.7;
T_79.7 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x124b257e0;
T_80 ;
    %wait E_0x124a420d0;
    %load/vec4 v0x124b26a70_0;
    %flag_set/vec4 8;
    %jmp/1 T_80.2, 8;
    %load/vec4 v0x124b25ec0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_80.2;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b26340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b26100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b26220_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x124b26580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b26460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b25da0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b269e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b26d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b268c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b267a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b26e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b25fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b26b90_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x124b26c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.3, 8;
    %load/vec4 v0x124b26340_0;
    %assign/vec4 v0x124b26340_0, 0;
    %load/vec4 v0x124b26100_0;
    %assign/vec4 v0x124b26100_0, 0;
    %load/vec4 v0x124b26220_0;
    %assign/vec4 v0x124b26220_0, 0;
    %load/vec4 v0x124b26580_0;
    %assign/vec4 v0x124b26580_0, 0;
    %load/vec4 v0x124b26460_0;
    %assign/vec4 v0x124b26460_0, 0;
    %load/vec4 v0x124b25da0_0;
    %assign/vec4 v0x124b25da0_0, 0;
    %load/vec4 v0x124b269e0_0;
    %assign/vec4 v0x124b269e0_0, 0;
    %load/vec4 v0x124b26d40_0;
    %assign/vec4 v0x124b26d40_0, 0;
    %load/vec4 v0x124b268c0_0;
    %assign/vec4 v0x124b268c0_0, 0;
    %load/vec4 v0x124b267a0_0;
    %assign/vec4 v0x124b267a0_0, 0;
    %load/vec4 v0x124b26e60_0;
    %assign/vec4 v0x124b26e60_0, 0;
    %load/vec4 v0x124b25fe0_0;
    %assign/vec4 v0x124b25fe0_0, 0;
    %load/vec4 v0x124b26b90_0;
    %assign/vec4 v0x124b26b90_0, 0;
    %jmp T_80.4;
T_80.3 ;
    %load/vec4 v0x124b262b0_0;
    %assign/vec4 v0x124b26340_0, 0;
    %load/vec4 v0x124b26070_0;
    %assign/vec4 v0x124b26100_0, 0;
    %load/vec4 v0x124b26190_0;
    %assign/vec4 v0x124b26220_0, 0;
    %load/vec4 v0x124b264f0_0;
    %assign/vec4 v0x124b26580_0, 0;
    %load/vec4 v0x124b263d0_0;
    %assign/vec4 v0x124b26460_0, 0;
    %load/vec4 v0x124b25d10_0;
    %assign/vec4 v0x124b25da0_0, 0;
    %load/vec4 v0x124b26950_0;
    %assign/vec4 v0x124b269e0_0, 0;
    %load/vec4 v0x124b26cb0_0;
    %assign/vec4 v0x124b26d40_0, 0;
    %load/vec4 v0x124b26830_0;
    %assign/vec4 v0x124b268c0_0, 0;
    %load/vec4 v0x124b26610_0;
    %assign/vec4 v0x124b267a0_0, 0;
    %load/vec4 v0x124b26dd0_0;
    %assign/vec4 v0x124b26e60_0, 0;
    %load/vec4 v0x124b25f50_0;
    %assign/vec4 v0x124b25fe0_0, 0;
    %load/vec4 v0x124b26b00_0;
    %assign/vec4 v0x124b26b90_0, 0;
T_80.4 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x124b336e0;
T_81 ;
    %wait E_0x124abf700;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b33ca0_0, 0, 1;
    %load/vec4 v0x124b33940_0;
    %flag_set/vec4 10;
    %jmp/1 T_81.4, 10;
    %load/vec4 v0x124b339d0_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_81.4;
    %flag_get/vec4 10;
    %jmp/0 T_81.3, 10;
    %load/vec4 v0x124b2da00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_81.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0x124b2da00_0;
    %load/vec4 v0x124b33a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_81.5, 4;
    %load/vec4 v0x124b2da00_0;
    %load/vec4 v0x124b33af0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_81.5;
    %and;
T_81.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b33ca0_0, 0, 1;
T_81.0 ;
    %load/vec4 v0x124b33b80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_81.9, 10;
    %load/vec4 v0x124b33c10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_81.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.8, 9;
    %load/vec4 v0x124b33c10_0;
    %load/vec4 v0x124b33a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_81.10, 4;
    %load/vec4 v0x124b33c10_0;
    %load/vec4 v0x124b33af0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_81.10;
    %and;
T_81.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b33ca0_0, 0, 1;
T_81.6 ;
    %load/vec4 v0x124b33d30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_81.14, 10;
    %load/vec4 v0x124b33dc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_81.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.13, 9;
    %load/vec4 v0x124b33dc0_0;
    %load/vec4 v0x124b33a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_81.15, 4;
    %load/vec4 v0x124b33dc0_0;
    %load/vec4 v0x124b33af0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_81.15;
    %and;
T_81.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b33ca0_0, 0, 1;
T_81.11 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x124b39f50;
T_82 ;
    %wait E_0x124a420d0;
    %load/vec4 v0x124b3b1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b3aca0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x124b3aca0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x124b3aca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b3b240, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x124b3aca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b3b120, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x124b3aca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b3b2d0, 0, 4;
    %load/vec4 v0x124b3aca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b3aca0_0, 0, 32;
    %jmp T_82.2;
T_82.3 ;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x124b3b360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %load/vec4 v0x124b3aba0_0;
    %load/vec4 v0x124b3b3f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b3b240, 0, 4;
    %load/vec4 v0x124b3b510_0;
    %load/vec4 v0x124b3b3f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b3b120, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124b3b3f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b3b2d0, 0, 4;
T_82.4 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x124b35ce0;
T_83 ;
    %wait E_0x124a21980;
    %load/vec4 v0x124b37f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_83.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_83.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x124b386f0_0, 0, 32;
    %jmp T_83.5;
T_83.0 ;
    %load/vec4 v0x124b37df0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b38420, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x124b386f0_0, 0, 32;
    %jmp T_83.5;
T_83.1 ;
    %load/vec4 v0x124b37df0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b38420, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x124b386f0_0, 0, 32;
    %jmp T_83.5;
T_83.2 ;
    %load/vec4 v0x124b37df0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b38420, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x124b386f0_0, 0, 32;
    %jmp T_83.5;
T_83.3 ;
    %load/vec4 v0x124b37df0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b38420, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x124b386f0_0, 0, 32;
    %jmp T_83.5;
T_83.5 ;
    %pop/vec4 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x124b35ce0;
T_84 ;
    %wait E_0x124a420d0;
    %load/vec4 v0x124b392c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b39b30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b37b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b38f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b38ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b37bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b39110_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b38e40_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x124b39080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b38ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b391a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x124b39230_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b39e00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b39e00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b39e00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b39e00, 0, 4;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x124b39b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_84.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_84.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b39b30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b37b60_0, 0;
    %jmp T_84.5;
T_84.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b37b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b38f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b38ff0_0, 0;
    %load/vec4 v0x124b39500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.8, 9;
    %load/vec4 v0x124b397d0_0;
    %and;
T_84.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.6, 8;
    %load/vec4 v0x124b39aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_84.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_84.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_84.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_84.12, 6;
    %jmp T_84.13;
T_84.9 ;
    %load/vec4 v0x124b39860_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b38420, 4;
    %parti/s 32, 0, 2;
    %load/vec4 v0x124b39470_0;
    %load/vec4 v0x124b393e0_0;
    %store/vec4 v0x124b36090_0, 0, 4;
    %store/vec4 v0x124b36620_0, 0, 32;
    %store/vec4 v0x124b366b0_0, 0, 32;
    %callf/vec4 TD_sb_tb.uut.mem_stage_inst.dcache.merge_word, S_0x124b36420;
    %load/vec4 v0x124b39860_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b38420, 0, 4;
    %jmp T_84.13;
T_84.10 ;
    %load/vec4 v0x124b39860_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b38420, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v0x124b39470_0;
    %load/vec4 v0x124b393e0_0;
    %store/vec4 v0x124b36090_0, 0, 4;
    %store/vec4 v0x124b36620_0, 0, 32;
    %store/vec4 v0x124b366b0_0, 0, 32;
    %callf/vec4 TD_sb_tb.uut.mem_stage_inst.dcache.merge_word, S_0x124b36420;
    %load/vec4 v0x124b39860_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b38420, 4, 5;
    %jmp T_84.13;
T_84.11 ;
    %load/vec4 v0x124b39860_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b38420, 4;
    %parti/s 32, 64, 8;
    %load/vec4 v0x124b39470_0;
    %load/vec4 v0x124b393e0_0;
    %store/vec4 v0x124b36090_0, 0, 4;
    %store/vec4 v0x124b36620_0, 0, 32;
    %store/vec4 v0x124b366b0_0, 0, 32;
    %callf/vec4 TD_sb_tb.uut.mem_stage_inst.dcache.merge_word, S_0x124b36420;
    %load/vec4 v0x124b39860_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b38420, 4, 5;
    %jmp T_84.13;
T_84.12 ;
    %load/vec4 v0x124b39860_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b38420, 4;
    %parti/s 32, 96, 8;
    %load/vec4 v0x124b39470_0;
    %load/vec4 v0x124b393e0_0;
    %store/vec4 v0x124b36090_0, 0, 4;
    %store/vec4 v0x124b36620_0, 0, 32;
    %store/vec4 v0x124b366b0_0, 0, 32;
    %callf/vec4 TD_sb_tb.uut.mem_stage_inst.dcache.merge_word, S_0x124b36420;
    %load/vec4 v0x124b39860_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b38420, 4, 5;
    %jmp T_84.13;
T_84.13 ;
    %pop/vec4 1;
T_84.6 ;
    %load/vec4 v0x124b38780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.16, 9;
    %load/vec4 v0x124b384b0_0;
    %nor/r;
    %and;
T_84.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124b38f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b38ff0_0, 0;
    %load/vec4 v0x124b38030_0;
    %assign/vec4 v0x124b37bf0_0, 0;
    %load/vec4 v0x124b37e80_0;
    %assign/vec4 v0x124b39080_0, 0;
    %load/vec4 v0x124b37df0_0;
    %assign/vec4 v0x124b38ed0_0, 0;
    %load/vec4 v0x124b37f10_0;
    %assign/vec4 v0x124b391a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x124b39230_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x124b39b30_0, 0;
    %jmp T_84.15;
T_84.14 ;
    %load/vec4 v0x124b39c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.19, 9;
    %load/vec4 v0x124b384b0_0;
    %nor/r;
    %and;
T_84.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b38f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124b38ff0_0, 0;
    %load/vec4 v0x124b38030_0;
    %assign/vec4 v0x124b37bf0_0, 0;
    %load/vec4 v0x124b38300_0;
    %assign/vec4 v0x124b39110_0, 0;
    %load/vec4 v0x124b380c0_0;
    %assign/vec4 v0x124b38e40_0, 0;
    %load/vec4 v0x124b37e80_0;
    %assign/vec4 v0x124b39080_0, 0;
    %load/vec4 v0x124b37df0_0;
    %assign/vec4 v0x124b38ed0_0, 0;
    %load/vec4 v0x124b37f10_0;
    %assign/vec4 v0x124b391a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x124b39b30_0, 0;
    %jmp T_84.18;
T_84.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b39b30_0, 0;
T_84.18 ;
T_84.15 ;
    %jmp T_84.5;
T_84.3 ;
    %load/vec4 v0x124b38f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.20, 8;
    %load/vec4 v0x124b37b60_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_84.22, 4;
    %load/vec4 v0x124b38a50_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b39230_0, 4, 5;
T_84.22 ;
    %load/vec4 v0x124b37b60_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_84.24, 4;
    %load/vec4 v0x124b38a50_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b39230_0, 4, 5;
T_84.24 ;
    %load/vec4 v0x124b37b60_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_84.26, 4;
    %load/vec4 v0x124b38a50_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b39230_0, 4, 5;
T_84.26 ;
    %load/vec4 v0x124b37b60_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_84.28, 4;
    %load/vec4 v0x124b38a50_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b39230_0, 4, 5;
T_84.28 ;
T_84.20 ;
    %load/vec4 v0x124b37b60_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_84.30, 4;
    %load/vec4 v0x124b38f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.32, 8;
    %load/vec4 v0x124b39230_0;
    %load/vec4 v0x124b38ed0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b38420, 0, 4;
    %load/vec4 v0x124b39080_0;
    %load/vec4 v0x124b38ed0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b39d70, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124b38ed0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b39e00, 0, 4;
T_84.32 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b39b30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b37b60_0, 0;
    %jmp T_84.31;
T_84.30 ;
    %load/vec4 v0x124b37b60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x124b37b60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x124b39b30_0, 0;
T_84.31 ;
    %jmp T_84.5;
T_84.5 ;
    %pop/vec4 1;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x124b35ce0;
T_85 ;
    %wait E_0x124a0ad50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b38b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b37ad0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b388a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b38d20_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b389c0_0, 0, 4;
    %load/vec4 v0x124b39b30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_85.0, 4;
    %load/vec4 v0x124b38f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x124b37b60_0;
    %cmpi/u 5, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_85.6, 5;
    %load/vec4 v0x124b37b60_0;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_85.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b38b70_0, 0, 1;
    %load/vec4 v0x124b38540_0;
    %load/vec4 v0x124b37b60_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x124b388a0_0, 0, 32;
T_85.4 ;
T_85.2 ;
    %load/vec4 v0x124b38ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.7, 8;
    %load/vec4 v0x124b37b60_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_85.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b37ad0_0, 0, 1;
    %load/vec4 v0x124b37bf0_0;
    %store/vec4 v0x124b388a0_0, 0, 32;
    %load/vec4 v0x124b39110_0;
    %store/vec4 v0x124b38d20_0, 0, 32;
    %load/vec4 v0x124b38e40_0;
    %store/vec4 v0x124b389c0_0, 0, 4;
T_85.9 ;
T_85.7 ;
T_85.0 ;
    %load/vec4 v0x124b39500_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_85.14, 10;
    %load/vec4 v0x124b38b70_0;
    %nor/r;
    %and;
T_85.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_85.13, 9;
    %load/vec4 v0x124b38ff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_85.15, 9;
    %load/vec4 v0x124b37b60_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_85.15;
    %nor/r;
    %and;
T_85.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b37ad0_0, 0, 1;
    %load/vec4 v0x124b39350_0;
    %store/vec4 v0x124b388a0_0, 0, 32;
    %load/vec4 v0x124b39470_0;
    %store/vec4 v0x124b38d20_0, 0, 32;
    %load/vec4 v0x124b393e0_0;
    %store/vec4 v0x124b389c0_0, 0, 4;
T_85.11 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x124b35ce0;
T_86 ;
    %wait E_0x124a420d0;
    %load/vec4 v0x124b392c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b39ce0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x124b39c50_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_86.2, 8;
    %load/vec4 v0x124b384b0_0;
    %and;
T_86.2;
    %assign/vec4 v0x124b39ce0_0, 0;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x124b3b8c0;
T_87 ;
    %wait E_0x124a420d0;
    %load/vec4 v0x124b3cb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b3cac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b3c880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b3c9a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b3c910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b3c030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b3cbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b3c270_0, 0, 32;
T_87.2 ;
    %load/vec4 v0x124b3c270_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_87.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x124b3c270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b3c0c0, 0, 4;
    %load/vec4 v0x124b3c270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b3c270_0, 0, 32;
    %jmp T_87.2;
T_87.3 ;
    %jmp T_87.1;
T_87.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b3c0c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b3c0c0, 4;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b3c0c0, 4;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b3c0c0, 4;
    %and;
    %assign/vec4 v0x124b3c030_0, 0;
    %load/vec4 v0x124b3ce20_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_87.4, 8;
    %load/vec4 v0x124b3c030_0;
    %and;
T_87.4;
    %assign/vec4 v0x124b3cbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b3bdf0_0, 0, 1;
    %load/vec4 v0x124b3ce20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.7, 9;
    %load/vec4 v0x124b3c030_0;
    %nor/r;
    %and;
T_87.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.5, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b3c270_0, 0, 32;
T_87.8 ;
    %load/vec4 v0x124b3c270_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_87.9, 5;
    %ix/getv/s 4, v0x124b3c270_0;
    %load/vec4a v0x124b3c0c0, 4;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.12, 9;
    %load/vec4 v0x124b3bdf0_0;
    %nor/r;
    %and;
T_87.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.10, 8;
    %load/vec4 v0x124b3cc70_0;
    %ix/getv/s 3, v0x124b3c270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b3be80, 0, 4;
    %load/vec4 v0x124b3cd90_0;
    %ix/getv/s 3, v0x124b3c270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b3bfa0, 0, 4;
    %load/vec4 v0x124b3cd00_0;
    %ix/getv/s 3, v0x124b3c270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b3bf10, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x124b3c270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b3c0c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b3bdf0_0, 0, 1;
T_87.10 ;
    %load/vec4 v0x124b3c270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b3c270_0, 0, 32;
    %jmp T_87.8;
T_87.9 ;
T_87.5 ;
    %load/vec4 v0x124b3ca30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.15, 9;
    %load/vec4 v0x124b3cac0_0;
    %and;
T_87.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.13, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x124b3c1e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b3c0c0, 0, 4;
T_87.13 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x124b3b8c0;
T_88 ;
    %wait E_0x1248bf7d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b3cac0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b3c880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b3c9a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b3c910_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b3c1e0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b3c300_0, 0, 32;
T_88.0 ;
    %load/vec4 v0x124b3c300_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_88.1, 5;
    %ix/getv/s 4, v0x124b3c300_0;
    %load/vec4a v0x124b3c0c0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_88.4, 9;
    %load/vec4 v0x124b3cac0_0;
    %nor/r;
    %and;
T_88.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b3cac0_0, 0, 1;
    %ix/getv/s 4, v0x124b3c300_0;
    %load/vec4a v0x124b3be80, 4;
    %store/vec4 v0x124b3c880_0, 0, 32;
    %ix/getv/s 4, v0x124b3c300_0;
    %load/vec4a v0x124b3bfa0, 4;
    %store/vec4 v0x124b3c9a0_0, 0, 32;
    %ix/getv/s 4, v0x124b3c300_0;
    %load/vec4a v0x124b3bf10, 4;
    %store/vec4 v0x124b3c910_0, 0, 4;
    %load/vec4 v0x124b3c300_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x124b3c1e0_0, 0, 2;
T_88.2 ;
    %load/vec4 v0x124b3c300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b3c300_0, 0, 32;
    %jmp T_88.0;
T_88.1 ;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x124b3b8c0;
T_89 ;
    %wait E_0x1248af790;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b3c5d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b3c540_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b3c420_0, 0, 4;
    %load/vec4 v0x124b3c660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b3c300_0, 0, 32;
T_89.2 ;
    %load/vec4 v0x124b3c300_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_89.3, 5;
    %ix/getv/s 4, v0x124b3c300_0;
    %load/vec4a v0x124b3c0c0, 4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_89.7, 10;
    %ix/getv/s 4, v0x124b3c300_0;
    %load/vec4a v0x124b3be80, 4;
    %parti/s 30, 2, 3;
    %load/vec4 v0x124b3c390_0;
    %parti/s 30, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_89.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_89.6, 9;
    %load/vec4 v0x124b3c5d0_0;
    %nor/r;
    %and;
T_89.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %load/vec4 v0x124b3c6f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_89.10, 9;
    %ix/getv/s 4, v0x124b3c300_0;
    %load/vec4a v0x124b3bf10, 4;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_89.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b3c5d0_0, 0, 1;
    %ix/getv/s 4, v0x124b3c300_0;
    %load/vec4a v0x124b3bfa0, 4;
    %store/vec4 v0x124b3c540_0, 0, 32;
    %ix/getv/s 4, v0x124b3c300_0;
    %load/vec4a v0x124b3bf10, 4;
    %store/vec4 v0x124b3c420_0, 0, 4;
    %jmp T_89.9;
T_89.8 ;
    %load/vec4 v0x124b3c6f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_89.13, 9;
    %ix/getv/s 4, v0x124b3c300_0;
    %load/vec4a v0x124b3bf10, 4;
    %load/vec4 v0x124b3c4b0_0;
    %part/u 1;
    %and;
T_89.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b3c5d0_0, 0, 1;
    %ix/getv/s 4, v0x124b3c300_0;
    %load/vec4a v0x124b3bfa0, 4;
    %store/vec4 v0x124b3c540_0, 0, 32;
    %ix/getv/s 4, v0x124b3c300_0;
    %load/vec4a v0x124b3bf10, 4;
    %store/vec4 v0x124b3c420_0, 0, 4;
T_89.11 ;
T_89.9 ;
T_89.4 ;
    %load/vec4 v0x124b3c300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b3c300_0, 0, 32;
    %jmp T_89.2;
T_89.3 ;
T_89.0 ;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x124b35370;
T_90 ;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b35980, 4, 0;
    %pushi/vec4 3405691582, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b35980, 4, 0;
    %pushi/vec4 153, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b35980, 4, 0;
    %end;
    .thread T_90;
    .scope S_0x124b35370;
T_91 ;
    %wait E_0x124a70000;
    %load/vec4 v0x124b35c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0x124b357d0_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x124b35980, 4;
    %store/vec4 v0x124b35b30_0, 0, 32;
    %load/vec4 v0x124b35860_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x124b35a10_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b35b30_0, 4, 8;
T_91.2 ;
    %load/vec4 v0x124b35860_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %load/vec4 v0x124b35a10_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b35b30_0, 4, 8;
T_91.4 ;
    %load/vec4 v0x124b35860_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.6, 8;
    %load/vec4 v0x124b35a10_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b35b30_0, 4, 8;
T_91.6 ;
    %load/vec4 v0x124b35860_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.8, 8;
    %load/vec4 v0x124b35a10_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b35b30_0, 4, 8;
T_91.8 ;
    %load/vec4 v0x124b35b30_0;
    %load/vec4 v0x124b357d0_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b35980, 0, 4;
    %vpi_call 22 40 "$display", "[MEM] STORE: Addr=0x%h (Index %d) Val=0x%h", v0x124b357d0_0, &PV<v0x124b357d0_0, 2, 12>, v0x124b35b30_0 {0 0 0};
T_91.0 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x124b34500;
T_92 ;
    %wait E_0x124a420d0;
    %load/vec4 v0x124b34c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b34dc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b34b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b348b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b34a60_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x124b34940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b34dc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b34b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b348b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b34a60_0, 0;
    %jmp T_92.3;
T_92.2 ;
    %load/vec4 v0x124b34ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.4, 8;
    %load/vec4 v0x124b34dc0_0;
    %assign/vec4 v0x124b34dc0_0, 0;
    %load/vec4 v0x124b34b80_0;
    %assign/vec4 v0x124b34b80_0, 0;
    %load/vec4 v0x124b348b0_0;
    %assign/vec4 v0x124b348b0_0, 0;
    %load/vec4 v0x124b34a60_0;
    %assign/vec4 v0x124b34a60_0, 0;
    %jmp T_92.5;
T_92.4 ;
    %load/vec4 v0x124b34d30_0;
    %assign/vec4 v0x124b34dc0_0, 0;
    %load/vec4 v0x124b34af0_0;
    %assign/vec4 v0x124b34b80_0, 0;
    %load/vec4 v0x124b34820_0;
    %assign/vec4 v0x124b348b0_0, 0;
    %load/vec4 v0x124b349d0_0;
    %assign/vec4 v0x124b34a60_0, 0;
T_92.5 ;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x124b33e50;
T_93 ;
    %wait E_0x124af7a20;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b341a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b34230_0, 0, 2;
    %load/vec4 v0x124b34110_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_93.3, 10;
    %load/vec4 v0x124b34080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_93.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_93.2, 9;
    %load/vec4 v0x124b34080_0;
    %load/vec4 v0x124b342c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b341a0_0, 0, 2;
T_93.0 ;
    %load/vec4 v0x124b34110_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_93.7, 10;
    %load/vec4 v0x124b34080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_93.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_93.6, 9;
    %load/vec4 v0x124b34080_0;
    %load/vec4 v0x124b34350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b34230_0, 0, 2;
T_93.4 ;
    %load/vec4 v0x124b34470_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_93.12, 11;
    %load/vec4 v0x124b343e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_93.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_93.11, 10;
    %load/vec4 v0x124b343e0_0;
    %load/vec4 v0x124b342c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_93.10, 9;
    %load/vec4 v0x124b341a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124b341a0_0, 0, 2;
T_93.8 ;
    %load/vec4 v0x124b34470_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_93.17, 11;
    %load/vec4 v0x124b343e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_93.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_93.16, 10;
    %load/vec4 v0x124b343e0_0;
    %load/vec4 v0x124b34350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_93.15, 9;
    %load/vec4 v0x124b34230_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.13, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124b34230_0, 0, 2;
T_93.13 ;
    %load/vec4 v0x124b34470_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_93.22, 11;
    %load/vec4 v0x124b343e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_93.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_93.21, 10;
    %load/vec4 v0x124b343e0_0;
    %load/vec4 v0x124b342c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_93.20, 9;
    %load/vec4 v0x124b341a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.18, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124b341a0_0, 0, 2;
T_93.18 ;
    %load/vec4 v0x124b34470_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_93.27, 11;
    %load/vec4 v0x124b343e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_93.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_93.26, 10;
    %load/vec4 v0x124b343e0_0;
    %load/vec4 v0x124b34350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_93.25, 9;
    %load/vec4 v0x124b34230_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.23, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124b34230_0, 0, 2;
T_93.23 ;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x124b41630;
T_94 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b42010_0, 0, 32;
T_94.0 ;
    %load/vec4 v0x124b42010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_94.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x124b42010_0;
    %store/vec4a v0x124b41d40, 4, 0;
    %load/vec4 v0x124b42010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b42010_0, 0, 32;
    %jmp T_94.0;
T_94.1 ;
    %end;
    .thread T_94;
    .scope S_0x124b41630;
T_95 ;
    %wait E_0x124a420d0;
    %load/vec4 v0x124b42350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b42010_0, 0, 32;
T_95.2 ;
    %load/vec4 v0x124b42010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_95.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x124b42010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b41d40, 0, 4;
    %load/vec4 v0x124b42010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b42010_0, 0, 32;
    %jmp T_95.2;
T_95.3 ;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x124b423e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_95.6, 9;
    %load/vec4 v0x124b420a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_95.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.4, 8;
    %load/vec4 v0x124b41dd0_0;
    %load/vec4 v0x124b420a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b41d40, 0, 4;
T_95.4 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x124b25670;
T_96 ;
    %wait E_0x124a420d0;
    %load/vec4 v0x124b47df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b33300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b48080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b48110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b481a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x124b48230_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x124b48570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v0x124b458b0_0;
    %assign/vec4 v0x124b33300_0, 0;
    %load/vec4 v0x124b45820_0;
    %assign/vec4 v0x124b48080_0, 0;
    %load/vec4 v0x124b45820_0;
    %addi 4096, 0, 32;
    %assign/vec4 v0x124b48110_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b48230_0, 4, 5;
    %jmp T_96.3;
T_96.2 ;
    %load/vec4 v0x124b47170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b48230_0, 4, 5;
T_96.4 ;
T_96.3 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x13512ab80;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b48aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b48c50_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_0x13512ab80;
T_98 ;
    %delay 5000, 0;
    %load/vec4 v0x124b48aa0_0;
    %inv;
    %store/vec4 v0x124b48aa0_0, 0, 1;
    %jmp T_98;
    .thread T_98;
    .scope S_0x13512ab80;
T_99 ;
    %wait E_0x124a420d0;
    %load/vec4 v0x124b48c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b48b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b48db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b48ce0_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x124b48b30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x124b48b30_0, 0;
    %load/vec4 v0x124b407c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x124b48db0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x124b48db0_0, 0;
T_99.2 ;
    %load/vec4 v0x124b3cac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %load/vec4 v0x124b48ce0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x124b48ce0_0, 0;
T_99.4 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x13512ab80;
T_100 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b48bc0_0, 0, 32;
T_100.0 ;
    %load/vec4 v0x124b48bc0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_100.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x124b48bc0_0;
    %store/vec4a v0x124b31650, 4, 0;
    %load/vec4 v0x124b48bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b48bc0_0, 0, 32;
    %jmp T_100.0;
T_100.1 ;
    %pushi/vec4 2864434397, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b35980, 4, 0;
    %pushi/vec4 287454020, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b35980, 4, 0;
    %pushi/vec4 268443779, 0, 32;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b31650, 4, 0;
    %pushi/vec4 134218003, 0, 32;
    %ix/load 4, 1025, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b31650, 4, 0;
    %pushi/vec4 270533155, 0, 32;
    %ix/load 4, 1026, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b31650, 4, 0;
    %pushi/vec4 272646531, 0, 32;
    %ix/load 4, 1027, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b31650, 4, 0;
    %pushi/vec4 272646659, 0, 32;
    %ix/load 4, 1028, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b31650, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 1029, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b31650, 4, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b48c50_0, 0, 1;
    %delay 3000000, 0;
    %vpi_call 27 62 "$display", "[SB_TB] x1=0x%08h x2=0x%08h x3=0x%08h x4=0x%08h", &A<v0x124b41d40, 1>, &A<v0x124b41d40, 2>, &A<v0x124b41d40, 3>, &A<v0x124b41d40, 4> {0 0 0};
    %vpi_call 27 67 "$display", "[SB_TB] mem[0x0100]=0x%08h mem[0x0104]=0x%08h", &A<v0x124b35980, 64>, &A<v0x124b35980, 65> {0 0 0};
    %vpi_call 27 70 "$display", "[SB_TB] sb_enq=%0d sb_drain=%0d", v0x124b48db0_0, v0x124b48ce0_0 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b41d40, 4;
    %cmpi/ne 128, 0, 32;
    %jmp/1 T_100.7, 6;
    %flag_mov 8, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b41d40, 4;
    %cmpi/ne 128, 0, 32;
    %flag_or 6, 8;
T_100.7;
    %jmp/1 T_100.6, 6;
    %flag_mov 8, 6;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b35980, 4;
    %cmpi/ne 287454080, 0, 32;
    %flag_or 6, 8;
T_100.6;
    %jmp/1 T_100.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x124b48db0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 8;
    %flag_mov 6, 5;
T_100.5;
    %jmp/1 T_100.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x124b48ce0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 8;
    %flag_mov 6, 5;
T_100.4;
    %jmp/0xz  T_100.2, 6;
    %vpi_call 27 76 "$display", "[SB_TB] FAIL" {0 0 0};
    %jmp T_100.3;
T_100.2 ;
    %vpi_call 27 78 "$display", "[SB_TB] PASS" {0 0 0};
T_100.3 ;
    %vpi_call 27 81 "$finish" {0 0 0};
    %end;
    .thread T_100;
    .scope S_0x124b58280;
T_101 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x124b585b0_0, 0, 32;
    %end;
    .thread T_101;
    .scope S_0x124b58280;
T_102 ;
    %wait E_0x124b49600;
    %load/vec4 v0x124b58d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 4096, 0, 32;
    %assign/vec4 v0x124b585b0_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x124b58820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0x124b58900_0;
    %assign/vec4 v0x124b585b0_0, 0;
    %jmp T_102.3;
T_102.2 ;
    %load/vec4 v0x124b58dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %load/vec4 v0x124b585b0_0;
    %assign/vec4 v0x124b585b0_0, 0;
    %jmp T_102.5;
T_102.4 ;
    %load/vec4 v0x124b58640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.6, 8;
    %load/vec4 v0x124b585b0_0;
    %pad/u 34;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x124b586e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %assign/vec4 v0x124b585b0_0, 0;
    %jmp T_102.7;
T_102.6 ;
    %load/vec4 v0x124b589b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.8, 8;
    %load/vec4 v0x124b58a40_0;
    %assign/vec4 v0x124b585b0_0, 0;
    %jmp T_102.9;
T_102.8 ;
    %load/vec4 v0x124b58af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.10, 8;
    %pushi/vec4 8192, 0, 32;
    %assign/vec4 v0x124b585b0_0, 0;
    %jmp T_102.11;
T_102.10 ;
    %load/vec4 v0x124b585b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x124b585b0_0, 0;
T_102.11 ;
T_102.9 ;
T_102.7 ;
T_102.5 ;
T_102.3 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x124b559f0;
T_103 ;
    %wait E_0x124b49600;
    %load/vec4 v0x124b571f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b56c20_0, 0, 32;
T_103.2 ;
    %load/vec4 v0x124b56c20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_103.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x124b56c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b57280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x124b56c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b57150, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x124b56c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b57320, 0, 4;
    %load/vec4 v0x124b56c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b56c20_0, 0, 32;
    %jmp T_103.2;
T_103.3 ;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x124b573b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.4, 8;
    %load/vec4 v0x124b56b40_0;
    %load/vec4 v0x124b57450_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b57280, 0, 4;
    %load/vec4 v0x124b575b0_0;
    %load/vec4 v0x124b57450_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b57150, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124b57450_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b57320, 0, 4;
T_103.4 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x124b537b0;
T_104 ;
    %wait E_0x124b53f10;
    %load/vec4 v0x124b549e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_104.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_104.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_104.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_104.3, 6;
    %jmp T_104.4;
T_104.0 ;
    %load/vec4 v0x124b54880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b54cb0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x124b54a90_0, 0, 32;
    %jmp T_104.4;
T_104.1 ;
    %load/vec4 v0x124b54880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b54cb0, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x124b54a90_0, 0, 32;
    %jmp T_104.4;
T_104.2 ;
    %load/vec4 v0x124b54880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b54cb0, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x124b54a90_0, 0, 32;
    %jmp T_104.4;
T_104.3 ;
    %load/vec4 v0x124b54880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b54cb0, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x124b54a90_0, 0, 32;
    %jmp T_104.4;
T_104.4 ;
    %pop/vec4 1;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x124b537b0;
T_105 ;
    %wait E_0x124b49600;
    %load/vec4 v0x124b553c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b554f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b551c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b558b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b558b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b558b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b558b0, 0, 4;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x124b554f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_105.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_105.3, 6;
    %jmp T_105.4;
T_105.2 ;
    %load/vec4 v0x124b54d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124b554f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b551c0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x124b55310_0, 0;
T_105.5 ;
    %jmp T_105.4;
T_105.3 ;
    %load/vec4 v0x124b551c0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_105.7, 4;
    %load/vec4 v0x124b55010_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b55310_0, 4, 5;
T_105.7 ;
    %load/vec4 v0x124b551c0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_105.9, 4;
    %load/vec4 v0x124b55010_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b55310_0, 4, 5;
T_105.9 ;
    %load/vec4 v0x124b551c0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_105.11, 4;
    %load/vec4 v0x124b55010_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b55310_0, 4, 5;
T_105.11 ;
    %load/vec4 v0x124b551c0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_105.13, 4;
    %load/vec4 v0x124b55010_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b55310_0, 4, 5;
T_105.13 ;
    %load/vec4 v0x124b551c0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_105.15, 4;
    %load/vec4 v0x124b55310_0;
    %load/vec4 v0x124b54880_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b54cb0, 0, 4;
    %load/vec4 v0x124b54930_0;
    %load/vec4 v0x124b54880_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b54b40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124b54880_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b558b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b554f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b551c0_0, 0;
    %jmp T_105.16;
T_105.15 ;
    %load/vec4 v0x124b551c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x124b551c0_0, 0;
T_105.16 ;
    %jmp T_105.4;
T_105.4 ;
    %pop/vec4 1;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x124b537b0;
T_106 ;
    %wait E_0x124b53cf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b550a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b54f80_0, 0, 32;
    %load/vec4 v0x124b554f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_106.0, 4;
    %load/vec4 v0x124b551c0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_106.4, 5;
    %load/vec4 v0x124b551c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_106.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b550a0_0, 0, 1;
    %load/vec4 v0x124b54ef0_0;
    %load/vec4 v0x124b551c0_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x124b54f80_0, 0, 32;
T_106.2 ;
T_106.0 ;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x124b57a50;
T_107 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b57ff0_0, 0, 32;
T_107.0 ;
    %load/vec4 v0x124b57ff0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_107.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x124b57ff0_0;
    %store/vec4a v0x124b580a0, 4, 0;
    %load/vec4 v0x124b57ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b57ff0_0, 0, 32;
    %jmp T_107.0;
T_107.1 ;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x124b57f50_0, 0, 32;
    %pushi/vec4 10485907, 0, 32;
    %load/vec4 v0x124b57f50_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b580a0, 4, 0;
    %pushi/vec4 104866339, 0, 32;
    %load/vec4 v0x124b57f50_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b580a0, 4, 0;
    %pushi/vec4 104866051, 0, 32;
    %load/vec4 v0x124b57f50_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b580a0, 4, 0;
    %pushi/vec4 109060483, 0, 32;
    %load/vec4 v0x124b57f50_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b580a0, 4, 0;
    %pushi/vec4 3211827, 0, 32;
    %load/vec4 v0x124b57f50_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b580a0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %load/vec4 v0x124b57f50_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b580a0, 4, 0;
    %end;
    .thread T_107;
    .scope S_0x124b52ae0;
T_108 ;
    %wait E_0x124b49600;
    %load/vec4 v0x124b53210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b53180_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x124b52fe0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x124b52e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x124b52fe0_0, 0;
    %jmp T_108.3;
T_108.2 ;
    %load/vec4 v0x124b52ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %load/vec4 v0x124b53180_0;
    %assign/vec4 v0x124b53180_0, 0;
    %load/vec4 v0x124b52fe0_0;
    %assign/vec4 v0x124b52fe0_0, 0;
    %jmp T_108.5;
T_108.4 ;
    %load/vec4 v0x124b530f0_0;
    %assign/vec4 v0x124b53180_0, 0;
    %load/vec4 v0x124b52f50_0;
    %assign/vec4 v0x124b52fe0_0, 0;
T_108.5 ;
T_108.3 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x124b4f450;
T_109 ;
    %wait E_0x124b4f850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b4f890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b4f930_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b4f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b50560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b4ffd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b50300_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b50060_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b4ff40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b4fac0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b4fb70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b4fe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b50250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b50110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b503b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b4fd60_0, 0, 1;
    %load/vec4 v0x124b501c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_109.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_109.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_109.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_109.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_109.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_109.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_109.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_109.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_109.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_109.9, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50250_0, 0, 1;
    %jmp T_109.11;
T_109.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b4f890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50560_0, 0, 1;
    %load/vec4 v0x124b4fcd0_0;
    %load/vec4 v0x124b4fc40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_109.12, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_109.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_109.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_109.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_109.16, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50250_0, 0, 1;
    %jmp T_109.18;
T_109.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x124b4f930_0, 0, 4;
    %jmp T_109.18;
T_109.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x124b4f930_0, 0, 4;
    %jmp T_109.18;
T_109.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x124b4f930_0, 0, 4;
    %jmp T_109.18;
T_109.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x124b4f930_0, 0, 4;
    %jmp T_109.18;
T_109.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x124b4f930_0, 0, 4;
    %jmp T_109.18;
T_109.18 ;
    %pop/vec4 1;
    %jmp T_109.11;
T_109.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b4f890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b4f9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50560_0, 0, 1;
    %load/vec4 v0x124b4fc40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_109.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_109.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_109.21, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50250_0, 0, 1;
    %jmp T_109.23;
T_109.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x124b4f930_0, 0, 4;
    %jmp T_109.23;
T_109.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x124b4f930_0, 0, 4;
    %jmp T_109.23;
T_109.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x124b4f930_0, 0, 4;
    %jmp T_109.23;
T_109.23 ;
    %pop/vec4 1;
    %jmp T_109.11;
T_109.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b4ffd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50560_0, 0, 1;
    %load/vec4 v0x124b4fc40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_109.24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_109.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_109.26, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50250_0, 0, 1;
    %jmp T_109.28;
T_109.24 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b50060_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b4ff40_0, 0, 1;
    %jmp T_109.28;
T_109.25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b50060_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b4ff40_0, 0, 1;
    %jmp T_109.28;
T_109.26 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b50060_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b4ff40_0, 0, 1;
    %jmp T_109.28;
T_109.28 ;
    %pop/vec4 1;
    %jmp T_109.11;
T_109.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50300_0, 0, 1;
    %load/vec4 v0x124b4fc40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_109.29, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_109.30, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50250_0, 0, 1;
    %jmp T_109.32;
T_109.29 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b50060_0, 0, 2;
    %jmp T_109.32;
T_109.30 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b50060_0, 0, 2;
    %jmp T_109.32;
T_109.32 ;
    %pop/vec4 1;
    %jmp T_109.11;
T_109.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b4fac0_0, 0, 1;
    %load/vec4 v0x124b4fc40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_109.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_109.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_109.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_109.36, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50250_0, 0, 1;
    %jmp T_109.38;
T_109.33 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x124b4fb70_0, 0, 4;
    %jmp T_109.38;
T_109.34 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x124b4fb70_0, 0, 4;
    %jmp T_109.38;
T_109.35 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x124b4fb70_0, 0, 4;
    %jmp T_109.38;
T_109.36 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x124b4fb70_0, 0, 4;
    %jmp T_109.38;
T_109.38 ;
    %pop/vec4 1;
    %jmp T_109.11;
T_109.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b4fe10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50560_0, 0, 1;
    %jmp T_109.11;
T_109.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b4fe10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50560_0, 0, 1;
    %jmp T_109.11;
T_109.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50560_0, 0, 1;
    %jmp T_109.11;
T_109.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50560_0, 0, 1;
    %jmp T_109.11;
T_109.9 ;
    %load/vec4 v0x124b4fc40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_109.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_109.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_109.41, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50250_0, 0, 1;
    %jmp T_109.43;
T_109.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b50110_0, 0, 1;
    %jmp T_109.43;
T_109.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b503b0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x124b4f930_0, 0, 4;
    %jmp T_109.43;
T_109.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b4fd60_0, 0, 1;
    %jmp T_109.43;
T_109.43 ;
    %pop/vec4 1;
    %jmp T_109.11;
T_109.11 ;
    %pop/vec4 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x124b4c560;
T_110 ;
    %wait E_0x124b49600;
    %load/vec4 v0x124b4ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b4de10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b4dea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b4d440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b4e130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b4dba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4eae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4e390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4e980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x124b4e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4dcf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b4dd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4e250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4e5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b4e630_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b4e6e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b4e790_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b4e820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4e4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4ea50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4e1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b4e8c0_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x124b4d880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b4dba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4eae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4e390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4e980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x124b4e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4dcf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b4dd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4e250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4e5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4e4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4ea50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4e1c0_0, 0;
    %jmp T_110.3;
T_110.2 ;
    %load/vec4 v0x124b4d920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.4, 8;
    %load/vec4 v0x124b4de10_0;
    %assign/vec4 v0x124b4de10_0, 0;
    %load/vec4 v0x124b4dea0_0;
    %assign/vec4 v0x124b4dea0_0, 0;
    %load/vec4 v0x124b4d440_0;
    %assign/vec4 v0x124b4d440_0, 0;
    %load/vec4 v0x124b4e130_0;
    %assign/vec4 v0x124b4e130_0, 0;
    %load/vec4 v0x124b4dba0_0;
    %assign/vec4 v0x124b4dba0_0, 0;
    %load/vec4 v0x124b4dc60_0;
    %assign/vec4 v0x124b4dc60_0, 0;
    %load/vec4 v0x124b4eae0_0;
    %assign/vec4 v0x124b4eae0_0, 0;
    %load/vec4 v0x124b4e390_0;
    %assign/vec4 v0x124b4e390_0, 0;
    %load/vec4 v0x124b4e980_0;
    %assign/vec4 v0x124b4e980_0, 0;
    %load/vec4 v0x124b4e460_0;
    %assign/vec4 v0x124b4e460_0, 0;
    %load/vec4 v0x124b4e2e0_0;
    %assign/vec4 v0x124b4e2e0_0, 0;
    %load/vec4 v0x124b4dcf0_0;
    %assign/vec4 v0x124b4dcf0_0, 0;
    %load/vec4 v0x124b4dd80_0;
    %assign/vec4 v0x124b4dd80_0, 0;
    %load/vec4 v0x124b4e250_0;
    %assign/vec4 v0x124b4e250_0, 0;
    %load/vec4 v0x124b4e5a0_0;
    %assign/vec4 v0x124b4e5a0_0, 0;
    %load/vec4 v0x124b4e6e0_0;
    %assign/vec4 v0x124b4e6e0_0, 0;
    %load/vec4 v0x124b4e790_0;
    %assign/vec4 v0x124b4e790_0, 0;
    %load/vec4 v0x124b4e820_0;
    %assign/vec4 v0x124b4e820_0, 0;
    %load/vec4 v0x124b4e630_0;
    %assign/vec4 v0x124b4e630_0, 0;
    %load/vec4 v0x124b4e4f0_0;
    %assign/vec4 v0x124b4e4f0_0, 0;
    %load/vec4 v0x124b4ea50_0;
    %assign/vec4 v0x124b4ea50_0, 0;
    %load/vec4 v0x124b4e1c0_0;
    %assign/vec4 v0x124b4e1c0_0, 0;
    %load/vec4 v0x124b4e8c0_0;
    %assign/vec4 v0x124b4e8c0_0, 0;
    %jmp T_110.5;
T_110.4 ;
    %load/vec4 v0x124b4ccc0_0;
    %assign/vec4 v0x124b4de10_0, 0;
    %load/vec4 v0x124b4cd70_0;
    %assign/vec4 v0x124b4dea0_0, 0;
    %load/vec4 v0x124b4ce20_0;
    %assign/vec4 v0x124b4d440_0, 0;
    %load/vec4 v0x124b4cf30_0;
    %assign/vec4 v0x124b4e130_0, 0;
    %load/vec4 v0x124b4d5d0_0;
    %assign/vec4 v0x124b4e6e0_0, 0;
    %load/vec4 v0x124b4c970_0;
    %assign/vec4 v0x124b4dba0_0, 0;
    %load/vec4 v0x124b4ca00_0;
    %assign/vec4 v0x124b4dc60_0, 0;
    %load/vec4 v0x124b4db00_0;
    %assign/vec4 v0x124b4eae0_0, 0;
    %load/vec4 v0x124b4d1c0_0;
    %assign/vec4 v0x124b4e390_0, 0;
    %load/vec4 v0x124b4d9c0_0;
    %assign/vec4 v0x124b4e980_0, 0;
    %load/vec4 v0x124b4d260_0;
    %assign/vec4 v0x124b4e460_0, 0;
    %load/vec4 v0x124b4d120_0;
    %assign/vec4 v0x124b4e2e0_0, 0;
    %load/vec4 v0x124b4ca90_0;
    %assign/vec4 v0x124b4dcf0_0, 0;
    %load/vec4 v0x124b4cb20_0;
    %assign/vec4 v0x124b4dd80_0, 0;
    %load/vec4 v0x124b4d080_0;
    %assign/vec4 v0x124b4e250_0, 0;
    %load/vec4 v0x124b4d3b0_0;
    %assign/vec4 v0x124b4e5a0_0, 0;
    %load/vec4 v0x124b4d670_0;
    %assign/vec4 v0x124b4e790_0, 0;
    %load/vec4 v0x124b4d720_0;
    %assign/vec4 v0x124b4e820_0, 0;
    %load/vec4 v0x124b4d540_0;
    %assign/vec4 v0x124b4e630_0, 0;
    %load/vec4 v0x124b4d310_0;
    %assign/vec4 v0x124b4e4f0_0, 0;
    %load/vec4 v0x124b4da60_0;
    %assign/vec4 v0x124b4ea50_0, 0;
    %load/vec4 v0x124b4cfe0_0;
    %assign/vec4 v0x124b4e1c0_0, 0;
    %load/vec4 v0x124b4d7d0_0;
    %assign/vec4 v0x124b4e8c0_0, 0;
T_110.5 ;
T_110.3 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x124b4b0c0;
T_111 ;
    %wait E_0x124b4b300;
    %load/vec4 v0x124b4b360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_111.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_111.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_111.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_111.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_111.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_111.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b4b590_0, 0, 32;
    %jmp T_111.7;
T_111.0 ;
    %load/vec4 v0x124b4b420_0;
    %load/vec4 v0x124b4b4d0_0;
    %add;
    %store/vec4 v0x124b4b590_0, 0, 32;
    %jmp T_111.7;
T_111.1 ;
    %load/vec4 v0x124b4b420_0;
    %load/vec4 v0x124b4b4d0_0;
    %sub;
    %store/vec4 v0x124b4b590_0, 0, 32;
    %jmp T_111.7;
T_111.2 ;
    %load/vec4 v0x124b4b420_0;
    %load/vec4 v0x124b4b4d0_0;
    %and;
    %store/vec4 v0x124b4b590_0, 0, 32;
    %jmp T_111.7;
T_111.3 ;
    %load/vec4 v0x124b4b420_0;
    %load/vec4 v0x124b4b4d0_0;
    %or;
    %store/vec4 v0x124b4b590_0, 0, 32;
    %jmp T_111.7;
T_111.4 ;
    %load/vec4 v0x124b4b420_0;
    %load/vec4 v0x124b4b4d0_0;
    %mul;
    %store/vec4 v0x124b4b590_0, 0, 32;
    %jmp T_111.7;
T_111.5 ;
    %load/vec4 v0x124b4b420_0;
    %store/vec4 v0x124b4b590_0, 0, 32;
    %jmp T_111.7;
T_111.7 ;
    %pop/vec4 1;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x124b49070;
T_112 ;
    %wait E_0x124b49600;
    %load/vec4 v0x124b4a600_0;
    %flag_set/vec4 8;
    %jmp/1 T_112.2, 8;
    %load/vec4 v0x124b49870_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_112.2;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b49e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b49b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b49cd0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x124b4a090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b49f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b49720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b4a550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b4a950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b4a3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4a2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b4aaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b499e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b4a750_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x124b4a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.3, 8;
    %load/vec4 v0x124b49e00_0;
    %assign/vec4 v0x124b49e00_0, 0;
    %load/vec4 v0x124b49b20_0;
    %assign/vec4 v0x124b49b20_0, 0;
    %load/vec4 v0x124b49cd0_0;
    %assign/vec4 v0x124b49cd0_0, 0;
    %load/vec4 v0x124b4a090_0;
    %assign/vec4 v0x124b4a090_0, 0;
    %load/vec4 v0x124b49f40_0;
    %assign/vec4 v0x124b49f40_0, 0;
    %load/vec4 v0x124b49720_0;
    %assign/vec4 v0x124b49720_0, 0;
    %load/vec4 v0x124b4a550_0;
    %assign/vec4 v0x124b4a550_0, 0;
    %load/vec4 v0x124b4a950_0;
    %assign/vec4 v0x124b4a950_0, 0;
    %load/vec4 v0x124b4a3f0_0;
    %assign/vec4 v0x124b4a3f0_0, 0;
    %load/vec4 v0x124b4a2d0_0;
    %assign/vec4 v0x124b4a2d0_0, 0;
    %load/vec4 v0x124b4aaa0_0;
    %assign/vec4 v0x124b4aaa0_0, 0;
    %load/vec4 v0x124b499e0_0;
    %assign/vec4 v0x124b499e0_0, 0;
    %load/vec4 v0x124b4a750_0;
    %assign/vec4 v0x124b4a750_0, 0;
    %jmp T_112.4;
T_112.3 ;
    %load/vec4 v0x124b49d60_0;
    %assign/vec4 v0x124b49e00_0, 0;
    %load/vec4 v0x124b49a80_0;
    %assign/vec4 v0x124b49b20_0, 0;
    %load/vec4 v0x124b49bc0_0;
    %assign/vec4 v0x124b49cd0_0, 0;
    %load/vec4 v0x124b49fe0_0;
    %assign/vec4 v0x124b4a090_0, 0;
    %load/vec4 v0x124b49ea0_0;
    %assign/vec4 v0x124b49f40_0, 0;
    %load/vec4 v0x124b49660_0;
    %assign/vec4 v0x124b49720_0, 0;
    %load/vec4 v0x124b4a4a0_0;
    %assign/vec4 v0x124b4a550_0, 0;
    %load/vec4 v0x124b4a8a0_0;
    %assign/vec4 v0x124b4a950_0, 0;
    %load/vec4 v0x124b4a360_0;
    %assign/vec4 v0x124b4a3f0_0, 0;
    %load/vec4 v0x124b4a140_0;
    %assign/vec4 v0x124b4a2d0_0, 0;
    %load/vec4 v0x124b4aa00_0;
    %assign/vec4 v0x124b4aaa0_0, 0;
    %load/vec4 v0x124b49900_0;
    %assign/vec4 v0x124b499e0_0, 0;
    %load/vec4 v0x124b4a6a0_0;
    %assign/vec4 v0x124b4a750_0, 0;
T_112.4 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x124b5a8d0;
T_113 ;
    %wait E_0x124b5ab80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b5b040_0, 0, 1;
    %load/vec4 v0x124b5ac10_0;
    %flag_set/vec4 10;
    %jmp/1 T_113.4, 10;
    %load/vec4 v0x124b5aca0_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_113.4;
    %flag_get/vec4 10;
    %jmp/0 T_113.3, 10;
    %load/vec4 v0x124b5ad30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_113.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.2, 9;
    %load/vec4 v0x124b5ad30_0;
    %load/vec4 v0x124b5adc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_113.5, 4;
    %load/vec4 v0x124b5ad30_0;
    %load/vec4 v0x124b5ae50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_113.5;
    %and;
T_113.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b5b040_0, 0, 1;
T_113.0 ;
    %load/vec4 v0x124b5af20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_113.9, 10;
    %load/vec4 v0x124b5afb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_113.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.8, 9;
    %load/vec4 v0x124b5afb0_0;
    %load/vec4 v0x124b5adc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_113.10, 4;
    %load/vec4 v0x124b5afb0_0;
    %load/vec4 v0x124b5ae50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_113.10;
    %and;
T_113.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b5b040_0, 0, 1;
T_113.6 ;
    %load/vec4 v0x124b5b0d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_113.14, 10;
    %load/vec4 v0x124b5b1e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_113.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.13, 9;
    %load/vec4 v0x124b5b1e0_0;
    %load/vec4 v0x124b5adc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_113.15, 4;
    %load/vec4 v0x124b5b1e0_0;
    %load/vec4 v0x124b5ae50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_113.15;
    %and;
T_113.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b5b040_0, 0, 1;
T_113.11 ;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x124b62db0;
T_114 ;
    %wait E_0x124b49600;
    %load/vec4 v0x124b64520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b63f80_0, 0, 32;
T_114.2 ;
    %load/vec4 v0x124b63f80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_114.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x124b63f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b645b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x124b63f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b64490, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x124b63f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b64640, 0, 4;
    %load/vec4 v0x124b63f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b63f80_0, 0, 32;
    %jmp T_114.2;
T_114.3 ;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x124b646d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.4, 8;
    %load/vec4 v0x124b63e90_0;
    %load/vec4 v0x124b64760_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b645b0, 0, 4;
    %load/vec4 v0x124b648a0_0;
    %load/vec4 v0x124b64760_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b64490, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124b64760_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b64640, 0, 4;
T_114.4 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x124b5db50;
T_115 ;
    %wait E_0x124b5e250;
    %load/vec4 v0x124b606c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_115.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_115.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_115.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_115.3, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x124b61040_0, 0, 32;
    %jmp T_115.5;
T_115.0 ;
    %load/vec4 v0x124b60580_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b60ca0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x124b61040_0, 0, 32;
    %jmp T_115.5;
T_115.1 ;
    %load/vec4 v0x124b60580_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b60ca0, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x124b61040_0, 0, 32;
    %jmp T_115.5;
T_115.2 ;
    %load/vec4 v0x124b60580_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b60ca0, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x124b61040_0, 0, 32;
    %jmp T_115.5;
T_115.3 ;
    %load/vec4 v0x124b60580_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b60ca0, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x124b61040_0, 0, 32;
    %jmp T_115.5;
T_115.5 ;
    %pop/vec4 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x124b5db50;
T_116 ;
    %wait E_0x124b49600;
    %load/vec4 v0x124b61dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b627b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b60310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b619c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b61a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b603c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b61bb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b61860_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x124b61b00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b61910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b61c60_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x124b61d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b62ae0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b62ae0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b62ae0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b62ae0, 0, 4;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x124b627b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_116.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_116.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b627b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b60310_0, 0;
    %jmp T_116.5;
T_116.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b60310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b619c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b61a60_0, 0;
    %load/vec4 v0x124b62060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_116.8, 9;
    %load/vec4 v0x124b623b0_0;
    %and;
T_116.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.6, 8;
    %load/vec4 v0x124b62700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_116.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_116.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_116.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_116.12, 6;
    %jmp T_116.13;
T_116.9 ;
    %load/vec4 v0x124b62450_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b60ca0, 4;
    %parti/s 32, 0, 2;
    %load/vec4 v0x124b61fb0_0;
    %load/vec4 v0x124b61f00_0;
    %store/vec4 v0x124b5e8e0_0, 0, 4;
    %store/vec4 v0x124b5ea40_0, 0, 32;
    %store/vec4 v0x124b5ead0_0, 0, 32;
    %callf/vec4 TD_tb_cpu.mycpu.mem_stage_inst.dcache.merge_word, S_0x124b5e720;
    %load/vec4 v0x124b62450_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b60ca0, 0, 4;
    %jmp T_116.13;
T_116.10 ;
    %load/vec4 v0x124b62450_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b60ca0, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v0x124b61fb0_0;
    %load/vec4 v0x124b61f00_0;
    %store/vec4 v0x124b5e8e0_0, 0, 4;
    %store/vec4 v0x124b5ea40_0, 0, 32;
    %store/vec4 v0x124b5ead0_0, 0, 32;
    %callf/vec4 TD_tb_cpu.mycpu.mem_stage_inst.dcache.merge_word, S_0x124b5e720;
    %load/vec4 v0x124b62450_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b60ca0, 4, 5;
    %jmp T_116.13;
T_116.11 ;
    %load/vec4 v0x124b62450_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b60ca0, 4;
    %parti/s 32, 64, 8;
    %load/vec4 v0x124b61fb0_0;
    %load/vec4 v0x124b61f00_0;
    %store/vec4 v0x124b5e8e0_0, 0, 4;
    %store/vec4 v0x124b5ea40_0, 0, 32;
    %store/vec4 v0x124b5ead0_0, 0, 32;
    %callf/vec4 TD_tb_cpu.mycpu.mem_stage_inst.dcache.merge_word, S_0x124b5e720;
    %load/vec4 v0x124b62450_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b60ca0, 4, 5;
    %jmp T_116.13;
T_116.12 ;
    %load/vec4 v0x124b62450_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b60ca0, 4;
    %parti/s 32, 96, 8;
    %load/vec4 v0x124b61fb0_0;
    %load/vec4 v0x124b61f00_0;
    %store/vec4 v0x124b5e8e0_0, 0, 4;
    %store/vec4 v0x124b5ea40_0, 0, 32;
    %store/vec4 v0x124b5ead0_0, 0, 32;
    %callf/vec4 TD_tb_cpu.mycpu.mem_stage_inst.dcache.merge_word, S_0x124b5e720;
    %load/vec4 v0x124b62450_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b60ca0, 4, 5;
    %jmp T_116.13;
T_116.13 ;
    %pop/vec4 1;
T_116.6 ;
    %load/vec4 v0x124b610f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_116.16, 9;
    %load/vec4 v0x124b60da0_0;
    %nor/r;
    %and;
T_116.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124b619c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b61a60_0, 0;
    %load/vec4 v0x124b60800_0;
    %assign/vec4 v0x124b603c0_0, 0;
    %load/vec4 v0x124b60610_0;
    %assign/vec4 v0x124b61b00_0, 0;
    %load/vec4 v0x124b60580_0;
    %assign/vec4 v0x124b61910_0, 0;
    %load/vec4 v0x124b606c0_0;
    %assign/vec4 v0x124b61c60_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x124b61d10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x124b627b0_0, 0;
    %jmp T_116.15;
T_116.14 ;
    %load/vec4 v0x124b62900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_116.19, 9;
    %load/vec4 v0x124b60da0_0;
    %nor/r;
    %and;
T_116.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b619c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124b61a60_0, 0;
    %load/vec4 v0x124b60800_0;
    %assign/vec4 v0x124b603c0_0, 0;
    %load/vec4 v0x124b60b50_0;
    %assign/vec4 v0x124b61bb0_0, 0;
    %load/vec4 v0x124b608b0_0;
    %assign/vec4 v0x124b61860_0, 0;
    %load/vec4 v0x124b60610_0;
    %assign/vec4 v0x124b61b00_0, 0;
    %load/vec4 v0x124b60580_0;
    %assign/vec4 v0x124b61910_0, 0;
    %load/vec4 v0x124b606c0_0;
    %assign/vec4 v0x124b61c60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x124b627b0_0, 0;
    %jmp T_116.18;
T_116.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b627b0_0, 0;
T_116.18 ;
T_116.15 ;
    %jmp T_116.5;
T_116.3 ;
    %load/vec4 v0x124b619c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.20, 8;
    %load/vec4 v0x124b60310_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_116.22, 4;
    %load/vec4 v0x124b61400_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b61d10_0, 4, 5;
T_116.22 ;
    %load/vec4 v0x124b60310_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_116.24, 4;
    %load/vec4 v0x124b61400_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b61d10_0, 4, 5;
T_116.24 ;
    %load/vec4 v0x124b60310_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_116.26, 4;
    %load/vec4 v0x124b61400_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b61d10_0, 4, 5;
T_116.26 ;
    %load/vec4 v0x124b60310_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_116.28, 4;
    %load/vec4 v0x124b61400_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b61d10_0, 4, 5;
T_116.28 ;
T_116.20 ;
    %load/vec4 v0x124b60310_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_116.30, 4;
    %load/vec4 v0x124b619c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.32, 8;
    %load/vec4 v0x124b61d10_0;
    %load/vec4 v0x124b61910_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b60ca0, 0, 4;
    %load/vec4 v0x124b61b00_0;
    %load/vec4 v0x124b61910_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b62a40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124b61910_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b62ae0, 0, 4;
T_116.32 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b627b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b60310_0, 0;
    %jmp T_116.31;
T_116.30 ;
    %load/vec4 v0x124b60310_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x124b60310_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x124b627b0_0, 0;
T_116.31 ;
    %jmp T_116.5;
T_116.5 ;
    %pop/vec4 1;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x124b5db50;
T_117 ;
    %wait E_0x124b5e210;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b61520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b60280_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b61250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b61720_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b61370_0, 0, 4;
    %load/vec4 v0x124b627b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_117.0, 4;
    %load/vec4 v0x124b619c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x124b60310_0;
    %cmpi/u 5, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_117.6, 5;
    %load/vec4 v0x124b60310_0;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_117.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b61520_0, 0, 1;
    %load/vec4 v0x124b60e40_0;
    %load/vec4 v0x124b60310_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x124b61250_0, 0, 32;
T_117.4 ;
T_117.2 ;
    %load/vec4 v0x124b61a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.7, 8;
    %load/vec4 v0x124b60310_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_117.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b60280_0, 0, 1;
    %load/vec4 v0x124b603c0_0;
    %store/vec4 v0x124b61250_0, 0, 32;
    %load/vec4 v0x124b61bb0_0;
    %store/vec4 v0x124b61720_0, 0, 32;
    %load/vec4 v0x124b61860_0;
    %store/vec4 v0x124b61370_0, 0, 4;
T_117.9 ;
T_117.7 ;
T_117.0 ;
    %load/vec4 v0x124b62060_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_117.14, 10;
    %load/vec4 v0x124b61520_0;
    %nor/r;
    %and;
T_117.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_117.13, 9;
    %load/vec4 v0x124b61a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_117.15, 9;
    %load/vec4 v0x124b60310_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_117.15;
    %nor/r;
    %and;
T_117.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b60280_0, 0, 1;
    %load/vec4 v0x124b61e50_0;
    %store/vec4 v0x124b61250_0, 0, 32;
    %load/vec4 v0x124b61fb0_0;
    %store/vec4 v0x124b61720_0, 0, 32;
    %load/vec4 v0x124b61f00_0;
    %store/vec4 v0x124b61370_0, 0, 4;
T_117.11 ;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x124b5db50;
T_118 ;
    %wait E_0x124b49600;
    %load/vec4 v0x124b61dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b629a0_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x124b62900_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_118.2, 8;
    %load/vec4 v0x124b60da0_0;
    %and;
T_118.2;
    %assign/vec4 v0x124b629a0_0, 0;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x124b64d60;
T_119 ;
    %wait E_0x124b49600;
    %load/vec4 v0x124b663f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b66360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b660f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b66240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b661b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b656c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b66480_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b659b0_0, 0, 32;
T_119.2 ;
    %load/vec4 v0x124b659b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_119.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x124b659b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b657a0, 0, 4;
    %load/vec4 v0x124b659b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b659b0_0, 0, 32;
    %jmp T_119.2;
T_119.3 ;
    %jmp T_119.1;
T_119.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b657a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b657a0, 4;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b657a0, 4;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b657a0, 4;
    %and;
    %assign/vec4 v0x124b656c0_0, 0;
    %load/vec4 v0x124b66720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_119.4, 8;
    %load/vec4 v0x124b656c0_0;
    %and;
T_119.4;
    %assign/vec4 v0x124b66480_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b65310_0, 0, 1;
    %load/vec4 v0x124b66720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_119.7, 9;
    %load/vec4 v0x124b656c0_0;
    %nor/r;
    %and;
T_119.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.5, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b659b0_0, 0, 32;
T_119.8 ;
    %load/vec4 v0x124b659b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_119.9, 5;
    %ix/getv/s 4, v0x124b659b0_0;
    %load/vec4a v0x124b657a0, 4;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_119.12, 9;
    %load/vec4 v0x124b65310_0;
    %nor/r;
    %and;
T_119.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.10, 8;
    %load/vec4 v0x124b66510_0;
    %ix/getv/s 3, v0x124b659b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b653b0, 0, 4;
    %load/vec4 v0x124b66670_0;
    %ix/getv/s 3, v0x124b659b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b655c0, 0, 4;
    %load/vec4 v0x124b665c0_0;
    %ix/getv/s 3, v0x124b659b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b654b0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x124b659b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b657a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b65310_0, 0, 1;
T_119.10 ;
    %load/vec4 v0x124b659b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b659b0_0, 0, 32;
    %jmp T_119.8;
T_119.9 ;
T_119.5 ;
    %load/vec4 v0x124b662d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_119.15, 9;
    %load/vec4 v0x124b66360_0;
    %and;
T_119.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.13, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x124b65900_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b657a0, 0, 4;
T_119.13 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x124b64d60;
T_120 ;
    %wait E_0x124b65240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b66360_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b660f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b66240_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b661b0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b65900_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b65ae0_0, 0, 32;
T_120.0 ;
    %load/vec4 v0x124b65ae0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_120.1, 5;
    %ix/getv/s 4, v0x124b65ae0_0;
    %load/vec4a v0x124b657a0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_120.4, 9;
    %load/vec4 v0x124b66360_0;
    %nor/r;
    %and;
T_120.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b66360_0, 0, 1;
    %ix/getv/s 4, v0x124b65ae0_0;
    %load/vec4a v0x124b653b0, 4;
    %store/vec4 v0x124b660f0_0, 0, 32;
    %ix/getv/s 4, v0x124b65ae0_0;
    %load/vec4a v0x124b655c0, 4;
    %store/vec4 v0x124b66240_0, 0, 32;
    %ix/getv/s 4, v0x124b65ae0_0;
    %load/vec4a v0x124b654b0, 4;
    %store/vec4 v0x124b661b0_0, 0, 4;
    %load/vec4 v0x124b65ae0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x124b65900_0, 0, 2;
T_120.2 ;
    %load/vec4 v0x124b65ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b65ae0_0, 0, 32;
    %jmp T_120.0;
T_120.1 ;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x124b64d60;
T_121 ;
    %wait E_0x124b65150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b65e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b65d70_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b65c50_0, 0, 4;
    %load/vec4 v0x124b65eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b65ae0_0, 0, 32;
T_121.2 ;
    %load/vec4 v0x124b65ae0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_121.3, 5;
    %ix/getv/s 4, v0x124b65ae0_0;
    %load/vec4a v0x124b657a0, 4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_121.7, 10;
    %ix/getv/s 4, v0x124b65ae0_0;
    %load/vec4a v0x124b653b0, 4;
    %parti/s 30, 2, 3;
    %load/vec4 v0x124b65b90_0;
    %parti/s 30, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_121.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_121.6, 9;
    %load/vec4 v0x124b65e10_0;
    %nor/r;
    %and;
T_121.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.4, 8;
    %load/vec4 v0x124b65f50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_121.10, 9;
    %ix/getv/s 4, v0x124b65ae0_0;
    %load/vec4a v0x124b654b0, 4;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_121.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b65e10_0, 0, 1;
    %ix/getv/s 4, v0x124b65ae0_0;
    %load/vec4a v0x124b655c0, 4;
    %store/vec4 v0x124b65d70_0, 0, 32;
    %ix/getv/s 4, v0x124b65ae0_0;
    %load/vec4a v0x124b654b0, 4;
    %store/vec4 v0x124b65c50_0, 0, 4;
    %jmp T_121.9;
T_121.8 ;
    %load/vec4 v0x124b65f50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_121.13, 9;
    %ix/getv/s 4, v0x124b65ae0_0;
    %load/vec4a v0x124b654b0, 4;
    %load/vec4 v0x124b65ce0_0;
    %part/u 1;
    %and;
T_121.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b65e10_0, 0, 1;
    %ix/getv/s 4, v0x124b65ae0_0;
    %load/vec4a v0x124b655c0, 4;
    %store/vec4 v0x124b65d70_0, 0, 32;
    %ix/getv/s 4, v0x124b65ae0_0;
    %load/vec4a v0x124b654b0, 4;
    %store/vec4 v0x124b65c50_0, 0, 4;
T_121.11 ;
T_121.9 ;
T_121.4 ;
    %load/vec4 v0x124b65ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b65ae0_0, 0, 32;
    %jmp T_121.2;
T_121.3 ;
T_121.0 ;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x124b5ced0;
T_122 ;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b5d6a0, 4, 0;
    %pushi/vec4 3405691582, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b5d6a0, 4, 0;
    %pushi/vec4 153, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b5d6a0, 4, 0;
    %end;
    .thread T_122;
    .scope S_0x124b5ced0;
T_123 ;
    %wait E_0x124b5d190;
    %load/vec4 v0x124b5da40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %load/vec4 v0x124b5d470_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x124b5d6a0, 4;
    %store/vec4 v0x124b5d900_0, 0, 32;
    %load/vec4 v0x124b5d560_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %load/vec4 v0x124b5d740_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b5d900_0, 4, 8;
T_123.2 ;
    %load/vec4 v0x124b5d560_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.4, 8;
    %load/vec4 v0x124b5d740_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b5d900_0, 4, 8;
T_123.4 ;
    %load/vec4 v0x124b5d560_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.6, 8;
    %load/vec4 v0x124b5d740_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b5d900_0, 4, 8;
T_123.6 ;
    %load/vec4 v0x124b5d560_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.8, 8;
    %load/vec4 v0x124b5d740_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b5d900_0, 4, 8;
T_123.8 ;
    %load/vec4 v0x124b5d900_0;
    %load/vec4 v0x124b5d470_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b5d6a0, 0, 4;
    %vpi_call 22 40 "$display", "[MEM] STORE: Addr=0x%h (Index %d) Val=0x%h", v0x124b5d470_0, &PV<v0x124b5d470_0, 2, 12>, v0x124b5d900_0 {0 0 0};
T_123.0 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x124b5bcb0;
T_124 ;
    %wait E_0x124b49600;
    %load/vec4 v0x124b5c5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b5c7e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b5c4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b5c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b5c3c0_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x124b5c220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b5c7e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b5c4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b5c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b5c3c0_0, 0;
    %jmp T_124.3;
T_124.2 ;
    %load/vec4 v0x124b5c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.4, 8;
    %load/vec4 v0x124b5c7e0_0;
    %assign/vec4 v0x124b5c7e0_0, 0;
    %load/vec4 v0x124b5c4e0_0;
    %assign/vec4 v0x124b5c4e0_0, 0;
    %load/vec4 v0x124b5c190_0;
    %assign/vec4 v0x124b5c190_0, 0;
    %load/vec4 v0x124b5c3c0_0;
    %assign/vec4 v0x124b5c3c0_0, 0;
    %jmp T_124.5;
T_124.4 ;
    %load/vec4 v0x124b5c750_0;
    %assign/vec4 v0x124b5c7e0_0, 0;
    %load/vec4 v0x124b5c450_0;
    %assign/vec4 v0x124b5c4e0_0, 0;
    %load/vec4 v0x124b5c100_0;
    %assign/vec4 v0x124b5c190_0, 0;
    %load/vec4 v0x124b5c2b0_0;
    %assign/vec4 v0x124b5c3c0_0, 0;
T_124.5 ;
T_124.3 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x124b5b380;
T_125 ;
    %wait E_0x124b5b5b0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b5b7d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b5b880_0, 0, 2;
    %load/vec4 v0x124b5b730_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_125.3, 10;
    %load/vec4 v0x124b5b640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_125.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_125.2, 9;
    %load/vec4 v0x124b5b640_0;
    %load/vec4 v0x124b5b920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_125.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b5b7d0_0, 0, 2;
T_125.0 ;
    %load/vec4 v0x124b5b730_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_125.7, 10;
    %load/vec4 v0x124b5b640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_125.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_125.6, 9;
    %load/vec4 v0x124b5b640_0;
    %load/vec4 v0x124b5ba00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_125.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b5b880_0, 0, 2;
T_125.4 ;
    %load/vec4 v0x124b5bb60_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_125.12, 11;
    %load/vec4 v0x124b5bab0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_125.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_125.11, 10;
    %load/vec4 v0x124b5bab0_0;
    %load/vec4 v0x124b5b920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_125.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_125.10, 9;
    %load/vec4 v0x124b5b7d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_125.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124b5b7d0_0, 0, 2;
T_125.8 ;
    %load/vec4 v0x124b5bb60_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_125.17, 11;
    %load/vec4 v0x124b5bab0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_125.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_125.16, 10;
    %load/vec4 v0x124b5bab0_0;
    %load/vec4 v0x124b5ba00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_125.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_125.15, 9;
    %load/vec4 v0x124b5b880_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_125.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.13, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124b5b880_0, 0, 2;
T_125.13 ;
    %load/vec4 v0x124b5bb60_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_125.22, 11;
    %load/vec4 v0x124b5bab0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_125.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_125.21, 10;
    %load/vec4 v0x124b5bab0_0;
    %load/vec4 v0x124b5b920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_125.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_125.20, 9;
    %load/vec4 v0x124b5b7d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_125.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.18, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124b5b7d0_0, 0, 2;
T_125.18 ;
    %load/vec4 v0x124b5bb60_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_125.27, 11;
    %load/vec4 v0x124b5bab0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_125.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_125.26, 10;
    %load/vec4 v0x124b5bab0_0;
    %load/vec4 v0x124b5ba00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_125.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_125.25, 9;
    %load/vec4 v0x124b5b880_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_125.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.23, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124b5b880_0, 0, 2;
T_125.23 ;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x124b6bf10;
T_126 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b6cbb0_0, 0, 32;
T_126.0 ;
    %load/vec4 v0x124b6cbb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_126.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x124b6cbb0_0;
    %store/vec4a v0x124b6c880, 4, 0;
    %load/vec4 v0x124b6cbb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b6cbb0_0, 0, 32;
    %jmp T_126.0;
T_126.1 ;
    %end;
    .thread T_126;
    .scope S_0x124b6bf10;
T_127 ;
    %wait E_0x124b49600;
    %load/vec4 v0x124b6cfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b6cbb0_0, 0, 32;
T_127.2 ;
    %load/vec4 v0x124b6cbb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_127.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x124b6cbb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b6c880, 0, 4;
    %load/vec4 v0x124b6cbb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b6cbb0_0, 0, 32;
    %jmp T_127.2;
T_127.3 ;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x124b6d040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_127.6, 9;
    %load/vec4 v0x124b6cc50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_127.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.4, 8;
    %load/vec4 v0x124b6c920_0;
    %load/vec4 v0x124b6cc50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b6c880, 0, 4;
T_127.4 ;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x124b48e60;
T_128 ;
    %wait E_0x124b49600;
    %load/vec4 v0x124b736d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b5a3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b73960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b739f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b73a80_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x124b73b10_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x124b73e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %load/vec4 v0x124b70f60_0;
    %assign/vec4 v0x124b5a3e0_0, 0;
    %load/vec4 v0x124b70ed0_0;
    %assign/vec4 v0x124b73960_0, 0;
    %load/vec4 v0x124b70ed0_0;
    %addi 4096, 0, 32;
    %assign/vec4 v0x124b739f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b73b10_0, 4, 5;
    %jmp T_128.3;
T_128.2 ;
    %load/vec4 v0x124b72a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b73b10_0, 4, 5;
T_128.4 ;
T_128.3 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x13512a540;
T_129 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b74380_0, 0, 1;
    %end;
    .thread T_129;
    .scope S_0x13512a540;
T_130 ;
    %delay 5000, 0;
    %load/vec4 v0x124b74380_0;
    %inv;
    %store/vec4 v0x124b74380_0, 0, 1;
    %jmp T_130;
    .thread T_130;
    .scope S_0x13512a540;
T_131 ;
    %vpi_call 28 20 "$dumpfile", "build/cpu_wave.vcd" {0 0 0};
    %vpi_call 28 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13512a540 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b74410_0, 0, 1;
    %delay 0, 0;
    %delay 10000, 0;
    %delay 20000, 0;
    %delay 40000, 0;
    %delay 70000, 0;
    %pushi/vec4 20, 0, 32;
T_131.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_131.1, 5;
    %jmp/1 T_131.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x124b5d190;
    %jmp T_131.0;
T_131.1 ;
    %pop/vec4 1;
    %vpi_call 28 38 "$finish" {0 0 0};
    %end;
    .thread T_131;
    .scope S_0x124b83870;
T_132 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x124b83ba0_0, 0, 32;
    %end;
    .thread T_132;
    .scope S_0x124b83870;
T_133 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124b84330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 4096, 0, 32;
    %assign/vec4 v0x124b83ba0_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x124b83e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x124b83ef0_0;
    %assign/vec4 v0x124b83ba0_0, 0;
    %jmp T_133.3;
T_133.2 ;
    %load/vec4 v0x124b843c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.4, 8;
    %load/vec4 v0x124b83ba0_0;
    %assign/vec4 v0x124b83ba0_0, 0;
    %jmp T_133.5;
T_133.4 ;
    %load/vec4 v0x124b83c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.6, 8;
    %load/vec4 v0x124b83ba0_0;
    %pad/u 34;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x124b83cd0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %assign/vec4 v0x124b83ba0_0, 0;
    %jmp T_133.7;
T_133.6 ;
    %load/vec4 v0x124b83fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.8, 8;
    %load/vec4 v0x124b84030_0;
    %assign/vec4 v0x124b83ba0_0, 0;
    %jmp T_133.9;
T_133.8 ;
    %load/vec4 v0x124b840e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.10, 8;
    %pushi/vec4 8192, 0, 32;
    %assign/vec4 v0x124b83ba0_0, 0;
    %jmp T_133.11;
T_133.10 ;
    %load/vec4 v0x124b83ba0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x124b83ba0_0, 0;
T_133.11 ;
T_133.9 ;
T_133.7 ;
T_133.5 ;
T_133.3 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x124b80fe0;
T_134 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124b827e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b82210_0, 0, 32;
T_134.2 ;
    %load/vec4 v0x124b82210_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_134.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x124b82210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b82870, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x124b82210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b82740, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x124b82210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b82910, 0, 4;
    %load/vec4 v0x124b82210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b82210_0, 0, 32;
    %jmp T_134.2;
T_134.3 ;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x124b829a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.4, 8;
    %load/vec4 v0x124b82130_0;
    %load/vec4 v0x124b82a40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b82870, 0, 4;
    %load/vec4 v0x124b82ba0_0;
    %load/vec4 v0x124b82a40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b82740, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124b82a40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b82910, 0, 4;
T_134.4 ;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x124b7eda0;
T_135 ;
    %wait E_0x124b7f500;
    %load/vec4 v0x124b7ffd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_135.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_135.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_135.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_135.3, 6;
    %jmp T_135.4;
T_135.0 ;
    %load/vec4 v0x124b7fe70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b802a0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x124b80080_0, 0, 32;
    %jmp T_135.4;
T_135.1 ;
    %load/vec4 v0x124b7fe70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b802a0, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x124b80080_0, 0, 32;
    %jmp T_135.4;
T_135.2 ;
    %load/vec4 v0x124b7fe70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b802a0, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x124b80080_0, 0, 32;
    %jmp T_135.4;
T_135.3 ;
    %load/vec4 v0x124b7fe70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b802a0, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x124b80080_0, 0, 32;
    %jmp T_135.4;
T_135.4 ;
    %pop/vec4 1;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x124b7eda0;
T_136 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124b809b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b80ae0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b807b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b80ea0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b80ea0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b80ea0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b80ea0, 0, 4;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x124b80ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_136.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_136.3, 6;
    %jmp T_136.4;
T_136.2 ;
    %load/vec4 v0x124b80380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124b80ae0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b807b0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x124b80900_0, 0;
T_136.5 ;
    %jmp T_136.4;
T_136.3 ;
    %load/vec4 v0x124b807b0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_136.7, 4;
    %load/vec4 v0x124b80600_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b80900_0, 4, 5;
T_136.7 ;
    %load/vec4 v0x124b807b0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_136.9, 4;
    %load/vec4 v0x124b80600_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b80900_0, 4, 5;
T_136.9 ;
    %load/vec4 v0x124b807b0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_136.11, 4;
    %load/vec4 v0x124b80600_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b80900_0, 4, 5;
T_136.11 ;
    %load/vec4 v0x124b807b0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_136.13, 4;
    %load/vec4 v0x124b80600_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b80900_0, 4, 5;
T_136.13 ;
    %load/vec4 v0x124b807b0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_136.15, 4;
    %load/vec4 v0x124b80900_0;
    %load/vec4 v0x124b7fe70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b802a0, 0, 4;
    %load/vec4 v0x124b7ff20_0;
    %load/vec4 v0x124b7fe70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b80130, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124b7fe70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b80ea0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b80ae0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b807b0_0, 0;
    %jmp T_136.16;
T_136.15 ;
    %load/vec4 v0x124b807b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x124b807b0_0, 0;
T_136.16 ;
    %jmp T_136.4;
T_136.4 ;
    %pop/vec4 1;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x124b7eda0;
T_137 ;
    %wait E_0x124b7f2e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b80690_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b80570_0, 0, 32;
    %load/vec4 v0x124b80ae0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_137.0, 4;
    %load/vec4 v0x124b807b0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_137.4, 5;
    %load/vec4 v0x124b807b0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_137.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b80690_0, 0, 1;
    %load/vec4 v0x124b804e0_0;
    %load/vec4 v0x124b807b0_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x124b80570_0, 0, 32;
T_137.2 ;
T_137.0 ;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x124b83040;
T_138 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b835e0_0, 0, 32;
T_138.0 ;
    %load/vec4 v0x124b835e0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_138.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x124b835e0_0;
    %store/vec4a v0x124b83690, 4, 0;
    %load/vec4 v0x124b835e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b835e0_0, 0, 32;
    %jmp T_138.0;
T_138.1 ;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x124b83540_0, 0, 32;
    %pushi/vec4 10485907, 0, 32;
    %load/vec4 v0x124b83540_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 104866339, 0, 32;
    %load/vec4 v0x124b83540_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 104866051, 0, 32;
    %load/vec4 v0x124b83540_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 109060483, 0, 32;
    %load/vec4 v0x124b83540_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 3211827, 0, 32;
    %load/vec4 v0x124b83540_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 111, 0, 32;
    %load/vec4 v0x124b83540_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x124b83690, 4, 0;
    %end;
    .thread T_138;
    .scope S_0x124b7e0d0;
T_139 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124b7e800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b7e770_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x124b7e5d0_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x124b7e420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x124b7e5d0_0, 0;
    %jmp T_139.3;
T_139.2 ;
    %load/vec4 v0x124b7e4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.4, 8;
    %load/vec4 v0x124b7e770_0;
    %assign/vec4 v0x124b7e770_0, 0;
    %load/vec4 v0x124b7e5d0_0;
    %assign/vec4 v0x124b7e5d0_0, 0;
    %jmp T_139.5;
T_139.4 ;
    %load/vec4 v0x124b7e6e0_0;
    %assign/vec4 v0x124b7e770_0, 0;
    %load/vec4 v0x124b7e540_0;
    %assign/vec4 v0x124b7e5d0_0, 0;
T_139.5 ;
T_139.3 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x124b7aa40;
T_140 ;
    %wait E_0x124b7ae40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b7ae80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b7af20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b7afe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b7bb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b7b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b7b8f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b7b650_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b7b530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b7b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b7b160_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b7b400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b7b840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b7b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b7b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b7b350_0, 0, 1;
    %load/vec4 v0x124b7b7b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_140.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_140.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_140.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_140.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_140.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_140.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_140.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_140.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_140.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_140.9, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b840_0, 0, 1;
    %jmp T_140.11;
T_140.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7ae80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7bb50_0, 0, 1;
    %load/vec4 v0x124b7b2c0_0;
    %load/vec4 v0x124b7b230_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_140.12, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_140.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_140.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_140.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_140.16, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b840_0, 0, 1;
    %jmp T_140.18;
T_140.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x124b7af20_0, 0, 4;
    %jmp T_140.18;
T_140.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x124b7af20_0, 0, 4;
    %jmp T_140.18;
T_140.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x124b7af20_0, 0, 4;
    %jmp T_140.18;
T_140.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x124b7af20_0, 0, 4;
    %jmp T_140.18;
T_140.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x124b7af20_0, 0, 4;
    %jmp T_140.18;
T_140.18 ;
    %pop/vec4 1;
    %jmp T_140.11;
T_140.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7ae80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7afe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7bb50_0, 0, 1;
    %load/vec4 v0x124b7b230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_140.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_140.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_140.21, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b840_0, 0, 1;
    %jmp T_140.23;
T_140.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x124b7af20_0, 0, 4;
    %jmp T_140.23;
T_140.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x124b7af20_0, 0, 4;
    %jmp T_140.23;
T_140.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x124b7af20_0, 0, 4;
    %jmp T_140.23;
T_140.23 ;
    %pop/vec4 1;
    %jmp T_140.11;
T_140.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7bb50_0, 0, 1;
    %load/vec4 v0x124b7b230_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_140.24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_140.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_140.26, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b840_0, 0, 1;
    %jmp T_140.28;
T_140.24 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b7b650_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b7b530_0, 0, 1;
    %jmp T_140.28;
T_140.25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b7b650_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b7b530_0, 0, 1;
    %jmp T_140.28;
T_140.26 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b7b650_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b530_0, 0, 1;
    %jmp T_140.28;
T_140.28 ;
    %pop/vec4 1;
    %jmp T_140.11;
T_140.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b8f0_0, 0, 1;
    %load/vec4 v0x124b7b230_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_140.29, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_140.30, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b840_0, 0, 1;
    %jmp T_140.32;
T_140.29 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b7b650_0, 0, 2;
    %jmp T_140.32;
T_140.30 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b7b650_0, 0, 2;
    %jmp T_140.32;
T_140.32 ;
    %pop/vec4 1;
    %jmp T_140.11;
T_140.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b0b0_0, 0, 1;
    %load/vec4 v0x124b7b230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_140.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_140.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_140.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_140.36, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b840_0, 0, 1;
    %jmp T_140.38;
T_140.33 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x124b7b160_0, 0, 4;
    %jmp T_140.38;
T_140.34 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x124b7b160_0, 0, 4;
    %jmp T_140.38;
T_140.35 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x124b7b160_0, 0, 4;
    %jmp T_140.38;
T_140.36 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x124b7b160_0, 0, 4;
    %jmp T_140.38;
T_140.38 ;
    %pop/vec4 1;
    %jmp T_140.11;
T_140.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7bb50_0, 0, 1;
    %jmp T_140.11;
T_140.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7bb50_0, 0, 1;
    %jmp T_140.11;
T_140.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7bb50_0, 0, 1;
    %jmp T_140.11;
T_140.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7bb50_0, 0, 1;
    %jmp T_140.11;
T_140.9 ;
    %load/vec4 v0x124b7b230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_140.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_140.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_140.41, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b840_0, 0, 1;
    %jmp T_140.43;
T_140.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7bb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b700_0, 0, 1;
    %jmp T_140.43;
T_140.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b9a0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x124b7af20_0, 0, 4;
    %jmp T_140.43;
T_140.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b7b350_0, 0, 1;
    %jmp T_140.43;
T_140.43 ;
    %pop/vec4 1;
    %jmp T_140.11;
T_140.11 ;
    %pop/vec4 1;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_0x124b77b50;
T_141 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124b7a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b79400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b79490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b78a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b79720_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b79190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b79250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b7a0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b79980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b79f70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x124b79a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b798d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b792e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b79370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b79840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b79b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b79c20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b79cd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b79d80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b79e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b79ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b7a040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b797b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b79eb0_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x124b78e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b79190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b79250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b7a0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b79980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b79f70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x124b79a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b798d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b792e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b79370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b79840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b79b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b79ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b7a040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b797b0_0, 0;
    %jmp T_141.3;
T_141.2 ;
    %load/vec4 v0x124b78f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.4, 8;
    %load/vec4 v0x124b79400_0;
    %assign/vec4 v0x124b79400_0, 0;
    %load/vec4 v0x124b79490_0;
    %assign/vec4 v0x124b79490_0, 0;
    %load/vec4 v0x124b78a30_0;
    %assign/vec4 v0x124b78a30_0, 0;
    %load/vec4 v0x124b79720_0;
    %assign/vec4 v0x124b79720_0, 0;
    %load/vec4 v0x124b79190_0;
    %assign/vec4 v0x124b79190_0, 0;
    %load/vec4 v0x124b79250_0;
    %assign/vec4 v0x124b79250_0, 0;
    %load/vec4 v0x124b7a0d0_0;
    %assign/vec4 v0x124b7a0d0_0, 0;
    %load/vec4 v0x124b79980_0;
    %assign/vec4 v0x124b79980_0, 0;
    %load/vec4 v0x124b79f70_0;
    %assign/vec4 v0x124b79f70_0, 0;
    %load/vec4 v0x124b79a50_0;
    %assign/vec4 v0x124b79a50_0, 0;
    %load/vec4 v0x124b798d0_0;
    %assign/vec4 v0x124b798d0_0, 0;
    %load/vec4 v0x124b792e0_0;
    %assign/vec4 v0x124b792e0_0, 0;
    %load/vec4 v0x124b79370_0;
    %assign/vec4 v0x124b79370_0, 0;
    %load/vec4 v0x124b79840_0;
    %assign/vec4 v0x124b79840_0, 0;
    %load/vec4 v0x124b79b90_0;
    %assign/vec4 v0x124b79b90_0, 0;
    %load/vec4 v0x124b79cd0_0;
    %assign/vec4 v0x124b79cd0_0, 0;
    %load/vec4 v0x124b79d80_0;
    %assign/vec4 v0x124b79d80_0, 0;
    %load/vec4 v0x124b79e10_0;
    %assign/vec4 v0x124b79e10_0, 0;
    %load/vec4 v0x124b79c20_0;
    %assign/vec4 v0x124b79c20_0, 0;
    %load/vec4 v0x124b79ae0_0;
    %assign/vec4 v0x124b79ae0_0, 0;
    %load/vec4 v0x124b7a040_0;
    %assign/vec4 v0x124b7a040_0, 0;
    %load/vec4 v0x124b797b0_0;
    %assign/vec4 v0x124b797b0_0, 0;
    %load/vec4 v0x124b79eb0_0;
    %assign/vec4 v0x124b79eb0_0, 0;
    %jmp T_141.5;
T_141.4 ;
    %load/vec4 v0x124b782b0_0;
    %assign/vec4 v0x124b79400_0, 0;
    %load/vec4 v0x124b78360_0;
    %assign/vec4 v0x124b79490_0, 0;
    %load/vec4 v0x124b78410_0;
    %assign/vec4 v0x124b78a30_0, 0;
    %load/vec4 v0x124b78520_0;
    %assign/vec4 v0x124b79720_0, 0;
    %load/vec4 v0x124b78bc0_0;
    %assign/vec4 v0x124b79cd0_0, 0;
    %load/vec4 v0x124b77f60_0;
    %assign/vec4 v0x124b79190_0, 0;
    %load/vec4 v0x124b77ff0_0;
    %assign/vec4 v0x124b79250_0, 0;
    %load/vec4 v0x124b790f0_0;
    %assign/vec4 v0x124b7a0d0_0, 0;
    %load/vec4 v0x124b787b0_0;
    %assign/vec4 v0x124b79980_0, 0;
    %load/vec4 v0x124b78fb0_0;
    %assign/vec4 v0x124b79f70_0, 0;
    %load/vec4 v0x124b78850_0;
    %assign/vec4 v0x124b79a50_0, 0;
    %load/vec4 v0x124b78710_0;
    %assign/vec4 v0x124b798d0_0, 0;
    %load/vec4 v0x124b78080_0;
    %assign/vec4 v0x124b792e0_0, 0;
    %load/vec4 v0x124b78110_0;
    %assign/vec4 v0x124b79370_0, 0;
    %load/vec4 v0x124b78670_0;
    %assign/vec4 v0x124b79840_0, 0;
    %load/vec4 v0x124b789a0_0;
    %assign/vec4 v0x124b79b90_0, 0;
    %load/vec4 v0x124b78c60_0;
    %assign/vec4 v0x124b79d80_0, 0;
    %load/vec4 v0x124b78d10_0;
    %assign/vec4 v0x124b79e10_0, 0;
    %load/vec4 v0x124b78b30_0;
    %assign/vec4 v0x124b79c20_0, 0;
    %load/vec4 v0x124b78900_0;
    %assign/vec4 v0x124b79ae0_0, 0;
    %load/vec4 v0x124b79050_0;
    %assign/vec4 v0x124b7a040_0, 0;
    %load/vec4 v0x124b785d0_0;
    %assign/vec4 v0x124b797b0_0, 0;
    %load/vec4 v0x124b78dc0_0;
    %assign/vec4 v0x124b79eb0_0, 0;
T_141.5 ;
T_141.3 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x124b766b0;
T_142 ;
    %wait E_0x124b768f0;
    %load/vec4 v0x124b76950_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_142.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_142.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_142.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_142.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_142.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_142.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b76b80_0, 0, 32;
    %jmp T_142.7;
T_142.0 ;
    %load/vec4 v0x124b76a10_0;
    %load/vec4 v0x124b76ac0_0;
    %add;
    %store/vec4 v0x124b76b80_0, 0, 32;
    %jmp T_142.7;
T_142.1 ;
    %load/vec4 v0x124b76a10_0;
    %load/vec4 v0x124b76ac0_0;
    %sub;
    %store/vec4 v0x124b76b80_0, 0, 32;
    %jmp T_142.7;
T_142.2 ;
    %load/vec4 v0x124b76a10_0;
    %load/vec4 v0x124b76ac0_0;
    %and;
    %store/vec4 v0x124b76b80_0, 0, 32;
    %jmp T_142.7;
T_142.3 ;
    %load/vec4 v0x124b76a10_0;
    %load/vec4 v0x124b76ac0_0;
    %or;
    %store/vec4 v0x124b76b80_0, 0, 32;
    %jmp T_142.7;
T_142.4 ;
    %load/vec4 v0x124b76a10_0;
    %load/vec4 v0x124b76ac0_0;
    %mul;
    %store/vec4 v0x124b76b80_0, 0, 32;
    %jmp T_142.7;
T_142.5 ;
    %load/vec4 v0x124b76a10_0;
    %store/vec4 v0x124b76b80_0, 0, 32;
    %jmp T_142.7;
T_142.7 ;
    %pop/vec4 1;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x124b74660;
T_143 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124b75bf0_0;
    %flag_set/vec4 8;
    %jmp/1 T_143.2, 8;
    %load/vec4 v0x124b74e50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_143.2;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b753f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b75110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b752c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x124b75680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b75530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b74cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b75b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b75f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b759e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b758c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b76090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b74fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b75d40_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x124b75df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.3, 8;
    %load/vec4 v0x124b753f0_0;
    %assign/vec4 v0x124b753f0_0, 0;
    %load/vec4 v0x124b75110_0;
    %assign/vec4 v0x124b75110_0, 0;
    %load/vec4 v0x124b752c0_0;
    %assign/vec4 v0x124b752c0_0, 0;
    %load/vec4 v0x124b75680_0;
    %assign/vec4 v0x124b75680_0, 0;
    %load/vec4 v0x124b75530_0;
    %assign/vec4 v0x124b75530_0, 0;
    %load/vec4 v0x124b74cf0_0;
    %assign/vec4 v0x124b74cf0_0, 0;
    %load/vec4 v0x124b75b40_0;
    %assign/vec4 v0x124b75b40_0, 0;
    %load/vec4 v0x124b75f40_0;
    %assign/vec4 v0x124b75f40_0, 0;
    %load/vec4 v0x124b759e0_0;
    %assign/vec4 v0x124b759e0_0, 0;
    %load/vec4 v0x124b758c0_0;
    %assign/vec4 v0x124b758c0_0, 0;
    %load/vec4 v0x124b76090_0;
    %assign/vec4 v0x124b76090_0, 0;
    %load/vec4 v0x124b74fd0_0;
    %assign/vec4 v0x124b74fd0_0, 0;
    %load/vec4 v0x124b75d40_0;
    %assign/vec4 v0x124b75d40_0, 0;
    %jmp T_143.4;
T_143.3 ;
    %load/vec4 v0x124b75350_0;
    %assign/vec4 v0x124b753f0_0, 0;
    %load/vec4 v0x124b75070_0;
    %assign/vec4 v0x124b75110_0, 0;
    %load/vec4 v0x124b751b0_0;
    %assign/vec4 v0x124b752c0_0, 0;
    %load/vec4 v0x124b755d0_0;
    %assign/vec4 v0x124b75680_0, 0;
    %load/vec4 v0x124b75490_0;
    %assign/vec4 v0x124b75530_0, 0;
    %load/vec4 v0x124b74c30_0;
    %assign/vec4 v0x124b74cf0_0, 0;
    %load/vec4 v0x124b75a90_0;
    %assign/vec4 v0x124b75b40_0, 0;
    %load/vec4 v0x124b75e90_0;
    %assign/vec4 v0x124b75f40_0, 0;
    %load/vec4 v0x124b75950_0;
    %assign/vec4 v0x124b759e0_0, 0;
    %load/vec4 v0x124b75730_0;
    %assign/vec4 v0x124b758c0_0, 0;
    %load/vec4 v0x124b75ff0_0;
    %assign/vec4 v0x124b76090_0, 0;
    %load/vec4 v0x124b74ef0_0;
    %assign/vec4 v0x124b74fd0_0, 0;
    %load/vec4 v0x124b75c90_0;
    %assign/vec4 v0x124b75d40_0, 0;
T_143.4 ;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x124b85ec0;
T_144 ;
    %wait E_0x124b86170;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b86630_0, 0, 1;
    %load/vec4 v0x124b86200_0;
    %flag_set/vec4 10;
    %jmp/1 T_144.4, 10;
    %load/vec4 v0x124b86290_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_144.4;
    %flag_get/vec4 10;
    %jmp/0 T_144.3, 10;
    %load/vec4 v0x124b86320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_144.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_144.2, 9;
    %load/vec4 v0x124b86320_0;
    %load/vec4 v0x124b863b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_144.5, 4;
    %load/vec4 v0x124b86320_0;
    %load/vec4 v0x124b86440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_144.5;
    %and;
T_144.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b86630_0, 0, 1;
T_144.0 ;
    %load/vec4 v0x124b86510_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_144.9, 10;
    %load/vec4 v0x124b865a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_144.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_144.8, 9;
    %load/vec4 v0x124b865a0_0;
    %load/vec4 v0x124b863b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_144.10, 4;
    %load/vec4 v0x124b865a0_0;
    %load/vec4 v0x124b86440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_144.10;
    %and;
T_144.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b86630_0, 0, 1;
T_144.6 ;
    %load/vec4 v0x124b866c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_144.14, 10;
    %load/vec4 v0x124b867d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_144.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_144.13, 9;
    %load/vec4 v0x124b867d0_0;
    %load/vec4 v0x124b863b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_144.15, 4;
    %load/vec4 v0x124b867d0_0;
    %load/vec4 v0x124b86440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_144.15;
    %and;
T_144.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b86630_0, 0, 1;
T_144.11 ;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x124b8e3a0;
T_145 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124b8fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b8f570_0, 0, 32;
T_145.2 ;
    %load/vec4 v0x124b8f570_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_145.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x124b8f570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8fba0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x124b8f570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8fa80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x124b8f570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8fc30, 0, 4;
    %load/vec4 v0x124b8f570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b8f570_0, 0, 32;
    %jmp T_145.2;
T_145.3 ;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x124b8fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.4, 8;
    %load/vec4 v0x124b8f480_0;
    %load/vec4 v0x124b8fd50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8fba0, 0, 4;
    %load/vec4 v0x124b8fe90_0;
    %load/vec4 v0x124b8fd50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8fa80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124b8fd50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8fc30, 0, 4;
T_145.4 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x124b89140;
T_146 ;
    %wait E_0x124b89840;
    %load/vec4 v0x124b8bcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_146.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_146.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_146.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_146.3, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x124b8c630_0, 0, 32;
    %jmp T_146.5;
T_146.0 ;
    %load/vec4 v0x124b8bb70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b8c290, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x124b8c630_0, 0, 32;
    %jmp T_146.5;
T_146.1 ;
    %load/vec4 v0x124b8bb70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b8c290, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x124b8c630_0, 0, 32;
    %jmp T_146.5;
T_146.2 ;
    %load/vec4 v0x124b8bb70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b8c290, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x124b8c630_0, 0, 32;
    %jmp T_146.5;
T_146.3 ;
    %load/vec4 v0x124b8bb70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b8c290, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x124b8c630_0, 0, 32;
    %jmp T_146.5;
T_146.5 ;
    %pop/vec4 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x124b89140;
T_147 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124b8d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b8dda0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b8b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b8cfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b8d050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b8b9b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b8d1a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b8ce50_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x124b8d0f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b8cf00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b8d250_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x124b8d300_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8e0d0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8e0d0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8e0d0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8e0d0, 0, 4;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x124b8dda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_147.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_147.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b8dda0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b8b900_0, 0;
    %jmp T_147.5;
T_147.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b8b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b8cfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b8d050_0, 0;
    %load/vec4 v0x124b8d650_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_147.8, 9;
    %load/vec4 v0x124b8d9a0_0;
    %and;
T_147.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.6, 8;
    %load/vec4 v0x124b8dcf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_147.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_147.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_147.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_147.12, 6;
    %jmp T_147.13;
T_147.9 ;
    %load/vec4 v0x124b8da40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b8c290, 4;
    %parti/s 32, 0, 2;
    %load/vec4 v0x124b8d5a0_0;
    %load/vec4 v0x124b8d4f0_0;
    %store/vec4 v0x124b89ed0_0, 0, 4;
    %store/vec4 v0x124b8a030_0, 0, 32;
    %store/vec4 v0x124b8a0c0_0, 0, 32;
    %callf/vec4 TD_vm_tb.uut.mem_stage_inst.dcache.merge_word, S_0x124b89d10;
    %load/vec4 v0x124b8da40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8c290, 0, 4;
    %jmp T_147.13;
T_147.10 ;
    %load/vec4 v0x124b8da40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b8c290, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v0x124b8d5a0_0;
    %load/vec4 v0x124b8d4f0_0;
    %store/vec4 v0x124b89ed0_0, 0, 4;
    %store/vec4 v0x124b8a030_0, 0, 32;
    %store/vec4 v0x124b8a0c0_0, 0, 32;
    %callf/vec4 TD_vm_tb.uut.mem_stage_inst.dcache.merge_word, S_0x124b89d10;
    %load/vec4 v0x124b8da40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8c290, 4, 5;
    %jmp T_147.13;
T_147.11 ;
    %load/vec4 v0x124b8da40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b8c290, 4;
    %parti/s 32, 64, 8;
    %load/vec4 v0x124b8d5a0_0;
    %load/vec4 v0x124b8d4f0_0;
    %store/vec4 v0x124b89ed0_0, 0, 4;
    %store/vec4 v0x124b8a030_0, 0, 32;
    %store/vec4 v0x124b8a0c0_0, 0, 32;
    %callf/vec4 TD_vm_tb.uut.mem_stage_inst.dcache.merge_word, S_0x124b89d10;
    %load/vec4 v0x124b8da40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8c290, 4, 5;
    %jmp T_147.13;
T_147.12 ;
    %load/vec4 v0x124b8da40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x124b8c290, 4;
    %parti/s 32, 96, 8;
    %load/vec4 v0x124b8d5a0_0;
    %load/vec4 v0x124b8d4f0_0;
    %store/vec4 v0x124b89ed0_0, 0, 4;
    %store/vec4 v0x124b8a030_0, 0, 32;
    %store/vec4 v0x124b8a0c0_0, 0, 32;
    %callf/vec4 TD_vm_tb.uut.mem_stage_inst.dcache.merge_word, S_0x124b89d10;
    %load/vec4 v0x124b8da40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8c290, 4, 5;
    %jmp T_147.13;
T_147.13 ;
    %pop/vec4 1;
T_147.6 ;
    %load/vec4 v0x124b8c6e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_147.16, 9;
    %load/vec4 v0x124b8c390_0;
    %nor/r;
    %and;
T_147.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124b8cfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b8d050_0, 0;
    %load/vec4 v0x124b8bdf0_0;
    %assign/vec4 v0x124b8b9b0_0, 0;
    %load/vec4 v0x124b8bc00_0;
    %assign/vec4 v0x124b8d0f0_0, 0;
    %load/vec4 v0x124b8bb70_0;
    %assign/vec4 v0x124b8cf00_0, 0;
    %load/vec4 v0x124b8bcb0_0;
    %assign/vec4 v0x124b8d250_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x124b8d300_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x124b8dda0_0, 0;
    %jmp T_147.15;
T_147.14 ;
    %load/vec4 v0x124b8def0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_147.19, 9;
    %load/vec4 v0x124b8c390_0;
    %nor/r;
    %and;
T_147.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b8cfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124b8d050_0, 0;
    %load/vec4 v0x124b8bdf0_0;
    %assign/vec4 v0x124b8b9b0_0, 0;
    %load/vec4 v0x124b8c140_0;
    %assign/vec4 v0x124b8d1a0_0, 0;
    %load/vec4 v0x124b8bea0_0;
    %assign/vec4 v0x124b8ce50_0, 0;
    %load/vec4 v0x124b8bc00_0;
    %assign/vec4 v0x124b8d0f0_0, 0;
    %load/vec4 v0x124b8bb70_0;
    %assign/vec4 v0x124b8cf00_0, 0;
    %load/vec4 v0x124b8bcb0_0;
    %assign/vec4 v0x124b8d250_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x124b8dda0_0, 0;
    %jmp T_147.18;
T_147.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b8dda0_0, 0;
T_147.18 ;
T_147.15 ;
    %jmp T_147.5;
T_147.3 ;
    %load/vec4 v0x124b8cfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.20, 8;
    %load/vec4 v0x124b8b900_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_147.22, 4;
    %load/vec4 v0x124b8c9f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b8d300_0, 4, 5;
T_147.22 ;
    %load/vec4 v0x124b8b900_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_147.24, 4;
    %load/vec4 v0x124b8c9f0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b8d300_0, 4, 5;
T_147.24 ;
    %load/vec4 v0x124b8b900_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_147.26, 4;
    %load/vec4 v0x124b8c9f0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b8d300_0, 4, 5;
T_147.26 ;
    %load/vec4 v0x124b8b900_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_147.28, 4;
    %load/vec4 v0x124b8c9f0_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124b8d300_0, 4, 5;
T_147.28 ;
T_147.20 ;
    %load/vec4 v0x124b8b900_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_147.30, 4;
    %load/vec4 v0x124b8cfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.32, 8;
    %load/vec4 v0x124b8d300_0;
    %load/vec4 v0x124b8cf00_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8c290, 0, 4;
    %load/vec4 v0x124b8d0f0_0;
    %load/vec4 v0x124b8cf00_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8e030, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124b8cf00_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b8e0d0, 0, 4;
T_147.32 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124b8dda0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b8b900_0, 0;
    %jmp T_147.31;
T_147.30 ;
    %load/vec4 v0x124b8b900_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x124b8b900_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x124b8dda0_0, 0;
T_147.31 ;
    %jmp T_147.5;
T_147.5 ;
    %pop/vec4 1;
T_147.1 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x124b89140;
T_148 ;
    %wait E_0x124b89800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b8cb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b8b870_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b8c840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b8cd10_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b8c960_0, 0, 4;
    %load/vec4 v0x124b8dda0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_148.0, 4;
    %load/vec4 v0x124b8cfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.2, 8;
    %load/vec4 v0x124b8b900_0;
    %cmpi/u 5, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_148.6, 5;
    %load/vec4 v0x124b8b900_0;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_148.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b8cb10_0, 0, 1;
    %load/vec4 v0x124b8c430_0;
    %load/vec4 v0x124b8b900_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x124b8c840_0, 0, 32;
T_148.4 ;
T_148.2 ;
    %load/vec4 v0x124b8d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.7, 8;
    %load/vec4 v0x124b8b900_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_148.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b8b870_0, 0, 1;
    %load/vec4 v0x124b8b9b0_0;
    %store/vec4 v0x124b8c840_0, 0, 32;
    %load/vec4 v0x124b8d1a0_0;
    %store/vec4 v0x124b8cd10_0, 0, 32;
    %load/vec4 v0x124b8ce50_0;
    %store/vec4 v0x124b8c960_0, 0, 4;
T_148.9 ;
T_148.7 ;
T_148.0 ;
    %load/vec4 v0x124b8d650_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_148.14, 10;
    %load/vec4 v0x124b8cb10_0;
    %nor/r;
    %and;
T_148.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_148.13, 9;
    %load/vec4 v0x124b8d050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_148.15, 9;
    %load/vec4 v0x124b8b900_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_148.15;
    %nor/r;
    %and;
T_148.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b8b870_0, 0, 1;
    %load/vec4 v0x124b8d440_0;
    %store/vec4 v0x124b8c840_0, 0, 32;
    %load/vec4 v0x124b8d5a0_0;
    %store/vec4 v0x124b8cd10_0, 0, 32;
    %load/vec4 v0x124b8d4f0_0;
    %store/vec4 v0x124b8c960_0, 0, 4;
T_148.11 ;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x124b89140;
T_149 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124b8d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b8df90_0, 0;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v0x124b8def0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_149.2, 8;
    %load/vec4 v0x124b8c390_0;
    %and;
T_149.2;
    %assign/vec4 v0x124b8df90_0, 0;
T_149.1 ;
    %jmp T_149;
    .thread T_149;
    .scope S_0x124b90350;
T_150 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124b919e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b91950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b916e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b91830_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124b917a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b90cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b91a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b90fa0_0, 0, 32;
T_150.2 ;
    %load/vec4 v0x124b90fa0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_150.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x124b90fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b90d90, 0, 4;
    %load/vec4 v0x124b90fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b90fa0_0, 0, 32;
    %jmp T_150.2;
T_150.3 ;
    %jmp T_150.1;
T_150.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b90d90, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b90d90, 4;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b90d90, 4;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124b90d90, 4;
    %and;
    %assign/vec4 v0x124b90cb0_0, 0;
    %load/vec4 v0x124b91d10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_150.4, 8;
    %load/vec4 v0x124b90cb0_0;
    %and;
T_150.4;
    %assign/vec4 v0x124b91a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b90900_0, 0, 1;
    %load/vec4 v0x124b91d10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_150.7, 9;
    %load/vec4 v0x124b90cb0_0;
    %nor/r;
    %and;
T_150.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.5, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b90fa0_0, 0, 32;
T_150.8 ;
    %load/vec4 v0x124b90fa0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_150.9, 5;
    %ix/getv/s 4, v0x124b90fa0_0;
    %load/vec4a v0x124b90d90, 4;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_150.12, 9;
    %load/vec4 v0x124b90900_0;
    %nor/r;
    %and;
T_150.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.10, 8;
    %load/vec4 v0x124b91b00_0;
    %ix/getv/s 3, v0x124b90fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b909a0, 0, 4;
    %load/vec4 v0x124b91c60_0;
    %ix/getv/s 3, v0x124b90fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b90bb0, 0, 4;
    %load/vec4 v0x124b91bb0_0;
    %ix/getv/s 3, v0x124b90fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b90aa0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x124b90fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b90d90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b90900_0, 0, 1;
T_150.10 ;
    %load/vec4 v0x124b90fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b90fa0_0, 0, 32;
    %jmp T_150.8;
T_150.9 ;
T_150.5 ;
    %load/vec4 v0x124b918c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_150.15, 9;
    %load/vec4 v0x124b91950_0;
    %and;
T_150.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.13, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x124b90ef0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b90d90, 0, 4;
T_150.13 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x124b90350;
T_151 ;
    %wait E_0x124b90830;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b91950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b916e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b91830_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b917a0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b90ef0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b910d0_0, 0, 32;
T_151.0 ;
    %load/vec4 v0x124b910d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_151.1, 5;
    %ix/getv/s 4, v0x124b910d0_0;
    %load/vec4a v0x124b90d90, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.4, 9;
    %load/vec4 v0x124b91950_0;
    %nor/r;
    %and;
T_151.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b91950_0, 0, 1;
    %ix/getv/s 4, v0x124b910d0_0;
    %load/vec4a v0x124b909a0, 4;
    %store/vec4 v0x124b916e0_0, 0, 32;
    %ix/getv/s 4, v0x124b910d0_0;
    %load/vec4a v0x124b90bb0, 4;
    %store/vec4 v0x124b91830_0, 0, 32;
    %ix/getv/s 4, v0x124b910d0_0;
    %load/vec4a v0x124b90aa0, 4;
    %store/vec4 v0x124b917a0_0, 0, 4;
    %load/vec4 v0x124b910d0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x124b90ef0_0, 0, 2;
T_151.2 ;
    %load/vec4 v0x124b910d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b910d0_0, 0, 32;
    %jmp T_151.0;
T_151.1 ;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x124b90350;
T_152 ;
    %wait E_0x124b90740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b91400_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b91360_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124b91240_0, 0, 4;
    %load/vec4 v0x124b914a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124b910d0_0, 0, 32;
T_152.2 ;
    %load/vec4 v0x124b910d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_152.3, 5;
    %ix/getv/s 4, v0x124b910d0_0;
    %load/vec4a v0x124b90d90, 4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_152.7, 10;
    %ix/getv/s 4, v0x124b910d0_0;
    %load/vec4a v0x124b909a0, 4;
    %parti/s 30, 2, 3;
    %load/vec4 v0x124b91180_0;
    %parti/s 30, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_152.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_152.6, 9;
    %load/vec4 v0x124b91400_0;
    %nor/r;
    %and;
T_152.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.4, 8;
    %load/vec4 v0x124b91540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_152.10, 9;
    %ix/getv/s 4, v0x124b910d0_0;
    %load/vec4a v0x124b90aa0, 4;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_152.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b91400_0, 0, 1;
    %ix/getv/s 4, v0x124b910d0_0;
    %load/vec4a v0x124b90bb0, 4;
    %store/vec4 v0x124b91360_0, 0, 32;
    %ix/getv/s 4, v0x124b910d0_0;
    %load/vec4a v0x124b90aa0, 4;
    %store/vec4 v0x124b91240_0, 0, 4;
    %jmp T_152.9;
T_152.8 ;
    %load/vec4 v0x124b91540_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_152.13, 9;
    %ix/getv/s 4, v0x124b910d0_0;
    %load/vec4a v0x124b90aa0, 4;
    %load/vec4 v0x124b912d0_0;
    %part/u 1;
    %and;
T_152.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124b91400_0, 0, 1;
    %ix/getv/s 4, v0x124b910d0_0;
    %load/vec4a v0x124b90bb0, 4;
    %store/vec4 v0x124b91360_0, 0, 32;
    %ix/getv/s 4, v0x124b910d0_0;
    %load/vec4a v0x124b90aa0, 4;
    %store/vec4 v0x124b91240_0, 0, 4;
T_152.11 ;
T_152.9 ;
T_152.4 ;
    %load/vec4 v0x124b910d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124b910d0_0, 0, 32;
    %jmp T_152.2;
T_152.3 ;
T_152.0 ;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x124b884c0;
T_153 ;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b88c90, 4, 0;
    %pushi/vec4 3405691582, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b88c90, 4, 0;
    %pushi/vec4 153, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b88c90, 4, 0;
    %end;
    .thread T_153;
    .scope S_0x124b884c0;
T_154 ;
    %wait E_0x124b88780;
    %load/vec4 v0x124b89030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %load/vec4 v0x124b88a60_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x124b88c90, 4;
    %store/vec4 v0x124b88ef0_0, 0, 32;
    %load/vec4 v0x124b88b50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %load/vec4 v0x124b88d30_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b88ef0_0, 4, 8;
T_154.2 ;
    %load/vec4 v0x124b88b50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.4, 8;
    %load/vec4 v0x124b88d30_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b88ef0_0, 4, 8;
T_154.4 ;
    %load/vec4 v0x124b88b50_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.6, 8;
    %load/vec4 v0x124b88d30_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b88ef0_0, 4, 8;
T_154.6 ;
    %load/vec4 v0x124b88b50_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.8, 8;
    %load/vec4 v0x124b88d30_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b88ef0_0, 4, 8;
T_154.8 ;
    %load/vec4 v0x124b88ef0_0;
    %load/vec4 v0x124b88a60_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124b88c90, 0, 4;
    %vpi_call 22 40 "$display", "[MEM] STORE: Addr=0x%h (Index %d) Val=0x%h", v0x124b88a60_0, &PV<v0x124b88a60_0, 2, 12>, v0x124b88ef0_0 {0 0 0};
T_154.0 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x124b872a0;
T_155 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124b87ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b87dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b87ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b87780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b879b0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x124b87810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b87dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x124b87ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b87780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124b879b0_0, 0;
    %jmp T_155.3;
T_155.2 ;
    %load/vec4 v0x124b87cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.4, 8;
    %load/vec4 v0x124b87dd0_0;
    %assign/vec4 v0x124b87dd0_0, 0;
    %load/vec4 v0x124b87ad0_0;
    %assign/vec4 v0x124b87ad0_0, 0;
    %load/vec4 v0x124b87780_0;
    %assign/vec4 v0x124b87780_0, 0;
    %load/vec4 v0x124b879b0_0;
    %assign/vec4 v0x124b879b0_0, 0;
    %jmp T_155.5;
T_155.4 ;
    %load/vec4 v0x124b87d40_0;
    %assign/vec4 v0x124b87dd0_0, 0;
    %load/vec4 v0x124b87a40_0;
    %assign/vec4 v0x124b87ad0_0, 0;
    %load/vec4 v0x124b876f0_0;
    %assign/vec4 v0x124b87780_0, 0;
    %load/vec4 v0x124b878a0_0;
    %assign/vec4 v0x124b879b0_0, 0;
T_155.5 ;
T_155.3 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x124b86970;
T_156 ;
    %wait E_0x124b86ba0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b86dc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124b86e70_0, 0, 2;
    %load/vec4 v0x124b86d20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_156.3, 10;
    %load/vec4 v0x124b86c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_156.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_156.2, 9;
    %load/vec4 v0x124b86c30_0;
    %load/vec4 v0x124b86f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_156.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b86dc0_0, 0, 2;
T_156.0 ;
    %load/vec4 v0x124b86d20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_156.7, 10;
    %load/vec4 v0x124b86c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_156.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_156.6, 9;
    %load/vec4 v0x124b86c30_0;
    %load/vec4 v0x124b86ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_156.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124b86e70_0, 0, 2;
T_156.4 ;
    %load/vec4 v0x124b87150_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_156.12, 11;
    %load/vec4 v0x124b870a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_156.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_156.11, 10;
    %load/vec4 v0x124b870a0_0;
    %load/vec4 v0x124b86f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_156.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_156.10, 9;
    %load/vec4 v0x124b86dc0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_156.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124b86dc0_0, 0, 2;
T_156.8 ;
    %load/vec4 v0x124b87150_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_156.17, 11;
    %load/vec4 v0x124b870a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_156.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_156.16, 10;
    %load/vec4 v0x124b870a0_0;
    %load/vec4 v0x124b86ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_156.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_156.15, 9;
    %load/vec4 v0x124b86e70_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_156.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.13, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124b86e70_0, 0, 2;
T_156.13 ;
    %load/vec4 v0x124b87150_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_156.22, 11;
    %load/vec4 v0x124b870a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_156.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_156.21, 10;
    %load/vec4 v0x124b870a0_0;
    %load/vec4 v0x124b86f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_156.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_156.20, 9;
    %load/vec4 v0x124b86dc0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_156.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.18, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124b86dc0_0, 0, 2;
T_156.18 ;
    %load/vec4 v0x124b87150_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_156.27, 11;
    %load/vec4 v0x124b870a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_156.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_156.26, 10;
    %load/vec4 v0x124b870a0_0;
    %load/vec4 v0x124b86ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_156.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_156.25, 9;
    %load/vec4 v0x124b86e70_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_156.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.23, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124b86e70_0, 0, 2;
T_156.23 ;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x124b97500;
T_157 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124ba81a0_0, 0, 32;
T_157.0 ;
    %load/vec4 v0x124ba81a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_157.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x124ba81a0_0;
    %store/vec4a v0x124ba7e70, 4, 0;
    %load/vec4 v0x124ba81a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124ba81a0_0, 0, 32;
    %jmp T_157.0;
T_157.1 ;
    %end;
    .thread T_157;
    .scope S_0x124b97500;
T_158 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124ba85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124ba81a0_0, 0, 32;
T_158.2 ;
    %load/vec4 v0x124ba81a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_158.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x124ba81a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124ba7e70, 0, 4;
    %load/vec4 v0x124ba81a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124ba81a0_0, 0, 32;
    %jmp T_158.2;
T_158.3 ;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x124ba8630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_158.6, 9;
    %load/vec4 v0x124ba8240_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_158.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.4, 8;
    %load/vec4 v0x124ba7f10_0;
    %load/vec4 v0x124ba8240_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124ba7e70, 0, 4;
T_158.4 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x124b744a0;
T_159 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124baecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124b859d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124baef50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124baefe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124baf070_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x124baf100_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x124baf440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.2, 8;
    %load/vec4 v0x124bac550_0;
    %assign/vec4 v0x124b859d0_0, 0;
    %load/vec4 v0x124bac4c0_0;
    %assign/vec4 v0x124baef50_0, 0;
    %load/vec4 v0x124bac4c0_0;
    %addi 4096, 0, 32;
    %assign/vec4 v0x124baefe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124baf100_0, 4, 5;
    %jmp T_159.3;
T_159.2 ;
    %load/vec4 v0x124bae080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124baf100_0, 4, 5;
T_159.4 ;
T_159.3 ;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x1351220f0;
T_160 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124baf970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124bafb20_0, 0, 1;
    %end;
    .thread T_160;
    .scope S_0x1351220f0;
T_161 ;
    %delay 5000, 0;
    %load/vec4 v0x124baf970_0;
    %inv;
    %store/vec4 v0x124baf970_0, 0, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_0x1351220f0;
T_162 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124bafb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124bafa00_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x124bafa00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x124bafa00_0, 0;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x1351220f0;
T_163 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124bafa90_0, 0, 32;
T_163.0 ;
    %load/vec4 v0x124bafa90_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_163.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x124bafa90_0;
    %store/vec4a v0x124b83690, 4, 0;
    %load/vec4 v0x124bafa90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124bafa90_0, 0, 32;
    %jmp T_163.0;
T_163.1 ;
    %pushi/vec4 147, 0, 32;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 275, 0, 32;
    %ix/load 4, 1025, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 2134027, 0, 32;
    %ix/load 4, 1026, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 8203, 0, 32;
    %ix/load 4, 1027, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 32907, 0, 32;
    %ix/load 4, 2048, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 65803, 0, 32;
    %ix/load 4, 2049, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 2134027, 0, 32;
    %ix/load 4, 2050, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 8203, 0, 32;
    %ix/load 4, 2051, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 8835, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 5251619, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 2140147823, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 33675, 0, 32;
    %ix/load 4, 3072, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 2147721987, 0, 32;
    %ix/load 4, 3073, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 2154013219, 0, 32;
    %ix/load 4, 3074, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 3075, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b83690, 4, 0;
    %pushi/vec4 2779096485, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b88c90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b88c90, 4, 0;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 2560, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b88c90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2561, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124b88c90, 4, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124bafb20_0, 0, 1;
    %delay 5000000, 0;
    %vpi_call 29 120 "$display", "[VM_TB] data_mem[0x0000] = 0x%h", &A<v0x124b88c90, 0> {0 0 0};
    %vpi_call 29 121 "$display", "[VM_TB] data_mem[0x0004] = 0x%h", &A<v0x124b88c90, 1> {0 0 0};
    %vpi_call 29 122 "$display", "[VM_TB] data_mem[0x2800] = 0x%h", &A<v0x124b88c90, 2560> {0 0 0};
    %vpi_call 29 123 "$display", "[VM_TB] data_mem[0x2804] = 0x%h", &A<v0x124b88c90, 2561> {0 0 0};
    %load/vec4 v0x124bafc80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_163.9, 8;
    %load/vec4 v0x124bafff0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_163.9;
    %jmp/1 T_163.8, 8;
    %load/vec4 v0x124bafd10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_163.8;
    %jmp/1 T_163.7, 8;
    %load/vec4 v0x124baff60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_163.7;
    %jmp/1 T_163.6, 8;
    %load/vec4 v0x124bafbb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_163.6;
    %jmp/1 T_163.5, 8;
    %load/vec4 v0x124bafdb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_163.5;
    %jmp/1 T_163.4, 8;
    %load/vec4 v0x124bafe50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_163.4;
    %jmp/0xz  T_163.2, 8;
    %vpi_call 29 127 "$display", "[VM_TB] FAIL: iret=%0d vm_en=%0d itlb_miss=%0d tlbwrite=%0d dtlb_miss=%0d store_base=%0d store_miss=%0d", v0x124bafc80_0, v0x124bafff0_0, v0x124bafd10_0, v0x124baff60_0, v0x124bafbb0_0, v0x124bafdb0_0, v0x124bafe50_0 {0 0 0};
    %jmp T_163.3;
T_163.2 ;
    %vpi_call 29 131 "$display", "[VM_TB] PASS: edge cases covered" {0 0 0};
T_163.3 ;
    %vpi_call 29 133 "$finish" {0 0 0};
    %end;
    .thread T_163;
    .scope S_0x1351220f0;
T_164 ;
    %wait E_0x124b74be0;
    %load/vec4 v0x124bafb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124bafd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124bafbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124bafdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124bafe50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124bafc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124bafff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124baff60_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x124bacae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_164.4, 9;
    %load/vec4 v0x124bafd10_0;
    %nor/r;
    %and;
T_164.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124bafd10_0, 0;
    %vpi_call 29 149 "$display", "[VM_TB] iTLB miss VA=0x%08h PC=0x%08h", v0x124baca50_0, v0x124bae970_0 {0 0 0};
T_164.2 ;
    %load/vec4 v0x124bae540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_164.7, 9;
    %load/vec4 v0x124bafbb0_0;
    %nor/r;
    %and;
T_164.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124bafbb0_0, 0;
    %vpi_call 29 153 "$display", "[VM_TB] dTLB miss VA=0x%08h PC=0x%08h", v0x124bae420_0, v0x124bae4b0_0 {0 0 0};
T_164.5 ;
    %load/vec4 v0x124b96ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124baff60_0, 0;
    %vpi_call 29 157 "$display", "[VM_TB] TLBWRITE PC=0x%08h VA=0x%08h PA=0x%08h x1=0x%08h x2=0x%08h rm1=0x%08h", v0x124b95b70_0, v0x124b94920_0, v0x124b97180_0, &A<v0x124ba7e70, 1>, &A<v0x124ba7e70, 2>, v0x124baef50_0 {0 0 0};
T_164.8 ;
    %load/vec4 v0x124bae080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_164.12, 9;
    %load/vec4 v0x124bafc80_0;
    %nor/r;
    %and;
T_164.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124bafc80_0, 0;
    %vpi_call 29 167 "$display", "[VM_TB] IRET committed" {0 0 0};
T_164.10 ;
    %load/vec4 v0x124baf370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_164.15, 9;
    %load/vec4 v0x124bafff0_0;
    %nor/r;
    %and;
T_164.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124bafff0_0, 0;
    %vpi_call 29 171 "$display", "[VM_TB] VM enabled" {0 0 0};
T_164.13 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x1351220f0;
T_165 ;
    %wait E_0x124b88780;
    %load/vec4 v0x124bafb20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_165.2, 9;
    %load/vec4 v0x124b95a10_0;
    %and;
T_165.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %vpi_call 29 179 "$display", "[C%0d] STORE commit addr=0x%08h data=0x%08h", v0x124bafa00_0, v0x124b954f0_0, v0x124b95940_0 {0 0 0};
    %load/vec4 v0x124b954f0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_165.3, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124bafdb0_0, 0;
T_165.3 ;
    %load/vec4 v0x124b954f0_0;
    %cmpi/e 10244, 0, 32;
    %jmp/0xz  T_165.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124bafe50_0, 0;
T_165.5 ;
T_165.0 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x135124270;
T_166 ;
    %wait E_0x124bafc40;
    %load/vec4 v0x124bb05b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124bb0360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124bb0200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124bb0500_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x124bb02b0_0;
    %assign/vec4 v0x124bb0360_0, 0;
    %load/vec4 v0x124bb0160_0;
    %assign/vec4 v0x124bb0200_0, 0;
    %load/vec4 v0x124bb0450_0;
    %assign/vec4 v0x124bb0500_0, 0;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
# The file index is used to find the file name in the following table.
:file_names 32;
    "N/A";
    "<interactive>";
    "src/core/branch_comparison.v";
    "tb/cpu_new_tb.v";
    "src/core/cpu.v";
    "src/pipeline/alu_register.v";
    "src/pipeline/alu_stage.v";
    "src/core/alu.v";
    "src/pipeline/id_register.v";
    "src/pipeline/id_stage.v";
    "src/core/control_unit.v";
    "src/core/decode.v";
    "src/pipeline/if_register.v";
    "src/pipeline/if_stage.v";
    "src/memory/instruction_cache.v";
    "src/memory/simple_tlb.v";
    "src/memory/instruction_memory.v";
    "src/core/program_counter.v";
    "src/core/hazard_unit.v";
    "src/core/forwarding_unit.v";
    "src/pipeline/mem_register.v";
    "src/pipeline/mem_stage.v";
    "src/memory/data_memory.v";
    "src/memory/data_cache.v";
    "src/memory/store_buffer.v";
    "src/core/register_table.v";
    "tb/cpu_general_tb.v";
    "tb/sb_tb.v";
    "tb/cpu_tb.v";
    "tb/vm_tb.v";
    "src/pipeline/wb_register.v";
    "src/pipeline/wb_stage.v";
