[
    {
        "age": null,
        "album": "",
        "author": "/u/IngwiePhoenix",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-11T21:24:32.092743+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-11T20:55:55+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>So after setting up my MUSE Pi Pro and soon my Pioneer, I looked into the compiler options; since RISC-V is a little more nuanced than ARM (sure, there are differences between v8 and v9, but I have seen nobody madly optimizing for it in particular).</p> <p>This is what the CPU reports (vendor kernel + DT):</p> <p><code> root@newriscboi /s/f/d/b/c/cpu@0# for r in isa isa-base isa-extensions; echo &quot;--&gt; $r&quot;; cat riscv,$r | xargs -0; end --&gt; isa rv64imafdcv --&gt; isa-base rv64i --&gt; isa-extensions i m a f d c v zicbom zicboz zicntr zicond zicsr zifencei zihintpause zihpm zfh zfhmin zba zbb zbc zbs zkt zvfh zvfhmin zvkt sscofpmf sstc svinval svnapot svpbmt </code></p> <p>So after a lot of try and error, this worked (or at least, was accepted):</p> <p><code> root@newriscboi ~# clang -march=rva22u64_v_zbc_zicond_zicsr_zifencei_zfh_zvfh_zvfhmin_zvkt_sscofpmf_sstc_svinval_svnapot_svpbmt -mabi=lp64d test.c -o test root@newriscboi ~# clang --v",
        "id": 4297804,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pk8qdk/compiling_againstfor_the_right_extensions",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Compiling against/for the \"right\" extensions",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/nico721GD",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-11T18:02:57.613944+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-11T17:42:26+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1pk3s4y/got_a_ch32v208wbu6_now_how_do_i_even_use_it/\"> <img src=\"https://preview.redd.it/4xdo3ve63m6g1.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=0811866ab23c282d17c9cfce2309766000fc81f3\" alt=\"got a CH32V208WBU6 ! now how do i even use it ?\" title=\"got a CH32V208WBU6 ! now how do i even use it ?\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>welp hello indeed, im here because i have a grand total of 0 idea on how to use this board xD, im just entering the risc v world and want to try it directly, so i got this WCH CH32V208 32V208 32V208WBU6 dev board from aliexpress, and i now do not know how to either turn it on nor access it :/</p> <p>so yea, kinda help needed, for now i simply want to be able to turn it on and access it through my linux (fedora) desktop, thanks for any help !</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/nico721GD\"> /u/nico721GD </a> <br/> <span><a",
        "id": 4296078,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pk3s4y/got_a_ch32v208wbu6_now_how_do_i_even_use_it",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/4xdo3ve63m6g1.png?width=640&crop=smart&auto=webp&s=0811866ab23c282d17c9cfce2309766000fc81f3",
        "title": "got a CH32V208WBU6 ! now how do i even use it ?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Professional_Fig7446",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-11T15:48:57.348605+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-11T15:43:08+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>In this quarter</p> <ul> <li>Nekko acquires Esperanto</li> <li>Intel takes a Major share in SambaNova</li> <li>Qualcomm acquires Ventana</li> <li>TensTorrent laysoff 10% of staff</li> </ul> <p>What&#39;s happening?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Professional_Fig7446\"> /u/Professional_Fig7446 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pk0omm/churn_in_riscv_ecosystem/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pk0omm/churn_in_riscv_ecosystem/\">[comments]</a></span>",
        "id": 4294841,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pk0omm/churn_in_riscv_ecosystem",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Churn in RISC-V ecosystem.",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/m_z_s",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-11T13:30:01.931229+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-11T13:12:54+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>&quot;Ocelot is an open-source project that enables vector support for the BOOM core. In this generation, we achieve full RVV 1.0 support. The decoupled VPU is connected through the Open Vector Interface, which enables community collaboration. The highlight compared to Ocelot2 is the support for segmented vector memory access instructions. The implementations of these instructions are challenging due to the need of transposing the data.&quot;</p> <p><a href=\"https://riscv.org/blog/ocelot3-full-vector-v-extension-for-boom/\">https://riscv.org/blog/ocelot3-full-vector-v-extension-for-boom/</a></p> <p><a href=\"https://github.com/tenstorrent/riscv-ocelot\">https://github.com/tenstorrent/riscv-ocelot</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/m_z_s\"> /u/m_z_s </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pjx6k9/ocelot3_full_vector_v_extension_for_boom/\">[link]</a></span> &#32; <span><a href",
        "id": 4293608,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pjx6k9/ocelot3_full_vector_v_extension_for_boom",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Ocelot3: Full Vector \u201cV\u201d Extension for BOOM",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Courmisch",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-11T12:23:45.823015+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-11T11:23:29+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1pjv5dn/fosdem_2026_riscv/\"> <img src=\"https://external-preview.redd.it/cgSmh06wEoky2xD_QDCRBAGsBvTpB_i0pA2iS6WSslI.png?width=108&amp;crop=smart&amp;auto=webp&amp;s=fab57931557d70a8738874bd9787e29d94143767\" alt=\"FOSDEM 2026 - RISC-V\" title=\"FOSDEM 2026 - RISC-V\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>RISC-V devroom schedule out!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Courmisch\"> /u/Courmisch </a> <br/> <span><a href=\"https://fosdem.org/2026/schedule/track/risc-v/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pjv5dn/fosdem_2026_riscv/\">[comments]</a></span> </td></tr></table>",
        "id": 4293039,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pjv5dn/fosdem_2026_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/cgSmh06wEoky2xD_QDCRBAGsBvTpB_i0pA2iS6WSslI.png?width=108&crop=smart&auto=webp&s=fab57931557d70a8738874bd9787e29d94143767",
        "title": "FOSDEM 2026 - RISC-V",
        "vote": 0
    }
]