[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OneDivider/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 99
LIB: work
FILE: ${SURELOG_DIR}/tests/OneDivider/dut.v
n<> u<98> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<98> s<97> l<1:1>
  n<> u<97> t<Source_text> p<98> c<96> l<1:1> el<10:10>
    n<> u<96> t<Description> p<97> c<95> l<1:1> el<10:10>
      n<> u<95> t<Module_declaration> p<96> c<29> l<1:1> el<10:10>
        n<> u<29> t<Module_ansi_header> p<95> c<2> s<93> l<1:1> el<3:28>
          n<module> u<2> t<Module_keyword> p<29> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<29> s<28> l<1:8> el<1:11>
          n<> u<28> t<List_of_port_declarations> p<29> c<11> l<1:11> el<3:27>
            n<> u<11> t<Ansi_port_declaration> p<28> c<9> s<19> l<1:12> el<1:28>
              n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:12> el<1:23>
                n<> u<4> t<PortDir_Inp> p<9> s<8> l<1:12> el<1:17>
                n<> u<8> t<Net_port_type> p<9> c<7> l<1:18> el<1:23>
                  n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:18> el<1:23>
                    n<logic> u<6> t<Data_type> p<7> c<5> l<1:18> el<1:23>
                      n<logic> u<5> t<STRING_CONST> p<6> l<1:18> el<1:23>
              n<rstn> u<10> t<STRING_CONST> p<11> l<1:24> el<1:28>
            n<> u<19> t<Ansi_port_declaration> p<28> c<17> s<27> l<2:12> el<2:27>
              n<> u<17> t<Net_port_header> p<19> c<12> s<18> l<2:12> el<2:23>
                n<> u<12> t<PortDir_Inp> p<17> s<16> l<2:12> el<2:17>
                n<> u<16> t<Net_port_type> p<17> c<15> l<2:18> el<2:23>
                  n<> u<15> t<Data_type_or_implicit> p<16> c<14> l<2:18> el<2:23>
                    n<logic> u<14> t<Data_type> p<15> c<13> l<2:18> el<2:23>
                      n<logic> u<13> t<STRING_CONST> p<14> l<2:18> el<2:23>
              n<clk> u<18> t<STRING_CONST> p<19> l<2:24> el<2:27>
            n<> u<27> t<Ansi_port_declaration> p<28> c<25> l<3:12> el<3:26>
              n<> u<25> t<Net_port_header> p<27> c<20> s<26> l<3:12> el<3:22>
                n<> u<20> t<PortDir_Out> p<25> s<24> l<3:12> el<3:18>
                n<> u<24> t<Net_port_type> p<25> c<23> l<3:19> el<3:22>
                  n<> u<23> t<Data_type_or_implicit> p<24> c<22> l<3:19> el<3:22>
                    n<> u<22> t<Data_type> p<23> c<21> l<3:19> el<3:22>
                      n<> u<21> t<IntVec_TypeReg> p<22> l<3:19> el<3:22>
              n<div> u<26> t<STRING_CONST> p<27> l<3:23> el<3:26>
        n<> u<93> t<Non_port_module_item> p<95> c<92> s<94> l<5:1> el<9:23>
          n<> u<92> t<Module_or_generate_item> p<93> c<91> l<5:1> el<9:23>
            n<> u<91> t<Module_common_item> p<92> c<90> l<5:1> el<9:23>
              n<> u<90> t<Always_construct> p<91> c<30> l<5:1> el<9:23>
                n<> u<30> t<ALWAYS> p<90> s<89> l<5:1> el<5:7>
                n<> u<89> t<Statement> p<90> c<88> l<5:8> el<9:23>
                  n<> u<88> t<Statement_item> p<89> c<87> l<5:8> el<9:23>
                    n<> u<87> t<Procedural_timing_control_statement> p<88> c<46> l<5:8> el<9:23>
                      n<> u<46> t<Procedural_timing_control> p<87> c<45> s<86> l<5:8> el<5:39>
                        n<> u<45> t<Event_control> p<46> c<44> l<5:8> el<5:39>
                          n<> u<44> t<Event_expression> p<45> c<36> l<5:11> el<5:38>
                            n<> u<36> t<Event_expression> p<44> c<31> s<37> l<5:11> el<5:22>
                              n<> u<31> t<Edge_Posedge> p<36> s<35> l<5:11> el<5:18>
                              n<> u<35> t<Expression> p<36> c<34> l<5:19> el<5:22>
                                n<> u<34> t<Primary> p<35> c<33> l<5:19> el<5:22>
                                  n<> u<33> t<Primary_literal> p<34> c<32> l<5:19> el<5:22>
                                    n<clk> u<32> t<STRING_CONST> p<33> l<5:19> el<5:22>
                            n<> u<37> t<Or_operator> p<44> s<43> l<5:23> el<5:25>
                            n<> u<43> t<Event_expression> p<44> c<38> l<5:26> el<5:38>
                              n<> u<38> t<Edge_Negedge> p<43> s<42> l<5:26> el<5:33>
                              n<> u<42> t<Expression> p<43> c<41> l<5:34> el<5:38>
                                n<> u<41> t<Primary> p<42> c<40> l<5:34> el<5:38>
                                  n<> u<40> t<Primary_literal> p<41> c<39> l<5:34> el<5:38>
                                    n<rstn> u<39> t<STRING_CONST> p<40> l<5:34> el<5:38>
                      n<> u<86> t<Statement_or_null> p<87> c<85> l<6:8> el<9:23>
                        n<> u<85> t<Statement> p<86> c<84> l<6:8> el<9:23>
                          n<> u<84> t<Statement_item> p<85> c<83> l<6:8> el<9:23>
                            n<> u<83> t<Conditional_statement> p<84> c<54> l<6:8> el<9:23>
                              n<> u<54> t<Cond_predicate> p<83> c<53> s<67> l<6:12> el<6:17>
                                n<> u<53> t<Expression_or_cond_pattern> p<54> c<52> l<6:12> el<6:17>
                                  n<> u<52> t<Expression> p<53> c<51> l<6:12> el<6:17>
                                    n<> u<51> t<Unary_Not> p<52> s<50> l<6:12> el<6:13>
                                    n<> u<50> t<Expression> p<52> c<49> l<6:13> el<6:17>
                                      n<> u<49> t<Primary> p<50> c<48> l<6:13> el<6:17>
                                        n<> u<48> t<Primary_literal> p<49> c<47> l<6:13> el<6:17>
                                          n<rstn> u<47> t<STRING_CONST> p<48> l<6:13> el<6:17>
                              n<> u<67> t<Statement_or_null> p<83> c<66> s<82> l<7:11> el<7:20>
                                n<> u<66> t<Statement> p<67> c<65> l<7:11> el<7:20>
                                  n<> u<65> t<Statement_item> p<66> c<64> l<7:11> el<7:20>
                                    n<> u<64> t<Nonblocking_assignment> p<65> c<59> l<7:11> el<7:19>
                                      n<> u<59> t<Variable_lvalue> p<64> c<56> s<63> l<7:11> el<7:14>
                                        n<> u<56> t<Ps_or_hierarchical_identifier> p<59> c<55> s<58> l<7:11> el<7:14>
                                          n<div> u<55> t<STRING_CONST> p<56> l<7:11> el<7:14>
                                        n<> u<58> t<Select> p<59> c<57> l<7:15> el<7:15>
                                          n<> u<57> t<Bit_select> p<58> l<7:15> el<7:15>
                                      n<> u<63> t<Expression> p<64> c<62> l<7:18> el<7:19>
                                        n<> u<62> t<Primary> p<63> c<61> l<7:18> el<7:19>
                                          n<> u<61> t<Primary_literal> p<62> c<60> l<7:18> el<7:19>
                                            n<0> u<60> t<INT_CONST> p<61> l<7:18> el<7:19>
                              n<> u<82> t<Statement_or_null> p<83> c<81> l<9:11> el<9:23>
                                n<> u<81> t<Statement> p<82> c<80> l<9:11> el<9:23>
                                  n<> u<80> t<Statement_item> p<81> c<79> l<9:11> el<9:23>
                                    n<> u<79> t<Nonblocking_assignment> p<80> c<72> l<9:11> el<9:22>
                                      n<> u<72> t<Variable_lvalue> p<79> c<69> s<78> l<9:11> el<9:14>
                                        n<> u<69> t<Ps_or_hierarchical_identifier> p<72> c<68> s<71> l<9:11> el<9:14>
                                          n<div> u<68> t<STRING_CONST> p<69> l<9:11> el<9:14>
                                        n<> u<71> t<Select> p<72> c<70> l<9:15> el<9:15>
                                          n<> u<70> t<Bit_select> p<71> l<9:15> el<9:15>
                                      n<> u<78> t<Expression> p<79> c<77> l<9:18> el<9:22>
                                        n<> u<77> t<Unary_Not> p<78> s<76> l<9:18> el<9:19>
                                        n<> u<76> t<Expression> p<78> c<75> l<9:19> el<9:22>
                                          n<> u<75> t<Primary> p<76> c<74> l<9:19> el<9:22>
                                            n<> u<74> t<Primary_literal> p<75> c<73> l<9:19> el<9:22>
                                              n<div> u<73> t<STRING_CONST> p<74> l<9:19> el<9:22>
        n<> u<94> t<ENDMODULE> p<95> l<10:1> el<10:10>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 370
LIB: work
FILE: ${SURELOG_DIR}/tests/OneDivider/tb.v
n<> u<369> t<Top_level_rule> c<1> l<1:1> el<33:1>
  n<> u<1> t<Null_rule> p<369> s<368> l<1:1>
  n<> u<368> t<Source_text> p<369> c<367> l<1:1> el<30:10>
    n<> u<367> t<Description> p<368> c<366> l<1:1> el<30:10>
      n<> u<366> t<Module_declaration> p<367> c<4> l<1:1> el<30:10>
        n<> u<4> t<Module_ansi_header> p<366> c<2> s<16> l<1:1> el<1:11>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
          n<tb> u<3> t<STRING_CONST> p<4> l<1:8> el<1:10>
        n<> u<16> t<Non_port_module_item> p<366> c<15> s<26> l<2:3> el<2:11>
          n<> u<15> t<Module_or_generate_item> p<16> c<14> l<2:3> el<2:11>
            n<> u<14> t<Module_common_item> p<15> c<13> l<2:3> el<2:11>
              n<> u<13> t<Module_or_generate_item_declaration> p<14> c<12> l<2:3> el<2:11>
                n<> u<12> t<Package_or_generate_item_declaration> p<13> c<11> l<2:3> el<2:11>
                  n<> u<11> t<Data_declaration> p<12> c<10> l<2:3> el<2:11>
                    n<> u<10> t<Variable_declaration> p<11> c<6> l<2:3> el<2:11>
                      n<> u<6> t<Data_type> p<10> c<5> s<9> l<2:3> el<2:6>
                        n<> u<5> t<IntVec_TypeReg> p<6> l<2:3> el<2:6>
                      n<> u<9> t<List_of_variable_decl_assignments> p<10> c<8> l<2:7> el<2:10>
                        n<> u<8> t<Variable_decl_assignment> p<9> c<7> l<2:7> el<2:10>
                          n<clk> u<7> t<STRING_CONST> p<8> l<2:7> el<2:10>
        n<> u<26> t<Non_port_module_item> p<366> c<25> s<36> l<3:3> el<3:13>
          n<> u<25> t<Module_or_generate_item> p<26> c<24> l<3:3> el<3:13>
            n<> u<24> t<Module_common_item> p<25> c<23> l<3:3> el<3:13>
              n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<3:3> el<3:13>
                n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<3:3> el<3:13>
                  n<> u<21> t<Net_declaration> p<22> c<17> l<3:3> el<3:13>
                    n<logic> u<17> t<STRING_CONST> p<21> s<20> l<3:3> el<3:8>
                    n<> u<20> t<List_of_net_decl_assignments> p<21> c<19> l<3:9> el<3:12>
                      n<> u<19> t<Net_decl_assignment> p<20> c<18> l<3:9> el<3:12>
                        n<div> u<18> t<STRING_CONST> p<19> l<3:9> el<3:12>
        n<> u<36> t<Non_port_module_item> p<366> c<35> s<109> l<4:3> el<4:14>
          n<> u<35> t<Module_or_generate_item> p<36> c<34> l<4:3> el<4:14>
            n<> u<34> t<Module_common_item> p<35> c<33> l<4:3> el<4:14>
              n<> u<33> t<Module_or_generate_item_declaration> p<34> c<32> l<4:3> el<4:14>
                n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<4:3> el<4:14>
                  n<> u<31> t<Net_declaration> p<32> c<27> l<4:3> el<4:14>
                    n<logic> u<27> t<STRING_CONST> p<31> s<30> l<4:3> el<4:8>
                    n<> u<30> t<List_of_net_decl_assignments> p<31> c<29> l<4:9> el<4:13>
                      n<> u<29> t<Net_decl_assignment> p<30> c<28> l<4:9> el<4:13>
                        n<rstn> u<28> t<STRING_CONST> p<29> l<4:9> el<4:13>
        n<> u<109> t<Non_port_module_item> p<366> c<108> s<170> l<5:3> el<10:6>
          n<> u<108> t<Module_or_generate_item> p<109> c<107> l<5:3> el<10:6>
            n<> u<107> t<Module_common_item> p<108> c<106> l<5:3> el<10:6>
              n<> u<106> t<Initial_construct> p<107> c<105> l<5:3> el<10:6>
                n<> u<105> t<Statement_or_null> p<106> c<104> l<5:11> el<10:6>
                  n<> u<104> t<Statement> p<105> c<103> l<5:11> el<10:6>
                    n<> u<103> t<Statement_item> p<104> c<102> l<5:11> el<10:6>
                      n<> u<102> t<Seq_block> p<103> c<48> l<5:11> el<10:6>
                        n<> u<48> t<Statement_or_null> p<102> c<47> s<57> l<6:5> el<6:27>
                          n<> u<47> t<Statement> p<48> c<46> l<6:5> el<6:27>
                            n<> u<46> t<Statement_item> p<47> c<45> l<6:5> el<6:27>
                              n<> u<45> t<Subroutine_call_statement> p<46> c<44> l<6:5> el<6:27>
                                n<> u<44> t<Subroutine_call> p<45> c<37> l<6:5> el<6:26>
                                  n<> u<37> t<Dollar_keyword> p<44> s<38> l<6:5> el<6:6>
                                  n<dumpfile> u<38> t<STRING_CONST> p<44> s<43> l<6:6> el<6:14>
                                  n<> u<43> t<List_of_arguments> p<44> c<42> l<6:15> el<6:25>
                                    n<> u<42> t<Expression> p<43> c<41> l<6:15> el<6:25>
                                      n<> u<41> t<Primary> p<42> c<40> l<6:15> el<6:25>
                                        n<> u<40> t<Primary_literal> p<41> c<39> l<6:15> el<6:25>
                                          n<"test.vcd"> u<39> t<STRING_LITERAL> p<40> l<6:15> el<6:25>
                        n<> u<57> t<Statement_or_null> p<102> c<56> s<85> l<7:5> el<7:15>
                          n<> u<56> t<Statement> p<57> c<55> l<7:5> el<7:15>
                            n<> u<55> t<Statement_item> p<56> c<54> l<7:5> el<7:15>
                              n<> u<54> t<Subroutine_call_statement> p<55> c<53> l<7:5> el<7:15>
                                n<> u<53> t<Subroutine_call> p<54> c<49> l<7:5> el<7:14>
                                  n<> u<49> t<Dollar_keyword> p<53> s<50> l<7:5> el<7:6>
                                  n<dumpvars> u<50> t<STRING_CONST> p<53> s<52> l<7:6> el<7:14>
                                  n<> u<52> t<Select> p<53> c<51> l<7:14> el<7:14>
                                    n<> u<51> t<Bit_select> p<52> l<7:14> el<7:14>
                        n<> u<85> t<Statement_or_null> p<102> c<84> s<100> l<8:5> el<8:54>
                          n<> u<84> t<Statement> p<85> c<83> l<8:5> el<8:54>
                            n<> u<83> t<Statement_item> p<84> c<82> l<8:5> el<8:54>
                              n<> u<82> t<Subroutine_call_statement> p<83> c<81> l<8:5> el<8:54>
                                n<> u<81> t<Subroutine_call> p<82> c<58> l<8:5> el<8:53>
                                  n<> u<58> t<Dollar_keyword> p<81> s<59> l<8:5> el<8:6>
                                  n<monitor> u<59> t<STRING_CONST> p<81> s<80> l<8:6> el<8:13>
                                  n<> u<80> t<List_of_arguments> p<81> c<63> l<8:14> el<8:52>
                                    n<> u<63> t<Expression> p<80> c<62> s<69> l<8:14> el<8:37>
                                      n<> u<62> t<Primary> p<63> c<61> l<8:14> el<8:37>
                                        n<> u<61> t<Primary_literal> p<62> c<60> l<8:14> el<8:37>
                                          n<"@%0dns clk = %0d, %0d"> u<60> t<STRING_LITERAL> p<61> l<8:14> el<8:37>
                                    n<> u<69> t<Argument> p<80> c<68> s<74> l<8:38> el<8:43>
                                      n<> u<68> t<Expression> p<69> c<67> l<8:38> el<8:43>
                                        n<> u<67> t<Primary> p<68> c<66> l<8:38> el<8:43>
                                          n<> u<66> t<System_task> p<67> c<65> l<8:38> el<8:43>
                                            n<> u<65> t<System_task_names> p<66> c<64> l<8:38> el<8:43>
                                              n<$time> u<64> t<STRING_CONST> p<65> l<8:39> el<8:43>
                                    n<> u<74> t<Argument> p<80> c<73> s<79> l<8:44> el<8:47>
                                      n<> u<73> t<Expression> p<74> c<72> l<8:44> el<8:47>
                                        n<> u<72> t<Primary> p<73> c<71> l<8:44> el<8:47>
                                          n<> u<71> t<Primary_literal> p<72> c<70> l<8:44> el<8:47>
                                            n<clk> u<70> t<STRING_CONST> p<71> l<8:44> el<8:47>
                                    n<> u<79> t<Argument> p<80> c<78> l<8:49> el<8:52>
                                      n<> u<78> t<Expression> p<79> c<77> l<8:49> el<8:52>
                                        n<> u<77> t<Primary> p<78> c<76> l<8:49> el<8:52>
                                          n<> u<76> t<Primary_literal> p<77> c<75> l<8:49> el<8:52>
                                            n<div> u<75> t<STRING_CONST> p<76> l<8:49> el<8:52>
                        n<> u<100> t<Statement_or_null> p<102> c<99> s<101> l<9:5> el<9:20>
                          n<> u<99> t<Statement> p<100> c<98> l<9:5> el<9:20>
                            n<> u<98> t<Statement_item> p<99> c<97> l<9:5> el<9:20>
                              n<> u<97> t<Procedural_timing_control_statement> p<98> c<88> l<9:5> el<9:20>
                                n<> u<88> t<Procedural_timing_control> p<97> c<87> s<96> l<9:5> el<9:9>
                                  n<> u<87> t<Delay_control> p<88> c<86> l<9:5> el<9:9>
                                    n<#100> u<86> t<INT_CONST> p<87> l<9:5> el<9:9>
                                n<> u<96> t<Statement_or_null> p<97> c<95> l<9:10> el<9:20>
                                  n<> u<95> t<Statement> p<96> c<94> l<9:10> el<9:20>
                                    n<> u<94> t<Statement_item> p<95> c<93> l<9:10> el<9:20>
                                      n<> u<93> t<Subroutine_call_statement> p<94> c<92> l<9:10> el<9:20>
                                        n<> u<92> t<Subroutine_call> p<93> c<89> l<9:10> el<9:19>
                                          n<> u<89> t<Dollar_keyword> p<92> s<90> l<9:10> el<9:11>
                                          n<finish> u<90> t<STRING_CONST> p<92> s<91> l<9:11> el<9:17>
                                          n<> u<91> t<List_of_arguments> p<92> l<9:18> el<9:18>
                        n<> u<101> t<END> p<102> l<10:3> el<10:6>
        n<> u<170> t<Non_port_module_item> p<366> c<169> s<198> l<12:3> el<17:6>
          n<> u<169> t<Module_or_generate_item> p<170> c<168> l<12:3> el<17:6>
            n<> u<168> t<Module_common_item> p<169> c<167> l<12:3> el<17:6>
              n<> u<167> t<Initial_construct> p<168> c<166> l<12:3> el<17:6>
                n<> u<166> t<Statement_or_null> p<167> c<165> l<13:3> el<17:6>
                  n<> u<165> t<Statement> p<166> c<164> l<13:3> el<17:6>
                    n<> u<164> t<Statement_item> p<165> c<163> l<13:3> el<17:6>
                      n<> u<163> t<Seq_block> p<164> c<124> l<13:3> el<17:6>
                        n<> u<124> t<Statement_or_null> p<163> c<123> s<139> l<14:5> el<14:14>
                          n<> u<123> t<Statement> p<124> c<122> l<14:5> el<14:14>
                            n<> u<122> t<Statement_item> p<123> c<121> l<14:5> el<14:14>
                              n<> u<121> t<Blocking_assignment> p<122> c<120> l<14:5> el<14:13>
                                n<> u<120> t<Operator_assignment> p<121> c<114> l<14:5> el<14:13>
                                  n<> u<114> t<Variable_lvalue> p<120> c<111> s<115> l<14:5> el<14:9>
                                    n<> u<111> t<Ps_or_hierarchical_identifier> p<114> c<110> s<113> l<14:5> el<14:9>
                                      n<rstn> u<110> t<STRING_CONST> p<111> l<14:5> el<14:9>
                                    n<> u<113> t<Select> p<114> c<112> l<14:10> el<14:10>
                                      n<> u<112> t<Bit_select> p<113> l<14:10> el<14:10>
                                  n<> u<115> t<AssignOp_Assign> p<120> s<119> l<14:10> el<14:11>
                                  n<> u<119> t<Expression> p<120> c<118> l<14:12> el<14:13>
                                    n<> u<118> t<Primary> p<119> c<117> l<14:12> el<14:13>
                                      n<> u<117> t<Primary_literal> p<118> c<116> l<14:12> el<14:13>
                                        n<0> u<116> t<INT_CONST> p<117> l<14:12> el<14:13>
                        n<> u<139> t<Statement_or_null> p<163> c<138> s<161> l<15:5> el<15:13>
                          n<> u<138> t<Statement> p<139> c<137> l<15:5> el<15:13>
                            n<> u<137> t<Statement_item> p<138> c<136> l<15:5> el<15:13>
                              n<> u<136> t<Blocking_assignment> p<137> c<135> l<15:5> el<15:12>
                                n<> u<135> t<Operator_assignment> p<136> c<129> l<15:5> el<15:12>
                                  n<> u<129> t<Variable_lvalue> p<135> c<126> s<130> l<15:5> el<15:8>
                                    n<> u<126> t<Ps_or_hierarchical_identifier> p<129> c<125> s<128> l<15:5> el<15:8>
                                      n<clk> u<125> t<STRING_CONST> p<126> l<15:5> el<15:8>
                                    n<> u<128> t<Select> p<129> c<127> l<15:9> el<15:9>
                                      n<> u<127> t<Bit_select> p<128> l<15:9> el<15:9>
                                  n<> u<130> t<AssignOp_Assign> p<135> s<134> l<15:9> el<15:10>
                                  n<> u<134> t<Expression> p<135> c<133> l<15:11> el<15:12>
                                    n<> u<133> t<Primary> p<134> c<132> l<15:11> el<15:12>
                                      n<> u<132> t<Primary_literal> p<133> c<131> l<15:11> el<15:12>
                                        n<0> u<131> t<INT_CONST> p<132> l<15:11> el<15:12>
                        n<> u<161> t<Statement_or_null> p<163> c<160> s<162> l<16:5> el<16:17>
                          n<> u<160> t<Statement> p<161> c<159> l<16:5> el<16:17>
                            n<> u<159> t<Statement_item> p<160> c<158> l<16:5> el<16:17>
                              n<> u<158> t<Procedural_timing_control_statement> p<159> c<142> l<16:5> el<16:17>
                                n<> u<142> t<Procedural_timing_control> p<158> c<141> s<157> l<16:5> el<16:7>
                                  n<> u<141> t<Delay_control> p<142> c<140> l<16:5> el<16:7>
                                    n<#2> u<140> t<INT_CONST> p<141> l<16:5> el<16:7>
                                n<> u<157> t<Statement_or_null> p<158> c<156> l<16:8> el<16:17>
                                  n<> u<156> t<Statement> p<157> c<155> l<16:8> el<16:17>
                                    n<> u<155> t<Statement_item> p<156> c<154> l<16:8> el<16:17>
                                      n<> u<154> t<Blocking_assignment> p<155> c<153> l<16:8> el<16:16>
                                        n<> u<153> t<Operator_assignment> p<154> c<147> l<16:8> el<16:16>
                                          n<> u<147> t<Variable_lvalue> p<153> c<144> s<148> l<16:8> el<16:12>
                                            n<> u<144> t<Ps_or_hierarchical_identifier> p<147> c<143> s<146> l<16:8> el<16:12>
                                              n<rstn> u<143> t<STRING_CONST> p<144> l<16:8> el<16:12>
                                            n<> u<146> t<Select> p<147> c<145> l<16:13> el<16:13>
                                              n<> u<145> t<Bit_select> p<146> l<16:13> el<16:13>
                                          n<> u<148> t<AssignOp_Assign> p<153> s<152> l<16:13> el<16:14>
                                          n<> u<152> t<Expression> p<153> c<151> l<16:15> el<16:16>
                                            n<> u<151> t<Primary> p<152> c<150> l<16:15> el<16:16>
                                              n<> u<150> t<Primary_literal> p<151> c<149> l<16:15> el<16:16>
                                                n<1> u<149> t<INT_CONST> p<150> l<16:15> el<16:16>
                        n<> u<162> t<END> p<163> l<17:3> el<17:6>
        n<> u<198> t<Non_port_module_item> p<366> c<197> s<218> l<19:3> el<20:19>
          n<> u<197> t<Module_or_generate_item> p<198> c<196> l<19:3> el<20:19>
            n<> u<196> t<Module_common_item> p<197> c<195> l<19:3> el<20:19>
              n<> u<195> t<Always_construct> p<196> c<171> l<19:3> el<20:19>
                n<> u<171> t<ALWAYS> p<195> s<194> l<19:3> el<19:9>
                n<> u<194> t<Statement> p<195> c<193> l<20:5> el<20:19>
                  n<> u<193> t<Statement_item> p<194> c<192> l<20:5> el<20:19>
                    n<> u<192> t<Procedural_timing_control_statement> p<193> c<174> l<20:5> el<20:19>
                      n<> u<174> t<Procedural_timing_control> p<192> c<173> s<191> l<20:5> el<20:7>
                        n<> u<173> t<Delay_control> p<174> c<172> l<20:5> el<20:7>
                          n<#5> u<172> t<INT_CONST> p<173> l<20:5> el<20:7>
                      n<> u<191> t<Statement_or_null> p<192> c<190> l<20:8> el<20:19>
                        n<> u<190> t<Statement> p<191> c<189> l<20:8> el<20:19>
                          n<> u<189> t<Statement_item> p<190> c<188> l<20:8> el<20:19>
                            n<> u<188> t<Blocking_assignment> p<189> c<187> l<20:8> el<20:18>
                              n<> u<187> t<Operator_assignment> p<188> c<179> l<20:8> el<20:18>
                                n<> u<179> t<Variable_lvalue> p<187> c<176> s<180> l<20:8> el<20:11>
                                  n<> u<176> t<Ps_or_hierarchical_identifier> p<179> c<175> s<178> l<20:8> el<20:11>
                                    n<clk> u<175> t<STRING_CONST> p<176> l<20:8> el<20:11>
                                  n<> u<178> t<Select> p<179> c<177> l<20:12> el<20:12>
                                    n<> u<177> t<Bit_select> p<178> l<20:12> el<20:12>
                                n<> u<180> t<AssignOp_Assign> p<187> s<186> l<20:12> el<20:13>
                                n<> u<186> t<Expression> p<187> c<185> l<20:14> el<20:18>
                                  n<> u<185> t<Unary_Not> p<186> s<184> l<20:14> el<20:15>
                                  n<> u<184> t<Expression> p<186> c<183> l<20:15> el<20:18>
                                    n<> u<183> t<Primary> p<184> c<182> l<20:15> el<20:18>
                                      n<> u<182> t<Primary_literal> p<183> c<181> l<20:15> el<20:18>
                                        n<clk> u<181> t<STRING_CONST> p<182> l<20:15> el<20:18>
        n<> u<218> t<Non_port_module_item> p<366> c<217> s<301> l<22:3> el<22:28>
          n<> u<217> t<Module_or_generate_item> p<218> c<216> l<22:3> el<22:28>
            n<> u<216> t<Udp_instantiation> p<217> c<199> l<22:3> el<22:28>
              n<dut> u<199> t<STRING_CONST> p<216> s<215> l<22:3> el<22:6>
              n<> u<215> t<Udp_instance> p<216> c<201> l<22:7> el<22:27>
                n<> u<201> t<Name_of_instance> p<215> c<200> s<206> l<22:7> el<22:11>
                  n<dut1> u<200> t<STRING_CONST> p<201> l<22:7> el<22:11>
                n<> u<206> t<Net_lvalue> p<215> c<203> s<210> l<22:12> el<22:16>
                  n<> u<203> t<Ps_or_hierarchical_identifier> p<206> c<202> s<205> l<22:12> el<22:16>
                    n<rstn> u<202> t<STRING_CONST> p<203> l<22:12> el<22:16>
                  n<> u<205> t<Constant_select> p<206> c<204> l<22:16> el<22:16>
                    n<> u<204> t<Constant_bit_select> p<205> l<22:16> el<22:16>
                n<> u<210> t<Expression> p<215> c<209> s<214> l<22:18> el<22:21>
                  n<> u<209> t<Primary> p<210> c<208> l<22:18> el<22:21>
                    n<> u<208> t<Primary_literal> p<209> c<207> l<22:18> el<22:21>
                      n<clk> u<207> t<STRING_CONST> p<208> l<22:18> el<22:21>
                n<> u<214> t<Expression> p<215> c<213> l<22:23> el<22:26>
                  n<> u<213> t<Primary> p<214> c<212> l<22:23> el<22:26>
                    n<> u<212> t<Primary_literal> p<213> c<211> l<22:23> el<22:26>
                      n<div> u<211> t<STRING_CONST> p<212> l<22:23> el<22:26>
        n<> u<301> t<Non_port_module_item> p<366> c<300> s<364> l<24:3> el<26:14>
          n<> u<300> t<Module_or_generate_item> p<301> c<299> l<24:3> el<26:14>
            n<> u<299> t<Module_common_item> p<300> c<298> l<24:3> el<26:14>
              n<> u<298> t<Module_or_generate_item_declaration> p<299> c<297> l<24:3> el<26:14>
                n<> u<297> t<Package_or_generate_item_declaration> p<298> c<296> l<24:3> el<26:14>
                  n<> u<296> t<Assertion_item_declaration> p<297> c<295> l<24:3> el<26:14>
                    n<> u<295> t<Property_declaration> p<296> c<219> l<24:3> el<26:14>
                      n<divide> u<219> t<STRING_CONST> p<295> s<234> l<24:12> el<24:18>
                      n<> u<234> t<Property_port_list> p<295> c<226> s<293> l<24:19> el<24:31>
                        n<> u<226> t<Property_port_item> p<234> c<224> s<233> l<24:19> el<24:24>
                          n<> u<224> t<Property_formal_type> p<226> c<223> s<225> l<24:19> el<24:22>
                            n<> u<223> t<SeqFormatType_Data> p<224> c<222> l<24:19> el<24:22>
                              n<> u<222> t<Data_type_or_implicit> p<223> c<221> l<24:19> el<24:22>
                                n<bit> u<221> t<Data_type> p<222> c<220> l<24:19> el<24:22>
                                  n<bit> u<220> t<STRING_CONST> p<221> l<24:19> el<24:22>
                          n<a> u<225> t<STRING_CONST> p<226> l<24:23> el<24:24>
                        n<> u<233> t<Property_port_item> p<234> c<231> l<24:26> el<24:31>
                          n<> u<231> t<Property_formal_type> p<233> c<230> s<232> l<24:26> el<24:29>
                            n<> u<230> t<SeqFormatType_Data> p<231> c<229> l<24:26> el<24:29>
                              n<> u<229> t<Data_type_or_implicit> p<230> c<228> l<24:26> el<24:29>
                                n<> u<228> t<Data_type> p<229> c<227> l<24:26> el<24:29>
                                  n<> u<227> t<IntegerAtomType_Int> p<228> l<24:26> el<24:29>
                          n<n> u<232> t<STRING_CONST> p<233> l<24:30> el<24:31>
                      n<> u<293> t<Property_spec> p<295> c<241> s<294> l<25:3> el<25:52>
                        n<> u<241> t<Clocking_event> p<293> c<240> s<292> l<25:3> el<25:17>
                          n<> u<240> t<Event_expression> p<241> c<235> l<25:5> el<25:16>
                            n<> u<235> t<Edge_Posedge> p<240> s<239> l<25:5> el<25:12>
                            n<> u<239> t<Expression> p<240> c<238> l<25:13> el<25:16>
                              n<> u<238> t<Primary> p<239> c<237> l<25:13> el<25:16>
                                n<> u<237> t<Primary_literal> p<238> c<236> l<25:13> el<25:16>
                                  n<clk> u<236> t<STRING_CONST> p<237> l<25:13> el<25:16>
                        n<> u<292> t<Property_expr> p<293> c<253> l<25:18> el<25:52>
                          n<> u<253> t<Sequence_expr> p<292> c<252> s<291> l<25:18> el<25:26>
                            n<> u<252> t<Expression_or_dist> p<253> c<251> l<25:18> el<25:26>
                              n<> u<251> t<Expression> p<252> c<250> l<25:18> el<25:26>
                                n<> u<250> t<Primary> p<251> c<249> l<25:18> el<25:26>
                                  n<> u<249> t<Complex_func_call> p<250> c<242> l<25:18> el<25:26>
                                    n<> u<242> t<Dollar_keyword> p<249> s<243> l<25:18> el<25:19>
                                    n<rose> u<243> t<STRING_CONST> p<249> s<248> l<25:19> el<25:23>
                                    n<> u<248> t<List_of_arguments> p<249> c<247> l<25:24> el<25:25>
                                      n<> u<247> t<Expression> p<248> c<246> l<25:24> el<25:25>
                                        n<> u<246> t<Primary> p<247> c<245> l<25:24> el<25:25>
                                          n<> u<245> t<Primary_literal> p<246> c<244> l<25:24> el<25:25>
                                            n<a> u<244> t<STRING_CONST> p<245> l<25:24> el<25:25>
                          n<> u<291> t<NON_OVERLAP_IMPLY> p<292> s<290> l<25:27> el<25:30>
                          n<> u<290> t<Property_expr> p<292> c<289> l<25:31> el<25:52>
                            n<> u<289> t<Sequence_expr> p<290> c<274> l<25:31> el<25:52>
                              n<> u<274> t<Sequence_expr> p<289> c<260> s<276> l<25:31> el<25:39>
                                n<> u<260> t<Expression_or_dist> p<274> c<259> s<273> l<25:31> el<25:33>
                                  n<> u<259> t<Expression> p<260> c<258> l<25:31> el<25:33>
                                    n<> u<258> t<Unary_Not> p<259> s<257> l<25:31> el<25:32>
                                    n<> u<257> t<Expression> p<259> c<256> l<25:32> el<25:33>
                                      n<> u<256> t<Primary> p<257> c<255> l<25:32> el<25:33>
                                        n<> u<255> t<Primary_literal> p<256> c<254> l<25:32> el<25:33>
                                          n<a> u<254> t<STRING_CONST> p<255> l<25:32> el<25:33>
                                n<> u<273> t<Boolean_abbrev> p<274> c<272> l<25:33> el<25:39>
                                  n<> u<272> t<Consecutive_repetition> p<273> c<271> l<25:33> el<25:39>
                                    n<> u<271> t<Const_or_range_expression> p<272> c<270> l<25:35> el<25:38>
                                      n<> u<270> t<Constant_expression> p<271> c<264> l<25:35> el<25:38>
                                        n<> u<264> t<Constant_expression> p<270> c<263> s<269> l<25:35> el<25:36>
                                          n<> u<263> t<Constant_primary> p<264> c<262> l<25:35> el<25:36>
                                            n<> u<262> t<Primary_literal> p<263> c<261> l<25:35> el<25:36>
                                              n<n> u<261> t<STRING_CONST> p<262> l<25:35> el<25:36>
                                        n<> u<269> t<BinOp_Minus> p<270> s<268> l<25:36> el<25:37>
                                        n<> u<268> t<Constant_expression> p<270> c<267> l<25:37> el<25:38>
                                          n<> u<267> t<Constant_primary> p<268> c<266> l<25:37> el<25:38>
                                            n<> u<266> t<Primary_literal> p<267> c<265> l<25:37> el<25:38>
                                              n<1> u<265> t<INT_CONST> p<266> l<25:37> el<25:38>
                              n<> u<276> t<Cycle_delay_range> p<289> c<275> s<288> l<25:40> el<25:43>
                                n<##1> u<275> t<POUND_POUND_DELAY> p<276> l<25:40> el<25:43>
                              n<> u<288> t<Sequence_expr> p<289> c<287> l<25:44> el<25:52>
                                n<> u<287> t<Expression_or_dist> p<288> c<286> l<25:44> el<25:52>
                                  n<> u<286> t<Expression> p<287> c<285> l<25:44> el<25:52>
                                    n<> u<285> t<Primary> p<286> c<284> l<25:44> el<25:52>
                                      n<> u<284> t<Complex_func_call> p<285> c<277> l<25:44> el<25:52>
                                        n<> u<277> t<Dollar_keyword> p<284> s<278> l<25:44> el<25:45>
                                        n<rose> u<278> t<STRING_CONST> p<284> s<283> l<25:45> el<25:49>
                                        n<> u<283> t<List_of_arguments> p<284> c<282> l<25:50> el<25:51>
                                          n<> u<282> t<Expression> p<283> c<281> l<25:50> el<25:51>
                                            n<> u<281> t<Primary> p<282> c<280> l<25:50> el<25:51>
                                              n<> u<280> t<Primary_literal> p<281> c<279> l<25:50> el<25:51>
                                                n<a> u<279> t<STRING_CONST> p<280> l<25:50> el<25:51>
                      n<> u<294> t<ENDPROPERTY> p<295> l<26:3> el<26:14>
        n<> u<364> t<Non_port_module_item> p<366> c<363> s<365> l<28:3> el<28:112>
          n<> u<363> t<Module_or_generate_item> p<364> c<362> l<28:3> el<28:112>
            n<> u<362> t<Module_common_item> p<363> c<361> l<28:3> el<28:112>
              n<> u<361> t<Assertion_item> p<362> c<360> l<28:3> el<28:112>
                n<> u<360> t<Concurrent_assertion_item> p<361> c<302> l<28:3> el<28:112>
                  n<ap_div2> u<302> t<STRING_CONST> p<360> s<359> l<28:3> el<28:10>
                  n<> u<359> t<Concurrent_assertion_statement> p<360> c<358> l<28:12> el<28:112>
                    n<> u<358> t<Assert_property_statement> p<359> c<327> l<28:12> el<28:112>
                      n<> u<327> t<Property_spec> p<358> c<309> s<357> l<28:28> el<28:58>
                        n<> u<309> t<Clocking_event> p<327> c<308> s<326> l<28:28> el<28:43>
                          n<> u<308> t<Event_expression> p<309> c<303> l<28:31> el<28:42>
                            n<> u<303> t<Edge_Posedge> p<308> s<307> l<28:31> el<28:38>
                            n<> u<307> t<Expression> p<308> c<306> l<28:39> el<28:42>
                              n<> u<306> t<Primary> p<307> c<305> l<28:39> el<28:42>
                                n<> u<305> t<Primary_literal> p<306> c<304> l<28:39> el<28:42>
                                  n<clk> u<304> t<STRING_CONST> p<305> l<28:39> el<28:42>
                        n<> u<326> t<Property_expr> p<327> c<325> l<28:44> el<28:58>
                          n<> u<325> t<Sequence_expr> p<326> c<324> l<28:44> el<28:58>
                            n<> u<324> t<Expression_or_dist> p<325> c<323> l<28:44> el<28:58>
                              n<> u<323> t<Expression> p<324> c<322> l<28:44> el<28:58>
                                n<> u<322> t<Primary> p<323> c<321> l<28:44> el<28:58>
                                  n<> u<321> t<Complex_func_call> p<322> c<310> l<28:44> el<28:58>
                                    n<divide> u<310> t<STRING_CONST> p<321> s<320> l<28:44> el<28:50>
                                    n<> u<320> t<List_of_arguments> p<321> c<314> l<28:51> el<28:57>
                                      n<> u<314> t<Expression> p<320> c<313> s<319> l<28:51> el<28:54>
                                        n<> u<313> t<Primary> p<314> c<312> l<28:51> el<28:54>
                                          n<> u<312> t<Primary_literal> p<313> c<311> l<28:51> el<28:54>
                                            n<div> u<311> t<STRING_CONST> p<312> l<28:51> el<28:54>
                                      n<> u<319> t<Argument> p<320> c<318> l<28:56> el<28:57>
                                        n<> u<318> t<Expression> p<319> c<317> l<28:56> el<28:57>
                                          n<> u<317> t<Primary> p<318> c<316> l<28:56> el<28:57>
                                            n<> u<316> t<Primary_literal> p<317> c<315> l<28:56> el<28:57>
                                              n<2> u<315> t<INT_CONST> p<316> l<28:56> el<28:57>
                      n<> u<357> t<Action_block> p<358> c<338> l<28:60> el<28:112>
                        n<> u<338> t<Statement> p<357> c<337> s<356> l<28:60> el<28:76>
                          n<> u<337> t<Statement_item> p<338> c<336> l<28:60> el<28:76>
                            n<> u<336> t<Subroutine_call_statement> p<337> c<335> l<28:60> el<28:76>
                              n<> u<335> t<Subroutine_call> p<336> c<328> l<28:60> el<28:75>
                                n<> u<328> t<Dollar_keyword> p<335> s<329> l<28:60> el<28:61>
                                n<display> u<329> t<STRING_CONST> p<335> s<334> l<28:61> el<28:68>
                                n<> u<334> t<List_of_arguments> p<335> c<333> l<28:69> el<28:74>
                                  n<> u<333> t<Expression> p<334> c<332> l<28:69> el<28:74>
                                    n<> u<332> t<Primary> p<333> c<331> l<28:69> el<28:74>
                                      n<> u<331> t<Primary_literal> p<332> c<330> l<28:69> el<28:74>
                                        n<"OK!"> u<330> t<STRING_LITERAL> p<331> l<28:69> el<28:74>
                        n<> u<356> t<ELSE> p<357> s<355> l<28:77> el<28:81>
                        n<> u<355> t<Statement_or_null> p<357> c<354> l<28:82> el<28:112>
                          n<> u<354> t<Statement> p<355> c<353> l<28:82> el<28:112>
                            n<> u<353> t<Statement_item> p<354> c<352> l<28:82> el<28:112>
                              n<> u<352> t<Subroutine_call_statement> p<353> c<351> l<28:82> el<28:112>
                                n<> u<351> t<Subroutine_call> p<352> c<339> l<28:82> el<28:111>
                                  n<> u<339> t<Dollar_keyword> p<351> s<340> l<28:82> el<28:83>
                                  n<fatal> u<340> t<STRING_CONST> p<351> s<350> l<28:83> el<28:88>
                                  n<> u<350> t<List_of_arguments> p<351> c<344> l<28:89> el<28:110>
                                    n<> u<344> t<Expression> p<350> c<343> s<349> l<28:89> el<28:90>
                                      n<> u<343> t<Primary> p<344> c<342> l<28:89> el<28:90>
                                        n<> u<342> t<Primary_literal> p<343> c<341> l<28:89> el<28:90>
                                          n<1> u<341> t<INT_CONST> p<342> l<28:89> el<28:90>
                                    n<> u<349> t<Argument> p<350> c<348> l<28:92> el<28:110>
                                      n<> u<348> t<Expression> p<349> c<347> l<28:92> el<28:110>
                                        n<> u<347> t<Primary> p<348> c<346> l<28:92> el<28:110>
                                          n<> u<346> t<Primary_literal> p<347> c<345> l<28:92> el<28:110>
                                            n<"FAILED ASSERTION"> u<345> t<STRING_LITERAL> p<346> l<28:92> el<28:110>
        n<> u<365> t<ENDMODULE> p<366> l<30:1> el<30:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/OneDivider/dut.v:1:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneDivider/tb.v:1:1: No timescale set for "tb".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/OneDivider/dut.v:1:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/OneDivider/tb.v:1:1: Compile module "work@tb".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 2
Assert                                                 1
Assignment                                             6
Begin                                                  2
BitTypespec                                            1
Constant                                              11
DelayControl                                           3
Design                                                 1
EventControl                                           1
IfElse                                                 1
Initial                                                2
IntTypespec                                            1
LogicNet                                               6
LogicTypespec                                          9
Module                                                 2
ModuleTypespec                                         1
Operation                                             13
Port                                                   6
PropFormalDecl                                         2
PropertyDecl                                           1
PropertySpec                                           2
RefModule                                              1
RefObj                                                22
RefTypespec                                           11
SysFuncCall                                            9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneDivider/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_LogicTypespec: , line:1:18, endln:1:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
  |vpiTypedef:
  \_LogicTypespec: , line:2:18, endln:2:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
  |vpiTypedef:
  \_LogicTypespec: , line:3:19, endln:3:22
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
  |vpiTypedef:
  \_LogicTypespec: , line:1:18, endln:1:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
  |vpiTypedef:
  \_LogicTypespec: , line:2:18, endln:2:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
  |vpiTypedef:
  \_LogicTypespec: , line:3:19, endln:3:22
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:18, endln:1:23
  |vpiImportTypespec:
  \_LogicNet: (work@dut.rstn), line:1:24, endln:1:28
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.rstn.logic), line:1:18, endln:1:23
      |vpiParent:
      \_LogicNet: (work@dut.rstn), line:1:24, endln:1:28
      |vpiName:logic
      |vpiFullName:work@dut.rstn.logic
      |vpiActual:
      \_LogicTypespec: , line:1:18, endln:1:23
    |vpiName:rstn
    |vpiFullName:work@dut.rstn
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:18, endln:2:23
  |vpiImportTypespec:
  \_LogicNet: (work@dut.clk), line:2:24, endln:2:27
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.clk.logic), line:2:18, endln:2:23
      |vpiParent:
      \_LogicNet: (work@dut.clk), line:2:24, endln:2:27
      |vpiName:logic
      |vpiFullName:work@dut.clk.logic
      |vpiActual:
      \_LogicTypespec: , line:2:18, endln:2:23
    |vpiName:clk
    |vpiFullName:work@dut.clk
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:19, endln:3:22
  |vpiImportTypespec:
  \_LogicNet: (work@dut.div), line:3:23, endln:3:26
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.div), line:3:19, endln:3:22
      |vpiParent:
      \_LogicNet: (work@dut.div), line:3:23, endln:3:26
      |vpiFullName:work@dut.div
      |vpiActual:
      \_LogicTypespec: , line:3:19, endln:3:22
    |vpiName:div
    |vpiFullName:work@dut.div
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:18, endln:1:23
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:18, endln:2:23
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:19, endln:3:22
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.rstn), line:1:24, endln:1:28
  |vpiNet:
  \_LogicNet: (work@dut.clk), line:2:24, endln:2:27
  |vpiNet:
  \_LogicNet: (work@dut.div), line:3:23, endln:3:26
  |vpiPort:
  \_Port: (rstn), line:1:24, endln:1:28
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:rstn
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.rstn), line:1:18, endln:1:23
      |vpiParent:
      \_Port: (rstn), line:1:24, endln:1:28
      |vpiFullName:work@dut.rstn
      |vpiActual:
      \_LogicTypespec: , line:1:18, endln:1:23
  |vpiPort:
  \_Port: (clk), line:2:24, endln:2:27
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:clk
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.clk), line:2:18, endln:2:23
      |vpiParent:
      \_Port: (clk), line:2:24, endln:2:27
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_LogicTypespec: , line:2:18, endln:2:23
  |vpiPort:
  \_Port: (div), line:3:23, endln:3:26
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:div
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.div), line:3:19, endln:3:22
      |vpiParent:
      \_Port: (div), line:3:23, endln:3:26
      |vpiFullName:work@dut.div
      |vpiActual:
      \_LogicTypespec: , line:3:19, endln:3:22
  |vpiProcess:
  \_Always: , line:5:1, endln:9:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiStmt:
    \_EventControl: , line:5:8, endln:5:39
      |vpiParent:
      \_Always: , line:5:1, endln:9:23
      |vpiCondition:
      \_Operation: , line:5:11, endln:5:38
        |vpiParent:
        \_EventControl: , line:5:8, endln:5:39
        |vpiOpType:35
        |vpiOperand:
        \_Operation: , line:5:11, endln:5:22
          |vpiParent:
          \_Operation: , line:5:11, endln:5:38
          |vpiOpType:39
          |vpiOperand:
          \_RefObj: (work@dut.clk), line:5:19, endln:5:22
            |vpiParent:
            \_Operation: , line:5:11, endln:5:22
            |vpiName:clk
            |vpiFullName:work@dut.clk
            |vpiActual:
            \_LogicNet: (work@dut.clk), line:2:24, endln:2:27
        |vpiOperand:
        \_Operation: , line:5:26, endln:5:38
          |vpiParent:
          \_Operation: , line:5:11, endln:5:38
          |vpiOpType:40
          |vpiOperand:
          \_RefObj: (work@dut.rstn), line:5:34, endln:5:38
            |vpiParent:
            \_Operation: , line:5:26, endln:5:38
            |vpiName:rstn
            |vpiFullName:work@dut.rstn
            |vpiActual:
            \_LogicNet: (work@dut.rstn), line:1:24, endln:1:28
      |vpiStmt:
      \_IfElse: , line:6:8, endln:9:23
        |vpiParent:
        \_EventControl: , line:5:8, endln:5:39
        |vpiCondition:
        \_Operation: , line:6:12, endln:6:17
          |vpiParent:
          \_IfElse: , line:6:8, endln:9:23
          |vpiOpType:3
          |vpiOperand:
          \_RefObj: (work@dut.rstn), line:6:13, endln:6:17
            |vpiParent:
            \_Operation: , line:6:12, endln:6:17
            |vpiName:rstn
            |vpiFullName:work@dut.rstn
            |vpiActual:
            \_LogicNet: (work@dut.rstn), line:1:24, endln:1:28
        |vpiStmt:
        \_Assignment: , line:7:11, endln:7:19
          |vpiParent:
          \_IfElse: , line:6:8, endln:9:23
          |vpiOpType:82
          |vpiRhs:
          \_Constant: , line:7:18, endln:7:19
            |vpiParent:
            \_Assignment: , line:7:11, endln:7:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@dut.div), line:7:11, endln:7:14
            |vpiParent:
            \_Assignment: , line:7:11, endln:7:19
            |vpiName:div
            |vpiFullName:work@dut.div
            |vpiActual:
            \_LogicNet: (work@dut.div), line:3:23, endln:3:26
        |vpiElseStmt:
        \_Assignment: , line:9:11, endln:9:22
          |vpiParent:
          \_IfElse: , line:6:8, endln:9:23
          |vpiOpType:82
          |vpiRhs:
          \_Operation: , line:9:18, endln:9:22
            |vpiParent:
            \_Assignment: , line:9:11, endln:9:22
            |vpiOpType:3
            |vpiOperand:
            \_RefObj: (work@dut.div), line:9:19, endln:9:22
              |vpiParent:
              \_Operation: , line:9:18, endln:9:22
              |vpiName:div
              |vpiFullName:work@dut.div
              |vpiActual:
              \_LogicNet: (work@dut.div), line:3:23, endln:3:26
          |vpiLhs:
          \_RefObj: (work@dut.div), line:9:11, endln:9:14
            |vpiParent:
            \_Assignment: , line:9:11, endln:9:22
            |vpiName:div
            |vpiFullName:work@dut.div
            |vpiActual:
            \_LogicNet: (work@dut.div), line:3:23, endln:3:26
    |vpiAlwaysType:1
|vpiAllModules:
\_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tb
  |vpiPropertyDecl:
  \_PropertyDecl: (work@tb.divide), line:24:3, endln:26:14
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiName:divide
    |vpiFullName:work@tb.divide
    |vpiPropFormalDecl:
    \_PropFormalDecl: (a), line:24:23, endln:24:24
      |vpiParent:
      \_PropertyDecl: (work@tb.divide), line:24:3, endln:26:14
      |vpiName:a
      |vpiTypespec:
      \_RefTypespec: (work@tb.divide.a.a), line:24:19, endln:24:22
        |vpiParent:
        \_PropFormalDecl: (a), line:24:23, endln:24:24
        |vpiName:a
        |vpiFullName:work@tb.divide.a.a
        |vpiActual:
        \_BitTypespec: , line:24:19, endln:24:22
    |vpiPropFormalDecl:
    \_PropFormalDecl: (n), line:24:30, endln:24:31
      |vpiParent:
      \_PropertyDecl: (work@tb.divide), line:24:3, endln:26:14
      |vpiName:n
      |vpiTypespec:
      \_RefTypespec: (work@tb.divide.n.n), line:24:26, endln:24:29
        |vpiParent:
        \_PropFormalDecl: (n), line:24:30, endln:24:31
        |vpiName:n
        |vpiFullName:work@tb.divide.n.n
        |vpiActual:
        \_IntTypespec: , line:24:26, endln:24:29
    |vpiPropertySpec:
    \_PropertySpec: , line:25:3, endln:25:52
      |vpiParent:
      \_PropertyDecl: (work@tb.divide), line:24:3, endln:26:14
      |vpiClockingEvent:
      \_Operation: , line:25:5, endln:25:16
        |vpiParent:
        \_PropertySpec: , line:25:3, endln:25:52
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@tb.divide.clk), line:25:13, endln:25:16
          |vpiParent:
          \_Operation: , line:25:5, endln:25:16
          |vpiName:clk
          |vpiFullName:work@tb.divide.clk
          |vpiActual:
          \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
      |vpiPropertyExpr:
      \_Operation: , line:25:18, endln:25:52
        |vpiParent:
        \_PropertySpec: , line:25:3, endln:25:52
        |vpiOpType:51
        |vpiOperand:
        \_SysFuncCall: ($rose), line:25:18, endln:25:26
          |vpiParent:
          \_Operation: , line:25:18, endln:25:52
          |vpiArgument:
          \_RefObj: (work@tb.divide.a), line:25:24, endln:25:25
            |vpiParent:
            \_SysFuncCall: ($rose), line:25:18, endln:25:26
            |vpiName:a
            |vpiFullName:work@tb.divide.a
            |vpiActual:
            \_LogicNet: (work@tb.a), line:25:24, endln:25:25
          |vpiName:$rose
        |vpiOperand:
        \_Operation: , line:25:31, endln:25:52
          |vpiParent:
          \_Operation: , line:25:18, endln:25:52
          |vpiOpType:54
          |vpiOperand:
          \_Operation: , line:25:31, endln:25:39
            |vpiParent:
            \_Operation: , line:25:31, endln:25:52
            |vpiOpType:60
            |vpiOperand:
            \_Operation: , line:25:31, endln:25:33
              |vpiParent:
              \_Operation: , line:25:31, endln:25:39
              |vpiOpType:3
              |vpiOperand:
              \_RefObj: (work@tb.divide.a), line:25:32, endln:25:33
                |vpiParent:
                \_Operation: , line:25:31, endln:25:33
                |vpiName:a
                |vpiFullName:work@tb.divide.a
                |vpiActual:
                \_LogicNet: (work@tb.a), line:25:24, endln:25:25
            |vpiOperand:
            \_Operation: , line:25:35, endln:25:38
              |vpiParent:
              \_Operation: , line:25:31, endln:25:39
              |vpiOpType:11
              |vpiOperand:
              \_RefObj: (work@tb.divide.n), line:25:35, endln:25:36
                |vpiParent:
                \_Operation: , line:25:35, endln:25:38
                |vpiName:n
                |vpiFullName:work@tb.divide.n
                |vpiActual:
                \_LogicNet: (work@tb.n), line:25:35, endln:25:36
              |vpiOperand:
              \_Constant: , line:25:37, endln:25:38
                |vpiParent:
                \_Operation: , line:25:35, endln:25:38
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:25:40, endln:25:43
            |vpiParent:
            \_Operation: , line:25:31, endln:25:52
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_SysFuncCall: ($rose), line:25:44, endln:25:52
            |vpiParent:
            \_Operation: , line:25:31, endln:25:52
            |vpiArgument:
            \_RefObj: (work@tb.divide.a), line:25:50, endln:25:51
              |vpiParent:
              \_SysFuncCall: ($rose), line:25:44, endln:25:52
              |vpiName:a
              |vpiFullName:work@tb.divide.a
              |vpiActual:
              \_LogicNet: (work@tb.a), line:25:24, endln:25:25
            |vpiName:$rose
  |vpiConcurrentAssertions:
  \_Assert: (work@tb.ap_div2), line:28:12, endln:28:112
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiName:ap_div2
    |vpiFullName:work@tb.ap_div2
    |vpiStmt:
    \_SysFuncCall: ($display), line:28:60, endln:28:75
      |vpiParent:
      \_Assert: (work@tb.ap_div2), line:28:12, endln:28:112
      |vpiArgument:
      \_Constant: , line:28:69, endln:28:74
        |vpiParent:
        \_SysFuncCall: ($display), line:28:60, endln:28:75
        |vpiDecompile:"OK!"
        |vpiSize:24
        |STRING:OK!
        |vpiConstType:6
      |vpiName:$display
    |vpiProperty:
    \_PropertySpec: , line:28:28, endln:28:58
      |vpiParent:
      \_Assert: (work@tb.ap_div2), line:28:12, endln:28:112
      |vpiPropertyExpr:
      \_Operation: , line:28:31, endln:28:42
        |vpiParent:
        \_PropertySpec: , line:28:28, endln:28:58
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@tb.ap_div2.clk), line:28:39, endln:28:42
          |vpiParent:
          \_Operation: , line:28:31, endln:28:42
          |vpiName:clk
          |vpiFullName:work@tb.ap_div2.clk
          |vpiActual:
          \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
  |vpiTypedef:
  \_ModuleTypespec: (dut), line:22:3, endln:22:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiName:dut
  |vpiTypedef:
  \_BitTypespec: , line:24:19, endln:24:22
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
  |vpiTypedef:
  \_IntTypespec: , line:24:26, endln:24:29
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:2:3, endln:2:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
  |vpiTypedef:
  \_LogicTypespec: , line:3:3, endln:3:8
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
  |vpiTypedef:
  \_LogicTypespec: , line:4:3, endln:4:8
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
  |vpiImportTypespec:
  \_ModuleTypespec: (dut), line:22:3, endln:22:6
  |vpiImportTypespec:
  \_BitTypespec: , line:24:19, endln:24:22
  |vpiImportTypespec:
  \_IntTypespec: , line:24:26, endln:24:29
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:3, endln:2:6
  |vpiImportTypespec:
  \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.clk), line:2:3, endln:2:6
      |vpiParent:
      \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
      |vpiFullName:work@tb.clk
      |vpiActual:
      \_LogicTypespec: , line:2:3, endln:2:6
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:3, endln:3:8
  |vpiImportTypespec:
  \_LogicNet: (work@tb.div), line:3:9, endln:3:12
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.div.logic), line:3:3, endln:3:8
      |vpiParent:
      \_LogicNet: (work@tb.div), line:3:9, endln:3:12
      |vpiName:logic
      |vpiFullName:work@tb.div.logic
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:8
    |vpiName:div
    |vpiFullName:work@tb.div
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:3, endln:4:8
  |vpiImportTypespec:
  \_LogicNet: (work@tb.rstn), line:4:9, endln:4:13
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.rstn.logic), line:4:3, endln:4:8
      |vpiParent:
      \_LogicNet: (work@tb.rstn), line:4:9, endln:4:13
      |vpiName:logic
      |vpiFullName:work@tb.rstn.logic
      |vpiActual:
      \_LogicTypespec: , line:4:3, endln:4:8
    |vpiName:rstn
    |vpiFullName:work@tb.rstn
    |vpiNetType:36
  |vpiImportTypespec:
  \_Assert: (work@tb.ap_div2), line:28:12, endln:28:112
  |vpiImportTypespec:
  \_LogicNet: (work@tb.a), line:25:24, endln:25:25
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiName:a
    |vpiFullName:work@tb.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@tb.n), line:25:35, endln:25:36
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiName:n
    |vpiFullName:work@tb.n
    |vpiNetType:1
  |vpiDefName:work@tb
  |vpiNet:
  \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
  |vpiNet:
  \_LogicNet: (work@tb.div), line:3:9, endln:3:12
  |vpiNet:
  \_LogicNet: (work@tb.rstn), line:4:9, endln:4:13
  |vpiNet:
  \_LogicNet: (work@tb.a), line:25:24, endln:25:25
  |vpiNet:
  \_LogicNet: (work@tb.n), line:25:35, endln:25:36
  |vpiProcess:
  \_Initial: , line:5:3, endln:10:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiStmt:
    \_Begin: (work@tb), line:5:11, endln:10:6
      |vpiParent:
      \_Initial: , line:5:3, endln:10:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_SysFuncCall: ($dumpfile), line:6:5, endln:6:26
        |vpiParent:
        \_Begin: (work@tb), line:5:11, endln:10:6
        |vpiArgument:
        \_Constant: , line:6:15, endln:6:25
          |vpiParent:
          \_SysFuncCall: ($dumpfile), line:6:5, endln:6:26
          |vpiDecompile:"test.vcd"
          |vpiSize:64
          |STRING:test.vcd
          |vpiConstType:6
        |vpiName:$dumpfile
      |vpiStmt:
      \_SysFuncCall: ($dumpvars), line:7:5, endln:7:14
        |vpiParent:
        \_Begin: (work@tb), line:5:11, endln:10:6
        |vpiName:$dumpvars
      |vpiStmt:
      \_SysFuncCall: ($monitor), line:8:5, endln:8:53
        |vpiParent:
        \_Begin: (work@tb), line:5:11, endln:10:6
        |vpiArgument:
        \_Constant: , line:8:14, endln:8:37
          |vpiParent:
          \_SysFuncCall: ($monitor), line:8:5, endln:8:53
          |vpiDecompile:"@%0dns clk = %0d, %0d"
          |vpiSize:168
          |STRING:@%0dns clk = %0d, %0d
          |vpiConstType:6
        |vpiArgument:
        \_SysFuncCall: ($time), line:8:38, endln:8:43
          |vpiParent:
          \_SysFuncCall: ($monitor), line:8:5, endln:8:53
          |vpiName:$time
        |vpiArgument:
        \_RefObj: (work@tb.clk), line:8:44, endln:8:47
          |vpiParent:
          \_SysFuncCall: ($monitor), line:8:5, endln:8:53
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
        |vpiArgument:
        \_RefObj: (work@tb.div), line:8:49, endln:8:52
          |vpiParent:
          \_SysFuncCall: ($monitor), line:8:5, endln:8:53
          |vpiName:div
          |vpiFullName:work@tb.div
          |vpiActual:
          \_LogicNet: (work@tb.div), line:3:9, endln:3:12
        |vpiName:$monitor
      |vpiStmt:
      \_DelayControl: , line:9:5, endln:9:19
        |vpiParent:
        \_Begin: (work@tb), line:5:11, endln:10:6
        |#100
        |vpiStmt:
        \_SysFuncCall: ($finish), line:9:10, endln:9:19
          |vpiParent:
          \_DelayControl: , line:9:5, endln:9:19
          |vpiName:$finish
  |vpiProcess:
  \_Initial: , line:12:3, endln:17:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiStmt:
    \_Begin: (work@tb), line:13:3, endln:17:6
      |vpiParent:
      \_Initial: , line:12:3, endln:17:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_Assignment: , line:14:5, endln:14:13
        |vpiParent:
        \_Begin: (work@tb), line:13:3, endln:17:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:14:12, endln:14:13
          |vpiParent:
          \_Assignment: , line:14:5, endln:14:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@tb.rstn), line:14:5, endln:14:9
          |vpiParent:
          \_Assignment: , line:14:5, endln:14:13
          |vpiName:rstn
          |vpiFullName:work@tb.rstn
          |vpiActual:
          \_LogicNet: (work@tb.rstn), line:4:9, endln:4:13
      |vpiStmt:
      \_Assignment: , line:15:5, endln:15:12
        |vpiParent:
        \_Begin: (work@tb), line:13:3, endln:17:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:15:11, endln:15:12
          |vpiParent:
          \_Assignment: , line:15:5, endln:15:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@tb.clk), line:15:5, endln:15:8
          |vpiParent:
          \_Assignment: , line:15:5, endln:15:12
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
      |vpiStmt:
      \_DelayControl: , line:16:5, endln:16:16
        |vpiParent:
        \_Begin: (work@tb), line:13:3, endln:17:6
        |#2
        |vpiStmt:
        \_Assignment: , line:16:8, endln:16:16
          |vpiParent:
          \_DelayControl: , line:16:5, endln:16:16
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:16:15, endln:16:16
            |vpiParent:
            \_Assignment: , line:16:8, endln:16:16
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@tb.rstn), line:16:8, endln:16:12
            |vpiParent:
            \_Assignment: , line:16:8, endln:16:16
            |vpiName:rstn
            |vpiFullName:work@tb.rstn
            |vpiActual:
            \_LogicNet: (work@tb.rstn), line:4:9, endln:4:13
  |vpiProcess:
  \_Always: , line:19:3, endln:20:19
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiStmt:
    \_DelayControl: , line:20:5, endln:20:18
      |vpiParent:
      \_Always: , line:19:3, endln:20:19
      |#5
      |vpiStmt:
      \_Assignment: , line:20:8, endln:20:18
        |vpiParent:
        \_DelayControl: , line:20:5, endln:20:18
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Operation: , line:20:14, endln:20:18
          |vpiParent:
          \_Assignment: , line:20:8, endln:20:18
          |vpiOpType:3
          |vpiOperand:
          \_RefObj: (work@tb.clk), line:20:15, endln:20:18
            |vpiParent:
            \_Operation: , line:20:14, endln:20:18
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiActual:
            \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
        |vpiLhs:
        \_RefObj: (work@tb.clk), line:20:8, endln:20:11
          |vpiParent:
          \_Assignment: , line:20:8, endln:20:18
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
    |vpiAlwaysType:1
  |vpiRefModule:
  \_RefModule: work@dut (dut1), line:22:3, endln:22:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiName:dut1
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiPort:
    \_Port: , line:22:12, endln:22:16
      |vpiParent:
      \_RefModule: work@dut (dut1), line:22:3, endln:22:6
      |vpiHighConn:
      \_RefObj: (work@tb.dut1.rstn), line:22:12, endln:22:16
        |vpiParent:
        \_Port: , line:22:12, endln:22:16
        |vpiName:rstn
        |vpiFullName:work@tb.dut1.rstn
        |vpiActual:
        \_LogicNet: (work@tb.rstn), line:4:9, endln:4:13
    |vpiPort:
    \_Port: , line:22:18, endln:22:21
      |vpiParent:
      \_RefModule: work@dut (dut1), line:22:3, endln:22:6
      |vpiHighConn:
      \_RefObj: (work@tb.dut1.clk), line:22:18, endln:22:21
        |vpiParent:
        \_Port: , line:22:18, endln:22:21
        |vpiName:clk
        |vpiFullName:work@tb.dut1.clk
        |vpiActual:
        \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
    |vpiPort:
    \_Port: , line:22:23, endln:22:26
      |vpiParent:
      \_RefModule: work@dut (dut1), line:22:3, endln:22:6
      |vpiHighConn:
      \_RefObj: (work@tb.dut1.div), line:22:23, endln:22:26
        |vpiParent:
        \_Port: , line:22:23, endln:22:26
        |vpiName:div
        |vpiFullName:work@tb.dut1.div
        |vpiActual:
        \_LogicNet: (work@tb.div), line:3:9, endln:3:12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
