Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Nov 23 15:39:48 2024
| Host         : Kailqq running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7559)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4953)
5. checking no_input_delay (17)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7559)
---------------------------
 There are 254 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4953)
---------------------------------------------------
 There are 4953 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4986          inf        0.000                      0                 4986           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4986 Endpoints
Min Delay          4986 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.237ns  (logic 9.148ns (21.660%)  route 33.088ns (78.340%))
  Logic Levels:           29  (CARRY4=7 FDCE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=9 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X18Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=125, routed)         3.523     3.979    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.103 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.103    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_1
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     4.320 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     4.754    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I3_O)        0.299     5.053 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         6.547    11.600    U1/datapath_inst/U2/spo[19]
    SLICE_X52Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.724 r  U1/datapath_inst/U2/Data_out_reg[28]_i_19/O
                         net (fo=1, routed)           1.106    12.830    U1/datapath_inst/U2/Data_out_reg[28]_i_19_n_1
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.954 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.444    13.398    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          2.684    16.206    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X43Y59         LUT3 (Prop_lut3_I2_O)        0.124    16.330 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.119    19.449    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X33Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.573 r  U1/datapath_inst/U2/U4_i_467/O
                         net (fo=1, routed)           0.000    19.573    U1/datapath_inst/U2/U4_i_467_n_1
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.105 r  U1/datapath_inst/U2/U4_i_283/CO[3]
                         net (fo=1, routed)           0.000    20.105    U1/datapath_inst/U2/U4_i_283_n_1
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.219 r  U1/datapath_inst/U2/U4_i_261/CO[3]
                         net (fo=1, routed)           0.000    20.219    U1/datapath_inst/U2/U4_i_261_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.333 r  U1/datapath_inst/U2/U4_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.333    U1/datapath_inst/U2/U4_i_240_n_1
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  U1/datapath_inst/U2/U4_i_233/CO[3]
                         net (fo=1, routed)           0.000    20.447    U1/datapath_inst/U2/U4_i_233_n_1
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  U1/datapath_inst/U2/U4_i_367/CO[3]
                         net (fo=1, routed)           0.000    20.561    U1/datapath_inst/U2/U4_i_367_n_1
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  U1/datapath_inst/U2/U4_i_356/CO[3]
                         net (fo=1, routed)           0.000    20.675    U1/datapath_inst/U2/U4_i_356_n_1
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.009 r  U1/datapath_inst/U2/U4_i_329/O[1]
                         net (fo=1, routed)           0.644    21.653    U1/datapath_inst/U2/U3/data1[29]
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.303    21.956 r  U1/datapath_inst/U2/U4_i_172/O
                         net (fo=1, routed)           0.809    22.766    U1/datapath_inst/U2/U4_i_172_n_1
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124    22.890 r  U1/datapath_inst/U2/U4_i_44/O
                         net (fo=1, routed)           0.282    23.172    U1/datapath_inst/U2/U4_i_44_n_1
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.296 r  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=89, routed)          3.967    27.262    U4/addr_bus[29]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.386 r  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.206    28.592    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.124    28.716 r  U4/Cpu_data4bus[8]_INST_0/O
                         net (fo=3, routed)           1.010    29.727    U5/data6[8]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.124    29.851 r  U5/Disp_num[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    29.851    U5/Disp_num[8]_INST_0_i_2_n_0
    SLICE_X13Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    30.068 r  U5/Disp_num[8]_INST_0/O
                         net (fo=1, routed)           0.954    31.022    U6/U2/Disp_num[8]
    SLICE_X15Y49         LUT6 (Prop_lut6_I1_O)        0.299    31.321 r  U6/U2/XLXI_4_i_2/O
                         net (fo=1, routed)           0.000    31.321    U6/U2/XLXI_4_i_2_n_1
    SLICE_X15Y49         MUXF7 (Prop_muxf7_I0_O)      0.238    31.559 r  U6/U2/XLXI_4_i_1/O
                         net (fo=17, routed)          2.034    33.593    U6/U2/hex[0]
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.298    33.891 r  U6/U2/XLXI_43/O
                         net (fo=1, routed)           0.670    34.562    U6/U2/XLXN_201
    SLICE_X4Y65          LUT3 (Prop_lut3_I1_O)        0.124    34.686 r  U6/U2/XLXI_46/O
                         net (fo=1, routed)           0.950    35.636    U6/U2/XLXN_214
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.152    35.788 r  U6/U2/XLXI_53/O
                         net (fo=1, routed)           2.703    38.491    segment_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.745    42.237 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.237    segment[1]
    L18                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.229ns  (logic 9.041ns (21.410%)  route 33.188ns (78.590%))
  Logic Levels:           29  (CARRY4=7 FDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X18Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=125, routed)         3.523     3.979    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.103 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.103    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_1
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     4.320 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     4.754    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I3_O)        0.299     5.053 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         6.547    11.600    U1/datapath_inst/U2/spo[19]
    SLICE_X52Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.724 r  U1/datapath_inst/U2/Data_out_reg[28]_i_19/O
                         net (fo=1, routed)           1.106    12.830    U1/datapath_inst/U2/Data_out_reg[28]_i_19_n_1
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.954 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.444    13.398    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          2.684    16.206    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X43Y59         LUT3 (Prop_lut3_I2_O)        0.124    16.330 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.129    19.458    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.582 r  U1/datapath_inst/U2/U4_i_463/O
                         net (fo=1, routed)           0.000    19.582    U1/datapath_inst/U2/U4_i_463_n_1
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.114 r  U1/datapath_inst/U2/U4_i_282/CO[3]
                         net (fo=1, routed)           0.000    20.114    U1/datapath_inst/U2/U4_i_282_n_1
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  U1/datapath_inst/U2/U4_i_260/CO[3]
                         net (fo=1, routed)           0.000    20.228    U1/datapath_inst/U2/U4_i_260_n_1
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.342 r  U1/datapath_inst/U2/U4_i_239/CO[3]
                         net (fo=1, routed)           0.000    20.342    U1/datapath_inst/U2/U4_i_239_n_1
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.456 r  U1/datapath_inst/U2/U4_i_232/CO[3]
                         net (fo=1, routed)           0.000    20.456    U1/datapath_inst/U2/U4_i_232_n_1
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.570 r  U1/datapath_inst/U2/U4_i_368/CO[3]
                         net (fo=1, routed)           0.000    20.570    U1/datapath_inst/U2/U4_i_368_n_1
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.684 r  U1/datapath_inst/U2/U4_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.684    U1/datapath_inst/U2/U4_i_357_n_1
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.906 r  U1/datapath_inst/U2/U4_i_330/O[0]
                         net (fo=1, routed)           0.793    21.699    U1/datapath_inst/U2/U3/data0[28]
    SLICE_X31Y60         LUT3 (Prop_lut3_I2_O)        0.327    22.026 r  U1/datapath_inst/U2/U4_i_175/O
                         net (fo=1, routed)           0.310    22.336    U1/datapath_inst/U2/U4_i_175_n_1
    SLICE_X30Y59         LUT6 (Prop_lut6_I5_O)        0.326    22.662 r  U1/datapath_inst/U2/U4_i_47/O
                         net (fo=1, routed)           0.286    22.948    U1/datapath_inst/U2/U4_i_47_n_1
    SLICE_X30Y59         LUT6 (Prop_lut6_I5_O)        0.124    23.072 r  U1/datapath_inst/U2/U4_i_5/O
                         net (fo=55, routed)          3.715    26.787    U4/addr_bus[28]
    SLICE_X7Y50          LUT5 (Prop_lut5_I0_O)        0.124    26.911 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.113    29.024    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I0_O)        0.124    29.148 f  U4/Cpu_data4bus[27]_INST_0/O
                         net (fo=4, routed)           0.576    29.724    U5/data6[27]
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124    29.848 f  U5/Disp_num[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    29.848    U5/Disp_num[27]_INST_0_i_2_n_0
    SLICE_X15Y51         MUXF7 (Prop_muxf7_I1_O)      0.245    30.093 f  U5/Disp_num[27]_INST_0/O
                         net (fo=1, routed)           1.118    31.211    U6/U2/Disp_num[27]
    SLICE_X14Y52         LUT6 (Prop_lut6_I1_O)        0.298    31.509 f  U6/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000    31.509    U6/U2/XLXI_1_i_3_n_1
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    31.723 f  U6/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          1.830    33.553    U6/U2/hex[3]
    SLICE_X3Y65          LUT4 (Prop_lut4_I3_O)        0.297    33.850 r  U6/U2/XLXI_6/O
                         net (fo=2, routed)           0.665    34.515    U6/U2/XLXN_26
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.124    34.639 r  U6/U2/XLXI_29/O
                         net (fo=1, routed)           0.708    35.347    U6/U2/XLXN_211
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.124    35.471 r  U6/U2/XLXI_50/O
                         net (fo=1, routed)           3.208    38.679    segment_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550    42.229 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.229    segment[4]
    K13                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.847ns  (logic 8.838ns (21.120%)  route 33.009ns (78.880%))
  Logic Levels:           29  (CARRY4=7 FDCE=1 LUT2=2 LUT3=4 LUT5=2 LUT6=9 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X18Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=125, routed)         3.523     3.979    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.103 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.103    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_1
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     4.320 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     4.754    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I3_O)        0.299     5.053 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         6.547    11.600    U1/datapath_inst/U2/spo[19]
    SLICE_X52Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.724 r  U1/datapath_inst/U2/Data_out_reg[28]_i_19/O
                         net (fo=1, routed)           1.106    12.830    U1/datapath_inst/U2/Data_out_reg[28]_i_19_n_1
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.954 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.444    13.398    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          2.684    16.206    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X43Y59         LUT3 (Prop_lut3_I2_O)        0.124    16.330 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.119    19.449    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X33Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.573 r  U1/datapath_inst/U2/U4_i_467/O
                         net (fo=1, routed)           0.000    19.573    U1/datapath_inst/U2/U4_i_467_n_1
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.105 r  U1/datapath_inst/U2/U4_i_283/CO[3]
                         net (fo=1, routed)           0.000    20.105    U1/datapath_inst/U2/U4_i_283_n_1
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.219 r  U1/datapath_inst/U2/U4_i_261/CO[3]
                         net (fo=1, routed)           0.000    20.219    U1/datapath_inst/U2/U4_i_261_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.333 r  U1/datapath_inst/U2/U4_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.333    U1/datapath_inst/U2/U4_i_240_n_1
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  U1/datapath_inst/U2/U4_i_233/CO[3]
                         net (fo=1, routed)           0.000    20.447    U1/datapath_inst/U2/U4_i_233_n_1
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  U1/datapath_inst/U2/U4_i_367/CO[3]
                         net (fo=1, routed)           0.000    20.561    U1/datapath_inst/U2/U4_i_367_n_1
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  U1/datapath_inst/U2/U4_i_356/CO[3]
                         net (fo=1, routed)           0.000    20.675    U1/datapath_inst/U2/U4_i_356_n_1
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.009 r  U1/datapath_inst/U2/U4_i_329/O[1]
                         net (fo=1, routed)           0.644    21.653    U1/datapath_inst/U2/U3/data1[29]
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.303    21.956 r  U1/datapath_inst/U2/U4_i_172/O
                         net (fo=1, routed)           0.809    22.766    U1/datapath_inst/U2/U4_i_172_n_1
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124    22.890 r  U1/datapath_inst/U2/U4_i_44/O
                         net (fo=1, routed)           0.282    23.172    U1/datapath_inst/U2/U4_i_44_n_1
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.296 r  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=89, routed)          3.967    27.262    U4/addr_bus[29]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.386 r  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.428    28.814    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I5_O)        0.124    28.938 r  U4/Cpu_data4bus[6]_INST_0/O
                         net (fo=2, routed)           0.670    29.608    U5/data6[6]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.124    29.732 r  U5/Disp_num[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    29.732    U5/Disp_num[6]_INST_0_i_2_n_0
    SLICE_X11Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    29.949 r  U5/Disp_num[6]_INST_0/O
                         net (fo=1, routed)           0.978    30.928    U6/U2/Disp_num[6]
    SLICE_X12Y49         LUT6 (Prop_lut6_I3_O)        0.299    31.227 r  U6/U2/XLXI_2_i_2/O
                         net (fo=1, routed)           0.000    31.227    U6/U2/XLXI_2_i_2_n_1
    SLICE_X12Y49         MUXF7 (Prop_muxf7_I0_O)      0.209    31.436 r  U6/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          2.336    33.771    U6/U2/hex[2]
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.297    34.068 r  U6/U2/XLXI_20/O
                         net (fo=2, routed)           0.668    34.736    U6/U2/XLXN_74
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124    34.860 r  U6/U2/XLXI_26/O
                         net (fo=1, routed)           0.433    35.293    U6/U2/XLXN_210
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.124    35.417 r  U6/U2/XLXI_49/O
                         net (fo=1, routed)           2.937    38.354    segment_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493    41.847 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    41.847    segment[5]
    K16                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.367ns  (logic 9.068ns (21.921%)  route 32.299ns (78.079%))
  Logic Levels:           29  (CARRY4=7 FDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X18Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=125, routed)         3.523     3.979    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.103 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.103    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_1
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     4.320 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     4.754    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I3_O)        0.299     5.053 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         6.547    11.600    U1/datapath_inst/U2/spo[19]
    SLICE_X52Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.724 r  U1/datapath_inst/U2/Data_out_reg[28]_i_19/O
                         net (fo=1, routed)           1.106    12.830    U1/datapath_inst/U2/Data_out_reg[28]_i_19_n_1
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.954 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.444    13.398    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          2.684    16.206    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X43Y59         LUT3 (Prop_lut3_I2_O)        0.124    16.330 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.129    19.458    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.582 r  U1/datapath_inst/U2/U4_i_463/O
                         net (fo=1, routed)           0.000    19.582    U1/datapath_inst/U2/U4_i_463_n_1
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.114 r  U1/datapath_inst/U2/U4_i_282/CO[3]
                         net (fo=1, routed)           0.000    20.114    U1/datapath_inst/U2/U4_i_282_n_1
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  U1/datapath_inst/U2/U4_i_260/CO[3]
                         net (fo=1, routed)           0.000    20.228    U1/datapath_inst/U2/U4_i_260_n_1
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.342 r  U1/datapath_inst/U2/U4_i_239/CO[3]
                         net (fo=1, routed)           0.000    20.342    U1/datapath_inst/U2/U4_i_239_n_1
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.456 r  U1/datapath_inst/U2/U4_i_232/CO[3]
                         net (fo=1, routed)           0.000    20.456    U1/datapath_inst/U2/U4_i_232_n_1
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.570 r  U1/datapath_inst/U2/U4_i_368/CO[3]
                         net (fo=1, routed)           0.000    20.570    U1/datapath_inst/U2/U4_i_368_n_1
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.684 r  U1/datapath_inst/U2/U4_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.684    U1/datapath_inst/U2/U4_i_357_n_1
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.906 r  U1/datapath_inst/U2/U4_i_330/O[0]
                         net (fo=1, routed)           0.793    21.699    U1/datapath_inst/U2/U3/data0[28]
    SLICE_X31Y60         LUT3 (Prop_lut3_I2_O)        0.327    22.026 r  U1/datapath_inst/U2/U4_i_175/O
                         net (fo=1, routed)           0.310    22.336    U1/datapath_inst/U2/U4_i_175_n_1
    SLICE_X30Y59         LUT6 (Prop_lut6_I5_O)        0.326    22.662 r  U1/datapath_inst/U2/U4_i_47/O
                         net (fo=1, routed)           0.286    22.948    U1/datapath_inst/U2/U4_i_47_n_1
    SLICE_X30Y59         LUT6 (Prop_lut6_I5_O)        0.124    23.072 r  U1/datapath_inst/U2/U4_i_5/O
                         net (fo=55, routed)          3.715    26.787    U4/addr_bus[28]
    SLICE_X7Y50          LUT5 (Prop_lut5_I0_O)        0.124    26.911 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.113    29.024    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I0_O)        0.124    29.148 f  U4/Cpu_data4bus[27]_INST_0/O
                         net (fo=4, routed)           0.576    29.724    U5/data6[27]
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124    29.848 f  U5/Disp_num[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    29.848    U5/Disp_num[27]_INST_0_i_2_n_0
    SLICE_X15Y51         MUXF7 (Prop_muxf7_I1_O)      0.245    30.093 f  U5/Disp_num[27]_INST_0/O
                         net (fo=1, routed)           1.118    31.211    U6/U2/Disp_num[27]
    SLICE_X14Y52         LUT6 (Prop_lut6_I1_O)        0.298    31.509 f  U6/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000    31.509    U6/U2/XLXI_1_i_3_n_1
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    31.723 f  U6/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          1.830    33.553    U6/U2/hex[3]
    SLICE_X3Y65          LUT4 (Prop_lut4_I3_O)        0.297    33.850 r  U6/U2/XLXI_6/O
                         net (fo=2, routed)           0.811    34.661    U6/U2/XLXN_26
    SLICE_X3Y63          LUT4 (Prop_lut4_I2_O)        0.124    34.785 r  U6/U2/XLXI_17/O
                         net (fo=1, routed)           0.670    35.456    U6/U2/XLXN_208
    SLICE_X3Y63          LUT2 (Prop_lut2_I1_O)        0.124    35.580 r  U6/U2/XLXI_47/O
                         net (fo=1, routed)           2.211    37.790    segment_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    41.367 r  segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000    41.367    segment[7]
    T10                                                               r  segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.094ns  (logic 8.930ns (21.732%)  route 32.163ns (78.268%))
  Logic Levels:           29  (CARRY4=7 FDCE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=9 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X18Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=125, routed)         3.523     3.979    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.103 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.103    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_1
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     4.320 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     4.754    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I3_O)        0.299     5.053 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         6.547    11.600    U1/datapath_inst/U2/spo[19]
    SLICE_X52Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.724 r  U1/datapath_inst/U2/Data_out_reg[28]_i_19/O
                         net (fo=1, routed)           1.106    12.830    U1/datapath_inst/U2/Data_out_reg[28]_i_19_n_1
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.954 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.444    13.398    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          2.684    16.206    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X43Y59         LUT3 (Prop_lut3_I2_O)        0.124    16.330 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.119    19.449    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X33Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.573 r  U1/datapath_inst/U2/U4_i_467/O
                         net (fo=1, routed)           0.000    19.573    U1/datapath_inst/U2/U4_i_467_n_1
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.105 r  U1/datapath_inst/U2/U4_i_283/CO[3]
                         net (fo=1, routed)           0.000    20.105    U1/datapath_inst/U2/U4_i_283_n_1
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.219 r  U1/datapath_inst/U2/U4_i_261/CO[3]
                         net (fo=1, routed)           0.000    20.219    U1/datapath_inst/U2/U4_i_261_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.333 r  U1/datapath_inst/U2/U4_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.333    U1/datapath_inst/U2/U4_i_240_n_1
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  U1/datapath_inst/U2/U4_i_233/CO[3]
                         net (fo=1, routed)           0.000    20.447    U1/datapath_inst/U2/U4_i_233_n_1
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  U1/datapath_inst/U2/U4_i_367/CO[3]
                         net (fo=1, routed)           0.000    20.561    U1/datapath_inst/U2/U4_i_367_n_1
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  U1/datapath_inst/U2/U4_i_356/CO[3]
                         net (fo=1, routed)           0.000    20.675    U1/datapath_inst/U2/U4_i_356_n_1
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.009 r  U1/datapath_inst/U2/U4_i_329/O[1]
                         net (fo=1, routed)           0.644    21.653    U1/datapath_inst/U2/U3/data1[29]
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.303    21.956 r  U1/datapath_inst/U2/U4_i_172/O
                         net (fo=1, routed)           0.809    22.766    U1/datapath_inst/U2/U4_i_172_n_1
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124    22.890 r  U1/datapath_inst/U2/U4_i_44/O
                         net (fo=1, routed)           0.282    23.172    U1/datapath_inst/U2/U4_i_44_n_1
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.296 r  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=89, routed)          3.967    27.262    U4/addr_bus[29]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.386 r  U4/Cpu_data4bus[31]_INST_0_i_3/O
                         net (fo=32, routed)          1.206    28.592    U4/Cpu_data4bus[31]_INST_0_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.124    28.716 r  U4/Cpu_data4bus[8]_INST_0/O
                         net (fo=3, routed)           1.010    29.727    U5/data6[8]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.124    29.851 r  U5/Disp_num[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    29.851    U5/Disp_num[8]_INST_0_i_2_n_0
    SLICE_X13Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    30.068 r  U5/Disp_num[8]_INST_0/O
                         net (fo=1, routed)           0.954    31.022    U6/U2/Disp_num[8]
    SLICE_X15Y49         LUT6 (Prop_lut6_I1_O)        0.299    31.321 r  U6/U2/XLXI_4_i_2/O
                         net (fo=1, routed)           0.000    31.321    U6/U2/XLXI_4_i_2_n_1
    SLICE_X15Y49         MUXF7 (Prop_muxf7_I0_O)      0.238    31.559 r  U6/U2/XLXI_4_i_1/O
                         net (fo=17, routed)          2.099    33.658    U6/U2/hex[0]
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.298    33.956 r  U6/U2/XLXI_21/O
                         net (fo=1, routed)           0.667    34.623    U6/U2/XLXN_75
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.124    34.747 r  U6/U2/XLXI_22/O
                         net (fo=1, routed)           0.585    35.332    U6/U2/XLXN_209
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124    35.456 r  U6/U2/XLXI_48/O
                         net (fo=1, routed)           2.082    37.538    segment_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555    41.094 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.094    segment[6]
    R10                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.935ns  (logic 5.067ns (12.378%)  route 35.868ns (87.622%))
  Logic Levels:           30  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X18Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=125, routed)         3.523     3.979    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.103 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.103    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_1
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     4.320 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     4.754    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I3_O)        0.299     5.053 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         6.547    11.600    U1/datapath_inst/U2/spo[19]
    SLICE_X52Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.724 r  U1/datapath_inst/U2/Data_out_reg[28]_i_19/O
                         net (fo=1, routed)           1.106    12.830    U1/datapath_inst/U2/Data_out_reg[28]_i_19_n_1
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.954 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.444    13.398    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          2.684    16.206    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X43Y59         LUT3 (Prop_lut3_I2_O)        0.124    16.330 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.119    19.449    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X33Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.573 r  U1/datapath_inst/U2/U4_i_467/O
                         net (fo=1, routed)           0.000    19.573    U1/datapath_inst/U2/U4_i_467_n_1
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.105 r  U1/datapath_inst/U2/U4_i_283/CO[3]
                         net (fo=1, routed)           0.000    20.105    U1/datapath_inst/U2/U4_i_283_n_1
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.219 r  U1/datapath_inst/U2/U4_i_261/CO[3]
                         net (fo=1, routed)           0.000    20.219    U1/datapath_inst/U2/U4_i_261_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.333 r  U1/datapath_inst/U2/U4_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.333    U1/datapath_inst/U2/U4_i_240_n_1
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  U1/datapath_inst/U2/U4_i_233/CO[3]
                         net (fo=1, routed)           0.000    20.447    U1/datapath_inst/U2/U4_i_233_n_1
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  U1/datapath_inst/U2/U4_i_367/CO[3]
                         net (fo=1, routed)           0.000    20.561    U1/datapath_inst/U2/U4_i_367_n_1
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  U1/datapath_inst/U2/U4_i_356/CO[3]
                         net (fo=1, routed)           0.000    20.675    U1/datapath_inst/U2/U4_i_356_n_1
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.009 r  U1/datapath_inst/U2/U4_i_329/O[1]
                         net (fo=1, routed)           0.644    21.653    U1/datapath_inst/U2/U3/data1[29]
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.303    21.956 r  U1/datapath_inst/U2/U4_i_172/O
                         net (fo=1, routed)           0.809    22.766    U1/datapath_inst/U2/U4_i_172_n_1
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124    22.890 r  U1/datapath_inst/U2/U4_i_44/O
                         net (fo=1, routed)           0.282    23.172    U1/datapath_inst/U2/U4_i_44_n_1
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.296 r  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=89, routed)          3.747    27.042    U4/addr_bus[29]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.166 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          1.755    28.921    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I2_O)        0.124    29.045 r  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=4, routed)           0.994    30.039    U1/datapath_inst/U2/Cpu_data4bus[6]
    SLICE_X19Y48         LUT6 (Prop_lut6_I5_O)        0.124    30.163 r  U1/datapath_inst/U2/Reg_file[31][31]_i_10/O
                         net (fo=2, routed)           0.731    30.893    U1/datapath_inst/U2/Reg_file[31][31]_i_10_n_1
    SLICE_X21Y49         LUT5 (Prop_lut5_I2_O)        0.124    31.017 r  U1/datapath_inst/U2/Reg_file[31][31]_i_4/O
                         net (fo=16, routed)          1.553    32.571    U1/datapath_inst/U2/Reg_file[31][31]_i_4_n_1
    SLICE_X27Y47         LUT5 (Prop_lut5_I0_O)        0.124    32.695 r  U1/datapath_inst/U2/Reg_file[31][22]_i_1/O
                         net (fo=36, routed)          3.374    36.069    uart_inst/uart_display/inst_string_to_print/U1_reg_i_data[22]
    SLICE_X44Y38         LUT4 (Prop_lut4_I0_O)        0.124    36.193 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_279/O
                         net (fo=1, routed)           0.669    36.862    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_279_n_1
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.986 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_137/O
                         net (fo=1, routed)           0.656    37.642    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_137_n_1
    SLICE_X45Y38         LUT5 (Prop_lut5_I1_O)        0.124    37.766 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_53/O
                         net (fo=1, routed)           0.952    38.718    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_53_n_1
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.124    38.842 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_17/O
                         net (fo=1, routed)           1.165    40.007    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_17_n_1
    SLICE_X38Y42         LUT6 (Prop_lut6_I1_O)        0.124    40.131 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_5/O
                         net (fo=1, routed)           0.680    40.811    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_5_n_1
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.124    40.935 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    40.935    uart_inst/uart_display/byte_to_print[1]
    SLICE_X38Y42         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.866ns  (logic 9.025ns (22.083%)  route 31.841ns (77.917%))
  Logic Levels:           29  (CARRY4=7 FDCE=1 LUT2=2 LUT3=4 LUT5=3 LUT6=8 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X18Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=125, routed)         3.523     3.979    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.103 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.103    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_1
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     4.320 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     4.754    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I3_O)        0.299     5.053 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         6.547    11.600    U1/datapath_inst/U2/spo[19]
    SLICE_X52Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.724 r  U1/datapath_inst/U2/Data_out_reg[28]_i_19/O
                         net (fo=1, routed)           1.106    12.830    U1/datapath_inst/U2/Data_out_reg[28]_i_19_n_1
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.954 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.444    13.398    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          2.684    16.206    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X43Y59         LUT3 (Prop_lut3_I2_O)        0.124    16.330 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.129    19.458    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.582 r  U1/datapath_inst/U2/U4_i_463/O
                         net (fo=1, routed)           0.000    19.582    U1/datapath_inst/U2/U4_i_463_n_1
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.114 r  U1/datapath_inst/U2/U4_i_282/CO[3]
                         net (fo=1, routed)           0.000    20.114    U1/datapath_inst/U2/U4_i_282_n_1
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  U1/datapath_inst/U2/U4_i_260/CO[3]
                         net (fo=1, routed)           0.000    20.228    U1/datapath_inst/U2/U4_i_260_n_1
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.342 r  U1/datapath_inst/U2/U4_i_239/CO[3]
                         net (fo=1, routed)           0.000    20.342    U1/datapath_inst/U2/U4_i_239_n_1
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.456 r  U1/datapath_inst/U2/U4_i_232/CO[3]
                         net (fo=1, routed)           0.000    20.456    U1/datapath_inst/U2/U4_i_232_n_1
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.570 r  U1/datapath_inst/U2/U4_i_368/CO[3]
                         net (fo=1, routed)           0.000    20.570    U1/datapath_inst/U2/U4_i_368_n_1
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.684 r  U1/datapath_inst/U2/U4_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.684    U1/datapath_inst/U2/U4_i_357_n_1
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.906 r  U1/datapath_inst/U2/U4_i_330/O[0]
                         net (fo=1, routed)           0.793    21.699    U1/datapath_inst/U2/U3/data0[28]
    SLICE_X31Y60         LUT3 (Prop_lut3_I2_O)        0.327    22.026 r  U1/datapath_inst/U2/U4_i_175/O
                         net (fo=1, routed)           0.310    22.336    U1/datapath_inst/U2/U4_i_175_n_1
    SLICE_X30Y59         LUT6 (Prop_lut6_I5_O)        0.326    22.662 r  U1/datapath_inst/U2/U4_i_47/O
                         net (fo=1, routed)           0.286    22.948    U1/datapath_inst/U2/U4_i_47_n_1
    SLICE_X30Y59         LUT6 (Prop_lut6_I5_O)        0.124    23.072 r  U1/datapath_inst/U2/U4_i_5/O
                         net (fo=55, routed)          3.715    26.787    U4/addr_bus[28]
    SLICE_X7Y50          LUT5 (Prop_lut5_I0_O)        0.124    26.911 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.113    29.024    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I0_O)        0.124    29.148 f  U4/Cpu_data4bus[27]_INST_0/O
                         net (fo=4, routed)           0.576    29.724    U5/data6[27]
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124    29.848 f  U5/Disp_num[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    29.848    U5/Disp_num[27]_INST_0_i_2_n_0
    SLICE_X15Y51         MUXF7 (Prop_muxf7_I1_O)      0.245    30.093 f  U5/Disp_num[27]_INST_0/O
                         net (fo=1, routed)           1.118    31.211    U6/U2/Disp_num[27]
    SLICE_X14Y52         LUT6 (Prop_lut6_I1_O)        0.298    31.509 f  U6/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000    31.509    U6/U2/XLXI_1_i_3_n_1
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    31.723 f  U6/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          2.193    33.915    U6/U2/hex[3]
    SLICE_X0Y66          LUT3 (Prop_lut3_I2_O)        0.297    34.212 r  U6/U2/XLXI_30/O
                         net (fo=1, routed)           0.706    34.919    U6/U2/XLXN_171
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.124    35.043 r  U6/U2/XLXI_36/O
                         net (fo=1, routed)           0.154    35.196    U6/U2/XLXN_212
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.124    35.320 r  U6/U2/XLXI_51/O
                         net (fo=1, routed)           2.012    37.332    segment_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534    40.866 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.866    segment[3]
    P15                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.830ns  (logic 5.297ns (12.973%)  route 35.533ns (87.027%))
  Logic Levels:           30  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X18Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=125, routed)         3.523     3.979    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.103 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.103    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_1
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     4.320 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     4.754    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I3_O)        0.299     5.053 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         6.547    11.600    U1/datapath_inst/U2/spo[19]
    SLICE_X52Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.724 r  U1/datapath_inst/U2/Data_out_reg[28]_i_19/O
                         net (fo=1, routed)           1.106    12.830    U1/datapath_inst/U2/Data_out_reg[28]_i_19_n_1
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.954 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.444    13.398    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          2.684    16.206    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X43Y59         LUT3 (Prop_lut3_I2_O)        0.124    16.330 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.119    19.449    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X33Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.573 r  U1/datapath_inst/U2/U4_i_467/O
                         net (fo=1, routed)           0.000    19.573    U1/datapath_inst/U2/U4_i_467_n_1
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.105 r  U1/datapath_inst/U2/U4_i_283/CO[3]
                         net (fo=1, routed)           0.000    20.105    U1/datapath_inst/U2/U4_i_283_n_1
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.219 r  U1/datapath_inst/U2/U4_i_261/CO[3]
                         net (fo=1, routed)           0.000    20.219    U1/datapath_inst/U2/U4_i_261_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.333 r  U1/datapath_inst/U2/U4_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.333    U1/datapath_inst/U2/U4_i_240_n_1
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  U1/datapath_inst/U2/U4_i_233/CO[3]
                         net (fo=1, routed)           0.000    20.447    U1/datapath_inst/U2/U4_i_233_n_1
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  U1/datapath_inst/U2/U4_i_367/CO[3]
                         net (fo=1, routed)           0.000    20.561    U1/datapath_inst/U2/U4_i_367_n_1
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  U1/datapath_inst/U2/U4_i_356/CO[3]
                         net (fo=1, routed)           0.000    20.675    U1/datapath_inst/U2/U4_i_356_n_1
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.009 r  U1/datapath_inst/U2/U4_i_329/O[1]
                         net (fo=1, routed)           0.644    21.653    U1/datapath_inst/U2/U3/data1[29]
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.303    21.956 r  U1/datapath_inst/U2/U4_i_172/O
                         net (fo=1, routed)           0.809    22.766    U1/datapath_inst/U2/U4_i_172_n_1
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124    22.890 r  U1/datapath_inst/U2/U4_i_44/O
                         net (fo=1, routed)           0.282    23.172    U1/datapath_inst/U2/U4_i_44_n_1
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.296 r  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=89, routed)          3.747    27.042    U4/addr_bus[29]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.166 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          1.755    28.921    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I2_O)        0.124    29.045 r  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=4, routed)           0.994    30.039    U1/datapath_inst/U2/Cpu_data4bus[6]
    SLICE_X19Y48         LUT6 (Prop_lut6_I5_O)        0.124    30.163 r  U1/datapath_inst/U2/Reg_file[31][31]_i_10/O
                         net (fo=2, routed)           0.731    30.893    U1/datapath_inst/U2/Reg_file[31][31]_i_10_n_1
    SLICE_X21Y49         LUT5 (Prop_lut5_I2_O)        0.124    31.017 r  U1/datapath_inst/U2/Reg_file[31][31]_i_4/O
                         net (fo=16, routed)          1.321    32.338    U1/datapath_inst/U2/Reg_file[31][31]_i_4_n_1
    SLICE_X27Y48         LUT5 (Prop_lut5_I0_O)        0.124    32.462 r  U1/datapath_inst/U2/Reg_file[31][25]_i_1/O
                         net (fo=37, routed)          3.389    35.851    uart_inst/uart_display/inst_string_to_print/U1_reg_i_data[25]
    SLICE_X45Y39         LUT4 (Prop_lut4_I2_O)        0.152    36.003 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_148/O
                         net (fo=1, routed)           0.625    36.629    U1/datapath_inst/U2/i_/tx_byte[6]_i_27
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.326    36.955 f  U1/datapath_inst/U2/tx_byte[6]_i_70/O
                         net (fo=1, routed)           0.987    37.942    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_11_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124    38.066 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_27/O
                         net (fo=1, routed)           0.590    38.656    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_27_n_1
    SLICE_X38Y41         LUT6 (Prop_lut6_I3_O)        0.124    38.780 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_11/O
                         net (fo=1, routed)           1.006    39.786    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_11_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.124    39.910 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_3/O
                         net (fo=1, routed)           0.796    40.706    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_3_n_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    40.830 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    40.830    uart_inst/uart_display/byte_to_print[6]
    SLICE_X39Y39         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.789ns  (logic 5.067ns (12.423%)  route 35.722ns (87.577%))
  Logic Levels:           30  (CARRY4=7 FDCE=1 LUT2=1 LUT3=3 LUT5=4 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X18Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=125, routed)         3.523     3.979    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.103 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.103    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_1
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     4.320 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     4.754    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I3_O)        0.299     5.053 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         6.547    11.600    U1/datapath_inst/U2/spo[19]
    SLICE_X52Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.724 r  U1/datapath_inst/U2/Data_out_reg[28]_i_19/O
                         net (fo=1, routed)           1.106    12.830    U1/datapath_inst/U2/Data_out_reg[28]_i_19_n_1
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.954 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.444    13.398    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          2.684    16.206    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X43Y59         LUT3 (Prop_lut3_I2_O)        0.124    16.330 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.119    19.449    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X33Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.573 r  U1/datapath_inst/U2/U4_i_467/O
                         net (fo=1, routed)           0.000    19.573    U1/datapath_inst/U2/U4_i_467_n_1
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.105 r  U1/datapath_inst/U2/U4_i_283/CO[3]
                         net (fo=1, routed)           0.000    20.105    U1/datapath_inst/U2/U4_i_283_n_1
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.219 r  U1/datapath_inst/U2/U4_i_261/CO[3]
                         net (fo=1, routed)           0.000    20.219    U1/datapath_inst/U2/U4_i_261_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.333 r  U1/datapath_inst/U2/U4_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.333    U1/datapath_inst/U2/U4_i_240_n_1
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  U1/datapath_inst/U2/U4_i_233/CO[3]
                         net (fo=1, routed)           0.000    20.447    U1/datapath_inst/U2/U4_i_233_n_1
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  U1/datapath_inst/U2/U4_i_367/CO[3]
                         net (fo=1, routed)           0.000    20.561    U1/datapath_inst/U2/U4_i_367_n_1
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  U1/datapath_inst/U2/U4_i_356/CO[3]
                         net (fo=1, routed)           0.000    20.675    U1/datapath_inst/U2/U4_i_356_n_1
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.009 f  U1/datapath_inst/U2/U4_i_329/O[1]
                         net (fo=1, routed)           0.644    21.653    U1/datapath_inst/U2/U3/data1[29]
    SLICE_X31Y60         LUT3 (Prop_lut3_I0_O)        0.303    21.956 f  U1/datapath_inst/U2/U4_i_172/O
                         net (fo=1, routed)           0.809    22.766    U1/datapath_inst/U2/U4_i_172_n_1
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124    22.890 f  U1/datapath_inst/U2/U4_i_44/O
                         net (fo=1, routed)           0.282    23.172    U1/datapath_inst/U2/U4_i_44_n_1
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.296 f  U1/datapath_inst/U2/U4_i_4/O
                         net (fo=89, routed)          3.747    27.042    U4/addr_bus[29]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.166 f  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          1.755    28.921    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I2_O)        0.124    29.045 f  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=4, routed)           0.994    30.039    U1/datapath_inst/U2/Cpu_data4bus[6]
    SLICE_X19Y48         LUT6 (Prop_lut6_I5_O)        0.124    30.163 f  U1/datapath_inst/U2/Reg_file[31][31]_i_10/O
                         net (fo=2, routed)           0.731    30.893    U1/datapath_inst/U2/Reg_file[31][31]_i_10_n_1
    SLICE_X21Y49         LUT5 (Prop_lut5_I2_O)        0.124    31.017 f  U1/datapath_inst/U2/Reg_file[31][31]_i_4/O
                         net (fo=16, routed)          1.553    32.571    U1/datapath_inst/U2/Reg_file[31][31]_i_4_n_1
    SLICE_X27Y47         LUT5 (Prop_lut5_I0_O)        0.124    32.695 f  U1/datapath_inst/U2/Reg_file[31][22]_i_1/O
                         net (fo=36, routed)          3.442    36.137    uart_inst/uart_display/inst_string_to_print/U1_reg_i_data[22]
    SLICE_X44Y37         LUT3 (Prop_lut3_I2_O)        0.124    36.261 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_111/O
                         net (fo=2, routed)           0.584    36.845    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_111_n_1
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124    36.969 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_47/O
                         net (fo=2, routed)           0.573    37.541    uart_inst/uart_display/inst_string_to_print_n_36
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124    37.665 r  uart_inst/uart_display/tx_byte[5]_i_20/O
                         net (fo=1, routed)           0.658    38.324    uart_inst/uart_display/inst_string_to_print/tx_byte[5]_i_3_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    38.448 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_10/O
                         net (fo=1, routed)           1.181    39.629    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_10_n_1
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.124    39.753 r  uart_inst/uart_display/inst_string_to_print/tx_byte[5]_i_3/O
                         net (fo=1, routed)           0.912    40.665    uart_inst/uart_display/inst_string_to_print/tx_byte[5]_i_3_n_1
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124    40.789 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    40.789    uart_inst/uart_display/byte_to_print[5]
    SLICE_X39Y38         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.624ns  (logic 9.052ns (22.282%)  route 31.572ns (77.718%))
  Logic Levels:           29  (CARRY4=7 FDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[2]/C
    SLICE_X18Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[2]/Q
                         net (fo=125, routed)         3.523     3.979    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.103 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.103    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_1
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     4.320 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     4.754    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I3_O)        0.299     5.053 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=243, routed)         6.547    11.600    U1/datapath_inst/U2/spo[19]
    SLICE_X52Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.724 r  U1/datapath_inst/U2/Data_out_reg[28]_i_19/O
                         net (fo=1, routed)           1.106    12.830    U1/datapath_inst/U2/Data_out_reg[28]_i_19_n_1
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.954 r  U1/datapath_inst/U2/Data_out_reg[28]_i_8/O
                         net (fo=1, routed)           0.444    13.398    U1/datapath_inst/U2/Data_out_reg[28]_i_8_n_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  U1/datapath_inst/U2/Data_out_reg[28]_i_3/O
                         net (fo=60, routed)          2.684    16.206    U1/datapath_inst/U1/i_/tx_byte[2]_i_482
    SLICE_X43Y59         LUT3 (Prop_lut3_I2_O)        0.124    16.330 r  U1/datapath_inst/U1/U4_i_297/O
                         net (fo=107, routed)         3.129    19.458    U1/datapath_inst/U2/U4_i_609_1
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.582 r  U1/datapath_inst/U2/U4_i_463/O
                         net (fo=1, routed)           0.000    19.582    U1/datapath_inst/U2/U4_i_463_n_1
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.114 r  U1/datapath_inst/U2/U4_i_282/CO[3]
                         net (fo=1, routed)           0.000    20.114    U1/datapath_inst/U2/U4_i_282_n_1
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  U1/datapath_inst/U2/U4_i_260/CO[3]
                         net (fo=1, routed)           0.000    20.228    U1/datapath_inst/U2/U4_i_260_n_1
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.342 r  U1/datapath_inst/U2/U4_i_239/CO[3]
                         net (fo=1, routed)           0.000    20.342    U1/datapath_inst/U2/U4_i_239_n_1
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.456 r  U1/datapath_inst/U2/U4_i_232/CO[3]
                         net (fo=1, routed)           0.000    20.456    U1/datapath_inst/U2/U4_i_232_n_1
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.570 r  U1/datapath_inst/U2/U4_i_368/CO[3]
                         net (fo=1, routed)           0.000    20.570    U1/datapath_inst/U2/U4_i_368_n_1
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.684 r  U1/datapath_inst/U2/U4_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.684    U1/datapath_inst/U2/U4_i_357_n_1
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.906 f  U1/datapath_inst/U2/U4_i_330/O[0]
                         net (fo=1, routed)           0.793    21.699    U1/datapath_inst/U2/U3/data0[28]
    SLICE_X31Y60         LUT3 (Prop_lut3_I2_O)        0.327    22.026 f  U1/datapath_inst/U2/U4_i_175/O
                         net (fo=1, routed)           0.310    22.336    U1/datapath_inst/U2/U4_i_175_n_1
    SLICE_X30Y59         LUT6 (Prop_lut6_I5_O)        0.326    22.662 f  U1/datapath_inst/U2/U4_i_47/O
                         net (fo=1, routed)           0.286    22.948    U1/datapath_inst/U2/U4_i_47_n_1
    SLICE_X30Y59         LUT6 (Prop_lut6_I5_O)        0.124    23.072 f  U1/datapath_inst/U2/U4_i_5/O
                         net (fo=55, routed)          3.715    26.787    U4/addr_bus[28]
    SLICE_X7Y50          LUT5 (Prop_lut5_I0_O)        0.124    26.911 r  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.113    29.024    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I0_O)        0.124    29.148 r  U4/Cpu_data4bus[27]_INST_0/O
                         net (fo=4, routed)           0.576    29.724    U5/data6[27]
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124    29.848 r  U5/Disp_num[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    29.848    U5/Disp_num[27]_INST_0_i_2_n_0
    SLICE_X15Y51         MUXF7 (Prop_muxf7_I1_O)      0.245    30.093 r  U5/Disp_num[27]_INST_0/O
                         net (fo=1, routed)           1.118    31.211    U6/U2/Disp_num[27]
    SLICE_X14Y52         LUT6 (Prop_lut6_I1_O)        0.298    31.509 r  U6/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000    31.509    U6/U2/XLXI_1_i_3_n_1
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    31.723 r  U6/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          1.887    33.609    U6/U2/hex[3]
    SLICE_X3Y63          LUT4 (Prop_lut4_I3_O)        0.297    33.906 r  U6/U2/XLXI_7/O
                         net (fo=2, routed)           0.672    34.578    U6/U2/XLXN_27
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.124    34.702 r  U6/U2/XLXI_41/O
                         net (fo=1, routed)           0.567    35.270    U6/U2/XLXN_213
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124    35.394 r  U6/U2/XLXI_52/O
                         net (fo=1, routed)           1.670    37.063    segment_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561    40.624 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.624    segment[2]
    T11                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/uart_display/FSM_onehot_print_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/FSM_onehot_print_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.066%)  route 0.123ns (48.934%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE                         0.000     0.000 r  uart_inst/uart_display/FSM_onehot_print_state_reg[7]/C
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_inst/uart_display/FSM_onehot_print_state_reg[7]/Q
                         net (fo=2, routed)           0.123     0.251    uart_inst/uart_display/FSM_onehot_print_state_reg_n_1_[7]
    SLICE_X40Y64         FDRE                                         r  uart_inst/uart_display/FSM_onehot_print_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[12]/C
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[12]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter2_Lock_reg_n_0_[12]
    SLICE_X2Y54          LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  U10/counter2[12]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter2[12]_i_1_n_0
    SLICE_X2Y54          FDCE                                         r  U10/counter2_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.191ns (73.677%)  route 0.068ns (26.323%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[31]/C
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[31]/Q
                         net (fo=2, routed)           0.068     0.214    U10/counter1_Lock_reg_n_0_[31]
    SLICE_X8Y60          LUT4 (Prop_lut4_I0_O)        0.045     0.259 r  U10/counter1[31]_i_1/O
                         net (fo=1, routed)           0.000     0.259    U10/p_1_in[31]
    SLICE_X8Y60          FDCE                                         r  U10/counter1_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_display/uart_inst/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/uart_inst/tx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE                         0.000     0.000 r  uart_inst/uart_display/uart_inst/tx_data_reg[2]/C
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_inst/uart_display/uart_inst/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.086     0.227    uart_inst/uart_display/uart_inst/tx_data_reg_n_1_[2]
    SLICE_X37Y42         LUT4 (Prop_lut4_I0_O)        0.045     0.272 r  uart_inst/uart_display/uart_inst/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.272    uart_inst/uart_display/uart_inst/tx_data[1]_i_1_n_1
    SLICE_X37Y42         FDRE                                         r  uart_inst/uart_display/uart_inst/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.212ns (77.882%)  route 0.060ns (22.118%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[14]/C
    SLICE_X8Y55          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter1_Lock_reg[14]/Q
                         net (fo=2, routed)           0.060     0.227    U10/counter1_Lock_reg_n_0_[14]
    SLICE_X9Y55          LUT6 (Prop_lut6_I3_O)        0.045     0.272 r  U10/counter1[14]_i_1/O
                         net (fo=1, routed)           0.000     0.272    U10/p_1_in[14]
    SLICE_X9Y55          FDCE                                         r  U10/counter1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.212ns (77.597%)  route 0.061ns (22.403%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[17]/C
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter0_Lock_reg[17]/Q
                         net (fo=2, routed)           0.061     0.228    U10/counter0_Lock_reg_n_0_[17]
    SLICE_X11Y53         LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  U10/counter0[17]_i_1/O
                         net (fo=1, routed)           0.000     0.273    U10/counter0[17]_i_1_n_0
    SLICE_X11Y53         FDCE                                         r  U10/counter0_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.212ns (77.597%)  route 0.061ns (22.403%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[26]/C
    SLICE_X10Y55         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter0_Lock_reg[26]/Q
                         net (fo=2, routed)           0.061     0.228    U10/counter0_Lock_reg_n_0_[26]
    SLICE_X11Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.273 r  U10/counter0[25]_i_1/O
                         net (fo=1, routed)           0.000     0.273    U10/counter0[25]_i_1_n_0
    SLICE_X11Y55         FDCE                                         r  U10/counter0_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.212ns (77.597%)  route 0.061ns (22.403%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[30]/C
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter0_Lock_reg[30]/Q
                         net (fo=2, routed)           0.061     0.228    U10/counter0_Lock_reg_n_0_[30]
    SLICE_X11Y56         LUT6 (Prop_lut6_I3_O)        0.045     0.273 r  U10/counter0[29]_i_1/O
                         net (fo=1, routed)           0.000     0.273    U10/counter0[29]_i_1_n_0
    SLICE_X11Y56         FDCE                                         r  U10/counter0_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.212ns (77.314%)  route 0.062ns (22.686%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[17]/C
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter0_Lock_reg[17]/Q
                         net (fo=2, routed)           0.062     0.229    U10/counter0_Lock_reg_n_0_[17]
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.274 r  U10/counter0[16]_i_1/O
                         net (fo=1, routed)           0.000     0.274    U10/counter0[16]_i_1_n_0
    SLICE_X11Y53         FDCE                                         r  U10/counter0_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_display/FSM_onehot_print_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/FSM_onehot_print_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.552%)  route 0.138ns (49.448%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE                         0.000     0.000 r  uart_inst/uart_display/FSM_onehot_print_state_reg[9]/C
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_inst/uart_display/FSM_onehot_print_state_reg[9]/Q
                         net (fo=3, routed)           0.138     0.279    uart_inst/uart_display/rst_transmit
    SLICE_X41Y64         FDRE                                         r  uart_inst/uart_display/FSM_onehot_print_state_reg[10]/D
  -------------------------------------------------------------------    -------------------





