<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="184" />
   <clocksource preferredWidth="184" />
   <frequency preferredWidth="164" />
  </columns>
 </clocktable>
 <window width="1936" height="1216" x="1912" y="-8" />
 <library
   expandedCategories="Library/Qsys Interconnect/Tri-State Components,Project,Library/Qsys Interconnect,Library" />
 <generation simulation="NONE" synthesis="VHDL" />
</preferences>
