# Carry-Save-Adder-on-Xilinx-VIVADO
This projects incorporates the basic functionality of Carry save addition by feeding the carry output to so the input of next adder logic that we can add more than three numbers simultaneously .This project was designed using Verilog HDL . 
