

================================================================
== Vitis HLS Report for 'mergeSort_Pipeline_VITIS_LOOP_31_5'
================================================================
* Date:           Fri Dec  9 10:27:49 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MergeSort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_5  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    173|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|    195|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    195|    209|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_110_p2  |         +|   0|  0|  71|          64|           1|
    |add_ln32_fu_104_p2    |         +|   0|  0|  71|          64|           1|
    |icmp_ln31_fu_116_p2   |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 173|         193|          68|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |j_fu_30                  |   9|          2|   64|        128|
    |k_fu_34                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|  130|        260|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |j_fu_30                   |  64|   0|   64|          0|
    |k_fu_34                   |  64|   0|   64|          0|
    |sext_ln31_1_cast_reg_150  |  64|   0|   64|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 195|   0|  195|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_31_5|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_31_5|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_31_5|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_31_5|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_31_5|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_31_5|  return value|
|sext_ln31_2    |   in|   32|     ap_none|                         sext_ln31_2|        scalar|
|sext_ln31      |   in|   32|     ap_none|                           sext_ln31|        scalar|
|temp_address0  |  out|    5|   ap_memory|                                temp|         array|
|temp_ce0       |  out|    1|   ap_memory|                                temp|         array|
|temp_we0       |  out|    1|   ap_memory|                                temp|         array|
|temp_d0        |  out|   32|   ap_memory|                                temp|         array|
|arr_0          |   in|   32|     ap_none|                               arr_0|        scalar|
|sext_ln31_1    |   in|   32|     ap_none|                         sext_ln31_1|        scalar|
+---------------+-----+-----+------------+------------------------------------+--------------+

