0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0015: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0018: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x001b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x001e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0021: mov_imm:
	regs[5] = 0x16f45b5d, opcode= 0x04
0x0027: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x002a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x002d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0030: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0033: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0037: jmp_imm:
	pc += 0x1, opcode= 0x08
0x003c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x003f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0042: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0045: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0048: mov_imm:
	regs[5] = 0x5119cfa8, opcode= 0x04
0x004e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0052: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0057: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x005a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0061: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0066: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x006c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x006f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0072: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0076: jmp_imm:
	pc += 0x1, opcode= 0x08
0x007b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x007e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0082: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0087: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x008a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x008e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0093: mov_imm:
	regs[5] = 0xfa05d37a, opcode= 0x04
0x0099: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x009c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x009f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x00a2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x00a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x00a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x00ab: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x00ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x00b1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x00b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00ba: mov_imm:
	regs[5] = 0x63092b7d, opcode= 0x04
0x00c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x00c3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x00c6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x00cc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x00d2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x00d5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x00d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x00e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x00e4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x00e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x00ea: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x00ee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00f3: mov_imm:
	regs[5] = 0xceac8551, opcode= 0x04
0x00f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x00fc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x00ff: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0102: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0105: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0108: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x010c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0111: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0114: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0117: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x011a: mov_imm:
	regs[5] = 0x51aac49c, opcode= 0x04
0x0121: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0126: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x012a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x012f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0132: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0139: jmp_imm:
	pc += 0x1, opcode= 0x08
0x013e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x08
0x014a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x014d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0150: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0153: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0156: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0159: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x015d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0162: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0165: mov_imm:
	regs[5] = 0x3d0b6c4, opcode= 0x04
0x016b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x016f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0174: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0177: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x017a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x017d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0180: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0183: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0186: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0189: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x018d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0192: mov_imm:
	regs[5] = 0xc52b8d23, opcode= 0x04
0x0198: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x019c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01a1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x01a4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x01aa: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x01b0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x01b3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x01b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x01b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x01bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01c2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x01c6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x01cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01d4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x01d7: mov_imm:
	regs[5] = 0x4e2a0a1d, opcode= 0x04
0x01dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x01e0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x01e3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x01e6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x01e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x01ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x01ef: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x01f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x01f5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x01f8: mov_imm:
	regs[5] = 0x13868210, opcode= 0x04
0x01fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0201: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0204: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x020b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0210: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0216: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0219: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x021c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0220: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0225: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0228: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x022b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x022e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0231: mov_imm:
	regs[5] = 0xdab15ae, opcode= 0x04
0x0237: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x023a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x023d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0241: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0246: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0249: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x024c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x024f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0252: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0255: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0259: jmp_imm:
	pc += 0x1, opcode= 0x08
0x025e: mov_imm:
	regs[5] = 0xa0b8dfb5, opcode= 0x04
0x0265: jmp_imm:
	pc += 0x1, opcode= 0x08
0x026a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x026d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0270: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x08
0x027c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0282: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0285: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0289: jmp_imm:
	pc += 0x1, opcode= 0x08
0x028e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0291: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0294: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0297: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x029a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x029d: mov_imm:
	regs[5] = 0xbab00a47, opcode= 0x04
0x02a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x02a7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02ac: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x02af: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x02b2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x02b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x02b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x02bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02c1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x02c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x02cd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x02d0: mov_imm:
	regs[5] = 0x25859fbc, opcode= 0x04
0x02d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x02d9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x02dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02e2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x02e8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x02ee: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x02f1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x02fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0300: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0303: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0306: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0309: mov_imm:
	regs[5] = 0x882e9ae8, opcode= 0x04
0x030f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0312: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0315: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0318: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x031c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0321: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0324: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0328: jmp_imm:
	pc += 0x1, opcode= 0x08
0x032d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0330: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0333: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0336: mov_imm:
	regs[5] = 0x11a9bfd0, opcode= 0x04
0x033c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x033f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0342: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0348: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x034e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0351: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0355: jmp_imm:
	pc += 0x1, opcode= 0x08
0x035a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x035e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0363: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0366: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0369: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x036c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x036f: mov_imm:
	regs[5] = 0xff117583, opcode= 0x04
0x0375: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0378: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x037b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x037e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0382: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0387: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x038a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x038e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0393: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0396: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x039a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x039f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x03a2: mov_imm:
	regs[5] = 0x9e27b0c0, opcode= 0x04
0x03a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x03ab: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x03ae: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x03b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03ba: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x03c0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x03c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03c9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x03cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x03cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03d8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x03db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x03de: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x03e2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03e7: mov_imm:
	regs[5] = 0x5dcc9f14, opcode= 0x04
0x03ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x03f0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x03f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03f9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x03fd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0402: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0405: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0408: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x040c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0411: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0414: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0417: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x041a: mov_imm:
	regs[5] = 0xf2f9dc25, opcode= 0x04
0x0420: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0423: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0426: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x042c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0433: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0438: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x043b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x043e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0442: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0447: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x044a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x044e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0453: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0456: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0459: mov_imm:
	regs[5] = 0xa0eabfe6, opcode= 0x04
0x0460: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0465: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0469: jmp_imm:
	pc += 0x1, opcode= 0x08
0x046e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0471: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0474: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0477: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x047a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x047e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0483: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0486: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0489: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x048c: mov_imm:
	regs[5] = 0xa51ad00d, opcode= 0x04
0x0492: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0495: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0499: jmp_imm:
	pc += 0x1, opcode= 0x08
0x049e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x04a4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x04aa: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x04ae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04b3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x04b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x04b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x04bc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x04c0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x04c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04ce: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x04d1: mov_imm:
	regs[5] = 0x52a031b4, opcode= 0x04
0x04d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x04da: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x04dd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x04e1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04e6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x04e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x04ed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x04f5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x04f9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0501: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0504: mov_imm:
	regs[5] = 0x3c20d6f6, opcode= 0x04
0x050a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x050e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0513: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0517: jmp_imm:
	pc += 0x1, opcode= 0x08
0x051c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0522: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0529: jmp_imm:
	pc += 0x1, opcode= 0x08
0x052e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0531: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x08
0x053a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x053d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0540: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0543: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0546: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x054a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x054f: mov_imm:
	regs[5] = 0x89a0428b, opcode= 0x04
0x0556: jmp_imm:
	pc += 0x1, opcode= 0x08
0x055b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x055e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0561: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0564: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0567: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x056a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x056d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0570: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0573: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0576: mov_imm:
	regs[5] = 0x332dbefb, opcode= 0x04
0x057d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0582: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0586: jmp_imm:
	pc += 0x1, opcode= 0x08
0x058b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x058e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0594: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x059b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05a0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x05a3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x05a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x05a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x05ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05b2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x05b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x05b8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x05bb: mov_imm:
	regs[5] = 0x33aaae44, opcode= 0x04
0x05c2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x05ca: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x05ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05d3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05dc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x05e0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x05e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x05eb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x05f8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05fd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0600: mov_imm:
	regs[5] = 0xd5e521ed, opcode= 0x04
0x0606: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0609: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x060d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0612: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0618: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x061e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0621: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0624: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0628: jmp_imm:
	pc += 0x1, opcode= 0x08
0x062d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0631: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0636: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0639: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x063c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x063f: mov_imm:
	regs[5] = 0xcf87b4d1, opcode= 0x04
0x0645: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0648: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x064c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0651: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0654: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0658: jmp_imm:
	pc += 0x1, opcode= 0x08
0x065d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0660: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0664: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0669: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x066c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x066f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0672: mov_imm:
	regs[5] = 0xfed47a30, opcode= 0x04
0x0678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x067b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x067e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0685: jmp_imm:
	pc += 0x1, opcode= 0x08
0x068a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0690: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0694: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0699: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x069c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x069f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06a8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x06ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x06af: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06b4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x06b7: mov_imm:
	regs[5] = 0xd1b8f2e0, opcode= 0x04
0x06bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x06c0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x06c3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x06c7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06cc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x06cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x06d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x06d5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x06d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x06db: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x06de: mov_imm:
	regs[5] = 0x1ba07dc8, opcode= 0x04
0x06e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x06e7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x06ea: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x06f0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x06f6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x06f9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x06fd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0702: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0706: jmp_imm:
	pc += 0x1, opcode= 0x08
0x070b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x070e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0711: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0714: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0718: jmp_imm:
	pc += 0x1, opcode= 0x08
0x071d: mov_imm:
	regs[5] = 0xe6cf69ae, opcode= 0x04
0x0723: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0726: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0729: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x072c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x072f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0732: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0735: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0738: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x073b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x073e: mov_imm:
	regs[5] = 0x3774a83e, opcode= 0x04
0x0744: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0747: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x074a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0750: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0756: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0759: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x075c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x075f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0762: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0765: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0768: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x076b: mov_imm:
	regs[5] = 0xa44d70de, opcode= 0x04
0x0771: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0774: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0778: jmp_imm:
	pc += 0x1, opcode= 0x08
0x077d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0780: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0783: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0786: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0789: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x078d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0792: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0795: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0798: mov_imm:
	regs[5] = 0x73e4f41, opcode= 0x04
0x079e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x07a1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x07a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07aa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x07b0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x07b6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x07b9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x07bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x07c0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07ce: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x07d2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x07da: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x07dd: mov_imm:
	regs[5] = 0x843356db, opcode= 0x04
0x07e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x07e7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07ec: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x07ef: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x07f2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x07f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x07f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x07fb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x07fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0801: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0805: jmp_imm:
	pc += 0x1, opcode= 0x08
0x080a: mov_imm:
	regs[5] = 0x3a48e02e, opcode= 0x04
0x0810: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0813: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0816: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x081d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0822: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0828: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x082b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0834: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0838: jmp_imm:
	pc += 0x1, opcode= 0x08
0x083d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0840: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0843: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0846: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0849: mov_imm:
	regs[5] = 0x4a327870, opcode= 0x04
0x084f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0853: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0858: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x085b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x085e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0862: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0867: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x086a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x086d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0871: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0876: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0879: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x087c: mov_imm:
	regs[5] = 0x21353e9e, opcode= 0x04
0x0882: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0885: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0888: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x088e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0894: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0897: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x089a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x089d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x08a0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x08a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x08a6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x08aa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08af: mov_imm:
	regs[5] = 0xcd8330f3, opcode= 0x04
0x08b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x08b8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x08bb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x08bf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08c4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x08c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x08ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x08cd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x08d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x08d3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x08d6: mov_imm:
	regs[5] = 0x2eb61345, opcode= 0x04
0x08dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x08e0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08e5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x08e8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x08ee: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x08f4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x08f8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08fd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0900: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0903: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0906: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x090a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x090f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0912: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0915: mov_imm:
	regs[5] = 0xc7919568, opcode= 0x04
0x091c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0921: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0924: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0927: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x092a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x092d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0930: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0934: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0939: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0942: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0945: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0948: mov_imm:
	regs[5] = 0x5615b1b1, opcode= 0x04
0x094e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0951: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0954: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x095a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0961: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0966: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0969: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x096c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x096f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0972: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0975: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0979: jmp_imm:
	pc += 0x1, opcode= 0x08
0x097e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0981: mov_imm:
	regs[5] = 0x323484b8, opcode= 0x04
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x08
0x098d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0990: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0993: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0996: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0999: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x099c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x09a0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09a5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x09a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x09ab: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09b4: mov_imm:
	regs[5] = 0xab581c32, opcode= 0x04
0x09ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x09bd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x09c0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x09c6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x09cc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x09d0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09d5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x09d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x09db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x09de: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x09e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x09e4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x09e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09ed: mov_imm:
	regs[5] = 0x23da431b, opcode= 0x04
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x09fd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a02: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0a05: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0a09: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a0e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0a11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a1e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a23: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0a29: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0a2d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a32: mov_imm:
	regs[5] = 0xd5e05f50, opcode= 0x04
0x0a39: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0a41: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0a44: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0a4b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a50: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0a57: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a5c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0a5f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0a62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a68: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a6c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0a75: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a7a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0a7e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a83: mov_imm:
	regs[5] = 0x7f62ca9, opcode= 0x04
0x0a8a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0a93: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a98: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0a9c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0aa1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0aa4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0aa7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0aaa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0aad: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ab0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ab3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ab6: mov_imm:
	regs[5] = 0xe65e519a, opcode= 0x04
0x0abc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0abf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0ac3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ac8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0acf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ad4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0ada: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0add: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0ae0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ae3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ae6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ae9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0aec: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0aef: mov_imm:
	regs[5] = 0xa9487abd, opcode= 0x04
0x0af5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0afe: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0b02: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b07: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0b0b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b10: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0b14: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b1f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0b26: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b2b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0b2f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b34: mov_imm:
	regs[5] = 0xd3a7755e, opcode= 0x04
0x0b3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0b3e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b43: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0b46: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b52: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0b58: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0b5b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0b5f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b68: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b6d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b70: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0b77: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b7c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0b7f: mov_imm:
	regs[5] = 0x517c2e38, opcode= 0x04
0x0b85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0b89: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b8e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0b91: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0b95: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b9a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0b9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ba0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ba3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ba6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ba9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0bad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bb2: mov_imm:
	regs[5] = 0xfb0e2492, opcode= 0x04
0x0bb8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0bbb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0bbe: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0bc4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0bca: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0bcd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0bd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0bd4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bd9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0bdc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0bdf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0be2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0be5: mov_imm:
	regs[5] = 0x110cf053, opcode= 0x04
0x0bec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bf1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0bf4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0bf7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0bfa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0bfd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c01: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c0a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c0f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c13: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c1b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0c1e: mov_imm:
	regs[5] = 0x80fa48b3, opcode= 0x04
0x0c24: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c27: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0c2a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0c30: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0c36: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0c39: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0c3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c42: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c48: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0c4b: mov_imm:
	regs[5] = 0x4004774e, opcode= 0x04
0x0c52: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c57: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c5a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0c5d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0c60: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0c63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c69: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c6f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0c72: mov_imm:
	regs[5] = 0xc4bb5bbb, opcode= 0x04
0x0c78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c7b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0c7f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c84: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0c8b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c90: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0c96: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0c9a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c9f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0ca3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ca8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0cab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0cae: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0cb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0cb4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0cb8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cbd: mov_imm:
	regs[5] = 0x495d6ef1, opcode= 0x04
0x0cc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0cc6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0cc9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0ccc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0cd0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cd5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0cd9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ce1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ce5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ced: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0cf0: mov_imm:
	regs[5] = 0x602492c4, opcode= 0x04
0x0cf6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0cf9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0cfd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d02: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0d08: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0d0e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0d11: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0d15: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d20: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0d26: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0d29: mov_imm:
	regs[5] = 0x52e34016, opcode= 0x04
0x0d2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0d32: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0d36: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d3b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0d3e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0d41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d45: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d4d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0d53: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0d56: mov_imm:
	regs[5] = 0xa4aa2a58, opcode= 0x04
0x0d5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0d5f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0d62: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d6e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0d74: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0d77: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0d7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d7e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d86: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d8a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0d93: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d98: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0d9b: mov_imm:
	regs[5] = 0xe378eaaa, opcode= 0x04
0x0da1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0da4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0da8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dad: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0db0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0db3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0db6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0db9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0dbd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dc2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0dc5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dce: mov_imm:
	regs[5] = 0x952e1614, opcode= 0x04
0x0dd4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0dd8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ddd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0de0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0de6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0dec: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0def: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0df2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0df5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0df8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0dfb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0dfe: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0e01: mov_imm:
	regs[5] = 0xb0d45732, opcode= 0x04
0x0e07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0e0a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0e0d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0e10: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0e14: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e1d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e25: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0e2b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0e2e: mov_imm:
	regs[5] = 0xe1be5e4b, opcode= 0x04
0x0e34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0e37: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0e3a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0e41: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e46: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0e4c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0e50: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e55: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0e59: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e64: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0e6b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e70: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0e73: mov_imm:
	regs[5] = 0xab472afb, opcode= 0x04
0x0e79: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0e7d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e82: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0e86: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e8b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0e8f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e94: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0e97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e9d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ea0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ea4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ea9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ead: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0eb2: mov_imm:
	regs[5] = 0xf9ae97e0, opcode= 0x04
0x0eb8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0ebb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0ebe: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0ec4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0ecb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ed0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0ed3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0ed6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ed9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0edc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0edf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ee2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0ee5: mov_imm:
	regs[5] = 0x646ec6de, opcode= 0x04
0x0eeb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0eee: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0ef2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ef7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0efa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0efd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f04: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f09: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f0c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0f10: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f15: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0f18: mov_imm:
	regs[5] = 0x56ea7e86, opcode= 0x04
0x0f1e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f21: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0f24: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0f2a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0f30: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0f34: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f39: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0f3d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f49: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f4e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0f54: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0f57: mov_imm:
	regs[5] = 0x7571e7bb, opcode= 0x04
0x0f5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f61: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f66: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0f6a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f6f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0f72: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0f75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f7b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0f81: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0f84: mov_imm:
	regs[5] = 0xaf6e5591, opcode= 0x04
0x0f8b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f93: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0f97: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f9c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0fa2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0fa8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0fac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fb1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0fb4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0fb8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0fc0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0fc3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0fc6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0fc9: mov_imm:
	regs[5] = 0x9a410cb7, opcode= 0x04
0x0fcf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0fd2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0fd6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fdb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0fde: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0fe1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0fe4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0fe7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0fea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0fed: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ff0: mov_imm:
	regs[5] = 0xd7829755, opcode= 0x04
0x0ff6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0ff9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0ffd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1002: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1008: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x100e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1012: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1017: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x101b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1020: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1024: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1029: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x102c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x102f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1032: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1036: jmp_imm:
	pc += 0x1, opcode= 0x08
0x103b: mov_imm:
	regs[5] = 0xa31c73d8, opcode= 0x04
0x1041: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1044: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1047: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x104b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1050: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1053: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1056: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1059: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x105d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1062: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1065: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1069: jmp_imm:
	pc += 0x1, opcode= 0x08
0x106e: mov_imm:
	regs[5] = 0x5cf6dee1, opcode= 0x04
0x1075: jmp_imm:
	pc += 0x1, opcode= 0x08
0x107a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x107d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1080: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1086: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x108c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x108f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1092: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1096: jmp_imm:
	pc += 0x1, opcode= 0x08
0x109b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x109e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x10a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x10a4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x10a7: mov_imm:
	regs[5] = 0xb910c31b, opcode= 0x04
0x10ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x10b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10b6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x10ba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10bf: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x10c2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x10c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x10c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x10cb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x10ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x10d2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10d7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x10da: mov_imm:
	regs[5] = 0xdb04a308, opcode= 0x04
0x10e1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x10e9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x10ec: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x10f2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x10f9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10fe: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1101: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1104: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1108: jmp_imm:
	pc += 0x1, opcode= 0x08
0x110d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1111: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1116: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1119: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x111c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x111f: mov_imm:
	regs[5] = 0x694b8bc3, opcode= 0x04
0x1125: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1128: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x112b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x112e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1132: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1137: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x113a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x113d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1140: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1143: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1146: mov_imm:
	regs[5] = 0xaf4cbaf8, opcode= 0x04
0x114c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1150: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1155: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1158: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x115e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1164: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1167: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x116b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1170: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1174: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1179: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x117c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x117f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1188: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x118c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1191: mov_imm:
	regs[5] = 0x63b4f54f, opcode= 0x04
0x1197: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x119a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x119d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x11a0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x11a4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x11ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x11af: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x11b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x11b6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11bb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x11be: mov_imm:
	regs[5] = 0xe54671af, opcode= 0x04
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x11cd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x11d0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x11d6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x11dc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x11df: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x11e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x11e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11ee: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x11f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x11f5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11fa: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x11fd: mov_imm:
	regs[5] = 0xa3594b4, opcode= 0x04
0x1203: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1206: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1209: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x120c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1210: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1215: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1218: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x121c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1221: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1224: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1227: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x122a: mov_imm:
	regs[5] = 0x69a47094, opcode= 0x04
0x1230: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1234: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1239: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x123d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1242: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1248: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x124f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1254: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x08
0x125d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1260: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1263: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1266: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1269: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x126c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x126f: mov_imm:
	regs[5] = 0xa7a2e038, opcode= 0x04
0x1276: jmp_imm:
	pc += 0x1, opcode= 0x08
0x127b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x127e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1281: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1284: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1287: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x128a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x128d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1290: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1293: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1296: mov_imm:
	regs[5] = 0x8d8de736, opcode= 0x04
0x129c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x129f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x12a2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x12a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12ae: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x12b4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x12b7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x12ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x12bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x12c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12c6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x12c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x12cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12d2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x12d5: mov_imm:
	regs[5] = 0x4f866440, opcode= 0x04
0x12db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x12de: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x12e2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12e7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x12ea: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x12ee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x12f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1300: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1305: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1308: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x130b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x130e: mov_imm:
	regs[5] = 0x8e828ffd, opcode= 0x04
0x1314: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1317: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x131b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1320: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1326: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x132c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x132f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1332: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1335: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1339: jmp_imm:
	pc += 0x1, opcode= 0x08
0x133e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1341: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1344: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1347: mov_imm:
	regs[5] = 0xcfc0615d, opcode= 0x04
0x134d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1350: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1353: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1356: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1359: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x135c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x135f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1363: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1368: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x136b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x136f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1374: mov_imm:
	regs[5] = 0x62c5f40a, opcode= 0x04
0x137b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1380: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1383: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1386: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x138d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1392: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1399: jmp_imm:
	pc += 0x1, opcode= 0x08
0x139e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x13a1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x13a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x13ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x13b0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x13b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x13b6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x13b9: mov_imm:
	regs[5] = 0xea2b7c46, opcode= 0x04
0x13bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x13c2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13cb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x13ce: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x13d2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x13da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x13dd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x13e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x13e3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x13e6: mov_imm:
	regs[5] = 0xdc04e01d, opcode= 0x04
0x13ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x13f0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13f5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x13f8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x13fe: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1404: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1407: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x140a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x140d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1410: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1413: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1417: jmp_imm:
	pc += 0x1, opcode= 0x08
0x141c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x141f: mov_imm:
	regs[5] = 0x1e166772, opcode= 0x04
0x1425: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1428: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x142b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x142f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1434: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1437: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x143a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x143d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1441: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1446: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1449: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x144d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1452: mov_imm:
	regs[5] = 0x274c1171, opcode= 0x04
0x1458: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x145b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x145f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1464: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x146b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1470: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1477: jmp_imm:
	pc += 0x1, opcode= 0x08
0x147c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x147f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1482: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1485: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1488: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x148c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1491: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1494: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1498: jmp_imm:
	pc += 0x1, opcode= 0x08
0x149d: mov_imm:
	regs[5] = 0x16d2d90d, opcode= 0x04
0x14a4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x14ac: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x14af: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14b8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x14bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x14c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x14ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14d3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x14d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x14da: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14df: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x14e2: mov_imm:
	regs[5] = 0x70720d9d, opcode= 0x04
0x14e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x14eb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x14ee: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x14f4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x14fb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1500: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1503: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1507: jmp_imm:
	pc += 0x1, opcode= 0x08
0x150c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1515: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1518: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x151b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x151e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1521: mov_imm:
	regs[5] = 0xfc4cb957, opcode= 0x04
0x1527: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x152a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x152d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1530: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1533: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1536: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x153a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x153f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1543: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1548: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x154c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1551: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1554: mov_imm:
	regs[5] = 0x5013fd16, opcode= 0x04
0x155a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x155e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1563: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1567: jmp_imm:
	pc += 0x1, opcode= 0x08
0x156c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1572: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1578: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x157b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x157e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1581: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1584: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1587: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x158a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1593: mov_imm:
	regs[5] = 0x6975380a, opcode= 0x04
0x1599: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x159c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x159f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x15a2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x15a6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x15af: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x15b7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x15ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x15bd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x15c0: mov_imm:
	regs[5] = 0x464c8190, opcode= 0x04
0x15c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x15c9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x15cc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x15d2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x15d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15de: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x15e1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x15e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x15ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x15f0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x15fc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x15ff: mov_imm:
	regs[5] = 0x8fad4abb, opcode= 0x04
0x1605: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1608: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x160b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x160e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1611: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1614: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1617: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x161a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x161e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1623: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1626: mov_imm:
	regs[5] = 0x65749338, opcode= 0x04
0x162c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1630: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1635: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1639: jmp_imm:
	pc += 0x1, opcode= 0x08
0x163e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1644: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x164a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x164d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1650: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1653: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1656: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1659: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x165c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1660: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1665: mov_imm:
	regs[5] = 0x91123681, opcode= 0x04
0x166b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x166f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1674: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1677: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x167a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x167d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1680: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1683: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1686: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1689: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x168c: mov_imm:
	regs[5] = 0x1bc8fbc1, opcode= 0x04
0x1692: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1695: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x08
0x169e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x16a4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x16aa: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x16ae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16b3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x16b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x16ba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x16c2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x16c6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x16ce: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x16d1: mov_imm:
	regs[5] = 0x8ff8c54a, opcode= 0x04
0x16d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x16da: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x16dd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x16e0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x16e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x16e7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x16ef: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x16f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x16f5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x16f9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16fe: mov_imm:
	regs[5] = 0xbcb68bd, opcode= 0x04
0x1704: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1708: jmp_imm:
	pc += 0x1, opcode= 0x08
0x170d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1710: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1716: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x171c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1725: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1728: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x172b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x172e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1731: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1734: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1737: mov_imm:
	regs[5] = 0x9b459980, opcode= 0x04
0x173d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1740: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1743: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1746: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1749: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x174d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1752: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1755: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1758: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x175b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x175e: mov_imm:
	regs[5] = 0xb81b61e6, opcode= 0x04
0x1764: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1767: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x176a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1770: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1776: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1779: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x177c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x177f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1782: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1785: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1788: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x178b: mov_imm:
	regs[5] = 0x5436bfba, opcode= 0x04
0x1792: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1797: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x179a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x179d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x17a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17a6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x17aa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x17b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x17bb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x17be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x17c1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x17c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17ca: mov_imm:
	regs[5] = 0xccccadb0, opcode= 0x04
0x17d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x17d3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x17d6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x17dc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x17e2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x17e5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x17e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x17f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x17f4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x17f8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1801: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1806: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1809: mov_imm:
	regs[5] = 0xec697321, opcode= 0x04
0x180f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1812: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1815: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1818: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x181b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x181e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1821: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1824: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1827: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x182a: mov_imm:
	regs[5] = 0x5d4ca477, opcode= 0x04
0x1830: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1833: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1836: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x183c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1843: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1848: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x184b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x184e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1851: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1854: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1857: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x185b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1860: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1864: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1869: mov_imm:
	regs[5] = 0x5647ad37, opcode= 0x04
0x1870: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1875: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1878: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x187b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x187e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1881: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1885: jmp_imm:
	pc += 0x1, opcode= 0x08
0x188a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1893: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1896: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x189a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x189f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x18a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18a8: mov_imm:
	regs[5] = 0x6879576b, opcode= 0x04
0x18ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x18b2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18b7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x18ba: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x18c0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x18c6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x18c9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x18cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x18cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x18d2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x18d6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18e4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x18e7: mov_imm:
	regs[5] = 0x219c4ff0, opcode= 0x04
0x18ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x18f0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x18f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18f9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x18fd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1902: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1905: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1908: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x190b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x190e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1911: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1915: jmp_imm:
	pc += 0x1, opcode= 0x08
0x191a: mov_imm:
	regs[5] = 0xa90e1337, opcode= 0x04
0x1920: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1923: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1926: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x192c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1938: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x193b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x193e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1941: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1944: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1948: jmp_imm:
	pc += 0x1, opcode= 0x08
0x194d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1951: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1956: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x195a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x195f: mov_imm:
	regs[5] = 0xa4c48381, opcode= 0x04
0x1965: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1968: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x196c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1971: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1974: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1977: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x197a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x197d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1980: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1984: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1989: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x198c: mov_imm:
	regs[5] = 0x36460945, opcode= 0x04
0x1992: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1995: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1998: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x199f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19a4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x19aa: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x19ad: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x19b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x19b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x19b6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x19b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x19bc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x19bf: mov_imm:
	regs[5] = 0x266338ad, opcode= 0x04
0x19c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x19c8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x19cb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x19ce: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x19d2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x19da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x19de: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19e3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x19e7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x19f0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19f5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x19f9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19fe: mov_imm:
	regs[5] = 0x9ee5f588, opcode= 0x04
0x1a04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a07: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1a0a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1a11: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a16: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a22: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1a26: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a2b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1a2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a34: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a38: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a46: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1a4a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a4f: mov_imm:
	regs[5] = 0xd88c053f, opcode= 0x04
0x1a56: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a5f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a64: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1a67: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1a6a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1a6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a73: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a7a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a7f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1a82: mov_imm:
	regs[5] = 0xa8b258bc, opcode= 0x04
0x1a88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a8b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1a8e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1a94: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1a9a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1a9d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1aa0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1aa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1aa6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1aa9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1aac: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1ab0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ab5: mov_imm:
	regs[5] = 0xaff05e11, opcode= 0x04
0x1abb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1abe: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1ac1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ac5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1aca: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1acd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ad0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ad3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ad6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ad9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1adc: mov_imm:
	regs[5] = 0x1454b18e, opcode= 0x04
0x1ae3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ae8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1aec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1af1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1afa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1b00: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1b07: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b0c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1b0f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1b12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b19: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b1e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1b25: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b2a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1b2d: mov_imm:
	regs[5] = 0x937e9fb3, opcode= 0x04
0x1b33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1b36: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1b39: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1b3c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1b3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b46: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b4b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1b52: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b57: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1b5b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b60: mov_imm:
	regs[5] = 0xe59da9fa, opcode= 0x04
0x1b66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1b69: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1b6c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1b72: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1b79: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b7e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1b82: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b87: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1b8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b8e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b97: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b9c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ba0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ba5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ba8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1bac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bb1: mov_imm:
	regs[5] = 0x5a3f0acf, opcode= 0x04
0x1bb7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1bba: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1bbe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bc3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1bc6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1bc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1bcc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1bd0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bd5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1bd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1bdb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1bde: mov_imm:
	regs[5] = 0x42dc0c6c, opcode= 0x04
0x1be4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1be8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bed: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1bf1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bf6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c02: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1c08: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1c0b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1c0f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c1b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c20: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1c26: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1c29: mov_imm:
	regs[5] = 0x9d4ddebf, opcode= 0x04
0x1c2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1c32: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1c35: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1c38: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1c3c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c47: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1c4d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1c51: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c56: mov_imm:
	regs[5] = 0x14f927c0, opcode= 0x04
0x1c5d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1c65: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c6e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1c74: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1c7a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1c7d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1c80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c86: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c8a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1c92: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1c95: mov_imm:
	regs[5] = 0x67aec39, opcode= 0x04
0x1c9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1c9e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1ca1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ca4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1ca7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1caa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1cad: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1cb1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1cb9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1cbc: mov_imm:
	regs[5] = 0x388704ed, opcode= 0x04
0x1cc2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1cc5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1cc8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1cce: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1cd5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cda: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1cdd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ce6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ce9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1cec: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1cef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1cf2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1cf5: mov_imm:
	regs[5] = 0x364dc6db, opcode= 0x04
0x1cfb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1cfe: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1d01: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1d05: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d0a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1d0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d14: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d19: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d1d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1d25: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d2e: mov_imm:
	regs[5] = 0x691cf232, opcode= 0x04
0x1d34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1d37: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1d3a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1d40: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1d46: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1d4a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d4f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1d52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d58: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d64: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1d67: mov_imm:
	regs[5] = 0xa73d9280, opcode= 0x04
0x1d6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1d70: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1d73: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d7c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1d80: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d89: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d91: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d95: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1d9d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1da0: mov_imm:
	regs[5] = 0xf7cfb8ba, opcode= 0x04
0x1da6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1da9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1dad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1db2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1db8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1dbf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dc4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1dc7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1dca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1dcd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1dd0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1dd3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1dd6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1dd9: mov_imm:
	regs[5] = 0xe2e5efa8, opcode= 0x04
0x1ddf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1de2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1de6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1deb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1dee: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1df1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1df4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1df7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1dfa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1dfd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1e00: mov_imm:
	regs[5] = 0xc7a76b92, opcode= 0x04
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1e10: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e15: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1e19: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e1e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1e24: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e30: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1e33: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e49: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e4e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e52: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1e5a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1e5e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e63: mov_imm:
	regs[5] = 0xdc25759d, opcode= 0x04
0x1e69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1e6c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1e70: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e75: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1e78: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1e7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e7f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e88: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e8d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e91: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1e99: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1e9d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ea2: mov_imm:
	regs[5] = 0xbcd7885d, opcode= 0x04
0x1ea8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1eab: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1eae: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1eba: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1ec0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1ec3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1ec6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ec9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ecc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ed0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ed5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ed8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1edb: mov_imm:
	regs[5] = 0xb2c8b7ac, opcode= 0x04
0x1ee1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ee4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1ee8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1eed: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ef1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ef6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1efa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1eff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f06: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f0b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1f11: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1f14: mov_imm:
	regs[5] = 0x46ee2fd8, opcode= 0x04
0x1f1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1f1d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1f21: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f26: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1f2c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1f33: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f38: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1f3c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f41: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1f44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f4a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1f51: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f56: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1f59: mov_imm:
	regs[5] = 0x1a1c7bd, opcode= 0x04
0x1f5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1f62: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1f66: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f6b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1f6e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1f72: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f7e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f83: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f87: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1f8f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1f92: mov_imm:
	regs[5] = 0x6b117991, opcode= 0x04
0x1f98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1f9b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1f9e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1fa4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fb0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1fb3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1fb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1fb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1fbc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1fc0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1fc8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1fcb: mov_imm:
	regs[5] = 0xd91d9398, opcode= 0x04
0x1fd1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1fd5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fda: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1fdd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1fe1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fe6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1fe9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1fec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ff5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ff8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ffb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ffe: mov_imm:
	regs[5] = 0x6d100601, opcode= 0x04
0x2004: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2007: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x200b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2010: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2016: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x201c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x201f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2023: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2028: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x202c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2031: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2035: jmp_imm:
	pc += 0x1, opcode= 0x08
0x203a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x203e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2043: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2047: jmp_imm:
	pc += 0x1, opcode= 0x08
0x204c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x204f: mov_imm:
	regs[5] = 0xd2ba9ef8, opcode= 0x04
0x2055: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2058: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x205c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2061: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2065: jmp_imm:
	pc += 0x1, opcode= 0x08
0x206a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x206d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2071: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2076: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2079: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x207c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x207f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2082: mov_imm:
	regs[5] = 0xebd21d20, opcode= 0x04
0x2088: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x208b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x208e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2094: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x209b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20a0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x20a3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x20a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x20a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x20ac: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x20af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x20b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20b8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x20bb: mov_imm:
	regs[5] = 0x927d8b12, opcode= 0x04
0x20c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x20c4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x20c7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x20ca: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x20cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x20d1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x20d9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x20dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x20df: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x20e2: mov_imm:
	regs[5] = 0x2d472d88, opcode= 0x04
0x20e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x20eb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x20ee: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x20f4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x20fa: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x20fd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2100: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2104: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2109: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x210c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x210f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2112: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2115: mov_imm:
	regs[5] = 0xfa80f35e, opcode= 0x04
0x211c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2121: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2124: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2127: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x212a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2133: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2136: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2139: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x213c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x213f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2142: mov_imm:
	regs[5] = 0x99c78dad, opcode= 0x04
0x2148: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x214b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x214f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2154: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x215a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2161: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2166: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2169: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x216d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2172: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2175: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2178: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x217c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2181: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2184: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2187: mov_imm:
	regs[5] = 0x434c0359, opcode= 0x04
0x218d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2191: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2196: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2199: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x219c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x219f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x21a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x21a5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x21a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x21ab: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x21ae: mov_imm:
	regs[5] = 0xf5d927c2, opcode= 0x04
0x21b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x21b8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21bd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x21c0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x21c6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x21cc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x21cf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x21d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x21d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x21d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21de: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x21e2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x21eb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21f0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x21f3: mov_imm:
	regs[5] = 0xf4c87fbc, opcode= 0x04
0x21f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x21fc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x21ff: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2202: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2205: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2209: jmp_imm:
	pc += 0x1, opcode= 0x08
0x220e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2211: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2214: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2218: jmp_imm:
	pc += 0x1, opcode= 0x08
0x221d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2226: mov_imm:
	regs[5] = 0x2209cebb, opcode= 0x04
0x222c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x222f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2232: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2239: jmp_imm:
	pc += 0x1, opcode= 0x08
0x223e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2245: jmp_imm:
	pc += 0x1, opcode= 0x08
0x224a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x224d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2250: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2253: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2256: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x225a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x225f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2263: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2268: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x226c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2271: mov_imm:
	regs[5] = 0xf8652e22, opcode= 0x04
0x2277: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x227a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x227d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2281: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2286: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2289: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x228c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x228f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2292: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2296: jmp_imm:
	pc += 0x1, opcode= 0x08
0x229b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x229e: mov_imm:
	regs[5] = 0x8af967fa, opcode= 0x04
0x22a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x22a7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x22aa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x22b0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x22b6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x22b9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x22bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x22bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22c3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22c8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x22cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x22ce: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x22d1: mov_imm:
	regs[5] = 0x8a706ad5, opcode= 0x04
0x22d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x22e0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x22e3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x22e6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x22e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x22ed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22f5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x22f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x22fc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2301: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2305: jmp_imm:
	pc += 0x1, opcode= 0x08
0x230a: mov_imm:
	regs[5] = 0x872bcc36, opcode= 0x04
0x2310: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2313: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2316: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x231c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2322: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2325: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2329: jmp_imm:
	pc += 0x1, opcode= 0x08
0x232e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2331: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2334: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2338: jmp_imm:
	pc += 0x1, opcode= 0x08
0x233d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2340: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2344: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2349: mov_imm:
	regs[5] = 0x261d1768, opcode= 0x04
0x2350: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2355: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2358: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x235b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x235e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2362: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2367: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2370: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2373: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2376: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2379: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x237c: mov_imm:
	regs[5] = 0x9d6389d4, opcode= 0x04
0x2382: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2385: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2388: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x238e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2394: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2397: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x239a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x239e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x23a6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x23a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23b2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x23b5: mov_imm:
	regs[5] = 0xda470103, opcode= 0x04
0x23bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23c4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x23c7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x23ca: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x23cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x23d1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x23d9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x23dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23e5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x23e8: mov_imm:
	regs[5] = 0x3bf9e0f2, opcode= 0x04
0x23ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x23f1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x23f4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x23fa: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2400: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2403: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2406: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2409: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x240c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x240f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2412: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2415: mov_imm:
	regs[5] = 0x2931234d, opcode= 0x04
0x241b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x241e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2421: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2425: jmp_imm:
	pc += 0x1, opcode= 0x08
0x242a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x242d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2431: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2436: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x243a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x243f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2442: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x08
0x244b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x244e: mov_imm:
	regs[5] = 0x9143ac3f, opcode= 0x04
0x2454: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2458: jmp_imm:
	pc += 0x1, opcode= 0x08
0x245d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2466: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x246c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2472: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2476: jmp_imm:
	pc += 0x1, opcode= 0x08
0x247b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x247e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2482: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2487: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x248a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x248d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2490: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2494: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2499: mov_imm:
	regs[5] = 0xc3ce4103, opcode= 0x04
0x249f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x24a2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x24a5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x24a8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x24ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x24ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24b7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x24ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x24bd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x24c0: mov_imm:
	regs[5] = 0x9b2a600c, opcode= 0x04
0x24c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x24c9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x24cc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x24d2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x24d8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x24dc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24e1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x24e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x24ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x24f0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x24f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x24f6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x24fa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24ff: mov_imm:
	regs[5] = 0x3956ece5, opcode= 0x04
0x2505: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2509: jmp_imm:
	pc += 0x1, opcode= 0x08
0x250e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2512: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2517: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x251a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x251d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2520: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2523: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2526: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x252a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x252f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2532: mov_imm:
	regs[5] = 0xbdbbc197, opcode= 0x04
0x2538: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x253b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x253f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2544: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x254b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2550: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2556: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x255a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x255f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2563: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2568: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x256b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x256f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2574: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2577: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x257a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x257e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2583: mov_imm:
	regs[5] = 0x9110a834, opcode= 0x04
0x258a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x258f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2592: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2595: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2598: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x259b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x259e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x25a2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25a7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x25aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x25ae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25b3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x25b6: mov_imm:
	regs[5] = 0xacbbbf42, opcode= 0x04
0x25bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x25bf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x25c2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x25c8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x25cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25d4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x25d7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x25da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x25dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x25e0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x25e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x25e6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x25ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25ef: mov_imm:
	regs[5] = 0x5b9a4bd2, opcode= 0x04
0x25f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x25f8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x25fb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x25fe: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2601: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2604: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2607: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x260a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x260e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2613: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2616: mov_imm:
	regs[5] = 0xe29f35b4, opcode= 0x04
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2622: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2625: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2629: jmp_imm:
	pc += 0x1, opcode= 0x08
0x262e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2634: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x263a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x263d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2640: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2643: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2646: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2649: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x264c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2650: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2655: mov_imm:
	regs[5] = 0xc8da1c3e, opcode= 0x04
0x265b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x265f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2664: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2668: jmp_imm:
	pc += 0x1, opcode= 0x08
0x266d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2670: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2674: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2679: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x267c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x267f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2682: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2686: jmp_imm:
	pc += 0x1, opcode= 0x08
0x268b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x268f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2694: mov_imm:
	regs[5] = 0x86a2ebe8, opcode= 0x04
0x269a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x269d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x26a0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x26a6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x26ac: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x26af: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x26b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x26bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x26c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26ca: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x26cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x26d0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x26d4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26d9: mov_imm:
	regs[5] = 0x7c084cbe, opcode= 0x04
0x26df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x26e2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x26e5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x26e8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x26eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x26ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x26f2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26f7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x26fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x26fe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2703: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2706: mov_imm:
	regs[5] = 0x7f3f188d, opcode= 0x04
0x270c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x270f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2712: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2718: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x271e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2722: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2727: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x272a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x272d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2731: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2736: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2739: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x273c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x273f: mov_imm:
	regs[5] = 0x4aebcbe6, opcode= 0x04
0x2746: jmp_imm:
	pc += 0x1, opcode= 0x08
0x274b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x274e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2751: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2755: jmp_imm:
	pc += 0x1, opcode= 0x08
0x275a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x275d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2760: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2764: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2769: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x276c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x276f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2773: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2778: mov_imm:
	regs[5] = 0xe52f2c9b, opcode= 0x04
0x277e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2781: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2784: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x278a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2790: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2793: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2796: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2799: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x279c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x279f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x27a2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x27a5: mov_imm:
	regs[5] = 0x15b3f085, opcode= 0x04
0x27ac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x27b4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x27b7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x27ba: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x27bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x27c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x27c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27c9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x27cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x27d5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x27d8: mov_imm:
	regs[5] = 0x9bdb68a8, opcode= 0x04
0x27de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x27e1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x27e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27ea: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x27f0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x27f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27fc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x27ff: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2802: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2805: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2808: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x280b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x280e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2811: mov_imm:
	regs[5] = 0x44f85df5, opcode= 0x04
0x2818: jmp_imm:
	pc += 0x1, opcode= 0x08
0x281d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2820: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2823: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2827: jmp_imm:
	pc += 0x1, opcode= 0x08
0x282c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x282f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2832: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2835: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2838: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x283b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x283e: mov_imm:
	regs[5] = 0x22c4a3fc, opcode= 0x04
0x2844: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2847: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x284a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2850: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2857: jmp_imm:
	pc += 0x1, opcode= 0x08
0x285c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x285f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2862: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2865: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2868: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x286c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2871: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2875: jmp_imm:
	pc += 0x1, opcode= 0x08
0x287a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x287e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2883: mov_imm:
	regs[5] = 0x566a6f4c, opcode= 0x04
0x2889: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x288c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x288f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2892: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2895: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2898: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x289b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x289e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x28a1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x28a4: mov_imm:
	regs[5] = 0x3458bae4, opcode= 0x04
0x28aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x28ad: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x28b0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x28b6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x28bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28c2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x28c5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x28c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x28cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x28ce: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x28d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x28d4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x28d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28dd: mov_imm:
	regs[5] = 0x89f5fe5, opcode= 0x04
0x28e4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x28ec: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x28ef: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x28f2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x28f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x28f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x28fb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x28fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2901: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2904: mov_imm:
	regs[5] = 0x7b6a86d, opcode= 0x04
0x290a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x290d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2911: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2916: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x291d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2922: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2928: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x292b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x292e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2932: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2937: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x293a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x293e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2943: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2946: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2949: mov_imm:
	regs[5] = 0xb06792de, opcode= 0x04
0x2950: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2955: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2958: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x295b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x295e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2961: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2965: jmp_imm:
	pc += 0x1, opcode= 0x08
0x296a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x296e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2973: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2976: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2979: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x297c: mov_imm:
	regs[5] = 0x2e82121d, opcode= 0x04
0x2983: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2988: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x298b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x298e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2994: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x299a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x299d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x29a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x29a4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x29ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29b2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x29b8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x29bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29c1: mov_imm:
	regs[5] = 0xc0b14cf3, opcode= 0x04
0x29c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x29ca: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x29ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29d3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x29d6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x29d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x29dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x29df: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x29e5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x29e8: mov_imm:
	regs[5] = 0x88ceebbb, opcode= 0x04
0x29ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x29f1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x29f5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29fa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2a00: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2a06: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2a09: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2a0d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a19: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a1e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2a25: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a2a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2a2d: mov_imm:
	regs[5] = 0xca6308e0, opcode= 0x04
0x2a33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a36: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2a39: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2a3c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2a3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a43: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a4c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a51: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2a57: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2a5a: mov_imm:
	regs[5] = 0x9a8dbb09, opcode= 0x04
0x2a60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a63: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2a66: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2a6c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2a72: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2a75: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2a79: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a84: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2a8a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2a8d: mov_imm:
	regs[5] = 0x3921d55a, opcode= 0x04
0x2a93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a96: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2a9a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a9f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2aa3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2aa8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2aab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2aae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ab2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ab7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2aba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2abe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ac3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2ac6: mov_imm:
	regs[5] = 0xc8b45cb3, opcode= 0x04
0x2acd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ad2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ad6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2adb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2ade: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2ae4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2aeb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2af0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2af4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2af9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2afc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2aff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b03: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b08: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b0e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2b11: mov_imm:
	regs[5] = 0x332af0ea, opcode= 0x04
0x2b17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2b1a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2b1d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2b20: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2b23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b29: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b2f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2b33: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b38: mov_imm:
	regs[5] = 0x3ded3847, opcode= 0x04
0x2b3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2b41: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2b44: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2b4a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2b50: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2b53: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b62: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b68: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2b6b: mov_imm:
	regs[5] = 0xc5e0d1a9, opcode= 0x04
0x2b71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2b74: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2b77: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2b7a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2b7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b84: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b89: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b8f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2b93: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b98: mov_imm:
	regs[5] = 0x8882ae11, opcode= 0x04
0x2b9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ba1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2ba4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2baa: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bb6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2bb9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2bbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2bbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2bc2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2bc6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bcb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2bce: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2bd1: mov_imm:
	regs[5] = 0xd151e19f, opcode= 0x04
0x2bd8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bdd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2be0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2be3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2be7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bec: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2bef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2bf2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2bf5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2bf8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2bfb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2bfe: mov_imm:
	regs[5] = 0x163a4dad, opcode= 0x04
0x2c04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2c08: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c0d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2c11: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c16: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2c1c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2c22: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2c26: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c2b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2c2f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c3a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2c40: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2c43: mov_imm:
	regs[5] = 0x442e0607, opcode= 0x04
0x2c4a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2c52: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2c55: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2c58: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2c5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c62: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c67: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2c73: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2c76: mov_imm:
	regs[5] = 0xc0fea00a, opcode= 0x04
0x2c7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2c7f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2c82: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2c89: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c8e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2c94: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2c97: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2c9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ca1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ca6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2caa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2caf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2cb3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cb8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2cbb: mov_imm:
	regs[5] = 0x723f8296, opcode= 0x04
0x2cc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2cc4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2cc7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2ccb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cd0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2cd4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2cdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ce0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ce5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2cf2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cf7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2cfa: mov_imm:
	regs[5] = 0xb0b163fd, opcode= 0x04
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2d09: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2d0c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d18: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2d1e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2d21: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2d24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d2a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d30: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2d34: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d39: mov_imm:
	regs[5] = 0xc1c19dd5, opcode= 0x04
0x2d3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2d43: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d48: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2d4b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2d4e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2d51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d57: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d5d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2d60: mov_imm:
	regs[5] = 0xc79f0d14, opcode= 0x04
0x2d66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2d6a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d6f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2d73: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d78: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2d7e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2d85: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d8a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2d8d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2d90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d96: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d9c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2d9f: mov_imm:
	regs[5] = 0xf4b0d1b5, opcode= 0x04
0x2da5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2da8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2dab: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2dae: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2db1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2db4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2db7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2dba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2dbd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2dc1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dc6: mov_imm:
	regs[5] = 0xc189d028, opcode= 0x04
0x2dcc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2dcf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2dd2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2dd8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2dde: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2de1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2de4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2de7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2dea: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ded: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2df0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2df3: mov_imm:
	regs[5] = 0x1526c1ed, opcode= 0x04
0x2dfa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2e02: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2e05: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2e09: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e0e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2e12: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e1d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2e29: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2e2d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e32: mov_imm:
	regs[5] = 0xf97ee946, opcode= 0x04
0x2e39: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2e41: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2e45: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e4a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2e50: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2e56: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2e59: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2e5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e62: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2e69: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e6e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2e71: mov_imm:
	regs[5] = 0x19f34d4, opcode= 0x04
0x2e78: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2e80: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2e84: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e89: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2e8d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e92: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2e96: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ea1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ea4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2ea7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2eaa: mov_imm:
	regs[5] = 0xd029301e, opcode= 0x04
0x2eb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2eb3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ebc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2ec2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2ec8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2ecc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ed1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2ed4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ed8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2edd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ee1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ee6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ee9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2eec: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2ef0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ef5: mov_imm:
	regs[5] = 0xf65b0e8, opcode= 0x04
0x2efb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2efe: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2f02: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f07: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2f0a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2f0e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f19: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f1d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2f26: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f2b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2f2e: mov_imm:
	regs[5] = 0x3fdcaca0, opcode= 0x04
0x2f34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2f37: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2f3a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2f40: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2f47: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f4c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2f4f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2f52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f58: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2f5e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2f61: mov_imm:
	regs[5] = 0xc2552f08, opcode= 0x04
0x2f67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2f6b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f70: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2f73: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2f77: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f7c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2f80: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f89: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f91: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2f98: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f9d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2fa0: mov_imm:
	regs[5] = 0x59ef32b0, opcode= 0x04
0x2fa6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2fa9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2fac: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2fb2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2fb8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2fbb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2fbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2fc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2fc5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fca: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2fcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2fd0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2fd3: mov_imm:
	regs[5] = 0xf356410c, opcode= 0x04
0x2fda: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2fe2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2fe6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2feb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2fee: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2ff1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ff4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ff7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ffa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2ffd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3000: mov_imm:
	regs[5] = 0xdabf6d25, opcode= 0x04
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x08
0x300c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x300f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3012: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x08
0x301e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3024: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3027: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x302b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3030: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3033: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3036: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x303a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x303f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3043: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3048: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x304b: mov_imm:
	regs[5] = 0xa9c45270, opcode= 0x04
0x3051: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3054: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3057: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x305a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x305d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3060: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3063: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3066: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3069: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x306c: mov_imm:
	regs[5] = 0x1b316228, opcode= 0x04
0x3072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3075: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3078: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x307e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3084: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3087: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x308a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x308e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3093: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3096: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x309a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x309f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x30a2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x30a5: mov_imm:
	regs[5] = 0x811372e0, opcode= 0x04
0x30ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x30ae: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x30b1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x30b4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x30b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x30ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x30bd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x30c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x30c3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x30c6: mov_imm:
	regs[5] = 0x8f739e4b, opcode= 0x04
0x30cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x30d0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30d5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x30d8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x30df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30e4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x30ea: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x30ed: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x30f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x30f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3102: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3108: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x310c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3111: mov_imm:
	regs[5] = 0x6986c67d, opcode= 0x04
0x3117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x311a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x311d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3121: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3126: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3129: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x312d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3132: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3136: jmp_imm:
	pc += 0x1, opcode= 0x08
0x313b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x313e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3142: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3147: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x314b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3150: mov_imm:
	regs[5] = 0x685986f4, opcode= 0x04
0x3156: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3159: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x315c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3162: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3168: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x316b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x316e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3171: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3175: jmp_imm:
	pc += 0x1, opcode= 0x08
0x317a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x317d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3180: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3184: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3189: mov_imm:
	regs[5] = 0x17c5f461, opcode= 0x04
0x318f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3192: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3195: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x08
0x319e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x31a2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x31ab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x31b3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x31b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x31b9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x31bc: mov_imm:
	regs[5] = 0x34a514a6, opcode= 0x04
0x31c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x31c5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x31c8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x31ce: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x31d4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x31d7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x31da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x31dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x31e0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x31e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x31e6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x31e9: mov_imm:
	regs[5] = 0xc200bfdb, opcode= 0x04
0x31f0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x31f8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x31fb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x31fe: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3201: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3204: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3207: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x320b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3210: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3213: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3216: mov_imm:
	regs[5] = 0xc8595ad1, opcode= 0x04
0x321c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3220: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3225: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3228: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x322f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3234: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x323a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x323d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3240: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3243: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3246: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3249: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x324c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x324f: mov_imm:
	regs[5] = 0x67d956a, opcode= 0x04
0x3255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3258: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x325b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x325e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3262: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3267: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x326a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x326e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3273: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3276: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x327a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x327f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3282: mov_imm:
	regs[5] = 0x8f48b4d7, opcode= 0x04
0x3288: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x328b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x328e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3295: jmp_imm:
	pc += 0x1, opcode= 0x08
0x329a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x32a0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x32a3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x32a7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x32af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x32b2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x32b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x32b8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x32bb: mov_imm:
	regs[5] = 0xeef8d867, opcode= 0x04
0x32c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x32c4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x32c8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32cd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x32d0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x32d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x32d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x32da: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32df: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x32e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x32e5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32ee: mov_imm:
	regs[5] = 0x8092b2a, opcode= 0x04
0x32f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x32f8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32fd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3300: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3306: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x330c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3310: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3315: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3318: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x331b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x331e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3321: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3324: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3327: mov_imm:
	regs[5] = 0x2308efaf, opcode= 0x04
0x332d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3330: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3333: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3336: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x333f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3342: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3346: jmp_imm:
	pc += 0x1, opcode= 0x08
0x334b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x334e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3351: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3355: jmp_imm:
	pc += 0x1, opcode= 0x08
0x335a: mov_imm:
	regs[5] = 0xe8b6f264, opcode= 0x04
0x3361: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3366: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x336a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x336f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3372: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3378: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x337e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3381: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3384: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3387: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x338a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x338d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3390: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3393: mov_imm:
	regs[5] = 0x8afccc41, opcode= 0x04
0x3399: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x339c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x339f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x33a2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x33a6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x33ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x33b1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x33b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x33b7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x33ba: mov_imm:
	regs[5] = 0x33c23e2d, opcode= 0x04
0x33c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x33c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33c9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x33cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33d2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x33d8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x33de: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x33e1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x33e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x33e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x33f0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x33f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x33fc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x33ff: mov_imm:
	regs[5] = 0x6b32d9ae, opcode= 0x04
0x3406: jmp_imm:
	pc += 0x1, opcode= 0x08
0x340b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3414: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3417: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x341a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x341d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3420: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3424: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3429: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x342c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x342f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3433: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3438: mov_imm:
	regs[5] = 0x4a17aaea, opcode= 0x04
0x343e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3441: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3444: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x344a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3450: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3453: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3456: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3459: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x345d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3462: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3465: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3469: jmp_imm:
	pc += 0x1, opcode= 0x08
0x346e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3472: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3477: mov_imm:
	regs[5] = 0x85e1bb44, opcode= 0x04
0x347d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3480: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3483: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3486: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3489: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x348c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3490: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3495: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3499: jmp_imm:
	pc += 0x1, opcode= 0x08
0x349e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x34a1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x34a4: mov_imm:
	regs[5] = 0x62aae6a1, opcode= 0x04
0x34aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x34ad: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x34b0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x34b6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x34bc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x34c0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34c5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x34c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x34cc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x34d4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x34d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x34da: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x34dd: mov_imm:
	regs[5] = 0x222c1207, opcode= 0x04
0x34e4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x34ed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34f2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x34f6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34fb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x34fe: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3501: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3504: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3507: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x350b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3510: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3513: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3516: mov_imm:
	regs[5] = 0xfef1f94b, opcode= 0x04
0x351c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x351f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3522: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3528: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x352e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3531: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3534: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3537: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x353a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x353d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3540: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3543: mov_imm:
	regs[5] = 0xef4cede5, opcode= 0x04
0x3549: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x354c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x354f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3552: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3555: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3558: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x355b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x355e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3562: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3567: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x356a: mov_imm:
	regs[5] = 0x80ced6f0, opcode= 0x04
0x3570: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3574: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3579: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x357d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3582: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3588: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3594: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3598: jmp_imm:
	pc += 0x1, opcode= 0x08
0x359d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x35a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x35a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35a6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x35a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x35ac: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x35b0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35b5: mov_imm:
	regs[5] = 0xbd62ffa3, opcode= 0x04
0x35bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x35c4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x35c7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x35ca: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x35cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x35d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35d4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35d9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x35dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x35df: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35e8: mov_imm:
	regs[5] = 0x9b576cce, opcode= 0x04
0x35ef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x35f7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x35fa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3601: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3606: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x360c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x360f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3612: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3616: jmp_imm:
	pc += 0x1, opcode= 0x08
0x361b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x361e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3621: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3625: jmp_imm:
	pc += 0x1, opcode= 0x08
0x362a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x362d: mov_imm:
	regs[5] = 0x32752aa2, opcode= 0x04
0x3634: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3639: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x363d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3642: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3645: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3649: jmp_imm:
	pc += 0x1, opcode= 0x08
0x364e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3651: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3655: jmp_imm:
	pc += 0x1, opcode= 0x08
0x365a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x365d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3661: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3666: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3669: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x366d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3672: mov_imm:
	regs[5] = 0x6aa1bd53, opcode= 0x04
0x3678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3681: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3685: jmp_imm:
	pc += 0x1, opcode= 0x08
0x368a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3690: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3697: jmp_imm:
	pc += 0x1, opcode= 0x08
0x369c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x36a0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36a5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x36a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x36ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x36af: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36b4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x36b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x36ba: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x36bd: mov_imm:
	regs[5] = 0xc289723d, opcode= 0x04
0x36c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x36c6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x36ca: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36cf: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x36d2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x36d6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x36de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x36e1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x36e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x36e7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x36eb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36f0: mov_imm:
	regs[5] = 0x508e5d84, opcode= 0x04
0x36f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x36f9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x36fc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3702: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3708: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x370b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x370e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3711: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3714: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3717: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x371a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x371e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3723: mov_imm:
	regs[5] = 0xb71e02aa, opcode= 0x04
0x3729: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x372c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3730: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3735: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3738: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x373b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x373e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3741: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3744: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3747: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x374a: mov_imm:
	regs[5] = 0x58993752, opcode= 0x04
0x3750: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3754: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3759: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x375c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3763: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3768: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x376e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3771: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3774: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3777: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x377a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x377d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3780: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3784: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3789: mov_imm:
	regs[5] = 0xa4768fe4, opcode= 0x04
0x378f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3793: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3798: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x379c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x37a1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x37a4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x37a8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x37ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x37b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x37b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x37b9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x37bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x37c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x37c5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x37c8: mov_imm:
	regs[5] = 0x678e0490, opcode= 0x04
0x37ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x37d1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x37d4: mov_imm:
	regs[30] = 0x3277f2b3, opcode= 0x04
0x37da: mov_imm:
	regs[31] = 0x49f75029, opcode= 0x04
0x37e1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x37e6: xor_regs:
	regs[0] ^= regs[30], opcode= 0x00
0x37e9: xor_regs:
	regs[1] ^= regs[31], opcode= 0x00
max register index:31
