// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="mean_shift_accel_mean_shift_accel,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.920000,HLS_SYN_LAT=14054726,HLS_SYN_TPT=none,HLS_SYN_MEM=60,HLS_SYN_DSP=0,HLS_SYN_FF=12771,HLS_SYN_LUT=17192,HLS_VERSION=2021_1}" *)

module mean_shift_accel (
        ap_clk,
        ap_rst_n,
        event_done,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY,
        m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY,
        m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST,
        m_axi_gmem4_WID,
        m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST,
        m_axi_gmem4_RID,
        m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID,
        m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP,
        m_axi_gmem4_BID,
        m_axi_gmem4_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        m_axi_gmem5_AWVALID,
        m_axi_gmem5_AWREADY,
        m_axi_gmem5_AWADDR,
        m_axi_gmem5_AWID,
        m_axi_gmem5_AWLEN,
        m_axi_gmem5_AWSIZE,
        m_axi_gmem5_AWBURST,
        m_axi_gmem5_AWLOCK,
        m_axi_gmem5_AWCACHE,
        m_axi_gmem5_AWPROT,
        m_axi_gmem5_AWQOS,
        m_axi_gmem5_AWREGION,
        m_axi_gmem5_AWUSER,
        m_axi_gmem5_WVALID,
        m_axi_gmem5_WREADY,
        m_axi_gmem5_WDATA,
        m_axi_gmem5_WSTRB,
        m_axi_gmem5_WLAST,
        m_axi_gmem5_WID,
        m_axi_gmem5_WUSER,
        m_axi_gmem5_ARVALID,
        m_axi_gmem5_ARREADY,
        m_axi_gmem5_ARADDR,
        m_axi_gmem5_ARID,
        m_axi_gmem5_ARLEN,
        m_axi_gmem5_ARSIZE,
        m_axi_gmem5_ARBURST,
        m_axi_gmem5_ARLOCK,
        m_axi_gmem5_ARCACHE,
        m_axi_gmem5_ARPROT,
        m_axi_gmem5_ARQOS,
        m_axi_gmem5_ARREGION,
        m_axi_gmem5_ARUSER,
        m_axi_gmem5_RVALID,
        m_axi_gmem5_RREADY,
        m_axi_gmem5_RDATA,
        m_axi_gmem5_RLAST,
        m_axi_gmem5_RID,
        m_axi_gmem5_RUSER,
        m_axi_gmem5_RRESP,
        m_axi_gmem5_BVALID,
        m_axi_gmem5_BREADY,
        m_axi_gmem5_BRESP,
        m_axi_gmem5_BID,
        m_axi_gmem5_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        event_start,
        stall_start_ext,
        stall_done_ext,
        stall_start_str,
        stall_done_str,
        stall_start_int,
        stall_done_int
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM4_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM4_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM4_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM4_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_USER_VALUE = 0;
parameter    C_M_AXI_GMEM4_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM4_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM5_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM5_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM5_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM5_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_USER_VALUE = 0;
parameter    C_M_AXI_GMEM5_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM5_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM4_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM5_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   event_done;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   m_axi_gmem4_AWVALID;
input   m_axi_gmem4_AWREADY;
output  [C_M_AXI_GMEM4_ADDR_WIDTH - 1:0] m_axi_gmem4_AWADDR;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_AWID;
output  [7:0] m_axi_gmem4_AWLEN;
output  [2:0] m_axi_gmem4_AWSIZE;
output  [1:0] m_axi_gmem4_AWBURST;
output  [1:0] m_axi_gmem4_AWLOCK;
output  [3:0] m_axi_gmem4_AWCACHE;
output  [2:0] m_axi_gmem4_AWPROT;
output  [3:0] m_axi_gmem4_AWQOS;
output  [3:0] m_axi_gmem4_AWREGION;
output  [C_M_AXI_GMEM4_AWUSER_WIDTH - 1:0] m_axi_gmem4_AWUSER;
output   m_axi_gmem4_WVALID;
input   m_axi_gmem4_WREADY;
output  [C_M_AXI_GMEM4_DATA_WIDTH - 1:0] m_axi_gmem4_WDATA;
output  [C_M_AXI_GMEM4_WSTRB_WIDTH - 1:0] m_axi_gmem4_WSTRB;
output   m_axi_gmem4_WLAST;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_WID;
output  [C_M_AXI_GMEM4_WUSER_WIDTH - 1:0] m_axi_gmem4_WUSER;
output   m_axi_gmem4_ARVALID;
input   m_axi_gmem4_ARREADY;
output  [C_M_AXI_GMEM4_ADDR_WIDTH - 1:0] m_axi_gmem4_ARADDR;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_ARID;
output  [7:0] m_axi_gmem4_ARLEN;
output  [2:0] m_axi_gmem4_ARSIZE;
output  [1:0] m_axi_gmem4_ARBURST;
output  [1:0] m_axi_gmem4_ARLOCK;
output  [3:0] m_axi_gmem4_ARCACHE;
output  [2:0] m_axi_gmem4_ARPROT;
output  [3:0] m_axi_gmem4_ARQOS;
output  [3:0] m_axi_gmem4_ARREGION;
output  [C_M_AXI_GMEM4_ARUSER_WIDTH - 1:0] m_axi_gmem4_ARUSER;
input   m_axi_gmem4_RVALID;
output   m_axi_gmem4_RREADY;
input  [C_M_AXI_GMEM4_DATA_WIDTH - 1:0] m_axi_gmem4_RDATA;
input   m_axi_gmem4_RLAST;
input  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_RID;
input  [C_M_AXI_GMEM4_RUSER_WIDTH - 1:0] m_axi_gmem4_RUSER;
input  [1:0] m_axi_gmem4_RRESP;
input   m_axi_gmem4_BVALID;
output   m_axi_gmem4_BREADY;
input  [1:0] m_axi_gmem4_BRESP;
input  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_BID;
input  [C_M_AXI_GMEM4_BUSER_WIDTH - 1:0] m_axi_gmem4_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
output   m_axi_gmem5_AWVALID;
input   m_axi_gmem5_AWREADY;
output  [C_M_AXI_GMEM5_ADDR_WIDTH - 1:0] m_axi_gmem5_AWADDR;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_AWID;
output  [7:0] m_axi_gmem5_AWLEN;
output  [2:0] m_axi_gmem5_AWSIZE;
output  [1:0] m_axi_gmem5_AWBURST;
output  [1:0] m_axi_gmem5_AWLOCK;
output  [3:0] m_axi_gmem5_AWCACHE;
output  [2:0] m_axi_gmem5_AWPROT;
output  [3:0] m_axi_gmem5_AWQOS;
output  [3:0] m_axi_gmem5_AWREGION;
output  [C_M_AXI_GMEM5_AWUSER_WIDTH - 1:0] m_axi_gmem5_AWUSER;
output   m_axi_gmem5_WVALID;
input   m_axi_gmem5_WREADY;
output  [C_M_AXI_GMEM5_DATA_WIDTH - 1:0] m_axi_gmem5_WDATA;
output  [C_M_AXI_GMEM5_WSTRB_WIDTH - 1:0] m_axi_gmem5_WSTRB;
output   m_axi_gmem5_WLAST;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_WID;
output  [C_M_AXI_GMEM5_WUSER_WIDTH - 1:0] m_axi_gmem5_WUSER;
output   m_axi_gmem5_ARVALID;
input   m_axi_gmem5_ARREADY;
output  [C_M_AXI_GMEM5_ADDR_WIDTH - 1:0] m_axi_gmem5_ARADDR;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_ARID;
output  [7:0] m_axi_gmem5_ARLEN;
output  [2:0] m_axi_gmem5_ARSIZE;
output  [1:0] m_axi_gmem5_ARBURST;
output  [1:0] m_axi_gmem5_ARLOCK;
output  [3:0] m_axi_gmem5_ARCACHE;
output  [2:0] m_axi_gmem5_ARPROT;
output  [3:0] m_axi_gmem5_ARQOS;
output  [3:0] m_axi_gmem5_ARREGION;
output  [C_M_AXI_GMEM5_ARUSER_WIDTH - 1:0] m_axi_gmem5_ARUSER;
input   m_axi_gmem5_RVALID;
output   m_axi_gmem5_RREADY;
input  [C_M_AXI_GMEM5_DATA_WIDTH - 1:0] m_axi_gmem5_RDATA;
input   m_axi_gmem5_RLAST;
input  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_RID;
input  [C_M_AXI_GMEM5_RUSER_WIDTH - 1:0] m_axi_gmem5_RUSER;
input  [1:0] m_axi_gmem5_RRESP;
input   m_axi_gmem5_BVALID;
output   m_axi_gmem5_BREADY;
input  [1:0] m_axi_gmem5_BRESP;
input  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_BID;
input  [C_M_AXI_GMEM5_BUSER_WIDTH - 1:0] m_axi_gmem5_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
output   event_start;
output   stall_start_ext;
output   stall_done_ext;
output   stall_start_str;
output   stall_done_str;
output   stall_start_int;
output   stall_done_int;

reg stall_start_ext;
reg stall_done_ext;
reg stall_start_str;
reg stall_done_str;
reg stall_start_int;
reg stall_done_int;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] img_inp;
wire   [63:0] tlx;
wire   [63:0] tly;
wire   [63:0] obj_height;
wire   [63:0] obj_width;
wire   [63:0] dx;
wire   [63:0] dy;
wire   [63:0] track;
wire   [7:0] frame_status;
wire   [7:0] no_objects;
wire   [7:0] no_of_iterations;
wire   [31:0] rows;
wire   [31:0] cols;
reg   [63:0] track_read_reg_273;
reg   [63:0] dy_read_reg_278;
reg   [63:0] dx_read_reg_283;
reg   [63:0] obj_width_read_reg_288;
reg   [63:0] obj_height_read_reg_293;
reg   [63:0] tly_read_reg_298;
reg   [63:0] tlx_read_reg_303;
reg   [63:0] img_inp_read_reg_308;
wire   [9:0] empty_73_fu_259_p1;
reg   [9:0] empty_73_reg_314;
wire   [9:0] outMat_cols_fu_264_p1;
reg   [9:0] outMat_cols_reg_320;
wire    ap_CS_fsm_state2;
wire   [6:0] empty_fu_269_p1;
reg   [6:0] empty_reg_336;
wire    grp_rgb2hsv_9_550_598_1_s_fu_208_ap_start;
wire    grp_rgb2hsv_9_550_598_1_s_fu_208_ap_done;
wire    grp_rgb2hsv_9_550_598_1_s_fu_208_ap_idle;
wire    grp_rgb2hsv_9_550_598_1_s_fu_208_ap_ready;
wire    grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWVALID;
wire   [63:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWADDR;
wire   [0:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWID;
wire   [31:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWLEN;
wire   [2:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWBURST;
wire   [1:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWPROT;
wire   [3:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWQOS;
wire   [3:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWREGION;
wire   [0:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWUSER;
wire    grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WVALID;
wire   [31:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WDATA;
wire   [3:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WSTRB;
wire    grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WLAST;
wire   [0:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WID;
wire   [0:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WUSER;
wire    grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARVALID;
wire   [63:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARADDR;
wire   [0:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARID;
wire   [31:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARLEN;
wire   [2:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARBURST;
wire   [1:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARPROT;
wire   [3:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARQOS;
wire   [3:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARREGION;
wire   [0:0] grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARUSER;
wire    grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_RREADY;
wire    grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_BREADY;
wire    grp_rgb2hsv_9_550_598_1_s_fu_208_ap_ext_blocking_n;
wire    grp_rgb2hsv_9_550_598_1_s_fu_208_ap_str_blocking_n;
wire    grp_rgb2hsv_9_550_598_1_s_fu_208_ap_int_blocking_n;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_start;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_done;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_idle;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_ready;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_WVALID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_WDATA;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_WSTRB;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_WLAST;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_WID;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_WUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_RREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_BREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_WVALID;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_WDATA;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_WSTRB;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_WLAST;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_WID;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_WUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_RREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_BREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_WVALID;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_WDATA;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_WSTRB;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_WLAST;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_WID;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_WUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_RREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_BREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WVALID;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WDATA;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WSTRB;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WLAST;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WID;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_RREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_BREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WVALID;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WDATA;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WSTRB;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WLAST;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WID;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_RREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_BREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_ext_blocking_n;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_str_blocking_n;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_int_blocking_n;
reg    gmem1_AWVALID;
wire    gmem1_AWREADY;
reg    gmem1_WVALID;
wire    gmem1_WREADY;
reg    gmem1_ARVALID;
wire    gmem1_ARREADY;
reg   [63:0] gmem1_ARADDR;
reg   [0:0] gmem1_ARID;
reg   [31:0] gmem1_ARLEN;
reg   [2:0] gmem1_ARSIZE;
reg   [1:0] gmem1_ARBURST;
reg   [1:0] gmem1_ARLOCK;
reg   [3:0] gmem1_ARCACHE;
reg   [2:0] gmem1_ARPROT;
reg   [3:0] gmem1_ARQOS;
reg   [3:0] gmem1_ARREGION;
reg   [0:0] gmem1_ARUSER;
wire    gmem1_RVALID;
reg    gmem1_RREADY;
wire   [31:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
reg    gmem1_BREADY;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
wire    gmem2_AWREADY;
wire    gmem2_WREADY;
reg    gmem2_ARVALID;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
reg    gmem2_RREADY;
wire   [15:0] gmem2_RDATA;
wire    gmem2_RLAST;
wire   [0:0] gmem2_RID;
wire   [0:0] gmem2_RUSER;
wire   [1:0] gmem2_RRESP;
wire    gmem2_BVALID;
wire   [1:0] gmem2_BRESP;
wire   [0:0] gmem2_BID;
wire   [0:0] gmem2_BUSER;
wire    gmem4_AWREADY;
wire    gmem4_WREADY;
reg    gmem4_ARVALID;
wire    gmem4_ARREADY;
wire    gmem4_RVALID;
reg    gmem4_RREADY;
wire   [15:0] gmem4_RDATA;
wire    gmem4_RLAST;
wire   [0:0] gmem4_RID;
wire   [0:0] gmem4_RUSER;
wire   [1:0] gmem4_RRESP;
wire    gmem4_BVALID;
wire   [1:0] gmem4_BRESP;
wire   [0:0] gmem4_BID;
wire   [0:0] gmem4_BUSER;
reg    gmem3_AWVALID;
wire    gmem3_AWREADY;
reg    gmem3_WVALID;
wire    gmem3_WREADY;
reg    gmem3_ARVALID;
wire    gmem3_ARREADY;
wire    gmem3_RVALID;
reg    gmem3_RREADY;
wire   [15:0] gmem3_RDATA;
wire    gmem3_RLAST;
wire   [0:0] gmem3_RID;
wire   [0:0] gmem3_RUSER;
wire   [1:0] gmem3_RRESP;
wire    gmem3_BVALID;
reg    gmem3_BREADY;
wire   [1:0] gmem3_BRESP;
wire   [0:0] gmem3_BID;
wire   [0:0] gmem3_BUSER;
reg    gmem5_AWVALID;
wire    gmem5_AWREADY;
reg    gmem5_WVALID;
wire    gmem5_WREADY;
reg    gmem5_ARVALID;
wire    gmem5_ARREADY;
wire    gmem5_RVALID;
reg    gmem5_RREADY;
wire   [15:0] gmem5_RDATA;
wire    gmem5_RLAST;
wire   [0:0] gmem5_RID;
wire   [0:0] gmem5_RUSER;
wire   [1:0] gmem5_RRESP;
wire    gmem5_BVALID;
reg    gmem5_BREADY;
wire   [1:0] gmem5_BRESP;
wire   [0:0] gmem5_BID;
wire   [0:0] gmem5_BUSER;
reg    grp_rgb2hsv_9_550_598_1_s_fu_208_ap_start_reg;
reg    ap_block_state1_ignore_call60;
reg    grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    ap_block_state1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ext_blocking_sub_n;
reg    ap_wait_0;
reg    ap_sub_ext_blocking_0;
reg    ap_wait_1;
reg    ap_sub_ext_blocking_1;
reg    ap_str_blocking_sub_n;
reg    ap_sub_str_blocking_0;
reg    ap_sub_str_blocking_1;
reg    ap_int_blocking_sub_n;
reg    ap_sub_int_blocking_0;
reg    ap_sub_int_blocking_1;
wire    ap_ext_blocking_n;
wire    ap_str_blocking_n;
wire    ap_int_blocking_n;
reg    ap_ext_blocking_n_reg;
reg    ap_str_blocking_n_reg;
reg    ap_int_blocking_n_reg;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_rgb2hsv_9_550_598_1_s_fu_208_ap_start_reg = 1'b0;
#0 grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_start_reg = 1'b0;
end

mean_shift_accel_rgb2hsv_9_550_598_1_s grp_rgb2hsv_9_550_598_1_s_fu_208(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_rgb2hsv_9_550_598_1_s_fu_208_ap_start),
    .ap_done(grp_rgb2hsv_9_550_598_1_s_fu_208_ap_done),
    .ap_idle(grp_rgb2hsv_9_550_598_1_s_fu_208_ap_idle),
    .ap_ready(grp_rgb2hsv_9_550_598_1_s_fu_208_ap_ready),
    .p_read(empty_73_reg_314),
    .p_read1(outMat_cols_reg_320),
    .m_axi_gmem1_AWVALID(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(gmem1_AWREADY),
    .m_axi_gmem1_AWADDR(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(gmem1_WREADY),
    .m_axi_gmem1_WDATA(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(gmem1_RLAST),
    .m_axi_gmem1_RID(gmem1_RID),
    .m_axi_gmem1_RUSER(gmem1_RUSER),
    .m_axi_gmem1_RRESP(gmem1_RRESP),
    .m_axi_gmem1_BVALID(gmem1_BVALID),
    .m_axi_gmem1_BREADY(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(gmem1_BRESP),
    .m_axi_gmem1_BID(gmem1_BID),
    .m_axi_gmem1_BUSER(gmem1_BUSER),
    .p_src_mat_data(img_inp_read_reg_308),
    .ap_ext_blocking_n(grp_rgb2hsv_9_550_598_1_s_fu_208_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_rgb2hsv_9_550_598_1_s_fu_208_ap_str_blocking_n),
    .ap_int_blocking_n(grp_rgb2hsv_9_550_598_1_s_fu_208_ap_int_blocking_n)
);

mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_s grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_start),
    .ap_done(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_done),
    .ap_idle(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_idle),
    .ap_ready(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_ready),
    .p_read(empty_73_reg_314),
    .p_read1(outMat_cols_reg_320),
    .m_axi_gmem1_AWVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(gmem1_RLAST),
    .m_axi_gmem1_RID(gmem1_RID),
    .m_axi_gmem1_RUSER(gmem1_RUSER),
    .m_axi_gmem1_RRESP(gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .p_in_mat_data(img_inp_read_reg_308),
    .m_axi_gmem2_AWVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(1'b0),
    .m_axi_gmem2_AWADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(1'b0),
    .m_axi_gmem2_WDATA(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(gmem2_ARREADY),
    .m_axi_gmem2_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(gmem2_RVALID),
    .m_axi_gmem2_RREADY(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(gmem2_RDATA),
    .m_axi_gmem2_RLAST(gmem2_RLAST),
    .m_axi_gmem2_RID(gmem2_RID),
    .m_axi_gmem2_RUSER(gmem2_RUSER),
    .m_axi_gmem2_RRESP(gmem2_RRESP),
    .m_axi_gmem2_BVALID(1'b0),
    .m_axi_gmem2_BREADY(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0),
    .x1(tlx_read_reg_303),
    .y1(tly_read_reg_298),
    .m_axi_gmem4_AWVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWVALID),
    .m_axi_gmem4_AWREADY(1'b0),
    .m_axi_gmem4_AWADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWADDR),
    .m_axi_gmem4_AWID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWID),
    .m_axi_gmem4_AWLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWLEN),
    .m_axi_gmem4_AWSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWSIZE),
    .m_axi_gmem4_AWBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWBURST),
    .m_axi_gmem4_AWLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWLOCK),
    .m_axi_gmem4_AWCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWCACHE),
    .m_axi_gmem4_AWPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWPROT),
    .m_axi_gmem4_AWQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWQOS),
    .m_axi_gmem4_AWREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWREGION),
    .m_axi_gmem4_AWUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_AWUSER),
    .m_axi_gmem4_WVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_WVALID),
    .m_axi_gmem4_WREADY(1'b0),
    .m_axi_gmem4_WDATA(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_WDATA),
    .m_axi_gmem4_WSTRB(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_WSTRB),
    .m_axi_gmem4_WLAST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_WLAST),
    .m_axi_gmem4_WID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_WID),
    .m_axi_gmem4_WUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_WUSER),
    .m_axi_gmem4_ARVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARVALID),
    .m_axi_gmem4_ARREADY(gmem4_ARREADY),
    .m_axi_gmem4_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARADDR),
    .m_axi_gmem4_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARID),
    .m_axi_gmem4_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARLEN),
    .m_axi_gmem4_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARSIZE),
    .m_axi_gmem4_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARBURST),
    .m_axi_gmem4_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARLOCK),
    .m_axi_gmem4_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARCACHE),
    .m_axi_gmem4_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARPROT),
    .m_axi_gmem4_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARQOS),
    .m_axi_gmem4_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARREGION),
    .m_axi_gmem4_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARUSER),
    .m_axi_gmem4_RVALID(gmem4_RVALID),
    .m_axi_gmem4_RREADY(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_RREADY),
    .m_axi_gmem4_RDATA(gmem4_RDATA),
    .m_axi_gmem4_RLAST(gmem4_RLAST),
    .m_axi_gmem4_RID(gmem4_RID),
    .m_axi_gmem4_RUSER(gmem4_RUSER),
    .m_axi_gmem4_RRESP(gmem4_RRESP),
    .m_axi_gmem4_BVALID(1'b0),
    .m_axi_gmem4_BREADY(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_BREADY),
    .m_axi_gmem4_BRESP(2'd0),
    .m_axi_gmem4_BID(1'd0),
    .m_axi_gmem4_BUSER(1'd0),
    .obj_height(obj_height_read_reg_293),
    .obj_width(obj_width_read_reg_288),
    .m_axi_gmem3_AWVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(gmem3_AWREADY),
    .m_axi_gmem3_AWADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(gmem3_WREADY),
    .m_axi_gmem3_WDATA(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(gmem3_RVALID),
    .m_axi_gmem3_RREADY(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(gmem3_RDATA),
    .m_axi_gmem3_RLAST(gmem3_RLAST),
    .m_axi_gmem3_RID(gmem3_RID),
    .m_axi_gmem3_RUSER(gmem3_RUSER),
    .m_axi_gmem3_RRESP(gmem3_RRESP),
    .m_axi_gmem3_BVALID(gmem3_BVALID),
    .m_axi_gmem3_BREADY(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(gmem3_BRESP),
    .m_axi_gmem3_BID(gmem3_BID),
    .m_axi_gmem3_BUSER(gmem3_BUSER),
    .dx(dx_read_reg_283),
    .dy(dy_read_reg_278),
    .m_axi_gmem5_AWVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWVALID),
    .m_axi_gmem5_AWREADY(gmem5_AWREADY),
    .m_axi_gmem5_AWADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWADDR),
    .m_axi_gmem5_AWID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWID),
    .m_axi_gmem5_AWLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWLEN),
    .m_axi_gmem5_AWSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWSIZE),
    .m_axi_gmem5_AWBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWBURST),
    .m_axi_gmem5_AWLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWLOCK),
    .m_axi_gmem5_AWCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWCACHE),
    .m_axi_gmem5_AWPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWPROT),
    .m_axi_gmem5_AWQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWQOS),
    .m_axi_gmem5_AWREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWREGION),
    .m_axi_gmem5_AWUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWUSER),
    .m_axi_gmem5_WVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WVALID),
    .m_axi_gmem5_WREADY(gmem5_WREADY),
    .m_axi_gmem5_WDATA(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WDATA),
    .m_axi_gmem5_WSTRB(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WSTRB),
    .m_axi_gmem5_WLAST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WLAST),
    .m_axi_gmem5_WID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WID),
    .m_axi_gmem5_WUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WUSER),
    .m_axi_gmem5_ARVALID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARVALID),
    .m_axi_gmem5_ARREADY(gmem5_ARREADY),
    .m_axi_gmem5_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARADDR),
    .m_axi_gmem5_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARID),
    .m_axi_gmem5_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARLEN),
    .m_axi_gmem5_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARSIZE),
    .m_axi_gmem5_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARBURST),
    .m_axi_gmem5_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARLOCK),
    .m_axi_gmem5_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARCACHE),
    .m_axi_gmem5_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARPROT),
    .m_axi_gmem5_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARQOS),
    .m_axi_gmem5_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARREGION),
    .m_axi_gmem5_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARUSER),
    .m_axi_gmem5_RVALID(gmem5_RVALID),
    .m_axi_gmem5_RREADY(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_RREADY),
    .m_axi_gmem5_RDATA(gmem5_RDATA),
    .m_axi_gmem5_RLAST(gmem5_RLAST),
    .m_axi_gmem5_RID(gmem5_RID),
    .m_axi_gmem5_RUSER(gmem5_RUSER),
    .m_axi_gmem5_RRESP(gmem5_RRESP),
    .m_axi_gmem5_BVALID(gmem5_BVALID),
    .m_axi_gmem5_BREADY(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_BREADY),
    .m_axi_gmem5_BRESP(gmem5_BRESP),
    .m_axi_gmem5_BID(gmem5_BID),
    .m_axi_gmem5_BUSER(gmem5_BUSER),
    .status(track_read_reg_273),
    .frame_status(frame_status),
    .no_objects(no_objects),
    .no_iters(empty_reg_336),
    .ap_ext_blocking_n(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_str_blocking_n),
    .ap_int_blocking_n(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_int_blocking_n)
);

mean_shift_accel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .img_inp(img_inp),
    .tlx(tlx),
    .tly(tly),
    .obj_height(obj_height),
    .obj_width(obj_width),
    .dx(dx),
    .dy(dy),
    .track(track),
    .frame_status(frame_status),
    .no_objects(no_objects),
    .no_of_iterations(no_of_iterations),
    .rows(rows),
    .cols(cols),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .event_start(event_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

mean_shift_accel_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(gmem1_ARADDR),
    .I_ARID(gmem1_ARID),
    .I_ARLEN(gmem1_ARLEN),
    .I_ARSIZE(gmem1_ARSIZE),
    .I_ARLOCK(gmem1_ARLOCK),
    .I_ARCACHE(gmem1_ARCACHE),
    .I_ARQOS(gmem1_ARQOS),
    .I_ARPROT(gmem1_ARPROT),
    .I_ARUSER(gmem1_ARUSER),
    .I_ARBURST(gmem1_ARBURST),
    .I_ARREGION(gmem1_ARREGION),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(gmem1_AWVALID),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWADDR),
    .I_AWID(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWID),
    .I_AWLEN(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWLEN),
    .I_AWSIZE(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWSIZE),
    .I_AWLOCK(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWLOCK),
    .I_AWCACHE(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWCACHE),
    .I_AWQOS(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWQOS),
    .I_AWPROT(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWPROT),
    .I_AWUSER(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWUSER),
    .I_AWBURST(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWBURST),
    .I_AWREGION(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWREGION),
    .I_WVALID(gmem1_WVALID),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WDATA),
    .I_WID(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WID),
    .I_WUSER(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WUSER),
    .I_WLAST(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WLAST),
    .I_WSTRB(grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WSTRB),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(gmem1_BREADY),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

mean_shift_accel_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 16 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem2_ARVALID),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARADDR),
    .I_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARID),
    .I_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARLEN),
    .I_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARSIZE),
    .I_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARLOCK),
    .I_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARCACHE),
    .I_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARQOS),
    .I_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARPROT),
    .I_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARUSER),
    .I_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARBURST),
    .I_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARREGION),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(gmem2_RREADY),
    .I_RDATA(gmem2_RDATA),
    .I_RID(gmem2_RID),
    .I_RUSER(gmem2_RUSER),
    .I_RRESP(gmem2_RRESP),
    .I_RLAST(gmem2_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(16'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(2'd0),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem2_BRESP),
    .I_BID(gmem2_BID),
    .I_BUSER(gmem2_BUSER)
);

mean_shift_accel_gmem4_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 16 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM4_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM4_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM4_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM4_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM4_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM4_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM4_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM4_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM4_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM4_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM4_CACHE_VALUE ))
gmem4_m_axi_U(
    .AWVALID(m_axi_gmem4_AWVALID),
    .AWREADY(m_axi_gmem4_AWREADY),
    .AWADDR(m_axi_gmem4_AWADDR),
    .AWID(m_axi_gmem4_AWID),
    .AWLEN(m_axi_gmem4_AWLEN),
    .AWSIZE(m_axi_gmem4_AWSIZE),
    .AWBURST(m_axi_gmem4_AWBURST),
    .AWLOCK(m_axi_gmem4_AWLOCK),
    .AWCACHE(m_axi_gmem4_AWCACHE),
    .AWPROT(m_axi_gmem4_AWPROT),
    .AWQOS(m_axi_gmem4_AWQOS),
    .AWREGION(m_axi_gmem4_AWREGION),
    .AWUSER(m_axi_gmem4_AWUSER),
    .WVALID(m_axi_gmem4_WVALID),
    .WREADY(m_axi_gmem4_WREADY),
    .WDATA(m_axi_gmem4_WDATA),
    .WSTRB(m_axi_gmem4_WSTRB),
    .WLAST(m_axi_gmem4_WLAST),
    .WID(m_axi_gmem4_WID),
    .WUSER(m_axi_gmem4_WUSER),
    .ARVALID(m_axi_gmem4_ARVALID),
    .ARREADY(m_axi_gmem4_ARREADY),
    .ARADDR(m_axi_gmem4_ARADDR),
    .ARID(m_axi_gmem4_ARID),
    .ARLEN(m_axi_gmem4_ARLEN),
    .ARSIZE(m_axi_gmem4_ARSIZE),
    .ARBURST(m_axi_gmem4_ARBURST),
    .ARLOCK(m_axi_gmem4_ARLOCK),
    .ARCACHE(m_axi_gmem4_ARCACHE),
    .ARPROT(m_axi_gmem4_ARPROT),
    .ARQOS(m_axi_gmem4_ARQOS),
    .ARREGION(m_axi_gmem4_ARREGION),
    .ARUSER(m_axi_gmem4_ARUSER),
    .RVALID(m_axi_gmem4_RVALID),
    .RREADY(m_axi_gmem4_RREADY),
    .RDATA(m_axi_gmem4_RDATA),
    .RLAST(m_axi_gmem4_RLAST),
    .RID(m_axi_gmem4_RID),
    .RUSER(m_axi_gmem4_RUSER),
    .RRESP(m_axi_gmem4_RRESP),
    .BVALID(m_axi_gmem4_BVALID),
    .BREADY(m_axi_gmem4_BREADY),
    .BRESP(m_axi_gmem4_BRESP),
    .BID(m_axi_gmem4_BID),
    .BUSER(m_axi_gmem4_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem4_ARVALID),
    .I_ARREADY(gmem4_ARREADY),
    .I_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARADDR),
    .I_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARID),
    .I_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARLEN),
    .I_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARSIZE),
    .I_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARLOCK),
    .I_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARCACHE),
    .I_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARQOS),
    .I_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARPROT),
    .I_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARUSER),
    .I_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARBURST),
    .I_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARREGION),
    .I_RVALID(gmem4_RVALID),
    .I_RREADY(gmem4_RREADY),
    .I_RDATA(gmem4_RDATA),
    .I_RID(gmem4_RID),
    .I_RUSER(gmem4_RUSER),
    .I_RRESP(gmem4_RRESP),
    .I_RLAST(gmem4_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem4_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem4_WREADY),
    .I_WDATA(16'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(2'd0),
    .I_BVALID(gmem4_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem4_BRESP),
    .I_BID(gmem4_BID),
    .I_BUSER(gmem4_BUSER)
);

mean_shift_accel_gmem3_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 16 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM3_CACHE_VALUE ))
gmem3_m_axi_U(
    .AWVALID(m_axi_gmem3_AWVALID),
    .AWREADY(m_axi_gmem3_AWREADY),
    .AWADDR(m_axi_gmem3_AWADDR),
    .AWID(m_axi_gmem3_AWID),
    .AWLEN(m_axi_gmem3_AWLEN),
    .AWSIZE(m_axi_gmem3_AWSIZE),
    .AWBURST(m_axi_gmem3_AWBURST),
    .AWLOCK(m_axi_gmem3_AWLOCK),
    .AWCACHE(m_axi_gmem3_AWCACHE),
    .AWPROT(m_axi_gmem3_AWPROT),
    .AWQOS(m_axi_gmem3_AWQOS),
    .AWREGION(m_axi_gmem3_AWREGION),
    .AWUSER(m_axi_gmem3_AWUSER),
    .WVALID(m_axi_gmem3_WVALID),
    .WREADY(m_axi_gmem3_WREADY),
    .WDATA(m_axi_gmem3_WDATA),
    .WSTRB(m_axi_gmem3_WSTRB),
    .WLAST(m_axi_gmem3_WLAST),
    .WID(m_axi_gmem3_WID),
    .WUSER(m_axi_gmem3_WUSER),
    .ARVALID(m_axi_gmem3_ARVALID),
    .ARREADY(m_axi_gmem3_ARREADY),
    .ARADDR(m_axi_gmem3_ARADDR),
    .ARID(m_axi_gmem3_ARID),
    .ARLEN(m_axi_gmem3_ARLEN),
    .ARSIZE(m_axi_gmem3_ARSIZE),
    .ARBURST(m_axi_gmem3_ARBURST),
    .ARLOCK(m_axi_gmem3_ARLOCK),
    .ARCACHE(m_axi_gmem3_ARCACHE),
    .ARPROT(m_axi_gmem3_ARPROT),
    .ARQOS(m_axi_gmem3_ARQOS),
    .ARREGION(m_axi_gmem3_ARREGION),
    .ARUSER(m_axi_gmem3_ARUSER),
    .RVALID(m_axi_gmem3_RVALID),
    .RREADY(m_axi_gmem3_RREADY),
    .RDATA(m_axi_gmem3_RDATA),
    .RLAST(m_axi_gmem3_RLAST),
    .RID(m_axi_gmem3_RID),
    .RUSER(m_axi_gmem3_RUSER),
    .RRESP(m_axi_gmem3_RRESP),
    .BVALID(m_axi_gmem3_BVALID),
    .BREADY(m_axi_gmem3_BREADY),
    .BRESP(m_axi_gmem3_BRESP),
    .BID(m_axi_gmem3_BID),
    .BUSER(m_axi_gmem3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem3_ARVALID),
    .I_ARREADY(gmem3_ARREADY),
    .I_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARADDR),
    .I_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARID),
    .I_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARLEN),
    .I_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARSIZE),
    .I_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARLOCK),
    .I_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARCACHE),
    .I_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARQOS),
    .I_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARPROT),
    .I_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARUSER),
    .I_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARBURST),
    .I_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARREGION),
    .I_RVALID(gmem3_RVALID),
    .I_RREADY(gmem3_RREADY),
    .I_RDATA(gmem3_RDATA),
    .I_RID(gmem3_RID),
    .I_RUSER(gmem3_RUSER),
    .I_RRESP(gmem3_RRESP),
    .I_RLAST(gmem3_RLAST),
    .I_AWVALID(gmem3_AWVALID),
    .I_AWREADY(gmem3_AWREADY),
    .I_AWADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWADDR),
    .I_AWID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWID),
    .I_AWLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWLEN),
    .I_AWSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWSIZE),
    .I_AWLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWLOCK),
    .I_AWCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWCACHE),
    .I_AWQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWQOS),
    .I_AWPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWPROT),
    .I_AWUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWUSER),
    .I_AWBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWBURST),
    .I_AWREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWREGION),
    .I_WVALID(gmem3_WVALID),
    .I_WREADY(gmem3_WREADY),
    .I_WDATA(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WDATA),
    .I_WID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WID),
    .I_WUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WUSER),
    .I_WLAST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WLAST),
    .I_WSTRB(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WSTRB),
    .I_BVALID(gmem3_BVALID),
    .I_BREADY(gmem3_BREADY),
    .I_BRESP(gmem3_BRESP),
    .I_BID(gmem3_BID),
    .I_BUSER(gmem3_BUSER)
);

mean_shift_accel_gmem5_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 16 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM5_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM5_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM5_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM5_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM5_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM5_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM5_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM5_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM5_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM5_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM5_CACHE_VALUE ))
gmem5_m_axi_U(
    .AWVALID(m_axi_gmem5_AWVALID),
    .AWREADY(m_axi_gmem5_AWREADY),
    .AWADDR(m_axi_gmem5_AWADDR),
    .AWID(m_axi_gmem5_AWID),
    .AWLEN(m_axi_gmem5_AWLEN),
    .AWSIZE(m_axi_gmem5_AWSIZE),
    .AWBURST(m_axi_gmem5_AWBURST),
    .AWLOCK(m_axi_gmem5_AWLOCK),
    .AWCACHE(m_axi_gmem5_AWCACHE),
    .AWPROT(m_axi_gmem5_AWPROT),
    .AWQOS(m_axi_gmem5_AWQOS),
    .AWREGION(m_axi_gmem5_AWREGION),
    .AWUSER(m_axi_gmem5_AWUSER),
    .WVALID(m_axi_gmem5_WVALID),
    .WREADY(m_axi_gmem5_WREADY),
    .WDATA(m_axi_gmem5_WDATA),
    .WSTRB(m_axi_gmem5_WSTRB),
    .WLAST(m_axi_gmem5_WLAST),
    .WID(m_axi_gmem5_WID),
    .WUSER(m_axi_gmem5_WUSER),
    .ARVALID(m_axi_gmem5_ARVALID),
    .ARREADY(m_axi_gmem5_ARREADY),
    .ARADDR(m_axi_gmem5_ARADDR),
    .ARID(m_axi_gmem5_ARID),
    .ARLEN(m_axi_gmem5_ARLEN),
    .ARSIZE(m_axi_gmem5_ARSIZE),
    .ARBURST(m_axi_gmem5_ARBURST),
    .ARLOCK(m_axi_gmem5_ARLOCK),
    .ARCACHE(m_axi_gmem5_ARCACHE),
    .ARPROT(m_axi_gmem5_ARPROT),
    .ARQOS(m_axi_gmem5_ARQOS),
    .ARREGION(m_axi_gmem5_ARREGION),
    .ARUSER(m_axi_gmem5_ARUSER),
    .RVALID(m_axi_gmem5_RVALID),
    .RREADY(m_axi_gmem5_RREADY),
    .RDATA(m_axi_gmem5_RDATA),
    .RLAST(m_axi_gmem5_RLAST),
    .RID(m_axi_gmem5_RID),
    .RUSER(m_axi_gmem5_RUSER),
    .RRESP(m_axi_gmem5_RRESP),
    .BVALID(m_axi_gmem5_BVALID),
    .BREADY(m_axi_gmem5_BREADY),
    .BRESP(m_axi_gmem5_BRESP),
    .BID(m_axi_gmem5_BID),
    .BUSER(m_axi_gmem5_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem5_ARVALID),
    .I_ARREADY(gmem5_ARREADY),
    .I_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARADDR),
    .I_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARID),
    .I_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARLEN),
    .I_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARSIZE),
    .I_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARLOCK),
    .I_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARCACHE),
    .I_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARQOS),
    .I_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARPROT),
    .I_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARUSER),
    .I_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARBURST),
    .I_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARREGION),
    .I_RVALID(gmem5_RVALID),
    .I_RREADY(gmem5_RREADY),
    .I_RDATA(gmem5_RDATA),
    .I_RID(gmem5_RID),
    .I_RUSER(gmem5_RUSER),
    .I_RRESP(gmem5_RRESP),
    .I_RLAST(gmem5_RLAST),
    .I_AWVALID(gmem5_AWVALID),
    .I_AWREADY(gmem5_AWREADY),
    .I_AWADDR(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWADDR),
    .I_AWID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWID),
    .I_AWLEN(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWLEN),
    .I_AWSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWSIZE),
    .I_AWLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWLOCK),
    .I_AWCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWCACHE),
    .I_AWQOS(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWQOS),
    .I_AWPROT(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWPROT),
    .I_AWUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWUSER),
    .I_AWBURST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWBURST),
    .I_AWREGION(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWREGION),
    .I_WVALID(gmem5_WVALID),
    .I_WREADY(gmem5_WREADY),
    .I_WDATA(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WDATA),
    .I_WID(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WID),
    .I_WUSER(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WUSER),
    .I_WLAST(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WLAST),
    .I_WSTRB(grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WSTRB),
    .I_BVALID(gmem5_BVALID),
    .I_BREADY(gmem5_BREADY),
    .I_BRESP(gmem5_BRESP),
    .I_BID(gmem5_BID),
    .I_BUSER(gmem5_BUSER)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_start_reg <= 1'b1;
        end else if ((grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_ready == 1'b1)) begin
            grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_rgb2hsv_9_550_598_1_s_fu_208_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_rgb2hsv_9_550_598_1_s_fu_208_ap_start_reg <= 1'b1;
        end else if ((grp_rgb2hsv_9_550_598_1_s_fu_208_ap_ready == 1'b1)) begin
            grp_rgb2hsv_9_550_598_1_s_fu_208_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_ext_blocking_n_reg <= ap_ext_blocking_n;
end

always @ (posedge ap_clk) begin
    ap_int_blocking_n_reg <= ap_int_blocking_n;
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    ap_str_blocking_n_reg <= ap_str_blocking_n;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        dx_read_reg_283 <= dx;
        dy_read_reg_278 <= dy;
        empty_73_reg_314 <= empty_73_fu_259_p1;
        img_inp_read_reg_308 <= img_inp;
        obj_height_read_reg_293 <= obj_height;
        obj_width_read_reg_288 <= obj_width;
        outMat_cols_reg_320 <= outMat_cols_fu_264_p1;
        tlx_read_reg_303 <= tlx;
        tly_read_reg_298 <= tly;
        track_read_reg_273 <= track;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        empty_reg_336 <= empty_fu_269_p1;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_rgb2hsv_9_550_598_1_s_fu_208_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_ext_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_ext_blocking_0) == 1'b1))) begin
        ap_ext_blocking_sub_n = 1'b0;
    end else begin
        ap_ext_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_int_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_int_blocking_0) == 1'b1))) begin
        ap_int_blocking_sub_n = 1'b0;
    end else begin
        ap_int_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_str_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_str_blocking_0) == 1'b1))) begin
        ap_str_blocking_sub_n = 1'b0;
    end else begin
        ap_str_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((grp_rgb2hsv_9_550_598_1_s_fu_208_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_0 = 1'b1;
    end else begin
        ap_sub_ext_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_1 = 1'b1;
    end else begin
        ap_sub_ext_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_rgb2hsv_9_550_598_1_s_fu_208_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_0 = 1'b1;
    end else begin
        ap_sub_int_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_1 = 1'b1;
    end else begin
        ap_sub_int_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_rgb2hsv_9_550_598_1_s_fu_208_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_0 = 1'b1;
    end else begin
        ap_sub_str_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_1 = 1'b1;
    end else begin
        ap_sub_str_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state2 == ap_CS_fsm)) begin
        ap_wait_0 = 1'b1;
    end else begin
        ap_wait_0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state4 == ap_CS_fsm)) begin
        ap_wait_1 = 1'b1;
    end else begin
        ap_wait_1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_ARADDR = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_ARADDR = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARADDR;
    end else begin
        gmem1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_ARBURST = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_ARBURST = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARBURST;
    end else begin
        gmem1_ARBURST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_ARCACHE = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_ARCACHE = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARCACHE;
    end else begin
        gmem1_ARCACHE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_ARID = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARID;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_ARID = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARID;
    end else begin
        gmem1_ARID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_ARLEN = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_ARLEN = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARLEN;
    end else begin
        gmem1_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_ARLOCK = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_ARLOCK = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARLOCK;
    end else begin
        gmem1_ARLOCK = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_ARPROT = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_ARPROT = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARPROT;
    end else begin
        gmem1_ARPROT = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_ARQOS = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_ARQOS = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARQOS;
    end else begin
        gmem1_ARQOS = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_ARREGION = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_ARREGION = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARREGION;
    end else begin
        gmem1_ARREGION = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_ARSIZE = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_ARSIZE = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARSIZE;
    end else begin
        gmem1_ARSIZE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_ARUSER = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_ARUSER = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARUSER;
    end else begin
        gmem1_ARUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_ARVALID = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_ARVALID = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_ARVALID;
    end else begin
        gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_AWVALID = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_AWVALID;
    end else begin
        gmem1_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_BREADY = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_BREADY;
    end else begin
        gmem1_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_RREADY = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem1_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_RREADY = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_RREADY;
    end else begin
        gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_WVALID = grp_rgb2hsv_9_550_598_1_s_fu_208_m_axi_gmem1_WVALID;
    end else begin
        gmem1_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem2_ARVALID = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_ARVALID;
    end else begin
        gmem2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem2_RREADY = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem2_RREADY;
    end else begin
        gmem2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem3_ARVALID = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_ARVALID;
    end else begin
        gmem3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem3_AWVALID = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_AWVALID;
    end else begin
        gmem3_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem3_BREADY = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_BREADY;
    end else begin
        gmem3_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem3_RREADY = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_RREADY;
    end else begin
        gmem3_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem3_WVALID = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem3_WVALID;
    end else begin
        gmem3_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem4_ARVALID = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_ARVALID;
    end else begin
        gmem4_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem4_RREADY = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem4_RREADY;
    end else begin
        gmem4_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem5_ARVALID = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_ARVALID;
    end else begin
        gmem5_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem5_AWVALID = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_AWVALID;
    end else begin
        gmem5_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem5_BREADY = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_BREADY;
    end else begin
        gmem5_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem5_RREADY = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_RREADY;
    end else begin
        gmem5_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem5_WVALID = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_m_axi_gmem5_WVALID;
    end else begin
        gmem5_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_ext_blocking_n_reg == 1'b0) & (ap_ext_blocking_n == 1'b1))) begin
        stall_done_ext = 1'b1;
    end else begin
        stall_done_ext = 1'b0;
    end
end

always @ (*) begin
    if (((ap_int_blocking_n_reg == 1'b0) & (ap_int_blocking_n == 1'b1))) begin
        stall_done_int = 1'b1;
    end else begin
        stall_done_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_str_blocking_n_reg == 1'b0) & (ap_str_blocking_n == 1'b1))) begin
        stall_done_str = 1'b1;
    end else begin
        stall_done_str = 1'b0;
    end
end

always @ (*) begin
    if (((ap_ext_blocking_n_reg == 1'b1) & (ap_ext_blocking_n == 1'b0))) begin
        stall_start_ext = 1'b1;
    end else begin
        stall_start_ext = 1'b0;
    end
end

always @ (*) begin
    if (((ap_int_blocking_n_reg == 1'b1) & (ap_int_blocking_n == 1'b0))) begin
        stall_start_int = 1'b1;
    end else begin
        stall_start_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_str_blocking_n_reg == 1'b1) & (ap_str_blocking_n == 1'b0))) begin
        stall_start_str = 1'b1;
    end else begin
        stall_start_str = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_rgb2hsv_9_550_598_1_s_fu_208_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call60 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & 1'b1);

assign ap_int_blocking_n = (ap_int_blocking_sub_n & 1'b1);

assign ap_str_blocking_n = (ap_str_blocking_sub_n & 1'b1);

assign empty_73_fu_259_p1 = rows[9:0];

assign empty_fu_269_p1 = no_of_iterations[6:0];

assign event_done = ap_done;

assign grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_start = grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224_ap_start_reg;

assign grp_rgb2hsv_9_550_598_1_s_fu_208_ap_start = grp_rgb2hsv_9_550_598_1_s_fu_208_ap_start_reg;

assign outMat_cols_fu_264_p1 = cols[9:0];

endmodule //mean_shift_accel
