#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b3b6fc9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001b3b7231620_0 .net "PC", 31 0, L_000001b3b72bb710;  1 drivers
v000001b3b7231800_0 .net "cycles_consumed", 31 0, v000001b3b722fa00_0;  1 drivers
v000001b3b72304a0_0 .var "input_clk", 0 0;
v000001b3b7231d00_0 .var "rst", 0 0;
S_000001b3b6edd800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001b3b6fc9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001b3b7171370 .functor NOR 1, v000001b3b72304a0_0, v000001b3b7226680_0, C4<0>, C4<0>;
L_000001b3b7171b50 .functor AND 1, v000001b3b7204330_0, v000001b3b72048d0_0, C4<1>, C4<1>;
L_000001b3b7170b90 .functor AND 1, L_000001b3b7171b50, L_000001b3b7230540, C4<1>, C4<1>;
L_000001b3b7170ea0 .functor AND 1, v000001b3b71f27f0_0, v000001b3b71f1ad0_0, C4<1>, C4<1>;
L_000001b3b7171610 .functor AND 1, L_000001b3b7170ea0, L_000001b3b72318a0, C4<1>, C4<1>;
L_000001b3b7172170 .functor AND 1, v000001b3b72253c0_0, v000001b3b72264a0_0, C4<1>, C4<1>;
L_000001b3b71714c0 .functor AND 1, L_000001b3b7172170, L_000001b3b7231da0, C4<1>, C4<1>;
L_000001b3b7171220 .functor AND 1, v000001b3b7204330_0, v000001b3b72048d0_0, C4<1>, C4<1>;
L_000001b3b7170c00 .functor AND 1, L_000001b3b7171220, L_000001b3b722faa0, C4<1>, C4<1>;
L_000001b3b71713e0 .functor AND 1, v000001b3b71f27f0_0, v000001b3b71f1ad0_0, C4<1>, C4<1>;
L_000001b3b7171530 .functor AND 1, L_000001b3b71713e0, L_000001b3b722fbe0, C4<1>, C4<1>;
L_000001b3b7171290 .functor AND 1, v000001b3b72253c0_0, v000001b3b72264a0_0, C4<1>, C4<1>;
L_000001b3b71710d0 .functor AND 1, L_000001b3b7171290, L_000001b3b72305e0, C4<1>, C4<1>;
L_000001b3b72364b0 .functor NOT 1, L_000001b3b7171370, C4<0>, C4<0>, C4<0>;
L_000001b3b72351e0 .functor NOT 1, L_000001b3b7171370, C4<0>, C4<0>, C4<0>;
L_000001b3b729eaf0 .functor NOT 1, L_000001b3b7171370, C4<0>, C4<0>, C4<0>;
L_000001b3b72a00d0 .functor NOT 1, L_000001b3b7171370, C4<0>, C4<0>, C4<0>;
L_000001b3b72a0290 .functor NOT 1, L_000001b3b7171370, C4<0>, C4<0>, C4<0>;
L_000001b3b72bb710 .functor BUFZ 32, v000001b3b7222a80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3b7228340_0 .net "EX1_ALU_OPER1", 31 0, L_000001b3b7236c20;  1 drivers
v000001b3b72283e0_0 .net "EX1_ALU_OPER2", 31 0, L_000001b3b729f110;  1 drivers
v000001b3b7228e80_0 .net "EX1_PC", 31 0, v000001b3b7202cb0_0;  1 drivers
v000001b3b7229ec0_0 .net "EX1_PFC", 31 0, v000001b3b7203610_0;  1 drivers
v000001b3b7228480_0 .net "EX1_PFC_to_IF", 31 0, L_000001b3b722ece0;  1 drivers
v000001b3b7228de0_0 .net "EX1_forward_to_B", 31 0, v000001b3b7201b30_0;  1 drivers
v000001b3b7227b20_0 .net "EX1_is_beq", 0 0, v000001b3b7203a70_0;  1 drivers
v000001b3b7229e20_0 .net "EX1_is_bne", 0 0, v000001b3b72032f0_0;  1 drivers
v000001b3b7229880_0 .net "EX1_is_jal", 0 0, v000001b3b7203750_0;  1 drivers
v000001b3b7229380_0 .net "EX1_is_jr", 0 0, v000001b3b72037f0_0;  1 drivers
v000001b3b7229420_0 .net "EX1_is_oper2_immed", 0 0, v000001b3b72031b0_0;  1 drivers
v000001b3b7228520_0 .net "EX1_memread", 0 0, v000001b3b7202a30_0;  1 drivers
v000001b3b7227d00_0 .net "EX1_memwrite", 0 0, v000001b3b7202ad0_0;  1 drivers
v000001b3b7228c00_0 .net "EX1_opcode", 11 0, v000001b3b7203b10_0;  1 drivers
v000001b3b7228a20_0 .net "EX1_predicted", 0 0, v000001b3b7203570_0;  1 drivers
v000001b3b7229740_0 .net "EX1_rd_ind", 4 0, v000001b3b7202210_0;  1 drivers
v000001b3b7229d80_0 .net "EX1_rd_indzero", 0 0, v000001b3b7202350_0;  1 drivers
v000001b3b7229f60_0 .net "EX1_regwrite", 0 0, v000001b3b7202c10_0;  1 drivers
v000001b3b7228020_0 .net "EX1_rs1", 31 0, v000001b3b7201bd0_0;  1 drivers
v000001b3b722a0a0_0 .net "EX1_rs1_ind", 4 0, v000001b3b7202d50_0;  1 drivers
v000001b3b72285c0_0 .net "EX1_rs2", 31 0, v000001b3b7202df0_0;  1 drivers
v000001b3b7228fc0_0 .net "EX1_rs2_ind", 4 0, v000001b3b7202fd0_0;  1 drivers
v000001b3b72291a0_0 .net "EX1_rs2_out", 31 0, L_000001b3b729f570;  1 drivers
v000001b3b7228660_0 .net "EX2_ALU_OPER1", 31 0, v000001b3b72055f0_0;  1 drivers
v000001b3b72287a0_0 .net "EX2_ALU_OPER2", 31 0, v000001b3b7205370_0;  1 drivers
v000001b3b72294c0_0 .net "EX2_ALU_OUT", 31 0, L_000001b3b722ee20;  1 drivers
v000001b3b72288e0_0 .net "EX2_PC", 31 0, v000001b3b7204e70_0;  1 drivers
v000001b3b7229560_0 .net "EX2_PFC_to_IF", 31 0, v000001b3b7205050_0;  1 drivers
v000001b3b7228700_0 .net "EX2_forward_to_B", 31 0, v000001b3b7204b50_0;  1 drivers
v000001b3b7228840_0 .net "EX2_is_beq", 0 0, v000001b3b72054b0_0;  1 drivers
v000001b3b7229060_0 .net "EX2_is_bne", 0 0, v000001b3b7205230_0;  1 drivers
v000001b3b7229920_0 .net "EX2_is_jal", 0 0, v000001b3b7204a10_0;  1 drivers
v000001b3b7228ca0_0 .net "EX2_is_jr", 0 0, v000001b3b72052d0_0;  1 drivers
v000001b3b7228ac0_0 .net "EX2_is_oper2_immed", 0 0, v000001b3b7205550_0;  1 drivers
v000001b3b722a000_0 .net "EX2_memread", 0 0, v000001b3b72040b0_0;  1 drivers
v000001b3b7229600_0 .net "EX2_memwrite", 0 0, v000001b3b7205690_0;  1 drivers
v000001b3b7228b60_0 .net "EX2_opcode", 11 0, v000001b3b7205730_0;  1 drivers
v000001b3b72297e0_0 .net "EX2_predicted", 0 0, v000001b3b7204290_0;  1 drivers
v000001b3b7229100_0 .net "EX2_rd_ind", 4 0, v000001b3b7204830_0;  1 drivers
v000001b3b7228f20_0 .net "EX2_rd_indzero", 0 0, v000001b3b72048d0_0;  1 drivers
v000001b3b72296a0_0 .net "EX2_regwrite", 0 0, v000001b3b7204330_0;  1 drivers
v000001b3b7229240_0 .net "EX2_rs1", 31 0, v000001b3b72043d0_0;  1 drivers
v000001b3b72280c0_0 .net "EX2_rs1_ind", 4 0, v000001b3b7204470_0;  1 drivers
v000001b3b72292e0_0 .net "EX2_rs2_ind", 4 0, v000001b3b72045b0_0;  1 drivers
v000001b3b7229a60_0 .net "EX2_rs2_out", 31 0, v000001b3b7204790_0;  1 drivers
v000001b3b7227e40_0 .net "ID_INST", 31 0, v000001b3b72093e0_0;  1 drivers
v000001b3b7229b00_0 .net "ID_PC", 31 0, v000001b3b7209480_0;  1 drivers
v000001b3b722a140_0 .net "ID_PFC_to_EX", 31 0, L_000001b3b7233920;  1 drivers
v000001b3b722a1e0_0 .net "ID_PFC_to_IF", 31 0, L_000001b3b7234640;  1 drivers
v000001b3b7228160_0 .net "ID_forward_to_B", 31 0, L_000001b3b7232a20;  1 drivers
v000001b3b7227da0_0 .net "ID_is_beq", 0 0, L_000001b3b7232660;  1 drivers
v000001b3b7229ba0_0 .net "ID_is_bne", 0 0, L_000001b3b7233740;  1 drivers
v000001b3b7229c40_0 .net "ID_is_j", 0 0, L_000001b3b7234e60;  1 drivers
v000001b3b7229ce0_0 .net "ID_is_jal", 0 0, L_000001b3b7234b40;  1 drivers
v000001b3b7227a80_0 .net "ID_is_jr", 0 0, L_000001b3b7232700;  1 drivers
v000001b3b7228200_0 .net "ID_is_oper2_immed", 0 0, L_000001b3b7235e20;  1 drivers
v000001b3b7227bc0_0 .net "ID_memread", 0 0, L_000001b3b7234dc0;  1 drivers
v000001b3b7227ee0_0 .net "ID_memwrite", 0 0, L_000001b3b72348c0;  1 drivers
v000001b3b7227f80_0 .net "ID_opcode", 11 0, v000001b3b7222da0_0;  1 drivers
v000001b3b72282a0_0 .net "ID_predicted", 0 0, v000001b3b720b640_0;  1 drivers
v000001b3b722a280_0 .net "ID_rd_ind", 4 0, v000001b3b72246a0_0;  1 drivers
v000001b3b722a6e0_0 .net "ID_regwrite", 0 0, L_000001b3b7234a00;  1 drivers
v000001b3b722a5a0_0 .net "ID_rs1", 31 0, v000001b3b72088a0_0;  1 drivers
v000001b3b722a780_0 .net "ID_rs1_ind", 4 0, v000001b3b7222b20_0;  1 drivers
v000001b3b722a320_0 .net "ID_rs2", 31 0, v000001b3b7207540_0;  1 drivers
v000001b3b722a820_0 .net "ID_rs2_ind", 4 0, v000001b3b7223200_0;  1 drivers
v000001b3b722a8c0_0 .net "IF_INST", 31 0, L_000001b3b7236ad0;  1 drivers
v000001b3b722a960_0 .net "IF_pc", 31 0, v000001b3b7222a80_0;  1 drivers
v000001b3b722a3c0_0 .net "MEM_ALU_OUT", 31 0, v000001b3b71f3b50_0;  1 drivers
v000001b3b722a460_0 .net "MEM_Data_mem_out", 31 0, v000001b3b7227800_0;  1 drivers
v000001b3b722a500_0 .net "MEM_memread", 0 0, v000001b3b71f38d0_0;  1 drivers
v000001b3b722a640_0 .net "MEM_memwrite", 0 0, v000001b3b71f36f0_0;  1 drivers
v000001b3b7231b20_0 .net "MEM_opcode", 11 0, v000001b3b71f33d0_0;  1 drivers
v000001b3b7230a40_0 .net "MEM_rd_ind", 4 0, v000001b3b71f2c50_0;  1 drivers
v000001b3b7230ae0_0 .net "MEM_rd_indzero", 0 0, v000001b3b71f1ad0_0;  1 drivers
v000001b3b7230900_0 .net "MEM_regwrite", 0 0, v000001b3b71f27f0_0;  1 drivers
v000001b3b7230f40_0 .net "MEM_rs2", 31 0, v000001b3b71f2930_0;  1 drivers
v000001b3b7231120_0 .net "PC", 31 0, L_000001b3b72bb710;  alias, 1 drivers
v000001b3b722fc80_0 .net "STALL_ID1_FLUSH", 0 0, v000001b3b720c220_0;  1 drivers
v000001b3b722f820_0 .net "STALL_ID2_FLUSH", 0 0, v000001b3b720c680_0;  1 drivers
v000001b3b72316c0_0 .net "STALL_IF_FLUSH", 0 0, v000001b3b720df80_0;  1 drivers
v000001b3b7231a80_0 .net "WB_ALU_OUT", 31 0, v000001b3b7226c20_0;  1 drivers
v000001b3b7230cc0_0 .net "WB_Data_mem_out", 31 0, v000001b3b7226860_0;  1 drivers
v000001b3b7230860_0 .net "WB_memread", 0 0, v000001b3b7226220_0;  1 drivers
v000001b3b7230180_0 .net "WB_rd_ind", 4 0, v000001b3b7225780_0;  1 drivers
v000001b3b7230b80_0 .net "WB_rd_indzero", 0 0, v000001b3b72264a0_0;  1 drivers
v000001b3b722f8c0_0 .net "WB_regwrite", 0 0, v000001b3b72253c0_0;  1 drivers
v000001b3b722fe60_0 .net "Wrong_prediction", 0 0, L_000001b3b72a0060;  1 drivers
v000001b3b7231260_0 .net *"_ivl_1", 0 0, L_000001b3b7171b50;  1 drivers
v000001b3b7230d60_0 .net *"_ivl_13", 0 0, L_000001b3b7172170;  1 drivers
v000001b3b7230e00_0 .net *"_ivl_14", 0 0, L_000001b3b7231da0;  1 drivers
v000001b3b7230360_0 .net *"_ivl_19", 0 0, L_000001b3b7171220;  1 drivers
v000001b3b7231bc0_0 .net *"_ivl_2", 0 0, L_000001b3b7230540;  1 drivers
v000001b3b7231940_0 .net *"_ivl_20", 0 0, L_000001b3b722faa0;  1 drivers
v000001b3b722ff00_0 .net *"_ivl_25", 0 0, L_000001b3b71713e0;  1 drivers
v000001b3b722f960_0 .net *"_ivl_26", 0 0, L_000001b3b722fbe0;  1 drivers
v000001b3b7230680_0 .net *"_ivl_31", 0 0, L_000001b3b7171290;  1 drivers
v000001b3b7230220_0 .net *"_ivl_32", 0 0, L_000001b3b72305e0;  1 drivers
v000001b3b7230720_0 .net *"_ivl_40", 31 0, L_000001b3b7234960;  1 drivers
L_000001b3b7250c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3b72319e0_0 .net *"_ivl_43", 26 0, L_000001b3b7250c58;  1 drivers
L_000001b3b7250ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3b72311c0_0 .net/2u *"_ivl_44", 31 0, L_000001b3b7250ca0;  1 drivers
v000001b3b7230ea0_0 .net *"_ivl_52", 31 0, L_000001b3b72a7130;  1 drivers
L_000001b3b7250d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3b722fd20_0 .net *"_ivl_55", 26 0, L_000001b3b7250d30;  1 drivers
L_000001b3b7250d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7231c60_0 .net/2u *"_ivl_56", 31 0, L_000001b3b7250d78;  1 drivers
v000001b3b7231ee0_0 .net *"_ivl_7", 0 0, L_000001b3b7170ea0;  1 drivers
v000001b3b72307c0_0 .net *"_ivl_8", 0 0, L_000001b3b72318a0;  1 drivers
v000001b3b722fdc0_0 .net "alu_selA", 1 0, L_000001b3b7231e40;  1 drivers
v000001b3b7230c20_0 .net "alu_selB", 1 0, L_000001b3b72327a0;  1 drivers
v000001b3b7230400_0 .net "clk", 0 0, L_000001b3b7171370;  1 drivers
v000001b3b722fa00_0 .var "cycles_consumed", 31 0;
v000001b3b72309a0_0 .net "exhaz", 0 0, L_000001b3b7171610;  1 drivers
v000001b3b7230fe0_0 .net "exhaz2", 0 0, L_000001b3b7171530;  1 drivers
v000001b3b72302c0_0 .net "hlt", 0 0, v000001b3b7226680_0;  1 drivers
v000001b3b7231080_0 .net "idhaz", 0 0, L_000001b3b7170b90;  1 drivers
v000001b3b7231440_0 .net "idhaz2", 0 0, L_000001b3b7170c00;  1 drivers
v000001b3b7231760_0 .net "if_id_write", 0 0, v000001b3b720e2a0_0;  1 drivers
v000001b3b722fb40_0 .net "input_clk", 0 0, v000001b3b72304a0_0;  1 drivers
v000001b3b7231300_0 .net "is_branch_and_taken", 0 0, L_000001b3b7236520;  1 drivers
v000001b3b7230040_0 .net "memhaz", 0 0, L_000001b3b71714c0;  1 drivers
v000001b3b72300e0_0 .net "memhaz2", 0 0, L_000001b3b71710d0;  1 drivers
v000001b3b72313a0_0 .net "pc_src", 2 0, L_000001b3b7234280;  1 drivers
v000001b3b72314e0_0 .net "pc_write", 0 0, v000001b3b720e020_0;  1 drivers
v000001b3b7231580_0 .net "rst", 0 0, v000001b3b7231d00_0;  1 drivers
v000001b3b7231f80_0 .net "store_rs2_forward", 1 0, L_000001b3b7234780;  1 drivers
v000001b3b722ffa0_0 .net "wdata_to_reg_file", 31 0, L_000001b3b72bc0b0;  1 drivers
E_000001b3b717bc60/0 .event negedge, v000001b3b720d260_0;
E_000001b3b717bc60/1 .event posedge, v000001b3b71f24d0_0;
E_000001b3b717bc60 .event/or E_000001b3b717bc60/0, E_000001b3b717bc60/1;
L_000001b3b7230540 .cmp/eq 5, v000001b3b7204830_0, v000001b3b7202d50_0;
L_000001b3b72318a0 .cmp/eq 5, v000001b3b71f2c50_0, v000001b3b7202d50_0;
L_000001b3b7231da0 .cmp/eq 5, v000001b3b7225780_0, v000001b3b7202d50_0;
L_000001b3b722faa0 .cmp/eq 5, v000001b3b7204830_0, v000001b3b7202fd0_0;
L_000001b3b722fbe0 .cmp/eq 5, v000001b3b71f2c50_0, v000001b3b7202fd0_0;
L_000001b3b72305e0 .cmp/eq 5, v000001b3b7225780_0, v000001b3b7202fd0_0;
L_000001b3b7234960 .concat [ 5 27 0 0], v000001b3b72246a0_0, L_000001b3b7250c58;
L_000001b3b7234aa0 .cmp/ne 32, L_000001b3b7234960, L_000001b3b7250ca0;
L_000001b3b72a7130 .concat [ 5 27 0 0], v000001b3b7204830_0, L_000001b3b7250d30;
L_000001b3b72a5b50 .cmp/ne 32, L_000001b3b72a7130, L_000001b3b7250d78;
S_000001b3b6edd990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001b3b6edd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001b3b7170ff0 .functor NOT 1, L_000001b3b7171610, C4<0>, C4<0>, C4<0>;
L_000001b3b7171d10 .functor AND 1, L_000001b3b71714c0, L_000001b3b7170ff0, C4<1>, C4<1>;
L_000001b3b7170730 .functor OR 1, L_000001b3b7170b90, L_000001b3b7171d10, C4<0>, C4<0>;
L_000001b3b7170f10 .functor OR 1, L_000001b3b7170b90, L_000001b3b7171610, C4<0>, C4<0>;
v000001b3b719b7d0_0 .net *"_ivl_12", 0 0, L_000001b3b7170f10;  1 drivers
v000001b3b719bd70_0 .net *"_ivl_2", 0 0, L_000001b3b7170ff0;  1 drivers
v000001b3b719b870_0 .net *"_ivl_5", 0 0, L_000001b3b7171d10;  1 drivers
v000001b3b719b410_0 .net *"_ivl_7", 0 0, L_000001b3b7170730;  1 drivers
v000001b3b719b230_0 .net "alu_selA", 1 0, L_000001b3b7231e40;  alias, 1 drivers
v000001b3b719be10_0 .net "exhaz", 0 0, L_000001b3b7171610;  alias, 1 drivers
v000001b3b719af10_0 .net "idhaz", 0 0, L_000001b3b7170b90;  alias, 1 drivers
v000001b3b719bf50_0 .net "memhaz", 0 0, L_000001b3b71714c0;  alias, 1 drivers
L_000001b3b7231e40 .concat8 [ 1 1 0 0], L_000001b3b7170730, L_000001b3b7170f10;
S_000001b3b6ed69c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001b3b6edd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001b3b7171760 .functor NOT 1, L_000001b3b7171530, C4<0>, C4<0>, C4<0>;
L_000001b3b7171920 .functor AND 1, L_000001b3b71710d0, L_000001b3b7171760, C4<1>, C4<1>;
L_000001b3b7171bc0 .functor OR 1, L_000001b3b7170c00, L_000001b3b7171920, C4<0>, C4<0>;
L_000001b3b7171c30 .functor NOT 1, v000001b3b72031b0_0, C4<0>, C4<0>, C4<0>;
L_000001b3b7171d80 .functor AND 1, L_000001b3b7171bc0, L_000001b3b7171c30, C4<1>, C4<1>;
L_000001b3b7171df0 .functor OR 1, L_000001b3b7170c00, L_000001b3b7171530, C4<0>, C4<0>;
L_000001b3b7172330 .functor NOT 1, v000001b3b72031b0_0, C4<0>, C4<0>, C4<0>;
L_000001b3b7172560 .functor AND 1, L_000001b3b7171df0, L_000001b3b7172330, C4<1>, C4<1>;
v000001b3b719a8d0_0 .net "EX1_is_oper2_immed", 0 0, v000001b3b72031b0_0;  alias, 1 drivers
v000001b3b719ae70_0 .net *"_ivl_11", 0 0, L_000001b3b7171d80;  1 drivers
v000001b3b719c270_0 .net *"_ivl_16", 0 0, L_000001b3b7171df0;  1 drivers
v000001b3b719c590_0 .net *"_ivl_17", 0 0, L_000001b3b7172330;  1 drivers
v000001b3b719bff0_0 .net *"_ivl_2", 0 0, L_000001b3b7171760;  1 drivers
v000001b3b719c3b0_0 .net *"_ivl_20", 0 0, L_000001b3b7172560;  1 drivers
v000001b3b719c450_0 .net *"_ivl_5", 0 0, L_000001b3b7171920;  1 drivers
v000001b3b719aa10_0 .net *"_ivl_7", 0 0, L_000001b3b7171bc0;  1 drivers
v000001b3b719b370_0 .net *"_ivl_8", 0 0, L_000001b3b7171c30;  1 drivers
v000001b3b719aab0_0 .net "alu_selB", 1 0, L_000001b3b72327a0;  alias, 1 drivers
v000001b3b719ab50_0 .net "exhaz", 0 0, L_000001b3b7171530;  alias, 1 drivers
v000001b3b719b0f0_0 .net "idhaz", 0 0, L_000001b3b7170c00;  alias, 1 drivers
v000001b3b719ad30_0 .net "memhaz", 0 0, L_000001b3b71710d0;  alias, 1 drivers
L_000001b3b72327a0 .concat8 [ 1 1 0 0], L_000001b3b7171d80, L_000001b3b7172560;
S_000001b3b6ed6b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001b3b6edd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001b3b71723a0 .functor NOT 1, L_000001b3b7171530, C4<0>, C4<0>, C4<0>;
L_000001b3b7172480 .functor AND 1, L_000001b3b71710d0, L_000001b3b71723a0, C4<1>, C4<1>;
L_000001b3b7172640 .functor OR 1, L_000001b3b7170c00, L_000001b3b7172480, C4<0>, C4<0>;
L_000001b3b71725d0 .functor OR 1, L_000001b3b7170c00, L_000001b3b7171530, C4<0>, C4<0>;
v000001b3b719add0_0 .net *"_ivl_12", 0 0, L_000001b3b71725d0;  1 drivers
v000001b3b719b5f0_0 .net *"_ivl_2", 0 0, L_000001b3b71723a0;  1 drivers
v000001b3b719afb0_0 .net *"_ivl_5", 0 0, L_000001b3b7172480;  1 drivers
v000001b3b719b190_0 .net *"_ivl_7", 0 0, L_000001b3b7172640;  1 drivers
v000001b3b719b2d0_0 .net "exhaz", 0 0, L_000001b3b7171530;  alias, 1 drivers
v000001b3b719b730_0 .net "idhaz", 0 0, L_000001b3b7170c00;  alias, 1 drivers
v000001b3b7116460_0 .net "memhaz", 0 0, L_000001b3b71710d0;  alias, 1 drivers
v000001b3b7117220_0 .net "store_rs2_forward", 1 0, L_000001b3b7234780;  alias, 1 drivers
L_000001b3b7234780 .concat8 [ 1 1 0 0], L_000001b3b7172640, L_000001b3b71725d0;
S_000001b3b6fb9aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001b3b6edd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001b3b7116820_0 .net "EX_ALU_OUT", 31 0, L_000001b3b722ee20;  alias, 1 drivers
v000001b3b7116280_0 .net "EX_memread", 0 0, v000001b3b72040b0_0;  alias, 1 drivers
v000001b3b70ffbc0_0 .net "EX_memwrite", 0 0, v000001b3b7205690_0;  alias, 1 drivers
v000001b3b70ff6c0_0 .net "EX_opcode", 11 0, v000001b3b7205730_0;  alias, 1 drivers
v000001b3b71f3830_0 .net "EX_rd_ind", 4 0, v000001b3b7204830_0;  alias, 1 drivers
v000001b3b71f4230_0 .net "EX_rd_indzero", 0 0, L_000001b3b72a5b50;  1 drivers
v000001b3b71f2070_0 .net "EX_regwrite", 0 0, v000001b3b7204330_0;  alias, 1 drivers
v000001b3b71f2bb0_0 .net "EX_rs2_out", 31 0, v000001b3b7204790_0;  alias, 1 drivers
v000001b3b71f3b50_0 .var "MEM_ALU_OUT", 31 0;
v000001b3b71f38d0_0 .var "MEM_memread", 0 0;
v000001b3b71f36f0_0 .var "MEM_memwrite", 0 0;
v000001b3b71f33d0_0 .var "MEM_opcode", 11 0;
v000001b3b71f2c50_0 .var "MEM_rd_ind", 4 0;
v000001b3b71f1ad0_0 .var "MEM_rd_indzero", 0 0;
v000001b3b71f27f0_0 .var "MEM_regwrite", 0 0;
v000001b3b71f2930_0 .var "MEM_rs2", 31 0;
v000001b3b71f3dd0_0 .net "clk", 0 0, L_000001b3b72a00d0;  1 drivers
v000001b3b71f24d0_0 .net "rst", 0 0, v000001b3b7231d00_0;  alias, 1 drivers
E_000001b3b717c260 .event posedge, v000001b3b71f24d0_0, v000001b3b71f3dd0_0;
S_000001b3b6fb9c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001b3b6edd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001b3b6fa1490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3b6fa14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3b6fa1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3b6fa1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3b6fa1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3b6fa15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3b6fa15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3b6fa1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3b6fa1650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3b6fa1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3b6fa16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3b6fa16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3b6fa1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3b6fa1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3b6fa17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3b6fa17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3b6fa1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3b6fa1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3b6fa1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3b6fa18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3b6fa18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3b6fa1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3b6fa1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3b6fa1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3b6fa19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b3b72a0140 .functor XOR 1, L_000001b3b729f490, v000001b3b7204290_0, C4<0>, C4<0>;
L_000001b3b729fff0 .functor NOT 1, L_000001b3b72a0140, C4<0>, C4<0>, C4<0>;
L_000001b3b72a0220 .functor OR 1, v000001b3b7231d00_0, L_000001b3b729fff0, C4<0>, C4<0>;
L_000001b3b72a0060 .functor NOT 1, L_000001b3b72a0220, C4<0>, C4<0>, C4<0>;
v000001b3b71f61c0_0 .net "ALU_OP", 3 0, v000001b3b71f5f40_0;  1 drivers
v000001b3b71f8420_0 .net "BranchDecision", 0 0, L_000001b3b729f490;  1 drivers
v000001b3b71f8d80_0 .net "CF", 0 0, v000001b3b71f5d60_0;  1 drivers
v000001b3b71f9640_0 .net "EX_opcode", 11 0, v000001b3b7205730_0;  alias, 1 drivers
v000001b3b71f98c0_0 .net "Wrong_prediction", 0 0, L_000001b3b72a0060;  alias, 1 drivers
v000001b3b71f9000_0 .net "ZF", 0 0, L_000001b3b729f9d0;  1 drivers
L_000001b3b7250ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b3b71f9500_0 .net/2u *"_ivl_0", 31 0, L_000001b3b7250ce8;  1 drivers
v000001b3b71f96e0_0 .net *"_ivl_11", 0 0, L_000001b3b72a0220;  1 drivers
v000001b3b71f9960_0 .net *"_ivl_2", 31 0, L_000001b3b722ed80;  1 drivers
v000001b3b71f8ba0_0 .net *"_ivl_6", 0 0, L_000001b3b72a0140;  1 drivers
v000001b3b71f87e0_0 .net *"_ivl_8", 0 0, L_000001b3b729fff0;  1 drivers
v000001b3b71f84c0_0 .net "alu_out", 31 0, L_000001b3b722ee20;  alias, 1 drivers
v000001b3b71f8e20_0 .net "alu_outw", 31 0, v000001b3b71f5e00_0;  1 drivers
v000001b3b71f9280_0 .net "is_beq", 0 0, v000001b3b72054b0_0;  alias, 1 drivers
v000001b3b71f8740_0 .net "is_bne", 0 0, v000001b3b7205230_0;  alias, 1 drivers
v000001b3b71f8560_0 .net "is_jal", 0 0, v000001b3b7204a10_0;  alias, 1 drivers
v000001b3b71f8f60_0 .net "oper1", 31 0, v000001b3b72055f0_0;  alias, 1 drivers
v000001b3b71f95a0_0 .net "oper2", 31 0, v000001b3b7205370_0;  alias, 1 drivers
v000001b3b71f8600_0 .net "pc", 31 0, v000001b3b7204e70_0;  alias, 1 drivers
v000001b3b71f8ec0_0 .net "predicted", 0 0, v000001b3b7204290_0;  alias, 1 drivers
v000001b3b71f8880_0 .net "rst", 0 0, v000001b3b7231d00_0;  alias, 1 drivers
L_000001b3b722ed80 .arith/sum 32, v000001b3b7204e70_0, L_000001b3b7250ce8;
L_000001b3b722ee20 .functor MUXZ 32, v000001b3b71f5e00_0, L_000001b3b722ed80, v000001b3b7204a10_0, C4<>;
S_000001b3b7000140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001b3b6fb9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001b3b729e8c0 .functor AND 1, v000001b3b72054b0_0, L_000001b3b729ed90, C4<1>, C4<1>;
L_000001b3b729ee00 .functor NOT 1, L_000001b3b729ed90, C4<0>, C4<0>, C4<0>;
L_000001b3b729f420 .functor AND 1, v000001b3b7205230_0, L_000001b3b729ee00, C4<1>, C4<1>;
L_000001b3b729f490 .functor OR 1, L_000001b3b729e8c0, L_000001b3b729f420, C4<0>, C4<0>;
v000001b3b71f6d00_0 .net "BranchDecision", 0 0, L_000001b3b729f490;  alias, 1 drivers
v000001b3b71f6da0_0 .net *"_ivl_2", 0 0, L_000001b3b729ee00;  1 drivers
v000001b3b71f5c20_0 .net "is_beq", 0 0, v000001b3b72054b0_0;  alias, 1 drivers
v000001b3b71f7c00_0 .net "is_beq_taken", 0 0, L_000001b3b729e8c0;  1 drivers
v000001b3b71f7200_0 .net "is_bne", 0 0, v000001b3b7205230_0;  alias, 1 drivers
v000001b3b71f7020_0 .net "is_bne_taken", 0 0, L_000001b3b729f420;  1 drivers
v000001b3b71f5ae0_0 .net "is_eq", 0 0, L_000001b3b729ed90;  1 drivers
v000001b3b71f77a0_0 .net "oper1", 31 0, v000001b3b72055f0_0;  alias, 1 drivers
v000001b3b71f81a0_0 .net "oper2", 31 0, v000001b3b7205370_0;  alias, 1 drivers
S_000001b3b70002d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001b3b7000140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001b3b729f880 .functor XOR 1, L_000001b3b722eec0, L_000001b3b722f460, C4<0>, C4<0>;
L_000001b3b729fc70 .functor XOR 1, L_000001b3b722f320, L_000001b3b722ef60, C4<0>, C4<0>;
L_000001b3b729f2d0 .functor XOR 1, L_000001b3b722f5a0, L_000001b3b722d480, C4<0>, C4<0>;
L_000001b3b729fce0 .functor XOR 1, L_000001b3b722f000, L_000001b3b722d520, C4<0>, C4<0>;
L_000001b3b729fe30 .functor XOR 1, L_000001b3b722d660, L_000001b3b722d700, C4<0>, C4<0>;
L_000001b3b729ef50 .functor XOR 1, L_000001b3b722d7a0, L_000001b3b722d840, C4<0>, C4<0>;
L_000001b3b729ff10 .functor XOR 1, L_000001b3b72a3e90, L_000001b3b72a4570, C4<0>, C4<0>;
L_000001b3b729efc0 .functor XOR 1, L_000001b3b72a2450, L_000001b3b72a4610, C4<0>, C4<0>;
L_000001b3b729f180 .functor XOR 1, L_000001b3b72a3990, L_000001b3b72a42f0, C4<0>, C4<0>;
L_000001b3b729f3b0 .functor XOR 1, L_000001b3b72a3d50, L_000001b3b72a4890, C4<0>, C4<0>;
L_000001b3b729fab0 .functor XOR 1, L_000001b3b72a41b0, L_000001b3b72a29f0, C4<0>, C4<0>;
L_000001b3b729ebd0 .functor XOR 1, L_000001b3b72a4250, L_000001b3b72a49d0, C4<0>, C4<0>;
L_000001b3b729fdc0 .functor XOR 1, L_000001b3b72a3030, L_000001b3b72a2950, C4<0>, C4<0>;
L_000001b3b729e5b0 .functor XOR 1, L_000001b3b72a37b0, L_000001b3b72a3850, C4<0>, C4<0>;
L_000001b3b729e460 .functor XOR 1, L_000001b3b72a2a90, L_000001b3b72a4390, C4<0>, C4<0>;
L_000001b3b729fea0 .functor XOR 1, L_000001b3b72a3210, L_000001b3b72a3350, C4<0>, C4<0>;
L_000001b3b729e540 .functor XOR 1, L_000001b3b72a24f0, L_000001b3b72a4430, C4<0>, C4<0>;
L_000001b3b729f7a0 .functor XOR 1, L_000001b3b72a2770, L_000001b3b72a44d0, C4<0>, C4<0>;
L_000001b3b729eee0 .functor XOR 1, L_000001b3b72a3f30, L_000001b3b72a46b0, C4<0>, C4<0>;
L_000001b3b729f260 .functor XOR 1, L_000001b3b72a30d0, L_000001b3b72a3cb0, C4<0>, C4<0>;
L_000001b3b729fa40 .functor XOR 1, L_000001b3b72a2b30, L_000001b3b72a38f0, C4<0>, C4<0>;
L_000001b3b729ec40 .functor XOR 1, L_000001b3b72a3670, L_000001b3b72a2590, C4<0>, C4<0>;
L_000001b3b729f650 .functor XOR 1, L_000001b3b72a4110, L_000001b3b72a2630, C4<0>, C4<0>;
L_000001b3b729e620 .functor XOR 1, L_000001b3b72a47f0, L_000001b3b72a2bd0, C4<0>, C4<0>;
L_000001b3b729f730 .functor XOR 1, L_000001b3b72a4750, L_000001b3b72a3a30, C4<0>, C4<0>;
L_000001b3b729f6c0 .functor XOR 1, L_000001b3b72a2810, L_000001b3b72a4930, C4<0>, C4<0>;
L_000001b3b729e690 .functor XOR 1, L_000001b3b72a3df0, L_000001b3b72a32b0, C4<0>, C4<0>;
L_000001b3b729ecb0 .functor XOR 1, L_000001b3b72a3ad0, L_000001b3b72a4a70, C4<0>, C4<0>;
L_000001b3b729f340 .functor XOR 1, L_000001b3b72a3fd0, L_000001b3b72a4b10, C4<0>, C4<0>;
L_000001b3b729ed20 .functor XOR 1, L_000001b3b72a2c70, L_000001b3b72a3c10, C4<0>, C4<0>;
L_000001b3b729e700 .functor XOR 1, L_000001b3b72a2d10, L_000001b3b72a26d0, C4<0>, C4<0>;
L_000001b3b729e7e0 .functor XOR 1, L_000001b3b72a33f0, L_000001b3b72a2db0, C4<0>, C4<0>;
L_000001b3b729ed90/0/0 .functor OR 1, L_000001b3b72a3b70, L_000001b3b72a28b0, L_000001b3b72a23b0, L_000001b3b72a2e50;
L_000001b3b729ed90/0/4 .functor OR 1, L_000001b3b72a4070, L_000001b3b72a3490, L_000001b3b72a2ef0, L_000001b3b72a2f90;
L_000001b3b729ed90/0/8 .functor OR 1, L_000001b3b72a3530, L_000001b3b72a3170, L_000001b3b72a35d0, L_000001b3b72a6d70;
L_000001b3b729ed90/0/12 .functor OR 1, L_000001b3b72a7090, L_000001b3b72a5150, L_000001b3b72a7270, L_000001b3b72a53d0;
L_000001b3b729ed90/0/16 .functor OR 1, L_000001b3b72a7310, L_000001b3b72a6af0, L_000001b3b72a4f70, L_000001b3b72a4bb0;
L_000001b3b729ed90/0/20 .functor OR 1, L_000001b3b72a4c50, L_000001b3b72a5970, L_000001b3b72a5a10, L_000001b3b72a4cf0;
L_000001b3b729ed90/0/24 .functor OR 1, L_000001b3b72a6cd0, L_000001b3b72a4d90, L_000001b3b72a5510, L_000001b3b72a69b0;
L_000001b3b729ed90/0/28 .functor OR 1, L_000001b3b72a5d30, L_000001b3b72a55b0, L_000001b3b72a6f50, L_000001b3b72a6410;
L_000001b3b729ed90/1/0 .functor OR 1, L_000001b3b729ed90/0/0, L_000001b3b729ed90/0/4, L_000001b3b729ed90/0/8, L_000001b3b729ed90/0/12;
L_000001b3b729ed90/1/4 .functor OR 1, L_000001b3b729ed90/0/16, L_000001b3b729ed90/0/20, L_000001b3b729ed90/0/24, L_000001b3b729ed90/0/28;
L_000001b3b729ed90 .functor NOR 1, L_000001b3b729ed90/1/0, L_000001b3b729ed90/1/4, C4<0>, C4<0>;
v000001b3b71f3470_0 .net *"_ivl_0", 0 0, L_000001b3b729f880;  1 drivers
v000001b3b71f3290_0 .net *"_ivl_101", 0 0, L_000001b3b72a4430;  1 drivers
v000001b3b71f1e90_0 .net *"_ivl_102", 0 0, L_000001b3b729f7a0;  1 drivers
v000001b3b71f2cf0_0 .net *"_ivl_105", 0 0, L_000001b3b72a2770;  1 drivers
v000001b3b71f29d0_0 .net *"_ivl_107", 0 0, L_000001b3b72a44d0;  1 drivers
v000001b3b71f4190_0 .net *"_ivl_108", 0 0, L_000001b3b729eee0;  1 drivers
v000001b3b71f3e70_0 .net *"_ivl_11", 0 0, L_000001b3b722ef60;  1 drivers
v000001b3b71f3970_0 .net *"_ivl_111", 0 0, L_000001b3b72a3f30;  1 drivers
v000001b3b71f3330_0 .net *"_ivl_113", 0 0, L_000001b3b72a46b0;  1 drivers
v000001b3b71f1df0_0 .net *"_ivl_114", 0 0, L_000001b3b729f260;  1 drivers
v000001b3b71f2d90_0 .net *"_ivl_117", 0 0, L_000001b3b72a30d0;  1 drivers
v000001b3b71f3c90_0 .net *"_ivl_119", 0 0, L_000001b3b72a3cb0;  1 drivers
v000001b3b71f40f0_0 .net *"_ivl_12", 0 0, L_000001b3b729f2d0;  1 drivers
v000001b3b71f3150_0 .net *"_ivl_120", 0 0, L_000001b3b729fa40;  1 drivers
v000001b3b71f1b70_0 .net *"_ivl_123", 0 0, L_000001b3b72a2b30;  1 drivers
v000001b3b71f3510_0 .net *"_ivl_125", 0 0, L_000001b3b72a38f0;  1 drivers
v000001b3b71f2ed0_0 .net *"_ivl_126", 0 0, L_000001b3b729ec40;  1 drivers
v000001b3b71f35b0_0 .net *"_ivl_129", 0 0, L_000001b3b72a3670;  1 drivers
v000001b3b71f2570_0 .net *"_ivl_131", 0 0, L_000001b3b72a2590;  1 drivers
v000001b3b71f3ab0_0 .net *"_ivl_132", 0 0, L_000001b3b729f650;  1 drivers
v000001b3b71f2430_0 .net *"_ivl_135", 0 0, L_000001b3b72a4110;  1 drivers
v000001b3b71f2250_0 .net *"_ivl_137", 0 0, L_000001b3b72a2630;  1 drivers
v000001b3b71f4050_0 .net *"_ivl_138", 0 0, L_000001b3b729e620;  1 drivers
v000001b3b71f22f0_0 .net *"_ivl_141", 0 0, L_000001b3b72a47f0;  1 drivers
v000001b3b71f1f30_0 .net *"_ivl_143", 0 0, L_000001b3b72a2bd0;  1 drivers
v000001b3b71f2f70_0 .net *"_ivl_144", 0 0, L_000001b3b729f730;  1 drivers
v000001b3b71f2a70_0 .net *"_ivl_147", 0 0, L_000001b3b72a4750;  1 drivers
v000001b3b71f3650_0 .net *"_ivl_149", 0 0, L_000001b3b72a3a30;  1 drivers
v000001b3b71f30b0_0 .net *"_ivl_15", 0 0, L_000001b3b722f5a0;  1 drivers
v000001b3b71f3790_0 .net *"_ivl_150", 0 0, L_000001b3b729f6c0;  1 drivers
v000001b3b71f21b0_0 .net *"_ivl_153", 0 0, L_000001b3b72a2810;  1 drivers
v000001b3b71f31f0_0 .net *"_ivl_155", 0 0, L_000001b3b72a4930;  1 drivers
v000001b3b71f3a10_0 .net *"_ivl_156", 0 0, L_000001b3b729e690;  1 drivers
v000001b3b71f1c10_0 .net *"_ivl_159", 0 0, L_000001b3b72a3df0;  1 drivers
v000001b3b71f2110_0 .net *"_ivl_161", 0 0, L_000001b3b72a32b0;  1 drivers
v000001b3b71f3bf0_0 .net *"_ivl_162", 0 0, L_000001b3b729ecb0;  1 drivers
v000001b3b71f3f10_0 .net *"_ivl_165", 0 0, L_000001b3b72a3ad0;  1 drivers
v000001b3b71f3010_0 .net *"_ivl_167", 0 0, L_000001b3b72a4a70;  1 drivers
v000001b3b71f2390_0 .net *"_ivl_168", 0 0, L_000001b3b729f340;  1 drivers
v000001b3b71f3d30_0 .net *"_ivl_17", 0 0, L_000001b3b722d480;  1 drivers
v000001b3b71f3fb0_0 .net *"_ivl_171", 0 0, L_000001b3b72a3fd0;  1 drivers
v000001b3b71f1cb0_0 .net *"_ivl_173", 0 0, L_000001b3b72a4b10;  1 drivers
v000001b3b71f1d50_0 .net *"_ivl_174", 0 0, L_000001b3b729ed20;  1 drivers
v000001b3b71f1fd0_0 .net *"_ivl_177", 0 0, L_000001b3b72a2c70;  1 drivers
v000001b3b71f2610_0 .net *"_ivl_179", 0 0, L_000001b3b72a3c10;  1 drivers
v000001b3b71f2b10_0 .net *"_ivl_18", 0 0, L_000001b3b729fce0;  1 drivers
v000001b3b71f26b0_0 .net *"_ivl_180", 0 0, L_000001b3b729e700;  1 drivers
v000001b3b71f2750_0 .net *"_ivl_183", 0 0, L_000001b3b72a2d10;  1 drivers
v000001b3b71f2890_0 .net *"_ivl_185", 0 0, L_000001b3b72a26d0;  1 drivers
v000001b3b71f4550_0 .net *"_ivl_186", 0 0, L_000001b3b729e7e0;  1 drivers
v000001b3b71f5590_0 .net *"_ivl_190", 0 0, L_000001b3b72a33f0;  1 drivers
v000001b3b71f5950_0 .net *"_ivl_192", 0 0, L_000001b3b72a2db0;  1 drivers
v000001b3b71f49b0_0 .net *"_ivl_194", 0 0, L_000001b3b72a3b70;  1 drivers
v000001b3b71f4b90_0 .net *"_ivl_196", 0 0, L_000001b3b72a28b0;  1 drivers
v000001b3b71f42d0_0 .net *"_ivl_198", 0 0, L_000001b3b72a23b0;  1 drivers
v000001b3b71f4a50_0 .net *"_ivl_200", 0 0, L_000001b3b72a2e50;  1 drivers
v000001b3b71f4410_0 .net *"_ivl_202", 0 0, L_000001b3b72a4070;  1 drivers
v000001b3b71f5770_0 .net *"_ivl_204", 0 0, L_000001b3b72a3490;  1 drivers
v000001b3b71f4c30_0 .net *"_ivl_206", 0 0, L_000001b3b72a2ef0;  1 drivers
v000001b3b71f56d0_0 .net *"_ivl_208", 0 0, L_000001b3b72a2f90;  1 drivers
v000001b3b71f4cd0_0 .net *"_ivl_21", 0 0, L_000001b3b722f000;  1 drivers
v000001b3b71f47d0_0 .net *"_ivl_210", 0 0, L_000001b3b72a3530;  1 drivers
v000001b3b71f4f50_0 .net *"_ivl_212", 0 0, L_000001b3b72a3170;  1 drivers
v000001b3b71f5450_0 .net *"_ivl_214", 0 0, L_000001b3b72a35d0;  1 drivers
v000001b3b71f54f0_0 .net *"_ivl_216", 0 0, L_000001b3b72a6d70;  1 drivers
v000001b3b71f4690_0 .net *"_ivl_218", 0 0, L_000001b3b72a7090;  1 drivers
v000001b3b71f4eb0_0 .net *"_ivl_220", 0 0, L_000001b3b72a5150;  1 drivers
v000001b3b71f44b0_0 .net *"_ivl_222", 0 0, L_000001b3b72a7270;  1 drivers
v000001b3b71f5630_0 .net *"_ivl_224", 0 0, L_000001b3b72a53d0;  1 drivers
v000001b3b71f5810_0 .net *"_ivl_226", 0 0, L_000001b3b72a7310;  1 drivers
v000001b3b71f4910_0 .net *"_ivl_228", 0 0, L_000001b3b72a6af0;  1 drivers
v000001b3b71f58b0_0 .net *"_ivl_23", 0 0, L_000001b3b722d520;  1 drivers
v000001b3b71f4af0_0 .net *"_ivl_230", 0 0, L_000001b3b72a4f70;  1 drivers
v000001b3b71f4d70_0 .net *"_ivl_232", 0 0, L_000001b3b72a4bb0;  1 drivers
v000001b3b71f4370_0 .net *"_ivl_234", 0 0, L_000001b3b72a4c50;  1 drivers
v000001b3b71f45f0_0 .net *"_ivl_236", 0 0, L_000001b3b72a5970;  1 drivers
v000001b3b71f4870_0 .net *"_ivl_238", 0 0, L_000001b3b72a5a10;  1 drivers
v000001b3b71f5270_0 .net *"_ivl_24", 0 0, L_000001b3b729fe30;  1 drivers
v000001b3b71f4730_0 .net *"_ivl_240", 0 0, L_000001b3b72a4cf0;  1 drivers
v000001b3b71f4e10_0 .net *"_ivl_242", 0 0, L_000001b3b72a6cd0;  1 drivers
v000001b3b71f4ff0_0 .net *"_ivl_244", 0 0, L_000001b3b72a4d90;  1 drivers
v000001b3b71f5090_0 .net *"_ivl_246", 0 0, L_000001b3b72a5510;  1 drivers
v000001b3b71f5130_0 .net *"_ivl_248", 0 0, L_000001b3b72a69b0;  1 drivers
v000001b3b71f51d0_0 .net *"_ivl_250", 0 0, L_000001b3b72a5d30;  1 drivers
v000001b3b71f53b0_0 .net *"_ivl_252", 0 0, L_000001b3b72a55b0;  1 drivers
v000001b3b71f5310_0 .net *"_ivl_254", 0 0, L_000001b3b72a6f50;  1 drivers
v000001b3b7115f60_0 .net *"_ivl_256", 0 0, L_000001b3b72a6410;  1 drivers
v000001b3b71f7e80_0 .net *"_ivl_27", 0 0, L_000001b3b722d660;  1 drivers
v000001b3b71f7340_0 .net *"_ivl_29", 0 0, L_000001b3b722d700;  1 drivers
v000001b3b71f7840_0 .net *"_ivl_3", 0 0, L_000001b3b722eec0;  1 drivers
v000001b3b71f7de0_0 .net *"_ivl_30", 0 0, L_000001b3b729ef50;  1 drivers
v000001b3b71f78e0_0 .net *"_ivl_33", 0 0, L_000001b3b722d7a0;  1 drivers
v000001b3b71f73e0_0 .net *"_ivl_35", 0 0, L_000001b3b722d840;  1 drivers
v000001b3b71f6440_0 .net *"_ivl_36", 0 0, L_000001b3b729ff10;  1 drivers
v000001b3b71f64e0_0 .net *"_ivl_39", 0 0, L_000001b3b72a3e90;  1 drivers
v000001b3b71f6a80_0 .net *"_ivl_41", 0 0, L_000001b3b72a4570;  1 drivers
v000001b3b71f6ee0_0 .net *"_ivl_42", 0 0, L_000001b3b729efc0;  1 drivers
v000001b3b71f6300_0 .net *"_ivl_45", 0 0, L_000001b3b72a2450;  1 drivers
v000001b3b71f7ac0_0 .net *"_ivl_47", 0 0, L_000001b3b72a4610;  1 drivers
v000001b3b71f7ca0_0 .net *"_ivl_48", 0 0, L_000001b3b729f180;  1 drivers
v000001b3b71f72a0_0 .net *"_ivl_5", 0 0, L_000001b3b722f460;  1 drivers
v000001b3b71f6b20_0 .net *"_ivl_51", 0 0, L_000001b3b72a3990;  1 drivers
v000001b3b71f63a0_0 .net *"_ivl_53", 0 0, L_000001b3b72a42f0;  1 drivers
v000001b3b71f5cc0_0 .net *"_ivl_54", 0 0, L_000001b3b729f3b0;  1 drivers
v000001b3b71f6e40_0 .net *"_ivl_57", 0 0, L_000001b3b72a3d50;  1 drivers
v000001b3b71f75c0_0 .net *"_ivl_59", 0 0, L_000001b3b72a4890;  1 drivers
v000001b3b71f7f20_0 .net *"_ivl_6", 0 0, L_000001b3b729fc70;  1 drivers
v000001b3b71f70c0_0 .net *"_ivl_60", 0 0, L_000001b3b729fab0;  1 drivers
v000001b3b71f7a20_0 .net *"_ivl_63", 0 0, L_000001b3b72a41b0;  1 drivers
v000001b3b71f7b60_0 .net *"_ivl_65", 0 0, L_000001b3b72a29f0;  1 drivers
v000001b3b71f6bc0_0 .net *"_ivl_66", 0 0, L_000001b3b729ebd0;  1 drivers
v000001b3b71f6260_0 .net *"_ivl_69", 0 0, L_000001b3b72a4250;  1 drivers
v000001b3b71f6940_0 .net *"_ivl_71", 0 0, L_000001b3b72a49d0;  1 drivers
v000001b3b71f69e0_0 .net *"_ivl_72", 0 0, L_000001b3b729fdc0;  1 drivers
v000001b3b71f7660_0 .net *"_ivl_75", 0 0, L_000001b3b72a3030;  1 drivers
v000001b3b71f6c60_0 .net *"_ivl_77", 0 0, L_000001b3b72a2950;  1 drivers
v000001b3b71f7480_0 .net *"_ivl_78", 0 0, L_000001b3b729e5b0;  1 drivers
v000001b3b71f6580_0 .net *"_ivl_81", 0 0, L_000001b3b72a37b0;  1 drivers
v000001b3b71f7980_0 .net *"_ivl_83", 0 0, L_000001b3b72a3850;  1 drivers
v000001b3b71f6620_0 .net *"_ivl_84", 0 0, L_000001b3b729e460;  1 drivers
v000001b3b71f6760_0 .net *"_ivl_87", 0 0, L_000001b3b72a2a90;  1 drivers
v000001b3b71f66c0_0 .net *"_ivl_89", 0 0, L_000001b3b72a4390;  1 drivers
v000001b3b71f5fe0_0 .net *"_ivl_9", 0 0, L_000001b3b722f320;  1 drivers
v000001b3b71f7520_0 .net *"_ivl_90", 0 0, L_000001b3b729fea0;  1 drivers
v000001b3b71f6f80_0 .net *"_ivl_93", 0 0, L_000001b3b72a3210;  1 drivers
v000001b3b71f6800_0 .net *"_ivl_95", 0 0, L_000001b3b72a3350;  1 drivers
v000001b3b71f8100_0 .net *"_ivl_96", 0 0, L_000001b3b729e540;  1 drivers
v000001b3b71f6120_0 .net *"_ivl_99", 0 0, L_000001b3b72a24f0;  1 drivers
v000001b3b71f5ea0_0 .net "a", 31 0, v000001b3b72055f0_0;  alias, 1 drivers
v000001b3b71f68a0_0 .net "b", 31 0, v000001b3b7205370_0;  alias, 1 drivers
v000001b3b71f7700_0 .net "out", 0 0, L_000001b3b729ed90;  alias, 1 drivers
v000001b3b71f7d40_0 .net "temp", 31 0, L_000001b3b72a3710;  1 drivers
L_000001b3b722eec0 .part v000001b3b72055f0_0, 0, 1;
L_000001b3b722f460 .part v000001b3b7205370_0, 0, 1;
L_000001b3b722f320 .part v000001b3b72055f0_0, 1, 1;
L_000001b3b722ef60 .part v000001b3b7205370_0, 1, 1;
L_000001b3b722f5a0 .part v000001b3b72055f0_0, 2, 1;
L_000001b3b722d480 .part v000001b3b7205370_0, 2, 1;
L_000001b3b722f000 .part v000001b3b72055f0_0, 3, 1;
L_000001b3b722d520 .part v000001b3b7205370_0, 3, 1;
L_000001b3b722d660 .part v000001b3b72055f0_0, 4, 1;
L_000001b3b722d700 .part v000001b3b7205370_0, 4, 1;
L_000001b3b722d7a0 .part v000001b3b72055f0_0, 5, 1;
L_000001b3b722d840 .part v000001b3b7205370_0, 5, 1;
L_000001b3b72a3e90 .part v000001b3b72055f0_0, 6, 1;
L_000001b3b72a4570 .part v000001b3b7205370_0, 6, 1;
L_000001b3b72a2450 .part v000001b3b72055f0_0, 7, 1;
L_000001b3b72a4610 .part v000001b3b7205370_0, 7, 1;
L_000001b3b72a3990 .part v000001b3b72055f0_0, 8, 1;
L_000001b3b72a42f0 .part v000001b3b7205370_0, 8, 1;
L_000001b3b72a3d50 .part v000001b3b72055f0_0, 9, 1;
L_000001b3b72a4890 .part v000001b3b7205370_0, 9, 1;
L_000001b3b72a41b0 .part v000001b3b72055f0_0, 10, 1;
L_000001b3b72a29f0 .part v000001b3b7205370_0, 10, 1;
L_000001b3b72a4250 .part v000001b3b72055f0_0, 11, 1;
L_000001b3b72a49d0 .part v000001b3b7205370_0, 11, 1;
L_000001b3b72a3030 .part v000001b3b72055f0_0, 12, 1;
L_000001b3b72a2950 .part v000001b3b7205370_0, 12, 1;
L_000001b3b72a37b0 .part v000001b3b72055f0_0, 13, 1;
L_000001b3b72a3850 .part v000001b3b7205370_0, 13, 1;
L_000001b3b72a2a90 .part v000001b3b72055f0_0, 14, 1;
L_000001b3b72a4390 .part v000001b3b7205370_0, 14, 1;
L_000001b3b72a3210 .part v000001b3b72055f0_0, 15, 1;
L_000001b3b72a3350 .part v000001b3b7205370_0, 15, 1;
L_000001b3b72a24f0 .part v000001b3b72055f0_0, 16, 1;
L_000001b3b72a4430 .part v000001b3b7205370_0, 16, 1;
L_000001b3b72a2770 .part v000001b3b72055f0_0, 17, 1;
L_000001b3b72a44d0 .part v000001b3b7205370_0, 17, 1;
L_000001b3b72a3f30 .part v000001b3b72055f0_0, 18, 1;
L_000001b3b72a46b0 .part v000001b3b7205370_0, 18, 1;
L_000001b3b72a30d0 .part v000001b3b72055f0_0, 19, 1;
L_000001b3b72a3cb0 .part v000001b3b7205370_0, 19, 1;
L_000001b3b72a2b30 .part v000001b3b72055f0_0, 20, 1;
L_000001b3b72a38f0 .part v000001b3b7205370_0, 20, 1;
L_000001b3b72a3670 .part v000001b3b72055f0_0, 21, 1;
L_000001b3b72a2590 .part v000001b3b7205370_0, 21, 1;
L_000001b3b72a4110 .part v000001b3b72055f0_0, 22, 1;
L_000001b3b72a2630 .part v000001b3b7205370_0, 22, 1;
L_000001b3b72a47f0 .part v000001b3b72055f0_0, 23, 1;
L_000001b3b72a2bd0 .part v000001b3b7205370_0, 23, 1;
L_000001b3b72a4750 .part v000001b3b72055f0_0, 24, 1;
L_000001b3b72a3a30 .part v000001b3b7205370_0, 24, 1;
L_000001b3b72a2810 .part v000001b3b72055f0_0, 25, 1;
L_000001b3b72a4930 .part v000001b3b7205370_0, 25, 1;
L_000001b3b72a3df0 .part v000001b3b72055f0_0, 26, 1;
L_000001b3b72a32b0 .part v000001b3b7205370_0, 26, 1;
L_000001b3b72a3ad0 .part v000001b3b72055f0_0, 27, 1;
L_000001b3b72a4a70 .part v000001b3b7205370_0, 27, 1;
L_000001b3b72a3fd0 .part v000001b3b72055f0_0, 28, 1;
L_000001b3b72a4b10 .part v000001b3b7205370_0, 28, 1;
L_000001b3b72a2c70 .part v000001b3b72055f0_0, 29, 1;
L_000001b3b72a3c10 .part v000001b3b7205370_0, 29, 1;
L_000001b3b72a2d10 .part v000001b3b72055f0_0, 30, 1;
L_000001b3b72a26d0 .part v000001b3b7205370_0, 30, 1;
LS_000001b3b72a3710_0_0 .concat8 [ 1 1 1 1], L_000001b3b729f880, L_000001b3b729fc70, L_000001b3b729f2d0, L_000001b3b729fce0;
LS_000001b3b72a3710_0_4 .concat8 [ 1 1 1 1], L_000001b3b729fe30, L_000001b3b729ef50, L_000001b3b729ff10, L_000001b3b729efc0;
LS_000001b3b72a3710_0_8 .concat8 [ 1 1 1 1], L_000001b3b729f180, L_000001b3b729f3b0, L_000001b3b729fab0, L_000001b3b729ebd0;
LS_000001b3b72a3710_0_12 .concat8 [ 1 1 1 1], L_000001b3b729fdc0, L_000001b3b729e5b0, L_000001b3b729e460, L_000001b3b729fea0;
LS_000001b3b72a3710_0_16 .concat8 [ 1 1 1 1], L_000001b3b729e540, L_000001b3b729f7a0, L_000001b3b729eee0, L_000001b3b729f260;
LS_000001b3b72a3710_0_20 .concat8 [ 1 1 1 1], L_000001b3b729fa40, L_000001b3b729ec40, L_000001b3b729f650, L_000001b3b729e620;
LS_000001b3b72a3710_0_24 .concat8 [ 1 1 1 1], L_000001b3b729f730, L_000001b3b729f6c0, L_000001b3b729e690, L_000001b3b729ecb0;
LS_000001b3b72a3710_0_28 .concat8 [ 1 1 1 1], L_000001b3b729f340, L_000001b3b729ed20, L_000001b3b729e700, L_000001b3b729e7e0;
LS_000001b3b72a3710_1_0 .concat8 [ 4 4 4 4], LS_000001b3b72a3710_0_0, LS_000001b3b72a3710_0_4, LS_000001b3b72a3710_0_8, LS_000001b3b72a3710_0_12;
LS_000001b3b72a3710_1_4 .concat8 [ 4 4 4 4], LS_000001b3b72a3710_0_16, LS_000001b3b72a3710_0_20, LS_000001b3b72a3710_0_24, LS_000001b3b72a3710_0_28;
L_000001b3b72a3710 .concat8 [ 16 16 0 0], LS_000001b3b72a3710_1_0, LS_000001b3b72a3710_1_4;
L_000001b3b72a33f0 .part v000001b3b72055f0_0, 31, 1;
L_000001b3b72a2db0 .part v000001b3b7205370_0, 31, 1;
L_000001b3b72a3b70 .part L_000001b3b72a3710, 0, 1;
L_000001b3b72a28b0 .part L_000001b3b72a3710, 1, 1;
L_000001b3b72a23b0 .part L_000001b3b72a3710, 2, 1;
L_000001b3b72a2e50 .part L_000001b3b72a3710, 3, 1;
L_000001b3b72a4070 .part L_000001b3b72a3710, 4, 1;
L_000001b3b72a3490 .part L_000001b3b72a3710, 5, 1;
L_000001b3b72a2ef0 .part L_000001b3b72a3710, 6, 1;
L_000001b3b72a2f90 .part L_000001b3b72a3710, 7, 1;
L_000001b3b72a3530 .part L_000001b3b72a3710, 8, 1;
L_000001b3b72a3170 .part L_000001b3b72a3710, 9, 1;
L_000001b3b72a35d0 .part L_000001b3b72a3710, 10, 1;
L_000001b3b72a6d70 .part L_000001b3b72a3710, 11, 1;
L_000001b3b72a7090 .part L_000001b3b72a3710, 12, 1;
L_000001b3b72a5150 .part L_000001b3b72a3710, 13, 1;
L_000001b3b72a7270 .part L_000001b3b72a3710, 14, 1;
L_000001b3b72a53d0 .part L_000001b3b72a3710, 15, 1;
L_000001b3b72a7310 .part L_000001b3b72a3710, 16, 1;
L_000001b3b72a6af0 .part L_000001b3b72a3710, 17, 1;
L_000001b3b72a4f70 .part L_000001b3b72a3710, 18, 1;
L_000001b3b72a4bb0 .part L_000001b3b72a3710, 19, 1;
L_000001b3b72a4c50 .part L_000001b3b72a3710, 20, 1;
L_000001b3b72a5970 .part L_000001b3b72a3710, 21, 1;
L_000001b3b72a5a10 .part L_000001b3b72a3710, 22, 1;
L_000001b3b72a4cf0 .part L_000001b3b72a3710, 23, 1;
L_000001b3b72a6cd0 .part L_000001b3b72a3710, 24, 1;
L_000001b3b72a4d90 .part L_000001b3b72a3710, 25, 1;
L_000001b3b72a5510 .part L_000001b3b72a3710, 26, 1;
L_000001b3b72a69b0 .part L_000001b3b72a3710, 27, 1;
L_000001b3b72a5d30 .part L_000001b3b72a3710, 28, 1;
L_000001b3b72a55b0 .part L_000001b3b72a3710, 29, 1;
L_000001b3b72a6f50 .part L_000001b3b72a3710, 30, 1;
L_000001b3b72a6410 .part L_000001b3b72a3710, 31, 1;
S_000001b3b6fb8200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001b3b6fb9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001b3b717b9a0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001b3b729f9d0 .functor NOT 1, L_000001b3b722f280, C4<0>, C4<0>, C4<0>;
v000001b3b71f7160_0 .net "A", 31 0, v000001b3b72055f0_0;  alias, 1 drivers
v000001b3b71f7fc0_0 .net "ALUOP", 3 0, v000001b3b71f5f40_0;  alias, 1 drivers
v000001b3b71f8060_0 .net "B", 31 0, v000001b3b7205370_0;  alias, 1 drivers
v000001b3b71f5d60_0 .var "CF", 0 0;
v000001b3b71f8240_0 .net "ZF", 0 0, L_000001b3b729f9d0;  alias, 1 drivers
v000001b3b71f5b80_0 .net *"_ivl_1", 0 0, L_000001b3b722f280;  1 drivers
v000001b3b71f5e00_0 .var "res", 31 0;
E_000001b3b717b820 .event anyedge, v000001b3b71f7fc0_0, v000001b3b71f5ea0_0, v000001b3b71f68a0_0, v000001b3b71f5d60_0;
L_000001b3b722f280 .reduce/or v000001b3b71f5e00_0;
S_000001b3b6fb8390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001b3b6fb9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001b3b71fa2a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3b71fa2d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3b71fa310 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3b71fa348 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3b71fa380 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3b71fa3b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3b71fa3f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3b71fa428 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3b71fa460 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3b71fa498 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3b71fa4d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3b71fa508 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3b71fa540 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3b71fa578 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3b71fa5b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3b71fa5e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3b71fa620 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3b71fa658 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3b71fa690 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3b71fa6c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3b71fa700 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3b71fa738 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3b71fa770 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3b71fa7a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3b71fa7e0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3b71f5f40_0 .var "ALU_OP", 3 0;
v000001b3b71f6080_0 .net "opcode", 11 0, v000001b3b7205730_0;  alias, 1 drivers
E_000001b3b717bce0 .event anyedge, v000001b3b70ff6c0_0;
S_000001b3b6ffd8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001b3b6edd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001b3b7203890_0 .net "EX1_forward_to_B", 31 0, v000001b3b7201b30_0;  alias, 1 drivers
v000001b3b7203070_0 .net "EX_PFC", 31 0, v000001b3b7203610_0;  alias, 1 drivers
v000001b3b7201ef0_0 .net "EX_PFC_to_IF", 31 0, L_000001b3b722ece0;  alias, 1 drivers
v000001b3b72022b0_0 .net "alu_selA", 1 0, L_000001b3b7231e40;  alias, 1 drivers
v000001b3b7203930_0 .net "alu_selB", 1 0, L_000001b3b72327a0;  alias, 1 drivers
v000001b3b7203390_0 .net "ex_haz", 31 0, v000001b3b71f3b50_0;  alias, 1 drivers
v000001b3b7203c50_0 .net "id_haz", 31 0, L_000001b3b722ee20;  alias, 1 drivers
v000001b3b7203e30_0 .net "is_jr", 0 0, v000001b3b72037f0_0;  alias, 1 drivers
v000001b3b72036b0_0 .net "mem_haz", 31 0, L_000001b3b72bc0b0;  alias, 1 drivers
v000001b3b7203250_0 .net "oper1", 31 0, L_000001b3b7236c20;  alias, 1 drivers
v000001b3b72039d0_0 .net "oper2", 31 0, L_000001b3b729f110;  alias, 1 drivers
v000001b3b72020d0_0 .net "pc", 31 0, v000001b3b7202cb0_0;  alias, 1 drivers
v000001b3b7202490_0 .net "rs1", 31 0, v000001b3b7201bd0_0;  alias, 1 drivers
v000001b3b7203110_0 .net "rs2_in", 31 0, v000001b3b7202df0_0;  alias, 1 drivers
v000001b3b7202170_0 .net "rs2_out", 31 0, L_000001b3b729f570;  alias, 1 drivers
v000001b3b7202b70_0 .net "store_rs2_forward", 1 0, L_000001b3b7234780;  alias, 1 drivers
L_000001b3b722ece0 .functor MUXZ 32, v000001b3b7203610_0, L_000001b3b7236c20, v000001b3b72037f0_0, C4<>;
S_000001b3b6ffda30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001b3b6ffd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b3b717c420 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b3b7235870 .functor NOT 1, L_000001b3b722d8e0, C4<0>, C4<0>, C4<0>;
L_000001b3b72354f0 .functor NOT 1, L_000001b3b722f6e0, C4<0>, C4<0>, C4<0>;
L_000001b3b72366e0 .functor NOT 1, L_000001b3b722d980, C4<0>, C4<0>, C4<0>;
L_000001b3b7236830 .functor NOT 1, L_000001b3b722e420, C4<0>, C4<0>, C4<0>;
L_000001b3b7236a60 .functor AND 32, L_000001b3b7235170, v000001b3b7201bd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b7235330 .functor AND 32, L_000001b3b7235250, L_000001b3b72bc0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b7235410 .functor OR 32, L_000001b3b7236a60, L_000001b3b7235330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3b7236c90 .functor AND 32, L_000001b3b7235950, v000001b3b71f3b50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b7236f30 .functor OR 32, L_000001b3b7235410, L_000001b3b7236c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3b7236e50 .functor AND 32, L_000001b3b7236bb0, L_000001b3b722ee20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b7236c20 .functor OR 32, L_000001b3b7236f30, L_000001b3b7236e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3b71f8380_0 .net *"_ivl_1", 0 0, L_000001b3b722d8e0;  1 drivers
v000001b3b71f8c40_0 .net *"_ivl_13", 0 0, L_000001b3b722d980;  1 drivers
v000001b3b71f9320_0 .net *"_ivl_14", 0 0, L_000001b3b72366e0;  1 drivers
v000001b3b71f93c0_0 .net *"_ivl_19", 0 0, L_000001b3b722f640;  1 drivers
v000001b3b71f9820_0 .net *"_ivl_2", 0 0, L_000001b3b7235870;  1 drivers
v000001b3b71fdeb0_0 .net *"_ivl_23", 0 0, L_000001b3b722dca0;  1 drivers
v000001b3b71fcc90_0 .net *"_ivl_27", 0 0, L_000001b3b722e420;  1 drivers
v000001b3b71fd2d0_0 .net *"_ivl_28", 0 0, L_000001b3b7236830;  1 drivers
v000001b3b71fc510_0 .net *"_ivl_33", 0 0, L_000001b3b722db60;  1 drivers
v000001b3b71fd730_0 .net *"_ivl_37", 0 0, L_000001b3b722e2e0;  1 drivers
v000001b3b71fdc30_0 .net *"_ivl_40", 31 0, L_000001b3b7236a60;  1 drivers
v000001b3b71fdd70_0 .net *"_ivl_42", 31 0, L_000001b3b7235330;  1 drivers
v000001b3b71fcd30_0 .net *"_ivl_44", 31 0, L_000001b3b7235410;  1 drivers
v000001b3b71fbe30_0 .net *"_ivl_46", 31 0, L_000001b3b7236c90;  1 drivers
v000001b3b71fc470_0 .net *"_ivl_48", 31 0, L_000001b3b7236f30;  1 drivers
v000001b3b71fc150_0 .net *"_ivl_50", 31 0, L_000001b3b7236e50;  1 drivers
v000001b3b71fbb10_0 .net *"_ivl_7", 0 0, L_000001b3b722f6e0;  1 drivers
v000001b3b71fc0b0_0 .net *"_ivl_8", 0 0, L_000001b3b72354f0;  1 drivers
v000001b3b71fd870_0 .net "ina", 31 0, v000001b3b7201bd0_0;  alias, 1 drivers
v000001b3b71fda50_0 .net "inb", 31 0, L_000001b3b72bc0b0;  alias, 1 drivers
v000001b3b71fd050_0 .net "inc", 31 0, v000001b3b71f3b50_0;  alias, 1 drivers
v000001b3b71fc830_0 .net "ind", 31 0, L_000001b3b722ee20;  alias, 1 drivers
v000001b3b71fc1f0_0 .net "out", 31 0, L_000001b3b7236c20;  alias, 1 drivers
v000001b3b71fba70_0 .net "s0", 31 0, L_000001b3b7235170;  1 drivers
v000001b3b71fcbf0_0 .net "s1", 31 0, L_000001b3b7235250;  1 drivers
v000001b3b71fd370_0 .net "s2", 31 0, L_000001b3b7235950;  1 drivers
v000001b3b71fdcd0_0 .net "s3", 31 0, L_000001b3b7236bb0;  1 drivers
v000001b3b71fce70_0 .net "sel", 1 0, L_000001b3b7231e40;  alias, 1 drivers
L_000001b3b722d8e0 .part L_000001b3b7231e40, 1, 1;
LS_000001b3b722e380_0_0 .concat [ 1 1 1 1], L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870;
LS_000001b3b722e380_0_4 .concat [ 1 1 1 1], L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870;
LS_000001b3b722e380_0_8 .concat [ 1 1 1 1], L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870;
LS_000001b3b722e380_0_12 .concat [ 1 1 1 1], L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870;
LS_000001b3b722e380_0_16 .concat [ 1 1 1 1], L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870;
LS_000001b3b722e380_0_20 .concat [ 1 1 1 1], L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870;
LS_000001b3b722e380_0_24 .concat [ 1 1 1 1], L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870;
LS_000001b3b722e380_0_28 .concat [ 1 1 1 1], L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870, L_000001b3b7235870;
LS_000001b3b722e380_1_0 .concat [ 4 4 4 4], LS_000001b3b722e380_0_0, LS_000001b3b722e380_0_4, LS_000001b3b722e380_0_8, LS_000001b3b722e380_0_12;
LS_000001b3b722e380_1_4 .concat [ 4 4 4 4], LS_000001b3b722e380_0_16, LS_000001b3b722e380_0_20, LS_000001b3b722e380_0_24, LS_000001b3b722e380_0_28;
L_000001b3b722e380 .concat [ 16 16 0 0], LS_000001b3b722e380_1_0, LS_000001b3b722e380_1_4;
L_000001b3b722f6e0 .part L_000001b3b7231e40, 0, 1;
LS_000001b3b722e4c0_0_0 .concat [ 1 1 1 1], L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0;
LS_000001b3b722e4c0_0_4 .concat [ 1 1 1 1], L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0;
LS_000001b3b722e4c0_0_8 .concat [ 1 1 1 1], L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0;
LS_000001b3b722e4c0_0_12 .concat [ 1 1 1 1], L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0;
LS_000001b3b722e4c0_0_16 .concat [ 1 1 1 1], L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0;
LS_000001b3b722e4c0_0_20 .concat [ 1 1 1 1], L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0;
LS_000001b3b722e4c0_0_24 .concat [ 1 1 1 1], L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0;
LS_000001b3b722e4c0_0_28 .concat [ 1 1 1 1], L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0, L_000001b3b72354f0;
LS_000001b3b722e4c0_1_0 .concat [ 4 4 4 4], LS_000001b3b722e4c0_0_0, LS_000001b3b722e4c0_0_4, LS_000001b3b722e4c0_0_8, LS_000001b3b722e4c0_0_12;
LS_000001b3b722e4c0_1_4 .concat [ 4 4 4 4], LS_000001b3b722e4c0_0_16, LS_000001b3b722e4c0_0_20, LS_000001b3b722e4c0_0_24, LS_000001b3b722e4c0_0_28;
L_000001b3b722e4c0 .concat [ 16 16 0 0], LS_000001b3b722e4c0_1_0, LS_000001b3b722e4c0_1_4;
L_000001b3b722d980 .part L_000001b3b7231e40, 1, 1;
LS_000001b3b722f3c0_0_0 .concat [ 1 1 1 1], L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0;
LS_000001b3b722f3c0_0_4 .concat [ 1 1 1 1], L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0;
LS_000001b3b722f3c0_0_8 .concat [ 1 1 1 1], L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0;
LS_000001b3b722f3c0_0_12 .concat [ 1 1 1 1], L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0;
LS_000001b3b722f3c0_0_16 .concat [ 1 1 1 1], L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0;
LS_000001b3b722f3c0_0_20 .concat [ 1 1 1 1], L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0;
LS_000001b3b722f3c0_0_24 .concat [ 1 1 1 1], L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0;
LS_000001b3b722f3c0_0_28 .concat [ 1 1 1 1], L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0, L_000001b3b72366e0;
LS_000001b3b722f3c0_1_0 .concat [ 4 4 4 4], LS_000001b3b722f3c0_0_0, LS_000001b3b722f3c0_0_4, LS_000001b3b722f3c0_0_8, LS_000001b3b722f3c0_0_12;
LS_000001b3b722f3c0_1_4 .concat [ 4 4 4 4], LS_000001b3b722f3c0_0_16, LS_000001b3b722f3c0_0_20, LS_000001b3b722f3c0_0_24, LS_000001b3b722f3c0_0_28;
L_000001b3b722f3c0 .concat [ 16 16 0 0], LS_000001b3b722f3c0_1_0, LS_000001b3b722f3c0_1_4;
L_000001b3b722f640 .part L_000001b3b7231e40, 0, 1;
LS_000001b3b722da20_0_0 .concat [ 1 1 1 1], L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640;
LS_000001b3b722da20_0_4 .concat [ 1 1 1 1], L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640;
LS_000001b3b722da20_0_8 .concat [ 1 1 1 1], L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640;
LS_000001b3b722da20_0_12 .concat [ 1 1 1 1], L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640;
LS_000001b3b722da20_0_16 .concat [ 1 1 1 1], L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640;
LS_000001b3b722da20_0_20 .concat [ 1 1 1 1], L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640;
LS_000001b3b722da20_0_24 .concat [ 1 1 1 1], L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640;
LS_000001b3b722da20_0_28 .concat [ 1 1 1 1], L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640, L_000001b3b722f640;
LS_000001b3b722da20_1_0 .concat [ 4 4 4 4], LS_000001b3b722da20_0_0, LS_000001b3b722da20_0_4, LS_000001b3b722da20_0_8, LS_000001b3b722da20_0_12;
LS_000001b3b722da20_1_4 .concat [ 4 4 4 4], LS_000001b3b722da20_0_16, LS_000001b3b722da20_0_20, LS_000001b3b722da20_0_24, LS_000001b3b722da20_0_28;
L_000001b3b722da20 .concat [ 16 16 0 0], LS_000001b3b722da20_1_0, LS_000001b3b722da20_1_4;
L_000001b3b722dca0 .part L_000001b3b7231e40, 1, 1;
LS_000001b3b722dfc0_0_0 .concat [ 1 1 1 1], L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0;
LS_000001b3b722dfc0_0_4 .concat [ 1 1 1 1], L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0;
LS_000001b3b722dfc0_0_8 .concat [ 1 1 1 1], L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0;
LS_000001b3b722dfc0_0_12 .concat [ 1 1 1 1], L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0;
LS_000001b3b722dfc0_0_16 .concat [ 1 1 1 1], L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0;
LS_000001b3b722dfc0_0_20 .concat [ 1 1 1 1], L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0;
LS_000001b3b722dfc0_0_24 .concat [ 1 1 1 1], L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0;
LS_000001b3b722dfc0_0_28 .concat [ 1 1 1 1], L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0, L_000001b3b722dca0;
LS_000001b3b722dfc0_1_0 .concat [ 4 4 4 4], LS_000001b3b722dfc0_0_0, LS_000001b3b722dfc0_0_4, LS_000001b3b722dfc0_0_8, LS_000001b3b722dfc0_0_12;
LS_000001b3b722dfc0_1_4 .concat [ 4 4 4 4], LS_000001b3b722dfc0_0_16, LS_000001b3b722dfc0_0_20, LS_000001b3b722dfc0_0_24, LS_000001b3b722dfc0_0_28;
L_000001b3b722dfc0 .concat [ 16 16 0 0], LS_000001b3b722dfc0_1_0, LS_000001b3b722dfc0_1_4;
L_000001b3b722e420 .part L_000001b3b7231e40, 0, 1;
LS_000001b3b722f0a0_0_0 .concat [ 1 1 1 1], L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830;
LS_000001b3b722f0a0_0_4 .concat [ 1 1 1 1], L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830;
LS_000001b3b722f0a0_0_8 .concat [ 1 1 1 1], L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830;
LS_000001b3b722f0a0_0_12 .concat [ 1 1 1 1], L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830;
LS_000001b3b722f0a0_0_16 .concat [ 1 1 1 1], L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830;
LS_000001b3b722f0a0_0_20 .concat [ 1 1 1 1], L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830;
LS_000001b3b722f0a0_0_24 .concat [ 1 1 1 1], L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830;
LS_000001b3b722f0a0_0_28 .concat [ 1 1 1 1], L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830, L_000001b3b7236830;
LS_000001b3b722f0a0_1_0 .concat [ 4 4 4 4], LS_000001b3b722f0a0_0_0, LS_000001b3b722f0a0_0_4, LS_000001b3b722f0a0_0_8, LS_000001b3b722f0a0_0_12;
LS_000001b3b722f0a0_1_4 .concat [ 4 4 4 4], LS_000001b3b722f0a0_0_16, LS_000001b3b722f0a0_0_20, LS_000001b3b722f0a0_0_24, LS_000001b3b722f0a0_0_28;
L_000001b3b722f0a0 .concat [ 16 16 0 0], LS_000001b3b722f0a0_1_0, LS_000001b3b722f0a0_1_4;
L_000001b3b722db60 .part L_000001b3b7231e40, 1, 1;
LS_000001b3b722e560_0_0 .concat [ 1 1 1 1], L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60;
LS_000001b3b722e560_0_4 .concat [ 1 1 1 1], L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60;
LS_000001b3b722e560_0_8 .concat [ 1 1 1 1], L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60;
LS_000001b3b722e560_0_12 .concat [ 1 1 1 1], L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60;
LS_000001b3b722e560_0_16 .concat [ 1 1 1 1], L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60;
LS_000001b3b722e560_0_20 .concat [ 1 1 1 1], L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60;
LS_000001b3b722e560_0_24 .concat [ 1 1 1 1], L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60;
LS_000001b3b722e560_0_28 .concat [ 1 1 1 1], L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60, L_000001b3b722db60;
LS_000001b3b722e560_1_0 .concat [ 4 4 4 4], LS_000001b3b722e560_0_0, LS_000001b3b722e560_0_4, LS_000001b3b722e560_0_8, LS_000001b3b722e560_0_12;
LS_000001b3b722e560_1_4 .concat [ 4 4 4 4], LS_000001b3b722e560_0_16, LS_000001b3b722e560_0_20, LS_000001b3b722e560_0_24, LS_000001b3b722e560_0_28;
L_000001b3b722e560 .concat [ 16 16 0 0], LS_000001b3b722e560_1_0, LS_000001b3b722e560_1_4;
L_000001b3b722e2e0 .part L_000001b3b7231e40, 0, 1;
LS_000001b3b722de80_0_0 .concat [ 1 1 1 1], L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0;
LS_000001b3b722de80_0_4 .concat [ 1 1 1 1], L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0;
LS_000001b3b722de80_0_8 .concat [ 1 1 1 1], L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0;
LS_000001b3b722de80_0_12 .concat [ 1 1 1 1], L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0;
LS_000001b3b722de80_0_16 .concat [ 1 1 1 1], L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0;
LS_000001b3b722de80_0_20 .concat [ 1 1 1 1], L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0;
LS_000001b3b722de80_0_24 .concat [ 1 1 1 1], L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0;
LS_000001b3b722de80_0_28 .concat [ 1 1 1 1], L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0, L_000001b3b722e2e0;
LS_000001b3b722de80_1_0 .concat [ 4 4 4 4], LS_000001b3b722de80_0_0, LS_000001b3b722de80_0_4, LS_000001b3b722de80_0_8, LS_000001b3b722de80_0_12;
LS_000001b3b722de80_1_4 .concat [ 4 4 4 4], LS_000001b3b722de80_0_16, LS_000001b3b722de80_0_20, LS_000001b3b722de80_0_24, LS_000001b3b722de80_0_28;
L_000001b3b722de80 .concat [ 16 16 0 0], LS_000001b3b722de80_1_0, LS_000001b3b722de80_1_4;
S_000001b3b6ff0940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b3b6ffda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3b7235170 .functor AND 32, L_000001b3b722e380, L_000001b3b722e4c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3b71f89c0_0 .net "in1", 31 0, L_000001b3b722e380;  1 drivers
v000001b3b71f90a0_0 .net "in2", 31 0, L_000001b3b722e4c0;  1 drivers
v000001b3b71f86a0_0 .net "out", 31 0, L_000001b3b7235170;  alias, 1 drivers
S_000001b3b6ff0ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b3b6ffda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3b7235250 .functor AND 32, L_000001b3b722f3c0, L_000001b3b722da20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3b71f9140_0 .net "in1", 31 0, L_000001b3b722f3c0;  1 drivers
v000001b3b71f8920_0 .net "in2", 31 0, L_000001b3b722da20;  1 drivers
v000001b3b71f82e0_0 .net "out", 31 0, L_000001b3b7235250;  alias, 1 drivers
S_000001b3b6f9c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b3b6ffda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3b7235950 .functor AND 32, L_000001b3b722dfc0, L_000001b3b722f0a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3b71f8ce0_0 .net "in1", 31 0, L_000001b3b722dfc0;  1 drivers
v000001b3b71f8a60_0 .net "in2", 31 0, L_000001b3b722f0a0;  1 drivers
v000001b3b71f9460_0 .net "out", 31 0, L_000001b3b7235950;  alias, 1 drivers
S_000001b3b71faeb0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b3b6ffda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3b7236bb0 .functor AND 32, L_000001b3b722e560, L_000001b3b722de80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3b71f8b00_0 .net "in1", 31 0, L_000001b3b722e560;  1 drivers
v000001b3b71f9780_0 .net "in2", 31 0, L_000001b3b722de80;  1 drivers
v000001b3b71f91e0_0 .net "out", 31 0, L_000001b3b7236bb0;  alias, 1 drivers
S_000001b3b71fab90 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001b3b6ffd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b3b717bca0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b3b7236d70 .functor NOT 1, L_000001b3b722f500, C4<0>, C4<0>, C4<0>;
L_000001b3b7236de0 .functor NOT 1, L_000001b3b722dac0, C4<0>, C4<0>, C4<0>;
L_000001b3b7171450 .functor NOT 1, L_000001b3b722dc00, C4<0>, C4<0>, C4<0>;
L_000001b3b729fd50 .functor NOT 1, L_000001b3b722d340, C4<0>, C4<0>, C4<0>;
L_000001b3b729e930 .functor AND 32, L_000001b3b7236d00, v000001b3b7201b30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b729fb90 .functor AND 32, L_000001b3b7236ec0, L_000001b3b72bc0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b729f8f0 .functor OR 32, L_000001b3b729e930, L_000001b3b729fb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3b729f0a0 .functor AND 32, L_000001b3b729e3f0, v000001b3b71f3b50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b729f5e0 .functor OR 32, L_000001b3b729f8f0, L_000001b3b729f0a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3b729eb60 .functor AND 32, L_000001b3b729f030, L_000001b3b722ee20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b729f110 .functor OR 32, L_000001b3b729f5e0, L_000001b3b729eb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3b71fd690_0 .net *"_ivl_1", 0 0, L_000001b3b722f500;  1 drivers
v000001b3b71fd410_0 .net *"_ivl_13", 0 0, L_000001b3b722dc00;  1 drivers
v000001b3b71fb930_0 .net *"_ivl_14", 0 0, L_000001b3b7171450;  1 drivers
v000001b3b71fca10_0 .net *"_ivl_19", 0 0, L_000001b3b722e060;  1 drivers
v000001b3b71fc330_0 .net *"_ivl_2", 0 0, L_000001b3b7236d70;  1 drivers
v000001b3b71fd0f0_0 .net *"_ivl_23", 0 0, L_000001b3b722d5c0;  1 drivers
v000001b3b71fcf10_0 .net *"_ivl_27", 0 0, L_000001b3b722d340;  1 drivers
v000001b3b71fcb50_0 .net *"_ivl_28", 0 0, L_000001b3b729fd50;  1 drivers
v000001b3b71fdaf0_0 .net *"_ivl_33", 0 0, L_000001b3b722e6a0;  1 drivers
v000001b3b71fcab0_0 .net *"_ivl_37", 0 0, L_000001b3b722e240;  1 drivers
v000001b3b71fd7d0_0 .net *"_ivl_40", 31 0, L_000001b3b729e930;  1 drivers
v000001b3b71fd910_0 .net *"_ivl_42", 31 0, L_000001b3b729fb90;  1 drivers
v000001b3b71fb9d0_0 .net *"_ivl_44", 31 0, L_000001b3b729f8f0;  1 drivers
v000001b3b71fc5b0_0 .net *"_ivl_46", 31 0, L_000001b3b729f0a0;  1 drivers
v000001b3b71fd4b0_0 .net *"_ivl_48", 31 0, L_000001b3b729f5e0;  1 drivers
v000001b3b71fc3d0_0 .net *"_ivl_50", 31 0, L_000001b3b729eb60;  1 drivers
v000001b3b71fd9b0_0 .net *"_ivl_7", 0 0, L_000001b3b722dac0;  1 drivers
v000001b3b71fd550_0 .net *"_ivl_8", 0 0, L_000001b3b7236de0;  1 drivers
v000001b3b71fde10_0 .net "ina", 31 0, v000001b3b7201b30_0;  alias, 1 drivers
v000001b3b71fdb90_0 .net "inb", 31 0, L_000001b3b72bc0b0;  alias, 1 drivers
v000001b3b71fbbb0_0 .net "inc", 31 0, v000001b3b71f3b50_0;  alias, 1 drivers
v000001b3b71fbc50_0 .net "ind", 31 0, L_000001b3b722ee20;  alias, 1 drivers
v000001b3b71fbcf0_0 .net "out", 31 0, L_000001b3b729f110;  alias, 1 drivers
v000001b3b71fc6f0_0 .net "s0", 31 0, L_000001b3b7236d00;  1 drivers
v000001b3b71fbf70_0 .net "s1", 31 0, L_000001b3b7236ec0;  1 drivers
v000001b3b71fc010_0 .net "s2", 31 0, L_000001b3b729e3f0;  1 drivers
v000001b3b71fc650_0 .net "s3", 31 0, L_000001b3b729f030;  1 drivers
v000001b3b71fc790_0 .net "sel", 1 0, L_000001b3b72327a0;  alias, 1 drivers
L_000001b3b722f500 .part L_000001b3b72327a0, 1, 1;
LS_000001b3b722f780_0_0 .concat [ 1 1 1 1], L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70;
LS_000001b3b722f780_0_4 .concat [ 1 1 1 1], L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70;
LS_000001b3b722f780_0_8 .concat [ 1 1 1 1], L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70;
LS_000001b3b722f780_0_12 .concat [ 1 1 1 1], L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70;
LS_000001b3b722f780_0_16 .concat [ 1 1 1 1], L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70;
LS_000001b3b722f780_0_20 .concat [ 1 1 1 1], L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70;
LS_000001b3b722f780_0_24 .concat [ 1 1 1 1], L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70;
LS_000001b3b722f780_0_28 .concat [ 1 1 1 1], L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70, L_000001b3b7236d70;
LS_000001b3b722f780_1_0 .concat [ 4 4 4 4], LS_000001b3b722f780_0_0, LS_000001b3b722f780_0_4, LS_000001b3b722f780_0_8, LS_000001b3b722f780_0_12;
LS_000001b3b722f780_1_4 .concat [ 4 4 4 4], LS_000001b3b722f780_0_16, LS_000001b3b722f780_0_20, LS_000001b3b722f780_0_24, LS_000001b3b722f780_0_28;
L_000001b3b722f780 .concat [ 16 16 0 0], LS_000001b3b722f780_1_0, LS_000001b3b722f780_1_4;
L_000001b3b722dac0 .part L_000001b3b72327a0, 0, 1;
LS_000001b3b722d160_0_0 .concat [ 1 1 1 1], L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0;
LS_000001b3b722d160_0_4 .concat [ 1 1 1 1], L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0;
LS_000001b3b722d160_0_8 .concat [ 1 1 1 1], L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0;
LS_000001b3b722d160_0_12 .concat [ 1 1 1 1], L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0;
LS_000001b3b722d160_0_16 .concat [ 1 1 1 1], L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0;
LS_000001b3b722d160_0_20 .concat [ 1 1 1 1], L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0;
LS_000001b3b722d160_0_24 .concat [ 1 1 1 1], L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0;
LS_000001b3b722d160_0_28 .concat [ 1 1 1 1], L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0, L_000001b3b7236de0;
LS_000001b3b722d160_1_0 .concat [ 4 4 4 4], LS_000001b3b722d160_0_0, LS_000001b3b722d160_0_4, LS_000001b3b722d160_0_8, LS_000001b3b722d160_0_12;
LS_000001b3b722d160_1_4 .concat [ 4 4 4 4], LS_000001b3b722d160_0_16, LS_000001b3b722d160_0_20, LS_000001b3b722d160_0_24, LS_000001b3b722d160_0_28;
L_000001b3b722d160 .concat [ 16 16 0 0], LS_000001b3b722d160_1_0, LS_000001b3b722d160_1_4;
L_000001b3b722dc00 .part L_000001b3b72327a0, 1, 1;
LS_000001b3b722d020_0_0 .concat [ 1 1 1 1], L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450;
LS_000001b3b722d020_0_4 .concat [ 1 1 1 1], L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450;
LS_000001b3b722d020_0_8 .concat [ 1 1 1 1], L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450;
LS_000001b3b722d020_0_12 .concat [ 1 1 1 1], L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450;
LS_000001b3b722d020_0_16 .concat [ 1 1 1 1], L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450;
LS_000001b3b722d020_0_20 .concat [ 1 1 1 1], L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450;
LS_000001b3b722d020_0_24 .concat [ 1 1 1 1], L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450;
LS_000001b3b722d020_0_28 .concat [ 1 1 1 1], L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450, L_000001b3b7171450;
LS_000001b3b722d020_1_0 .concat [ 4 4 4 4], LS_000001b3b722d020_0_0, LS_000001b3b722d020_0_4, LS_000001b3b722d020_0_8, LS_000001b3b722d020_0_12;
LS_000001b3b722d020_1_4 .concat [ 4 4 4 4], LS_000001b3b722d020_0_16, LS_000001b3b722d020_0_20, LS_000001b3b722d020_0_24, LS_000001b3b722d020_0_28;
L_000001b3b722d020 .concat [ 16 16 0 0], LS_000001b3b722d020_1_0, LS_000001b3b722d020_1_4;
L_000001b3b722e060 .part L_000001b3b72327a0, 0, 1;
LS_000001b3b722dd40_0_0 .concat [ 1 1 1 1], L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060;
LS_000001b3b722dd40_0_4 .concat [ 1 1 1 1], L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060;
LS_000001b3b722dd40_0_8 .concat [ 1 1 1 1], L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060;
LS_000001b3b722dd40_0_12 .concat [ 1 1 1 1], L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060;
LS_000001b3b722dd40_0_16 .concat [ 1 1 1 1], L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060;
LS_000001b3b722dd40_0_20 .concat [ 1 1 1 1], L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060;
LS_000001b3b722dd40_0_24 .concat [ 1 1 1 1], L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060;
LS_000001b3b722dd40_0_28 .concat [ 1 1 1 1], L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060, L_000001b3b722e060;
LS_000001b3b722dd40_1_0 .concat [ 4 4 4 4], LS_000001b3b722dd40_0_0, LS_000001b3b722dd40_0_4, LS_000001b3b722dd40_0_8, LS_000001b3b722dd40_0_12;
LS_000001b3b722dd40_1_4 .concat [ 4 4 4 4], LS_000001b3b722dd40_0_16, LS_000001b3b722dd40_0_20, LS_000001b3b722dd40_0_24, LS_000001b3b722dd40_0_28;
L_000001b3b722dd40 .concat [ 16 16 0 0], LS_000001b3b722dd40_1_0, LS_000001b3b722dd40_1_4;
L_000001b3b722d5c0 .part L_000001b3b72327a0, 1, 1;
LS_000001b3b722d200_0_0 .concat [ 1 1 1 1], L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0;
LS_000001b3b722d200_0_4 .concat [ 1 1 1 1], L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0;
LS_000001b3b722d200_0_8 .concat [ 1 1 1 1], L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0;
LS_000001b3b722d200_0_12 .concat [ 1 1 1 1], L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0;
LS_000001b3b722d200_0_16 .concat [ 1 1 1 1], L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0;
LS_000001b3b722d200_0_20 .concat [ 1 1 1 1], L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0;
LS_000001b3b722d200_0_24 .concat [ 1 1 1 1], L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0;
LS_000001b3b722d200_0_28 .concat [ 1 1 1 1], L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0, L_000001b3b722d5c0;
LS_000001b3b722d200_1_0 .concat [ 4 4 4 4], LS_000001b3b722d200_0_0, LS_000001b3b722d200_0_4, LS_000001b3b722d200_0_8, LS_000001b3b722d200_0_12;
LS_000001b3b722d200_1_4 .concat [ 4 4 4 4], LS_000001b3b722d200_0_16, LS_000001b3b722d200_0_20, LS_000001b3b722d200_0_24, LS_000001b3b722d200_0_28;
L_000001b3b722d200 .concat [ 16 16 0 0], LS_000001b3b722d200_1_0, LS_000001b3b722d200_1_4;
L_000001b3b722d340 .part L_000001b3b72327a0, 0, 1;
LS_000001b3b722e600_0_0 .concat [ 1 1 1 1], L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50;
LS_000001b3b722e600_0_4 .concat [ 1 1 1 1], L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50;
LS_000001b3b722e600_0_8 .concat [ 1 1 1 1], L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50;
LS_000001b3b722e600_0_12 .concat [ 1 1 1 1], L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50;
LS_000001b3b722e600_0_16 .concat [ 1 1 1 1], L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50;
LS_000001b3b722e600_0_20 .concat [ 1 1 1 1], L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50;
LS_000001b3b722e600_0_24 .concat [ 1 1 1 1], L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50;
LS_000001b3b722e600_0_28 .concat [ 1 1 1 1], L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50, L_000001b3b729fd50;
LS_000001b3b722e600_1_0 .concat [ 4 4 4 4], LS_000001b3b722e600_0_0, LS_000001b3b722e600_0_4, LS_000001b3b722e600_0_8, LS_000001b3b722e600_0_12;
LS_000001b3b722e600_1_4 .concat [ 4 4 4 4], LS_000001b3b722e600_0_16, LS_000001b3b722e600_0_20, LS_000001b3b722e600_0_24, LS_000001b3b722e600_0_28;
L_000001b3b722e600 .concat [ 16 16 0 0], LS_000001b3b722e600_1_0, LS_000001b3b722e600_1_4;
L_000001b3b722e6a0 .part L_000001b3b72327a0, 1, 1;
LS_000001b3b722df20_0_0 .concat [ 1 1 1 1], L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0;
LS_000001b3b722df20_0_4 .concat [ 1 1 1 1], L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0;
LS_000001b3b722df20_0_8 .concat [ 1 1 1 1], L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0;
LS_000001b3b722df20_0_12 .concat [ 1 1 1 1], L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0;
LS_000001b3b722df20_0_16 .concat [ 1 1 1 1], L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0;
LS_000001b3b722df20_0_20 .concat [ 1 1 1 1], L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0;
LS_000001b3b722df20_0_24 .concat [ 1 1 1 1], L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0;
LS_000001b3b722df20_0_28 .concat [ 1 1 1 1], L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0, L_000001b3b722e6a0;
LS_000001b3b722df20_1_0 .concat [ 4 4 4 4], LS_000001b3b722df20_0_0, LS_000001b3b722df20_0_4, LS_000001b3b722df20_0_8, LS_000001b3b722df20_0_12;
LS_000001b3b722df20_1_4 .concat [ 4 4 4 4], LS_000001b3b722df20_0_16, LS_000001b3b722df20_0_20, LS_000001b3b722df20_0_24, LS_000001b3b722df20_0_28;
L_000001b3b722df20 .concat [ 16 16 0 0], LS_000001b3b722df20_1_0, LS_000001b3b722df20_1_4;
L_000001b3b722e240 .part L_000001b3b72327a0, 0, 1;
LS_000001b3b722e740_0_0 .concat [ 1 1 1 1], L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240;
LS_000001b3b722e740_0_4 .concat [ 1 1 1 1], L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240;
LS_000001b3b722e740_0_8 .concat [ 1 1 1 1], L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240;
LS_000001b3b722e740_0_12 .concat [ 1 1 1 1], L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240;
LS_000001b3b722e740_0_16 .concat [ 1 1 1 1], L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240;
LS_000001b3b722e740_0_20 .concat [ 1 1 1 1], L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240;
LS_000001b3b722e740_0_24 .concat [ 1 1 1 1], L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240;
LS_000001b3b722e740_0_28 .concat [ 1 1 1 1], L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240, L_000001b3b722e240;
LS_000001b3b722e740_1_0 .concat [ 4 4 4 4], LS_000001b3b722e740_0_0, LS_000001b3b722e740_0_4, LS_000001b3b722e740_0_8, LS_000001b3b722e740_0_12;
LS_000001b3b722e740_1_4 .concat [ 4 4 4 4], LS_000001b3b722e740_0_16, LS_000001b3b722e740_0_20, LS_000001b3b722e740_0_24, LS_000001b3b722e740_0_28;
L_000001b3b722e740 .concat [ 16 16 0 0], LS_000001b3b722e740_1_0, LS_000001b3b722e740_1_4;
S_000001b3b71fad20 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b3b71fab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3b7236d00 .functor AND 32, L_000001b3b722f780, L_000001b3b722d160, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3b71fc970_0 .net "in1", 31 0, L_000001b3b722f780;  1 drivers
v000001b3b71fd190_0 .net "in2", 31 0, L_000001b3b722d160;  1 drivers
v000001b3b71fb890_0 .net "out", 31 0, L_000001b3b7236d00;  alias, 1 drivers
S_000001b3b71fb040 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b3b71fab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3b7236ec0 .functor AND 32, L_000001b3b722d020, L_000001b3b722dd40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3b71fbd90_0 .net "in1", 31 0, L_000001b3b722d020;  1 drivers
v000001b3b71fcdd0_0 .net "in2", 31 0, L_000001b3b722dd40;  1 drivers
v000001b3b71fd5f0_0 .net "out", 31 0, L_000001b3b7236ec0;  alias, 1 drivers
S_000001b3b71fb680 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b3b71fab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3b729e3f0 .functor AND 32, L_000001b3b722d200, L_000001b3b722e600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3b71fc290_0 .net "in1", 31 0, L_000001b3b722d200;  1 drivers
v000001b3b71fdff0_0 .net "in2", 31 0, L_000001b3b722e600;  1 drivers
v000001b3b71fd230_0 .net "out", 31 0, L_000001b3b729e3f0;  alias, 1 drivers
S_000001b3b71fb360 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b3b71fab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3b729f030 .functor AND 32, L_000001b3b722df20, L_000001b3b722e740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3b71fdf50_0 .net "in1", 31 0, L_000001b3b722df20;  1 drivers
v000001b3b71fcfb0_0 .net "in2", 31 0, L_000001b3b722e740;  1 drivers
v000001b3b71fbed0_0 .net "out", 31 0, L_000001b3b729f030;  alias, 1 drivers
S_000001b3b71fb4f0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001b3b6ffd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b3b717bae0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b3b729f500 .functor NOT 1, L_000001b3b722f1e0, C4<0>, C4<0>, C4<0>;
L_000001b3b729f810 .functor NOT 1, L_000001b3b722d0c0, C4<0>, C4<0>, C4<0>;
L_000001b3b729e770 .functor NOT 1, L_000001b3b722dde0, C4<0>, C4<0>, C4<0>;
L_000001b3b729e850 .functor NOT 1, L_000001b3b722d2a0, C4<0>, C4<0>, C4<0>;
L_000001b3b729f1f0 .functor AND 32, L_000001b3b729fb20, v000001b3b7202df0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b729ee70 .functor AND 32, L_000001b3b729e9a0, L_000001b3b72bc0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b729e380 .functor OR 32, L_000001b3b729f1f0, L_000001b3b729ee70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3b729f960 .functor AND 32, L_000001b3b729e4d0, v000001b3b71f3b50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b729ea80 .functor OR 32, L_000001b3b729e380, L_000001b3b729f960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3b729fc00 .functor AND 32, L_000001b3b729ea10, L_000001b3b722ee20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b729f570 .functor OR 32, L_000001b3b729ea80, L_000001b3b729fc00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3b71ff170_0 .net *"_ivl_1", 0 0, L_000001b3b722f1e0;  1 drivers
v000001b3b71fe1d0_0 .net *"_ivl_13", 0 0, L_000001b3b722dde0;  1 drivers
v000001b3b71ff350_0 .net *"_ivl_14", 0 0, L_000001b3b729e770;  1 drivers
v000001b3b71ff210_0 .net *"_ivl_19", 0 0, L_000001b3b722e100;  1 drivers
v000001b3b71ff2b0_0 .net *"_ivl_2", 0 0, L_000001b3b729f500;  1 drivers
v000001b3b71fea90_0 .net *"_ivl_23", 0 0, L_000001b3b722e1a0;  1 drivers
v000001b3b71feb30_0 .net *"_ivl_27", 0 0, L_000001b3b722d2a0;  1 drivers
v000001b3b71fe950_0 .net *"_ivl_28", 0 0, L_000001b3b729e850;  1 drivers
v000001b3b71fe090_0 .net *"_ivl_33", 0 0, L_000001b3b722d3e0;  1 drivers
v000001b3b71febd0_0 .net *"_ivl_37", 0 0, L_000001b3b722eb00;  1 drivers
v000001b3b71fe590_0 .net *"_ivl_40", 31 0, L_000001b3b729f1f0;  1 drivers
v000001b3b71fe270_0 .net *"_ivl_42", 31 0, L_000001b3b729ee70;  1 drivers
v000001b3b71feef0_0 .net *"_ivl_44", 31 0, L_000001b3b729e380;  1 drivers
v000001b3b71ff3f0_0 .net *"_ivl_46", 31 0, L_000001b3b729f960;  1 drivers
v000001b3b71ff530_0 .net *"_ivl_48", 31 0, L_000001b3b729ea80;  1 drivers
v000001b3b71fef90_0 .net *"_ivl_50", 31 0, L_000001b3b729fc00;  1 drivers
v000001b3b71ff5d0_0 .net *"_ivl_7", 0 0, L_000001b3b722d0c0;  1 drivers
v000001b3b71ff670_0 .net *"_ivl_8", 0 0, L_000001b3b729f810;  1 drivers
v000001b3b71fe3b0_0 .net "ina", 31 0, v000001b3b7202df0_0;  alias, 1 drivers
v000001b3b71ff030_0 .net "inb", 31 0, L_000001b3b72bc0b0;  alias, 1 drivers
v000001b3b71ff0d0_0 .net "inc", 31 0, v000001b3b71f3b50_0;  alias, 1 drivers
v000001b3b71fe310_0 .net "ind", 31 0, L_000001b3b722ee20;  alias, 1 drivers
v000001b3b71fe450_0 .net "out", 31 0, L_000001b3b729f570;  alias, 1 drivers
v000001b3b71fe4f0_0 .net "s0", 31 0, L_000001b3b729fb20;  1 drivers
v000001b3b71fe630_0 .net "s1", 31 0, L_000001b3b729e9a0;  1 drivers
v000001b3b71fe6d0_0 .net "s2", 31 0, L_000001b3b729e4d0;  1 drivers
v000001b3b7202e90_0 .net "s3", 31 0, L_000001b3b729ea10;  1 drivers
v000001b3b7201e50_0 .net "sel", 1 0, L_000001b3b7234780;  alias, 1 drivers
L_000001b3b722f1e0 .part L_000001b3b7234780, 1, 1;
LS_000001b3b722ec40_0_0 .concat [ 1 1 1 1], L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500;
LS_000001b3b722ec40_0_4 .concat [ 1 1 1 1], L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500;
LS_000001b3b722ec40_0_8 .concat [ 1 1 1 1], L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500;
LS_000001b3b722ec40_0_12 .concat [ 1 1 1 1], L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500;
LS_000001b3b722ec40_0_16 .concat [ 1 1 1 1], L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500;
LS_000001b3b722ec40_0_20 .concat [ 1 1 1 1], L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500;
LS_000001b3b722ec40_0_24 .concat [ 1 1 1 1], L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500;
LS_000001b3b722ec40_0_28 .concat [ 1 1 1 1], L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500, L_000001b3b729f500;
LS_000001b3b722ec40_1_0 .concat [ 4 4 4 4], LS_000001b3b722ec40_0_0, LS_000001b3b722ec40_0_4, LS_000001b3b722ec40_0_8, LS_000001b3b722ec40_0_12;
LS_000001b3b722ec40_1_4 .concat [ 4 4 4 4], LS_000001b3b722ec40_0_16, LS_000001b3b722ec40_0_20, LS_000001b3b722ec40_0_24, LS_000001b3b722ec40_0_28;
L_000001b3b722ec40 .concat [ 16 16 0 0], LS_000001b3b722ec40_1_0, LS_000001b3b722ec40_1_4;
L_000001b3b722d0c0 .part L_000001b3b7234780, 0, 1;
LS_000001b3b722e920_0_0 .concat [ 1 1 1 1], L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810;
LS_000001b3b722e920_0_4 .concat [ 1 1 1 1], L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810;
LS_000001b3b722e920_0_8 .concat [ 1 1 1 1], L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810;
LS_000001b3b722e920_0_12 .concat [ 1 1 1 1], L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810;
LS_000001b3b722e920_0_16 .concat [ 1 1 1 1], L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810;
LS_000001b3b722e920_0_20 .concat [ 1 1 1 1], L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810;
LS_000001b3b722e920_0_24 .concat [ 1 1 1 1], L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810;
LS_000001b3b722e920_0_28 .concat [ 1 1 1 1], L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810, L_000001b3b729f810;
LS_000001b3b722e920_1_0 .concat [ 4 4 4 4], LS_000001b3b722e920_0_0, LS_000001b3b722e920_0_4, LS_000001b3b722e920_0_8, LS_000001b3b722e920_0_12;
LS_000001b3b722e920_1_4 .concat [ 4 4 4 4], LS_000001b3b722e920_0_16, LS_000001b3b722e920_0_20, LS_000001b3b722e920_0_24, LS_000001b3b722e920_0_28;
L_000001b3b722e920 .concat [ 16 16 0 0], LS_000001b3b722e920_1_0, LS_000001b3b722e920_1_4;
L_000001b3b722dde0 .part L_000001b3b7234780, 1, 1;
LS_000001b3b722e7e0_0_0 .concat [ 1 1 1 1], L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770;
LS_000001b3b722e7e0_0_4 .concat [ 1 1 1 1], L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770;
LS_000001b3b722e7e0_0_8 .concat [ 1 1 1 1], L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770;
LS_000001b3b722e7e0_0_12 .concat [ 1 1 1 1], L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770;
LS_000001b3b722e7e0_0_16 .concat [ 1 1 1 1], L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770;
LS_000001b3b722e7e0_0_20 .concat [ 1 1 1 1], L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770;
LS_000001b3b722e7e0_0_24 .concat [ 1 1 1 1], L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770;
LS_000001b3b722e7e0_0_28 .concat [ 1 1 1 1], L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770, L_000001b3b729e770;
LS_000001b3b722e7e0_1_0 .concat [ 4 4 4 4], LS_000001b3b722e7e0_0_0, LS_000001b3b722e7e0_0_4, LS_000001b3b722e7e0_0_8, LS_000001b3b722e7e0_0_12;
LS_000001b3b722e7e0_1_4 .concat [ 4 4 4 4], LS_000001b3b722e7e0_0_16, LS_000001b3b722e7e0_0_20, LS_000001b3b722e7e0_0_24, LS_000001b3b722e7e0_0_28;
L_000001b3b722e7e0 .concat [ 16 16 0 0], LS_000001b3b722e7e0_1_0, LS_000001b3b722e7e0_1_4;
L_000001b3b722e100 .part L_000001b3b7234780, 0, 1;
LS_000001b3b722e9c0_0_0 .concat [ 1 1 1 1], L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100;
LS_000001b3b722e9c0_0_4 .concat [ 1 1 1 1], L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100;
LS_000001b3b722e9c0_0_8 .concat [ 1 1 1 1], L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100;
LS_000001b3b722e9c0_0_12 .concat [ 1 1 1 1], L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100;
LS_000001b3b722e9c0_0_16 .concat [ 1 1 1 1], L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100;
LS_000001b3b722e9c0_0_20 .concat [ 1 1 1 1], L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100;
LS_000001b3b722e9c0_0_24 .concat [ 1 1 1 1], L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100;
LS_000001b3b722e9c0_0_28 .concat [ 1 1 1 1], L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100, L_000001b3b722e100;
LS_000001b3b722e9c0_1_0 .concat [ 4 4 4 4], LS_000001b3b722e9c0_0_0, LS_000001b3b722e9c0_0_4, LS_000001b3b722e9c0_0_8, LS_000001b3b722e9c0_0_12;
LS_000001b3b722e9c0_1_4 .concat [ 4 4 4 4], LS_000001b3b722e9c0_0_16, LS_000001b3b722e9c0_0_20, LS_000001b3b722e9c0_0_24, LS_000001b3b722e9c0_0_28;
L_000001b3b722e9c0 .concat [ 16 16 0 0], LS_000001b3b722e9c0_1_0, LS_000001b3b722e9c0_1_4;
L_000001b3b722e1a0 .part L_000001b3b7234780, 1, 1;
LS_000001b3b722e880_0_0 .concat [ 1 1 1 1], L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0;
LS_000001b3b722e880_0_4 .concat [ 1 1 1 1], L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0;
LS_000001b3b722e880_0_8 .concat [ 1 1 1 1], L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0;
LS_000001b3b722e880_0_12 .concat [ 1 1 1 1], L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0;
LS_000001b3b722e880_0_16 .concat [ 1 1 1 1], L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0;
LS_000001b3b722e880_0_20 .concat [ 1 1 1 1], L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0;
LS_000001b3b722e880_0_24 .concat [ 1 1 1 1], L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0;
LS_000001b3b722e880_0_28 .concat [ 1 1 1 1], L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0, L_000001b3b722e1a0;
LS_000001b3b722e880_1_0 .concat [ 4 4 4 4], LS_000001b3b722e880_0_0, LS_000001b3b722e880_0_4, LS_000001b3b722e880_0_8, LS_000001b3b722e880_0_12;
LS_000001b3b722e880_1_4 .concat [ 4 4 4 4], LS_000001b3b722e880_0_16, LS_000001b3b722e880_0_20, LS_000001b3b722e880_0_24, LS_000001b3b722e880_0_28;
L_000001b3b722e880 .concat [ 16 16 0 0], LS_000001b3b722e880_1_0, LS_000001b3b722e880_1_4;
L_000001b3b722d2a0 .part L_000001b3b7234780, 0, 1;
LS_000001b3b722ea60_0_0 .concat [ 1 1 1 1], L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850;
LS_000001b3b722ea60_0_4 .concat [ 1 1 1 1], L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850;
LS_000001b3b722ea60_0_8 .concat [ 1 1 1 1], L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850;
LS_000001b3b722ea60_0_12 .concat [ 1 1 1 1], L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850;
LS_000001b3b722ea60_0_16 .concat [ 1 1 1 1], L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850;
LS_000001b3b722ea60_0_20 .concat [ 1 1 1 1], L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850;
LS_000001b3b722ea60_0_24 .concat [ 1 1 1 1], L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850;
LS_000001b3b722ea60_0_28 .concat [ 1 1 1 1], L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850, L_000001b3b729e850;
LS_000001b3b722ea60_1_0 .concat [ 4 4 4 4], LS_000001b3b722ea60_0_0, LS_000001b3b722ea60_0_4, LS_000001b3b722ea60_0_8, LS_000001b3b722ea60_0_12;
LS_000001b3b722ea60_1_4 .concat [ 4 4 4 4], LS_000001b3b722ea60_0_16, LS_000001b3b722ea60_0_20, LS_000001b3b722ea60_0_24, LS_000001b3b722ea60_0_28;
L_000001b3b722ea60 .concat [ 16 16 0 0], LS_000001b3b722ea60_1_0, LS_000001b3b722ea60_1_4;
L_000001b3b722d3e0 .part L_000001b3b7234780, 1, 1;
LS_000001b3b722f140_0_0 .concat [ 1 1 1 1], L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0;
LS_000001b3b722f140_0_4 .concat [ 1 1 1 1], L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0;
LS_000001b3b722f140_0_8 .concat [ 1 1 1 1], L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0;
LS_000001b3b722f140_0_12 .concat [ 1 1 1 1], L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0;
LS_000001b3b722f140_0_16 .concat [ 1 1 1 1], L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0;
LS_000001b3b722f140_0_20 .concat [ 1 1 1 1], L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0;
LS_000001b3b722f140_0_24 .concat [ 1 1 1 1], L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0;
LS_000001b3b722f140_0_28 .concat [ 1 1 1 1], L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0, L_000001b3b722d3e0;
LS_000001b3b722f140_1_0 .concat [ 4 4 4 4], LS_000001b3b722f140_0_0, LS_000001b3b722f140_0_4, LS_000001b3b722f140_0_8, LS_000001b3b722f140_0_12;
LS_000001b3b722f140_1_4 .concat [ 4 4 4 4], LS_000001b3b722f140_0_16, LS_000001b3b722f140_0_20, LS_000001b3b722f140_0_24, LS_000001b3b722f140_0_28;
L_000001b3b722f140 .concat [ 16 16 0 0], LS_000001b3b722f140_1_0, LS_000001b3b722f140_1_4;
L_000001b3b722eb00 .part L_000001b3b7234780, 0, 1;
LS_000001b3b722eba0_0_0 .concat [ 1 1 1 1], L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00;
LS_000001b3b722eba0_0_4 .concat [ 1 1 1 1], L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00;
LS_000001b3b722eba0_0_8 .concat [ 1 1 1 1], L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00;
LS_000001b3b722eba0_0_12 .concat [ 1 1 1 1], L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00;
LS_000001b3b722eba0_0_16 .concat [ 1 1 1 1], L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00;
LS_000001b3b722eba0_0_20 .concat [ 1 1 1 1], L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00;
LS_000001b3b722eba0_0_24 .concat [ 1 1 1 1], L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00;
LS_000001b3b722eba0_0_28 .concat [ 1 1 1 1], L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00, L_000001b3b722eb00;
LS_000001b3b722eba0_1_0 .concat [ 4 4 4 4], LS_000001b3b722eba0_0_0, LS_000001b3b722eba0_0_4, LS_000001b3b722eba0_0_8, LS_000001b3b722eba0_0_12;
LS_000001b3b722eba0_1_4 .concat [ 4 4 4 4], LS_000001b3b722eba0_0_16, LS_000001b3b722eba0_0_20, LS_000001b3b722eba0_0_24, LS_000001b3b722eba0_0_28;
L_000001b3b722eba0 .concat [ 16 16 0 0], LS_000001b3b722eba0_1_0, LS_000001b3b722eba0_1_4;
S_000001b3b71fb1d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b3b71fb4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3b729fb20 .functor AND 32, L_000001b3b722ec40, L_000001b3b722e920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3b71fc8d0_0 .net "in1", 31 0, L_000001b3b722ec40;  1 drivers
v000001b3b71fec70_0 .net "in2", 31 0, L_000001b3b722e920;  1 drivers
v000001b3b71fe130_0 .net "out", 31 0, L_000001b3b729fb20;  alias, 1 drivers
S_000001b3b71faa00 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b3b71fb4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3b729e9a0 .functor AND 32, L_000001b3b722e7e0, L_000001b3b722e9c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3b71fe8b0_0 .net "in1", 31 0, L_000001b3b722e7e0;  1 drivers
v000001b3b71fed10_0 .net "in2", 31 0, L_000001b3b722e9c0;  1 drivers
v000001b3b71fedb0_0 .net "out", 31 0, L_000001b3b729e9a0;  alias, 1 drivers
S_000001b3b71fa870 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b3b71fb4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3b729e4d0 .functor AND 32, L_000001b3b722e880, L_000001b3b722ea60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3b71fe770_0 .net "in1", 31 0, L_000001b3b722e880;  1 drivers
v000001b3b71fe810_0 .net "in2", 31 0, L_000001b3b722ea60;  1 drivers
v000001b3b71fee50_0 .net "out", 31 0, L_000001b3b729e4d0;  alias, 1 drivers
S_000001b3b7200060 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b3b71fb4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3b729ea10 .functor AND 32, L_000001b3b722f140, L_000001b3b722eba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3b71ff710_0 .net "in1", 31 0, L_000001b3b722f140;  1 drivers
v000001b3b71fe9f0_0 .net "in2", 31 0, L_000001b3b722eba0;  1 drivers
v000001b3b71ff490_0 .net "out", 31 0, L_000001b3b729ea10;  alias, 1 drivers
S_000001b3b71ffed0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001b3b6edd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001b3b7205860 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3b7205898 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3b72058d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3b7205908 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3b7205940 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3b7205978 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3b72059b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3b72059e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3b7205a20 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3b7205a58 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3b7205a90 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3b7205ac8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3b7205b00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3b7205b38 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3b7205b70 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3b7205ba8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3b7205be0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3b7205c18 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3b7205c50 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3b7205c88 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3b7205cc0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3b7205cf8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3b7205d30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3b7205d68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3b7205da0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3b7202cb0_0 .var "EX1_PC", 31 0;
v000001b3b7203610_0 .var "EX1_PFC", 31 0;
v000001b3b7201b30_0 .var "EX1_forward_to_B", 31 0;
v000001b3b7203a70_0 .var "EX1_is_beq", 0 0;
v000001b3b72032f0_0 .var "EX1_is_bne", 0 0;
v000001b3b7203750_0 .var "EX1_is_jal", 0 0;
v000001b3b72037f0_0 .var "EX1_is_jr", 0 0;
v000001b3b72031b0_0 .var "EX1_is_oper2_immed", 0 0;
v000001b3b7202a30_0 .var "EX1_memread", 0 0;
v000001b3b7202ad0_0 .var "EX1_memwrite", 0 0;
v000001b3b7203b10_0 .var "EX1_opcode", 11 0;
v000001b3b7203570_0 .var "EX1_predicted", 0 0;
v000001b3b7202210_0 .var "EX1_rd_ind", 4 0;
v000001b3b7202350_0 .var "EX1_rd_indzero", 0 0;
v000001b3b7202c10_0 .var "EX1_regwrite", 0 0;
v000001b3b7201bd0_0 .var "EX1_rs1", 31 0;
v000001b3b7202d50_0 .var "EX1_rs1_ind", 4 0;
v000001b3b7202df0_0 .var "EX1_rs2", 31 0;
v000001b3b7202fd0_0 .var "EX1_rs2_ind", 4 0;
v000001b3b7202f30_0 .net "FLUSH", 0 0, v000001b3b720c220_0;  alias, 1 drivers
v000001b3b7203430_0 .net "ID_PC", 31 0, v000001b3b7209480_0;  alias, 1 drivers
v000001b3b7202710_0 .net "ID_PFC_to_EX", 31 0, L_000001b3b7233920;  alias, 1 drivers
v000001b3b72034d0_0 .net "ID_forward_to_B", 31 0, L_000001b3b7232a20;  alias, 1 drivers
v000001b3b7201a90_0 .net "ID_is_beq", 0 0, L_000001b3b7232660;  alias, 1 drivers
v000001b3b7203ed0_0 .net "ID_is_bne", 0 0, L_000001b3b7233740;  alias, 1 drivers
v000001b3b7203bb0_0 .net "ID_is_jal", 0 0, L_000001b3b7234b40;  alias, 1 drivers
v000001b3b7203cf0_0 .net "ID_is_jr", 0 0, L_000001b3b7232700;  alias, 1 drivers
v000001b3b7203d90_0 .net "ID_is_oper2_immed", 0 0, L_000001b3b7235e20;  alias, 1 drivers
v000001b3b7203f70_0 .net "ID_memread", 0 0, L_000001b3b7234dc0;  alias, 1 drivers
v000001b3b7204010_0 .net "ID_memwrite", 0 0, L_000001b3b72348c0;  alias, 1 drivers
v000001b3b72028f0_0 .net "ID_opcode", 11 0, v000001b3b7222da0_0;  alias, 1 drivers
v000001b3b72018b0_0 .net "ID_predicted", 0 0, v000001b3b720b640_0;  alias, 1 drivers
v000001b3b7201950_0 .net "ID_rd_ind", 4 0, v000001b3b72246a0_0;  alias, 1 drivers
v000001b3b72019f0_0 .net "ID_rd_indzero", 0 0, L_000001b3b7234aa0;  1 drivers
v000001b3b7201c70_0 .net "ID_regwrite", 0 0, L_000001b3b7234a00;  alias, 1 drivers
v000001b3b7202990_0 .net "ID_rs1", 31 0, v000001b3b72088a0_0;  alias, 1 drivers
v000001b3b7201d10_0 .net "ID_rs1_ind", 4 0, v000001b3b7222b20_0;  alias, 1 drivers
v000001b3b7201db0_0 .net "ID_rs2", 31 0, v000001b3b7207540_0;  alias, 1 drivers
v000001b3b7201f90_0 .net "ID_rs2_ind", 4 0, v000001b3b7223200_0;  alias, 1 drivers
v000001b3b7202030_0 .net "clk", 0 0, L_000001b3b72351e0;  1 drivers
v000001b3b72023f0_0 .net "rst", 0 0, v000001b3b7231d00_0;  alias, 1 drivers
E_000001b3b717bb60 .event posedge, v000001b3b71f24d0_0, v000001b3b7202030_0;
S_000001b3b72006a0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001b3b6edd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001b3b7205de0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3b7205e18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3b7205e50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3b7205e88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3b7205ec0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3b7205ef8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3b7205f30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3b7205f68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3b7205fa0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3b7205fd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3b7206010 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3b7206048 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3b7206080 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3b72060b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3b72060f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3b7206128 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3b7206160 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3b7206198 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3b72061d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3b7206208 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3b7206240 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3b7206278 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3b72062b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3b72062e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3b7206320 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3b7202530_0 .net "EX1_ALU_OPER1", 31 0, L_000001b3b7236c20;  alias, 1 drivers
v000001b3b72025d0_0 .net "EX1_ALU_OPER2", 31 0, L_000001b3b729f110;  alias, 1 drivers
v000001b3b7202670_0 .net "EX1_PC", 31 0, v000001b3b7202cb0_0;  alias, 1 drivers
v000001b3b72027b0_0 .net "EX1_PFC_to_IF", 31 0, L_000001b3b722ece0;  alias, 1 drivers
v000001b3b7202850_0 .net "EX1_forward_to_B", 31 0, v000001b3b7201b30_0;  alias, 1 drivers
v000001b3b7204f10_0 .net "EX1_is_beq", 0 0, v000001b3b7203a70_0;  alias, 1 drivers
v000001b3b7204650_0 .net "EX1_is_bne", 0 0, v000001b3b72032f0_0;  alias, 1 drivers
v000001b3b7204150_0 .net "EX1_is_jal", 0 0, v000001b3b7203750_0;  alias, 1 drivers
v000001b3b7204ab0_0 .net "EX1_is_jr", 0 0, v000001b3b72037f0_0;  alias, 1 drivers
v000001b3b7204970_0 .net "EX1_is_oper2_immed", 0 0, v000001b3b72031b0_0;  alias, 1 drivers
v000001b3b72050f0_0 .net "EX1_memread", 0 0, v000001b3b7202a30_0;  alias, 1 drivers
v000001b3b7204510_0 .net "EX1_memwrite", 0 0, v000001b3b7202ad0_0;  alias, 1 drivers
v000001b3b7205410_0 .net "EX1_opcode", 11 0, v000001b3b7203b10_0;  alias, 1 drivers
v000001b3b7204bf0_0 .net "EX1_predicted", 0 0, v000001b3b7203570_0;  alias, 1 drivers
v000001b3b72041f0_0 .net "EX1_rd_ind", 4 0, v000001b3b7202210_0;  alias, 1 drivers
v000001b3b7204c90_0 .net "EX1_rd_indzero", 0 0, v000001b3b7202350_0;  alias, 1 drivers
v000001b3b72046f0_0 .net "EX1_regwrite", 0 0, v000001b3b7202c10_0;  alias, 1 drivers
v000001b3b7205190_0 .net "EX1_rs1", 31 0, v000001b3b7201bd0_0;  alias, 1 drivers
v000001b3b7204dd0_0 .net "EX1_rs1_ind", 4 0, v000001b3b7202d50_0;  alias, 1 drivers
v000001b3b7204d30_0 .net "EX1_rs2_ind", 4 0, v000001b3b7202fd0_0;  alias, 1 drivers
v000001b3b7204fb0_0 .net "EX1_rs2_out", 31 0, L_000001b3b729f570;  alias, 1 drivers
v000001b3b72055f0_0 .var "EX2_ALU_OPER1", 31 0;
v000001b3b7205370_0 .var "EX2_ALU_OPER2", 31 0;
v000001b3b7204e70_0 .var "EX2_PC", 31 0;
v000001b3b7205050_0 .var "EX2_PFC_to_IF", 31 0;
v000001b3b7204b50_0 .var "EX2_forward_to_B", 31 0;
v000001b3b72054b0_0 .var "EX2_is_beq", 0 0;
v000001b3b7205230_0 .var "EX2_is_bne", 0 0;
v000001b3b7204a10_0 .var "EX2_is_jal", 0 0;
v000001b3b72052d0_0 .var "EX2_is_jr", 0 0;
v000001b3b7205550_0 .var "EX2_is_oper2_immed", 0 0;
v000001b3b72040b0_0 .var "EX2_memread", 0 0;
v000001b3b7205690_0 .var "EX2_memwrite", 0 0;
v000001b3b7205730_0 .var "EX2_opcode", 11 0;
v000001b3b7204290_0 .var "EX2_predicted", 0 0;
v000001b3b7204830_0 .var "EX2_rd_ind", 4 0;
v000001b3b72048d0_0 .var "EX2_rd_indzero", 0 0;
v000001b3b7204330_0 .var "EX2_regwrite", 0 0;
v000001b3b72043d0_0 .var "EX2_rs1", 31 0;
v000001b3b7204470_0 .var "EX2_rs1_ind", 4 0;
v000001b3b72045b0_0 .var "EX2_rs2_ind", 4 0;
v000001b3b7204790_0 .var "EX2_rs2_out", 31 0;
v000001b3b720b5a0_0 .net "FLUSH", 0 0, v000001b3b720c680_0;  alias, 1 drivers
v000001b3b720c7c0_0 .net "clk", 0 0, L_000001b3b729eaf0;  1 drivers
v000001b3b720c360_0 .net "rst", 0 0, v000001b3b7231d00_0;  alias, 1 drivers
E_000001b3b717c1a0 .event posedge, v000001b3b71f24d0_0, v000001b3b720c7c0_0;
S_000001b3b7200e70 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001b3b6edd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001b3b720e370 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3b720e3a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3b720e3e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3b720e418 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3b720e450 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3b720e488 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3b720e4c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3b720e4f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3b720e530 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3b720e568 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3b720e5a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3b720e5d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3b720e610 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3b720e648 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3b720e680 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3b720e6b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3b720e6f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3b720e728 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3b720e760 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3b720e798 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3b720e7d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3b720e808 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3b720e840 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3b720e878 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3b720e8b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b3b7235f00 .functor OR 1, L_000001b3b7232660, L_000001b3b7233740, C4<0>, C4<0>;
L_000001b3b7236520 .functor AND 1, L_000001b3b7235f00, L_000001b3b7235b80, C4<1>, C4<1>;
L_000001b3b7235bf0 .functor OR 1, L_000001b3b7232660, L_000001b3b7233740, C4<0>, C4<0>;
L_000001b3b7235090 .functor AND 1, L_000001b3b7235bf0, L_000001b3b7235b80, C4<1>, C4<1>;
L_000001b3b72356b0 .functor OR 1, L_000001b3b7232660, L_000001b3b7233740, C4<0>, C4<0>;
L_000001b3b7236600 .functor AND 1, L_000001b3b72356b0, v000001b3b720b640_0, C4<1>, C4<1>;
v000001b3b720a560_0 .net "EX1_memread", 0 0, v000001b3b7202a30_0;  alias, 1 drivers
v000001b3b720ad80_0 .net "EX1_opcode", 11 0, v000001b3b7203b10_0;  alias, 1 drivers
v000001b3b720a4c0_0 .net "EX1_rd_ind", 4 0, v000001b3b7202210_0;  alias, 1 drivers
v000001b3b720a1a0_0 .net "EX1_rd_indzero", 0 0, v000001b3b7202350_0;  alias, 1 drivers
v000001b3b7209980_0 .net "EX2_memread", 0 0, v000001b3b72040b0_0;  alias, 1 drivers
v000001b3b7209020_0 .net "EX2_opcode", 11 0, v000001b3b7205730_0;  alias, 1 drivers
v000001b3b720aa60_0 .net "EX2_rd_ind", 4 0, v000001b3b7204830_0;  alias, 1 drivers
v000001b3b72095c0_0 .net "EX2_rd_indzero", 0 0, v000001b3b72048d0_0;  alias, 1 drivers
v000001b3b720b280_0 .net "ID_EX1_flush", 0 0, v000001b3b720c220_0;  alias, 1 drivers
v000001b3b7209840_0 .net "ID_EX2_flush", 0 0, v000001b3b720c680_0;  alias, 1 drivers
v000001b3b720af60_0 .net "ID_is_beq", 0 0, L_000001b3b7232660;  alias, 1 drivers
v000001b3b72098e0_0 .net "ID_is_bne", 0 0, L_000001b3b7233740;  alias, 1 drivers
v000001b3b7208bc0_0 .net "ID_is_j", 0 0, L_000001b3b7234e60;  alias, 1 drivers
v000001b3b720a420_0 .net "ID_is_jal", 0 0, L_000001b3b7234b40;  alias, 1 drivers
v000001b3b7208da0_0 .net "ID_is_jr", 0 0, L_000001b3b7232700;  alias, 1 drivers
v000001b3b7209700_0 .net "ID_opcode", 11 0, v000001b3b7222da0_0;  alias, 1 drivers
v000001b3b720a880_0 .net "ID_rs1_ind", 4 0, v000001b3b7222b20_0;  alias, 1 drivers
v000001b3b7209660_0 .net "ID_rs2_ind", 4 0, v000001b3b7223200_0;  alias, 1 drivers
v000001b3b720ace0_0 .net "IF_ID_flush", 0 0, v000001b3b720df80_0;  alias, 1 drivers
v000001b3b720a9c0_0 .net "IF_ID_write", 0 0, v000001b3b720e2a0_0;  alias, 1 drivers
v000001b3b7208e40_0 .net "PC_src", 2 0, L_000001b3b7234280;  alias, 1 drivers
v000001b3b7209ca0_0 .net "PFC_to_EX", 31 0, L_000001b3b7233920;  alias, 1 drivers
v000001b3b720aec0_0 .net "PFC_to_IF", 31 0, L_000001b3b7234640;  alias, 1 drivers
v000001b3b720a600_0 .net "WB_rd_ind", 4 0, v000001b3b7225780_0;  alias, 1 drivers
v000001b3b720a240_0 .net "Wrong_prediction", 0 0, L_000001b3b72a0060;  alias, 1 drivers
v000001b3b720a920_0 .net *"_ivl_11", 0 0, L_000001b3b7235090;  1 drivers
v000001b3b7209520_0 .net *"_ivl_13", 9 0, L_000001b3b7233f60;  1 drivers
v000001b3b7209d40_0 .net *"_ivl_15", 9 0, L_000001b3b72332e0;  1 drivers
v000001b3b720ac40_0 .net *"_ivl_16", 9 0, L_000001b3b7233b00;  1 drivers
v000001b3b720b000_0 .net *"_ivl_19", 9 0, L_000001b3b7232ac0;  1 drivers
v000001b3b720a7e0_0 .net *"_ivl_20", 9 0, L_000001b3b7232c00;  1 drivers
v000001b3b720a6a0_0 .net *"_ivl_25", 0 0, L_000001b3b72356b0;  1 drivers
v000001b3b7209de0_0 .net *"_ivl_27", 0 0, L_000001b3b7236600;  1 drivers
v000001b3b7209c00_0 .net *"_ivl_29", 9 0, L_000001b3b7232ca0;  1 drivers
v000001b3b7209fc0_0 .net *"_ivl_3", 0 0, L_000001b3b7235f00;  1 drivers
L_000001b3b72501f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001b3b72090c0_0 .net/2u *"_ivl_30", 9 0, L_000001b3b72501f0;  1 drivers
v000001b3b720a740_0 .net *"_ivl_32", 9 0, L_000001b3b7233a60;  1 drivers
v000001b3b720a060_0 .net *"_ivl_35", 9 0, L_000001b3b7234140;  1 drivers
v000001b3b72097a0_0 .net *"_ivl_37", 9 0, L_000001b3b7233880;  1 drivers
v000001b3b720b1e0_0 .net *"_ivl_38", 9 0, L_000001b3b7233e20;  1 drivers
v000001b3b7209200_0 .net *"_ivl_40", 9 0, L_000001b3b72343c0;  1 drivers
L_000001b3b7250238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7208f80_0 .net/2s *"_ivl_45", 21 0, L_000001b3b7250238;  1 drivers
L_000001b3b7250280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7209a20_0 .net/2s *"_ivl_50", 21 0, L_000001b3b7250280;  1 drivers
v000001b3b720ab00_0 .net *"_ivl_9", 0 0, L_000001b3b7235bf0;  1 drivers
v000001b3b720ae20_0 .net "clk", 0 0, L_000001b3b7171370;  alias, 1 drivers
v000001b3b720a100_0 .net "forward_to_B", 31 0, L_000001b3b7232a20;  alias, 1 drivers
v000001b3b720aba0_0 .net "imm", 31 0, v000001b3b7207220_0;  1 drivers
v000001b3b7209ac0_0 .net "inst", 31 0, v000001b3b72093e0_0;  alias, 1 drivers
v000001b3b7209b60_0 .net "is_branch_and_taken", 0 0, L_000001b3b7236520;  alias, 1 drivers
v000001b3b720b0a0_0 .net "is_oper2_immed", 0 0, L_000001b3b7235e20;  alias, 1 drivers
v000001b3b7208d00_0 .net "mem_read", 0 0, L_000001b3b7234dc0;  alias, 1 drivers
v000001b3b720b140_0 .net "mem_write", 0 0, L_000001b3b72348c0;  alias, 1 drivers
v000001b3b7209e80_0 .net "pc", 31 0, v000001b3b7209480_0;  alias, 1 drivers
v000001b3b7209f20_0 .net "pc_write", 0 0, v000001b3b720e020_0;  alias, 1 drivers
v000001b3b7209160_0 .net "predicted", 0 0, L_000001b3b7235b80;  1 drivers
v000001b3b720a2e0_0 .net "predicted_to_EX", 0 0, v000001b3b720b640_0;  alias, 1 drivers
v000001b3b720b320_0 .net "reg_write", 0 0, L_000001b3b7234a00;  alias, 1 drivers
v000001b3b7208ee0_0 .net "reg_write_from_wb", 0 0, v000001b3b72253c0_0;  alias, 1 drivers
v000001b3b720a380_0 .net "rs1", 31 0, v000001b3b72088a0_0;  alias, 1 drivers
v000001b3b7208c60_0 .net "rs2", 31 0, v000001b3b7207540_0;  alias, 1 drivers
v000001b3b72092a0_0 .net "rst", 0 0, v000001b3b7231d00_0;  alias, 1 drivers
v000001b3b7209340_0 .net "wr_reg_data", 31 0, L_000001b3b72bc0b0;  alias, 1 drivers
L_000001b3b7232a20 .functor MUXZ 32, v000001b3b7207540_0, v000001b3b7207220_0, L_000001b3b7235e20, C4<>;
L_000001b3b7233f60 .part v000001b3b7209480_0, 0, 10;
L_000001b3b72332e0 .part v000001b3b72093e0_0, 0, 10;
L_000001b3b7233b00 .arith/sum 10, L_000001b3b7233f60, L_000001b3b72332e0;
L_000001b3b7232ac0 .part v000001b3b72093e0_0, 0, 10;
L_000001b3b7232c00 .functor MUXZ 10, L_000001b3b7232ac0, L_000001b3b7233b00, L_000001b3b7235090, C4<>;
L_000001b3b7232ca0 .part v000001b3b7209480_0, 0, 10;
L_000001b3b7233a60 .arith/sum 10, L_000001b3b7232ca0, L_000001b3b72501f0;
L_000001b3b7234140 .part v000001b3b7209480_0, 0, 10;
L_000001b3b7233880 .part v000001b3b72093e0_0, 0, 10;
L_000001b3b7233e20 .arith/sum 10, L_000001b3b7234140, L_000001b3b7233880;
L_000001b3b72343c0 .functor MUXZ 10, L_000001b3b7233e20, L_000001b3b7233a60, L_000001b3b7236600, C4<>;
L_000001b3b7234640 .concat8 [ 10 22 0 0], L_000001b3b7232c00, L_000001b3b7250238;
L_000001b3b7233920 .concat8 [ 10 22 0 0], L_000001b3b72343c0, L_000001b3b7250280;
S_000001b3b7201320 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001b3b7200e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001b3b720e8f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3b720e928 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3b720e960 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3b720e998 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3b720e9d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3b720ea08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3b720ea40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3b720ea78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3b720eab0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3b720eae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3b720eb20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3b720eb58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3b720eb90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3b720ebc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3b720ec00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3b720ec38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3b720ec70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3b720eca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3b720ece0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3b720ed18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3b720ed50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3b720ed88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3b720edc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3b720edf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3b720ee30 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b3b7235100 .functor OR 1, L_000001b3b7235b80, L_000001b3b7233ce0, C4<0>, C4<0>;
L_000001b3b7235720 .functor OR 1, L_000001b3b7235100, L_000001b3b72340a0, C4<0>, C4<0>;
v000001b3b720b6e0_0 .net "EX1_opcode", 11 0, v000001b3b7203b10_0;  alias, 1 drivers
v000001b3b720cb80_0 .net "EX2_opcode", 11 0, v000001b3b7205730_0;  alias, 1 drivers
v000001b3b720cc20_0 .net "ID_opcode", 11 0, v000001b3b7222da0_0;  alias, 1 drivers
v000001b3b720d300_0 .net "PC_src", 2 0, L_000001b3b7234280;  alias, 1 drivers
v000001b3b720c0e0_0 .net "Wrong_prediction", 0 0, L_000001b3b72a0060;  alias, 1 drivers
L_000001b3b72503e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001b3b720d3a0_0 .net/2u *"_ivl_0", 2 0, L_000001b3b72503e8;  1 drivers
v000001b3b720b500_0 .net *"_ivl_10", 0 0, L_000001b3b7233c40;  1 drivers
L_000001b3b7250508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001b3b720d4e0_0 .net/2u *"_ivl_12", 2 0, L_000001b3b7250508;  1 drivers
L_000001b3b7250550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b3b720cd60_0 .net/2u *"_ivl_14", 11 0, L_000001b3b7250550;  1 drivers
v000001b3b720ce00_0 .net *"_ivl_16", 0 0, L_000001b3b7233ce0;  1 drivers
v000001b3b720bdc0_0 .net *"_ivl_19", 0 0, L_000001b3b7235100;  1 drivers
L_000001b3b7250430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001b3b720d8a0_0 .net/2u *"_ivl_2", 11 0, L_000001b3b7250430;  1 drivers
L_000001b3b7250598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b3b720cea0_0 .net/2u *"_ivl_20", 11 0, L_000001b3b7250598;  1 drivers
v000001b3b720d120_0 .net *"_ivl_22", 0 0, L_000001b3b72340a0;  1 drivers
v000001b3b720cf40_0 .net *"_ivl_25", 0 0, L_000001b3b7235720;  1 drivers
L_000001b3b72505e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b3b720b3c0_0 .net/2u *"_ivl_26", 2 0, L_000001b3b72505e0;  1 drivers
L_000001b3b7250628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b3b720cfe0_0 .net/2u *"_ivl_28", 2 0, L_000001b3b7250628;  1 drivers
v000001b3b720baa0_0 .net *"_ivl_30", 2 0, L_000001b3b7233560;  1 drivers
v000001b3b720bfa0_0 .net *"_ivl_32", 2 0, L_000001b3b72346e0;  1 drivers
v000001b3b720bc80_0 .net *"_ivl_34", 2 0, L_000001b3b7232e80;  1 drivers
v000001b3b720b780_0 .net *"_ivl_4", 0 0, L_000001b3b7233ba0;  1 drivers
L_000001b3b7250478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001b3b720d9e0_0 .net/2u *"_ivl_6", 2 0, L_000001b3b7250478;  1 drivers
L_000001b3b72504c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b3b720d080_0 .net/2u *"_ivl_8", 11 0, L_000001b3b72504c0;  1 drivers
v000001b3b720d620_0 .net "clk", 0 0, L_000001b3b7171370;  alias, 1 drivers
v000001b3b720d6c0_0 .net "predicted", 0 0, L_000001b3b7235b80;  alias, 1 drivers
v000001b3b720b820_0 .net "predicted_to_EX", 0 0, v000001b3b720b640_0;  alias, 1 drivers
v000001b3b720d940_0 .net "rst", 0 0, v000001b3b7231d00_0;  alias, 1 drivers
v000001b3b720c040_0 .net "state", 1 0, v000001b3b720d580_0;  1 drivers
L_000001b3b7233ba0 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250430;
L_000001b3b7233c40 .cmp/eq 12, v000001b3b7203b10_0, L_000001b3b72504c0;
L_000001b3b7233ce0 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250550;
L_000001b3b72340a0 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250598;
L_000001b3b7233560 .functor MUXZ 3, L_000001b3b7250628, L_000001b3b72505e0, L_000001b3b7235720, C4<>;
L_000001b3b72346e0 .functor MUXZ 3, L_000001b3b7233560, L_000001b3b7250508, L_000001b3b7233c40, C4<>;
L_000001b3b7232e80 .functor MUXZ 3, L_000001b3b72346e0, L_000001b3b7250478, L_000001b3b7233ba0, C4<>;
L_000001b3b7234280 .functor MUXZ 3, L_000001b3b7232e80, L_000001b3b72503e8, L_000001b3b72a0060, C4<>;
S_000001b3b72001f0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001b3b7201320;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001b3b720ee70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3b720eea8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3b720eee0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3b720ef18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3b720ef50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3b720ef88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3b720efc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3b720eff8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3b720f030 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3b720f068 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3b720f0a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3b720f0d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3b720f110 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3b720f148 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3b720f180 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3b720f1b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3b720f1f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3b720f228 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3b720f260 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3b720f298 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3b720f2d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3b720f308 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3b720f340 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3b720f378 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3b720f3b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b3b72369f0 .functor OR 1, L_000001b3b7232d40, L_000001b3b7232520, C4<0>, C4<0>;
L_000001b3b7235b10 .functor OR 1, L_000001b3b7234000, L_000001b3b7233100, C4<0>, C4<0>;
L_000001b3b72353a0 .functor AND 1, L_000001b3b72369f0, L_000001b3b7235b10, C4<1>, C4<1>;
L_000001b3b7236590 .functor NOT 1, L_000001b3b72353a0, C4<0>, C4<0>, C4<0>;
L_000001b3b72362f0 .functor OR 1, v000001b3b7231d00_0, L_000001b3b7236590, C4<0>, C4<0>;
L_000001b3b7235b80 .functor NOT 1, L_000001b3b72362f0, C4<0>, C4<0>, C4<0>;
v000001b3b720c720_0 .net "EX_opcode", 11 0, v000001b3b7205730_0;  alias, 1 drivers
v000001b3b720c180_0 .net "ID_opcode", 11 0, v000001b3b7222da0_0;  alias, 1 drivers
v000001b3b720c9a0_0 .net "Wrong_prediction", 0 0, L_000001b3b72a0060;  alias, 1 drivers
L_000001b3b72502c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b3b720ba00_0 .net/2u *"_ivl_0", 11 0, L_000001b3b72502c8;  1 drivers
L_000001b3b7250358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b3b720ccc0_0 .net/2u *"_ivl_10", 1 0, L_000001b3b7250358;  1 drivers
v000001b3b720c4a0_0 .net *"_ivl_12", 0 0, L_000001b3b7234000;  1 drivers
L_000001b3b72503a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001b3b720bbe0_0 .net/2u *"_ivl_14", 1 0, L_000001b3b72503a0;  1 drivers
v000001b3b720c900_0 .net *"_ivl_16", 0 0, L_000001b3b7233100;  1 drivers
v000001b3b720ca40_0 .net *"_ivl_19", 0 0, L_000001b3b7235b10;  1 drivers
v000001b3b720d800_0 .net *"_ivl_2", 0 0, L_000001b3b7232d40;  1 drivers
v000001b3b720db20_0 .net *"_ivl_21", 0 0, L_000001b3b72353a0;  1 drivers
v000001b3b720b960_0 .net *"_ivl_22", 0 0, L_000001b3b7236590;  1 drivers
v000001b3b720cae0_0 .net *"_ivl_25", 0 0, L_000001b3b72362f0;  1 drivers
L_000001b3b7250310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b3b720d440_0 .net/2u *"_ivl_4", 11 0, L_000001b3b7250310;  1 drivers
v000001b3b720d760_0 .net *"_ivl_6", 0 0, L_000001b3b7232520;  1 drivers
v000001b3b720d1c0_0 .net *"_ivl_9", 0 0, L_000001b3b72369f0;  1 drivers
v000001b3b720d260_0 .net "clk", 0 0, L_000001b3b7171370;  alias, 1 drivers
v000001b3b720bd20_0 .net "predicted", 0 0, L_000001b3b7235b80;  alias, 1 drivers
v000001b3b720b640_0 .var "predicted_to_EX", 0 0;
v000001b3b720c540_0 .net "rst", 0 0, v000001b3b7231d00_0;  alias, 1 drivers
v000001b3b720d580_0 .var "state", 1 0;
E_000001b3b717bee0 .event posedge, v000001b3b720d260_0, v000001b3b71f24d0_0;
L_000001b3b7232d40 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b72502c8;
L_000001b3b7232520 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250310;
L_000001b3b7234000 .cmp/eq 2, v000001b3b720d580_0, L_000001b3b7250358;
L_000001b3b7233100 .cmp/eq 2, v000001b3b720d580_0, L_000001b3b72503a0;
S_000001b3b7200ce0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001b3b7200e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001b3b7219410 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3b7219448 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3b7219480 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3b72194b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3b72194f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3b7219528 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3b7219560 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3b7219598 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3b72195d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3b7219608 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3b7219640 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3b7219678 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3b72196b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3b72196e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3b7219720 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3b7219758 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3b7219790 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3b72197c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3b7219800 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3b7219838 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3b7219870 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3b72198a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3b72198e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3b7219918 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3b7219950 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3b720da80_0 .net "EX1_memread", 0 0, v000001b3b7202a30_0;  alias, 1 drivers
v000001b3b720b460_0 .net "EX1_rd_ind", 4 0, v000001b3b7202210_0;  alias, 1 drivers
v000001b3b720b8c0_0 .net "EX1_rd_indzero", 0 0, v000001b3b7202350_0;  alias, 1 drivers
v000001b3b720bb40_0 .net "EX2_memread", 0 0, v000001b3b72040b0_0;  alias, 1 drivers
v000001b3b720be60_0 .net "EX2_rd_ind", 4 0, v000001b3b7204830_0;  alias, 1 drivers
v000001b3b720bf00_0 .net "EX2_rd_indzero", 0 0, v000001b3b72048d0_0;  alias, 1 drivers
v000001b3b720c220_0 .var "ID_EX1_flush", 0 0;
v000001b3b720c680_0 .var "ID_EX2_flush", 0 0;
v000001b3b720c2c0_0 .net "ID_opcode", 11 0, v000001b3b7222da0_0;  alias, 1 drivers
v000001b3b720c400_0 .net "ID_rs1_ind", 4 0, v000001b3b7222b20_0;  alias, 1 drivers
v000001b3b720c5e0_0 .net "ID_rs2_ind", 4 0, v000001b3b7223200_0;  alias, 1 drivers
v000001b3b720e2a0_0 .var "IF_ID_Write", 0 0;
v000001b3b720df80_0 .var "IF_ID_flush", 0 0;
v000001b3b720e020_0 .var "PC_Write", 0 0;
v000001b3b720e0c0_0 .net "Wrong_prediction", 0 0, L_000001b3b72a0060;  alias, 1 drivers
E_000001b3b717c0e0/0 .event anyedge, v000001b3b71f98c0_0, v000001b3b7202a30_0, v000001b3b7202350_0, v000001b3b7201d10_0;
E_000001b3b717c0e0/1 .event anyedge, v000001b3b7202210_0, v000001b3b7201f90_0, v000001b3b7116280_0, v000001b3b72048d0_0;
E_000001b3b717c0e0/2 .event anyedge, v000001b3b71f3830_0, v000001b3b72028f0_0;
E_000001b3b717c0e0 .event/or E_000001b3b717c0e0/0, E_000001b3b717c0e0/1, E_000001b3b717c0e0/2;
S_000001b3b7200380 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001b3b7200e70;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001b3b7219990 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3b72199c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3b7219a00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3b7219a38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3b7219a70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3b7219aa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3b7219ae0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3b7219b18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3b7219b50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3b7219b88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3b7219bc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3b7219bf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3b7219c30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3b7219c68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3b7219ca0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3b7219cd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3b7219d10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3b7219d48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3b7219d80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3b7219db8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3b7219df0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3b7219e28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3b7219e60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3b7219e98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3b7219ed0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b3b7236b40 .functor OR 1, L_000001b3b7233600, L_000001b3b7234320, C4<0>, C4<0>;
L_000001b3b72361a0 .functor OR 1, L_000001b3b7236b40, L_000001b3b7232de0, C4<0>, C4<0>;
L_000001b3b7235a30 .functor OR 1, L_000001b3b72361a0, L_000001b3b72336a0, C4<0>, C4<0>;
L_000001b3b7235cd0 .functor OR 1, L_000001b3b7235a30, L_000001b3b7234460, C4<0>, C4<0>;
L_000001b3b72367c0 .functor OR 1, L_000001b3b7235cd0, L_000001b3b7232160, C4<0>, C4<0>;
L_000001b3b7235560 .functor OR 1, L_000001b3b72367c0, L_000001b3b72325c0, C4<0>, C4<0>;
L_000001b3b7236670 .functor OR 1, L_000001b3b7235560, L_000001b3b7232f20, C4<0>, C4<0>;
L_000001b3b7235e20 .functor OR 1, L_000001b3b7236670, L_000001b3b7233420, C4<0>, C4<0>;
L_000001b3b72359c0 .functor OR 1, L_000001b3b7234c80, L_000001b3b7234d20, C4<0>, C4<0>;
L_000001b3b72358e0 .functor OR 1, L_000001b3b72359c0, L_000001b3b7234820, C4<0>, C4<0>;
L_000001b3b7235f70 .functor OR 1, L_000001b3b72358e0, L_000001b3b7234be0, C4<0>, C4<0>;
L_000001b3b7236360 .functor OR 1, L_000001b3b7235f70, L_000001b3b7234f00, C4<0>, C4<0>;
v000001b3b720e160_0 .net "ID_opcode", 11 0, v000001b3b7222da0_0;  alias, 1 drivers
L_000001b3b7250670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001b3b720e200_0 .net/2u *"_ivl_0", 11 0, L_000001b3b7250670;  1 drivers
L_000001b3b7250700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001b3b720dbc0_0 .net/2u *"_ivl_10", 11 0, L_000001b3b7250700;  1 drivers
L_000001b3b7250bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b3b720de40_0 .net/2u *"_ivl_102", 11 0, L_000001b3b7250bc8;  1 drivers
L_000001b3b7250c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b3b720dda0_0 .net/2u *"_ivl_106", 11 0, L_000001b3b7250c10;  1 drivers
v000001b3b720dc60_0 .net *"_ivl_12", 0 0, L_000001b3b7232de0;  1 drivers
v000001b3b720dee0_0 .net *"_ivl_15", 0 0, L_000001b3b72361a0;  1 drivers
L_000001b3b7250748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001b3b720dd00_0 .net/2u *"_ivl_16", 11 0, L_000001b3b7250748;  1 drivers
v000001b3b7207c20_0 .net *"_ivl_18", 0 0, L_000001b3b72336a0;  1 drivers
v000001b3b7208120_0 .net *"_ivl_2", 0 0, L_000001b3b7233600;  1 drivers
v000001b3b72079a0_0 .net *"_ivl_21", 0 0, L_000001b3b7235a30;  1 drivers
L_000001b3b7250790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b3b72063c0_0 .net/2u *"_ivl_22", 11 0, L_000001b3b7250790;  1 drivers
v000001b3b7207b80_0 .net *"_ivl_24", 0 0, L_000001b3b7234460;  1 drivers
v000001b3b72081c0_0 .net *"_ivl_27", 0 0, L_000001b3b7235cd0;  1 drivers
L_000001b3b72507d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7206960_0 .net/2u *"_ivl_28", 11 0, L_000001b3b72507d8;  1 drivers
v000001b3b7206fa0_0 .net *"_ivl_30", 0 0, L_000001b3b7232160;  1 drivers
v000001b3b7207680_0 .net *"_ivl_33", 0 0, L_000001b3b72367c0;  1 drivers
L_000001b3b7250820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7208580_0 .net/2u *"_ivl_34", 11 0, L_000001b3b7250820;  1 drivers
v000001b3b72089e0_0 .net *"_ivl_36", 0 0, L_000001b3b72325c0;  1 drivers
v000001b3b7206be0_0 .net *"_ivl_39", 0 0, L_000001b3b7235560;  1 drivers
L_000001b3b72506b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001b3b72084e0_0 .net/2u *"_ivl_4", 11 0, L_000001b3b72506b8;  1 drivers
L_000001b3b7250868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001b3b7206a00_0 .net/2u *"_ivl_40", 11 0, L_000001b3b7250868;  1 drivers
v000001b3b72065a0_0 .net *"_ivl_42", 0 0, L_000001b3b7232f20;  1 drivers
v000001b3b72077c0_0 .net *"_ivl_45", 0 0, L_000001b3b7236670;  1 drivers
L_000001b3b72508b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7207360_0 .net/2u *"_ivl_46", 11 0, L_000001b3b72508b0;  1 drivers
v000001b3b7206c80_0 .net *"_ivl_48", 0 0, L_000001b3b7233420;  1 drivers
L_000001b3b72508f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7206dc0_0 .net/2u *"_ivl_52", 11 0, L_000001b3b72508f8;  1 drivers
L_000001b3b7250940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b3b72083a0_0 .net/2u *"_ivl_56", 11 0, L_000001b3b7250940;  1 drivers
v000001b3b7206d20_0 .net *"_ivl_6", 0 0, L_000001b3b7234320;  1 drivers
L_000001b3b7250988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b3b7207a40_0 .net/2u *"_ivl_60", 11 0, L_000001b3b7250988;  1 drivers
L_000001b3b72509d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7206780_0 .net/2u *"_ivl_64", 11 0, L_000001b3b72509d0;  1 drivers
L_000001b3b7250a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7208260_0 .net/2u *"_ivl_68", 11 0, L_000001b3b7250a18;  1 drivers
L_000001b3b7250a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b3b7207d60_0 .net/2u *"_ivl_72", 11 0, L_000001b3b7250a60;  1 drivers
v000001b3b7208620_0 .net *"_ivl_74", 0 0, L_000001b3b7234c80;  1 drivers
L_000001b3b7250aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7207400_0 .net/2u *"_ivl_76", 11 0, L_000001b3b7250aa8;  1 drivers
v000001b3b7206b40_0 .net *"_ivl_78", 0 0, L_000001b3b7234d20;  1 drivers
v000001b3b7207cc0_0 .net *"_ivl_81", 0 0, L_000001b3b72359c0;  1 drivers
L_000001b3b7250af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7207e00_0 .net/2u *"_ivl_82", 11 0, L_000001b3b7250af0;  1 drivers
v000001b3b7206e60_0 .net *"_ivl_84", 0 0, L_000001b3b7234820;  1 drivers
v000001b3b7207f40_0 .net *"_ivl_87", 0 0, L_000001b3b72358e0;  1 drivers
L_000001b3b7250b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7206aa0_0 .net/2u *"_ivl_88", 11 0, L_000001b3b7250b38;  1 drivers
v000001b3b7207ae0_0 .net *"_ivl_9", 0 0, L_000001b3b7236b40;  1 drivers
v000001b3b7207ea0_0 .net *"_ivl_90", 0 0, L_000001b3b7234be0;  1 drivers
v000001b3b7206f00_0 .net *"_ivl_93", 0 0, L_000001b3b7235f70;  1 drivers
L_000001b3b7250b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7206460_0 .net/2u *"_ivl_94", 11 0, L_000001b3b7250b80;  1 drivers
v000001b3b7207040_0 .net *"_ivl_96", 0 0, L_000001b3b7234f00;  1 drivers
v000001b3b7207860_0 .net *"_ivl_99", 0 0, L_000001b3b7236360;  1 drivers
v000001b3b72070e0_0 .net "is_beq", 0 0, L_000001b3b7232660;  alias, 1 drivers
v000001b3b7208760_0 .net "is_bne", 0 0, L_000001b3b7233740;  alias, 1 drivers
v000001b3b7207900_0 .net "is_j", 0 0, L_000001b3b7234e60;  alias, 1 drivers
v000001b3b7208800_0 .net "is_jal", 0 0, L_000001b3b7234b40;  alias, 1 drivers
v000001b3b7207fe0_0 .net "is_jr", 0 0, L_000001b3b7232700;  alias, 1 drivers
v000001b3b72072c0_0 .net "is_oper2_immed", 0 0, L_000001b3b7235e20;  alias, 1 drivers
v000001b3b7208080_0 .net "memread", 0 0, L_000001b3b7234dc0;  alias, 1 drivers
v000001b3b7207180_0 .net "memwrite", 0 0, L_000001b3b72348c0;  alias, 1 drivers
v000001b3b72086c0_0 .net "regwrite", 0 0, L_000001b3b7234a00;  alias, 1 drivers
L_000001b3b7233600 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250670;
L_000001b3b7234320 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b72506b8;
L_000001b3b7232de0 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250700;
L_000001b3b72336a0 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250748;
L_000001b3b7234460 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250790;
L_000001b3b7232160 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b72507d8;
L_000001b3b72325c0 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250820;
L_000001b3b7232f20 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250868;
L_000001b3b7233420 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b72508b0;
L_000001b3b7232660 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b72508f8;
L_000001b3b7233740 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250940;
L_000001b3b7232700 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250988;
L_000001b3b7234b40 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b72509d0;
L_000001b3b7234e60 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250a18;
L_000001b3b7234c80 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250a60;
L_000001b3b7234d20 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250aa8;
L_000001b3b7234820 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250af0;
L_000001b3b7234be0 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250b38;
L_000001b3b7234f00 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250b80;
L_000001b3b7234a00 .reduce/nor L_000001b3b7236360;
L_000001b3b7234dc0 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250bc8;
L_000001b3b72348c0 .cmp/eq 12, v000001b3b7222da0_0, L_000001b3b7250c10;
S_000001b3b7201000 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001b3b7200e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001b3b7219f10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3b7219f48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3b7219f80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3b7219fb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3b7219ff0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3b721a028 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3b721a060 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3b721a098 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3b721a0d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3b721a108 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3b721a140 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3b721a178 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3b721a1b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3b721a1e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3b721a220 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3b721a258 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3b721a290 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3b721a2c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3b721a300 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3b721a338 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3b721a370 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3b721a3a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3b721a3e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3b721a418 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3b721a450 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3b7207220_0 .var "Immed", 31 0;
v000001b3b7208300_0 .net "Inst", 31 0, v000001b3b72093e0_0;  alias, 1 drivers
v000001b3b7208440_0 .net "opcode", 11 0, v000001b3b7222da0_0;  alias, 1 drivers
E_000001b3b717bbe0 .event anyedge, v000001b3b72028f0_0, v000001b3b7208300_0;
S_000001b3b7200510 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001b3b7200e70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001b3b72088a0_0 .var "Read_data1", 31 0;
v000001b3b7207540_0 .var "Read_data2", 31 0;
v000001b3b7208940_0 .net "Read_reg1", 4 0, v000001b3b7222b20_0;  alias, 1 drivers
v000001b3b7208a80_0 .net "Read_reg2", 4 0, v000001b3b7223200_0;  alias, 1 drivers
v000001b3b7208b20_0 .net "Write_data", 31 0, L_000001b3b72bc0b0;  alias, 1 drivers
v000001b3b72068c0_0 .net "Write_en", 0 0, v000001b3b72253c0_0;  alias, 1 drivers
v000001b3b72075e0_0 .net "Write_reg", 4 0, v000001b3b7225780_0;  alias, 1 drivers
v000001b3b7206500_0 .net "clk", 0 0, L_000001b3b7171370;  alias, 1 drivers
v000001b3b7206640_0 .var/i "i", 31 0;
v000001b3b72066e0 .array "reg_file", 0 31, 31 0;
v000001b3b7206820_0 .net "rst", 0 0, v000001b3b7231d00_0;  alias, 1 drivers
E_000001b3b717c160 .event posedge, v000001b3b720d260_0;
S_000001b3b7200830 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001b3b7200510;
 .timescale 0 0;
v000001b3b7207720_0 .var/i "i", 31 0;
S_000001b3b72009c0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001b3b6edd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001b3b721a490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3b721a4c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3b721a500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3b721a538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3b721a570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3b721a5a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3b721a5e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3b721a618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3b721a650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3b721a688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3b721a6c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3b721a6f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3b721a730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3b721a768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3b721a7a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3b721a7d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3b721a810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3b721a848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3b721a880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3b721a8b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3b721a8f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3b721a928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3b721a960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3b721a998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3b721a9d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3b72093e0_0 .var "ID_INST", 31 0;
v000001b3b7209480_0 .var "ID_PC", 31 0;
v000001b3b7222da0_0 .var "ID_opcode", 11 0;
v000001b3b72246a0_0 .var "ID_rd_ind", 4 0;
v000001b3b7222b20_0 .var "ID_rs1_ind", 4 0;
v000001b3b7223200_0 .var "ID_rs2_ind", 4 0;
v000001b3b7225000_0 .net "IF_FLUSH", 0 0, v000001b3b720df80_0;  alias, 1 drivers
v000001b3b7224880_0 .net "IF_INST", 31 0, L_000001b3b7236ad0;  alias, 1 drivers
v000001b3b7224420_0 .net "IF_PC", 31 0, v000001b3b7222a80_0;  alias, 1 drivers
v000001b3b7223de0_0 .net "clk", 0 0, L_000001b3b72364b0;  1 drivers
v000001b3b72232a0_0 .net "if_id_Write", 0 0, v000001b3b720e2a0_0;  alias, 1 drivers
v000001b3b7223340_0 .net "rst", 0 0, v000001b3b7231d00_0;  alias, 1 drivers
E_000001b3b717bfe0 .event posedge, v000001b3b71f24d0_0, v000001b3b7223de0_0;
S_000001b3b7200b50 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001b3b6edd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001b3b7227260_0 .net "EX1_PFC", 31 0, L_000001b3b722ece0;  alias, 1 drivers
v000001b3b7225fa0_0 .net "EX2_PFC", 31 0, v000001b3b7205050_0;  alias, 1 drivers
v000001b3b72260e0_0 .net "ID_PFC", 31 0, L_000001b3b7234640;  alias, 1 drivers
v000001b3b72274e0_0 .net "PC_src", 2 0, L_000001b3b7234280;  alias, 1 drivers
v000001b3b7225500_0 .net "PC_write", 0 0, v000001b3b720e020_0;  alias, 1 drivers
L_000001b3b7250088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b3b7225c80_0 .net/2u *"_ivl_0", 31 0, L_000001b3b7250088;  1 drivers
v000001b3b72265e0_0 .net "clk", 0 0, L_000001b3b7171370;  alias, 1 drivers
v000001b3b7226400_0 .net "inst", 31 0, L_000001b3b7236ad0;  alias, 1 drivers
v000001b3b7225dc0_0 .net "inst_mem_in", 31 0, v000001b3b7222a80_0;  alias, 1 drivers
v000001b3b7226b80_0 .net "pc_reg_in", 31 0, L_000001b3b7235480;  1 drivers
v000001b3b7227300_0 .net "rst", 0 0, v000001b3b7231d00_0;  alias, 1 drivers
L_000001b3b72334c0 .arith/sum 32, v000001b3b7222a80_0, L_000001b3b7250088;
S_000001b3b71ffbb0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001b3b7200b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001b3b7236ad0 .functor BUFZ 32, L_000001b3b72337e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3b7223480_0 .net "Data_Out", 31 0, L_000001b3b7236ad0;  alias, 1 drivers
v000001b3b7224740 .array "InstMem", 0 1023, 31 0;
v000001b3b7222bc0_0 .net *"_ivl_0", 31 0, L_000001b3b72337e0;  1 drivers
v000001b3b7223520_0 .net *"_ivl_3", 9 0, L_000001b3b7233380;  1 drivers
v000001b3b72250a0_0 .net *"_ivl_4", 11 0, L_000001b3b7232b60;  1 drivers
L_000001b3b72501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b3b72249c0_0 .net *"_ivl_7", 1 0, L_000001b3b72501a8;  1 drivers
v000001b3b7224a60_0 .net "addr", 31 0, v000001b3b7222a80_0;  alias, 1 drivers
v000001b3b7223ac0_0 .net "clk", 0 0, L_000001b3b7171370;  alias, 1 drivers
v000001b3b72238e0_0 .var/i "i", 31 0;
L_000001b3b72337e0 .array/port v000001b3b7224740, L_000001b3b7232b60;
L_000001b3b7233380 .part v000001b3b7222a80_0, 0, 10;
L_000001b3b7232b60 .concat [ 10 2 0 0], L_000001b3b7233380, L_000001b3b72501a8;
S_000001b3b7201190 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001b3b7200b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b3b717bfa0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001b3b7224380_0 .net "DataIn", 31 0, L_000001b3b7235480;  alias, 1 drivers
v000001b3b7222a80_0 .var "DataOut", 31 0;
v000001b3b72235c0_0 .net "PC_Write", 0 0, v000001b3b720e020_0;  alias, 1 drivers
v000001b3b7223700_0 .net "clk", 0 0, L_000001b3b7171370;  alias, 1 drivers
v000001b3b7223b60_0 .net "rst", 0 0, v000001b3b7231d00_0;  alias, 1 drivers
S_000001b3b72014b0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001b3b7200b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001b3b717c2e0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001b3b7172410 .functor NOT 1, L_000001b3b7232480, C4<0>, C4<0>, C4<0>;
L_000001b3b71724f0 .functor NOT 1, L_000001b3b7233d80, C4<0>, C4<0>, C4<0>;
L_000001b3b7106200 .functor AND 1, L_000001b3b7172410, L_000001b3b71724f0, C4<1>, C4<1>;
L_000001b3b71066d0 .functor NOT 1, L_000001b3b7232340, C4<0>, C4<0>, C4<0>;
L_000001b3b7106820 .functor AND 1, L_000001b3b7106200, L_000001b3b71066d0, C4<1>, C4<1>;
L_000001b3b7106890 .functor AND 32, L_000001b3b72345a0, L_000001b3b72334c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b7235e90 .functor NOT 1, L_000001b3b72323e0, C4<0>, C4<0>, C4<0>;
L_000001b3b7236440 .functor NOT 1, L_000001b3b7232fc0, C4<0>, C4<0>, C4<0>;
L_000001b3b7236210 .functor AND 1, L_000001b3b7235e90, L_000001b3b7236440, C4<1>, C4<1>;
L_000001b3b72368a0 .functor AND 1, L_000001b3b7236210, L_000001b3b7232840, C4<1>, C4<1>;
L_000001b3b7236050 .functor AND 32, L_000001b3b7233240, L_000001b3b7234640, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b7235020 .functor OR 32, L_000001b3b7106890, L_000001b3b7236050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3b7236910 .functor NOT 1, L_000001b3b7233ec0, C4<0>, C4<0>, C4<0>;
L_000001b3b7235db0 .functor AND 1, L_000001b3b7236910, L_000001b3b72320c0, C4<1>, C4<1>;
L_000001b3b7236750 .functor NOT 1, L_000001b3b7232200, C4<0>, C4<0>, C4<0>;
L_000001b3b72352c0 .functor AND 1, L_000001b3b7235db0, L_000001b3b7236750, C4<1>, C4<1>;
L_000001b3b7235fe0 .functor AND 32, L_000001b3b72339c0, v000001b3b7222a80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b7235aa0 .functor OR 32, L_000001b3b7235020, L_000001b3b7235fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3b72360c0 .functor NOT 1, L_000001b3b7234500, C4<0>, C4<0>, C4<0>;
L_000001b3b7235800 .functor AND 1, L_000001b3b72360c0, L_000001b3b7232020, C4<1>, C4<1>;
L_000001b3b7235d40 .functor AND 1, L_000001b3b7235800, L_000001b3b7233060, C4<1>, C4<1>;
L_000001b3b7236130 .functor AND 32, L_000001b3b72328e0, L_000001b3b722ece0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b7236980 .functor OR 32, L_000001b3b7235aa0, L_000001b3b7236130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3b7236280 .functor NOT 1, L_000001b3b7232980, C4<0>, C4<0>, C4<0>;
L_000001b3b72363d0 .functor AND 1, L_000001b3b72322a0, L_000001b3b7236280, C4<1>, C4<1>;
L_000001b3b7235c60 .functor NOT 1, L_000001b3b72331a0, C4<0>, C4<0>, C4<0>;
L_000001b3b7235640 .functor AND 1, L_000001b3b72363d0, L_000001b3b7235c60, C4<1>, C4<1>;
L_000001b3b72355d0 .functor AND 32, L_000001b3b72341e0, v000001b3b7205050_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b7235480 .functor OR 32, L_000001b3b7236980, L_000001b3b72355d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3b7225140_0 .net *"_ivl_1", 0 0, L_000001b3b7232480;  1 drivers
v000001b3b72251e0_0 .net *"_ivl_11", 0 0, L_000001b3b7232340;  1 drivers
v000001b3b72244c0_0 .net *"_ivl_12", 0 0, L_000001b3b71066d0;  1 drivers
v000001b3b7224560_0 .net *"_ivl_14", 0 0, L_000001b3b7106820;  1 drivers
v000001b3b7223fc0_0 .net *"_ivl_16", 31 0, L_000001b3b72345a0;  1 drivers
v000001b3b7224100_0 .net *"_ivl_18", 31 0, L_000001b3b7106890;  1 drivers
v000001b3b72247e0_0 .net *"_ivl_2", 0 0, L_000001b3b7172410;  1 drivers
v000001b3b7224920_0 .net *"_ivl_21", 0 0, L_000001b3b72323e0;  1 drivers
v000001b3b7222c60_0 .net *"_ivl_22", 0 0, L_000001b3b7235e90;  1 drivers
v000001b3b72237a0_0 .net *"_ivl_25", 0 0, L_000001b3b7232fc0;  1 drivers
v000001b3b7223980_0 .net *"_ivl_26", 0 0, L_000001b3b7236440;  1 drivers
v000001b3b7222d00_0 .net *"_ivl_28", 0 0, L_000001b3b7236210;  1 drivers
v000001b3b7223660_0 .net *"_ivl_31", 0 0, L_000001b3b7232840;  1 drivers
v000001b3b7223840_0 .net *"_ivl_32", 0 0, L_000001b3b72368a0;  1 drivers
v000001b3b7224060_0 .net *"_ivl_34", 31 0, L_000001b3b7233240;  1 drivers
v000001b3b72230c0_0 .net *"_ivl_36", 31 0, L_000001b3b7236050;  1 drivers
v000001b3b7224b00_0 .net *"_ivl_38", 31 0, L_000001b3b7235020;  1 drivers
v000001b3b7223c00_0 .net *"_ivl_41", 0 0, L_000001b3b7233ec0;  1 drivers
v000001b3b7224d80_0 .net *"_ivl_42", 0 0, L_000001b3b7236910;  1 drivers
v000001b3b72242e0_0 .net *"_ivl_45", 0 0, L_000001b3b72320c0;  1 drivers
v000001b3b72241a0_0 .net *"_ivl_46", 0 0, L_000001b3b7235db0;  1 drivers
v000001b3b7222e40_0 .net *"_ivl_49", 0 0, L_000001b3b7232200;  1 drivers
v000001b3b7222ee0_0 .net *"_ivl_5", 0 0, L_000001b3b7233d80;  1 drivers
v000001b3b7223a20_0 .net *"_ivl_50", 0 0, L_000001b3b7236750;  1 drivers
v000001b3b7224600_0 .net *"_ivl_52", 0 0, L_000001b3b72352c0;  1 drivers
v000001b3b7224ba0_0 .net *"_ivl_54", 31 0, L_000001b3b72339c0;  1 drivers
v000001b3b7224c40_0 .net *"_ivl_56", 31 0, L_000001b3b7235fe0;  1 drivers
v000001b3b7223ca0_0 .net *"_ivl_58", 31 0, L_000001b3b7235aa0;  1 drivers
v000001b3b7223d40_0 .net *"_ivl_6", 0 0, L_000001b3b71724f0;  1 drivers
v000001b3b7223e80_0 .net *"_ivl_61", 0 0, L_000001b3b7234500;  1 drivers
v000001b3b7222f80_0 .net *"_ivl_62", 0 0, L_000001b3b72360c0;  1 drivers
v000001b3b7224ce0_0 .net *"_ivl_65", 0 0, L_000001b3b7232020;  1 drivers
v000001b3b7223f20_0 .net *"_ivl_66", 0 0, L_000001b3b7235800;  1 drivers
v000001b3b7223020_0 .net *"_ivl_69", 0 0, L_000001b3b7233060;  1 drivers
v000001b3b7224240_0 .net *"_ivl_70", 0 0, L_000001b3b7235d40;  1 drivers
v000001b3b7224e20_0 .net *"_ivl_72", 31 0, L_000001b3b72328e0;  1 drivers
v000001b3b7224ec0_0 .net *"_ivl_74", 31 0, L_000001b3b7236130;  1 drivers
v000001b3b7224f60_0 .net *"_ivl_76", 31 0, L_000001b3b7236980;  1 drivers
v000001b3b7223160_0 .net *"_ivl_79", 0 0, L_000001b3b72322a0;  1 drivers
v000001b3b7227760_0 .net *"_ivl_8", 0 0, L_000001b3b7106200;  1 drivers
v000001b3b72273a0_0 .net *"_ivl_81", 0 0, L_000001b3b7232980;  1 drivers
v000001b3b7226a40_0 .net *"_ivl_82", 0 0, L_000001b3b7236280;  1 drivers
v000001b3b7227080_0 .net *"_ivl_84", 0 0, L_000001b3b72363d0;  1 drivers
v000001b3b72258c0_0 .net *"_ivl_87", 0 0, L_000001b3b72331a0;  1 drivers
v000001b3b7227620_0 .net *"_ivl_88", 0 0, L_000001b3b7235c60;  1 drivers
v000001b3b7226ae0_0 .net *"_ivl_90", 0 0, L_000001b3b7235640;  1 drivers
v000001b3b7226fe0_0 .net *"_ivl_92", 31 0, L_000001b3b72341e0;  1 drivers
v000001b3b7227120_0 .net *"_ivl_94", 31 0, L_000001b3b72355d0;  1 drivers
v000001b3b7226e00_0 .net "ina", 31 0, L_000001b3b72334c0;  1 drivers
v000001b3b72271c0_0 .net "inb", 31 0, L_000001b3b7234640;  alias, 1 drivers
v000001b3b7225be0_0 .net "inc", 31 0, v000001b3b7222a80_0;  alias, 1 drivers
v000001b3b7225e60_0 .net "ind", 31 0, L_000001b3b722ece0;  alias, 1 drivers
v000001b3b7225b40_0 .net "ine", 31 0, v000001b3b7205050_0;  alias, 1 drivers
L_000001b3b72500d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7225640_0 .net "inf", 31 0, L_000001b3b72500d0;  1 drivers
L_000001b3b7250118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7225d20_0 .net "ing", 31 0, L_000001b3b7250118;  1 drivers
L_000001b3b7250160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3b7227440_0 .net "inh", 31 0, L_000001b3b7250160;  1 drivers
v000001b3b7225820_0 .net "out", 31 0, L_000001b3b7235480;  alias, 1 drivers
v000001b3b7225460_0 .net "sel", 2 0, L_000001b3b7234280;  alias, 1 drivers
L_000001b3b7232480 .part L_000001b3b7234280, 2, 1;
L_000001b3b7233d80 .part L_000001b3b7234280, 1, 1;
L_000001b3b7232340 .part L_000001b3b7234280, 0, 1;
LS_000001b3b72345a0_0_0 .concat [ 1 1 1 1], L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820;
LS_000001b3b72345a0_0_4 .concat [ 1 1 1 1], L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820;
LS_000001b3b72345a0_0_8 .concat [ 1 1 1 1], L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820;
LS_000001b3b72345a0_0_12 .concat [ 1 1 1 1], L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820;
LS_000001b3b72345a0_0_16 .concat [ 1 1 1 1], L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820;
LS_000001b3b72345a0_0_20 .concat [ 1 1 1 1], L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820;
LS_000001b3b72345a0_0_24 .concat [ 1 1 1 1], L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820;
LS_000001b3b72345a0_0_28 .concat [ 1 1 1 1], L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820, L_000001b3b7106820;
LS_000001b3b72345a0_1_0 .concat [ 4 4 4 4], LS_000001b3b72345a0_0_0, LS_000001b3b72345a0_0_4, LS_000001b3b72345a0_0_8, LS_000001b3b72345a0_0_12;
LS_000001b3b72345a0_1_4 .concat [ 4 4 4 4], LS_000001b3b72345a0_0_16, LS_000001b3b72345a0_0_20, LS_000001b3b72345a0_0_24, LS_000001b3b72345a0_0_28;
L_000001b3b72345a0 .concat [ 16 16 0 0], LS_000001b3b72345a0_1_0, LS_000001b3b72345a0_1_4;
L_000001b3b72323e0 .part L_000001b3b7234280, 2, 1;
L_000001b3b7232fc0 .part L_000001b3b7234280, 1, 1;
L_000001b3b7232840 .part L_000001b3b7234280, 0, 1;
LS_000001b3b7233240_0_0 .concat [ 1 1 1 1], L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0;
LS_000001b3b7233240_0_4 .concat [ 1 1 1 1], L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0;
LS_000001b3b7233240_0_8 .concat [ 1 1 1 1], L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0;
LS_000001b3b7233240_0_12 .concat [ 1 1 1 1], L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0;
LS_000001b3b7233240_0_16 .concat [ 1 1 1 1], L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0;
LS_000001b3b7233240_0_20 .concat [ 1 1 1 1], L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0;
LS_000001b3b7233240_0_24 .concat [ 1 1 1 1], L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0;
LS_000001b3b7233240_0_28 .concat [ 1 1 1 1], L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0, L_000001b3b72368a0;
LS_000001b3b7233240_1_0 .concat [ 4 4 4 4], LS_000001b3b7233240_0_0, LS_000001b3b7233240_0_4, LS_000001b3b7233240_0_8, LS_000001b3b7233240_0_12;
LS_000001b3b7233240_1_4 .concat [ 4 4 4 4], LS_000001b3b7233240_0_16, LS_000001b3b7233240_0_20, LS_000001b3b7233240_0_24, LS_000001b3b7233240_0_28;
L_000001b3b7233240 .concat [ 16 16 0 0], LS_000001b3b7233240_1_0, LS_000001b3b7233240_1_4;
L_000001b3b7233ec0 .part L_000001b3b7234280, 2, 1;
L_000001b3b72320c0 .part L_000001b3b7234280, 1, 1;
L_000001b3b7232200 .part L_000001b3b7234280, 0, 1;
LS_000001b3b72339c0_0_0 .concat [ 1 1 1 1], L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0;
LS_000001b3b72339c0_0_4 .concat [ 1 1 1 1], L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0;
LS_000001b3b72339c0_0_8 .concat [ 1 1 1 1], L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0;
LS_000001b3b72339c0_0_12 .concat [ 1 1 1 1], L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0;
LS_000001b3b72339c0_0_16 .concat [ 1 1 1 1], L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0;
LS_000001b3b72339c0_0_20 .concat [ 1 1 1 1], L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0;
LS_000001b3b72339c0_0_24 .concat [ 1 1 1 1], L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0;
LS_000001b3b72339c0_0_28 .concat [ 1 1 1 1], L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0, L_000001b3b72352c0;
LS_000001b3b72339c0_1_0 .concat [ 4 4 4 4], LS_000001b3b72339c0_0_0, LS_000001b3b72339c0_0_4, LS_000001b3b72339c0_0_8, LS_000001b3b72339c0_0_12;
LS_000001b3b72339c0_1_4 .concat [ 4 4 4 4], LS_000001b3b72339c0_0_16, LS_000001b3b72339c0_0_20, LS_000001b3b72339c0_0_24, LS_000001b3b72339c0_0_28;
L_000001b3b72339c0 .concat [ 16 16 0 0], LS_000001b3b72339c0_1_0, LS_000001b3b72339c0_1_4;
L_000001b3b7234500 .part L_000001b3b7234280, 2, 1;
L_000001b3b7232020 .part L_000001b3b7234280, 1, 1;
L_000001b3b7233060 .part L_000001b3b7234280, 0, 1;
LS_000001b3b72328e0_0_0 .concat [ 1 1 1 1], L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40;
LS_000001b3b72328e0_0_4 .concat [ 1 1 1 1], L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40;
LS_000001b3b72328e0_0_8 .concat [ 1 1 1 1], L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40;
LS_000001b3b72328e0_0_12 .concat [ 1 1 1 1], L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40;
LS_000001b3b72328e0_0_16 .concat [ 1 1 1 1], L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40;
LS_000001b3b72328e0_0_20 .concat [ 1 1 1 1], L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40;
LS_000001b3b72328e0_0_24 .concat [ 1 1 1 1], L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40;
LS_000001b3b72328e0_0_28 .concat [ 1 1 1 1], L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40, L_000001b3b7235d40;
LS_000001b3b72328e0_1_0 .concat [ 4 4 4 4], LS_000001b3b72328e0_0_0, LS_000001b3b72328e0_0_4, LS_000001b3b72328e0_0_8, LS_000001b3b72328e0_0_12;
LS_000001b3b72328e0_1_4 .concat [ 4 4 4 4], LS_000001b3b72328e0_0_16, LS_000001b3b72328e0_0_20, LS_000001b3b72328e0_0_24, LS_000001b3b72328e0_0_28;
L_000001b3b72328e0 .concat [ 16 16 0 0], LS_000001b3b72328e0_1_0, LS_000001b3b72328e0_1_4;
L_000001b3b72322a0 .part L_000001b3b7234280, 2, 1;
L_000001b3b7232980 .part L_000001b3b7234280, 1, 1;
L_000001b3b72331a0 .part L_000001b3b7234280, 0, 1;
LS_000001b3b72341e0_0_0 .concat [ 1 1 1 1], L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640;
LS_000001b3b72341e0_0_4 .concat [ 1 1 1 1], L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640;
LS_000001b3b72341e0_0_8 .concat [ 1 1 1 1], L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640;
LS_000001b3b72341e0_0_12 .concat [ 1 1 1 1], L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640;
LS_000001b3b72341e0_0_16 .concat [ 1 1 1 1], L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640;
LS_000001b3b72341e0_0_20 .concat [ 1 1 1 1], L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640;
LS_000001b3b72341e0_0_24 .concat [ 1 1 1 1], L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640;
LS_000001b3b72341e0_0_28 .concat [ 1 1 1 1], L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640, L_000001b3b7235640;
LS_000001b3b72341e0_1_0 .concat [ 4 4 4 4], LS_000001b3b72341e0_0_0, LS_000001b3b72341e0_0_4, LS_000001b3b72341e0_0_8, LS_000001b3b72341e0_0_12;
LS_000001b3b72341e0_1_4 .concat [ 4 4 4 4], LS_000001b3b72341e0_0_16, LS_000001b3b72341e0_0_20, LS_000001b3b72341e0_0_24, LS_000001b3b72341e0_0_28;
L_000001b3b72341e0 .concat [ 16 16 0 0], LS_000001b3b72341e0_1_0, LS_000001b3b72341e0_1_4;
S_000001b3b71ffd40 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001b3b6edd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001b3b7225320_0 .net "Write_Data", 31 0, v000001b3b71f2930_0;  alias, 1 drivers
v000001b3b7225a00_0 .net "addr", 31 0, v000001b3b71f3b50_0;  alias, 1 drivers
v000001b3b7227940_0 .net "clk", 0 0, L_000001b3b7171370;  alias, 1 drivers
v000001b3b72279e0_0 .net "mem_out", 31 0, v000001b3b7227800_0;  alias, 1 drivers
v000001b3b7225280_0 .net "mem_read", 0 0, v000001b3b71f38d0_0;  alias, 1 drivers
v000001b3b7226360_0 .net "mem_write", 0 0, v000001b3b71f36f0_0;  alias, 1 drivers
S_000001b3b7201640 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001b3b71ffd40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001b3b72256e0 .array "DataMem", 1023 0, 31 0;
v000001b3b7225f00_0 .net "Data_In", 31 0, v000001b3b71f2930_0;  alias, 1 drivers
v000001b3b7227800_0 .var "Data_Out", 31 0;
v000001b3b7227580_0 .net "Write_en", 0 0, v000001b3b71f36f0_0;  alias, 1 drivers
v000001b3b72276c0_0 .net "addr", 31 0, v000001b3b71f3b50_0;  alias, 1 drivers
v000001b3b72278a0_0 .net "clk", 0 0, L_000001b3b7171370;  alias, 1 drivers
v000001b3b72262c0_0 .var/i "i", 31 0;
S_000001b3b71ff890 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001b3b6edd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001b3b722ca40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3b722ca78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3b722cab0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3b722cae8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3b722cb20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3b722cb58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3b722cb90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3b722cbc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3b722cc00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3b722cc38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3b722cc70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3b722cca8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3b722cce0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3b722cd18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3b722cd50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3b722cd88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3b722cdc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3b722cdf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3b722ce30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3b722ce68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3b722cea0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3b722ced8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3b722cf10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3b722cf48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3b722cf80 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3b7226040_0 .net "MEM_ALU_OUT", 31 0, v000001b3b71f3b50_0;  alias, 1 drivers
v000001b3b7226f40_0 .net "MEM_Data_mem_out", 31 0, v000001b3b7227800_0;  alias, 1 drivers
v000001b3b7225960_0 .net "MEM_memread", 0 0, v000001b3b71f38d0_0;  alias, 1 drivers
v000001b3b7226ea0_0 .net "MEM_opcode", 11 0, v000001b3b71f33d0_0;  alias, 1 drivers
v000001b3b72255a0_0 .net "MEM_rd_ind", 4 0, v000001b3b71f2c50_0;  alias, 1 drivers
v000001b3b7225aa0_0 .net "MEM_rd_indzero", 0 0, v000001b3b71f1ad0_0;  alias, 1 drivers
v000001b3b7226180_0 .net "MEM_regwrite", 0 0, v000001b3b71f27f0_0;  alias, 1 drivers
v000001b3b7226c20_0 .var "WB_ALU_OUT", 31 0;
v000001b3b7226860_0 .var "WB_Data_mem_out", 31 0;
v000001b3b7226220_0 .var "WB_memread", 0 0;
v000001b3b7225780_0 .var "WB_rd_ind", 4 0;
v000001b3b72264a0_0 .var "WB_rd_indzero", 0 0;
v000001b3b72253c0_0 .var "WB_regwrite", 0 0;
v000001b3b7226540_0 .net "clk", 0 0, L_000001b3b72a0290;  1 drivers
v000001b3b7226680_0 .var "hlt", 0 0;
v000001b3b7226720_0 .net "rst", 0 0, v000001b3b7231d00_0;  alias, 1 drivers
E_000001b3b717c360 .event posedge, v000001b3b71f24d0_0, v000001b3b7226540_0;
S_000001b3b71ffa20 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001b3b6edd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001b3b72a01b0 .functor AND 32, v000001b3b7226860_0, L_000001b3b72a5010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b729ff80 .functor NOT 1, v000001b3b7226220_0, C4<0>, C4<0>, C4<0>;
L_000001b3b72bbda0 .functor AND 32, v000001b3b7226c20_0, L_000001b3b72a6730, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3b72bc0b0 .functor OR 32, L_000001b3b72a01b0, L_000001b3b72bbda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3b72267c0_0 .net "Write_Data_RegFile", 31 0, L_000001b3b72bc0b0;  alias, 1 drivers
v000001b3b7226900_0 .net *"_ivl_0", 31 0, L_000001b3b72a5010;  1 drivers
v000001b3b72269a0_0 .net *"_ivl_2", 31 0, L_000001b3b72a01b0;  1 drivers
v000001b3b7226cc0_0 .net *"_ivl_4", 0 0, L_000001b3b729ff80;  1 drivers
v000001b3b7226d60_0 .net *"_ivl_6", 31 0, L_000001b3b72a6730;  1 drivers
v000001b3b7227c60_0 .net *"_ivl_8", 31 0, L_000001b3b72bbda0;  1 drivers
v000001b3b7228980_0 .net "alu_out", 31 0, v000001b3b7226c20_0;  alias, 1 drivers
v000001b3b72299c0_0 .net "mem_out", 31 0, v000001b3b7226860_0;  alias, 1 drivers
v000001b3b7228d40_0 .net "mem_read", 0 0, v000001b3b7226220_0;  alias, 1 drivers
LS_000001b3b72a5010_0_0 .concat [ 1 1 1 1], v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0;
LS_000001b3b72a5010_0_4 .concat [ 1 1 1 1], v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0;
LS_000001b3b72a5010_0_8 .concat [ 1 1 1 1], v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0;
LS_000001b3b72a5010_0_12 .concat [ 1 1 1 1], v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0;
LS_000001b3b72a5010_0_16 .concat [ 1 1 1 1], v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0;
LS_000001b3b72a5010_0_20 .concat [ 1 1 1 1], v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0;
LS_000001b3b72a5010_0_24 .concat [ 1 1 1 1], v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0;
LS_000001b3b72a5010_0_28 .concat [ 1 1 1 1], v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0, v000001b3b7226220_0;
LS_000001b3b72a5010_1_0 .concat [ 4 4 4 4], LS_000001b3b72a5010_0_0, LS_000001b3b72a5010_0_4, LS_000001b3b72a5010_0_8, LS_000001b3b72a5010_0_12;
LS_000001b3b72a5010_1_4 .concat [ 4 4 4 4], LS_000001b3b72a5010_0_16, LS_000001b3b72a5010_0_20, LS_000001b3b72a5010_0_24, LS_000001b3b72a5010_0_28;
L_000001b3b72a5010 .concat [ 16 16 0 0], LS_000001b3b72a5010_1_0, LS_000001b3b72a5010_1_4;
LS_000001b3b72a6730_0_0 .concat [ 1 1 1 1], L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80;
LS_000001b3b72a6730_0_4 .concat [ 1 1 1 1], L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80;
LS_000001b3b72a6730_0_8 .concat [ 1 1 1 1], L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80;
LS_000001b3b72a6730_0_12 .concat [ 1 1 1 1], L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80;
LS_000001b3b72a6730_0_16 .concat [ 1 1 1 1], L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80;
LS_000001b3b72a6730_0_20 .concat [ 1 1 1 1], L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80;
LS_000001b3b72a6730_0_24 .concat [ 1 1 1 1], L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80;
LS_000001b3b72a6730_0_28 .concat [ 1 1 1 1], L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80, L_000001b3b729ff80;
LS_000001b3b72a6730_1_0 .concat [ 4 4 4 4], LS_000001b3b72a6730_0_0, LS_000001b3b72a6730_0_4, LS_000001b3b72a6730_0_8, LS_000001b3b72a6730_0_12;
LS_000001b3b72a6730_1_4 .concat [ 4 4 4 4], LS_000001b3b72a6730_0_16, LS_000001b3b72a6730_0_20, LS_000001b3b72a6730_0_24, LS_000001b3b72a6730_0_28;
L_000001b3b72a6730 .concat [ 16 16 0 0], LS_000001b3b72a6730_1_0, LS_000001b3b72a6730_1_4;
    .scope S_000001b3b7201190;
T_0 ;
    %wait E_000001b3b717bee0;
    %load/vec4 v000001b3b7223b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b3b7222a80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b3b72235c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001b3b7224380_0;
    %assign/vec4 v000001b3b7222a80_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b3b71ffbb0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3b72238e0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001b3b72238e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b3b72238e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %load/vec4 v000001b3b72238e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3b72238e0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b7224740, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001b3b72009c0;
T_2 ;
    %wait E_000001b3b717bfe0;
    %load/vec4 v000001b3b7223340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b3b7209480_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b72093e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b72246a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7223200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7222b20_0, 0;
    %assign/vec4 v000001b3b7222da0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b3b72232a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001b3b7225000_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b3b7209480_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b72093e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b72246a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7223200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7222b20_0, 0;
    %assign/vec4 v000001b3b7222da0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001b3b72232a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001b3b7224880_0;
    %assign/vec4 v000001b3b72093e0_0, 0;
    %load/vec4 v000001b3b7224420_0;
    %assign/vec4 v000001b3b7209480_0, 0;
    %load/vec4 v000001b3b7224880_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b3b7223200_0, 0;
    %load/vec4 v000001b3b7224880_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b3b7222da0_0, 4, 5;
    %load/vec4 v000001b3b7224880_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001b3b7224880_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b3b7222da0_0, 4, 5;
    %load/vec4 v000001b3b7224880_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b3b7224880_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3b7224880_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b3b7224880_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001b3b7224880_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001b3b7224880_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001b3b7222b20_0, 0;
    %load/vec4 v000001b3b7224880_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001b3b7224880_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001b3b72246a0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001b3b7224880_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001b3b72246a0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001b3b7224880_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b3b72246a0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b3b7200510;
T_3 ;
    %wait E_000001b3b717bee0;
    %load/vec4 v000001b3b7206820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3b7206640_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001b3b7206640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b3b7206640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72066e0, 0, 4;
    %load/vec4 v000001b3b7206640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3b7206640_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b3b72075e0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001b3b72068c0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001b3b7208b20_0;
    %load/vec4 v000001b3b72075e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72066e0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72066e0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b3b7200510;
T_4 ;
    %wait E_000001b3b717c160;
    %load/vec4 v000001b3b72075e0_0;
    %load/vec4 v000001b3b7208940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001b3b72075e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001b3b72068c0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001b3b7208b20_0;
    %assign/vec4 v000001b3b72088a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b3b7208940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b3b72066e0, 4;
    %assign/vec4 v000001b3b72088a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b3b7200510;
T_5 ;
    %wait E_000001b3b717c160;
    %load/vec4 v000001b3b72075e0_0;
    %load/vec4 v000001b3b7208a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001b3b72075e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001b3b72068c0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001b3b7208b20_0;
    %assign/vec4 v000001b3b7207540_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b3b7208a80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b3b72066e0, 4;
    %assign/vec4 v000001b3b7207540_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b3b7200510;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001b3b7200830;
    %jmp t_0;
    .scope S_000001b3b7200830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3b7207720_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001b3b7207720_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001b3b7207720_0;
    %ix/getv/s 4, v000001b3b7207720_0;
    %load/vec4a v000001b3b72066e0, 4;
    %ix/getv/s 4, v000001b3b7207720_0;
    %load/vec4a v000001b3b72066e0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b3b7207720_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3b7207720_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001b3b7200510;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001b3b7201000;
T_7 ;
    %wait E_000001b3b717bbe0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3b7207220_0, 0, 32;
    %load/vec4 v000001b3b7208440_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3b7208440_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b3b7208300_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b3b7207220_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b3b7208440_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3b7208440_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3b7208440_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b3b7208300_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b3b7207220_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001b3b7208440_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3b7208440_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3b7208440_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3b7208440_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3b7208440_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3b7208440_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001b3b7208300_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001b3b7208300_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b3b7207220_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b3b72001f0;
T_8 ;
    %wait E_000001b3b717bee0;
    %load/vec4 v000001b3b720c540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b3b720d580_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b3b720c720_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3b720c720_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001b3b720d580_0;
    %load/vec4 v000001b3b720c9a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b3b720d580_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b3b720d580_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b3b720d580_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b3b720d580_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b3b720d580_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b3b720d580_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b3b72001f0;
T_9 ;
    %wait E_000001b3b717bee0;
    %load/vec4 v000001b3b720c540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3b720b640_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001b3b720bd20_0;
    %assign/vec4 v000001b3b720b640_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b3b7200ce0;
T_10 ;
    %wait E_000001b3b717c0e0;
    %load/vec4 v000001b3b720e0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3b720e020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3b720e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3b720df80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3b720c220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3b720c680_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b3b720da80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001b3b720b8c0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001b3b720c400_0;
    %load/vec4 v000001b3b720b460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001b3b720c5e0_0;
    %load/vec4 v000001b3b720b460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001b3b720bb40_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001b3b720bf00_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001b3b720c400_0;
    %load/vec4 v000001b3b720be60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001b3b720c5e0_0;
    %load/vec4 v000001b3b720be60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3b720e020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3b720e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3b720df80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3b720c220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3b720c680_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001b3b720c2c0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3b720e020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3b720e2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3b720df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3b720c220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3b720c680_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3b720e020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3b720e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3b720df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3b720c220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3b720c680_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b3b71ffed0;
T_11 ;
    %wait E_000001b3b717bb60;
    %load/vec4 v000001b3b72023f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b3b7202350_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7201b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7203750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b72037f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b72032f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7203a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b72031b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7203570_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7203610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7202ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7202a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7202c10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7202df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7201bd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7202cb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7202210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7202fd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7202d50_0, 0;
    %assign/vec4 v000001b3b7203b10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001b3b7202f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001b3b72028f0_0;
    %assign/vec4 v000001b3b7203b10_0, 0;
    %load/vec4 v000001b3b7201d10_0;
    %assign/vec4 v000001b3b7202d50_0, 0;
    %load/vec4 v000001b3b7201f90_0;
    %assign/vec4 v000001b3b7202fd0_0, 0;
    %load/vec4 v000001b3b7201950_0;
    %assign/vec4 v000001b3b7202210_0, 0;
    %load/vec4 v000001b3b7203430_0;
    %assign/vec4 v000001b3b7202cb0_0, 0;
    %load/vec4 v000001b3b7202990_0;
    %assign/vec4 v000001b3b7201bd0_0, 0;
    %load/vec4 v000001b3b7201db0_0;
    %assign/vec4 v000001b3b7202df0_0, 0;
    %load/vec4 v000001b3b7201c70_0;
    %assign/vec4 v000001b3b7202c10_0, 0;
    %load/vec4 v000001b3b7203f70_0;
    %assign/vec4 v000001b3b7202a30_0, 0;
    %load/vec4 v000001b3b7204010_0;
    %assign/vec4 v000001b3b7202ad0_0, 0;
    %load/vec4 v000001b3b7202710_0;
    %assign/vec4 v000001b3b7203610_0, 0;
    %load/vec4 v000001b3b72018b0_0;
    %assign/vec4 v000001b3b7203570_0, 0;
    %load/vec4 v000001b3b7203d90_0;
    %assign/vec4 v000001b3b72031b0_0, 0;
    %load/vec4 v000001b3b7201a90_0;
    %assign/vec4 v000001b3b7203a70_0, 0;
    %load/vec4 v000001b3b7203ed0_0;
    %assign/vec4 v000001b3b72032f0_0, 0;
    %load/vec4 v000001b3b7203cf0_0;
    %assign/vec4 v000001b3b72037f0_0, 0;
    %load/vec4 v000001b3b7203bb0_0;
    %assign/vec4 v000001b3b7203750_0, 0;
    %load/vec4 v000001b3b72034d0_0;
    %assign/vec4 v000001b3b7201b30_0, 0;
    %load/vec4 v000001b3b72019f0_0;
    %assign/vec4 v000001b3b7202350_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b3b7202350_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7201b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7203750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b72037f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b72032f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7203a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b72031b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7203570_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7203610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7202ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7202a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7202c10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7202df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7201bd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7202cb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7202210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7202fd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7202d50_0, 0;
    %assign/vec4 v000001b3b7203b10_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b3b72006a0;
T_12 ;
    %wait E_000001b3b717c1a0;
    %load/vec4 v000001b3b720c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b3b72048d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7205050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7204b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7204a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b72052d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7205230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b72054b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7205550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7204290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7205690_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b72040b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7204330_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7204790_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b72043d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7204e70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7204830_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b72045b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7204470_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b3b7205730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7205370_0, 0;
    %assign/vec4 v000001b3b72055f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b3b720b5a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001b3b7202530_0;
    %assign/vec4 v000001b3b72055f0_0, 0;
    %load/vec4 v000001b3b72025d0_0;
    %assign/vec4 v000001b3b7205370_0, 0;
    %load/vec4 v000001b3b7205410_0;
    %assign/vec4 v000001b3b7205730_0, 0;
    %load/vec4 v000001b3b7204dd0_0;
    %assign/vec4 v000001b3b7204470_0, 0;
    %load/vec4 v000001b3b7204d30_0;
    %assign/vec4 v000001b3b72045b0_0, 0;
    %load/vec4 v000001b3b72041f0_0;
    %assign/vec4 v000001b3b7204830_0, 0;
    %load/vec4 v000001b3b7202670_0;
    %assign/vec4 v000001b3b7204e70_0, 0;
    %load/vec4 v000001b3b7205190_0;
    %assign/vec4 v000001b3b72043d0_0, 0;
    %load/vec4 v000001b3b7204fb0_0;
    %assign/vec4 v000001b3b7204790_0, 0;
    %load/vec4 v000001b3b72046f0_0;
    %assign/vec4 v000001b3b7204330_0, 0;
    %load/vec4 v000001b3b72050f0_0;
    %assign/vec4 v000001b3b72040b0_0, 0;
    %load/vec4 v000001b3b7204510_0;
    %assign/vec4 v000001b3b7205690_0, 0;
    %load/vec4 v000001b3b7204bf0_0;
    %assign/vec4 v000001b3b7204290_0, 0;
    %load/vec4 v000001b3b7204970_0;
    %assign/vec4 v000001b3b7205550_0, 0;
    %load/vec4 v000001b3b7204f10_0;
    %assign/vec4 v000001b3b72054b0_0, 0;
    %load/vec4 v000001b3b7204650_0;
    %assign/vec4 v000001b3b7205230_0, 0;
    %load/vec4 v000001b3b7204ab0_0;
    %assign/vec4 v000001b3b72052d0_0, 0;
    %load/vec4 v000001b3b7204150_0;
    %assign/vec4 v000001b3b7204a10_0, 0;
    %load/vec4 v000001b3b7202850_0;
    %assign/vec4 v000001b3b7204b50_0, 0;
    %load/vec4 v000001b3b72027b0_0;
    %assign/vec4 v000001b3b7205050_0, 0;
    %load/vec4 v000001b3b7204c90_0;
    %assign/vec4 v000001b3b72048d0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b3b72048d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7205050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7204b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7204a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b72052d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7205230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b72054b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7205550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7204290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7205690_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b72040b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7204330_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7204790_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b72043d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7204e70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7204830_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b72045b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7204470_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b3b7205730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7205370_0, 0;
    %assign/vec4 v000001b3b72055f0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b3b6fb8390;
T_13 ;
    %wait E_000001b3b717bce0;
    %load/vec4 v000001b3b71f6080_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b3b71f5f40_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001b3b6fb8200;
T_14 ;
    %wait E_000001b3b717b820;
    %load/vec4 v000001b3b71f7fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001b3b71f7160_0;
    %pad/u 33;
    %load/vec4 v000001b3b71f8060_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001b3b71f5e00_0, 0;
    %assign/vec4 v000001b3b71f5d60_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001b3b71f7160_0;
    %pad/u 33;
    %load/vec4 v000001b3b71f8060_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001b3b71f5e00_0, 0;
    %assign/vec4 v000001b3b71f5d60_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001b3b71f7160_0;
    %pad/u 33;
    %load/vec4 v000001b3b71f8060_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001b3b71f5e00_0, 0;
    %assign/vec4 v000001b3b71f5d60_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001b3b71f7160_0;
    %pad/u 33;
    %load/vec4 v000001b3b71f8060_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001b3b71f5e00_0, 0;
    %assign/vec4 v000001b3b71f5d60_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001b3b71f7160_0;
    %pad/u 33;
    %load/vec4 v000001b3b71f8060_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001b3b71f5e00_0, 0;
    %assign/vec4 v000001b3b71f5d60_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001b3b71f7160_0;
    %pad/u 33;
    %load/vec4 v000001b3b71f8060_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001b3b71f5e00_0, 0;
    %assign/vec4 v000001b3b71f5d60_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001b3b71f8060_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001b3b71f5d60_0;
    %load/vec4 v000001b3b71f8060_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b3b71f7160_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001b3b71f8060_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001b3b71f8060_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001b3b71f5d60_0, 0;
    %load/vec4 v000001b3b71f7160_0;
    %ix/getv 4, v000001b3b71f8060_0;
    %shiftl 4;
    %assign/vec4 v000001b3b71f5e00_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001b3b71f8060_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001b3b71f5d60_0;
    %load/vec4 v000001b3b71f8060_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b3b71f7160_0;
    %load/vec4 v000001b3b71f8060_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001b3b71f8060_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001b3b71f5d60_0, 0;
    %load/vec4 v000001b3b71f7160_0;
    %ix/getv 4, v000001b3b71f8060_0;
    %shiftr 4;
    %assign/vec4 v000001b3b71f5e00_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3b71f5d60_0, 0;
    %load/vec4 v000001b3b71f7160_0;
    %load/vec4 v000001b3b71f8060_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001b3b71f5e00_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3b71f5d60_0, 0;
    %load/vec4 v000001b3b71f8060_0;
    %load/vec4 v000001b3b71f7160_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001b3b71f5e00_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b3b6fb9aa0;
T_15 ;
    %wait E_000001b3b717c260;
    %load/vec4 v000001b3b71f24d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001b3b71f1ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b71f27f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b71f36f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b71f38d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b3b71f33d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b71f2c50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b71f2930_0, 0;
    %assign/vec4 v000001b3b71f3b50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001b3b7116820_0;
    %assign/vec4 v000001b3b71f3b50_0, 0;
    %load/vec4 v000001b3b71f2bb0_0;
    %assign/vec4 v000001b3b71f2930_0, 0;
    %load/vec4 v000001b3b71f3830_0;
    %assign/vec4 v000001b3b71f2c50_0, 0;
    %load/vec4 v000001b3b70ff6c0_0;
    %assign/vec4 v000001b3b71f33d0_0, 0;
    %load/vec4 v000001b3b7116280_0;
    %assign/vec4 v000001b3b71f38d0_0, 0;
    %load/vec4 v000001b3b70ffbc0_0;
    %assign/vec4 v000001b3b71f36f0_0, 0;
    %load/vec4 v000001b3b71f2070_0;
    %assign/vec4 v000001b3b71f27f0_0, 0;
    %load/vec4 v000001b3b71f4230_0;
    %assign/vec4 v000001b3b71f1ad0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001b3b7201640;
T_16 ;
    %wait E_000001b3b717c160;
    %load/vec4 v000001b3b7227580_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001b3b7225f00_0;
    %load/vec4 v000001b3b72276c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72256e0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001b3b7201640;
T_17 ;
    %wait E_000001b3b717c160;
    %load/vec4 v000001b3b72276c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b3b72256e0, 4;
    %assign/vec4 v000001b3b7227800_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b3b7201640;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3b72262c0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001b3b72262c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b3b72262c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72256e0, 0, 4;
    %load/vec4 v000001b3b72262c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3b72262c0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72256e0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72256e0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72256e0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72256e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72256e0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72256e0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72256e0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72256e0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72256e0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72256e0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72256e0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3b72256e0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001b3b7201640;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3b72262c0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001b3b72262c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001b3b72262c0_0;
    %load/vec4a v000001b3b72256e0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001b3b72262c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b3b72262c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3b72262c0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001b3b71ff890;
T_20 ;
    %wait E_000001b3b717c360;
    %load/vec4 v000001b3b7226720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001b3b72264a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7226680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b72253c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3b7226220_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3b7225780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3b7226860_0, 0;
    %assign/vec4 v000001b3b7226c20_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001b3b7226040_0;
    %assign/vec4 v000001b3b7226c20_0, 0;
    %load/vec4 v000001b3b7226f40_0;
    %assign/vec4 v000001b3b7226860_0, 0;
    %load/vec4 v000001b3b7225960_0;
    %assign/vec4 v000001b3b7226220_0, 0;
    %load/vec4 v000001b3b72255a0_0;
    %assign/vec4 v000001b3b7225780_0, 0;
    %load/vec4 v000001b3b7226180_0;
    %assign/vec4 v000001b3b72253c0_0, 0;
    %load/vec4 v000001b3b7225aa0_0;
    %assign/vec4 v000001b3b72264a0_0, 0;
    %load/vec4 v000001b3b7226ea0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001b3b7226680_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001b3b6edd800;
T_21 ;
    %wait E_000001b3b717bc60;
    %load/vec4 v000001b3b7231580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b3b722fa00_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001b3b722fa00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b3b722fa00_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001b3b6fc9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3b72304a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3b7231d00_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001b3b6fc9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001b3b72304a0_0;
    %inv;
    %assign/vec4 v000001b3b72304a0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001b3b6fc9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3b7231d00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3b7231d00_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001b3b7231800_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
