(S (NP (NNP RC4)) (VP (MD can) (VP (VB be) (VP (VBN made) (S (ADJP (RBR more) (JJ secured))) (SBAR (IN if) (S (NP (DT an) (JJ additional) (JJ RC4-like) (JJ Post-KSA) (NNP Random) (NNP Shuffing) (PRN (-LRB- -LRB-) (NP (NNP PKRS)) (-RRB- -RRB-)) (NN process)) (VP (VBZ is) (VP (VBN introduced) (PP (IN between) (NP (NNP KSA) (CC and) (NNP PRGA)))))))))) (. .))
(S (NP (PRP It)) (VP (MD can) (ADVP (RB also)) (VP (VB be) (VP (VBN made) (S (ADJP (RB significantly) (RBR faster))) (SBAR (IN if) (S (NP (NNP RC4) (NNS bytes)) (VP (VBP are) (VP (VBN processed) (PP (IN in) (NP (DT a) (NNP FPGA) (VBD embedded) (NN system))) (S (VP (VBG using) (NP (NP (JJ multiple) (NNS coprocessors)) (VP (VBG functioning) (PP (IN in) (NP (NN parallel)))))))))))))) (. .))
(S (NP (DT The) (NNP PKRS) (NN process)) (VP (VBZ is) (VP (VBN tuned) (S (VP (TO to) (VP (VB form) (NP (NP (IN as) (JJ many) (NNP S-boxes)) (SBAR (IN as) (S (VP (VBN required) (PP (IN by) (NP (NP (JJ particular) (NN design) (VBZ architectures)) (VP (VBG involving) (NP (NP (JJ multiple) (NNS coprocessors)) (, ,) (NP (NP (DT each) (CD one)) (VP (VBG undertaking) (NP (NN byte-by-byte) (NN processing))))))))))))))))) (. .))
(S (S (VP (VBG Following) (NP (NP (DT a) (JJ ecent) (NN idea)) (PRN (VBD -LSB-) (CD 1) (NNP -RSB-) (VBD -LSB-) (CD 2) (IN -RSB-))))) (NP (NP (DT the) (NN speed)) (PP (IN of) (NP (NN execution))) (PP (IN of) (NP (DT each) (NN processor)))) (VP (VBZ is) (ADVP (RB also)) (VP (VBN enhanced) (PP (IN by) (NP (DT another) (NN fold))) (SBAR (IN if) (S (NP (DT the) (JJ byte-by-byte) (NN processing)) (VP (VBZ is) (VP (VBN replaced) (PP (IN by) (NP (NP (DT a) (NN scheme)) (PP (IN of) (S (VP (VBG processing) (NP (CD two) (JJ consecutive) (NNS bytes)) (ADVP (RB together))))))))))))) (. .))
(S (S (S (VP (VBG Adopting) (NP (DT some) (JJ new) (JJ innovative) (NNS concepts)))) (, ,) (S (NP (CD three) (NN hardware) (NN design) (NNS architectures)) (VP (VBP are) (VP (VBN proposed) (PP (IN in) (NP (DT a) (JJ suitable) (NNP FPGA) (VBD embedded) (NN system))) (S (VP (VBG involving) (NP (NP (QP (CD 1) (, ,) (CD 2) (CC and) (CD 4)) (NNS coprocessors)) (VP (VBG functioning) (PP (IN in) (NP (NN parallel))))))))))) (CC and) (S (NP (DT a) (NN study)) (VP (VBZ is) (VP (VBN made) (PP (IN on) (S (VP (VBG accelerating) (NP (NNP RC4)) (PP (IN by) (S (VP (VBG processing) (NP (NNS bytes)) (PP (IN in) (NP (JJ byte-by-byte) (NN mode)))))) (S (VP (VBG achieving) (NP (NP (NNS throughputs)) (PP (PP (IN from) (NP (JJ 1-byte-in-1-clock))) (PP (TO to) (NP (CD 4-bytes-in-1-clock))))))))))))) (. .))
(S (S (NP (DT The) (NN hardware) (NNS designs)) (VP (VBP are) (VP (ADVP (RB appropriately)) (JJ upgraded) (S (VP (TO to) (VP (VB accelerate) (NP (NNP RC4)) (ADVP (RB further)) (PP (IN by) (S (VP (VBG processing) (NP (CD 2) (JJ onsecutive) (NNP RC4) (VBZ bytes)) (ADVP (RB together))))))))))) (CC and) (S (NP (NP (PRP it))) (VP (VBZ has) (VP (VBN been) (ADJP (JJ possible)) (S (VP (TO to) (VP (VB achieve) (NP (NP (DT a) (JJ maximum) (NN throughput)) (PP (IN of) (NP (NP (NNS 8-bytes)) (PP (IN per) (NP (NN clock)))))) (PP (IN in) (NP (NNP Xilinx) (NNP Virtex-5) (NNP LX110t) (NNP FPGA) (PRN (VBD -LSB-) (CD 3) (JJ -RSB-)) (NN architecture))) (PP (VBN followed) (PP (IN by) (NP (NP (VBN secured) (NNS data) (NN communication)) (PP (IN between) (NP (CD two) (NNP FPGA) (NNS boards)))))))))))) (. .))
