// Seed: 1266691165
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  genvar id_5;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    output tri0 id_2
    , id_7 = "",
    input  tri  id_3,
    input  tri1 id_4,
    output tri  id_5
);
  uwire id_8;
  assign id_7 = id_4;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_3 = 0;
  always id_8 = id_7 >> id_0;
endmodule
