-- generated by newgenasym Thu Feb 25 19:33:17 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity nand_flash_tsop is
    port (    
	ALE:       INOUT  STD_LOGIC;    
	\ce#\:     INOUT  STD_LOGIC;    
	CLE:       INOUT  STD_LOGIC;    
	IO0:       INOUT  STD_LOGIC;    
	IO1:       INOUT  STD_LOGIC;    
	IO2:       INOUT  STD_LOGIC;    
	IO3:       INOUT  STD_LOGIC;    
	IO4:       INOUT  STD_LOGIC;    
	IO5:       INOUT  STD_LOGIC;    
	IO6:       INOUT  STD_LOGIC;    
	IO7:       INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC10:      INOUT  STD_LOGIC;    
	NC11:      INOUT  STD_LOGIC;    
	NC12:      INOUT  STD_LOGIC;    
	NC13:      INOUT  STD_LOGIC;    
	NC14:      INOUT  STD_LOGIC;    
	NC15:      INOUT  STD_LOGIC;    
	NC16:      INOUT  STD_LOGIC;    
	NC17:      INOUT  STD_LOGIC;    
	NC18:      INOUT  STD_LOGIC;    
	NC19:      INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC20:      INOUT  STD_LOGIC;    
	NC21:      INOUT  STD_LOGIC;    
	NC22:      INOUT  STD_LOGIC;    
	NC23:      INOUT  STD_LOGIC;    
	NC24:      INOUT  STD_LOGIC;    
	NC25:      INOUT  STD_LOGIC;    
	NC26:      INOUT  STD_LOGIC;    
	NC27:      INOUT  STD_LOGIC;    
	NC28:      INOUT  STD_LOGIC;    
	NC29:      INOUT  STD_LOGIC;    
	NC3:       INOUT  STD_LOGIC;    
	NC4:       INOUT  STD_LOGIC;    
	NC5:       INOUT  STD_LOGIC;    
	NC6:       INOUT  STD_LOGIC;    
	NC7:       INOUT  STD_LOGIC;    
	NC8:       INOUT  STD_LOGIC;    
	NC9:       INOUT  STD_LOGIC;    
	\r/b#\:    INOUT  STD_LOGIC;    
	\re#\:     INOUT  STD_LOGIC;    
	VDD1:      INOUT  STD_LOGIC;    
	VDD2:      INOUT  STD_LOGIC;    
	VSS1:      INOUT  STD_LOGIC;    
	VSS2:      INOUT  STD_LOGIC;    
	\we#\:     INOUT  STD_LOGIC;    
	\wp#\:     INOUT  STD_LOGIC);
end nand_flash_tsop;
