// Seed: 75133989
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_4 = (-1 - 1);
endmodule
module module_1 #(
    parameter id_6 = 32'd26,
    parameter id_7 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout logic [7:0] id_9;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_3
  );
  input wire id_8;
  input wire _id_7;
  input wire _id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [id_6 : id_6] id_13;
  assign id_9[id_7] = 1;
  logic id_14;
  wire  id_15;
endmodule
