# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Register_File_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/Register_File/D_Flip_Flop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:42 on Nov 30,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/Register_File/D_Flip_Flop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff
# -- Compiling architecture beh of d_ff
# End time: 23:10:42 on Nov 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/Register_File/2_X_1_Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:42 on Nov 30,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/Register_File/2_X_1_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2x1
# -- Compiling architecture beh of mux_2x1
# End time: 23:10:42 on Nov 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/Register_File/PIPO_Register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:42 on Nov 30,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/Register_File/PIPO_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipo_register
# -- Compiling architecture ha of pipo_register
# End time: 23:10:42 on Nov 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/Register_File/8_X_1_Mux_16_Bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:42 on Nov 30,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/Register_File/8_X_1_Mux_16_Bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8x1_16bit
# -- Compiling architecture beh of mux_8x1_16bit
# End time: 23:10:42 on Nov 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/Register_File/8_X_1_Demux_16_Bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:42 on Nov 30,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/Register_File/8_X_1_Demux_16_Bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity demux_8x1_16bit
# -- Compiling architecture beh of demux_8x1_16bit
# End time: 23:10:42 on Nov 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/Register_File/Register_File.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:42 on Nov 30,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/Register_File/Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture str of register_file
# End time: 23:10:42 on Nov 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/Register_File/Register_File_Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:42 on Nov 30,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/Register_File/Register_File_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Register_File_Testbench
# -- Compiling architecture bhv of Register_File_Testbench
# End time: 23:10:42 on Nov 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Register_File_Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Register_File_Testbench 
# Start time: 23:10:42 on Nov 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.register_file_testbench(bhv)
# Loading work.register_file(str)
# Loading work.pipo_register(ha)
# Loading work.d_ff(beh)
# Loading work.mux_2x1(beh)
# Loading work.mux_8x1_16bit(beh)
# Loading work.demux_8x1_16bit(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 23:12:14 on Nov 30,2024, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
