INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/CNN/m3_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Array_Input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/CNN/m3_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-311] analyzing module adder_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/CNN/m3_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/SA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/CNN/m3_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/tb_Array_Input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Array_Input
