<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   7302, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  35129, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  19680, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  18764, user inline pragmas are applied</column>
            <column name="">(4) simplification,  18497, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 194334 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  80976, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  85116, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  85014, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  85061, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  81330, loop and instruction simplification</column>
            <column name="">(2) parallelization,  81324, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  81324, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  81309, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  81676, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  80438, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="Cnn" col1="__merlinkernel_Cnn.c:152" col2="7302" col3="18497" col4="85061" col5="81309" col6="80438">
                    <row id="10" col0="merlin_memcpy_0" col1="__merlinkernel_Cnn.c:133" col2="47" col3="16" col4="198" col5="199" col6="203"/>
                    <row id="11" col0="mars_kernel_0_1" col1="__merlinkernel_Cnn.c:125" col2="7182" col2_disp="7,182 (3 calls)" col3="18441" col3_disp="18,441 (3 calls)" col4="84591" col4_disp="84,591 (3 calls)" col5="80838" col5_disp="80,838 (3 calls)" col6="79956" col6_disp="79,956 (3 calls)">
                        <row id="4" col0="mars_kernel_0_1_bus" col1="__merlinkernel_Cnn.c:110" col2="7170" col2_disp="7,170 (3 calls)" col3="18435" col3_disp="18,435 (3 calls)" col4="84585" col4_disp="84,585 (3 calls)" col5="80832" col5_disp="80,832 (3 calls)" col6="79947" col6_disp="79,947 (3 calls)">
                            <row id="8" col0="mars_kernel_0_1_node_0_stage_0" col1="__merlinkernel_Cnn.c:26" col2="2244" col2_disp="2,244 (3 calls)" col3="4569" col3_disp="4,569 (3 calls)" col4="9006" col4_disp="9,006 (3 calls)" col5="8235" col5_disp="8,235 (3 calls)" col6="8403" col6_disp="8,403 (3 calls)">
                                <row id="6" col0="memcpy_wide_bus_read_float_3d_7_32_512" col1="mars_wide_bus_3d.h:1648" col2="2220" col2_disp="2,220 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="1" col0="merlin_get_range_512" col1="memcpy_512.h:32" col2="1170" col2_disp="1,170 (15 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                            <row id="2" col0="mars_kernel_0_1_node_1_stage_1" col1="__merlinkernel_Cnn.c:35" col2="1989" col2_disp="1,989 (3 calls)" col3="6834" col3_disp="6,834 (3 calls)" col4="53904" col4_disp="53,904 (3 calls)" col5="53811" col5_disp="53,811 (3 calls)" col6="52260" col6_disp="52,260 (3 calls)">
                                <row id="12" col0="memcpy_wide_bus_read_float_2d_228_128" col1="mars_wide_bus_2d.h:1326" col2="1686" col2_disp="1,686 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="9" col0="merlin_get_range_128" col1="memcpy_128.h:32" col2="936" col2_disp=" 936 (12 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                            <row id="5" col0="mars_kernel_0_1_node_2_stage_2" col1="__merlinkernel_Cnn.c:101" col2="2853" col2_disp="2,853 (3 calls)" col3="6984" col3_disp="6,984 (3 calls)" col4="21627" col4_disp="21,627 (3 calls)" col5="18738" col5_disp="18,738 (3 calls)" col6="19233" col6_disp="19,233 (3 calls)">
                                <row id="3" col0="memcpy_wide_bus_write_float_3d_7_32_512" col1="mars_wide_bus_3d.h:1769" col2="2829" col2_disp="2,829 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="13" col0="merlin_set_range_512" col1="memcpy_512.h:72" col2="1617" col2_disp="1,617 (21 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                        </row>
                        <row id="7" col0="mars_kernel_0_1_comp" col1="__merlinkernel_Cnn.c:119" col2="3" col2_disp="   3 (3 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

