/**
 * \file fpga9025_bf_jesd204_rx_lane_xbar_types.h Automatically generated file with generator ver 0.0.1.0.
 *
 * \brief Contains BitField functions to support FPGA9025 transceiver device.
 *
 * FPGA9025 BITFIELD VERSION: 0.0.0.1
 */

/**
 * Disclaimer Legal Disclaimer
 * Copyright 2015 - 2020 Analog Devices Inc.
 * Released under the FPGA9025 API license, for more information
 * see the "LICENSE.pdf" file in this zip file.
 */

#ifndef __FPGA9025_BF_JESD204_RX_LANE_XBAR_TYPES_H__
#define __FPGA9025_BF_JESD204_RX_LANE_XBAR_TYPES_H__

#ifdef __cplusplus
extern "C"
{
#endif

typedef enum fpga9025_BfJesd204RxLaneXbarChanAddr
{
    FPGA9025_BF_JESD204_RX_LANE_XBAR_LINK_0 = 0x43405000,
    FPGA9025_BF_JESD204_RX_LANE_XBAR_LINK_1 = 0x43406000,
    FPGA9025_BF_JESD204_RX_LANE_XBAR_LINK_2 = 0x4340B000
} fpga9025_BfJesd204RxLaneXbarChanAddr_e;

#ifdef __cplusplus
}
#endif

#endif // __FPGA9025_BF_JESD204_RX_LANE_XBAR_TYPES_H__

/*  EOF: fpga9025_bf_jesd204_rx_lane_xbar_types.h */
