

================================================================
== Vitis HLS Report for 'process_data_Pipeline_first_chan_loop_first_chan_frame_loop'
================================================================
* Date:           Tue Aug  1 14:26:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.735 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25605|    25605|  0.256 ms|  0.256 ms|  25605|  25605|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- first_chan_loop_first_chan_frame_loop  |    25603|    25603|         5|          1|          1|  25600|       yes|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      169|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|        0|       32|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|      278|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      278|      378|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |mul_21ns_23ns_43_1_1_U7  |mul_21ns_23ns_43_1_1  |        0|   2|  0|  32|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|   2|  0|  32|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_9ns_13ns_7ns_21_4_1_U8  |mac_muladd_9ns_13ns_7ns_21_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln63_fu_130_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln69_fu_174_p2       |         +|   0|  0|  14|           7|           1|
    |iChan_3_fu_142_p2        |         +|   0|  0|  16|           9|           1|
    |sum_1_fu_226_p2          |         +|   0|  0|  28|          21|          21|
    |icmp_ln63_fu_124_p2      |      icmp|   0|  0|  22|          15|          14|
    |icmp_ln69_fu_148_p2      |      icmp|   0|  0|  14|           7|           6|
    |ifzero_fu_180_p2         |      icmp|   0|  0|  14|           7|           6|
    |select_ln63_1_fu_211_p3  |    select|   0|  0|  21|           1|           1|
    |select_ln63_2_fu_162_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln63_fu_154_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 169|          85|          63|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_iChan_load           |   9|          2|    9|         18|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |iChan_fu_62                           |   9|          2|    9|         18|
    |i_fu_58                               |   9|          2|    7|         14|
    |indvar_flatten_fu_66                  |   9|          2|   15|         30|
    |sum_fu_54                             |   9|          2|   21|         42|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   85|        170|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |iChan_fu_62                        |   9|   0|    9|          0|
    |i_fu_58                            |   7|   0|    7|          0|
    |icmp_ln69_reg_294                  |   1|   0|    1|          0|
    |ifzero_reg_314                     |   1|   0|    1|          0|
    |indvar_flatten_fu_66               |  15|   0|   15|          0|
    |select_ln63_2_reg_304              |   9|   0|    9|          0|
    |select_ln63_reg_299                |   7|   0|    7|          0|
    |select_ln63_reg_299_pp0_iter1_reg  |   7|   0|    7|          0|
    |sum_fu_54                          |  21|   0|   21|          0|
    |icmp_ln69_reg_294                  |  64|  32|    1|          0|
    |ifzero_reg_314                     |  64|  32|    1|          0|
    |select_ln63_2_reg_304              |  64|  32|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 278|  96|   97|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ave_address0          |  out|    8|   ap_memory|                                                          ave|         array|
|ave_ce0               |  out|    1|   ap_memory|                                                          ave|         array|
|ave_we0               |  out|    1|   ap_memory|                                                          ave|         array|
|ave_d0                |  out|   14|   ap_memory|                                                          ave|         array|
|adc_vectors_address0  |  out|   21|   ap_memory|                                                  adc_vectors|         array|
|adc_vectors_ce0       |  out|    1|   ap_memory|                                                  adc_vectors|         array|
|adc_vectors_q0        |   in|   14|   ap_memory|                                                  adc_vectors|         array|
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.94>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 8 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%iChan = alloca i32 1"   --->   Operation 10 'alloca' 'iChan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %iChan"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %sum"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc47"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [kernel.cpp:63]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.08ns)   --->   "%icmp_ln63 = icmp_eq  i15 %indvar_flatten_load, i15 25600" [kernel.cpp:63]   --->   Operation 19 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.08ns)   --->   "%add_ln63 = add i15 %indvar_flatten_load, i15 1" [kernel.cpp:63]   --->   Operation 20 'add' 'add_ln63' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc52, void %second_chan_loop.exitStub" [kernel.cpp:63]   --->   Operation 21 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [kernel.cpp:69]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%iChan_load = load i9 %iChan" [kernel.cpp:63]   --->   Operation 23 'load' 'iChan_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.90ns)   --->   "%iChan_3 = add i9 %iChan_load, i9 1" [kernel.cpp:63]   --->   Operation 24 'add' 'iChan_3' <Predicate = (!icmp_ln63)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln69 = icmp_eq  i7 %i_load, i7 100" [kernel.cpp:69]   --->   Operation 25 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.37ns)   --->   "%select_ln63 = select i1 %icmp_ln69, i7 0, i7 %i_load" [kernel.cpp:63]   --->   Operation 26 'select' 'select_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%select_ln63_2 = select i1 %icmp_ln69, i9 %iChan_3, i9 %iChan_load" [kernel.cpp:63]   --->   Operation 27 'select' 'select_ln63_2' <Predicate = (!icmp_ln63)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%select_ln63_2_cast = zext i9 %select_ln63_2" [kernel.cpp:63]   --->   Operation 28 'zext' 'select_ln63_2_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 29 [3/3] (1.08ns) (grouped into DSP with root node add_ln71)   --->   "%mul_ln71 = mul i21 %select_ln63_2_cast, i21 6000" [kernel.cpp:63]   --->   Operation 29 'mul' 'mul_ln71' <Predicate = (!icmp_ln63)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.85ns)   --->   "%add_ln69 = add i7 %select_ln63, i7 1" [kernel.cpp:69]   --->   Operation 30 'add' 'add_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.85ns)   --->   "%ifzero = icmp_eq  i7 %add_ln69, i7 100" [kernel.cpp:69]   --->   Operation 31 'icmp' 'ifzero' <Predicate = (!icmp_ln63)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %ifzero, void %ifFalse, void %ifTrue" [kernel.cpp:69]   --->   Operation 32 'br' 'br_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln63 = store i15 %add_ln63, i15 %indvar_flatten" [kernel.cpp:63]   --->   Operation 33 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln63 = store i9 %select_ln63_2, i9 %iChan" [kernel.cpp:63]   --->   Operation 34 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln69 = store i7 %add_ln69, i7 %i" [kernel.cpp:69]   --->   Operation 35 'store' 'store_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 36 [2/3] (1.08ns) (grouped into DSP with root node add_ln71)   --->   "%mul_ln71 = mul i21 %select_ln63_2_cast, i21 6000" [kernel.cpp:63]   --->   Operation 36 'mul' 'mul_ln71' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 37 [1/3] (0.00ns) (grouped into DSP with root node add_ln71)   --->   "%mul_ln71 = mul i21 %select_ln63_2_cast, i21 6000" [kernel.cpp:63]   --->   Operation 37 'mul' 'mul_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %select_ln63" [kernel.cpp:71]   --->   Operation 38 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln71 = add i21 %mul_ln71, i21 %zext_ln71" [kernel.cpp:71]   --->   Operation 39 'add' 'add_ln71' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.12>
ST_4 : Operation 40 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln71 = add i21 %mul_ln71, i21 %zext_ln71" [kernel.cpp:71]   --->   Operation 40 'add' 'add_ln71' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i21 %add_ln71" [kernel.cpp:71]   --->   Operation 41 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%adc_vectors_addr = getelementptr i14 %adc_vectors, i64 0, i64 %zext_ln71_1" [kernel.cpp:71]   --->   Operation 42 'getelementptr' 'adc_vectors_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (1.29ns)   --->   "%adc_vectors_load = load i21 %adc_vectors_addr" [kernel.cpp:71]   --->   Operation 43 'load' 'adc_vectors_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1536000> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.73>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%sum_load = load i21 %sum" [kernel.cpp:63]   --->   Operation 44 'load' 'sum_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @first_chan_loop_first_chan_frame_loop_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25600, i64 25600, i64 25600"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%select_ln63_1 = select i1 %icmp_ln69, i21 0, i21 %sum_load" [kernel.cpp:63]   --->   Operation 47 'select' 'select_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i9 %select_ln63_2" [kernel.cpp:63]   --->   Operation 48 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [kernel.cpp:69]   --->   Operation 50 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/2] (1.29ns)   --->   "%adc_vectors_load = load i21 %adc_vectors_addr" [kernel.cpp:71]   --->   Operation 51 'load' 'adc_vectors_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1536000> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%adc_vectors_load_cast48 = zext i14 %adc_vectors_load" [kernel.cpp:71]   --->   Operation 52 'zext' 'adc_vectors_load_cast48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.12ns) (out node of the LUT)   --->   "%sum_1 = add i21 %adc_vectors_load_cast48, i21 %select_ln63_1" [kernel.cpp:71]   --->   Operation 53 'add' 'sum_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i21 %sum_1" [kernel.cpp:73]   --->   Operation 54 'zext' 'zext_ln73' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (3.01ns)   --->   "%mul_ln73 = mul i43 %zext_ln73, i43 2684355" [kernel.cpp:73]   --->   Operation 55 'mul' 'mul_ln73' <Predicate = (ifzero)> <Delay = 3.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i14 @_ssdm_op_PartSelect.i14.i43.i32.i32, i43 %mul_ln73, i32 28, i32 41" [kernel.cpp:73]   --->   Operation 56 'partselect' 'trunc_ln9' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%ave_addr = getelementptr i14 %ave, i64 0, i64 %zext_ln63" [kernel.cpp:73]   --->   Operation 57 'getelementptr' 'ave_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %trunc_ln9, i8 %ave_addr" [kernel.cpp:73]   --->   Operation 58 'store' 'store_ln73' <Predicate = (ifzero)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 59 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln71 = store i21 %sum_1, i21 %sum" [kernel.cpp:71]   --->   Operation 60 'store' 'store_ln71' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc47"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ave]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ adc_vectors]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                     (alloca           ) [ 011111]
i                       (alloca           ) [ 010000]
iChan                   (alloca           ) [ 010000]
indvar_flatten          (alloca           ) [ 010000]
store_ln0               (store            ) [ 000000]
store_ln0               (store            ) [ 000000]
store_ln0               (store            ) [ 000000]
store_ln0               (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
indvar_flatten_load     (load             ) [ 000000]
specpipeline_ln0        (specpipeline     ) [ 000000]
icmp_ln63               (icmp             ) [ 011110]
add_ln63                (add              ) [ 000000]
br_ln63                 (br               ) [ 000000]
i_load                  (load             ) [ 000000]
iChan_load              (load             ) [ 000000]
iChan_3                 (add              ) [ 000000]
icmp_ln69               (icmp             ) [ 011111]
select_ln63             (select           ) [ 011100]
select_ln63_2           (select           ) [ 011111]
select_ln63_2_cast      (zext             ) [ 011100]
add_ln69                (add              ) [ 000000]
ifzero                  (icmp             ) [ 011111]
br_ln69                 (br               ) [ 000000]
store_ln63              (store            ) [ 000000]
store_ln63              (store            ) [ 000000]
store_ln69              (store            ) [ 000000]
mul_ln71                (mul              ) [ 010010]
zext_ln71               (zext             ) [ 010010]
add_ln71                (add              ) [ 000000]
zext_ln71_1             (zext             ) [ 000000]
adc_vectors_addr        (getelementptr    ) [ 010001]
sum_load                (load             ) [ 000000]
specloopname_ln0        (specloopname     ) [ 000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000]
select_ln63_1           (select           ) [ 000000]
zext_ln63               (zext             ) [ 000000]
specpipeline_ln0        (specpipeline     ) [ 000000]
specloopname_ln69       (specloopname     ) [ 000000]
adc_vectors_load        (load             ) [ 000000]
adc_vectors_load_cast48 (zext             ) [ 000000]
sum_1                   (add              ) [ 000000]
zext_ln73               (zext             ) [ 000000]
mul_ln73                (mul              ) [ 000000]
trunc_ln9               (partselect       ) [ 000000]
ave_addr                (getelementptr    ) [ 000000]
store_ln73              (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
store_ln71              (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ave">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ave"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="adc_vectors">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adc_vectors"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_chan_loop_first_chan_frame_loop_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="sum_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="iChan_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iChan/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="adc_vectors_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="14" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="21" slack="0"/>
<pin id="74" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="adc_vectors_addr/4 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="21" slack="0"/>
<pin id="79" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="adc_vectors_load/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="ave_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="9" slack="0"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ave_addr/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln73_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="14" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mul_ln73_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="21" slack="0"/>
<pin id="98" dir="0" index="1" bw="23" slack="0"/>
<pin id="99" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="15" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="9" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="7" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="21" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="indvar_flatten_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="15" slack="0"/>
<pin id="123" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln63_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="15" slack="0"/>
<pin id="126" dir="0" index="1" bw="15" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln63_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="15" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="iChan_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iChan_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="iChan_3_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iChan_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln69_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln63_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="select_ln63_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="9" slack="0"/>
<pin id="165" dir="0" index="2" bw="9" slack="0"/>
<pin id="166" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln63_2_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="0"/>
<pin id="172" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln63_2_cast/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln69_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="ifzero_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln63_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="15" slack="0"/>
<pin id="188" dir="0" index="1" bw="15" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln63_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln69_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln71_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="2"/>
<pin id="203" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln71_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="21" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sum_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="21" slack="4"/>
<pin id="210" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln63_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="4"/>
<pin id="213" dir="0" index="1" bw="21" slack="0"/>
<pin id="214" dir="0" index="2" bw="21" slack="0"/>
<pin id="215" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_1/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln63_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="4"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="adc_vectors_load_cast48_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="14" slack="0"/>
<pin id="224" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="adc_vectors_load_cast48/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sum_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="14" slack="0"/>
<pin id="228" dir="0" index="1" bw="21" slack="0"/>
<pin id="229" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln73_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="21" slack="0"/>
<pin id="234" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln9_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="0"/>
<pin id="239" dir="0" index="1" bw="43" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="0" index="3" bw="7" slack="0"/>
<pin id="242" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln71_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="21" slack="0"/>
<pin id="250" dir="0" index="1" bw="21" slack="4"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/5 "/>
</bind>
</comp>

<comp id="253" class="1007" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="0" index="1" bw="13" slack="0"/>
<pin id="256" dir="0" index="2" bw="7" slack="0"/>
<pin id="257" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln71/1 add_ln71/3 "/>
</bind>
</comp>

<comp id="262" class="1005" name="sum_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="21" slack="0"/>
<pin id="264" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="269" class="1005" name="i_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="276" class="1005" name="iChan_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="iChan "/>
</bind>
</comp>

<comp id="283" class="1005" name="indvar_flatten_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="15" slack="0"/>
<pin id="285" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="290" class="1005" name="icmp_ln63_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="3"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="294" class="1005" name="icmp_ln69_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="4"/>
<pin id="296" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="299" class="1005" name="select_ln63_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="2"/>
<pin id="301" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="select_ln63 "/>
</bind>
</comp>

<comp id="304" class="1005" name="select_ln63_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="4"/>
<pin id="306" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="select_ln63_2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="select_ln63_2_cast_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="21" slack="1"/>
<pin id="311" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="select_ln63_2_cast "/>
</bind>
</comp>

<comp id="314" class="1005" name="ifzero_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="4"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="318" class="1005" name="zext_ln71_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="21" slack="1"/>
<pin id="320" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln71 "/>
</bind>
</comp>

<comp id="323" class="1005" name="adc_vectors_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="21" slack="1"/>
<pin id="325" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="adc_vectors_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="136" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="136" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="148" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="142" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="139" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="154" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="130" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="162" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="174" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="208" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="225"><net_src comp="77" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="211" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="96" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="247"><net_src comp="237" pin="4"/><net_sink comp="90" pin=1"/></net>

<net id="252"><net_src comp="226" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="170" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="201" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="261"><net_src comp="253" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="265"><net_src comp="54" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="272"><net_src comp="58" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="279"><net_src comp="62" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="286"><net_src comp="66" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="293"><net_src comp="124" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="148" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="302"><net_src comp="154" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="307"><net_src comp="162" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="312"><net_src comp="170" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="317"><net_src comp="180" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="201" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="326"><net_src comp="70" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ave | {5 }
	Port: adc_vectors | {}
 - Input state : 
	Port: process_data_Pipeline_first_chan_loop_first_chan_frame_loop : adc_vectors | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln63 : 2
		add_ln63 : 2
		br_ln63 : 3
		i_load : 1
		iChan_load : 1
		iChan_3 : 2
		icmp_ln69 : 2
		select_ln63 : 3
		select_ln63_2 : 3
		select_ln63_2_cast : 4
		mul_ln71 : 5
		add_ln69 : 4
		ifzero : 5
		br_ln69 : 6
		store_ln63 : 3
		store_ln63 : 4
		store_ln69 : 5
	State 2
	State 3
		add_ln71 : 1
	State 4
		zext_ln71_1 : 1
		adc_vectors_addr : 2
		adc_vectors_load : 3
	State 5
		select_ln63_1 : 1
		adc_vectors_load_cast48 : 1
		sum_1 : 2
		zext_ln73 : 3
		mul_ln73 : 4
		trunc_ln9 : 5
		ave_addr : 1
		store_ln73 : 6
		store_ln71 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln63_fu_130        |    0    |    0    |    22   |
|    add   |         iChan_3_fu_142         |    0    |    0    |    16   |
|          |         add_ln69_fu_174        |    0    |    0    |    14   |
|          |          sum_1_fu_226          |    0    |    0    |    28   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln63_fu_124        |    0    |    0    |    22   |
|   icmp   |        icmp_ln69_fu_148        |    0    |    0    |    14   |
|          |          ifzero_fu_180         |    0    |    0    |    14   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln63_fu_154       |    0    |    0    |    7    |
|  select  |      select_ln63_2_fu_162      |    0    |    0    |    9    |
|          |      select_ln63_1_fu_211      |    0    |    0    |    21   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |         mul_ln73_fu_96         |    2    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_253           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    select_ln63_2_cast_fu_170   |    0    |    0    |    0    |
|          |        zext_ln71_fu_201        |    0    |    0    |    0    |
|   zext   |       zext_ln71_1_fu_204       |    0    |    0    |    0    |
|          |        zext_ln63_fu_218        |    0    |    0    |    0    |
|          | adc_vectors_load_cast48_fu_222 |    0    |    0    |    0    |
|          |        zext_ln73_fu_232        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|        trunc_ln9_fu_237        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    3    |    0    |   199   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| adc_vectors_addr_reg_323 |   21   |
|       iChan_reg_276      |    9   |
|         i_reg_269        |    7   |
|     icmp_ln63_reg_290    |    1   |
|     icmp_ln69_reg_294    |    1   |
|      ifzero_reg_314      |    1   |
|  indvar_flatten_reg_283  |   15   |
|select_ln63_2_cast_reg_309|   21   |
|   select_ln63_2_reg_304  |    9   |
|    select_ln63_reg_299   |    7   |
|        sum_reg_262       |   21   |
|     zext_ln71_reg_318    |   21   |
+--------------------------+--------+
|           Total          |   134  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  21  |   42   ||    9    |
|    grp_fu_253    |  p0  |   2  |   9  |   18   ||    9    |
|    grp_fu_253    |  p1  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   86   ||   1.38  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   199  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   134  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   134  |   226  |
+-----------+--------+--------+--------+--------+
