Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 19 14:58:58 2023
| Host         : LAPTOP-KAHI4GGT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  32          
TIMING-18  Warning   Missing input or output delay                              49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.305        0.000                      0                 2295        0.041        0.000                      0                 2295        1.440        0.000                       0                   701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        7.690           130.039         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.305        0.000                      0                 2295        0.041        0.000                      0                 2295        1.440        0.000                       0                   701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 DEC_1/decoder_1/saved_branche_flag_FF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Instruction_Fetch_1/Program_Counter_1/save_addr_rcal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 1.627ns (22.728%)  route 5.532ns (77.272%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 12.466 - 7.690 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.552     5.073    DEC_1/decoder_1/clk_IBUF_BUFG
    SLICE_X34Y54         FDRE                                         r  DEC_1/decoder_1/saved_branche_flag_FF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  DEC_1/decoder_1/saved_branche_flag_FF_reg[1]/Q
                         net (fo=2, routed)           0.863     6.414    Execute_1/SREG_1/WE_SREG_PR2_reg[1][1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.301     6.715 r  Execute_1/SREG_1/WE_SREG_PR2[1]_i_4/O
                         net (fo=1, routed)           0.584     7.299    DEC_1/decoder_1/WE_SREG_PR2_reg[1]
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.423 r  DEC_1/decoder_1/WE_SREG_PR2[1]_i_1/O
                         net (fo=11, routed)          0.780     8.203    Pipeline_Register_one_1/PC_DISABLE_SAVE_FOR_RCAL1__0
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.150     8.353 r  Pipeline_Register_one_1/save_addr_rcal[8]_i_9/O
                         net (fo=9, routed)           0.751     9.103    Instruction_Fetch_1/Program_Counter_1/sel_PC_OUT_intern[0]
    SLICE_X35Y52         LUT6 (Prop_lut6_I3_O)        0.326     9.429 f  Instruction_Fetch_1/Program_Counter_1/save_addr_rcal[5]_i_3/O
                         net (fo=34, routed)          1.292    10.721    Instruction_Fetch_1/Program_Counter_1/sel0__0[0]
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.124    10.845 r  Instruction_Fetch_1/Program_Counter_1/save_addr_rcal[6]_i_4/O
                         net (fo=1, routed)           0.586    11.431    Instruction_Fetch_1/Program_Counter_1/save_addr_rcal[6]_i_4_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I2_O)        0.124    11.555 r  Instruction_Fetch_1/Program_Counter_1/save_addr_rcal[6]_i_1/O
                         net (fo=2, routed)           0.677    12.231    Instruction_Fetch_1/Program_Counter_1/plusOp[6]
    SLICE_X36Y53         FDRE                                         r  Instruction_Fetch_1/Program_Counter_1/save_addr_rcal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.435    12.466    Instruction_Fetch_1/Program_Counter_1/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Instruction_Fetch_1/Program_Counter_1/save_addr_rcal_reg[6]/C
                         clock pessimism              0.187    12.653    
                         clock uncertainty           -0.035    12.617    
    SLICE_X36Y53         FDRE (Setup_fdre_C_D)       -0.081    12.536    Instruction_Fetch_1/Program_Counter_1/save_addr_rcal_reg[6]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                         -12.231    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 DEC_1/decoder_1/saved_branche_flag_FF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Instruction_Fetch_1/Program_Counter_1/PC_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 1.627ns (22.735%)  route 5.529ns (77.265%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 12.467 - 7.690 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.552     5.073    DEC_1/decoder_1/clk_IBUF_BUFG
    SLICE_X34Y54         FDRE                                         r  DEC_1/decoder_1/saved_branche_flag_FF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  DEC_1/decoder_1/saved_branche_flag_FF_reg[1]/Q
                         net (fo=2, routed)           0.863     6.414    Execute_1/SREG_1/WE_SREG_PR2_reg[1][1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.301     6.715 r  Execute_1/SREG_1/WE_SREG_PR2[1]_i_4/O
                         net (fo=1, routed)           0.584     7.299    DEC_1/decoder_1/WE_SREG_PR2_reg[1]
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.423 r  DEC_1/decoder_1/WE_SREG_PR2[1]_i_1/O
                         net (fo=11, routed)          0.780     8.203    Pipeline_Register_one_1/PC_DISABLE_SAVE_FOR_RCAL1__0
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.150     8.353 r  Pipeline_Register_one_1/save_addr_rcal[8]_i_9/O
                         net (fo=9, routed)           0.751     9.103    Instruction_Fetch_1/Program_Counter_1/sel_PC_OUT_intern[0]
    SLICE_X35Y52         LUT6 (Prop_lut6_I3_O)        0.326     9.429 f  Instruction_Fetch_1/Program_Counter_1/save_addr_rcal[5]_i_3/O
                         net (fo=34, routed)          1.292    10.721    Instruction_Fetch_1/Program_Counter_1/sel0__0[0]
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.124    10.845 r  Instruction_Fetch_1/Program_Counter_1/save_addr_rcal[6]_i_4/O
                         net (fo=1, routed)           0.586    11.431    Instruction_Fetch_1/Program_Counter_1/save_addr_rcal[6]_i_4_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I2_O)        0.124    11.555 r  Instruction_Fetch_1/Program_Counter_1/save_addr_rcal[6]_i_1/O
                         net (fo=2, routed)           0.675    12.229    Instruction_Fetch_1/Program_Counter_1/plusOp[6]
    SLICE_X36Y52         FDRE                                         r  Instruction_Fetch_1/Program_Counter_1/PC_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.436    12.467    Instruction_Fetch_1/Program_Counter_1/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  Instruction_Fetch_1/Program_Counter_1/PC_reg_reg[6]/C
                         clock pessimism              0.187    12.654    
                         clock uncertainty           -0.035    12.618    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)       -0.081    12.537    Instruction_Fetch_1/Program_Counter_1/PC_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -12.229    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Z_PR2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 1.548ns (22.076%)  route 5.464ns (77.924%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 12.467 - 7.690 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.555     5.076    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  Pipeline_Register_two_1/Z_PR2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  Pipeline_Register_two_1/Z_PR2_reg[1]/Q
                         net (fo=32, routed)          1.202     6.796    Pipeline_Register_two_1/Z_PR2_reg[1]_0[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.920 r  Pipeline_Register_two_1/RAM_reg_0_255_0_0_i_8/O
                         net (fo=128, routed)         1.497     8.416    Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/A1
    SLICE_X50Y49         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.540 r  Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.540    Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/OD
    SLICE_X50Y49         MUXF7 (Prop_muxf7_I0_O)      0.241     8.781 r  Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     8.781    Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/O0
    SLICE_X50Y49         MUXF8 (Prop_muxf8_I0_O)      0.098     8.879 r  Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.806     9.686    Execute_1/Data_Memory_1/RAM_reg_0_255_0_0_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I5_O)        0.319    10.005 r  Execute_1/Data_Memory_1/save_addr_ret[0]_i_3/O
                         net (fo=2, routed)           0.780    10.785    Pipeline_Register_two_1/DO[0]
    SLICE_X45Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.909 r  Pipeline_Register_two_1/save_addr_ret[0]_i_1/O
                         net (fo=36, routed)          1.180    12.088    DEC_1/Reg_File_1/REG_DI[0]
    SLICE_X41Y57         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.436    12.467    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[16][0]/C
                         clock pessimism              0.258    12.725    
                         clock uncertainty           -0.035    12.690    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)       -0.105    12.585    DEC_1/Reg_File_1/register_speicher_reg[16][0]
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Z_PR2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 1.548ns (22.015%)  route 5.484ns (77.985%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 12.463 - 7.690 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.555     5.076    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  Pipeline_Register_two_1/Z_PR2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  Pipeline_Register_two_1/Z_PR2_reg[1]/Q
                         net (fo=32, routed)          1.202     6.796    Pipeline_Register_two_1/Z_PR2_reg[1]_0[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.920 r  Pipeline_Register_two_1/RAM_reg_0_255_0_0_i_8/O
                         net (fo=128, routed)         1.505     8.425    Execute_1/Data_Memory_1/RAM_reg_768_1023_3_3/A1
    SLICE_X52Y51         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.549 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.549    Execute_1/Data_Memory_1/RAM_reg_768_1023_3_3/OD
    SLICE_X52Y51         MUXF7 (Prop_muxf7_I0_O)      0.241     8.790 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_3_3/F7.B/O
                         net (fo=1, routed)           0.000     8.790    Execute_1/Data_Memory_1/RAM_reg_768_1023_3_3/O0
    SLICE_X52Y51         MUXF8 (Prop_muxf8_I0_O)      0.098     8.888 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_3_3/F8/O
                         net (fo=1, routed)           0.804     9.692    Execute_1/Data_Memory_1/RAM_reg_768_1023_3_3_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I0_O)        0.319    10.011 r  Execute_1/Data_Memory_1/save_addr_ret[3]_i_3/O
                         net (fo=1, routed)           0.828    10.839    Pipeline_Register_two_1/DO[3]
    SLICE_X44Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.963 r  Pipeline_Register_two_1/save_addr_ret[3]_i_1/O
                         net (fo=36, routed)          1.145    12.107    DEC_1/Reg_File_1/REG_DI[3]
    SLICE_X41Y63         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.432    12.463    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[8][3]/C
                         clock pessimism              0.258    12.721    
                         clock uncertainty           -0.035    12.686    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)       -0.061    12.625    DEC_1/Reg_File_1/register_speicher_reg[8][3]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Z_PR2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[12][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.993ns  (logic 1.591ns (22.756%)  route 5.402ns (77.244%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 12.463 - 7.690 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.555     5.076    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  Pipeline_Register_two_1/Z_PR2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  Pipeline_Register_two_1/Z_PR2_reg[1]/Q
                         net (fo=32, routed)          1.202     6.796    Pipeline_Register_two_1/Z_PR2_reg[1]_0[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.920 r  Pipeline_Register_two_1/RAM_reg_0_255_0_0_i_8/O
                         net (fo=128, routed)         1.400     8.320    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/A1
    SLICE_X38Y49         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.204     8.524 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.524    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/OA
    SLICE_X38Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     8.738 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.738    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/O1
    SLICE_X38Y49         MUXF8 (Prop_muxf8_I1_O)      0.088     8.826 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/F8/O
                         net (fo=1, routed)           0.833     9.660    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.319     9.979 r  Execute_1/Data_Memory_1/save_addr_ret[2]_i_3/O
                         net (fo=1, routed)           0.849    10.827    Pipeline_Register_two_1/DO[2]
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.951 r  Pipeline_Register_two_1/save_addr_ret[2]_i_1/O
                         net (fo=36, routed)          1.118    12.069    DEC_1/Reg_File_1/REG_DI[2]
    SLICE_X41Y64         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.432    12.463    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[12][2]/C
                         clock pessimism              0.258    12.721    
                         clock uncertainty           -0.035    12.686    
    SLICE_X41Y64         FDRE (Setup_fdre_C_D)       -0.081    12.605    DEC_1/Reg_File_1/register_speicher_reg[12][2]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Z_PR2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 1.591ns (22.633%)  route 5.440ns (77.367%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 12.465 - 7.690 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.555     5.076    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  Pipeline_Register_two_1/Z_PR2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  Pipeline_Register_two_1/Z_PR2_reg[1]/Q
                         net (fo=32, routed)          1.202     6.796    Pipeline_Register_two_1/Z_PR2_reg[1]_0[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.920 r  Pipeline_Register_two_1/RAM_reg_0_255_0_0_i_8/O
                         net (fo=128, routed)         1.400     8.320    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/A1
    SLICE_X38Y49         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.204     8.524 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.524    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/OA
    SLICE_X38Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     8.738 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.738    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/O1
    SLICE_X38Y49         MUXF8 (Prop_muxf8_I1_O)      0.088     8.826 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/F8/O
                         net (fo=1, routed)           0.833     9.660    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.319     9.979 r  Execute_1/Data_Memory_1/save_addr_ret[2]_i_3/O
                         net (fo=1, routed)           0.849    10.827    Pipeline_Register_two_1/DO[2]
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.951 r  Pipeline_Register_two_1/save_addr_ret[2]_i_1/O
                         net (fo=36, routed)          1.155    12.107    DEC_1/Reg_File_1/REG_DI[2]
    SLICE_X46Y62         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.434    12.465    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X46Y62         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[7][2]/C
                         clock pessimism              0.272    12.737    
                         clock uncertainty           -0.035    12.702    
    SLICE_X46Y62         FDRE (Setup_fdre_C_D)       -0.045    12.657    DEC_1/Reg_File_1/register_speicher_reg[7][2]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Z_PR2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 1.591ns (22.864%)  route 5.369ns (77.136%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 12.463 - 7.690 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.555     5.076    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  Pipeline_Register_two_1/Z_PR2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  Pipeline_Register_two_1/Z_PR2_reg[1]/Q
                         net (fo=32, routed)          1.202     6.796    Pipeline_Register_two_1/Z_PR2_reg[1]_0[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.920 r  Pipeline_Register_two_1/RAM_reg_0_255_0_0_i_8/O
                         net (fo=128, routed)         1.400     8.320    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/A1
    SLICE_X38Y49         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.204     8.524 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.524    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/OA
    SLICE_X38Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     8.738 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.738    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/O1
    SLICE_X38Y49         MUXF8 (Prop_muxf8_I1_O)      0.088     8.826 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/F8/O
                         net (fo=1, routed)           0.833     9.660    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.319     9.979 r  Execute_1/Data_Memory_1/save_addr_ret[2]_i_3/O
                         net (fo=1, routed)           0.849    10.827    Pipeline_Register_two_1/DO[2]
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.951 r  Pipeline_Register_two_1/save_addr_ret[2]_i_1/O
                         net (fo=36, routed)          1.085    12.036    DEC_1/Reg_File_1/REG_DI[2]
    SLICE_X43Y64         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.432    12.463    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[4][2]/C
                         clock pessimism              0.258    12.721    
                         clock uncertainty           -0.035    12.686    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)       -0.093    12.593    DEC_1/Reg_File_1/register_speicher_reg[4][2]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Z_PR2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 1.591ns (22.730%)  route 5.410ns (77.270%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 12.463 - 7.690 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.555     5.076    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  Pipeline_Register_two_1/Z_PR2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  Pipeline_Register_two_1/Z_PR2_reg[1]/Q
                         net (fo=32, routed)          1.202     6.796    Pipeline_Register_two_1/Z_PR2_reg[1]_0[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.920 r  Pipeline_Register_two_1/RAM_reg_0_255_0_0_i_8/O
                         net (fo=128, routed)         1.400     8.320    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/A1
    SLICE_X38Y49         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.204     8.524 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.524    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/OA
    SLICE_X38Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     8.738 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.738    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/O1
    SLICE_X38Y49         MUXF8 (Prop_muxf8_I1_O)      0.088     8.826 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/F8/O
                         net (fo=1, routed)           0.833     9.660    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.319     9.979 r  Execute_1/Data_Memory_1/save_addr_ret[2]_i_3/O
                         net (fo=1, routed)           0.849    10.827    Pipeline_Register_two_1/DO[2]
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.951 r  Pipeline_Register_two_1/save_addr_ret[2]_i_1/O
                         net (fo=36, routed)          1.126    12.077    DEC_1/Reg_File_1/REG_DI[2]
    SLICE_X42Y64         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.432    12.463    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[0][2]/C
                         clock pessimism              0.258    12.721    
                         clock uncertainty           -0.035    12.686    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.045    12.641    DEC_1/Reg_File_1/register_speicher_reg[0][2]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Z_PR2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[14][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.591ns (23.023%)  route 5.321ns (76.977%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 12.461 - 7.690 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.555     5.076    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  Pipeline_Register_two_1/Z_PR2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  Pipeline_Register_two_1/Z_PR2_reg[1]/Q
                         net (fo=32, routed)          1.202     6.796    Pipeline_Register_two_1/Z_PR2_reg[1]_0[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.920 r  Pipeline_Register_two_1/RAM_reg_0_255_0_0_i_8/O
                         net (fo=128, routed)         1.400     8.320    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/A1
    SLICE_X38Y49         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.204     8.524 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.524    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/OA
    SLICE_X38Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     8.738 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.738    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/O1
    SLICE_X38Y49         MUXF8 (Prop_muxf8_I1_O)      0.088     8.826 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2/F8/O
                         net (fo=1, routed)           0.833     9.660    Execute_1/Data_Memory_1/RAM_reg_768_1023_2_2_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.319     9.979 r  Execute_1/Data_Memory_1/save_addr_ret[2]_i_3/O
                         net (fo=1, routed)           0.849    10.827    Pipeline_Register_two_1/DO[2]
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.951 r  Pipeline_Register_two_1/save_addr_ret[2]_i_1/O
                         net (fo=36, routed)          1.037    11.988    DEC_1/Reg_File_1/REG_DI[2]
    SLICE_X39Y63         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[14][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.430    12.461    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[14][2]/C
                         clock pessimism              0.258    12.719    
                         clock uncertainty           -0.035    12.684    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)       -0.081    12.603    DEC_1/Reg_File_1/register_speicher_reg[14][2]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Z_PR2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 1.548ns (22.417%)  route 5.357ns (77.583%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 12.462 - 7.690 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.555     5.076    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  Pipeline_Register_two_1/Z_PR2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  Pipeline_Register_two_1/Z_PR2_reg[1]/Q
                         net (fo=32, routed)          1.202     6.796    Pipeline_Register_two_1/Z_PR2_reg[1]_0[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.920 r  Pipeline_Register_two_1/RAM_reg_0_255_0_0_i_8/O
                         net (fo=128, routed)         1.497     8.416    Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/A1
    SLICE_X50Y49         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.540 r  Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.540    Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/OD
    SLICE_X50Y49         MUXF7 (Prop_muxf7_I0_O)      0.241     8.781 r  Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     8.781    Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/O0
    SLICE_X50Y49         MUXF8 (Prop_muxf8_I0_O)      0.098     8.879 r  Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.806     9.686    Execute_1/Data_Memory_1/RAM_reg_0_255_0_0_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I5_O)        0.319    10.005 r  Execute_1/Data_Memory_1/save_addr_ret[0]_i_3/O
                         net (fo=2, routed)           0.780    10.785    Pipeline_Register_two_1/DO[0]
    SLICE_X45Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.909 r  Pipeline_Register_two_1/save_addr_ret[0]_i_1/O
                         net (fo=36, routed)          1.073    11.981    DEC_1/Reg_File_1/REG_DI[0]
    SLICE_X39Y62         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.431    12.462    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[14][0]/C
                         clock pessimism              0.258    12.720    
                         clock uncertainty           -0.035    12.685    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)       -0.081    12.604    DEC_1/Reg_File_1/register_speicher_reg[14][0]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                  0.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Execute_1/puls_seg_1/cntr_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.443%)  route 0.214ns (53.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.567     1.450    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  Execute_1/puls_seg_1/cntr_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Execute_1/puls_seg_1/cntr_disp_reg[0]/Q
                         net (fo=15, routed)          0.214     1.806    Execute_1/puls_seg_1/cntr_disp[0]
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  Execute_1/puls_seg_1/SEG_MUXED_int_FF[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    Execute_1/puls_seg_1/SEG_MUXED_int_FF[1]_i_1_n_0
    SLICE_X53Y51         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.835     1.963    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[1]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y51         FDRE (Hold_fdre_C_D)         0.091     1.810    Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Instruction_Fetch_1/Program_Counter_1/PC_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Instruction_Fetch_1/Program_Counter_1/STR_cntr_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.548%)  route 0.267ns (65.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.562     1.445    Instruction_Fetch_1/Program_Counter_1/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  Instruction_Fetch_1/Program_Counter_1/PC_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Instruction_Fetch_1/Program_Counter_1/PC_reg_reg[3]/Q
                         net (fo=4, routed)           0.267     1.853    Instruction_Fetch_1/Program_Counter_1/Q[3]
    SLICE_X37Y52         FDRE                                         r  Instruction_Fetch_1/Program_Counter_1/STR_cntr_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.830     1.958    Instruction_Fetch_1/Program_Counter_1/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  Instruction_Fetch_1/Program_Counter_1/STR_cntr_val_reg[3]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.070     1.779    Instruction_Fetch_1/Program_Counter_1/STR_cntr_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Pipeline_Register_two_1/WE_SREG_PR2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/SREG_1/s_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.167%)  route 0.164ns (53.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.560     1.443    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  Pipeline_Register_two_1/WE_SREG_PR2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Pipeline_Register_two_1/WE_SREG_PR2_reg[1]/Q
                         net (fo=4, routed)           0.164     1.749    Execute_1/SREG_1/n_reg_0
    SLICE_X37Y55         FDRE                                         r  Execute_1/SREG_1/s_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.829     1.957    Execute_1/SREG_1/clk_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  Execute_1/SREG_1/s_reg/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y55         FDRE (Hold_fdre_C_CE)       -0.039     1.669    Execute_1/SREG_1/s_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Pipeline_Register_two_1/WE_SREG_PR2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/SREG_1/v_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.167%)  route 0.164ns (53.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.560     1.443    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  Pipeline_Register_two_1/WE_SREG_PR2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Pipeline_Register_two_1/WE_SREG_PR2_reg[1]/Q
                         net (fo=4, routed)           0.164     1.749    Execute_1/SREG_1/n_reg_0
    SLICE_X37Y55         FDRE                                         r  Execute_1/SREG_1/v_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.829     1.957    Execute_1/SREG_1/clk_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  Execute_1/SREG_1/v_reg/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y55         FDRE (Hold_fdre_C_CE)       -0.039     1.669    Execute_1/SREG_1/v_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Instruction_Fetch_1/Program_Counter_1/save_addr_rcal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Pipeline_Register_two_1/Data_opa_PR2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.430%)  route 0.298ns (61.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.561     1.444    Instruction_Fetch_1/Program_Counter_1/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  Instruction_Fetch_1/Program_Counter_1/save_addr_rcal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Instruction_Fetch_1/Program_Counter_1/save_addr_rcal_reg[3]/Q
                         net (fo=1, routed)           0.298     1.883    Pipeline_Register_one_1/Data_opa_PR2_reg[7][2]
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.928 r  Pipeline_Register_one_1/Data_opa_PR2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.928    Pipeline_Register_two_1/Data_opa_PR2_reg[7]_3[3]
    SLICE_X38Y55         FDRE                                         r  Pipeline_Register_two_1/Data_opa_PR2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.829     1.957    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  Pipeline_Register_two_1/Data_opa_PR2_reg[3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.121     1.829    Pipeline_Register_two_1/Data_opa_PR2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Instruction_Fetch_1/Program_Counter_1/save_addr_rcal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Pipeline_Register_two_1/Data_opa_PR2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.177%)  route 0.277ns (59.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.561     1.444    Instruction_Fetch_1/Program_Counter_1/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  Instruction_Fetch_1/Program_Counter_1/save_addr_rcal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Instruction_Fetch_1/Program_Counter_1/save_addr_rcal_reg[4]/Q
                         net (fo=1, routed)           0.277     1.862    Pipeline_Register_one_1/Data_opa_PR2_reg[7][3]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.907 r  Pipeline_Register_one_1/Data_opa_PR2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.907    Pipeline_Register_two_1/Data_opa_PR2_reg[7]_3[4]
    SLICE_X39Y57         FDRE                                         r  Pipeline_Register_two_1/Data_opa_PR2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.828     1.956    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X39Y57         FDRE                                         r  Pipeline_Register_two_1/Data_opa_PR2_reg[4]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.092     1.799    Pipeline_Register_two_1/Data_opa_PR2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Instruction_Fetch_1/Program_Counter_1/save_addr_rcal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Pipeline_Register_two_1/Data_opa_PR2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.762%)  route 0.282ns (60.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.560     1.443    Instruction_Fetch_1/Program_Counter_1/clk_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  Instruction_Fetch_1/Program_Counter_1/save_addr_rcal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Instruction_Fetch_1/Program_Counter_1/save_addr_rcal_reg[7]/Q
                         net (fo=1, routed)           0.282     1.866    Pipeline_Register_one_1/Data_opa_PR2_reg[7][6]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.911 r  Pipeline_Register_one_1/Data_opa_PR2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.911    Pipeline_Register_two_1/Data_opa_PR2_reg[7]_3[7]
    SLICE_X39Y57         FDRE                                         r  Pipeline_Register_two_1/Data_opa_PR2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.828     1.956    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X39Y57         FDRE                                         r  Pipeline_Register_two_1/Data_opa_PR2_reg[7]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.092     1.799    Pipeline_Register_two_1/Data_opa_PR2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Instruction_Fetch_1/Program_Counter_1/PC_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Instruction_Fetch_1/Program_Counter_1/STR_cntr_val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.658%)  route 0.264ns (67.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.562     1.445    Instruction_Fetch_1/Program_Counter_1/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  Instruction_Fetch_1/Program_Counter_1/PC_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Instruction_Fetch_1/Program_Counter_1/PC_reg_reg[2]/Q
                         net (fo=4, routed)           0.264     1.837    Instruction_Fetch_1/Program_Counter_1/Q[2]
    SLICE_X35Y51         FDRE                                         r  Instruction_Fetch_1/Program_Counter_1/STR_cntr_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.829     1.957    Instruction_Fetch_1/Program_Counter_1/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  Instruction_Fetch_1/Program_Counter_1/STR_cntr_val_reg[2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.016     1.724    Instruction_Fetch_1/Program_Counter_1/STR_cntr_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Execute_1/puls_seg_1/SEG_N_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.565     1.448    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  Execute_1/puls_seg_1/SEG_N_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Execute_1/puls_seg_1/SEG_N_reg[1][0]/Q
                         net (fo=1, routed)           0.057     1.647    Execute_1/puls_seg_1/SEG_N_reg[1][0]
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.692 r  Execute_1/puls_seg_1/SEG_MUXED_int_FF[0]_i_1/O
                         net (fo=1, routed)           0.000     1.692    Execute_1/puls_seg_1/SEG_MUXED_int_FF[0]_i_1_n_0
    SLICE_X48Y50         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.834     1.962    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[0]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.092     1.553    Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Execute_1/puls_seg_1/cntr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.522%)  route 0.283ns (55.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.567     1.450    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  Execute_1/puls_seg_1/cntr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.128     1.578 r  Execute_1/puls_seg_1/cntr_disp_reg[1]/Q
                         net (fo=14, routed)          0.283     1.861    Execute_1/puls_seg_1/cntr_disp[1]
    SLICE_X48Y50         LUT6 (Prop_lut6_I3_O)        0.099     1.960 r  Execute_1/puls_seg_1/SEG_MUXED_int_FF[2]_i_1/O
                         net (fo=1, routed)           0.000     1.960    Execute_1/puls_seg_1/SEG_MUXED_int_FF[2]_i_1_n_0
    SLICE_X48Y50         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.834     1.962    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[2]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.091     1.809    Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         7.690
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         7.690       5.535      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X43Y61   DEC_1/Reg_File_1/register_speicher_reg[0][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X43Y61   DEC_1/Reg_File_1/register_speicher_reg[0][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X42Y64   DEC_1/Reg_File_1/register_speicher_reg[0][2]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X42Y64   DEC_1/Reg_File_1/register_speicher_reg[0][3]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X43Y61   DEC_1/Reg_File_1/register_speicher_reg[0][4]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X42Y64   DEC_1/Reg_File_1/register_speicher_reg[0][5]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X42Y64   DEC_1/Reg_File_1/register_speicher_reg[0][6]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X43Y61   DEC_1/Reg_File_1/register_speicher_reg[0][7]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X43Y63   DEC_1/Reg_File_1/register_speicher_reg[10][0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X50Y54   Execute_1/Data_Memory_1/RAM_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X50Y54   Execute_1/Data_Memory_1/RAM_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y49   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y54   Execute_1/Data_Memory_1/RAM_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y54   Execute_1/Data_Memory_1/RAM_reg_0_255_1_1/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTB_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.226ns  (logic 4.097ns (49.810%)  route 4.128ns (50.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.566     5.087    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Execute_1/Ports_1/PORTB_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  Execute_1/Ports_1/PORTB_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           4.128     9.635    lopt_12
    U14                  OBUF (Prop_obuf_I_O)         3.678    13.313 r  PORT_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.313    PORT_SEG[6]
    U14                                                               r  PORT_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTB_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 4.093ns (49.893%)  route 4.110ns (50.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.566     5.087    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Execute_1/Ports_1/PORTB_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  Execute_1/Ports_1/PORTB_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.110     9.616    lopt_13
    V14                  OBUF (Prop_obuf_I_O)         3.674    13.290 r  PORT_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.290    PORT_SEG[7]
    V14                                                               r  PORT_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTB_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 4.108ns (50.193%)  route 4.077ns (49.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.566     5.087    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Execute_1/Ports_1/PORTB_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  Execute_1/Ports_1/PORTB_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.077     9.583    lopt_11
    U15                  OBUF (Prop_obuf_I_O)         3.689    13.273 r  PORT_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.273    PORT_SEG[5]
    U15                                                               r  PORT_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTB_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.061ns  (logic 3.961ns (49.135%)  route 4.100ns (50.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.566     5.087    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Execute_1/Ports_1/PORTB_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Execute_1/Ports_1/PORTB_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.100     9.644    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.148 r  PORT_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.148    PORT_SEG[0]
    U16                                                               r  PORT_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.054ns  (logic 3.960ns (49.167%)  route 4.094ns (50.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.568     5.089    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Execute_1/Ports_1/PORTC_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.094     9.640    lopt_14
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.144 r  PORT_SEG_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.144    PORT_SEG[8]
    V13                                                               r  PORT_SEG[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTB_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.647ns  (logic 3.965ns (51.845%)  route 3.682ns (48.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.554     5.075    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  Execute_1/Ports_1/PORTB_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Execute_1/Ports_1/PORTB_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.682     9.213    lopt_10
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.722 r  PORT_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.722    PORT_SEG[4]
    W18                                                               r  PORT_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTB_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.558ns  (logic 3.957ns (52.357%)  route 3.601ns (47.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.566     5.087    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Execute_1/Ports_1/PORTB_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Execute_1/Ports_1/PORTB_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.601     9.144    lopt_8
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.645 r  PORT_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.645    PORT_SEG[2]
    U19                                                               r  PORT_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            SEG_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.513ns  (logic 3.954ns (52.625%)  route 3.559ns (47.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.559     5.080    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[7]/Q
                         net (fo=1, routed)           3.559     9.095    SEG_out_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498    12.593 r  SEG_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.593    SEG_out[7]
    V7                                                                r  SEG_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            SEG_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.452ns  (logic 4.049ns (54.342%)  route 3.402ns (45.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.559     5.080    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X54Y53         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[6]/Q
                         net (fo=1, routed)           3.402     9.000    SEG_out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.532 r  SEG_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.532    SEG_out[6]
    U7                                                                r  SEG_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTB_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.345ns  (logic 3.965ns (53.986%)  route 3.380ns (46.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.566     5.087    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Execute_1/Ports_1/PORTB_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Execute_1/Ports_1/PORTB_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.380     8.923    lopt_9
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.432 r  PORT_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.432    PORT_SEG[3]
    V19                                                               r  PORT_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.357ns (69.378%)  route 0.599ns (30.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.563     1.446    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Execute_1/Ports_1/PORTC_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.599     2.186    lopt_5
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.403 r  PORT_SEG_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.403    PORT_SEG[14]
    P1                                                                r  PORT_SEG[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.367ns (66.370%)  route 0.693ns (33.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.567     1.450    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Execute_1/Ports_1/PORTC_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.693     2.284    lopt_1
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.510 r  PORT_SEG_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.510    PORT_SEG[10]
    W3                                                                r  PORT_SEG[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.350ns (64.943%)  route 0.729ns (35.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.567     1.450    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Execute_1/Ports_1/PORTC_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.729     2.320    lopt_15
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.529 r  PORT_SEG_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.529    PORT_SEG[9]
    V3                                                                r  PORT_SEG[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.346ns (64.037%)  route 0.756ns (35.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.567     1.450    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Execute_1/Ports_1/PORTC_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.756     2.347    lopt_2
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.552 r  PORT_SEG_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.552    PORT_SEG[11]
    U3                                                                r  PORT_SEG[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/puls_seg_1/en_seg_out_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            SEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.364ns (64.319%)  route 0.757ns (35.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.567     1.450    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  Execute_1/puls_seg_1/en_seg_out_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Execute_1/puls_seg_1/en_seg_out_ff_reg[1]/Q
                         net (fo=1, routed)           0.757     2.371    SEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.571 r  SEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.571    SEG_AN[1]
    U4                                                                r  SEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/puls_seg_1/en_seg_out_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            SEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.368ns (64.439%)  route 0.755ns (35.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.567     1.450    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  Execute_1/puls_seg_1/en_seg_out_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Execute_1/puls_seg_1/en_seg_out_ff_reg[0]/Q
                         net (fo=1, routed)           0.755     2.369    SEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.573 r  SEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.573    SEG_AN[0]
    U2                                                                r  SEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.349ns (62.462%)  route 0.811ns (37.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.563     1.446    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Execute_1/Ports_1/PORTC_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.811     2.398    lopt_4
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.607 r  PORT_SEG_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.607    PORT_SEG[13]
    N3                                                                r  PORT_SEG[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.360ns (60.679%)  route 0.881ns (39.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.563     1.446    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Execute_1/Ports_1/PORTC_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.881     2.469    lopt_3
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.688 r  PORT_SEG_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.688    PORT_SEG[12]
    P3                                                                r  PORT_SEG[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/puls_seg_1/en_seg_out_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            SEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.425ns (63.294%)  route 0.826ns (36.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.567     1.450    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  Execute_1/puls_seg_1/en_seg_out_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.148     1.598 r  Execute_1/puls_seg_1/en_seg_out_ff_reg[2]/Q
                         net (fo=1, routed)           0.826     2.424    SEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.277     3.701 r  SEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.701    SEG_AN[2]
    V4                                                                r  SEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/puls_seg_1/en_seg_out_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            SEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.413ns (62.603%)  route 0.844ns (37.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.567     1.450    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  Execute_1/puls_seg_1/en_seg_out_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.148     1.598 r  Execute_1/puls_seg_1/en_seg_out_ff_reg[3]/Q
                         net (fo=1, routed)           0.844     2.442    SEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.265     3.708 r  SEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.708    SEG_AN[3]
    W4                                                                r  SEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PIN[7]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 1.459ns (28.211%)  route 3.712ns (71.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  PIN[7] (IN)
                         net (fo=0)                   0.000     0.000    PIN[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  PIN_IBUF[7]_inst/O
                         net (fo=1, routed)           3.712     5.171    Execute_1/Ports_1/PIN_IBUF[7]
    SLICE_X48Y55         FDRE                                         r  Execute_1/Ports_1/PINB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.441     4.782    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X48Y55         FDRE                                         r  Execute_1/Ports_1/PINB_reg[7]/C

Slack:                    inf
  Source:                 PIN[6]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.127ns  (logic 1.450ns (28.274%)  route 3.678ns (71.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  PIN[6] (IN)
                         net (fo=0)                   0.000     0.000    PIN[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  PIN_IBUF[6]_inst/O
                         net (fo=1, routed)           3.678     5.127    Execute_1/Ports_1/PIN_IBUF[6]
    SLICE_X50Y56         FDRE                                         r  Execute_1/Ports_1/PINB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.442     4.783    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  Execute_1/Ports_1/PINB_reg[6]/C

Slack:                    inf
  Source:                 PIN[2]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 1.464ns (29.007%)  route 3.583ns (70.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  PIN[2] (IN)
                         net (fo=0)                   0.000     0.000    PIN[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  PIN_IBUF[2]_inst/O
                         net (fo=1, routed)           3.583     5.046    Execute_1/Ports_1/PIN_IBUF[2]
    SLICE_X48Y52         FDRE                                         r  Execute_1/Ports_1/PINB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.442     4.783    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  Execute_1/Ports_1/PINB_reg[2]/C

Slack:                    inf
  Source:                 PIN[3]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.025ns  (logic 1.448ns (28.827%)  route 3.576ns (71.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  PIN[3] (IN)
                         net (fo=0)                   0.000     0.000    PIN[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PIN_IBUF[3]_inst/O
                         net (fo=1, routed)           3.576     5.025    Execute_1/Ports_1/PIN_IBUF[3]
    SLICE_X50Y56         FDRE                                         r  Execute_1/Ports_1/PINB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.442     4.783    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  Execute_1/Ports_1/PINB_reg[3]/C

Slack:                    inf
  Source:                 PIN[20]
                            (input port)
  Destination:            Execute_1/Ports_1/PIND_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.019ns  (logic 1.451ns (28.914%)  route 3.568ns (71.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  PIN[20] (IN)
                         net (fo=0)                   0.000     0.000    PIN[20]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PIN_IBUF[20]_inst/O
                         net (fo=1, routed)           3.568     5.019    Execute_1/Ports_1/PIN_IBUF[20]
    SLICE_X48Y55         FDRE                                         r  Execute_1/Ports_1/PIND_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.441     4.782    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X48Y55         FDRE                                         r  Execute_1/Ports_1/PIND_reg[4]/C

Slack:                    inf
  Source:                 PIN[5]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.012ns  (logic 1.466ns (29.251%)  route 3.546ns (70.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  PIN[5] (IN)
                         net (fo=0)                   0.000     0.000    PIN[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  PIN_IBUF[5]_inst/O
                         net (fo=1, routed)           3.546     5.012    Execute_1/Ports_1/PIN_IBUF[5]
    SLICE_X48Y55         FDRE                                         r  Execute_1/Ports_1/PINB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.441     4.782    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X48Y55         FDRE                                         r  Execute_1/Ports_1/PINB_reg[5]/C

Slack:                    inf
  Source:                 PIN[4]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.929ns  (logic 1.451ns (29.434%)  route 3.478ns (70.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  PIN[4] (IN)
                         net (fo=0)                   0.000     0.000    PIN[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PIN_IBUF[4]_inst/O
                         net (fo=1, routed)           3.478     4.929    Execute_1/Ports_1/PIN_IBUF[4]
    SLICE_X45Y56         FDRE                                         r  Execute_1/Ports_1/PINB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.438     4.779    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X45Y56         FDRE                                         r  Execute_1/Ports_1/PINB_reg[4]/C

Slack:                    inf
  Source:                 PIN[19]
                            (input port)
  Destination:            Execute_1/Ports_1/PIND_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.922ns  (logic 1.454ns (29.539%)  route 3.468ns (70.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  PIN[19] (IN)
                         net (fo=0)                   0.000     0.000    PIN[19]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  PIN_IBUF[19]_inst/O
                         net (fo=1, routed)           3.468     4.922    Execute_1/Ports_1/PIN_IBUF[19]
    SLICE_X48Y55         FDRE                                         r  Execute_1/Ports_1/PIND_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.441     4.782    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X48Y55         FDRE                                         r  Execute_1/Ports_1/PIND_reg[3]/C

Slack:                    inf
  Source:                 PIN[18]
                            (input port)
  Destination:            Execute_1/Ports_1/PIND_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 1.452ns (29.604%)  route 3.454ns (70.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  PIN[18] (IN)
                         net (fo=0)                   0.000     0.000    PIN[18]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PIN_IBUF[18]_inst/O
                         net (fo=1, routed)           3.454     4.906    Execute_1/Ports_1/PIN_IBUF[18]
    SLICE_X48Y52         FDRE                                         r  Execute_1/Ports_1/PIND_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.442     4.783    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  Execute_1/Ports_1/PIND_reg[2]/C

Slack:                    inf
  Source:                 PIN[1]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.868ns  (logic 1.461ns (30.019%)  route 3.407ns (69.981%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  PIN[1] (IN)
                         net (fo=0)                   0.000     0.000    PIN[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  PIN_IBUF[1]_inst/O
                         net (fo=1, routed)           3.407     4.868    Execute_1/Ports_1/PIN_IBUF[1]
    SLICE_X48Y55         FDRE                                         r  Execute_1/Ports_1/PINB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.441     4.782    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X48Y55         FDRE                                         r  Execute_1/Ports_1/PINB_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PIN[15]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.224ns (27.134%)  route 0.602ns (72.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  PIN[15] (IN)
                         net (fo=0)                   0.000     0.000    PIN[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  PIN_IBUF[15]_inst/O
                         net (fo=1, routed)           0.602     0.826    Execute_1/Ports_1/PIN_IBUF[15]
    SLICE_X54Y55         FDRE                                         r  Execute_1/Ports_1/PINC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.834     1.962    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X54Y55         FDRE                                         r  Execute_1/Ports_1/PINC_reg[7]/C

Slack:                    inf
  Source:                 PIN[10]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.226ns (24.755%)  route 0.687ns (75.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  PIN[10] (IN)
                         net (fo=0)                   0.000     0.000    PIN[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PIN_IBUF[10]_inst/O
                         net (fo=1, routed)           0.687     0.913    Execute_1/Ports_1/PIN_IBUF[10]
    SLICE_X53Y55         FDRE                                         r  Execute_1/Ports_1/PINC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.834     1.962    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  Execute_1/Ports_1/PINC_reg[2]/C

Slack:                    inf
  Source:                 PIN[14]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.223ns (24.353%)  route 0.694ns (75.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  PIN[14] (IN)
                         net (fo=0)                   0.000     0.000    PIN[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  PIN_IBUF[14]_inst/O
                         net (fo=1, routed)           0.694     0.917    Execute_1/Ports_1/PIN_IBUF[14]
    SLICE_X53Y55         FDRE                                         r  Execute_1/Ports_1/PINC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.834     1.962    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  Execute_1/Ports_1/PINC_reg[6]/C

Slack:                    inf
  Source:                 PIN[13]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.221ns (23.877%)  route 0.705ns (76.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  PIN[13] (IN)
                         net (fo=0)                   0.000     0.000    PIN[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  PIN_IBUF[13]_inst/O
                         net (fo=1, routed)           0.705     0.926    Execute_1/Ports_1/PIN_IBUF[13]
    SLICE_X53Y55         FDRE                                         r  Execute_1/Ports_1/PINC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.834     1.962    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  Execute_1/Ports_1/PINC_reg[5]/C

Slack:                    inf
  Source:                 PIN[11]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.232ns (24.199%)  route 0.726ns (75.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  PIN[11] (IN)
                         net (fo=0)                   0.000     0.000    PIN[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  PIN_IBUF[11]_inst/O
                         net (fo=1, routed)           0.726     0.958    Execute_1/Ports_1/PIN_IBUF[11]
    SLICE_X50Y56         FDRE                                         r  Execute_1/Ports_1/PINC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.834     1.962    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  Execute_1/Ports_1/PINC_reg[3]/C

Slack:                    inf
  Source:                 PIN[9]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.220ns (22.546%)  route 0.757ns (77.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  PIN[9] (IN)
                         net (fo=0)                   0.000     0.000    PIN[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PIN_IBUF[9]_inst/O
                         net (fo=1, routed)           0.757     0.977    Execute_1/Ports_1/PIN_IBUF[9]
    SLICE_X53Y55         FDRE                                         r  Execute_1/Ports_1/PINC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.834     1.962    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  Execute_1/Ports_1/PINC_reg[1]/C

Slack:                    inf
  Source:                 PIN[8]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.223ns (21.646%)  route 0.806ns (78.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  PIN[8] (IN)
                         net (fo=0)                   0.000     0.000    PIN[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  PIN_IBUF[8]_inst/O
                         net (fo=1, routed)           0.806     1.028    Execute_1/Ports_1/PIN_IBUF[8]
    SLICE_X53Y55         FDRE                                         r  Execute_1/Ports_1/PINC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.834     1.962    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  Execute_1/Ports_1/PINC_reg[0]/C

Slack:                    inf
  Source:                 PIN[12]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.237ns (22.653%)  route 0.808ns (77.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  PIN[12] (IN)
                         net (fo=0)                   0.000     0.000    PIN[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  PIN_IBUF[12]_inst/O
                         net (fo=1, routed)           0.808     1.045    Execute_1/Ports_1/PIN_IBUF[12]
    SLICE_X50Y56         FDRE                                         r  Execute_1/Ports_1/PINC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.834     1.962    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  Execute_1/Ports_1/PINC_reg[4]/C

Slack:                    inf
  Source:                 PIN[16]
                            (input port)
  Destination:            Execute_1/Ports_1/PIND_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.210ns (13.461%)  route 1.347ns (86.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  PIN[16] (IN)
                         net (fo=0)                   0.000     0.000    PIN[16]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  PIN_IBUF[16]_inst/O
                         net (fo=1, routed)           1.347     1.557    Execute_1/Ports_1/PIN_IBUF[16]
    SLICE_X41Y53         FDRE                                         r  Execute_1/Ports_1/PIND_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.831     1.958    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  Execute_1/Ports_1/PIND_reg[0]/C

Slack:                    inf
  Source:                 PIN[17]
                            (input port)
  Destination:            Execute_1/Ports_1/PIND_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.219ns (13.405%)  route 1.417ns (86.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  PIN[17] (IN)
                         net (fo=0)                   0.000     0.000    PIN[17]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PIN_IBUF[17]_inst/O
                         net (fo=1, routed)           1.417     1.636    Execute_1/Ports_1/PIN_IBUF[17]
    SLICE_X48Y52         FDRE                                         r  Execute_1/Ports_1/PIND_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.834     1.962    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  Execute_1/Ports_1/PIND_reg[1]/C





