{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677153863081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677153863081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 20:04:22 2023 " "Processing started: Thu Feb 23 20:04:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677153863081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677153863081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677153863081 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677153863472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.v 4 4 " "Found 4 design units, including 4 entities, in source file digitalclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalClock " "Found entity 1: DigitalClock" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677153863526 ""} { "Info" "ISGN_ENTITY_NAME" "2 KeyDebounce " "Found entity 2: KeyDebounce" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677153863526 ""} { "Info" "ISGN_ENTITY_NAME" "3 Counter " "Found entity 3: Counter" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677153863526 ""} { "Info" "ISGN_ENTITY_NAME" "4 seg_driver " "Found entity 4: seg_driver" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677153863526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677153863526 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DigitalClock.bdf " "Can't analyze file -- file DigitalClock.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1677153863526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalClock " "Elaborating entity \"DigitalClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677153863614 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg DigitalClock.v(14) " "Output port \"seg\" at DigitalClock.v(14) has no driver" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677153863616 "|DigitalClock"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sel DigitalClock.v(15) " "Output port \"sel\" at DigitalClock.v(15) has no driver" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677153863616 "|DigitalClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDebounce KeyDebounce:KeyDebounce0 " "Elaborating entity \"KeyDebounce\" for hierarchy \"KeyDebounce:KeyDebounce0\"" {  } { { "DigitalClock.v" "KeyDebounce0" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677153863624 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677153864357 "|DigitalClock|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677153864357 "|DigitalClock|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677153864357 "|DigitalClock|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677153864357 "|DigitalClock|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677153864357 "|DigitalClock|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677153864357 "|DigitalClock|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] GND " "Pin \"seg\[6\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677153864357 "|DigitalClock|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677153864357 "|DigitalClock|seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[0\] GND " "Pin \"sel\[0\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677153864357 "|DigitalClock|sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[1\] GND " "Pin \"sel\[1\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677153864357 "|DigitalClock|sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[2\] GND " "Pin \"sel\[2\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677153864357 "|DigitalClock|sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[3\] GND " "Pin \"sel\[3\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677153864357 "|DigitalClock|sel[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1677153864357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677153864852 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677153864852 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677153864887 "|DigitalClock|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677153864887 "|DigitalClock|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in\[0\] " "No output dependent on input pin \"key_in\[0\]\"" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677153864887 "|DigitalClock|key_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in\[1\] " "No output dependent on input pin \"key_in\[1\]\"" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677153864887 "|DigitalClock|key_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in\[2\] " "No output dependent on input pin \"key_in\[2\]\"" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677153864887 "|DigitalClock|key_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in\[3\] " "No output dependent on input pin \"key_in\[3\]\"" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677153864887 "|DigitalClock|key_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in\[4\] " "No output dependent on input pin \"key_in\[4\]\"" {  } { { "DigitalClock.v" "" { Text "D:/vic/Project/Verilog_Project/DigitalClock/DigitalClock.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677153864887 "|DigitalClock|key_in[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677153864887 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677153864888 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677153864888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677153864888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677153864911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 20:04:24 2023 " "Processing ended: Thu Feb 23 20:04:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677153864911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677153864911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677153864911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677153864911 ""}
