 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: K-2015.06-SP1
Date   : Sun Nov 12 19:48:48 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: clk_r_REG1275_S5
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG1185_S6
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  clk_r_REG1275_S5/CK (DFFR_X1)                         0.0000 #   0.0000 r
  clk_r_REG1275_S5/Q (DFFR_X1)                          0.4990     0.4990 r
  C1/Q3/U1/A[13] (MyDesign_DW02_mac_17)                 0.0000     0.4990 r
  C1/Q3/U1/U1234/ZN (INV_X4)                            0.0507     0.5497 f
  C1/Q3/U1/U1167/ZN (INV_X4)                            0.3257     0.8754 r
  C1/Q3/U1/U960/Z (XOR2_X2)                             0.4466     1.3220 r
  C1/Q3/U1/U957/ZN (INV_X4)                             0.1599     1.4819 f
  C1/Q3/U1/U1051/ZN (NAND2_X4)                          0.3504     1.8323 r
  C1/Q3/U1/U1371/ZN (OAI22_X2)                          0.1810     2.0133 f
  C1/Q3/U1/U417/S (FA_X1)                               0.8894     2.9027 f
  C1/Q3/U1/U414/CO (FA_X1)                              0.5986     3.5013 f
  C1/Q3/U1/U407/S (FA_X1)                               0.7993     4.3006 r
  C1/Q3/U1/U406/S (FA_X1)                               0.7010     5.0016 f
  C1/Q3/U1/U1348/ZN (INV_X2)                            0.1046     5.1062 r
  C1/Q3/U1/U1346/ZN (NAND2_X2)                          0.0589     5.1651 f
  C1/Q3/U1/U1296/ZN (NAND2_X1)                          0.0967     5.2618 r
  C1/Q3/U1/U1344/ZN (AND2_X1)                           0.1706     5.4324 r
  C1/Q3/U1/U1049/ZN (OAI21_X2)                          0.1167     5.5492 f
  C1/Q3/U1/U947/ZN (AOI21_X2)                           0.2714     5.8206 r
  C1/Q3/U1/U1270/ZN (OAI21_X2)                          0.1244     5.9449 f
  C1/Q3/U1/U1610/ZN (AOI21_X2)                          0.3453     6.2902 r
  C1/Q3/U1/U63/Z (XOR2_X2)                              0.3652     6.6555 r
  C1/Q3/U1/MAC[30] (MyDesign_DW02_mac_17)               0.0000     6.6555 r
  clk_r_REG1185_S6/D (DFFR_X1)                          0.0000     6.6555 r
  data arrival time                                                6.6555

  clock clk (rise edge)                                 7.0000     7.0000
  clock network delay (ideal)                           0.0000     7.0000
  clock uncertainty                                    -0.0500     6.9500
  clk_r_REG1185_S6/CK (DFFR_X1)                         0.0000     6.9500 r
  library setup time                                   -0.2936     6.6564
  data required time                                               6.6564
  --------------------------------------------------------------------------
  data required time                                               6.6564
  data arrival time                                               -6.6555
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0009


1
