

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Thu May  2 16:52:27 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_opt
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.286|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  802|  802|  802|  802|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  800|  800|         3|          2|          1|   400|    yes   |
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_type/max_pool_2.cpp:10]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 15.2>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i9 [ 0, %0 ], [ %add_ln10, %Col_Loop ]" [cnn_ap_type/max_pool_2.cpp:10]   --->   Operation 7 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %select_ln29_5, %Col_Loop ]" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 8 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %select_ln13_4, %Col_Loop ]" [cnn_ap_type/max_pool_2.cpp:13]   --->   Operation 9 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %select_ln13_1, %Col_Loop ]" [cnn_ap_type/max_pool_2.cpp:13]   --->   Operation 10 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %0 ], [ %c, %Col_Loop ]"   --->   Operation 11 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_0, i1 false)" [cnn_ap_type/max_pool_2.cpp:26]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%or_ln26 = or i4 %shl_ln, 1" [cnn_ap_type/max_pool_2.cpp:26]   --->   Operation 13 'or' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.66ns)   --->   "%icmp_ln10 = icmp eq i9 %indvar_flatten23, -112" [cnn_ap_type/max_pool_2.cpp:10]   --->   Operation 14 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%add_ln10 = add i9 %indvar_flatten23, 1" [cnn_ap_type/max_pool_2.cpp:10]   --->   Operation 15 'add' 'add_ln10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop" [cnn_ap_type/max_pool_2.cpp:10]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%f = add i5 1, %f_0" [cnn_ap_type/max_pool_2.cpp:10]   --->   Operation 17 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.42ns)   --->   "%icmp_ln13 = icmp eq i6 %indvar_flatten, 25" [cnn_ap_type/max_pool_2.cpp:13]   --->   Operation 18 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.98ns)   --->   "%select_ln29_4 = select i1 %icmp_ln13, i3 0, i3 %r_0" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 19 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.21ns)   --->   "%select_ln29_5 = select i1 %icmp_ln13, i5 %f, i5 %f_0" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 20 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %select_ln29_5 to i12" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 21 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_2)   --->   "%select_ln29_6 = select i1 %icmp_ln13, i4 0, i4 %shl_ln" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 22 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%select_ln29_7 = select i1 %icmp_ln13, i4 1, i4 %or_ln26" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 23 'select' 'select_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 24 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.13ns)   --->   "%icmp_ln16 = icmp eq i3 %c_0, -3" [cnn_ap_type/max_pool_2.cpp:16]   --->   Operation 25 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %icmp_ln16, %xor_ln29" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 26 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.65ns)   --->   "%r = add i3 1, %select_ln29_4" [cnn_ap_type/max_pool_2.cpp:13]   --->   Operation 27 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln29, %icmp_ln13" [cnn_ap_type/max_pool_2.cpp:13]   --->   Operation 28 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i3 0, i3 %c_0" [cnn_ap_type/max_pool_2.cpp:13]   --->   Operation 29 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln26_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r, i1 false)" [cnn_ap_type/max_pool_2.cpp:26]   --->   Operation 30 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.98ns)   --->   "%select_ln13_1 = select i1 %and_ln29, i3 %r, i3 %select_ln29_4" [cnn_ap_type/max_pool_2.cpp:13]   --->   Operation 31 'select' 'select_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln13_2 = select i1 %and_ln29, i4 %shl_ln26_mid1, i4 %select_ln29_6" [cnn_ap_type/max_pool_2.cpp:13]   --->   Operation 32 'select' 'select_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i4 %select_ln13_2 to i8" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 33 'zext' 'zext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.49ns)   --->   "%mul_ln1494 = mul i8 11, %zext_ln1494" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 34 'mul' 'mul_ln1494' <Predicate = (!icmp_ln10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%or_ln26_1 = or i4 %shl_ln26_mid1, 1" [cnn_ap_type/max_pool_2.cpp:26]   --->   Operation 35 'or' 'or_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln13_3 = select i1 %and_ln29, i4 %or_ln26_1, i4 %select_ln29_7" [cnn_ap_type/max_pool_2.cpp:13]   --->   Operation 36 'select' 'select_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln13, i1 false)" [cnn_ap_type/max_pool_2.cpp:27]   --->   Operation 37 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i4 %shl_ln1 to i8" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 38 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.91ns)   --->   "%add_ln1494 = add i8 %mul_ln1494, %zext_ln1494_2" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 39 'add' 'add_ln1494' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1494, i4 0)" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 40 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.54ns)   --->   "%add_ln1494_1 = add i12 %tmp_2_cast, %zext_ln29_1" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 41 'add' 'add_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i12 %add_ln1494_1 to i64" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 42 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 43 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%conv_out_V_load = load i14* %conv_out_V_addr, align 2" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 44 'load' 'conv_out_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln27 = or i4 %shl_ln1, 1" [cnn_ap_type/max_pool_2.cpp:27]   --->   Operation 45 'or' 'or_ln27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i4 %or_ln27 to i8" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 46 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.91ns)   --->   "%add_ln1494_4 = add i8 %mul_ln1494, %zext_ln1494_5" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 47 'add' 'add_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_7_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1494_4, i4 0)" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 48 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.54ns)   --->   "%add_ln1494_5 = add i12 %tmp_7_cast, %zext_ln29_1" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 49 'add' 'add_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i12 %add_ln1494_5 to i64" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 50 'zext' 'zext_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv_out_V_addr_1 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 51 'getelementptr' 'conv_out_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (3.25ns)   --->   "%conv_out_V_load_1 = load i14* %conv_out_V_addr_1, align 2" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 52 'load' 'conv_out_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_2 : Operation 53 [1/1] (1.82ns)   --->   "%add_ln13 = add i6 1, %indvar_flatten" [cnn_ap_type/max_pool_2.cpp:13]   --->   Operation 53 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 10.2>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i4 %select_ln13_3 to i8" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 54 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.49ns)   --->   "%mul_ln1494_1 = mul i8 11, %zext_ln1494_1" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 55 'mul' 'mul_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.91ns)   --->   "%add_ln1494_2 = add i8 %mul_ln1494_1, %zext_ln1494_2" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 56 'add' 'add_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_5_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1494_2, i4 0)" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 57 'bitconcatenate' 'tmp_5_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.54ns)   --->   "%add_ln1494_3 = add i12 %tmp_5_cast, %zext_ln29_1" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 58 'add' 'add_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i12 %add_ln1494_3 to i64" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 59 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%conv_out_V_addr_2 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_4" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 60 'getelementptr' 'conv_out_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (3.25ns)   --->   "%conv_out_V_load = load i14* %conv_out_V_addr, align 2" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 61 'load' 'conv_out_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i14 %conv_out_V_load to i13" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 62 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %conv_out_V_load, 0" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 63 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.69ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494, i13 0" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 64 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i13 %select_ln29 to i14" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 65 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.91ns)   --->   "%add_ln1494_6 = add i8 %mul_ln1494_1, %zext_ln1494_5" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 66 'add' 'add_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1494_6, i4 0)" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 67 'bitconcatenate' 'tmp_9_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.54ns)   --->   "%add_ln1494_7 = add i12 %tmp_9_cast, %zext_ln29_1" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 68 'add' 'add_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i12 %add_ln1494_7 to i64" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 69 'zext' 'zext_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%conv_out_V_addr_3 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_7" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 70 'getelementptr' 'conv_out_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%conv_out_V_load_1 = load i14* %conv_out_V_addr_1, align 2" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 71 'load' 'conv_out_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_3 : Operation 72 [1/1] (2.20ns)   --->   "%icmp_ln1494_1 = icmp sgt i14 %conv_out_V_load_1, %zext_ln29_2" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 72 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.70ns)   --->   "%select_ln29_1 = select i1 %icmp_ln1494_1, i14 %conv_out_V_load_1, i14 %zext_ln29_2" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 73 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%conv_out_V_load_2 = load i14* %conv_out_V_addr_2, align 2" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 74 'load' 'conv_out_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_3 : Operation 75 [2/2] (3.25ns)   --->   "%conv_out_V_load_3 = load i14* %conv_out_V_addr_3, align 2" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 75 'load' 'conv_out_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_3 : Operation 76 [1/1] (1.65ns)   --->   "%c = add i3 1, %select_ln13" [cnn_ap_type/max_pool_2.cpp:16]   --->   Operation 76 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.18ns)   --->   "%select_ln13_4 = select i1 %icmp_ln13, i6 1, i6 %add_ln13" [cnn_ap_type/max_pool_2.cpp:13]   --->   Operation 77 'select' 'select_ln13_4' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.3>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 78 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 79 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %select_ln29_5 to i10" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 80 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 81 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %select_ln13_1 to i6" [cnn_ap_type/max_pool_2.cpp:36]   --->   Operation 82 'zext' 'zext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln13_1, i2 0)" [cnn_ap_type/max_pool_2.cpp:36]   --->   Operation 83 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i5 %tmp to i6" [cnn_ap_type/max_pool_2.cpp:36]   --->   Operation 84 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203 = add i6 %zext_ln203, %zext_ln203_1" [cnn_ap_type/max_pool_2.cpp:36]   --->   Operation 85 'add' 'add_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [cnn_ap_type/max_pool_2.cpp:17]   --->   Operation 86 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2)" [cnn_ap_type/max_pool_2.cpp:17]   --->   Operation 87 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [cnn_ap_type/max_pool_2.cpp:18]   --->   Operation 88 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 89 [1/2] (3.25ns)   --->   "%conv_out_V_load_2 = load i14* %conv_out_V_addr_2, align 2" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 89 'load' 'conv_out_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_4 : Operation 90 [1/1] (2.20ns)   --->   "%icmp_ln1494_2 = icmp sgt i14 %conv_out_V_load_2, %select_ln29_1" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 90 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.70ns)   --->   "%select_ln29_2 = select i1 %icmp_ln1494_2, i14 %conv_out_V_load_2, i14 %select_ln29_1" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 91 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/2] (3.25ns)   --->   "%conv_out_V_load_3 = load i14* %conv_out_V_addr_3, align 2" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 92 'load' 'conv_out_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_4 : Operation 93 [1/1] (2.20ns)   --->   "%icmp_ln1494_3 = icmp sgt i14 %conv_out_V_load_3, %select_ln29_2" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 93 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.70ns)   --->   "%select_ln29_3 = select i1 %icmp_ln1494_3, i14 %conv_out_V_load_3, i14 %select_ln29_2" [cnn_ap_type/max_pool_2.cpp:29]   --->   Operation 94 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i3 %select_ln13 to i6" [cnn_ap_type/max_pool_2.cpp:36]   --->   Operation 95 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln203_1 = add i6 %add_ln203, %zext_ln203_2" [cnn_ap_type/max_pool_2.cpp:36]   --->   Operation 96 'add' 'add_ln203_1' <Predicate = (!icmp_ln10)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_11_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln203_1, i4 0)" [cnn_ap_type/max_pool_2.cpp:36]   --->   Operation 97 'bitconcatenate' 'tmp_11_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.73ns)   --->   "%add_ln203_2 = add i10 %tmp_11_cast, %zext_ln29" [cnn_ap_type/max_pool_2.cpp:36]   --->   Operation 98 'add' 'add_ln203_2' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i10 %add_ln203_2 to i64" [cnn_ap_type/max_pool_2.cpp:36]   --->   Operation 99 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [400 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln203_3" [cnn_ap_type/max_pool_2.cpp:36]   --->   Operation 100 'getelementptr' 'max_pool_out_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_V_addr, align 2" [cnn_ap_type/max_pool_2.cpp:36]   --->   Operation 101 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_4)" [cnn_ap_type/max_pool_2.cpp:37]   --->   Operation 102 'specregionend' 'empty_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 103 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/max_pool_2.cpp:40]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10             (br               ) [ 011110]
indvar_flatten23    (phi              ) [ 001000]
f_0                 (phi              ) [ 001000]
indvar_flatten      (phi              ) [ 001000]
r_0                 (phi              ) [ 001000]
c_0                 (phi              ) [ 001000]
shl_ln              (bitconcatenate   ) [ 000000]
or_ln26             (or               ) [ 000000]
icmp_ln10           (icmp             ) [ 001110]
add_ln10            (add              ) [ 011110]
br_ln10             (br               ) [ 000000]
f                   (add              ) [ 000000]
icmp_ln13           (icmp             ) [ 000100]
select_ln29_4       (select           ) [ 000000]
select_ln29_5       (select           ) [ 011110]
zext_ln29_1         (zext             ) [ 000100]
select_ln29_6       (select           ) [ 000000]
select_ln29_7       (select           ) [ 000000]
xor_ln29            (xor              ) [ 000000]
icmp_ln16           (icmp             ) [ 000000]
and_ln29            (and              ) [ 000000]
r                   (add              ) [ 000000]
or_ln13             (or               ) [ 000000]
select_ln13         (select           ) [ 001110]
shl_ln26_mid1       (bitconcatenate   ) [ 000000]
select_ln13_1       (select           ) [ 011110]
select_ln13_2       (select           ) [ 000000]
zext_ln1494         (zext             ) [ 000000]
mul_ln1494          (mul              ) [ 000000]
or_ln26_1           (or               ) [ 000000]
select_ln13_3       (select           ) [ 000100]
shl_ln1             (bitconcatenate   ) [ 000000]
zext_ln1494_2       (zext             ) [ 000100]
add_ln1494          (add              ) [ 000000]
tmp_2_cast          (bitconcatenate   ) [ 000000]
add_ln1494_1        (add              ) [ 000000]
zext_ln1494_3       (zext             ) [ 000000]
conv_out_V_addr     (getelementptr    ) [ 000100]
or_ln27             (or               ) [ 000000]
zext_ln1494_5       (zext             ) [ 000100]
add_ln1494_4        (add              ) [ 000000]
tmp_7_cast          (bitconcatenate   ) [ 000000]
add_ln1494_5        (add              ) [ 000000]
zext_ln1494_6       (zext             ) [ 000000]
conv_out_V_addr_1   (getelementptr    ) [ 000100]
add_ln13            (add              ) [ 000100]
zext_ln1494_1       (zext             ) [ 000000]
mul_ln1494_1        (mul              ) [ 000000]
add_ln1494_2        (add              ) [ 000000]
tmp_5_cast          (bitconcatenate   ) [ 000000]
add_ln1494_3        (add              ) [ 000000]
zext_ln1494_4       (zext             ) [ 000000]
conv_out_V_addr_2   (getelementptr    ) [ 001010]
conv_out_V_load     (load             ) [ 000000]
trunc_ln1494        (trunc            ) [ 000000]
icmp_ln1494         (icmp             ) [ 000000]
select_ln29         (select           ) [ 000000]
zext_ln29_2         (zext             ) [ 000000]
add_ln1494_6        (add              ) [ 000000]
tmp_9_cast          (bitconcatenate   ) [ 000000]
add_ln1494_7        (add              ) [ 000000]
zext_ln1494_7       (zext             ) [ 000000]
conv_out_V_addr_3   (getelementptr    ) [ 001010]
conv_out_V_load_1   (load             ) [ 000000]
icmp_ln1494_1       (icmp             ) [ 000000]
select_ln29_1       (select           ) [ 001010]
c                   (add              ) [ 011010]
select_ln13_4       (select           ) [ 011010]
specloopname_ln0    (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
zext_ln29           (zext             ) [ 000000]
specloopname_ln0    (specloopname     ) [ 000000]
zext_ln203          (zext             ) [ 000000]
tmp                 (bitconcatenate   ) [ 000000]
zext_ln203_1        (zext             ) [ 000000]
add_ln203           (add              ) [ 000000]
specloopname_ln17   (specloopname     ) [ 000000]
tmp_4               (specregionbegin  ) [ 000000]
specpipeline_ln18   (specpipeline     ) [ 000000]
conv_out_V_load_2   (load             ) [ 000000]
icmp_ln1494_2       (icmp             ) [ 000000]
select_ln29_2       (select           ) [ 000000]
conv_out_V_load_3   (load             ) [ 000000]
icmp_ln1494_3       (icmp             ) [ 000000]
select_ln29_3       (select           ) [ 000000]
zext_ln203_2        (zext             ) [ 000000]
add_ln203_1         (add              ) [ 000000]
tmp_11_cast         (bitconcatenate   ) [ 000000]
add_ln203_2         (add              ) [ 000000]
zext_ln203_3        (zext             ) [ 000000]
max_pool_out_V_addr (getelementptr    ) [ 000000]
store_ln36          (store            ) [ 000000]
empty_35            (specregionend    ) [ 000000]
br_ln0              (br               ) [ 011110]
ret_ln40            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="conv_out_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="14" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="12" slack="0"/>
<pin id="82" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="11" slack="0"/>
<pin id="87" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="99" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="14" slack="0"/>
<pin id="101" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_V_load/2 conv_out_V_load_1/2 conv_out_V_load_2/3 conv_out_V_load_3/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="conv_out_V_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="14" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="12" slack="0"/>
<pin id="95" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr_1/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="conv_out_V_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="12" slack="0"/>
<pin id="107" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr_2/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="conv_out_V_addr_3_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="12" slack="0"/>
<pin id="114" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr_3/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="max_pool_out_V_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="14" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_V_addr/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln36_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="0"/>
<pin id="128" dir="0" index="1" bw="14" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="indvar_flatten23_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="1"/>
<pin id="134" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten23_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="f_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="1"/>
<pin id="145" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="f_0_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="5" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="indvar_flatten_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="1"/>
<pin id="156" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="6" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="r_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="1"/>
<pin id="167" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="r_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="c_0_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="1"/>
<pin id="178" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="c_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="3" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="or_ln26_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln10_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln10_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="f_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="5" slack="0"/>
<pin id="216" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln13_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="0" index="1" bw="6" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln29_4_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_4/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln29_5_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="5" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_5/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln29_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln29_6_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_6/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln29_7_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_7/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="xor_ln29_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln16_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="and_ln29_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="r_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="3" slack="0"/>
<pin id="282" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="or_ln13_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln13_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="shl_ln26_mid1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="3" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_mid1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln13_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="0" index="2" bw="3" slack="0"/>
<pin id="311" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln13_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="0" index="2" bw="4" slack="0"/>
<pin id="319" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln1494_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="mul_ln1494_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="or_ln26_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln13_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="shl_ln1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="3" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln1494_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_2/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln1494_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_2_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln1494_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="0"/>
<pin id="375" dir="0" index="1" bw="5" slack="0"/>
<pin id="376" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln1494_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_ln27_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln1494_5_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_5/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln1494_4_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_4/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_7_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln1494_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="0"/>
<pin id="411" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_5/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln1494_6_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="12" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_6/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln13_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln1494_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="1"/>
<pin id="427" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="mul_ln1494_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494_1/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln1494_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="4" slack="1"/>
<pin id="437" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_2/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_5_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="12" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln1494_3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="0" index="1" bw="5" slack="1"/>
<pin id="450" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_3/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln1494_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_4/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln1494_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="14" slack="0"/>
<pin id="459" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln1494_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="14" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln29_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="13" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln29_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="13" slack="0"/>
<pin id="477" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln1494_6_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="1"/>
<pin id="482" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_6/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_9_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln1494_7_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="0" index="1" bw="5" slack="1"/>
<pin id="495" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_7/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln1494_7_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="12" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_7/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln1494_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="14" slack="0"/>
<pin id="504" dir="0" index="1" bw="13" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln29_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="14" slack="0"/>
<pin id="511" dir="0" index="2" bw="13" slack="0"/>
<pin id="512" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="c_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="3" slack="1"/>
<pin id="519" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="select_ln13_4_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="6" slack="1"/>
<pin id="525" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_4/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln29_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="2"/>
<pin id="529" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln203_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="2"/>
<pin id="532" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="0" index="1" bw="3" slack="2"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln203_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln203_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="0"/>
<pin id="547" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln1494_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="14" slack="0"/>
<pin id="552" dir="0" index="1" bw="14" slack="1"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="select_ln29_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="14" slack="0"/>
<pin id="558" dir="0" index="2" bw="14" slack="1"/>
<pin id="559" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln1494_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="14" slack="0"/>
<pin id="564" dir="0" index="1" bw="14" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln29_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="14" slack="0"/>
<pin id="571" dir="0" index="2" bw="14" slack="0"/>
<pin id="572" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_3/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln203_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="3" slack="2"/>
<pin id="579" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln203_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="0"/>
<pin id="582" dir="0" index="1" bw="3" slack="0"/>
<pin id="583" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_11_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="0"/>
<pin id="588" dir="0" index="1" bw="6" slack="0"/>
<pin id="589" dir="0" index="2" bw="1" slack="0"/>
<pin id="590" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_cast/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln203_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="10" slack="0"/>
<pin id="596" dir="0" index="1" bw="5" slack="0"/>
<pin id="597" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_2/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln203_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="10" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/4 "/>
</bind>
</comp>

<comp id="605" class="1005" name="icmp_ln10_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="609" class="1005" name="add_ln10_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="9" slack="0"/>
<pin id="611" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="614" class="1005" name="icmp_ln13_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="619" class="1005" name="select_ln29_5_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="0"/>
<pin id="621" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln29_5 "/>
</bind>
</comp>

<comp id="625" class="1005" name="zext_ln29_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="12" slack="1"/>
<pin id="627" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln29_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="select_ln13_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="1"/>
<pin id="633" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="637" class="1005" name="select_ln13_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="3" slack="0"/>
<pin id="639" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="select_ln13_3_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="1"/>
<pin id="646" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="zext_ln1494_2_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="1"/>
<pin id="651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_2 "/>
</bind>
</comp>

<comp id="654" class="1005" name="conv_out_V_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="11" slack="1"/>
<pin id="656" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="zext_ln1494_5_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="1"/>
<pin id="661" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_5 "/>
</bind>
</comp>

<comp id="664" class="1005" name="conv_out_V_addr_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="1"/>
<pin id="666" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="add_ln13_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="1"/>
<pin id="671" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="674" class="1005" name="conv_out_V_addr_2_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="1"/>
<pin id="676" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr_2 "/>
</bind>
</comp>

<comp id="679" class="1005" name="conv_out_V_addr_3_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="1"/>
<pin id="681" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr_3 "/>
</bind>
</comp>

<comp id="684" class="1005" name="select_ln29_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="14" slack="1"/>
<pin id="686" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="c_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="3" slack="1"/>
<pin id="692" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="695" class="1005" name="select_ln13_4_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="6" slack="1"/>
<pin id="697" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="91" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="103" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="169" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="136" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="136" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="147" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="158" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="169" pin="4"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="219" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="213" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="147" pin="4"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="219" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="187" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="219" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="195" pin="2"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="219" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="180" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="261" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="225" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="273" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="219" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="10" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="180" pin="4"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="12" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="279" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="273" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="279" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="225" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="273" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="299" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="245" pin="3"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="299" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="16" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="273" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="253" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="291" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="14" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="327" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="36" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="26" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="241" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="388"><net_src comp="347" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="16" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="327" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="36" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="26" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="241" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="423"><net_src comp="40" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="158" pin="4"/><net_sink comp="419" pin=1"/></net>

<net id="432"><net_src comp="34" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="36" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="26" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="439" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="460"><net_src comp="85" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="85" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="42" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="457" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="44" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="467" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="428" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="489"><net_src comp="36" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="26" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="506"><net_src comp="85" pin="7"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="475" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="85" pin="7"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="475" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="32" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="40" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="538"><net_src comp="56" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="58" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="543"><net_src comp="533" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="530" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="85" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="85" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="85" pin="7"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="555" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="85" pin="7"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="555" pin="3"/><net_sink comp="568" pin=2"/></net>

<net id="576"><net_src comp="568" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="584"><net_src comp="544" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="74" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="580" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="26" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="527" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="608"><net_src comp="201" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="207" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="617"><net_src comp="219" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="622"><net_src comp="233" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="628"><net_src comp="241" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="634"><net_src comp="291" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="640"><net_src comp="307" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="647"><net_src comp="339" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="652"><net_src comp="355" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="657"><net_src comp="78" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="662"><net_src comp="390" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="667"><net_src comp="91" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="672"><net_src comp="419" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="677"><net_src comp="103" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="682"><net_src comp="110" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="687"><net_src comp="508" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="693"><net_src comp="516" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="698"><net_src comp="521" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="158" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_V | {4 }
 - Input state : 
	Port: max_pool_2 : conv_out_V | {2 3 4 }
  - Chain level:
	State 1
	State 2
		shl_ln : 1
		or_ln26 : 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln29_4 : 2
		select_ln29_5 : 2
		zext_ln29_1 : 3
		select_ln29_6 : 2
		select_ln29_7 : 2
		xor_ln29 : 2
		icmp_ln16 : 1
		and_ln29 : 2
		r : 3
		or_ln13 : 2
		select_ln13 : 2
		shl_ln26_mid1 : 4
		select_ln13_1 : 2
		select_ln13_2 : 5
		zext_ln1494 : 6
		mul_ln1494 : 7
		or_ln26_1 : 5
		select_ln13_3 : 5
		shl_ln1 : 3
		zext_ln1494_2 : 4
		add_ln1494 : 5
		tmp_2_cast : 6
		add_ln1494_1 : 7
		zext_ln1494_3 : 8
		conv_out_V_addr : 9
		conv_out_V_load : 10
		or_ln27 : 4
		zext_ln1494_5 : 4
		add_ln1494_4 : 5
		tmp_7_cast : 6
		add_ln1494_5 : 7
		zext_ln1494_6 : 8
		conv_out_V_addr_1 : 9
		conv_out_V_load_1 : 10
		add_ln13 : 1
	State 3
		mul_ln1494_1 : 1
		add_ln1494_2 : 2
		tmp_5_cast : 3
		add_ln1494_3 : 4
		zext_ln1494_4 : 5
		conv_out_V_addr_2 : 6
		trunc_ln1494 : 1
		icmp_ln1494 : 1
		select_ln29 : 2
		zext_ln29_2 : 3
		add_ln1494_6 : 2
		tmp_9_cast : 3
		add_ln1494_7 : 4
		zext_ln1494_7 : 5
		conv_out_V_addr_3 : 6
		icmp_ln1494_1 : 4
		select_ln29_1 : 5
		conv_out_V_load_2 : 7
		conv_out_V_load_3 : 7
	State 4
		zext_ln203_1 : 1
		add_ln203 : 2
		icmp_ln1494_2 : 1
		select_ln29_2 : 2
		icmp_ln1494_3 : 3
		select_ln29_3 : 4
		add_ln203_1 : 3
		tmp_11_cast : 4
		add_ln203_2 : 5
		zext_ln203_3 : 6
		max_pool_out_V_addr : 7
		store_ln36 : 8
		empty_35 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_207   |    0    |    0    |    15   |
|          |       f_fu_213       |    0    |    0    |    15   |
|          |       r_fu_279       |    0    |    0    |    12   |
|          |   add_ln1494_fu_359  |    0    |    0    |    15   |
|          |  add_ln1494_1_fu_373 |    0    |    0    |    12   |
|          |  add_ln1494_4_fu_394 |    0    |    0    |    15   |
|          |  add_ln1494_5_fu_408 |    0    |    0    |    12   |
|    add   |    add_ln13_fu_419   |    0    |    0    |    15   |
|          |  add_ln1494_2_fu_434 |    0    |    0    |    15   |
|          |  add_ln1494_3_fu_447 |    0    |    0    |    12   |
|          |  add_ln1494_6_fu_479 |    0    |    0    |    15   |
|          |  add_ln1494_7_fu_492 |    0    |    0    |    12   |
|          |       c_fu_516       |    0    |    0    |    12   |
|          |   add_ln203_fu_544   |    0    |    0    |    8    |
|          |  add_ln203_1_fu_580  |    0    |    0    |    8    |
|          |  add_ln203_2_fu_594  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          | select_ln29_4_fu_225 |    0    |    0    |    3    |
|          | select_ln29_5_fu_233 |    0    |    0    |    5    |
|          | select_ln29_6_fu_245 |    0    |    0    |    4    |
|          | select_ln29_7_fu_253 |    0    |    0    |    4    |
|          |  select_ln13_fu_291  |    0    |    0    |    3    |
|          | select_ln13_1_fu_307 |    0    |    0    |    3    |
|  select  | select_ln13_2_fu_315 |    0    |    0    |    4    |
|          | select_ln13_3_fu_339 |    0    |    0    |    4    |
|          |  select_ln29_fu_467  |    0    |    0    |    13   |
|          | select_ln29_1_fu_508 |    0    |    0    |    14   |
|          | select_ln13_4_fu_521 |    0    |    0    |    6    |
|          | select_ln29_2_fu_555 |    0    |    0    |    14   |
|          | select_ln29_3_fu_568 |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_201   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_219   |    0    |    0    |    11   |
|          |   icmp_ln16_fu_267   |    0    |    0    |    9    |
|   icmp   |  icmp_ln1494_fu_461  |    0    |    0    |    13   |
|          | icmp_ln1494_1_fu_502 |    0    |    0    |    13   |
|          | icmp_ln1494_2_fu_550 |    0    |    0    |    13   |
|          | icmp_ln1494_3_fu_562 |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1494_fu_327  |    0    |    0    |    17   |
|          |  mul_ln1494_1_fu_428 |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln26_fu_195    |    0    |    0    |    0    |
|    or    |    or_ln13_fu_285    |    0    |    0    |    2    |
|          |   or_ln26_1_fu_333   |    0    |    0    |    0    |
|          |    or_ln27_fu_384    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_261   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln29_fu_273   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_187    |    0    |    0    |    0    |
|          | shl_ln26_mid1_fu_299 |    0    |    0    |    0    |
|          |    shl_ln1_fu_347    |    0    |    0    |    0    |
|          |   tmp_2_cast_fu_365  |    0    |    0    |    0    |
|bitconcatenate|   tmp_7_cast_fu_400  |    0    |    0    |    0    |
|          |   tmp_5_cast_fu_439  |    0    |    0    |    0    |
|          |   tmp_9_cast_fu_484  |    0    |    0    |    0    |
|          |      tmp_fu_533      |    0    |    0    |    0    |
|          |  tmp_11_cast_fu_586  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln29_1_fu_241  |    0    |    0    |    0    |
|          |  zext_ln1494_fu_323  |    0    |    0    |    0    |
|          | zext_ln1494_2_fu_355 |    0    |    0    |    0    |
|          | zext_ln1494_3_fu_379 |    0    |    0    |    0    |
|          | zext_ln1494_5_fu_390 |    0    |    0    |    0    |
|          | zext_ln1494_6_fu_414 |    0    |    0    |    0    |
|          | zext_ln1494_1_fu_425 |    0    |    0    |    0    |
|   zext   | zext_ln1494_4_fu_452 |    0    |    0    |    0    |
|          |  zext_ln29_2_fu_475  |    0    |    0    |    0    |
|          | zext_ln1494_7_fu_497 |    0    |    0    |    0    |
|          |   zext_ln29_fu_527   |    0    |    0    |    0    |
|          |   zext_ln203_fu_530  |    0    |    0    |    0    |
|          |  zext_ln203_1_fu_540 |    0    |    0    |    0    |
|          |  zext_ln203_2_fu_577 |    0    |    0    |    0    |
|          |  zext_ln203_3_fu_600 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln1494_fu_457 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   423   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln10_reg_609    |    9   |
|     add_ln13_reg_669    |    6   |
|       c_0_reg_176       |    3   |
|        c_reg_690        |    3   |
|conv_out_V_addr_1_reg_664|   11   |
|conv_out_V_addr_2_reg_674|   11   |
|conv_out_V_addr_3_reg_679|   11   |
| conv_out_V_addr_reg_654 |   11   |
|       f_0_reg_143       |    5   |
|    icmp_ln10_reg_605    |    1   |
|    icmp_ln13_reg_614    |    1   |
| indvar_flatten23_reg_132|    9   |
|  indvar_flatten_reg_154 |    6   |
|       r_0_reg_165       |    3   |
|  select_ln13_1_reg_637  |    3   |
|  select_ln13_3_reg_644  |    4   |
|  select_ln13_4_reg_695  |    6   |
|   select_ln13_reg_631   |    3   |
|  select_ln29_1_reg_684  |   14   |
|  select_ln29_5_reg_619  |    5   |
|  zext_ln1494_2_reg_649  |    8   |
|  zext_ln1494_5_reg_659  |    8   |
|   zext_ln29_1_reg_625   |   12   |
+-------------------------+--------+
|          Total          |   153  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   4  |  11  |   44   ||    21   |
| grp_access_fu_85 |  p2  |   4  |   0  |    0   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   44   ||  3.721  ||    42   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   423  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   42   |
|  Register |    -   |    -   |   153  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   153  |   465  |
+-----------+--------+--------+--------+--------+
