Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 17:34:37 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.860        0.000                      0                  445        0.100        0.000                      0                  445        3.000        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.860        0.000                      0                  445        0.100        0.000                      0                  445        3.000        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 2.605ns (42.577%)  route 3.513ns (57.423%))
  Logic Levels:           11  (CARRY4=8 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.973     0.973    done_reg1/clk
    SLICE_X43Y76         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg1/out_reg[0]/Q
                         net (fo=10, routed)          1.335     2.764    fsm6/done_reg1_out
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.149     2.913 f  fsm6/out[3]_i_4__2/O
                         net (fo=10, routed)          0.633     3.546    fsm5/out_reg[3]
    SLICE_X43Y78         LUT5 (Prop_lut5_I0_O)        0.332     3.878 f  fsm5/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.733     4.611    fsm1/out_reg[1]_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.735 r  fsm1/C_addr0[3]_INST_0_i_1/O
                         net (fo=78, routed)          0.803     5.538    fsm0/DI[0]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.064 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.073    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.187 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.187    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.301 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.301    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.415 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.415    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.529    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.643 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    fsm0/out_reg[23]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.757 r  fsm0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    fsm0/out_reg[27]_i_1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.091 r  fsm0/out_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     7.091    fsm0/incr0_out[29]
    SLICE_X44Y81         FDRE                                         r  fsm0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=168, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y81         FDRE                                         r  fsm0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y81         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.584ns (42.379%)  route 3.513ns (57.621%))
  Logic Levels:           11  (CARRY4=8 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.973     0.973    done_reg1/clk
    SLICE_X43Y76         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg1/out_reg[0]/Q
                         net (fo=10, routed)          1.335     2.764    fsm6/done_reg1_out
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.149     2.913 f  fsm6/out[3]_i_4__2/O
                         net (fo=10, routed)          0.633     3.546    fsm5/out_reg[3]
    SLICE_X43Y78         LUT5 (Prop_lut5_I0_O)        0.332     3.878 f  fsm5/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.733     4.611    fsm1/out_reg[1]_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.735 r  fsm1/C_addr0[3]_INST_0_i_1/O
                         net (fo=78, routed)          0.803     5.538    fsm0/DI[0]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.064 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.073    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.187 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.187    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.301 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.301    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.415 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.415    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.529    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.643 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    fsm0/out_reg[23]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.757 r  fsm0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    fsm0/out_reg[27]_i_1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.070 r  fsm0/out_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     7.070    fsm0/incr0_out[31]
    SLICE_X44Y81         FDRE                                         r  fsm0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=168, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y81         FDRE                                         r  fsm0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y81         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 2.572ns (42.295%)  route 3.509ns (57.705%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.973     0.973    done_reg0/clk
    SLICE_X42Y77         FDRE                                         r  done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg0/out_reg[0]/Q
                         net (fo=2, routed)           1.020     2.511    fsm5/done_reg0_out
    SLICE_X42Y77         LUT4 (Prop_lut4_I0_O)        0.124     2.635 f  fsm5/C_addr0[3]_INST_0_i_33/O
                         net (fo=4, routed)           0.802     3.437    fsm5/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124     3.561 f  fsm5/C_addr0[3]_INST_0_i_12/O
                         net (fo=6, routed)           0.963     4.523    fsm3/out_reg[1]_2
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.647 r  fsm3/out[31]_i_2__2/O
                         net (fo=67, routed)          0.716     5.363    fsm2/incr2_left1
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.487 r  fsm2/out[3]_i_4__5/O
                         net (fo=1, routed)           0.000     5.487    fsm2/incr2_right[1]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.020 r  fsm2/out_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.020    fsm2/out_reg[3]_i_1__1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.137 r  fsm2/out_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.137    fsm2/out_reg[7]_i_1__1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.254 r  fsm2/out_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.254    fsm2/out_reg[11]_i_1__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.371 r  fsm2/out_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     6.380    fsm2/out_reg[15]_i_1__1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.497 r  fsm2/out_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.497    fsm2/out_reg[19]_i_1__1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.614 r  fsm2/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.614    fsm2/out_reg[23]_i_1__1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.731 r  fsm2/out_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.731    fsm2/out_reg[27]_i_1__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.054 r  fsm2/out_reg[31]_i_3__1/O[1]
                         net (fo=1, routed)           0.000     7.054    fsm2/incr2_out[29]
    SLICE_X36Y78         FDRE                                         r  fsm2/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=168, unset)          0.924     7.924    fsm2/clk
    SLICE_X36Y78         FDRE                                         r  fsm2/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y78         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm2/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 2.564ns (42.219%)  route 3.509ns (57.781%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.973     0.973    done_reg0/clk
    SLICE_X42Y77         FDRE                                         r  done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg0/out_reg[0]/Q
                         net (fo=2, routed)           1.020     2.511    fsm5/done_reg0_out
    SLICE_X42Y77         LUT4 (Prop_lut4_I0_O)        0.124     2.635 f  fsm5/C_addr0[3]_INST_0_i_33/O
                         net (fo=4, routed)           0.802     3.437    fsm5/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124     3.561 f  fsm5/C_addr0[3]_INST_0_i_12/O
                         net (fo=6, routed)           0.963     4.523    fsm3/out_reg[1]_2
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.647 r  fsm3/out[31]_i_2__2/O
                         net (fo=67, routed)          0.716     5.363    fsm2/incr2_left1
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.487 r  fsm2/out[3]_i_4__5/O
                         net (fo=1, routed)           0.000     5.487    fsm2/incr2_right[1]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.020 r  fsm2/out_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.020    fsm2/out_reg[3]_i_1__1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.137 r  fsm2/out_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.137    fsm2/out_reg[7]_i_1__1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.254 r  fsm2/out_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.254    fsm2/out_reg[11]_i_1__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.371 r  fsm2/out_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     6.380    fsm2/out_reg[15]_i_1__1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.497 r  fsm2/out_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.497    fsm2/out_reg[19]_i_1__1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.614 r  fsm2/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.614    fsm2/out_reg[23]_i_1__1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.731 r  fsm2/out_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.731    fsm2/out_reg[27]_i_1__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.046 r  fsm2/out_reg[31]_i_3__1/O[3]
                         net (fo=1, routed)           0.000     7.046    fsm2/incr2_out[31]
    SLICE_X36Y78         FDRE                                         r  fsm2/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=168, unset)          0.924     7.924    fsm2/clk
    SLICE_X36Y78         FDRE                                         r  fsm2/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y78         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm2/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.046    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 2.510ns (41.672%)  route 3.513ns (58.328%))
  Logic Levels:           11  (CARRY4=8 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.973     0.973    done_reg1/clk
    SLICE_X43Y76         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg1/out_reg[0]/Q
                         net (fo=10, routed)          1.335     2.764    fsm6/done_reg1_out
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.149     2.913 f  fsm6/out[3]_i_4__2/O
                         net (fo=10, routed)          0.633     3.546    fsm5/out_reg[3]
    SLICE_X43Y78         LUT5 (Prop_lut5_I0_O)        0.332     3.878 f  fsm5/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.733     4.611    fsm1/out_reg[1]_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.735 r  fsm1/C_addr0[3]_INST_0_i_1/O
                         net (fo=78, routed)          0.803     5.538    fsm0/DI[0]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.064 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.073    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.187 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.187    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.301 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.301    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.415 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.415    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.529    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.643 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    fsm0/out_reg[23]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.757 r  fsm0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    fsm0/out_reg[27]_i_1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.996 r  fsm0/out_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     6.996    fsm0/incr0_out[30]
    SLICE_X44Y81         FDRE                                         r  fsm0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=168, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y81         FDRE                                         r  fsm0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y81         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 2.494ns (41.516%)  route 3.513ns (58.484%))
  Logic Levels:           11  (CARRY4=8 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.973     0.973    done_reg1/clk
    SLICE_X43Y76         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg1/out_reg[0]/Q
                         net (fo=10, routed)          1.335     2.764    fsm6/done_reg1_out
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.149     2.913 f  fsm6/out[3]_i_4__2/O
                         net (fo=10, routed)          0.633     3.546    fsm5/out_reg[3]
    SLICE_X43Y78         LUT5 (Prop_lut5_I0_O)        0.332     3.878 f  fsm5/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.733     4.611    fsm1/out_reg[1]_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.735 r  fsm1/C_addr0[3]_INST_0_i_1/O
                         net (fo=78, routed)          0.803     5.538    fsm0/DI[0]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.064 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.073    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.187 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.187    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.301 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.301    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.415 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.415    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.529    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.643 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    fsm0/out_reg[23]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.757 r  fsm0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    fsm0/out_reg[27]_i_1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.980 r  fsm0/out_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     6.980    fsm0/incr0_out[28]
    SLICE_X44Y81         FDRE                                         r  fsm0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=168, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y81         FDRE                                         r  fsm0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y81         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 2.491ns (41.487%)  route 3.513ns (58.513%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.973     0.973    done_reg1/clk
    SLICE_X43Y76         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg1/out_reg[0]/Q
                         net (fo=10, routed)          1.335     2.764    fsm6/done_reg1_out
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.149     2.913 f  fsm6/out[3]_i_4__2/O
                         net (fo=10, routed)          0.633     3.546    fsm5/out_reg[3]
    SLICE_X43Y78         LUT5 (Prop_lut5_I0_O)        0.332     3.878 f  fsm5/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.733     4.611    fsm1/out_reg[1]_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.735 r  fsm1/C_addr0[3]_INST_0_i_1/O
                         net (fo=78, routed)          0.803     5.538    fsm0/DI[0]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.064 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.073    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.187 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.187    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.301 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.301    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.415 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.415    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.529    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.643 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    fsm0/out_reg[23]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.977 r  fsm0/out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.977    fsm0/incr0_out[25]
    SLICE_X44Y80         FDRE                                         r  fsm0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=168, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y80         FDRE                                         r  fsm0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 2.470ns (41.282%)  route 3.513ns (58.718%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.973     0.973    done_reg1/clk
    SLICE_X43Y76         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg1/out_reg[0]/Q
                         net (fo=10, routed)          1.335     2.764    fsm6/done_reg1_out
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.149     2.913 f  fsm6/out[3]_i_4__2/O
                         net (fo=10, routed)          0.633     3.546    fsm5/out_reg[3]
    SLICE_X43Y78         LUT5 (Prop_lut5_I0_O)        0.332     3.878 f  fsm5/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.733     4.611    fsm1/out_reg[1]_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.735 r  fsm1/C_addr0[3]_INST_0_i_1/O
                         net (fo=78, routed)          0.803     5.538    fsm0/DI[0]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.064 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.073    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.187 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.187    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.301 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.301    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.415 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.415    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.529    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.643 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    fsm0/out_reg[23]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.956 r  fsm0/out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.956    fsm0/incr0_out[27]
    SLICE_X44Y80         FDRE                                         r  fsm0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=168, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y80         FDRE                                         r  fsm0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 2.488ns (41.487%)  route 3.509ns (58.513%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.973     0.973    done_reg0/clk
    SLICE_X42Y77         FDRE                                         r  done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg0/out_reg[0]/Q
                         net (fo=2, routed)           1.020     2.511    fsm5/done_reg0_out
    SLICE_X42Y77         LUT4 (Prop_lut4_I0_O)        0.124     2.635 f  fsm5/C_addr0[3]_INST_0_i_33/O
                         net (fo=4, routed)           0.802     3.437    fsm5/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124     3.561 f  fsm5/C_addr0[3]_INST_0_i_12/O
                         net (fo=6, routed)           0.963     4.523    fsm3/out_reg[1]_2
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.647 r  fsm3/out[31]_i_2__2/O
                         net (fo=67, routed)          0.716     5.363    fsm2/incr2_left1
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.487 r  fsm2/out[3]_i_4__5/O
                         net (fo=1, routed)           0.000     5.487    fsm2/incr2_right[1]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.020 r  fsm2/out_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.020    fsm2/out_reg[3]_i_1__1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.137 r  fsm2/out_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.137    fsm2/out_reg[7]_i_1__1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.254 r  fsm2/out_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.254    fsm2/out_reg[11]_i_1__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.371 r  fsm2/out_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     6.380    fsm2/out_reg[15]_i_1__1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.497 r  fsm2/out_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.497    fsm2/out_reg[19]_i_1__1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.614 r  fsm2/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.614    fsm2/out_reg[23]_i_1__1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.731 r  fsm2/out_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.731    fsm2/out_reg[27]_i_1__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.970 r  fsm2/out_reg[31]_i_3__1/O[2]
                         net (fo=1, routed)           0.000     6.970    fsm2/incr2_out[30]
    SLICE_X36Y78         FDRE                                         r  fsm2/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=168, unset)          0.924     7.924    fsm2/clk
    SLICE_X36Y78         FDRE                                         r  fsm2/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y78         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm2/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 2.468ns (41.291%)  route 3.509ns (58.709%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.973     0.973    done_reg0/clk
    SLICE_X42Y77         FDRE                                         r  done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  done_reg0/out_reg[0]/Q
                         net (fo=2, routed)           1.020     2.511    fsm5/done_reg0_out
    SLICE_X42Y77         LUT4 (Prop_lut4_I0_O)        0.124     2.635 f  fsm5/C_addr0[3]_INST_0_i_33/O
                         net (fo=4, routed)           0.802     3.437    fsm5/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124     3.561 f  fsm5/C_addr0[3]_INST_0_i_12/O
                         net (fo=6, routed)           0.963     4.523    fsm3/out_reg[1]_2
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.647 r  fsm3/out[31]_i_2__2/O
                         net (fo=67, routed)          0.716     5.363    fsm2/incr2_left1
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.487 r  fsm2/out[3]_i_4__5/O
                         net (fo=1, routed)           0.000     5.487    fsm2/incr2_right[1]
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.020 r  fsm2/out_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.020    fsm2/out_reg[3]_i_1__1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.137 r  fsm2/out_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.137    fsm2/out_reg[7]_i_1__1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.254 r  fsm2/out_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.254    fsm2/out_reg[11]_i_1__1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.371 r  fsm2/out_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     6.380    fsm2/out_reg[15]_i_1__1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.497 r  fsm2/out_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.497    fsm2/out_reg[19]_i_1__1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.614 r  fsm2/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.614    fsm2/out_reg[23]_i_1__1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.731 r  fsm2/out_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.731    fsm2/out_reg[27]_i_1__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.950 r  fsm2/out_reg[31]_i_3__1/O[0]
                         net (fo=1, routed)           0.000     6.950    fsm2/incr2_out[28]
    SLICE_X36Y78         FDRE                                         r  fsm2/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=168, unset)          0.924     7.924    fsm2/clk
    SLICE_X36Y78         FDRE                                         r  fsm2/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y78         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm2/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  1.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.410     0.410    mult1/clk
    SLICE_X35Y74         FDRE                                         r  mult1/out_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg/Q
                         net (fo=1, routed)           0.056     0.607    mult1/out_tmp_reg_n_0
    SLICE_X35Y74         FDRE                                         r  mult1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.432     0.432    mult1/clk
    SLICE_X35Y74         FDRE                                         r  mult1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y74         FDRE (Hold_fdre_C_D)         0.075     0.507    mult1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.410     0.410    mult2/clk
    SLICE_X35Y74         FDRE                                         r  mult2/out_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg/Q
                         net (fo=1, routed)           0.056     0.607    mult2/out_tmp
    SLICE_X35Y74         FDRE                                         r  mult2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.432     0.432    mult2/clk
    SLICE_X35Y74         FDRE                                         r  mult2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y74         FDRE (Hold_fdre_C_D)         0.071     0.503    mult2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.264%)  route 0.106ns (33.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.410     0.410    cond_stored0/clk
    SLICE_X38Y77         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  cond_stored0/out_reg[0]/Q
                         net (fo=5, routed)           0.106     0.681    fsm4/cond_stored0_out
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.726 r  fsm4/out[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.726    cond_computed0/out_reg[0]_0
    SLICE_X39Y77         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.432     0.432    cond_computed0/clk
    SLICE_X39Y77         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y77         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 fsm4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.149%)  route 0.145ns (43.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.410     0.410    fsm4/clk
    SLICE_X39Y77         FDRE                                         r  fsm4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm4/out_reg[0]/Q
                         net (fo=8, routed)           0.145     0.696    fsm4/out_reg_n_0_[0]
    SLICE_X39Y77         LUT6 (Prop_lut6_I4_O)        0.045     0.741 r  fsm4/out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.741    fsm4/out[0]_i_1__0_n_0
    SLICE_X39Y77         FDRE                                         r  fsm4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.432     0.432    fsm4/clk
    SLICE_X39Y77         FDRE                                         r  fsm4/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y77         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.456%)  route 0.175ns (48.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.410     0.410    cond_computed0/clk
    SLICE_X39Y77         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.175     0.727    fsm5/cond_computed0_out
    SLICE_X38Y77         LUT4 (Prop_lut4_I1_O)        0.045     0.772 r  fsm5/out[0]_i_1__10/O
                         net (fo=1, routed)           0.000     0.772    cond_stored0/out_reg[0]_2
    SLICE_X38Y77         FDRE                                         r  cond_stored0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.432     0.432    cond_stored0/clk
    SLICE_X38Y77         FDRE                                         r  cond_stored0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y77         FDRE (Hold_fdre_C_D)         0.120     0.552    cond_stored0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.954%)  route 0.179ns (49.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.410     0.410    fsm6/clk
    SLICE_X40Y76         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm6/out_reg[0]/Q
                         net (fo=10, routed)          0.179     0.730    fsm6/fsm6_out[0]
    SLICE_X42Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.775 r  fsm6/out[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.775    cond_computed1/out_reg[0]_0
    SLICE_X42Y76         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.432     0.432    cond_computed1/clk
    SLICE_X42Y76         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.120     0.552    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 k0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.410     0.410    k0/clk
    SLICE_X35Y75         FDRE                                         r  k0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[0]/Q
                         net (fo=5, routed)           0.178     0.729    k0/k0_out[0]
    SLICE_X35Y75         LUT2 (Prop_lut2_I1_O)        0.042     0.771 r  k0/out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.771    k0/out[1]_i_1__2_n_0
    SLICE_X35Y75         FDRE                                         r  k0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.432     0.432    k0/clk
    SLICE_X35Y75         FDRE                                         r  k0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.107     0.539    k0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.410     0.410    j0/clk
    SLICE_X43Y77         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[0]/Q
                         net (fo=5, routed)           0.179     0.731    j0/j0_out[0]
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.042     0.773 r  j0/out[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.773    j0/out[1]_i_1__1_n_0
    SLICE_X43Y77         FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.432     0.432    j0/clk
    SLICE_X43Y77         FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y77         FDRE (Hold_fdre_C_D)         0.107     0.539    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 j1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.410     0.410    j1/clk
    SLICE_X41Y78         FDRE                                         r  j1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j1/out_reg[2]/Q
                         net (fo=4, routed)           0.180     0.732    j1/Q[2]
    SLICE_X41Y78         LUT5 (Prop_lut5_I4_O)        0.042     0.774 r  j1/out[3]_i_2__2/O
                         net (fo=1, routed)           0.000     0.774    j1/j1_in[3]
    SLICE_X41Y78         FDRE                                         r  j1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.432     0.432    j1/clk
    SLICE_X41Y78         FDRE                                         r  j1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y78         FDRE (Hold_fdre_C_D)         0.107     0.539    j1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 k0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.506%)  route 0.180ns (49.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.410     0.410    k0/clk
    SLICE_X35Y75         FDRE                                         r  k0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[0]/Q
                         net (fo=5, routed)           0.180     0.731    k0/k0_out[0]
    SLICE_X35Y75         LUT4 (Prop_lut4_I3_O)        0.043     0.774 r  k0/out[3]_i_3__5/O
                         net (fo=1, routed)           0.000     0.774    k0/out[3]_i_3__5_n_0
    SLICE_X35Y75         FDRE                                         r  k0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=168, unset)          0.432     0.432    k0/clk
    SLICE_X35Y75         FDRE                                         r  k0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.107     0.539    k0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X42Y75  C_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X39Y77  cond_computed0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X42Y76  cond_computed1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y77  cond_stored0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X43Y76  cond_stored1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X42Y77  done_reg0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X43Y76  done_reg1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X44Y78  fsm0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X44Y78  fsm0/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X44Y78  fsm0/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X42Y75  C_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y77  cond_computed0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X42Y76  cond_computed1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y77  cond_stored0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X43Y76  cond_stored1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X42Y77  done_reg0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X43Y76  done_reg1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X44Y78  fsm0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X44Y78  fsm0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X44Y78  fsm0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X42Y75  C_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y77  cond_computed0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X42Y76  cond_computed1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y77  cond_stored0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X43Y76  cond_stored1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X42Y77  done_reg0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X43Y76  done_reg1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X44Y78  fsm0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X44Y78  fsm0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X44Y78  fsm0/out_reg[18]/C



