//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0

.visible .entry Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0(
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_0,
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_1,
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_2,
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_3,
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_4,
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_5,
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_6,
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_7
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<113>;
	.reg .b64 	%rd<33>;


	ld.param.u64 	%rd1, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_2];
	ld.param.u64 	%rd4, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_3];
	ld.param.u64 	%rd5, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_4];
	ld.param.u64 	%rd6, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_5];
	ld.param.u64 	%rd7, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_6];
	ld.param.u64 	%rd8, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_5381732229359093874_kernel0_param_7];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 128;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_18;
	bra.uni 	BB0_1;

BB0_18:
	cvta.to.global.u64 	%rd27, %rd1;
	shl.b32 	%r87, %r2, 2;
	shl.b32 	%r88, %r1, 10;
	add.s32 	%r89, %r87, %r88;
	mul.wide.s32 	%rd28, %r89, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.v4.f32 	{%f7, %f8, %f9, %f10}, [%rd29];
	shr.s32 	%r90, %r1, 31;
	shr.u32 	%r91, %r90, 25;
	add.s32 	%r92, %r1, %r91;
	and.b32  	%r93, %r92, 4194176;
	sub.s32 	%r94, %r1, %r93;
	shl.b32 	%r95, %r94, 10;
	shr.s32 	%r96, %r2, 31;
	shr.u32 	%r97, %r96, 24;
	add.s32 	%r98, %r2, %r97;
	and.b32  	%r99, %r98, -256;
	sub.s32 	%r100, %r2, %r99;
	shr.s32 	%r101, %r100, 31;
	shr.u32 	%r102, %r101, 25;
	add.s32 	%r103, %r100, %r102;
	shl.b32 	%r104, %r103, 2;
	and.b32  	%r105, %r104, -512;
	add.s32 	%r106, %r105, %r95;
	shr.u32 	%r107, %r96, 25;
	add.s32 	%r108, %r2, %r107;
	and.b32  	%r109, %r108, 1073741696;
	sub.s32 	%r110, %r2, %r109;
	shl.b32 	%r111, %r110, 2;
	add.s32 	%r112, %r106, %r111;
	cvta.to.global.u64 	%rd30, %rd2;
	mul.wide.s32 	%rd31, %r112, 4;
	add.s64 	%rd32, %rd30, %rd31;
	st.global.v4.f32 	[%rd32], {%f7, %f8, %f9, %f10};
	bra.uni 	BB0_19;

BB0_1:
	setp.lt.s32	%p2, %r1, 132;
	@%p2 bra 	BB0_16;
	bra.uni 	BB0_2;

BB0_16:
	setp.gt.s32	%p12, %r2, 31;
	@%p12 bra 	BB0_19;

	add.s32 	%r73, %r1, -128;
	shr.s32 	%r74, %r73, 31;
	shr.u32 	%r75, %r74, 30;
	add.s32 	%r76, %r73, %r75;
	and.b32  	%r77, %r76, 33554428;
	sub.s32 	%r78, %r73, %r77;
	shl.b32 	%r79, %r78, 7;
	shr.s32 	%r80, %r2, 31;
	shr.u32 	%r81, %r80, 27;
	add.s32 	%r82, %r2, %r81;
	and.b32  	%r83, %r82, 1073741792;
	sub.s32 	%r84, %r2, %r83;
	shl.b32 	%r85, %r84, 2;
	add.s32 	%r86, %r85, %r79;
	cvta.to.global.u64 	%rd24, %rd3;
	mul.wide.s32 	%rd25, %r86, 4;
	add.s64 	%rd26, %rd24, %rd25;
	mov.f32 	%f6, 0f00000000;
	st.global.v4.f32 	[%rd26], {%f6, %f6, %f6, %f6};
	bra.uni 	BB0_19;

BB0_2:
	setp.lt.s32	%p3, %r1, 136;
	@%p3 bra 	BB0_14;
	bra.uni 	BB0_3;

BB0_14:
	setp.gt.s32	%p11, %r2, 31;
	@%p11 bra 	BB0_19;

	add.s32 	%r59, %r1, -132;
	shr.s32 	%r60, %r59, 31;
	shr.u32 	%r61, %r60, 30;
	add.s32 	%r62, %r59, %r61;
	and.b32  	%r63, %r62, 33554428;
	sub.s32 	%r64, %r59, %r63;
	shl.b32 	%r65, %r64, 7;
	shr.s32 	%r66, %r2, 31;
	shr.u32 	%r67, %r66, 27;
	add.s32 	%r68, %r2, %r67;
	and.b32  	%r69, %r68, 1073741792;
	sub.s32 	%r70, %r2, %r69;
	shl.b32 	%r71, %r70, 2;
	add.s32 	%r72, %r71, %r65;
	cvta.to.global.u64 	%rd21, %rd4;
	mul.wide.s32 	%rd22, %r72, 4;
	add.s64 	%rd23, %rd21, %rd22;
	mov.f32 	%f5, 0f00000000;
	st.global.v4.f32 	[%rd23], {%f5, %f5, %f5, %f5};
	bra.uni 	BB0_19;

BB0_3:
	setp.lt.s32	%p4, %r1, 140;
	@%p4 bra 	BB0_12;
	bra.uni 	BB0_4;

BB0_12:
	setp.gt.s32	%p10, %r2, 31;
	@%p10 bra 	BB0_19;

	add.s32 	%r45, %r1, -136;
	shr.s32 	%r46, %r45, 31;
	shr.u32 	%r47, %r46, 30;
	add.s32 	%r48, %r45, %r47;
	and.b32  	%r49, %r48, 33554428;
	sub.s32 	%r50, %r45, %r49;
	shl.b32 	%r51, %r50, 7;
	shr.s32 	%r52, %r2, 31;
	shr.u32 	%r53, %r52, 27;
	add.s32 	%r54, %r2, %r53;
	and.b32  	%r55, %r54, 1073741792;
	sub.s32 	%r56, %r2, %r55;
	shl.b32 	%r57, %r56, 2;
	add.s32 	%r58, %r57, %r51;
	cvta.to.global.u64 	%rd18, %rd5;
	mul.wide.s32 	%rd19, %r58, 4;
	add.s64 	%rd20, %rd18, %rd19;
	mov.f32 	%f4, 0f00000000;
	st.global.v4.f32 	[%rd20], {%f4, %f4, %f4, %f4};
	bra.uni 	BB0_19;

BB0_4:
	setp.lt.s32	%p5, %r1, 144;
	@%p5 bra 	BB0_10;
	bra.uni 	BB0_5;

BB0_10:
	setp.gt.s32	%p9, %r2, 31;
	@%p9 bra 	BB0_19;

	add.s32 	%r31, %r1, -140;
	shr.s32 	%r32, %r31, 31;
	shr.u32 	%r33, %r32, 30;
	add.s32 	%r34, %r31, %r33;
	and.b32  	%r35, %r34, 33554428;
	sub.s32 	%r36, %r31, %r35;
	shl.b32 	%r37, %r36, 7;
	shr.s32 	%r38, %r2, 31;
	shr.u32 	%r39, %r38, 27;
	add.s32 	%r40, %r2, %r39;
	and.b32  	%r41, %r40, 1073741792;
	sub.s32 	%r42, %r2, %r41;
	shl.b32 	%r43, %r42, 2;
	add.s32 	%r44, %r43, %r37;
	cvta.to.global.u64 	%rd15, %rd6;
	mul.wide.s32 	%rd16, %r44, 4;
	add.s64 	%rd17, %rd15, %rd16;
	mov.f32 	%f3, 0f00000000;
	st.global.v4.f32 	[%rd17], {%f3, %f3, %f3, %f3};
	bra.uni 	BB0_19;

BB0_5:
	setp.lt.s32	%p6, %r1, 148;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	setp.gt.s32	%p8, %r2, 31;
	@%p8 bra 	BB0_19;

	add.s32 	%r17, %r1, -144;
	shr.s32 	%r18, %r17, 31;
	shr.u32 	%r19, %r18, 30;
	add.s32 	%r20, %r17, %r19;
	and.b32  	%r21, %r20, 33554428;
	sub.s32 	%r22, %r17, %r21;
	shl.b32 	%r23, %r22, 7;
	shr.s32 	%r24, %r2, 31;
	shr.u32 	%r25, %r24, 27;
	add.s32 	%r26, %r2, %r25;
	and.b32  	%r27, %r26, 1073741792;
	sub.s32 	%r28, %r2, %r27;
	shl.b32 	%r29, %r28, 2;
	add.s32 	%r30, %r29, %r23;
	cvta.to.global.u64 	%rd12, %rd7;
	mul.wide.s32 	%rd13, %r30, 4;
	add.s64 	%rd14, %rd12, %rd13;
	mov.f32 	%f2, 0f00000000;
	st.global.v4.f32 	[%rd14], {%f2, %f2, %f2, %f2};
	bra.uni 	BB0_19;

BB0_6:
	setp.gt.s32	%p7, %r2, 31;
	@%p7 bra 	BB0_19;

	add.s32 	%r3, %r1, -148;
	shr.s32 	%r4, %r3, 31;
	shr.u32 	%r5, %r4, 30;
	add.s32 	%r6, %r3, %r5;
	and.b32  	%r7, %r6, 33554428;
	sub.s32 	%r8, %r3, %r7;
	shl.b32 	%r9, %r8, 7;
	shr.s32 	%r10, %r2, 31;
	shr.u32 	%r11, %r10, 27;
	add.s32 	%r12, %r2, %r11;
	and.b32  	%r13, %r12, 1073741792;
	sub.s32 	%r14, %r2, %r13;
	shl.b32 	%r15, %r14, 2;
	add.s32 	%r16, %r15, %r9;
	cvta.to.global.u64 	%rd9, %rd8;
	mul.wide.s32 	%rd10, %r16, 4;
	add.s64 	%rd11, %rd9, %rd10;
	mov.f32 	%f1, 0f00000000;
	st.global.v4.f32 	[%rd11], {%f1, %f1, %f1, %f1};

BB0_19:
	ret;
}


