#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov 12 15:41:53 2024
# Process ID: 30148
# Current directory: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20228 C:\Git\GitHub\MCS\MC\MC_state_machine_SDC\V1\Vivado\Vivado.xpr
# Log file: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/vivado.log
# Journal file: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado\vivado.jou
# Running On        :Soeren-Laptop
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :2803 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16969 MB
# Swap memory       :16106 MB
# Total Virtual     :33075 MB
# Available Virtual :14335 MB
#-----------------------------------------------------------
start_guioopen_project C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.xprWWARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Git/GitHub/MCS/MC/MC_state_machine/V1/Vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1665.355 ; gain = 458.645
update_compile_order -fileset sources_1
oWARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 15:50:34 2024...
Vivado.srcs/sources_1/bd/MC/MC.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:SDC_Monitor_CAR:1.0 - SDC_Monitor_CAR_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Successfully read diagram <MC> from block design file <C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2211.211 ; gain = 70.973
delete_bd_objs [get_bd_intf_nets Vaux5_0_1] [get_bd_intf_ports Vaux5_LVSV]
delete_bd_objs [get_bd_intf_nets Vaux4_0_1] [get_bd_intf_ports Vaux4_DASHAMSC]
delete_bd_objs [get_bd_intf_nets Vaux3_0_1] [get_bd_intf_ports Vaux3_SW]
delete_bd_objs [get_bd_intf_nets Vaux2_0_1] [get_bd_intf_ports Vaux2_NetINV34C]
delete_bd_objs [get_bd_intf_nets Vaux1_0_1] [get_bd_intf_ports Vaux1_TP0]
delete_bd_objs [get_bd_intf_nets Vaux0_0_1] [get_bd_intf_ports Vaux0_BP1]
delete_bd_objs [get_bd_intf_nets Vaux6_0_1] [get_bd_intf_ports Vaux6_BrakeC]
delete_bd_objs [get_bd_intf_nets Vaux7_0_1] [get_bd_intf_ports Vaux7_PoEC]
delete_bd_objs [get_bd_intf_nets Vaux8_0_1] [get_bd_intf_ports Vaux8_BP0]
delete_bd_objs [get_bd_intf_nets Vaux9_0_1] [get_bd_intf_ports Vaux9_TP1]
delete_bd_objs [get_bd_intf_nets Vaux10_0_1] [get_bd_intf_ports Vaux10_TSCINV12C]
delete_bd_objs [get_bd_intf_nets Vaux11_0_1] [get_bd_intf_ports Vaux11_RTDSC]
delete_bd_objs [get_bd_intf_nets Vaux12_0_1] [get_bd_intf_ports Vaux12_CoolC]
delete_bd_objs [get_bd_intf_nets Vaux13_0_1] [get_bd_intf_ports Vaux13_LVSC]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells xadc_wiz_0]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Git\GitHub\MCS\MC\MC_state_machine_SDC\V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/utils_1/imports/synth_1/MC_wrapper.dcp with file C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/synth_1/MC_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M01_AXI'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:\Git\GitHub\MCS\MC\MC_state_machine_SDC\V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
VHDL Output written to : c:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd
VHDL Output written to : c:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.gen/sources_1/bd/MC/sim/MC.vhd
VHDL Output written to : c:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.gen/sources_1/bd/MC/hw_handoff/MC.hwh
Generated Hardware Definition File c:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP MC_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP MC_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP MC_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_xbar_0
[Tue Nov 12 15:45:02 2024] Launched MC_processing_system7_0_0_synth_1, MC_rst_ps7_0_100M_0_synth_1, MC_xbar_0_synth_1, MC_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
MC_processing_system7_0_0_synth_1: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/MC_processing_system7_0_0_synth_1/runme.log
MC_rst_ps7_0_100M_0_synth_1: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/MC_rst_ps7_0_100M_0_synth_1/runme.log
MC_xbar_0_synth_1: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/MC_xbar_0_synth_1/runme.log
MC_auto_pc_0_synth_1: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/MC_auto_pc_0_synth_1/runme.log
synth_1: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/synth_1/runme.log
[Tue Nov 12 15:45:02 2024] Launched impl_1...
Run output will be captured here: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2242.254 ; gain = 31.043
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP MC_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP MC_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP MC_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_xbar_0
[Tue Nov 12 15:45:15 2024] Launched MC_processing_system7_0_0_synth_1, MC_rst_ps7_0_100M_0_synth_1, MC_xbar_0_synth_1, MC_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
MC_processing_system7_0_0_synth_1: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/MC_processing_system7_0_0_synth_1/runme.log
MC_rst_ps7_0_100M_0_synth_1: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/MC_rst_ps7_0_100M_0_synth_1/runme.log
MC_xbar_0_synth_1: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/MC_xbar_0_synth_1/runme.log
MC_auto_pc_0_synth_1: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/MC_auto_pc_0_synth_1/runme.log
synth_1: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/synth_1/runme.log
[Tue Nov 12 15:45:16 2024] Launched impl_1...
Run output will be captured here: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 15:50:57 2024...
