
// Library name: final_project
// Cell name: zz_switchtest
// View name: schematic
I0 (VDD 0 net2 net7 sw_ctrl_c) sw_cmos
I1 (0 net2 net6 sw_ctrl_p VDD) sw_pmos
I2 (0 net04 0 sw_ctrl_n) sw_nmos
R3 (net2 net04) resistor r=1
R1 (net6 0) resistor r=1
R0 (net7 0) resistor r=1
V4 (sw_ctrl_c 0) vsource dc=ctrl_c type=dc
V3 (sw_ctrl_p 0) vsource dc=ctrl_p type=dc
V2 (sw_ctrl_n 0) vsource dc=ctrl_n type=dc
V1 (VDD 0) vsource dc=supply type=dc
V0 (net2 0) vsource dc=test type=dc
