\doxysection{SAI\+\_\+\+Block\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_a_i___block___type_def}\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FRCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SLOTR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IMR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CLRFR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 813} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_s_a_i___block___type_def_aa46ece753867049c7643819478b8330b}} 
\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!CLRFR@{CLRFR}}
\index{CLRFR@{CLRFR}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{CLRFR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CLRFR}

SAI block x clear flag register, Address offset\+: 0x1C 

Definition at line \textbf{ 821} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_s_a_i___block___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR1}

SAI block x configuration register 1, Address offset\+: 0x04 

Definition at line \textbf{ 815} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_s_a_i___block___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{CR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR2}

SAI block x configuration register 2, Address offset\+: 0x08 

Definition at line \textbf{ 816} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_s_a_i___block___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!DR@{DR}}
\index{DR@{DR}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{DR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DR}

SAI block x data register, Address offset\+: 0x20 

Definition at line \textbf{ 822} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_s_a_i___block___type_def_ae307d5a553582e6c9717f50037245710}} 
\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!FRCR@{FRCR}}
\index{FRCR@{FRCR}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{FRCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FRCR}

SAI block x frame configuration register, Address offset\+: 0x0C 

Definition at line \textbf{ 817} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_s_a_i___block___type_def_ae845b86e973b4bf8a33c447c261633f6}} 
\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!IMR@{IMR}}
\index{IMR@{IMR}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{IMR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IMR}

SAI block x interrupt mask register, Address offset\+: 0x14 

Definition at line \textbf{ 819} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_s_a_i___block___type_def_ad30f20f612dacf85a5bb7f9f97cf0772}} 
\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!SLOTR@{SLOTR}}
\index{SLOTR@{SLOTR}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{SLOTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SLOTR}

SAI block x slot register, Address offset\+: 0x10 

Definition at line \textbf{ 818} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_s_a_i___block___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!SR@{SR}}
\index{SR@{SR}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

SAI block x status register, Address offset\+: 0x18 

Definition at line \textbf{ 820} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
