{"Source Block": ["oh/elink/hdl/erx_io.v@261:277@HdlStmProcess", "   reg [7:0]   rx_frame_reg;\n\n   \n   wire        rxreset = reset | ~ecfg_rx_enable;\n   \n   always @ (posedge rx_lclk_div4 or posedge rxreset) \n     begin\n\tif(rxreset)\n          rxenb_sync[1:0] <= 'd0;\n\telse\n          rxenb_sync[1:0] <= {1'b1, rxenb_sync[1]};\n     end\n\n   //TODO: Is this the right place for the enable signal?\n   always @ (posedge rx_lclk_div4) \n     begin      \n\trxgpio_sync       <= {ecfg_rx_gpio_enable, rxgpio_sync[1]};      \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[266, "   always @ (posedge rx_lclk_div4 or posedge rxreset) \n"], [267, "     begin\n"], [268, "\tif(rxreset)\n"], [269, "          rxenb_sync[1:0] <= 'd0;\n"], [270, "\telse\n"], [271, "          rxenb_sync[1:0] <= {1'b1, rxenb_sync[1]};\n"], [272, "     end\n"]], "Add": []}}