Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu May 12 22:19:45 2022
| Host         : DESKTOP-0EV6JRB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |             154 |           49 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |              16 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+-------------------------+-----------------------------+------------------+----------------+
|                |                         | portInstructionFetch/egata0 |                1 |              1 |
|  clk_IBUF_BUFG | monopulse1/Q1_reg_0     |                             |                1 |              2 |
|  clk_IBUF_BUFG | monopulse1/pcOut_reg[0] | monopulse1/ifidOut_reg[16]  |                6 |             16 |
|  clk_IBUF_BUFG | monopulse1/pcOut_reg[0] | monopulse2/AR[0]            |                5 |             16 |
|  clk_IBUF_BUFG |                         |                             |                5 |             20 |
| ~clk_IBUF_BUFG | monopulse1/p_1_in       |                             |                6 |             48 |
|  clk_IBUF_BUFG | monopulse1/p_0_in       |                             |               16 |             64 |
|  clk_IBUF_BUFG | monopulse1/pcOut_reg[0] |                             |               49 |            154 |
+----------------+-------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


