Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  3 19:31:31 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            3 |
|     10 |            4 |
|     12 |            1 |
|     14 |            2 |
|    16+ |           26 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             142 |           35 |
| No           | No                    | Yes                    |             114 |           20 |
| No           | Yes                   | No                     |             738 |          107 |
| Yes          | No                    | No                     |             100 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             198 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                         Enable Signal                         |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+-----------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
| ~clk625_BUFG                                  |                                                               |                                                               |                1 |              2 |
|  clock_IBUF_BUFG                              |                                                               | nolabel_line74/Inst_Ps2Interface/clk_inter0                   |                1 |              8 |
|  clock_IBUF_BUFG                              |                                                               | nolabel_line74/Inst_Ps2Interface/data_inter0                  |                1 |              8 |
|  clock_IBUF_BUFG                              | nolabel_line74/Inst_Ps2Interface/shift_frame                  | nolabel_line74/Inst_Ps2Interface/reset_bit_count              |                1 |              8 |
|  nolabel_line83/nolabel_line70/CLK            |                                                               |                                                               |                1 |             10 |
|  clock_IBUF_BUFG                              | nolabel_line61/oled_data_reg[4]_3                             | nolabel_line83/nolabel_line26/oled_data_reg[11]_2             |                2 |             10 |
|  clock_IBUF_BUFG                              |                                                               | nolabel_line83/man_lift[6]_i_1_n_0                            |                2 |             10 |
|  clock_IBUF_BUFG                              | nolabel_line61/oled_data_reg[4]_3                             |                                                               |                3 |             10 |
|  clock_IBUF_BUFG                              | nolabel_line61/oled_data_reg[4]_3                             | nolabel_line83/nolabel_line26/oled_data_reg[5]_17             |                3 |             12 |
|  clock_IBUF_BUFG                              | nolabel_line74/Inst_Ps2Interface/ps2_data_h_reg_inv_0         |                                                               |                2 |             14 |
|  clock_IBUF_BUFG                              | nolabel_line74/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | nolabel_line74/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                2 |             14 |
|  clock_IBUF_BUFG                              | nolabel_line74/Inst_Ps2Interface/load_rx_data                 |                                                               |                2 |             16 |
|  clock_IBUF_BUFG                              | nolabel_line74/tx_data[7]_i_1_n_0                             |                                                               |                3 |             16 |
|  clock_IBUF_BUFG                              |                                                               | nolabel_line83/nolabel_line23/SR[0]                           |                3 |             18 |
|  clock_IBUF_BUFG                              | nolabel_line74/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                               |                2 |             20 |
|  clock_IBUF_BUFG                              |                                                               | nolabel_line83/nolabel_line21/value_reg[10]                   |                2 |             22 |
|  clock_IBUF_BUFG                              | nolabel_line74/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | nolabel_line74/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                3 |             22 |
| ~nolabel_line83/nolabel_line21/CLK            |                                                               |                                                               |                3 |             24 |
|  nolabel_line83/nolabel_line19/sample_reg[11] |                                                               |                                                               |                4 |             24 |
|  clock_IBUF_BUFG                              |                                                               | nolabel_line83/nolabel_line19/sample_reg[11]                  |                3 |             24 |
|  clock_IBUF_BUFG                              | nolabel_line83/nolabel_line23/peak_vol0                       |                                                               |                3 |             24 |
|  clock_IBUF_BUFG                              | nolabel_line74/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | nolabel_line74/Inst_Ps2Interface/clear                        |                4 |             28 |
|  nolabel_line83/nolabel_line58/moving_note    |                                                               | nolabel_line83/clear                                          |               11 |             34 |
| ~clk625_BUFG                                  |                                                               | btnD_IBUF                                                     |                4 |             34 |
| ~clk625_BUFG                                  | nolabel_line61/delay[0]_i_1_n_0                               | btnD_IBUF                                                     |                5 |             40 |
|  clock_IBUF_BUFG                              |                                                               | nolabel_line74/reset_timeout_cnt_reg_n_0                      |                5 |             48 |
|  clock_IBUF_BUFG                              |                                                               | nolabel_line74/reset_periodic_check_cnt__0                    |                7 |             52 |
|  clock_IBUF_BUFG                              |                                                               | nolabel_line83/nolabel_line23/count[31]_i_1_n_0               |                8 |             62 |
|  clock_IBUF_BUFG                              |                                                               | debounce[32]_i_1_n_0                                          |                8 |             64 |
| ~clk625_BUFG                                  | nolabel_line61/state                                          | btnD_IBUF                                                     |               10 |             64 |
|  clock_IBUF_BUFG                              |                                                               | clk6p25m/clear                                                |                9 |             66 |
|  clock_IBUF_BUFG                              |                                                               | nolabel_line83/nolabel_line70/clear                           |                9 |             66 |
|  clock_IBUF_BUFG                              |                                                               | nolabel_line83/nolabel_line58/clear                           |                9 |             66 |
|  clock_IBUF_BUFG                              |                                                               | nolabel_line83/nolabel_line19/clear                           |                9 |             66 |
|  clock_IBUF_BUFG                              |                                                               |                                                               |               26 |             82 |
| ~clk625_BUFG                                  |                                                               | nolabel_line61/spi_word[39]_i_1_n_0                           |               16 |             90 |
|  clock_IBUF_BUFG                              |                                                               | btnD_IBUF                                                     |               20 |            114 |
+-----------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


