
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b878  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800ba00  0800ba00  0000ca00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba68  0800ba68  0000d110  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ba68  0800ba68  0000ca68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba70  0800ba70  0000d110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba70  0800ba70  0000ca70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ba74  0800ba74  0000ca74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000110  20000000  0800ba78  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d110  2**0
                  CONTENTS
 10 .bss          00001f04  20000110  20000110  0000d110  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002014  20002014  0000d110  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d110  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ca5d  00000000  00000000  0000d140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000042fa  00000000  00000000  00029b9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001940  00000000  00000000  0002de98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001396  00000000  00000000  0002f7d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024229  00000000  00000000  00030b6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021640  00000000  00000000  00054d97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9835  00000000  00000000  000763d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013fc0c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006ac4  00000000  00000000  0013fc50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004c  00000000  00000000  00146714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000110 	.word	0x20000110
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b9e8 	.word	0x0800b9e8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000114 	.word	0x20000114
 80001c4:	0800b9e8 	.word	0x0800b9e8

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <UART_Device_Init>:

#include "Drivers/uart_device.h"

#include <string.h>

void UART_Device_Init(uart_device* device, UART_HandleTypeDef* huart) {
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
 80004fc:	6039      	str	r1, [r7, #0]
	device->huart = huart;
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	683a      	ldr	r2, [r7, #0]
 8000502:	601a      	str	r2, [r3, #0]
	device->rx_complete = 0;
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	2200      	movs	r2, #0
 8000508:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	device->tx_complete = 1;
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	2201      	movs	r2, #1
 8000510:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
}
 8000514:	bf00      	nop
 8000516:	370c      	adds	r7, #12
 8000518:	46bd      	mov	sp, r7
 800051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051e:	4770      	bx	lr

08000520 <UART_Device_Receive_DMA>:

	device->tx_complete = 0;
	HAL_UART_Transmit_DMA(device->huart, device->tx_buffer, UART_PACKET_SIZE);
}

void UART_Device_Receive_DMA(uart_device* device) {
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
	device->rx_complete = 0;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	2200      	movs	r2, #0
 800052c:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	HAL_UART_Receive_DMA(device->huart, device->rx_buffer, UART_PACKET_SIZE);
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	6818      	ldr	r0, [r3, #0]
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	3304      	adds	r3, #4
 8000538:	22a0      	movs	r2, #160	@ 0xa0
 800053a:	4619      	mov	r1, r3
 800053c:	f005 fffc 	bl	8006538 <HAL_UART_Receive_DMA>
}
 8000540:	bf00      	nop
 8000542:	3708      	adds	r7, #8
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}

08000548 <UART_RxCpltCallback>:

void UART_RxCpltCallback(uart_device* device) {
 8000548:	b480      	push	{r7}
 800054a:	b083      	sub	sp, #12
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
	device->rx_complete = 1;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	2201      	movs	r2, #1
 8000554:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
}
 8000558:	bf00      	nop
 800055a:	370c      	adds	r7, #12
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr

08000564 <UART_TxCpltCallback>:

void UART_TxCpltCallback(uart_device* device) {
 8000564:	b480      	push	{r7}
 8000566:	b083      	sub	sp, #12
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
	device->tx_complete = 1;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2201      	movs	r2, #1
 8000570:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
}
 8000574:	bf00      	nop
 8000576:	370c      	adds	r7, #12
 8000578:	46bd      	mov	sp, r7
 800057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057e:	4770      	bx	lr

08000580 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a04      	ldr	r2, [pc, #16]	@ (80005a0 <HAL_UART_RxCpltCallback+0x20>)
 800058e:	4293      	cmp	r3, r2
 8000590:	d102      	bne.n	8000598 <HAL_UART_RxCpltCallback+0x18>
		UART_RxCpltCallback(&uart1);
 8000592:	4804      	ldr	r0, [pc, #16]	@ (80005a4 <HAL_UART_RxCpltCallback+0x24>)
 8000594:	f7ff ffd8 	bl	8000548 <UART_RxCpltCallback>
	}
}
 8000598:	bf00      	nop
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	40011000 	.word	0x40011000
 80005a4:	200002c8 	.word	0x200002c8

080005a8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a04      	ldr	r2, [pc, #16]	@ (80005c8 <HAL_UART_TxCpltCallback+0x20>)
 80005b6:	4293      	cmp	r3, r2
 80005b8:	d102      	bne.n	80005c0 <HAL_UART_TxCpltCallback+0x18>
		UART_TxCpltCallback(&uart1);
 80005ba:	4804      	ldr	r0, [pc, #16]	@ (80005cc <HAL_UART_TxCpltCallback+0x24>)
 80005bc:	f7ff ffd2 	bl	8000564 <UART_TxCpltCallback>
	}
}
 80005c0:	bf00      	nop
 80005c2:	3708      	adds	r7, #8
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	40011000 	.word	0x40011000
 80005cc:	200002c8 	.word	0x200002c8

080005d0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a0f      	ldr	r2, [pc, #60]	@ (800061c <HAL_UART_ErrorCallback+0x4c>)
 80005de:	4293      	cmp	r3, r2
 80005e0:	d117      	bne.n	8000612 <HAL_UART_ErrorCallback+0x42>
	{
		nRxTail = 0;
 80005e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000620 <HAL_UART_ErrorCallback+0x50>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	801a      	strh	r2, [r3, #0]
		HAL_UART_Abort(uart1.huart);
 80005e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000624 <HAL_UART_ErrorCallback+0x54>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f005 ffc8 	bl	8006582 <HAL_UART_Abort>
		SET_BIT(uart1.huart->Instance->CR1, USART_CR1_IDLEIE);
 80005f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000624 <HAL_UART_ErrorCallback+0x54>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	68da      	ldr	r2, [r3, #12]
 80005fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000624 <HAL_UART_ErrorCallback+0x54>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f042 0210 	orr.w	r2, r2, #16
 8000604:	60da      	str	r2, [r3, #12]

		// Begin receive operations
		UART_Device_Receive_DMA(&uart1);
 8000606:	4807      	ldr	r0, [pc, #28]	@ (8000624 <HAL_UART_ErrorCallback+0x54>)
 8000608:	f7ff ff8a 	bl	8000520 <UART_Device_Receive_DMA>
		nHeadPos = 0;
 800060c:	4b06      	ldr	r3, [pc, #24]	@ (8000628 <HAL_UART_ErrorCallback+0x58>)
 800060e:	2200      	movs	r2, #0
 8000610:	801a      	strh	r2, [r3, #0]
	}
}
 8000612:	bf00      	nop
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	40011000 	.word	0x40011000
 8000620:	20000412 	.word	0x20000412
 8000624:	200002c8 	.word	0x200002c8
 8000628:	20000414 	.word	0x20000414

0800062c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b098      	sub	sp, #96	@ 0x60
 8000630:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000632:	f000 fda5 	bl	8001180 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000636:	f000 f887 	bl	8000748 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063a:	f000 fa29 	bl	8000a90 <MX_GPIO_Init>
  MX_DMA_Init();
 800063e:	f000 fa07 	bl	8000a50 <MX_DMA_Init>
  MX_FATFS_Init();
 8000642:	f008 fc4b 	bl	8008edc <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8000646:	f00a fca1 	bl	800af8c <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 800064a:	f000 f94b 	bl	80008e4 <MX_TIM2_Init>
  MX_I2C1_Init();
 800064e:	f000 f8e5 	bl	800081c <MX_I2C1_Init>
  MX_SPI2_Init();
 8000652:	f000 f911 	bl	8000878 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8000656:	f000 f9d1 	bl	80009fc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  UART_Device_Init(&uart1, &huart1);
 800065a:	4936      	ldr	r1, [pc, #216]	@ (8000734 <main+0x108>)
 800065c:	4836      	ldr	r0, [pc, #216]	@ (8000738 <main+0x10c>)
 800065e:	f7ff ff49 	bl	80004f4 <UART_Device_Init>
  UART_Device_Receive_DMA(&uart1);
 8000662:	4835      	ldr	r0, [pc, #212]	@ (8000738 <main+0x10c>)
 8000664:	f7ff ff5c 	bl	8000520 <UART_Device_Receive_DMA>
  //HAL_UART_Transmit_IT()

  uint8_t packet[sizeof(raw_sensor_data)];
  sensor_data data;

  SET_BIT(uart1.huart->Instance->CR1, USART_CR1_IDLEIE);
 8000668:	4b33      	ldr	r3, [pc, #204]	@ (8000738 <main+0x10c>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	68da      	ldr	r2, [r3, #12]
 8000670:	4b31      	ldr	r3, [pc, #196]	@ (8000738 <main+0x10c>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	f042 0210 	orr.w	r2, r2, #16
 800067a:	60da      	str	r2, [r3, #12]
    /* USER CODE BEGIN 3 */
	  //if (uart1.rx_complete) {
		  //UART_Device_Receive_DMA(&uart1);
	  //}

	  if(G_nDataWaiting == 1)
 800067c:	4b2f      	ldr	r3, [pc, #188]	@ (800073c <main+0x110>)
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	2b01      	cmp	r3, #1
 8000682:	d1fb      	bne.n	800067c <main+0x50>
	  {
		  G_nDataWaiting = 0;
 8000684:	4b2d      	ldr	r3, [pc, #180]	@ (800073c <main+0x110>)
 8000686:	2200      	movs	r2, #0
 8000688:	701a      	strb	r2, [r3, #0]
		  // Data to be handled
		  nHeadPos = UART_PACKET_SIZE - ( uart1.huart->hdmarx->Instance->NDTR );   // NDTR is the number of empty bytes remaining in the buffer
 800068a:	4b2b      	ldr	r3, [pc, #172]	@ (8000738 <main+0x10c>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	685b      	ldr	r3, [r3, #4]
 8000694:	b29b      	uxth	r3, r3
 8000696:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 800069a:	b29a      	uxth	r2, r3
 800069c:	4b28      	ldr	r3, [pc, #160]	@ (8000740 <main+0x114>)
 800069e:	801a      	strh	r2, [r3, #0]

		  if(nHeadPos == UART_PACKET_SIZE)   // DMA buffer overflow - will cause an infinite loop below
 80006a0:	4b27      	ldr	r3, [pc, #156]	@ (8000740 <main+0x114>)
 80006a2:	881b      	ldrh	r3, [r3, #0]
 80006a4:	2ba0      	cmp	r3, #160	@ 0xa0
 80006a6:	d117      	bne.n	80006d8 <main+0xac>
		  {
			  nRxTail = 0;
 80006a8:	4b26      	ldr	r3, [pc, #152]	@ (8000744 <main+0x118>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	801a      	strh	r2, [r3, #0]
			  HAL_UART_Abort(uart1.huart);
 80006ae:	4b22      	ldr	r3, [pc, #136]	@ (8000738 <main+0x10c>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f005 ff65 	bl	8006582 <HAL_UART_Abort>
			  SET_BIT(uart1.huart->Instance->CR1, USART_CR1_IDLEIE);
 80006b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000738 <main+0x10c>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	68da      	ldr	r2, [r3, #12]
 80006c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000738 <main+0x10c>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	f042 0210 	orr.w	r2, r2, #16
 80006ca:	60da      	str	r2, [r3, #12]

			  // Begin receive operations
			  UART_Device_Receive_DMA(&uart1);
 80006cc:	481a      	ldr	r0, [pc, #104]	@ (8000738 <main+0x10c>)
 80006ce:	f7ff ff27 	bl	8000520 <UART_Device_Receive_DMA>
			  nHeadPos = 0;
 80006d2:	4b1b      	ldr	r3, [pc, #108]	@ (8000740 <main+0x114>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	801a      	strh	r2, [r3, #0]
		  }

		  uint8_t nRawPos = 0;
 80006d8:	2300      	movs	r3, #0
 80006da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		  while(nHeadPos != nRxTail)      // go through all the bytes in the receive buffer
 80006de:	e021      	b.n	8000724 <main+0xf8>
		  {
			  // Handle each incoming byte
			  packet[nRawPos] = uart1.rx_buffer[nRxTail];
 80006e0:	4b18      	ldr	r3, [pc, #96]	@ (8000744 <main+0x118>)
 80006e2:	881b      	ldrh	r3, [r3, #0]
 80006e4:	4619      	mov	r1, r3
 80006e6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80006ea:	4a13      	ldr	r2, [pc, #76]	@ (8000738 <main+0x10c>)
 80006ec:	440a      	add	r2, r1
 80006ee:	7912      	ldrb	r2, [r2, #4]
 80006f0:	3360      	adds	r3, #96	@ 0x60
 80006f2:	443b      	add	r3, r7
 80006f4:	f803 2c2c 	strb.w	r2, [r3, #-44]
			  nRawPos++;
 80006f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80006fc:	3301      	adds	r3, #1
 80006fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			  nRxTail++; // increment the tail
 8000702:	4b10      	ldr	r3, [pc, #64]	@ (8000744 <main+0x118>)
 8000704:	881b      	ldrh	r3, [r3, #0]
 8000706:	3301      	adds	r3, #1
 8000708:	b29a      	uxth	r2, r3
 800070a:	4b0e      	ldr	r3, [pc, #56]	@ (8000744 <main+0x118>)
 800070c:	801a      	strh	r2, [r3, #0]

			  if(nRawPos == sizeof(raw_sensor_data))
 800070e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000712:	2b28      	cmp	r3, #40	@ 0x28
 8000714:	d106      	bne.n	8000724 <main+0xf8>
			  {
				  packet_to_sensor_data(packet, &data);
 8000716:	463a      	mov	r2, r7
 8000718:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800071c:	4611      	mov	r1, r2
 800071e:	4618      	mov	r0, r3
 8000720:	f000 fc52 	bl	8000fc8 <packet_to_sensor_data>
		  while(nHeadPos != nRxTail)      // go through all the bytes in the receive buffer
 8000724:	4b06      	ldr	r3, [pc, #24]	@ (8000740 <main+0x114>)
 8000726:	881a      	ldrh	r2, [r3, #0]
 8000728:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <main+0x118>)
 800072a:	881b      	ldrh	r3, [r3, #0]
 800072c:	429a      	cmp	r2, r3
 800072e:	d1d7      	bne.n	80006e0 <main+0xb4>
	  if(G_nDataWaiting == 1)
 8000730:	e7a4      	b.n	800067c <main+0x50>
 8000732:	bf00      	nop
 8000734:	20000220 	.word	0x20000220
 8000738:	200002c8 	.word	0x200002c8
 800073c:	20000410 	.word	0x20000410
 8000740:	20000414 	.word	0x20000414
 8000744:	20000412 	.word	0x20000412

08000748 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b094      	sub	sp, #80	@ 0x50
 800074c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800074e:	f107 0320 	add.w	r3, r7, #32
 8000752:	2230      	movs	r2, #48	@ 0x30
 8000754:	2100      	movs	r1, #0
 8000756:	4618      	mov	r0, r3
 8000758:	f00b f91a 	bl	800b990 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800075c:	f107 030c 	add.w	r3, r7, #12
 8000760:	2200      	movs	r2, #0
 8000762:	601a      	str	r2, [r3, #0]
 8000764:	605a      	str	r2, [r3, #4]
 8000766:	609a      	str	r2, [r3, #8]
 8000768:	60da      	str	r2, [r3, #12]
 800076a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800076c:	2300      	movs	r3, #0
 800076e:	60bb      	str	r3, [r7, #8]
 8000770:	4b28      	ldr	r3, [pc, #160]	@ (8000814 <SystemClock_Config+0xcc>)
 8000772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000774:	4a27      	ldr	r2, [pc, #156]	@ (8000814 <SystemClock_Config+0xcc>)
 8000776:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800077a:	6413      	str	r3, [r2, #64]	@ 0x40
 800077c:	4b25      	ldr	r3, [pc, #148]	@ (8000814 <SystemClock_Config+0xcc>)
 800077e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000780:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000784:	60bb      	str	r3, [r7, #8]
 8000786:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000788:	2300      	movs	r3, #0
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	4b22      	ldr	r3, [pc, #136]	@ (8000818 <SystemClock_Config+0xd0>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a21      	ldr	r2, [pc, #132]	@ (8000818 <SystemClock_Config+0xd0>)
 8000792:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000796:	6013      	str	r3, [r2, #0]
 8000798:	4b1f      	ldr	r3, [pc, #124]	@ (8000818 <SystemClock_Config+0xd0>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007a0:	607b      	str	r3, [r7, #4]
 80007a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007a4:	2301      	movs	r3, #1
 80007a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ae:	2302      	movs	r3, #2
 80007b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80007b8:	2306      	movs	r3, #6
 80007ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80007bc:	23a8      	movs	r3, #168	@ 0xa8
 80007be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007c0:	2302      	movs	r3, #2
 80007c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007c4:	2307      	movs	r3, #7
 80007c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c8:	f107 0320 	add.w	r3, r7, #32
 80007cc:	4618      	mov	r0, r3
 80007ce:	f004 fbdd 	bl	8004f8c <HAL_RCC_OscConfig>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80007d8:	f000 f9d2 	bl	8000b80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007dc:	230f      	movs	r3, #15
 80007de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007e0:	2302      	movs	r3, #2
 80007e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007e8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007f4:	f107 030c 	add.w	r3, r7, #12
 80007f8:	2105      	movs	r1, #5
 80007fa:	4618      	mov	r0, r3
 80007fc:	f004 fe3e 	bl	800547c <HAL_RCC_ClockConfig>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000806:	f000 f9bb 	bl	8000b80 <Error_Handler>
  }
}
 800080a:	bf00      	nop
 800080c:	3750      	adds	r7, #80	@ 0x50
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40023800 	.word	0x40023800
 8000818:	40007000 	.word	0x40007000

0800081c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000820:	4b12      	ldr	r3, [pc, #72]	@ (800086c <MX_I2C1_Init+0x50>)
 8000822:	4a13      	ldr	r2, [pc, #76]	@ (8000870 <MX_I2C1_Init+0x54>)
 8000824:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000826:	4b11      	ldr	r3, [pc, #68]	@ (800086c <MX_I2C1_Init+0x50>)
 8000828:	4a12      	ldr	r2, [pc, #72]	@ (8000874 <MX_I2C1_Init+0x58>)
 800082a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800082c:	4b0f      	ldr	r3, [pc, #60]	@ (800086c <MX_I2C1_Init+0x50>)
 800082e:	2200      	movs	r2, #0
 8000830:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 8000832:	4b0e      	ldr	r3, [pc, #56]	@ (800086c <MX_I2C1_Init+0x50>)
 8000834:	2240      	movs	r2, #64	@ 0x40
 8000836:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000838:	4b0c      	ldr	r3, [pc, #48]	@ (800086c <MX_I2C1_Init+0x50>)
 800083a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800083e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000840:	4b0a      	ldr	r3, [pc, #40]	@ (800086c <MX_I2C1_Init+0x50>)
 8000842:	2200      	movs	r2, #0
 8000844:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000846:	4b09      	ldr	r3, [pc, #36]	@ (800086c <MX_I2C1_Init+0x50>)
 8000848:	2200      	movs	r2, #0
 800084a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800084c:	4b07      	ldr	r3, [pc, #28]	@ (800086c <MX_I2C1_Init+0x50>)
 800084e:	2200      	movs	r2, #0
 8000850:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000852:	4b06      	ldr	r3, [pc, #24]	@ (800086c <MX_I2C1_Init+0x50>)
 8000854:	2200      	movs	r2, #0
 8000856:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000858:	4804      	ldr	r0, [pc, #16]	@ (800086c <MX_I2C1_Init+0x50>)
 800085a:	f001 fc0b 	bl	8002074 <HAL_I2C_Init>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000864:	f000 f98c 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}
 800086c:	2000012c 	.word	0x2000012c
 8000870:	40005400 	.word	0x40005400
 8000874:	000186a0 	.word	0x000186a0

08000878 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800087c:	4b17      	ldr	r3, [pc, #92]	@ (80008dc <MX_SPI2_Init+0x64>)
 800087e:	4a18      	ldr	r2, [pc, #96]	@ (80008e0 <MX_SPI2_Init+0x68>)
 8000880:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000882:	4b16      	ldr	r3, [pc, #88]	@ (80008dc <MX_SPI2_Init+0x64>)
 8000884:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000888:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800088a:	4b14      	ldr	r3, [pc, #80]	@ (80008dc <MX_SPI2_Init+0x64>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000890:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <MX_SPI2_Init+0x64>)
 8000892:	2200      	movs	r2, #0
 8000894:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000896:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <MX_SPI2_Init+0x64>)
 8000898:	2200      	movs	r2, #0
 800089a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800089c:	4b0f      	ldr	r3, [pc, #60]	@ (80008dc <MX_SPI2_Init+0x64>)
 800089e:	2200      	movs	r2, #0
 80008a0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <MX_SPI2_Init+0x64>)
 80008a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008a8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008aa:	4b0c      	ldr	r3, [pc, #48]	@ (80008dc <MX_SPI2_Init+0x64>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008b0:	4b0a      	ldr	r3, [pc, #40]	@ (80008dc <MX_SPI2_Init+0x64>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008b6:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <MX_SPI2_Init+0x64>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008bc:	4b07      	ldr	r3, [pc, #28]	@ (80008dc <MX_SPI2_Init+0x64>)
 80008be:	2200      	movs	r2, #0
 80008c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80008c2:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <MX_SPI2_Init+0x64>)
 80008c4:	220a      	movs	r2, #10
 80008c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80008c8:	4804      	ldr	r0, [pc, #16]	@ (80008dc <MX_SPI2_Init+0x64>)
 80008ca:	f004 ffb7 	bl	800583c <HAL_SPI_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80008d4:	f000 f954 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	20000180 	.word	0x20000180
 80008e0:	40003800 	.word	0x40003800

080008e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b08e      	sub	sp, #56	@ 0x38
 80008e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	605a      	str	r2, [r3, #4]
 80008f4:	609a      	str	r2, [r3, #8]
 80008f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008f8:	f107 0320 	add.w	r3, r7, #32
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000902:	1d3b      	adds	r3, r7, #4
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
 8000910:	615a      	str	r2, [r3, #20]
 8000912:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000914:	4b38      	ldr	r3, [pc, #224]	@ (80009f8 <MX_TIM2_Init+0x114>)
 8000916:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800091a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800091c:	4b36      	ldr	r3, [pc, #216]	@ (80009f8 <MX_TIM2_Init+0x114>)
 800091e:	2200      	movs	r2, #0
 8000920:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000922:	4b35      	ldr	r3, [pc, #212]	@ (80009f8 <MX_TIM2_Init+0x114>)
 8000924:	2200      	movs	r2, #0
 8000926:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000928:	4b33      	ldr	r3, [pc, #204]	@ (80009f8 <MX_TIM2_Init+0x114>)
 800092a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800092e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000930:	4b31      	ldr	r3, [pc, #196]	@ (80009f8 <MX_TIM2_Init+0x114>)
 8000932:	2200      	movs	r2, #0
 8000934:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000936:	4b30      	ldr	r3, [pc, #192]	@ (80009f8 <MX_TIM2_Init+0x114>)
 8000938:	2280      	movs	r2, #128	@ 0x80
 800093a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800093c:	482e      	ldr	r0, [pc, #184]	@ (80009f8 <MX_TIM2_Init+0x114>)
 800093e:	f005 f806 	bl	800594e <HAL_TIM_Base_Init>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000948:	f000 f91a 	bl	8000b80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800094c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000950:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000952:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000956:	4619      	mov	r1, r3
 8000958:	4827      	ldr	r0, [pc, #156]	@ (80009f8 <MX_TIM2_Init+0x114>)
 800095a:	f005 f963 	bl	8005c24 <HAL_TIM_ConfigClockSource>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000964:	f000 f90c 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000968:	4823      	ldr	r0, [pc, #140]	@ (80009f8 <MX_TIM2_Init+0x114>)
 800096a:	f005 f83f 	bl	80059ec <HAL_TIM_PWM_Init>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000974:	f000 f904 	bl	8000b80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000978:	2300      	movs	r3, #0
 800097a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800097c:	2300      	movs	r3, #0
 800097e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000980:	f107 0320 	add.w	r3, r7, #32
 8000984:	4619      	mov	r1, r3
 8000986:	481c      	ldr	r0, [pc, #112]	@ (80009f8 <MX_TIM2_Init+0x114>)
 8000988:	f005 fd0a 	bl	80063a0 <HAL_TIMEx_MasterConfigSynchronization>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000992:	f000 f8f5 	bl	8000b80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000996:	2360      	movs	r3, #96	@ 0x60
 8000998:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800099a:	2300      	movs	r3, #0
 800099c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800099e:	2300      	movs	r3, #0
 80009a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009a2:	2300      	movs	r3, #0
 80009a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80009a6:	1d3b      	adds	r3, r7, #4
 80009a8:	2204      	movs	r2, #4
 80009aa:	4619      	mov	r1, r3
 80009ac:	4812      	ldr	r0, [pc, #72]	@ (80009f8 <MX_TIM2_Init+0x114>)
 80009ae:	f005 f877 	bl	8005aa0 <HAL_TIM_PWM_ConfigChannel>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80009b8:	f000 f8e2 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80009bc:	1d3b      	adds	r3, r7, #4
 80009be:	2208      	movs	r2, #8
 80009c0:	4619      	mov	r1, r3
 80009c2:	480d      	ldr	r0, [pc, #52]	@ (80009f8 <MX_TIM2_Init+0x114>)
 80009c4:	f005 f86c 	bl	8005aa0 <HAL_TIM_PWM_ConfigChannel>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80009ce:	f000 f8d7 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80009d2:	1d3b      	adds	r3, r7, #4
 80009d4:	220c      	movs	r2, #12
 80009d6:	4619      	mov	r1, r3
 80009d8:	4807      	ldr	r0, [pc, #28]	@ (80009f8 <MX_TIM2_Init+0x114>)
 80009da:	f005 f861 	bl	8005aa0 <HAL_TIM_PWM_ConfigChannel>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80009e4:	f000 f8cc 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80009e8:	4803      	ldr	r0, [pc, #12]	@ (80009f8 <MX_TIM2_Init+0x114>)
 80009ea:	f000 f9af 	bl	8000d4c <HAL_TIM_MspPostInit>

}
 80009ee:	bf00      	nop
 80009f0:	3738      	adds	r7, #56	@ 0x38
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	200001d8 	.word	0x200001d8

080009fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a00:	4b11      	ldr	r3, [pc, #68]	@ (8000a48 <MX_USART1_UART_Init+0x4c>)
 8000a02:	4a12      	ldr	r2, [pc, #72]	@ (8000a4c <MX_USART1_UART_Init+0x50>)
 8000a04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a06:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <MX_USART1_UART_Init+0x4c>)
 8000a08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a48 <MX_USART1_UART_Init+0x4c>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a14:	4b0c      	ldr	r3, [pc, #48]	@ (8000a48 <MX_USART1_UART_Init+0x4c>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a48 <MX_USART1_UART_Init+0x4c>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a20:	4b09      	ldr	r3, [pc, #36]	@ (8000a48 <MX_USART1_UART_Init+0x4c>)
 8000a22:	220c      	movs	r2, #12
 8000a24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a26:	4b08      	ldr	r3, [pc, #32]	@ (8000a48 <MX_USART1_UART_Init+0x4c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a2c:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <MX_USART1_UART_Init+0x4c>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a32:	4805      	ldr	r0, [pc, #20]	@ (8000a48 <MX_USART1_UART_Init+0x4c>)
 8000a34:	f005 fd30 	bl	8006498 <HAL_UART_Init>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a3e:	f000 f89f 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	20000220 	.word	0x20000220
 8000a4c:	40011000 	.word	0x40011000

08000a50 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	607b      	str	r3, [r7, #4]
 8000a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a8c <MX_DMA_Init+0x3c>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5e:	4a0b      	ldr	r2, [pc, #44]	@ (8000a8c <MX_DMA_Init+0x3c>)
 8000a60:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a66:	4b09      	ldr	r3, [pc, #36]	@ (8000a8c <MX_DMA_Init+0x3c>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a6e:	607b      	str	r3, [r7, #4]
 8000a70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000a72:	2200      	movs	r2, #0
 8000a74:	2100      	movs	r1, #0
 8000a76:	203a      	movs	r0, #58	@ 0x3a
 8000a78:	f000 fcf3 	bl	8001462 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000a7c:	203a      	movs	r0, #58	@ 0x3a
 8000a7e:	f000 fd0c 	bl	800149a <HAL_NVIC_EnableIRQ>

}
 8000a82:	bf00      	nop
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	40023800 	.word	0x40023800

08000a90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08a      	sub	sp, #40	@ 0x28
 8000a94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a96:	f107 0314 	add.w	r3, r7, #20
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]
 8000aa0:	609a      	str	r2, [r3, #8]
 8000aa2:	60da      	str	r2, [r3, #12]
 8000aa4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	613b      	str	r3, [r7, #16]
 8000aaa:	4b32      	ldr	r3, [pc, #200]	@ (8000b74 <MX_GPIO_Init+0xe4>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aae:	4a31      	ldr	r2, [pc, #196]	@ (8000b74 <MX_GPIO_Init+0xe4>)
 8000ab0:	f043 0304 	orr.w	r3, r3, #4
 8000ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ab6:	4b2f      	ldr	r3, [pc, #188]	@ (8000b74 <MX_GPIO_Init+0xe4>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aba:	f003 0304 	and.w	r3, r3, #4
 8000abe:	613b      	str	r3, [r7, #16]
 8000ac0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60fb      	str	r3, [r7, #12]
 8000ac6:	4b2b      	ldr	r3, [pc, #172]	@ (8000b74 <MX_GPIO_Init+0xe4>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	4a2a      	ldr	r2, [pc, #168]	@ (8000b74 <MX_GPIO_Init+0xe4>)
 8000acc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad2:	4b28      	ldr	r3, [pc, #160]	@ (8000b74 <MX_GPIO_Init+0xe4>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	60bb      	str	r3, [r7, #8]
 8000ae2:	4b24      	ldr	r3, [pc, #144]	@ (8000b74 <MX_GPIO_Init+0xe4>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	4a23      	ldr	r2, [pc, #140]	@ (8000b74 <MX_GPIO_Init+0xe4>)
 8000ae8:	f043 0301 	orr.w	r3, r3, #1
 8000aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aee:	4b21      	ldr	r3, [pc, #132]	@ (8000b74 <MX_GPIO_Init+0xe4>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	f003 0301 	and.w	r3, r3, #1
 8000af6:	60bb      	str	r3, [r7, #8]
 8000af8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000afa:	2300      	movs	r3, #0
 8000afc:	607b      	str	r3, [r7, #4]
 8000afe:	4b1d      	ldr	r3, [pc, #116]	@ (8000b74 <MX_GPIO_Init+0xe4>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b02:	4a1c      	ldr	r2, [pc, #112]	@ (8000b74 <MX_GPIO_Init+0xe4>)
 8000b04:	f043 0302 	orr.w	r3, r3, #2
 8000b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000b74 <MX_GPIO_Init+0xe4>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	f003 0302 	and.w	r3, r3, #2
 8000b12:	607b      	str	r3, [r7, #4]
 8000b14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|ERROR_LED_Pin, GPIO_PIN_RESET);
 8000b16:	2200      	movs	r2, #0
 8000b18:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 8000b1c:	4816      	ldr	r0, [pc, #88]	@ (8000b78 <MX_GPIO_Init+0xe8>)
 8000b1e:	f001 fa8f 	bl	8002040 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CSB_GPIO_Port, SPI2_CSB_Pin, GPIO_PIN_RESET);
 8000b22:	2200      	movs	r2, #0
 8000b24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b28:	4814      	ldr	r0, [pc, #80]	@ (8000b7c <MX_GPIO_Init+0xec>)
 8000b2a:	f001 fa89 	bl	8002040 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin ERROR_LED_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|ERROR_LED_Pin;
 8000b2e:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8000b32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b34:	2301      	movs	r3, #1
 8000b36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b40:	f107 0314 	add.w	r3, r7, #20
 8000b44:	4619      	mov	r1, r3
 8000b46:	480c      	ldr	r0, [pc, #48]	@ (8000b78 <MX_GPIO_Init+0xe8>)
 8000b48:	f001 f8de 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = SPI2_CSB_Pin;
 8000b4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b52:	2301      	movs	r3, #1
 8000b54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CSB_GPIO_Port, &GPIO_InitStruct);
 8000b5e:	f107 0314 	add.w	r3, r7, #20
 8000b62:	4619      	mov	r1, r3
 8000b64:	4805      	ldr	r0, [pc, #20]	@ (8000b7c <MX_GPIO_Init+0xec>)
 8000b66:	f001 f8cf 	bl	8001d08 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b6a:	bf00      	nop
 8000b6c:	3728      	adds	r7, #40	@ 0x28
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	40023800 	.word	0x40023800
 8000b78:	40020800 	.word	0x40020800
 8000b7c:	40020400 	.word	0x40020400

08000b80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b84:	b672      	cpsid	i
}
 8000b86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <Error_Handler+0x8>

08000b8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b92:	2300      	movs	r3, #0
 8000b94:	607b      	str	r3, [r7, #4]
 8000b96:	4b10      	ldr	r3, [pc, #64]	@ (8000bd8 <HAL_MspInit+0x4c>)
 8000b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b9a:	4a0f      	ldr	r2, [pc, #60]	@ (8000bd8 <HAL_MspInit+0x4c>)
 8000b9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ba0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd8 <HAL_MspInit+0x4c>)
 8000ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ba6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000baa:	607b      	str	r3, [r7, #4]
 8000bac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bae:	2300      	movs	r3, #0
 8000bb0:	603b      	str	r3, [r7, #0]
 8000bb2:	4b09      	ldr	r3, [pc, #36]	@ (8000bd8 <HAL_MspInit+0x4c>)
 8000bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb6:	4a08      	ldr	r2, [pc, #32]	@ (8000bd8 <HAL_MspInit+0x4c>)
 8000bb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bbe:	4b06      	ldr	r3, [pc, #24]	@ (8000bd8 <HAL_MspInit+0x4c>)
 8000bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bc6:	603b      	str	r3, [r7, #0]
 8000bc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	40023800 	.word	0x40023800

08000bdc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b08a      	sub	sp, #40	@ 0x28
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be4:	f107 0314 	add.w	r3, r7, #20
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
 8000bec:	605a      	str	r2, [r3, #4]
 8000bee:	609a      	str	r2, [r3, #8]
 8000bf0:	60da      	str	r2, [r3, #12]
 8000bf2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8000c70 <HAL_I2C_MspInit+0x94>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d134      	bne.n	8000c68 <HAL_I2C_MspInit+0x8c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	613b      	str	r3, [r7, #16]
 8000c02:	4b1c      	ldr	r3, [pc, #112]	@ (8000c74 <HAL_I2C_MspInit+0x98>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c06:	4a1b      	ldr	r2, [pc, #108]	@ (8000c74 <HAL_I2C_MspInit+0x98>)
 8000c08:	f043 0302 	orr.w	r3, r3, #2
 8000c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c0e:	4b19      	ldr	r3, [pc, #100]	@ (8000c74 <HAL_I2C_MspInit+0x98>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c12:	f003 0302 	and.w	r3, r3, #2
 8000c16:	613b      	str	r3, [r7, #16]
 8000c18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c1a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c20:	2312      	movs	r3, #18
 8000c22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c2c:	2304      	movs	r3, #4
 8000c2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c30:	f107 0314 	add.w	r3, r7, #20
 8000c34:	4619      	mov	r1, r3
 8000c36:	4810      	ldr	r0, [pc, #64]	@ (8000c78 <HAL_I2C_MspInit+0x9c>)
 8000c38:	f001 f866 	bl	8001d08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	4b0c      	ldr	r3, [pc, #48]	@ (8000c74 <HAL_I2C_MspInit+0x98>)
 8000c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c44:	4a0b      	ldr	r2, [pc, #44]	@ (8000c74 <HAL_I2C_MspInit+0x98>)
 8000c46:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c4c:	4b09      	ldr	r3, [pc, #36]	@ (8000c74 <HAL_I2C_MspInit+0x98>)
 8000c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c54:	60fb      	str	r3, [r7, #12]
 8000c56:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	201f      	movs	r0, #31
 8000c5e:	f000 fc00 	bl	8001462 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000c62:	201f      	movs	r0, #31
 8000c64:	f000 fc19 	bl	800149a <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c68:	bf00      	nop
 8000c6a:	3728      	adds	r7, #40	@ 0x28
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	40005400 	.word	0x40005400
 8000c74:	40023800 	.word	0x40023800
 8000c78:	40020400 	.word	0x40020400

08000c7c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b08a      	sub	sp, #40	@ 0x28
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c84:	f107 0314 	add.w	r3, r7, #20
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
 8000c90:	60da      	str	r2, [r3, #12]
 8000c92:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a19      	ldr	r2, [pc, #100]	@ (8000d00 <HAL_SPI_MspInit+0x84>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d12c      	bne.n	8000cf8 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	613b      	str	r3, [r7, #16]
 8000ca2:	4b18      	ldr	r3, [pc, #96]	@ (8000d04 <HAL_SPI_MspInit+0x88>)
 8000ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca6:	4a17      	ldr	r2, [pc, #92]	@ (8000d04 <HAL_SPI_MspInit+0x88>)
 8000ca8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cac:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cae:	4b15      	ldr	r3, [pc, #84]	@ (8000d04 <HAL_SPI_MspInit+0x88>)
 8000cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cba:	2300      	movs	r3, #0
 8000cbc:	60fb      	str	r3, [r7, #12]
 8000cbe:	4b11      	ldr	r3, [pc, #68]	@ (8000d04 <HAL_SPI_MspInit+0x88>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc2:	4a10      	ldr	r2, [pc, #64]	@ (8000d04 <HAL_SPI_MspInit+0x88>)
 8000cc4:	f043 0302 	orr.w	r3, r3, #2
 8000cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cca:	4b0e      	ldr	r3, [pc, #56]	@ (8000d04 <HAL_SPI_MspInit+0x88>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cce:	f003 0302 	and.w	r3, r3, #2
 8000cd2:	60fb      	str	r3, [r7, #12]
 8000cd4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000cd6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000cda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cdc:	2302      	movs	r3, #2
 8000cde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ce4:	2303      	movs	r3, #3
 8000ce6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ce8:	2305      	movs	r3, #5
 8000cea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cec:	f107 0314 	add.w	r3, r7, #20
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4805      	ldr	r0, [pc, #20]	@ (8000d08 <HAL_SPI_MspInit+0x8c>)
 8000cf4:	f001 f808 	bl	8001d08 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000cf8:	bf00      	nop
 8000cfa:	3728      	adds	r7, #40	@ 0x28
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	40003800 	.word	0x40003800
 8000d04:	40023800 	.word	0x40023800
 8000d08:	40020400 	.word	0x40020400

08000d0c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d1c:	d10d      	bne.n	8000d3a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	4b09      	ldr	r3, [pc, #36]	@ (8000d48 <HAL_TIM_Base_MspInit+0x3c>)
 8000d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d26:	4a08      	ldr	r2, [pc, #32]	@ (8000d48 <HAL_TIM_Base_MspInit+0x3c>)
 8000d28:	f043 0301 	orr.w	r3, r3, #1
 8000d2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d2e:	4b06      	ldr	r3, [pc, #24]	@ (8000d48 <HAL_TIM_Base_MspInit+0x3c>)
 8000d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d32:	f003 0301 	and.w	r3, r3, #1
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000d3a:	bf00      	nop
 8000d3c:	3714      	adds	r7, #20
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	40023800 	.word	0x40023800

08000d4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b088      	sub	sp, #32
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d54:	f107 030c 	add.w	r3, r7, #12
 8000d58:	2200      	movs	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	605a      	str	r2, [r3, #4]
 8000d5e:	609a      	str	r2, [r3, #8]
 8000d60:	60da      	str	r2, [r3, #12]
 8000d62:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d6c:	d11d      	bne.n	8000daa <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6e:	2300      	movs	r3, #0
 8000d70:	60bb      	str	r3, [r7, #8]
 8000d72:	4b10      	ldr	r3, [pc, #64]	@ (8000db4 <HAL_TIM_MspPostInit+0x68>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d76:	4a0f      	ldr	r2, [pc, #60]	@ (8000db4 <HAL_TIM_MspPostInit+0x68>)
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000db4 <HAL_TIM_MspPostInit+0x68>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	60bb      	str	r3, [r7, #8]
 8000d88:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin;
 8000d8a:	230e      	movs	r3, #14
 8000d8c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d8e:	2302      	movs	r3, #2
 8000d90:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d92:	2300      	movs	r3, #0
 8000d94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d96:	2300      	movs	r3, #0
 8000d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9e:	f107 030c 	add.w	r3, r7, #12
 8000da2:	4619      	mov	r1, r3
 8000da4:	4804      	ldr	r0, [pc, #16]	@ (8000db8 <HAL_TIM_MspPostInit+0x6c>)
 8000da6:	f000 ffaf 	bl	8001d08 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000daa:	bf00      	nop
 8000dac:	3720      	adds	r7, #32
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40023800 	.word	0x40023800
 8000db8:	40020000 	.word	0x40020000

08000dbc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b08a      	sub	sp, #40	@ 0x28
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc4:	f107 0314 	add.w	r3, r7, #20
 8000dc8:	2200      	movs	r2, #0
 8000dca:	601a      	str	r2, [r3, #0]
 8000dcc:	605a      	str	r2, [r3, #4]
 8000dce:	609a      	str	r2, [r3, #8]
 8000dd0:	60da      	str	r2, [r3, #12]
 8000dd2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a34      	ldr	r2, [pc, #208]	@ (8000eac <HAL_UART_MspInit+0xf0>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d162      	bne.n	8000ea4 <HAL_UART_MspInit+0xe8>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	613b      	str	r3, [r7, #16]
 8000de2:	4b33      	ldr	r3, [pc, #204]	@ (8000eb0 <HAL_UART_MspInit+0xf4>)
 8000de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000de6:	4a32      	ldr	r2, [pc, #200]	@ (8000eb0 <HAL_UART_MspInit+0xf4>)
 8000de8:	f043 0310 	orr.w	r3, r3, #16
 8000dec:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dee:	4b30      	ldr	r3, [pc, #192]	@ (8000eb0 <HAL_UART_MspInit+0xf4>)
 8000df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000df2:	f003 0310 	and.w	r3, r3, #16
 8000df6:	613b      	str	r3, [r7, #16]
 8000df8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	60fb      	str	r3, [r7, #12]
 8000dfe:	4b2c      	ldr	r3, [pc, #176]	@ (8000eb0 <HAL_UART_MspInit+0xf4>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e02:	4a2b      	ldr	r2, [pc, #172]	@ (8000eb0 <HAL_UART_MspInit+0xf4>)
 8000e04:	f043 0302 	orr.w	r3, r3, #2
 8000e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0a:	4b29      	ldr	r3, [pc, #164]	@ (8000eb0 <HAL_UART_MspInit+0xf4>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0e:	f003 0302 	and.w	r3, r3, #2
 8000e12:	60fb      	str	r3, [r7, #12]
 8000e14:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e16:	23c0      	movs	r3, #192	@ 0xc0
 8000e18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e22:	2303      	movs	r3, #3
 8000e24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e26:	2307      	movs	r3, #7
 8000e28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e2a:	f107 0314 	add.w	r3, r7, #20
 8000e2e:	4619      	mov	r1, r3
 8000e30:	4820      	ldr	r0, [pc, #128]	@ (8000eb4 <HAL_UART_MspInit+0xf8>)
 8000e32:	f000 ff69 	bl	8001d08 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8000e36:	4b20      	ldr	r3, [pc, #128]	@ (8000eb8 <HAL_UART_MspInit+0xfc>)
 8000e38:	4a20      	ldr	r2, [pc, #128]	@ (8000ebc <HAL_UART_MspInit+0x100>)
 8000e3a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8000e3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000eb8 <HAL_UART_MspInit+0xfc>)
 8000e3e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000e42:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e44:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb8 <HAL_UART_MspInit+0xfc>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb8 <HAL_UART_MspInit+0xfc>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e50:	4b19      	ldr	r3, [pc, #100]	@ (8000eb8 <HAL_UART_MspInit+0xfc>)
 8000e52:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e56:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e58:	4b17      	ldr	r3, [pc, #92]	@ (8000eb8 <HAL_UART_MspInit+0xfc>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e5e:	4b16      	ldr	r3, [pc, #88]	@ (8000eb8 <HAL_UART_MspInit+0xfc>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000e64:	4b14      	ldr	r3, [pc, #80]	@ (8000eb8 <HAL_UART_MspInit+0xfc>)
 8000e66:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e6a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e6c:	4b12      	ldr	r3, [pc, #72]	@ (8000eb8 <HAL_UART_MspInit+0xfc>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e72:	4b11      	ldr	r3, [pc, #68]	@ (8000eb8 <HAL_UART_MspInit+0xfc>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000e78:	480f      	ldr	r0, [pc, #60]	@ (8000eb8 <HAL_UART_MspInit+0xfc>)
 8000e7a:	f000 fb29 	bl	80014d0 <HAL_DMA_Init>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8000e84:	f7ff fe7c 	bl	8000b80 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000eb8 <HAL_UART_MspInit+0xfc>)
 8000e8c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb8 <HAL_UART_MspInit+0xfc>)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000e94:	2200      	movs	r2, #0
 8000e96:	2100      	movs	r1, #0
 8000e98:	2025      	movs	r0, #37	@ 0x25
 8000e9a:	f000 fae2 	bl	8001462 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000e9e:	2025      	movs	r0, #37	@ 0x25
 8000ea0:	f000 fafb 	bl	800149a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000ea4:	bf00      	nop
 8000ea6:	3728      	adds	r7, #40	@ 0x28
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40011000 	.word	0x40011000
 8000eb0:	40023800 	.word	0x40023800
 8000eb4:	40020400 	.word	0x40020400
 8000eb8:	20000268 	.word	0x20000268
 8000ebc:	40026440 	.word	0x40026440

08000ec0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <NMI_Handler+0x4>

08000ec8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <HardFault_Handler+0x4>

08000ed0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ed4:	bf00      	nop
 8000ed6:	e7fd      	b.n	8000ed4 <MemManage_Handler+0x4>

08000ed8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000edc:	bf00      	nop
 8000ede:	e7fd      	b.n	8000edc <BusFault_Handler+0x4>

08000ee0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ee4:	bf00      	nop
 8000ee6:	e7fd      	b.n	8000ee4 <UsageFault_Handler+0x4>

08000ee8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f08:	bf00      	nop
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f16:	f000 f985 	bl	8001224 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}
	...

08000f20 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000f24:	4802      	ldr	r0, [pc, #8]	@ (8000f30 <I2C1_EV_IRQHandler+0x10>)
 8000f26:	f001 f9fe 	bl	8002326 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	2000012c 	.word	0x2000012c

08000f34 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(((huart1.Instance->SR & USART_SR_IDLE) > 0))
 8000f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f74 <USART1_IRQHandler+0x40>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 0310 	and.w	r3, r3, #16
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d00e      	beq.n	8000f66 <USART1_IRQHandler+0x32>
	{
		volatile uint32_t tmp;                  /* Must be volatile to prevent optimizations */
		tmp = huart1.Instance->SR;                       /* Read status register */
 8000f48:	4b0a      	ldr	r3, [pc, #40]	@ (8000f74 <USART1_IRQHandler+0x40>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	607b      	str	r3, [r7, #4]
		tmp = huart1.Instance->DR;                       /* Read data register */
 8000f50:	4b08      	ldr	r3, [pc, #32]	@ (8000f74 <USART1_IRQHandler+0x40>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	607b      	str	r3, [r7, #4]
		huart1.Instance->DR = tmp;                       /* Read data register */
 8000f58:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <USART1_IRQHandler+0x40>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	605a      	str	r2, [r3, #4]
		G_nDataWaiting = 1;
 8000f60:	4b05      	ldr	r3, [pc, #20]	@ (8000f78 <USART1_IRQHandler+0x44>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	701a      	strb	r2, [r3, #0]
	}


  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000f66:	4803      	ldr	r0, [pc, #12]	@ (8000f74 <USART1_IRQHandler+0x40>)
 8000f68:	f005 fbf6 	bl	8006758 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000f6c:	bf00      	nop
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20000220 	.word	0x20000220
 8000f78:	20000410 	.word	0x20000410

08000f7c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000f80:	4802      	ldr	r0, [pc, #8]	@ (8000f8c <DMA2_Stream2_IRQHandler+0x10>)
 8000f82:	f000 fc3d 	bl	8001800 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20000268 	.word	0x20000268

08000f90 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000f94:	4802      	ldr	r0, [pc, #8]	@ (8000fa0 <OTG_FS_IRQHandler+0x10>)
 8000f96:	f002 feea 	bl	8003d6e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000f9a:	bf00      	nop
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	20001910 	.word	0x20001910

08000fa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fa8:	4b06      	ldr	r3, [pc, #24]	@ (8000fc4 <SystemInit+0x20>)
 8000faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fae:	4a05      	ldr	r2, [pc, #20]	@ (8000fc4 <SystemInit+0x20>)
 8000fb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fb8:	bf00      	nop
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	e000ed00 	.word	0xe000ed00

08000fc8 <packet_to_sensor_data>:

#define ACC_SCALER 0.01f
#define GYR_SCALER 0.0625f
#define MAG_SCALER 0.0625f

void packet_to_sensor_data(uint8_t* packet, sensor_data* data) {
 8000fc8:	b4f0      	push	{r4, r5, r6, r7}
 8000fca:	b08c      	sub	sp, #48	@ 0x30
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
	raw_sensor_data raw_data;

	memcpy(&raw_data, packet, sizeof(raw_sensor_data));
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	461c      	mov	r4, r3
 8000fd6:	f107 0608 	add.w	r6, r7, #8
 8000fda:	f104 0c20 	add.w	ip, r4, #32
 8000fde:	4635      	mov	r5, r6
 8000fe0:	4623      	mov	r3, r4
 8000fe2:	6818      	ldr	r0, [r3, #0]
 8000fe4:	6859      	ldr	r1, [r3, #4]
 8000fe6:	689a      	ldr	r2, [r3, #8]
 8000fe8:	68db      	ldr	r3, [r3, #12]
 8000fea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fec:	3410      	adds	r4, #16
 8000fee:	3610      	adds	r6, #16
 8000ff0:	4564      	cmp	r4, ip
 8000ff2:	d1f4      	bne.n	8000fde <packet_to_sensor_data+0x16>
 8000ff4:	4633      	mov	r3, r6
 8000ff6:	4622      	mov	r2, r4
 8000ff8:	6810      	ldr	r0, [r2, #0]
 8000ffa:	6851      	ldr	r1, [r2, #4]
 8000ffc:	c303      	stmia	r3!, {r0, r1}

	data->time = raw_data.time;
 8000ffe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001002:	6839      	ldr	r1, [r7, #0]
 8001004:	600a      	str	r2, [r1, #0]
 8001006:	604b      	str	r3, [r1, #4]

	data->ax = ACC_SCALER * raw_data.bno055.ax;
 8001008:	8a3b      	ldrh	r3, [r7, #16]
 800100a:	ee07 3a90 	vmov	s15, r3
 800100e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001012:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8001124 <packet_to_sensor_data+0x15c>
 8001016:	ee67 7a87 	vmul.f32	s15, s15, s14
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	ee17 2a90 	vmov	r2, s15
 8001020:	609a      	str	r2, [r3, #8]
	data->ay = ACC_SCALER * raw_data.bno055.ay;
 8001022:	8a7b      	ldrh	r3, [r7, #18]
 8001024:	ee07 3a90 	vmov	s15, r3
 8001028:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800102c:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001124 <packet_to_sensor_data+0x15c>
 8001030:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	ee17 2a90 	vmov	r2, s15
 800103a:	60da      	str	r2, [r3, #12]
	data->az = ACC_SCALER * raw_data.bno055.az;
 800103c:	8abb      	ldrh	r3, [r7, #20]
 800103e:	ee07 3a90 	vmov	s15, r3
 8001042:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001046:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8001124 <packet_to_sensor_data+0x15c>
 800104a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	ee17 2a90 	vmov	r2, s15
 8001054:	611a      	str	r2, [r3, #16]

	data->gx = GYR_SCALER * raw_data.bno055.gx;
 8001056:	8afb      	ldrh	r3, [r7, #22]
 8001058:	ee07 3a90 	vmov	s15, r3
 800105c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001060:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001128 <packet_to_sensor_data+0x160>
 8001064:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	ee17 2a90 	vmov	r2, s15
 800106e:	615a      	str	r2, [r3, #20]
	data->gy = GYR_SCALER * raw_data.bno055.gy;
 8001070:	8b3b      	ldrh	r3, [r7, #24]
 8001072:	ee07 3a90 	vmov	s15, r3
 8001076:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800107a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001128 <packet_to_sensor_data+0x160>
 800107e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	ee17 2a90 	vmov	r2, s15
 8001088:	619a      	str	r2, [r3, #24]
	data->gz = GYR_SCALER * raw_data.bno055.gz;
 800108a:	8b7b      	ldrh	r3, [r7, #26]
 800108c:	ee07 3a90 	vmov	s15, r3
 8001090:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001094:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001128 <packet_to_sensor_data+0x160>
 8001098:	ee67 7a87 	vmul.f32	s15, s15, s14
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	ee17 2a90 	vmov	r2, s15
 80010a2:	61da      	str	r2, [r3, #28]

	data->mx = MAG_SCALER * raw_data.bno055.mx;
 80010a4:	8bbb      	ldrh	r3, [r7, #28]
 80010a6:	ee07 3a90 	vmov	s15, r3
 80010aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ae:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001128 <packet_to_sensor_data+0x160>
 80010b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	ee17 2a90 	vmov	r2, s15
 80010bc:	621a      	str	r2, [r3, #32]
	data->my = MAG_SCALER * raw_data.bno055.my;
 80010be:	8bfb      	ldrh	r3, [r7, #30]
 80010c0:	ee07 3a90 	vmov	s15, r3
 80010c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010c8:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001128 <packet_to_sensor_data+0x160>
 80010cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	ee17 2a90 	vmov	r2, s15
 80010d6:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = MAG_SCALER * raw_data.bno055.mz;
 80010d8:	8c3b      	ldrh	r3, [r7, #32]
 80010da:	ee07 3a90 	vmov	s15, r3
 80010de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e2:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001128 <packet_to_sensor_data+0x160>
 80010e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	ee17 2a90 	vmov	r2, s15
 80010f0:	629a      	str	r2, [r3, #40]	@ 0x28

	data->pressure = raw_data.bmp390.pressure;
 80010f2:	f8d7 3022 	ldr.w	r3, [r7, #34]	@ 0x22
 80010f6:	ee07 3a90 	vmov	s15, r3
 80010fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	ee17 2a90 	vmov	r2, s15
 8001104:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = raw_data.bmp390.temperature;
 8001106:	f8d7 3026 	ldr.w	r3, [r7, #38]	@ 0x26
 800110a:	ee07 3a90 	vmov	s15, r3
 800110e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	ee17 2a90 	vmov	r2, s15
 8001118:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800111a:	bf00      	nop
 800111c:	3730      	adds	r7, #48	@ 0x30
 800111e:	46bd      	mov	sp, r7
 8001120:	bcf0      	pop	{r4, r5, r6, r7}
 8001122:	4770      	bx	lr
 8001124:	3c23d70a 	.word	0x3c23d70a
 8001128:	3d800000 	.word	0x3d800000

0800112c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800112c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001164 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001130:	f7ff ff38 	bl	8000fa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001134:	480c      	ldr	r0, [pc, #48]	@ (8001168 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001136:	490d      	ldr	r1, [pc, #52]	@ (800116c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001138:	4a0d      	ldr	r2, [pc, #52]	@ (8001170 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800113a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800113c:	e002      	b.n	8001144 <LoopCopyDataInit>

0800113e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800113e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001140:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001142:	3304      	adds	r3, #4

08001144 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001144:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001146:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001148:	d3f9      	bcc.n	800113e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800114a:	4a0a      	ldr	r2, [pc, #40]	@ (8001174 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800114c:	4c0a      	ldr	r4, [pc, #40]	@ (8001178 <LoopFillZerobss+0x22>)
  movs r3, #0
 800114e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001150:	e001      	b.n	8001156 <LoopFillZerobss>

08001152 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001152:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001154:	3204      	adds	r2, #4

08001156 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001156:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001158:	d3fb      	bcc.n	8001152 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800115a:	f00a fc21 	bl	800b9a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800115e:	f7ff fa65 	bl	800062c <main>
  bx  lr    
 8001162:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001164:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001168:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800116c:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 8001170:	0800ba78 	.word	0x0800ba78
  ldr r2, =_sbss
 8001174:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 8001178:	20002014 	.word	0x20002014

0800117c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800117c:	e7fe      	b.n	800117c <ADC_IRQHandler>
	...

08001180 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001184:	4b0e      	ldr	r3, [pc, #56]	@ (80011c0 <HAL_Init+0x40>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a0d      	ldr	r2, [pc, #52]	@ (80011c0 <HAL_Init+0x40>)
 800118a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800118e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001190:	4b0b      	ldr	r3, [pc, #44]	@ (80011c0 <HAL_Init+0x40>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a0a      	ldr	r2, [pc, #40]	@ (80011c0 <HAL_Init+0x40>)
 8001196:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800119a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800119c:	4b08      	ldr	r3, [pc, #32]	@ (80011c0 <HAL_Init+0x40>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a07      	ldr	r2, [pc, #28]	@ (80011c0 <HAL_Init+0x40>)
 80011a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011a8:	2003      	movs	r0, #3
 80011aa:	f000 f94f 	bl	800144c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011ae:	200f      	movs	r0, #15
 80011b0:	f000 f808 	bl	80011c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011b4:	f7ff fcea 	bl	8000b8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40023c00 	.word	0x40023c00

080011c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011cc:	4b12      	ldr	r3, [pc, #72]	@ (8001218 <HAL_InitTick+0x54>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	4b12      	ldr	r3, [pc, #72]	@ (800121c <HAL_InitTick+0x58>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	4619      	mov	r1, r3
 80011d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011da:	fbb3 f3f1 	udiv	r3, r3, r1
 80011de:	fbb2 f3f3 	udiv	r3, r2, r3
 80011e2:	4618      	mov	r0, r3
 80011e4:	f000 f967 	bl	80014b6 <HAL_SYSTICK_Config>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e00e      	b.n	8001210 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2b0f      	cmp	r3, #15
 80011f6:	d80a      	bhi.n	800120e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011f8:	2200      	movs	r2, #0
 80011fa:	6879      	ldr	r1, [r7, #4]
 80011fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001200:	f000 f92f 	bl	8001462 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001204:	4a06      	ldr	r2, [pc, #24]	@ (8001220 <HAL_InitTick+0x5c>)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800120a:	2300      	movs	r3, #0
 800120c:	e000      	b.n	8001210 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
}
 8001210:	4618      	mov	r0, r3
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000000 	.word	0x20000000
 800121c:	20000008 	.word	0x20000008
 8001220:	20000004 	.word	0x20000004

08001224 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001228:	4b06      	ldr	r3, [pc, #24]	@ (8001244 <HAL_IncTick+0x20>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	461a      	mov	r2, r3
 800122e:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <HAL_IncTick+0x24>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4413      	add	r3, r2
 8001234:	4a04      	ldr	r2, [pc, #16]	@ (8001248 <HAL_IncTick+0x24>)
 8001236:	6013      	str	r3, [r2, #0]
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	20000008 	.word	0x20000008
 8001248:	20000418 	.word	0x20000418

0800124c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  return uwTick;
 8001250:	4b03      	ldr	r3, [pc, #12]	@ (8001260 <HAL_GetTick+0x14>)
 8001252:	681b      	ldr	r3, [r3, #0]
}
 8001254:	4618      	mov	r0, r3
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	20000418 	.word	0x20000418

08001264 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800126c:	f7ff ffee 	bl	800124c <HAL_GetTick>
 8001270:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800127c:	d005      	beq.n	800128a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800127e:	4b0a      	ldr	r3, [pc, #40]	@ (80012a8 <HAL_Delay+0x44>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	461a      	mov	r2, r3
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	4413      	add	r3, r2
 8001288:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800128a:	bf00      	nop
 800128c:	f7ff ffde 	bl	800124c <HAL_GetTick>
 8001290:	4602      	mov	r2, r0
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	68fa      	ldr	r2, [r7, #12]
 8001298:	429a      	cmp	r2, r3
 800129a:	d8f7      	bhi.n	800128c <HAL_Delay+0x28>
  {
  }
}
 800129c:	bf00      	nop
 800129e:	bf00      	nop
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000008 	.word	0x20000008

080012ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	f003 0307 	and.w	r3, r3, #7
 80012ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012bc:	4b0c      	ldr	r3, [pc, #48]	@ (80012f0 <__NVIC_SetPriorityGrouping+0x44>)
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012c2:	68ba      	ldr	r2, [r7, #8]
 80012c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012c8:	4013      	ands	r3, r2
 80012ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012de:	4a04      	ldr	r2, [pc, #16]	@ (80012f0 <__NVIC_SetPriorityGrouping+0x44>)
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	60d3      	str	r3, [r2, #12]
}
 80012e4:	bf00      	nop
 80012e6:	3714      	adds	r7, #20
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	e000ed00 	.word	0xe000ed00

080012f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012f8:	4b04      	ldr	r3, [pc, #16]	@ (800130c <__NVIC_GetPriorityGrouping+0x18>)
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	0a1b      	lsrs	r3, r3, #8
 80012fe:	f003 0307 	and.w	r3, r3, #7
}
 8001302:	4618      	mov	r0, r3
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	e000ed00 	.word	0xe000ed00

08001310 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800131a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131e:	2b00      	cmp	r3, #0
 8001320:	db0b      	blt.n	800133a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	f003 021f 	and.w	r2, r3, #31
 8001328:	4907      	ldr	r1, [pc, #28]	@ (8001348 <__NVIC_EnableIRQ+0x38>)
 800132a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132e:	095b      	lsrs	r3, r3, #5
 8001330:	2001      	movs	r0, #1
 8001332:	fa00 f202 	lsl.w	r2, r0, r2
 8001336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	e000e100 	.word	0xe000e100

0800134c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	4603      	mov	r3, r0
 8001354:	6039      	str	r1, [r7, #0]
 8001356:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135c:	2b00      	cmp	r3, #0
 800135e:	db0a      	blt.n	8001376 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	b2da      	uxtb	r2, r3
 8001364:	490c      	ldr	r1, [pc, #48]	@ (8001398 <__NVIC_SetPriority+0x4c>)
 8001366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136a:	0112      	lsls	r2, r2, #4
 800136c:	b2d2      	uxtb	r2, r2
 800136e:	440b      	add	r3, r1
 8001370:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001374:	e00a      	b.n	800138c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	b2da      	uxtb	r2, r3
 800137a:	4908      	ldr	r1, [pc, #32]	@ (800139c <__NVIC_SetPriority+0x50>)
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	f003 030f 	and.w	r3, r3, #15
 8001382:	3b04      	subs	r3, #4
 8001384:	0112      	lsls	r2, r2, #4
 8001386:	b2d2      	uxtb	r2, r2
 8001388:	440b      	add	r3, r1
 800138a:	761a      	strb	r2, [r3, #24]
}
 800138c:	bf00      	nop
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	e000e100 	.word	0xe000e100
 800139c:	e000ed00 	.word	0xe000ed00

080013a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b089      	sub	sp, #36	@ 0x24
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f003 0307 	and.w	r3, r3, #7
 80013b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	f1c3 0307 	rsb	r3, r3, #7
 80013ba:	2b04      	cmp	r3, #4
 80013bc:	bf28      	it	cs
 80013be:	2304      	movcs	r3, #4
 80013c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	3304      	adds	r3, #4
 80013c6:	2b06      	cmp	r3, #6
 80013c8:	d902      	bls.n	80013d0 <NVIC_EncodePriority+0x30>
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	3b03      	subs	r3, #3
 80013ce:	e000      	b.n	80013d2 <NVIC_EncodePriority+0x32>
 80013d0:	2300      	movs	r3, #0
 80013d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013d4:	f04f 32ff 	mov.w	r2, #4294967295
 80013d8:	69bb      	ldr	r3, [r7, #24]
 80013da:	fa02 f303 	lsl.w	r3, r2, r3
 80013de:	43da      	mvns	r2, r3
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	401a      	ands	r2, r3
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013e8:	f04f 31ff 	mov.w	r1, #4294967295
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	fa01 f303 	lsl.w	r3, r1, r3
 80013f2:	43d9      	mvns	r1, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f8:	4313      	orrs	r3, r2
         );
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3724      	adds	r7, #36	@ 0x24
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
	...

08001408 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3b01      	subs	r3, #1
 8001414:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001418:	d301      	bcc.n	800141e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800141a:	2301      	movs	r3, #1
 800141c:	e00f      	b.n	800143e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800141e:	4a0a      	ldr	r2, [pc, #40]	@ (8001448 <SysTick_Config+0x40>)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	3b01      	subs	r3, #1
 8001424:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001426:	210f      	movs	r1, #15
 8001428:	f04f 30ff 	mov.w	r0, #4294967295
 800142c:	f7ff ff8e 	bl	800134c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001430:	4b05      	ldr	r3, [pc, #20]	@ (8001448 <SysTick_Config+0x40>)
 8001432:	2200      	movs	r2, #0
 8001434:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001436:	4b04      	ldr	r3, [pc, #16]	@ (8001448 <SysTick_Config+0x40>)
 8001438:	2207      	movs	r2, #7
 800143a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	e000e010 	.word	0xe000e010

0800144c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff ff29 	bl	80012ac <__NVIC_SetPriorityGrouping>
}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001462:	b580      	push	{r7, lr}
 8001464:	b086      	sub	sp, #24
 8001466:	af00      	add	r7, sp, #0
 8001468:	4603      	mov	r3, r0
 800146a:	60b9      	str	r1, [r7, #8]
 800146c:	607a      	str	r2, [r7, #4]
 800146e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001470:	2300      	movs	r3, #0
 8001472:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001474:	f7ff ff3e 	bl	80012f4 <__NVIC_GetPriorityGrouping>
 8001478:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	68b9      	ldr	r1, [r7, #8]
 800147e:	6978      	ldr	r0, [r7, #20]
 8001480:	f7ff ff8e 	bl	80013a0 <NVIC_EncodePriority>
 8001484:	4602      	mov	r2, r0
 8001486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800148a:	4611      	mov	r1, r2
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff ff5d 	bl	800134c <__NVIC_SetPriority>
}
 8001492:	bf00      	nop
 8001494:	3718      	adds	r7, #24
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}

0800149a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800149a:	b580      	push	{r7, lr}
 800149c:	b082      	sub	sp, #8
 800149e:	af00      	add	r7, sp, #0
 80014a0:	4603      	mov	r3, r0
 80014a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff ff31 	bl	8001310 <__NVIC_EnableIRQ>
}
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b082      	sub	sp, #8
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f7ff ffa2 	bl	8001408 <SysTick_Config>
 80014c4:	4603      	mov	r3, r0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
	...

080014d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80014dc:	f7ff feb6 	bl	800124c <HAL_GetTick>
 80014e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d101      	bne.n	80014ec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e099      	b.n	8001620 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2202      	movs	r2, #2
 80014f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2200      	movs	r2, #0
 80014f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f022 0201 	bic.w	r2, r2, #1
 800150a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800150c:	e00f      	b.n	800152e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800150e:	f7ff fe9d 	bl	800124c <HAL_GetTick>
 8001512:	4602      	mov	r2, r0
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b05      	cmp	r3, #5
 800151a:	d908      	bls.n	800152e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2220      	movs	r2, #32
 8001520:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2203      	movs	r2, #3
 8001526:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e078      	b.n	8001620 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 0301 	and.w	r3, r3, #1
 8001538:	2b00      	cmp	r3, #0
 800153a:	d1e8      	bne.n	800150e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	4b38      	ldr	r3, [pc, #224]	@ (8001628 <HAL_DMA_Init+0x158>)
 8001548:	4013      	ands	r3, r2
 800154a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	685a      	ldr	r2, [r3, #4]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800155a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	691b      	ldr	r3, [r3, #16]
 8001560:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001566:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001572:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6a1b      	ldr	r3, [r3, #32]
 8001578:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800157a:	697a      	ldr	r2, [r7, #20]
 800157c:	4313      	orrs	r3, r2
 800157e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001584:	2b04      	cmp	r3, #4
 8001586:	d107      	bne.n	8001598 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001590:	4313      	orrs	r3, r2
 8001592:	697a      	ldr	r2, [r7, #20]
 8001594:	4313      	orrs	r3, r2
 8001596:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	695b      	ldr	r3, [r3, #20]
 80015a6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	f023 0307 	bic.w	r3, r3, #7
 80015ae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b4:	697a      	ldr	r2, [r7, #20]
 80015b6:	4313      	orrs	r3, r2
 80015b8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015be:	2b04      	cmp	r3, #4
 80015c0:	d117      	bne.n	80015f2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	4313      	orrs	r3, r2
 80015ca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d00e      	beq.n	80015f2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f000 fb1b 	bl	8001c10 <DMA_CheckFifoParam>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d008      	beq.n	80015f2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2240      	movs	r2, #64	@ 0x40
 80015e4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2201      	movs	r2, #1
 80015ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80015ee:	2301      	movs	r3, #1
 80015f0:	e016      	b.n	8001620 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	697a      	ldr	r2, [r7, #20]
 80015f8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f000 fad2 	bl	8001ba4 <DMA_CalcBaseAndBitshift>
 8001600:	4603      	mov	r3, r0
 8001602:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001608:	223f      	movs	r2, #63	@ 0x3f
 800160a:	409a      	lsls	r2, r3
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2200      	movs	r2, #0
 8001614:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2201      	movs	r2, #1
 800161a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800161e:	2300      	movs	r3, #0
}
 8001620:	4618      	mov	r0, r3
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	f010803f 	.word	0xf010803f

0800162c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	607a      	str	r2, [r7, #4]
 8001638:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800163a:	2300      	movs	r3, #0
 800163c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001642:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800164a:	2b01      	cmp	r3, #1
 800164c:	d101      	bne.n	8001652 <HAL_DMA_Start_IT+0x26>
 800164e:	2302      	movs	r3, #2
 8001650:	e040      	b.n	80016d4 <HAL_DMA_Start_IT+0xa8>
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	2201      	movs	r2, #1
 8001656:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001660:	b2db      	uxtb	r3, r3
 8001662:	2b01      	cmp	r3, #1
 8001664:	d12f      	bne.n	80016c6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2202      	movs	r2, #2
 800166a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2200      	movs	r2, #0
 8001672:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	68b9      	ldr	r1, [r7, #8]
 800167a:	68f8      	ldr	r0, [r7, #12]
 800167c:	f000 fa64 	bl	8001b48 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001684:	223f      	movs	r2, #63	@ 0x3f
 8001686:	409a      	lsls	r2, r3
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f042 0216 	orr.w	r2, r2, #22
 800169a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d007      	beq.n	80016b4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f042 0208 	orr.w	r2, r2, #8
 80016b2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f042 0201 	orr.w	r2, r2, #1
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	e005      	b.n	80016d2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2200      	movs	r2, #0
 80016ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80016ce:	2302      	movs	r3, #2
 80016d0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80016d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80016ea:	f7ff fdaf 	bl	800124c <HAL_GetTick>
 80016ee:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	2b02      	cmp	r3, #2
 80016fa:	d008      	beq.n	800170e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2280      	movs	r2, #128	@ 0x80
 8001700:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2200      	movs	r2, #0
 8001706:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e052      	b.n	80017b4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f022 0216 	bic.w	r2, r2, #22
 800171c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	695a      	ldr	r2, [r3, #20]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800172c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001732:	2b00      	cmp	r3, #0
 8001734:	d103      	bne.n	800173e <HAL_DMA_Abort+0x62>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800173a:	2b00      	cmp	r3, #0
 800173c:	d007      	beq.n	800174e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f022 0208 	bic.w	r2, r2, #8
 800174c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f022 0201 	bic.w	r2, r2, #1
 800175c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800175e:	e013      	b.n	8001788 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001760:	f7ff fd74 	bl	800124c <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	2b05      	cmp	r3, #5
 800176c:	d90c      	bls.n	8001788 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2220      	movs	r2, #32
 8001772:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2203      	movs	r2, #3
 8001778:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e015      	b.n	80017b4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	2b00      	cmp	r3, #0
 8001794:	d1e4      	bne.n	8001760 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800179a:	223f      	movs	r2, #63	@ 0x3f
 800179c:	409a      	lsls	r2, r3
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2201      	movs	r2, #1
 80017a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3710      	adds	r7, #16
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d004      	beq.n	80017da <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2280      	movs	r2, #128	@ 0x80
 80017d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e00c      	b.n	80017f4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2205      	movs	r2, #5
 80017de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f022 0201 	bic.w	r2, r2, #1
 80017f0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80017f2:	2300      	movs	r3, #0
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001808:	2300      	movs	r3, #0
 800180a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800180c:	4b8e      	ldr	r3, [pc, #568]	@ (8001a48 <HAL_DMA_IRQHandler+0x248>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a8e      	ldr	r2, [pc, #568]	@ (8001a4c <HAL_DMA_IRQHandler+0x24c>)
 8001812:	fba2 2303 	umull	r2, r3, r2, r3
 8001816:	0a9b      	lsrs	r3, r3, #10
 8001818:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800181e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800182a:	2208      	movs	r2, #8
 800182c:	409a      	lsls	r2, r3
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	4013      	ands	r3, r2
 8001832:	2b00      	cmp	r3, #0
 8001834:	d01a      	beq.n	800186c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0304 	and.w	r3, r3, #4
 8001840:	2b00      	cmp	r3, #0
 8001842:	d013      	beq.n	800186c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f022 0204 	bic.w	r2, r2, #4
 8001852:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001858:	2208      	movs	r2, #8
 800185a:	409a      	lsls	r2, r3
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001864:	f043 0201 	orr.w	r2, r3, #1
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001870:	2201      	movs	r2, #1
 8001872:	409a      	lsls	r2, r3
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4013      	ands	r3, r2
 8001878:	2b00      	cmp	r3, #0
 800187a:	d012      	beq.n	80018a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	695b      	ldr	r3, [r3, #20]
 8001882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001886:	2b00      	cmp	r3, #0
 8001888:	d00b      	beq.n	80018a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800188e:	2201      	movs	r2, #1
 8001890:	409a      	lsls	r2, r3
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800189a:	f043 0202 	orr.w	r2, r3, #2
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018a6:	2204      	movs	r2, #4
 80018a8:	409a      	lsls	r2, r3
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	4013      	ands	r3, r2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d012      	beq.n	80018d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0302 	and.w	r3, r3, #2
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d00b      	beq.n	80018d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018c4:	2204      	movs	r2, #4
 80018c6:	409a      	lsls	r2, r3
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018d0:	f043 0204 	orr.w	r2, r3, #4
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018dc:	2210      	movs	r2, #16
 80018de:	409a      	lsls	r2, r3
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	4013      	ands	r3, r2
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d043      	beq.n	8001970 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 0308 	and.w	r3, r3, #8
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d03c      	beq.n	8001970 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018fa:	2210      	movs	r2, #16
 80018fc:	409a      	lsls	r2, r3
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800190c:	2b00      	cmp	r3, #0
 800190e:	d018      	beq.n	8001942 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d108      	bne.n	8001930 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001922:	2b00      	cmp	r3, #0
 8001924:	d024      	beq.n	8001970 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	4798      	blx	r3
 800192e:	e01f      	b.n	8001970 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001934:	2b00      	cmp	r3, #0
 8001936:	d01b      	beq.n	8001970 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	4798      	blx	r3
 8001940:	e016      	b.n	8001970 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800194c:	2b00      	cmp	r3, #0
 800194e:	d107      	bne.n	8001960 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f022 0208 	bic.w	r2, r2, #8
 800195e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001964:	2b00      	cmp	r3, #0
 8001966:	d003      	beq.n	8001970 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001974:	2220      	movs	r2, #32
 8001976:	409a      	lsls	r2, r3
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	4013      	ands	r3, r2
 800197c:	2b00      	cmp	r3, #0
 800197e:	f000 808f 	beq.w	8001aa0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0310 	and.w	r3, r3, #16
 800198c:	2b00      	cmp	r3, #0
 800198e:	f000 8087 	beq.w	8001aa0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001996:	2220      	movs	r2, #32
 8001998:	409a      	lsls	r2, r3
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	2b05      	cmp	r3, #5
 80019a8:	d136      	bne.n	8001a18 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f022 0216 	bic.w	r2, r2, #22
 80019b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	695a      	ldr	r2, [r3, #20]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80019c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d103      	bne.n	80019da <HAL_DMA_IRQHandler+0x1da>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d007      	beq.n	80019ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f022 0208 	bic.w	r2, r2, #8
 80019e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019ee:	223f      	movs	r2, #63	@ 0x3f
 80019f0:	409a      	lsls	r2, r3
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2201      	movs	r2, #1
 80019fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d07e      	beq.n	8001b0c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	4798      	blx	r3
        }
        return;
 8001a16:	e079      	b.n	8001b0c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d01d      	beq.n	8001a62 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d10d      	bne.n	8001a50 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d031      	beq.n	8001aa0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	4798      	blx	r3
 8001a44:	e02c      	b.n	8001aa0 <HAL_DMA_IRQHandler+0x2a0>
 8001a46:	bf00      	nop
 8001a48:	20000000 	.word	0x20000000
 8001a4c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d023      	beq.n	8001aa0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	4798      	blx	r3
 8001a60:	e01e      	b.n	8001aa0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d10f      	bne.n	8001a90 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f022 0210 	bic.w	r2, r2, #16
 8001a7e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2201      	movs	r2, #1
 8001a84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d003      	beq.n	8001aa0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d032      	beq.n	8001b0e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aac:	f003 0301 	and.w	r3, r3, #1
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d022      	beq.n	8001afa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2205      	movs	r2, #5
 8001ab8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f022 0201 	bic.w	r2, r2, #1
 8001aca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	60bb      	str	r3, [r7, #8]
 8001ad2:	697a      	ldr	r2, [r7, #20]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d307      	bcc.n	8001ae8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1f2      	bne.n	8001acc <HAL_DMA_IRQHandler+0x2cc>
 8001ae6:	e000      	b.n	8001aea <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001ae8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2201      	movs	r2, #1
 8001aee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2200      	movs	r2, #0
 8001af6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d005      	beq.n	8001b0e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	4798      	blx	r3
 8001b0a:	e000      	b.n	8001b0e <HAL_DMA_IRQHandler+0x30e>
        return;
 8001b0c:	bf00      	nop
    }
  }
}
 8001b0e:	3718      	adds	r7, #24
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b22:	b2db      	uxtb	r3, r3
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
 8001b54:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001b64:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	683a      	ldr	r2, [r7, #0]
 8001b6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	2b40      	cmp	r3, #64	@ 0x40
 8001b74:	d108      	bne.n	8001b88 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	68ba      	ldr	r2, [r7, #8]
 8001b84:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001b86:	e007      	b.n	8001b98 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	68ba      	ldr	r2, [r7, #8]
 8001b8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	60da      	str	r2, [r3, #12]
}
 8001b98:	bf00      	nop
 8001b9a:	3714      	adds	r7, #20
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	3b10      	subs	r3, #16
 8001bb4:	4a14      	ldr	r2, [pc, #80]	@ (8001c08 <DMA_CalcBaseAndBitshift+0x64>)
 8001bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001bba:	091b      	lsrs	r3, r3, #4
 8001bbc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001bbe:	4a13      	ldr	r2, [pc, #76]	@ (8001c0c <DMA_CalcBaseAndBitshift+0x68>)
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2b03      	cmp	r3, #3
 8001bd0:	d909      	bls.n	8001be6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001bda:	f023 0303 	bic.w	r3, r3, #3
 8001bde:	1d1a      	adds	r2, r3, #4
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	659a      	str	r2, [r3, #88]	@ 0x58
 8001be4:	e007      	b.n	8001bf6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001bee:	f023 0303 	bic.w	r3, r3, #3
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3714      	adds	r7, #20
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	aaaaaaab 	.word	0xaaaaaaab
 8001c0c:	0800ba60 	.word	0x0800ba60

08001c10 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c20:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	699b      	ldr	r3, [r3, #24]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d11f      	bne.n	8001c6a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	2b03      	cmp	r3, #3
 8001c2e:	d856      	bhi.n	8001cde <DMA_CheckFifoParam+0xce>
 8001c30:	a201      	add	r2, pc, #4	@ (adr r2, 8001c38 <DMA_CheckFifoParam+0x28>)
 8001c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c36:	bf00      	nop
 8001c38:	08001c49 	.word	0x08001c49
 8001c3c:	08001c5b 	.word	0x08001c5b
 8001c40:	08001c49 	.word	0x08001c49
 8001c44:	08001cdf 	.word	0x08001cdf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d046      	beq.n	8001ce2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c58:	e043      	b.n	8001ce2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c5e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001c62:	d140      	bne.n	8001ce6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c68:	e03d      	b.n	8001ce6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	699b      	ldr	r3, [r3, #24]
 8001c6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c72:	d121      	bne.n	8001cb8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	2b03      	cmp	r3, #3
 8001c78:	d837      	bhi.n	8001cea <DMA_CheckFifoParam+0xda>
 8001c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c80 <DMA_CheckFifoParam+0x70>)
 8001c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c80:	08001c91 	.word	0x08001c91
 8001c84:	08001c97 	.word	0x08001c97
 8001c88:	08001c91 	.word	0x08001c91
 8001c8c:	08001ca9 	.word	0x08001ca9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	73fb      	strb	r3, [r7, #15]
      break;
 8001c94:	e030      	b.n	8001cf8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d025      	beq.n	8001cee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ca6:	e022      	b.n	8001cee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001cb0:	d11f      	bne.n	8001cf2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001cb6:	e01c      	b.n	8001cf2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d903      	bls.n	8001cc6 <DMA_CheckFifoParam+0xb6>
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	2b03      	cmp	r3, #3
 8001cc2:	d003      	beq.n	8001ccc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001cc4:	e018      	b.n	8001cf8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	73fb      	strb	r3, [r7, #15]
      break;
 8001cca:	e015      	b.n	8001cf8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d00e      	beq.n	8001cf6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	73fb      	strb	r3, [r7, #15]
      break;
 8001cdc:	e00b      	b.n	8001cf6 <DMA_CheckFifoParam+0xe6>
      break;
 8001cde:	bf00      	nop
 8001ce0:	e00a      	b.n	8001cf8 <DMA_CheckFifoParam+0xe8>
      break;
 8001ce2:	bf00      	nop
 8001ce4:	e008      	b.n	8001cf8 <DMA_CheckFifoParam+0xe8>
      break;
 8001ce6:	bf00      	nop
 8001ce8:	e006      	b.n	8001cf8 <DMA_CheckFifoParam+0xe8>
      break;
 8001cea:	bf00      	nop
 8001cec:	e004      	b.n	8001cf8 <DMA_CheckFifoParam+0xe8>
      break;
 8001cee:	bf00      	nop
 8001cf0:	e002      	b.n	8001cf8 <DMA_CheckFifoParam+0xe8>
      break;   
 8001cf2:	bf00      	nop
 8001cf4:	e000      	b.n	8001cf8 <DMA_CheckFifoParam+0xe8>
      break;
 8001cf6:	bf00      	nop
    }
  } 
  
  return status; 
 8001cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3714      	adds	r7, #20
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop

08001d08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b089      	sub	sp, #36	@ 0x24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d12:	2300      	movs	r3, #0
 8001d14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61fb      	str	r3, [r7, #28]
 8001d22:	e16b      	b.n	8001ffc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d24:	2201      	movs	r2, #1
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	697a      	ldr	r2, [r7, #20]
 8001d34:	4013      	ands	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	f040 815a 	bne.w	8001ff6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f003 0303 	and.w	r3, r3, #3
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d005      	beq.n	8001d5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d130      	bne.n	8001dbc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	2203      	movs	r2, #3
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	43db      	mvns	r3, r3
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	68da      	ldr	r2, [r3, #12]
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d90:	2201      	movs	r2, #1
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	091b      	lsrs	r3, r3, #4
 8001da6:	f003 0201 	and.w	r2, r3, #1
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f003 0303 	and.w	r3, r3, #3
 8001dc4:	2b03      	cmp	r3, #3
 8001dc6:	d017      	beq.n	8001df8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	2203      	movs	r2, #3
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	689a      	ldr	r2, [r3, #8]
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	005b      	lsls	r3, r3, #1
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 0303 	and.w	r3, r3, #3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d123      	bne.n	8001e4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	08da      	lsrs	r2, r3, #3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3208      	adds	r2, #8
 8001e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	f003 0307 	and.w	r3, r3, #7
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	220f      	movs	r2, #15
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	4013      	ands	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	691a      	ldr	r2, [r3, #16]
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	08da      	lsrs	r2, r3, #3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	3208      	adds	r2, #8
 8001e46:	69b9      	ldr	r1, [r7, #24]
 8001e48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	2203      	movs	r2, #3
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	4013      	ands	r3, r2
 8001e62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f003 0203 	and.w	r2, r3, #3
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	f000 80b4 	beq.w	8001ff6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	4b60      	ldr	r3, [pc, #384]	@ (8002014 <HAL_GPIO_Init+0x30c>)
 8001e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e96:	4a5f      	ldr	r2, [pc, #380]	@ (8002014 <HAL_GPIO_Init+0x30c>)
 8001e98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e9e:	4b5d      	ldr	r3, [pc, #372]	@ (8002014 <HAL_GPIO_Init+0x30c>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eaa:	4a5b      	ldr	r2, [pc, #364]	@ (8002018 <HAL_GPIO_Init+0x310>)
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	089b      	lsrs	r3, r3, #2
 8001eb0:	3302      	adds	r3, #2
 8001eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	f003 0303 	and.w	r3, r3, #3
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	220f      	movs	r2, #15
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a52      	ldr	r2, [pc, #328]	@ (800201c <HAL_GPIO_Init+0x314>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d02b      	beq.n	8001f2e <HAL_GPIO_Init+0x226>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a51      	ldr	r2, [pc, #324]	@ (8002020 <HAL_GPIO_Init+0x318>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d025      	beq.n	8001f2a <HAL_GPIO_Init+0x222>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a50      	ldr	r2, [pc, #320]	@ (8002024 <HAL_GPIO_Init+0x31c>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d01f      	beq.n	8001f26 <HAL_GPIO_Init+0x21e>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a4f      	ldr	r2, [pc, #316]	@ (8002028 <HAL_GPIO_Init+0x320>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d019      	beq.n	8001f22 <HAL_GPIO_Init+0x21a>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a4e      	ldr	r2, [pc, #312]	@ (800202c <HAL_GPIO_Init+0x324>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d013      	beq.n	8001f1e <HAL_GPIO_Init+0x216>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a4d      	ldr	r2, [pc, #308]	@ (8002030 <HAL_GPIO_Init+0x328>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d00d      	beq.n	8001f1a <HAL_GPIO_Init+0x212>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a4c      	ldr	r2, [pc, #304]	@ (8002034 <HAL_GPIO_Init+0x32c>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d007      	beq.n	8001f16 <HAL_GPIO_Init+0x20e>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a4b      	ldr	r2, [pc, #300]	@ (8002038 <HAL_GPIO_Init+0x330>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d101      	bne.n	8001f12 <HAL_GPIO_Init+0x20a>
 8001f0e:	2307      	movs	r3, #7
 8001f10:	e00e      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f12:	2308      	movs	r3, #8
 8001f14:	e00c      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f16:	2306      	movs	r3, #6
 8001f18:	e00a      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f1a:	2305      	movs	r3, #5
 8001f1c:	e008      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f1e:	2304      	movs	r3, #4
 8001f20:	e006      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f22:	2303      	movs	r3, #3
 8001f24:	e004      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f26:	2302      	movs	r3, #2
 8001f28:	e002      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e000      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f2e:	2300      	movs	r3, #0
 8001f30:	69fa      	ldr	r2, [r7, #28]
 8001f32:	f002 0203 	and.w	r2, r2, #3
 8001f36:	0092      	lsls	r2, r2, #2
 8001f38:	4093      	lsls	r3, r2
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f40:	4935      	ldr	r1, [pc, #212]	@ (8002018 <HAL_GPIO_Init+0x310>)
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	089b      	lsrs	r3, r3, #2
 8001f46:	3302      	adds	r3, #2
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f4e:	4b3b      	ldr	r3, [pc, #236]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	43db      	mvns	r3, r3
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d003      	beq.n	8001f72 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f72:	4a32      	ldr	r2, [pc, #200]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f78:	4b30      	ldr	r3, [pc, #192]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	43db      	mvns	r3, r3
 8001f82:	69ba      	ldr	r2, [r7, #24]
 8001f84:	4013      	ands	r3, r2
 8001f86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d003      	beq.n	8001f9c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f9c:	4a27      	ldr	r2, [pc, #156]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fa2:	4b26      	ldr	r3, [pc, #152]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	43db      	mvns	r3, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4013      	ands	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fc6:	4a1d      	ldr	r2, [pc, #116]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fcc:	4b1b      	ldr	r3, [pc, #108]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	4013      	ands	r3, r2
 8001fda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d003      	beq.n	8001ff0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ff0:	4a12      	ldr	r2, [pc, #72]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	61fb      	str	r3, [r7, #28]
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	2b0f      	cmp	r3, #15
 8002000:	f67f ae90 	bls.w	8001d24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002004:	bf00      	nop
 8002006:	bf00      	nop
 8002008:	3724      	adds	r7, #36	@ 0x24
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	40023800 	.word	0x40023800
 8002018:	40013800 	.word	0x40013800
 800201c:	40020000 	.word	0x40020000
 8002020:	40020400 	.word	0x40020400
 8002024:	40020800 	.word	0x40020800
 8002028:	40020c00 	.word	0x40020c00
 800202c:	40021000 	.word	0x40021000
 8002030:	40021400 	.word	0x40021400
 8002034:	40021800 	.word	0x40021800
 8002038:	40021c00 	.word	0x40021c00
 800203c:	40013c00 	.word	0x40013c00

08002040 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	460b      	mov	r3, r1
 800204a:	807b      	strh	r3, [r7, #2]
 800204c:	4613      	mov	r3, r2
 800204e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002050:	787b      	ldrb	r3, [r7, #1]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d003      	beq.n	800205e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002056:	887a      	ldrh	r2, [r7, #2]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800205c:	e003      	b.n	8002066 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800205e:	887b      	ldrh	r3, [r7, #2]
 8002060:	041a      	lsls	r2, r3, #16
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	619a      	str	r2, [r3, #24]
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
	...

08002074 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d101      	bne.n	8002086 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e12b      	b.n	80022de <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800208c:	b2db      	uxtb	r3, r3
 800208e:	2b00      	cmp	r3, #0
 8002090:	d106      	bne.n	80020a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7fe fd9e 	bl	8000bdc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2224      	movs	r2, #36	@ 0x24
 80020a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f022 0201 	bic.w	r2, r2, #1
 80020b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80020d8:	f003 fb88 	bl	80057ec <HAL_RCC_GetPCLK1Freq>
 80020dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	4a81      	ldr	r2, [pc, #516]	@ (80022e8 <HAL_I2C_Init+0x274>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d807      	bhi.n	80020f8 <HAL_I2C_Init+0x84>
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	4a80      	ldr	r2, [pc, #512]	@ (80022ec <HAL_I2C_Init+0x278>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	bf94      	ite	ls
 80020f0:	2301      	movls	r3, #1
 80020f2:	2300      	movhi	r3, #0
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	e006      	b.n	8002106 <HAL_I2C_Init+0x92>
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	4a7d      	ldr	r2, [pc, #500]	@ (80022f0 <HAL_I2C_Init+0x27c>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	bf94      	ite	ls
 8002100:	2301      	movls	r3, #1
 8002102:	2300      	movhi	r3, #0
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e0e7      	b.n	80022de <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	4a78      	ldr	r2, [pc, #480]	@ (80022f4 <HAL_I2C_Init+0x280>)
 8002112:	fba2 2303 	umull	r2, r3, r2, r3
 8002116:	0c9b      	lsrs	r3, r3, #18
 8002118:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68ba      	ldr	r2, [r7, #8]
 800212a:	430a      	orrs	r2, r1
 800212c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	4a6a      	ldr	r2, [pc, #424]	@ (80022e8 <HAL_I2C_Init+0x274>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d802      	bhi.n	8002148 <HAL_I2C_Init+0xd4>
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	3301      	adds	r3, #1
 8002146:	e009      	b.n	800215c <HAL_I2C_Init+0xe8>
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800214e:	fb02 f303 	mul.w	r3, r2, r3
 8002152:	4a69      	ldr	r2, [pc, #420]	@ (80022f8 <HAL_I2C_Init+0x284>)
 8002154:	fba2 2303 	umull	r2, r3, r2, r3
 8002158:	099b      	lsrs	r3, r3, #6
 800215a:	3301      	adds	r3, #1
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	6812      	ldr	r2, [r2, #0]
 8002160:	430b      	orrs	r3, r1
 8002162:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800216e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	495c      	ldr	r1, [pc, #368]	@ (80022e8 <HAL_I2C_Init+0x274>)
 8002178:	428b      	cmp	r3, r1
 800217a:	d819      	bhi.n	80021b0 <HAL_I2C_Init+0x13c>
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	1e59      	subs	r1, r3, #1
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	fbb1 f3f3 	udiv	r3, r1, r3
 800218a:	1c59      	adds	r1, r3, #1
 800218c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002190:	400b      	ands	r3, r1
 8002192:	2b00      	cmp	r3, #0
 8002194:	d00a      	beq.n	80021ac <HAL_I2C_Init+0x138>
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	1e59      	subs	r1, r3, #1
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80021a4:	3301      	adds	r3, #1
 80021a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021aa:	e051      	b.n	8002250 <HAL_I2C_Init+0x1dc>
 80021ac:	2304      	movs	r3, #4
 80021ae:	e04f      	b.n	8002250 <HAL_I2C_Init+0x1dc>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d111      	bne.n	80021dc <HAL_I2C_Init+0x168>
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	1e58      	subs	r0, r3, #1
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6859      	ldr	r1, [r3, #4]
 80021c0:	460b      	mov	r3, r1
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	440b      	add	r3, r1
 80021c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ca:	3301      	adds	r3, #1
 80021cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	bf0c      	ite	eq
 80021d4:	2301      	moveq	r3, #1
 80021d6:	2300      	movne	r3, #0
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	e012      	b.n	8002202 <HAL_I2C_Init+0x18e>
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	1e58      	subs	r0, r3, #1
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6859      	ldr	r1, [r3, #4]
 80021e4:	460b      	mov	r3, r1
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	440b      	add	r3, r1
 80021ea:	0099      	lsls	r1, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80021f2:	3301      	adds	r3, #1
 80021f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	bf0c      	ite	eq
 80021fc:	2301      	moveq	r3, #1
 80021fe:	2300      	movne	r3, #0
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <HAL_I2C_Init+0x196>
 8002206:	2301      	movs	r3, #1
 8002208:	e022      	b.n	8002250 <HAL_I2C_Init+0x1dc>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d10e      	bne.n	8002230 <HAL_I2C_Init+0x1bc>
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	1e58      	subs	r0, r3, #1
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6859      	ldr	r1, [r3, #4]
 800221a:	460b      	mov	r3, r1
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	440b      	add	r3, r1
 8002220:	fbb0 f3f3 	udiv	r3, r0, r3
 8002224:	3301      	adds	r3, #1
 8002226:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800222a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800222e:	e00f      	b.n	8002250 <HAL_I2C_Init+0x1dc>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	1e58      	subs	r0, r3, #1
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6859      	ldr	r1, [r3, #4]
 8002238:	460b      	mov	r3, r1
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	440b      	add	r3, r1
 800223e:	0099      	lsls	r1, r3, #2
 8002240:	440b      	add	r3, r1
 8002242:	fbb0 f3f3 	udiv	r3, r0, r3
 8002246:	3301      	adds	r3, #1
 8002248:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800224c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	6809      	ldr	r1, [r1, #0]
 8002254:	4313      	orrs	r3, r2
 8002256:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	69da      	ldr	r2, [r3, #28]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6a1b      	ldr	r3, [r3, #32]
 800226a:	431a      	orrs	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	430a      	orrs	r2, r1
 8002272:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800227e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	6911      	ldr	r1, [r2, #16]
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	68d2      	ldr	r2, [r2, #12]
 800228a:	4311      	orrs	r1, r2
 800228c:	687a      	ldr	r2, [r7, #4]
 800228e:	6812      	ldr	r2, [r2, #0]
 8002290:	430b      	orrs	r3, r1
 8002292:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68db      	ldr	r3, [r3, #12]
 800229a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	695a      	ldr	r2, [r3, #20]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	699b      	ldr	r3, [r3, #24]
 80022a6:	431a      	orrs	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	430a      	orrs	r2, r1
 80022ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f042 0201 	orr.w	r2, r2, #1
 80022be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2220      	movs	r2, #32
 80022ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80022dc:	2300      	movs	r3, #0
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3710      	adds	r7, #16
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	000186a0 	.word	0x000186a0
 80022ec:	001e847f 	.word	0x001e847f
 80022f0:	003d08ff 	.word	0x003d08ff
 80022f4:	431bde83 	.word	0x431bde83
 80022f8:	10624dd3 	.word	0x10624dd3

080022fc <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	695b      	ldr	r3, [r3, #20]
 800230a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800230e:	2b80      	cmp	r3, #128	@ 0x80
 8002310:	d103      	bne.n	800231a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2200      	movs	r2, #0
 8002318:	611a      	str	r2, [r3, #16]
  }
}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr

08002326 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b088      	sub	sp, #32
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800232e:	2300      	movs	r3, #0
 8002330:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233e:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002346:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800234e:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002350:	7bfb      	ldrb	r3, [r7, #15]
 8002352:	2b10      	cmp	r3, #16
 8002354:	d003      	beq.n	800235e <HAL_I2C_EV_IRQHandler+0x38>
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	2b40      	cmp	r3, #64	@ 0x40
 800235a:	f040 80c1 	bne.w	80024e0 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	699b      	ldr	r3, [r3, #24]
 8002364:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	695b      	ldr	r3, [r3, #20]
 800236c:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	f003 0301 	and.w	r3, r3, #1
 8002374:	2b00      	cmp	r3, #0
 8002376:	d10d      	bne.n	8002394 <HAL_I2C_EV_IRQHandler+0x6e>
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800237e:	d003      	beq.n	8002388 <HAL_I2C_EV_IRQHandler+0x62>
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002386:	d101      	bne.n	800238c <HAL_I2C_EV_IRQHandler+0x66>
 8002388:	2301      	movs	r3, #1
 800238a:	e000      	b.n	800238e <HAL_I2C_EV_IRQHandler+0x68>
 800238c:	2300      	movs	r3, #0
 800238e:	2b01      	cmp	r3, #1
 8002390:	f000 8132 	beq.w	80025f8 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	2b00      	cmp	r3, #0
 800239c:	d00c      	beq.n	80023b8 <HAL_I2C_EV_IRQHandler+0x92>
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	0a5b      	lsrs	r3, r3, #9
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d006      	beq.n	80023b8 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f001 fb80 	bl	8003ab0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f000 fcf8 	bl	8002da6 <I2C_Master_SB>
 80023b6:	e092      	b.n	80024de <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	08db      	lsrs	r3, r3, #3
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d009      	beq.n	80023d8 <HAL_I2C_EV_IRQHandler+0xb2>
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	0a5b      	lsrs	r3, r3, #9
 80023c8:	f003 0301 	and.w	r3, r3, #1
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d003      	beq.n	80023d8 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f000 fd6e 	bl	8002eb2 <I2C_Master_ADD10>
 80023d6:	e082      	b.n	80024de <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	085b      	lsrs	r3, r3, #1
 80023dc:	f003 0301 	and.w	r3, r3, #1
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d009      	beq.n	80023f8 <HAL_I2C_EV_IRQHandler+0xd2>
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	0a5b      	lsrs	r3, r3, #9
 80023e8:	f003 0301 	and.w	r3, r3, #1
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d003      	beq.n	80023f8 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f000 fd88 	bl	8002f06 <I2C_Master_ADDR>
 80023f6:	e072      	b.n	80024de <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	089b      	lsrs	r3, r3, #2
 80023fc:	f003 0301 	and.w	r3, r3, #1
 8002400:	2b00      	cmp	r3, #0
 8002402:	d03b      	beq.n	800247c <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800240e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002412:	f000 80f3 	beq.w	80025fc <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	09db      	lsrs	r3, r3, #7
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	2b00      	cmp	r3, #0
 8002420:	d00f      	beq.n	8002442 <HAL_I2C_EV_IRQHandler+0x11c>
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	0a9b      	lsrs	r3, r3, #10
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	2b00      	cmp	r3, #0
 800242c:	d009      	beq.n	8002442 <HAL_I2C_EV_IRQHandler+0x11c>
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	089b      	lsrs	r3, r3, #2
 8002432:	f003 0301 	and.w	r3, r3, #1
 8002436:	2b00      	cmp	r3, #0
 8002438:	d103      	bne.n	8002442 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f000 f94c 	bl	80026d8 <I2C_MasterTransmit_TXE>
 8002440:	e04d      	b.n	80024de <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	089b      	lsrs	r3, r3, #2
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b00      	cmp	r3, #0
 800244c:	f000 80d6 	beq.w	80025fc <HAL_I2C_EV_IRQHandler+0x2d6>
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	0a5b      	lsrs	r3, r3, #9
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	2b00      	cmp	r3, #0
 800245a:	f000 80cf 	beq.w	80025fc <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800245e:	7bbb      	ldrb	r3, [r7, #14]
 8002460:	2b21      	cmp	r3, #33	@ 0x21
 8002462:	d103      	bne.n	800246c <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f000 f9d3 	bl	8002810 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800246a:	e0c7      	b.n	80025fc <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800246c:	7bfb      	ldrb	r3, [r7, #15]
 800246e:	2b40      	cmp	r3, #64	@ 0x40
 8002470:	f040 80c4 	bne.w	80025fc <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f000 fa41 	bl	80028fc <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800247a:	e0bf      	b.n	80025fc <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002486:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800248a:	f000 80b7 	beq.w	80025fc <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	099b      	lsrs	r3, r3, #6
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00f      	beq.n	80024ba <HAL_I2C_EV_IRQHandler+0x194>
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	0a9b      	lsrs	r3, r3, #10
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d009      	beq.n	80024ba <HAL_I2C_EV_IRQHandler+0x194>
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	089b      	lsrs	r3, r3, #2
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d103      	bne.n	80024ba <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f000 faba 	bl	8002a2c <I2C_MasterReceive_RXNE>
 80024b8:	e011      	b.n	80024de <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	089b      	lsrs	r3, r3, #2
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	f000 809a 	beq.w	80025fc <HAL_I2C_EV_IRQHandler+0x2d6>
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	0a5b      	lsrs	r3, r3, #9
 80024cc:	f003 0301 	and.w	r3, r3, #1
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	f000 8093 	beq.w	80025fc <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f000 fb70 	bl	8002bbc <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80024dc:	e08e      	b.n	80025fc <HAL_I2C_EV_IRQHandler+0x2d6>
 80024de:	e08d      	b.n	80025fc <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d004      	beq.n	80024f2 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	61fb      	str	r3, [r7, #28]
 80024f0:	e007      	b.n	8002502 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	695b      	ldr	r3, [r3, #20]
 8002500:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	085b      	lsrs	r3, r3, #1
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	2b00      	cmp	r3, #0
 800250c:	d012      	beq.n	8002534 <HAL_I2C_EV_IRQHandler+0x20e>
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	0a5b      	lsrs	r3, r3, #9
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	2b00      	cmp	r3, #0
 8002518:	d00c      	beq.n	8002534 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251e:	2b00      	cmp	r3, #0
 8002520:	d003      	beq.n	800252a <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	699b      	ldr	r3, [r3, #24]
 8002528:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800252a:	69b9      	ldr	r1, [r7, #24]
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f000 ff39 	bl	80033a4 <I2C_Slave_ADDR>
 8002532:	e066      	b.n	8002602 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	091b      	lsrs	r3, r3, #4
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	2b00      	cmp	r3, #0
 800253e:	d009      	beq.n	8002554 <HAL_I2C_EV_IRQHandler+0x22e>
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	0a5b      	lsrs	r3, r3, #9
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	2b00      	cmp	r3, #0
 800254a:	d003      	beq.n	8002554 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f000 ff73 	bl	8003438 <I2C_Slave_STOPF>
 8002552:	e056      	b.n	8002602 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002554:	7bbb      	ldrb	r3, [r7, #14]
 8002556:	2b21      	cmp	r3, #33	@ 0x21
 8002558:	d002      	beq.n	8002560 <HAL_I2C_EV_IRQHandler+0x23a>
 800255a:	7bbb      	ldrb	r3, [r7, #14]
 800255c:	2b29      	cmp	r3, #41	@ 0x29
 800255e:	d125      	bne.n	80025ac <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	09db      	lsrs	r3, r3, #7
 8002564:	f003 0301 	and.w	r3, r3, #1
 8002568:	2b00      	cmp	r3, #0
 800256a:	d00f      	beq.n	800258c <HAL_I2C_EV_IRQHandler+0x266>
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	0a9b      	lsrs	r3, r3, #10
 8002570:	f003 0301 	and.w	r3, r3, #1
 8002574:	2b00      	cmp	r3, #0
 8002576:	d009      	beq.n	800258c <HAL_I2C_EV_IRQHandler+0x266>
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	089b      	lsrs	r3, r3, #2
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	2b00      	cmp	r3, #0
 8002582:	d103      	bne.n	800258c <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f000 fe4f 	bl	8003228 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800258a:	e039      	b.n	8002600 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	089b      	lsrs	r3, r3, #2
 8002590:	f003 0301 	and.w	r3, r3, #1
 8002594:	2b00      	cmp	r3, #0
 8002596:	d033      	beq.n	8002600 <HAL_I2C_EV_IRQHandler+0x2da>
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	0a5b      	lsrs	r3, r3, #9
 800259c:	f003 0301 	and.w	r3, r3, #1
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d02d      	beq.n	8002600 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f000 fe7c 	bl	80032a2 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80025aa:	e029      	b.n	8002600 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80025ac:	69fb      	ldr	r3, [r7, #28]
 80025ae:	099b      	lsrs	r3, r3, #6
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d00f      	beq.n	80025d8 <HAL_I2C_EV_IRQHandler+0x2b2>
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	0a9b      	lsrs	r3, r3, #10
 80025bc:	f003 0301 	and.w	r3, r3, #1
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d009      	beq.n	80025d8 <HAL_I2C_EV_IRQHandler+0x2b2>
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	089b      	lsrs	r3, r3, #2
 80025c8:	f003 0301 	and.w	r3, r3, #1
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d103      	bne.n	80025d8 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f000 fe87 	bl	80032e4 <I2C_SlaveReceive_RXNE>
 80025d6:	e014      	b.n	8002602 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	089b      	lsrs	r3, r3, #2
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d00e      	beq.n	8002602 <HAL_I2C_EV_IRQHandler+0x2dc>
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	0a5b      	lsrs	r3, r3, #9
 80025e8:	f003 0301 	and.w	r3, r3, #1
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d008      	beq.n	8002602 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f000 feb5 	bl	8003360 <I2C_SlaveReceive_BTF>
 80025f6:	e004      	b.n	8002602 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80025f8:	bf00      	nop
 80025fa:	e002      	b.n	8002602 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80025fc:	bf00      	nop
 80025fe:	e000      	b.n	8002602 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002600:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002602:	3720      	adds	r7, #32
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002610:	bf00      	nop
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	460b      	mov	r3, r1
 8002662:	70fb      	strb	r3, [r7, #3]
 8002664:	4613      	mov	r3, r2
 8002666:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002668:	bf00      	nop
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800267c:	bf00      	nop
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80026a4:	bf00      	nop
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80026cc:	bf00      	nop
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026e6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80026ee:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026f4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d150      	bne.n	80027a0 <I2C_MasterTransmit_TXE+0xc8>
 80026fe:	7bfb      	ldrb	r3, [r7, #15]
 8002700:	2b21      	cmp	r3, #33	@ 0x21
 8002702:	d14d      	bne.n	80027a0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	2b08      	cmp	r3, #8
 8002708:	d01d      	beq.n	8002746 <I2C_MasterTransmit_TXE+0x6e>
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	2b20      	cmp	r3, #32
 800270e:	d01a      	beq.n	8002746 <I2C_MasterTransmit_TXE+0x6e>
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002716:	d016      	beq.n	8002746 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	685a      	ldr	r2, [r3, #4]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002726:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2211      	movs	r2, #17
 800272c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2220      	movs	r2, #32
 800273a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f7ff ff62 	bl	8002608 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002744:	e060      	b.n	8002808 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	685a      	ldr	r2, [r3, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002754:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002764:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2220      	movs	r2, #32
 8002770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800277a:	b2db      	uxtb	r3, r3
 800277c:	2b40      	cmp	r3, #64	@ 0x40
 800277e:	d107      	bne.n	8002790 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f7ff ff7d 	bl	8002688 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800278e:	e03b      	b.n	8002808 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f7ff ff35 	bl	8002608 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800279e:	e033      	b.n	8002808 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	2b21      	cmp	r3, #33	@ 0x21
 80027a4:	d005      	beq.n	80027b2 <I2C_MasterTransmit_TXE+0xda>
 80027a6:	7bbb      	ldrb	r3, [r7, #14]
 80027a8:	2b40      	cmp	r3, #64	@ 0x40
 80027aa:	d12d      	bne.n	8002808 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80027ac:	7bfb      	ldrb	r3, [r7, #15]
 80027ae:	2b22      	cmp	r3, #34	@ 0x22
 80027b0:	d12a      	bne.n	8002808 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d108      	bne.n	80027ce <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	685a      	ldr	r2, [r3, #4]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027ca:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80027cc:	e01c      	b.n	8002808 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b40      	cmp	r3, #64	@ 0x40
 80027d8:	d103      	bne.n	80027e2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f000 f88e 	bl	80028fc <I2C_MemoryTransmit_TXE_BTF>
}
 80027e0:	e012      	b.n	8002808 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e6:	781a      	ldrb	r2, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f2:	1c5a      	adds	r2, r3, #1
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	3b01      	subs	r3, #1
 8002800:	b29a      	uxth	r2, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002806:	e7ff      	b.n	8002808 <I2C_MasterTransmit_TXE+0x130>
 8002808:	bf00      	nop
 800280a:	3710      	adds	r7, #16
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800281c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002824:	b2db      	uxtb	r3, r3
 8002826:	2b21      	cmp	r3, #33	@ 0x21
 8002828:	d164      	bne.n	80028f4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800282e:	b29b      	uxth	r3, r3
 8002830:	2b00      	cmp	r3, #0
 8002832:	d012      	beq.n	800285a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002838:	781a      	ldrb	r2, [r3, #0]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002844:	1c5a      	adds	r2, r3, #1
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800284e:	b29b      	uxth	r3, r3
 8002850:	3b01      	subs	r3, #1
 8002852:	b29a      	uxth	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8002858:	e04c      	b.n	80028f4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2b08      	cmp	r3, #8
 800285e:	d01d      	beq.n	800289c <I2C_MasterTransmit_BTF+0x8c>
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2b20      	cmp	r3, #32
 8002864:	d01a      	beq.n	800289c <I2C_MasterTransmit_BTF+0x8c>
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800286c:	d016      	beq.n	800289c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800287c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2211      	movs	r2, #17
 8002882:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2220      	movs	r2, #32
 8002890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f7ff feb7 	bl	8002608 <HAL_I2C_MasterTxCpltCallback>
}
 800289a:	e02b      	b.n	80028f4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	685a      	ldr	r2, [r3, #4]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80028aa:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028ba:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2220      	movs	r2, #32
 80028c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b40      	cmp	r3, #64	@ 0x40
 80028d4:	d107      	bne.n	80028e6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f7ff fed2 	bl	8002688 <HAL_I2C_MemTxCpltCallback>
}
 80028e4:	e006      	b.n	80028f4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f7ff fe8a 	bl	8002608 <HAL_I2C_MasterTxCpltCallback>
}
 80028f4:	bf00      	nop
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800290a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002910:	2b00      	cmp	r3, #0
 8002912:	d11d      	bne.n	8002950 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002918:	2b01      	cmp	r3, #1
 800291a:	d10b      	bne.n	8002934 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002920:	b2da      	uxtb	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800292c:	1c9a      	adds	r2, r3, #2
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8002932:	e077      	b.n	8002a24 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002938:	b29b      	uxth	r3, r3
 800293a:	121b      	asrs	r3, r3, #8
 800293c:	b2da      	uxtb	r2, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002948:	1c5a      	adds	r2, r3, #1
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800294e:	e069      	b.n	8002a24 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002954:	2b01      	cmp	r3, #1
 8002956:	d10b      	bne.n	8002970 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800295c:	b2da      	uxtb	r2, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002968:	1c5a      	adds	r2, r3, #1
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800296e:	e059      	b.n	8002a24 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002974:	2b02      	cmp	r3, #2
 8002976:	d152      	bne.n	8002a1e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8002978:	7bfb      	ldrb	r3, [r7, #15]
 800297a:	2b22      	cmp	r3, #34	@ 0x22
 800297c:	d10d      	bne.n	800299a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800298c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002992:	1c5a      	adds	r2, r3, #1
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002998:	e044      	b.n	8002a24 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800299e:	b29b      	uxth	r3, r3
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d015      	beq.n	80029d0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80029a4:	7bfb      	ldrb	r3, [r7, #15]
 80029a6:	2b21      	cmp	r3, #33	@ 0x21
 80029a8:	d112      	bne.n	80029d0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ae:	781a      	ldrb	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ba:	1c5a      	adds	r2, r3, #1
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	3b01      	subs	r3, #1
 80029c8:	b29a      	uxth	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80029ce:	e029      	b.n	8002a24 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d124      	bne.n	8002a24 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80029da:	7bfb      	ldrb	r3, [r7, #15]
 80029dc:	2b21      	cmp	r3, #33	@ 0x21
 80029de:	d121      	bne.n	8002a24 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	685a      	ldr	r2, [r3, #4]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80029ee:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029fe:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2220      	movs	r2, #32
 8002a0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7ff fe36 	bl	8002688 <HAL_I2C_MemTxCpltCallback>
}
 8002a1c:	e002      	b.n	8002a24 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7ff fc6c 	bl	80022fc <I2C_Flush_DR>
}
 8002a24:	bf00      	nop
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	2b22      	cmp	r3, #34	@ 0x22
 8002a3e:	f040 80b9 	bne.w	8002bb4 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a46:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	2b03      	cmp	r3, #3
 8002a54:	d921      	bls.n	8002a9a <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	691a      	ldr	r2, [r3, #16]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a60:	b2d2      	uxtb	r2, r2
 8002a62:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a68:	1c5a      	adds	r2, r3, #1
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	3b01      	subs	r3, #1
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	2b03      	cmp	r3, #3
 8002a84:	f040 8096 	bne.w	8002bb4 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	685a      	ldr	r2, [r3, #4]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a96:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8002a98:	e08c      	b.n	8002bb4 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d07f      	beq.n	8002ba2 <I2C_MasterReceive_RXNE+0x176>
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d002      	beq.n	8002aae <I2C_MasterReceive_RXNE+0x82>
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d179      	bne.n	8002ba2 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 ffcc 	bl	8003a4c <I2C_WaitOnSTOPRequestThroughIT>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d14c      	bne.n	8002b54 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ac8:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	685a      	ldr	r2, [r3, #4]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002ad8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	691a      	ldr	r2, [r3, #16]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae4:	b2d2      	uxtb	r2, r2
 8002ae6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aec:	1c5a      	adds	r2, r3, #1
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	3b01      	subs	r3, #1
 8002afa:	b29a      	uxth	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2220      	movs	r2, #32
 8002b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	2b40      	cmp	r3, #64	@ 0x40
 8002b12:	d10a      	bne.n	8002b2a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f7ff fdba 	bl	800269c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002b28:	e044      	b.n	8002bb4 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2b08      	cmp	r3, #8
 8002b36:	d002      	beq.n	8002b3e <I2C_MasterReceive_RXNE+0x112>
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2b20      	cmp	r3, #32
 8002b3c:	d103      	bne.n	8002b46 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b44:	e002      	b.n	8002b4c <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2212      	movs	r2, #18
 8002b4a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f7ff fd65 	bl	800261c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002b52:	e02f      	b.n	8002bb4 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	685a      	ldr	r2, [r3, #4]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002b62:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	691a      	ldr	r2, [r3, #16]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6e:	b2d2      	uxtb	r2, r2
 8002b70:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b76:	1c5a      	adds	r2, r3, #1
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	3b01      	subs	r3, #1
 8002b84:	b29a      	uxth	r2, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2220      	movs	r2, #32
 8002b8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f7ff fd88 	bl	80026b0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002ba0:	e008      	b.n	8002bb4 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	685a      	ldr	r2, [r3, #4]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002bb0:	605a      	str	r2, [r3, #4]
}
 8002bb2:	e7ff      	b.n	8002bb4 <I2C_MasterReceive_RXNE+0x188>
 8002bb4:	bf00      	nop
 8002bb6:	3710      	adds	r7, #16
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc8:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	2b04      	cmp	r3, #4
 8002bd2:	d11b      	bne.n	8002c0c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	685a      	ldr	r2, [r3, #4]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002be2:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	691a      	ldr	r2, [r3, #16]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bee:	b2d2      	uxtb	r2, r2
 8002bf0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf6:	1c5a      	adds	r2, r3, #1
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	3b01      	subs	r3, #1
 8002c04:	b29a      	uxth	r2, r3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8002c0a:	e0c8      	b.n	8002d9e <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	2b03      	cmp	r3, #3
 8002c14:	d129      	bne.n	8002c6a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c24:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d00a      	beq.n	8002c42 <I2C_MasterReceive_BTF+0x86>
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d007      	beq.n	8002c42 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c40:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	691a      	ldr	r2, [r3, #16]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c4c:	b2d2      	uxtb	r2, r2
 8002c4e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c54:	1c5a      	adds	r2, r3, #1
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	3b01      	subs	r3, #1
 8002c62:	b29a      	uxth	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002c68:	e099      	b.n	8002d9e <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	f040 8081 	bne.w	8002d78 <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d002      	beq.n	8002c82 <I2C_MasterReceive_BTF+0xc6>
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2b10      	cmp	r3, #16
 8002c80:	d108      	bne.n	8002c94 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c90:	601a      	str	r2, [r3, #0]
 8002c92:	e019      	b.n	8002cc8 <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2b04      	cmp	r3, #4
 8002c98:	d002      	beq.n	8002ca0 <I2C_MasterReceive_BTF+0xe4>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d108      	bne.n	8002cb2 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002cae:	601a      	str	r2, [r3, #0]
 8002cb0:	e00a      	b.n	8002cc8 <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2b10      	cmp	r3, #16
 8002cb6:	d007      	beq.n	8002cc8 <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cc6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	691a      	ldr	r2, [r3, #16]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd2:	b2d2      	uxtb	r2, r2
 8002cd4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cda:	1c5a      	adds	r2, r3, #1
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	691a      	ldr	r2, [r3, #16]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf8:	b2d2      	uxtb	r2, r2
 8002cfa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d00:	1c5a      	adds	r2, r3, #1
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002d22:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2220      	movs	r2, #32
 8002d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	2b40      	cmp	r3, #64	@ 0x40
 8002d36:	d10a      	bne.n	8002d4e <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f7ff fca8 	bl	800269c <HAL_I2C_MemRxCpltCallback>
}
 8002d4c:	e027      	b.n	8002d9e <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2b08      	cmp	r3, #8
 8002d5a:	d002      	beq.n	8002d62 <I2C_MasterReceive_BTF+0x1a6>
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2b20      	cmp	r3, #32
 8002d60:	d103      	bne.n	8002d6a <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d68:	e002      	b.n	8002d70 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2212      	movs	r2, #18
 8002d6e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f7ff fc53 	bl	800261c <HAL_I2C_MasterRxCpltCallback>
}
 8002d76:	e012      	b.n	8002d9e <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	691a      	ldr	r2, [r3, #16]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d82:	b2d2      	uxtb	r2, r2
 8002d84:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8a:	1c5a      	adds	r2, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	3b01      	subs	r3, #1
 8002d98:	b29a      	uxth	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002d9e:	bf00      	nop
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8002da6:	b480      	push	{r7}
 8002da8:	b083      	sub	sp, #12
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b40      	cmp	r3, #64	@ 0x40
 8002db8:	d117      	bne.n	8002dea <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d109      	bne.n	8002dd6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	461a      	mov	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002dd2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8002dd4:	e067      	b.n	8002ea6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	f043 0301 	orr.w	r3, r3, #1
 8002de0:	b2da      	uxtb	r2, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	611a      	str	r2, [r3, #16]
}
 8002de8:	e05d      	b.n	8002ea6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002df2:	d133      	bne.n	8002e5c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	2b21      	cmp	r3, #33	@ 0x21
 8002dfe:	d109      	bne.n	8002e14 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	461a      	mov	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002e10:	611a      	str	r2, [r3, #16]
 8002e12:	e008      	b.n	8002e26 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	f043 0301 	orr.w	r3, r3, #1
 8002e1e:	b2da      	uxtb	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d004      	beq.n	8002e38 <I2C_Master_SB+0x92>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d108      	bne.n	8002e4a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d032      	beq.n	8002ea6 <I2C_Master_SB+0x100>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d02d      	beq.n	8002ea6 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	685a      	ldr	r2, [r3, #4]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e58:	605a      	str	r2, [r3, #4]
}
 8002e5a:	e024      	b.n	8002ea6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d10e      	bne.n	8002e82 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	11db      	asrs	r3, r3, #7
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	f003 0306 	and.w	r3, r3, #6
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	f063 030f 	orn	r3, r3, #15
 8002e78:	b2da      	uxtb	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	611a      	str	r2, [r3, #16]
}
 8002e80:	e011      	b.n	8002ea6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d10d      	bne.n	8002ea6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	11db      	asrs	r3, r3, #7
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	f003 0306 	and.w	r3, r3, #6
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	f063 030e 	orn	r3, r3, #14
 8002e9e:	b2da      	uxtb	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	611a      	str	r2, [r3, #16]
}
 8002ea6:	bf00      	nop
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr

08002eb2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b083      	sub	sp, #12
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ebe:	b2da      	uxtb	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d004      	beq.n	8002ed8 <I2C_Master_ADD10+0x26>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d108      	bne.n	8002eea <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d00c      	beq.n	8002efa <I2C_Master_ADD10+0x48>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ee4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d007      	beq.n	8002efa <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	685a      	ldr	r2, [r3, #4]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ef8:	605a      	str	r2, [r3, #4]
  }
}
 8002efa:	bf00      	nop
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr

08002f06 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002f06:	b480      	push	{r7}
 8002f08:	b091      	sub	sp, #68	@ 0x44
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002f14:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f22:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	2b22      	cmp	r3, #34	@ 0x22
 8002f2e:	f040 8169 	bne.w	8003204 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d10f      	bne.n	8002f5a <I2C_Master_ADDR+0x54>
 8002f3a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002f3e:	2b40      	cmp	r3, #64	@ 0x40
 8002f40:	d10b      	bne.n	8002f5a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f42:	2300      	movs	r3, #0
 8002f44:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	695b      	ldr	r3, [r3, #20]
 8002f4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	699b      	ldr	r3, [r3, #24]
 8002f54:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f58:	e160      	b.n	800321c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d11d      	bne.n	8002f9e <I2C_Master_ADDR+0x98>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002f6a:	d118      	bne.n	8002f9e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	695b      	ldr	r3, [r3, #20]
 8002f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	699b      	ldr	r3, [r3, #24]
 8002f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f90:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f96:	1c5a      	adds	r2, r3, #1
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	651a      	str	r2, [r3, #80]	@ 0x50
 8002f9c:	e13e      	b.n	800321c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d113      	bne.n	8002fd0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fa8:	2300      	movs	r3, #0
 8002faa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fcc:	601a      	str	r2, [r3, #0]
 8002fce:	e115      	b.n	80031fc <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	f040 808a 	bne.w	80030f0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8002fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fde:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002fe2:	d137      	bne.n	8003054 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ff2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ffe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003002:	d113      	bne.n	800302c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003012:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003014:	2300      	movs	r3, #0
 8003016:	627b      	str	r3, [r7, #36]	@ 0x24
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	627b      	str	r3, [r7, #36]	@ 0x24
 8003028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302a:	e0e7      	b.n	80031fc <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800302c:	2300      	movs	r3, #0
 800302e:	623b      	str	r3, [r7, #32]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	695b      	ldr	r3, [r3, #20]
 8003036:	623b      	str	r3, [r7, #32]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	699b      	ldr	r3, [r3, #24]
 800303e:	623b      	str	r3, [r7, #32]
 8003040:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003050:	601a      	str	r2, [r3, #0]
 8003052:	e0d3      	b.n	80031fc <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003056:	2b08      	cmp	r3, #8
 8003058:	d02e      	beq.n	80030b8 <I2C_Master_ADDR+0x1b2>
 800305a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800305c:	2b20      	cmp	r3, #32
 800305e:	d02b      	beq.n	80030b8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003060:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003062:	2b12      	cmp	r3, #18
 8003064:	d102      	bne.n	800306c <I2C_Master_ADDR+0x166>
 8003066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003068:	2b01      	cmp	r3, #1
 800306a:	d125      	bne.n	80030b8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800306c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800306e:	2b04      	cmp	r3, #4
 8003070:	d00e      	beq.n	8003090 <I2C_Master_ADDR+0x18a>
 8003072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003074:	2b02      	cmp	r3, #2
 8003076:	d00b      	beq.n	8003090 <I2C_Master_ADDR+0x18a>
 8003078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800307a:	2b10      	cmp	r3, #16
 800307c:	d008      	beq.n	8003090 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800308c:	601a      	str	r2, [r3, #0]
 800308e:	e007      	b.n	80030a0 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800309e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030a0:	2300      	movs	r3, #0
 80030a2:	61fb      	str	r3, [r7, #28]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	695b      	ldr	r3, [r3, #20]
 80030aa:	61fb      	str	r3, [r7, #28]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	61fb      	str	r3, [r7, #28]
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	e0a1      	b.n	80031fc <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030c6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030c8:	2300      	movs	r3, #0
 80030ca:	61bb      	str	r3, [r7, #24]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	61bb      	str	r3, [r7, #24]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	699b      	ldr	r3, [r3, #24]
 80030da:	61bb      	str	r3, [r7, #24]
 80030dc:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030ec:	601a      	str	r2, [r3, #0]
 80030ee:	e085      	b.n	80031fc <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d14d      	bne.n	8003196 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80030fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030fc:	2b04      	cmp	r3, #4
 80030fe:	d016      	beq.n	800312e <I2C_Master_ADDR+0x228>
 8003100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003102:	2b02      	cmp	r3, #2
 8003104:	d013      	beq.n	800312e <I2C_Master_ADDR+0x228>
 8003106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003108:	2b10      	cmp	r3, #16
 800310a:	d010      	beq.n	800312e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800311a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800312a:	601a      	str	r2, [r3, #0]
 800312c:	e007      	b.n	800313e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800313c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003148:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800314c:	d117      	bne.n	800317e <I2C_Master_ADDR+0x278>
 800314e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003150:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003154:	d00b      	beq.n	800316e <I2C_Master_ADDR+0x268>
 8003156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003158:	2b01      	cmp	r3, #1
 800315a:	d008      	beq.n	800316e <I2C_Master_ADDR+0x268>
 800315c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800315e:	2b08      	cmp	r3, #8
 8003160:	d005      	beq.n	800316e <I2C_Master_ADDR+0x268>
 8003162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003164:	2b10      	cmp	r3, #16
 8003166:	d002      	beq.n	800316e <I2C_Master_ADDR+0x268>
 8003168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800316a:	2b20      	cmp	r3, #32
 800316c:	d107      	bne.n	800317e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	685a      	ldr	r2, [r3, #4]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800317c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800317e:	2300      	movs	r3, #0
 8003180:	617b      	str	r3, [r7, #20]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	695b      	ldr	r3, [r3, #20]
 8003188:	617b      	str	r3, [r7, #20]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	617b      	str	r3, [r7, #20]
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	e032      	b.n	80031fc <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80031a4:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031b4:	d117      	bne.n	80031e6 <I2C_Master_ADDR+0x2e0>
 80031b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031b8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80031bc:	d00b      	beq.n	80031d6 <I2C_Master_ADDR+0x2d0>
 80031be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d008      	beq.n	80031d6 <I2C_Master_ADDR+0x2d0>
 80031c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031c6:	2b08      	cmp	r3, #8
 80031c8:	d005      	beq.n	80031d6 <I2C_Master_ADDR+0x2d0>
 80031ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031cc:	2b10      	cmp	r3, #16
 80031ce:	d002      	beq.n	80031d6 <I2C_Master_ADDR+0x2d0>
 80031d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031d2:	2b20      	cmp	r3, #32
 80031d4:	d107      	bne.n	80031e6 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	685a      	ldr	r2, [r3, #4]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80031e4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031e6:	2300      	movs	r3, #0
 80031e8:	613b      	str	r3, [r7, #16]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	695b      	ldr	r3, [r3, #20]
 80031f0:	613b      	str	r3, [r7, #16]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	613b      	str	r3, [r7, #16]
 80031fa:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003202:	e00b      	b.n	800321c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003204:	2300      	movs	r3, #0
 8003206:	60fb      	str	r3, [r7, #12]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	60fb      	str	r3, [r7, #12]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	60fb      	str	r3, [r7, #12]
 8003218:	68fb      	ldr	r3, [r7, #12]
}
 800321a:	e7ff      	b.n	800321c <I2C_Master_ADDR+0x316>
 800321c:	bf00      	nop
 800321e:	3744      	adds	r7, #68	@ 0x44
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003236:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800323c:	b29b      	uxth	r3, r3
 800323e:	2b00      	cmp	r3, #0
 8003240:	d02b      	beq.n	800329a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003246:	781a      	ldrb	r2, [r3, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003252:	1c5a      	adds	r2, r3, #1
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800325c:	b29b      	uxth	r3, r3
 800325e:	3b01      	subs	r3, #1
 8003260:	b29a      	uxth	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800326a:	b29b      	uxth	r3, r3
 800326c:	2b00      	cmp	r3, #0
 800326e:	d114      	bne.n	800329a <I2C_SlaveTransmit_TXE+0x72>
 8003270:	7bfb      	ldrb	r3, [r7, #15]
 8003272:	2b29      	cmp	r3, #41	@ 0x29
 8003274:	d111      	bne.n	800329a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	685a      	ldr	r2, [r3, #4]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003284:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2221      	movs	r2, #33	@ 0x21
 800328a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2228      	movs	r2, #40	@ 0x28
 8003290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f7ff f9cb 	bl	8002630 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800329a:	bf00      	nop
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}

080032a2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80032a2:	b480      	push	{r7}
 80032a4:	b083      	sub	sp, #12
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d011      	beq.n	80032d8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b8:	781a      	ldrb	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c4:	1c5a      	adds	r2, r3, #1
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	3b01      	subs	r3, #1
 80032d2:	b29a      	uxth	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032f2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d02c      	beq.n	8003358 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	691a      	ldr	r2, [r3, #16]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003308:	b2d2      	uxtb	r2, r2
 800330a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003310:	1c5a      	adds	r2, r3, #1
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800331a:	b29b      	uxth	r3, r3
 800331c:	3b01      	subs	r3, #1
 800331e:	b29a      	uxth	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003328:	b29b      	uxth	r3, r3
 800332a:	2b00      	cmp	r3, #0
 800332c:	d114      	bne.n	8003358 <I2C_SlaveReceive_RXNE+0x74>
 800332e:	7bfb      	ldrb	r3, [r7, #15]
 8003330:	2b2a      	cmp	r3, #42	@ 0x2a
 8003332:	d111      	bne.n	8003358 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003342:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2222      	movs	r2, #34	@ 0x22
 8003348:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2228      	movs	r2, #40	@ 0x28
 800334e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f7ff f976 	bl	8002644 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003358:	bf00      	nop
 800335a:	3710      	adds	r7, #16
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800336c:	b29b      	uxth	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d012      	beq.n	8003398 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	691a      	ldr	r2, [r3, #16]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337c:	b2d2      	uxtb	r2, r2
 800337e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003384:	1c5a      	adds	r2, r3, #1
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338e:	b29b      	uxth	r3, r3
 8003390:	3b01      	subs	r3, #1
 8003392:	b29a      	uxth	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003398:	bf00      	nop
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80033ae:	2300      	movs	r3, #0
 80033b0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80033be:	2b28      	cmp	r3, #40	@ 0x28
 80033c0:	d127      	bne.n	8003412 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	685a      	ldr	r2, [r3, #4]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033d0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	089b      	lsrs	r3, r3, #2
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d101      	bne.n	80033e2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80033de:	2301      	movs	r3, #1
 80033e0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	09db      	lsrs	r3, r3, #7
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d103      	bne.n	80033f6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	81bb      	strh	r3, [r7, #12]
 80033f4:	e002      	b.n	80033fc <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003404:	89ba      	ldrh	r2, [r7, #12]
 8003406:	7bfb      	ldrb	r3, [r7, #15]
 8003408:	4619      	mov	r1, r3
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f7ff f924 	bl	8002658 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003410:	e00e      	b.n	8003430 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003412:	2300      	movs	r3, #0
 8003414:	60bb      	str	r3, [r7, #8]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	695b      	ldr	r3, [r3, #20]
 800341c:	60bb      	str	r3, [r7, #8]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	60bb      	str	r3, [r7, #8]
 8003426:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8003430:	bf00      	nop
 8003432:	3710      	adds	r7, #16
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003446:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003456:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003458:	2300      	movs	r3, #0
 800345a:	60bb      	str	r3, [r7, #8]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	60bb      	str	r3, [r7, #8]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f042 0201 	orr.w	r2, r2, #1
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003484:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003490:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003494:	d172      	bne.n	800357c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003496:	7bfb      	ldrb	r3, [r7, #15]
 8003498:	2b22      	cmp	r3, #34	@ 0x22
 800349a:	d002      	beq.n	80034a2 <I2C_Slave_STOPF+0x6a>
 800349c:	7bfb      	ldrb	r3, [r7, #15]
 800349e:	2b2a      	cmp	r3, #42	@ 0x2a
 80034a0:	d135      	bne.n	800350e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	b29a      	uxth	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d005      	beq.n	80034c6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034be:	f043 0204 	orr.w	r2, r3, #4
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034d4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034da:	4618      	mov	r0, r3
 80034dc:	f7fe fb1a 	bl	8001b14 <HAL_DMA_GetState>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d049      	beq.n	800357a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ea:	4a69      	ldr	r2, [pc, #420]	@ (8003690 <I2C_Slave_STOPF+0x258>)
 80034ec:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7fe f962 	bl	80017bc <HAL_DMA_Abort_IT>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d03d      	beq.n	800357a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003502:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003508:	4610      	mov	r0, r2
 800350a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800350c:	e035      	b.n	800357a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	b29a      	uxth	r2, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003520:	b29b      	uxth	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d005      	beq.n	8003532 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352a:	f043 0204 	orr.w	r2, r3, #4
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	685a      	ldr	r2, [r3, #4]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003540:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003546:	4618      	mov	r0, r3
 8003548:	f7fe fae4 	bl	8001b14 <HAL_DMA_GetState>
 800354c:	4603      	mov	r3, r0
 800354e:	2b01      	cmp	r3, #1
 8003550:	d014      	beq.n	800357c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003556:	4a4e      	ldr	r2, [pc, #312]	@ (8003690 <I2C_Slave_STOPF+0x258>)
 8003558:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800355e:	4618      	mov	r0, r3
 8003560:	f7fe f92c 	bl	80017bc <HAL_DMA_Abort_IT>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d008      	beq.n	800357c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800356e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003574:	4610      	mov	r0, r2
 8003576:	4798      	blx	r3
 8003578:	e000      	b.n	800357c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800357a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003580:	b29b      	uxth	r3, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d03e      	beq.n	8003604 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	f003 0304 	and.w	r3, r3, #4
 8003590:	2b04      	cmp	r3, #4
 8003592:	d112      	bne.n	80035ba <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	691a      	ldr	r2, [r3, #16]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359e:	b2d2      	uxtb	r2, r2
 80035a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a6:	1c5a      	adds	r2, r3, #1
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	3b01      	subs	r3, #1
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	695b      	ldr	r3, [r3, #20]
 80035c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035c4:	2b40      	cmp	r3, #64	@ 0x40
 80035c6:	d112      	bne.n	80035ee <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	691a      	ldr	r2, [r3, #16]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d2:	b2d2      	uxtb	r2, r2
 80035d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035da:	1c5a      	adds	r2, r3, #1
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	3b01      	subs	r3, #1
 80035e8:	b29a      	uxth	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d005      	beq.n	8003604 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fc:	f043 0204 	orr.w	r2, r3, #4
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003608:	2b00      	cmp	r3, #0
 800360a:	d003      	beq.n	8003614 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 f843 	bl	8003698 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003612:	e039      	b.n	8003688 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003614:	7bfb      	ldrb	r3, [r7, #15]
 8003616:	2b2a      	cmp	r3, #42	@ 0x2a
 8003618:	d109      	bne.n	800362e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2228      	movs	r2, #40	@ 0x28
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f7ff f80b 	bl	8002644 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b28      	cmp	r3, #40	@ 0x28
 8003638:	d111      	bne.n	800365e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a15      	ldr	r2, [pc, #84]	@ (8003694 <I2C_Slave_STOPF+0x25c>)
 800363e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2220      	movs	r2, #32
 800364a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f7ff f80c 	bl	8002674 <HAL_I2C_ListenCpltCallback>
}
 800365c:	e014      	b.n	8003688 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003662:	2b22      	cmp	r3, #34	@ 0x22
 8003664:	d002      	beq.n	800366c <I2C_Slave_STOPF+0x234>
 8003666:	7bfb      	ldrb	r3, [r7, #15]
 8003668:	2b22      	cmp	r3, #34	@ 0x22
 800366a:	d10d      	bne.n	8003688 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2220      	movs	r2, #32
 8003676:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f7fe ffde 	bl	8002644 <HAL_I2C_SlaveRxCpltCallback>
}
 8003688:	bf00      	nop
 800368a:	3710      	adds	r7, #16
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	080038fd 	.word	0x080038fd
 8003694:	ffff0000 	.word	0xffff0000

08003698 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036a6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036ae:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80036b0:	7bbb      	ldrb	r3, [r7, #14]
 80036b2:	2b10      	cmp	r3, #16
 80036b4:	d002      	beq.n	80036bc <I2C_ITError+0x24>
 80036b6:	7bbb      	ldrb	r3, [r7, #14]
 80036b8:	2b40      	cmp	r3, #64	@ 0x40
 80036ba:	d10a      	bne.n	80036d2 <I2C_ITError+0x3a>
 80036bc:	7bfb      	ldrb	r3, [r7, #15]
 80036be:	2b22      	cmp	r3, #34	@ 0x22
 80036c0:	d107      	bne.n	80036d2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036d0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80036d2:	7bfb      	ldrb	r3, [r7, #15]
 80036d4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80036d8:	2b28      	cmp	r3, #40	@ 0x28
 80036da:	d107      	bne.n	80036ec <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2228      	movs	r2, #40	@ 0x28
 80036e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80036ea:	e015      	b.n	8003718 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036fa:	d00a      	beq.n	8003712 <I2C_ITError+0x7a>
 80036fc:	7bfb      	ldrb	r3, [r7, #15]
 80036fe:	2b60      	cmp	r3, #96	@ 0x60
 8003700:	d007      	beq.n	8003712 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2220      	movs	r2, #32
 8003706:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003722:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003726:	d162      	bne.n	80037ee <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	685a      	ldr	r2, [r3, #4]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003736:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800373c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b01      	cmp	r3, #1
 8003744:	d020      	beq.n	8003788 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800374a:	4a6a      	ldr	r2, [pc, #424]	@ (80038f4 <I2C_ITError+0x25c>)
 800374c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003752:	4618      	mov	r0, r3
 8003754:	f7fe f832 	bl	80017bc <HAL_DMA_Abort_IT>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	f000 8089 	beq.w	8003872 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0201 	bic.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2220      	movs	r2, #32
 8003774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800377c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003782:	4610      	mov	r0, r2
 8003784:	4798      	blx	r3
 8003786:	e074      	b.n	8003872 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800378c:	4a59      	ldr	r2, [pc, #356]	@ (80038f4 <I2C_ITError+0x25c>)
 800378e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003794:	4618      	mov	r0, r3
 8003796:	f7fe f811 	bl	80017bc <HAL_DMA_Abort_IT>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	d068      	beq.n	8003872 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037aa:	2b40      	cmp	r3, #64	@ 0x40
 80037ac:	d10b      	bne.n	80037c6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	691a      	ldr	r2, [r3, #16]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b8:	b2d2      	uxtb	r2, r2
 80037ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c0:	1c5a      	adds	r2, r3, #1
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 0201 	bic.w	r2, r2, #1
 80037d4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2220      	movs	r2, #32
 80037da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80037e8:	4610      	mov	r0, r2
 80037ea:	4798      	blx	r3
 80037ec:	e041      	b.n	8003872 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	2b60      	cmp	r3, #96	@ 0x60
 80037f8:	d125      	bne.n	8003846 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2220      	movs	r2, #32
 80037fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003812:	2b40      	cmp	r3, #64	@ 0x40
 8003814:	d10b      	bne.n	800382e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	691a      	ldr	r2, [r3, #16]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003820:	b2d2      	uxtb	r2, r2
 8003822:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003828:	1c5a      	adds	r2, r3, #1
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f022 0201 	bic.w	r2, r2, #1
 800383c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f7fe ff40 	bl	80026c4 <HAL_I2C_AbortCpltCallback>
 8003844:	e015      	b.n	8003872 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	695b      	ldr	r3, [r3, #20]
 800384c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003850:	2b40      	cmp	r3, #64	@ 0x40
 8003852:	d10b      	bne.n	800386c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	691a      	ldr	r2, [r3, #16]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385e:	b2d2      	uxtb	r2, r2
 8003860:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003866:	1c5a      	adds	r2, r3, #1
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f7fe ff1f 	bl	80026b0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003876:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	2b00      	cmp	r3, #0
 8003880:	d10e      	bne.n	80038a0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003888:	2b00      	cmp	r3, #0
 800388a:	d109      	bne.n	80038a0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003892:	2b00      	cmp	r3, #0
 8003894:	d104      	bne.n	80038a0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800389c:	2b00      	cmp	r3, #0
 800389e:	d007      	beq.n	80038b0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	685a      	ldr	r2, [r3, #4]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80038ae:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038b6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	2b04      	cmp	r3, #4
 80038c2:	d113      	bne.n	80038ec <I2C_ITError+0x254>
 80038c4:	7bfb      	ldrb	r3, [r7, #15]
 80038c6:	2b28      	cmp	r3, #40	@ 0x28
 80038c8:	d110      	bne.n	80038ec <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a0a      	ldr	r2, [pc, #40]	@ (80038f8 <I2C_ITError+0x260>)
 80038ce:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2220      	movs	r2, #32
 80038da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7fe fec4 	bl	8002674 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80038ec:	bf00      	nop
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	080038fd 	.word	0x080038fd
 80038f8:	ffff0000 	.word	0xffff0000

080038fc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b086      	sub	sp, #24
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003904:	2300      	movs	r3, #0
 8003906:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800390c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003914:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003916:	4b4b      	ldr	r3, [pc, #300]	@ (8003a44 <I2C_DMAAbort+0x148>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	08db      	lsrs	r3, r3, #3
 800391c:	4a4a      	ldr	r2, [pc, #296]	@ (8003a48 <I2C_DMAAbort+0x14c>)
 800391e:	fba2 2303 	umull	r2, r3, r2, r3
 8003922:	0a1a      	lsrs	r2, r3, #8
 8003924:	4613      	mov	r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	4413      	add	r3, r2
 800392a:	00da      	lsls	r2, r3, #3
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d106      	bne.n	8003944 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393a:	f043 0220 	orr.w	r2, r3, #32
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8003942:	e00a      	b.n	800395a <I2C_DMAAbort+0x5e>
    }
    count--;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	3b01      	subs	r3, #1
 8003948:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003954:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003958:	d0ea      	beq.n	8003930 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800395e:	2b00      	cmp	r3, #0
 8003960:	d003      	beq.n	800396a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003966:	2200      	movs	r2, #0
 8003968:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800396e:	2b00      	cmp	r3, #0
 8003970:	d003      	beq.n	800397a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003976:	2200      	movs	r2, #0
 8003978:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003988:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	2200      	movs	r2, #0
 800398e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003994:	2b00      	cmp	r3, #0
 8003996:	d003      	beq.n	80039a0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800399c:	2200      	movs	r2, #0
 800399e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d003      	beq.n	80039b0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ac:	2200      	movs	r2, #0
 80039ae:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f022 0201 	bic.w	r2, r2, #1
 80039be:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	2b60      	cmp	r3, #96	@ 0x60
 80039ca:	d10e      	bne.n	80039ea <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	2200      	movs	r2, #0
 80039e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80039e2:	6978      	ldr	r0, [r7, #20]
 80039e4:	f7fe fe6e 	bl	80026c4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80039e8:	e027      	b.n	8003a3a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80039ea:	7cfb      	ldrb	r3, [r7, #19]
 80039ec:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80039f0:	2b28      	cmp	r3, #40	@ 0x28
 80039f2:	d117      	bne.n	8003a24 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f042 0201 	orr.w	r2, r2, #1
 8003a02:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a12:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	2200      	movs	r2, #0
 8003a18:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	2228      	movs	r2, #40	@ 0x28
 8003a1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8003a22:	e007      	b.n	8003a34 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	2220      	movs	r2, #32
 8003a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003a34:	6978      	ldr	r0, [r7, #20]
 8003a36:	f7fe fe3b 	bl	80026b0 <HAL_I2C_ErrorCallback>
}
 8003a3a:	bf00      	nop
 8003a3c:	3718      	adds	r7, #24
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	20000000 	.word	0x20000000
 8003a48:	14f8b589 	.word	0x14f8b589

08003a4c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b085      	sub	sp, #20
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003a54:	2300      	movs	r3, #0
 8003a56:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8003a58:	4b13      	ldr	r3, [pc, #76]	@ (8003aa8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	08db      	lsrs	r3, r3, #3
 8003a5e:	4a13      	ldr	r2, [pc, #76]	@ (8003aac <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8003a60:	fba2 2303 	umull	r2, r3, r2, r3
 8003a64:	0a1a      	lsrs	r2, r3, #8
 8003a66:	4613      	mov	r3, r2
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	4413      	add	r3, r2
 8003a6c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	3b01      	subs	r3, #1
 8003a72:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d107      	bne.n	8003a8a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7e:	f043 0220 	orr.w	r2, r3, #32
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e008      	b.n	8003a9c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a98:	d0e9      	beq.n	8003a6e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8003a9a:	2300      	movs	r3, #0
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3714      	adds	r7, #20
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr
 8003aa8:	20000000 	.word	0x20000000
 8003aac:	14f8b589 	.word	0x14f8b589

08003ab0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003abc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003ac0:	d103      	bne.n	8003aca <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8003ac8:	e007      	b.n	8003ada <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ace:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003ad2:	d102      	bne.n	8003ada <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2208      	movs	r2, #8
 8003ad8:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8003ada:	bf00      	nop
 8003adc:	370c      	adds	r7, #12
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr

08003ae6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003ae6:	b580      	push	{r7, lr}
 8003ae8:	b086      	sub	sp, #24
 8003aea:	af02      	add	r7, sp, #8
 8003aec:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d101      	bne.n	8003af8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e101      	b.n	8003cfc <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d106      	bne.n	8003b18 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f007 fc1a 	bl	800b34c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2203      	movs	r2, #3
 8003b1c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b26:	d102      	bne.n	8003b2e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f003 ffa1 	bl	8007a7a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6818      	ldr	r0, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	7c1a      	ldrb	r2, [r3, #16]
 8003b40:	f88d 2000 	strb.w	r2, [sp]
 8003b44:	3304      	adds	r3, #4
 8003b46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b48:	f003 fe80 	bl	800784c <USB_CoreInit>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d005      	beq.n	8003b5e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2202      	movs	r2, #2
 8003b56:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e0ce      	b.n	8003cfc <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2100      	movs	r1, #0
 8003b64:	4618      	mov	r0, r3
 8003b66:	f003 ff99 	bl	8007a9c <USB_SetCurrentMode>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d005      	beq.n	8003b7c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2202      	movs	r2, #2
 8003b74:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e0bf      	b.n	8003cfc <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	73fb      	strb	r3, [r7, #15]
 8003b80:	e04a      	b.n	8003c18 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003b82:	7bfa      	ldrb	r2, [r7, #15]
 8003b84:	6879      	ldr	r1, [r7, #4]
 8003b86:	4613      	mov	r3, r2
 8003b88:	00db      	lsls	r3, r3, #3
 8003b8a:	4413      	add	r3, r2
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	440b      	add	r3, r1
 8003b90:	3315      	adds	r3, #21
 8003b92:	2201      	movs	r2, #1
 8003b94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003b96:	7bfa      	ldrb	r2, [r7, #15]
 8003b98:	6879      	ldr	r1, [r7, #4]
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	00db      	lsls	r3, r3, #3
 8003b9e:	4413      	add	r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	440b      	add	r3, r1
 8003ba4:	3314      	adds	r3, #20
 8003ba6:	7bfa      	ldrb	r2, [r7, #15]
 8003ba8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003baa:	7bfa      	ldrb	r2, [r7, #15]
 8003bac:	7bfb      	ldrb	r3, [r7, #15]
 8003bae:	b298      	uxth	r0, r3
 8003bb0:	6879      	ldr	r1, [r7, #4]
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	00db      	lsls	r3, r3, #3
 8003bb6:	4413      	add	r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	440b      	add	r3, r1
 8003bbc:	332e      	adds	r3, #46	@ 0x2e
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003bc2:	7bfa      	ldrb	r2, [r7, #15]
 8003bc4:	6879      	ldr	r1, [r7, #4]
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	00db      	lsls	r3, r3, #3
 8003bca:	4413      	add	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	440b      	add	r3, r1
 8003bd0:	3318      	adds	r3, #24
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003bd6:	7bfa      	ldrb	r2, [r7, #15]
 8003bd8:	6879      	ldr	r1, [r7, #4]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	00db      	lsls	r3, r3, #3
 8003bde:	4413      	add	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	440b      	add	r3, r1
 8003be4:	331c      	adds	r3, #28
 8003be6:	2200      	movs	r2, #0
 8003be8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003bea:	7bfa      	ldrb	r2, [r7, #15]
 8003bec:	6879      	ldr	r1, [r7, #4]
 8003bee:	4613      	mov	r3, r2
 8003bf0:	00db      	lsls	r3, r3, #3
 8003bf2:	4413      	add	r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	440b      	add	r3, r1
 8003bf8:	3320      	adds	r3, #32
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003bfe:	7bfa      	ldrb	r2, [r7, #15]
 8003c00:	6879      	ldr	r1, [r7, #4]
 8003c02:	4613      	mov	r3, r2
 8003c04:	00db      	lsls	r3, r3, #3
 8003c06:	4413      	add	r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	440b      	add	r3, r1
 8003c0c:	3324      	adds	r3, #36	@ 0x24
 8003c0e:	2200      	movs	r2, #0
 8003c10:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c12:	7bfb      	ldrb	r3, [r7, #15]
 8003c14:	3301      	adds	r3, #1
 8003c16:	73fb      	strb	r3, [r7, #15]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	791b      	ldrb	r3, [r3, #4]
 8003c1c:	7bfa      	ldrb	r2, [r7, #15]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d3af      	bcc.n	8003b82 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c22:	2300      	movs	r3, #0
 8003c24:	73fb      	strb	r3, [r7, #15]
 8003c26:	e044      	b.n	8003cb2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003c28:	7bfa      	ldrb	r2, [r7, #15]
 8003c2a:	6879      	ldr	r1, [r7, #4]
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	00db      	lsls	r3, r3, #3
 8003c30:	4413      	add	r3, r2
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	440b      	add	r3, r1
 8003c36:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003c3e:	7bfa      	ldrb	r2, [r7, #15]
 8003c40:	6879      	ldr	r1, [r7, #4]
 8003c42:	4613      	mov	r3, r2
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	4413      	add	r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	440b      	add	r3, r1
 8003c4c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003c50:	7bfa      	ldrb	r2, [r7, #15]
 8003c52:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003c54:	7bfa      	ldrb	r2, [r7, #15]
 8003c56:	6879      	ldr	r1, [r7, #4]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	4413      	add	r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003c66:	2200      	movs	r2, #0
 8003c68:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003c6a:	7bfa      	ldrb	r2, [r7, #15]
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	00db      	lsls	r3, r3, #3
 8003c72:	4413      	add	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	440b      	add	r3, r1
 8003c78:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003c80:	7bfa      	ldrb	r2, [r7, #15]
 8003c82:	6879      	ldr	r1, [r7, #4]
 8003c84:	4613      	mov	r3, r2
 8003c86:	00db      	lsls	r3, r3, #3
 8003c88:	4413      	add	r3, r2
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	440b      	add	r3, r1
 8003c8e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003c92:	2200      	movs	r2, #0
 8003c94:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003c96:	7bfa      	ldrb	r2, [r7, #15]
 8003c98:	6879      	ldr	r1, [r7, #4]
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	00db      	lsls	r3, r3, #3
 8003c9e:	4413      	add	r3, r2
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	440b      	add	r3, r1
 8003ca4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003ca8:	2200      	movs	r2, #0
 8003caa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
 8003cae:	3301      	adds	r3, #1
 8003cb0:	73fb      	strb	r3, [r7, #15]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	791b      	ldrb	r3, [r3, #4]
 8003cb6:	7bfa      	ldrb	r2, [r7, #15]
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d3b5      	bcc.n	8003c28 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6818      	ldr	r0, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	7c1a      	ldrb	r2, [r3, #16]
 8003cc4:	f88d 2000 	strb.w	r2, [sp]
 8003cc8:	3304      	adds	r3, #4
 8003cca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ccc:	f003 ff32 	bl	8007b34 <USB_DevInit>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d005      	beq.n	8003ce2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2202      	movs	r2, #2
 8003cda:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e00c      	b.n	8003cfc <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2201      	movs	r2, #1
 8003cec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f004 ff7c 	bl	8008bf2 <USB_DevDisconnect>

  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3710      	adds	r7, #16
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d101      	bne.n	8003d20 <HAL_PCD_Start+0x1c>
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	e022      	b.n	8003d66 <HAL_PCD_Start+0x62>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d009      	beq.n	8003d48 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d105      	bne.n	8003d48 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d40:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f003 fe83 	bl	8007a58 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4618      	mov	r0, r3
 8003d58:	f004 ff2a 	bl	8008bb0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3710      	adds	r7, #16
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003d6e:	b590      	push	{r4, r7, lr}
 8003d70:	b08d      	sub	sp, #52	@ 0x34
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d7c:	6a3b      	ldr	r3, [r7, #32]
 8003d7e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4618      	mov	r0, r3
 8003d86:	f004 ffe8 	bl	8008d5a <USB_GetMode>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f040 848c 	bne.w	80046aa <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4618      	mov	r0, r3
 8003d98:	f004 ff4c 	bl	8008c34 <USB_ReadInterrupts>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	f000 8482 	beq.w	80046a8 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	0a1b      	lsrs	r3, r3, #8
 8003dae:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f004 ff39 	bl	8008c34 <USB_ReadInterrupts>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	f003 0302 	and.w	r3, r3, #2
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d107      	bne.n	8003ddc <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	695a      	ldr	r2, [r3, #20]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f002 0202 	and.w	r2, r2, #2
 8003dda:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4618      	mov	r0, r3
 8003de2:	f004 ff27 	bl	8008c34 <USB_ReadInterrupts>
 8003de6:	4603      	mov	r3, r0
 8003de8:	f003 0310 	and.w	r3, r3, #16
 8003dec:	2b10      	cmp	r3, #16
 8003dee:	d161      	bne.n	8003eb4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	699a      	ldr	r2, [r3, #24]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f022 0210 	bic.w	r2, r2, #16
 8003dfe:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003e00:	6a3b      	ldr	r3, [r7, #32]
 8003e02:	6a1b      	ldr	r3, [r3, #32]
 8003e04:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	f003 020f 	and.w	r2, r3, #15
 8003e0c:	4613      	mov	r3, r2
 8003e0e:	00db      	lsls	r3, r3, #3
 8003e10:	4413      	add	r3, r2
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	3304      	adds	r3, #4
 8003e1e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003e26:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e2a:	d124      	bne.n	8003e76 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003e2c:	69ba      	ldr	r2, [r7, #24]
 8003e2e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003e32:	4013      	ands	r3, r2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d035      	beq.n	8003ea4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003e3c:	69bb      	ldr	r3, [r7, #24]
 8003e3e:	091b      	lsrs	r3, r3, #4
 8003e40:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003e42:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	461a      	mov	r2, r3
 8003e4a:	6a38      	ldr	r0, [r7, #32]
 8003e4c:	f004 fd5e 	bl	800890c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	68da      	ldr	r2, [r3, #12]
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	091b      	lsrs	r3, r3, #4
 8003e58:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e5c:	441a      	add	r2, r3
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	695a      	ldr	r2, [r3, #20]
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	091b      	lsrs	r3, r3, #4
 8003e6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e6e:	441a      	add	r2, r3
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	615a      	str	r2, [r3, #20]
 8003e74:	e016      	b.n	8003ea4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003e7c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003e80:	d110      	bne.n	8003ea4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003e88:	2208      	movs	r2, #8
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	6a38      	ldr	r0, [r7, #32]
 8003e8e:	f004 fd3d 	bl	800890c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	695a      	ldr	r2, [r3, #20]
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	091b      	lsrs	r3, r3, #4
 8003e9a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e9e:	441a      	add	r2, r3
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	699a      	ldr	r2, [r3, #24]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f042 0210 	orr.w	r2, r2, #16
 8003eb2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f004 febb 	bl	8008c34 <USB_ReadInterrupts>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ec4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003ec8:	f040 80a7 	bne.w	800401a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f004 fec0 	bl	8008c5a <USB_ReadDevAllOutEpInterrupt>
 8003eda:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003edc:	e099      	b.n	8004012 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	f000 808e 	beq.w	8004006 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ef0:	b2d2      	uxtb	r2, r2
 8003ef2:	4611      	mov	r1, r2
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f004 fee4 	bl	8008cc2 <USB_ReadDevOutEPInterrupt>
 8003efa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d00c      	beq.n	8003f20 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f08:	015a      	lsls	r2, r3, #5
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	4413      	add	r3, r2
 8003f0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f12:	461a      	mov	r2, r3
 8003f14:	2301      	movs	r3, #1
 8003f16:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003f18:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f000 fea4 	bl	8004c68 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	f003 0308 	and.w	r3, r3, #8
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d00c      	beq.n	8003f44 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2c:	015a      	lsls	r2, r3, #5
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	4413      	add	r3, r2
 8003f32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f36:	461a      	mov	r2, r3
 8003f38:	2308      	movs	r3, #8
 8003f3a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003f3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 ff7a 	bl	8004e38 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	f003 0310 	and.w	r3, r3, #16
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d008      	beq.n	8003f60 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f50:	015a      	lsls	r2, r3, #5
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	4413      	add	r3, r2
 8003f56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	2310      	movs	r3, #16
 8003f5e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	f003 0302 	and.w	r3, r3, #2
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d030      	beq.n	8003fcc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003f6a:	6a3b      	ldr	r3, [r7, #32]
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f72:	2b80      	cmp	r3, #128	@ 0x80
 8003f74:	d109      	bne.n	8003f8a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	69fa      	ldr	r2, [r7, #28]
 8003f80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f84:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f88:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003f8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	00db      	lsls	r3, r3, #3
 8003f90:	4413      	add	r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	4413      	add	r3, r2
 8003f9c:	3304      	adds	r3, #4
 8003f9e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	78db      	ldrb	r3, [r3, #3]
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d108      	bne.n	8003fba <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	2200      	movs	r2, #0
 8003fac:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	f007 fadd 	bl	800b574 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbc:	015a      	lsls	r2, r3, #5
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	4413      	add	r3, r2
 8003fc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	2302      	movs	r3, #2
 8003fca:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	f003 0320 	and.w	r3, r3, #32
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d008      	beq.n	8003fe8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd8:	015a      	lsls	r2, r3, #5
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	4413      	add	r3, r2
 8003fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	2320      	movs	r3, #32
 8003fe6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d009      	beq.n	8004006 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff4:	015a      	lsls	r2, r3, #5
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	4413      	add	r3, r2
 8003ffa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ffe:	461a      	mov	r2, r3
 8004000:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004004:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004008:	3301      	adds	r3, #1
 800400a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800400c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800400e:	085b      	lsrs	r3, r3, #1
 8004010:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004014:	2b00      	cmp	r3, #0
 8004016:	f47f af62 	bne.w	8003ede <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4618      	mov	r0, r3
 8004020:	f004 fe08 	bl	8008c34 <USB_ReadInterrupts>
 8004024:	4603      	mov	r3, r0
 8004026:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800402a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800402e:	f040 80db 	bne.w	80041e8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4618      	mov	r0, r3
 8004038:	f004 fe29 	bl	8008c8e <USB_ReadDevAllInEpInterrupt>
 800403c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800403e:	2300      	movs	r3, #0
 8004040:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004042:	e0cd      	b.n	80041e0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	f000 80c2 	beq.w	80041d4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004056:	b2d2      	uxtb	r2, r2
 8004058:	4611      	mov	r1, r2
 800405a:	4618      	mov	r0, r3
 800405c:	f004 fe4f 	bl	8008cfe <USB_ReadDevInEPInterrupt>
 8004060:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	f003 0301 	and.w	r3, r3, #1
 8004068:	2b00      	cmp	r3, #0
 800406a:	d057      	beq.n	800411c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800406c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800406e:	f003 030f 	and.w	r3, r3, #15
 8004072:	2201      	movs	r2, #1
 8004074:	fa02 f303 	lsl.w	r3, r2, r3
 8004078:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004080:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	43db      	mvns	r3, r3
 8004086:	69f9      	ldr	r1, [r7, #28]
 8004088:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800408c:	4013      	ands	r3, r2
 800408e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004092:	015a      	lsls	r2, r3, #5
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	4413      	add	r3, r2
 8004098:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800409c:	461a      	mov	r2, r3
 800409e:	2301      	movs	r3, #1
 80040a0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	799b      	ldrb	r3, [r3, #6]
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d132      	bne.n	8004110 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80040aa:	6879      	ldr	r1, [r7, #4]
 80040ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040ae:	4613      	mov	r3, r2
 80040b0:	00db      	lsls	r3, r3, #3
 80040b2:	4413      	add	r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	440b      	add	r3, r1
 80040b8:	3320      	adds	r3, #32
 80040ba:	6819      	ldr	r1, [r3, #0]
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040c0:	4613      	mov	r3, r2
 80040c2:	00db      	lsls	r3, r3, #3
 80040c4:	4413      	add	r3, r2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4403      	add	r3, r0
 80040ca:	331c      	adds	r3, #28
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4419      	add	r1, r3
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040d4:	4613      	mov	r3, r2
 80040d6:	00db      	lsls	r3, r3, #3
 80040d8:	4413      	add	r3, r2
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	4403      	add	r3, r0
 80040de:	3320      	adds	r3, #32
 80040e0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80040e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d113      	bne.n	8004110 <HAL_PCD_IRQHandler+0x3a2>
 80040e8:	6879      	ldr	r1, [r7, #4]
 80040ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040ec:	4613      	mov	r3, r2
 80040ee:	00db      	lsls	r3, r3, #3
 80040f0:	4413      	add	r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	440b      	add	r3, r1
 80040f6:	3324      	adds	r3, #36	@ 0x24
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d108      	bne.n	8004110 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6818      	ldr	r0, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004108:	461a      	mov	r2, r3
 800410a:	2101      	movs	r1, #1
 800410c:	f004 fe56 	bl	8008dbc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004112:	b2db      	uxtb	r3, r3
 8004114:	4619      	mov	r1, r3
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f007 f9a7 	bl	800b46a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	f003 0308 	and.w	r3, r3, #8
 8004122:	2b00      	cmp	r3, #0
 8004124:	d008      	beq.n	8004138 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004128:	015a      	lsls	r2, r3, #5
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	4413      	add	r3, r2
 800412e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004132:	461a      	mov	r2, r3
 8004134:	2308      	movs	r3, #8
 8004136:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	f003 0310 	and.w	r3, r3, #16
 800413e:	2b00      	cmp	r3, #0
 8004140:	d008      	beq.n	8004154 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004144:	015a      	lsls	r2, r3, #5
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	4413      	add	r3, r2
 800414a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800414e:	461a      	mov	r2, r3
 8004150:	2310      	movs	r3, #16
 8004152:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800415a:	2b00      	cmp	r3, #0
 800415c:	d008      	beq.n	8004170 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800415e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004160:	015a      	lsls	r2, r3, #5
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	4413      	add	r3, r2
 8004166:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800416a:	461a      	mov	r2, r3
 800416c:	2340      	movs	r3, #64	@ 0x40
 800416e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d023      	beq.n	80041c2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800417a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800417c:	6a38      	ldr	r0, [r7, #32]
 800417e:	f003 fe3d 	bl	8007dfc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004182:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004184:	4613      	mov	r3, r2
 8004186:	00db      	lsls	r3, r3, #3
 8004188:	4413      	add	r3, r2
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	3310      	adds	r3, #16
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	4413      	add	r3, r2
 8004192:	3304      	adds	r3, #4
 8004194:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	78db      	ldrb	r3, [r3, #3]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d108      	bne.n	80041b0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	2200      	movs	r2, #0
 80041a2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80041a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	4619      	mov	r1, r3
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f007 f9f4 	bl	800b598 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80041b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b2:	015a      	lsls	r2, r3, #5
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	4413      	add	r3, r2
 80041b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041bc:	461a      	mov	r2, r3
 80041be:	2302      	movs	r3, #2
 80041c0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d003      	beq.n	80041d4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80041cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 fcbd 	bl	8004b4e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80041d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d6:	3301      	adds	r3, #1
 80041d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80041da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041dc:	085b      	lsrs	r3, r3, #1
 80041de:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80041e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	f47f af2e 	bne.w	8004044 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4618      	mov	r0, r3
 80041ee:	f004 fd21 	bl	8008c34 <USB_ReadInterrupts>
 80041f2:	4603      	mov	r3, r0
 80041f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041fc:	d122      	bne.n	8004244 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	69fa      	ldr	r2, [r7, #28]
 8004208:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800420c:	f023 0301 	bic.w	r3, r3, #1
 8004210:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004218:	2b01      	cmp	r3, #1
 800421a:	d108      	bne.n	800422e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004224:	2100      	movs	r1, #0
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 fea4 	bl	8004f74 <HAL_PCDEx_LPM_Callback>
 800422c:	e002      	b.n	8004234 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f007 f992 	bl	800b558 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	695a      	ldr	r2, [r3, #20]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004242:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4618      	mov	r0, r3
 800424a:	f004 fcf3 	bl	8008c34 <USB_ReadInterrupts>
 800424e:	4603      	mov	r3, r0
 8004250:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004254:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004258:	d112      	bne.n	8004280 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	2b01      	cmp	r3, #1
 8004268:	d102      	bne.n	8004270 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f007 f94e 	bl	800b50c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	695a      	ldr	r2, [r3, #20]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800427e:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4618      	mov	r0, r3
 8004286:	f004 fcd5 	bl	8008c34 <USB_ReadInterrupts>
 800428a:	4603      	mov	r3, r0
 800428c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004290:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004294:	f040 80b7 	bne.w	8004406 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	69fa      	ldr	r2, [r7, #28]
 80042a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042a6:	f023 0301 	bic.w	r3, r3, #1
 80042aa:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2110      	movs	r1, #16
 80042b2:	4618      	mov	r0, r3
 80042b4:	f003 fda2 	bl	8007dfc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042b8:	2300      	movs	r3, #0
 80042ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042bc:	e046      	b.n	800434c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80042be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c0:	015a      	lsls	r2, r3, #5
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	4413      	add	r3, r2
 80042c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042ca:	461a      	mov	r2, r3
 80042cc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80042d0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80042d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042d4:	015a      	lsls	r2, r3, #5
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	4413      	add	r3, r2
 80042da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042e2:	0151      	lsls	r1, r2, #5
 80042e4:	69fa      	ldr	r2, [r7, #28]
 80042e6:	440a      	add	r2, r1
 80042e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80042ec:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80042f0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80042f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042f4:	015a      	lsls	r2, r3, #5
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	4413      	add	r3, r2
 80042fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042fe:	461a      	mov	r2, r3
 8004300:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004304:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004308:	015a      	lsls	r2, r3, #5
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	4413      	add	r3, r2
 800430e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004316:	0151      	lsls	r1, r2, #5
 8004318:	69fa      	ldr	r2, [r7, #28]
 800431a:	440a      	add	r2, r1
 800431c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004320:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004324:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004328:	015a      	lsls	r2, r3, #5
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	4413      	add	r3, r2
 800432e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004336:	0151      	lsls	r1, r2, #5
 8004338:	69fa      	ldr	r2, [r7, #28]
 800433a:	440a      	add	r2, r1
 800433c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004340:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004344:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004348:	3301      	adds	r3, #1
 800434a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	791b      	ldrb	r3, [r3, #4]
 8004350:	461a      	mov	r2, r3
 8004352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004354:	4293      	cmp	r3, r2
 8004356:	d3b2      	bcc.n	80042be <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800435e:	69db      	ldr	r3, [r3, #28]
 8004360:	69fa      	ldr	r2, [r7, #28]
 8004362:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004366:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800436a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	7bdb      	ldrb	r3, [r3, #15]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d016      	beq.n	80043a2 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800437a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800437e:	69fa      	ldr	r2, [r7, #28]
 8004380:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004384:	f043 030b 	orr.w	r3, r3, #11
 8004388:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004392:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004394:	69fa      	ldr	r2, [r7, #28]
 8004396:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800439a:	f043 030b 	orr.w	r3, r3, #11
 800439e:	6453      	str	r3, [r2, #68]	@ 0x44
 80043a0:	e015      	b.n	80043ce <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	69fa      	ldr	r2, [r7, #28]
 80043ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80043b4:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80043b8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043c0:	691b      	ldr	r3, [r3, #16]
 80043c2:	69fa      	ldr	r2, [r7, #28]
 80043c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043c8:	f043 030b 	orr.w	r3, r3, #11
 80043cc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	69fa      	ldr	r2, [r7, #28]
 80043d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043dc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80043e0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6818      	ldr	r0, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80043f0:	461a      	mov	r2, r3
 80043f2:	f004 fce3 	bl	8008dbc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	695a      	ldr	r2, [r3, #20]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004404:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4618      	mov	r0, r3
 800440c:	f004 fc12 	bl	8008c34 <USB_ReadInterrupts>
 8004410:	4603      	mov	r3, r0
 8004412:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004416:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800441a:	d123      	bne.n	8004464 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4618      	mov	r0, r3
 8004422:	f004 fca8 	bl	8008d76 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4618      	mov	r0, r3
 800442c:	f003 fd5f 	bl	8007eee <USB_GetDevSpeed>
 8004430:	4603      	mov	r3, r0
 8004432:	461a      	mov	r2, r3
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681c      	ldr	r4, [r3, #0]
 800443c:	f001 f9ca 	bl	80057d4 <HAL_RCC_GetHCLKFreq>
 8004440:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004446:	461a      	mov	r2, r3
 8004448:	4620      	mov	r0, r4
 800444a:	f003 fa63 	bl	8007914 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f007 f833 	bl	800b4ba <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	695a      	ldr	r2, [r3, #20]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004462:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4618      	mov	r0, r3
 800446a:	f004 fbe3 	bl	8008c34 <USB_ReadInterrupts>
 800446e:	4603      	mov	r3, r0
 8004470:	f003 0308 	and.w	r3, r3, #8
 8004474:	2b08      	cmp	r3, #8
 8004476:	d10a      	bne.n	800448e <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f007 f810 	bl	800b49e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	695a      	ldr	r2, [r3, #20]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f002 0208 	and.w	r2, r2, #8
 800448c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4618      	mov	r0, r3
 8004494:	f004 fbce 	bl	8008c34 <USB_ReadInterrupts>
 8004498:	4603      	mov	r3, r0
 800449a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800449e:	2b80      	cmp	r3, #128	@ 0x80
 80044a0:	d123      	bne.n	80044ea <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80044a2:	6a3b      	ldr	r3, [r7, #32]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044aa:	6a3b      	ldr	r3, [r7, #32]
 80044ac:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044ae:	2301      	movs	r3, #1
 80044b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80044b2:	e014      	b.n	80044de <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80044b4:	6879      	ldr	r1, [r7, #4]
 80044b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044b8:	4613      	mov	r3, r2
 80044ba:	00db      	lsls	r3, r3, #3
 80044bc:	4413      	add	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	440b      	add	r3, r1
 80044c2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d105      	bne.n	80044d8 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80044cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	4619      	mov	r1, r3
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 fb0a 	bl	8004aec <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044da:	3301      	adds	r3, #1
 80044dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	791b      	ldrb	r3, [r3, #4]
 80044e2:	461a      	mov	r2, r3
 80044e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d3e4      	bcc.n	80044b4 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4618      	mov	r0, r3
 80044f0:	f004 fba0 	bl	8008c34 <USB_ReadInterrupts>
 80044f4:	4603      	mov	r3, r0
 80044f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044fe:	d13c      	bne.n	800457a <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004500:	2301      	movs	r3, #1
 8004502:	627b      	str	r3, [r7, #36]	@ 0x24
 8004504:	e02b      	b.n	800455e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004508:	015a      	lsls	r2, r3, #5
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	4413      	add	r3, r2
 800450e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004516:	6879      	ldr	r1, [r7, #4]
 8004518:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800451a:	4613      	mov	r3, r2
 800451c:	00db      	lsls	r3, r3, #3
 800451e:	4413      	add	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	440b      	add	r3, r1
 8004524:	3318      	adds	r3, #24
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	2b01      	cmp	r3, #1
 800452a:	d115      	bne.n	8004558 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800452c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800452e:	2b00      	cmp	r3, #0
 8004530:	da12      	bge.n	8004558 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004532:	6879      	ldr	r1, [r7, #4]
 8004534:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004536:	4613      	mov	r3, r2
 8004538:	00db      	lsls	r3, r3, #3
 800453a:	4413      	add	r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	440b      	add	r3, r1
 8004540:	3317      	adds	r3, #23
 8004542:	2201      	movs	r2, #1
 8004544:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004548:	b2db      	uxtb	r3, r3
 800454a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800454e:	b2db      	uxtb	r3, r3
 8004550:	4619      	mov	r1, r3
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 faca 	bl	8004aec <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800455a:	3301      	adds	r3, #1
 800455c:	627b      	str	r3, [r7, #36]	@ 0x24
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	791b      	ldrb	r3, [r3, #4]
 8004562:	461a      	mov	r2, r3
 8004564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004566:	4293      	cmp	r3, r2
 8004568:	d3cd      	bcc.n	8004506 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	695a      	ldr	r2, [r3, #20]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004578:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4618      	mov	r0, r3
 8004580:	f004 fb58 	bl	8008c34 <USB_ReadInterrupts>
 8004584:	4603      	mov	r3, r0
 8004586:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800458a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800458e:	d156      	bne.n	800463e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004590:	2301      	movs	r3, #1
 8004592:	627b      	str	r3, [r7, #36]	@ 0x24
 8004594:	e045      	b.n	8004622 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004598:	015a      	lsls	r2, r3, #5
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	4413      	add	r3, r2
 800459e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80045a6:	6879      	ldr	r1, [r7, #4]
 80045a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045aa:	4613      	mov	r3, r2
 80045ac:	00db      	lsls	r3, r3, #3
 80045ae:	4413      	add	r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	440b      	add	r3, r1
 80045b4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d12e      	bne.n	800461c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80045be:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	da2b      	bge.n	800461c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80045c4:	69bb      	ldr	r3, [r7, #24]
 80045c6:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80045d0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d121      	bne.n	800461c <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80045d8:	6879      	ldr	r1, [r7, #4]
 80045da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045dc:	4613      	mov	r3, r2
 80045de:	00db      	lsls	r3, r3, #3
 80045e0:	4413      	add	r3, r2
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	440b      	add	r3, r1
 80045e6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80045ea:	2201      	movs	r2, #1
 80045ec:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80045ee:	6a3b      	ldr	r3, [r7, #32]
 80045f0:	699b      	ldr	r3, [r3, #24]
 80045f2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80045f6:	6a3b      	ldr	r3, [r7, #32]
 80045f8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80045fa:	6a3b      	ldr	r3, [r7, #32]
 80045fc:	695b      	ldr	r3, [r3, #20]
 80045fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004602:	2b00      	cmp	r3, #0
 8004604:	d10a      	bne.n	800461c <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004606:	69fb      	ldr	r3, [r7, #28]
 8004608:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	69fa      	ldr	r2, [r7, #28]
 8004610:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004614:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004618:	6053      	str	r3, [r2, #4]
            break;
 800461a:	e008      	b.n	800462e <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800461c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800461e:	3301      	adds	r3, #1
 8004620:	627b      	str	r3, [r7, #36]	@ 0x24
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	791b      	ldrb	r3, [r3, #4]
 8004626:	461a      	mov	r2, r3
 8004628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462a:	4293      	cmp	r3, r2
 800462c:	d3b3      	bcc.n	8004596 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	695a      	ldr	r2, [r3, #20]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800463c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4618      	mov	r0, r3
 8004644:	f004 faf6 	bl	8008c34 <USB_ReadInterrupts>
 8004648:	4603      	mov	r3, r0
 800464a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800464e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004652:	d10a      	bne.n	800466a <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f006 ffb1 	bl	800b5bc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	695a      	ldr	r2, [r3, #20]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004668:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4618      	mov	r0, r3
 8004670:	f004 fae0 	bl	8008c34 <USB_ReadInterrupts>
 8004674:	4603      	mov	r3, r0
 8004676:	f003 0304 	and.w	r3, r3, #4
 800467a:	2b04      	cmp	r3, #4
 800467c:	d115      	bne.n	80046aa <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	f003 0304 	and.w	r3, r3, #4
 800468c:	2b00      	cmp	r3, #0
 800468e:	d002      	beq.n	8004696 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f006 ffa1 	bl	800b5d8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	6859      	ldr	r1, [r3, #4]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	69ba      	ldr	r2, [r7, #24]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	605a      	str	r2, [r3, #4]
 80046a6:	e000      	b.n	80046aa <HAL_PCD_IRQHandler+0x93c>
      return;
 80046a8:	bf00      	nop
    }
  }
}
 80046aa:	3734      	adds	r7, #52	@ 0x34
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd90      	pop	{r4, r7, pc}

080046b0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b082      	sub	sp, #8
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	460b      	mov	r3, r1
 80046ba:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d101      	bne.n	80046ca <HAL_PCD_SetAddress+0x1a>
 80046c6:	2302      	movs	r3, #2
 80046c8:	e012      	b.n	80046f0 <HAL_PCD_SetAddress+0x40>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2201      	movs	r2, #1
 80046ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	78fa      	ldrb	r2, [r7, #3]
 80046d6:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	78fa      	ldrb	r2, [r7, #3]
 80046de:	4611      	mov	r1, r2
 80046e0:	4618      	mov	r0, r3
 80046e2:	f004 fa3f 	bl	8008b64 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3708      	adds	r7, #8
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	4608      	mov	r0, r1
 8004702:	4611      	mov	r1, r2
 8004704:	461a      	mov	r2, r3
 8004706:	4603      	mov	r3, r0
 8004708:	70fb      	strb	r3, [r7, #3]
 800470a:	460b      	mov	r3, r1
 800470c:	803b      	strh	r3, [r7, #0]
 800470e:	4613      	mov	r3, r2
 8004710:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004712:	2300      	movs	r3, #0
 8004714:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004716:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800471a:	2b00      	cmp	r3, #0
 800471c:	da0f      	bge.n	800473e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800471e:	78fb      	ldrb	r3, [r7, #3]
 8004720:	f003 020f 	and.w	r2, r3, #15
 8004724:	4613      	mov	r3, r2
 8004726:	00db      	lsls	r3, r3, #3
 8004728:	4413      	add	r3, r2
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	3310      	adds	r3, #16
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	4413      	add	r3, r2
 8004732:	3304      	adds	r3, #4
 8004734:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2201      	movs	r2, #1
 800473a:	705a      	strb	r2, [r3, #1]
 800473c:	e00f      	b.n	800475e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800473e:	78fb      	ldrb	r3, [r7, #3]
 8004740:	f003 020f 	and.w	r2, r3, #15
 8004744:	4613      	mov	r3, r2
 8004746:	00db      	lsls	r3, r3, #3
 8004748:	4413      	add	r3, r2
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	4413      	add	r3, r2
 8004754:	3304      	adds	r3, #4
 8004756:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2200      	movs	r2, #0
 800475c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800475e:	78fb      	ldrb	r3, [r7, #3]
 8004760:	f003 030f 	and.w	r3, r3, #15
 8004764:	b2da      	uxtb	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800476a:	883b      	ldrh	r3, [r7, #0]
 800476c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	78ba      	ldrb	r2, [r7, #2]
 8004778:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	785b      	ldrb	r3, [r3, #1]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d004      	beq.n	800478c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	461a      	mov	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800478c:	78bb      	ldrb	r3, [r7, #2]
 800478e:	2b02      	cmp	r3, #2
 8004790:	d102      	bne.n	8004798 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2200      	movs	r2, #0
 8004796:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d101      	bne.n	80047a6 <HAL_PCD_EP_Open+0xae>
 80047a2:	2302      	movs	r3, #2
 80047a4:	e00e      	b.n	80047c4 <HAL_PCD_EP_Open+0xcc>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68f9      	ldr	r1, [r7, #12]
 80047b4:	4618      	mov	r0, r3
 80047b6:	f003 fbbf 	bl	8007f38 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80047c2:	7afb      	ldrb	r3, [r7, #11]
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	460b      	mov	r3, r1
 80047d6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80047d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	da0f      	bge.n	8004800 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047e0:	78fb      	ldrb	r3, [r7, #3]
 80047e2:	f003 020f 	and.w	r2, r3, #15
 80047e6:	4613      	mov	r3, r2
 80047e8:	00db      	lsls	r3, r3, #3
 80047ea:	4413      	add	r3, r2
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	3310      	adds	r3, #16
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	4413      	add	r3, r2
 80047f4:	3304      	adds	r3, #4
 80047f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2201      	movs	r2, #1
 80047fc:	705a      	strb	r2, [r3, #1]
 80047fe:	e00f      	b.n	8004820 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004800:	78fb      	ldrb	r3, [r7, #3]
 8004802:	f003 020f 	and.w	r2, r3, #15
 8004806:	4613      	mov	r3, r2
 8004808:	00db      	lsls	r3, r3, #3
 800480a:	4413      	add	r3, r2
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	4413      	add	r3, r2
 8004816:	3304      	adds	r3, #4
 8004818:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004820:	78fb      	ldrb	r3, [r7, #3]
 8004822:	f003 030f 	and.w	r3, r3, #15
 8004826:	b2da      	uxtb	r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004832:	2b01      	cmp	r3, #1
 8004834:	d101      	bne.n	800483a <HAL_PCD_EP_Close+0x6e>
 8004836:	2302      	movs	r3, #2
 8004838:	e00e      	b.n	8004858 <HAL_PCD_EP_Close+0x8c>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2201      	movs	r2, #1
 800483e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	68f9      	ldr	r1, [r7, #12]
 8004848:	4618      	mov	r0, r3
 800484a:	f003 fbfd 	bl	8008048 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b086      	sub	sp, #24
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	607a      	str	r2, [r7, #4]
 800486a:	603b      	str	r3, [r7, #0]
 800486c:	460b      	mov	r3, r1
 800486e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004870:	7afb      	ldrb	r3, [r7, #11]
 8004872:	f003 020f 	and.w	r2, r3, #15
 8004876:	4613      	mov	r3, r2
 8004878:	00db      	lsls	r3, r3, #3
 800487a:	4413      	add	r3, r2
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	4413      	add	r3, r2
 8004886:	3304      	adds	r3, #4
 8004888:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	687a      	ldr	r2, [r7, #4]
 800488e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	683a      	ldr	r2, [r7, #0]
 8004894:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	2200      	movs	r2, #0
 800489a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	2200      	movs	r2, #0
 80048a0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80048a2:	7afb      	ldrb	r3, [r7, #11]
 80048a4:	f003 030f 	and.w	r3, r3, #15
 80048a8:	b2da      	uxtb	r2, r3
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	799b      	ldrb	r3, [r3, #6]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d102      	bne.n	80048bc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6818      	ldr	r0, [r3, #0]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	799b      	ldrb	r3, [r3, #6]
 80048c4:	461a      	mov	r2, r3
 80048c6:	6979      	ldr	r1, [r7, #20]
 80048c8:	f003 fc9a 	bl	8008200 <USB_EPStartXfer>

  return HAL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3718      	adds	r7, #24
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80048d6:	b480      	push	{r7}
 80048d8:	b083      	sub	sp, #12
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
 80048de:	460b      	mov	r3, r1
 80048e0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80048e2:	78fb      	ldrb	r3, [r7, #3]
 80048e4:	f003 020f 	and.w	r2, r3, #15
 80048e8:	6879      	ldr	r1, [r7, #4]
 80048ea:	4613      	mov	r3, r2
 80048ec:	00db      	lsls	r3, r3, #3
 80048ee:	4413      	add	r3, r2
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	440b      	add	r3, r1
 80048f4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80048f8:	681b      	ldr	r3, [r3, #0]
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr

08004906 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004906:	b580      	push	{r7, lr}
 8004908:	b086      	sub	sp, #24
 800490a:	af00      	add	r7, sp, #0
 800490c:	60f8      	str	r0, [r7, #12]
 800490e:	607a      	str	r2, [r7, #4]
 8004910:	603b      	str	r3, [r7, #0]
 8004912:	460b      	mov	r3, r1
 8004914:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004916:	7afb      	ldrb	r3, [r7, #11]
 8004918:	f003 020f 	and.w	r2, r3, #15
 800491c:	4613      	mov	r3, r2
 800491e:	00db      	lsls	r3, r3, #3
 8004920:	4413      	add	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	3310      	adds	r3, #16
 8004926:	68fa      	ldr	r2, [r7, #12]
 8004928:	4413      	add	r3, r2
 800492a:	3304      	adds	r3, #4
 800492c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	683a      	ldr	r2, [r7, #0]
 8004938:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	2200      	movs	r2, #0
 800493e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	2201      	movs	r2, #1
 8004944:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004946:	7afb      	ldrb	r3, [r7, #11]
 8004948:	f003 030f 	and.w	r3, r3, #15
 800494c:	b2da      	uxtb	r2, r3
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	799b      	ldrb	r3, [r3, #6]
 8004956:	2b01      	cmp	r3, #1
 8004958:	d102      	bne.n	8004960 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6818      	ldr	r0, [r3, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	799b      	ldrb	r3, [r3, #6]
 8004968:	461a      	mov	r2, r3
 800496a:	6979      	ldr	r1, [r7, #20]
 800496c:	f003 fc48 	bl	8008200 <USB_EPStartXfer>

  return HAL_OK;
 8004970:	2300      	movs	r3, #0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3718      	adds	r7, #24
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}

0800497a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800497a:	b580      	push	{r7, lr}
 800497c:	b084      	sub	sp, #16
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
 8004982:	460b      	mov	r3, r1
 8004984:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004986:	78fb      	ldrb	r3, [r7, #3]
 8004988:	f003 030f 	and.w	r3, r3, #15
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	7912      	ldrb	r2, [r2, #4]
 8004990:	4293      	cmp	r3, r2
 8004992:	d901      	bls.n	8004998 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e04f      	b.n	8004a38 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004998:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800499c:	2b00      	cmp	r3, #0
 800499e:	da0f      	bge.n	80049c0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049a0:	78fb      	ldrb	r3, [r7, #3]
 80049a2:	f003 020f 	and.w	r2, r3, #15
 80049a6:	4613      	mov	r3, r2
 80049a8:	00db      	lsls	r3, r3, #3
 80049aa:	4413      	add	r3, r2
 80049ac:	009b      	lsls	r3, r3, #2
 80049ae:	3310      	adds	r3, #16
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	4413      	add	r3, r2
 80049b4:	3304      	adds	r3, #4
 80049b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2201      	movs	r2, #1
 80049bc:	705a      	strb	r2, [r3, #1]
 80049be:	e00d      	b.n	80049dc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80049c0:	78fa      	ldrb	r2, [r7, #3]
 80049c2:	4613      	mov	r3, r2
 80049c4:	00db      	lsls	r3, r3, #3
 80049c6:	4413      	add	r3, r2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	4413      	add	r3, r2
 80049d2:	3304      	adds	r3, #4
 80049d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2201      	movs	r2, #1
 80049e0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80049e2:	78fb      	ldrb	r3, [r7, #3]
 80049e4:	f003 030f 	and.w	r3, r3, #15
 80049e8:	b2da      	uxtb	r2, r3
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d101      	bne.n	80049fc <HAL_PCD_EP_SetStall+0x82>
 80049f8:	2302      	movs	r3, #2
 80049fa:	e01d      	b.n	8004a38 <HAL_PCD_EP_SetStall+0xbe>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68f9      	ldr	r1, [r7, #12]
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f003 ffd6 	bl	80089bc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004a10:	78fb      	ldrb	r3, [r7, #3]
 8004a12:	f003 030f 	and.w	r3, r3, #15
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d109      	bne.n	8004a2e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6818      	ldr	r0, [r3, #0]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	7999      	ldrb	r1, [r3, #6]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004a28:	461a      	mov	r2, r3
 8004a2a:	f004 f9c7 	bl	8008dbc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004a36:	2300      	movs	r3, #0
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3710      	adds	r7, #16
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	460b      	mov	r3, r1
 8004a4a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004a4c:	78fb      	ldrb	r3, [r7, #3]
 8004a4e:	f003 030f 	and.w	r3, r3, #15
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	7912      	ldrb	r2, [r2, #4]
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d901      	bls.n	8004a5e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e042      	b.n	8004ae4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004a5e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	da0f      	bge.n	8004a86 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a66:	78fb      	ldrb	r3, [r7, #3]
 8004a68:	f003 020f 	and.w	r2, r3, #15
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	00db      	lsls	r3, r3, #3
 8004a70:	4413      	add	r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	3310      	adds	r3, #16
 8004a76:	687a      	ldr	r2, [r7, #4]
 8004a78:	4413      	add	r3, r2
 8004a7a:	3304      	adds	r3, #4
 8004a7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2201      	movs	r2, #1
 8004a82:	705a      	strb	r2, [r3, #1]
 8004a84:	e00f      	b.n	8004aa6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a86:	78fb      	ldrb	r3, [r7, #3]
 8004a88:	f003 020f 	and.w	r2, r3, #15
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	00db      	lsls	r3, r3, #3
 8004a90:	4413      	add	r3, r2
 8004a92:	009b      	lsls	r3, r3, #2
 8004a94:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	4413      	add	r3, r2
 8004a9c:	3304      	adds	r3, #4
 8004a9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004aac:	78fb      	ldrb	r3, [r7, #3]
 8004aae:	f003 030f 	and.w	r3, r3, #15
 8004ab2:	b2da      	uxtb	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d101      	bne.n	8004ac6 <HAL_PCD_EP_ClrStall+0x86>
 8004ac2:	2302      	movs	r3, #2
 8004ac4:	e00e      	b.n	8004ae4 <HAL_PCD_EP_ClrStall+0xa4>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68f9      	ldr	r1, [r7, #12]
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f003 ffdf 	bl	8008a98 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3710      	adds	r7, #16
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	460b      	mov	r3, r1
 8004af6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004af8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	da0c      	bge.n	8004b1a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b00:	78fb      	ldrb	r3, [r7, #3]
 8004b02:	f003 020f 	and.w	r2, r3, #15
 8004b06:	4613      	mov	r3, r2
 8004b08:	00db      	lsls	r3, r3, #3
 8004b0a:	4413      	add	r3, r2
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	3310      	adds	r3, #16
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	4413      	add	r3, r2
 8004b14:	3304      	adds	r3, #4
 8004b16:	60fb      	str	r3, [r7, #12]
 8004b18:	e00c      	b.n	8004b34 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b1a:	78fb      	ldrb	r3, [r7, #3]
 8004b1c:	f003 020f 	and.w	r2, r3, #15
 8004b20:	4613      	mov	r3, r2
 8004b22:	00db      	lsls	r3, r3, #3
 8004b24:	4413      	add	r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	4413      	add	r3, r2
 8004b30:	3304      	adds	r3, #4
 8004b32:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68f9      	ldr	r1, [r7, #12]
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f003 fdfe 	bl	800873c <USB_EPStopXfer>
 8004b40:	4603      	mov	r3, r0
 8004b42:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004b44:	7afb      	ldrb	r3, [r7, #11]
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b08a      	sub	sp, #40	@ 0x28
 8004b52:	af02      	add	r7, sp, #8
 8004b54:	6078      	str	r0, [r7, #4]
 8004b56:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004b62:	683a      	ldr	r2, [r7, #0]
 8004b64:	4613      	mov	r3, r2
 8004b66:	00db      	lsls	r3, r3, #3
 8004b68:	4413      	add	r3, r2
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	3310      	adds	r3, #16
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	4413      	add	r3, r2
 8004b72:	3304      	adds	r3, #4
 8004b74:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	695a      	ldr	r2, [r3, #20]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d901      	bls.n	8004b86 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e06b      	b.n	8004c5e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	691a      	ldr	r2, [r3, #16]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	695b      	ldr	r3, [r3, #20]
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	69fa      	ldr	r2, [r7, #28]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d902      	bls.n	8004ba2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	3303      	adds	r3, #3
 8004ba6:	089b      	lsrs	r3, r3, #2
 8004ba8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004baa:	e02a      	b.n	8004c02 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	691a      	ldr	r2, [r3, #16]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	695b      	ldr	r3, [r3, #20]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	69fa      	ldr	r2, [r7, #28]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d902      	bls.n	8004bc8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004bc8:	69fb      	ldr	r3, [r7, #28]
 8004bca:	3303      	adds	r3, #3
 8004bcc:	089b      	lsrs	r3, r3, #2
 8004bce:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	68d9      	ldr	r1, [r3, #12]
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	b2da      	uxtb	r2, r3
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004be0:	9300      	str	r3, [sp, #0]
 8004be2:	4603      	mov	r3, r0
 8004be4:	6978      	ldr	r0, [r7, #20]
 8004be6:	f003 fe53 	bl	8008890 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	68da      	ldr	r2, [r3, #12]
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	441a      	add	r2, r3
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	695a      	ldr	r2, [r3, #20]
 8004bfa:	69fb      	ldr	r3, [r7, #28]
 8004bfc:	441a      	add	r2, r3
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	015a      	lsls	r2, r3, #5
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	4413      	add	r3, r2
 8004c0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c0e:	699b      	ldr	r3, [r3, #24]
 8004c10:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004c12:	69ba      	ldr	r2, [r7, #24]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d809      	bhi.n	8004c2c <PCD_WriteEmptyTxFifo+0xde>
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	695a      	ldr	r2, [r3, #20]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d203      	bcs.n	8004c2c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	691b      	ldr	r3, [r3, #16]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d1bf      	bne.n	8004bac <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	691a      	ldr	r2, [r3, #16]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	695b      	ldr	r3, [r3, #20]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d811      	bhi.n	8004c5c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	f003 030f 	and.w	r3, r3, #15
 8004c3e:	2201      	movs	r2, #1
 8004c40:	fa02 f303 	lsl.w	r3, r2, r3
 8004c44:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	43db      	mvns	r3, r3
 8004c52:	6939      	ldr	r1, [r7, #16]
 8004c54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c58:	4013      	ands	r3, r2
 8004c5a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3720      	adds	r7, #32
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
	...

08004c68 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b088      	sub	sp, #32
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	333c      	adds	r3, #60	@ 0x3c
 8004c80:	3304      	adds	r3, #4
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	015a      	lsls	r2, r3, #5
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	4413      	add	r3, r2
 8004c8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	799b      	ldrb	r3, [r3, #6]
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d17b      	bne.n	8004d96 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	f003 0308 	and.w	r3, r3, #8
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d015      	beq.n	8004cd4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	4a61      	ldr	r2, [pc, #388]	@ (8004e30 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	f240 80b9 	bls.w	8004e24 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	f000 80b3 	beq.w	8004e24 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	015a      	lsls	r2, r3, #5
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cca:	461a      	mov	r2, r3
 8004ccc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cd0:	6093      	str	r3, [r2, #8]
 8004cd2:	e0a7      	b.n	8004e24 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	f003 0320 	and.w	r3, r3, #32
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d009      	beq.n	8004cf2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	015a      	lsls	r2, r3, #5
 8004ce2:	69bb      	ldr	r3, [r7, #24]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cea:	461a      	mov	r2, r3
 8004cec:	2320      	movs	r3, #32
 8004cee:	6093      	str	r3, [r2, #8]
 8004cf0:	e098      	b.n	8004e24 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	f040 8093 	bne.w	8004e24 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	4a4b      	ldr	r2, [pc, #300]	@ (8004e30 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d90f      	bls.n	8004d26 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d00a      	beq.n	8004d26 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	015a      	lsls	r2, r3, #5
 8004d14:	69bb      	ldr	r3, [r7, #24]
 8004d16:	4413      	add	r3, r2
 8004d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d22:	6093      	str	r3, [r2, #8]
 8004d24:	e07e      	b.n	8004e24 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004d26:	683a      	ldr	r2, [r7, #0]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	00db      	lsls	r3, r3, #3
 8004d2c:	4413      	add	r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	4413      	add	r3, r2
 8004d38:	3304      	adds	r3, #4
 8004d3a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6a1a      	ldr	r2, [r3, #32]
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	0159      	lsls	r1, r3, #5
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	440b      	add	r3, r1
 8004d48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d4c:	691b      	ldr	r3, [r3, #16]
 8004d4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d52:	1ad2      	subs	r2, r2, r3
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d114      	bne.n	8004d88 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d109      	bne.n	8004d7a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6818      	ldr	r0, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004d70:	461a      	mov	r2, r3
 8004d72:	2101      	movs	r1, #1
 8004d74:	f004 f822 	bl	8008dbc <USB_EP0_OutStart>
 8004d78:	e006      	b.n	8004d88 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	68da      	ldr	r2, [r3, #12]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	695b      	ldr	r3, [r3, #20]
 8004d82:	441a      	add	r2, r3
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f006 fb50 	bl	800b434 <HAL_PCD_DataOutStageCallback>
 8004d94:	e046      	b.n	8004e24 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	4a26      	ldr	r2, [pc, #152]	@ (8004e34 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d124      	bne.n	8004de8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d00a      	beq.n	8004dbe <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	015a      	lsls	r2, r3, #5
 8004dac:	69bb      	ldr	r3, [r7, #24]
 8004dae:	4413      	add	r3, r2
 8004db0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004db4:	461a      	mov	r2, r3
 8004db6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dba:	6093      	str	r3, [r2, #8]
 8004dbc:	e032      	b.n	8004e24 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	f003 0320 	and.w	r3, r3, #32
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d008      	beq.n	8004dda <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	015a      	lsls	r2, r3, #5
 8004dcc:	69bb      	ldr	r3, [r7, #24]
 8004dce:	4413      	add	r3, r2
 8004dd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	2320      	movs	r3, #32
 8004dd8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	4619      	mov	r1, r3
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f006 fb27 	bl	800b434 <HAL_PCD_DataOutStageCallback>
 8004de6:	e01d      	b.n	8004e24 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d114      	bne.n	8004e18 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004dee:	6879      	ldr	r1, [r7, #4]
 8004df0:	683a      	ldr	r2, [r7, #0]
 8004df2:	4613      	mov	r3, r2
 8004df4:	00db      	lsls	r3, r3, #3
 8004df6:	4413      	add	r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	440b      	add	r3, r1
 8004dfc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d108      	bne.n	8004e18 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6818      	ldr	r0, [r3, #0]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e10:	461a      	mov	r2, r3
 8004e12:	2100      	movs	r1, #0
 8004e14:	f003 ffd2 	bl	8008dbc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f006 fb08 	bl	800b434 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3720      	adds	r7, #32
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	4f54300a 	.word	0x4f54300a
 8004e34:	4f54310a 	.word	0x4f54310a

08004e38 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b086      	sub	sp, #24
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	333c      	adds	r3, #60	@ 0x3c
 8004e50:	3304      	adds	r3, #4
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	015a      	lsls	r2, r3, #5
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	4a15      	ldr	r2, [pc, #84]	@ (8004ec0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d90e      	bls.n	8004e8c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d009      	beq.n	8004e8c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	015a      	lsls	r2, r3, #5
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	4413      	add	r3, r2
 8004e80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e84:	461a      	mov	r2, r3
 8004e86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e8a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	f006 fabf 	bl	800b410 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	4a0a      	ldr	r2, [pc, #40]	@ (8004ec0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d90c      	bls.n	8004eb4 <PCD_EP_OutSetupPacket_int+0x7c>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	799b      	ldrb	r3, [r3, #6]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d108      	bne.n	8004eb4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6818      	ldr	r0, [r3, #0]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004eac:	461a      	mov	r2, r3
 8004eae:	2101      	movs	r1, #1
 8004eb0:	f003 ff84 	bl	8008dbc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004eb4:	2300      	movs	r3, #0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3718      	adds	r7, #24
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	4f54300a 	.word	0x4f54300a

08004ec4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b085      	sub	sp, #20
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	460b      	mov	r3, r1
 8004ece:	70fb      	strb	r3, [r7, #3]
 8004ed0:	4613      	mov	r3, r2
 8004ed2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eda:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004edc:	78fb      	ldrb	r3, [r7, #3]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d107      	bne.n	8004ef2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004ee2:	883b      	ldrh	r3, [r7, #0]
 8004ee4:	0419      	lsls	r1, r3, #16
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68ba      	ldr	r2, [r7, #8]
 8004eec:	430a      	orrs	r2, r1
 8004eee:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ef0:	e028      	b.n	8004f44 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ef8:	0c1b      	lsrs	r3, r3, #16
 8004efa:	68ba      	ldr	r2, [r7, #8]
 8004efc:	4413      	add	r3, r2
 8004efe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004f00:	2300      	movs	r3, #0
 8004f02:	73fb      	strb	r3, [r7, #15]
 8004f04:	e00d      	b.n	8004f22 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	7bfb      	ldrb	r3, [r7, #15]
 8004f0c:	3340      	adds	r3, #64	@ 0x40
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	4413      	add	r3, r2
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	0c1b      	lsrs	r3, r3, #16
 8004f16:	68ba      	ldr	r2, [r7, #8]
 8004f18:	4413      	add	r3, r2
 8004f1a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004f1c:	7bfb      	ldrb	r3, [r7, #15]
 8004f1e:	3301      	adds	r3, #1
 8004f20:	73fb      	strb	r3, [r7, #15]
 8004f22:	7bfa      	ldrb	r2, [r7, #15]
 8004f24:	78fb      	ldrb	r3, [r7, #3]
 8004f26:	3b01      	subs	r3, #1
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d3ec      	bcc.n	8004f06 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004f2c:	883b      	ldrh	r3, [r7, #0]
 8004f2e:	0418      	lsls	r0, r3, #16
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6819      	ldr	r1, [r3, #0]
 8004f34:	78fb      	ldrb	r3, [r7, #3]
 8004f36:	3b01      	subs	r3, #1
 8004f38:	68ba      	ldr	r2, [r7, #8]
 8004f3a:	4302      	orrs	r2, r0
 8004f3c:	3340      	adds	r3, #64	@ 0x40
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	440b      	add	r3, r1
 8004f42:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3714      	adds	r7, #20
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr

08004f52 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004f52:	b480      	push	{r7}
 8004f54:	b083      	sub	sp, #12
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
 8004f5a:	460b      	mov	r3, r1
 8004f5c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	887a      	ldrh	r2, [r7, #2]
 8004f64:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004f66:	2300      	movs	r3, #0
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	370c      	adds	r7, #12
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr

08004f74 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b083      	sub	sp, #12
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004f80:	bf00      	nop
 8004f82:	370c      	adds	r7, #12
 8004f84:	46bd      	mov	sp, r7
 8004f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8a:	4770      	bx	lr

08004f8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b086      	sub	sp, #24
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d101      	bne.n	8004f9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e267      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0301 	and.w	r3, r3, #1
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d075      	beq.n	8005096 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004faa:	4b88      	ldr	r3, [pc, #544]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	f003 030c 	and.w	r3, r3, #12
 8004fb2:	2b04      	cmp	r3, #4
 8004fb4:	d00c      	beq.n	8004fd0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004fb6:	4b85      	ldr	r3, [pc, #532]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004fbe:	2b08      	cmp	r3, #8
 8004fc0:	d112      	bne.n	8004fe8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004fc2:	4b82      	ldr	r3, [pc, #520]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fce:	d10b      	bne.n	8004fe8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fd0:	4b7e      	ldr	r3, [pc, #504]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d05b      	beq.n	8005094 <HAL_RCC_OscConfig+0x108>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d157      	bne.n	8005094 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e242      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ff0:	d106      	bne.n	8005000 <HAL_RCC_OscConfig+0x74>
 8004ff2:	4b76      	ldr	r3, [pc, #472]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a75      	ldr	r2, [pc, #468]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8004ff8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ffc:	6013      	str	r3, [r2, #0]
 8004ffe:	e01d      	b.n	800503c <HAL_RCC_OscConfig+0xb0>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005008:	d10c      	bne.n	8005024 <HAL_RCC_OscConfig+0x98>
 800500a:	4b70      	ldr	r3, [pc, #448]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a6f      	ldr	r2, [pc, #444]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8005010:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005014:	6013      	str	r3, [r2, #0]
 8005016:	4b6d      	ldr	r3, [pc, #436]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a6c      	ldr	r2, [pc, #432]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 800501c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005020:	6013      	str	r3, [r2, #0]
 8005022:	e00b      	b.n	800503c <HAL_RCC_OscConfig+0xb0>
 8005024:	4b69      	ldr	r3, [pc, #420]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a68      	ldr	r2, [pc, #416]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 800502a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800502e:	6013      	str	r3, [r2, #0]
 8005030:	4b66      	ldr	r3, [pc, #408]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a65      	ldr	r2, [pc, #404]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8005036:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800503a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d013      	beq.n	800506c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005044:	f7fc f902 	bl	800124c <HAL_GetTick>
 8005048:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800504a:	e008      	b.n	800505e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800504c:	f7fc f8fe 	bl	800124c <HAL_GetTick>
 8005050:	4602      	mov	r2, r0
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	2b64      	cmp	r3, #100	@ 0x64
 8005058:	d901      	bls.n	800505e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e207      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800505e:	4b5b      	ldr	r3, [pc, #364]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d0f0      	beq.n	800504c <HAL_RCC_OscConfig+0xc0>
 800506a:	e014      	b.n	8005096 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800506c:	f7fc f8ee 	bl	800124c <HAL_GetTick>
 8005070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005072:	e008      	b.n	8005086 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005074:	f7fc f8ea 	bl	800124c <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	2b64      	cmp	r3, #100	@ 0x64
 8005080:	d901      	bls.n	8005086 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005082:	2303      	movs	r3, #3
 8005084:	e1f3      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005086:	4b51      	ldr	r3, [pc, #324]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800508e:	2b00      	cmp	r3, #0
 8005090:	d1f0      	bne.n	8005074 <HAL_RCC_OscConfig+0xe8>
 8005092:	e000      	b.n	8005096 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005094:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 0302 	and.w	r3, r3, #2
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d063      	beq.n	800516a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80050a2:	4b4a      	ldr	r3, [pc, #296]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	f003 030c 	and.w	r3, r3, #12
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d00b      	beq.n	80050c6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050ae:	4b47      	ldr	r3, [pc, #284]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80050b6:	2b08      	cmp	r3, #8
 80050b8:	d11c      	bne.n	80050f4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050ba:	4b44      	ldr	r3, [pc, #272]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d116      	bne.n	80050f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050c6:	4b41      	ldr	r3, [pc, #260]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0302 	and.w	r3, r3, #2
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d005      	beq.n	80050de <HAL_RCC_OscConfig+0x152>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	68db      	ldr	r3, [r3, #12]
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d001      	beq.n	80050de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e1c7      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050de:	4b3b      	ldr	r3, [pc, #236]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	691b      	ldr	r3, [r3, #16]
 80050ea:	00db      	lsls	r3, r3, #3
 80050ec:	4937      	ldr	r1, [pc, #220]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 80050ee:	4313      	orrs	r3, r2
 80050f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050f2:	e03a      	b.n	800516a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d020      	beq.n	800513e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050fc:	4b34      	ldr	r3, [pc, #208]	@ (80051d0 <HAL_RCC_OscConfig+0x244>)
 80050fe:	2201      	movs	r2, #1
 8005100:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005102:	f7fc f8a3 	bl	800124c <HAL_GetTick>
 8005106:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005108:	e008      	b.n	800511c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800510a:	f7fc f89f 	bl	800124c <HAL_GetTick>
 800510e:	4602      	mov	r2, r0
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	2b02      	cmp	r3, #2
 8005116:	d901      	bls.n	800511c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005118:	2303      	movs	r3, #3
 800511a:	e1a8      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800511c:	4b2b      	ldr	r3, [pc, #172]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0302 	and.w	r3, r3, #2
 8005124:	2b00      	cmp	r3, #0
 8005126:	d0f0      	beq.n	800510a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005128:	4b28      	ldr	r3, [pc, #160]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	691b      	ldr	r3, [r3, #16]
 8005134:	00db      	lsls	r3, r3, #3
 8005136:	4925      	ldr	r1, [pc, #148]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8005138:	4313      	orrs	r3, r2
 800513a:	600b      	str	r3, [r1, #0]
 800513c:	e015      	b.n	800516a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800513e:	4b24      	ldr	r3, [pc, #144]	@ (80051d0 <HAL_RCC_OscConfig+0x244>)
 8005140:	2200      	movs	r2, #0
 8005142:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005144:	f7fc f882 	bl	800124c <HAL_GetTick>
 8005148:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800514a:	e008      	b.n	800515e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800514c:	f7fc f87e 	bl	800124c <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	2b02      	cmp	r3, #2
 8005158:	d901      	bls.n	800515e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e187      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800515e:	4b1b      	ldr	r3, [pc, #108]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1f0      	bne.n	800514c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0308 	and.w	r3, r3, #8
 8005172:	2b00      	cmp	r3, #0
 8005174:	d036      	beq.n	80051e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	695b      	ldr	r3, [r3, #20]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d016      	beq.n	80051ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800517e:	4b15      	ldr	r3, [pc, #84]	@ (80051d4 <HAL_RCC_OscConfig+0x248>)
 8005180:	2201      	movs	r2, #1
 8005182:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005184:	f7fc f862 	bl	800124c <HAL_GetTick>
 8005188:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800518a:	e008      	b.n	800519e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800518c:	f7fc f85e 	bl	800124c <HAL_GetTick>
 8005190:	4602      	mov	r2, r0
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	2b02      	cmp	r3, #2
 8005198:	d901      	bls.n	800519e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800519a:	2303      	movs	r3, #3
 800519c:	e167      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800519e:	4b0b      	ldr	r3, [pc, #44]	@ (80051cc <HAL_RCC_OscConfig+0x240>)
 80051a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051a2:	f003 0302 	and.w	r3, r3, #2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d0f0      	beq.n	800518c <HAL_RCC_OscConfig+0x200>
 80051aa:	e01b      	b.n	80051e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051ac:	4b09      	ldr	r3, [pc, #36]	@ (80051d4 <HAL_RCC_OscConfig+0x248>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051b2:	f7fc f84b 	bl	800124c <HAL_GetTick>
 80051b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051b8:	e00e      	b.n	80051d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051ba:	f7fc f847 	bl	800124c <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d907      	bls.n	80051d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80051c8:	2303      	movs	r3, #3
 80051ca:	e150      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
 80051cc:	40023800 	.word	0x40023800
 80051d0:	42470000 	.word	0x42470000
 80051d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051d8:	4b88      	ldr	r3, [pc, #544]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 80051da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051dc:	f003 0302 	and.w	r3, r3, #2
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d1ea      	bne.n	80051ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0304 	and.w	r3, r3, #4
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	f000 8097 	beq.w	8005320 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051f2:	2300      	movs	r3, #0
 80051f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051f6:	4b81      	ldr	r3, [pc, #516]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 80051f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d10f      	bne.n	8005222 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005202:	2300      	movs	r3, #0
 8005204:	60bb      	str	r3, [r7, #8]
 8005206:	4b7d      	ldr	r3, [pc, #500]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 8005208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800520a:	4a7c      	ldr	r2, [pc, #496]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 800520c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005210:	6413      	str	r3, [r2, #64]	@ 0x40
 8005212:	4b7a      	ldr	r3, [pc, #488]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 8005214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005216:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800521a:	60bb      	str	r3, [r7, #8]
 800521c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800521e:	2301      	movs	r3, #1
 8005220:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005222:	4b77      	ldr	r3, [pc, #476]	@ (8005400 <HAL_RCC_OscConfig+0x474>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800522a:	2b00      	cmp	r3, #0
 800522c:	d118      	bne.n	8005260 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800522e:	4b74      	ldr	r3, [pc, #464]	@ (8005400 <HAL_RCC_OscConfig+0x474>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a73      	ldr	r2, [pc, #460]	@ (8005400 <HAL_RCC_OscConfig+0x474>)
 8005234:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005238:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800523a:	f7fc f807 	bl	800124c <HAL_GetTick>
 800523e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005240:	e008      	b.n	8005254 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005242:	f7fc f803 	bl	800124c <HAL_GetTick>
 8005246:	4602      	mov	r2, r0
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	2b02      	cmp	r3, #2
 800524e:	d901      	bls.n	8005254 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e10c      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005254:	4b6a      	ldr	r3, [pc, #424]	@ (8005400 <HAL_RCC_OscConfig+0x474>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800525c:	2b00      	cmp	r3, #0
 800525e:	d0f0      	beq.n	8005242 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d106      	bne.n	8005276 <HAL_RCC_OscConfig+0x2ea>
 8005268:	4b64      	ldr	r3, [pc, #400]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 800526a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800526c:	4a63      	ldr	r2, [pc, #396]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 800526e:	f043 0301 	orr.w	r3, r3, #1
 8005272:	6713      	str	r3, [r2, #112]	@ 0x70
 8005274:	e01c      	b.n	80052b0 <HAL_RCC_OscConfig+0x324>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	2b05      	cmp	r3, #5
 800527c:	d10c      	bne.n	8005298 <HAL_RCC_OscConfig+0x30c>
 800527e:	4b5f      	ldr	r3, [pc, #380]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 8005280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005282:	4a5e      	ldr	r2, [pc, #376]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 8005284:	f043 0304 	orr.w	r3, r3, #4
 8005288:	6713      	str	r3, [r2, #112]	@ 0x70
 800528a:	4b5c      	ldr	r3, [pc, #368]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 800528c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800528e:	4a5b      	ldr	r2, [pc, #364]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 8005290:	f043 0301 	orr.w	r3, r3, #1
 8005294:	6713      	str	r3, [r2, #112]	@ 0x70
 8005296:	e00b      	b.n	80052b0 <HAL_RCC_OscConfig+0x324>
 8005298:	4b58      	ldr	r3, [pc, #352]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 800529a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800529c:	4a57      	ldr	r2, [pc, #348]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 800529e:	f023 0301 	bic.w	r3, r3, #1
 80052a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80052a4:	4b55      	ldr	r3, [pc, #340]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 80052a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052a8:	4a54      	ldr	r2, [pc, #336]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 80052aa:	f023 0304 	bic.w	r3, r3, #4
 80052ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d015      	beq.n	80052e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052b8:	f7fb ffc8 	bl	800124c <HAL_GetTick>
 80052bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052be:	e00a      	b.n	80052d6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052c0:	f7fb ffc4 	bl	800124c <HAL_GetTick>
 80052c4:	4602      	mov	r2, r0
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d901      	bls.n	80052d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80052d2:	2303      	movs	r3, #3
 80052d4:	e0cb      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052d6:	4b49      	ldr	r3, [pc, #292]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 80052d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052da:	f003 0302 	and.w	r3, r3, #2
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d0ee      	beq.n	80052c0 <HAL_RCC_OscConfig+0x334>
 80052e2:	e014      	b.n	800530e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052e4:	f7fb ffb2 	bl	800124c <HAL_GetTick>
 80052e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052ea:	e00a      	b.n	8005302 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052ec:	f7fb ffae 	bl	800124c <HAL_GetTick>
 80052f0:	4602      	mov	r2, r0
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d901      	bls.n	8005302 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e0b5      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005302:	4b3e      	ldr	r3, [pc, #248]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 8005304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1ee      	bne.n	80052ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800530e:	7dfb      	ldrb	r3, [r7, #23]
 8005310:	2b01      	cmp	r3, #1
 8005312:	d105      	bne.n	8005320 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005314:	4b39      	ldr	r3, [pc, #228]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 8005316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005318:	4a38      	ldr	r2, [pc, #224]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 800531a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800531e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	699b      	ldr	r3, [r3, #24]
 8005324:	2b00      	cmp	r3, #0
 8005326:	f000 80a1 	beq.w	800546c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800532a:	4b34      	ldr	r3, [pc, #208]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f003 030c 	and.w	r3, r3, #12
 8005332:	2b08      	cmp	r3, #8
 8005334:	d05c      	beq.n	80053f0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	2b02      	cmp	r3, #2
 800533c:	d141      	bne.n	80053c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800533e:	4b31      	ldr	r3, [pc, #196]	@ (8005404 <HAL_RCC_OscConfig+0x478>)
 8005340:	2200      	movs	r2, #0
 8005342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005344:	f7fb ff82 	bl	800124c <HAL_GetTick>
 8005348:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800534a:	e008      	b.n	800535e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800534c:	f7fb ff7e 	bl	800124c <HAL_GetTick>
 8005350:	4602      	mov	r2, r0
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	1ad3      	subs	r3, r2, r3
 8005356:	2b02      	cmp	r3, #2
 8005358:	d901      	bls.n	800535e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e087      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800535e:	4b27      	ldr	r3, [pc, #156]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1f0      	bne.n	800534c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	69da      	ldr	r2, [r3, #28]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a1b      	ldr	r3, [r3, #32]
 8005372:	431a      	orrs	r2, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005378:	019b      	lsls	r3, r3, #6
 800537a:	431a      	orrs	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005380:	085b      	lsrs	r3, r3, #1
 8005382:	3b01      	subs	r3, #1
 8005384:	041b      	lsls	r3, r3, #16
 8005386:	431a      	orrs	r2, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800538c:	061b      	lsls	r3, r3, #24
 800538e:	491b      	ldr	r1, [pc, #108]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 8005390:	4313      	orrs	r3, r2
 8005392:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005394:	4b1b      	ldr	r3, [pc, #108]	@ (8005404 <HAL_RCC_OscConfig+0x478>)
 8005396:	2201      	movs	r2, #1
 8005398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800539a:	f7fb ff57 	bl	800124c <HAL_GetTick>
 800539e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053a0:	e008      	b.n	80053b4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053a2:	f7fb ff53 	bl	800124c <HAL_GetTick>
 80053a6:	4602      	mov	r2, r0
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	1ad3      	subs	r3, r2, r3
 80053ac:	2b02      	cmp	r3, #2
 80053ae:	d901      	bls.n	80053b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80053b0:	2303      	movs	r3, #3
 80053b2:	e05c      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053b4:	4b11      	ldr	r3, [pc, #68]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d0f0      	beq.n	80053a2 <HAL_RCC_OscConfig+0x416>
 80053c0:	e054      	b.n	800546c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053c2:	4b10      	ldr	r3, [pc, #64]	@ (8005404 <HAL_RCC_OscConfig+0x478>)
 80053c4:	2200      	movs	r2, #0
 80053c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053c8:	f7fb ff40 	bl	800124c <HAL_GetTick>
 80053cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ce:	e008      	b.n	80053e2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053d0:	f7fb ff3c 	bl	800124c <HAL_GetTick>
 80053d4:	4602      	mov	r2, r0
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	1ad3      	subs	r3, r2, r3
 80053da:	2b02      	cmp	r3, #2
 80053dc:	d901      	bls.n	80053e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80053de:	2303      	movs	r3, #3
 80053e0:	e045      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053e2:	4b06      	ldr	r3, [pc, #24]	@ (80053fc <HAL_RCC_OscConfig+0x470>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d1f0      	bne.n	80053d0 <HAL_RCC_OscConfig+0x444>
 80053ee:	e03d      	b.n	800546c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	699b      	ldr	r3, [r3, #24]
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d107      	bne.n	8005408 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e038      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
 80053fc:	40023800 	.word	0x40023800
 8005400:	40007000 	.word	0x40007000
 8005404:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005408:	4b1b      	ldr	r3, [pc, #108]	@ (8005478 <HAL_RCC_OscConfig+0x4ec>)
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	699b      	ldr	r3, [r3, #24]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d028      	beq.n	8005468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005420:	429a      	cmp	r2, r3
 8005422:	d121      	bne.n	8005468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800542e:	429a      	cmp	r2, r3
 8005430:	d11a      	bne.n	8005468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005438:	4013      	ands	r3, r2
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800543e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005440:	4293      	cmp	r3, r2
 8005442:	d111      	bne.n	8005468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800544e:	085b      	lsrs	r3, r3, #1
 8005450:	3b01      	subs	r3, #1
 8005452:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005454:	429a      	cmp	r2, r3
 8005456:	d107      	bne.n	8005468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005462:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005464:	429a      	cmp	r2, r3
 8005466:	d001      	beq.n	800546c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e000      	b.n	800546e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	3718      	adds	r7, #24
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
 8005476:	bf00      	nop
 8005478:	40023800 	.word	0x40023800

0800547c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d101      	bne.n	8005490 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	e0cc      	b.n	800562a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005490:	4b68      	ldr	r3, [pc, #416]	@ (8005634 <HAL_RCC_ClockConfig+0x1b8>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 0307 	and.w	r3, r3, #7
 8005498:	683a      	ldr	r2, [r7, #0]
 800549a:	429a      	cmp	r2, r3
 800549c:	d90c      	bls.n	80054b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800549e:	4b65      	ldr	r3, [pc, #404]	@ (8005634 <HAL_RCC_ClockConfig+0x1b8>)
 80054a0:	683a      	ldr	r2, [r7, #0]
 80054a2:	b2d2      	uxtb	r2, r2
 80054a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054a6:	4b63      	ldr	r3, [pc, #396]	@ (8005634 <HAL_RCC_ClockConfig+0x1b8>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0307 	and.w	r3, r3, #7
 80054ae:	683a      	ldr	r2, [r7, #0]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d001      	beq.n	80054b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e0b8      	b.n	800562a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0302 	and.w	r3, r3, #2
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d020      	beq.n	8005506 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 0304 	and.w	r3, r3, #4
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d005      	beq.n	80054dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80054d0:	4b59      	ldr	r3, [pc, #356]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	4a58      	ldr	r2, [pc, #352]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 80054d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80054da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 0308 	and.w	r3, r3, #8
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d005      	beq.n	80054f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054e8:	4b53      	ldr	r3, [pc, #332]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	4a52      	ldr	r2, [pc, #328]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 80054ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80054f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054f4:	4b50      	ldr	r3, [pc, #320]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	494d      	ldr	r1, [pc, #308]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 8005502:	4313      	orrs	r3, r2
 8005504:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0301 	and.w	r3, r3, #1
 800550e:	2b00      	cmp	r3, #0
 8005510:	d044      	beq.n	800559c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	2b01      	cmp	r3, #1
 8005518:	d107      	bne.n	800552a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800551a:	4b47      	ldr	r3, [pc, #284]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005522:	2b00      	cmp	r3, #0
 8005524:	d119      	bne.n	800555a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e07f      	b.n	800562a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	2b02      	cmp	r3, #2
 8005530:	d003      	beq.n	800553a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005536:	2b03      	cmp	r3, #3
 8005538:	d107      	bne.n	800554a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800553a:	4b3f      	ldr	r3, [pc, #252]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d109      	bne.n	800555a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e06f      	b.n	800562a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800554a:	4b3b      	ldr	r3, [pc, #236]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 0302 	and.w	r3, r3, #2
 8005552:	2b00      	cmp	r3, #0
 8005554:	d101      	bne.n	800555a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e067      	b.n	800562a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800555a:	4b37      	ldr	r3, [pc, #220]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	f023 0203 	bic.w	r2, r3, #3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	4934      	ldr	r1, [pc, #208]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 8005568:	4313      	orrs	r3, r2
 800556a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800556c:	f7fb fe6e 	bl	800124c <HAL_GetTick>
 8005570:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005572:	e00a      	b.n	800558a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005574:	f7fb fe6a 	bl	800124c <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005582:	4293      	cmp	r3, r2
 8005584:	d901      	bls.n	800558a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005586:	2303      	movs	r3, #3
 8005588:	e04f      	b.n	800562a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800558a:	4b2b      	ldr	r3, [pc, #172]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	f003 020c 	and.w	r2, r3, #12
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	429a      	cmp	r2, r3
 800559a:	d1eb      	bne.n	8005574 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800559c:	4b25      	ldr	r3, [pc, #148]	@ (8005634 <HAL_RCC_ClockConfig+0x1b8>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0307 	and.w	r3, r3, #7
 80055a4:	683a      	ldr	r2, [r7, #0]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d20c      	bcs.n	80055c4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055aa:	4b22      	ldr	r3, [pc, #136]	@ (8005634 <HAL_RCC_ClockConfig+0x1b8>)
 80055ac:	683a      	ldr	r2, [r7, #0]
 80055ae:	b2d2      	uxtb	r2, r2
 80055b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055b2:	4b20      	ldr	r3, [pc, #128]	@ (8005634 <HAL_RCC_ClockConfig+0x1b8>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f003 0307 	and.w	r3, r3, #7
 80055ba:	683a      	ldr	r2, [r7, #0]
 80055bc:	429a      	cmp	r2, r3
 80055be:	d001      	beq.n	80055c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e032      	b.n	800562a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 0304 	and.w	r3, r3, #4
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d008      	beq.n	80055e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055d0:	4b19      	ldr	r3, [pc, #100]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	4916      	ldr	r1, [pc, #88]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 80055de:	4313      	orrs	r3, r2
 80055e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f003 0308 	and.w	r3, r3, #8
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d009      	beq.n	8005602 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055ee:	4b12      	ldr	r3, [pc, #72]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	00db      	lsls	r3, r3, #3
 80055fc:	490e      	ldr	r1, [pc, #56]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 80055fe:	4313      	orrs	r3, r2
 8005600:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005602:	f000 f821 	bl	8005648 <HAL_RCC_GetSysClockFreq>
 8005606:	4602      	mov	r2, r0
 8005608:	4b0b      	ldr	r3, [pc, #44]	@ (8005638 <HAL_RCC_ClockConfig+0x1bc>)
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	091b      	lsrs	r3, r3, #4
 800560e:	f003 030f 	and.w	r3, r3, #15
 8005612:	490a      	ldr	r1, [pc, #40]	@ (800563c <HAL_RCC_ClockConfig+0x1c0>)
 8005614:	5ccb      	ldrb	r3, [r1, r3]
 8005616:	fa22 f303 	lsr.w	r3, r2, r3
 800561a:	4a09      	ldr	r2, [pc, #36]	@ (8005640 <HAL_RCC_ClockConfig+0x1c4>)
 800561c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800561e:	4b09      	ldr	r3, [pc, #36]	@ (8005644 <HAL_RCC_ClockConfig+0x1c8>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4618      	mov	r0, r3
 8005624:	f7fb fdce 	bl	80011c4 <HAL_InitTick>

  return HAL_OK;
 8005628:	2300      	movs	r3, #0
}
 800562a:	4618      	mov	r0, r3
 800562c:	3710      	adds	r7, #16
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	40023c00 	.word	0x40023c00
 8005638:	40023800 	.word	0x40023800
 800563c:	0800ba48 	.word	0x0800ba48
 8005640:	20000000 	.word	0x20000000
 8005644:	20000004 	.word	0x20000004

08005648 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005648:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800564c:	b090      	sub	sp, #64	@ 0x40
 800564e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005650:	2300      	movs	r3, #0
 8005652:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005654:	2300      	movs	r3, #0
 8005656:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005658:	2300      	movs	r3, #0
 800565a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800565c:	2300      	movs	r3, #0
 800565e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005660:	4b59      	ldr	r3, [pc, #356]	@ (80057c8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f003 030c 	and.w	r3, r3, #12
 8005668:	2b08      	cmp	r3, #8
 800566a:	d00d      	beq.n	8005688 <HAL_RCC_GetSysClockFreq+0x40>
 800566c:	2b08      	cmp	r3, #8
 800566e:	f200 80a1 	bhi.w	80057b4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005672:	2b00      	cmp	r3, #0
 8005674:	d002      	beq.n	800567c <HAL_RCC_GetSysClockFreq+0x34>
 8005676:	2b04      	cmp	r3, #4
 8005678:	d003      	beq.n	8005682 <HAL_RCC_GetSysClockFreq+0x3a>
 800567a:	e09b      	b.n	80057b4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800567c:	4b53      	ldr	r3, [pc, #332]	@ (80057cc <HAL_RCC_GetSysClockFreq+0x184>)
 800567e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005680:	e09b      	b.n	80057ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005682:	4b53      	ldr	r3, [pc, #332]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005684:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005686:	e098      	b.n	80057ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005688:	4b4f      	ldr	r3, [pc, #316]	@ (80057c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005690:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005692:	4b4d      	ldr	r3, [pc, #308]	@ (80057c8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d028      	beq.n	80056f0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800569e:	4b4a      	ldr	r3, [pc, #296]	@ (80057c8 <HAL_RCC_GetSysClockFreq+0x180>)
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	099b      	lsrs	r3, r3, #6
 80056a4:	2200      	movs	r2, #0
 80056a6:	623b      	str	r3, [r7, #32]
 80056a8:	627a      	str	r2, [r7, #36]	@ 0x24
 80056aa:	6a3b      	ldr	r3, [r7, #32]
 80056ac:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80056b0:	2100      	movs	r1, #0
 80056b2:	4b47      	ldr	r3, [pc, #284]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0x188>)
 80056b4:	fb03 f201 	mul.w	r2, r3, r1
 80056b8:	2300      	movs	r3, #0
 80056ba:	fb00 f303 	mul.w	r3, r0, r3
 80056be:	4413      	add	r3, r2
 80056c0:	4a43      	ldr	r2, [pc, #268]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0x188>)
 80056c2:	fba0 1202 	umull	r1, r2, r0, r2
 80056c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056c8:	460a      	mov	r2, r1
 80056ca:	62ba      	str	r2, [r7, #40]	@ 0x28
 80056cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056ce:	4413      	add	r3, r2
 80056d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056d4:	2200      	movs	r2, #0
 80056d6:	61bb      	str	r3, [r7, #24]
 80056d8:	61fa      	str	r2, [r7, #28]
 80056da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056de:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80056e2:	f7fa fd71 	bl	80001c8 <__aeabi_uldivmod>
 80056e6:	4602      	mov	r2, r0
 80056e8:	460b      	mov	r3, r1
 80056ea:	4613      	mov	r3, r2
 80056ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056ee:	e053      	b.n	8005798 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056f0:	4b35      	ldr	r3, [pc, #212]	@ (80057c8 <HAL_RCC_GetSysClockFreq+0x180>)
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	099b      	lsrs	r3, r3, #6
 80056f6:	2200      	movs	r2, #0
 80056f8:	613b      	str	r3, [r7, #16]
 80056fa:	617a      	str	r2, [r7, #20]
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005702:	f04f 0b00 	mov.w	fp, #0
 8005706:	4652      	mov	r2, sl
 8005708:	465b      	mov	r3, fp
 800570a:	f04f 0000 	mov.w	r0, #0
 800570e:	f04f 0100 	mov.w	r1, #0
 8005712:	0159      	lsls	r1, r3, #5
 8005714:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005718:	0150      	lsls	r0, r2, #5
 800571a:	4602      	mov	r2, r0
 800571c:	460b      	mov	r3, r1
 800571e:	ebb2 080a 	subs.w	r8, r2, sl
 8005722:	eb63 090b 	sbc.w	r9, r3, fp
 8005726:	f04f 0200 	mov.w	r2, #0
 800572a:	f04f 0300 	mov.w	r3, #0
 800572e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005732:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005736:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800573a:	ebb2 0408 	subs.w	r4, r2, r8
 800573e:	eb63 0509 	sbc.w	r5, r3, r9
 8005742:	f04f 0200 	mov.w	r2, #0
 8005746:	f04f 0300 	mov.w	r3, #0
 800574a:	00eb      	lsls	r3, r5, #3
 800574c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005750:	00e2      	lsls	r2, r4, #3
 8005752:	4614      	mov	r4, r2
 8005754:	461d      	mov	r5, r3
 8005756:	eb14 030a 	adds.w	r3, r4, sl
 800575a:	603b      	str	r3, [r7, #0]
 800575c:	eb45 030b 	adc.w	r3, r5, fp
 8005760:	607b      	str	r3, [r7, #4]
 8005762:	f04f 0200 	mov.w	r2, #0
 8005766:	f04f 0300 	mov.w	r3, #0
 800576a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800576e:	4629      	mov	r1, r5
 8005770:	028b      	lsls	r3, r1, #10
 8005772:	4621      	mov	r1, r4
 8005774:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005778:	4621      	mov	r1, r4
 800577a:	028a      	lsls	r2, r1, #10
 800577c:	4610      	mov	r0, r2
 800577e:	4619      	mov	r1, r3
 8005780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005782:	2200      	movs	r2, #0
 8005784:	60bb      	str	r3, [r7, #8]
 8005786:	60fa      	str	r2, [r7, #12]
 8005788:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800578c:	f7fa fd1c 	bl	80001c8 <__aeabi_uldivmod>
 8005790:	4602      	mov	r2, r0
 8005792:	460b      	mov	r3, r1
 8005794:	4613      	mov	r3, r2
 8005796:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005798:	4b0b      	ldr	r3, [pc, #44]	@ (80057c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	0c1b      	lsrs	r3, r3, #16
 800579e:	f003 0303 	and.w	r3, r3, #3
 80057a2:	3301      	adds	r3, #1
 80057a4:	005b      	lsls	r3, r3, #1
 80057a6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80057a8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80057aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80057b0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80057b2:	e002      	b.n	80057ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80057b4:	4b05      	ldr	r3, [pc, #20]	@ (80057cc <HAL_RCC_GetSysClockFreq+0x184>)
 80057b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80057b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3740      	adds	r7, #64	@ 0x40
 80057c0:	46bd      	mov	sp, r7
 80057c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057c6:	bf00      	nop
 80057c8:	40023800 	.word	0x40023800
 80057cc:	00f42400 	.word	0x00f42400
 80057d0:	00b71b00 	.word	0x00b71b00

080057d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057d4:	b480      	push	{r7}
 80057d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057d8:	4b03      	ldr	r3, [pc, #12]	@ (80057e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80057da:	681b      	ldr	r3, [r3, #0]
}
 80057dc:	4618      	mov	r0, r3
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	20000000 	.word	0x20000000

080057ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80057f0:	f7ff fff0 	bl	80057d4 <HAL_RCC_GetHCLKFreq>
 80057f4:	4602      	mov	r2, r0
 80057f6:	4b05      	ldr	r3, [pc, #20]	@ (800580c <HAL_RCC_GetPCLK1Freq+0x20>)
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	0a9b      	lsrs	r3, r3, #10
 80057fc:	f003 0307 	and.w	r3, r3, #7
 8005800:	4903      	ldr	r1, [pc, #12]	@ (8005810 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005802:	5ccb      	ldrb	r3, [r1, r3]
 8005804:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005808:	4618      	mov	r0, r3
 800580a:	bd80      	pop	{r7, pc}
 800580c:	40023800 	.word	0x40023800
 8005810:	0800ba58 	.word	0x0800ba58

08005814 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005818:	f7ff ffdc 	bl	80057d4 <HAL_RCC_GetHCLKFreq>
 800581c:	4602      	mov	r2, r0
 800581e:	4b05      	ldr	r3, [pc, #20]	@ (8005834 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	0b5b      	lsrs	r3, r3, #13
 8005824:	f003 0307 	and.w	r3, r3, #7
 8005828:	4903      	ldr	r1, [pc, #12]	@ (8005838 <HAL_RCC_GetPCLK2Freq+0x24>)
 800582a:	5ccb      	ldrb	r3, [r1, r3]
 800582c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005830:	4618      	mov	r0, r3
 8005832:	bd80      	pop	{r7, pc}
 8005834:	40023800 	.word	0x40023800
 8005838:	0800ba58 	.word	0x0800ba58

0800583c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b082      	sub	sp, #8
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d101      	bne.n	800584e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e07b      	b.n	8005946 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005852:	2b00      	cmp	r3, #0
 8005854:	d108      	bne.n	8005868 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800585e:	d009      	beq.n	8005874 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	61da      	str	r2, [r3, #28]
 8005866:	e005      	b.n	8005874 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2200      	movs	r2, #0
 800586c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005880:	b2db      	uxtb	r3, r3
 8005882:	2b00      	cmp	r3, #0
 8005884:	d106      	bne.n	8005894 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f7fb f9f4 	bl	8000c7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2202      	movs	r2, #2
 8005898:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80058bc:	431a      	orrs	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058c6:	431a      	orrs	r2, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	691b      	ldr	r3, [r3, #16]
 80058cc:	f003 0302 	and.w	r3, r3, #2
 80058d0:	431a      	orrs	r2, r3
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	695b      	ldr	r3, [r3, #20]
 80058d6:	f003 0301 	and.w	r3, r3, #1
 80058da:	431a      	orrs	r2, r3
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	699b      	ldr	r3, [r3, #24]
 80058e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058e4:	431a      	orrs	r2, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	69db      	ldr	r3, [r3, #28]
 80058ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058ee:	431a      	orrs	r2, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6a1b      	ldr	r3, [r3, #32]
 80058f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058f8:	ea42 0103 	orr.w	r1, r2, r3
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005900:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	430a      	orrs	r2, r1
 800590a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	699b      	ldr	r3, [r3, #24]
 8005910:	0c1b      	lsrs	r3, r3, #16
 8005912:	f003 0104 	and.w	r1, r3, #4
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800591a:	f003 0210 	and.w	r2, r3, #16
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	430a      	orrs	r2, r1
 8005924:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	69da      	ldr	r2, [r3, #28]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005934:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005944:	2300      	movs	r3, #0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3708      	adds	r7, #8
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}

0800594e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800594e:	b580      	push	{r7, lr}
 8005950:	b082      	sub	sp, #8
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d101      	bne.n	8005960 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e041      	b.n	80059e4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005966:	b2db      	uxtb	r3, r3
 8005968:	2b00      	cmp	r3, #0
 800596a:	d106      	bne.n	800597a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f7fb f9c9 	bl	8000d0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2202      	movs	r2, #2
 800597e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	3304      	adds	r3, #4
 800598a:	4619      	mov	r1, r3
 800598c:	4610      	mov	r0, r2
 800598e:	f000 fa11 	bl	8005db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2201      	movs	r2, #1
 8005996:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2201      	movs	r2, #1
 80059a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2201      	movs	r2, #1
 80059b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2201      	movs	r2, #1
 80059be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2201      	movs	r2, #1
 80059c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2201      	movs	r2, #1
 80059d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2201      	movs	r2, #1
 80059de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059e2:	2300      	movs	r3, #0
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3708      	adds	r7, #8
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}

080059ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b082      	sub	sp, #8
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e041      	b.n	8005a82 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d106      	bne.n	8005a18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 f839 	bl	8005a8a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2202      	movs	r2, #2
 8005a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	3304      	adds	r3, #4
 8005a28:	4619      	mov	r1, r3
 8005a2a:	4610      	mov	r0, r2
 8005a2c:	f000 f9c2 	bl	8005db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3708      	adds	r7, #8
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}

08005a8a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005a8a:	b480      	push	{r7}
 8005a8c:	b083      	sub	sp, #12
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005a92:	bf00      	nop
 8005a94:	370c      	adds	r7, #12
 8005a96:	46bd      	mov	sp, r7
 8005a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9c:	4770      	bx	lr
	...

08005aa0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b086      	sub	sp, #24
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	60f8      	str	r0, [r7, #12]
 8005aa8:	60b9      	str	r1, [r7, #8]
 8005aaa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005aac:	2300      	movs	r3, #0
 8005aae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d101      	bne.n	8005abe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005aba:	2302      	movs	r3, #2
 8005abc:	e0ae      	b.n	8005c1c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2b0c      	cmp	r3, #12
 8005aca:	f200 809f 	bhi.w	8005c0c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005ace:	a201      	add	r2, pc, #4	@ (adr r2, 8005ad4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ad4:	08005b09 	.word	0x08005b09
 8005ad8:	08005c0d 	.word	0x08005c0d
 8005adc:	08005c0d 	.word	0x08005c0d
 8005ae0:	08005c0d 	.word	0x08005c0d
 8005ae4:	08005b49 	.word	0x08005b49
 8005ae8:	08005c0d 	.word	0x08005c0d
 8005aec:	08005c0d 	.word	0x08005c0d
 8005af0:	08005c0d 	.word	0x08005c0d
 8005af4:	08005b8b 	.word	0x08005b8b
 8005af8:	08005c0d 	.word	0x08005c0d
 8005afc:	08005c0d 	.word	0x08005c0d
 8005b00:	08005c0d 	.word	0x08005c0d
 8005b04:	08005bcb 	.word	0x08005bcb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68b9      	ldr	r1, [r7, #8]
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f000 f9fc 	bl	8005f0c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	699a      	ldr	r2, [r3, #24]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f042 0208 	orr.w	r2, r2, #8
 8005b22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	699a      	ldr	r2, [r3, #24]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f022 0204 	bic.w	r2, r2, #4
 8005b32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	6999      	ldr	r1, [r3, #24]
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	691a      	ldr	r2, [r3, #16]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	430a      	orrs	r2, r1
 8005b44:	619a      	str	r2, [r3, #24]
      break;
 8005b46:	e064      	b.n	8005c12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68b9      	ldr	r1, [r7, #8]
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f000 fa4c 	bl	8005fec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	699a      	ldr	r2, [r3, #24]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	699a      	ldr	r2, [r3, #24]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	6999      	ldr	r1, [r3, #24]
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	021a      	lsls	r2, r3, #8
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	430a      	orrs	r2, r1
 8005b86:	619a      	str	r2, [r3, #24]
      break;
 8005b88:	e043      	b.n	8005c12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	68b9      	ldr	r1, [r7, #8]
 8005b90:	4618      	mov	r0, r3
 8005b92:	f000 faa1 	bl	80060d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	69da      	ldr	r2, [r3, #28]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f042 0208 	orr.w	r2, r2, #8
 8005ba4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	69da      	ldr	r2, [r3, #28]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f022 0204 	bic.w	r2, r2, #4
 8005bb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	69d9      	ldr	r1, [r3, #28]
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	691a      	ldr	r2, [r3, #16]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	430a      	orrs	r2, r1
 8005bc6:	61da      	str	r2, [r3, #28]
      break;
 8005bc8:	e023      	b.n	8005c12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68b9      	ldr	r1, [r7, #8]
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f000 faf5 	bl	80061c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	69da      	ldr	r2, [r3, #28]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005be4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	69da      	ldr	r2, [r3, #28]
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	69d9      	ldr	r1, [r3, #28]
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	691b      	ldr	r3, [r3, #16]
 8005c00:	021a      	lsls	r2, r3, #8
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	430a      	orrs	r2, r1
 8005c08:	61da      	str	r2, [r3, #28]
      break;
 8005c0a:	e002      	b.n	8005c12 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	75fb      	strb	r3, [r7, #23]
      break;
 8005c10:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2200      	movs	r2, #0
 8005c16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3718      	adds	r7, #24
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b084      	sub	sp, #16
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d101      	bne.n	8005c40 <HAL_TIM_ConfigClockSource+0x1c>
 8005c3c:	2302      	movs	r3, #2
 8005c3e:	e0b4      	b.n	8005daa <HAL_TIM_ConfigClockSource+0x186>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2202      	movs	r2, #2
 8005c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005c5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	68ba      	ldr	r2, [r7, #8]
 8005c6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c78:	d03e      	beq.n	8005cf8 <HAL_TIM_ConfigClockSource+0xd4>
 8005c7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c7e:	f200 8087 	bhi.w	8005d90 <HAL_TIM_ConfigClockSource+0x16c>
 8005c82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c86:	f000 8086 	beq.w	8005d96 <HAL_TIM_ConfigClockSource+0x172>
 8005c8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c8e:	d87f      	bhi.n	8005d90 <HAL_TIM_ConfigClockSource+0x16c>
 8005c90:	2b70      	cmp	r3, #112	@ 0x70
 8005c92:	d01a      	beq.n	8005cca <HAL_TIM_ConfigClockSource+0xa6>
 8005c94:	2b70      	cmp	r3, #112	@ 0x70
 8005c96:	d87b      	bhi.n	8005d90 <HAL_TIM_ConfigClockSource+0x16c>
 8005c98:	2b60      	cmp	r3, #96	@ 0x60
 8005c9a:	d050      	beq.n	8005d3e <HAL_TIM_ConfigClockSource+0x11a>
 8005c9c:	2b60      	cmp	r3, #96	@ 0x60
 8005c9e:	d877      	bhi.n	8005d90 <HAL_TIM_ConfigClockSource+0x16c>
 8005ca0:	2b50      	cmp	r3, #80	@ 0x50
 8005ca2:	d03c      	beq.n	8005d1e <HAL_TIM_ConfigClockSource+0xfa>
 8005ca4:	2b50      	cmp	r3, #80	@ 0x50
 8005ca6:	d873      	bhi.n	8005d90 <HAL_TIM_ConfigClockSource+0x16c>
 8005ca8:	2b40      	cmp	r3, #64	@ 0x40
 8005caa:	d058      	beq.n	8005d5e <HAL_TIM_ConfigClockSource+0x13a>
 8005cac:	2b40      	cmp	r3, #64	@ 0x40
 8005cae:	d86f      	bhi.n	8005d90 <HAL_TIM_ConfigClockSource+0x16c>
 8005cb0:	2b30      	cmp	r3, #48	@ 0x30
 8005cb2:	d064      	beq.n	8005d7e <HAL_TIM_ConfigClockSource+0x15a>
 8005cb4:	2b30      	cmp	r3, #48	@ 0x30
 8005cb6:	d86b      	bhi.n	8005d90 <HAL_TIM_ConfigClockSource+0x16c>
 8005cb8:	2b20      	cmp	r3, #32
 8005cba:	d060      	beq.n	8005d7e <HAL_TIM_ConfigClockSource+0x15a>
 8005cbc:	2b20      	cmp	r3, #32
 8005cbe:	d867      	bhi.n	8005d90 <HAL_TIM_ConfigClockSource+0x16c>
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d05c      	beq.n	8005d7e <HAL_TIM_ConfigClockSource+0x15a>
 8005cc4:	2b10      	cmp	r3, #16
 8005cc6:	d05a      	beq.n	8005d7e <HAL_TIM_ConfigClockSource+0x15a>
 8005cc8:	e062      	b.n	8005d90 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005cda:	f000 fb41 	bl	8006360 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005cec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68ba      	ldr	r2, [r7, #8]
 8005cf4:	609a      	str	r2, [r3, #8]
      break;
 8005cf6:	e04f      	b.n	8005d98 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d08:	f000 fb2a 	bl	8006360 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	689a      	ldr	r2, [r3, #8]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d1a:	609a      	str	r2, [r3, #8]
      break;
 8005d1c:	e03c      	b.n	8005d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	f000 fa9e 	bl	800626c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	2150      	movs	r1, #80	@ 0x50
 8005d36:	4618      	mov	r0, r3
 8005d38:	f000 faf7 	bl	800632a <TIM_ITRx_SetConfig>
      break;
 8005d3c:	e02c      	b.n	8005d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	f000 fabd 	bl	80062ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	2160      	movs	r1, #96	@ 0x60
 8005d56:	4618      	mov	r0, r3
 8005d58:	f000 fae7 	bl	800632a <TIM_ITRx_SetConfig>
      break;
 8005d5c:	e01c      	b.n	8005d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	f000 fa7e 	bl	800626c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2140      	movs	r1, #64	@ 0x40
 8005d76:	4618      	mov	r0, r3
 8005d78:	f000 fad7 	bl	800632a <TIM_ITRx_SetConfig>
      break;
 8005d7c:	e00c      	b.n	8005d98 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4619      	mov	r1, r3
 8005d88:	4610      	mov	r0, r2
 8005d8a:	f000 face 	bl	800632a <TIM_ITRx_SetConfig>
      break;
 8005d8e:	e003      	b.n	8005d98 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	73fb      	strb	r3, [r7, #15]
      break;
 8005d94:	e000      	b.n	8005d98 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005d96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3710      	adds	r7, #16
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
	...

08005db4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b085      	sub	sp, #20
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a46      	ldr	r2, [pc, #280]	@ (8005ee0 <TIM_Base_SetConfig+0x12c>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d013      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dd2:	d00f      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a43      	ldr	r2, [pc, #268]	@ (8005ee4 <TIM_Base_SetConfig+0x130>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d00b      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a42      	ldr	r2, [pc, #264]	@ (8005ee8 <TIM_Base_SetConfig+0x134>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d007      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a41      	ldr	r2, [pc, #260]	@ (8005eec <TIM_Base_SetConfig+0x138>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d003      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4a40      	ldr	r2, [pc, #256]	@ (8005ef0 <TIM_Base_SetConfig+0x13c>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d108      	bne.n	8005e06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a35      	ldr	r2, [pc, #212]	@ (8005ee0 <TIM_Base_SetConfig+0x12c>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d02b      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e14:	d027      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a32      	ldr	r2, [pc, #200]	@ (8005ee4 <TIM_Base_SetConfig+0x130>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d023      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a31      	ldr	r2, [pc, #196]	@ (8005ee8 <TIM_Base_SetConfig+0x134>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d01f      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a30      	ldr	r2, [pc, #192]	@ (8005eec <TIM_Base_SetConfig+0x138>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d01b      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a2f      	ldr	r2, [pc, #188]	@ (8005ef0 <TIM_Base_SetConfig+0x13c>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d017      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4a2e      	ldr	r2, [pc, #184]	@ (8005ef4 <TIM_Base_SetConfig+0x140>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d013      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a2d      	ldr	r2, [pc, #180]	@ (8005ef8 <TIM_Base_SetConfig+0x144>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d00f      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a2c      	ldr	r2, [pc, #176]	@ (8005efc <TIM_Base_SetConfig+0x148>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d00b      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4a2b      	ldr	r2, [pc, #172]	@ (8005f00 <TIM_Base_SetConfig+0x14c>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d007      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a2a      	ldr	r2, [pc, #168]	@ (8005f04 <TIM_Base_SetConfig+0x150>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d003      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a29      	ldr	r2, [pc, #164]	@ (8005f08 <TIM_Base_SetConfig+0x154>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d108      	bne.n	8005e78 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	695b      	ldr	r3, [r3, #20]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	689a      	ldr	r2, [r3, #8]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4a10      	ldr	r2, [pc, #64]	@ (8005ee0 <TIM_Base_SetConfig+0x12c>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d003      	beq.n	8005eac <TIM_Base_SetConfig+0xf8>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a12      	ldr	r2, [pc, #72]	@ (8005ef0 <TIM_Base_SetConfig+0x13c>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d103      	bne.n	8005eb4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	691a      	ldr	r2, [r3, #16]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	691b      	ldr	r3, [r3, #16]
 8005ebe:	f003 0301 	and.w	r3, r3, #1
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d105      	bne.n	8005ed2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	f023 0201 	bic.w	r2, r3, #1
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	611a      	str	r2, [r3, #16]
  }
}
 8005ed2:	bf00      	nop
 8005ed4:	3714      	adds	r7, #20
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	40010000 	.word	0x40010000
 8005ee4:	40000400 	.word	0x40000400
 8005ee8:	40000800 	.word	0x40000800
 8005eec:	40000c00 	.word	0x40000c00
 8005ef0:	40010400 	.word	0x40010400
 8005ef4:	40014000 	.word	0x40014000
 8005ef8:	40014400 	.word	0x40014400
 8005efc:	40014800 	.word	0x40014800
 8005f00:	40001800 	.word	0x40001800
 8005f04:	40001c00 	.word	0x40001c00
 8005f08:	40002000 	.word	0x40002000

08005f0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b087      	sub	sp, #28
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a1b      	ldr	r3, [r3, #32]
 8005f20:	f023 0201 	bic.w	r2, r3, #1
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	699b      	ldr	r3, [r3, #24]
 8005f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f023 0303 	bic.w	r3, r3, #3
 8005f42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	f023 0302 	bic.w	r3, r3, #2
 8005f54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	697a      	ldr	r2, [r7, #20]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a20      	ldr	r2, [pc, #128]	@ (8005fe4 <TIM_OC1_SetConfig+0xd8>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d003      	beq.n	8005f70 <TIM_OC1_SetConfig+0x64>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a1f      	ldr	r2, [pc, #124]	@ (8005fe8 <TIM_OC1_SetConfig+0xdc>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d10c      	bne.n	8005f8a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	f023 0308 	bic.w	r3, r3, #8
 8005f76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	f023 0304 	bic.w	r3, r3, #4
 8005f88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a15      	ldr	r2, [pc, #84]	@ (8005fe4 <TIM_OC1_SetConfig+0xd8>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d003      	beq.n	8005f9a <TIM_OC1_SetConfig+0x8e>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a14      	ldr	r2, [pc, #80]	@ (8005fe8 <TIM_OC1_SetConfig+0xdc>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d111      	bne.n	8005fbe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fa0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005fa8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	693a      	ldr	r2, [r7, #16]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	699b      	ldr	r3, [r3, #24]
 8005fb8:	693a      	ldr	r2, [r7, #16]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	693a      	ldr	r2, [r7, #16]
 8005fc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	68fa      	ldr	r2, [r7, #12]
 8005fc8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	685a      	ldr	r2, [r3, #4]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	697a      	ldr	r2, [r7, #20]
 8005fd6:	621a      	str	r2, [r3, #32]
}
 8005fd8:	bf00      	nop
 8005fda:	371c      	adds	r7, #28
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr
 8005fe4:	40010000 	.word	0x40010000
 8005fe8:	40010400 	.word	0x40010400

08005fec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b087      	sub	sp, #28
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6a1b      	ldr	r3, [r3, #32]
 8005ffa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6a1b      	ldr	r3, [r3, #32]
 8006000:	f023 0210 	bic.w	r2, r3, #16
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	699b      	ldr	r3, [r3, #24]
 8006012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800601a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006022:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	021b      	lsls	r3, r3, #8
 800602a:	68fa      	ldr	r2, [r7, #12]
 800602c:	4313      	orrs	r3, r2
 800602e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	f023 0320 	bic.w	r3, r3, #32
 8006036:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	011b      	lsls	r3, r3, #4
 800603e:	697a      	ldr	r2, [r7, #20]
 8006040:	4313      	orrs	r3, r2
 8006042:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	4a22      	ldr	r2, [pc, #136]	@ (80060d0 <TIM_OC2_SetConfig+0xe4>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d003      	beq.n	8006054 <TIM_OC2_SetConfig+0x68>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a21      	ldr	r2, [pc, #132]	@ (80060d4 <TIM_OC2_SetConfig+0xe8>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d10d      	bne.n	8006070 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800605a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	011b      	lsls	r3, r3, #4
 8006062:	697a      	ldr	r2, [r7, #20]
 8006064:	4313      	orrs	r3, r2
 8006066:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800606e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	4a17      	ldr	r2, [pc, #92]	@ (80060d0 <TIM_OC2_SetConfig+0xe4>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d003      	beq.n	8006080 <TIM_OC2_SetConfig+0x94>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a16      	ldr	r2, [pc, #88]	@ (80060d4 <TIM_OC2_SetConfig+0xe8>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d113      	bne.n	80060a8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006086:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800608e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	695b      	ldr	r3, [r3, #20]
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	693a      	ldr	r2, [r7, #16]
 8006098:	4313      	orrs	r3, r2
 800609a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	699b      	ldr	r3, [r3, #24]
 80060a0:	009b      	lsls	r3, r3, #2
 80060a2:	693a      	ldr	r2, [r7, #16]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	693a      	ldr	r2, [r7, #16]
 80060ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	68fa      	ldr	r2, [r7, #12]
 80060b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	685a      	ldr	r2, [r3, #4]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	697a      	ldr	r2, [r7, #20]
 80060c0:	621a      	str	r2, [r3, #32]
}
 80060c2:	bf00      	nop
 80060c4:	371c      	adds	r7, #28
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr
 80060ce:	bf00      	nop
 80060d0:	40010000 	.word	0x40010000
 80060d4:	40010400 	.word	0x40010400

080060d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060d8:	b480      	push	{r7}
 80060da:	b087      	sub	sp, #28
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a1b      	ldr	r3, [r3, #32]
 80060e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6a1b      	ldr	r3, [r3, #32]
 80060ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	69db      	ldr	r3, [r3, #28]
 80060fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006106:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f023 0303 	bic.w	r3, r3, #3
 800610e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	68fa      	ldr	r2, [r7, #12]
 8006116:	4313      	orrs	r3, r2
 8006118:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006120:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	021b      	lsls	r3, r3, #8
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	4313      	orrs	r3, r2
 800612c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a21      	ldr	r2, [pc, #132]	@ (80061b8 <TIM_OC3_SetConfig+0xe0>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d003      	beq.n	800613e <TIM_OC3_SetConfig+0x66>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a20      	ldr	r2, [pc, #128]	@ (80061bc <TIM_OC3_SetConfig+0xe4>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d10d      	bne.n	800615a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006144:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	021b      	lsls	r3, r3, #8
 800614c:	697a      	ldr	r2, [r7, #20]
 800614e:	4313      	orrs	r3, r2
 8006150:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006158:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4a16      	ldr	r2, [pc, #88]	@ (80061b8 <TIM_OC3_SetConfig+0xe0>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d003      	beq.n	800616a <TIM_OC3_SetConfig+0x92>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	4a15      	ldr	r2, [pc, #84]	@ (80061bc <TIM_OC3_SetConfig+0xe4>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d113      	bne.n	8006192 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006170:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006178:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	695b      	ldr	r3, [r3, #20]
 800617e:	011b      	lsls	r3, r3, #4
 8006180:	693a      	ldr	r2, [r7, #16]
 8006182:	4313      	orrs	r3, r2
 8006184:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	699b      	ldr	r3, [r3, #24]
 800618a:	011b      	lsls	r3, r3, #4
 800618c:	693a      	ldr	r2, [r7, #16]
 800618e:	4313      	orrs	r3, r2
 8006190:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	693a      	ldr	r2, [r7, #16]
 8006196:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	68fa      	ldr	r2, [r7, #12]
 800619c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	685a      	ldr	r2, [r3, #4]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	697a      	ldr	r2, [r7, #20]
 80061aa:	621a      	str	r2, [r3, #32]
}
 80061ac:	bf00      	nop
 80061ae:	371c      	adds	r7, #28
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr
 80061b8:	40010000 	.word	0x40010000
 80061bc:	40010400 	.word	0x40010400

080061c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b087      	sub	sp, #28
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a1b      	ldr	r3, [r3, #32]
 80061ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a1b      	ldr	r3, [r3, #32]
 80061d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	69db      	ldr	r3, [r3, #28]
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	021b      	lsls	r3, r3, #8
 80061fe:	68fa      	ldr	r2, [r7, #12]
 8006200:	4313      	orrs	r3, r2
 8006202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800620a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	031b      	lsls	r3, r3, #12
 8006212:	693a      	ldr	r2, [r7, #16]
 8006214:	4313      	orrs	r3, r2
 8006216:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a12      	ldr	r2, [pc, #72]	@ (8006264 <TIM_OC4_SetConfig+0xa4>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d003      	beq.n	8006228 <TIM_OC4_SetConfig+0x68>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	4a11      	ldr	r2, [pc, #68]	@ (8006268 <TIM_OC4_SetConfig+0xa8>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d109      	bne.n	800623c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800622e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	695b      	ldr	r3, [r3, #20]
 8006234:	019b      	lsls	r3, r3, #6
 8006236:	697a      	ldr	r2, [r7, #20]
 8006238:	4313      	orrs	r3, r2
 800623a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	697a      	ldr	r2, [r7, #20]
 8006240:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	685a      	ldr	r2, [r3, #4]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	693a      	ldr	r2, [r7, #16]
 8006254:	621a      	str	r2, [r3, #32]
}
 8006256:	bf00      	nop
 8006258:	371c      	adds	r7, #28
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr
 8006262:	bf00      	nop
 8006264:	40010000 	.word	0x40010000
 8006268:	40010400 	.word	0x40010400

0800626c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800626c:	b480      	push	{r7}
 800626e:	b087      	sub	sp, #28
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6a1b      	ldr	r3, [r3, #32]
 800627c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6a1b      	ldr	r3, [r3, #32]
 8006282:	f023 0201 	bic.w	r2, r3, #1
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	699b      	ldr	r3, [r3, #24]
 800628e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006296:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	011b      	lsls	r3, r3, #4
 800629c:	693a      	ldr	r2, [r7, #16]
 800629e:	4313      	orrs	r3, r2
 80062a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	f023 030a 	bic.w	r3, r3, #10
 80062a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062aa:	697a      	ldr	r2, [r7, #20]
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	693a      	ldr	r2, [r7, #16]
 80062b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	697a      	ldr	r2, [r7, #20]
 80062bc:	621a      	str	r2, [r3, #32]
}
 80062be:	bf00      	nop
 80062c0:	371c      	adds	r7, #28
 80062c2:	46bd      	mov	sp, r7
 80062c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c8:	4770      	bx	lr

080062ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062ca:	b480      	push	{r7}
 80062cc:	b087      	sub	sp, #28
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	60f8      	str	r0, [r7, #12]
 80062d2:	60b9      	str	r1, [r7, #8]
 80062d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	6a1b      	ldr	r3, [r3, #32]
 80062da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6a1b      	ldr	r3, [r3, #32]
 80062e0:	f023 0210 	bic.w	r2, r3, #16
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	699b      	ldr	r3, [r3, #24]
 80062ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	031b      	lsls	r3, r3, #12
 80062fa:	693a      	ldr	r2, [r7, #16]
 80062fc:	4313      	orrs	r3, r2
 80062fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006306:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	011b      	lsls	r3, r3, #4
 800630c:	697a      	ldr	r2, [r7, #20]
 800630e:	4313      	orrs	r3, r2
 8006310:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	693a      	ldr	r2, [r7, #16]
 8006316:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	697a      	ldr	r2, [r7, #20]
 800631c:	621a      	str	r2, [r3, #32]
}
 800631e:	bf00      	nop
 8006320:	371c      	adds	r7, #28
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr

0800632a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800632a:	b480      	push	{r7}
 800632c:	b085      	sub	sp, #20
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
 8006332:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006340:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006342:	683a      	ldr	r2, [r7, #0]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	4313      	orrs	r3, r2
 8006348:	f043 0307 	orr.w	r3, r3, #7
 800634c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	68fa      	ldr	r2, [r7, #12]
 8006352:	609a      	str	r2, [r3, #8]
}
 8006354:	bf00      	nop
 8006356:	3714      	adds	r7, #20
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006360:	b480      	push	{r7}
 8006362:	b087      	sub	sp, #28
 8006364:	af00      	add	r7, sp, #0
 8006366:	60f8      	str	r0, [r7, #12]
 8006368:	60b9      	str	r1, [r7, #8]
 800636a:	607a      	str	r2, [r7, #4]
 800636c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800637a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	021a      	lsls	r2, r3, #8
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	431a      	orrs	r2, r3
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	4313      	orrs	r3, r2
 8006388:	697a      	ldr	r2, [r7, #20]
 800638a:	4313      	orrs	r3, r2
 800638c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	697a      	ldr	r2, [r7, #20]
 8006392:	609a      	str	r2, [r3, #8]
}
 8006394:	bf00      	nop
 8006396:	371c      	adds	r7, #28
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr

080063a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d101      	bne.n	80063b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063b4:	2302      	movs	r3, #2
 80063b6:	e05a      	b.n	800646e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2202      	movs	r2, #2
 80063c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	68fa      	ldr	r2, [r7, #12]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68fa      	ldr	r2, [r7, #12]
 80063f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a21      	ldr	r2, [pc, #132]	@ (800647c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d022      	beq.n	8006442 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006404:	d01d      	beq.n	8006442 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a1d      	ldr	r2, [pc, #116]	@ (8006480 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d018      	beq.n	8006442 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a1b      	ldr	r2, [pc, #108]	@ (8006484 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d013      	beq.n	8006442 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a1a      	ldr	r2, [pc, #104]	@ (8006488 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d00e      	beq.n	8006442 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a18      	ldr	r2, [pc, #96]	@ (800648c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d009      	beq.n	8006442 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a17      	ldr	r2, [pc, #92]	@ (8006490 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d004      	beq.n	8006442 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a15      	ldr	r2, [pc, #84]	@ (8006494 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d10c      	bne.n	800645c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006448:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	68ba      	ldr	r2, [r7, #8]
 8006450:	4313      	orrs	r3, r2
 8006452:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	68ba      	ldr	r2, [r7, #8]
 800645a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2201      	movs	r2, #1
 8006460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800646c:	2300      	movs	r3, #0
}
 800646e:	4618      	mov	r0, r3
 8006470:	3714      	adds	r7, #20
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	40010000 	.word	0x40010000
 8006480:	40000400 	.word	0x40000400
 8006484:	40000800 	.word	0x40000800
 8006488:	40000c00 	.word	0x40000c00
 800648c:	40010400 	.word	0x40010400
 8006490:	40014000 	.word	0x40014000
 8006494:	40001800 	.word	0x40001800

08006498 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b082      	sub	sp, #8
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d101      	bne.n	80064aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	e042      	b.n	8006530 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d106      	bne.n	80064c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f7fa fc7c 	bl	8000dbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2224      	movs	r2, #36	@ 0x24
 80064c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	68da      	ldr	r2, [r3, #12]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80064da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 ff41 	bl	8007364 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	691a      	ldr	r2, [r3, #16]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80064f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	695a      	ldr	r2, [r3, #20]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006500:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	68da      	ldr	r2, [r3, #12]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006510:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2220      	movs	r2, #32
 800651c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2220      	movs	r2, #32
 8006524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800652e:	2300      	movs	r3, #0
}
 8006530:	4618      	mov	r0, r3
 8006532:	3708      	adds	r7, #8
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	4613      	mov	r3, r2
 8006544:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800654c:	b2db      	uxtb	r3, r3
 800654e:	2b20      	cmp	r3, #32
 8006550:	d112      	bne.n	8006578 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d002      	beq.n	800655e <HAL_UART_Receive_DMA+0x26>
 8006558:	88fb      	ldrh	r3, [r7, #6]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d101      	bne.n	8006562 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	e00b      	b.n	800657a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2200      	movs	r2, #0
 8006566:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006568:	88fb      	ldrh	r3, [r7, #6]
 800656a:	461a      	mov	r2, r3
 800656c:	68b9      	ldr	r1, [r7, #8]
 800656e:	68f8      	ldr	r0, [r7, #12]
 8006570:	f000 fc98 	bl	8006ea4 <UART_Start_Receive_DMA>
 8006574:	4603      	mov	r3, r0
 8006576:	e000      	b.n	800657a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006578:	2302      	movs	r3, #2
  }
}
 800657a:	4618      	mov	r0, r3
 800657c:	3710      	adds	r7, #16
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}

08006582 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8006582:	b580      	push	{r7, lr}
 8006584:	b0a0      	sub	sp, #128	@ 0x80
 8006586:	af00      	add	r7, sp, #0
 8006588:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	330c      	adds	r3, #12
 8006590:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006592:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006594:	e853 3f00 	ldrex	r3, [r3]
 8006598:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800659a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800659c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 80065a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	330c      	adds	r3, #12
 80065a8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80065aa:	66ba      	str	r2, [r7, #104]	@ 0x68
 80065ac:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ae:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80065b0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80065b2:	e841 2300 	strex	r3, r2, [r1]
 80065b6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80065b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1e5      	bne.n	800658a <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	3314      	adds	r3, #20
 80065c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065c8:	e853 3f00 	ldrex	r3, [r3]
 80065cc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80065ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065d0:	f023 0301 	bic.w	r3, r3, #1
 80065d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	3314      	adds	r3, #20
 80065dc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80065de:	657a      	str	r2, [r7, #84]	@ 0x54
 80065e0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80065e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80065e6:	e841 2300 	strex	r3, r2, [r1]
 80065ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80065ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d1e5      	bne.n	80065be <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d119      	bne.n	800662e <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	330c      	adds	r3, #12
 8006600:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006604:	e853 3f00 	ldrex	r3, [r3]
 8006608:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800660a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800660c:	f023 0310 	bic.w	r3, r3, #16
 8006610:	677b      	str	r3, [r7, #116]	@ 0x74
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	330c      	adds	r3, #12
 8006618:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800661a:	643a      	str	r2, [r7, #64]	@ 0x40
 800661c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800661e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006620:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006622:	e841 2300 	strex	r3, r2, [r1]
 8006626:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800662a:	2b00      	cmp	r3, #0
 800662c:	d1e5      	bne.n	80065fa <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	695b      	ldr	r3, [r3, #20]
 8006634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006638:	2b80      	cmp	r3, #128	@ 0x80
 800663a:	d136      	bne.n	80066aa <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	3314      	adds	r3, #20
 8006642:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006644:	6a3b      	ldr	r3, [r7, #32]
 8006646:	e853 3f00 	ldrex	r3, [r3]
 800664a:	61fb      	str	r3, [r7, #28]
   return(result);
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006652:	673b      	str	r3, [r7, #112]	@ 0x70
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	3314      	adds	r3, #20
 800665a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800665c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800665e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006660:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006662:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006664:	e841 2300 	strex	r3, r2, [r1]
 8006668:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800666a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800666c:	2b00      	cmp	r3, #0
 800666e:	d1e5      	bne.n	800663c <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006674:	2b00      	cmp	r3, #0
 8006676:	d018      	beq.n	80066aa <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800667c:	2200      	movs	r2, #0
 800667e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006684:	4618      	mov	r0, r3
 8006686:	f7fb f829 	bl	80016dc <HAL_DMA_Abort>
 800668a:	4603      	mov	r3, r0
 800668c:	2b00      	cmp	r3, #0
 800668e:	d00c      	beq.n	80066aa <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006694:	4618      	mov	r0, r3
 8006696:	f7fb fa4b 	bl	8001b30 <HAL_DMA_GetError>
 800669a:	4603      	mov	r3, r0
 800669c:	2b20      	cmp	r3, #32
 800669e:	d104      	bne.n	80066aa <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2210      	movs	r2, #16
 80066a4:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e052      	b.n	8006750 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	695b      	ldr	r3, [r3, #20]
 80066b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066b4:	2b40      	cmp	r3, #64	@ 0x40
 80066b6:	d136      	bne.n	8006726 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	3314      	adds	r3, #20
 80066be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	e853 3f00 	ldrex	r3, [r3]
 80066c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	3314      	adds	r3, #20
 80066d6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80066d8:	61ba      	str	r2, [r7, #24]
 80066da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066dc:	6979      	ldr	r1, [r7, #20]
 80066de:	69ba      	ldr	r2, [r7, #24]
 80066e0:	e841 2300 	strex	r3, r2, [r1]
 80066e4:	613b      	str	r3, [r7, #16]
   return(result);
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d1e5      	bne.n	80066b8 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d018      	beq.n	8006726 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066f8:	2200      	movs	r2, #0
 80066fa:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006700:	4618      	mov	r0, r3
 8006702:	f7fa ffeb 	bl	80016dc <HAL_DMA_Abort>
 8006706:	4603      	mov	r3, r0
 8006708:	2b00      	cmp	r3, #0
 800670a:	d00c      	beq.n	8006726 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006710:	4618      	mov	r0, r3
 8006712:	f7fb fa0d 	bl	8001b30 <HAL_DMA_GetError>
 8006716:	4603      	mov	r3, r0
 8006718:	2b20      	cmp	r3, #32
 800671a:	d104      	bne.n	8006726 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2210      	movs	r2, #16
 8006720:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8006722:	2303      	movs	r3, #3
 8006724:	e014      	b.n	8006750 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2200      	movs	r2, #0
 800672a:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2200      	movs	r2, #0
 8006730:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2220      	movs	r2, #32
 800673c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2220      	movs	r2, #32
 8006744:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800674e:	2300      	movs	r3, #0
}
 8006750:	4618      	mov	r0, r3
 8006752:	3780      	adds	r7, #128	@ 0x80
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b0ba      	sub	sp, #232	@ 0xe8
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	68db      	ldr	r3, [r3, #12]
 8006770:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800677e:	2300      	movs	r3, #0
 8006780:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006784:	2300      	movs	r3, #0
 8006786:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800678a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800678e:	f003 030f 	and.w	r3, r3, #15
 8006792:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006796:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800679a:	2b00      	cmp	r3, #0
 800679c:	d10f      	bne.n	80067be <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800679e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067a2:	f003 0320 	and.w	r3, r3, #32
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d009      	beq.n	80067be <HAL_UART_IRQHandler+0x66>
 80067aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067ae:	f003 0320 	and.w	r3, r3, #32
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d003      	beq.n	80067be <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f000 fd15 	bl	80071e6 <UART_Receive_IT>
      return;
 80067bc:	e25b      	b.n	8006c76 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80067be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	f000 80de 	beq.w	8006984 <HAL_UART_IRQHandler+0x22c>
 80067c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067cc:	f003 0301 	and.w	r3, r3, #1
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d106      	bne.n	80067e2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80067d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067d8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80067dc:	2b00      	cmp	r3, #0
 80067de:	f000 80d1 	beq.w	8006984 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80067e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067e6:	f003 0301 	and.w	r3, r3, #1
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d00b      	beq.n	8006806 <HAL_UART_IRQHandler+0xae>
 80067ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d005      	beq.n	8006806 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067fe:	f043 0201 	orr.w	r2, r3, #1
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800680a:	f003 0304 	and.w	r3, r3, #4
 800680e:	2b00      	cmp	r3, #0
 8006810:	d00b      	beq.n	800682a <HAL_UART_IRQHandler+0xd2>
 8006812:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006816:	f003 0301 	and.w	r3, r3, #1
 800681a:	2b00      	cmp	r3, #0
 800681c:	d005      	beq.n	800682a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006822:	f043 0202 	orr.w	r2, r3, #2
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800682a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800682e:	f003 0302 	and.w	r3, r3, #2
 8006832:	2b00      	cmp	r3, #0
 8006834:	d00b      	beq.n	800684e <HAL_UART_IRQHandler+0xf6>
 8006836:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800683a:	f003 0301 	and.w	r3, r3, #1
 800683e:	2b00      	cmp	r3, #0
 8006840:	d005      	beq.n	800684e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006846:	f043 0204 	orr.w	r2, r3, #4
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800684e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006852:	f003 0308 	and.w	r3, r3, #8
 8006856:	2b00      	cmp	r3, #0
 8006858:	d011      	beq.n	800687e <HAL_UART_IRQHandler+0x126>
 800685a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800685e:	f003 0320 	and.w	r3, r3, #32
 8006862:	2b00      	cmp	r3, #0
 8006864:	d105      	bne.n	8006872 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006866:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800686a:	f003 0301 	and.w	r3, r3, #1
 800686e:	2b00      	cmp	r3, #0
 8006870:	d005      	beq.n	800687e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006876:	f043 0208 	orr.w	r2, r3, #8
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006882:	2b00      	cmp	r3, #0
 8006884:	f000 81f2 	beq.w	8006c6c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800688c:	f003 0320 	and.w	r3, r3, #32
 8006890:	2b00      	cmp	r3, #0
 8006892:	d008      	beq.n	80068a6 <HAL_UART_IRQHandler+0x14e>
 8006894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006898:	f003 0320 	and.w	r3, r3, #32
 800689c:	2b00      	cmp	r3, #0
 800689e:	d002      	beq.n	80068a6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f000 fca0 	bl	80071e6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	695b      	ldr	r3, [r3, #20]
 80068ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068b0:	2b40      	cmp	r3, #64	@ 0x40
 80068b2:	bf0c      	ite	eq
 80068b4:	2301      	moveq	r3, #1
 80068b6:	2300      	movne	r3, #0
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068c2:	f003 0308 	and.w	r3, r3, #8
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d103      	bne.n	80068d2 <HAL_UART_IRQHandler+0x17a>
 80068ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d04f      	beq.n	8006972 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f000 fba8 	bl	8007028 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	695b      	ldr	r3, [r3, #20]
 80068de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068e2:	2b40      	cmp	r3, #64	@ 0x40
 80068e4:	d141      	bne.n	800696a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	3314      	adds	r3, #20
 80068ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80068f4:	e853 3f00 	ldrex	r3, [r3]
 80068f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80068fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006900:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006904:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	3314      	adds	r3, #20
 800690e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006912:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006916:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800691e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006922:	e841 2300 	strex	r3, r2, [r1]
 8006926:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800692a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800692e:	2b00      	cmp	r3, #0
 8006930:	d1d9      	bne.n	80068e6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006936:	2b00      	cmp	r3, #0
 8006938:	d013      	beq.n	8006962 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800693e:	4a7e      	ldr	r2, [pc, #504]	@ (8006b38 <HAL_UART_IRQHandler+0x3e0>)
 8006940:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006946:	4618      	mov	r0, r3
 8006948:	f7fa ff38 	bl	80017bc <HAL_DMA_Abort_IT>
 800694c:	4603      	mov	r3, r0
 800694e:	2b00      	cmp	r3, #0
 8006950:	d016      	beq.n	8006980 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006956:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800695c:	4610      	mov	r0, r2
 800695e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006960:	e00e      	b.n	8006980 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f7f9 fe34 	bl	80005d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006968:	e00a      	b.n	8006980 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f7f9 fe30 	bl	80005d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006970:	e006      	b.n	8006980 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f7f9 fe2c 	bl	80005d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800697e:	e175      	b.n	8006c6c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006980:	bf00      	nop
    return;
 8006982:	e173      	b.n	8006c6c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006988:	2b01      	cmp	r3, #1
 800698a:	f040 814f 	bne.w	8006c2c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800698e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006992:	f003 0310 	and.w	r3, r3, #16
 8006996:	2b00      	cmp	r3, #0
 8006998:	f000 8148 	beq.w	8006c2c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800699c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069a0:	f003 0310 	and.w	r3, r3, #16
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	f000 8141 	beq.w	8006c2c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80069aa:	2300      	movs	r3, #0
 80069ac:	60bb      	str	r3, [r7, #8]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	60bb      	str	r3, [r7, #8]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	60bb      	str	r3, [r7, #8]
 80069be:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	695b      	ldr	r3, [r3, #20]
 80069c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ca:	2b40      	cmp	r3, #64	@ 0x40
 80069cc:	f040 80b6 	bne.w	8006b3c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80069dc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f000 8145 	beq.w	8006c70 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069ee:	429a      	cmp	r2, r3
 80069f0:	f080 813e 	bcs.w	8006c70 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069fa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a00:	69db      	ldr	r3, [r3, #28]
 8006a02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a06:	f000 8088 	beq.w	8006b1a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	330c      	adds	r3, #12
 8006a10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a14:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a18:	e853 3f00 	ldrex	r3, [r3]
 8006a1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006a20:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	330c      	adds	r3, #12
 8006a32:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006a36:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006a42:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006a46:	e841 2300 	strex	r3, r2, [r1]
 8006a4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006a4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1d9      	bne.n	8006a0a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	3314      	adds	r3, #20
 8006a5c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a60:	e853 3f00 	ldrex	r3, [r3]
 8006a64:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006a66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a68:	f023 0301 	bic.w	r3, r3, #1
 8006a6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	3314      	adds	r3, #20
 8006a76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006a7a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006a7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a80:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006a82:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006a86:	e841 2300 	strex	r3, r2, [r1]
 8006a8a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006a8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d1e1      	bne.n	8006a56 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	3314      	adds	r3, #20
 8006a98:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a9c:	e853 3f00 	ldrex	r3, [r3]
 8006aa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006aa2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006aa4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006aa8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	3314      	adds	r3, #20
 8006ab2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006ab6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006ab8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006abc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006abe:	e841 2300 	strex	r3, r2, [r1]
 8006ac2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006ac4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d1e3      	bne.n	8006a92 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2220      	movs	r2, #32
 8006ace:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	330c      	adds	r3, #12
 8006ade:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ae2:	e853 3f00 	ldrex	r3, [r3]
 8006ae6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006ae8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006aea:	f023 0310 	bic.w	r3, r3, #16
 8006aee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	330c      	adds	r3, #12
 8006af8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006afc:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006afe:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b00:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b02:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b04:	e841 2300 	strex	r3, r2, [r1]
 8006b08:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006b0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d1e3      	bne.n	8006ad8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b14:	4618      	mov	r0, r3
 8006b16:	f7fa fde1 	bl	80016dc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2202      	movs	r2, #2
 8006b1e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	1ad3      	subs	r3, r2, r3
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	4619      	mov	r1, r3
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f000 f8ad 	bl	8006c90 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006b36:	e09b      	b.n	8006c70 <HAL_UART_IRQHandler+0x518>
 8006b38:	080070ef 	.word	0x080070ef
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	1ad3      	subs	r3, r2, r3
 8006b48:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	f000 808e 	beq.w	8006c74 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006b58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	f000 8089 	beq.w	8006c74 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	330c      	adds	r3, #12
 8006b68:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b6c:	e853 3f00 	ldrex	r3, [r3]
 8006b70:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b78:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	330c      	adds	r3, #12
 8006b82:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006b86:	647a      	str	r2, [r7, #68]	@ 0x44
 8006b88:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b8a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b8e:	e841 2300 	strex	r3, r2, [r1]
 8006b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d1e3      	bne.n	8006b62 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	3314      	adds	r3, #20
 8006ba0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba4:	e853 3f00 	ldrex	r3, [r3]
 8006ba8:	623b      	str	r3, [r7, #32]
   return(result);
 8006baa:	6a3b      	ldr	r3, [r7, #32]
 8006bac:	f023 0301 	bic.w	r3, r3, #1
 8006bb0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	3314      	adds	r3, #20
 8006bba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006bbe:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bc6:	e841 2300 	strex	r3, r2, [r1]
 8006bca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d1e3      	bne.n	8006b9a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2220      	movs	r2, #32
 8006bd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	330c      	adds	r3, #12
 8006be6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	e853 3f00 	ldrex	r3, [r3]
 8006bee:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f023 0310 	bic.w	r3, r3, #16
 8006bf6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	330c      	adds	r3, #12
 8006c00:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006c04:	61fa      	str	r2, [r7, #28]
 8006c06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c08:	69b9      	ldr	r1, [r7, #24]
 8006c0a:	69fa      	ldr	r2, [r7, #28]
 8006c0c:	e841 2300 	strex	r3, r2, [r1]
 8006c10:	617b      	str	r3, [r7, #20]
   return(result);
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d1e3      	bne.n	8006be0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2202      	movs	r2, #2
 8006c1c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c1e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c22:	4619      	mov	r1, r3
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f000 f833 	bl	8006c90 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c2a:	e023      	b.n	8006c74 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d009      	beq.n	8006c4c <HAL_UART_IRQHandler+0x4f4>
 8006c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d003      	beq.n	8006c4c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f000 fa66 	bl	8007116 <UART_Transmit_IT>
    return;
 8006c4a:	e014      	b.n	8006c76 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d00e      	beq.n	8006c76 <HAL_UART_IRQHandler+0x51e>
 8006c58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d008      	beq.n	8006c76 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f000 faa6 	bl	80071b6 <UART_EndTransmit_IT>
    return;
 8006c6a:	e004      	b.n	8006c76 <HAL_UART_IRQHandler+0x51e>
    return;
 8006c6c:	bf00      	nop
 8006c6e:	e002      	b.n	8006c76 <HAL_UART_IRQHandler+0x51e>
      return;
 8006c70:	bf00      	nop
 8006c72:	e000      	b.n	8006c76 <HAL_UART_IRQHandler+0x51e>
      return;
 8006c74:	bf00      	nop
  }
}
 8006c76:	37e8      	adds	r7, #232	@ 0xe8
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006c84:	bf00      	nop
 8006c86:	370c      	adds	r7, #12
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	460b      	mov	r3, r1
 8006c9a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006c9c:	bf00      	nop
 8006c9e:	370c      	adds	r7, #12
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca6:	4770      	bx	lr

08006ca8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b09c      	sub	sp, #112	@ 0x70
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cb4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d172      	bne.n	8006daa <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006cc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	330c      	adds	r3, #12
 8006cd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cd4:	e853 3f00 	ldrex	r3, [r3]
 8006cd8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006cda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006cdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ce0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ce2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	330c      	adds	r3, #12
 8006ce8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006cea:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006cec:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006cf0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006cf2:	e841 2300 	strex	r3, r2, [r1]
 8006cf6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006cf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d1e5      	bne.n	8006cca <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	3314      	adds	r3, #20
 8006d04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d08:	e853 3f00 	ldrex	r3, [r3]
 8006d0c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d10:	f023 0301 	bic.w	r3, r3, #1
 8006d14:	667b      	str	r3, [r7, #100]	@ 0x64
 8006d16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	3314      	adds	r3, #20
 8006d1c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006d1e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006d20:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d22:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d24:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d26:	e841 2300 	strex	r3, r2, [r1]
 8006d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d1e5      	bne.n	8006cfe <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	3314      	adds	r3, #20
 8006d38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3c:	e853 3f00 	ldrex	r3, [r3]
 8006d40:	623b      	str	r3, [r7, #32]
   return(result);
 8006d42:	6a3b      	ldr	r3, [r7, #32]
 8006d44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d48:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	3314      	adds	r3, #20
 8006d50:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006d52:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d5a:	e841 2300 	strex	r3, r2, [r1]
 8006d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d1e5      	bne.n	8006d32 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006d66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d68:	2220      	movs	r2, #32
 8006d6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d119      	bne.n	8006daa <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	330c      	adds	r3, #12
 8006d7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	e853 3f00 	ldrex	r3, [r3]
 8006d84:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	f023 0310 	bic.w	r3, r3, #16
 8006d8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	330c      	adds	r3, #12
 8006d94:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006d96:	61fa      	str	r2, [r7, #28]
 8006d98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d9a:	69b9      	ldr	r1, [r7, #24]
 8006d9c:	69fa      	ldr	r2, [r7, #28]
 8006d9e:	e841 2300 	strex	r3, r2, [r1]
 8006da2:	617b      	str	r3, [r7, #20]
   return(result);
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d1e5      	bne.n	8006d76 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006daa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dac:	2200      	movs	r2, #0
 8006dae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006db0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d106      	bne.n	8006dc6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006db8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006dbc:	4619      	mov	r1, r3
 8006dbe:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006dc0:	f7ff ff66 	bl	8006c90 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006dc4:	e002      	b.n	8006dcc <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006dc6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006dc8:	f7f9 fbda 	bl	8000580 <HAL_UART_RxCpltCallback>
}
 8006dcc:	bf00      	nop
 8006dce:	3770      	adds	r7, #112	@ 0x70
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}

08006dd4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b084      	sub	sp, #16
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2201      	movs	r2, #1
 8006de6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dec:	2b01      	cmp	r3, #1
 8006dee:	d108      	bne.n	8006e02 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006df4:	085b      	lsrs	r3, r3, #1
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	4619      	mov	r1, r3
 8006dfa:	68f8      	ldr	r0, [r7, #12]
 8006dfc:	f7ff ff48 	bl	8006c90 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006e00:	e002      	b.n	8006e08 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006e02:	68f8      	ldr	r0, [r7, #12]
 8006e04:	f7ff ff3a 	bl	8006c7c <HAL_UART_RxHalfCpltCallback>
}
 8006e08:	bf00      	nop
 8006e0a:	3710      	adds	r7, #16
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e20:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	695b      	ldr	r3, [r3, #20]
 8006e28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e2c:	2b80      	cmp	r3, #128	@ 0x80
 8006e2e:	bf0c      	ite	eq
 8006e30:	2301      	moveq	r3, #1
 8006e32:	2300      	movne	r3, #0
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e3e:	b2db      	uxtb	r3, r3
 8006e40:	2b21      	cmp	r3, #33	@ 0x21
 8006e42:	d108      	bne.n	8006e56 <UART_DMAError+0x46>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d005      	beq.n	8006e56 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006e50:	68b8      	ldr	r0, [r7, #8]
 8006e52:	f000 f8c1 	bl	8006fd8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	695b      	ldr	r3, [r3, #20]
 8006e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e60:	2b40      	cmp	r3, #64	@ 0x40
 8006e62:	bf0c      	ite	eq
 8006e64:	2301      	moveq	r3, #1
 8006e66:	2300      	movne	r3, #0
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	2b22      	cmp	r3, #34	@ 0x22
 8006e76:	d108      	bne.n	8006e8a <UART_DMAError+0x7a>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d005      	beq.n	8006e8a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	2200      	movs	r2, #0
 8006e82:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006e84:	68b8      	ldr	r0, [r7, #8]
 8006e86:	f000 f8cf 	bl	8007028 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e8e:	f043 0210 	orr.w	r2, r3, #16
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e96:	68b8      	ldr	r0, [r7, #8]
 8006e98:	f7f9 fb9a 	bl	80005d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e9c:	bf00      	nop
 8006e9e:	3710      	adds	r7, #16
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b098      	sub	sp, #96	@ 0x60
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	60b9      	str	r1, [r7, #8]
 8006eae:	4613      	mov	r3, r2
 8006eb0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006eb2:	68ba      	ldr	r2, [r7, #8]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	88fa      	ldrh	r2, [r7, #6]
 8006ebc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2222      	movs	r2, #34	@ 0x22
 8006ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ed0:	4a3e      	ldr	r2, [pc, #248]	@ (8006fcc <UART_Start_Receive_DMA+0x128>)
 8006ed2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ed8:	4a3d      	ldr	r2, [pc, #244]	@ (8006fd0 <UART_Start_Receive_DMA+0x12c>)
 8006eda:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ee0:	4a3c      	ldr	r2, [pc, #240]	@ (8006fd4 <UART_Start_Receive_DMA+0x130>)
 8006ee2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ee8:	2200      	movs	r2, #0
 8006eea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006eec:	f107 0308 	add.w	r3, r7, #8
 8006ef0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	3304      	adds	r3, #4
 8006efc:	4619      	mov	r1, r3
 8006efe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	88fb      	ldrh	r3, [r7, #6]
 8006f04:	f7fa fb92 	bl	800162c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006f08:	2300      	movs	r3, #0
 8006f0a:	613b      	str	r3, [r7, #16]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	613b      	str	r3, [r7, #16]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	613b      	str	r3, [r7, #16]
 8006f1c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	691b      	ldr	r3, [r3, #16]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d019      	beq.n	8006f5a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	330c      	adds	r3, #12
 8006f2c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f30:	e853 3f00 	ldrex	r3, [r3]
 8006f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006f36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f3c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	330c      	adds	r3, #12
 8006f44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006f46:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006f48:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f4a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006f4c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006f4e:	e841 2300 	strex	r3, r2, [r1]
 8006f52:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006f54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d1e5      	bne.n	8006f26 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	3314      	adds	r3, #20
 8006f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f64:	e853 3f00 	ldrex	r3, [r3]
 8006f68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f6c:	f043 0301 	orr.w	r3, r3, #1
 8006f70:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	3314      	adds	r3, #20
 8006f78:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006f7a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006f7c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f7e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006f80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006f82:	e841 2300 	strex	r3, r2, [r1]
 8006f86:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d1e5      	bne.n	8006f5a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	3314      	adds	r3, #20
 8006f94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f96:	69bb      	ldr	r3, [r7, #24]
 8006f98:	e853 3f00 	ldrex	r3, [r3]
 8006f9c:	617b      	str	r3, [r7, #20]
   return(result);
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fa4:	653b      	str	r3, [r7, #80]	@ 0x50
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	3314      	adds	r3, #20
 8006fac:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006fae:	627a      	str	r2, [r7, #36]	@ 0x24
 8006fb0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb2:	6a39      	ldr	r1, [r7, #32]
 8006fb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fb6:	e841 2300 	strex	r3, r2, [r1]
 8006fba:	61fb      	str	r3, [r7, #28]
   return(result);
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d1e5      	bne.n	8006f8e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006fc2:	2300      	movs	r3, #0
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3760      	adds	r7, #96	@ 0x60
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}
 8006fcc:	08006ca9 	.word	0x08006ca9
 8006fd0:	08006dd5 	.word	0x08006dd5
 8006fd4:	08006e11 	.word	0x08006e11

08006fd8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b089      	sub	sp, #36	@ 0x24
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	330c      	adds	r3, #12
 8006fe6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	e853 3f00 	ldrex	r3, [r3]
 8006fee:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006ff6:	61fb      	str	r3, [r7, #28]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	330c      	adds	r3, #12
 8006ffe:	69fa      	ldr	r2, [r7, #28]
 8007000:	61ba      	str	r2, [r7, #24]
 8007002:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007004:	6979      	ldr	r1, [r7, #20]
 8007006:	69ba      	ldr	r2, [r7, #24]
 8007008:	e841 2300 	strex	r3, r2, [r1]
 800700c:	613b      	str	r3, [r7, #16]
   return(result);
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d1e5      	bne.n	8006fe0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2220      	movs	r2, #32
 8007018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800701c:	bf00      	nop
 800701e:	3724      	adds	r7, #36	@ 0x24
 8007020:	46bd      	mov	sp, r7
 8007022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007026:	4770      	bx	lr

08007028 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007028:	b480      	push	{r7}
 800702a:	b095      	sub	sp, #84	@ 0x54
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	330c      	adds	r3, #12
 8007036:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800703a:	e853 3f00 	ldrex	r3, [r3]
 800703e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007042:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007046:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	330c      	adds	r3, #12
 800704e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007050:	643a      	str	r2, [r7, #64]	@ 0x40
 8007052:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007054:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007056:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007058:	e841 2300 	strex	r3, r2, [r1]
 800705c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800705e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007060:	2b00      	cmp	r3, #0
 8007062:	d1e5      	bne.n	8007030 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	3314      	adds	r3, #20
 800706a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800706c:	6a3b      	ldr	r3, [r7, #32]
 800706e:	e853 3f00 	ldrex	r3, [r3]
 8007072:	61fb      	str	r3, [r7, #28]
   return(result);
 8007074:	69fb      	ldr	r3, [r7, #28]
 8007076:	f023 0301 	bic.w	r3, r3, #1
 800707a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	3314      	adds	r3, #20
 8007082:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007084:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007086:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007088:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800708a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800708c:	e841 2300 	strex	r3, r2, [r1]
 8007090:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007094:	2b00      	cmp	r3, #0
 8007096:	d1e5      	bne.n	8007064 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800709c:	2b01      	cmp	r3, #1
 800709e:	d119      	bne.n	80070d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	330c      	adds	r3, #12
 80070a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	e853 3f00 	ldrex	r3, [r3]
 80070ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	f023 0310 	bic.w	r3, r3, #16
 80070b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	330c      	adds	r3, #12
 80070be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070c0:	61ba      	str	r2, [r7, #24]
 80070c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c4:	6979      	ldr	r1, [r7, #20]
 80070c6:	69ba      	ldr	r2, [r7, #24]
 80070c8:	e841 2300 	strex	r3, r2, [r1]
 80070cc:	613b      	str	r3, [r7, #16]
   return(result);
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d1e5      	bne.n	80070a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2220      	movs	r2, #32
 80070d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2200      	movs	r2, #0
 80070e0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80070e2:	bf00      	nop
 80070e4:	3754      	adds	r7, #84	@ 0x54
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr

080070ee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80070ee:	b580      	push	{r7, lr}
 80070f0:	b084      	sub	sp, #16
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070fa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2200      	movs	r2, #0
 8007106:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007108:	68f8      	ldr	r0, [r7, #12]
 800710a:	f7f9 fa61 	bl	80005d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800710e:	bf00      	nop
 8007110:	3710      	adds	r7, #16
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}

08007116 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007116:	b480      	push	{r7}
 8007118:	b085      	sub	sp, #20
 800711a:	af00      	add	r7, sp, #0
 800711c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007124:	b2db      	uxtb	r3, r3
 8007126:	2b21      	cmp	r3, #33	@ 0x21
 8007128:	d13e      	bne.n	80071a8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007132:	d114      	bne.n	800715e <UART_Transmit_IT+0x48>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	691b      	ldr	r3, [r3, #16]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d110      	bne.n	800715e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6a1b      	ldr	r3, [r3, #32]
 8007140:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	881b      	ldrh	r3, [r3, #0]
 8007146:	461a      	mov	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007150:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a1b      	ldr	r3, [r3, #32]
 8007156:	1c9a      	adds	r2, r3, #2
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	621a      	str	r2, [r3, #32]
 800715c:	e008      	b.n	8007170 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6a1b      	ldr	r3, [r3, #32]
 8007162:	1c59      	adds	r1, r3, #1
 8007164:	687a      	ldr	r2, [r7, #4]
 8007166:	6211      	str	r1, [r2, #32]
 8007168:	781a      	ldrb	r2, [r3, #0]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007174:	b29b      	uxth	r3, r3
 8007176:	3b01      	subs	r3, #1
 8007178:	b29b      	uxth	r3, r3
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	4619      	mov	r1, r3
 800717e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007180:	2b00      	cmp	r3, #0
 8007182:	d10f      	bne.n	80071a4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	68da      	ldr	r2, [r3, #12]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007192:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	68da      	ldr	r2, [r3, #12]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071a2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80071a4:	2300      	movs	r3, #0
 80071a6:	e000      	b.n	80071aa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80071a8:	2302      	movs	r3, #2
  }
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3714      	adds	r7, #20
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr

080071b6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80071b6:	b580      	push	{r7, lr}
 80071b8:	b082      	sub	sp, #8
 80071ba:	af00      	add	r7, sp, #0
 80071bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	68da      	ldr	r2, [r3, #12]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071cc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2220      	movs	r2, #32
 80071d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f7f9 f9e6 	bl	80005a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80071dc:	2300      	movs	r3, #0
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3708      	adds	r7, #8
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	b08c      	sub	sp, #48	@ 0x30
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	2b22      	cmp	r3, #34	@ 0x22
 80071f8:	f040 80ae 	bne.w	8007358 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007204:	d117      	bne.n	8007236 <UART_Receive_IT+0x50>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d113      	bne.n	8007236 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800720e:	2300      	movs	r3, #0
 8007210:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007216:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	b29b      	uxth	r3, r3
 8007220:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007224:	b29a      	uxth	r2, r3
 8007226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007228:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800722e:	1c9a      	adds	r2, r3, #2
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	629a      	str	r2, [r3, #40]	@ 0x28
 8007234:	e026      	b.n	8007284 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800723a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800723c:	2300      	movs	r3, #0
 800723e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007248:	d007      	beq.n	800725a <UART_Receive_IT+0x74>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d10a      	bne.n	8007268 <UART_Receive_IT+0x82>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	691b      	ldr	r3, [r3, #16]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d106      	bne.n	8007268 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	b2da      	uxtb	r2, r3
 8007262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007264:	701a      	strb	r2, [r3, #0]
 8007266:	e008      	b.n	800727a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	b2db      	uxtb	r3, r3
 8007270:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007274:	b2da      	uxtb	r2, r3
 8007276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007278:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800727e:	1c5a      	adds	r2, r3, #1
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007288:	b29b      	uxth	r3, r3
 800728a:	3b01      	subs	r3, #1
 800728c:	b29b      	uxth	r3, r3
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	4619      	mov	r1, r3
 8007292:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007294:	2b00      	cmp	r3, #0
 8007296:	d15d      	bne.n	8007354 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	68da      	ldr	r2, [r3, #12]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f022 0220 	bic.w	r2, r2, #32
 80072a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68da      	ldr	r2, [r3, #12]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80072b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	695a      	ldr	r2, [r3, #20]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f022 0201 	bic.w	r2, r2, #1
 80072c6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2220      	movs	r2, #32
 80072cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2200      	movs	r2, #0
 80072d4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d135      	bne.n	800734a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2200      	movs	r2, #0
 80072e2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	330c      	adds	r3, #12
 80072ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	e853 3f00 	ldrex	r3, [r3]
 80072f2:	613b      	str	r3, [r7, #16]
   return(result);
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	f023 0310 	bic.w	r3, r3, #16
 80072fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	330c      	adds	r3, #12
 8007302:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007304:	623a      	str	r2, [r7, #32]
 8007306:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007308:	69f9      	ldr	r1, [r7, #28]
 800730a:	6a3a      	ldr	r2, [r7, #32]
 800730c:	e841 2300 	strex	r3, r2, [r1]
 8007310:	61bb      	str	r3, [r7, #24]
   return(result);
 8007312:	69bb      	ldr	r3, [r7, #24]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d1e5      	bne.n	80072e4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 0310 	and.w	r3, r3, #16
 8007322:	2b10      	cmp	r3, #16
 8007324:	d10a      	bne.n	800733c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007326:	2300      	movs	r3, #0
 8007328:	60fb      	str	r3, [r7, #12]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	60fb      	str	r3, [r7, #12]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	60fb      	str	r3, [r7, #12]
 800733a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007340:	4619      	mov	r1, r3
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f7ff fca4 	bl	8006c90 <HAL_UARTEx_RxEventCallback>
 8007348:	e002      	b.n	8007350 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f7f9 f918 	bl	8000580 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007350:	2300      	movs	r3, #0
 8007352:	e002      	b.n	800735a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007354:	2300      	movs	r3, #0
 8007356:	e000      	b.n	800735a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007358:	2302      	movs	r3, #2
  }
}
 800735a:	4618      	mov	r0, r3
 800735c:	3730      	adds	r7, #48	@ 0x30
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
	...

08007364 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007364:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007368:	b0c0      	sub	sp, #256	@ 0x100
 800736a:	af00      	add	r7, sp, #0
 800736c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	691b      	ldr	r3, [r3, #16]
 8007378:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800737c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007380:	68d9      	ldr	r1, [r3, #12]
 8007382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	ea40 0301 	orr.w	r3, r0, r1
 800738c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800738e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007392:	689a      	ldr	r2, [r3, #8]
 8007394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007398:	691b      	ldr	r3, [r3, #16]
 800739a:	431a      	orrs	r2, r3
 800739c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073a0:	695b      	ldr	r3, [r3, #20]
 80073a2:	431a      	orrs	r2, r3
 80073a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073a8:	69db      	ldr	r3, [r3, #28]
 80073aa:	4313      	orrs	r3, r2
 80073ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80073b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80073bc:	f021 010c 	bic.w	r1, r1, #12
 80073c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80073ca:	430b      	orrs	r3, r1
 80073cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80073ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	695b      	ldr	r3, [r3, #20]
 80073d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80073da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073de:	6999      	ldr	r1, [r3, #24]
 80073e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073e4:	681a      	ldr	r2, [r3, #0]
 80073e6:	ea40 0301 	orr.w	r3, r0, r1
 80073ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80073ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	4b8f      	ldr	r3, [pc, #572]	@ (8007630 <UART_SetConfig+0x2cc>)
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d005      	beq.n	8007404 <UART_SetConfig+0xa0>
 80073f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	4b8d      	ldr	r3, [pc, #564]	@ (8007634 <UART_SetConfig+0x2d0>)
 8007400:	429a      	cmp	r2, r3
 8007402:	d104      	bne.n	800740e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007404:	f7fe fa06 	bl	8005814 <HAL_RCC_GetPCLK2Freq>
 8007408:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800740c:	e003      	b.n	8007416 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800740e:	f7fe f9ed 	bl	80057ec <HAL_RCC_GetPCLK1Freq>
 8007412:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800741a:	69db      	ldr	r3, [r3, #28]
 800741c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007420:	f040 810c 	bne.w	800763c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007424:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007428:	2200      	movs	r2, #0
 800742a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800742e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007432:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007436:	4622      	mov	r2, r4
 8007438:	462b      	mov	r3, r5
 800743a:	1891      	adds	r1, r2, r2
 800743c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800743e:	415b      	adcs	r3, r3
 8007440:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007442:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007446:	4621      	mov	r1, r4
 8007448:	eb12 0801 	adds.w	r8, r2, r1
 800744c:	4629      	mov	r1, r5
 800744e:	eb43 0901 	adc.w	r9, r3, r1
 8007452:	f04f 0200 	mov.w	r2, #0
 8007456:	f04f 0300 	mov.w	r3, #0
 800745a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800745e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007462:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007466:	4690      	mov	r8, r2
 8007468:	4699      	mov	r9, r3
 800746a:	4623      	mov	r3, r4
 800746c:	eb18 0303 	adds.w	r3, r8, r3
 8007470:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007474:	462b      	mov	r3, r5
 8007476:	eb49 0303 	adc.w	r3, r9, r3
 800747a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800747e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800748a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800748e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007492:	460b      	mov	r3, r1
 8007494:	18db      	adds	r3, r3, r3
 8007496:	653b      	str	r3, [r7, #80]	@ 0x50
 8007498:	4613      	mov	r3, r2
 800749a:	eb42 0303 	adc.w	r3, r2, r3
 800749e:	657b      	str	r3, [r7, #84]	@ 0x54
 80074a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80074a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80074a8:	f7f8 fe8e 	bl	80001c8 <__aeabi_uldivmod>
 80074ac:	4602      	mov	r2, r0
 80074ae:	460b      	mov	r3, r1
 80074b0:	4b61      	ldr	r3, [pc, #388]	@ (8007638 <UART_SetConfig+0x2d4>)
 80074b2:	fba3 2302 	umull	r2, r3, r3, r2
 80074b6:	095b      	lsrs	r3, r3, #5
 80074b8:	011c      	lsls	r4, r3, #4
 80074ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074be:	2200      	movs	r2, #0
 80074c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80074c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80074c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80074cc:	4642      	mov	r2, r8
 80074ce:	464b      	mov	r3, r9
 80074d0:	1891      	adds	r1, r2, r2
 80074d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80074d4:	415b      	adcs	r3, r3
 80074d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80074dc:	4641      	mov	r1, r8
 80074de:	eb12 0a01 	adds.w	sl, r2, r1
 80074e2:	4649      	mov	r1, r9
 80074e4:	eb43 0b01 	adc.w	fp, r3, r1
 80074e8:	f04f 0200 	mov.w	r2, #0
 80074ec:	f04f 0300 	mov.w	r3, #0
 80074f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80074f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80074f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80074fc:	4692      	mov	sl, r2
 80074fe:	469b      	mov	fp, r3
 8007500:	4643      	mov	r3, r8
 8007502:	eb1a 0303 	adds.w	r3, sl, r3
 8007506:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800750a:	464b      	mov	r3, r9
 800750c:	eb4b 0303 	adc.w	r3, fp, r3
 8007510:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007520:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007524:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007528:	460b      	mov	r3, r1
 800752a:	18db      	adds	r3, r3, r3
 800752c:	643b      	str	r3, [r7, #64]	@ 0x40
 800752e:	4613      	mov	r3, r2
 8007530:	eb42 0303 	adc.w	r3, r2, r3
 8007534:	647b      	str	r3, [r7, #68]	@ 0x44
 8007536:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800753a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800753e:	f7f8 fe43 	bl	80001c8 <__aeabi_uldivmod>
 8007542:	4602      	mov	r2, r0
 8007544:	460b      	mov	r3, r1
 8007546:	4611      	mov	r1, r2
 8007548:	4b3b      	ldr	r3, [pc, #236]	@ (8007638 <UART_SetConfig+0x2d4>)
 800754a:	fba3 2301 	umull	r2, r3, r3, r1
 800754e:	095b      	lsrs	r3, r3, #5
 8007550:	2264      	movs	r2, #100	@ 0x64
 8007552:	fb02 f303 	mul.w	r3, r2, r3
 8007556:	1acb      	subs	r3, r1, r3
 8007558:	00db      	lsls	r3, r3, #3
 800755a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800755e:	4b36      	ldr	r3, [pc, #216]	@ (8007638 <UART_SetConfig+0x2d4>)
 8007560:	fba3 2302 	umull	r2, r3, r3, r2
 8007564:	095b      	lsrs	r3, r3, #5
 8007566:	005b      	lsls	r3, r3, #1
 8007568:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800756c:	441c      	add	r4, r3
 800756e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007572:	2200      	movs	r2, #0
 8007574:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007578:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800757c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007580:	4642      	mov	r2, r8
 8007582:	464b      	mov	r3, r9
 8007584:	1891      	adds	r1, r2, r2
 8007586:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007588:	415b      	adcs	r3, r3
 800758a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800758c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007590:	4641      	mov	r1, r8
 8007592:	1851      	adds	r1, r2, r1
 8007594:	6339      	str	r1, [r7, #48]	@ 0x30
 8007596:	4649      	mov	r1, r9
 8007598:	414b      	adcs	r3, r1
 800759a:	637b      	str	r3, [r7, #52]	@ 0x34
 800759c:	f04f 0200 	mov.w	r2, #0
 80075a0:	f04f 0300 	mov.w	r3, #0
 80075a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80075a8:	4659      	mov	r1, fp
 80075aa:	00cb      	lsls	r3, r1, #3
 80075ac:	4651      	mov	r1, sl
 80075ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075b2:	4651      	mov	r1, sl
 80075b4:	00ca      	lsls	r2, r1, #3
 80075b6:	4610      	mov	r0, r2
 80075b8:	4619      	mov	r1, r3
 80075ba:	4603      	mov	r3, r0
 80075bc:	4642      	mov	r2, r8
 80075be:	189b      	adds	r3, r3, r2
 80075c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075c4:	464b      	mov	r3, r9
 80075c6:	460a      	mov	r2, r1
 80075c8:	eb42 0303 	adc.w	r3, r2, r3
 80075cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075d4:	685b      	ldr	r3, [r3, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80075dc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80075e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80075e4:	460b      	mov	r3, r1
 80075e6:	18db      	adds	r3, r3, r3
 80075e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80075ea:	4613      	mov	r3, r2
 80075ec:	eb42 0303 	adc.w	r3, r2, r3
 80075f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80075f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80075f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80075fa:	f7f8 fde5 	bl	80001c8 <__aeabi_uldivmod>
 80075fe:	4602      	mov	r2, r0
 8007600:	460b      	mov	r3, r1
 8007602:	4b0d      	ldr	r3, [pc, #52]	@ (8007638 <UART_SetConfig+0x2d4>)
 8007604:	fba3 1302 	umull	r1, r3, r3, r2
 8007608:	095b      	lsrs	r3, r3, #5
 800760a:	2164      	movs	r1, #100	@ 0x64
 800760c:	fb01 f303 	mul.w	r3, r1, r3
 8007610:	1ad3      	subs	r3, r2, r3
 8007612:	00db      	lsls	r3, r3, #3
 8007614:	3332      	adds	r3, #50	@ 0x32
 8007616:	4a08      	ldr	r2, [pc, #32]	@ (8007638 <UART_SetConfig+0x2d4>)
 8007618:	fba2 2303 	umull	r2, r3, r2, r3
 800761c:	095b      	lsrs	r3, r3, #5
 800761e:	f003 0207 	and.w	r2, r3, #7
 8007622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4422      	add	r2, r4
 800762a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800762c:	e106      	b.n	800783c <UART_SetConfig+0x4d8>
 800762e:	bf00      	nop
 8007630:	40011000 	.word	0x40011000
 8007634:	40011400 	.word	0x40011400
 8007638:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800763c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007640:	2200      	movs	r2, #0
 8007642:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007646:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800764a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800764e:	4642      	mov	r2, r8
 8007650:	464b      	mov	r3, r9
 8007652:	1891      	adds	r1, r2, r2
 8007654:	6239      	str	r1, [r7, #32]
 8007656:	415b      	adcs	r3, r3
 8007658:	627b      	str	r3, [r7, #36]	@ 0x24
 800765a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800765e:	4641      	mov	r1, r8
 8007660:	1854      	adds	r4, r2, r1
 8007662:	4649      	mov	r1, r9
 8007664:	eb43 0501 	adc.w	r5, r3, r1
 8007668:	f04f 0200 	mov.w	r2, #0
 800766c:	f04f 0300 	mov.w	r3, #0
 8007670:	00eb      	lsls	r3, r5, #3
 8007672:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007676:	00e2      	lsls	r2, r4, #3
 8007678:	4614      	mov	r4, r2
 800767a:	461d      	mov	r5, r3
 800767c:	4643      	mov	r3, r8
 800767e:	18e3      	adds	r3, r4, r3
 8007680:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007684:	464b      	mov	r3, r9
 8007686:	eb45 0303 	adc.w	r3, r5, r3
 800768a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800768e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800769a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800769e:	f04f 0200 	mov.w	r2, #0
 80076a2:	f04f 0300 	mov.w	r3, #0
 80076a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80076aa:	4629      	mov	r1, r5
 80076ac:	008b      	lsls	r3, r1, #2
 80076ae:	4621      	mov	r1, r4
 80076b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80076b4:	4621      	mov	r1, r4
 80076b6:	008a      	lsls	r2, r1, #2
 80076b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80076bc:	f7f8 fd84 	bl	80001c8 <__aeabi_uldivmod>
 80076c0:	4602      	mov	r2, r0
 80076c2:	460b      	mov	r3, r1
 80076c4:	4b60      	ldr	r3, [pc, #384]	@ (8007848 <UART_SetConfig+0x4e4>)
 80076c6:	fba3 2302 	umull	r2, r3, r3, r2
 80076ca:	095b      	lsrs	r3, r3, #5
 80076cc:	011c      	lsls	r4, r3, #4
 80076ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80076d2:	2200      	movs	r2, #0
 80076d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80076d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80076dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80076e0:	4642      	mov	r2, r8
 80076e2:	464b      	mov	r3, r9
 80076e4:	1891      	adds	r1, r2, r2
 80076e6:	61b9      	str	r1, [r7, #24]
 80076e8:	415b      	adcs	r3, r3
 80076ea:	61fb      	str	r3, [r7, #28]
 80076ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80076f0:	4641      	mov	r1, r8
 80076f2:	1851      	adds	r1, r2, r1
 80076f4:	6139      	str	r1, [r7, #16]
 80076f6:	4649      	mov	r1, r9
 80076f8:	414b      	adcs	r3, r1
 80076fa:	617b      	str	r3, [r7, #20]
 80076fc:	f04f 0200 	mov.w	r2, #0
 8007700:	f04f 0300 	mov.w	r3, #0
 8007704:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007708:	4659      	mov	r1, fp
 800770a:	00cb      	lsls	r3, r1, #3
 800770c:	4651      	mov	r1, sl
 800770e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007712:	4651      	mov	r1, sl
 8007714:	00ca      	lsls	r2, r1, #3
 8007716:	4610      	mov	r0, r2
 8007718:	4619      	mov	r1, r3
 800771a:	4603      	mov	r3, r0
 800771c:	4642      	mov	r2, r8
 800771e:	189b      	adds	r3, r3, r2
 8007720:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007724:	464b      	mov	r3, r9
 8007726:	460a      	mov	r2, r1
 8007728:	eb42 0303 	adc.w	r3, r2, r3
 800772c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	2200      	movs	r2, #0
 8007738:	67bb      	str	r3, [r7, #120]	@ 0x78
 800773a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800773c:	f04f 0200 	mov.w	r2, #0
 8007740:	f04f 0300 	mov.w	r3, #0
 8007744:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007748:	4649      	mov	r1, r9
 800774a:	008b      	lsls	r3, r1, #2
 800774c:	4641      	mov	r1, r8
 800774e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007752:	4641      	mov	r1, r8
 8007754:	008a      	lsls	r2, r1, #2
 8007756:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800775a:	f7f8 fd35 	bl	80001c8 <__aeabi_uldivmod>
 800775e:	4602      	mov	r2, r0
 8007760:	460b      	mov	r3, r1
 8007762:	4611      	mov	r1, r2
 8007764:	4b38      	ldr	r3, [pc, #224]	@ (8007848 <UART_SetConfig+0x4e4>)
 8007766:	fba3 2301 	umull	r2, r3, r3, r1
 800776a:	095b      	lsrs	r3, r3, #5
 800776c:	2264      	movs	r2, #100	@ 0x64
 800776e:	fb02 f303 	mul.w	r3, r2, r3
 8007772:	1acb      	subs	r3, r1, r3
 8007774:	011b      	lsls	r3, r3, #4
 8007776:	3332      	adds	r3, #50	@ 0x32
 8007778:	4a33      	ldr	r2, [pc, #204]	@ (8007848 <UART_SetConfig+0x4e4>)
 800777a:	fba2 2303 	umull	r2, r3, r2, r3
 800777e:	095b      	lsrs	r3, r3, #5
 8007780:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007784:	441c      	add	r4, r3
 8007786:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800778a:	2200      	movs	r2, #0
 800778c:	673b      	str	r3, [r7, #112]	@ 0x70
 800778e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007790:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007794:	4642      	mov	r2, r8
 8007796:	464b      	mov	r3, r9
 8007798:	1891      	adds	r1, r2, r2
 800779a:	60b9      	str	r1, [r7, #8]
 800779c:	415b      	adcs	r3, r3
 800779e:	60fb      	str	r3, [r7, #12]
 80077a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80077a4:	4641      	mov	r1, r8
 80077a6:	1851      	adds	r1, r2, r1
 80077a8:	6039      	str	r1, [r7, #0]
 80077aa:	4649      	mov	r1, r9
 80077ac:	414b      	adcs	r3, r1
 80077ae:	607b      	str	r3, [r7, #4]
 80077b0:	f04f 0200 	mov.w	r2, #0
 80077b4:	f04f 0300 	mov.w	r3, #0
 80077b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80077bc:	4659      	mov	r1, fp
 80077be:	00cb      	lsls	r3, r1, #3
 80077c0:	4651      	mov	r1, sl
 80077c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077c6:	4651      	mov	r1, sl
 80077c8:	00ca      	lsls	r2, r1, #3
 80077ca:	4610      	mov	r0, r2
 80077cc:	4619      	mov	r1, r3
 80077ce:	4603      	mov	r3, r0
 80077d0:	4642      	mov	r2, r8
 80077d2:	189b      	adds	r3, r3, r2
 80077d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80077d6:	464b      	mov	r3, r9
 80077d8:	460a      	mov	r2, r1
 80077da:	eb42 0303 	adc.w	r3, r2, r3
 80077de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80077e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80077ea:	667a      	str	r2, [r7, #100]	@ 0x64
 80077ec:	f04f 0200 	mov.w	r2, #0
 80077f0:	f04f 0300 	mov.w	r3, #0
 80077f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80077f8:	4649      	mov	r1, r9
 80077fa:	008b      	lsls	r3, r1, #2
 80077fc:	4641      	mov	r1, r8
 80077fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007802:	4641      	mov	r1, r8
 8007804:	008a      	lsls	r2, r1, #2
 8007806:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800780a:	f7f8 fcdd 	bl	80001c8 <__aeabi_uldivmod>
 800780e:	4602      	mov	r2, r0
 8007810:	460b      	mov	r3, r1
 8007812:	4b0d      	ldr	r3, [pc, #52]	@ (8007848 <UART_SetConfig+0x4e4>)
 8007814:	fba3 1302 	umull	r1, r3, r3, r2
 8007818:	095b      	lsrs	r3, r3, #5
 800781a:	2164      	movs	r1, #100	@ 0x64
 800781c:	fb01 f303 	mul.w	r3, r1, r3
 8007820:	1ad3      	subs	r3, r2, r3
 8007822:	011b      	lsls	r3, r3, #4
 8007824:	3332      	adds	r3, #50	@ 0x32
 8007826:	4a08      	ldr	r2, [pc, #32]	@ (8007848 <UART_SetConfig+0x4e4>)
 8007828:	fba2 2303 	umull	r2, r3, r2, r3
 800782c:	095b      	lsrs	r3, r3, #5
 800782e:	f003 020f 	and.w	r2, r3, #15
 8007832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	4422      	add	r2, r4
 800783a:	609a      	str	r2, [r3, #8]
}
 800783c:	bf00      	nop
 800783e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007842:	46bd      	mov	sp, r7
 8007844:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007848:	51eb851f 	.word	0x51eb851f

0800784c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800784c:	b084      	sub	sp, #16
 800784e:	b580      	push	{r7, lr}
 8007850:	b084      	sub	sp, #16
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
 8007856:	f107 001c 	add.w	r0, r7, #28
 800785a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800785e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007862:	2b01      	cmp	r3, #1
 8007864:	d123      	bne.n	80078ae <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800786a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800787a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800787e:	687a      	ldr	r2, [r7, #4]
 8007880:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800788e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007892:	2b01      	cmp	r3, #1
 8007894:	d105      	bne.n	80078a2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	68db      	ldr	r3, [r3, #12]
 800789a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f001 fae8 	bl	8008e78 <USB_CoreReset>
 80078a8:	4603      	mov	r3, r0
 80078aa:	73fb      	strb	r3, [r7, #15]
 80078ac:	e01b      	b.n	80078e6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	68db      	ldr	r3, [r3, #12]
 80078b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f001 fadc 	bl	8008e78 <USB_CoreReset>
 80078c0:	4603      	mov	r3, r0
 80078c2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80078c4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d106      	bne.n	80078da <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078d0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	639a      	str	r2, [r3, #56]	@ 0x38
 80078d8:	e005      	b.n	80078e6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078de:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80078e6:	7fbb      	ldrb	r3, [r7, #30]
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d10b      	bne.n	8007904 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	f043 0206 	orr.w	r2, r3, #6
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	f043 0220 	orr.w	r2, r3, #32
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007904:	7bfb      	ldrb	r3, [r7, #15]
}
 8007906:	4618      	mov	r0, r3
 8007908:	3710      	adds	r7, #16
 800790a:	46bd      	mov	sp, r7
 800790c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007910:	b004      	add	sp, #16
 8007912:	4770      	bx	lr

08007914 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007914:	b480      	push	{r7}
 8007916:	b087      	sub	sp, #28
 8007918:	af00      	add	r7, sp, #0
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	4613      	mov	r3, r2
 8007920:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007922:	79fb      	ldrb	r3, [r7, #7]
 8007924:	2b02      	cmp	r3, #2
 8007926:	d165      	bne.n	80079f4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	4a41      	ldr	r2, [pc, #260]	@ (8007a30 <USB_SetTurnaroundTime+0x11c>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d906      	bls.n	800793e <USB_SetTurnaroundTime+0x2a>
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	4a40      	ldr	r2, [pc, #256]	@ (8007a34 <USB_SetTurnaroundTime+0x120>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d202      	bcs.n	800793e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007938:	230f      	movs	r3, #15
 800793a:	617b      	str	r3, [r7, #20]
 800793c:	e062      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	4a3c      	ldr	r2, [pc, #240]	@ (8007a34 <USB_SetTurnaroundTime+0x120>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d306      	bcc.n	8007954 <USB_SetTurnaroundTime+0x40>
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	4a3b      	ldr	r2, [pc, #236]	@ (8007a38 <USB_SetTurnaroundTime+0x124>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d202      	bcs.n	8007954 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800794e:	230e      	movs	r3, #14
 8007950:	617b      	str	r3, [r7, #20]
 8007952:	e057      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	4a38      	ldr	r2, [pc, #224]	@ (8007a38 <USB_SetTurnaroundTime+0x124>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d306      	bcc.n	800796a <USB_SetTurnaroundTime+0x56>
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	4a37      	ldr	r2, [pc, #220]	@ (8007a3c <USB_SetTurnaroundTime+0x128>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d202      	bcs.n	800796a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007964:	230d      	movs	r3, #13
 8007966:	617b      	str	r3, [r7, #20]
 8007968:	e04c      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	4a33      	ldr	r2, [pc, #204]	@ (8007a3c <USB_SetTurnaroundTime+0x128>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d306      	bcc.n	8007980 <USB_SetTurnaroundTime+0x6c>
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	4a32      	ldr	r2, [pc, #200]	@ (8007a40 <USB_SetTurnaroundTime+0x12c>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d802      	bhi.n	8007980 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800797a:	230c      	movs	r3, #12
 800797c:	617b      	str	r3, [r7, #20]
 800797e:	e041      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	4a2f      	ldr	r2, [pc, #188]	@ (8007a40 <USB_SetTurnaroundTime+0x12c>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d906      	bls.n	8007996 <USB_SetTurnaroundTime+0x82>
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	4a2e      	ldr	r2, [pc, #184]	@ (8007a44 <USB_SetTurnaroundTime+0x130>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d802      	bhi.n	8007996 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007990:	230b      	movs	r3, #11
 8007992:	617b      	str	r3, [r7, #20]
 8007994:	e036      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	4a2a      	ldr	r2, [pc, #168]	@ (8007a44 <USB_SetTurnaroundTime+0x130>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d906      	bls.n	80079ac <USB_SetTurnaroundTime+0x98>
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	4a29      	ldr	r2, [pc, #164]	@ (8007a48 <USB_SetTurnaroundTime+0x134>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d802      	bhi.n	80079ac <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80079a6:	230a      	movs	r3, #10
 80079a8:	617b      	str	r3, [r7, #20]
 80079aa:	e02b      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	4a26      	ldr	r2, [pc, #152]	@ (8007a48 <USB_SetTurnaroundTime+0x134>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d906      	bls.n	80079c2 <USB_SetTurnaroundTime+0xae>
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	4a25      	ldr	r2, [pc, #148]	@ (8007a4c <USB_SetTurnaroundTime+0x138>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d202      	bcs.n	80079c2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80079bc:	2309      	movs	r3, #9
 80079be:	617b      	str	r3, [r7, #20]
 80079c0:	e020      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	4a21      	ldr	r2, [pc, #132]	@ (8007a4c <USB_SetTurnaroundTime+0x138>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d306      	bcc.n	80079d8 <USB_SetTurnaroundTime+0xc4>
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	4a20      	ldr	r2, [pc, #128]	@ (8007a50 <USB_SetTurnaroundTime+0x13c>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d802      	bhi.n	80079d8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80079d2:	2308      	movs	r3, #8
 80079d4:	617b      	str	r3, [r7, #20]
 80079d6:	e015      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	4a1d      	ldr	r2, [pc, #116]	@ (8007a50 <USB_SetTurnaroundTime+0x13c>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d906      	bls.n	80079ee <USB_SetTurnaroundTime+0xda>
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	4a1c      	ldr	r2, [pc, #112]	@ (8007a54 <USB_SetTurnaroundTime+0x140>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d202      	bcs.n	80079ee <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80079e8:	2307      	movs	r3, #7
 80079ea:	617b      	str	r3, [r7, #20]
 80079ec:	e00a      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80079ee:	2306      	movs	r3, #6
 80079f0:	617b      	str	r3, [r7, #20]
 80079f2:	e007      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80079f4:	79fb      	ldrb	r3, [r7, #7]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d102      	bne.n	8007a00 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80079fa:	2309      	movs	r3, #9
 80079fc:	617b      	str	r3, [r7, #20]
 80079fe:	e001      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007a00:	2309      	movs	r3, #9
 8007a02:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	68db      	ldr	r3, [r3, #12]
 8007a08:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	68da      	ldr	r2, [r3, #12]
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	029b      	lsls	r3, r3, #10
 8007a18:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007a1c:	431a      	orrs	r2, r3
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007a22:	2300      	movs	r3, #0
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	371c      	adds	r7, #28
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr
 8007a30:	00d8acbf 	.word	0x00d8acbf
 8007a34:	00e4e1c0 	.word	0x00e4e1c0
 8007a38:	00f42400 	.word	0x00f42400
 8007a3c:	01067380 	.word	0x01067380
 8007a40:	011a499f 	.word	0x011a499f
 8007a44:	01312cff 	.word	0x01312cff
 8007a48:	014ca43f 	.word	0x014ca43f
 8007a4c:	016e3600 	.word	0x016e3600
 8007a50:	01a6ab1f 	.word	0x01a6ab1f
 8007a54:	01e84800 	.word	0x01e84800

08007a58 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	f043 0201 	orr.w	r2, r3, #1
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007a6c:	2300      	movs	r3, #0
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	370c      	adds	r7, #12
 8007a72:	46bd      	mov	sp, r7
 8007a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a78:	4770      	bx	lr

08007a7a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007a7a:	b480      	push	{r7}
 8007a7c:	b083      	sub	sp, #12
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	689b      	ldr	r3, [r3, #8]
 8007a86:	f023 0201 	bic.w	r2, r3, #1
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007a8e:	2300      	movs	r3, #0
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	370c      	adds	r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007ab8:	78fb      	ldrb	r3, [r7, #3]
 8007aba:	2b01      	cmp	r3, #1
 8007abc:	d115      	bne.n	8007aea <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	68db      	ldr	r3, [r3, #12]
 8007ac2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007aca:	200a      	movs	r0, #10
 8007acc:	f7f9 fbca 	bl	8001264 <HAL_Delay>
      ms += 10U;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	330a      	adds	r3, #10
 8007ad4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f001 f93f 	bl	8008d5a <USB_GetMode>
 8007adc:	4603      	mov	r3, r0
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d01e      	beq.n	8007b20 <USB_SetCurrentMode+0x84>
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2bc7      	cmp	r3, #199	@ 0xc7
 8007ae6:	d9f0      	bls.n	8007aca <USB_SetCurrentMode+0x2e>
 8007ae8:	e01a      	b.n	8007b20 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007aea:	78fb      	ldrb	r3, [r7, #3]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d115      	bne.n	8007b1c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	68db      	ldr	r3, [r3, #12]
 8007af4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007afc:	200a      	movs	r0, #10
 8007afe:	f7f9 fbb1 	bl	8001264 <HAL_Delay>
      ms += 10U;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	330a      	adds	r3, #10
 8007b06:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f001 f926 	bl	8008d5a <USB_GetMode>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d005      	beq.n	8007b20 <USB_SetCurrentMode+0x84>
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2bc7      	cmp	r3, #199	@ 0xc7
 8007b18:	d9f0      	bls.n	8007afc <USB_SetCurrentMode+0x60>
 8007b1a:	e001      	b.n	8007b20 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e005      	b.n	8007b2c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2bc8      	cmp	r3, #200	@ 0xc8
 8007b24:	d101      	bne.n	8007b2a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	e000      	b.n	8007b2c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007b2a:	2300      	movs	r3, #0
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3710      	adds	r7, #16
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007b34:	b084      	sub	sp, #16
 8007b36:	b580      	push	{r7, lr}
 8007b38:	b086      	sub	sp, #24
 8007b3a:	af00      	add	r7, sp, #0
 8007b3c:	6078      	str	r0, [r7, #4]
 8007b3e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007b42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007b46:	2300      	movs	r3, #0
 8007b48:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007b4e:	2300      	movs	r3, #0
 8007b50:	613b      	str	r3, [r7, #16]
 8007b52:	e009      	b.n	8007b68 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007b54:	687a      	ldr	r2, [r7, #4]
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	3340      	adds	r3, #64	@ 0x40
 8007b5a:	009b      	lsls	r3, r3, #2
 8007b5c:	4413      	add	r3, r2
 8007b5e:	2200      	movs	r2, #0
 8007b60:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	3301      	adds	r3, #1
 8007b66:	613b      	str	r3, [r7, #16]
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	2b0e      	cmp	r3, #14
 8007b6c:	d9f2      	bls.n	8007b54 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007b6e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d11c      	bne.n	8007bb0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	68fa      	ldr	r2, [r7, #12]
 8007b80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b84:	f043 0302 	orr.w	r3, r3, #2
 8007b88:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b8e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b9a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ba6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	639a      	str	r2, [r3, #56]	@ 0x38
 8007bae:	e00b      	b.n	8007bc8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bb4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bc0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007bce:	461a      	mov	r2, r3
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007bd4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d10d      	bne.n	8007bf8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007bdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d104      	bne.n	8007bee <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007be4:	2100      	movs	r1, #0
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f000 f968 	bl	8007ebc <USB_SetDevSpeed>
 8007bec:	e008      	b.n	8007c00 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007bee:	2101      	movs	r1, #1
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f000 f963 	bl	8007ebc <USB_SetDevSpeed>
 8007bf6:	e003      	b.n	8007c00 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007bf8:	2103      	movs	r1, #3
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 f95e 	bl	8007ebc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007c00:	2110      	movs	r1, #16
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 f8fa 	bl	8007dfc <USB_FlushTxFifo>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d001      	beq.n	8007c12 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 f924 	bl	8007e60 <USB_FlushRxFifo>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d001      	beq.n	8007c22 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c28:	461a      	mov	r2, r3
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c34:	461a      	mov	r2, r3
 8007c36:	2300      	movs	r3, #0
 8007c38:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c40:	461a      	mov	r2, r3
 8007c42:	2300      	movs	r3, #0
 8007c44:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007c46:	2300      	movs	r3, #0
 8007c48:	613b      	str	r3, [r7, #16]
 8007c4a:	e043      	b.n	8007cd4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	015a      	lsls	r2, r3, #5
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	4413      	add	r3, r2
 8007c54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c62:	d118      	bne.n	8007c96 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d10a      	bne.n	8007c80 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	015a      	lsls	r2, r3, #5
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	4413      	add	r3, r2
 8007c72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c76:	461a      	mov	r2, r3
 8007c78:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007c7c:	6013      	str	r3, [r2, #0]
 8007c7e:	e013      	b.n	8007ca8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	015a      	lsls	r2, r3, #5
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	4413      	add	r3, r2
 8007c88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c8c:	461a      	mov	r2, r3
 8007c8e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007c92:	6013      	str	r3, [r2, #0]
 8007c94:	e008      	b.n	8007ca8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	015a      	lsls	r2, r3, #5
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	4413      	add	r3, r2
 8007c9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ca2:	461a      	mov	r2, r3
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	015a      	lsls	r2, r3, #5
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	4413      	add	r3, r2
 8007cb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	015a      	lsls	r2, r3, #5
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	4413      	add	r3, r2
 8007cc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007ccc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	3301      	adds	r3, #1
 8007cd2:	613b      	str	r3, [r7, #16]
 8007cd4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007cd8:	461a      	mov	r2, r3
 8007cda:	693b      	ldr	r3, [r7, #16]
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d3b5      	bcc.n	8007c4c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	613b      	str	r3, [r7, #16]
 8007ce4:	e043      	b.n	8007d6e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	015a      	lsls	r2, r3, #5
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	4413      	add	r3, r2
 8007cee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007cf8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007cfc:	d118      	bne.n	8007d30 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d10a      	bne.n	8007d1a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	015a      	lsls	r2, r3, #5
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	4413      	add	r3, r2
 8007d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d10:	461a      	mov	r2, r3
 8007d12:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007d16:	6013      	str	r3, [r2, #0]
 8007d18:	e013      	b.n	8007d42 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	015a      	lsls	r2, r3, #5
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	4413      	add	r3, r2
 8007d22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d26:	461a      	mov	r2, r3
 8007d28:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007d2c:	6013      	str	r3, [r2, #0]
 8007d2e:	e008      	b.n	8007d42 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	015a      	lsls	r2, r3, #5
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	4413      	add	r3, r2
 8007d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d3c:	461a      	mov	r2, r3
 8007d3e:	2300      	movs	r3, #0
 8007d40:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	015a      	lsls	r2, r3, #5
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	4413      	add	r3, r2
 8007d4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d4e:	461a      	mov	r2, r3
 8007d50:	2300      	movs	r3, #0
 8007d52:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	015a      	lsls	r2, r3, #5
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	4413      	add	r3, r2
 8007d5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d60:	461a      	mov	r2, r3
 8007d62:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007d66:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	613b      	str	r3, [r7, #16]
 8007d6e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007d72:	461a      	mov	r2, r3
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d3b5      	bcc.n	8007ce6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d80:	691b      	ldr	r3, [r3, #16]
 8007d82:	68fa      	ldr	r2, [r7, #12]
 8007d84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007d88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d8c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2200      	movs	r2, #0
 8007d92:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007d9a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007d9c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d105      	bne.n	8007db0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	699b      	ldr	r3, [r3, #24]
 8007da8:	f043 0210 	orr.w	r2, r3, #16
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	699a      	ldr	r2, [r3, #24]
 8007db4:	4b10      	ldr	r3, [pc, #64]	@ (8007df8 <USB_DevInit+0x2c4>)
 8007db6:	4313      	orrs	r3, r2
 8007db8:	687a      	ldr	r2, [r7, #4]
 8007dba:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007dbc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d005      	beq.n	8007dd0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	699b      	ldr	r3, [r3, #24]
 8007dc8:	f043 0208 	orr.w	r2, r3, #8
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007dd0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d107      	bne.n	8007de8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	699b      	ldr	r3, [r3, #24]
 8007ddc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007de0:	f043 0304 	orr.w	r3, r3, #4
 8007de4:	687a      	ldr	r2, [r7, #4]
 8007de6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007de8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3718      	adds	r7, #24
 8007dee:	46bd      	mov	sp, r7
 8007df0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007df4:	b004      	add	sp, #16
 8007df6:	4770      	bx	lr
 8007df8:	803c3800 	.word	0x803c3800

08007dfc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b085      	sub	sp, #20
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007e06:	2300      	movs	r3, #0
 8007e08:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	3301      	adds	r3, #1
 8007e0e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e16:	d901      	bls.n	8007e1c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007e18:	2303      	movs	r3, #3
 8007e1a:	e01b      	b.n	8007e54 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	691b      	ldr	r3, [r3, #16]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	daf2      	bge.n	8007e0a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007e24:	2300      	movs	r3, #0
 8007e26:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	019b      	lsls	r3, r3, #6
 8007e2c:	f043 0220 	orr.w	r2, r3, #32
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	3301      	adds	r3, #1
 8007e38:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e40:	d901      	bls.n	8007e46 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007e42:	2303      	movs	r3, #3
 8007e44:	e006      	b.n	8007e54 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	691b      	ldr	r3, [r3, #16]
 8007e4a:	f003 0320 	and.w	r3, r3, #32
 8007e4e:	2b20      	cmp	r3, #32
 8007e50:	d0f0      	beq.n	8007e34 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007e52:	2300      	movs	r3, #0
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3714      	adds	r7, #20
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5e:	4770      	bx	lr

08007e60 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b085      	sub	sp, #20
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	3301      	adds	r3, #1
 8007e70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e78:	d901      	bls.n	8007e7e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007e7a:	2303      	movs	r3, #3
 8007e7c:	e018      	b.n	8007eb0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	691b      	ldr	r3, [r3, #16]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	daf2      	bge.n	8007e6c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007e86:	2300      	movs	r3, #0
 8007e88:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2210      	movs	r2, #16
 8007e8e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	3301      	adds	r3, #1
 8007e94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e9c:	d901      	bls.n	8007ea2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007e9e:	2303      	movs	r3, #3
 8007ea0:	e006      	b.n	8007eb0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	691b      	ldr	r3, [r3, #16]
 8007ea6:	f003 0310 	and.w	r3, r3, #16
 8007eaa:	2b10      	cmp	r3, #16
 8007eac:	d0f0      	beq.n	8007e90 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3714      	adds	r7, #20
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b085      	sub	sp, #20
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	460b      	mov	r3, r1
 8007ec6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	78fb      	ldrb	r3, [r7, #3]
 8007ed6:	68f9      	ldr	r1, [r7, #12]
 8007ed8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007edc:	4313      	orrs	r3, r2
 8007ede:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007ee0:	2300      	movs	r3, #0
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	3714      	adds	r7, #20
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eec:	4770      	bx	lr

08007eee <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007eee:	b480      	push	{r7}
 8007ef0:	b087      	sub	sp, #28
 8007ef2:	af00      	add	r7, sp, #0
 8007ef4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	f003 0306 	and.w	r3, r3, #6
 8007f06:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d102      	bne.n	8007f14 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	75fb      	strb	r3, [r7, #23]
 8007f12:	e00a      	b.n	8007f2a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2b02      	cmp	r3, #2
 8007f18:	d002      	beq.n	8007f20 <USB_GetDevSpeed+0x32>
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2b06      	cmp	r3, #6
 8007f1e:	d102      	bne.n	8007f26 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007f20:	2302      	movs	r3, #2
 8007f22:	75fb      	strb	r3, [r7, #23]
 8007f24:	e001      	b.n	8007f2a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007f26:	230f      	movs	r3, #15
 8007f28:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	371c      	adds	r7, #28
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr

08007f38 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b085      	sub	sp, #20
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	781b      	ldrb	r3, [r3, #0]
 8007f4a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	785b      	ldrb	r3, [r3, #1]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d13a      	bne.n	8007fca <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f5a:	69da      	ldr	r2, [r3, #28]
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	f003 030f 	and.w	r3, r3, #15
 8007f64:	2101      	movs	r1, #1
 8007f66:	fa01 f303 	lsl.w	r3, r1, r3
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	68f9      	ldr	r1, [r7, #12]
 8007f6e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007f72:	4313      	orrs	r3, r2
 8007f74:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	015a      	lsls	r2, r3, #5
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	4413      	add	r3, r2
 8007f7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d155      	bne.n	8008038 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	015a      	lsls	r2, r3, #5
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	4413      	add	r3, r2
 8007f94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f98:	681a      	ldr	r2, [r3, #0]
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	689b      	ldr	r3, [r3, #8]
 8007f9e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	791b      	ldrb	r3, [r3, #4]
 8007fa6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007fa8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	059b      	lsls	r3, r3, #22
 8007fae:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	68ba      	ldr	r2, [r7, #8]
 8007fb4:	0151      	lsls	r1, r2, #5
 8007fb6:	68fa      	ldr	r2, [r7, #12]
 8007fb8:	440a      	add	r2, r1
 8007fba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007fc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fc6:	6013      	str	r3, [r2, #0]
 8007fc8:	e036      	b.n	8008038 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fd0:	69da      	ldr	r2, [r3, #28]
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	781b      	ldrb	r3, [r3, #0]
 8007fd6:	f003 030f 	and.w	r3, r3, #15
 8007fda:	2101      	movs	r1, #1
 8007fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8007fe0:	041b      	lsls	r3, r3, #16
 8007fe2:	68f9      	ldr	r1, [r7, #12]
 8007fe4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	015a      	lsls	r2, r3, #5
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	4413      	add	r3, r2
 8007ff4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d11a      	bne.n	8008038 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	015a      	lsls	r2, r3, #5
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	4413      	add	r3, r2
 800800a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	689b      	ldr	r3, [r3, #8]
 8008014:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	791b      	ldrb	r3, [r3, #4]
 800801c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800801e:	430b      	orrs	r3, r1
 8008020:	4313      	orrs	r3, r2
 8008022:	68ba      	ldr	r2, [r7, #8]
 8008024:	0151      	lsls	r1, r2, #5
 8008026:	68fa      	ldr	r2, [r7, #12]
 8008028:	440a      	add	r2, r1
 800802a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800802e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008032:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008036:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008038:	2300      	movs	r3, #0
}
 800803a:	4618      	mov	r0, r3
 800803c:	3714      	adds	r7, #20
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr
	...

08008048 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008048:	b480      	push	{r7}
 800804a:	b085      	sub	sp, #20
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	781b      	ldrb	r3, [r3, #0]
 800805a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	785b      	ldrb	r3, [r3, #1]
 8008060:	2b01      	cmp	r3, #1
 8008062:	d161      	bne.n	8008128 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	015a      	lsls	r2, r3, #5
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	4413      	add	r3, r2
 800806c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008076:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800807a:	d11f      	bne.n	80080bc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	015a      	lsls	r2, r3, #5
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	4413      	add	r3, r2
 8008084:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	68ba      	ldr	r2, [r7, #8]
 800808c:	0151      	lsls	r1, r2, #5
 800808e:	68fa      	ldr	r2, [r7, #12]
 8008090:	440a      	add	r2, r1
 8008092:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008096:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800809a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	015a      	lsls	r2, r3, #5
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	4413      	add	r3, r2
 80080a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	68ba      	ldr	r2, [r7, #8]
 80080ac:	0151      	lsls	r1, r2, #5
 80080ae:	68fa      	ldr	r2, [r7, #12]
 80080b0:	440a      	add	r2, r1
 80080b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80080ba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	f003 030f 	and.w	r3, r3, #15
 80080cc:	2101      	movs	r1, #1
 80080ce:	fa01 f303 	lsl.w	r3, r1, r3
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	43db      	mvns	r3, r3
 80080d6:	68f9      	ldr	r1, [r7, #12]
 80080d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80080dc:	4013      	ands	r3, r2
 80080de:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080e6:	69da      	ldr	r2, [r3, #28]
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	781b      	ldrb	r3, [r3, #0]
 80080ec:	f003 030f 	and.w	r3, r3, #15
 80080f0:	2101      	movs	r1, #1
 80080f2:	fa01 f303 	lsl.w	r3, r1, r3
 80080f6:	b29b      	uxth	r3, r3
 80080f8:	43db      	mvns	r3, r3
 80080fa:	68f9      	ldr	r1, [r7, #12]
 80080fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008100:	4013      	ands	r3, r2
 8008102:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	015a      	lsls	r2, r3, #5
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	4413      	add	r3, r2
 800810c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	0159      	lsls	r1, r3, #5
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	440b      	add	r3, r1
 800811a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800811e:	4619      	mov	r1, r3
 8008120:	4b35      	ldr	r3, [pc, #212]	@ (80081f8 <USB_DeactivateEndpoint+0x1b0>)
 8008122:	4013      	ands	r3, r2
 8008124:	600b      	str	r3, [r1, #0]
 8008126:	e060      	b.n	80081ea <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	015a      	lsls	r2, r3, #5
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	4413      	add	r3, r2
 8008130:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800813a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800813e:	d11f      	bne.n	8008180 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	015a      	lsls	r2, r3, #5
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	4413      	add	r3, r2
 8008148:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	68ba      	ldr	r2, [r7, #8]
 8008150:	0151      	lsls	r1, r2, #5
 8008152:	68fa      	ldr	r2, [r7, #12]
 8008154:	440a      	add	r2, r1
 8008156:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800815a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800815e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	015a      	lsls	r2, r3, #5
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	4413      	add	r3, r2
 8008168:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	68ba      	ldr	r2, [r7, #8]
 8008170:	0151      	lsls	r1, r2, #5
 8008172:	68fa      	ldr	r2, [r7, #12]
 8008174:	440a      	add	r2, r1
 8008176:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800817a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800817e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008186:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	781b      	ldrb	r3, [r3, #0]
 800818c:	f003 030f 	and.w	r3, r3, #15
 8008190:	2101      	movs	r1, #1
 8008192:	fa01 f303 	lsl.w	r3, r1, r3
 8008196:	041b      	lsls	r3, r3, #16
 8008198:	43db      	mvns	r3, r3
 800819a:	68f9      	ldr	r1, [r7, #12]
 800819c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081a0:	4013      	ands	r3, r2
 80081a2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081aa:	69da      	ldr	r2, [r3, #28]
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	781b      	ldrb	r3, [r3, #0]
 80081b0:	f003 030f 	and.w	r3, r3, #15
 80081b4:	2101      	movs	r1, #1
 80081b6:	fa01 f303 	lsl.w	r3, r1, r3
 80081ba:	041b      	lsls	r3, r3, #16
 80081bc:	43db      	mvns	r3, r3
 80081be:	68f9      	ldr	r1, [r7, #12]
 80081c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081c4:	4013      	ands	r3, r2
 80081c6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	015a      	lsls	r2, r3, #5
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	4413      	add	r3, r2
 80081d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081d4:	681a      	ldr	r2, [r3, #0]
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	0159      	lsls	r1, r3, #5
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	440b      	add	r3, r1
 80081de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081e2:	4619      	mov	r1, r3
 80081e4:	4b05      	ldr	r3, [pc, #20]	@ (80081fc <USB_DeactivateEndpoint+0x1b4>)
 80081e6:	4013      	ands	r3, r2
 80081e8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80081ea:	2300      	movs	r3, #0
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3714      	adds	r7, #20
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr
 80081f8:	ec337800 	.word	0xec337800
 80081fc:	eff37800 	.word	0xeff37800

08008200 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b08a      	sub	sp, #40	@ 0x28
 8008204:	af02      	add	r7, sp, #8
 8008206:	60f8      	str	r0, [r7, #12]
 8008208:	60b9      	str	r1, [r7, #8]
 800820a:	4613      	mov	r3, r2
 800820c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	781b      	ldrb	r3, [r3, #0]
 8008216:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	785b      	ldrb	r3, [r3, #1]
 800821c:	2b01      	cmp	r3, #1
 800821e:	f040 817f 	bne.w	8008520 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	691b      	ldr	r3, [r3, #16]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d132      	bne.n	8008290 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800822a:	69bb      	ldr	r3, [r7, #24]
 800822c:	015a      	lsls	r2, r3, #5
 800822e:	69fb      	ldr	r3, [r7, #28]
 8008230:	4413      	add	r3, r2
 8008232:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008236:	691b      	ldr	r3, [r3, #16]
 8008238:	69ba      	ldr	r2, [r7, #24]
 800823a:	0151      	lsls	r1, r2, #5
 800823c:	69fa      	ldr	r2, [r7, #28]
 800823e:	440a      	add	r2, r1
 8008240:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008244:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008248:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800824c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800824e:	69bb      	ldr	r3, [r7, #24]
 8008250:	015a      	lsls	r2, r3, #5
 8008252:	69fb      	ldr	r3, [r7, #28]
 8008254:	4413      	add	r3, r2
 8008256:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800825a:	691b      	ldr	r3, [r3, #16]
 800825c:	69ba      	ldr	r2, [r7, #24]
 800825e:	0151      	lsls	r1, r2, #5
 8008260:	69fa      	ldr	r2, [r7, #28]
 8008262:	440a      	add	r2, r1
 8008264:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008268:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800826c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800826e:	69bb      	ldr	r3, [r7, #24]
 8008270:	015a      	lsls	r2, r3, #5
 8008272:	69fb      	ldr	r3, [r7, #28]
 8008274:	4413      	add	r3, r2
 8008276:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800827a:	691b      	ldr	r3, [r3, #16]
 800827c:	69ba      	ldr	r2, [r7, #24]
 800827e:	0151      	lsls	r1, r2, #5
 8008280:	69fa      	ldr	r2, [r7, #28]
 8008282:	440a      	add	r2, r1
 8008284:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008288:	0cdb      	lsrs	r3, r3, #19
 800828a:	04db      	lsls	r3, r3, #19
 800828c:	6113      	str	r3, [r2, #16]
 800828e:	e097      	b.n	80083c0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008290:	69bb      	ldr	r3, [r7, #24]
 8008292:	015a      	lsls	r2, r3, #5
 8008294:	69fb      	ldr	r3, [r7, #28]
 8008296:	4413      	add	r3, r2
 8008298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800829c:	691b      	ldr	r3, [r3, #16]
 800829e:	69ba      	ldr	r2, [r7, #24]
 80082a0:	0151      	lsls	r1, r2, #5
 80082a2:	69fa      	ldr	r2, [r7, #28]
 80082a4:	440a      	add	r2, r1
 80082a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082aa:	0cdb      	lsrs	r3, r3, #19
 80082ac:	04db      	lsls	r3, r3, #19
 80082ae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80082b0:	69bb      	ldr	r3, [r7, #24]
 80082b2:	015a      	lsls	r2, r3, #5
 80082b4:	69fb      	ldr	r3, [r7, #28]
 80082b6:	4413      	add	r3, r2
 80082b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	69ba      	ldr	r2, [r7, #24]
 80082c0:	0151      	lsls	r1, r2, #5
 80082c2:	69fa      	ldr	r2, [r7, #28]
 80082c4:	440a      	add	r2, r1
 80082c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082ca:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80082ce:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80082d2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80082d4:	69bb      	ldr	r3, [r7, #24]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d11a      	bne.n	8008310 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	691a      	ldr	r2, [r3, #16]
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d903      	bls.n	80082ee <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	689a      	ldr	r2, [r3, #8]
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80082ee:	69bb      	ldr	r3, [r7, #24]
 80082f0:	015a      	lsls	r2, r3, #5
 80082f2:	69fb      	ldr	r3, [r7, #28]
 80082f4:	4413      	add	r3, r2
 80082f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082fa:	691b      	ldr	r3, [r3, #16]
 80082fc:	69ba      	ldr	r2, [r7, #24]
 80082fe:	0151      	lsls	r1, r2, #5
 8008300:	69fa      	ldr	r2, [r7, #28]
 8008302:	440a      	add	r2, r1
 8008304:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008308:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800830c:	6113      	str	r3, [r2, #16]
 800830e:	e044      	b.n	800839a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	691a      	ldr	r2, [r3, #16]
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	689b      	ldr	r3, [r3, #8]
 8008318:	4413      	add	r3, r2
 800831a:	1e5a      	subs	r2, r3, #1
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	fbb2 f3f3 	udiv	r3, r2, r3
 8008324:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8008326:	69bb      	ldr	r3, [r7, #24]
 8008328:	015a      	lsls	r2, r3, #5
 800832a:	69fb      	ldr	r3, [r7, #28]
 800832c:	4413      	add	r3, r2
 800832e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008332:	691a      	ldr	r2, [r3, #16]
 8008334:	8afb      	ldrh	r3, [r7, #22]
 8008336:	04d9      	lsls	r1, r3, #19
 8008338:	4ba4      	ldr	r3, [pc, #656]	@ (80085cc <USB_EPStartXfer+0x3cc>)
 800833a:	400b      	ands	r3, r1
 800833c:	69b9      	ldr	r1, [r7, #24]
 800833e:	0148      	lsls	r0, r1, #5
 8008340:	69f9      	ldr	r1, [r7, #28]
 8008342:	4401      	add	r1, r0
 8008344:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008348:	4313      	orrs	r3, r2
 800834a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	791b      	ldrb	r3, [r3, #4]
 8008350:	2b01      	cmp	r3, #1
 8008352:	d122      	bne.n	800839a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008354:	69bb      	ldr	r3, [r7, #24]
 8008356:	015a      	lsls	r2, r3, #5
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	4413      	add	r3, r2
 800835c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008360:	691b      	ldr	r3, [r3, #16]
 8008362:	69ba      	ldr	r2, [r7, #24]
 8008364:	0151      	lsls	r1, r2, #5
 8008366:	69fa      	ldr	r2, [r7, #28]
 8008368:	440a      	add	r2, r1
 800836a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800836e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008372:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8008374:	69bb      	ldr	r3, [r7, #24]
 8008376:	015a      	lsls	r2, r3, #5
 8008378:	69fb      	ldr	r3, [r7, #28]
 800837a:	4413      	add	r3, r2
 800837c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008380:	691a      	ldr	r2, [r3, #16]
 8008382:	8afb      	ldrh	r3, [r7, #22]
 8008384:	075b      	lsls	r3, r3, #29
 8008386:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800838a:	69b9      	ldr	r1, [r7, #24]
 800838c:	0148      	lsls	r0, r1, #5
 800838e:	69f9      	ldr	r1, [r7, #28]
 8008390:	4401      	add	r1, r0
 8008392:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008396:	4313      	orrs	r3, r2
 8008398:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800839a:	69bb      	ldr	r3, [r7, #24]
 800839c:	015a      	lsls	r2, r3, #5
 800839e:	69fb      	ldr	r3, [r7, #28]
 80083a0:	4413      	add	r3, r2
 80083a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083a6:	691a      	ldr	r2, [r3, #16]
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	691b      	ldr	r3, [r3, #16]
 80083ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083b0:	69b9      	ldr	r1, [r7, #24]
 80083b2:	0148      	lsls	r0, r1, #5
 80083b4:	69f9      	ldr	r1, [r7, #28]
 80083b6:	4401      	add	r1, r0
 80083b8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80083bc:	4313      	orrs	r3, r2
 80083be:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80083c0:	79fb      	ldrb	r3, [r7, #7]
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	d14b      	bne.n	800845e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	69db      	ldr	r3, [r3, #28]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d009      	beq.n	80083e2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80083ce:	69bb      	ldr	r3, [r7, #24]
 80083d0:	015a      	lsls	r2, r3, #5
 80083d2:	69fb      	ldr	r3, [r7, #28]
 80083d4:	4413      	add	r3, r2
 80083d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083da:	461a      	mov	r2, r3
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	69db      	ldr	r3, [r3, #28]
 80083e0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	791b      	ldrb	r3, [r3, #4]
 80083e6:	2b01      	cmp	r3, #1
 80083e8:	d128      	bne.n	800843c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80083ea:	69fb      	ldr	r3, [r7, #28]
 80083ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083f0:	689b      	ldr	r3, [r3, #8]
 80083f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d110      	bne.n	800841c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80083fa:	69bb      	ldr	r3, [r7, #24]
 80083fc:	015a      	lsls	r2, r3, #5
 80083fe:	69fb      	ldr	r3, [r7, #28]
 8008400:	4413      	add	r3, r2
 8008402:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	69ba      	ldr	r2, [r7, #24]
 800840a:	0151      	lsls	r1, r2, #5
 800840c:	69fa      	ldr	r2, [r7, #28]
 800840e:	440a      	add	r2, r1
 8008410:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008414:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008418:	6013      	str	r3, [r2, #0]
 800841a:	e00f      	b.n	800843c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800841c:	69bb      	ldr	r3, [r7, #24]
 800841e:	015a      	lsls	r2, r3, #5
 8008420:	69fb      	ldr	r3, [r7, #28]
 8008422:	4413      	add	r3, r2
 8008424:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	69ba      	ldr	r2, [r7, #24]
 800842c:	0151      	lsls	r1, r2, #5
 800842e:	69fa      	ldr	r2, [r7, #28]
 8008430:	440a      	add	r2, r1
 8008432:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008436:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800843a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800843c:	69bb      	ldr	r3, [r7, #24]
 800843e:	015a      	lsls	r2, r3, #5
 8008440:	69fb      	ldr	r3, [r7, #28]
 8008442:	4413      	add	r3, r2
 8008444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	69ba      	ldr	r2, [r7, #24]
 800844c:	0151      	lsls	r1, r2, #5
 800844e:	69fa      	ldr	r2, [r7, #28]
 8008450:	440a      	add	r2, r1
 8008452:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008456:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800845a:	6013      	str	r3, [r2, #0]
 800845c:	e166      	b.n	800872c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800845e:	69bb      	ldr	r3, [r7, #24]
 8008460:	015a      	lsls	r2, r3, #5
 8008462:	69fb      	ldr	r3, [r7, #28]
 8008464:	4413      	add	r3, r2
 8008466:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	69ba      	ldr	r2, [r7, #24]
 800846e:	0151      	lsls	r1, r2, #5
 8008470:	69fa      	ldr	r2, [r7, #28]
 8008472:	440a      	add	r2, r1
 8008474:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008478:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800847c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	791b      	ldrb	r3, [r3, #4]
 8008482:	2b01      	cmp	r3, #1
 8008484:	d015      	beq.n	80084b2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	691b      	ldr	r3, [r3, #16]
 800848a:	2b00      	cmp	r3, #0
 800848c:	f000 814e 	beq.w	800872c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008490:	69fb      	ldr	r3, [r7, #28]
 8008492:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008496:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	781b      	ldrb	r3, [r3, #0]
 800849c:	f003 030f 	and.w	r3, r3, #15
 80084a0:	2101      	movs	r1, #1
 80084a2:	fa01 f303 	lsl.w	r3, r1, r3
 80084a6:	69f9      	ldr	r1, [r7, #28]
 80084a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80084ac:	4313      	orrs	r3, r2
 80084ae:	634b      	str	r3, [r1, #52]	@ 0x34
 80084b0:	e13c      	b.n	800872c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80084b2:	69fb      	ldr	r3, [r7, #28]
 80084b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084b8:	689b      	ldr	r3, [r3, #8]
 80084ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d110      	bne.n	80084e4 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80084c2:	69bb      	ldr	r3, [r7, #24]
 80084c4:	015a      	lsls	r2, r3, #5
 80084c6:	69fb      	ldr	r3, [r7, #28]
 80084c8:	4413      	add	r3, r2
 80084ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	69ba      	ldr	r2, [r7, #24]
 80084d2:	0151      	lsls	r1, r2, #5
 80084d4:	69fa      	ldr	r2, [r7, #28]
 80084d6:	440a      	add	r2, r1
 80084d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084dc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80084e0:	6013      	str	r3, [r2, #0]
 80084e2:	e00f      	b.n	8008504 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80084e4:	69bb      	ldr	r3, [r7, #24]
 80084e6:	015a      	lsls	r2, r3, #5
 80084e8:	69fb      	ldr	r3, [r7, #28]
 80084ea:	4413      	add	r3, r2
 80084ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	69ba      	ldr	r2, [r7, #24]
 80084f4:	0151      	lsls	r1, r2, #5
 80084f6:	69fa      	ldr	r2, [r7, #28]
 80084f8:	440a      	add	r2, r1
 80084fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008502:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	68d9      	ldr	r1, [r3, #12]
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	781a      	ldrb	r2, [r3, #0]
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	691b      	ldr	r3, [r3, #16]
 8008510:	b298      	uxth	r0, r3
 8008512:	79fb      	ldrb	r3, [r7, #7]
 8008514:	9300      	str	r3, [sp, #0]
 8008516:	4603      	mov	r3, r0
 8008518:	68f8      	ldr	r0, [r7, #12]
 800851a:	f000 f9b9 	bl	8008890 <USB_WritePacket>
 800851e:	e105      	b.n	800872c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008520:	69bb      	ldr	r3, [r7, #24]
 8008522:	015a      	lsls	r2, r3, #5
 8008524:	69fb      	ldr	r3, [r7, #28]
 8008526:	4413      	add	r3, r2
 8008528:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800852c:	691b      	ldr	r3, [r3, #16]
 800852e:	69ba      	ldr	r2, [r7, #24]
 8008530:	0151      	lsls	r1, r2, #5
 8008532:	69fa      	ldr	r2, [r7, #28]
 8008534:	440a      	add	r2, r1
 8008536:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800853a:	0cdb      	lsrs	r3, r3, #19
 800853c:	04db      	lsls	r3, r3, #19
 800853e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008540:	69bb      	ldr	r3, [r7, #24]
 8008542:	015a      	lsls	r2, r3, #5
 8008544:	69fb      	ldr	r3, [r7, #28]
 8008546:	4413      	add	r3, r2
 8008548:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800854c:	691b      	ldr	r3, [r3, #16]
 800854e:	69ba      	ldr	r2, [r7, #24]
 8008550:	0151      	lsls	r1, r2, #5
 8008552:	69fa      	ldr	r2, [r7, #28]
 8008554:	440a      	add	r2, r1
 8008556:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800855a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800855e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008562:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008564:	69bb      	ldr	r3, [r7, #24]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d132      	bne.n	80085d0 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	691b      	ldr	r3, [r3, #16]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d003      	beq.n	800857a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	689a      	ldr	r2, [r3, #8]
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	689a      	ldr	r2, [r3, #8]
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008582:	69bb      	ldr	r3, [r7, #24]
 8008584:	015a      	lsls	r2, r3, #5
 8008586:	69fb      	ldr	r3, [r7, #28]
 8008588:	4413      	add	r3, r2
 800858a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800858e:	691a      	ldr	r2, [r3, #16]
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	6a1b      	ldr	r3, [r3, #32]
 8008594:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008598:	69b9      	ldr	r1, [r7, #24]
 800859a:	0148      	lsls	r0, r1, #5
 800859c:	69f9      	ldr	r1, [r7, #28]
 800859e:	4401      	add	r1, r0
 80085a0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80085a4:	4313      	orrs	r3, r2
 80085a6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80085a8:	69bb      	ldr	r3, [r7, #24]
 80085aa:	015a      	lsls	r2, r3, #5
 80085ac:	69fb      	ldr	r3, [r7, #28]
 80085ae:	4413      	add	r3, r2
 80085b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085b4:	691b      	ldr	r3, [r3, #16]
 80085b6:	69ba      	ldr	r2, [r7, #24]
 80085b8:	0151      	lsls	r1, r2, #5
 80085ba:	69fa      	ldr	r2, [r7, #28]
 80085bc:	440a      	add	r2, r1
 80085be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085c2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80085c6:	6113      	str	r3, [r2, #16]
 80085c8:	e062      	b.n	8008690 <USB_EPStartXfer+0x490>
 80085ca:	bf00      	nop
 80085cc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	691b      	ldr	r3, [r3, #16]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d123      	bne.n	8008620 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80085d8:	69bb      	ldr	r3, [r7, #24]
 80085da:	015a      	lsls	r2, r3, #5
 80085dc:	69fb      	ldr	r3, [r7, #28]
 80085de:	4413      	add	r3, r2
 80085e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085e4:	691a      	ldr	r2, [r3, #16]
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085ee:	69b9      	ldr	r1, [r7, #24]
 80085f0:	0148      	lsls	r0, r1, #5
 80085f2:	69f9      	ldr	r1, [r7, #28]
 80085f4:	4401      	add	r1, r0
 80085f6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80085fa:	4313      	orrs	r3, r2
 80085fc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80085fe:	69bb      	ldr	r3, [r7, #24]
 8008600:	015a      	lsls	r2, r3, #5
 8008602:	69fb      	ldr	r3, [r7, #28]
 8008604:	4413      	add	r3, r2
 8008606:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800860a:	691b      	ldr	r3, [r3, #16]
 800860c:	69ba      	ldr	r2, [r7, #24]
 800860e:	0151      	lsls	r1, r2, #5
 8008610:	69fa      	ldr	r2, [r7, #28]
 8008612:	440a      	add	r2, r1
 8008614:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008618:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800861c:	6113      	str	r3, [r2, #16]
 800861e:	e037      	b.n	8008690 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	691a      	ldr	r2, [r3, #16]
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	689b      	ldr	r3, [r3, #8]
 8008628:	4413      	add	r3, r2
 800862a:	1e5a      	subs	r2, r3, #1
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	fbb2 f3f3 	udiv	r3, r2, r3
 8008634:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	689b      	ldr	r3, [r3, #8]
 800863a:	8afa      	ldrh	r2, [r7, #22]
 800863c:	fb03 f202 	mul.w	r2, r3, r2
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008644:	69bb      	ldr	r3, [r7, #24]
 8008646:	015a      	lsls	r2, r3, #5
 8008648:	69fb      	ldr	r3, [r7, #28]
 800864a:	4413      	add	r3, r2
 800864c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008650:	691a      	ldr	r2, [r3, #16]
 8008652:	8afb      	ldrh	r3, [r7, #22]
 8008654:	04d9      	lsls	r1, r3, #19
 8008656:	4b38      	ldr	r3, [pc, #224]	@ (8008738 <USB_EPStartXfer+0x538>)
 8008658:	400b      	ands	r3, r1
 800865a:	69b9      	ldr	r1, [r7, #24]
 800865c:	0148      	lsls	r0, r1, #5
 800865e:	69f9      	ldr	r1, [r7, #28]
 8008660:	4401      	add	r1, r0
 8008662:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008666:	4313      	orrs	r3, r2
 8008668:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800866a:	69bb      	ldr	r3, [r7, #24]
 800866c:	015a      	lsls	r2, r3, #5
 800866e:	69fb      	ldr	r3, [r7, #28]
 8008670:	4413      	add	r3, r2
 8008672:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008676:	691a      	ldr	r2, [r3, #16]
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	6a1b      	ldr	r3, [r3, #32]
 800867c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008680:	69b9      	ldr	r1, [r7, #24]
 8008682:	0148      	lsls	r0, r1, #5
 8008684:	69f9      	ldr	r1, [r7, #28]
 8008686:	4401      	add	r1, r0
 8008688:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800868c:	4313      	orrs	r3, r2
 800868e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008690:	79fb      	ldrb	r3, [r7, #7]
 8008692:	2b01      	cmp	r3, #1
 8008694:	d10d      	bne.n	80086b2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	68db      	ldr	r3, [r3, #12]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d009      	beq.n	80086b2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	68d9      	ldr	r1, [r3, #12]
 80086a2:	69bb      	ldr	r3, [r7, #24]
 80086a4:	015a      	lsls	r2, r3, #5
 80086a6:	69fb      	ldr	r3, [r7, #28]
 80086a8:	4413      	add	r3, r2
 80086aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086ae:	460a      	mov	r2, r1
 80086b0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	791b      	ldrb	r3, [r3, #4]
 80086b6:	2b01      	cmp	r3, #1
 80086b8:	d128      	bne.n	800870c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80086ba:	69fb      	ldr	r3, [r7, #28]
 80086bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d110      	bne.n	80086ec <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80086ca:	69bb      	ldr	r3, [r7, #24]
 80086cc:	015a      	lsls	r2, r3, #5
 80086ce:	69fb      	ldr	r3, [r7, #28]
 80086d0:	4413      	add	r3, r2
 80086d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	69ba      	ldr	r2, [r7, #24]
 80086da:	0151      	lsls	r1, r2, #5
 80086dc:	69fa      	ldr	r2, [r7, #28]
 80086de:	440a      	add	r2, r1
 80086e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086e4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80086e8:	6013      	str	r3, [r2, #0]
 80086ea:	e00f      	b.n	800870c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80086ec:	69bb      	ldr	r3, [r7, #24]
 80086ee:	015a      	lsls	r2, r3, #5
 80086f0:	69fb      	ldr	r3, [r7, #28]
 80086f2:	4413      	add	r3, r2
 80086f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	69ba      	ldr	r2, [r7, #24]
 80086fc:	0151      	lsls	r1, r2, #5
 80086fe:	69fa      	ldr	r2, [r7, #28]
 8008700:	440a      	add	r2, r1
 8008702:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008706:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800870a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800870c:	69bb      	ldr	r3, [r7, #24]
 800870e:	015a      	lsls	r2, r3, #5
 8008710:	69fb      	ldr	r3, [r7, #28]
 8008712:	4413      	add	r3, r2
 8008714:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	69ba      	ldr	r2, [r7, #24]
 800871c:	0151      	lsls	r1, r2, #5
 800871e:	69fa      	ldr	r2, [r7, #28]
 8008720:	440a      	add	r2, r1
 8008722:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008726:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800872a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800872c:	2300      	movs	r3, #0
}
 800872e:	4618      	mov	r0, r3
 8008730:	3720      	adds	r7, #32
 8008732:	46bd      	mov	sp, r7
 8008734:	bd80      	pop	{r7, pc}
 8008736:	bf00      	nop
 8008738:	1ff80000 	.word	0x1ff80000

0800873c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800873c:	b480      	push	{r7}
 800873e:	b087      	sub	sp, #28
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
 8008744:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008746:	2300      	movs	r3, #0
 8008748:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800874a:	2300      	movs	r3, #0
 800874c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	785b      	ldrb	r3, [r3, #1]
 8008756:	2b01      	cmp	r3, #1
 8008758:	d14a      	bne.n	80087f0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	781b      	ldrb	r3, [r3, #0]
 800875e:	015a      	lsls	r2, r3, #5
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	4413      	add	r3, r2
 8008764:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800876e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008772:	f040 8086 	bne.w	8008882 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	781b      	ldrb	r3, [r3, #0]
 800877a:	015a      	lsls	r2, r3, #5
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	4413      	add	r3, r2
 8008780:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	683a      	ldr	r2, [r7, #0]
 8008788:	7812      	ldrb	r2, [r2, #0]
 800878a:	0151      	lsls	r1, r2, #5
 800878c:	693a      	ldr	r2, [r7, #16]
 800878e:	440a      	add	r2, r1
 8008790:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008794:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008798:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	781b      	ldrb	r3, [r3, #0]
 800879e:	015a      	lsls	r2, r3, #5
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	4413      	add	r3, r2
 80087a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	683a      	ldr	r2, [r7, #0]
 80087ac:	7812      	ldrb	r2, [r2, #0]
 80087ae:	0151      	lsls	r1, r2, #5
 80087b0:	693a      	ldr	r2, [r7, #16]
 80087b2:	440a      	add	r2, r1
 80087b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087b8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80087bc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	3301      	adds	r3, #1
 80087c2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d902      	bls.n	80087d4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
 80087d0:	75fb      	strb	r3, [r7, #23]
          break;
 80087d2:	e056      	b.n	8008882 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	781b      	ldrb	r3, [r3, #0]
 80087d8:	015a      	lsls	r2, r3, #5
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	4413      	add	r3, r2
 80087de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80087e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80087ec:	d0e7      	beq.n	80087be <USB_EPStopXfer+0x82>
 80087ee:	e048      	b.n	8008882 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	781b      	ldrb	r3, [r3, #0]
 80087f4:	015a      	lsls	r2, r3, #5
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	4413      	add	r3, r2
 80087fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008804:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008808:	d13b      	bne.n	8008882 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	781b      	ldrb	r3, [r3, #0]
 800880e:	015a      	lsls	r2, r3, #5
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	4413      	add	r3, r2
 8008814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	683a      	ldr	r2, [r7, #0]
 800881c:	7812      	ldrb	r2, [r2, #0]
 800881e:	0151      	lsls	r1, r2, #5
 8008820:	693a      	ldr	r2, [r7, #16]
 8008822:	440a      	add	r2, r1
 8008824:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008828:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800882c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	781b      	ldrb	r3, [r3, #0]
 8008832:	015a      	lsls	r2, r3, #5
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	4413      	add	r3, r2
 8008838:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	683a      	ldr	r2, [r7, #0]
 8008840:	7812      	ldrb	r2, [r2, #0]
 8008842:	0151      	lsls	r1, r2, #5
 8008844:	693a      	ldr	r2, [r7, #16]
 8008846:	440a      	add	r2, r1
 8008848:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800884c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008850:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	3301      	adds	r3, #1
 8008856:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800885e:	4293      	cmp	r3, r2
 8008860:	d902      	bls.n	8008868 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008862:	2301      	movs	r3, #1
 8008864:	75fb      	strb	r3, [r7, #23]
          break;
 8008866:	e00c      	b.n	8008882 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	781b      	ldrb	r3, [r3, #0]
 800886c:	015a      	lsls	r2, r3, #5
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	4413      	add	r3, r2
 8008872:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800887c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008880:	d0e7      	beq.n	8008852 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008882:	7dfb      	ldrb	r3, [r7, #23]
}
 8008884:	4618      	mov	r0, r3
 8008886:	371c      	adds	r7, #28
 8008888:	46bd      	mov	sp, r7
 800888a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888e:	4770      	bx	lr

08008890 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008890:	b480      	push	{r7}
 8008892:	b089      	sub	sp, #36	@ 0x24
 8008894:	af00      	add	r7, sp, #0
 8008896:	60f8      	str	r0, [r7, #12]
 8008898:	60b9      	str	r1, [r7, #8]
 800889a:	4611      	mov	r1, r2
 800889c:	461a      	mov	r2, r3
 800889e:	460b      	mov	r3, r1
 80088a0:	71fb      	strb	r3, [r7, #7]
 80088a2:	4613      	mov	r3, r2
 80088a4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80088aa:	68bb      	ldr	r3, [r7, #8]
 80088ac:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80088ae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d123      	bne.n	80088fe <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80088b6:	88bb      	ldrh	r3, [r7, #4]
 80088b8:	3303      	adds	r3, #3
 80088ba:	089b      	lsrs	r3, r3, #2
 80088bc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80088be:	2300      	movs	r3, #0
 80088c0:	61bb      	str	r3, [r7, #24]
 80088c2:	e018      	b.n	80088f6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80088c4:	79fb      	ldrb	r3, [r7, #7]
 80088c6:	031a      	lsls	r2, r3, #12
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	4413      	add	r3, r2
 80088cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80088d0:	461a      	mov	r2, r3
 80088d2:	69fb      	ldr	r3, [r7, #28]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80088d8:	69fb      	ldr	r3, [r7, #28]
 80088da:	3301      	adds	r3, #1
 80088dc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80088de:	69fb      	ldr	r3, [r7, #28]
 80088e0:	3301      	adds	r3, #1
 80088e2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80088e4:	69fb      	ldr	r3, [r7, #28]
 80088e6:	3301      	adds	r3, #1
 80088e8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80088ea:	69fb      	ldr	r3, [r7, #28]
 80088ec:	3301      	adds	r3, #1
 80088ee:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80088f0:	69bb      	ldr	r3, [r7, #24]
 80088f2:	3301      	adds	r3, #1
 80088f4:	61bb      	str	r3, [r7, #24]
 80088f6:	69ba      	ldr	r2, [r7, #24]
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	429a      	cmp	r2, r3
 80088fc:	d3e2      	bcc.n	80088c4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80088fe:	2300      	movs	r3, #0
}
 8008900:	4618      	mov	r0, r3
 8008902:	3724      	adds	r7, #36	@ 0x24
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr

0800890c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800890c:	b480      	push	{r7}
 800890e:	b08b      	sub	sp, #44	@ 0x2c
 8008910:	af00      	add	r7, sp, #0
 8008912:	60f8      	str	r0, [r7, #12]
 8008914:	60b9      	str	r1, [r7, #8]
 8008916:	4613      	mov	r3, r2
 8008918:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008922:	88fb      	ldrh	r3, [r7, #6]
 8008924:	089b      	lsrs	r3, r3, #2
 8008926:	b29b      	uxth	r3, r3
 8008928:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800892a:	88fb      	ldrh	r3, [r7, #6]
 800892c:	f003 0303 	and.w	r3, r3, #3
 8008930:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008932:	2300      	movs	r3, #0
 8008934:	623b      	str	r3, [r7, #32]
 8008936:	e014      	b.n	8008962 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008938:	69bb      	ldr	r3, [r7, #24]
 800893a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800893e:	681a      	ldr	r2, [r3, #0]
 8008940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008942:	601a      	str	r2, [r3, #0]
    pDest++;
 8008944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008946:	3301      	adds	r3, #1
 8008948:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800894a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800894c:	3301      	adds	r3, #1
 800894e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008952:	3301      	adds	r3, #1
 8008954:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008958:	3301      	adds	r3, #1
 800895a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800895c:	6a3b      	ldr	r3, [r7, #32]
 800895e:	3301      	adds	r3, #1
 8008960:	623b      	str	r3, [r7, #32]
 8008962:	6a3a      	ldr	r2, [r7, #32]
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	429a      	cmp	r2, r3
 8008968:	d3e6      	bcc.n	8008938 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800896a:	8bfb      	ldrh	r3, [r7, #30]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d01e      	beq.n	80089ae <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008970:	2300      	movs	r3, #0
 8008972:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008974:	69bb      	ldr	r3, [r7, #24]
 8008976:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800897a:	461a      	mov	r2, r3
 800897c:	f107 0310 	add.w	r3, r7, #16
 8008980:	6812      	ldr	r2, [r2, #0]
 8008982:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008984:	693a      	ldr	r2, [r7, #16]
 8008986:	6a3b      	ldr	r3, [r7, #32]
 8008988:	b2db      	uxtb	r3, r3
 800898a:	00db      	lsls	r3, r3, #3
 800898c:	fa22 f303 	lsr.w	r3, r2, r3
 8008990:	b2da      	uxtb	r2, r3
 8008992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008994:	701a      	strb	r2, [r3, #0]
      i++;
 8008996:	6a3b      	ldr	r3, [r7, #32]
 8008998:	3301      	adds	r3, #1
 800899a:	623b      	str	r3, [r7, #32]
      pDest++;
 800899c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800899e:	3301      	adds	r3, #1
 80089a0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80089a2:	8bfb      	ldrh	r3, [r7, #30]
 80089a4:	3b01      	subs	r3, #1
 80089a6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80089a8:	8bfb      	ldrh	r3, [r7, #30]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d1ea      	bne.n	8008984 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80089ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	372c      	adds	r7, #44	@ 0x2c
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr

080089bc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80089bc:	b480      	push	{r7}
 80089be:	b085      	sub	sp, #20
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	781b      	ldrb	r3, [r3, #0]
 80089ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	785b      	ldrb	r3, [r3, #1]
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d12c      	bne.n	8008a32 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	015a      	lsls	r2, r3, #5
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	4413      	add	r3, r2
 80089e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	db12      	blt.n	8008a10 <USB_EPSetStall+0x54>
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d00f      	beq.n	8008a10 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	015a      	lsls	r2, r3, #5
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	4413      	add	r3, r2
 80089f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	68ba      	ldr	r2, [r7, #8]
 8008a00:	0151      	lsls	r1, r2, #5
 8008a02:	68fa      	ldr	r2, [r7, #12]
 8008a04:	440a      	add	r2, r1
 8008a06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a0a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008a0e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	015a      	lsls	r2, r3, #5
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	4413      	add	r3, r2
 8008a18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	68ba      	ldr	r2, [r7, #8]
 8008a20:	0151      	lsls	r1, r2, #5
 8008a22:	68fa      	ldr	r2, [r7, #12]
 8008a24:	440a      	add	r2, r1
 8008a26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a2a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008a2e:	6013      	str	r3, [r2, #0]
 8008a30:	e02b      	b.n	8008a8a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	015a      	lsls	r2, r3, #5
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	4413      	add	r3, r2
 8008a3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	db12      	blt.n	8008a6a <USB_EPSetStall+0xae>
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d00f      	beq.n	8008a6a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	015a      	lsls	r2, r3, #5
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	4413      	add	r3, r2
 8008a52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	68ba      	ldr	r2, [r7, #8]
 8008a5a:	0151      	lsls	r1, r2, #5
 8008a5c:	68fa      	ldr	r2, [r7, #12]
 8008a5e:	440a      	add	r2, r1
 8008a60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a64:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008a68:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	015a      	lsls	r2, r3, #5
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	4413      	add	r3, r2
 8008a72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	68ba      	ldr	r2, [r7, #8]
 8008a7a:	0151      	lsls	r1, r2, #5
 8008a7c:	68fa      	ldr	r2, [r7, #12]
 8008a7e:	440a      	add	r2, r1
 8008a80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a84:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008a88:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008a8a:	2300      	movs	r3, #0
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	3714      	adds	r7, #20
 8008a90:	46bd      	mov	sp, r7
 8008a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a96:	4770      	bx	lr

08008a98 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b085      	sub	sp, #20
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	781b      	ldrb	r3, [r3, #0]
 8008aaa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	785b      	ldrb	r3, [r3, #1]
 8008ab0:	2b01      	cmp	r3, #1
 8008ab2:	d128      	bne.n	8008b06 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	015a      	lsls	r2, r3, #5
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	4413      	add	r3, r2
 8008abc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	68ba      	ldr	r2, [r7, #8]
 8008ac4:	0151      	lsls	r1, r2, #5
 8008ac6:	68fa      	ldr	r2, [r7, #12]
 8008ac8:	440a      	add	r2, r1
 8008aca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ace:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008ad2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	791b      	ldrb	r3, [r3, #4]
 8008ad8:	2b03      	cmp	r3, #3
 8008ada:	d003      	beq.n	8008ae4 <USB_EPClearStall+0x4c>
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	791b      	ldrb	r3, [r3, #4]
 8008ae0:	2b02      	cmp	r3, #2
 8008ae2:	d138      	bne.n	8008b56 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	015a      	lsls	r2, r3, #5
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	4413      	add	r3, r2
 8008aec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	68ba      	ldr	r2, [r7, #8]
 8008af4:	0151      	lsls	r1, r2, #5
 8008af6:	68fa      	ldr	r2, [r7, #12]
 8008af8:	440a      	add	r2, r1
 8008afa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008afe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b02:	6013      	str	r3, [r2, #0]
 8008b04:	e027      	b.n	8008b56 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	015a      	lsls	r2, r3, #5
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	4413      	add	r3, r2
 8008b0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	68ba      	ldr	r2, [r7, #8]
 8008b16:	0151      	lsls	r1, r2, #5
 8008b18:	68fa      	ldr	r2, [r7, #12]
 8008b1a:	440a      	add	r2, r1
 8008b1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b20:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008b24:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	791b      	ldrb	r3, [r3, #4]
 8008b2a:	2b03      	cmp	r3, #3
 8008b2c:	d003      	beq.n	8008b36 <USB_EPClearStall+0x9e>
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	791b      	ldrb	r3, [r3, #4]
 8008b32:	2b02      	cmp	r3, #2
 8008b34:	d10f      	bne.n	8008b56 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	015a      	lsls	r2, r3, #5
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	4413      	add	r3, r2
 8008b3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	68ba      	ldr	r2, [r7, #8]
 8008b46:	0151      	lsls	r1, r2, #5
 8008b48:	68fa      	ldr	r2, [r7, #12]
 8008b4a:	440a      	add	r2, r1
 8008b4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b54:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008b56:	2300      	movs	r3, #0
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3714      	adds	r7, #20
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b085      	sub	sp, #20
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	460b      	mov	r3, r1
 8008b6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	68fa      	ldr	r2, [r7, #12]
 8008b7e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008b82:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008b86:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	78fb      	ldrb	r3, [r7, #3]
 8008b92:	011b      	lsls	r3, r3, #4
 8008b94:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008b98:	68f9      	ldr	r1, [r7, #12]
 8008b9a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008ba2:	2300      	movs	r3, #0
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3714      	adds	r7, #20
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bae:	4770      	bx	lr

08008bb0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008bb0:	b480      	push	{r7}
 8008bb2:	b085      	sub	sp, #20
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	68fa      	ldr	r2, [r7, #12]
 8008bc6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008bca:	f023 0303 	bic.w	r3, r3, #3
 8008bce:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	68fa      	ldr	r2, [r7, #12]
 8008bda:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008bde:	f023 0302 	bic.w	r3, r3, #2
 8008be2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008be4:	2300      	movs	r3, #0
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3714      	adds	r7, #20
 8008bea:	46bd      	mov	sp, r7
 8008bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf0:	4770      	bx	lr

08008bf2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008bf2:	b480      	push	{r7}
 8008bf4:	b085      	sub	sp, #20
 8008bf6:	af00      	add	r7, sp, #0
 8008bf8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	68fa      	ldr	r2, [r7, #12]
 8008c08:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008c0c:	f023 0303 	bic.w	r3, r3, #3
 8008c10:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	68fa      	ldr	r2, [r7, #12]
 8008c1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008c20:	f043 0302 	orr.w	r3, r3, #2
 8008c24:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008c26:	2300      	movs	r3, #0
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3714      	adds	r7, #20
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr

08008c34 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b085      	sub	sp, #20
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	695b      	ldr	r3, [r3, #20]
 8008c40:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	699b      	ldr	r3, [r3, #24]
 8008c46:	68fa      	ldr	r2, [r7, #12]
 8008c48:	4013      	ands	r3, r2
 8008c4a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3714      	adds	r7, #20
 8008c52:	46bd      	mov	sp, r7
 8008c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c58:	4770      	bx	lr

08008c5a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008c5a:	b480      	push	{r7}
 8008c5c:	b085      	sub	sp, #20
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c6c:	699b      	ldr	r3, [r3, #24]
 8008c6e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c76:	69db      	ldr	r3, [r3, #28]
 8008c78:	68ba      	ldr	r2, [r7, #8]
 8008c7a:	4013      	ands	r3, r2
 8008c7c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	0c1b      	lsrs	r3, r3, #16
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3714      	adds	r7, #20
 8008c86:	46bd      	mov	sp, r7
 8008c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8c:	4770      	bx	lr

08008c8e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008c8e:	b480      	push	{r7}
 8008c90:	b085      	sub	sp, #20
 8008c92:	af00      	add	r7, sp, #0
 8008c94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ca0:	699b      	ldr	r3, [r3, #24]
 8008ca2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008caa:	69db      	ldr	r3, [r3, #28]
 8008cac:	68ba      	ldr	r2, [r7, #8]
 8008cae:	4013      	ands	r3, r2
 8008cb0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	b29b      	uxth	r3, r3
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3714      	adds	r7, #20
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr

08008cc2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008cc2:	b480      	push	{r7}
 8008cc4:	b085      	sub	sp, #20
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	6078      	str	r0, [r7, #4]
 8008cca:	460b      	mov	r3, r1
 8008ccc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008cd2:	78fb      	ldrb	r3, [r7, #3]
 8008cd4:	015a      	lsls	r2, r3, #5
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	4413      	add	r3, r2
 8008cda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cde:	689b      	ldr	r3, [r3, #8]
 8008ce0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ce8:	695b      	ldr	r3, [r3, #20]
 8008cea:	68ba      	ldr	r2, [r7, #8]
 8008cec:	4013      	ands	r3, r2
 8008cee:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008cf0:	68bb      	ldr	r3, [r7, #8]
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3714      	adds	r7, #20
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfc:	4770      	bx	lr

08008cfe <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008cfe:	b480      	push	{r7}
 8008d00:	b087      	sub	sp, #28
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	6078      	str	r0, [r7, #4]
 8008d06:	460b      	mov	r3, r1
 8008d08:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d14:	691b      	ldr	r3, [r3, #16]
 8008d16:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d20:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008d22:	78fb      	ldrb	r3, [r7, #3]
 8008d24:	f003 030f 	and.w	r3, r3, #15
 8008d28:	68fa      	ldr	r2, [r7, #12]
 8008d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8008d2e:	01db      	lsls	r3, r3, #7
 8008d30:	b2db      	uxtb	r3, r3
 8008d32:	693a      	ldr	r2, [r7, #16]
 8008d34:	4313      	orrs	r3, r2
 8008d36:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008d38:	78fb      	ldrb	r3, [r7, #3]
 8008d3a:	015a      	lsls	r2, r3, #5
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	4413      	add	r3, r2
 8008d40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d44:	689b      	ldr	r3, [r3, #8]
 8008d46:	693a      	ldr	r2, [r7, #16]
 8008d48:	4013      	ands	r3, r2
 8008d4a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008d4c:	68bb      	ldr	r3, [r7, #8]
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	371c      	adds	r7, #28
 8008d52:	46bd      	mov	sp, r7
 8008d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d58:	4770      	bx	lr

08008d5a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008d5a:	b480      	push	{r7}
 8008d5c:	b083      	sub	sp, #12
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	695b      	ldr	r3, [r3, #20]
 8008d66:	f003 0301 	and.w	r3, r3, #1
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	370c      	adds	r7, #12
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr

08008d76 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008d76:	b480      	push	{r7}
 8008d78:	b085      	sub	sp, #20
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	68fa      	ldr	r2, [r7, #12]
 8008d8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d90:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008d94:	f023 0307 	bic.w	r3, r3, #7
 8008d98:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008da0:	685b      	ldr	r3, [r3, #4]
 8008da2:	68fa      	ldr	r2, [r7, #12]
 8008da4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008da8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008dac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008dae:	2300      	movs	r3, #0
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	3714      	adds	r7, #20
 8008db4:	46bd      	mov	sp, r7
 8008db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dba:	4770      	bx	lr

08008dbc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b087      	sub	sp, #28
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	60f8      	str	r0, [r7, #12]
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	607a      	str	r2, [r7, #4]
 8008dc8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	333c      	adds	r3, #60	@ 0x3c
 8008dd2:	3304      	adds	r3, #4
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	4a26      	ldr	r2, [pc, #152]	@ (8008e74 <USB_EP0_OutStart+0xb8>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d90a      	bls.n	8008df6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008dec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008df0:	d101      	bne.n	8008df6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008df2:	2300      	movs	r3, #0
 8008df4:	e037      	b.n	8008e66 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dfc:	461a      	mov	r2, r3
 8008dfe:	2300      	movs	r3, #0
 8008e00:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e08:	691b      	ldr	r3, [r3, #16]
 8008e0a:	697a      	ldr	r2, [r7, #20]
 8008e0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e10:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008e14:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e1c:	691b      	ldr	r3, [r3, #16]
 8008e1e:	697a      	ldr	r2, [r7, #20]
 8008e20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e24:	f043 0318 	orr.w	r3, r3, #24
 8008e28:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e30:	691b      	ldr	r3, [r3, #16]
 8008e32:	697a      	ldr	r2, [r7, #20]
 8008e34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e38:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008e3c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008e3e:	7afb      	ldrb	r3, [r7, #11]
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d10f      	bne.n	8008e64 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008e50:	697b      	ldr	r3, [r7, #20]
 8008e52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	697a      	ldr	r2, [r7, #20]
 8008e5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e5e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008e62:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008e64:	2300      	movs	r3, #0
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	371c      	adds	r7, #28
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr
 8008e72:	bf00      	nop
 8008e74:	4f54300a 	.word	0x4f54300a

08008e78 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b085      	sub	sp, #20
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008e80:	2300      	movs	r3, #0
 8008e82:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	3301      	adds	r3, #1
 8008e88:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008e90:	d901      	bls.n	8008e96 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008e92:	2303      	movs	r3, #3
 8008e94:	e01b      	b.n	8008ece <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	691b      	ldr	r3, [r3, #16]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	daf2      	bge.n	8008e84 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	691b      	ldr	r3, [r3, #16]
 8008ea6:	f043 0201 	orr.w	r2, r3, #1
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	3301      	adds	r3, #1
 8008eb2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008eba:	d901      	bls.n	8008ec0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008ebc:	2303      	movs	r3, #3
 8008ebe:	e006      	b.n	8008ece <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	691b      	ldr	r3, [r3, #16]
 8008ec4:	f003 0301 	and.w	r3, r3, #1
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	d0f0      	beq.n	8008eae <USB_CoreReset+0x36>

  return HAL_OK;
 8008ecc:	2300      	movs	r3, #0
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	3714      	adds	r7, #20
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr
	...

08008edc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008ee0:	4904      	ldr	r1, [pc, #16]	@ (8008ef4 <MX_FATFS_Init+0x18>)
 8008ee2:	4805      	ldr	r0, [pc, #20]	@ (8008ef8 <MX_FATFS_Init+0x1c>)
 8008ee4:	f002 f842 	bl	800af6c <FATFS_LinkDriver>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	461a      	mov	r2, r3
 8008eec:	4b03      	ldr	r3, [pc, #12]	@ (8008efc <MX_FATFS_Init+0x20>)
 8008eee:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008ef0:	bf00      	nop
 8008ef2:	bd80      	pop	{r7, pc}
 8008ef4:	20000420 	.word	0x20000420
 8008ef8:	2000000c 	.word	0x2000000c
 8008efc:	2000041c 	.word	0x2000041c

08008f00 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b083      	sub	sp, #12
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	4603      	mov	r3, r0
 8008f08:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8008f0a:	4b06      	ldr	r3, [pc, #24]	@ (8008f24 <USER_initialize+0x24>)
 8008f0c:	2201      	movs	r2, #1
 8008f0e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8008f10:	4b04      	ldr	r3, [pc, #16]	@ (8008f24 <USER_initialize+0x24>)
 8008f12:	781b      	ldrb	r3, [r3, #0]
 8008f14:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	370c      	adds	r7, #12
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f20:	4770      	bx	lr
 8008f22:	bf00      	nop
 8008f24:	20000009 	.word	0x20000009

08008f28 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b083      	sub	sp, #12
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	4603      	mov	r3, r0
 8008f30:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8008f32:	4b06      	ldr	r3, [pc, #24]	@ (8008f4c <USER_status+0x24>)
 8008f34:	2201      	movs	r2, #1
 8008f36:	701a      	strb	r2, [r3, #0]
    return Stat;
 8008f38:	4b04      	ldr	r3, [pc, #16]	@ (8008f4c <USER_status+0x24>)
 8008f3a:	781b      	ldrb	r3, [r3, #0]
 8008f3c:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	370c      	adds	r7, #12
 8008f42:	46bd      	mov	sp, r7
 8008f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f48:	4770      	bx	lr
 8008f4a:	bf00      	nop
 8008f4c:	20000009 	.word	0x20000009

08008f50 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b085      	sub	sp, #20
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	60b9      	str	r1, [r7, #8]
 8008f58:	607a      	str	r2, [r7, #4]
 8008f5a:	603b      	str	r3, [r7, #0]
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8008f60:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8008f62:	4618      	mov	r0, r3
 8008f64:	3714      	adds	r7, #20
 8008f66:	46bd      	mov	sp, r7
 8008f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6c:	4770      	bx	lr

08008f6e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8008f6e:	b480      	push	{r7}
 8008f70:	b085      	sub	sp, #20
 8008f72:	af00      	add	r7, sp, #0
 8008f74:	60b9      	str	r1, [r7, #8]
 8008f76:	607a      	str	r2, [r7, #4]
 8008f78:	603b      	str	r3, [r7, #0]
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8008f7e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	3714      	adds	r7, #20
 8008f84:	46bd      	mov	sp, r7
 8008f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8a:	4770      	bx	lr

08008f8c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b085      	sub	sp, #20
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	4603      	mov	r3, r0
 8008f94:	603a      	str	r2, [r7, #0]
 8008f96:	71fb      	strb	r3, [r7, #7]
 8008f98:	460b      	mov	r3, r1
 8008f9a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	73fb      	strb	r3, [r7, #15]
    return res;
 8008fa0:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3714      	adds	r7, #20
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fac:	4770      	bx	lr
	...

08008fb0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b084      	sub	sp, #16
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	460b      	mov	r3, r1
 8008fba:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008fbc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008fc0:	f002 fca2 	bl	800b908 <USBD_static_malloc>
 8008fc4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d109      	bne.n	8008fe0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	32b0      	adds	r2, #176	@ 0xb0
 8008fd6:	2100      	movs	r1, #0
 8008fd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008fdc:	2302      	movs	r3, #2
 8008fde:	e0d4      	b.n	800918a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008fe0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008fe4:	2100      	movs	r1, #0
 8008fe6:	68f8      	ldr	r0, [r7, #12]
 8008fe8:	f002 fcd2 	bl	800b990 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	32b0      	adds	r2, #176	@ 0xb0
 8008ff6:	68f9      	ldr	r1, [r7, #12]
 8008ff8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	32b0      	adds	r2, #176	@ 0xb0
 8009006:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	7c1b      	ldrb	r3, [r3, #16]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d138      	bne.n	800908a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009018:	4b5e      	ldr	r3, [pc, #376]	@ (8009194 <USBD_CDC_Init+0x1e4>)
 800901a:	7819      	ldrb	r1, [r3, #0]
 800901c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009020:	2202      	movs	r2, #2
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f002 fb4d 	bl	800b6c2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009028:	4b5a      	ldr	r3, [pc, #360]	@ (8009194 <USBD_CDC_Init+0x1e4>)
 800902a:	781b      	ldrb	r3, [r3, #0]
 800902c:	f003 020f 	and.w	r2, r3, #15
 8009030:	6879      	ldr	r1, [r7, #4]
 8009032:	4613      	mov	r3, r2
 8009034:	009b      	lsls	r3, r3, #2
 8009036:	4413      	add	r3, r2
 8009038:	009b      	lsls	r3, r3, #2
 800903a:	440b      	add	r3, r1
 800903c:	3324      	adds	r3, #36	@ 0x24
 800903e:	2201      	movs	r2, #1
 8009040:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009042:	4b55      	ldr	r3, [pc, #340]	@ (8009198 <USBD_CDC_Init+0x1e8>)
 8009044:	7819      	ldrb	r1, [r3, #0]
 8009046:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800904a:	2202      	movs	r2, #2
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f002 fb38 	bl	800b6c2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009052:	4b51      	ldr	r3, [pc, #324]	@ (8009198 <USBD_CDC_Init+0x1e8>)
 8009054:	781b      	ldrb	r3, [r3, #0]
 8009056:	f003 020f 	and.w	r2, r3, #15
 800905a:	6879      	ldr	r1, [r7, #4]
 800905c:	4613      	mov	r3, r2
 800905e:	009b      	lsls	r3, r3, #2
 8009060:	4413      	add	r3, r2
 8009062:	009b      	lsls	r3, r3, #2
 8009064:	440b      	add	r3, r1
 8009066:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800906a:	2201      	movs	r2, #1
 800906c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800906e:	4b4b      	ldr	r3, [pc, #300]	@ (800919c <USBD_CDC_Init+0x1ec>)
 8009070:	781b      	ldrb	r3, [r3, #0]
 8009072:	f003 020f 	and.w	r2, r3, #15
 8009076:	6879      	ldr	r1, [r7, #4]
 8009078:	4613      	mov	r3, r2
 800907a:	009b      	lsls	r3, r3, #2
 800907c:	4413      	add	r3, r2
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	440b      	add	r3, r1
 8009082:	3326      	adds	r3, #38	@ 0x26
 8009084:	2210      	movs	r2, #16
 8009086:	801a      	strh	r2, [r3, #0]
 8009088:	e035      	b.n	80090f6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800908a:	4b42      	ldr	r3, [pc, #264]	@ (8009194 <USBD_CDC_Init+0x1e4>)
 800908c:	7819      	ldrb	r1, [r3, #0]
 800908e:	2340      	movs	r3, #64	@ 0x40
 8009090:	2202      	movs	r2, #2
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f002 fb15 	bl	800b6c2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009098:	4b3e      	ldr	r3, [pc, #248]	@ (8009194 <USBD_CDC_Init+0x1e4>)
 800909a:	781b      	ldrb	r3, [r3, #0]
 800909c:	f003 020f 	and.w	r2, r3, #15
 80090a0:	6879      	ldr	r1, [r7, #4]
 80090a2:	4613      	mov	r3, r2
 80090a4:	009b      	lsls	r3, r3, #2
 80090a6:	4413      	add	r3, r2
 80090a8:	009b      	lsls	r3, r3, #2
 80090aa:	440b      	add	r3, r1
 80090ac:	3324      	adds	r3, #36	@ 0x24
 80090ae:	2201      	movs	r2, #1
 80090b0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80090b2:	4b39      	ldr	r3, [pc, #228]	@ (8009198 <USBD_CDC_Init+0x1e8>)
 80090b4:	7819      	ldrb	r1, [r3, #0]
 80090b6:	2340      	movs	r3, #64	@ 0x40
 80090b8:	2202      	movs	r2, #2
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f002 fb01 	bl	800b6c2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80090c0:	4b35      	ldr	r3, [pc, #212]	@ (8009198 <USBD_CDC_Init+0x1e8>)
 80090c2:	781b      	ldrb	r3, [r3, #0]
 80090c4:	f003 020f 	and.w	r2, r3, #15
 80090c8:	6879      	ldr	r1, [r7, #4]
 80090ca:	4613      	mov	r3, r2
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	4413      	add	r3, r2
 80090d0:	009b      	lsls	r3, r3, #2
 80090d2:	440b      	add	r3, r1
 80090d4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80090d8:	2201      	movs	r2, #1
 80090da:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80090dc:	4b2f      	ldr	r3, [pc, #188]	@ (800919c <USBD_CDC_Init+0x1ec>)
 80090de:	781b      	ldrb	r3, [r3, #0]
 80090e0:	f003 020f 	and.w	r2, r3, #15
 80090e4:	6879      	ldr	r1, [r7, #4]
 80090e6:	4613      	mov	r3, r2
 80090e8:	009b      	lsls	r3, r3, #2
 80090ea:	4413      	add	r3, r2
 80090ec:	009b      	lsls	r3, r3, #2
 80090ee:	440b      	add	r3, r1
 80090f0:	3326      	adds	r3, #38	@ 0x26
 80090f2:	2210      	movs	r2, #16
 80090f4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80090f6:	4b29      	ldr	r3, [pc, #164]	@ (800919c <USBD_CDC_Init+0x1ec>)
 80090f8:	7819      	ldrb	r1, [r3, #0]
 80090fa:	2308      	movs	r3, #8
 80090fc:	2203      	movs	r2, #3
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f002 fadf 	bl	800b6c2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009104:	4b25      	ldr	r3, [pc, #148]	@ (800919c <USBD_CDC_Init+0x1ec>)
 8009106:	781b      	ldrb	r3, [r3, #0]
 8009108:	f003 020f 	and.w	r2, r3, #15
 800910c:	6879      	ldr	r1, [r7, #4]
 800910e:	4613      	mov	r3, r2
 8009110:	009b      	lsls	r3, r3, #2
 8009112:	4413      	add	r3, r2
 8009114:	009b      	lsls	r3, r3, #2
 8009116:	440b      	add	r3, r1
 8009118:	3324      	adds	r3, #36	@ 0x24
 800911a:	2201      	movs	r2, #1
 800911c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	2200      	movs	r2, #0
 8009122:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800912c:	687a      	ldr	r2, [r7, #4]
 800912e:	33b0      	adds	r3, #176	@ 0xb0
 8009130:	009b      	lsls	r3, r3, #2
 8009132:	4413      	add	r3, r2
 8009134:	685b      	ldr	r3, [r3, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	2200      	movs	r2, #0
 800913e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2200      	movs	r2, #0
 8009146:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8009150:	2b00      	cmp	r3, #0
 8009152:	d101      	bne.n	8009158 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009154:	2302      	movs	r3, #2
 8009156:	e018      	b.n	800918a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	7c1b      	ldrb	r3, [r3, #16]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d10a      	bne.n	8009176 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009160:	4b0d      	ldr	r3, [pc, #52]	@ (8009198 <USBD_CDC_Init+0x1e8>)
 8009162:	7819      	ldrb	r1, [r3, #0]
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800916a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f002 fb96 	bl	800b8a0 <USBD_LL_PrepareReceive>
 8009174:	e008      	b.n	8009188 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009176:	4b08      	ldr	r3, [pc, #32]	@ (8009198 <USBD_CDC_Init+0x1e8>)
 8009178:	7819      	ldrb	r1, [r3, #0]
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009180:	2340      	movs	r3, #64	@ 0x40
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f002 fb8c 	bl	800b8a0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009188:	2300      	movs	r3, #0
}
 800918a:	4618      	mov	r0, r3
 800918c:	3710      	adds	r7, #16
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}
 8009192:	bf00      	nop
 8009194:	200000a7 	.word	0x200000a7
 8009198:	200000a8 	.word	0x200000a8
 800919c:	200000a9 	.word	0x200000a9

080091a0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b082      	sub	sp, #8
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
 80091a8:	460b      	mov	r3, r1
 80091aa:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80091ac:	4b3a      	ldr	r3, [pc, #232]	@ (8009298 <USBD_CDC_DeInit+0xf8>)
 80091ae:	781b      	ldrb	r3, [r3, #0]
 80091b0:	4619      	mov	r1, r3
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f002 faab 	bl	800b70e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80091b8:	4b37      	ldr	r3, [pc, #220]	@ (8009298 <USBD_CDC_DeInit+0xf8>)
 80091ba:	781b      	ldrb	r3, [r3, #0]
 80091bc:	f003 020f 	and.w	r2, r3, #15
 80091c0:	6879      	ldr	r1, [r7, #4]
 80091c2:	4613      	mov	r3, r2
 80091c4:	009b      	lsls	r3, r3, #2
 80091c6:	4413      	add	r3, r2
 80091c8:	009b      	lsls	r3, r3, #2
 80091ca:	440b      	add	r3, r1
 80091cc:	3324      	adds	r3, #36	@ 0x24
 80091ce:	2200      	movs	r2, #0
 80091d0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80091d2:	4b32      	ldr	r3, [pc, #200]	@ (800929c <USBD_CDC_DeInit+0xfc>)
 80091d4:	781b      	ldrb	r3, [r3, #0]
 80091d6:	4619      	mov	r1, r3
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f002 fa98 	bl	800b70e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80091de:	4b2f      	ldr	r3, [pc, #188]	@ (800929c <USBD_CDC_DeInit+0xfc>)
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	f003 020f 	and.w	r2, r3, #15
 80091e6:	6879      	ldr	r1, [r7, #4]
 80091e8:	4613      	mov	r3, r2
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	4413      	add	r3, r2
 80091ee:	009b      	lsls	r3, r3, #2
 80091f0:	440b      	add	r3, r1
 80091f2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80091f6:	2200      	movs	r2, #0
 80091f8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80091fa:	4b29      	ldr	r3, [pc, #164]	@ (80092a0 <USBD_CDC_DeInit+0x100>)
 80091fc:	781b      	ldrb	r3, [r3, #0]
 80091fe:	4619      	mov	r1, r3
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	f002 fa84 	bl	800b70e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009206:	4b26      	ldr	r3, [pc, #152]	@ (80092a0 <USBD_CDC_DeInit+0x100>)
 8009208:	781b      	ldrb	r3, [r3, #0]
 800920a:	f003 020f 	and.w	r2, r3, #15
 800920e:	6879      	ldr	r1, [r7, #4]
 8009210:	4613      	mov	r3, r2
 8009212:	009b      	lsls	r3, r3, #2
 8009214:	4413      	add	r3, r2
 8009216:	009b      	lsls	r3, r3, #2
 8009218:	440b      	add	r3, r1
 800921a:	3324      	adds	r3, #36	@ 0x24
 800921c:	2200      	movs	r2, #0
 800921e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009220:	4b1f      	ldr	r3, [pc, #124]	@ (80092a0 <USBD_CDC_DeInit+0x100>)
 8009222:	781b      	ldrb	r3, [r3, #0]
 8009224:	f003 020f 	and.w	r2, r3, #15
 8009228:	6879      	ldr	r1, [r7, #4]
 800922a:	4613      	mov	r3, r2
 800922c:	009b      	lsls	r3, r3, #2
 800922e:	4413      	add	r3, r2
 8009230:	009b      	lsls	r3, r3, #2
 8009232:	440b      	add	r3, r1
 8009234:	3326      	adds	r3, #38	@ 0x26
 8009236:	2200      	movs	r2, #0
 8009238:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	32b0      	adds	r2, #176	@ 0xb0
 8009244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d01f      	beq.n	800928c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009252:	687a      	ldr	r2, [r7, #4]
 8009254:	33b0      	adds	r3, #176	@ 0xb0
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	4413      	add	r3, r2
 800925a:	685b      	ldr	r3, [r3, #4]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	32b0      	adds	r2, #176	@ 0xb0
 800926a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800926e:	4618      	mov	r0, r3
 8009270:	f002 fb58 	bl	800b924 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	32b0      	adds	r2, #176	@ 0xb0
 800927e:	2100      	movs	r1, #0
 8009280:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2200      	movs	r2, #0
 8009288:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800928c:	2300      	movs	r3, #0
}
 800928e:	4618      	mov	r0, r3
 8009290:	3708      	adds	r7, #8
 8009292:	46bd      	mov	sp, r7
 8009294:	bd80      	pop	{r7, pc}
 8009296:	bf00      	nop
 8009298:	200000a7 	.word	0x200000a7
 800929c:	200000a8 	.word	0x200000a8
 80092a0:	200000a9 	.word	0x200000a9

080092a4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b086      	sub	sp, #24
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
 80092ac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	32b0      	adds	r2, #176	@ 0xb0
 80092b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092bc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80092be:	2300      	movs	r3, #0
 80092c0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80092c2:	2300      	movs	r3, #0
 80092c4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80092c6:	2300      	movs	r3, #0
 80092c8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d101      	bne.n	80092d4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80092d0:	2303      	movs	r3, #3
 80092d2:	e0bf      	b.n	8009454 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	781b      	ldrb	r3, [r3, #0]
 80092d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d050      	beq.n	8009382 <USBD_CDC_Setup+0xde>
 80092e0:	2b20      	cmp	r3, #32
 80092e2:	f040 80af 	bne.w	8009444 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	88db      	ldrh	r3, [r3, #6]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d03a      	beq.n	8009364 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	781b      	ldrb	r3, [r3, #0]
 80092f2:	b25b      	sxtb	r3, r3
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	da1b      	bge.n	8009330 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80092fe:	687a      	ldr	r2, [r7, #4]
 8009300:	33b0      	adds	r3, #176	@ 0xb0
 8009302:	009b      	lsls	r3, r3, #2
 8009304:	4413      	add	r3, r2
 8009306:	685b      	ldr	r3, [r3, #4]
 8009308:	689b      	ldr	r3, [r3, #8]
 800930a:	683a      	ldr	r2, [r7, #0]
 800930c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800930e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009310:	683a      	ldr	r2, [r7, #0]
 8009312:	88d2      	ldrh	r2, [r2, #6]
 8009314:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	88db      	ldrh	r3, [r3, #6]
 800931a:	2b07      	cmp	r3, #7
 800931c:	bf28      	it	cs
 800931e:	2307      	movcs	r3, #7
 8009320:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009322:	693b      	ldr	r3, [r7, #16]
 8009324:	89fa      	ldrh	r2, [r7, #14]
 8009326:	4619      	mov	r1, r3
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f001 fd53 	bl	800add4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800932e:	e090      	b.n	8009452 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	785a      	ldrb	r2, [r3, #1]
 8009334:	693b      	ldr	r3, [r7, #16]
 8009336:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	88db      	ldrh	r3, [r3, #6]
 800933e:	2b3f      	cmp	r3, #63	@ 0x3f
 8009340:	d803      	bhi.n	800934a <USBD_CDC_Setup+0xa6>
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	88db      	ldrh	r3, [r3, #6]
 8009346:	b2da      	uxtb	r2, r3
 8009348:	e000      	b.n	800934c <USBD_CDC_Setup+0xa8>
 800934a:	2240      	movs	r2, #64	@ 0x40
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009352:	6939      	ldr	r1, [r7, #16]
 8009354:	693b      	ldr	r3, [r7, #16]
 8009356:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800935a:	461a      	mov	r2, r3
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f001 fd65 	bl	800ae2c <USBD_CtlPrepareRx>
      break;
 8009362:	e076      	b.n	8009452 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800936a:	687a      	ldr	r2, [r7, #4]
 800936c:	33b0      	adds	r3, #176	@ 0xb0
 800936e:	009b      	lsls	r3, r3, #2
 8009370:	4413      	add	r3, r2
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	689b      	ldr	r3, [r3, #8]
 8009376:	683a      	ldr	r2, [r7, #0]
 8009378:	7850      	ldrb	r0, [r2, #1]
 800937a:	2200      	movs	r2, #0
 800937c:	6839      	ldr	r1, [r7, #0]
 800937e:	4798      	blx	r3
      break;
 8009380:	e067      	b.n	8009452 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	785b      	ldrb	r3, [r3, #1]
 8009386:	2b0b      	cmp	r3, #11
 8009388:	d851      	bhi.n	800942e <USBD_CDC_Setup+0x18a>
 800938a:	a201      	add	r2, pc, #4	@ (adr r2, 8009390 <USBD_CDC_Setup+0xec>)
 800938c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009390:	080093c1 	.word	0x080093c1
 8009394:	0800943d 	.word	0x0800943d
 8009398:	0800942f 	.word	0x0800942f
 800939c:	0800942f 	.word	0x0800942f
 80093a0:	0800942f 	.word	0x0800942f
 80093a4:	0800942f 	.word	0x0800942f
 80093a8:	0800942f 	.word	0x0800942f
 80093ac:	0800942f 	.word	0x0800942f
 80093b0:	0800942f 	.word	0x0800942f
 80093b4:	0800942f 	.word	0x0800942f
 80093b8:	080093eb 	.word	0x080093eb
 80093bc:	08009415 	.word	0x08009415
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093c6:	b2db      	uxtb	r3, r3
 80093c8:	2b03      	cmp	r3, #3
 80093ca:	d107      	bne.n	80093dc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80093cc:	f107 030a 	add.w	r3, r7, #10
 80093d0:	2202      	movs	r2, #2
 80093d2:	4619      	mov	r1, r3
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f001 fcfd 	bl	800add4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80093da:	e032      	b.n	8009442 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80093dc:	6839      	ldr	r1, [r7, #0]
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f001 fc7b 	bl	800acda <USBD_CtlError>
            ret = USBD_FAIL;
 80093e4:	2303      	movs	r3, #3
 80093e6:	75fb      	strb	r3, [r7, #23]
          break;
 80093e8:	e02b      	b.n	8009442 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093f0:	b2db      	uxtb	r3, r3
 80093f2:	2b03      	cmp	r3, #3
 80093f4:	d107      	bne.n	8009406 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80093f6:	f107 030d 	add.w	r3, r7, #13
 80093fa:	2201      	movs	r2, #1
 80093fc:	4619      	mov	r1, r3
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f001 fce8 	bl	800add4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009404:	e01d      	b.n	8009442 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009406:	6839      	ldr	r1, [r7, #0]
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f001 fc66 	bl	800acda <USBD_CtlError>
            ret = USBD_FAIL;
 800940e:	2303      	movs	r3, #3
 8009410:	75fb      	strb	r3, [r7, #23]
          break;
 8009412:	e016      	b.n	8009442 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800941a:	b2db      	uxtb	r3, r3
 800941c:	2b03      	cmp	r3, #3
 800941e:	d00f      	beq.n	8009440 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009420:	6839      	ldr	r1, [r7, #0]
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f001 fc59 	bl	800acda <USBD_CtlError>
            ret = USBD_FAIL;
 8009428:	2303      	movs	r3, #3
 800942a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800942c:	e008      	b.n	8009440 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800942e:	6839      	ldr	r1, [r7, #0]
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f001 fc52 	bl	800acda <USBD_CtlError>
          ret = USBD_FAIL;
 8009436:	2303      	movs	r3, #3
 8009438:	75fb      	strb	r3, [r7, #23]
          break;
 800943a:	e002      	b.n	8009442 <USBD_CDC_Setup+0x19e>
          break;
 800943c:	bf00      	nop
 800943e:	e008      	b.n	8009452 <USBD_CDC_Setup+0x1ae>
          break;
 8009440:	bf00      	nop
      }
      break;
 8009442:	e006      	b.n	8009452 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009444:	6839      	ldr	r1, [r7, #0]
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f001 fc47 	bl	800acda <USBD_CtlError>
      ret = USBD_FAIL;
 800944c:	2303      	movs	r3, #3
 800944e:	75fb      	strb	r3, [r7, #23]
      break;
 8009450:	bf00      	nop
  }

  return (uint8_t)ret;
 8009452:	7dfb      	ldrb	r3, [r7, #23]
}
 8009454:	4618      	mov	r0, r3
 8009456:	3718      	adds	r7, #24
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}

0800945c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b084      	sub	sp, #16
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	460b      	mov	r3, r1
 8009466:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800946e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	32b0      	adds	r2, #176	@ 0xb0
 800947a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d101      	bne.n	8009486 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009482:	2303      	movs	r3, #3
 8009484:	e065      	b.n	8009552 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	32b0      	adds	r2, #176	@ 0xb0
 8009490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009494:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009496:	78fb      	ldrb	r3, [r7, #3]
 8009498:	f003 020f 	and.w	r2, r3, #15
 800949c:	6879      	ldr	r1, [r7, #4]
 800949e:	4613      	mov	r3, r2
 80094a0:	009b      	lsls	r3, r3, #2
 80094a2:	4413      	add	r3, r2
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	440b      	add	r3, r1
 80094a8:	3318      	adds	r3, #24
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d02f      	beq.n	8009510 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80094b0:	78fb      	ldrb	r3, [r7, #3]
 80094b2:	f003 020f 	and.w	r2, r3, #15
 80094b6:	6879      	ldr	r1, [r7, #4]
 80094b8:	4613      	mov	r3, r2
 80094ba:	009b      	lsls	r3, r3, #2
 80094bc:	4413      	add	r3, r2
 80094be:	009b      	lsls	r3, r3, #2
 80094c0:	440b      	add	r3, r1
 80094c2:	3318      	adds	r3, #24
 80094c4:	681a      	ldr	r2, [r3, #0]
 80094c6:	78fb      	ldrb	r3, [r7, #3]
 80094c8:	f003 010f 	and.w	r1, r3, #15
 80094cc:	68f8      	ldr	r0, [r7, #12]
 80094ce:	460b      	mov	r3, r1
 80094d0:	00db      	lsls	r3, r3, #3
 80094d2:	440b      	add	r3, r1
 80094d4:	009b      	lsls	r3, r3, #2
 80094d6:	4403      	add	r3, r0
 80094d8:	331c      	adds	r3, #28
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	fbb2 f1f3 	udiv	r1, r2, r3
 80094e0:	fb01 f303 	mul.w	r3, r1, r3
 80094e4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d112      	bne.n	8009510 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80094ea:	78fb      	ldrb	r3, [r7, #3]
 80094ec:	f003 020f 	and.w	r2, r3, #15
 80094f0:	6879      	ldr	r1, [r7, #4]
 80094f2:	4613      	mov	r3, r2
 80094f4:	009b      	lsls	r3, r3, #2
 80094f6:	4413      	add	r3, r2
 80094f8:	009b      	lsls	r3, r3, #2
 80094fa:	440b      	add	r3, r1
 80094fc:	3318      	adds	r3, #24
 80094fe:	2200      	movs	r2, #0
 8009500:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009502:	78f9      	ldrb	r1, [r7, #3]
 8009504:	2300      	movs	r3, #0
 8009506:	2200      	movs	r2, #0
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f002 f9a8 	bl	800b85e <USBD_LL_Transmit>
 800950e:	e01f      	b.n	8009550 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	2200      	movs	r2, #0
 8009514:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800951e:	687a      	ldr	r2, [r7, #4]
 8009520:	33b0      	adds	r3, #176	@ 0xb0
 8009522:	009b      	lsls	r3, r3, #2
 8009524:	4413      	add	r3, r2
 8009526:	685b      	ldr	r3, [r3, #4]
 8009528:	691b      	ldr	r3, [r3, #16]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d010      	beq.n	8009550 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009534:	687a      	ldr	r2, [r7, #4]
 8009536:	33b0      	adds	r3, #176	@ 0xb0
 8009538:	009b      	lsls	r3, r3, #2
 800953a:	4413      	add	r3, r2
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	691b      	ldr	r3, [r3, #16]
 8009540:	68ba      	ldr	r2, [r7, #8]
 8009542:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8009546:	68ba      	ldr	r2, [r7, #8]
 8009548:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800954c:	78fa      	ldrb	r2, [r7, #3]
 800954e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009550:	2300      	movs	r3, #0
}
 8009552:	4618      	mov	r0, r3
 8009554:	3710      	adds	r7, #16
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}

0800955a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800955a:	b580      	push	{r7, lr}
 800955c:	b084      	sub	sp, #16
 800955e:	af00      	add	r7, sp, #0
 8009560:	6078      	str	r0, [r7, #4]
 8009562:	460b      	mov	r3, r1
 8009564:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	32b0      	adds	r2, #176	@ 0xb0
 8009570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009574:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	32b0      	adds	r2, #176	@ 0xb0
 8009580:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d101      	bne.n	800958c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009588:	2303      	movs	r3, #3
 800958a:	e01a      	b.n	80095c2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800958c:	78fb      	ldrb	r3, [r7, #3]
 800958e:	4619      	mov	r1, r3
 8009590:	6878      	ldr	r0, [r7, #4]
 8009592:	f002 f9a6 	bl	800b8e2 <USBD_LL_GetRxDataSize>
 8009596:	4602      	mov	r2, r0
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80095a4:	687a      	ldr	r2, [r7, #4]
 80095a6:	33b0      	adds	r3, #176	@ 0xb0
 80095a8:	009b      	lsls	r3, r3, #2
 80095aa:	4413      	add	r3, r2
 80095ac:	685b      	ldr	r3, [r3, #4]
 80095ae:	68db      	ldr	r3, [r3, #12]
 80095b0:	68fa      	ldr	r2, [r7, #12]
 80095b2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80095b6:	68fa      	ldr	r2, [r7, #12]
 80095b8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80095bc:	4611      	mov	r1, r2
 80095be:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80095c0:	2300      	movs	r3, #0
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3710      	adds	r7, #16
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}

080095ca <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80095ca:	b580      	push	{r7, lr}
 80095cc:	b084      	sub	sp, #16
 80095ce:	af00      	add	r7, sp, #0
 80095d0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	32b0      	adds	r2, #176	@ 0xb0
 80095dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095e0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d101      	bne.n	80095ec <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80095e8:	2303      	movs	r3, #3
 80095ea:	e024      	b.n	8009636 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80095f2:	687a      	ldr	r2, [r7, #4]
 80095f4:	33b0      	adds	r3, #176	@ 0xb0
 80095f6:	009b      	lsls	r3, r3, #2
 80095f8:	4413      	add	r3, r2
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d019      	beq.n	8009634 <USBD_CDC_EP0_RxReady+0x6a>
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009606:	2bff      	cmp	r3, #255	@ 0xff
 8009608:	d014      	beq.n	8009634 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009610:	687a      	ldr	r2, [r7, #4]
 8009612:	33b0      	adds	r3, #176	@ 0xb0
 8009614:	009b      	lsls	r3, r3, #2
 8009616:	4413      	add	r3, r2
 8009618:	685b      	ldr	r3, [r3, #4]
 800961a:	689b      	ldr	r3, [r3, #8]
 800961c:	68fa      	ldr	r2, [r7, #12]
 800961e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009622:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009624:	68fa      	ldr	r2, [r7, #12]
 8009626:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800962a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	22ff      	movs	r2, #255	@ 0xff
 8009630:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009634:	2300      	movs	r3, #0
}
 8009636:	4618      	mov	r0, r3
 8009638:	3710      	adds	r7, #16
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}
	...

08009640 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b086      	sub	sp, #24
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009648:	2182      	movs	r1, #130	@ 0x82
 800964a:	4818      	ldr	r0, [pc, #96]	@ (80096ac <USBD_CDC_GetFSCfgDesc+0x6c>)
 800964c:	f000 fd0f 	bl	800a06e <USBD_GetEpDesc>
 8009650:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009652:	2101      	movs	r1, #1
 8009654:	4815      	ldr	r0, [pc, #84]	@ (80096ac <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009656:	f000 fd0a 	bl	800a06e <USBD_GetEpDesc>
 800965a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800965c:	2181      	movs	r1, #129	@ 0x81
 800965e:	4813      	ldr	r0, [pc, #76]	@ (80096ac <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009660:	f000 fd05 	bl	800a06e <USBD_GetEpDesc>
 8009664:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d002      	beq.n	8009672 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800966c:	697b      	ldr	r3, [r7, #20]
 800966e:	2210      	movs	r2, #16
 8009670:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009672:	693b      	ldr	r3, [r7, #16]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d006      	beq.n	8009686 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	2200      	movs	r2, #0
 800967c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009680:	711a      	strb	r2, [r3, #4]
 8009682:	2200      	movs	r2, #0
 8009684:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d006      	beq.n	800969a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	2200      	movs	r2, #0
 8009690:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009694:	711a      	strb	r2, [r3, #4]
 8009696:	2200      	movs	r2, #0
 8009698:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2243      	movs	r2, #67	@ 0x43
 800969e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80096a0:	4b02      	ldr	r3, [pc, #8]	@ (80096ac <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3718      	adds	r7, #24
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}
 80096aa:	bf00      	nop
 80096ac:	20000064 	.word	0x20000064

080096b0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b086      	sub	sp, #24
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80096b8:	2182      	movs	r1, #130	@ 0x82
 80096ba:	4818      	ldr	r0, [pc, #96]	@ (800971c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80096bc:	f000 fcd7 	bl	800a06e <USBD_GetEpDesc>
 80096c0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80096c2:	2101      	movs	r1, #1
 80096c4:	4815      	ldr	r0, [pc, #84]	@ (800971c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80096c6:	f000 fcd2 	bl	800a06e <USBD_GetEpDesc>
 80096ca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80096cc:	2181      	movs	r1, #129	@ 0x81
 80096ce:	4813      	ldr	r0, [pc, #76]	@ (800971c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80096d0:	f000 fccd 	bl	800a06e <USBD_GetEpDesc>
 80096d4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d002      	beq.n	80096e2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	2210      	movs	r2, #16
 80096e0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80096e2:	693b      	ldr	r3, [r7, #16]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d006      	beq.n	80096f6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80096e8:	693b      	ldr	r3, [r7, #16]
 80096ea:	2200      	movs	r2, #0
 80096ec:	711a      	strb	r2, [r3, #4]
 80096ee:	2200      	movs	r2, #0
 80096f0:	f042 0202 	orr.w	r2, r2, #2
 80096f4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d006      	beq.n	800970a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	2200      	movs	r2, #0
 8009700:	711a      	strb	r2, [r3, #4]
 8009702:	2200      	movs	r2, #0
 8009704:	f042 0202 	orr.w	r2, r2, #2
 8009708:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2243      	movs	r2, #67	@ 0x43
 800970e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009710:	4b02      	ldr	r3, [pc, #8]	@ (800971c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009712:	4618      	mov	r0, r3
 8009714:	3718      	adds	r7, #24
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}
 800971a:	bf00      	nop
 800971c:	20000064 	.word	0x20000064

08009720 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b086      	sub	sp, #24
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009728:	2182      	movs	r1, #130	@ 0x82
 800972a:	4818      	ldr	r0, [pc, #96]	@ (800978c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800972c:	f000 fc9f 	bl	800a06e <USBD_GetEpDesc>
 8009730:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009732:	2101      	movs	r1, #1
 8009734:	4815      	ldr	r0, [pc, #84]	@ (800978c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009736:	f000 fc9a 	bl	800a06e <USBD_GetEpDesc>
 800973a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800973c:	2181      	movs	r1, #129	@ 0x81
 800973e:	4813      	ldr	r0, [pc, #76]	@ (800978c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009740:	f000 fc95 	bl	800a06e <USBD_GetEpDesc>
 8009744:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d002      	beq.n	8009752 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	2210      	movs	r2, #16
 8009750:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d006      	beq.n	8009766 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	2200      	movs	r2, #0
 800975c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009760:	711a      	strb	r2, [r3, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d006      	beq.n	800977a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	2200      	movs	r2, #0
 8009770:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009774:	711a      	strb	r2, [r3, #4]
 8009776:	2200      	movs	r2, #0
 8009778:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2243      	movs	r2, #67	@ 0x43
 800977e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009780:	4b02      	ldr	r3, [pc, #8]	@ (800978c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009782:	4618      	mov	r0, r3
 8009784:	3718      	adds	r7, #24
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}
 800978a:	bf00      	nop
 800978c:	20000064 	.word	0x20000064

08009790 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009790:	b480      	push	{r7}
 8009792:	b083      	sub	sp, #12
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	220a      	movs	r2, #10
 800979c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800979e:	4b03      	ldr	r3, [pc, #12]	@ (80097ac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	370c      	adds	r7, #12
 80097a4:	46bd      	mov	sp, r7
 80097a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097aa:	4770      	bx	lr
 80097ac:	20000020 	.word	0x20000020

080097b0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80097b0:	b480      	push	{r7}
 80097b2:	b083      	sub	sp, #12
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
 80097b8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d101      	bne.n	80097c4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80097c0:	2303      	movs	r3, #3
 80097c2:	e009      	b.n	80097d8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	33b0      	adds	r3, #176	@ 0xb0
 80097ce:	009b      	lsls	r3, r3, #2
 80097d0:	4413      	add	r3, r2
 80097d2:	683a      	ldr	r2, [r7, #0]
 80097d4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80097d6:	2300      	movs	r3, #0
}
 80097d8:	4618      	mov	r0, r3
 80097da:	370c      	adds	r7, #12
 80097dc:	46bd      	mov	sp, r7
 80097de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e2:	4770      	bx	lr

080097e4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b087      	sub	sp, #28
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	60f8      	str	r0, [r7, #12]
 80097ec:	60b9      	str	r1, [r7, #8]
 80097ee:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	32b0      	adds	r2, #176	@ 0xb0
 80097fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097fe:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009800:	697b      	ldr	r3, [r7, #20]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d101      	bne.n	800980a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009806:	2303      	movs	r3, #3
 8009808:	e008      	b.n	800981c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	68ba      	ldr	r2, [r7, #8]
 800980e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009812:	697b      	ldr	r3, [r7, #20]
 8009814:	687a      	ldr	r2, [r7, #4]
 8009816:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800981a:	2300      	movs	r3, #0
}
 800981c:	4618      	mov	r0, r3
 800981e:	371c      	adds	r7, #28
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr

08009828 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009828:	b480      	push	{r7}
 800982a:	b085      	sub	sp, #20
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	32b0      	adds	r2, #176	@ 0xb0
 800983c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009840:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d101      	bne.n	800984c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009848:	2303      	movs	r3, #3
 800984a:	e004      	b.n	8009856 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	683a      	ldr	r2, [r7, #0]
 8009850:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009854:	2300      	movs	r3, #0
}
 8009856:	4618      	mov	r0, r3
 8009858:	3714      	adds	r7, #20
 800985a:	46bd      	mov	sp, r7
 800985c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009860:	4770      	bx	lr
	...

08009864 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b084      	sub	sp, #16
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	32b0      	adds	r2, #176	@ 0xb0
 8009876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800987a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	32b0      	adds	r2, #176	@ 0xb0
 8009886:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d101      	bne.n	8009892 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800988e:	2303      	movs	r3, #3
 8009890:	e018      	b.n	80098c4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	7c1b      	ldrb	r3, [r3, #16]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d10a      	bne.n	80098b0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800989a:	4b0c      	ldr	r3, [pc, #48]	@ (80098cc <USBD_CDC_ReceivePacket+0x68>)
 800989c:	7819      	ldrb	r1, [r3, #0]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80098a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80098a8:	6878      	ldr	r0, [r7, #4]
 80098aa:	f001 fff9 	bl	800b8a0 <USBD_LL_PrepareReceive>
 80098ae:	e008      	b.n	80098c2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80098b0:	4b06      	ldr	r3, [pc, #24]	@ (80098cc <USBD_CDC_ReceivePacket+0x68>)
 80098b2:	7819      	ldrb	r1, [r3, #0]
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80098ba:	2340      	movs	r3, #64	@ 0x40
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f001 ffef 	bl	800b8a0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80098c2:	2300      	movs	r3, #0
}
 80098c4:	4618      	mov	r0, r3
 80098c6:	3710      	adds	r7, #16
 80098c8:	46bd      	mov	sp, r7
 80098ca:	bd80      	pop	{r7, pc}
 80098cc:	200000a8 	.word	0x200000a8

080098d0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b086      	sub	sp, #24
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	60f8      	str	r0, [r7, #12]
 80098d8:	60b9      	str	r1, [r7, #8]
 80098da:	4613      	mov	r3, r2
 80098dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d101      	bne.n	80098e8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80098e4:	2303      	movs	r3, #3
 80098e6:	e01f      	b.n	8009928 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	2200      	movs	r2, #0
 80098ec:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2200      	movs	r2, #0
 80098f4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2200      	movs	r2, #0
 80098fc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d003      	beq.n	800990e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	68ba      	ldr	r2, [r7, #8]
 800990a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	2201      	movs	r2, #1
 8009912:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	79fa      	ldrb	r2, [r7, #7]
 800991a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800991c:	68f8      	ldr	r0, [r7, #12]
 800991e:	f001 fe69 	bl	800b5f4 <USBD_LL_Init>
 8009922:	4603      	mov	r3, r0
 8009924:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009926:	7dfb      	ldrb	r3, [r7, #23]
}
 8009928:	4618      	mov	r0, r3
 800992a:	3718      	adds	r7, #24
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}

08009930 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b084      	sub	sp, #16
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
 8009938:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800993a:	2300      	movs	r3, #0
 800993c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d101      	bne.n	8009948 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009944:	2303      	movs	r3, #3
 8009946:	e025      	b.n	8009994 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	683a      	ldr	r2, [r7, #0]
 800994c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	32ae      	adds	r2, #174	@ 0xae
 800995a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800995e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009960:	2b00      	cmp	r3, #0
 8009962:	d00f      	beq.n	8009984 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	32ae      	adds	r2, #174	@ 0xae
 800996e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009974:	f107 020e 	add.w	r2, r7, #14
 8009978:	4610      	mov	r0, r2
 800997a:	4798      	blx	r3
 800997c:	4602      	mov	r2, r0
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800998a:	1c5a      	adds	r2, r3, #1
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009992:	2300      	movs	r3, #0
}
 8009994:	4618      	mov	r0, r3
 8009996:	3710      	adds	r7, #16
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}

0800999c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b082      	sub	sp, #8
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f001 fe71 	bl	800b68c <USBD_LL_Start>
 80099aa:	4603      	mov	r3, r0
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	3708      	adds	r7, #8
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}

080099b4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80099b4:	b480      	push	{r7}
 80099b6:	b083      	sub	sp, #12
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80099bc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80099be:	4618      	mov	r0, r3
 80099c0:	370c      	adds	r7, #12
 80099c2:	46bd      	mov	sp, r7
 80099c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c8:	4770      	bx	lr

080099ca <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80099ca:	b580      	push	{r7, lr}
 80099cc:	b084      	sub	sp, #16
 80099ce:	af00      	add	r7, sp, #0
 80099d0:	6078      	str	r0, [r7, #4]
 80099d2:	460b      	mov	r3, r1
 80099d4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80099d6:	2300      	movs	r3, #0
 80099d8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d009      	beq.n	80099f8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	78fa      	ldrb	r2, [r7, #3]
 80099ee:	4611      	mov	r1, r2
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	4798      	blx	r3
 80099f4:	4603      	mov	r3, r0
 80099f6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80099f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	3710      	adds	r7, #16
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bd80      	pop	{r7, pc}

08009a02 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009a02:	b580      	push	{r7, lr}
 8009a04:	b084      	sub	sp, #16
 8009a06:	af00      	add	r7, sp, #0
 8009a08:	6078      	str	r0, [r7, #4]
 8009a0a:	460b      	mov	r3, r1
 8009a0c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a18:	685b      	ldr	r3, [r3, #4]
 8009a1a:	78fa      	ldrb	r2, [r7, #3]
 8009a1c:	4611      	mov	r1, r2
 8009a1e:	6878      	ldr	r0, [r7, #4]
 8009a20:	4798      	blx	r3
 8009a22:	4603      	mov	r3, r0
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d001      	beq.n	8009a2c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009a28:	2303      	movs	r3, #3
 8009a2a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3710      	adds	r7, #16
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}

08009a36 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009a36:	b580      	push	{r7, lr}
 8009a38:	b084      	sub	sp, #16
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	6078      	str	r0, [r7, #4]
 8009a3e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009a46:	6839      	ldr	r1, [r7, #0]
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f001 f90c 	bl	800ac66 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2201      	movs	r2, #1
 8009a52:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009a5c:	461a      	mov	r2, r3
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009a6a:	f003 031f 	and.w	r3, r3, #31
 8009a6e:	2b02      	cmp	r3, #2
 8009a70:	d01a      	beq.n	8009aa8 <USBD_LL_SetupStage+0x72>
 8009a72:	2b02      	cmp	r3, #2
 8009a74:	d822      	bhi.n	8009abc <USBD_LL_SetupStage+0x86>
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d002      	beq.n	8009a80 <USBD_LL_SetupStage+0x4a>
 8009a7a:	2b01      	cmp	r3, #1
 8009a7c:	d00a      	beq.n	8009a94 <USBD_LL_SetupStage+0x5e>
 8009a7e:	e01d      	b.n	8009abc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009a86:	4619      	mov	r1, r3
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f000 fb63 	bl	800a154 <USBD_StdDevReq>
 8009a8e:	4603      	mov	r3, r0
 8009a90:	73fb      	strb	r3, [r7, #15]
      break;
 8009a92:	e020      	b.n	8009ad6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009a9a:	4619      	mov	r1, r3
 8009a9c:	6878      	ldr	r0, [r7, #4]
 8009a9e:	f000 fbcb 	bl	800a238 <USBD_StdItfReq>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	73fb      	strb	r3, [r7, #15]
      break;
 8009aa6:	e016      	b.n	8009ad6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009aae:	4619      	mov	r1, r3
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f000 fc2d 	bl	800a310 <USBD_StdEPReq>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	73fb      	strb	r3, [r7, #15]
      break;
 8009aba:	e00c      	b.n	8009ad6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009ac2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009ac6:	b2db      	uxtb	r3, r3
 8009ac8:	4619      	mov	r1, r3
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f001 fe3e 	bl	800b74c <USBD_LL_StallEP>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	73fb      	strb	r3, [r7, #15]
      break;
 8009ad4:	bf00      	nop
  }

  return ret;
 8009ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	3710      	adds	r7, #16
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}

08009ae0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b086      	sub	sp, #24
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	60f8      	str	r0, [r7, #12]
 8009ae8:	460b      	mov	r3, r1
 8009aea:	607a      	str	r2, [r7, #4]
 8009aec:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009aee:	2300      	movs	r3, #0
 8009af0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009af2:	7afb      	ldrb	r3, [r7, #11]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d16e      	bne.n	8009bd6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009afe:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009b06:	2b03      	cmp	r3, #3
 8009b08:	f040 8098 	bne.w	8009c3c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	689a      	ldr	r2, [r3, #8]
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	68db      	ldr	r3, [r3, #12]
 8009b14:	429a      	cmp	r2, r3
 8009b16:	d913      	bls.n	8009b40 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	689a      	ldr	r2, [r3, #8]
 8009b1c:	693b      	ldr	r3, [r7, #16]
 8009b1e:	68db      	ldr	r3, [r3, #12]
 8009b20:	1ad2      	subs	r2, r2, r3
 8009b22:	693b      	ldr	r3, [r7, #16]
 8009b24:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	68da      	ldr	r2, [r3, #12]
 8009b2a:	693b      	ldr	r3, [r7, #16]
 8009b2c:	689b      	ldr	r3, [r3, #8]
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	bf28      	it	cs
 8009b32:	4613      	movcs	r3, r2
 8009b34:	461a      	mov	r2, r3
 8009b36:	6879      	ldr	r1, [r7, #4]
 8009b38:	68f8      	ldr	r0, [r7, #12]
 8009b3a:	f001 f994 	bl	800ae66 <USBD_CtlContinueRx>
 8009b3e:	e07d      	b.n	8009c3c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009b46:	f003 031f 	and.w	r3, r3, #31
 8009b4a:	2b02      	cmp	r3, #2
 8009b4c:	d014      	beq.n	8009b78 <USBD_LL_DataOutStage+0x98>
 8009b4e:	2b02      	cmp	r3, #2
 8009b50:	d81d      	bhi.n	8009b8e <USBD_LL_DataOutStage+0xae>
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d002      	beq.n	8009b5c <USBD_LL_DataOutStage+0x7c>
 8009b56:	2b01      	cmp	r3, #1
 8009b58:	d003      	beq.n	8009b62 <USBD_LL_DataOutStage+0x82>
 8009b5a:	e018      	b.n	8009b8e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	75bb      	strb	r3, [r7, #22]
            break;
 8009b60:	e018      	b.n	8009b94 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009b68:	b2db      	uxtb	r3, r3
 8009b6a:	4619      	mov	r1, r3
 8009b6c:	68f8      	ldr	r0, [r7, #12]
 8009b6e:	f000 fa64 	bl	800a03a <USBD_CoreFindIF>
 8009b72:	4603      	mov	r3, r0
 8009b74:	75bb      	strb	r3, [r7, #22]
            break;
 8009b76:	e00d      	b.n	8009b94 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009b7e:	b2db      	uxtb	r3, r3
 8009b80:	4619      	mov	r1, r3
 8009b82:	68f8      	ldr	r0, [r7, #12]
 8009b84:	f000 fa66 	bl	800a054 <USBD_CoreFindEP>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	75bb      	strb	r3, [r7, #22]
            break;
 8009b8c:	e002      	b.n	8009b94 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	75bb      	strb	r3, [r7, #22]
            break;
 8009b92:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009b94:	7dbb      	ldrb	r3, [r7, #22]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d119      	bne.n	8009bce <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ba0:	b2db      	uxtb	r3, r3
 8009ba2:	2b03      	cmp	r3, #3
 8009ba4:	d113      	bne.n	8009bce <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009ba6:	7dba      	ldrb	r2, [r7, #22]
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	32ae      	adds	r2, #174	@ 0xae
 8009bac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bb0:	691b      	ldr	r3, [r3, #16]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d00b      	beq.n	8009bce <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009bb6:	7dba      	ldrb	r2, [r7, #22]
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009bbe:	7dba      	ldrb	r2, [r7, #22]
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	32ae      	adds	r2, #174	@ 0xae
 8009bc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bc8:	691b      	ldr	r3, [r3, #16]
 8009bca:	68f8      	ldr	r0, [r7, #12]
 8009bcc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009bce:	68f8      	ldr	r0, [r7, #12]
 8009bd0:	f001 f95a 	bl	800ae88 <USBD_CtlSendStatus>
 8009bd4:	e032      	b.n	8009c3c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009bd6:	7afb      	ldrb	r3, [r7, #11]
 8009bd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009bdc:	b2db      	uxtb	r3, r3
 8009bde:	4619      	mov	r1, r3
 8009be0:	68f8      	ldr	r0, [r7, #12]
 8009be2:	f000 fa37 	bl	800a054 <USBD_CoreFindEP>
 8009be6:	4603      	mov	r3, r0
 8009be8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009bea:	7dbb      	ldrb	r3, [r7, #22]
 8009bec:	2bff      	cmp	r3, #255	@ 0xff
 8009bee:	d025      	beq.n	8009c3c <USBD_LL_DataOutStage+0x15c>
 8009bf0:	7dbb      	ldrb	r3, [r7, #22]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d122      	bne.n	8009c3c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bfc:	b2db      	uxtb	r3, r3
 8009bfe:	2b03      	cmp	r3, #3
 8009c00:	d117      	bne.n	8009c32 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009c02:	7dba      	ldrb	r2, [r7, #22]
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	32ae      	adds	r2, #174	@ 0xae
 8009c08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c0c:	699b      	ldr	r3, [r3, #24]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d00f      	beq.n	8009c32 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009c12:	7dba      	ldrb	r2, [r7, #22]
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009c1a:	7dba      	ldrb	r2, [r7, #22]
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	32ae      	adds	r2, #174	@ 0xae
 8009c20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c24:	699b      	ldr	r3, [r3, #24]
 8009c26:	7afa      	ldrb	r2, [r7, #11]
 8009c28:	4611      	mov	r1, r2
 8009c2a:	68f8      	ldr	r0, [r7, #12]
 8009c2c:	4798      	blx	r3
 8009c2e:	4603      	mov	r3, r0
 8009c30:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009c32:	7dfb      	ldrb	r3, [r7, #23]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d001      	beq.n	8009c3c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009c38:	7dfb      	ldrb	r3, [r7, #23]
 8009c3a:	e000      	b.n	8009c3e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009c3c:	2300      	movs	r3, #0
}
 8009c3e:	4618      	mov	r0, r3
 8009c40:	3718      	adds	r7, #24
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}

08009c46 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009c46:	b580      	push	{r7, lr}
 8009c48:	b086      	sub	sp, #24
 8009c4a:	af00      	add	r7, sp, #0
 8009c4c:	60f8      	str	r0, [r7, #12]
 8009c4e:	460b      	mov	r3, r1
 8009c50:	607a      	str	r2, [r7, #4]
 8009c52:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009c54:	7afb      	ldrb	r3, [r7, #11]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d16f      	bne.n	8009d3a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	3314      	adds	r3, #20
 8009c5e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009c66:	2b02      	cmp	r3, #2
 8009c68:	d15a      	bne.n	8009d20 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009c6a:	693b      	ldr	r3, [r7, #16]
 8009c6c:	689a      	ldr	r2, [r3, #8]
 8009c6e:	693b      	ldr	r3, [r7, #16]
 8009c70:	68db      	ldr	r3, [r3, #12]
 8009c72:	429a      	cmp	r2, r3
 8009c74:	d914      	bls.n	8009ca0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	689a      	ldr	r2, [r3, #8]
 8009c7a:	693b      	ldr	r3, [r7, #16]
 8009c7c:	68db      	ldr	r3, [r3, #12]
 8009c7e:	1ad2      	subs	r2, r2, r3
 8009c80:	693b      	ldr	r3, [r7, #16]
 8009c82:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	689b      	ldr	r3, [r3, #8]
 8009c88:	461a      	mov	r2, r3
 8009c8a:	6879      	ldr	r1, [r7, #4]
 8009c8c:	68f8      	ldr	r0, [r7, #12]
 8009c8e:	f001 f8bc 	bl	800ae0a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c92:	2300      	movs	r3, #0
 8009c94:	2200      	movs	r2, #0
 8009c96:	2100      	movs	r1, #0
 8009c98:	68f8      	ldr	r0, [r7, #12]
 8009c9a:	f001 fe01 	bl	800b8a0 <USBD_LL_PrepareReceive>
 8009c9e:	e03f      	b.n	8009d20 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	68da      	ldr	r2, [r3, #12]
 8009ca4:	693b      	ldr	r3, [r7, #16]
 8009ca6:	689b      	ldr	r3, [r3, #8]
 8009ca8:	429a      	cmp	r2, r3
 8009caa:	d11c      	bne.n	8009ce6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009cac:	693b      	ldr	r3, [r7, #16]
 8009cae:	685a      	ldr	r2, [r3, #4]
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009cb4:	429a      	cmp	r2, r3
 8009cb6:	d316      	bcc.n	8009ce6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009cb8:	693b      	ldr	r3, [r7, #16]
 8009cba:	685a      	ldr	r2, [r3, #4]
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009cc2:	429a      	cmp	r2, r3
 8009cc4:	d20f      	bcs.n	8009ce6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	2100      	movs	r1, #0
 8009cca:	68f8      	ldr	r0, [r7, #12]
 8009ccc:	f001 f89d 	bl	800ae0a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009cd8:	2300      	movs	r3, #0
 8009cda:	2200      	movs	r2, #0
 8009cdc:	2100      	movs	r1, #0
 8009cde:	68f8      	ldr	r0, [r7, #12]
 8009ce0:	f001 fdde 	bl	800b8a0 <USBD_LL_PrepareReceive>
 8009ce4:	e01c      	b.n	8009d20 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cec:	b2db      	uxtb	r3, r3
 8009cee:	2b03      	cmp	r3, #3
 8009cf0:	d10f      	bne.n	8009d12 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009cf8:	68db      	ldr	r3, [r3, #12]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d009      	beq.n	8009d12 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	2200      	movs	r2, #0
 8009d02:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d0c:	68db      	ldr	r3, [r3, #12]
 8009d0e:	68f8      	ldr	r0, [r7, #12]
 8009d10:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009d12:	2180      	movs	r1, #128	@ 0x80
 8009d14:	68f8      	ldr	r0, [r7, #12]
 8009d16:	f001 fd19 	bl	800b74c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009d1a:	68f8      	ldr	r0, [r7, #12]
 8009d1c:	f001 f8c7 	bl	800aeae <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d03a      	beq.n	8009da0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009d2a:	68f8      	ldr	r0, [r7, #12]
 8009d2c:	f7ff fe42 	bl	80099b4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	2200      	movs	r2, #0
 8009d34:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009d38:	e032      	b.n	8009da0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009d3a:	7afb      	ldrb	r3, [r7, #11]
 8009d3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	4619      	mov	r1, r3
 8009d44:	68f8      	ldr	r0, [r7, #12]
 8009d46:	f000 f985 	bl	800a054 <USBD_CoreFindEP>
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009d4e:	7dfb      	ldrb	r3, [r7, #23]
 8009d50:	2bff      	cmp	r3, #255	@ 0xff
 8009d52:	d025      	beq.n	8009da0 <USBD_LL_DataInStage+0x15a>
 8009d54:	7dfb      	ldrb	r3, [r7, #23]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d122      	bne.n	8009da0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d60:	b2db      	uxtb	r3, r3
 8009d62:	2b03      	cmp	r3, #3
 8009d64:	d11c      	bne.n	8009da0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009d66:	7dfa      	ldrb	r2, [r7, #23]
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	32ae      	adds	r2, #174	@ 0xae
 8009d6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d70:	695b      	ldr	r3, [r3, #20]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d014      	beq.n	8009da0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009d76:	7dfa      	ldrb	r2, [r7, #23]
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009d7e:	7dfa      	ldrb	r2, [r7, #23]
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	32ae      	adds	r2, #174	@ 0xae
 8009d84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d88:	695b      	ldr	r3, [r3, #20]
 8009d8a:	7afa      	ldrb	r2, [r7, #11]
 8009d8c:	4611      	mov	r1, r2
 8009d8e:	68f8      	ldr	r0, [r7, #12]
 8009d90:	4798      	blx	r3
 8009d92:	4603      	mov	r3, r0
 8009d94:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009d96:	7dbb      	ldrb	r3, [r7, #22]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d001      	beq.n	8009da0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009d9c:	7dbb      	ldrb	r3, [r7, #22]
 8009d9e:	e000      	b.n	8009da2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009da0:	2300      	movs	r3, #0
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3718      	adds	r7, #24
 8009da6:	46bd      	mov	sp, r7
 8009da8:	bd80      	pop	{r7, pc}

08009daa <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009daa:	b580      	push	{r7, lr}
 8009dac:	b084      	sub	sp, #16
 8009dae:	af00      	add	r7, sp, #0
 8009db0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009db2:	2300      	movs	r3, #0
 8009db4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2201      	movs	r2, #1
 8009dba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2200      	movs	r2, #0
 8009dca:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d014      	beq.n	8009e10 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dec:	685b      	ldr	r3, [r3, #4]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d00e      	beq.n	8009e10 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009df8:	685b      	ldr	r3, [r3, #4]
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	6852      	ldr	r2, [r2, #4]
 8009dfe:	b2d2      	uxtb	r2, r2
 8009e00:	4611      	mov	r1, r2
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	4798      	blx	r3
 8009e06:	4603      	mov	r3, r0
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d001      	beq.n	8009e10 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009e0c:	2303      	movs	r3, #3
 8009e0e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009e10:	2340      	movs	r3, #64	@ 0x40
 8009e12:	2200      	movs	r2, #0
 8009e14:	2100      	movs	r1, #0
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f001 fc53 	bl	800b6c2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2201      	movs	r2, #1
 8009e20:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2240      	movs	r2, #64	@ 0x40
 8009e28:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009e2c:	2340      	movs	r3, #64	@ 0x40
 8009e2e:	2200      	movs	r2, #0
 8009e30:	2180      	movs	r1, #128	@ 0x80
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f001 fc45 	bl	800b6c2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	2201      	movs	r2, #1
 8009e3c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2240      	movs	r2, #64	@ 0x40
 8009e42:	621a      	str	r2, [r3, #32]

  return ret;
 8009e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	3710      	adds	r7, #16
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}

08009e4e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009e4e:	b480      	push	{r7}
 8009e50:	b083      	sub	sp, #12
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	6078      	str	r0, [r7, #4]
 8009e56:	460b      	mov	r3, r1
 8009e58:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	78fa      	ldrb	r2, [r7, #3]
 8009e5e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009e60:	2300      	movs	r3, #0
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	370c      	adds	r7, #12
 8009e66:	46bd      	mov	sp, r7
 8009e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6c:	4770      	bx	lr

08009e6e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009e6e:	b480      	push	{r7}
 8009e70:	b083      	sub	sp, #12
 8009e72:	af00      	add	r7, sp, #0
 8009e74:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e7c:	b2db      	uxtb	r3, r3
 8009e7e:	2b04      	cmp	r3, #4
 8009e80:	d006      	beq.n	8009e90 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e88:	b2da      	uxtb	r2, r3
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2204      	movs	r2, #4
 8009e94:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	370c      	adds	r7, #12
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea4:	4770      	bx	lr

08009ea6 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009ea6:	b480      	push	{r7}
 8009ea8:	b083      	sub	sp, #12
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009eb4:	b2db      	uxtb	r3, r3
 8009eb6:	2b04      	cmp	r3, #4
 8009eb8:	d106      	bne.n	8009ec8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009ec0:	b2da      	uxtb	r2, r3
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009ec8:	2300      	movs	r3, #0
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	370c      	adds	r7, #12
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed4:	4770      	bx	lr

08009ed6 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009ed6:	b580      	push	{r7, lr}
 8009ed8:	b082      	sub	sp, #8
 8009eda:	af00      	add	r7, sp, #0
 8009edc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ee4:	b2db      	uxtb	r3, r3
 8009ee6:	2b03      	cmp	r3, #3
 8009ee8:	d110      	bne.n	8009f0c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d00b      	beq.n	8009f0c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009efa:	69db      	ldr	r3, [r3, #28]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d005      	beq.n	8009f0c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f06:	69db      	ldr	r3, [r3, #28]
 8009f08:	6878      	ldr	r0, [r7, #4]
 8009f0a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009f0c:	2300      	movs	r3, #0
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	3708      	adds	r7, #8
 8009f12:	46bd      	mov	sp, r7
 8009f14:	bd80      	pop	{r7, pc}

08009f16 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009f16:	b580      	push	{r7, lr}
 8009f18:	b082      	sub	sp, #8
 8009f1a:	af00      	add	r7, sp, #0
 8009f1c:	6078      	str	r0, [r7, #4]
 8009f1e:	460b      	mov	r3, r1
 8009f20:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	32ae      	adds	r2, #174	@ 0xae
 8009f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d101      	bne.n	8009f38 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009f34:	2303      	movs	r3, #3
 8009f36:	e01c      	b.n	8009f72 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f3e:	b2db      	uxtb	r3, r3
 8009f40:	2b03      	cmp	r3, #3
 8009f42:	d115      	bne.n	8009f70 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	32ae      	adds	r2, #174	@ 0xae
 8009f4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f52:	6a1b      	ldr	r3, [r3, #32]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d00b      	beq.n	8009f70 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	32ae      	adds	r2, #174	@ 0xae
 8009f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f66:	6a1b      	ldr	r3, [r3, #32]
 8009f68:	78fa      	ldrb	r2, [r7, #3]
 8009f6a:	4611      	mov	r1, r2
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009f70:	2300      	movs	r3, #0
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	3708      	adds	r7, #8
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}

08009f7a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009f7a:	b580      	push	{r7, lr}
 8009f7c:	b082      	sub	sp, #8
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
 8009f82:	460b      	mov	r3, r1
 8009f84:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	32ae      	adds	r2, #174	@ 0xae
 8009f90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d101      	bne.n	8009f9c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009f98:	2303      	movs	r3, #3
 8009f9a:	e01c      	b.n	8009fd6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fa2:	b2db      	uxtb	r3, r3
 8009fa4:	2b03      	cmp	r3, #3
 8009fa6:	d115      	bne.n	8009fd4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	32ae      	adds	r2, #174	@ 0xae
 8009fb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d00b      	beq.n	8009fd4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	32ae      	adds	r2, #174	@ 0xae
 8009fc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fcc:	78fa      	ldrb	r2, [r7, #3]
 8009fce:	4611      	mov	r1, r2
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009fd4:	2300      	movs	r3, #0
}
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	3708      	adds	r7, #8
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	bd80      	pop	{r7, pc}

08009fde <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009fde:	b480      	push	{r7}
 8009fe0:	b083      	sub	sp, #12
 8009fe2:	af00      	add	r7, sp, #0
 8009fe4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009fe6:	2300      	movs	r3, #0
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	370c      	adds	r7, #12
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr

08009ff4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b084      	sub	sp, #16
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2201      	movs	r2, #1
 800a004:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d00e      	beq.n	800a030 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a018:	685b      	ldr	r3, [r3, #4]
 800a01a:	687a      	ldr	r2, [r7, #4]
 800a01c:	6852      	ldr	r2, [r2, #4]
 800a01e:	b2d2      	uxtb	r2, r2
 800a020:	4611      	mov	r1, r2
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	4798      	blx	r3
 800a026:	4603      	mov	r3, r0
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d001      	beq.n	800a030 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a02c:	2303      	movs	r3, #3
 800a02e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a030:	7bfb      	ldrb	r3, [r7, #15]
}
 800a032:	4618      	mov	r0, r3
 800a034:	3710      	adds	r7, #16
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}

0800a03a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a03a:	b480      	push	{r7}
 800a03c:	b083      	sub	sp, #12
 800a03e:	af00      	add	r7, sp, #0
 800a040:	6078      	str	r0, [r7, #4]
 800a042:	460b      	mov	r3, r1
 800a044:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a046:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a048:	4618      	mov	r0, r3
 800a04a:	370c      	adds	r7, #12
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr

0800a054 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a054:	b480      	push	{r7}
 800a056:	b083      	sub	sp, #12
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
 800a05c:	460b      	mov	r3, r1
 800a05e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a060:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a062:	4618      	mov	r0, r3
 800a064:	370c      	adds	r7, #12
 800a066:	46bd      	mov	sp, r7
 800a068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06c:	4770      	bx	lr

0800a06e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a06e:	b580      	push	{r7, lr}
 800a070:	b086      	sub	sp, #24
 800a072:	af00      	add	r7, sp, #0
 800a074:	6078      	str	r0, [r7, #4]
 800a076:	460b      	mov	r3, r1
 800a078:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a082:	2300      	movs	r3, #0
 800a084:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	885b      	ldrh	r3, [r3, #2]
 800a08a:	b29b      	uxth	r3, r3
 800a08c:	68fa      	ldr	r2, [r7, #12]
 800a08e:	7812      	ldrb	r2, [r2, #0]
 800a090:	4293      	cmp	r3, r2
 800a092:	d91f      	bls.n	800a0d4 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	781b      	ldrb	r3, [r3, #0]
 800a098:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a09a:	e013      	b.n	800a0c4 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a09c:	f107 030a 	add.w	r3, r7, #10
 800a0a0:	4619      	mov	r1, r3
 800a0a2:	6978      	ldr	r0, [r7, #20]
 800a0a4:	f000 f81b 	bl	800a0de <USBD_GetNextDesc>
 800a0a8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a0aa:	697b      	ldr	r3, [r7, #20]
 800a0ac:	785b      	ldrb	r3, [r3, #1]
 800a0ae:	2b05      	cmp	r3, #5
 800a0b0:	d108      	bne.n	800a0c4 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a0b2:	697b      	ldr	r3, [r7, #20]
 800a0b4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	789b      	ldrb	r3, [r3, #2]
 800a0ba:	78fa      	ldrb	r2, [r7, #3]
 800a0bc:	429a      	cmp	r2, r3
 800a0be:	d008      	beq.n	800a0d2 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	885b      	ldrh	r3, [r3, #2]
 800a0c8:	b29a      	uxth	r2, r3
 800a0ca:	897b      	ldrh	r3, [r7, #10]
 800a0cc:	429a      	cmp	r2, r3
 800a0ce:	d8e5      	bhi.n	800a09c <USBD_GetEpDesc+0x2e>
 800a0d0:	e000      	b.n	800a0d4 <USBD_GetEpDesc+0x66>
          break;
 800a0d2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a0d4:	693b      	ldr	r3, [r7, #16]
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3718      	adds	r7, #24
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}

0800a0de <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a0de:	b480      	push	{r7}
 800a0e0:	b085      	sub	sp, #20
 800a0e2:	af00      	add	r7, sp, #0
 800a0e4:	6078      	str	r0, [r7, #4]
 800a0e6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	881b      	ldrh	r3, [r3, #0]
 800a0f0:	68fa      	ldr	r2, [r7, #12]
 800a0f2:	7812      	ldrb	r2, [r2, #0]
 800a0f4:	4413      	add	r3, r2
 800a0f6:	b29a      	uxth	r2, r3
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	781b      	ldrb	r3, [r3, #0]
 800a100:	461a      	mov	r2, r3
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	4413      	add	r3, r2
 800a106:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a108:	68fb      	ldr	r3, [r7, #12]
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	3714      	adds	r7, #20
 800a10e:	46bd      	mov	sp, r7
 800a110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a114:	4770      	bx	lr

0800a116 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a116:	b480      	push	{r7}
 800a118:	b087      	sub	sp, #28
 800a11a:	af00      	add	r7, sp, #0
 800a11c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a122:	697b      	ldr	r3, [r7, #20]
 800a124:	781b      	ldrb	r3, [r3, #0]
 800a126:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a128:	697b      	ldr	r3, [r7, #20]
 800a12a:	3301      	adds	r3, #1
 800a12c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	781b      	ldrb	r3, [r3, #0]
 800a132:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a134:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a138:	021b      	lsls	r3, r3, #8
 800a13a:	b21a      	sxth	r2, r3
 800a13c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a140:	4313      	orrs	r3, r2
 800a142:	b21b      	sxth	r3, r3
 800a144:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a146:	89fb      	ldrh	r3, [r7, #14]
}
 800a148:	4618      	mov	r0, r3
 800a14a:	371c      	adds	r7, #28
 800a14c:	46bd      	mov	sp, r7
 800a14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a152:	4770      	bx	lr

0800a154 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b084      	sub	sp, #16
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
 800a15c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a15e:	2300      	movs	r3, #0
 800a160:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	781b      	ldrb	r3, [r3, #0]
 800a166:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a16a:	2b40      	cmp	r3, #64	@ 0x40
 800a16c:	d005      	beq.n	800a17a <USBD_StdDevReq+0x26>
 800a16e:	2b40      	cmp	r3, #64	@ 0x40
 800a170:	d857      	bhi.n	800a222 <USBD_StdDevReq+0xce>
 800a172:	2b00      	cmp	r3, #0
 800a174:	d00f      	beq.n	800a196 <USBD_StdDevReq+0x42>
 800a176:	2b20      	cmp	r3, #32
 800a178:	d153      	bne.n	800a222 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	32ae      	adds	r2, #174	@ 0xae
 800a184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a188:	689b      	ldr	r3, [r3, #8]
 800a18a:	6839      	ldr	r1, [r7, #0]
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	4798      	blx	r3
 800a190:	4603      	mov	r3, r0
 800a192:	73fb      	strb	r3, [r7, #15]
      break;
 800a194:	e04a      	b.n	800a22c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	785b      	ldrb	r3, [r3, #1]
 800a19a:	2b09      	cmp	r3, #9
 800a19c:	d83b      	bhi.n	800a216 <USBD_StdDevReq+0xc2>
 800a19e:	a201      	add	r2, pc, #4	@ (adr r2, 800a1a4 <USBD_StdDevReq+0x50>)
 800a1a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1a4:	0800a1f9 	.word	0x0800a1f9
 800a1a8:	0800a20d 	.word	0x0800a20d
 800a1ac:	0800a217 	.word	0x0800a217
 800a1b0:	0800a203 	.word	0x0800a203
 800a1b4:	0800a217 	.word	0x0800a217
 800a1b8:	0800a1d7 	.word	0x0800a1d7
 800a1bc:	0800a1cd 	.word	0x0800a1cd
 800a1c0:	0800a217 	.word	0x0800a217
 800a1c4:	0800a1ef 	.word	0x0800a1ef
 800a1c8:	0800a1e1 	.word	0x0800a1e1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a1cc:	6839      	ldr	r1, [r7, #0]
 800a1ce:	6878      	ldr	r0, [r7, #4]
 800a1d0:	f000 fa3c 	bl	800a64c <USBD_GetDescriptor>
          break;
 800a1d4:	e024      	b.n	800a220 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a1d6:	6839      	ldr	r1, [r7, #0]
 800a1d8:	6878      	ldr	r0, [r7, #4]
 800a1da:	f000 fba1 	bl	800a920 <USBD_SetAddress>
          break;
 800a1de:	e01f      	b.n	800a220 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a1e0:	6839      	ldr	r1, [r7, #0]
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f000 fbe0 	bl	800a9a8 <USBD_SetConfig>
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	73fb      	strb	r3, [r7, #15]
          break;
 800a1ec:	e018      	b.n	800a220 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a1ee:	6839      	ldr	r1, [r7, #0]
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f000 fc83 	bl	800aafc <USBD_GetConfig>
          break;
 800a1f6:	e013      	b.n	800a220 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a1f8:	6839      	ldr	r1, [r7, #0]
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f000 fcb4 	bl	800ab68 <USBD_GetStatus>
          break;
 800a200:	e00e      	b.n	800a220 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a202:	6839      	ldr	r1, [r7, #0]
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f000 fce3 	bl	800abd0 <USBD_SetFeature>
          break;
 800a20a:	e009      	b.n	800a220 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a20c:	6839      	ldr	r1, [r7, #0]
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f000 fd07 	bl	800ac22 <USBD_ClrFeature>
          break;
 800a214:	e004      	b.n	800a220 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a216:	6839      	ldr	r1, [r7, #0]
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f000 fd5e 	bl	800acda <USBD_CtlError>
          break;
 800a21e:	bf00      	nop
      }
      break;
 800a220:	e004      	b.n	800a22c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a222:	6839      	ldr	r1, [r7, #0]
 800a224:	6878      	ldr	r0, [r7, #4]
 800a226:	f000 fd58 	bl	800acda <USBD_CtlError>
      break;
 800a22a:	bf00      	nop
  }

  return ret;
 800a22c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3710      	adds	r7, #16
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}
 800a236:	bf00      	nop

0800a238 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b084      	sub	sp, #16
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
 800a240:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a242:	2300      	movs	r3, #0
 800a244:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	781b      	ldrb	r3, [r3, #0]
 800a24a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a24e:	2b40      	cmp	r3, #64	@ 0x40
 800a250:	d005      	beq.n	800a25e <USBD_StdItfReq+0x26>
 800a252:	2b40      	cmp	r3, #64	@ 0x40
 800a254:	d852      	bhi.n	800a2fc <USBD_StdItfReq+0xc4>
 800a256:	2b00      	cmp	r3, #0
 800a258:	d001      	beq.n	800a25e <USBD_StdItfReq+0x26>
 800a25a:	2b20      	cmp	r3, #32
 800a25c:	d14e      	bne.n	800a2fc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a264:	b2db      	uxtb	r3, r3
 800a266:	3b01      	subs	r3, #1
 800a268:	2b02      	cmp	r3, #2
 800a26a:	d840      	bhi.n	800a2ee <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	889b      	ldrh	r3, [r3, #4]
 800a270:	b2db      	uxtb	r3, r3
 800a272:	2b01      	cmp	r3, #1
 800a274:	d836      	bhi.n	800a2e4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	889b      	ldrh	r3, [r3, #4]
 800a27a:	b2db      	uxtb	r3, r3
 800a27c:	4619      	mov	r1, r3
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f7ff fedb 	bl	800a03a <USBD_CoreFindIF>
 800a284:	4603      	mov	r3, r0
 800a286:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a288:	7bbb      	ldrb	r3, [r7, #14]
 800a28a:	2bff      	cmp	r3, #255	@ 0xff
 800a28c:	d01d      	beq.n	800a2ca <USBD_StdItfReq+0x92>
 800a28e:	7bbb      	ldrb	r3, [r7, #14]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d11a      	bne.n	800a2ca <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a294:	7bba      	ldrb	r2, [r7, #14]
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	32ae      	adds	r2, #174	@ 0xae
 800a29a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a29e:	689b      	ldr	r3, [r3, #8]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d00f      	beq.n	800a2c4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a2a4:	7bba      	ldrb	r2, [r7, #14]
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a2ac:	7bba      	ldrb	r2, [r7, #14]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	32ae      	adds	r2, #174	@ 0xae
 800a2b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2b6:	689b      	ldr	r3, [r3, #8]
 800a2b8:	6839      	ldr	r1, [r7, #0]
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	4798      	blx	r3
 800a2be:	4603      	mov	r3, r0
 800a2c0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a2c2:	e004      	b.n	800a2ce <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a2c4:	2303      	movs	r3, #3
 800a2c6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a2c8:	e001      	b.n	800a2ce <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a2ca:	2303      	movs	r3, #3
 800a2cc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	88db      	ldrh	r3, [r3, #6]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d110      	bne.n	800a2f8 <USBD_StdItfReq+0xc0>
 800a2d6:	7bfb      	ldrb	r3, [r7, #15]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d10d      	bne.n	800a2f8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f000 fdd3 	bl	800ae88 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a2e2:	e009      	b.n	800a2f8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a2e4:	6839      	ldr	r1, [r7, #0]
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	f000 fcf7 	bl	800acda <USBD_CtlError>
          break;
 800a2ec:	e004      	b.n	800a2f8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a2ee:	6839      	ldr	r1, [r7, #0]
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f000 fcf2 	bl	800acda <USBD_CtlError>
          break;
 800a2f6:	e000      	b.n	800a2fa <USBD_StdItfReq+0xc2>
          break;
 800a2f8:	bf00      	nop
      }
      break;
 800a2fa:	e004      	b.n	800a306 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a2fc:	6839      	ldr	r1, [r7, #0]
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f000 fceb 	bl	800acda <USBD_CtlError>
      break;
 800a304:	bf00      	nop
  }

  return ret;
 800a306:	7bfb      	ldrb	r3, [r7, #15]
}
 800a308:	4618      	mov	r0, r3
 800a30a:	3710      	adds	r7, #16
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}

0800a310 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b084      	sub	sp, #16
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
 800a318:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a31a:	2300      	movs	r3, #0
 800a31c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	889b      	ldrh	r3, [r3, #4]
 800a322:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	781b      	ldrb	r3, [r3, #0]
 800a328:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a32c:	2b40      	cmp	r3, #64	@ 0x40
 800a32e:	d007      	beq.n	800a340 <USBD_StdEPReq+0x30>
 800a330:	2b40      	cmp	r3, #64	@ 0x40
 800a332:	f200 817f 	bhi.w	800a634 <USBD_StdEPReq+0x324>
 800a336:	2b00      	cmp	r3, #0
 800a338:	d02a      	beq.n	800a390 <USBD_StdEPReq+0x80>
 800a33a:	2b20      	cmp	r3, #32
 800a33c:	f040 817a 	bne.w	800a634 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a340:	7bbb      	ldrb	r3, [r7, #14]
 800a342:	4619      	mov	r1, r3
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f7ff fe85 	bl	800a054 <USBD_CoreFindEP>
 800a34a:	4603      	mov	r3, r0
 800a34c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a34e:	7b7b      	ldrb	r3, [r7, #13]
 800a350:	2bff      	cmp	r3, #255	@ 0xff
 800a352:	f000 8174 	beq.w	800a63e <USBD_StdEPReq+0x32e>
 800a356:	7b7b      	ldrb	r3, [r7, #13]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	f040 8170 	bne.w	800a63e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a35e:	7b7a      	ldrb	r2, [r7, #13]
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a366:	7b7a      	ldrb	r2, [r7, #13]
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	32ae      	adds	r2, #174	@ 0xae
 800a36c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	2b00      	cmp	r3, #0
 800a374:	f000 8163 	beq.w	800a63e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a378:	7b7a      	ldrb	r2, [r7, #13]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	32ae      	adds	r2, #174	@ 0xae
 800a37e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	6839      	ldr	r1, [r7, #0]
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	4798      	blx	r3
 800a38a:	4603      	mov	r3, r0
 800a38c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a38e:	e156      	b.n	800a63e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a390:	683b      	ldr	r3, [r7, #0]
 800a392:	785b      	ldrb	r3, [r3, #1]
 800a394:	2b03      	cmp	r3, #3
 800a396:	d008      	beq.n	800a3aa <USBD_StdEPReq+0x9a>
 800a398:	2b03      	cmp	r3, #3
 800a39a:	f300 8145 	bgt.w	800a628 <USBD_StdEPReq+0x318>
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	f000 809b 	beq.w	800a4da <USBD_StdEPReq+0x1ca>
 800a3a4:	2b01      	cmp	r3, #1
 800a3a6:	d03c      	beq.n	800a422 <USBD_StdEPReq+0x112>
 800a3a8:	e13e      	b.n	800a628 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3b0:	b2db      	uxtb	r3, r3
 800a3b2:	2b02      	cmp	r3, #2
 800a3b4:	d002      	beq.n	800a3bc <USBD_StdEPReq+0xac>
 800a3b6:	2b03      	cmp	r3, #3
 800a3b8:	d016      	beq.n	800a3e8 <USBD_StdEPReq+0xd8>
 800a3ba:	e02c      	b.n	800a416 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a3bc:	7bbb      	ldrb	r3, [r7, #14]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d00d      	beq.n	800a3de <USBD_StdEPReq+0xce>
 800a3c2:	7bbb      	ldrb	r3, [r7, #14]
 800a3c4:	2b80      	cmp	r3, #128	@ 0x80
 800a3c6:	d00a      	beq.n	800a3de <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a3c8:	7bbb      	ldrb	r3, [r7, #14]
 800a3ca:	4619      	mov	r1, r3
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f001 f9bd 	bl	800b74c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a3d2:	2180      	movs	r1, #128	@ 0x80
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f001 f9b9 	bl	800b74c <USBD_LL_StallEP>
 800a3da:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a3dc:	e020      	b.n	800a420 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a3de:	6839      	ldr	r1, [r7, #0]
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f000 fc7a 	bl	800acda <USBD_CtlError>
              break;
 800a3e6:	e01b      	b.n	800a420 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	885b      	ldrh	r3, [r3, #2]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d10e      	bne.n	800a40e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a3f0:	7bbb      	ldrb	r3, [r7, #14]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d00b      	beq.n	800a40e <USBD_StdEPReq+0xfe>
 800a3f6:	7bbb      	ldrb	r3, [r7, #14]
 800a3f8:	2b80      	cmp	r3, #128	@ 0x80
 800a3fa:	d008      	beq.n	800a40e <USBD_StdEPReq+0xfe>
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	88db      	ldrh	r3, [r3, #6]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d104      	bne.n	800a40e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a404:	7bbb      	ldrb	r3, [r7, #14]
 800a406:	4619      	mov	r1, r3
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f001 f99f 	bl	800b74c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a40e:	6878      	ldr	r0, [r7, #4]
 800a410:	f000 fd3a 	bl	800ae88 <USBD_CtlSendStatus>

              break;
 800a414:	e004      	b.n	800a420 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a416:	6839      	ldr	r1, [r7, #0]
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f000 fc5e 	bl	800acda <USBD_CtlError>
              break;
 800a41e:	bf00      	nop
          }
          break;
 800a420:	e107      	b.n	800a632 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a428:	b2db      	uxtb	r3, r3
 800a42a:	2b02      	cmp	r3, #2
 800a42c:	d002      	beq.n	800a434 <USBD_StdEPReq+0x124>
 800a42e:	2b03      	cmp	r3, #3
 800a430:	d016      	beq.n	800a460 <USBD_StdEPReq+0x150>
 800a432:	e04b      	b.n	800a4cc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a434:	7bbb      	ldrb	r3, [r7, #14]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d00d      	beq.n	800a456 <USBD_StdEPReq+0x146>
 800a43a:	7bbb      	ldrb	r3, [r7, #14]
 800a43c:	2b80      	cmp	r3, #128	@ 0x80
 800a43e:	d00a      	beq.n	800a456 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a440:	7bbb      	ldrb	r3, [r7, #14]
 800a442:	4619      	mov	r1, r3
 800a444:	6878      	ldr	r0, [r7, #4]
 800a446:	f001 f981 	bl	800b74c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a44a:	2180      	movs	r1, #128	@ 0x80
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f001 f97d 	bl	800b74c <USBD_LL_StallEP>
 800a452:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a454:	e040      	b.n	800a4d8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a456:	6839      	ldr	r1, [r7, #0]
 800a458:	6878      	ldr	r0, [r7, #4]
 800a45a:	f000 fc3e 	bl	800acda <USBD_CtlError>
              break;
 800a45e:	e03b      	b.n	800a4d8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	885b      	ldrh	r3, [r3, #2]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d136      	bne.n	800a4d6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a468:	7bbb      	ldrb	r3, [r7, #14]
 800a46a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d004      	beq.n	800a47c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a472:	7bbb      	ldrb	r3, [r7, #14]
 800a474:	4619      	mov	r1, r3
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f001 f987 	bl	800b78a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f000 fd03 	bl	800ae88 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a482:	7bbb      	ldrb	r3, [r7, #14]
 800a484:	4619      	mov	r1, r3
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f7ff fde4 	bl	800a054 <USBD_CoreFindEP>
 800a48c:	4603      	mov	r3, r0
 800a48e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a490:	7b7b      	ldrb	r3, [r7, #13]
 800a492:	2bff      	cmp	r3, #255	@ 0xff
 800a494:	d01f      	beq.n	800a4d6 <USBD_StdEPReq+0x1c6>
 800a496:	7b7b      	ldrb	r3, [r7, #13]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d11c      	bne.n	800a4d6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a49c:	7b7a      	ldrb	r2, [r7, #13]
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a4a4:	7b7a      	ldrb	r2, [r7, #13]
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	32ae      	adds	r2, #174	@ 0xae
 800a4aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4ae:	689b      	ldr	r3, [r3, #8]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d010      	beq.n	800a4d6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a4b4:	7b7a      	ldrb	r2, [r7, #13]
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	32ae      	adds	r2, #174	@ 0xae
 800a4ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4be:	689b      	ldr	r3, [r3, #8]
 800a4c0:	6839      	ldr	r1, [r7, #0]
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	4798      	blx	r3
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a4ca:	e004      	b.n	800a4d6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a4cc:	6839      	ldr	r1, [r7, #0]
 800a4ce:	6878      	ldr	r0, [r7, #4]
 800a4d0:	f000 fc03 	bl	800acda <USBD_CtlError>
              break;
 800a4d4:	e000      	b.n	800a4d8 <USBD_StdEPReq+0x1c8>
              break;
 800a4d6:	bf00      	nop
          }
          break;
 800a4d8:	e0ab      	b.n	800a632 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4e0:	b2db      	uxtb	r3, r3
 800a4e2:	2b02      	cmp	r3, #2
 800a4e4:	d002      	beq.n	800a4ec <USBD_StdEPReq+0x1dc>
 800a4e6:	2b03      	cmp	r3, #3
 800a4e8:	d032      	beq.n	800a550 <USBD_StdEPReq+0x240>
 800a4ea:	e097      	b.n	800a61c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a4ec:	7bbb      	ldrb	r3, [r7, #14]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d007      	beq.n	800a502 <USBD_StdEPReq+0x1f2>
 800a4f2:	7bbb      	ldrb	r3, [r7, #14]
 800a4f4:	2b80      	cmp	r3, #128	@ 0x80
 800a4f6:	d004      	beq.n	800a502 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a4f8:	6839      	ldr	r1, [r7, #0]
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f000 fbed 	bl	800acda <USBD_CtlError>
                break;
 800a500:	e091      	b.n	800a626 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a502:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a506:	2b00      	cmp	r3, #0
 800a508:	da0b      	bge.n	800a522 <USBD_StdEPReq+0x212>
 800a50a:	7bbb      	ldrb	r3, [r7, #14]
 800a50c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a510:	4613      	mov	r3, r2
 800a512:	009b      	lsls	r3, r3, #2
 800a514:	4413      	add	r3, r2
 800a516:	009b      	lsls	r3, r3, #2
 800a518:	3310      	adds	r3, #16
 800a51a:	687a      	ldr	r2, [r7, #4]
 800a51c:	4413      	add	r3, r2
 800a51e:	3304      	adds	r3, #4
 800a520:	e00b      	b.n	800a53a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a522:	7bbb      	ldrb	r3, [r7, #14]
 800a524:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a528:	4613      	mov	r3, r2
 800a52a:	009b      	lsls	r3, r3, #2
 800a52c:	4413      	add	r3, r2
 800a52e:	009b      	lsls	r3, r3, #2
 800a530:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a534:	687a      	ldr	r2, [r7, #4]
 800a536:	4413      	add	r3, r2
 800a538:	3304      	adds	r3, #4
 800a53a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	2200      	movs	r2, #0
 800a540:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	2202      	movs	r2, #2
 800a546:	4619      	mov	r1, r3
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f000 fc43 	bl	800add4 <USBD_CtlSendData>
              break;
 800a54e:	e06a      	b.n	800a626 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a550:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a554:	2b00      	cmp	r3, #0
 800a556:	da11      	bge.n	800a57c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a558:	7bbb      	ldrb	r3, [r7, #14]
 800a55a:	f003 020f 	and.w	r2, r3, #15
 800a55e:	6879      	ldr	r1, [r7, #4]
 800a560:	4613      	mov	r3, r2
 800a562:	009b      	lsls	r3, r3, #2
 800a564:	4413      	add	r3, r2
 800a566:	009b      	lsls	r3, r3, #2
 800a568:	440b      	add	r3, r1
 800a56a:	3324      	adds	r3, #36	@ 0x24
 800a56c:	881b      	ldrh	r3, [r3, #0]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d117      	bne.n	800a5a2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a572:	6839      	ldr	r1, [r7, #0]
 800a574:	6878      	ldr	r0, [r7, #4]
 800a576:	f000 fbb0 	bl	800acda <USBD_CtlError>
                  break;
 800a57a:	e054      	b.n	800a626 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a57c:	7bbb      	ldrb	r3, [r7, #14]
 800a57e:	f003 020f 	and.w	r2, r3, #15
 800a582:	6879      	ldr	r1, [r7, #4]
 800a584:	4613      	mov	r3, r2
 800a586:	009b      	lsls	r3, r3, #2
 800a588:	4413      	add	r3, r2
 800a58a:	009b      	lsls	r3, r3, #2
 800a58c:	440b      	add	r3, r1
 800a58e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a592:	881b      	ldrh	r3, [r3, #0]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d104      	bne.n	800a5a2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a598:	6839      	ldr	r1, [r7, #0]
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	f000 fb9d 	bl	800acda <USBD_CtlError>
                  break;
 800a5a0:	e041      	b.n	800a626 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a5a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	da0b      	bge.n	800a5c2 <USBD_StdEPReq+0x2b2>
 800a5aa:	7bbb      	ldrb	r3, [r7, #14]
 800a5ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a5b0:	4613      	mov	r3, r2
 800a5b2:	009b      	lsls	r3, r3, #2
 800a5b4:	4413      	add	r3, r2
 800a5b6:	009b      	lsls	r3, r3, #2
 800a5b8:	3310      	adds	r3, #16
 800a5ba:	687a      	ldr	r2, [r7, #4]
 800a5bc:	4413      	add	r3, r2
 800a5be:	3304      	adds	r3, #4
 800a5c0:	e00b      	b.n	800a5da <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a5c2:	7bbb      	ldrb	r3, [r7, #14]
 800a5c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a5c8:	4613      	mov	r3, r2
 800a5ca:	009b      	lsls	r3, r3, #2
 800a5cc:	4413      	add	r3, r2
 800a5ce:	009b      	lsls	r3, r3, #2
 800a5d0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a5d4:	687a      	ldr	r2, [r7, #4]
 800a5d6:	4413      	add	r3, r2
 800a5d8:	3304      	adds	r3, #4
 800a5da:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a5dc:	7bbb      	ldrb	r3, [r7, #14]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d002      	beq.n	800a5e8 <USBD_StdEPReq+0x2d8>
 800a5e2:	7bbb      	ldrb	r3, [r7, #14]
 800a5e4:	2b80      	cmp	r3, #128	@ 0x80
 800a5e6:	d103      	bne.n	800a5f0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a5e8:	68bb      	ldr	r3, [r7, #8]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	601a      	str	r2, [r3, #0]
 800a5ee:	e00e      	b.n	800a60e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a5f0:	7bbb      	ldrb	r3, [r7, #14]
 800a5f2:	4619      	mov	r1, r3
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f001 f8e7 	bl	800b7c8 <USBD_LL_IsStallEP>
 800a5fa:	4603      	mov	r3, r0
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d003      	beq.n	800a608 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	2201      	movs	r2, #1
 800a604:	601a      	str	r2, [r3, #0]
 800a606:	e002      	b.n	800a60e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a608:	68bb      	ldr	r3, [r7, #8]
 800a60a:	2200      	movs	r2, #0
 800a60c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a60e:	68bb      	ldr	r3, [r7, #8]
 800a610:	2202      	movs	r2, #2
 800a612:	4619      	mov	r1, r3
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f000 fbdd 	bl	800add4 <USBD_CtlSendData>
              break;
 800a61a:	e004      	b.n	800a626 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a61c:	6839      	ldr	r1, [r7, #0]
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f000 fb5b 	bl	800acda <USBD_CtlError>
              break;
 800a624:	bf00      	nop
          }
          break;
 800a626:	e004      	b.n	800a632 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a628:	6839      	ldr	r1, [r7, #0]
 800a62a:	6878      	ldr	r0, [r7, #4]
 800a62c:	f000 fb55 	bl	800acda <USBD_CtlError>
          break;
 800a630:	bf00      	nop
      }
      break;
 800a632:	e005      	b.n	800a640 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a634:	6839      	ldr	r1, [r7, #0]
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f000 fb4f 	bl	800acda <USBD_CtlError>
      break;
 800a63c:	e000      	b.n	800a640 <USBD_StdEPReq+0x330>
      break;
 800a63e:	bf00      	nop
  }

  return ret;
 800a640:	7bfb      	ldrb	r3, [r7, #15]
}
 800a642:	4618      	mov	r0, r3
 800a644:	3710      	adds	r7, #16
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}
	...

0800a64c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b084      	sub	sp, #16
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a656:	2300      	movs	r3, #0
 800a658:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a65a:	2300      	movs	r3, #0
 800a65c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a65e:	2300      	movs	r3, #0
 800a660:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	885b      	ldrh	r3, [r3, #2]
 800a666:	0a1b      	lsrs	r3, r3, #8
 800a668:	b29b      	uxth	r3, r3
 800a66a:	3b01      	subs	r3, #1
 800a66c:	2b06      	cmp	r3, #6
 800a66e:	f200 8128 	bhi.w	800a8c2 <USBD_GetDescriptor+0x276>
 800a672:	a201      	add	r2, pc, #4	@ (adr r2, 800a678 <USBD_GetDescriptor+0x2c>)
 800a674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a678:	0800a695 	.word	0x0800a695
 800a67c:	0800a6ad 	.word	0x0800a6ad
 800a680:	0800a6ed 	.word	0x0800a6ed
 800a684:	0800a8c3 	.word	0x0800a8c3
 800a688:	0800a8c3 	.word	0x0800a8c3
 800a68c:	0800a863 	.word	0x0800a863
 800a690:	0800a88f 	.word	0x0800a88f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	687a      	ldr	r2, [r7, #4]
 800a69e:	7c12      	ldrb	r2, [r2, #16]
 800a6a0:	f107 0108 	add.w	r1, r7, #8
 800a6a4:	4610      	mov	r0, r2
 800a6a6:	4798      	blx	r3
 800a6a8:	60f8      	str	r0, [r7, #12]
      break;
 800a6aa:	e112      	b.n	800a8d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	7c1b      	ldrb	r3, [r3, #16]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d10d      	bne.n	800a6d0 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6bc:	f107 0208 	add.w	r2, r7, #8
 800a6c0:	4610      	mov	r0, r2
 800a6c2:	4798      	blx	r3
 800a6c4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	3301      	adds	r3, #1
 800a6ca:	2202      	movs	r2, #2
 800a6cc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a6ce:	e100      	b.n	800a8d2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6d8:	f107 0208 	add.w	r2, r7, #8
 800a6dc:	4610      	mov	r0, r2
 800a6de:	4798      	blx	r3
 800a6e0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	3301      	adds	r3, #1
 800a6e6:	2202      	movs	r2, #2
 800a6e8:	701a      	strb	r2, [r3, #0]
      break;
 800a6ea:	e0f2      	b.n	800a8d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	885b      	ldrh	r3, [r3, #2]
 800a6f0:	b2db      	uxtb	r3, r3
 800a6f2:	2b05      	cmp	r3, #5
 800a6f4:	f200 80ac 	bhi.w	800a850 <USBD_GetDescriptor+0x204>
 800a6f8:	a201      	add	r2, pc, #4	@ (adr r2, 800a700 <USBD_GetDescriptor+0xb4>)
 800a6fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6fe:	bf00      	nop
 800a700:	0800a719 	.word	0x0800a719
 800a704:	0800a74d 	.word	0x0800a74d
 800a708:	0800a781 	.word	0x0800a781
 800a70c:	0800a7b5 	.word	0x0800a7b5
 800a710:	0800a7e9 	.word	0x0800a7e9
 800a714:	0800a81d 	.word	0x0800a81d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a71e:	685b      	ldr	r3, [r3, #4]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d00b      	beq.n	800a73c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a72a:	685b      	ldr	r3, [r3, #4]
 800a72c:	687a      	ldr	r2, [r7, #4]
 800a72e:	7c12      	ldrb	r2, [r2, #16]
 800a730:	f107 0108 	add.w	r1, r7, #8
 800a734:	4610      	mov	r0, r2
 800a736:	4798      	blx	r3
 800a738:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a73a:	e091      	b.n	800a860 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a73c:	6839      	ldr	r1, [r7, #0]
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f000 facb 	bl	800acda <USBD_CtlError>
            err++;
 800a744:	7afb      	ldrb	r3, [r7, #11]
 800a746:	3301      	adds	r3, #1
 800a748:	72fb      	strb	r3, [r7, #11]
          break;
 800a74a:	e089      	b.n	800a860 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a752:	689b      	ldr	r3, [r3, #8]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d00b      	beq.n	800a770 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a75e:	689b      	ldr	r3, [r3, #8]
 800a760:	687a      	ldr	r2, [r7, #4]
 800a762:	7c12      	ldrb	r2, [r2, #16]
 800a764:	f107 0108 	add.w	r1, r7, #8
 800a768:	4610      	mov	r0, r2
 800a76a:	4798      	blx	r3
 800a76c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a76e:	e077      	b.n	800a860 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a770:	6839      	ldr	r1, [r7, #0]
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f000 fab1 	bl	800acda <USBD_CtlError>
            err++;
 800a778:	7afb      	ldrb	r3, [r7, #11]
 800a77a:	3301      	adds	r3, #1
 800a77c:	72fb      	strb	r3, [r7, #11]
          break;
 800a77e:	e06f      	b.n	800a860 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a786:	68db      	ldr	r3, [r3, #12]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d00b      	beq.n	800a7a4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a792:	68db      	ldr	r3, [r3, #12]
 800a794:	687a      	ldr	r2, [r7, #4]
 800a796:	7c12      	ldrb	r2, [r2, #16]
 800a798:	f107 0108 	add.w	r1, r7, #8
 800a79c:	4610      	mov	r0, r2
 800a79e:	4798      	blx	r3
 800a7a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7a2:	e05d      	b.n	800a860 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a7a4:	6839      	ldr	r1, [r7, #0]
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f000 fa97 	bl	800acda <USBD_CtlError>
            err++;
 800a7ac:	7afb      	ldrb	r3, [r7, #11]
 800a7ae:	3301      	adds	r3, #1
 800a7b0:	72fb      	strb	r3, [r7, #11]
          break;
 800a7b2:	e055      	b.n	800a860 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a7ba:	691b      	ldr	r3, [r3, #16]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d00b      	beq.n	800a7d8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a7c6:	691b      	ldr	r3, [r3, #16]
 800a7c8:	687a      	ldr	r2, [r7, #4]
 800a7ca:	7c12      	ldrb	r2, [r2, #16]
 800a7cc:	f107 0108 	add.w	r1, r7, #8
 800a7d0:	4610      	mov	r0, r2
 800a7d2:	4798      	blx	r3
 800a7d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7d6:	e043      	b.n	800a860 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a7d8:	6839      	ldr	r1, [r7, #0]
 800a7da:	6878      	ldr	r0, [r7, #4]
 800a7dc:	f000 fa7d 	bl	800acda <USBD_CtlError>
            err++;
 800a7e0:	7afb      	ldrb	r3, [r7, #11]
 800a7e2:	3301      	adds	r3, #1
 800a7e4:	72fb      	strb	r3, [r7, #11]
          break;
 800a7e6:	e03b      	b.n	800a860 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a7ee:	695b      	ldr	r3, [r3, #20]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d00b      	beq.n	800a80c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a7fa:	695b      	ldr	r3, [r3, #20]
 800a7fc:	687a      	ldr	r2, [r7, #4]
 800a7fe:	7c12      	ldrb	r2, [r2, #16]
 800a800:	f107 0108 	add.w	r1, r7, #8
 800a804:	4610      	mov	r0, r2
 800a806:	4798      	blx	r3
 800a808:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a80a:	e029      	b.n	800a860 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a80c:	6839      	ldr	r1, [r7, #0]
 800a80e:	6878      	ldr	r0, [r7, #4]
 800a810:	f000 fa63 	bl	800acda <USBD_CtlError>
            err++;
 800a814:	7afb      	ldrb	r3, [r7, #11]
 800a816:	3301      	adds	r3, #1
 800a818:	72fb      	strb	r3, [r7, #11]
          break;
 800a81a:	e021      	b.n	800a860 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a822:	699b      	ldr	r3, [r3, #24]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d00b      	beq.n	800a840 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a82e:	699b      	ldr	r3, [r3, #24]
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	7c12      	ldrb	r2, [r2, #16]
 800a834:	f107 0108 	add.w	r1, r7, #8
 800a838:	4610      	mov	r0, r2
 800a83a:	4798      	blx	r3
 800a83c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a83e:	e00f      	b.n	800a860 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a840:	6839      	ldr	r1, [r7, #0]
 800a842:	6878      	ldr	r0, [r7, #4]
 800a844:	f000 fa49 	bl	800acda <USBD_CtlError>
            err++;
 800a848:	7afb      	ldrb	r3, [r7, #11]
 800a84a:	3301      	adds	r3, #1
 800a84c:	72fb      	strb	r3, [r7, #11]
          break;
 800a84e:	e007      	b.n	800a860 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a850:	6839      	ldr	r1, [r7, #0]
 800a852:	6878      	ldr	r0, [r7, #4]
 800a854:	f000 fa41 	bl	800acda <USBD_CtlError>
          err++;
 800a858:	7afb      	ldrb	r3, [r7, #11]
 800a85a:	3301      	adds	r3, #1
 800a85c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a85e:	bf00      	nop
      }
      break;
 800a860:	e037      	b.n	800a8d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	7c1b      	ldrb	r3, [r3, #16]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d109      	bne.n	800a87e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a872:	f107 0208 	add.w	r2, r7, #8
 800a876:	4610      	mov	r0, r2
 800a878:	4798      	blx	r3
 800a87a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a87c:	e029      	b.n	800a8d2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a87e:	6839      	ldr	r1, [r7, #0]
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f000 fa2a 	bl	800acda <USBD_CtlError>
        err++;
 800a886:	7afb      	ldrb	r3, [r7, #11]
 800a888:	3301      	adds	r3, #1
 800a88a:	72fb      	strb	r3, [r7, #11]
      break;
 800a88c:	e021      	b.n	800a8d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	7c1b      	ldrb	r3, [r3, #16]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d10d      	bne.n	800a8b2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a89c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a89e:	f107 0208 	add.w	r2, r7, #8
 800a8a2:	4610      	mov	r0, r2
 800a8a4:	4798      	blx	r3
 800a8a6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	3301      	adds	r3, #1
 800a8ac:	2207      	movs	r2, #7
 800a8ae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a8b0:	e00f      	b.n	800a8d2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a8b2:	6839      	ldr	r1, [r7, #0]
 800a8b4:	6878      	ldr	r0, [r7, #4]
 800a8b6:	f000 fa10 	bl	800acda <USBD_CtlError>
        err++;
 800a8ba:	7afb      	ldrb	r3, [r7, #11]
 800a8bc:	3301      	adds	r3, #1
 800a8be:	72fb      	strb	r3, [r7, #11]
      break;
 800a8c0:	e007      	b.n	800a8d2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a8c2:	6839      	ldr	r1, [r7, #0]
 800a8c4:	6878      	ldr	r0, [r7, #4]
 800a8c6:	f000 fa08 	bl	800acda <USBD_CtlError>
      err++;
 800a8ca:	7afb      	ldrb	r3, [r7, #11]
 800a8cc:	3301      	adds	r3, #1
 800a8ce:	72fb      	strb	r3, [r7, #11]
      break;
 800a8d0:	bf00      	nop
  }

  if (err != 0U)
 800a8d2:	7afb      	ldrb	r3, [r7, #11]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d11e      	bne.n	800a916 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a8d8:	683b      	ldr	r3, [r7, #0]
 800a8da:	88db      	ldrh	r3, [r3, #6]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d016      	beq.n	800a90e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a8e0:	893b      	ldrh	r3, [r7, #8]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d00e      	beq.n	800a904 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	88da      	ldrh	r2, [r3, #6]
 800a8ea:	893b      	ldrh	r3, [r7, #8]
 800a8ec:	4293      	cmp	r3, r2
 800a8ee:	bf28      	it	cs
 800a8f0:	4613      	movcs	r3, r2
 800a8f2:	b29b      	uxth	r3, r3
 800a8f4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a8f6:	893b      	ldrh	r3, [r7, #8]
 800a8f8:	461a      	mov	r2, r3
 800a8fa:	68f9      	ldr	r1, [r7, #12]
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	f000 fa69 	bl	800add4 <USBD_CtlSendData>
 800a902:	e009      	b.n	800a918 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a904:	6839      	ldr	r1, [r7, #0]
 800a906:	6878      	ldr	r0, [r7, #4]
 800a908:	f000 f9e7 	bl	800acda <USBD_CtlError>
 800a90c:	e004      	b.n	800a918 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	f000 faba 	bl	800ae88 <USBD_CtlSendStatus>
 800a914:	e000      	b.n	800a918 <USBD_GetDescriptor+0x2cc>
    return;
 800a916:	bf00      	nop
  }
}
 800a918:	3710      	adds	r7, #16
 800a91a:	46bd      	mov	sp, r7
 800a91c:	bd80      	pop	{r7, pc}
 800a91e:	bf00      	nop

0800a920 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b084      	sub	sp, #16
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
 800a928:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	889b      	ldrh	r3, [r3, #4]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d131      	bne.n	800a996 <USBD_SetAddress+0x76>
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	88db      	ldrh	r3, [r3, #6]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d12d      	bne.n	800a996 <USBD_SetAddress+0x76>
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	885b      	ldrh	r3, [r3, #2]
 800a93e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a940:	d829      	bhi.n	800a996 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	885b      	ldrh	r3, [r3, #2]
 800a946:	b2db      	uxtb	r3, r3
 800a948:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a94c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a954:	b2db      	uxtb	r3, r3
 800a956:	2b03      	cmp	r3, #3
 800a958:	d104      	bne.n	800a964 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a95a:	6839      	ldr	r1, [r7, #0]
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f000 f9bc 	bl	800acda <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a962:	e01d      	b.n	800a9a0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	7bfa      	ldrb	r2, [r7, #15]
 800a968:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a96c:	7bfb      	ldrb	r3, [r7, #15]
 800a96e:	4619      	mov	r1, r3
 800a970:	6878      	ldr	r0, [r7, #4]
 800a972:	f000 ff55 	bl	800b820 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a976:	6878      	ldr	r0, [r7, #4]
 800a978:	f000 fa86 	bl	800ae88 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a97c:	7bfb      	ldrb	r3, [r7, #15]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d004      	beq.n	800a98c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2202      	movs	r2, #2
 800a986:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a98a:	e009      	b.n	800a9a0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2201      	movs	r2, #1
 800a990:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a994:	e004      	b.n	800a9a0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a996:	6839      	ldr	r1, [r7, #0]
 800a998:	6878      	ldr	r0, [r7, #4]
 800a99a:	f000 f99e 	bl	800acda <USBD_CtlError>
  }
}
 800a99e:	bf00      	nop
 800a9a0:	bf00      	nop
 800a9a2:	3710      	adds	r7, #16
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	bd80      	pop	{r7, pc}

0800a9a8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b084      	sub	sp, #16
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
 800a9b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	885b      	ldrh	r3, [r3, #2]
 800a9ba:	b2da      	uxtb	r2, r3
 800a9bc:	4b4e      	ldr	r3, [pc, #312]	@ (800aaf8 <USBD_SetConfig+0x150>)
 800a9be:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a9c0:	4b4d      	ldr	r3, [pc, #308]	@ (800aaf8 <USBD_SetConfig+0x150>)
 800a9c2:	781b      	ldrb	r3, [r3, #0]
 800a9c4:	2b01      	cmp	r3, #1
 800a9c6:	d905      	bls.n	800a9d4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a9c8:	6839      	ldr	r1, [r7, #0]
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	f000 f985 	bl	800acda <USBD_CtlError>
    return USBD_FAIL;
 800a9d0:	2303      	movs	r3, #3
 800a9d2:	e08c      	b.n	800aaee <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	2b02      	cmp	r3, #2
 800a9de:	d002      	beq.n	800a9e6 <USBD_SetConfig+0x3e>
 800a9e0:	2b03      	cmp	r3, #3
 800a9e2:	d029      	beq.n	800aa38 <USBD_SetConfig+0x90>
 800a9e4:	e075      	b.n	800aad2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a9e6:	4b44      	ldr	r3, [pc, #272]	@ (800aaf8 <USBD_SetConfig+0x150>)
 800a9e8:	781b      	ldrb	r3, [r3, #0]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d020      	beq.n	800aa30 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a9ee:	4b42      	ldr	r3, [pc, #264]	@ (800aaf8 <USBD_SetConfig+0x150>)
 800a9f0:	781b      	ldrb	r3, [r3, #0]
 800a9f2:	461a      	mov	r2, r3
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a9f8:	4b3f      	ldr	r3, [pc, #252]	@ (800aaf8 <USBD_SetConfig+0x150>)
 800a9fa:	781b      	ldrb	r3, [r3, #0]
 800a9fc:	4619      	mov	r1, r3
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f7fe ffe3 	bl	80099ca <USBD_SetClassConfig>
 800aa04:	4603      	mov	r3, r0
 800aa06:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800aa08:	7bfb      	ldrb	r3, [r7, #15]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d008      	beq.n	800aa20 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800aa0e:	6839      	ldr	r1, [r7, #0]
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 f962 	bl	800acda <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	2202      	movs	r2, #2
 800aa1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800aa1e:	e065      	b.n	800aaec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aa20:	6878      	ldr	r0, [r7, #4]
 800aa22:	f000 fa31 	bl	800ae88 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	2203      	movs	r2, #3
 800aa2a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800aa2e:	e05d      	b.n	800aaec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f000 fa29 	bl	800ae88 <USBD_CtlSendStatus>
      break;
 800aa36:	e059      	b.n	800aaec <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800aa38:	4b2f      	ldr	r3, [pc, #188]	@ (800aaf8 <USBD_SetConfig+0x150>)
 800aa3a:	781b      	ldrb	r3, [r3, #0]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d112      	bne.n	800aa66 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2202      	movs	r2, #2
 800aa44:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800aa48:	4b2b      	ldr	r3, [pc, #172]	@ (800aaf8 <USBD_SetConfig+0x150>)
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	461a      	mov	r2, r3
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aa52:	4b29      	ldr	r3, [pc, #164]	@ (800aaf8 <USBD_SetConfig+0x150>)
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	4619      	mov	r1, r3
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f7fe ffd2 	bl	8009a02 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f000 fa12 	bl	800ae88 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800aa64:	e042      	b.n	800aaec <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800aa66:	4b24      	ldr	r3, [pc, #144]	@ (800aaf8 <USBD_SetConfig+0x150>)
 800aa68:	781b      	ldrb	r3, [r3, #0]
 800aa6a:	461a      	mov	r2, r3
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	685b      	ldr	r3, [r3, #4]
 800aa70:	429a      	cmp	r2, r3
 800aa72:	d02a      	beq.n	800aaca <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	685b      	ldr	r3, [r3, #4]
 800aa78:	b2db      	uxtb	r3, r3
 800aa7a:	4619      	mov	r1, r3
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f7fe ffc0 	bl	8009a02 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800aa82:	4b1d      	ldr	r3, [pc, #116]	@ (800aaf8 <USBD_SetConfig+0x150>)
 800aa84:	781b      	ldrb	r3, [r3, #0]
 800aa86:	461a      	mov	r2, r3
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aa8c:	4b1a      	ldr	r3, [pc, #104]	@ (800aaf8 <USBD_SetConfig+0x150>)
 800aa8e:	781b      	ldrb	r3, [r3, #0]
 800aa90:	4619      	mov	r1, r3
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f7fe ff99 	bl	80099ca <USBD_SetClassConfig>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800aa9c:	7bfb      	ldrb	r3, [r7, #15]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d00f      	beq.n	800aac2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800aaa2:	6839      	ldr	r1, [r7, #0]
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	f000 f918 	bl	800acda <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	685b      	ldr	r3, [r3, #4]
 800aaae:	b2db      	uxtb	r3, r3
 800aab0:	4619      	mov	r1, r3
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	f7fe ffa5 	bl	8009a02 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2202      	movs	r2, #2
 800aabc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800aac0:	e014      	b.n	800aaec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f000 f9e0 	bl	800ae88 <USBD_CtlSendStatus>
      break;
 800aac8:	e010      	b.n	800aaec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f000 f9dc 	bl	800ae88 <USBD_CtlSendStatus>
      break;
 800aad0:	e00c      	b.n	800aaec <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800aad2:	6839      	ldr	r1, [r7, #0]
 800aad4:	6878      	ldr	r0, [r7, #4]
 800aad6:	f000 f900 	bl	800acda <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aada:	4b07      	ldr	r3, [pc, #28]	@ (800aaf8 <USBD_SetConfig+0x150>)
 800aadc:	781b      	ldrb	r3, [r3, #0]
 800aade:	4619      	mov	r1, r3
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f7fe ff8e 	bl	8009a02 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800aae6:	2303      	movs	r3, #3
 800aae8:	73fb      	strb	r3, [r7, #15]
      break;
 800aaea:	bf00      	nop
  }

  return ret;
 800aaec:	7bfb      	ldrb	r3, [r7, #15]
}
 800aaee:	4618      	mov	r0, r3
 800aaf0:	3710      	adds	r7, #16
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	bd80      	pop	{r7, pc}
 800aaf6:	bf00      	nop
 800aaf8:	20000424 	.word	0x20000424

0800aafc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b082      	sub	sp, #8
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
 800ab04:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ab06:	683b      	ldr	r3, [r7, #0]
 800ab08:	88db      	ldrh	r3, [r3, #6]
 800ab0a:	2b01      	cmp	r3, #1
 800ab0c:	d004      	beq.n	800ab18 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ab0e:	6839      	ldr	r1, [r7, #0]
 800ab10:	6878      	ldr	r0, [r7, #4]
 800ab12:	f000 f8e2 	bl	800acda <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ab16:	e023      	b.n	800ab60 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab1e:	b2db      	uxtb	r3, r3
 800ab20:	2b02      	cmp	r3, #2
 800ab22:	dc02      	bgt.n	800ab2a <USBD_GetConfig+0x2e>
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	dc03      	bgt.n	800ab30 <USBD_GetConfig+0x34>
 800ab28:	e015      	b.n	800ab56 <USBD_GetConfig+0x5a>
 800ab2a:	2b03      	cmp	r3, #3
 800ab2c:	d00b      	beq.n	800ab46 <USBD_GetConfig+0x4a>
 800ab2e:	e012      	b.n	800ab56 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	2200      	movs	r2, #0
 800ab34:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	3308      	adds	r3, #8
 800ab3a:	2201      	movs	r2, #1
 800ab3c:	4619      	mov	r1, r3
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f000 f948 	bl	800add4 <USBD_CtlSendData>
        break;
 800ab44:	e00c      	b.n	800ab60 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	3304      	adds	r3, #4
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	4619      	mov	r1, r3
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	f000 f940 	bl	800add4 <USBD_CtlSendData>
        break;
 800ab54:	e004      	b.n	800ab60 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ab56:	6839      	ldr	r1, [r7, #0]
 800ab58:	6878      	ldr	r0, [r7, #4]
 800ab5a:	f000 f8be 	bl	800acda <USBD_CtlError>
        break;
 800ab5e:	bf00      	nop
}
 800ab60:	bf00      	nop
 800ab62:	3708      	adds	r7, #8
 800ab64:	46bd      	mov	sp, r7
 800ab66:	bd80      	pop	{r7, pc}

0800ab68 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b082      	sub	sp, #8
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
 800ab70:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab78:	b2db      	uxtb	r3, r3
 800ab7a:	3b01      	subs	r3, #1
 800ab7c:	2b02      	cmp	r3, #2
 800ab7e:	d81e      	bhi.n	800abbe <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	88db      	ldrh	r3, [r3, #6]
 800ab84:	2b02      	cmp	r3, #2
 800ab86:	d004      	beq.n	800ab92 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ab88:	6839      	ldr	r1, [r7, #0]
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f000 f8a5 	bl	800acda <USBD_CtlError>
        break;
 800ab90:	e01a      	b.n	800abc8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	2201      	movs	r2, #1
 800ab96:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d005      	beq.n	800abae <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	68db      	ldr	r3, [r3, #12]
 800aba6:	f043 0202 	orr.w	r2, r3, #2
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	330c      	adds	r3, #12
 800abb2:	2202      	movs	r2, #2
 800abb4:	4619      	mov	r1, r3
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f000 f90c 	bl	800add4 <USBD_CtlSendData>
      break;
 800abbc:	e004      	b.n	800abc8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800abbe:	6839      	ldr	r1, [r7, #0]
 800abc0:	6878      	ldr	r0, [r7, #4]
 800abc2:	f000 f88a 	bl	800acda <USBD_CtlError>
      break;
 800abc6:	bf00      	nop
  }
}
 800abc8:	bf00      	nop
 800abca:	3708      	adds	r7, #8
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}

0800abd0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b082      	sub	sp, #8
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
 800abd8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	885b      	ldrh	r3, [r3, #2]
 800abde:	2b01      	cmp	r3, #1
 800abe0:	d107      	bne.n	800abf2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	2201      	movs	r2, #1
 800abe6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f000 f94c 	bl	800ae88 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800abf0:	e013      	b.n	800ac1a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	885b      	ldrh	r3, [r3, #2]
 800abf6:	2b02      	cmp	r3, #2
 800abf8:	d10b      	bne.n	800ac12 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	889b      	ldrh	r3, [r3, #4]
 800abfe:	0a1b      	lsrs	r3, r3, #8
 800ac00:	b29b      	uxth	r3, r3
 800ac02:	b2da      	uxtb	r2, r3
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ac0a:	6878      	ldr	r0, [r7, #4]
 800ac0c:	f000 f93c 	bl	800ae88 <USBD_CtlSendStatus>
}
 800ac10:	e003      	b.n	800ac1a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ac12:	6839      	ldr	r1, [r7, #0]
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f000 f860 	bl	800acda <USBD_CtlError>
}
 800ac1a:	bf00      	nop
 800ac1c:	3708      	adds	r7, #8
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd80      	pop	{r7, pc}

0800ac22 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac22:	b580      	push	{r7, lr}
 800ac24:	b082      	sub	sp, #8
 800ac26:	af00      	add	r7, sp, #0
 800ac28:	6078      	str	r0, [r7, #4]
 800ac2a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac32:	b2db      	uxtb	r3, r3
 800ac34:	3b01      	subs	r3, #1
 800ac36:	2b02      	cmp	r3, #2
 800ac38:	d80b      	bhi.n	800ac52 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	885b      	ldrh	r3, [r3, #2]
 800ac3e:	2b01      	cmp	r3, #1
 800ac40:	d10c      	bne.n	800ac5c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	2200      	movs	r2, #0
 800ac46:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ac4a:	6878      	ldr	r0, [r7, #4]
 800ac4c:	f000 f91c 	bl	800ae88 <USBD_CtlSendStatus>
      }
      break;
 800ac50:	e004      	b.n	800ac5c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ac52:	6839      	ldr	r1, [r7, #0]
 800ac54:	6878      	ldr	r0, [r7, #4]
 800ac56:	f000 f840 	bl	800acda <USBD_CtlError>
      break;
 800ac5a:	e000      	b.n	800ac5e <USBD_ClrFeature+0x3c>
      break;
 800ac5c:	bf00      	nop
  }
}
 800ac5e:	bf00      	nop
 800ac60:	3708      	adds	r7, #8
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}

0800ac66 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ac66:	b580      	push	{r7, lr}
 800ac68:	b084      	sub	sp, #16
 800ac6a:	af00      	add	r7, sp, #0
 800ac6c:	6078      	str	r0, [r7, #4]
 800ac6e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	781a      	ldrb	r2, [r3, #0]
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	3301      	adds	r3, #1
 800ac80:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	781a      	ldrb	r2, [r3, #0]
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	3301      	adds	r3, #1
 800ac8e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ac90:	68f8      	ldr	r0, [r7, #12]
 800ac92:	f7ff fa40 	bl	800a116 <SWAPBYTE>
 800ac96:	4603      	mov	r3, r0
 800ac98:	461a      	mov	r2, r3
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	3301      	adds	r3, #1
 800aca2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	3301      	adds	r3, #1
 800aca8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800acaa:	68f8      	ldr	r0, [r7, #12]
 800acac:	f7ff fa33 	bl	800a116 <SWAPBYTE>
 800acb0:	4603      	mov	r3, r0
 800acb2:	461a      	mov	r2, r3
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	3301      	adds	r3, #1
 800acbc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	3301      	adds	r3, #1
 800acc2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800acc4:	68f8      	ldr	r0, [r7, #12]
 800acc6:	f7ff fa26 	bl	800a116 <SWAPBYTE>
 800acca:	4603      	mov	r3, r0
 800accc:	461a      	mov	r2, r3
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	80da      	strh	r2, [r3, #6]
}
 800acd2:	bf00      	nop
 800acd4:	3710      	adds	r7, #16
 800acd6:	46bd      	mov	sp, r7
 800acd8:	bd80      	pop	{r7, pc}

0800acda <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800acda:	b580      	push	{r7, lr}
 800acdc:	b082      	sub	sp, #8
 800acde:	af00      	add	r7, sp, #0
 800ace0:	6078      	str	r0, [r7, #4]
 800ace2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ace4:	2180      	movs	r1, #128	@ 0x80
 800ace6:	6878      	ldr	r0, [r7, #4]
 800ace8:	f000 fd30 	bl	800b74c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800acec:	2100      	movs	r1, #0
 800acee:	6878      	ldr	r0, [r7, #4]
 800acf0:	f000 fd2c 	bl	800b74c <USBD_LL_StallEP>
}
 800acf4:	bf00      	nop
 800acf6:	3708      	adds	r7, #8
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}

0800acfc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b086      	sub	sp, #24
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	60f8      	str	r0, [r7, #12]
 800ad04:	60b9      	str	r1, [r7, #8]
 800ad06:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ad08:	2300      	movs	r3, #0
 800ad0a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d042      	beq.n	800ad98 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800ad16:	6938      	ldr	r0, [r7, #16]
 800ad18:	f000 f842 	bl	800ada0 <USBD_GetLen>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	3301      	adds	r3, #1
 800ad20:	005b      	lsls	r3, r3, #1
 800ad22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad26:	d808      	bhi.n	800ad3a <USBD_GetString+0x3e>
 800ad28:	6938      	ldr	r0, [r7, #16]
 800ad2a:	f000 f839 	bl	800ada0 <USBD_GetLen>
 800ad2e:	4603      	mov	r3, r0
 800ad30:	3301      	adds	r3, #1
 800ad32:	b29b      	uxth	r3, r3
 800ad34:	005b      	lsls	r3, r3, #1
 800ad36:	b29a      	uxth	r2, r3
 800ad38:	e001      	b.n	800ad3e <USBD_GetString+0x42>
 800ad3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ad42:	7dfb      	ldrb	r3, [r7, #23]
 800ad44:	68ba      	ldr	r2, [r7, #8]
 800ad46:	4413      	add	r3, r2
 800ad48:	687a      	ldr	r2, [r7, #4]
 800ad4a:	7812      	ldrb	r2, [r2, #0]
 800ad4c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ad4e:	7dfb      	ldrb	r3, [r7, #23]
 800ad50:	3301      	adds	r3, #1
 800ad52:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ad54:	7dfb      	ldrb	r3, [r7, #23]
 800ad56:	68ba      	ldr	r2, [r7, #8]
 800ad58:	4413      	add	r3, r2
 800ad5a:	2203      	movs	r2, #3
 800ad5c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ad5e:	7dfb      	ldrb	r3, [r7, #23]
 800ad60:	3301      	adds	r3, #1
 800ad62:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ad64:	e013      	b.n	800ad8e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800ad66:	7dfb      	ldrb	r3, [r7, #23]
 800ad68:	68ba      	ldr	r2, [r7, #8]
 800ad6a:	4413      	add	r3, r2
 800ad6c:	693a      	ldr	r2, [r7, #16]
 800ad6e:	7812      	ldrb	r2, [r2, #0]
 800ad70:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	3301      	adds	r3, #1
 800ad76:	613b      	str	r3, [r7, #16]
    idx++;
 800ad78:	7dfb      	ldrb	r3, [r7, #23]
 800ad7a:	3301      	adds	r3, #1
 800ad7c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ad7e:	7dfb      	ldrb	r3, [r7, #23]
 800ad80:	68ba      	ldr	r2, [r7, #8]
 800ad82:	4413      	add	r3, r2
 800ad84:	2200      	movs	r2, #0
 800ad86:	701a      	strb	r2, [r3, #0]
    idx++;
 800ad88:	7dfb      	ldrb	r3, [r7, #23]
 800ad8a:	3301      	adds	r3, #1
 800ad8c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ad8e:	693b      	ldr	r3, [r7, #16]
 800ad90:	781b      	ldrb	r3, [r3, #0]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d1e7      	bne.n	800ad66 <USBD_GetString+0x6a>
 800ad96:	e000      	b.n	800ad9a <USBD_GetString+0x9e>
    return;
 800ad98:	bf00      	nop
  }
}
 800ad9a:	3718      	adds	r7, #24
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	bd80      	pop	{r7, pc}

0800ada0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ada0:	b480      	push	{r7}
 800ada2:	b085      	sub	sp, #20
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ada8:	2300      	movs	r3, #0
 800adaa:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800adb0:	e005      	b.n	800adbe <USBD_GetLen+0x1e>
  {
    len++;
 800adb2:	7bfb      	ldrb	r3, [r7, #15]
 800adb4:	3301      	adds	r3, #1
 800adb6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	3301      	adds	r3, #1
 800adbc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	781b      	ldrb	r3, [r3, #0]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d1f5      	bne.n	800adb2 <USBD_GetLen+0x12>
  }

  return len;
 800adc6:	7bfb      	ldrb	r3, [r7, #15]
}
 800adc8:	4618      	mov	r0, r3
 800adca:	3714      	adds	r7, #20
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr

0800add4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b084      	sub	sp, #16
 800add8:	af00      	add	r7, sp, #0
 800adda:	60f8      	str	r0, [r7, #12]
 800addc:	60b9      	str	r1, [r7, #8]
 800adde:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	2202      	movs	r2, #2
 800ade4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	687a      	ldr	r2, [r7, #4]
 800adec:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	687a      	ldr	r2, [r7, #4]
 800adf2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	68ba      	ldr	r2, [r7, #8]
 800adf8:	2100      	movs	r1, #0
 800adfa:	68f8      	ldr	r0, [r7, #12]
 800adfc:	f000 fd2f 	bl	800b85e <USBD_LL_Transmit>

  return USBD_OK;
 800ae00:	2300      	movs	r3, #0
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	3710      	adds	r7, #16
 800ae06:	46bd      	mov	sp, r7
 800ae08:	bd80      	pop	{r7, pc}

0800ae0a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ae0a:	b580      	push	{r7, lr}
 800ae0c:	b084      	sub	sp, #16
 800ae0e:	af00      	add	r7, sp, #0
 800ae10:	60f8      	str	r0, [r7, #12]
 800ae12:	60b9      	str	r1, [r7, #8]
 800ae14:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	68ba      	ldr	r2, [r7, #8]
 800ae1a:	2100      	movs	r1, #0
 800ae1c:	68f8      	ldr	r0, [r7, #12]
 800ae1e:	f000 fd1e 	bl	800b85e <USBD_LL_Transmit>

  return USBD_OK;
 800ae22:	2300      	movs	r3, #0
}
 800ae24:	4618      	mov	r0, r3
 800ae26:	3710      	adds	r7, #16
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	bd80      	pop	{r7, pc}

0800ae2c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b084      	sub	sp, #16
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	60f8      	str	r0, [r7, #12]
 800ae34:	60b9      	str	r1, [r7, #8]
 800ae36:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	2203      	movs	r2, #3
 800ae3c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	687a      	ldr	r2, [r7, #4]
 800ae44:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	687a      	ldr	r2, [r7, #4]
 800ae4c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	68ba      	ldr	r2, [r7, #8]
 800ae54:	2100      	movs	r1, #0
 800ae56:	68f8      	ldr	r0, [r7, #12]
 800ae58:	f000 fd22 	bl	800b8a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae5c:	2300      	movs	r3, #0
}
 800ae5e:	4618      	mov	r0, r3
 800ae60:	3710      	adds	r7, #16
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bd80      	pop	{r7, pc}

0800ae66 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ae66:	b580      	push	{r7, lr}
 800ae68:	b084      	sub	sp, #16
 800ae6a:	af00      	add	r7, sp, #0
 800ae6c:	60f8      	str	r0, [r7, #12]
 800ae6e:	60b9      	str	r1, [r7, #8]
 800ae70:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	68ba      	ldr	r2, [r7, #8]
 800ae76:	2100      	movs	r1, #0
 800ae78:	68f8      	ldr	r0, [r7, #12]
 800ae7a:	f000 fd11 	bl	800b8a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae7e:	2300      	movs	r3, #0
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	3710      	adds	r7, #16
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}

0800ae88 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b082      	sub	sp, #8
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	2204      	movs	r2, #4
 800ae94:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ae98:	2300      	movs	r3, #0
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	2100      	movs	r1, #0
 800ae9e:	6878      	ldr	r0, [r7, #4]
 800aea0:	f000 fcdd 	bl	800b85e <USBD_LL_Transmit>

  return USBD_OK;
 800aea4:	2300      	movs	r3, #0
}
 800aea6:	4618      	mov	r0, r3
 800aea8:	3708      	adds	r7, #8
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	bd80      	pop	{r7, pc}

0800aeae <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800aeae:	b580      	push	{r7, lr}
 800aeb0:	b082      	sub	sp, #8
 800aeb2:	af00      	add	r7, sp, #0
 800aeb4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2205      	movs	r2, #5
 800aeba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aebe:	2300      	movs	r3, #0
 800aec0:	2200      	movs	r2, #0
 800aec2:	2100      	movs	r1, #0
 800aec4:	6878      	ldr	r0, [r7, #4]
 800aec6:	f000 fceb 	bl	800b8a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aeca:	2300      	movs	r3, #0
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3708      	adds	r7, #8
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}

0800aed4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800aed4:	b480      	push	{r7}
 800aed6:	b087      	sub	sp, #28
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	60f8      	str	r0, [r7, #12]
 800aedc:	60b9      	str	r1, [r7, #8]
 800aede:	4613      	mov	r3, r2
 800aee0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800aee2:	2301      	movs	r3, #1
 800aee4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800aee6:	2300      	movs	r3, #0
 800aee8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800aeea:	4b1f      	ldr	r3, [pc, #124]	@ (800af68 <FATFS_LinkDriverEx+0x94>)
 800aeec:	7a5b      	ldrb	r3, [r3, #9]
 800aeee:	b2db      	uxtb	r3, r3
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d131      	bne.n	800af58 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800aef4:	4b1c      	ldr	r3, [pc, #112]	@ (800af68 <FATFS_LinkDriverEx+0x94>)
 800aef6:	7a5b      	ldrb	r3, [r3, #9]
 800aef8:	b2db      	uxtb	r3, r3
 800aefa:	461a      	mov	r2, r3
 800aefc:	4b1a      	ldr	r3, [pc, #104]	@ (800af68 <FATFS_LinkDriverEx+0x94>)
 800aefe:	2100      	movs	r1, #0
 800af00:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800af02:	4b19      	ldr	r3, [pc, #100]	@ (800af68 <FATFS_LinkDriverEx+0x94>)
 800af04:	7a5b      	ldrb	r3, [r3, #9]
 800af06:	b2db      	uxtb	r3, r3
 800af08:	4a17      	ldr	r2, [pc, #92]	@ (800af68 <FATFS_LinkDriverEx+0x94>)
 800af0a:	009b      	lsls	r3, r3, #2
 800af0c:	4413      	add	r3, r2
 800af0e:	68fa      	ldr	r2, [r7, #12]
 800af10:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800af12:	4b15      	ldr	r3, [pc, #84]	@ (800af68 <FATFS_LinkDriverEx+0x94>)
 800af14:	7a5b      	ldrb	r3, [r3, #9]
 800af16:	b2db      	uxtb	r3, r3
 800af18:	461a      	mov	r2, r3
 800af1a:	4b13      	ldr	r3, [pc, #76]	@ (800af68 <FATFS_LinkDriverEx+0x94>)
 800af1c:	4413      	add	r3, r2
 800af1e:	79fa      	ldrb	r2, [r7, #7]
 800af20:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800af22:	4b11      	ldr	r3, [pc, #68]	@ (800af68 <FATFS_LinkDriverEx+0x94>)
 800af24:	7a5b      	ldrb	r3, [r3, #9]
 800af26:	b2db      	uxtb	r3, r3
 800af28:	1c5a      	adds	r2, r3, #1
 800af2a:	b2d1      	uxtb	r1, r2
 800af2c:	4a0e      	ldr	r2, [pc, #56]	@ (800af68 <FATFS_LinkDriverEx+0x94>)
 800af2e:	7251      	strb	r1, [r2, #9]
 800af30:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800af32:	7dbb      	ldrb	r3, [r7, #22]
 800af34:	3330      	adds	r3, #48	@ 0x30
 800af36:	b2da      	uxtb	r2, r3
 800af38:	68bb      	ldr	r3, [r7, #8]
 800af3a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800af3c:	68bb      	ldr	r3, [r7, #8]
 800af3e:	3301      	adds	r3, #1
 800af40:	223a      	movs	r2, #58	@ 0x3a
 800af42:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	3302      	adds	r3, #2
 800af48:	222f      	movs	r2, #47	@ 0x2f
 800af4a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	3303      	adds	r3, #3
 800af50:	2200      	movs	r2, #0
 800af52:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800af54:	2300      	movs	r3, #0
 800af56:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800af58:	7dfb      	ldrb	r3, [r7, #23]
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	371c      	adds	r7, #28
 800af5e:	46bd      	mov	sp, r7
 800af60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af64:	4770      	bx	lr
 800af66:	bf00      	nop
 800af68:	20000428 	.word	0x20000428

0800af6c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b082      	sub	sp, #8
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
 800af74:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800af76:	2200      	movs	r2, #0
 800af78:	6839      	ldr	r1, [r7, #0]
 800af7a:	6878      	ldr	r0, [r7, #4]
 800af7c:	f7ff ffaa 	bl	800aed4 <FATFS_LinkDriverEx>
 800af80:	4603      	mov	r3, r0
}
 800af82:	4618      	mov	r0, r3
 800af84:	3708      	adds	r7, #8
 800af86:	46bd      	mov	sp, r7
 800af88:	bd80      	pop	{r7, pc}
	...

0800af8c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800af90:	2200      	movs	r2, #0
 800af92:	4912      	ldr	r1, [pc, #72]	@ (800afdc <MX_USB_DEVICE_Init+0x50>)
 800af94:	4812      	ldr	r0, [pc, #72]	@ (800afe0 <MX_USB_DEVICE_Init+0x54>)
 800af96:	f7fe fc9b 	bl	80098d0 <USBD_Init>
 800af9a:	4603      	mov	r3, r0
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d001      	beq.n	800afa4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800afa0:	f7f5 fdee 	bl	8000b80 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800afa4:	490f      	ldr	r1, [pc, #60]	@ (800afe4 <MX_USB_DEVICE_Init+0x58>)
 800afa6:	480e      	ldr	r0, [pc, #56]	@ (800afe0 <MX_USB_DEVICE_Init+0x54>)
 800afa8:	f7fe fcc2 	bl	8009930 <USBD_RegisterClass>
 800afac:	4603      	mov	r3, r0
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d001      	beq.n	800afb6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800afb2:	f7f5 fde5 	bl	8000b80 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800afb6:	490c      	ldr	r1, [pc, #48]	@ (800afe8 <MX_USB_DEVICE_Init+0x5c>)
 800afb8:	4809      	ldr	r0, [pc, #36]	@ (800afe0 <MX_USB_DEVICE_Init+0x54>)
 800afba:	f7fe fbf9 	bl	80097b0 <USBD_CDC_RegisterInterface>
 800afbe:	4603      	mov	r3, r0
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d001      	beq.n	800afc8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800afc4:	f7f5 fddc 	bl	8000b80 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800afc8:	4805      	ldr	r0, [pc, #20]	@ (800afe0 <MX_USB_DEVICE_Init+0x54>)
 800afca:	f7fe fce7 	bl	800999c <USBD_Start>
 800afce:	4603      	mov	r3, r0
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d001      	beq.n	800afd8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800afd4:	f7f5 fdd4 	bl	8000b80 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800afd8:	bf00      	nop
 800afda:	bd80      	pop	{r7, pc}
 800afdc:	200000c0 	.word	0x200000c0
 800afe0:	20000434 	.word	0x20000434
 800afe4:	2000002c 	.word	0x2000002c
 800afe8:	200000ac 	.word	0x200000ac

0800afec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aff0:	2200      	movs	r2, #0
 800aff2:	4905      	ldr	r1, [pc, #20]	@ (800b008 <CDC_Init_FS+0x1c>)
 800aff4:	4805      	ldr	r0, [pc, #20]	@ (800b00c <CDC_Init_FS+0x20>)
 800aff6:	f7fe fbf5 	bl	80097e4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800affa:	4905      	ldr	r1, [pc, #20]	@ (800b010 <CDC_Init_FS+0x24>)
 800affc:	4803      	ldr	r0, [pc, #12]	@ (800b00c <CDC_Init_FS+0x20>)
 800affe:	f7fe fc13 	bl	8009828 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b002:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b004:	4618      	mov	r0, r3
 800b006:	bd80      	pop	{r7, pc}
 800b008:	20000f10 	.word	0x20000f10
 800b00c:	20000434 	.word	0x20000434
 800b010:	20000710 	.word	0x20000710

0800b014 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b014:	b480      	push	{r7}
 800b016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b018:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b01a:	4618      	mov	r0, r3
 800b01c:	46bd      	mov	sp, r7
 800b01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b022:	4770      	bx	lr

0800b024 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b024:	b480      	push	{r7}
 800b026:	b083      	sub	sp, #12
 800b028:	af00      	add	r7, sp, #0
 800b02a:	4603      	mov	r3, r0
 800b02c:	6039      	str	r1, [r7, #0]
 800b02e:	71fb      	strb	r3, [r7, #7]
 800b030:	4613      	mov	r3, r2
 800b032:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b034:	79fb      	ldrb	r3, [r7, #7]
 800b036:	2b23      	cmp	r3, #35	@ 0x23
 800b038:	d84a      	bhi.n	800b0d0 <CDC_Control_FS+0xac>
 800b03a:	a201      	add	r2, pc, #4	@ (adr r2, 800b040 <CDC_Control_FS+0x1c>)
 800b03c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b040:	0800b0d1 	.word	0x0800b0d1
 800b044:	0800b0d1 	.word	0x0800b0d1
 800b048:	0800b0d1 	.word	0x0800b0d1
 800b04c:	0800b0d1 	.word	0x0800b0d1
 800b050:	0800b0d1 	.word	0x0800b0d1
 800b054:	0800b0d1 	.word	0x0800b0d1
 800b058:	0800b0d1 	.word	0x0800b0d1
 800b05c:	0800b0d1 	.word	0x0800b0d1
 800b060:	0800b0d1 	.word	0x0800b0d1
 800b064:	0800b0d1 	.word	0x0800b0d1
 800b068:	0800b0d1 	.word	0x0800b0d1
 800b06c:	0800b0d1 	.word	0x0800b0d1
 800b070:	0800b0d1 	.word	0x0800b0d1
 800b074:	0800b0d1 	.word	0x0800b0d1
 800b078:	0800b0d1 	.word	0x0800b0d1
 800b07c:	0800b0d1 	.word	0x0800b0d1
 800b080:	0800b0d1 	.word	0x0800b0d1
 800b084:	0800b0d1 	.word	0x0800b0d1
 800b088:	0800b0d1 	.word	0x0800b0d1
 800b08c:	0800b0d1 	.word	0x0800b0d1
 800b090:	0800b0d1 	.word	0x0800b0d1
 800b094:	0800b0d1 	.word	0x0800b0d1
 800b098:	0800b0d1 	.word	0x0800b0d1
 800b09c:	0800b0d1 	.word	0x0800b0d1
 800b0a0:	0800b0d1 	.word	0x0800b0d1
 800b0a4:	0800b0d1 	.word	0x0800b0d1
 800b0a8:	0800b0d1 	.word	0x0800b0d1
 800b0ac:	0800b0d1 	.word	0x0800b0d1
 800b0b0:	0800b0d1 	.word	0x0800b0d1
 800b0b4:	0800b0d1 	.word	0x0800b0d1
 800b0b8:	0800b0d1 	.word	0x0800b0d1
 800b0bc:	0800b0d1 	.word	0x0800b0d1
 800b0c0:	0800b0d1 	.word	0x0800b0d1
 800b0c4:	0800b0d1 	.word	0x0800b0d1
 800b0c8:	0800b0d1 	.word	0x0800b0d1
 800b0cc:	0800b0d1 	.word	0x0800b0d1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b0d0:	bf00      	nop
  }

  return (USBD_OK);
 800b0d2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	370c      	adds	r7, #12
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0de:	4770      	bx	lr

0800b0e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b082      	sub	sp, #8
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
 800b0e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b0ea:	6879      	ldr	r1, [r7, #4]
 800b0ec:	4805      	ldr	r0, [pc, #20]	@ (800b104 <CDC_Receive_FS+0x24>)
 800b0ee:	f7fe fb9b 	bl	8009828 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b0f2:	4804      	ldr	r0, [pc, #16]	@ (800b104 <CDC_Receive_FS+0x24>)
 800b0f4:	f7fe fbb6 	bl	8009864 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b0f8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3708      	adds	r7, #8
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}
 800b102:	bf00      	nop
 800b104:	20000434 	.word	0x20000434

0800b108 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b108:	b480      	push	{r7}
 800b10a:	b087      	sub	sp, #28
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	60f8      	str	r0, [r7, #12]
 800b110:	60b9      	str	r1, [r7, #8]
 800b112:	4613      	mov	r3, r2
 800b114:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b116:	2300      	movs	r3, #0
 800b118:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b11a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b11e:	4618      	mov	r0, r3
 800b120:	371c      	adds	r7, #28
 800b122:	46bd      	mov	sp, r7
 800b124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b128:	4770      	bx	lr
	...

0800b12c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b12c:	b480      	push	{r7}
 800b12e:	b083      	sub	sp, #12
 800b130:	af00      	add	r7, sp, #0
 800b132:	4603      	mov	r3, r0
 800b134:	6039      	str	r1, [r7, #0]
 800b136:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	2212      	movs	r2, #18
 800b13c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b13e:	4b03      	ldr	r3, [pc, #12]	@ (800b14c <USBD_FS_DeviceDescriptor+0x20>)
}
 800b140:	4618      	mov	r0, r3
 800b142:	370c      	adds	r7, #12
 800b144:	46bd      	mov	sp, r7
 800b146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14a:	4770      	bx	lr
 800b14c:	200000dc 	.word	0x200000dc

0800b150 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b150:	b480      	push	{r7}
 800b152:	b083      	sub	sp, #12
 800b154:	af00      	add	r7, sp, #0
 800b156:	4603      	mov	r3, r0
 800b158:	6039      	str	r1, [r7, #0]
 800b15a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b15c:	683b      	ldr	r3, [r7, #0]
 800b15e:	2204      	movs	r2, #4
 800b160:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b162:	4b03      	ldr	r3, [pc, #12]	@ (800b170 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b164:	4618      	mov	r0, r3
 800b166:	370c      	adds	r7, #12
 800b168:	46bd      	mov	sp, r7
 800b16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16e:	4770      	bx	lr
 800b170:	200000f0 	.word	0x200000f0

0800b174 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b082      	sub	sp, #8
 800b178:	af00      	add	r7, sp, #0
 800b17a:	4603      	mov	r3, r0
 800b17c:	6039      	str	r1, [r7, #0]
 800b17e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b180:	79fb      	ldrb	r3, [r7, #7]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d105      	bne.n	800b192 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b186:	683a      	ldr	r2, [r7, #0]
 800b188:	4907      	ldr	r1, [pc, #28]	@ (800b1a8 <USBD_FS_ProductStrDescriptor+0x34>)
 800b18a:	4808      	ldr	r0, [pc, #32]	@ (800b1ac <USBD_FS_ProductStrDescriptor+0x38>)
 800b18c:	f7ff fdb6 	bl	800acfc <USBD_GetString>
 800b190:	e004      	b.n	800b19c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b192:	683a      	ldr	r2, [r7, #0]
 800b194:	4904      	ldr	r1, [pc, #16]	@ (800b1a8 <USBD_FS_ProductStrDescriptor+0x34>)
 800b196:	4805      	ldr	r0, [pc, #20]	@ (800b1ac <USBD_FS_ProductStrDescriptor+0x38>)
 800b198:	f7ff fdb0 	bl	800acfc <USBD_GetString>
  }
  return USBD_StrDesc;
 800b19c:	4b02      	ldr	r3, [pc, #8]	@ (800b1a8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3708      	adds	r7, #8
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}
 800b1a6:	bf00      	nop
 800b1a8:	20001710 	.word	0x20001710
 800b1ac:	0800ba00 	.word	0x0800ba00

0800b1b0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b082      	sub	sp, #8
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	6039      	str	r1, [r7, #0]
 800b1ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b1bc:	683a      	ldr	r2, [r7, #0]
 800b1be:	4904      	ldr	r1, [pc, #16]	@ (800b1d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b1c0:	4804      	ldr	r0, [pc, #16]	@ (800b1d4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b1c2:	f7ff fd9b 	bl	800acfc <USBD_GetString>
  return USBD_StrDesc;
 800b1c6:	4b02      	ldr	r3, [pc, #8]	@ (800b1d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	3708      	adds	r7, #8
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	bd80      	pop	{r7, pc}
 800b1d0:	20001710 	.word	0x20001710
 800b1d4:	0800ba18 	.word	0x0800ba18

0800b1d8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b082      	sub	sp, #8
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	4603      	mov	r3, r0
 800b1e0:	6039      	str	r1, [r7, #0]
 800b1e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	221a      	movs	r2, #26
 800b1e8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b1ea:	f000 f843 	bl	800b274 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b1ee:	4b02      	ldr	r3, [pc, #8]	@ (800b1f8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	3708      	adds	r7, #8
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bd80      	pop	{r7, pc}
 800b1f8:	200000f4 	.word	0x200000f4

0800b1fc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b082      	sub	sp, #8
 800b200:	af00      	add	r7, sp, #0
 800b202:	4603      	mov	r3, r0
 800b204:	6039      	str	r1, [r7, #0]
 800b206:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b208:	79fb      	ldrb	r3, [r7, #7]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d105      	bne.n	800b21a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b20e:	683a      	ldr	r2, [r7, #0]
 800b210:	4907      	ldr	r1, [pc, #28]	@ (800b230 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b212:	4808      	ldr	r0, [pc, #32]	@ (800b234 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b214:	f7ff fd72 	bl	800acfc <USBD_GetString>
 800b218:	e004      	b.n	800b224 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b21a:	683a      	ldr	r2, [r7, #0]
 800b21c:	4904      	ldr	r1, [pc, #16]	@ (800b230 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b21e:	4805      	ldr	r0, [pc, #20]	@ (800b234 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b220:	f7ff fd6c 	bl	800acfc <USBD_GetString>
  }
  return USBD_StrDesc;
 800b224:	4b02      	ldr	r3, [pc, #8]	@ (800b230 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b226:	4618      	mov	r0, r3
 800b228:	3708      	adds	r7, #8
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}
 800b22e:	bf00      	nop
 800b230:	20001710 	.word	0x20001710
 800b234:	0800ba2c 	.word	0x0800ba2c

0800b238 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b082      	sub	sp, #8
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	4603      	mov	r3, r0
 800b240:	6039      	str	r1, [r7, #0]
 800b242:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b244:	79fb      	ldrb	r3, [r7, #7]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d105      	bne.n	800b256 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b24a:	683a      	ldr	r2, [r7, #0]
 800b24c:	4907      	ldr	r1, [pc, #28]	@ (800b26c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b24e:	4808      	ldr	r0, [pc, #32]	@ (800b270 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b250:	f7ff fd54 	bl	800acfc <USBD_GetString>
 800b254:	e004      	b.n	800b260 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b256:	683a      	ldr	r2, [r7, #0]
 800b258:	4904      	ldr	r1, [pc, #16]	@ (800b26c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b25a:	4805      	ldr	r0, [pc, #20]	@ (800b270 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b25c:	f7ff fd4e 	bl	800acfc <USBD_GetString>
  }
  return USBD_StrDesc;
 800b260:	4b02      	ldr	r3, [pc, #8]	@ (800b26c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b262:	4618      	mov	r0, r3
 800b264:	3708      	adds	r7, #8
 800b266:	46bd      	mov	sp, r7
 800b268:	bd80      	pop	{r7, pc}
 800b26a:	bf00      	nop
 800b26c:	20001710 	.word	0x20001710
 800b270:	0800ba38 	.word	0x0800ba38

0800b274 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b084      	sub	sp, #16
 800b278:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b27a:	4b0f      	ldr	r3, [pc, #60]	@ (800b2b8 <Get_SerialNum+0x44>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b280:	4b0e      	ldr	r3, [pc, #56]	@ (800b2bc <Get_SerialNum+0x48>)
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b286:	4b0e      	ldr	r3, [pc, #56]	@ (800b2c0 <Get_SerialNum+0x4c>)
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b28c:	68fa      	ldr	r2, [r7, #12]
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	4413      	add	r3, r2
 800b292:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d009      	beq.n	800b2ae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b29a:	2208      	movs	r2, #8
 800b29c:	4909      	ldr	r1, [pc, #36]	@ (800b2c4 <Get_SerialNum+0x50>)
 800b29e:	68f8      	ldr	r0, [r7, #12]
 800b2a0:	f000 f814 	bl	800b2cc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b2a4:	2204      	movs	r2, #4
 800b2a6:	4908      	ldr	r1, [pc, #32]	@ (800b2c8 <Get_SerialNum+0x54>)
 800b2a8:	68b8      	ldr	r0, [r7, #8]
 800b2aa:	f000 f80f 	bl	800b2cc <IntToUnicode>
  }
}
 800b2ae:	bf00      	nop
 800b2b0:	3710      	adds	r7, #16
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}
 800b2b6:	bf00      	nop
 800b2b8:	1fff7a10 	.word	0x1fff7a10
 800b2bc:	1fff7a14 	.word	0x1fff7a14
 800b2c0:	1fff7a18 	.word	0x1fff7a18
 800b2c4:	200000f6 	.word	0x200000f6
 800b2c8:	20000106 	.word	0x20000106

0800b2cc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b2cc:	b480      	push	{r7}
 800b2ce:	b087      	sub	sp, #28
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	60f8      	str	r0, [r7, #12]
 800b2d4:	60b9      	str	r1, [r7, #8]
 800b2d6:	4613      	mov	r3, r2
 800b2d8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b2de:	2300      	movs	r3, #0
 800b2e0:	75fb      	strb	r3, [r7, #23]
 800b2e2:	e027      	b.n	800b334 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	0f1b      	lsrs	r3, r3, #28
 800b2e8:	2b09      	cmp	r3, #9
 800b2ea:	d80b      	bhi.n	800b304 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	0f1b      	lsrs	r3, r3, #28
 800b2f0:	b2da      	uxtb	r2, r3
 800b2f2:	7dfb      	ldrb	r3, [r7, #23]
 800b2f4:	005b      	lsls	r3, r3, #1
 800b2f6:	4619      	mov	r1, r3
 800b2f8:	68bb      	ldr	r3, [r7, #8]
 800b2fa:	440b      	add	r3, r1
 800b2fc:	3230      	adds	r2, #48	@ 0x30
 800b2fe:	b2d2      	uxtb	r2, r2
 800b300:	701a      	strb	r2, [r3, #0]
 800b302:	e00a      	b.n	800b31a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	0f1b      	lsrs	r3, r3, #28
 800b308:	b2da      	uxtb	r2, r3
 800b30a:	7dfb      	ldrb	r3, [r7, #23]
 800b30c:	005b      	lsls	r3, r3, #1
 800b30e:	4619      	mov	r1, r3
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	440b      	add	r3, r1
 800b314:	3237      	adds	r2, #55	@ 0x37
 800b316:	b2d2      	uxtb	r2, r2
 800b318:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	011b      	lsls	r3, r3, #4
 800b31e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b320:	7dfb      	ldrb	r3, [r7, #23]
 800b322:	005b      	lsls	r3, r3, #1
 800b324:	3301      	adds	r3, #1
 800b326:	68ba      	ldr	r2, [r7, #8]
 800b328:	4413      	add	r3, r2
 800b32a:	2200      	movs	r2, #0
 800b32c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b32e:	7dfb      	ldrb	r3, [r7, #23]
 800b330:	3301      	adds	r3, #1
 800b332:	75fb      	strb	r3, [r7, #23]
 800b334:	7dfa      	ldrb	r2, [r7, #23]
 800b336:	79fb      	ldrb	r3, [r7, #7]
 800b338:	429a      	cmp	r2, r3
 800b33a:	d3d3      	bcc.n	800b2e4 <IntToUnicode+0x18>
  }
}
 800b33c:	bf00      	nop
 800b33e:	bf00      	nop
 800b340:	371c      	adds	r7, #28
 800b342:	46bd      	mov	sp, r7
 800b344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b348:	4770      	bx	lr
	...

0800b34c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b08a      	sub	sp, #40	@ 0x28
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b354:	f107 0314 	add.w	r3, r7, #20
 800b358:	2200      	movs	r2, #0
 800b35a:	601a      	str	r2, [r3, #0]
 800b35c:	605a      	str	r2, [r3, #4]
 800b35e:	609a      	str	r2, [r3, #8]
 800b360:	60da      	str	r2, [r3, #12]
 800b362:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b36c:	d147      	bne.n	800b3fe <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b36e:	2300      	movs	r3, #0
 800b370:	613b      	str	r3, [r7, #16]
 800b372:	4b25      	ldr	r3, [pc, #148]	@ (800b408 <HAL_PCD_MspInit+0xbc>)
 800b374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b376:	4a24      	ldr	r2, [pc, #144]	@ (800b408 <HAL_PCD_MspInit+0xbc>)
 800b378:	f043 0301 	orr.w	r3, r3, #1
 800b37c:	6313      	str	r3, [r2, #48]	@ 0x30
 800b37e:	4b22      	ldr	r3, [pc, #136]	@ (800b408 <HAL_PCD_MspInit+0xbc>)
 800b380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b382:	f003 0301 	and.w	r3, r3, #1
 800b386:	613b      	str	r3, [r7, #16]
 800b388:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800b38a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b38e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b390:	2300      	movs	r3, #0
 800b392:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b394:	2300      	movs	r3, #0
 800b396:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b398:	f107 0314 	add.w	r3, r7, #20
 800b39c:	4619      	mov	r1, r3
 800b39e:	481b      	ldr	r0, [pc, #108]	@ (800b40c <HAL_PCD_MspInit+0xc0>)
 800b3a0:	f7f6 fcb2 	bl	8001d08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b3a4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b3a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b3aa:	2302      	movs	r3, #2
 800b3ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b3b2:	2303      	movs	r3, #3
 800b3b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b3b6:	230a      	movs	r3, #10
 800b3b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b3ba:	f107 0314 	add.w	r3, r7, #20
 800b3be:	4619      	mov	r1, r3
 800b3c0:	4812      	ldr	r0, [pc, #72]	@ (800b40c <HAL_PCD_MspInit+0xc0>)
 800b3c2:	f7f6 fca1 	bl	8001d08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b3c6:	4b10      	ldr	r3, [pc, #64]	@ (800b408 <HAL_PCD_MspInit+0xbc>)
 800b3c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3ca:	4a0f      	ldr	r2, [pc, #60]	@ (800b408 <HAL_PCD_MspInit+0xbc>)
 800b3cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3d0:	6353      	str	r3, [r2, #52]	@ 0x34
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	60fb      	str	r3, [r7, #12]
 800b3d6:	4b0c      	ldr	r3, [pc, #48]	@ (800b408 <HAL_PCD_MspInit+0xbc>)
 800b3d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3da:	4a0b      	ldr	r2, [pc, #44]	@ (800b408 <HAL_PCD_MspInit+0xbc>)
 800b3dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b3e0:	6453      	str	r3, [r2, #68]	@ 0x44
 800b3e2:	4b09      	ldr	r3, [pc, #36]	@ (800b408 <HAL_PCD_MspInit+0xbc>)
 800b3e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b3ea:	60fb      	str	r3, [r7, #12]
 800b3ec:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	2100      	movs	r1, #0
 800b3f2:	2043      	movs	r0, #67	@ 0x43
 800b3f4:	f7f6 f835 	bl	8001462 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b3f8:	2043      	movs	r0, #67	@ 0x43
 800b3fa:	f7f6 f84e 	bl	800149a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b3fe:	bf00      	nop
 800b400:	3728      	adds	r7, #40	@ 0x28
 800b402:	46bd      	mov	sp, r7
 800b404:	bd80      	pop	{r7, pc}
 800b406:	bf00      	nop
 800b408:	40023800 	.word	0x40023800
 800b40c:	40020000 	.word	0x40020000

0800b410 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b410:	b580      	push	{r7, lr}
 800b412:	b082      	sub	sp, #8
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b424:	4619      	mov	r1, r3
 800b426:	4610      	mov	r0, r2
 800b428:	f7fe fb05 	bl	8009a36 <USBD_LL_SetupStage>
}
 800b42c:	bf00      	nop
 800b42e:	3708      	adds	r7, #8
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}

0800b434 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b082      	sub	sp, #8
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
 800b43c:	460b      	mov	r3, r1
 800b43e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b446:	78fa      	ldrb	r2, [r7, #3]
 800b448:	6879      	ldr	r1, [r7, #4]
 800b44a:	4613      	mov	r3, r2
 800b44c:	00db      	lsls	r3, r3, #3
 800b44e:	4413      	add	r3, r2
 800b450:	009b      	lsls	r3, r3, #2
 800b452:	440b      	add	r3, r1
 800b454:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b458:	681a      	ldr	r2, [r3, #0]
 800b45a:	78fb      	ldrb	r3, [r7, #3]
 800b45c:	4619      	mov	r1, r3
 800b45e:	f7fe fb3f 	bl	8009ae0 <USBD_LL_DataOutStage>
}
 800b462:	bf00      	nop
 800b464:	3708      	adds	r7, #8
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}

0800b46a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b46a:	b580      	push	{r7, lr}
 800b46c:	b082      	sub	sp, #8
 800b46e:	af00      	add	r7, sp, #0
 800b470:	6078      	str	r0, [r7, #4]
 800b472:	460b      	mov	r3, r1
 800b474:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b47c:	78fa      	ldrb	r2, [r7, #3]
 800b47e:	6879      	ldr	r1, [r7, #4]
 800b480:	4613      	mov	r3, r2
 800b482:	00db      	lsls	r3, r3, #3
 800b484:	4413      	add	r3, r2
 800b486:	009b      	lsls	r3, r3, #2
 800b488:	440b      	add	r3, r1
 800b48a:	3320      	adds	r3, #32
 800b48c:	681a      	ldr	r2, [r3, #0]
 800b48e:	78fb      	ldrb	r3, [r7, #3]
 800b490:	4619      	mov	r1, r3
 800b492:	f7fe fbd8 	bl	8009c46 <USBD_LL_DataInStage>
}
 800b496:	bf00      	nop
 800b498:	3708      	adds	r7, #8
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}

0800b49e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b49e:	b580      	push	{r7, lr}
 800b4a0:	b082      	sub	sp, #8
 800b4a2:	af00      	add	r7, sp, #0
 800b4a4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	f7fe fd12 	bl	8009ed6 <USBD_LL_SOF>
}
 800b4b2:	bf00      	nop
 800b4b4:	3708      	adds	r7, #8
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}

0800b4ba <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b4ba:	b580      	push	{r7, lr}
 800b4bc:	b084      	sub	sp, #16
 800b4be:	af00      	add	r7, sp, #0
 800b4c0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	79db      	ldrb	r3, [r3, #7]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d102      	bne.n	800b4d4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	73fb      	strb	r3, [r7, #15]
 800b4d2:	e008      	b.n	800b4e6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	79db      	ldrb	r3, [r3, #7]
 800b4d8:	2b02      	cmp	r3, #2
 800b4da:	d102      	bne.n	800b4e2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b4dc:	2301      	movs	r3, #1
 800b4de:	73fb      	strb	r3, [r7, #15]
 800b4e0:	e001      	b.n	800b4e6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b4e2:	f7f5 fb4d 	bl	8000b80 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b4ec:	7bfa      	ldrb	r2, [r7, #15]
 800b4ee:	4611      	mov	r1, r2
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	f7fe fcac 	bl	8009e4e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	f7fe fc54 	bl	8009daa <USBD_LL_Reset>
}
 800b502:	bf00      	nop
 800b504:	3710      	adds	r7, #16
 800b506:	46bd      	mov	sp, r7
 800b508:	bd80      	pop	{r7, pc}
	...

0800b50c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b082      	sub	sp, #8
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b51a:	4618      	mov	r0, r3
 800b51c:	f7fe fca7 	bl	8009e6e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	687a      	ldr	r2, [r7, #4]
 800b52c:	6812      	ldr	r2, [r2, #0]
 800b52e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b532:	f043 0301 	orr.w	r3, r3, #1
 800b536:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	7adb      	ldrb	r3, [r3, #11]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d005      	beq.n	800b54c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b540:	4b04      	ldr	r3, [pc, #16]	@ (800b554 <HAL_PCD_SuspendCallback+0x48>)
 800b542:	691b      	ldr	r3, [r3, #16]
 800b544:	4a03      	ldr	r2, [pc, #12]	@ (800b554 <HAL_PCD_SuspendCallback+0x48>)
 800b546:	f043 0306 	orr.w	r3, r3, #6
 800b54a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b54c:	bf00      	nop
 800b54e:	3708      	adds	r7, #8
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}
 800b554:	e000ed00 	.word	0xe000ed00

0800b558 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b082      	sub	sp, #8
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b566:	4618      	mov	r0, r3
 800b568:	f7fe fc9d 	bl	8009ea6 <USBD_LL_Resume>
}
 800b56c:	bf00      	nop
 800b56e:	3708      	adds	r7, #8
 800b570:	46bd      	mov	sp, r7
 800b572:	bd80      	pop	{r7, pc}

0800b574 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b082      	sub	sp, #8
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
 800b57c:	460b      	mov	r3, r1
 800b57e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b586:	78fa      	ldrb	r2, [r7, #3]
 800b588:	4611      	mov	r1, r2
 800b58a:	4618      	mov	r0, r3
 800b58c:	f7fe fcf5 	bl	8009f7a <USBD_LL_IsoOUTIncomplete>
}
 800b590:	bf00      	nop
 800b592:	3708      	adds	r7, #8
 800b594:	46bd      	mov	sp, r7
 800b596:	bd80      	pop	{r7, pc}

0800b598 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b082      	sub	sp, #8
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
 800b5a0:	460b      	mov	r3, r1
 800b5a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b5aa:	78fa      	ldrb	r2, [r7, #3]
 800b5ac:	4611      	mov	r1, r2
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	f7fe fcb1 	bl	8009f16 <USBD_LL_IsoINIncomplete>
}
 800b5b4:	bf00      	nop
 800b5b6:	3708      	adds	r7, #8
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}

0800b5bc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b082      	sub	sp, #8
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f7fe fd07 	bl	8009fde <USBD_LL_DevConnected>
}
 800b5d0:	bf00      	nop
 800b5d2:	3708      	adds	r7, #8
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	bd80      	pop	{r7, pc}

0800b5d8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b082      	sub	sp, #8
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	f7fe fd04 	bl	8009ff4 <USBD_LL_DevDisconnected>
}
 800b5ec:	bf00      	nop
 800b5ee:	3708      	adds	r7, #8
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}

0800b5f4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b082      	sub	sp, #8
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	781b      	ldrb	r3, [r3, #0]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d13c      	bne.n	800b67e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b604:	4a20      	ldr	r2, [pc, #128]	@ (800b688 <USBD_LL_Init+0x94>)
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	4a1e      	ldr	r2, [pc, #120]	@ (800b688 <USBD_LL_Init+0x94>)
 800b610:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b614:	4b1c      	ldr	r3, [pc, #112]	@ (800b688 <USBD_LL_Init+0x94>)
 800b616:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b61a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b61c:	4b1a      	ldr	r3, [pc, #104]	@ (800b688 <USBD_LL_Init+0x94>)
 800b61e:	2204      	movs	r2, #4
 800b620:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b622:	4b19      	ldr	r3, [pc, #100]	@ (800b688 <USBD_LL_Init+0x94>)
 800b624:	2202      	movs	r2, #2
 800b626:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b628:	4b17      	ldr	r3, [pc, #92]	@ (800b688 <USBD_LL_Init+0x94>)
 800b62a:	2200      	movs	r2, #0
 800b62c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b62e:	4b16      	ldr	r3, [pc, #88]	@ (800b688 <USBD_LL_Init+0x94>)
 800b630:	2202      	movs	r2, #2
 800b632:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b634:	4b14      	ldr	r3, [pc, #80]	@ (800b688 <USBD_LL_Init+0x94>)
 800b636:	2200      	movs	r2, #0
 800b638:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b63a:	4b13      	ldr	r3, [pc, #76]	@ (800b688 <USBD_LL_Init+0x94>)
 800b63c:	2200      	movs	r2, #0
 800b63e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b640:	4b11      	ldr	r3, [pc, #68]	@ (800b688 <USBD_LL_Init+0x94>)
 800b642:	2200      	movs	r2, #0
 800b644:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800b646:	4b10      	ldr	r3, [pc, #64]	@ (800b688 <USBD_LL_Init+0x94>)
 800b648:	2201      	movs	r2, #1
 800b64a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b64c:	4b0e      	ldr	r3, [pc, #56]	@ (800b688 <USBD_LL_Init+0x94>)
 800b64e:	2200      	movs	r2, #0
 800b650:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b652:	480d      	ldr	r0, [pc, #52]	@ (800b688 <USBD_LL_Init+0x94>)
 800b654:	f7f8 fa47 	bl	8003ae6 <HAL_PCD_Init>
 800b658:	4603      	mov	r3, r0
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d001      	beq.n	800b662 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b65e:	f7f5 fa8f 	bl	8000b80 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b662:	2180      	movs	r1, #128	@ 0x80
 800b664:	4808      	ldr	r0, [pc, #32]	@ (800b688 <USBD_LL_Init+0x94>)
 800b666:	f7f9 fc74 	bl	8004f52 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b66a:	2240      	movs	r2, #64	@ 0x40
 800b66c:	2100      	movs	r1, #0
 800b66e:	4806      	ldr	r0, [pc, #24]	@ (800b688 <USBD_LL_Init+0x94>)
 800b670:	f7f9 fc28 	bl	8004ec4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b674:	2280      	movs	r2, #128	@ 0x80
 800b676:	2101      	movs	r1, #1
 800b678:	4803      	ldr	r0, [pc, #12]	@ (800b688 <USBD_LL_Init+0x94>)
 800b67a:	f7f9 fc23 	bl	8004ec4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b67e:	2300      	movs	r3, #0
}
 800b680:	4618      	mov	r0, r3
 800b682:	3708      	adds	r7, #8
 800b684:	46bd      	mov	sp, r7
 800b686:	bd80      	pop	{r7, pc}
 800b688:	20001910 	.word	0x20001910

0800b68c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b084      	sub	sp, #16
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b694:	2300      	movs	r3, #0
 800b696:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b698:	2300      	movs	r3, #0
 800b69a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	f7f8 fb2e 	bl	8003d04 <HAL_PCD_Start>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6ac:	7bfb      	ldrb	r3, [r7, #15]
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	f000 f942 	bl	800b938 <USBD_Get_USB_Status>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	3710      	adds	r7, #16
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}

0800b6c2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b6c2:	b580      	push	{r7, lr}
 800b6c4:	b084      	sub	sp, #16
 800b6c6:	af00      	add	r7, sp, #0
 800b6c8:	6078      	str	r0, [r7, #4]
 800b6ca:	4608      	mov	r0, r1
 800b6cc:	4611      	mov	r1, r2
 800b6ce:	461a      	mov	r2, r3
 800b6d0:	4603      	mov	r3, r0
 800b6d2:	70fb      	strb	r3, [r7, #3]
 800b6d4:	460b      	mov	r3, r1
 800b6d6:	70bb      	strb	r3, [r7, #2]
 800b6d8:	4613      	mov	r3, r2
 800b6da:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6dc:	2300      	movs	r3, #0
 800b6de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b6ea:	78bb      	ldrb	r3, [r7, #2]
 800b6ec:	883a      	ldrh	r2, [r7, #0]
 800b6ee:	78f9      	ldrb	r1, [r7, #3]
 800b6f0:	f7f9 f802 	bl	80046f8 <HAL_PCD_EP_Open>
 800b6f4:	4603      	mov	r3, r0
 800b6f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6f8:	7bfb      	ldrb	r3, [r7, #15]
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	f000 f91c 	bl	800b938 <USBD_Get_USB_Status>
 800b700:	4603      	mov	r3, r0
 800b702:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b704:	7bbb      	ldrb	r3, [r7, #14]
}
 800b706:	4618      	mov	r0, r3
 800b708:	3710      	adds	r7, #16
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}

0800b70e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b70e:	b580      	push	{r7, lr}
 800b710:	b084      	sub	sp, #16
 800b712:	af00      	add	r7, sp, #0
 800b714:	6078      	str	r0, [r7, #4]
 800b716:	460b      	mov	r3, r1
 800b718:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b71a:	2300      	movs	r3, #0
 800b71c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b71e:	2300      	movs	r3, #0
 800b720:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b728:	78fa      	ldrb	r2, [r7, #3]
 800b72a:	4611      	mov	r1, r2
 800b72c:	4618      	mov	r0, r3
 800b72e:	f7f9 f84d 	bl	80047cc <HAL_PCD_EP_Close>
 800b732:	4603      	mov	r3, r0
 800b734:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b736:	7bfb      	ldrb	r3, [r7, #15]
 800b738:	4618      	mov	r0, r3
 800b73a:	f000 f8fd 	bl	800b938 <USBD_Get_USB_Status>
 800b73e:	4603      	mov	r3, r0
 800b740:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b742:	7bbb      	ldrb	r3, [r7, #14]
}
 800b744:	4618      	mov	r0, r3
 800b746:	3710      	adds	r7, #16
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}

0800b74c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b084      	sub	sp, #16
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
 800b754:	460b      	mov	r3, r1
 800b756:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b758:	2300      	movs	r3, #0
 800b75a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b75c:	2300      	movs	r3, #0
 800b75e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b766:	78fa      	ldrb	r2, [r7, #3]
 800b768:	4611      	mov	r1, r2
 800b76a:	4618      	mov	r0, r3
 800b76c:	f7f9 f905 	bl	800497a <HAL_PCD_EP_SetStall>
 800b770:	4603      	mov	r3, r0
 800b772:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b774:	7bfb      	ldrb	r3, [r7, #15]
 800b776:	4618      	mov	r0, r3
 800b778:	f000 f8de 	bl	800b938 <USBD_Get_USB_Status>
 800b77c:	4603      	mov	r3, r0
 800b77e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b780:	7bbb      	ldrb	r3, [r7, #14]
}
 800b782:	4618      	mov	r0, r3
 800b784:	3710      	adds	r7, #16
 800b786:	46bd      	mov	sp, r7
 800b788:	bd80      	pop	{r7, pc}

0800b78a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b78a:	b580      	push	{r7, lr}
 800b78c:	b084      	sub	sp, #16
 800b78e:	af00      	add	r7, sp, #0
 800b790:	6078      	str	r0, [r7, #4]
 800b792:	460b      	mov	r3, r1
 800b794:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b796:	2300      	movs	r3, #0
 800b798:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b79a:	2300      	movs	r3, #0
 800b79c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b7a4:	78fa      	ldrb	r2, [r7, #3]
 800b7a6:	4611      	mov	r1, r2
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	f7f9 f949 	bl	8004a40 <HAL_PCD_EP_ClrStall>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b7b2:	7bfb      	ldrb	r3, [r7, #15]
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	f000 f8bf 	bl	800b938 <USBD_Get_USB_Status>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b7be:	7bbb      	ldrb	r3, [r7, #14]
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	3710      	adds	r7, #16
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}

0800b7c8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b7c8:	b480      	push	{r7}
 800b7ca:	b085      	sub	sp, #20
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	6078      	str	r0, [r7, #4]
 800b7d0:	460b      	mov	r3, r1
 800b7d2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b7da:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b7dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	da0b      	bge.n	800b7fc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b7e4:	78fb      	ldrb	r3, [r7, #3]
 800b7e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b7ea:	68f9      	ldr	r1, [r7, #12]
 800b7ec:	4613      	mov	r3, r2
 800b7ee:	00db      	lsls	r3, r3, #3
 800b7f0:	4413      	add	r3, r2
 800b7f2:	009b      	lsls	r3, r3, #2
 800b7f4:	440b      	add	r3, r1
 800b7f6:	3316      	adds	r3, #22
 800b7f8:	781b      	ldrb	r3, [r3, #0]
 800b7fa:	e00b      	b.n	800b814 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b7fc:	78fb      	ldrb	r3, [r7, #3]
 800b7fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b802:	68f9      	ldr	r1, [r7, #12]
 800b804:	4613      	mov	r3, r2
 800b806:	00db      	lsls	r3, r3, #3
 800b808:	4413      	add	r3, r2
 800b80a:	009b      	lsls	r3, r3, #2
 800b80c:	440b      	add	r3, r1
 800b80e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b812:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b814:	4618      	mov	r0, r3
 800b816:	3714      	adds	r7, #20
 800b818:	46bd      	mov	sp, r7
 800b81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81e:	4770      	bx	lr

0800b820 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b084      	sub	sp, #16
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
 800b828:	460b      	mov	r3, r1
 800b82a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b82c:	2300      	movs	r3, #0
 800b82e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b830:	2300      	movs	r3, #0
 800b832:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b83a:	78fa      	ldrb	r2, [r7, #3]
 800b83c:	4611      	mov	r1, r2
 800b83e:	4618      	mov	r0, r3
 800b840:	f7f8 ff36 	bl	80046b0 <HAL_PCD_SetAddress>
 800b844:	4603      	mov	r3, r0
 800b846:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b848:	7bfb      	ldrb	r3, [r7, #15]
 800b84a:	4618      	mov	r0, r3
 800b84c:	f000 f874 	bl	800b938 <USBD_Get_USB_Status>
 800b850:	4603      	mov	r3, r0
 800b852:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b854:	7bbb      	ldrb	r3, [r7, #14]
}
 800b856:	4618      	mov	r0, r3
 800b858:	3710      	adds	r7, #16
 800b85a:	46bd      	mov	sp, r7
 800b85c:	bd80      	pop	{r7, pc}

0800b85e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b85e:	b580      	push	{r7, lr}
 800b860:	b086      	sub	sp, #24
 800b862:	af00      	add	r7, sp, #0
 800b864:	60f8      	str	r0, [r7, #12]
 800b866:	607a      	str	r2, [r7, #4]
 800b868:	603b      	str	r3, [r7, #0]
 800b86a:	460b      	mov	r3, r1
 800b86c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b86e:	2300      	movs	r3, #0
 800b870:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b872:	2300      	movs	r3, #0
 800b874:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b87c:	7af9      	ldrb	r1, [r7, #11]
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	687a      	ldr	r2, [r7, #4]
 800b882:	f7f9 f840 	bl	8004906 <HAL_PCD_EP_Transmit>
 800b886:	4603      	mov	r3, r0
 800b888:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b88a:	7dfb      	ldrb	r3, [r7, #23]
 800b88c:	4618      	mov	r0, r3
 800b88e:	f000 f853 	bl	800b938 <USBD_Get_USB_Status>
 800b892:	4603      	mov	r3, r0
 800b894:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b896:	7dbb      	ldrb	r3, [r7, #22]
}
 800b898:	4618      	mov	r0, r3
 800b89a:	3718      	adds	r7, #24
 800b89c:	46bd      	mov	sp, r7
 800b89e:	bd80      	pop	{r7, pc}

0800b8a0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b086      	sub	sp, #24
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	60f8      	str	r0, [r7, #12]
 800b8a8:	607a      	str	r2, [r7, #4]
 800b8aa:	603b      	str	r3, [r7, #0]
 800b8ac:	460b      	mov	r3, r1
 800b8ae:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b8be:	7af9      	ldrb	r1, [r7, #11]
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	687a      	ldr	r2, [r7, #4]
 800b8c4:	f7f8 ffcc 	bl	8004860 <HAL_PCD_EP_Receive>
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b8cc:	7dfb      	ldrb	r3, [r7, #23]
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f000 f832 	bl	800b938 <USBD_Get_USB_Status>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b8d8:	7dbb      	ldrb	r3, [r7, #22]
}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3718      	adds	r7, #24
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bd80      	pop	{r7, pc}

0800b8e2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b8e2:	b580      	push	{r7, lr}
 800b8e4:	b082      	sub	sp, #8
 800b8e6:	af00      	add	r7, sp, #0
 800b8e8:	6078      	str	r0, [r7, #4]
 800b8ea:	460b      	mov	r3, r1
 800b8ec:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b8f4:	78fa      	ldrb	r2, [r7, #3]
 800b8f6:	4611      	mov	r1, r2
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	f7f8 ffec 	bl	80048d6 <HAL_PCD_EP_GetRxCount>
 800b8fe:	4603      	mov	r3, r0
}
 800b900:	4618      	mov	r0, r3
 800b902:	3708      	adds	r7, #8
 800b904:	46bd      	mov	sp, r7
 800b906:	bd80      	pop	{r7, pc}

0800b908 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b908:	b480      	push	{r7}
 800b90a:	b083      	sub	sp, #12
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b910:	4b03      	ldr	r3, [pc, #12]	@ (800b920 <USBD_static_malloc+0x18>)
}
 800b912:	4618      	mov	r0, r3
 800b914:	370c      	adds	r7, #12
 800b916:	46bd      	mov	sp, r7
 800b918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91c:	4770      	bx	lr
 800b91e:	bf00      	nop
 800b920:	20001df4 	.word	0x20001df4

0800b924 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b924:	b480      	push	{r7}
 800b926:	b083      	sub	sp, #12
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]

}
 800b92c:	bf00      	nop
 800b92e:	370c      	adds	r7, #12
 800b930:	46bd      	mov	sp, r7
 800b932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b936:	4770      	bx	lr

0800b938 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b938:	b480      	push	{r7}
 800b93a:	b085      	sub	sp, #20
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	4603      	mov	r3, r0
 800b940:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b942:	2300      	movs	r3, #0
 800b944:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b946:	79fb      	ldrb	r3, [r7, #7]
 800b948:	2b03      	cmp	r3, #3
 800b94a:	d817      	bhi.n	800b97c <USBD_Get_USB_Status+0x44>
 800b94c:	a201      	add	r2, pc, #4	@ (adr r2, 800b954 <USBD_Get_USB_Status+0x1c>)
 800b94e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b952:	bf00      	nop
 800b954:	0800b965 	.word	0x0800b965
 800b958:	0800b96b 	.word	0x0800b96b
 800b95c:	0800b971 	.word	0x0800b971
 800b960:	0800b977 	.word	0x0800b977
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b964:	2300      	movs	r3, #0
 800b966:	73fb      	strb	r3, [r7, #15]
    break;
 800b968:	e00b      	b.n	800b982 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b96a:	2303      	movs	r3, #3
 800b96c:	73fb      	strb	r3, [r7, #15]
    break;
 800b96e:	e008      	b.n	800b982 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b970:	2301      	movs	r3, #1
 800b972:	73fb      	strb	r3, [r7, #15]
    break;
 800b974:	e005      	b.n	800b982 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b976:	2303      	movs	r3, #3
 800b978:	73fb      	strb	r3, [r7, #15]
    break;
 800b97a:	e002      	b.n	800b982 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b97c:	2303      	movs	r3, #3
 800b97e:	73fb      	strb	r3, [r7, #15]
    break;
 800b980:	bf00      	nop
  }
  return usb_status;
 800b982:	7bfb      	ldrb	r3, [r7, #15]
}
 800b984:	4618      	mov	r0, r3
 800b986:	3714      	adds	r7, #20
 800b988:	46bd      	mov	sp, r7
 800b98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98e:	4770      	bx	lr

0800b990 <memset>:
 800b990:	4402      	add	r2, r0
 800b992:	4603      	mov	r3, r0
 800b994:	4293      	cmp	r3, r2
 800b996:	d100      	bne.n	800b99a <memset+0xa>
 800b998:	4770      	bx	lr
 800b99a:	f803 1b01 	strb.w	r1, [r3], #1
 800b99e:	e7f9      	b.n	800b994 <memset+0x4>

0800b9a0 <__libc_init_array>:
 800b9a0:	b570      	push	{r4, r5, r6, lr}
 800b9a2:	4d0d      	ldr	r5, [pc, #52]	@ (800b9d8 <__libc_init_array+0x38>)
 800b9a4:	4c0d      	ldr	r4, [pc, #52]	@ (800b9dc <__libc_init_array+0x3c>)
 800b9a6:	1b64      	subs	r4, r4, r5
 800b9a8:	10a4      	asrs	r4, r4, #2
 800b9aa:	2600      	movs	r6, #0
 800b9ac:	42a6      	cmp	r6, r4
 800b9ae:	d109      	bne.n	800b9c4 <__libc_init_array+0x24>
 800b9b0:	4d0b      	ldr	r5, [pc, #44]	@ (800b9e0 <__libc_init_array+0x40>)
 800b9b2:	4c0c      	ldr	r4, [pc, #48]	@ (800b9e4 <__libc_init_array+0x44>)
 800b9b4:	f000 f818 	bl	800b9e8 <_init>
 800b9b8:	1b64      	subs	r4, r4, r5
 800b9ba:	10a4      	asrs	r4, r4, #2
 800b9bc:	2600      	movs	r6, #0
 800b9be:	42a6      	cmp	r6, r4
 800b9c0:	d105      	bne.n	800b9ce <__libc_init_array+0x2e>
 800b9c2:	bd70      	pop	{r4, r5, r6, pc}
 800b9c4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9c8:	4798      	blx	r3
 800b9ca:	3601      	adds	r6, #1
 800b9cc:	e7ee      	b.n	800b9ac <__libc_init_array+0xc>
 800b9ce:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9d2:	4798      	blx	r3
 800b9d4:	3601      	adds	r6, #1
 800b9d6:	e7f2      	b.n	800b9be <__libc_init_array+0x1e>
 800b9d8:	0800ba70 	.word	0x0800ba70
 800b9dc:	0800ba70 	.word	0x0800ba70
 800b9e0:	0800ba70 	.word	0x0800ba70
 800b9e4:	0800ba74 	.word	0x0800ba74

0800b9e8 <_init>:
 800b9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9ea:	bf00      	nop
 800b9ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9ee:	bc08      	pop	{r3}
 800b9f0:	469e      	mov	lr, r3
 800b9f2:	4770      	bx	lr

0800b9f4 <_fini>:
 800b9f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9f6:	bf00      	nop
 800b9f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9fa:	bc08      	pop	{r3}
 800b9fc:	469e      	mov	lr, r3
 800b9fe:	4770      	bx	lr
