v {xschem version=3.1.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
T {NOTE: The capacitors C1-C4 are 
for simulation convergence ONLY!
They will not be taped out.
} 990 -160 0 0 0.4 0.4 {}
N 670 -830 760 -830 {
lab=Clk_n}
N 580 -710 590 -710 {
lab=Vin_p}
N 610 -880 630 -880 {
lab=VDD}
N 630 -880 630 -860 {
lab=VDD}
N 800 -880 820 -880 {
lab=VDD}
N 800 -880 800 -860 {
lab=VDD}
N 630 -680 630 -660 {
lab=#net1}
N 630 -660 800 -660 {
lab=#net1}
N 800 -680 800 -660 {
lab=#net1}
N 710 -660 710 -640 {
lab=#net1}
N 650 -610 670 -610 {
lab=Clk}
N 710 -580 710 -560 {
lab=VSS}
N 800 -760 1030 -760 {
lab=Pre_Amp_p}
N 590 -760 630 -760 {
lab=Pre_Amp_n}
N 630 -480 630 -430 {
lab=#net2}
N 610 -560 630 -560 {
lab=VDD}
N 630 -560 630 -540 {
lab=VDD}
N 800 -560 820 -560 {
lab=VDD}
N 800 -560 800 -540 {
lab=VDD}
N 800 -480 800 -430 {
lab=#net3}
N 800 -370 800 -340 {
lab=#net4}
N 630 -370 630 -340 {
lab=#net5}
N 480 -280 480 -270 {
lab=VSS}
N 800 -280 800 -270 {
lab=VSS}
N 630 -280 630 -270 {
lab=VSS}
N 950 -280 950 -270 {
lab=VSS}
N 670 -510 680 -510 {
lab=#net4}
N 680 -510 740 -360 {
lab=#net4}
N 740 -360 800 -360 {
lab=#net4}
N 750 -510 760 -510 {
lab=#net5}
N 680 -360 750 -510 {
lab=#net5}
N 630 -360 680 -360 {
lab=#net5}
N 670 -510 670 -310 {
lab=#net4}
N 760 -510 760 -310 {
lab=#net5}
N 800 -360 950 -360 {
lab=#net4}
N 950 -360 950 -340 {
lab=#net4}
N 480 -360 630 -360 {
lab=#net5}
N 480 -360 480 -340 {
lab=#net5}
N 410 -120 430 -120 {
lab=Clk}
N 990 -310 1010 -310 {
lab=Clk_latch_n}
N 420 -310 440 -310 {
lab=Clk_latch_n}
N 570 -400 590 -400 {
lab=Pre_Amp_n}
N 840 -400 860 -400 {
lab=Pre_Amp_p}
N 950 -360 970 -360 {
lab=#net4}
N 840 -710 850 -710 {
lab=Vin_n}
N 700 -880 710 -880 {
lab=Clk_n}
N 710 -880 710 -830 {
lab=Clk_n}
N 480 -270 630 -270 {
lab=VSS}
N 630 -270 640 -270 {
lab=VSS}
N 640 -270 800 -270 {
lab=VSS}
N 800 -270 950 -270 {
lab=VSS}
N 720 -270 720 -250 {
lab=VSS}
N 630 -780 630 -740 {
lab=Pre_Amp_n}
N 800 -780 800 -740 {
lab=Pre_Amp_p}
N 630 -800 630 -790 {
lab=Pre_Amp_n}
N 800 -800 800 -790 {
lab=Pre_Amp_p}
N 980 -760 980 -750 {
lab=Pre_Amp_p}
N 980 -690 980 -670 {
lab=VSS}
N 470 -760 470 -750 {
lab=Pre_Amp_n}
N 470 -690 470 -670 {
lab=VSS}
N 440 -760 590 -760 {
lab=Pre_Amp_n}
N 1120 -360 1140 -360 {
lab=#net6}
N 1220 -360 1240 -360 {
lab=#net7}
N 1320 -360 1340 -360 {
lab=Out_n}
N 460 -360 480 -360 {
lab=#net5}
N 290 -360 310 -360 {
lab=#net8}
N 190 -360 210 -360 {
lab=#net9}
N 90 -360 110 -360 {
lab=Out_p}
N 630 -790 630 -780 {
lab=Pre_Amp_n}
N 800 -790 800 -780 {
lab=Pre_Amp_p}
N 430 -400 430 -360 {
lab=#net5}
N 430 -470 430 -460 {
lab=VSS}
N 390 -360 460 -360 {
lab=#net5}
N 430 -400 430 -360 {
lab=#net5}
N 1010 -400 1010 -360 {
lab=#net4}
N 1010 -470 1010 -460 {
lab=VSS}
N 1010 -400 1010 -360 {
lab=#net4}
N 970 -360 1040 -360 {
lab=#net4}
N 1010 -480 1010 -470 {
lab=VSS}
N 510 -180 530 -180 {
lab=#net10}
N 410 -180 430 -180 {
lab=ext_clk}
N 410 -60 430 -60 {
lab=Clk_n}
N 720 -60 730 -60 {
lab=#net11}
N 810 -60 820 -60 {
lab=Clk_latch_n}
N 510 -120 530 -120 {
lab=#net12}
N 610 -180 630 -180 {
lab=#net13}
N 810 -180 820 -180 {
lab=Clk}
N 820 -60 830 -60 {
lab=Clk_latch_n}
N 430 -480 430 -470 {
lab=VSS}
N 510 -60 530 -60 {
lab=#net14}
N 610 -60 630 -60 {
lab=#net15}
N 710 -60 720 -60 {
lab=#net11}
N 710 -180 730 -180 {
lab=#net16}
N 490 -630 490 -620 {
lab=Clk}
N 490 -560 490 -540 {
lab=VSS}
N 310 -630 310 -620 {
lab=Clk_n}
N 310 -560 310 -540 {
lab=VSS}
N 160 -630 160 -620 {
lab=Clk_latch_n}
N 160 -560 160 -540 {
lab=VSS}
N 610 -120 630 -120 {
lab=Clk_n}
C {devices/title.sym} 160 30 0 0 {name=l1 author="Dr. Aubrey Beal, Dr. Phillip Bailey, Micah Tseng"
}
C {sky130_fd_pr/pfet_01v8.sym} 780 -830 0 0 {name=M1
L=0.15
W=20
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8.sym} 650 -830 0 1 {name=M2
L=0.15
W=20
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8.sym} 780 -510 0 0 {name=M5
L=0.15
W=1.605
nf=1
mult=4
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8.sym} 650 -510 0 1 {name=M6
L=0.15
W=1.605
nf=1
mult=4
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8.sym} 690 -610 0 0 {name=M9
L=0.15
W=50
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {devices/iopin.sym} 150 -130 0 0 {name=p1 lab=VDD
}
C {devices/iopin.sym} 150 -110 0 0 {name=p2 lab=VSS
}
C {devices/ipin.sym} 90 -100 0 0 {name=p3 lab=Vin_p
}
C {devices/opin.sym} 150 -80 0 0 {name=p4 lab=Out_n
}
C {devices/ipin.sym} 90 -80 0 0 {name=p5 lab=Vin_n
}
C {devices/opin.sym} 150 -60 0 0 {name=p6 lab=Out_p
}
C {devices/lab_pin.sym} 580 -710 0 0 {name=l2 sig_type=std_logic lab=Vin_p
}
C {devices/lab_pin.sym} 850 -710 2 0 {name=l3 sig_type=std_logic lab=Vin_n
}
C {sky130_fd_pr/nfet_01v8.sym} 970 -310 0 1 {name=M11
L=0.15
W=0.91
nf=1 
mult=4
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8.sym} 780 -310 0 0 {name=M12
L=0.15
W=0.91
nf=1 
mult=4
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8.sym} 650 -310 0 1 {name=M13
L=0.15
W=0.91
nf=1 
mult=4
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8.sym} 460 -310 0 0 {name=M14
L=0.15
W=0.91
nf=1 
mult=4
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 610 -880 0 0 {name=l4 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 820 -880 2 0 {name=l5 sig_type=std_logic lab=VDD
}
C {devices/ipin.sym} 90 -60 0 0 {name=p7 lab=ext_clk
}
C {devices/lab_pin.sym} 650 -610 0 0 {name=l6 sig_type=std_logic lab=Clk
}
C {devices/lab_pin.sym} 710 -560 0 0 {name=l7 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 570 -400 0 0 {name=l8 sig_type=std_logic lab=Pre_Amp_n
}
C {devices/lab_pin.sym} 1030 -760 2 0 {name=l9 sig_type=std_logic lab=Pre_Amp_p
}
C {devices/lab_pin.sym} 800 -830 2 0 {name=l12 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 630 -830 0 0 {name=l13 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 630 -510 0 0 {name=l14 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 800 -510 2 0 {name=l15 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 800 -400 0 0 {name=l16 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 630 -400 2 0 {name=l17 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 480 -310 2 0 {name=l18 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 630 -310 0 0 {name=l19 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 800 -310 2 0 {name=l20 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 950 -310 0 0 {name=l21 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 610 -560 0 0 {name=l22 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 820 -560 2 0 {name=l23 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 720 -250 0 0 {name=l25 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 710 -610 2 0 {name=l28 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 410 -120 0 0 {name=l33 sig_type=std_logic lab=Clk
}
C {devices/lab_pin.sym} 630 -120 2 0 {name=l34 sig_type=std_logic lab=Clk_n
}
C {devices/lab_pin.sym} 1010 -310 2 0 {name=l35 sig_type=std_logic lab=Clk_latch_n
}
C {devices/lab_pin.sym} 420 -310 0 0 {name=l36 sig_type=std_logic lab=Clk_latch_n
}
C {devices/lab_pin.sym} 860 -400 2 0 {name=l37 sig_type=std_logic lab=Pre_Amp_p
}
C {devices/lab_pin.sym} 440 -760 0 0 {name=l38 sig_type=std_logic lab=Pre_Amp_n
}
C {devices/lab_pin.sym} 90 -360 0 0 {name=l39 sig_type=std_logic lab=Out_p
}
C {devices/lab_pin.sym} 1340 -360 2 0 {name=l40 sig_type=std_logic lab=Out_n
}
C {devices/lab_pin.sym} 700 -880 0 0 {name=l41 sig_type=std_logic lab=Clk_n
}
C {sky130_fd_pr/pfet_01v8.sym} 610 -400 0 0 {name=M7
L=0.15
W=1.605
nf=1
mult=8
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8.sym} 820 -400 0 1 {name=M8
L=0.15
W=1.605
nf=1
mult=8
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 630 -710 2 0 {name=l10 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 800 -710 0 0 {name=l11 sig_type=std_logic lab=VSS
}
C {sky130_fd_pr/cap_mim_m3_1.sym} 980 -720 0 0 {name=C1 model=cap_mim_m3_1 W=1 L=1 MF=1 spiceprefix=X
}
C {devices/lab_pin.sym} 980 -670 2 0 {name=l24 sig_type=std_logic lab=VSS
}
C {sky130_fd_pr/cap_mim_m3_1.sym} 470 -720 0 0 {name=C2 model=cap_mim_m3_1 W=1 L=1 MF=1 spiceprefix=X
}
C {devices/lab_pin.sym} 470 -670 2 0 {name=l26 sig_type=std_logic lab=VSS
}
C {sky130_stdcells/buf_1.sym} 1080 -360 0 0 {name=x1 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_4.sym} 1180 -360 0 0 {name=x2 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_8.sym} 1280 -360 0 0 {name=x3 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_1.sym} 350 -360 0 1 {name=x4 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_4.sym} 250 -360 0 1 {name=x5 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_8.sym} 150 -360 0 1 {name=x6 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_fd_pr/cap_mim_m3_1.sym} 430 -430 2 0 {name=C3 model=cap_mim_m3_1 W=1 L=1 MF=1 spiceprefix=X
}
C {sky130_fd_pr/cap_mim_m3_1.sym} 1010 -430 2 0 {name=C4 model=cap_mim_m3_1 W=1 L=1 MF=1 spiceprefix=X
}
C {devices/lab_pin.sym} 1010 -480 0 0 {name=l25 sig_type=std_logic lab=VSS
}
C {sky130_stdcells/buf_1.sym} 470 -180 2 1 {name=x7 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 410 -180 0 0 {name=l1 sig_type=std_logic lab=ext_clk
}
C {devices/lab_pin.sym} 820 -180 2 0 {name=l1 sig_type=std_logic lab=Clk
}
C {devices/lab_pin.sym} 410 -60 0 0 {name=l34 sig_type=std_logic lab=Clk_n
}
C {devices/lab_pin.sym} 830 -60 2 0 {name=l34 sig_type=std_logic lab=Clk_latch_n
}
C {sky130_stdcells/clkdlybuf4s15_1.sym} 470 -60 0 0 {name=x8 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_2.sym} 770 -60 0 0 {name=x9 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s15_1.sym} 570 -60 0 0 {name=x10 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 670 -60 0 0 {name=x11 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_2.sym} 470 -120 0 0 {name=x13 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_2.sym} 570 -180 2 1 {name=x12 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_4.sym} 670 -180 2 1 {name=x14 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 430 -480 0 0 {name=l25 sig_type=std_logic lab=VSS
}
C {sky130_stdcells/buf_8.sym} 770 -180 2 1 {name=x15 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_fd_pr/cap_mim_m3_1.sym} 490 -590 0 0 {name=C5 model=cap_mim_m3_1 W=3 L=3 MF=1 spiceprefix=X
}
C {devices/lab_pin.sym} 490 -540 2 0 {name=l24 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 490 -630 0 0 {name=l6 sig_type=std_logic lab=Clk
}
C {sky130_fd_pr/cap_mim_m3_1.sym} 310 -590 0 0 {name=C6 model=cap_mim_m3_1 W=1 L=1 MF=1 spiceprefix=X
}
C {devices/lab_pin.sym} 310 -540 2 0 {name=l24 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 310 -630 0 0 {name=l6 sig_type=std_logic lab=Clk_n
}
C {sky130_fd_pr/cap_mim_m3_1.sym} 160 -590 0 0 {name=C7 model=cap_mim_m3_1 W=1 L=1 MF=1 spiceprefix=X
}
C {devices/lab_pin.sym} 160 -540 2 0 {name=l24 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 160 -630 0 0 {name=l6 sig_type=std_logic lab=Clk_latch_n
}
C {sky130_stdcells/buf_4.sym} 570 -120 2 1 {name=x16 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_fd_pr/nfet_01v8_lvt.sym} 610 -710 0 0 {name=M10
L=0.15
W=40
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8_lvt
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8_lvt.sym} 820 -710 0 1 {name=M3
L=0.15
W=40
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8_lvt
spiceprefix=X
}
