Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/Instruction_Decode_Instruction_Decode_sch_tb_isim_beh.exe -prj C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/Instruction_Decode_Instruction_Decode_sch_tb_beh.prj work.Instruction_Decode_Instruction_Decode_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/Instruction_Decode.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/tb_Instruction_Decode.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module INV
Compiling module AND5
Compiling module AND3
Compiling module AND7_HXILINX_Instruction_Decode
Compiling module AND9_HXILINX_Instruction_Decode
Compiling module AND8_HXILINX_Instruction_Decode
Compiling module BUF
Compiling module OR6_HXILINX_Instruction_Decode
Compiling module OR3
Compiling module OR4
Compiling module OR2
Compiling module OR12_HXILINX_Instruction_Decode
Compiling module Instruction_Decode
Compiling module Instruction_Decode_Instruction_D...
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/Instruction_Decode_Instruction_Decode_sch_tb_isim_beh.exe
Fuse Memory Usage: 28776 KB
Fuse CPU Usage: 343 ms
