library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity counter is 
   port(Clock  : in std_logic;								-- the clock
		  Q 		: out std_logic_vector(3 downto 0)); 	-- the clock counter value
end entity; 

architecture behavior of counter is 

	signal tmp: std_logic_vector(3 downto 0):="1111"; -- store the clock counter value
	
		begin 
			process (Clock) 
			begin
				if (Clock'event and Clock = '1') then 
					if(tmp > "0000" ) then
						tmp <= tmp - 1; -- decrease tmp by one
					else tmp <="1111"; -- reset tmp or initiate it
					end if;
				end if;
			end process;
			Q <= tmp;
end architecture;