# compile verilog/system verilog design source files
verilog xil_defaultlib  "testbench_mult_c_time_synth.v"
verilog xil_defaultlib  "../../../../Karatsuba.srcs/sim_1/new/mult_c_testbench.v"

# Do not sort compile order
nosort
