lbl_808373C4:
/* 808373C4 00000000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 808373C8 00000004  7C 08 02 A6 */	mflr r0
/* 808373CC 00000008  90 01 00 24 */	stw r0, 0x24(r1)
/* 808373D0 0000000C  39 61 00 20 */	addi r11, r1, 0x20
/* 808373D4 00000010  4B FF E1 65 */	bl _savegpr_29
/* 808373D8 00000014  7C 7D 1B 79 */	or. r29, r3, r3
/* 808373DC 00000018  41 82 00 60 */	beq lbl_8083743C
/* 808373E0 0000001C  83 DD 05 6C */	lwz r30, 0x56c(r29)
/* 808373E4 00000020  3B E0 00 00 */	li r31, 0
/* 808373E8 00000024  48 00 00 14 */	b lbl_808373FC
lbl_808373EC:
/* 808373EC 00000000  80 7E 00 00 */	lwz r3, 0(r30)
/* 808373F0 00000004  4B FF E1 49 */	bl fopAcM_delete__FUi
/* 808373F4 00000008  3B FF 00 01 */	addi r31, r31, 1
/* 808373F8 0000000C  3B DE 00 20 */	addi r30, r30, 0x20
lbl_808373FC:
/* 808373FC 00000000  80 7D 05 84 */	lwz r3, 0x584(r29)
/* 80837400 00000004  80 1D 05 88 */	lwz r0, 0x588(r29)
/* 80837404 00000008  7C 03 01 D6 */	mullw r0, r3, r0
/* 80837408 0000000C  7C 1F 00 00 */	cmpw r31, r0
/* 8083740C 00000010  41 80 FF E0 */	blt lbl_808373EC
/* 80837410 00000014  80 7D 05 68 */	lwz r3, 0x568(r29)
/* 80837414 00000018  3C 80 00 00 */	lis r4, __dt__8FmtPos_cFv@ha /* 80836C24 */
/* 80837418 0000001C  38 84 00 00 */	addi r4, r4, __dt__8FmtPos_cFv@l /* 80836C24 */
/* 8083741C 00000020  4B FF E1 1D */	bl __destroy_new_array
/* 80837420 00000024  80 7D 05 6C */	lwz r3, 0x56c(r29)
/* 80837424 00000028  3C 80 00 00 */	lis r4, __dt__11FmtMember_cFv@ha /* 80837458 */
/* 80837428 0000002C  38 84 00 00 */	addi r4, r4, __dt__11FmtMember_cFv@l /* 80837458 */
/* 8083742C 00000030  4B FF E1 0D */	bl __destroy_new_array
/* 80837430 00000034  7F A3 EB 78 */	mr r3, r29
/* 80837434 00000038  38 80 00 00 */	li r4, 0
/* 80837438 0000003C  4B FF E1 01 */	bl __dt__10fopAc_ac_cFv
lbl_8083743C:
/* 8083743C 00000000  38 60 00 01 */	li r3, 1
/* 80837440 00000004  39 61 00 20 */	addi r11, r1, 0x20
/* 80837444 00000008  4B FF E0 F5 */	bl _restgpr_29
/* 80837448 0000000C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8083744C 00000010  7C 08 03 A6 */	mtlr r0
/* 80837450 00000014  38 21 00 20 */	addi r1, r1, 0x20
/* 80837454 00000018  4E 80 00 20 */	blr 
