
1-2 Debug Buzzer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dcd0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000076c  0800de60  0800de60  0001de60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e5cc  0800e5cc  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e5cc  0800e5cc  0001e5cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e5d4  0800e5d4  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e5d4  0800e5d4  0001e5d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e5d8  0800e5d8  0001e5d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800e5dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          000003d0  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200005b4  200005b4  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019f8a  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000404c  00000000  00000000  0003a19e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014c0  00000000  00000000  0003e1f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001358  00000000  00000000  0003f6b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000256ac  00000000  00000000  00040a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000188ce  00000000  00000000  000660b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf945  00000000  00000000  0007e982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014e2c7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006824  00000000  00000000  0014e31c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800de48 	.word	0x0800de48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800de48 	.word	0x0800de48

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	683a      	ldr	r2, [r7, #0]
 8000eae:	619a      	str	r2, [r3, #24]
}
 8000eb0:	bf00      	nop
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr

08000ebc <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	041a      	lsls	r2, r3, #16
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	619a      	str	r2, [r3, #24]
}
 8000ece:	bf00      	nop
 8000ed0:	370c      	adds	r7, #12
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
	...

08000edc <AT24C08_Page_Write>:

#include "i2c.h"
#include "AT24C08.h"

void AT24C08_Page_Write(unsigned char page, unsigned char* data, unsigned char len)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b088      	sub	sp, #32
 8000ee0:	af04      	add	r7, sp, #16
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	6039      	str	r1, [r7, #0]
 8000ee6:	71fb      	strb	r3, [r7, #7]
 8000ee8:	4613      	mov	r3, r2
 8000eea:	71bb      	strb	r3, [r7, #6]
	unsigned char devAddress = ((page*16)>>8)<<1 | 0xA0;
 8000eec:	79fb      	ldrb	r3, [r7, #7]
 8000eee:	011b      	lsls	r3, r3, #4
 8000ef0:	121b      	asrs	r3, r3, #8
 8000ef2:	005b      	lsls	r3, r3, #1
 8000ef4:	b25b      	sxtb	r3, r3
 8000ef6:	f063 035f 	orn	r3, r3, #95	; 0x5f
 8000efa:	b25b      	sxtb	r3, r3
 8000efc:	73fb      	strb	r3, [r7, #15]
	unsigned char wordAddress = (page*16) & 0xff;
 8000efe:	79fb      	ldrb	r3, [r7, #7]
 8000f00:	011b      	lsls	r3, r3, #4
 8000f02:	73bb      	strb	r3, [r7, #14]

	LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_13);
 8000f04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f08:	480e      	ldr	r0, [pc, #56]	; (8000f44 <AT24C08_Page_Write+0x68>)
 8000f0a:	f7ff ffd7 	bl	8000ebc <LL_GPIO_ResetOutputPin>
	HAL_I2C_Mem_Write(&hi2c1, devAddress, wordAddress, I2C_MEMADD_SIZE_8BIT, &data[0], 16, 1);
 8000f0e:	7bfb      	ldrb	r3, [r7, #15]
 8000f10:	b299      	uxth	r1, r3
 8000f12:	7bbb      	ldrb	r3, [r7, #14]
 8000f14:	b29a      	uxth	r2, r3
 8000f16:	2301      	movs	r3, #1
 8000f18:	9302      	str	r3, [sp, #8]
 8000f1a:	2310      	movs	r3, #16
 8000f1c:	9301      	str	r3, [sp, #4]
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	2301      	movs	r3, #1
 8000f24:	4808      	ldr	r0, [pc, #32]	; (8000f48 <AT24C08_Page_Write+0x6c>)
 8000f26:	f005 ffcd 	bl	8006ec4 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	f005 fb22 	bl	8006574 <HAL_Delay>
	LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_13);
 8000f30:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f34:	4803      	ldr	r0, [pc, #12]	; (8000f44 <AT24C08_Page_Write+0x68>)
 8000f36:	f7ff ffb3 	bl	8000ea0 <LL_GPIO_SetOutputPin>
}
 8000f3a:	bf00      	nop
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	40020800 	.word	0x40020800
 8000f48:	200004bc 	.word	0x200004bc

08000f4c <AT24C08_Page_Read>:

void AT24C08_Page_Read(unsigned char page, unsigned char* data, unsigned char len)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b088      	sub	sp, #32
 8000f50:	af04      	add	r7, sp, #16
 8000f52:	4603      	mov	r3, r0
 8000f54:	6039      	str	r1, [r7, #0]
 8000f56:	71fb      	strb	r3, [r7, #7]
 8000f58:	4613      	mov	r3, r2
 8000f5a:	71bb      	strb	r3, [r7, #6]
	  unsigned char devAddress = ((page*16)>>8)<<1 | 0xA0;
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	121b      	asrs	r3, r3, #8
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	b25b      	sxtb	r3, r3
 8000f66:	f063 035f 	orn	r3, r3, #95	; 0x5f
 8000f6a:	b25b      	sxtb	r3, r3
 8000f6c:	73fb      	strb	r3, [r7, #15]
	  unsigned char wordAddress = (page*16) & 0xff;
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	011b      	lsls	r3, r3, #4
 8000f72:	73bb      	strb	r3, [r7, #14]

	  HAL_I2C_Mem_Read(&hi2c1, devAddress, wordAddress, I2C_MEMADD_SIZE_8BIT, &data[0], 16, 1);
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	b299      	uxth	r1, r3
 8000f78:	7bbb      	ldrb	r3, [r7, #14]
 8000f7a:	b29a      	uxth	r2, r3
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	9302      	str	r3, [sp, #8]
 8000f80:	2310      	movs	r3, #16
 8000f82:	9301      	str	r3, [sp, #4]
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	2301      	movs	r3, #1
 8000f8a:	4803      	ldr	r0, [pc, #12]	; (8000f98 <AT24C08_Page_Read+0x4c>)
 8000f8c:	f006 f894 	bl	80070b8 <HAL_I2C_Mem_Read>
}
 8000f90:	bf00      	nop
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	200004bc 	.word	0x200004bc

08000f9c <EP_PIDGain_Write>:


void EP_PIDGain_Write(unsigned char id, float PGain, float IGain, float DGain)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08c      	sub	sp, #48	; 0x30
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	ed87 0a02 	vstr	s0, [r7, #8]
 8000fa8:	edc7 0a01 	vstr	s1, [r7, #4]
 8000fac:	ed87 1a00 	vstr	s2, [r7]
 8000fb0:	73fb      	strb	r3, [r7, #15]
	unsigned char buf_write[16];
	Parser parser;

	buf_write[0] = 0x45;
 8000fb2:	2345      	movs	r3, #69	; 0x45
 8000fb4:	763b      	strb	r3, [r7, #24]
	buf_write[1] = 0x50;
 8000fb6:	2350      	movs	r3, #80	; 0x50
 8000fb8:	767b      	strb	r3, [r7, #25]
	buf_write[2] = id;
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	76bb      	strb	r3, [r7, #26]
	parser.f = PGain;
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	617b      	str	r3, [r7, #20]
	buf_write[3] = parser.byte[0];
 8000fc2:	7d3b      	ldrb	r3, [r7, #20]
 8000fc4:	76fb      	strb	r3, [r7, #27]
	buf_write[4] = parser.byte[1];
 8000fc6:	7d7b      	ldrb	r3, [r7, #21]
 8000fc8:	773b      	strb	r3, [r7, #28]
	buf_write[5] = parser.byte[2];
 8000fca:	7dbb      	ldrb	r3, [r7, #22]
 8000fcc:	777b      	strb	r3, [r7, #29]
	buf_write[6] = parser.byte[3];
 8000fce:	7dfb      	ldrb	r3, [r7, #23]
 8000fd0:	77bb      	strb	r3, [r7, #30]

	parser.f = IGain;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	617b      	str	r3, [r7, #20]
	buf_write[7] = parser.byte[0];
 8000fd6:	7d3b      	ldrb	r3, [r7, #20]
 8000fd8:	77fb      	strb	r3, [r7, #31]
	buf_write[8] = parser.byte[1];
 8000fda:	7d7b      	ldrb	r3, [r7, #21]
 8000fdc:	f887 3020 	strb.w	r3, [r7, #32]
	buf_write[9] = parser.byte[2];
 8000fe0:	7dbb      	ldrb	r3, [r7, #22]
 8000fe2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	buf_write[10] = parser.byte[3];
 8000fe6:	7dfb      	ldrb	r3, [r7, #23]
 8000fe8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	parser.f = DGain;
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	617b      	str	r3, [r7, #20]
	buf_write[11] = parser.byte[0];
 8000ff0:	7d3b      	ldrb	r3, [r7, #20]
 8000ff2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	buf_write[12] = parser.byte[1];
 8000ff6:	7d7b      	ldrb	r3, [r7, #21]
 8000ff8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	buf_write[13] = parser.byte[2];
 8000ffc:	7dbb      	ldrb	r3, [r7, #22]
 8000ffe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	buf_write[14] = parser.byte[3];
 8001002:	7dfb      	ldrb	r3, [r7, #23]
 8001004:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	unsigned char chksum = 0xff;
 8001008:	23ff      	movs	r3, #255	; 0xff
 800100a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for(int i=0; i<15; i++)
 800100e:	2300      	movs	r3, #0
 8001010:	62bb      	str	r3, [r7, #40]	; 0x28
 8001012:	e00c      	b.n	800102e <EP_PIDGain_Write+0x92>
	{
		chksum -= buf_write[i];
 8001014:	f107 0218 	add.w	r2, r7, #24
 8001018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800101a:	4413      	add	r3, r2
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for(int i=0; i<15; i++)
 8001028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800102a:	3301      	adds	r3, #1
 800102c:	62bb      	str	r3, [r7, #40]	; 0x28
 800102e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001030:	2b0e      	cmp	r3, #14
 8001032:	ddef      	ble.n	8001014 <EP_PIDGain_Write+0x78>
	}
	buf_write[15] = chksum;
 8001034:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001038:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	switch(id)
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	2b05      	cmp	r3, #5
 8001040:	d83e      	bhi.n	80010c0 <EP_PIDGain_Write+0x124>
 8001042:	a201      	add	r2, pc, #4	; (adr r2, 8001048 <EP_PIDGain_Write+0xac>)
 8001044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001048:	08001061 	.word	0x08001061
 800104c:	08001071 	.word	0x08001071
 8001050:	08001081 	.word	0x08001081
 8001054:	08001091 	.word	0x08001091
 8001058:	080010a1 	.word	0x080010a1
 800105c:	080010b1 	.word	0x080010b1
	{
	case 0:
		AT24C08_Page_Write(0, &buf_write[0], 16);
 8001060:	f107 0318 	add.w	r3, r7, #24
 8001064:	2210      	movs	r2, #16
 8001066:	4619      	mov	r1, r3
 8001068:	2000      	movs	r0, #0
 800106a:	f7ff ff37 	bl	8000edc <AT24C08_Page_Write>
		break;
 800106e:	e027      	b.n	80010c0 <EP_PIDGain_Write+0x124>
	case 1:
		AT24C08_Page_Write(1, &buf_write[0], 16);
 8001070:	f107 0318 	add.w	r3, r7, #24
 8001074:	2210      	movs	r2, #16
 8001076:	4619      	mov	r1, r3
 8001078:	2001      	movs	r0, #1
 800107a:	f7ff ff2f 	bl	8000edc <AT24C08_Page_Write>
		break;
 800107e:	e01f      	b.n	80010c0 <EP_PIDGain_Write+0x124>
	case 2:
		AT24C08_Page_Write(2, &buf_write[0], 16);
 8001080:	f107 0318 	add.w	r3, r7, #24
 8001084:	2210      	movs	r2, #16
 8001086:	4619      	mov	r1, r3
 8001088:	2002      	movs	r0, #2
 800108a:	f7ff ff27 	bl	8000edc <AT24C08_Page_Write>
		break;
 800108e:	e017      	b.n	80010c0 <EP_PIDGain_Write+0x124>
	case 3:
		AT24C08_Page_Write(3, &buf_write[0], 16);
 8001090:	f107 0318 	add.w	r3, r7, #24
 8001094:	2210      	movs	r2, #16
 8001096:	4619      	mov	r1, r3
 8001098:	2003      	movs	r0, #3
 800109a:	f7ff ff1f 	bl	8000edc <AT24C08_Page_Write>
		break;
 800109e:	e00f      	b.n	80010c0 <EP_PIDGain_Write+0x124>
	case 4:
		AT24C08_Page_Write(4, &buf_write[0], 16);
 80010a0:	f107 0318 	add.w	r3, r7, #24
 80010a4:	2210      	movs	r2, #16
 80010a6:	4619      	mov	r1, r3
 80010a8:	2004      	movs	r0, #4
 80010aa:	f7ff ff17 	bl	8000edc <AT24C08_Page_Write>
		break;
 80010ae:	e007      	b.n	80010c0 <EP_PIDGain_Write+0x124>
	case 5:
		AT24C08_Page_Write(5, &buf_write[0], 16);
 80010b0:	f107 0318 	add.w	r3, r7, #24
 80010b4:	2210      	movs	r2, #16
 80010b6:	4619      	mov	r1, r3
 80010b8:	2005      	movs	r0, #5
 80010ba:	f7ff ff0f 	bl	8000edc <AT24C08_Page_Write>
		break;
 80010be:	bf00      	nop
	}
}
 80010c0:	bf00      	nop
 80010c2:	3730      	adds	r7, #48	; 0x30
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <EP_PIDGain_Read>:


unsigned char EP_PIDGain_Read(unsigned char id, float* PGain, float* IGain, float* DGain)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b08c      	sub	sp, #48	; 0x30
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60b9      	str	r1, [r7, #8]
 80010d0:	607a      	str	r2, [r7, #4]
 80010d2:	603b      	str	r3, [r7, #0]
 80010d4:	4603      	mov	r3, r0
 80010d6:	73fb      	strb	r3, [r7, #15]
	unsigned char buf_read[16];
	Parser parser;

	switch(id)
 80010d8:	7bfb      	ldrb	r3, [r7, #15]
 80010da:	2b05      	cmp	r3, #5
 80010dc:	d83e      	bhi.n	800115c <EP_PIDGain_Read+0x94>
 80010de:	a201      	add	r2, pc, #4	; (adr r2, 80010e4 <EP_PIDGain_Read+0x1c>)
 80010e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010e4:	080010fd 	.word	0x080010fd
 80010e8:	0800110d 	.word	0x0800110d
 80010ec:	0800111d 	.word	0x0800111d
 80010f0:	0800112d 	.word	0x0800112d
 80010f4:	0800113d 	.word	0x0800113d
 80010f8:	0800114d 	.word	0x0800114d
		{
		case 0:
			AT24C08_Page_Read(0, &buf_read[0], 16);
 80010fc:	f107 0318 	add.w	r3, r7, #24
 8001100:	2210      	movs	r2, #16
 8001102:	4619      	mov	r1, r3
 8001104:	2000      	movs	r0, #0
 8001106:	f7ff ff21 	bl	8000f4c <AT24C08_Page_Read>
			break;
 800110a:	e027      	b.n	800115c <EP_PIDGain_Read+0x94>
		case 1:
			AT24C08_Page_Read(1, &buf_read[0], 16);
 800110c:	f107 0318 	add.w	r3, r7, #24
 8001110:	2210      	movs	r2, #16
 8001112:	4619      	mov	r1, r3
 8001114:	2001      	movs	r0, #1
 8001116:	f7ff ff19 	bl	8000f4c <AT24C08_Page_Read>
			break;
 800111a:	e01f      	b.n	800115c <EP_PIDGain_Read+0x94>
		case 2:
			AT24C08_Page_Read(2, &buf_read[0], 16);
 800111c:	f107 0318 	add.w	r3, r7, #24
 8001120:	2210      	movs	r2, #16
 8001122:	4619      	mov	r1, r3
 8001124:	2002      	movs	r0, #2
 8001126:	f7ff ff11 	bl	8000f4c <AT24C08_Page_Read>
			break;
 800112a:	e017      	b.n	800115c <EP_PIDGain_Read+0x94>
		case 3:
			AT24C08_Page_Read(3, &buf_read[0], 16);
 800112c:	f107 0318 	add.w	r3, r7, #24
 8001130:	2210      	movs	r2, #16
 8001132:	4619      	mov	r1, r3
 8001134:	2003      	movs	r0, #3
 8001136:	f7ff ff09 	bl	8000f4c <AT24C08_Page_Read>
			break;
 800113a:	e00f      	b.n	800115c <EP_PIDGain_Read+0x94>
		case 4:
			AT24C08_Page_Read(4, &buf_read[0], 16);
 800113c:	f107 0318 	add.w	r3, r7, #24
 8001140:	2210      	movs	r2, #16
 8001142:	4619      	mov	r1, r3
 8001144:	2004      	movs	r0, #4
 8001146:	f7ff ff01 	bl	8000f4c <AT24C08_Page_Read>
			break;
 800114a:	e007      	b.n	800115c <EP_PIDGain_Read+0x94>
		case 5:
			AT24C08_Page_Read(5, &buf_read[0], 16);
 800114c:	f107 0318 	add.w	r3, r7, #24
 8001150:	2210      	movs	r2, #16
 8001152:	4619      	mov	r1, r3
 8001154:	2005      	movs	r0, #5
 8001156:	f7ff fef9 	bl	8000f4c <AT24C08_Page_Read>
			break;
 800115a:	bf00      	nop
		}

	unsigned char chksum = 0xff;
 800115c:	23ff      	movs	r3, #255	; 0xff
 800115e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	for(int i=0; i<15; i++)
 8001162:	2300      	movs	r3, #0
 8001164:	62bb      	str	r3, [r7, #40]	; 0x28
 8001166:	e00c      	b.n	8001182 <EP_PIDGain_Read+0xba>
	{
		chksum -= buf_read[i];
 8001168:	f107 0218 	add.w	r2, r7, #24
 800116c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800116e:	4413      	add	r3, r2
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for(int i=0; i<15; i++)
 800117c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800117e:	3301      	adds	r3, #1
 8001180:	62bb      	str	r3, [r7, #40]	; 0x28
 8001182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001184:	2b0e      	cmp	r3, #14
 8001186:	ddef      	ble.n	8001168 <EP_PIDGain_Read+0xa0>
	}

	if(buf_read[15] == chksum && buf_read[0] == 0x45 && buf_read[1] == 0x50)
 8001188:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800118c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001190:	429a      	cmp	r2, r3
 8001192:	d12f      	bne.n	80011f4 <EP_PIDGain_Read+0x12c>
 8001194:	7e3b      	ldrb	r3, [r7, #24]
 8001196:	2b45      	cmp	r3, #69	; 0x45
 8001198:	d12c      	bne.n	80011f4 <EP_PIDGain_Read+0x12c>
 800119a:	7e7b      	ldrb	r3, [r7, #25]
 800119c:	2b50      	cmp	r3, #80	; 0x50
 800119e:	d129      	bne.n	80011f4 <EP_PIDGain_Read+0x12c>
	{
		parser.byte[0] = buf_read[3];
 80011a0:	7efb      	ldrb	r3, [r7, #27]
 80011a2:	753b      	strb	r3, [r7, #20]
		parser.byte[1] = buf_read[4];
 80011a4:	7f3b      	ldrb	r3, [r7, #28]
 80011a6:	757b      	strb	r3, [r7, #21]
		parser.byte[2] = buf_read[5];
 80011a8:	7f7b      	ldrb	r3, [r7, #29]
 80011aa:	75bb      	strb	r3, [r7, #22]
		parser.byte[3] = buf_read[6];
 80011ac:	7fbb      	ldrb	r3, [r7, #30]
 80011ae:	75fb      	strb	r3, [r7, #23]
		*PGain = parser.f;
 80011b0:	697a      	ldr	r2, [r7, #20]
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	601a      	str	r2, [r3, #0]

		parser.byte[0] = buf_read[7];
 80011b6:	7ffb      	ldrb	r3, [r7, #31]
 80011b8:	753b      	strb	r3, [r7, #20]
		parser.byte[1] = buf_read[8];
 80011ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011be:	757b      	strb	r3, [r7, #21]
		parser.byte[2] = buf_read[9];
 80011c0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80011c4:	75bb      	strb	r3, [r7, #22]
		parser.byte[3] = buf_read[10];
 80011c6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80011ca:	75fb      	strb	r3, [r7, #23]
		*IGain = parser.f;
 80011cc:	697a      	ldr	r2, [r7, #20]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	601a      	str	r2, [r3, #0]

		parser.byte[0] = buf_read[11];
 80011d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80011d6:	753b      	strb	r3, [r7, #20]
		parser.byte[1] = buf_read[12];
 80011d8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80011dc:	757b      	strb	r3, [r7, #21]
		parser.byte[2] = buf_read[13];
 80011de:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80011e2:	75bb      	strb	r3, [r7, #22]
		parser.byte[3] = buf_read[14];
 80011e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80011e8:	75fb      	strb	r3, [r7, #23]
		*DGain = parser.f;
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	601a      	str	r2, [r3, #0]

		return 0;
 80011f0:	2300      	movs	r3, #0
 80011f2:	e000      	b.n	80011f6 <EP_PIDGain_Read+0x12e>
	}

	return 1;
 80011f4:	2301      	movs	r3, #1
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3730      	adds	r7, #48	; 0x30
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop

08001200 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	601a      	str	r2, [r3, #0]
}
 8001214:	bf00      	nop
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f023 0210 	bic.w	r2, r3, #16
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	431a      	orrs	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	605a      	str	r2, [r3, #4]
}
 800123a:	bf00      	nop
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr

08001246 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8001246:	b480      	push	{r7}
 8001248:	b083      	sub	sp, #12
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	2b01      	cmp	r3, #1
 8001258:	d101      	bne.n	800125e <LL_SPI_IsActiveFlag_RXNE+0x18>
 800125a:	2301      	movs	r3, #1
 800125c:	e000      	b.n	8001260 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800125e:	2300      	movs	r3, #0
}
 8001260:	4618      	mov	r0, r3
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	f003 0302 	and.w	r3, r3, #2
 800127c:	2b02      	cmp	r3, #2
 800127e:	d101      	bne.n	8001284 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001280:	2301      	movs	r3, #1
 8001282:	e000      	b.n	8001286 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr

08001292 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001292:	b480      	push	{r7}
 8001294:	b083      	sub	sp, #12
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	330c      	adds	r3, #12
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	b2db      	uxtb	r3, r3
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr

080012ae <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80012ae:	b480      	push	{r7}
 80012b0:	b085      	sub	sp, #20
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
 80012b6:	460b      	mov	r3, r1
 80012b8:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	330c      	adds	r3, #12
 80012be:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	78fa      	ldrb	r2, [r7, #3]
 80012c4:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 80012c6:	bf00      	nop
 80012c8:	3714      	adds	r7, #20
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr

080012d2 <LL_GPIO_IsInputPinSet>:
{
 80012d2:	b480      	push	{r7}
 80012d4:	b083      	sub	sp, #12
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
 80012da:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	691a      	ldr	r2, [r3, #16]
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	4013      	ands	r3, r2
 80012e4:	683a      	ldr	r2, [r7, #0]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	bf0c      	ite	eq
 80012ea:	2301      	moveq	r3, #1
 80012ec:	2300      	movne	r3, #0
 80012ee:	b2db      	uxtb	r3, r3
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr

080012fc <LL_GPIO_SetOutputPin>:
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	683a      	ldr	r2, [r7, #0]
 800130a:	619a      	str	r2, [r3, #24]
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <LL_GPIO_ResetOutputPin>:
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	041a      	lsls	r2, r3, #16
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	619a      	str	r2, [r3, #24]
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
	...

08001338 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001340:	4b08      	ldr	r3, [pc, #32]	; (8001364 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001342:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001344:	4907      	ldr	r1, [pc, #28]	; (8001364 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4313      	orrs	r3, r2
 800134a:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800134c:	4b05      	ldr	r3, [pc, #20]	; (8001364 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800134e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4013      	ands	r3, r2
 8001354:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001356:	68fb      	ldr	r3, [r7, #12]
}
 8001358:	bf00      	nop
 800135a:	3714      	adds	r7, #20
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr
 8001364:	40023800 	.word	0x40023800

08001368 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001370:	4b08      	ldr	r3, [pc, #32]	; (8001394 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001372:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001374:	4907      	ldr	r1, [pc, #28]	; (8001394 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4313      	orrs	r3, r2
 800137a:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800137c:	4b05      	ldr	r3, [pc, #20]	; (8001394 <LL_APB1_GRP1_EnableClock+0x2c>)
 800137e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	4013      	ands	r3, r2
 8001384:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001386:	68fb      	ldr	r3, [r7, #12]
}
 8001388:	bf00      	nop
 800138a:	3714      	adds	r7, #20
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	40023800 	.word	0x40023800

08001398 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b090      	sub	sp, #64	; 0x40
 800139c:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800139e:	f107 0318 	add.w	r3, r7, #24
 80013a2:	2228      	movs	r2, #40	; 0x28
 80013a4:	2100      	movs	r1, #0
 80013a6:	4618      	mov	r0, r3
 80013a8:	f009 f916 	bl	800a5d8 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ac:	463b      	mov	r3, r7
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
 80013b8:	611a      	str	r2, [r3, #16]
 80013ba:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 80013bc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80013c0:	f7ff ffd2 	bl	8001368 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80013c4:	2002      	movs	r0, #2
 80013c6:	f7ff ffb7 	bl	8001338 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80013ca:	2004      	movs	r0, #4
 80013cc:	f7ff ffb4 	bl	8001338 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80013d0:	2001      	movs	r0, #1
 80013d2:	f7ff ffb1 	bl	8001338 <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 80013d6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80013da:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80013dc:	2302      	movs	r3, #2
 80013de:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80013e0:	2303      	movs	r3, #3
 80013e2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013e8:	2300      	movs	r3, #0
 80013ea:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80013ec:	2305      	movs	r3, #5
 80013ee:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f0:	463b      	mov	r3, r7
 80013f2:	4619      	mov	r1, r3
 80013f4:	4841      	ldr	r0, [pc, #260]	; (80014fc <BNO080_GPIO_SPI_Initialization+0x164>)
 80013f6:	f008 f966 	bl	80096c6 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80013fa:	2300      	movs	r3, #0
 80013fc:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80013fe:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001402:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001404:	2300      	movs	r3, #0
 8001406:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001408:	2302      	movs	r3, #2
 800140a:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800140c:	2301      	movs	r3, #1
 800140e:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001410:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001414:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8001416:	2318      	movs	r3, #24
 8001418:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800141a:	2300      	movs	r3, #0
 800141c:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800141e:	2300      	movs	r3, #0
 8001420:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 8001422:	230a      	movs	r3, #10
 8001424:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 8001426:	f107 0318 	add.w	r3, r7, #24
 800142a:	4619      	mov	r1, r3
 800142c:	4834      	ldr	r0, [pc, #208]	; (8001500 <BNO080_GPIO_SPI_Initialization+0x168>)
 800142e:	f008 fb1a 	bl	8009a66 <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001432:	2100      	movs	r1, #0
 8001434:	4832      	ldr	r0, [pc, #200]	; (8001500 <BNO080_GPIO_SPI_Initialization+0x168>)
 8001436:	f7ff fef3 	bl	8001220 <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 800143a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800143e:	4831      	ldr	r0, [pc, #196]	; (8001504 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001440:	f7ff ff6a 	bl	8001318 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 8001444:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001448:	482c      	ldr	r0, [pc, #176]	; (80014fc <BNO080_GPIO_SPI_Initialization+0x164>)
 800144a:	f7ff ff65 	bl	8001318 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 800144e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001452:	482d      	ldr	r0, [pc, #180]	; (8001508 <BNO080_GPIO_SPI_Initialization+0x170>)
 8001454:	f7ff ff60 	bl	8001318 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 8001458:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800145c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800145e:	2301      	movs	r3, #1
 8001460:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001462:	2303      	movs	r3, #3
 8001464:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800146a:	2300      	movs	r3, #0
 800146c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 800146e:	463b      	mov	r3, r7
 8001470:	4619      	mov	r1, r3
 8001472:	4822      	ldr	r0, [pc, #136]	; (80014fc <BNO080_GPIO_SPI_Initialization+0x164>)
 8001474:	f008 f927 	bl	80096c6 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 8001478:	f44f 7300 	mov.w	r3, #512	; 0x200
 800147c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800147e:	2301      	movs	r3, #1
 8001480:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001482:	2303      	movs	r3, #3
 8001484:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800148a:	2300      	movs	r3, #0
 800148c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 800148e:	463b      	mov	r3, r7
 8001490:	4619      	mov	r1, r3
 8001492:	481c      	ldr	r0, [pc, #112]	; (8001504 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001494:	f008 f917 	bl	80096c6 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 8001498:	f44f 7380 	mov.w	r3, #256	; 0x100
 800149c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800149e:	2301      	movs	r3, #1
 80014a0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80014a2:	2303      	movs	r3, #3
 80014a4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80014aa:	2300      	movs	r3, #0
 80014ac:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 80014ae:	463b      	mov	r3, r7
 80014b0:	4619      	mov	r1, r3
 80014b2:	4815      	ldr	r0, [pc, #84]	; (8001508 <BNO080_GPIO_SPI_Initialization+0x170>)
 80014b4:	f008 f907 	bl	80096c6 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 80014b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014bc:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80014be:	2300      	movs	r3, #0
 80014c0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80014c2:	2301      	movs	r3, #1
 80014c4:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 80014c6:	463b      	mov	r3, r7
 80014c8:	4619      	mov	r1, r3
 80014ca:	480e      	ldr	r0, [pc, #56]	; (8001504 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80014cc:	f008 f8fb 	bl	80096c6 <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 80014d0:	480b      	ldr	r0, [pc, #44]	; (8001500 <BNO080_GPIO_SPI_Initialization+0x168>)
 80014d2:	f7ff fe95 	bl	8001200 <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 80014d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014da:	4808      	ldr	r0, [pc, #32]	; (80014fc <BNO080_GPIO_SPI_Initialization+0x164>)
 80014dc:	f7ff ff0e 	bl	80012fc <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 80014e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014e4:	4808      	ldr	r0, [pc, #32]	; (8001508 <BNO080_GPIO_SPI_Initialization+0x170>)
 80014e6:	f7ff ff09 	bl	80012fc <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 80014ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014ee:	4805      	ldr	r0, [pc, #20]	; (8001504 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80014f0:	f7ff ff04 	bl	80012fc <LL_GPIO_SetOutputPin>
}
 80014f4:	bf00      	nop
 80014f6:	3740      	adds	r7, #64	; 0x40
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40020400 	.word	0x40020400
 8001500:	40003800 	.word	0x40003800
 8001504:	40020800 	.word	0x40020800
 8001508:	40020000 	.word	0x40020000

0800150c <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 8001512:	f7ff ff41 	bl	8001398 <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 8001516:	482e      	ldr	r0, [pc, #184]	; (80015d0 <BNO080_Initialization+0xc4>)
 8001518:	f009 fcd0 	bl	800aebc <iprintf>
	
	CHIP_DESELECT(BNO080);
 800151c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001520:	482c      	ldr	r0, [pc, #176]	; (80015d4 <BNO080_Initialization+0xc8>)
 8001522:	f7ff feeb 	bl	80012fc <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 8001526:	f44f 7180 	mov.w	r1, #256	; 0x100
 800152a:	482b      	ldr	r0, [pc, #172]	; (80015d8 <BNO080_Initialization+0xcc>)
 800152c:	f7ff fee6 	bl	80012fc <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 8001530:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001534:	4829      	ldr	r0, [pc, #164]	; (80015dc <BNO080_Initialization+0xd0>)
 8001536:	f7ff feef 	bl	8001318 <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 800153a:	20c8      	movs	r0, #200	; 0xc8
 800153c:	f005 f81a 	bl	8006574 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 8001540:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001544:	4825      	ldr	r0, [pc, #148]	; (80015dc <BNO080_Initialization+0xd0>)
 8001546:	f7ff fed9 	bl	80012fc <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 800154a:	f000 fc43 	bl	8001dd4 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 800154e:	f000 fc41 	bl	8001dd4 <BNO080_waitForSPI>
	BNO080_receivePacket();
 8001552:	f000 fc63 	bl	8001e1c <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 8001556:	f000 fc3d 	bl	8001dd4 <BNO080_waitForSPI>
	BNO080_receivePacket();
 800155a:	f000 fc5f 	bl	8001e1c <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 800155e:	4b20      	ldr	r3, [pc, #128]	; (80015e0 <BNO080_Initialization+0xd4>)
 8001560:	22f9      	movs	r2, #249	; 0xf9
 8001562:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 8001564:	4b1e      	ldr	r3, [pc, #120]	; (80015e0 <BNO080_Initialization+0xd4>)
 8001566:	2200      	movs	r2, #0
 8001568:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 800156a:	2102      	movs	r1, #2
 800156c:	2002      	movs	r0, #2
 800156e:	f000 fcc5 	bl	8001efc <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 8001572:	f000 fc2f 	bl	8001dd4 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 8001576:	f000 fc51 	bl	8001e1c <BNO080_receivePacket>
 800157a:	4603      	mov	r3, r0
 800157c:	2b01      	cmp	r3, #1
 800157e:	d11b      	bne.n	80015b8 <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 8001580:	4b18      	ldr	r3, [pc, #96]	; (80015e4 <BNO080_Initialization+0xd8>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	4619      	mov	r1, r3
 8001586:	4b17      	ldr	r3, [pc, #92]	; (80015e4 <BNO080_Initialization+0xd8>)
 8001588:	785b      	ldrb	r3, [r3, #1]
 800158a:	461a      	mov	r2, r3
 800158c:	4b15      	ldr	r3, [pc, #84]	; (80015e4 <BNO080_Initialization+0xd8>)
 800158e:	789b      	ldrb	r3, [r3, #2]
 8001590:	4618      	mov	r0, r3
 8001592:	4b14      	ldr	r3, [pc, #80]	; (80015e4 <BNO080_Initialization+0xd8>)
 8001594:	78db      	ldrb	r3, [r3, #3]
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	4603      	mov	r3, r0
 800159a:	4813      	ldr	r0, [pc, #76]	; (80015e8 <BNO080_Initialization+0xdc>)
 800159c:	f009 fc8e 	bl	800aebc <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 80015a0:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <BNO080_Initialization+0xd4>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	2bf8      	cmp	r3, #248	; 0xf8
 80015a6:	d107      	bne.n	80015b8 <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 80015a8:	4b0d      	ldr	r3, [pc, #52]	; (80015e0 <BNO080_Initialization+0xd4>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	4619      	mov	r1, r3
 80015ae:	480f      	ldr	r0, [pc, #60]	; (80015ec <BNO080_Initialization+0xe0>)
 80015b0:	f009 fc84 	bl	800aebc <iprintf>
			return (0);
 80015b4:	2300      	movs	r3, #0
 80015b6:	e007      	b.n	80015c8 <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 80015b8:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <BNO080_Initialization+0xd4>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	22f8      	movs	r2, #248	; 0xf8
 80015be:	4619      	mov	r1, r3
 80015c0:	480b      	ldr	r0, [pc, #44]	; (80015f0 <BNO080_Initialization+0xe4>)
 80015c2:	f009 fc7b 	bl	800aebc <iprintf>
	return (1); //Something went wrong
 80015c6:	2301      	movs	r3, #1
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	0800de60 	.word	0x0800de60
 80015d4:	40020400 	.word	0x40020400
 80015d8:	40020000 	.word	0x40020000
 80015dc:	40020800 	.word	0x40020800
 80015e0:	20000284 	.word	0x20000284
 80015e4:	20000230 	.word	0x20000230
 80015e8:	0800de74 	.word	0x0800de74
 80015ec:	0800de8c 	.word	0x0800de8c
 80015f0:	0800deac 	.word	0x0800deac

080015f4 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 80015fe:	bf00      	nop
 8001600:	480c      	ldr	r0, [pc, #48]	; (8001634 <SPI2_SendByte+0x40>)
 8001602:	f7ff fe33 	bl	800126c <LL_SPI_IsActiveFlag_TXE>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d0f9      	beq.n	8001600 <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	4619      	mov	r1, r3
 8001610:	4808      	ldr	r0, [pc, #32]	; (8001634 <SPI2_SendByte+0x40>)
 8001612:	f7ff fe4c 	bl	80012ae <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 8001616:	bf00      	nop
 8001618:	4806      	ldr	r0, [pc, #24]	; (8001634 <SPI2_SendByte+0x40>)
 800161a:	f7ff fe14 	bl	8001246 <LL_SPI_IsActiveFlag_RXNE>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d0f9      	beq.n	8001618 <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 8001624:	4803      	ldr	r0, [pc, #12]	; (8001634 <SPI2_SendByte+0x40>)
 8001626:	f7ff fe34 	bl	8001292 <LL_SPI_ReceiveData8>
 800162a:	4603      	mov	r3, r0
}
 800162c:	4618      	mov	r0, r3
 800162e:	3708      	adds	r7, #8
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40003800 	.word	0x40003800

08001638 <BNO080_dataAvailable>:
//////////////////////////////////////////////////////////////////////////

//Updates the latest variables if possible
//Returns false if new readings are not available
int BNO080_dataAvailable(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is NULL, then we'll rely on BNO080_receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO080_Arduino_Library/issues/13
	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 800163c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001640:	4811      	ldr	r0, [pc, #68]	; (8001688 <BNO080_dataAvailable+0x50>)
 8001642:	f7ff fe46 	bl	80012d2 <LL_GPIO_IsInputPinSet>
 8001646:	4603      	mov	r3, r0
 8001648:	2b01      	cmp	r3, #1
 800164a:	d101      	bne.n	8001650 <BNO080_dataAvailable+0x18>
		return (0);
 800164c:	2300      	movs	r3, #0
 800164e:	e019      	b.n	8001684 <BNO080_dataAvailable+0x4c>

	if (BNO080_receivePacket() == 1)
 8001650:	f000 fbe4 	bl	8001e1c <BNO080_receivePacket>
 8001654:	4603      	mov	r3, r0
 8001656:	2b01      	cmp	r3, #1
 8001658:	d113      	bne.n	8001682 <BNO080_dataAvailable+0x4a>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 800165a:	4b0c      	ldr	r3, [pc, #48]	; (800168c <BNO080_dataAvailable+0x54>)
 800165c:	789b      	ldrb	r3, [r3, #2]
 800165e:	2b03      	cmp	r3, #3
 8001660:	d107      	bne.n	8001672 <BNO080_dataAvailable+0x3a>
 8001662:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <BNO080_dataAvailable+0x58>)
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	2bfb      	cmp	r3, #251	; 0xfb
 8001668:	d103      	bne.n	8001672 <BNO080_dataAvailable+0x3a>
		{
			BNO080_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 800166a:	f000 f82f 	bl	80016cc <BNO080_parseInputReport>
			return (1);
 800166e:	2301      	movs	r3, #1
 8001670:	e008      	b.n	8001684 <BNO080_dataAvailable+0x4c>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 8001672:	4b06      	ldr	r3, [pc, #24]	; (800168c <BNO080_dataAvailable+0x54>)
 8001674:	789b      	ldrb	r3, [r3, #2]
 8001676:	2b02      	cmp	r3, #2
 8001678:	d103      	bne.n	8001682 <BNO080_dataAvailable+0x4a>
		{
			BNO080_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 800167a:	f000 f80b 	bl	8001694 <BNO080_parseCommandReport>
			return (1);
 800167e:	2301      	movs	r3, #1
 8001680:	e000      	b.n	8001684 <BNO080_dataAvailable+0x4c>
		}
	}
	return (0);
 8001682:	2300      	movs	r3, #0
}
 8001684:	4618      	mov	r0, r3
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40020800 	.word	0x40020800
 800168c:	20000230 	.word	0x20000230
 8001690:	20000284 	.word	0x20000284

08001694 <BNO080_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void BNO080_parseCommandReport(void)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 800169a:	4b0a      	ldr	r3, [pc, #40]	; (80016c4 <BNO080_parseCommandReport+0x30>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2bf1      	cmp	r3, #241	; 0xf1
 80016a0:	d109      	bne.n	80016b6 <BNO080_parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 80016a2:	4b08      	ldr	r3, [pc, #32]	; (80016c4 <BNO080_parseCommandReport+0x30>)
 80016a4:	789b      	ldrb	r3, [r3, #2]
 80016a6:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	2b07      	cmp	r3, #7
 80016ac:	d103      	bne.n	80016b6 <BNO080_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 80016ae:	4b05      	ldr	r3, [pc, #20]	; (80016c4 <BNO080_parseCommandReport+0x30>)
 80016b0:	795a      	ldrb	r2, [r3, #5]
 80016b2:	4b05      	ldr	r3, [pc, #20]	; (80016c8 <BNO080_parseCommandReport+0x34>)
 80016b4:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 80016b6:	bf00      	nop
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	20000284 	.word	0x20000284
 80016c8:	20000307 	.word	0x20000307

080016cc <BNO080_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void BNO080_parseInputReport(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b087      	sub	sp, #28
 80016d0:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 80016d2:	4b98      	ldr	r3, [pc, #608]	; (8001934 <BNO080_parseInputReport+0x268>)
 80016d4:	785b      	ldrb	r3, [r3, #1]
 80016d6:	021b      	lsls	r3, r3, #8
 80016d8:	b21a      	sxth	r2, r3
 80016da:	4b96      	ldr	r3, [pc, #600]	; (8001934 <BNO080_parseInputReport+0x268>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	b21b      	sxth	r3, r3
 80016e0:	4313      	orrs	r3, r2
 80016e2:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 80016e4:	8a3b      	ldrh	r3, [r7, #16]
 80016e6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80016ea:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 80016ec:	8a3b      	ldrh	r3, [r7, #16]
 80016ee:	3b04      	subs	r3, #4
 80016f0:	b29b      	uxth	r3, r3
 80016f2:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 80016f4:	4b90      	ldr	r3, [pc, #576]	; (8001938 <BNO080_parseInputReport+0x26c>)
 80016f6:	791b      	ldrb	r3, [r3, #4]
 80016f8:	061b      	lsls	r3, r3, #24
 80016fa:	4a8f      	ldr	r2, [pc, #572]	; (8001938 <BNO080_parseInputReport+0x26c>)
 80016fc:	78d2      	ldrb	r2, [r2, #3]
 80016fe:	0412      	lsls	r2, r2, #16
 8001700:	4313      	orrs	r3, r2
 8001702:	4a8d      	ldr	r2, [pc, #564]	; (8001938 <BNO080_parseInputReport+0x26c>)
 8001704:	7892      	ldrb	r2, [r2, #2]
 8001706:	0212      	lsls	r2, r2, #8
 8001708:	4313      	orrs	r3, r2
 800170a:	4a8b      	ldr	r2, [pc, #556]	; (8001938 <BNO080_parseInputReport+0x26c>)
 800170c:	7852      	ldrb	r2, [r2, #1]
 800170e:	4313      	orrs	r3, r2
 8001710:	4a8a      	ldr	r2, [pc, #552]	; (800193c <BNO080_parseInputReport+0x270>)
 8001712:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 8001714:	4b88      	ldr	r3, [pc, #544]	; (8001938 <BNO080_parseInputReport+0x26c>)
 8001716:	79db      	ldrb	r3, [r3, #7]
 8001718:	f003 0303 	and.w	r3, r3, #3
 800171c:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 800171e:	4b86      	ldr	r3, [pc, #536]	; (8001938 <BNO080_parseInputReport+0x26c>)
 8001720:	7a9b      	ldrb	r3, [r3, #10]
 8001722:	021b      	lsls	r3, r3, #8
 8001724:	b21a      	sxth	r2, r3
 8001726:	4b84      	ldr	r3, [pc, #528]	; (8001938 <BNO080_parseInputReport+0x26c>)
 8001728:	7a5b      	ldrb	r3, [r3, #9]
 800172a:	b21b      	sxth	r3, r3
 800172c:	4313      	orrs	r3, r2
 800172e:	b21b      	sxth	r3, r3
 8001730:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 8001732:	4b81      	ldr	r3, [pc, #516]	; (8001938 <BNO080_parseInputReport+0x26c>)
 8001734:	7b1b      	ldrb	r3, [r3, #12]
 8001736:	021b      	lsls	r3, r3, #8
 8001738:	b21a      	sxth	r2, r3
 800173a:	4b7f      	ldr	r3, [pc, #508]	; (8001938 <BNO080_parseInputReport+0x26c>)
 800173c:	7adb      	ldrb	r3, [r3, #11]
 800173e:	b21b      	sxth	r3, r3
 8001740:	4313      	orrs	r3, r2
 8001742:	b21b      	sxth	r3, r3
 8001744:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 8001746:	4b7c      	ldr	r3, [pc, #496]	; (8001938 <BNO080_parseInputReport+0x26c>)
 8001748:	7b9b      	ldrb	r3, [r3, #14]
 800174a:	021b      	lsls	r3, r3, #8
 800174c:	b21a      	sxth	r2, r3
 800174e:	4b7a      	ldr	r3, [pc, #488]	; (8001938 <BNO080_parseInputReport+0x26c>)
 8001750:	7b5b      	ldrb	r3, [r3, #13]
 8001752:	b21b      	sxth	r3, r3
 8001754:	4313      	orrs	r3, r2
 8001756:	b21b      	sxth	r3, r3
 8001758:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 800175a:	2300      	movs	r3, #0
 800175c:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 800175e:	2300      	movs	r3, #0
 8001760:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 8001762:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001766:	2b0e      	cmp	r3, #14
 8001768:	dd09      	ble.n	800177e <BNO080_parseInputReport+0xb2>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 800176a:	4b73      	ldr	r3, [pc, #460]	; (8001938 <BNO080_parseInputReport+0x26c>)
 800176c:	7c1b      	ldrb	r3, [r3, #16]
 800176e:	021b      	lsls	r3, r3, #8
 8001770:	b21a      	sxth	r2, r3
 8001772:	4b71      	ldr	r3, [pc, #452]	; (8001938 <BNO080_parseInputReport+0x26c>)
 8001774:	7bdb      	ldrb	r3, [r3, #15]
 8001776:	b21b      	sxth	r3, r3
 8001778:	4313      	orrs	r3, r2
 800177a:	b21b      	sxth	r3, r3
 800177c:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 800177e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001782:	2b10      	cmp	r3, #16
 8001784:	dd09      	ble.n	800179a <BNO080_parseInputReport+0xce>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 8001786:	4b6c      	ldr	r3, [pc, #432]	; (8001938 <BNO080_parseInputReport+0x26c>)
 8001788:	7c9b      	ldrb	r3, [r3, #18]
 800178a:	021b      	lsls	r3, r3, #8
 800178c:	b21a      	sxth	r2, r3
 800178e:	4b6a      	ldr	r3, [pc, #424]	; (8001938 <BNO080_parseInputReport+0x26c>)
 8001790:	7c5b      	ldrb	r3, [r3, #17]
 8001792:	b21b      	sxth	r3, r3
 8001794:	4313      	orrs	r3, r2
 8001796:	b21b      	sxth	r3, r3
 8001798:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 800179a:	4b67      	ldr	r3, [pc, #412]	; (8001938 <BNO080_parseInputReport+0x26c>)
 800179c:	795b      	ldrb	r3, [r3, #5]
 800179e:	2b1e      	cmp	r3, #30
 80017a0:	dc46      	bgt.n	8001830 <BNO080_parseInputReport+0x164>
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	f340 80bf 	ble.w	8001926 <BNO080_parseInputReport+0x25a>
 80017a8:	3b01      	subs	r3, #1
 80017aa:	2b1d      	cmp	r3, #29
 80017ac:	f200 80bb 	bhi.w	8001926 <BNO080_parseInputReport+0x25a>
 80017b0:	a201      	add	r2, pc, #4	; (adr r2, 80017b8 <BNO080_parseInputReport+0xec>)
 80017b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017b6:	bf00      	nop
 80017b8:	08001837 	.word	0x08001837
 80017bc:	0800186f 	.word	0x0800186f
 80017c0:	0800188b 	.word	0x0800188b
 80017c4:	08001853 	.word	0x08001853
 80017c8:	080018a7 	.word	0x080018a7
 80017cc:	08001927 	.word	0x08001927
 80017d0:	08001927 	.word	0x08001927
 80017d4:	080018a7 	.word	0x080018a7
 80017d8:	08001927 	.word	0x08001927
 80017dc:	08001927 	.word	0x08001927
 80017e0:	08001927 	.word	0x08001927
 80017e4:	08001927 	.word	0x08001927
 80017e8:	08001927 	.word	0x08001927
 80017ec:	08001927 	.word	0x08001927
 80017f0:	08001927 	.word	0x08001927
 80017f4:	08001927 	.word	0x08001927
 80017f8:	080018cf 	.word	0x080018cf
 80017fc:	08001927 	.word	0x08001927
 8001800:	080018d7 	.word	0x080018d7
 8001804:	08001927 	.word	0x08001927
 8001808:	08001927 	.word	0x08001927
 800180c:	08001927 	.word	0x08001927
 8001810:	08001927 	.word	0x08001927
 8001814:	08001927 	.word	0x08001927
 8001818:	08001927 	.word	0x08001927
 800181c:	08001927 	.word	0x08001927
 8001820:	08001927 	.word	0x08001927
 8001824:	08001927 	.word	0x08001927
 8001828:	08001927 	.word	0x08001927
 800182c:	080018e1 	.word	0x080018e1
 8001830:	2bf1      	cmp	r3, #241	; 0xf1
 8001832:	d06d      	beq.n	8001910 <BNO080_parseInputReport+0x244>
			//See reference manual to add additional feature reports as needed
		}
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 8001834:	e077      	b.n	8001926 <BNO080_parseInputReport+0x25a>
			accelAccuracy = status;
 8001836:	7bfb      	ldrb	r3, [r7, #15]
 8001838:	b29a      	uxth	r2, r3
 800183a:	4b41      	ldr	r3, [pc, #260]	; (8001940 <BNO080_parseInputReport+0x274>)
 800183c:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 800183e:	4a41      	ldr	r2, [pc, #260]	; (8001944 <BNO080_parseInputReport+0x278>)
 8001840:	89bb      	ldrh	r3, [r7, #12]
 8001842:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 8001844:	4a40      	ldr	r2, [pc, #256]	; (8001948 <BNO080_parseInputReport+0x27c>)
 8001846:	897b      	ldrh	r3, [r7, #10]
 8001848:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 800184a:	4a40      	ldr	r2, [pc, #256]	; (800194c <BNO080_parseInputReport+0x280>)
 800184c:	893b      	ldrh	r3, [r7, #8]
 800184e:	8013      	strh	r3, [r2, #0]
			break;
 8001850:	e069      	b.n	8001926 <BNO080_parseInputReport+0x25a>
			accelLinAccuracy = status;
 8001852:	7bfb      	ldrb	r3, [r7, #15]
 8001854:	b29a      	uxth	r2, r3
 8001856:	4b3e      	ldr	r3, [pc, #248]	; (8001950 <BNO080_parseInputReport+0x284>)
 8001858:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 800185a:	4a3e      	ldr	r2, [pc, #248]	; (8001954 <BNO080_parseInputReport+0x288>)
 800185c:	89bb      	ldrh	r3, [r7, #12]
 800185e:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 8001860:	4a3d      	ldr	r2, [pc, #244]	; (8001958 <BNO080_parseInputReport+0x28c>)
 8001862:	897b      	ldrh	r3, [r7, #10]
 8001864:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 8001866:	4a3d      	ldr	r2, [pc, #244]	; (800195c <BNO080_parseInputReport+0x290>)
 8001868:	893b      	ldrh	r3, [r7, #8]
 800186a:	8013      	strh	r3, [r2, #0]
			break;
 800186c:	e05b      	b.n	8001926 <BNO080_parseInputReport+0x25a>
			gyroAccuracy = status;
 800186e:	7bfb      	ldrb	r3, [r7, #15]
 8001870:	b29a      	uxth	r2, r3
 8001872:	4b3b      	ldr	r3, [pc, #236]	; (8001960 <BNO080_parseInputReport+0x294>)
 8001874:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 8001876:	4a3b      	ldr	r2, [pc, #236]	; (8001964 <BNO080_parseInputReport+0x298>)
 8001878:	89bb      	ldrh	r3, [r7, #12]
 800187a:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 800187c:	4a3a      	ldr	r2, [pc, #232]	; (8001968 <BNO080_parseInputReport+0x29c>)
 800187e:	897b      	ldrh	r3, [r7, #10]
 8001880:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 8001882:	4a3a      	ldr	r2, [pc, #232]	; (800196c <BNO080_parseInputReport+0x2a0>)
 8001884:	893b      	ldrh	r3, [r7, #8]
 8001886:	8013      	strh	r3, [r2, #0]
			break;
 8001888:	e04d      	b.n	8001926 <BNO080_parseInputReport+0x25a>
			magAccuracy = status;
 800188a:	7bfb      	ldrb	r3, [r7, #15]
 800188c:	b29a      	uxth	r2, r3
 800188e:	4b38      	ldr	r3, [pc, #224]	; (8001970 <BNO080_parseInputReport+0x2a4>)
 8001890:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 8001892:	4a38      	ldr	r2, [pc, #224]	; (8001974 <BNO080_parseInputReport+0x2a8>)
 8001894:	89bb      	ldrh	r3, [r7, #12]
 8001896:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 8001898:	4a37      	ldr	r2, [pc, #220]	; (8001978 <BNO080_parseInputReport+0x2ac>)
 800189a:	897b      	ldrh	r3, [r7, #10]
 800189c:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 800189e:	4a37      	ldr	r2, [pc, #220]	; (800197c <BNO080_parseInputReport+0x2b0>)
 80018a0:	893b      	ldrh	r3, [r7, #8]
 80018a2:	8013      	strh	r3, [r2, #0]
			break;
 80018a4:	e03f      	b.n	8001926 <BNO080_parseInputReport+0x25a>
			quatAccuracy = status;
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	b29a      	uxth	r2, r3
 80018aa:	4b35      	ldr	r3, [pc, #212]	; (8001980 <BNO080_parseInputReport+0x2b4>)
 80018ac:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 80018ae:	4a35      	ldr	r2, [pc, #212]	; (8001984 <BNO080_parseInputReport+0x2b8>)
 80018b0:	89bb      	ldrh	r3, [r7, #12]
 80018b2:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 80018b4:	4a34      	ldr	r2, [pc, #208]	; (8001988 <BNO080_parseInputReport+0x2bc>)
 80018b6:	897b      	ldrh	r3, [r7, #10]
 80018b8:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 80018ba:	4a34      	ldr	r2, [pc, #208]	; (800198c <BNO080_parseInputReport+0x2c0>)
 80018bc:	893b      	ldrh	r3, [r7, #8]
 80018be:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 80018c0:	4a33      	ldr	r2, [pc, #204]	; (8001990 <BNO080_parseInputReport+0x2c4>)
 80018c2:	8afb      	ldrh	r3, [r7, #22]
 80018c4:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 80018c6:	4a33      	ldr	r2, [pc, #204]	; (8001994 <BNO080_parseInputReport+0x2c8>)
 80018c8:	8abb      	ldrh	r3, [r7, #20]
 80018ca:	8013      	strh	r3, [r2, #0]
			break;
 80018cc:	e02b      	b.n	8001926 <BNO080_parseInputReport+0x25a>
			stepCount = data3; //Bytes 8/9
 80018ce:	4a32      	ldr	r2, [pc, #200]	; (8001998 <BNO080_parseInputReport+0x2cc>)
 80018d0:	893b      	ldrh	r3, [r7, #8]
 80018d2:	8013      	strh	r3, [r2, #0]
			break;
 80018d4:	e027      	b.n	8001926 <BNO080_parseInputReport+0x25a>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 80018d6:	4b18      	ldr	r3, [pc, #96]	; (8001938 <BNO080_parseInputReport+0x26c>)
 80018d8:	7a5a      	ldrb	r2, [r3, #9]
 80018da:	4b30      	ldr	r3, [pc, #192]	; (800199c <BNO080_parseInputReport+0x2d0>)
 80018dc:	701a      	strb	r2, [r3, #0]
			break;
 80018de:	e022      	b.n	8001926 <BNO080_parseInputReport+0x25a>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 80018e0:	4b15      	ldr	r3, [pc, #84]	; (8001938 <BNO080_parseInputReport+0x26c>)
 80018e2:	7a9a      	ldrb	r2, [r3, #10]
 80018e4:	4b2e      	ldr	r3, [pc, #184]	; (80019a0 <BNO080_parseInputReport+0x2d4>)
 80018e6:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80018e8:	2300      	movs	r3, #0
 80018ea:	74fb      	strb	r3, [r7, #19]
 80018ec:	e00c      	b.n	8001908 <BNO080_parseInputReport+0x23c>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 80018ee:	7cfb      	ldrb	r3, [r7, #19]
 80018f0:	f103 020b 	add.w	r2, r3, #11
 80018f4:	4b2b      	ldr	r3, [pc, #172]	; (80019a4 <BNO080_parseInputReport+0x2d8>)
 80018f6:	6819      	ldr	r1, [r3, #0]
 80018f8:	7cfb      	ldrb	r3, [r7, #19]
 80018fa:	440b      	add	r3, r1
 80018fc:	490e      	ldr	r1, [pc, #56]	; (8001938 <BNO080_parseInputReport+0x26c>)
 80018fe:	5c8a      	ldrb	r2, [r1, r2]
 8001900:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 8001902:	7cfb      	ldrb	r3, [r7, #19]
 8001904:	3301      	adds	r3, #1
 8001906:	74fb      	strb	r3, [r7, #19]
 8001908:	7cfb      	ldrb	r3, [r7, #19]
 800190a:	2b08      	cmp	r3, #8
 800190c:	d9ef      	bls.n	80018ee <BNO080_parseInputReport+0x222>
			break;
 800190e:	e00a      	b.n	8001926 <BNO080_parseInputReport+0x25a>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 8001910:	4b09      	ldr	r3, [pc, #36]	; (8001938 <BNO080_parseInputReport+0x26c>)
 8001912:	79db      	ldrb	r3, [r3, #7]
 8001914:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	2b07      	cmp	r3, #7
 800191a:	d103      	bne.n	8001924 <BNO080_parseInputReport+0x258>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 800191c:	4b06      	ldr	r3, [pc, #24]	; (8001938 <BNO080_parseInputReport+0x26c>)
 800191e:	7a9a      	ldrb	r2, [r3, #10]
 8001920:	4b21      	ldr	r3, [pc, #132]	; (80019a8 <BNO080_parseInputReport+0x2dc>)
 8001922:	701a      	strb	r2, [r3, #0]
			break;
 8001924:	bf00      	nop
}
 8001926:	bf00      	nop
 8001928:	371c      	adds	r7, #28
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	20000230 	.word	0x20000230
 8001938:	20000284 	.word	0x20000284
 800193c:	20000238 	.word	0x20000238
 8001940:	2000030c 	.word	0x2000030c
 8001944:	20000304 	.word	0x20000304
 8001948:	20000310 	.word	0x20000310
 800194c:	2000026e 	.word	0x2000026e
 8001950:	2000026a 	.word	0x2000026a
 8001954:	2000023e 	.word	0x2000023e
 8001958:	20000308 	.word	0x20000308
 800195c:	2000027a 	.word	0x2000027a
 8001960:	2000027c 	.word	0x2000027c
 8001964:	2000027e 	.word	0x2000027e
 8001968:	20000266 	.word	0x20000266
 800196c:	20000264 	.word	0x20000264
 8001970:	20000234 	.word	0x20000234
 8001974:	20000268 	.word	0x20000268
 8001978:	2000030a 	.word	0x2000030a
 800197c:	2000026c 	.word	0x2000026c
 8001980:	2000023c 	.word	0x2000023c
 8001984:	2000030e 	.word	0x2000030e
 8001988:	20000278 	.word	0x20000278
 800198c:	2000022c 	.word	0x2000022c
 8001990:	20000236 	.word	0x20000236
 8001994:	20000270 	.word	0x20000270
 8001998:	20000312 	.word	0x20000312
 800199c:	20000280 	.word	0x20000280
 80019a0:	20000306 	.word	0x20000306
 80019a4:	20000274 	.word	0x20000274
 80019a8:	20000307 	.word	0x20000307

080019ac <BNO080_getQuatI>:

//Return the rotation vector quaternion I
float BNO080_getQuatI()
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatI, rotationVector_Q1);
 80019b0:	4b07      	ldr	r3, [pc, #28]	; (80019d0 <BNO080_getQuatI+0x24>)
 80019b2:	881b      	ldrh	r3, [r3, #0]
 80019b4:	b21b      	sxth	r3, r3
 80019b6:	4a07      	ldr	r2, [pc, #28]	; (80019d4 <BNO080_getQuatI+0x28>)
 80019b8:	f9b2 2000 	ldrsh.w	r2, [r2]
 80019bc:	b2d2      	uxtb	r2, r2
 80019be:	4611      	mov	r1, r2
 80019c0:	4618      	mov	r0, r3
 80019c2:	f000 f8bb 	bl	8001b3c <BNO080_qToFloat>
 80019c6:	eef0 7a40 	vmov.f32	s15, s0
}
 80019ca:	eeb0 0a67 	vmov.f32	s0, s15
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	2000030e 	.word	0x2000030e
 80019d4:	20000000 	.word	0x20000000

080019d8 <BNO080_getQuatJ>:

//Return the rotation vector quaternion J
float BNO080_getQuatJ()
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatJ, rotationVector_Q1);
 80019dc:	4b07      	ldr	r3, [pc, #28]	; (80019fc <BNO080_getQuatJ+0x24>)
 80019de:	881b      	ldrh	r3, [r3, #0]
 80019e0:	b21b      	sxth	r3, r3
 80019e2:	4a07      	ldr	r2, [pc, #28]	; (8001a00 <BNO080_getQuatJ+0x28>)
 80019e4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80019e8:	b2d2      	uxtb	r2, r2
 80019ea:	4611      	mov	r1, r2
 80019ec:	4618      	mov	r0, r3
 80019ee:	f000 f8a5 	bl	8001b3c <BNO080_qToFloat>
 80019f2:	eef0 7a40 	vmov.f32	s15, s0
}
 80019f6:	eeb0 0a67 	vmov.f32	s0, s15
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20000278 	.word	0x20000278
 8001a00:	20000000 	.word	0x20000000

08001a04 <BNO080_getQuatK>:

//Return the rotation vector quaternion K
float BNO080_getQuatK()
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatK, rotationVector_Q1);
 8001a08:	4b07      	ldr	r3, [pc, #28]	; (8001a28 <BNO080_getQuatK+0x24>)
 8001a0a:	881b      	ldrh	r3, [r3, #0]
 8001a0c:	b21b      	sxth	r3, r3
 8001a0e:	4a07      	ldr	r2, [pc, #28]	; (8001a2c <BNO080_getQuatK+0x28>)
 8001a10:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001a14:	b2d2      	uxtb	r2, r2
 8001a16:	4611      	mov	r1, r2
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f000 f88f 	bl	8001b3c <BNO080_qToFloat>
 8001a1e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001a22:	eeb0 0a67 	vmov.f32	s0, s15
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	2000022c 	.word	0x2000022c
 8001a2c:	20000000 	.word	0x20000000

08001a30 <BNO080_getQuatReal>:

//Return the rotation vector quaternion Real
float BNO080_getQuatReal()
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatReal, rotationVector_Q1);
 8001a34:	4b07      	ldr	r3, [pc, #28]	; (8001a54 <BNO080_getQuatReal+0x24>)
 8001a36:	881b      	ldrh	r3, [r3, #0]
 8001a38:	b21b      	sxth	r3, r3
 8001a3a:	4a07      	ldr	r2, [pc, #28]	; (8001a58 <BNO080_getQuatReal+0x28>)
 8001a3c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001a40:	b2d2      	uxtb	r2, r2
 8001a42:	4611      	mov	r1, r2
 8001a44:	4618      	mov	r0, r3
 8001a46:	f000 f879 	bl	8001b3c <BNO080_qToFloat>
 8001a4a:	eef0 7a40 	vmov.f32	s15, s0
}
 8001a4e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000236 	.word	0x20000236
 8001a58:	20000000 	.word	0x20000000

08001a5c <BNO080_getQuatRadianAccuracy>:

//Return the rotation vector accuracy
float BNO080_getQuatRadianAccuracy()
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatRadianAccuracy, rotationVector_Q1);
 8001a60:	4b07      	ldr	r3, [pc, #28]	; (8001a80 <BNO080_getQuatRadianAccuracy+0x24>)
 8001a62:	881b      	ldrh	r3, [r3, #0]
 8001a64:	b21b      	sxth	r3, r3
 8001a66:	4a07      	ldr	r2, [pc, #28]	; (8001a84 <BNO080_getQuatRadianAccuracy+0x28>)
 8001a68:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001a6c:	b2d2      	uxtb	r2, r2
 8001a6e:	4611      	mov	r1, r2
 8001a70:	4618      	mov	r0, r3
 8001a72:	f000 f863 	bl	8001b3c <BNO080_qToFloat>
 8001a76:	eef0 7a40 	vmov.f32	s15, s0
}
 8001a7a:	eeb0 0a67 	vmov.f32	s0, s15
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	20000270 	.word	0x20000270
 8001a84:	20000000 	.word	0x20000000

08001a88 <BNO080_getQuatAccuracy>:

//Return the acceleration component
uint8_t BNO080_getQuatAccuracy()
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
	return (quatAccuracy);
 8001a8c:	4b03      	ldr	r3, [pc, #12]	; (8001a9c <BNO080_getQuatAccuracy+0x14>)
 8001a8e:	881b      	ldrh	r3, [r3, #0]
 8001a90:	b2db      	uxtb	r3, r3
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	2000023c 	.word	0x2000023c

08001aa0 <BNO080_getMagX>:
	return (gyroAccuracy);
}

//Return the magnetometer component
float BNO080_getMagX()
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawMagX, magnetometer_Q1);
 8001aa4:	4b07      	ldr	r3, [pc, #28]	; (8001ac4 <BNO080_getMagX+0x24>)
 8001aa6:	881b      	ldrh	r3, [r3, #0]
 8001aa8:	b21b      	sxth	r3, r3
 8001aaa:	4a07      	ldr	r2, [pc, #28]	; (8001ac8 <BNO080_getMagX+0x28>)
 8001aac:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001ab0:	b2d2      	uxtb	r2, r2
 8001ab2:	4611      	mov	r1, r2
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f000 f841 	bl	8001b3c <BNO080_qToFloat>
 8001aba:	eef0 7a40 	vmov.f32	s15, s0
}
 8001abe:	eeb0 0a67 	vmov.f32	s0, s15
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	20000268 	.word	0x20000268
 8001ac8:	20000002 	.word	0x20000002

08001acc <BNO080_getMagY>:

//Return the magnetometer component
float BNO080_getMagY()
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawMagY, magnetometer_Q1);
 8001ad0:	4b07      	ldr	r3, [pc, #28]	; (8001af0 <BNO080_getMagY+0x24>)
 8001ad2:	881b      	ldrh	r3, [r3, #0]
 8001ad4:	b21b      	sxth	r3, r3
 8001ad6:	4a07      	ldr	r2, [pc, #28]	; (8001af4 <BNO080_getMagY+0x28>)
 8001ad8:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001adc:	b2d2      	uxtb	r2, r2
 8001ade:	4611      	mov	r1, r2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f000 f82b 	bl	8001b3c <BNO080_qToFloat>
 8001ae6:	eef0 7a40 	vmov.f32	s15, s0
}
 8001aea:	eeb0 0a67 	vmov.f32	s0, s15
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	2000030a 	.word	0x2000030a
 8001af4:	20000002 	.word	0x20000002

08001af8 <BNO080_getMagZ>:

//Return the magnetometer component
float BNO080_getMagZ()
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawMagZ, magnetometer_Q1);
 8001afc:	4b07      	ldr	r3, [pc, #28]	; (8001b1c <BNO080_getMagZ+0x24>)
 8001afe:	881b      	ldrh	r3, [r3, #0]
 8001b00:	b21b      	sxth	r3, r3
 8001b02:	4a07      	ldr	r2, [pc, #28]	; (8001b20 <BNO080_getMagZ+0x28>)
 8001b04:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001b08:	b2d2      	uxtb	r2, r2
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f000 f815 	bl	8001b3c <BNO080_qToFloat>
 8001b12:	eef0 7a40 	vmov.f32	s15, s0
}
 8001b16:	eeb0 0a67 	vmov.f32	s0, s15
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	2000026c 	.word	0x2000026c
 8001b20:	20000002 	.word	0x20000002

08001b24 <BNO080_getMagAccuracy>:

//Return the mag component
uint8_t BNO080_getMagAccuracy()
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
	return (magAccuracy);
 8001b28:	4b03      	ldr	r3, [pc, #12]	; (8001b38 <BNO080_getMagAccuracy+0x14>)
 8001b2a:	881b      	ldrh	r3, [r3, #0]
 8001b2c:	b2db      	uxtb	r3, r3
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	20000234 	.word	0x20000234

08001b3c <BNO080_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float BNO080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	ed2d 8b02 	vpush	{d8}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	460a      	mov	r2, r1
 8001b4a:	80fb      	strh	r3, [r7, #6]
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 8001b50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b54:	ee07 3a90 	vmov	s15, r3
 8001b58:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001b5c:	797b      	ldrb	r3, [r7, #5]
 8001b5e:	425b      	negs	r3, r3
 8001b60:	ee07 3a90 	vmov	s15, r3
 8001b64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b68:	eef0 0a67 	vmov.f32	s1, s15
 8001b6c:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8001b70:	f00b facc 	bl	800d10c <powf>
 8001b74:	eef0 7a40 	vmov.f32	s15, s0
 8001b78:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 8001b7c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	ecbd 8b02 	vpop	{d8}
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <BNO080_enableGameRotationVector>:
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
}

//Sends the packet to enable the rotation vector
void BNO080_enableGameRotationVector(uint16_t timeBetweenReports)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b082      	sub	sp, #8
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	4603      	mov	r3, r0
 8001b92:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_GAME_ROTATION_VECTOR, timeBetweenReports, 0);
 8001b94:	88fb      	ldrh	r3, [r7, #6]
 8001b96:	2200      	movs	r2, #0
 8001b98:	4619      	mov	r1, r3
 8001b9a:	2008      	movs	r0, #8
 8001b9c:	f000 f82a 	bl	8001bf4 <BNO080_setFeatureCommand>
}
 8001ba0:	bf00      	nop
 8001ba2:	3708      	adds	r7, #8
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <BNO080_enableMagnetometer>:
	BNO080_setFeatureCommand(SENSOR_REPORTID_GYROSCOPE, timeBetweenReports, 0);
}

//Sends the packet to enable the magnetometer
void BNO080_enableMagnetometer(uint16_t timeBetweenReports)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_MAGNETIC_FIELD, timeBetweenReports, 0);
 8001bb2:	88fb      	ldrh	r3, [r7, #6]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	2003      	movs	r0, #3
 8001bba:	f000 f81b 	bl	8001bf4 <BNO080_setFeatureCommand>
}
 8001bbe:	bf00      	nop
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <BNO080_calibrateAll>:
	BNO080_sendCalibrateCommand(CALIBRATE_PLANAR_ACCEL);
}

//See 2.2 of the Calibration Procedure document 1000-4044
void BNO080_calibrateAll()
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	af00      	add	r7, sp, #0
	BNO080_sendCalibrateCommand(CALIBRATE_ACCEL_GYRO_MAG);
 8001bca:	2004      	movs	r0, #4
 8001bcc:	f000 f884 	bl	8001cd8 <BNO080_sendCalibrateCommand>
}
 8001bd0:	bf00      	nop
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <BNO080_calibrationComplete>:
}

//See page 51 of reference manual - ME Calibration Response
//Byte 5 is parsed during the readPacket and stored in calibrationStatus
int BNO080_calibrationComplete()
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
	if (calibrationStatus == 0)
 8001bd8:	4b05      	ldr	r3, [pc, #20]	; (8001bf0 <BNO080_calibrationComplete+0x1c>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d101      	bne.n	8001be4 <BNO080_calibrationComplete+0x10>
		return (1);
 8001be0:	2301      	movs	r3, #1
 8001be2:	e000      	b.n	8001be6 <BNO080_calibrationComplete+0x12>
	return (0);
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	20000307 	.word	0x20000307

08001bf4 <BNO080_setFeatureCommand>:

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	60b9      	str	r1, [r7, #8]
 8001bfe:	607a      	str	r2, [r7, #4]
 8001c00:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 8001c02:	4b24      	ldr	r3, [pc, #144]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c04:	22fd      	movs	r2, #253	; 0xfd
 8001c06:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8001c08:	4a22      	ldr	r2, [pc, #136]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
 8001c0c:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 8001c0e:	4b21      	ldr	r3, [pc, #132]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 8001c14:	4b1f      	ldr	r3, [pc, #124]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 8001c1a:	4b1e      	ldr	r3, [pc, #120]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	b2da      	uxtb	r2, r3
 8001c24:	4b1b      	ldr	r3, [pc, #108]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c26:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	0a1b      	lsrs	r3, r3, #8
 8001c2c:	b2da      	uxtb	r2, r3
 8001c2e:	4b19      	ldr	r3, [pc, #100]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c30:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	0c1b      	lsrs	r3, r3, #16
 8001c36:	b2da      	uxtb	r2, r3
 8001c38:	4b16      	ldr	r3, [pc, #88]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c3a:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	0e1b      	lsrs	r3, r3, #24
 8001c40:	b2da      	uxtb	r2, r3
 8001c42:	4b14      	ldr	r3, [pc, #80]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c44:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8001c46:	4b13      	ldr	r3, [pc, #76]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 8001c4c:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 8001c52:	4b10      	ldr	r3, [pc, #64]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8001c58:	4b0e      	ldr	r3, [pc, #56]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4b0c      	ldr	r3, [pc, #48]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c64:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	0a1b      	lsrs	r3, r3, #8
 8001c6a:	b2da      	uxtb	r2, r3
 8001c6c:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c6e:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	0c1b      	lsrs	r3, r3, #16
 8001c74:	b2da      	uxtb	r2, r3
 8001c76:	4b07      	ldr	r3, [pc, #28]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c78:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	0e1b      	lsrs	r3, r3, #24
 8001c7e:	b2da      	uxtb	r2, r3
 8001c80:	4b04      	ldr	r3, [pc, #16]	; (8001c94 <BNO080_setFeatureCommand+0xa0>)
 8001c82:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8001c84:	2111      	movs	r1, #17
 8001c86:	2002      	movs	r0, #2
 8001c88:	f000 f938 	bl	8001efc <BNO080_sendPacket>
}
 8001c8c:	bf00      	nop
 8001c8e:	3710      	adds	r7, #16
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	20000284 	.word	0x20000284

08001c98 <BNO080_sendCommand>:

//Tell the sensor to do a command
//See 6.3.8 page 41, Command request
//The caller is expected to set P0 through P8 prior to calling
void BNO080_sendCommand(uint8_t command)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	71fb      	strb	r3, [r7, #7]
	shtpData[0] = SHTP_REPORT_COMMAND_REQUEST; //Command Request
 8001ca2:	4b0b      	ldr	r3, [pc, #44]	; (8001cd0 <BNO080_sendCommand+0x38>)
 8001ca4:	22f2      	movs	r2, #242	; 0xf2
 8001ca6:	701a      	strb	r2, [r3, #0]
	shtpData[1] = commandSequenceNumber++;	 //Increments automatically each function call
 8001ca8:	4b0a      	ldr	r3, [pc, #40]	; (8001cd4 <BNO080_sendCommand+0x3c>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	1c5a      	adds	r2, r3, #1
 8001cae:	b2d1      	uxtb	r1, r2
 8001cb0:	4a08      	ldr	r2, [pc, #32]	; (8001cd4 <BNO080_sendCommand+0x3c>)
 8001cb2:	7011      	strb	r1, [r2, #0]
 8001cb4:	4a06      	ldr	r2, [pc, #24]	; (8001cd0 <BNO080_sendCommand+0x38>)
 8001cb6:	7053      	strb	r3, [r2, #1]
	shtpData[2] = command;					   //Command
 8001cb8:	4a05      	ldr	r2, [pc, #20]	; (8001cd0 <BNO080_sendCommand+0x38>)
 8001cba:	79fb      	ldrb	r3, [r7, #7]
 8001cbc:	7093      	strb	r3, [r2, #2]
	shtpData[9] = 0;
	shtpData[10] = 0;
	shtpData[11] = 0;*/

	//Transmit packet on channel 2, 12 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 12);
 8001cbe:	210c      	movs	r1, #12
 8001cc0:	2002      	movs	r0, #2
 8001cc2:	f000 f91b 	bl	8001efc <BNO080_sendPacket>
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000284 	.word	0x20000284
 8001cd4:	20000206 	.word	0x20000206

08001cd8 <BNO080_sendCalibrateCommand>:

//This tells the BNO080 to begin calibrating
//See page 50 of reference manual and the 1000-4044 calibration doc
void BNO080_sendCalibrateCommand(uint8_t thingToCalibrate)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	71fb      	strb	r3, [r7, #7]
	shtpData[8] = 0; //P5 - Reserved
	shtpData[9] = 0; //P6 - Reserved
	shtpData[10] = 0; //P7 - Reserved
	shtpData[11] = 0; //P8 - Reserved*/

	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	73fb      	strb	r3, [r7, #15]
 8001ce6:	e006      	b.n	8001cf6 <BNO080_sendCalibrateCommand+0x1e>
		shtpData[x] = 0;
 8001ce8:	7bfb      	ldrb	r3, [r7, #15]
 8001cea:	4a1d      	ldr	r2, [pc, #116]	; (8001d60 <BNO080_sendCalibrateCommand+0x88>)
 8001cec:	2100      	movs	r1, #0
 8001cee:	54d1      	strb	r1, [r2, r3]
	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001cf0:	7bfb      	ldrb	r3, [r7, #15]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	73fb      	strb	r3, [r7, #15]
 8001cf6:	7bfb      	ldrb	r3, [r7, #15]
 8001cf8:	2b0b      	cmp	r3, #11
 8001cfa:	d9f5      	bls.n	8001ce8 <BNO080_sendCalibrateCommand+0x10>

	if (thingToCalibrate == CALIBRATE_ACCEL)
 8001cfc:	79fb      	ldrb	r3, [r7, #7]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d103      	bne.n	8001d0a <BNO080_sendCalibrateCommand+0x32>
		shtpData[3] = 1;
 8001d02:	4b17      	ldr	r3, [pc, #92]	; (8001d60 <BNO080_sendCalibrateCommand+0x88>)
 8001d04:	2201      	movs	r2, #1
 8001d06:	70da      	strb	r2, [r3, #3]
 8001d08:	e020      	b.n	8001d4c <BNO080_sendCalibrateCommand+0x74>
	else if (thingToCalibrate == CALIBRATE_GYRO)
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d103      	bne.n	8001d18 <BNO080_sendCalibrateCommand+0x40>
		shtpData[4] = 1;
 8001d10:	4b13      	ldr	r3, [pc, #76]	; (8001d60 <BNO080_sendCalibrateCommand+0x88>)
 8001d12:	2201      	movs	r2, #1
 8001d14:	711a      	strb	r2, [r3, #4]
 8001d16:	e019      	b.n	8001d4c <BNO080_sendCalibrateCommand+0x74>
	else if (thingToCalibrate == CALIBRATE_MAG)
 8001d18:	79fb      	ldrb	r3, [r7, #7]
 8001d1a:	2b02      	cmp	r3, #2
 8001d1c:	d103      	bne.n	8001d26 <BNO080_sendCalibrateCommand+0x4e>
		shtpData[5] = 1;
 8001d1e:	4b10      	ldr	r3, [pc, #64]	; (8001d60 <BNO080_sendCalibrateCommand+0x88>)
 8001d20:	2201      	movs	r2, #1
 8001d22:	715a      	strb	r2, [r3, #5]
 8001d24:	e012      	b.n	8001d4c <BNO080_sendCalibrateCommand+0x74>
	else if (thingToCalibrate == CALIBRATE_PLANAR_ACCEL)
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	2b03      	cmp	r3, #3
 8001d2a:	d103      	bne.n	8001d34 <BNO080_sendCalibrateCommand+0x5c>
		shtpData[7] = 1;
 8001d2c:	4b0c      	ldr	r3, [pc, #48]	; (8001d60 <BNO080_sendCalibrateCommand+0x88>)
 8001d2e:	2201      	movs	r2, #1
 8001d30:	71da      	strb	r2, [r3, #7]
 8001d32:	e00b      	b.n	8001d4c <BNO080_sendCalibrateCommand+0x74>
	else if (thingToCalibrate == CALIBRATE_ACCEL_GYRO_MAG)
 8001d34:	79fb      	ldrb	r3, [r7, #7]
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	d108      	bne.n	8001d4c <BNO080_sendCalibrateCommand+0x74>
	{
		shtpData[3] = 1;
 8001d3a:	4b09      	ldr	r3, [pc, #36]	; (8001d60 <BNO080_sendCalibrateCommand+0x88>)
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	70da      	strb	r2, [r3, #3]
		shtpData[4] = 1;
 8001d40:	4b07      	ldr	r3, [pc, #28]	; (8001d60 <BNO080_sendCalibrateCommand+0x88>)
 8001d42:	2201      	movs	r2, #1
 8001d44:	711a      	strb	r2, [r3, #4]
		shtpData[5] = 1;
 8001d46:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <BNO080_sendCalibrateCommand+0x88>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	715a      	strb	r2, [r3, #5]
	}
	else if (thingToCalibrate == CALIBRATE_STOP)
		; //Do nothing, bytes are set to zero

	//Make the internal calStatus variable non-zero (operation failed) so that user can test while we wait
	calibrationStatus = 1;
 8001d4c:	4b05      	ldr	r3, [pc, #20]	; (8001d64 <BNO080_sendCalibrateCommand+0x8c>)
 8001d4e:	2201      	movs	r2, #1
 8001d50:	701a      	strb	r2, [r3, #0]

	//Using this shtpData packet, send a command
	BNO080_sendCommand(COMMAND_ME_CALIBRATE);
 8001d52:	2007      	movs	r0, #7
 8001d54:	f7ff ffa0 	bl	8001c98 <BNO080_sendCommand>
}
 8001d58:	bf00      	nop
 8001d5a:	3710      	adds	r7, #16
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20000284 	.word	0x20000284
 8001d64:	20000307 	.word	0x20000307

08001d68 <BNO080_requestCalibrationStatus>:

//Request ME Calibration Status from BNO080
//See page 51 of reference manual
void BNO080_requestCalibrationStatus()
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
	shtpData[8] = 0; //P5 - Reserved
	shtpData[9] = 0; //P6 - Reserved
	shtpData[10] = 0; //P7 - Reserved
	shtpData[11] = 0; //P8 - Reserved*/

	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001d6e:	2303      	movs	r3, #3
 8001d70:	71fb      	strb	r3, [r7, #7]
 8001d72:	e006      	b.n	8001d82 <BNO080_requestCalibrationStatus+0x1a>
		shtpData[x] = 0;
 8001d74:	79fb      	ldrb	r3, [r7, #7]
 8001d76:	4a09      	ldr	r2, [pc, #36]	; (8001d9c <BNO080_requestCalibrationStatus+0x34>)
 8001d78:	2100      	movs	r1, #0
 8001d7a:	54d1      	strb	r1, [r2, r3]
	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	71fb      	strb	r3, [r7, #7]
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	2b0b      	cmp	r3, #11
 8001d86:	d9f5      	bls.n	8001d74 <BNO080_requestCalibrationStatus+0xc>

	shtpData[6] = 0x01; //P3 - 0x01 - Subcommand: Get ME Calibration
 8001d88:	4b04      	ldr	r3, [pc, #16]	; (8001d9c <BNO080_requestCalibrationStatus+0x34>)
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	719a      	strb	r2, [r3, #6]

	//Using this shtpData packet, send a command
	BNO080_sendCommand(COMMAND_ME_CALIBRATE);
 8001d8e:	2007      	movs	r0, #7
 8001d90:	f7ff ff82 	bl	8001c98 <BNO080_sendCommand>
}
 8001d94:	bf00      	nop
 8001d96:	3708      	adds	r7, #8
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	20000284 	.word	0x20000284

08001da0 <BNO080_saveCalibration>:

//This tells the BNO080 to save the Dynamic Calibration Data (DCD) to flash
//See page 49 of reference manual and the 1000-4044 calibration doc
void BNO080_saveCalibration()
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
	shtpData[8] = 0; //P5 - Reserved
	shtpData[9] = 0; //P6 - Reserved
	shtpData[10] = 0; //P7 - Reserved
	shtpData[11] = 0; //P8 - Reserved*/

	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001da6:	2303      	movs	r3, #3
 8001da8:	71fb      	strb	r3, [r7, #7]
 8001daa:	e006      	b.n	8001dba <BNO080_saveCalibration+0x1a>
		shtpData[x] = 0;
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	4a08      	ldr	r2, [pc, #32]	; (8001dd0 <BNO080_saveCalibration+0x30>)
 8001db0:	2100      	movs	r1, #0
 8001db2:	54d1      	strb	r1, [r2, r3]
	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	3301      	adds	r3, #1
 8001db8:	71fb      	strb	r3, [r7, #7]
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	2b0b      	cmp	r3, #11
 8001dbe:	d9f5      	bls.n	8001dac <BNO080_saveCalibration+0xc>

	//Using this shtpData packet, send a command
	BNO080_sendCommand(COMMAND_DCD); //Save DCD command
 8001dc0:	2006      	movs	r0, #6
 8001dc2:	f7ff ff69 	bl	8001c98 <BNO080_sendCommand>
}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000284 	.word	0x20000284

08001dd4 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8001dda:	2300      	movs	r3, #0
 8001ddc:	607b      	str	r3, [r7, #4]
 8001dde:	e00c      	b.n	8001dfa <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 8001de0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001de4:	480b      	ldr	r0, [pc, #44]	; (8001e14 <BNO080_waitForSPI+0x40>)
 8001de6:	f7ff fa74 	bl	80012d2 <LL_GPIO_IsInputPinSet>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d101      	bne.n	8001df4 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 8001df0:	2301      	movs	r3, #1
 8001df2:	e00a      	b.n	8001e0a <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	3301      	adds	r3, #1
 8001df8:	607b      	str	r3, [r7, #4]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e00:	d1ee      	bne.n	8001de0 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 8001e02:	4805      	ldr	r0, [pc, #20]	; (8001e18 <BNO080_waitForSPI+0x44>)
 8001e04:	f009 f8e0 	bl	800afc8 <puts>
	return (0);
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40020800 	.word	0x40020800
 8001e18:	0800def8 	.word	0x0800def8

08001e1c <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 8001e22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e26:	4831      	ldr	r0, [pc, #196]	; (8001eec <BNO080_receivePacket+0xd0>)
 8001e28:	f7ff fa53 	bl	80012d2 <LL_GPIO_IsInputPinSet>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d101      	bne.n	8001e36 <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 8001e32:	2300      	movs	r3, #0
 8001e34:	e056      	b.n	8001ee4 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 8001e36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e3a:	482d      	ldr	r0, [pc, #180]	; (8001ef0 <BNO080_receivePacket+0xd4>)
 8001e3c:	f7ff fa6c 	bl	8001318 <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 8001e40:	2000      	movs	r0, #0
 8001e42:	f7ff fbd7 	bl	80015f4 <SPI2_SendByte>
 8001e46:	4603      	mov	r3, r0
 8001e48:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 8001e4a:	2000      	movs	r0, #0
 8001e4c:	f7ff fbd2 	bl	80015f4 <SPI2_SendByte>
 8001e50:	4603      	mov	r3, r0
 8001e52:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 8001e54:	2000      	movs	r0, #0
 8001e56:	f7ff fbcd 	bl	80015f4 <SPI2_SendByte>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 8001e5e:	2000      	movs	r0, #0
 8001e60:	f7ff fbc8 	bl	80015f4 <SPI2_SendByte>
 8001e64:	4603      	mov	r3, r0
 8001e66:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 8001e68:	4a22      	ldr	r2, [pc, #136]	; (8001ef4 <BNO080_receivePacket+0xd8>)
 8001e6a:	7b7b      	ldrb	r3, [r7, #13]
 8001e6c:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 8001e6e:	4a21      	ldr	r2, [pc, #132]	; (8001ef4 <BNO080_receivePacket+0xd8>)
 8001e70:	7b3b      	ldrb	r3, [r7, #12]
 8001e72:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8001e74:	4a1f      	ldr	r2, [pc, #124]	; (8001ef4 <BNO080_receivePacket+0xd8>)
 8001e76:	7afb      	ldrb	r3, [r7, #11]
 8001e78:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 8001e7a:	4a1e      	ldr	r2, [pc, #120]	; (8001ef4 <BNO080_receivePacket+0xd8>)
 8001e7c:	7abb      	ldrb	r3, [r7, #10]
 8001e7e:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8001e80:	7b3b      	ldrb	r3, [r7, #12]
 8001e82:	021b      	lsls	r3, r3, #8
 8001e84:	b21a      	sxth	r2, r3
 8001e86:	7b7b      	ldrb	r3, [r7, #13]
 8001e88:	b21b      	sxth	r3, r3
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8001e8e:	893b      	ldrh	r3, [r7, #8]
 8001e90:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001e94:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 8001e96:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d101      	bne.n	8001ea2 <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	e020      	b.n	8001ee4 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8001ea2:	893b      	ldrh	r3, [r7, #8]
 8001ea4:	3b04      	subs	r3, #4
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001eaa:	2300      	movs	r3, #0
 8001eac:	81fb      	strh	r3, [r7, #14]
 8001eae:	e00e      	b.n	8001ece <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 8001eb0:	20ff      	movs	r0, #255	; 0xff
 8001eb2:	f7ff fb9f 	bl	80015f4 <SPI2_SendByte>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 8001eba:	89fb      	ldrh	r3, [r7, #14]
 8001ebc:	2b7f      	cmp	r3, #127	; 0x7f
 8001ebe:	d803      	bhi.n	8001ec8 <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8001ec0:	89fb      	ldrh	r3, [r7, #14]
 8001ec2:	490d      	ldr	r1, [pc, #52]	; (8001ef8 <BNO080_receivePacket+0xdc>)
 8001ec4:	79fa      	ldrb	r2, [r7, #7]
 8001ec6:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001ec8:	89fb      	ldrh	r3, [r7, #14]
 8001eca:	3301      	adds	r3, #1
 8001ecc:	81fb      	strh	r3, [r7, #14]
 8001ece:	89fa      	ldrh	r2, [r7, #14]
 8001ed0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	dbeb      	blt.n	8001eb0 <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8001ed8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001edc:	4804      	ldr	r0, [pc, #16]	; (8001ef0 <BNO080_receivePacket+0xd4>)
 8001ede:	f7ff fa0d 	bl	80012fc <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 8001ee2:	2301      	movs	r3, #1
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40020800 	.word	0x40020800
 8001ef0:	40020400 	.word	0x40020400
 8001ef4:	20000230 	.word	0x20000230
 8001ef8:	20000284 	.word	0x20000284

08001efc <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	4603      	mov	r3, r0
 8001f04:	460a      	mov	r2, r1
 8001f06:	71fb      	strb	r3, [r7, #7]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 8001f0c:	79bb      	ldrb	r3, [r7, #6]
 8001f0e:	3304      	adds	r3, #4
 8001f10:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 8001f12:	f7ff ff5f 	bl	8001dd4 <BNO080_waitForSPI>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	e032      	b.n	8001f86 <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 8001f20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f24:	481a      	ldr	r0, [pc, #104]	; (8001f90 <BNO080_sendPacket+0x94>)
 8001f26:	f7ff f9f7 	bl	8001318 <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 8001f2a:	7bbb      	ldrb	r3, [r7, #14]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff fb61 	bl	80015f4 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 8001f32:	7bbb      	ldrb	r3, [r7, #14]
 8001f34:	121b      	asrs	r3, r3, #8
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff fb5b 	bl	80015f4 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 8001f3e:	79fb      	ldrb	r3, [r7, #7]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff fb57 	bl	80015f4 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	4a12      	ldr	r2, [pc, #72]	; (8001f94 <BNO080_sendPacket+0x98>)
 8001f4a:	5cd2      	ldrb	r2, [r2, r3]
 8001f4c:	1c51      	adds	r1, r2, #1
 8001f4e:	b2c8      	uxtb	r0, r1
 8001f50:	4910      	ldr	r1, [pc, #64]	; (8001f94 <BNO080_sendPacket+0x98>)
 8001f52:	54c8      	strb	r0, [r1, r3]
 8001f54:	4610      	mov	r0, r2
 8001f56:	f7ff fb4d 	bl	80015f4 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	73fb      	strb	r3, [r7, #15]
 8001f5e:	e008      	b.n	8001f72 <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8001f60:	7bfb      	ldrb	r3, [r7, #15]
 8001f62:	4a0d      	ldr	r2, [pc, #52]	; (8001f98 <BNO080_sendPacket+0x9c>)
 8001f64:	5cd3      	ldrb	r3, [r2, r3]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7ff fb44 	bl	80015f4 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8001f6c:	7bfb      	ldrb	r3, [r7, #15]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	73fb      	strb	r3, [r7, #15]
 8001f72:	7bfa      	ldrb	r2, [r7, #15]
 8001f74:	79bb      	ldrb	r3, [r7, #6]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d3f2      	bcc.n	8001f60 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 8001f7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f7e:	4804      	ldr	r0, [pc, #16]	; (8001f90 <BNO080_sendPacket+0x94>)
 8001f80:	f7ff f9bc 	bl	80012fc <LL_GPIO_SetOutputPin>

	return (1);
 8001f84:	2301      	movs	r3, #1
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40020400 	.word	0x40020400
 8001f94:	20000200 	.word	0x20000200
 8001f98:	20000284 	.word	0x20000284

08001f9c <iBus_Check_CHKSUM>:

FSiA6B_iBus iBus;


unsigned char iBus_Check_CHKSUM(unsigned char * data, unsigned char len)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	70fb      	strb	r3, [r7, #3]
	unsigned short chksum = 0xffff;
 8001fa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fac:	81fb      	strh	r3, [r7, #14]

	for(int i = 0;i<len-2;i++)
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60bb      	str	r3, [r7, #8]
 8001fb2:	e00a      	b.n	8001fca <iBus_Check_CHKSUM+0x2e>
	{
		chksum = chksum - data[i];
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	4413      	add	r3, r2
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	89fa      	ldrh	r2, [r7, #14]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	81fb      	strh	r3, [r7, #14]
	for(int i = 0;i<len-2;i++)
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	60bb      	str	r3, [r7, #8]
 8001fca:	78fb      	ldrb	r3, [r7, #3]
 8001fcc:	3b02      	subs	r3, #2
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	dbef      	blt.n	8001fb4 <iBus_Check_CHKSUM+0x18>
	}

	return ((chksum&0x00ff) == data[30]) && ((chksum>>8)==data[31]);
 8001fd4:	89fb      	ldrh	r3, [r7, #14]
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	321e      	adds	r2, #30
 8001fdc:	7812      	ldrb	r2, [r2, #0]
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d10a      	bne.n	8001ff8 <iBus_Check_CHKSUM+0x5c>
 8001fe2:	89fb      	ldrh	r3, [r7, #14]
 8001fe4:	0a1b      	lsrs	r3, r3, #8
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	331f      	adds	r3, #31
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d101      	bne.n	8001ff8 <iBus_Check_CHKSUM+0x5c>
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e000      	b.n	8001ffa <iBus_Check_CHKSUM+0x5e>
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	b2db      	uxtb	r3, r3
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3714      	adds	r7, #20
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <iBus_Parsing>:

void iBus_Parsing(unsigned char* data, FSiA6B_iBus* iBus)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
	iBus->RH = (data[2] | data[3]<<8) & 0x0fff; // 12 
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	3302      	adds	r3, #2
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	b21a      	sxth	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	3303      	adds	r3, #3
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	021b      	lsls	r3, r3, #8
 8002022:	b21b      	sxth	r3, r3
 8002024:	4313      	orrs	r3, r2
 8002026:	b21b      	sxth	r3, r3
 8002028:	b29b      	uxth	r3, r3
 800202a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800202e:	b29a      	uxth	r2, r3
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	801a      	strh	r2, [r3, #0]
	iBus->RV = (data[4] | data[5]<<8) & 0x0fff;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	3304      	adds	r3, #4
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	b21a      	sxth	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	3305      	adds	r3, #5
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	021b      	lsls	r3, r3, #8
 8002044:	b21b      	sxth	r3, r3
 8002046:	4313      	orrs	r3, r2
 8002048:	b21b      	sxth	r3, r3
 800204a:	b29b      	uxth	r3, r3
 800204c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002050:	b29a      	uxth	r2, r3
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	805a      	strh	r2, [r3, #2]
	iBus->LV = (data[6] | data[7]<<8) & 0x0fff;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	3306      	adds	r3, #6
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	b21a      	sxth	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3307      	adds	r3, #7
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	021b      	lsls	r3, r3, #8
 8002066:	b21b      	sxth	r3, r3
 8002068:	4313      	orrs	r3, r2
 800206a:	b21b      	sxth	r3, r3
 800206c:	b29b      	uxth	r3, r3
 800206e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002072:	b29a      	uxth	r2, r3
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	809a      	strh	r2, [r3, #4]
	iBus->LH = (data[8] | data[9]<<8) & 0x0fff;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	3308      	adds	r3, #8
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	b21a      	sxth	r2, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	3309      	adds	r3, #9
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	021b      	lsls	r3, r3, #8
 8002088:	b21b      	sxth	r3, r3
 800208a:	4313      	orrs	r3, r2
 800208c:	b21b      	sxth	r3, r3
 800208e:	b29b      	uxth	r3, r3
 8002090:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002094:	b29a      	uxth	r2, r3
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	80da      	strh	r2, [r3, #6]
	iBus->SwA = (data[10] | data[11]<<8) & 0x0fff;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	330a      	adds	r3, #10
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	b21a      	sxth	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	330b      	adds	r3, #11
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	021b      	lsls	r3, r3, #8
 80020aa:	b21b      	sxth	r3, r3
 80020ac:	4313      	orrs	r3, r2
 80020ae:	b21b      	sxth	r3, r3
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020b6:	b29a      	uxth	r2, r3
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	811a      	strh	r2, [r3, #8]
	iBus->SwB = (data[12] | data[13]<<8) & 0x0fff;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	330c      	adds	r3, #12
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	b21a      	sxth	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	330d      	adds	r3, #13
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	021b      	lsls	r3, r3, #8
 80020cc:	b21b      	sxth	r3, r3
 80020ce:	4313      	orrs	r3, r2
 80020d0:	b21b      	sxth	r3, r3
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020d8:	b29a      	uxth	r2, r3
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	815a      	strh	r2, [r3, #10]
	iBus->SwC = (data[14] | data[15]<<8) & 0x0fff;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	330e      	adds	r3, #14
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	b21a      	sxth	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	330f      	adds	r3, #15
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	021b      	lsls	r3, r3, #8
 80020ee:	b21b      	sxth	r3, r3
 80020f0:	4313      	orrs	r3, r2
 80020f2:	b21b      	sxth	r3, r3
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020fa:	b29a      	uxth	r2, r3
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	819a      	strh	r2, [r3, #12]
	iBus->SwD = (data[16] | data[17]<<8) & 0x0fff;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	3310      	adds	r3, #16
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	b21a      	sxth	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	3311      	adds	r3, #17
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	021b      	lsls	r3, r3, #8
 8002110:	b21b      	sxth	r3, r3
 8002112:	4313      	orrs	r3, r2
 8002114:	b21b      	sxth	r3, r3
 8002116:	b29b      	uxth	r3, r3
 8002118:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800211c:	b29a      	uxth	r2, r3
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	81da      	strh	r2, [r3, #14]
	iBus->VrA = (data[18] | data[19]<<8) & 0x0fff;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	3312      	adds	r3, #18
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	b21a      	sxth	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	3313      	adds	r3, #19
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	021b      	lsls	r3, r3, #8
 8002132:	b21b      	sxth	r3, r3
 8002134:	4313      	orrs	r3, r2
 8002136:	b21b      	sxth	r3, r3
 8002138:	b29b      	uxth	r3, r3
 800213a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800213e:	b29a      	uxth	r2, r3
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	821a      	strh	r2, [r3, #16]
	iBus->VrB = (data[20] | data[21]<<8) & 0x0fff;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3314      	adds	r3, #20
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	b21a      	sxth	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	3315      	adds	r3, #21
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	021b      	lsls	r3, r3, #8
 8002154:	b21b      	sxth	r3, r3
 8002156:	4313      	orrs	r3, r2
 8002158:	b21b      	sxth	r3, r3
 800215a:	b29b      	uxth	r3, r3
 800215c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002160:	b29a      	uxth	r2, r3
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	825a      	strh	r2, [r3, #18]

	iBus->FailSafe = (data[13] >> 4);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	330d      	adds	r3, #13
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	091b      	lsrs	r3, r3, #4
 800216e:	b2da      	uxtb	r2, r3
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	751a      	strb	r2, [r3, #20]
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <iBus_isActiveFailsafe>:
unsigned char iBus_isActiveFailsafe(FSiA6B_iBus* iBus)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
	return iBus->FailSafe != 0;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	7d1b      	ldrb	r3, [r3, #20]
 800218c:	2b00      	cmp	r3, #0
 800218e:	bf14      	ite	ne
 8002190:	2301      	movne	r3, #1
 8002192:	2300      	moveq	r3, #0
 8002194:	b2db      	uxtb	r3, r3
}
 8002196:	4618      	mov	r0, r3
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <LL_SPI_Enable>:
{
 80021a2:	b480      	push	{r7}
 80021a4:	b083      	sub	sp, #12
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	601a      	str	r2, [r3, #0]
}
 80021b6:	bf00      	nop
 80021b8:	370c      	adds	r7, #12
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr

080021c2 <LL_SPI_SetStandard>:
{
 80021c2:	b480      	push	{r7}
 80021c4:	b083      	sub	sp, #12
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
 80021ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f023 0210 	bic.w	r2, r3, #16
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	605a      	str	r2, [r3, #4]
}
 80021dc:	bf00      	nop
 80021de:	370c      	adds	r7, #12
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <LL_SPI_IsActiveFlag_RXNE>:
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f003 0301 	and.w	r3, r3, #1
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d101      	bne.n	8002200 <LL_SPI_IsActiveFlag_RXNE+0x18>
 80021fc:	2301      	movs	r3, #1
 80021fe:	e000      	b.n	8002202 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <LL_SPI_IsActiveFlag_TXE>:
{
 800220e:	b480      	push	{r7}
 8002210:	b083      	sub	sp, #12
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	f003 0302 	and.w	r3, r3, #2
 800221e:	2b02      	cmp	r3, #2
 8002220:	d101      	bne.n	8002226 <LL_SPI_IsActiveFlag_TXE+0x18>
 8002222:	2301      	movs	r3, #1
 8002224:	e000      	b.n	8002228 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8002226:	2300      	movs	r3, #0
}
 8002228:	4618      	mov	r0, r3
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <LL_SPI_ReceiveData8>:
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	330c      	adds	r3, #12
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	b2db      	uxtb	r3, r3
}
 8002244:	4618      	mov	r0, r3
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <LL_SPI_TransmitData8>:
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	460b      	mov	r3, r1
 800225a:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	330c      	adds	r3, #12
 8002260:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	78fa      	ldrb	r2, [r7, #3]
 8002266:	701a      	strb	r2, [r3, #0]
}
 8002268:	bf00      	nop
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <LL_GPIO_IsInputPinSet>:
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	691a      	ldr	r2, [r3, #16]
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	4013      	ands	r3, r2
 8002286:	683a      	ldr	r2, [r7, #0]
 8002288:	429a      	cmp	r2, r3
 800228a:	bf0c      	ite	eq
 800228c:	2301      	moveq	r3, #1
 800228e:	2300      	movne	r3, #0
 8002290:	b2db      	uxtb	r3, r3
}
 8002292:	4618      	mov	r0, r3
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <LL_GPIO_SetOutputPin>:
{
 800229e:	b480      	push	{r7}
 80022a0:	b083      	sub	sp, #12
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
 80022a6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	683a      	ldr	r2, [r7, #0]
 80022ac:	619a      	str	r2, [r3, #24]
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr

080022ba <LL_GPIO_ResetOutputPin>:
{
 80022ba:	b480      	push	{r7}
 80022bc:	b083      	sub	sp, #12
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
 80022c2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	041a      	lsls	r2, r3, #16
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	619a      	str	r2, [r3, #24]
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <LL_AHB1_GRP1_EnableClock>:
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80022e0:	4b08      	ldr	r3, [pc, #32]	; (8002304 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80022e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022e4:	4907      	ldr	r1, [pc, #28]	; (8002304 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80022ec:	4b05      	ldr	r3, [pc, #20]	; (8002304 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80022ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	4013      	ands	r3, r2
 80022f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80022f6:	68fb      	ldr	r3, [r7, #12]
}
 80022f8:	bf00      	nop
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	40023800 	.word	0x40023800

08002308 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002310:	4b08      	ldr	r3, [pc, #32]	; (8002334 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002312:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002314:	4907      	ldr	r1, [pc, #28]	; (8002334 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4313      	orrs	r3, r2
 800231a:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800231c:	4b05      	ldr	r3, [pc, #20]	; (8002334 <LL_APB2_GRP1_EnableClock+0x2c>)
 800231e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4013      	ands	r3, r2
 8002324:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002326:	68fb      	ldr	r3, [r7, #12]
}
 8002328:	bf00      	nop
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	40023800 	.word	0x40023800

08002338 <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b090      	sub	sp, #64	; 0x40
 800233c:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800233e:	f107 0318 	add.w	r3, r7, #24
 8002342:	2228      	movs	r2, #40	; 0x28
 8002344:	2100      	movs	r1, #0
 8002346:	4618      	mov	r0, r3
 8002348:	f008 f946 	bl	800a5d8 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800234c:	463b      	mov	r3, r7
 800234e:	2200      	movs	r2, #0
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	605a      	str	r2, [r3, #4]
 8002354:	609a      	str	r2, [r3, #8]
 8002356:	60da      	str	r2, [r3, #12]
 8002358:	611a      	str	r2, [r3, #16]
 800235a:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 800235c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002360:	f7ff ffd2 	bl	8002308 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002364:	2001      	movs	r0, #1
 8002366:	f7ff ffb7 	bl	80022d8 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800236a:	2004      	movs	r0, #4
 800236c:	f7ff ffb4 	bl	80022d8 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002370:	23e0      	movs	r3, #224	; 0xe0
 8002372:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002374:	2302      	movs	r3, #2
 8002376:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002378:	2303      	movs	r3, #3
 800237a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800237c:	2300      	movs	r3, #0
 800237e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002380:	2300      	movs	r3, #0
 8002382:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002384:	2305      	movs	r3, #5
 8002386:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002388:	463b      	mov	r3, r7
 800238a:	4619      	mov	r1, r3
 800238c:	4825      	ldr	r0, [pc, #148]	; (8002424 <ICM20602_GPIO_SPI_Initialization+0xec>)
 800238e:	f007 f99a 	bl	80096c6 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002392:	2300      	movs	r3, #0
 8002394:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002396:	f44f 7382 	mov.w	r3, #260	; 0x104
 800239a:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800239c:	2300      	movs	r3, #0
 800239e:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80023a0:	2302      	movs	r3, #2
 80023a2:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80023a4:	2301      	movs	r3, #1
 80023a6:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80023a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 80023ae:	2310      	movs	r3, #16
 80023b0:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80023b2:	2300      	movs	r3, #0
 80023b4:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80023b6:	2300      	movs	r3, #0
 80023b8:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 80023ba:	230a      	movs	r3, #10
 80023bc:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 80023be:	f107 0318 	add.w	r3, r7, #24
 80023c2:	4619      	mov	r1, r3
 80023c4:	4818      	ldr	r0, [pc, #96]	; (8002428 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80023c6:	f007 fb4e 	bl	8009a66 <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80023ca:	2100      	movs	r1, #0
 80023cc:	4816      	ldr	r0, [pc, #88]	; (8002428 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80023ce:	f7ff fef8 	bl	80021c2 <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 80023d2:	2110      	movs	r1, #16
 80023d4:	4815      	ldr	r0, [pc, #84]	; (800242c <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80023d6:	f7ff ff70 	bl	80022ba <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 80023da:	2310      	movs	r3, #16
 80023dc:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80023de:	2301      	movs	r3, #1
 80023e0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80023e2:	2303      	movs	r3, #3
 80023e4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80023ea:	2300      	movs	r3, #0
 80023ec:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 80023ee:	463b      	mov	r3, r7
 80023f0:	4619      	mov	r1, r3
 80023f2:	480e      	ldr	r0, [pc, #56]	; (800242c <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80023f4:	f007 f967 	bl	80096c6 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 80023f8:	2320      	movs	r3, #32
 80023fa:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80023fc:	2300      	movs	r3, #0
 80023fe:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002400:	2301      	movs	r3, #1
 8002402:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 8002404:	463b      	mov	r3, r7
 8002406:	4619      	mov	r1, r3
 8002408:	4808      	ldr	r0, [pc, #32]	; (800242c <ICM20602_GPIO_SPI_Initialization+0xf4>)
 800240a:	f007 f95c 	bl	80096c6 <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 800240e:	4806      	ldr	r0, [pc, #24]	; (8002428 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8002410:	f7ff fec7 	bl	80021a2 <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 8002414:	2110      	movs	r1, #16
 8002416:	4805      	ldr	r0, [pc, #20]	; (800242c <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8002418:	f7ff ff41 	bl	800229e <LL_GPIO_SetOutputPin>
}
 800241c:	bf00      	nop
 800241e:	3740      	adds	r7, #64	; 0x40
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40020000 	.word	0x40020000
 8002428:	40013000 	.word	0x40013000
 800242c:	40020800 	.word	0x40020800

08002430 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	4603      	mov	r3, r0
 8002438:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 800243a:	bf00      	nop
 800243c:	480c      	ldr	r0, [pc, #48]	; (8002470 <SPI1_SendByte+0x40>)
 800243e:	f7ff fee6 	bl	800220e <LL_SPI_IsActiveFlag_TXE>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d0f9      	beq.n	800243c <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 8002448:	79fb      	ldrb	r3, [r7, #7]
 800244a:	4619      	mov	r1, r3
 800244c:	4808      	ldr	r0, [pc, #32]	; (8002470 <SPI1_SendByte+0x40>)
 800244e:	f7ff feff 	bl	8002250 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 8002452:	bf00      	nop
 8002454:	4806      	ldr	r0, [pc, #24]	; (8002470 <SPI1_SendByte+0x40>)
 8002456:	f7ff fec7 	bl	80021e8 <LL_SPI_IsActiveFlag_RXNE>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d0f9      	beq.n	8002454 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 8002460:	4803      	ldr	r0, [pc, #12]	; (8002470 <SPI1_SendByte+0x40>)
 8002462:	f7ff fee7 	bl	8002234 <LL_SPI_ReceiveData8>
 8002466:	4603      	mov	r3, r0
}
 8002468:	4618      	mov	r0, r3
 800246a:	3708      	adds	r7, #8
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40013000 	.word	0x40013000

08002474 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 800247e:	2110      	movs	r1, #16
 8002480:	480b      	ldr	r0, [pc, #44]	; (80024b0 <ICM20602_Readbyte+0x3c>)
 8002482:	f7ff ff1a 	bl	80022ba <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800248c:	b2db      	uxtb	r3, r3
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff ffce 	bl	8002430 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8002494:	2000      	movs	r0, #0
 8002496:	f7ff ffcb 	bl	8002430 <SPI1_SendByte>
 800249a:	4603      	mov	r3, r0
 800249c:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 800249e:	2110      	movs	r1, #16
 80024a0:	4803      	ldr	r0, [pc, #12]	; (80024b0 <ICM20602_Readbyte+0x3c>)
 80024a2:	f7ff fefc 	bl	800229e <LL_GPIO_SetOutputPin>
	
	return val;
 80024a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3710      	adds	r7, #16
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40020800 	.word	0x40020800

080024b4 <ICM20602_Readbytes>:

void ICM20602_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 80024b4:	b590      	push	{r4, r7, lr}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	603a      	str	r2, [r7, #0]
 80024be:	71fb      	strb	r3, [r7, #7]
 80024c0:	460b      	mov	r3, r1
 80024c2:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 80024c4:	2300      	movs	r3, #0
 80024c6:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM20602);
 80024c8:	2110      	movs	r1, #16
 80024ca:	4810      	ldr	r0, [pc, #64]	; (800250c <ICM20602_Readbytes+0x58>)
 80024cc:	f7ff fef5 	bl	80022ba <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction. 0x80 = 0b1000 0000
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	4618      	mov	r0, r3
 80024da:	f7ff ffa9 	bl	8002430 <SPI1_SendByte>
	while(i < len)
 80024de:	e009      	b.n	80024f4 <ICM20602_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	1c5a      	adds	r2, r3, #1
 80024e4:	60fa      	str	r2, [r7, #12]
 80024e6:	683a      	ldr	r2, [r7, #0]
 80024e8:	18d4      	adds	r4, r2, r3
 80024ea:	2000      	movs	r0, #0
 80024ec:	f7ff ffa0 	bl	8002430 <SPI1_SendByte>
 80024f0:	4603      	mov	r3, r0
 80024f2:	7023      	strb	r3, [r4, #0]
	while(i < len)
 80024f4:	79bb      	ldrb	r3, [r7, #6]
 80024f6:	68fa      	ldr	r2, [r7, #12]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d3f1      	bcc.n	80024e0 <ICM20602_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM20602);
 80024fc:	2110      	movs	r1, #16
 80024fe:	4803      	ldr	r0, [pc, #12]	; (800250c <ICM20602_Readbytes+0x58>)
 8002500:	f7ff fecd 	bl	800229e <LL_GPIO_SetOutputPin>
}
 8002504:	bf00      	nop
 8002506:	3714      	adds	r7, #20
 8002508:	46bd      	mov	sp, r7
 800250a:	bd90      	pop	{r4, r7, pc}
 800250c:	40020800 	.word	0x40020800

08002510 <ICM20602_Writebyte>:

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	4603      	mov	r3, r0
 8002518:	460a      	mov	r2, r1
 800251a:	71fb      	strb	r3, [r7, #7]
 800251c:	4613      	mov	r3, r2
 800251e:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 8002520:	2110      	movs	r1, #16
 8002522:	480b      	ldr	r0, [pc, #44]	; (8002550 <ICM20602_Writebyte+0x40>)
 8002524:	f7ff fec9 	bl	80022ba <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8002528:	79fb      	ldrb	r3, [r7, #7]
 800252a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800252e:	b2db      	uxtb	r3, r3
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff ff7d 	bl	8002430 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 8002536:	79bb      	ldrb	r3, [r7, #6]
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff ff79 	bl	8002430 <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 800253e:	2110      	movs	r1, #16
 8002540:	4803      	ldr	r0, [pc, #12]	; (8002550 <ICM20602_Writebyte+0x40>)
 8002542:	f7ff feac 	bl	800229e <LL_GPIO_SetOutputPin>
}
 8002546:	bf00      	nop
 8002548:	3708      	adds	r7, #8
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	40020800 	.word	0x40020800

08002554 <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 800255a:	2300      	movs	r3, #0
 800255c:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 800255e:	f107 0308 	add.w	r3, r7, #8
 8002562:	2200      	movs	r2, #0
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 8002568:	463b      	mov	r3, r7
 800256a:	2200      	movs	r2, #0
 800256c:	601a      	str	r2, [r3, #0]
 800256e:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 8002570:	f7ff fee2 	bl	8002338 <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 8002574:	4833      	ldr	r0, [pc, #204]	; (8002644 <ICM20602_Initialization+0xf0>)
 8002576:	f008 fca1 	bl	800aebc <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 800257a:	2075      	movs	r0, #117	; 0x75
 800257c:	f7ff ff7a 	bl	8002474 <ICM20602_Readbyte>
 8002580:	4603      	mov	r3, r0
 8002582:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 8002584:	7bfb      	ldrb	r3, [r7, #15]
 8002586:	2b12      	cmp	r3, #18
 8002588:	d105      	bne.n	8002596 <ICM20602_Initialization+0x42>
	{
		printf("\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 800258a:	7bfb      	ldrb	r3, [r7, #15]
 800258c:	4619      	mov	r1, r3
 800258e:	482e      	ldr	r0, [pc, #184]	; (8002648 <ICM20602_Initialization+0xf4>)
 8002590:	f008 fc94 	bl	800aebc <iprintf>
 8002594:	e012      	b.n	80025bc <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 8002596:	7bfb      	ldrb	r3, [r7, #15]
 8002598:	2b12      	cmp	r3, #18
 800259a:	d00f      	beq.n	80025bc <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 800259c:	2075      	movs	r0, #117	; 0x75
 800259e:	f7ff ff69 	bl	8002474 <ICM20602_Readbyte>
 80025a2:	4603      	mov	r3, r0
 80025a4:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
 80025a8:	2b12      	cmp	r3, #18
 80025aa:	d007      	beq.n	80025bc <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 80025ac:	7bfb      	ldrb	r3, [r7, #15]
 80025ae:	2212      	movs	r2, #18
 80025b0:	4619      	mov	r1, r3
 80025b2:	4826      	ldr	r0, [pc, #152]	; (800264c <ICM20602_Initialization+0xf8>)
 80025b4:	f008 fc82 	bl	800aebc <iprintf>
			return 1; //ERROR
 80025b8:	2301      	movs	r3, #1
 80025ba:	e03f      	b.n	800263c <ICM20602_Initialization+0xe8>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 80025bc:	2180      	movs	r1, #128	; 0x80
 80025be:	206b      	movs	r0, #107	; 0x6b
 80025c0:	f7ff ffa6 	bl	8002510 <ICM20602_Writebyte>
	HAL_Delay(50);
 80025c4:	2032      	movs	r0, #50	; 0x32
 80025c6:	f003 ffd5 	bl	8006574 <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 80025ca:	2101      	movs	r1, #1
 80025cc:	206b      	movs	r0, #107	; 0x6b
 80025ce:	f7ff ff9f 	bl	8002510 <ICM20602_Writebyte>
									//      
	HAL_Delay(50);
 80025d2:	2032      	movs	r0, #50	; 0x32
 80025d4:	f003 ffce 	bl	8006574 <HAL_Delay>

	// PWR_MGMT_2 0x6C
	ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
 80025d8:	2138      	movs	r1, #56	; 0x38
 80025da:	206c      	movs	r0, #108	; 0x6c
 80025dc:	f7ff ff98 	bl	8002510 <ICM20602_Writebyte>
	//ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
	HAL_Delay(50);
 80025e0:	2032      	movs	r0, #50	; 0x32
 80025e2:	f003 ffc7 	bl	8006574 <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 80025e6:	2100      	movs	r1, #0
 80025e8:	2019      	movs	r0, #25
 80025ea:	f7ff ff91 	bl	8002510 <ICM20602_Writebyte>
	HAL_Delay(50);
 80025ee:	2032      	movs	r0, #50	; 0x32
 80025f0:	f003 ffc0 	bl	8006574 <HAL_Delay>
	
	// Gyro DLPF Config
	//ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 80025f4:	2105      	movs	r1, #5
 80025f6:	201a      	movs	r0, #26
 80025f8:	f7ff ff8a 	bl	8002510 <ICM20602_Writebyte>
	HAL_Delay(50);
 80025fc:	2032      	movs	r0, #50	; 0x32
 80025fe:	f003 ffb9 	bl	8006574 <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 8002602:	2118      	movs	r1, #24
 8002604:	201b      	movs	r0, #27
 8002606:	f7ff ff83 	bl	8002510 <ICM20602_Writebyte>
	HAL_Delay(50);
 800260a:	2032      	movs	r0, #50	; 0x32
 800260c:	f003 ffb2 	bl	8006574 <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 8002610:	2118      	movs	r1, #24
 8002612:	201c      	movs	r0, #28
 8002614:	f7ff ff7c 	bl	8002510 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002618:	2032      	movs	r0, #50	; 0x32
 800261a:	f003 ffab 	bl	8006574 <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 800261e:	2103      	movs	r1, #3
 8002620:	201d      	movs	r0, #29
 8002622:	f7ff ff75 	bl	8002510 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002626:	2032      	movs	r0, #50	; 0x32
 8002628:	f003 ffa4 	bl	8006574 <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 800262c:	2101      	movs	r1, #1
 800262e:	2038      	movs	r0, #56	; 0x38
 8002630:	f7ff ff6e 	bl	8002510 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002634:	2032      	movs	r0, #50	; 0x32
 8002636:	f003 ff9d 	bl	8006574 <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 800263a:	2300      	movs	r3, #0
}
 800263c:	4618      	mov	r0, r3
 800263e:	3710      	adds	r7, #16
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	0800df0c 	.word	0x0800df0c
 8002648:	0800df24 	.word	0x0800df24
 800264c:	0800df48 	.word	0x0800df48

08002650 <ICM20602_Get3AxisGyroRawData>:
	gyro[1] = ((data[10] << 8) | data[11]);
	gyro[2] = ((data[12] << 8) | data[13]);
}

void ICM20602_Get3AxisGyroRawData(short* gyro)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
	unsigned char data[6];
	ICM20602_Readbytes(GYRO_XOUT_H, 6, data);
 8002658:	f107 0308 	add.w	r3, r7, #8
 800265c:	461a      	mov	r2, r3
 800265e:	2106      	movs	r1, #6
 8002660:	2043      	movs	r0, #67	; 0x43
 8002662:	f7ff ff27 	bl	80024b4 <ICM20602_Readbytes>
	
	gyro[0] = ((data[0] << 8) | data[1]);
 8002666:	7a3b      	ldrb	r3, [r7, #8]
 8002668:	021b      	lsls	r3, r3, #8
 800266a:	b21a      	sxth	r2, r3
 800266c:	7a7b      	ldrb	r3, [r7, #9]
 800266e:	b21b      	sxth	r3, r3
 8002670:	4313      	orrs	r3, r2
 8002672:	b21a      	sxth	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	801a      	strh	r2, [r3, #0]
	gyro[1] = ((data[2] << 8) | data[3]);
 8002678:	7abb      	ldrb	r3, [r7, #10]
 800267a:	021b      	lsls	r3, r3, #8
 800267c:	b219      	sxth	r1, r3
 800267e:	7afb      	ldrb	r3, [r7, #11]
 8002680:	b21a      	sxth	r2, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	3302      	adds	r3, #2
 8002686:	430a      	orrs	r2, r1
 8002688:	b212      	sxth	r2, r2
 800268a:	801a      	strh	r2, [r3, #0]
	gyro[2] = ((data[4] << 8) | data[5]);
 800268c:	7b3b      	ldrb	r3, [r7, #12]
 800268e:	021b      	lsls	r3, r3, #8
 8002690:	b219      	sxth	r1, r3
 8002692:	7b7b      	ldrb	r3, [r7, #13]
 8002694:	b21a      	sxth	r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	3304      	adds	r3, #4
 800269a:	430a      	orrs	r2, r1
 800269c:	b212      	sxth	r2, r2
 800269e:	801a      	strh	r2, [r3, #0]
}
 80026a0:	bf00      	nop
 80026a2:	3710      	adds	r7, #16
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <ICM20602_DataReady>:
	accel[1] = ((data[2] << 8) | data[3]);
	accel[2] = ((data[4] << 8) | data[5]);
}

int ICM20602_DataReady(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(ICM20602_INT_PORT, ICM20602_INT_PIN);
 80026ac:	2120      	movs	r1, #32
 80026ae:	4803      	ldr	r0, [pc, #12]	; (80026bc <ICM20602_DataReady+0x14>)
 80026b0:	f7ff fde0 	bl	8002274 <LL_GPIO_IsInputPinSet>
 80026b4:	4603      	mov	r3, r0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	40020800 	.word	0x40020800

080026c0 <Double_Roll_Pitch_PID_Calculation>:
#define DT 0.002f
#define OUTER_DERIV_FILT_ENABLE 1
#define INNER_DERIV_FILT_ENABLE 1

void Double_Roll_Pitch_PID_Calculation(PIDDouble* axis, float set_point_angle, float angle/*BNO080 Rotation Angle*/, float rate/*ICM-20602 Angular Rate*/)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b085      	sub	sp, #20
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	ed87 0a02 	vstr	s0, [r7, #8]
 80026cc:	edc7 0a01 	vstr	s1, [r7, #4]
 80026d0:	ed87 1a00 	vstr	s2, [r7]
	/*********** Double PID Outer Begin (Roll and Pitch Angular Position Control) *************/
	axis->out.reference = set_point_angle;	//Set point of outer PID control
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	68ba      	ldr	r2, [r7, #8]
 80026d8:	645a      	str	r2, [r3, #68]	; 0x44
	axis->out.meas_value = angle;			//BNO080 rotation angle
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	649a      	str	r2, [r3, #72]	; 0x48

	axis->out.error = axis->out.reference - axis->out.meas_value;	//Define error of outer loop
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80026ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	axis->out.p_result = axis->out.error * axis->out.kp;			//Calculate P result of outer loop
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002702:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60

	axis->out.error_sum = axis->out.error_sum + axis->out.error * DT;	//Define summation of outer loop
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002718:	eddf 6a7f 	vldr	s13, [pc, #508]	; 8002918 <Double_Roll_Pitch_PID_Calculation+0x258>
 800271c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002720:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
#define OUT_ERR_SUM_MAX 3500
#define OUT_I_ERR_MIN -OUT_ERR_SUM_MAX
	if(axis->out.error_sum > OUT_ERR_SUM_MAX) axis->out.error_sum = OUT_ERR_SUM_MAX;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002730:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 800291c <Double_Roll_Pitch_PID_Calculation+0x25c>
 8002734:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800273c:	dd03      	ble.n	8002746 <Double_Roll_Pitch_PID_Calculation+0x86>
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	4a77      	ldr	r2, [pc, #476]	; (8002920 <Double_Roll_Pitch_PID_Calculation+0x260>)
 8002742:	655a      	str	r2, [r3, #84]	; 0x54
 8002744:	e00c      	b.n	8002760 <Double_Roll_Pitch_PID_Calculation+0xa0>
	else if(axis->out.error_sum < OUT_I_ERR_MIN) axis->out.error_sum = OUT_I_ERR_MIN;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800274c:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8002924 <Double_Roll_Pitch_PID_Calculation+0x264>
 8002750:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002758:	d502      	bpl.n	8002760 <Double_Roll_Pitch_PID_Calculation+0xa0>
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	4a72      	ldr	r2, [pc, #456]	; (8002928 <Double_Roll_Pitch_PID_Calculation+0x268>)
 800275e:	655a      	str	r2, [r3, #84]	; 0x54
	axis->out.i_result = axis->out.error_sum * axis->out.ki;			//Calculate I result of outer loop
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800276c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

	axis->out.error_deriv = -rate;										//Define derivative of outer loop (rate = ICM-20602 Angular Rate)
 8002776:	edd7 7a00 	vldr	s15, [r7]
 800277a:	eef1 7a67 	vneg.f32	s15, s15
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

#if !OUTER_DERIV_FILT_ENABLE
	axis->out.d_result = axis->out.error_deriv * axis->out.kd;			//Calculate D result of outer loop
#else
	axis->out.error_deriv_filt = axis->out.error_deriv_filt * 0.4f + axis->out.error_deriv * 0.6f;	//filter for derivative
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800278a:	ed9f 7a68 	vldr	s14, [pc, #416]	; 800292c <Double_Roll_Pitch_PID_Calculation+0x26c>
 800278e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002798:	eddf 6a65 	vldr	s13, [pc, #404]	; 8002930 <Double_Roll_Pitch_PID_Calculation+0x270>
 800279c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80027a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	axis->out.d_result = axis->out.error_deriv_filt * axis->out.kd;									//Calculate D result of inner loop
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80027b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
#endif

	axis->out.pid_result = axis->out.p_result + axis->out.i_result + axis->out.d_result;  //Calculate PID result of outer loop
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80027cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80027d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
	/****************************************************************************************/
	
	/************ Double PID Inner Begin (Roll and Pitch Angular Rate Control) **************/
	axis->in.reference = axis->out.pid_result;	//Set point of inner PID control is the PID result of outer loop (for double PID control)
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	60da      	str	r2, [r3, #12]
	axis->in.meas_value = rate;					//ICM-20602 angular rate
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	683a      	ldr	r2, [r7, #0]
 80027ec:	611a      	str	r2, [r3, #16]

	axis->in.error = axis->in.reference - axis->in.meas_value;	//Define error of inner loop
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	ed93 7a03 	vldr	s14, [r3, #12]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	edd3 7a04 	vldr	s15, [r3, #16]
 80027fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	edc3 7a06 	vstr	s15, [r3, #24]
	axis->in.p_result = axis->in.error * axis->in.kp;			//Calculate P result of inner loop
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	ed93 7a06 	vldr	s14, [r3, #24]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	edd3 7a00 	vldr	s15, [r3]
 8002810:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	axis->in.error_sum = axis->in.error_sum + axis->in.error * DT;	//Define summation of inner loop
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	ed93 7a07 	vldr	s14, [r3, #28]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	edd3 7a06 	vldr	s15, [r3, #24]
 8002826:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8002918 <Double_Roll_Pitch_PID_Calculation+0x258>
 800282a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800282e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	edc3 7a07 	vstr	s15, [r3, #28]
#define IN_ERR_SUM_MAX 3500
#define IN_I_ERR_MIN -IN_ERR_SUM_MAX
	if(axis->out.error_sum > IN_ERR_SUM_MAX) axis->out.error_sum = IN_ERR_SUM_MAX;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800283e:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800291c <Double_Roll_Pitch_PID_Calculation+0x25c>
 8002842:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800284a:	dd03      	ble.n	8002854 <Double_Roll_Pitch_PID_Calculation+0x194>
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	4a34      	ldr	r2, [pc, #208]	; (8002920 <Double_Roll_Pitch_PID_Calculation+0x260>)
 8002850:	655a      	str	r2, [r3, #84]	; 0x54
 8002852:	e00c      	b.n	800286e <Double_Roll_Pitch_PID_Calculation+0x1ae>
	else if(axis->out.error_sum < IN_I_ERR_MIN) axis->out.error_sum = IN_I_ERR_MIN;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800285a:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8002924 <Double_Roll_Pitch_PID_Calculation+0x264>
 800285e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002866:	d502      	bpl.n	800286e <Double_Roll_Pitch_PID_Calculation+0x1ae>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	4a2f      	ldr	r2, [pc, #188]	; (8002928 <Double_Roll_Pitch_PID_Calculation+0x268>)
 800286c:	655a      	str	r2, [r3, #84]	; 0x54
	axis->in.i_result = axis->in.error_sum * axis->in.ki;							//Calculate I result of inner loop
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	ed93 7a07 	vldr	s14, [r3, #28]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	edd3 7a01 	vldr	s15, [r3, #4]
 800287a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

	axis->in.error_deriv = -(axis->in.meas_value - axis->in.meas_value_prev) / DT;	//Define derivative of inner loop
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	ed93 7a04 	vldr	s14, [r3, #16]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002890:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002894:	eeb1 7a67 	vneg.f32	s14, s15
 8002898:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8002918 <Double_Roll_Pitch_PID_Calculation+0x258>
 800289c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	edc3 7a08 	vstr	s15, [r3, #32]
	axis->in.meas_value_prev = axis->in.meas_value;									//Refresh value_prev to the latest value
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	691a      	ldr	r2, [r3, #16]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	615a      	str	r2, [r3, #20]

#if !INNER_DERIV_FILT_ENABLE
	axis->in.d_result = axis->in.error_deriv * axis->in.kd;				//Calculate D result of inner loop
#else
	axis->in.error_deriv_filt = axis->in.error_deriv_filt * 0.5f + axis->in.error_deriv * 0.5f;	//filter for derivative
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80028b4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80028b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	edd3 7a08 	vldr	s15, [r3, #32]
 80028c2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80028c6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80028ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	axis->in.d_result = axis->in.error_deriv_filt * axis->in.kd;								//Calculate D result of inner loop
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	edd3 7a02 	vldr	s15, [r3, #8]
 80028e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
#endif
	
	axis->in.pid_result = axis->in.p_result + axis->in.i_result + axis->in.d_result; //Calculate PID result of inner loop
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80028f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002900:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	/****************************************************************************************/
}
 800290a:	bf00      	nop
 800290c:	3714      	adds	r7, #20
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	3b03126f 	.word	0x3b03126f
 800291c:	455ac000 	.word	0x455ac000
 8002920:	455ac000 	.word	0x455ac000
 8002924:	c55ac000 	.word	0xc55ac000
 8002928:	c55ac000 	.word	0xc55ac000
 800292c:	3ecccccd 	.word	0x3ecccccd
 8002930:	3f19999a 	.word	0x3f19999a

08002934 <Single_Yaw_Heading_PID_Calculation>:

void Single_Yaw_Heading_PID_Calculation(PIDSingle* axis, float set_point_angle, float angle/*BNO080 Rotation Angle*/, float rate/*ICM-20602 Angular Rate*/)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002940:	edc7 0a01 	vstr	s1, [r7, #4]
 8002944:	ed87 1a00 	vstr	s2, [r7]
	/*********** Single PID Begin (Yaw Angular Position) *************/
	axis->reference = set_point_angle;	//Set point of yaw heading @ yaw stick is center.
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	68ba      	ldr	r2, [r7, #8]
 800294c:	60da      	str	r2, [r3, #12]
	axis->meas_value = angle;			//Current BNO080_Yaw angle @ yaw stick is center.
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	611a      	str	r2, [r3, #16]

	axis->error = axis->reference - axis->meas_value;	//Define error of yaw angle control
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	ed93 7a03 	vldr	s14, [r3, #12]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002960:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	edc3 7a06 	vstr	s15, [r3, #24]

	if(axis->error > 180.f) axis->error -= 360.f;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002970:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002a58 <Single_Yaw_Heading_PID_Calculation+0x124>
 8002974:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800297c:	dd0a      	ble.n	8002994 <Single_Yaw_Heading_PID_Calculation+0x60>
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	edd3 7a06 	vldr	s15, [r3, #24]
 8002984:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002a5c <Single_Yaw_Heading_PID_Calculation+0x128>
 8002988:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	edc3 7a06 	vstr	s15, [r3, #24]
 8002992:	e013      	b.n	80029bc <Single_Yaw_Heading_PID_Calculation+0x88>
	else if(axis->error < -180.f) axis->error += 360.f;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	edd3 7a06 	vldr	s15, [r3, #24]
 800299a:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8002a60 <Single_Yaw_Heading_PID_Calculation+0x12c>
 800299e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a6:	d509      	bpl.n	80029bc <Single_Yaw_Heading_PID_Calculation+0x88>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	edd3 7a06 	vldr	s15, [r3, #24]
 80029ae:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002a5c <Single_Yaw_Heading_PID_Calculation+0x128>
 80029b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	edc3 7a06 	vstr	s15, [r3, #24]
	
	axis->p_result = axis->error * axis->kp;			//Calculate P result of yaw angle control
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	ed93 7a06 	vldr	s14, [r3, #24]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	edd3 7a00 	vldr	s15, [r3]
 80029c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	axis->error_sum = axis->error_sum + axis->error * DT;	//Define summation of yaw angle control
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	ed93 7a07 	vldr	s14, [r3, #28]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	edd3 7a06 	vldr	s15, [r3, #24]
 80029de:	eddf 6a21 	vldr	s13, [pc, #132]	; 8002a64 <Single_Yaw_Heading_PID_Calculation+0x130>
 80029e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80029e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	edc3 7a07 	vstr	s15, [r3, #28]
	axis->i_result = axis->error_sum * axis->ki;			//Calculate I result of yaw angle control
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	ed93 7a07 	vldr	s14, [r3, #28]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	edd3 7a01 	vldr	s15, [r3, #4]
 80029fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

	axis->error_deriv = -rate;						//Define differentiation of yaw angle control
 8002a06:	edd7 7a00 	vldr	s15, [r7]
 8002a0a:	eef1 7a67 	vneg.f32	s15, s15
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	edc3 7a08 	vstr	s15, [r3, #32]
	axis->d_result = axis->error_deriv * axis->kd;	//Calculate D result of yaw angle control
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	ed93 7a08 	vldr	s14, [r3, #32]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	
	axis->pid_result = axis->p_result + axis->i_result + axis->d_result; //Calculate PID result of yaw angle control
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002a36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002a40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	/***************************************************************/
}
 8002a4a:	bf00      	nop
 8002a4c:	3714      	adds	r7, #20
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	43340000 	.word	0x43340000
 8002a5c:	43b40000 	.word	0x43b40000
 8002a60:	c3340000 	.word	0xc3340000
 8002a64:	3b03126f 	.word	0x3b03126f

08002a68 <Single_Yaw_Rate_PID_Calculation>:

void Single_Yaw_Rate_PID_Calculation(PIDSingle* axis, float set_point_rate, float rate/*ICM-20602 Angular Rate*/)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	ed87 0a02 	vstr	s0, [r7, #8]
 8002a74:	edc7 0a01 	vstr	s1, [r7, #4]
	/*********** Single PID Begin (Yaw Angular Rate Control) *************/
	axis->reference = set_point_rate;	//Set point of yaw heading @ yaw stick is not center.
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	60da      	str	r2, [r3, #12]
	axis->meas_value = rate;			//Current ICM20602.gyro_z @ yaw stick is not center.
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	611a      	str	r2, [r3, #16]

	axis->error = axis->reference - axis->meas_value;	//Define error of yaw rate control
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	ed93 7a03 	vldr	s14, [r3, #12]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002a90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	edc3 7a06 	vstr	s15, [r3, #24]
	axis->p_result = axis->error * axis->kp;			//Calculate P result of yaw rate control
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	ed93 7a06 	vldr	s14, [r3, #24]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	edd3 7a00 	vldr	s15, [r3]
 8002aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	axis->error_sum = axis->error_sum + axis->error * DT;	//Define summation of yaw rate control
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	ed93 7a07 	vldr	s14, [r3, #28]
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	edd3 7a06 	vldr	s15, [r3, #24]
 8002abc:	eddf 6a24 	vldr	s13, [pc, #144]	; 8002b50 <Single_Yaw_Rate_PID_Calculation+0xe8>
 8002ac0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	edc3 7a07 	vstr	s15, [r3, #28]
	axis->i_result = axis->error_sum * axis->ki;			//Calculate I result of yaw rate control
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	ed93 7a07 	vldr	s14, [r3, #28]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ada:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

	axis->error_deriv = -(axis->meas_value - axis->meas_value_prev) / DT;	//Define differentiation of yaw rate control
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	ed93 7a04 	vldr	s14, [r3, #16]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	edd3 7a05 	vldr	s15, [r3, #20]
 8002af0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002af4:	eeb1 7a67 	vneg.f32	s14, s15
 8002af8:	eddf 6a15 	vldr	s13, [pc, #84]	; 8002b50 <Single_Yaw_Rate_PID_Calculation+0xe8>
 8002afc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	edc3 7a08 	vstr	s15, [r3, #32]
	axis->meas_value_prev = axis->meas_value;								//Refresh value_prev to the latest value
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	691a      	ldr	r2, [r3, #16]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	615a      	str	r2, [r3, #20]
	axis->d_result = axis->error_deriv * axis->kd;							//Calculate D result of yaw rate control
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	ed93 7a08 	vldr	s14, [r3, #32]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

	axis->pid_result = axis->p_result + axis->i_result + axis->d_result; //Calculate PID result of yaw control
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002b30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002b3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	/*******************************************************************/
}
 8002b44:	bf00      	nop
 8002b46:	3714      	adds	r7, #20
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr
 8002b50:	3b03126f 	.word	0x3b03126f

08002b54 <Reset_PID_Integrator>:

void Reset_PID_Integrator(PIDSingle* axis)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
	axis->error_sum = 0;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f04f 0200 	mov.w	r2, #0
 8002b62:	61da      	str	r2, [r3, #28]
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <Reset_All_PID_Integrator>:

void Reset_All_PID_Integrator(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
	Reset_PID_Integrator(&roll.in);
 8002b74:	4809      	ldr	r0, [pc, #36]	; (8002b9c <Reset_All_PID_Integrator+0x2c>)
 8002b76:	f7ff ffed 	bl	8002b54 <Reset_PID_Integrator>
	Reset_PID_Integrator(&roll.out);
 8002b7a:	4809      	ldr	r0, [pc, #36]	; (8002ba0 <Reset_All_PID_Integrator+0x30>)
 8002b7c:	f7ff ffea 	bl	8002b54 <Reset_PID_Integrator>
	Reset_PID_Integrator(&pitch.in);
 8002b80:	4808      	ldr	r0, [pc, #32]	; (8002ba4 <Reset_All_PID_Integrator+0x34>)
 8002b82:	f7ff ffe7 	bl	8002b54 <Reset_PID_Integrator>
	Reset_PID_Integrator(&pitch.out);
 8002b86:	4808      	ldr	r0, [pc, #32]	; (8002ba8 <Reset_All_PID_Integrator+0x38>)
 8002b88:	f7ff ffe4 	bl	8002b54 <Reset_PID_Integrator>
	Reset_PID_Integrator(&yaw_heading);
 8002b8c:	4807      	ldr	r0, [pc, #28]	; (8002bac <Reset_All_PID_Integrator+0x3c>)
 8002b8e:	f7ff ffe1 	bl	8002b54 <Reset_PID_Integrator>
	Reset_PID_Integrator(&yaw_rate);
 8002b92:	4807      	ldr	r0, [pc, #28]	; (8002bb0 <Reset_All_PID_Integrator+0x40>)
 8002b94:	f7ff ffde 	bl	8002b54 <Reset_PID_Integrator>
}
 8002b98:	bf00      	nop
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	20000440 	.word	0x20000440
 8002ba0:	20000478 	.word	0x20000478
 8002ba4:	200003d0 	.word	0x200003d0
 8002ba8:	20000408 	.word	0x20000408
 8002bac:	20000398 	.word	0x20000398
 8002bb0:	20000360 	.word	0x20000360

08002bb4 <Quaternion_Update>:
float BNO080_Roll;
float BNO080_Pitch;
float BNO080_Yaw;

void Quaternion_Update(float* q)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b088      	sub	sp, #32
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;
	float norm;

	norm = invSqrt(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);    // normalize quaternion
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	ed93 7a00 	vldr	s14, [r3]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	edd3 7a00 	vldr	s15, [r3]
 8002bc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	3304      	adds	r3, #4
 8002bd0:	edd3 6a00 	vldr	s13, [r3]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	3304      	adds	r3, #4
 8002bd8:	edd3 7a00 	vldr	s15, [r3]
 8002bdc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002be0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	3308      	adds	r3, #8
 8002be8:	edd3 6a00 	vldr	s13, [r3]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	3308      	adds	r3, #8
 8002bf0:	edd3 7a00 	vldr	s15, [r3]
 8002bf4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bf8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	330c      	adds	r3, #12
 8002c00:	edd3 6a00 	vldr	s13, [r3]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	330c      	adds	r3, #12
 8002c08:	edd3 7a00 	vldr	s15, [r3]
 8002c0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c14:	eeb0 0a67 	vmov.f32	s0, s15
 8002c18:	f000 f90e 	bl	8002e38 <invSqrt>
 8002c1c:	ed87 0a07 	vstr	s0, [r7, #28]
	
	q1 = q[0] * norm; //x
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	edd3 7a00 	vldr	s15, [r3]
 8002c26:	ed97 7a07 	vldr	s14, [r7, #28]
 8002c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c2e:	edc7 7a06 	vstr	s15, [r7, #24]
	q2 = q[1] * norm; //y
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	3304      	adds	r3, #4
 8002c36:	edd3 7a00 	vldr	s15, [r3]
 8002c3a:	ed97 7a07 	vldr	s14, [r7, #28]
 8002c3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c42:	edc7 7a05 	vstr	s15, [r7, #20]
	q3 = q[2] * norm; //z
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	3308      	adds	r3, #8
 8002c4a:	edd3 7a00 	vldr	s15, [r3]
 8002c4e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c56:	edc7 7a04 	vstr	s15, [r7, #16]
	q4 = q[3] * norm; //w
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	330c      	adds	r3, #12
 8002c5e:	edd3 7a00 	vldr	s15, [r3]
 8002c62:	ed97 7a07 	vldr	s14, [r7, #28]
 8002c66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c6a:	edc7 7a03 	vstr	s15, [r7, #12]

	BNO080_Pitch = atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8002c6e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002c72:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c76:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c7a:	edd7 6a06 	vldr	s13, [r7, #24]
 8002c7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c8a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c8e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c92:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002c96:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c9a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002c9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ca2:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ca6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002caa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cae:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cb2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002cb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cba:	eef0 0a67 	vmov.f32	s1, s15
 8002cbe:	eeb0 0a66 	vmov.f32	s0, s13
 8002cc2:	f00a fa21 	bl	800d108 <atan2f>
 8002cc6:	eef0 7a40 	vmov.f32	s15, s0
 8002cca:	4b55      	ldr	r3, [pc, #340]	; (8002e20 <Quaternion_Update+0x26c>)
 8002ccc:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  = -asinf(2.0f * (q2*q4 - q1*q3));
 8002cd0:	ed97 7a05 	vldr	s14, [r7, #20]
 8002cd4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cdc:	edd7 6a06 	vldr	s13, [r7, #24]
 8002ce0:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ce4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ce8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cec:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002cf0:	eeb0 0a67 	vmov.f32	s0, s15
 8002cf4:	f00a f9d6 	bl	800d0a4 <asinf>
 8002cf8:	eef0 7a40 	vmov.f32	s15, s0
 8002cfc:	eef1 7a67 	vneg.f32	s15, s15
 8002d00:	4b48      	ldr	r3, [pc, #288]	; (8002e24 <Quaternion_Update+0x270>)
 8002d02:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   = atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 8002d06:	ed97 7a06 	vldr	s14, [r7, #24]
 8002d0a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d12:	edd7 6a04 	vldr	s13, [r7, #16]
 8002d16:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d22:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002d26:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d2a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002d2e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d32:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002d36:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d3a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d3e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002d42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d46:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d4a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002d4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d52:	eef0 0a67 	vmov.f32	s1, s15
 8002d56:	eeb0 0a66 	vmov.f32	s0, s13
 8002d5a:	f00a f9d5 	bl	800d108 <atan2f>
 8002d5e:	eef0 7a40 	vmov.f32	s15, s0
 8002d62:	4b31      	ldr	r3, [pc, #196]	; (8002e28 <Quaternion_Update+0x274>)
 8002d64:	edc3 7a00 	vstr	s15, [r3]

	BNO080_Pitch *= _180_DIV_PI;
 8002d68:	4b2d      	ldr	r3, [pc, #180]	; (8002e20 <Quaternion_Update+0x26c>)
 8002d6a:	edd3 7a00 	vldr	s15, [r3]
 8002d6e:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002e2c <Quaternion_Update+0x278>
 8002d72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d76:	4b2a      	ldr	r3, [pc, #168]	; (8002e20 <Quaternion_Update+0x26c>)
 8002d78:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  *= _180_DIV_PI;
 8002d7c:	4b29      	ldr	r3, [pc, #164]	; (8002e24 <Quaternion_Update+0x270>)
 8002d7e:	edd3 7a00 	vldr	s15, [r3]
 8002d82:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002e2c <Quaternion_Update+0x278>
 8002d86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d8a:	4b26      	ldr	r3, [pc, #152]	; (8002e24 <Quaternion_Update+0x270>)
 8002d8c:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   *= _180_DIV_PI;
 8002d90:	4b25      	ldr	r3, [pc, #148]	; (8002e28 <Quaternion_Update+0x274>)
 8002d92:	edd3 7a00 	vldr	s15, [r3]
 8002d96:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002e2c <Quaternion_Update+0x278>
 8002d9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d9e:	4b22      	ldr	r3, [pc, #136]	; (8002e28 <Quaternion_Update+0x274>)
 8002da0:	edc3 7a00 	vstr	s15, [r3]
	
	if(BNO080_Yaw>=0)
 8002da4:	4b20      	ldr	r3, [pc, #128]	; (8002e28 <Quaternion_Update+0x274>)
 8002da6:	edd3 7a00 	vldr	s15, [r3]
 8002daa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002dae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002db2:	db0a      	blt.n	8002dca <Quaternion_Update+0x216>
		BNO080_Yaw = 360.f - BNO080_Yaw;
 8002db4:	4b1c      	ldr	r3, [pc, #112]	; (8002e28 <Quaternion_Update+0x274>)
 8002db6:	edd3 7a00 	vldr	s15, [r3]
 8002dba:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002e30 <Quaternion_Update+0x27c>
 8002dbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dc2:	4b19      	ldr	r3, [pc, #100]	; (8002e28 <Quaternion_Update+0x274>)
 8002dc4:	edc3 7a00 	vstr	s15, [r3]
 8002dc8:	e007      	b.n	8002dda <Quaternion_Update+0x226>
	else	
		BNO080_Yaw = -BNO080_Yaw;
 8002dca:	4b17      	ldr	r3, [pc, #92]	; (8002e28 <Quaternion_Update+0x274>)
 8002dcc:	edd3 7a00 	vldr	s15, [r3]
 8002dd0:	eef1 7a67 	vneg.f32	s15, s15
 8002dd4:	4b14      	ldr	r3, [pc, #80]	; (8002e28 <Quaternion_Update+0x274>)
 8002dd6:	edc3 7a00 	vstr	s15, [r3]
	
	
	if(BNO080_Pitch>=0)
 8002dda:	4b11      	ldr	r3, [pc, #68]	; (8002e20 <Quaternion_Update+0x26c>)
 8002ddc:	edd3 7a00 	vldr	s15, [r3]
 8002de0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002de8:	db0a      	blt.n	8002e00 <Quaternion_Update+0x24c>
		BNO080_Pitch = 180.f - BNO080_Pitch;
 8002dea:	4b0d      	ldr	r3, [pc, #52]	; (8002e20 <Quaternion_Update+0x26c>)
 8002dec:	edd3 7a00 	vldr	s15, [r3]
 8002df0:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002e34 <Quaternion_Update+0x280>
 8002df4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002df8:	4b09      	ldr	r3, [pc, #36]	; (8002e20 <Quaternion_Update+0x26c>)
 8002dfa:	edc3 7a00 	vstr	s15, [r3]
	else
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
}
 8002dfe:	e00b      	b.n	8002e18 <Quaternion_Update+0x264>
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
 8002e00:	4b07      	ldr	r3, [pc, #28]	; (8002e20 <Quaternion_Update+0x26c>)
 8002e02:	edd3 7a00 	vldr	s15, [r3]
 8002e06:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8002e34 <Quaternion_Update+0x280>
 8002e0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002e0e:	eef1 7a67 	vneg.f32	s15, s15
 8002e12:	4b03      	ldr	r3, [pc, #12]	; (8002e20 <Quaternion_Update+0x26c>)
 8002e14:	edc3 7a00 	vstr	s15, [r3]
}
 8002e18:	bf00      	nop
 8002e1a:	3720      	adds	r7, #32
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	200004b8 	.word	0x200004b8
 8002e24:	200004b0 	.word	0x200004b0
 8002e28:	200004b4 	.word	0x200004b4
 8002e2c:	42652ee1 	.word	0x42652ee1
 8002e30:	43b40000 	.word	0x43b40000
 8002e34:	43340000 	.word	0x43340000

08002e38 <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b087      	sub	sp, #28
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8002e42:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e46:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002e4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e4e:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8002e56:	f107 0310 	add.w	r3, r7, #16
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	105a      	asrs	r2, r3, #1
 8002e62:	4b12      	ldr	r3, [pc, #72]	; (8002eac <invSqrt+0x74>)
 8002e64:	1a9b      	subs	r3, r3, r2
 8002e66:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8002e68:	f107 030c 	add.w	r3, r7, #12
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8002e70:	ed97 7a04 	vldr	s14, [r7, #16]
 8002e74:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e7c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e84:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002e88:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e94:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	ee07 3a90 	vmov	s15, r3
}
 8002e9e:	eeb0 0a67 	vmov.f32	s0, s15
 8002ea2:	371c      	adds	r7, #28
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr
 8002eac:	5f3759df 	.word	0x5f3759df

08002eb0 <LL_GPIO_SetOutputPin>:
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	619a      	str	r2, [r3, #24]
}
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <LL_GPIO_ResetOutputPin>:
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	041a      	lsls	r2, r3, #16
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	619a      	str	r2, [r3, #24]
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
	...

08002eec <LL_AHB1_GRP1_EnableClock>:
{
 8002eec:	b480      	push	{r7}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002ef4:	4b08      	ldr	r3, [pc, #32]	; (8002f18 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002ef6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ef8:	4907      	ldr	r1, [pc, #28]	; (8002f18 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002f00:	4b05      	ldr	r3, [pc, #20]	; (8002f18 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002f02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4013      	ands	r3, r2
 8002f08:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
}
 8002f0c:	bf00      	nop
 8002f0e:	3714      	adds	r7, #20
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	40023800 	.word	0x40023800

08002f1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f22:	463b      	mov	r3, r7
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	605a      	str	r2, [r3, #4]
 8002f2a:	609a      	str	r2, [r3, #8]
 8002f2c:	60da      	str	r2, [r3, #12]
 8002f2e:	611a      	str	r2, [r3, #16]
 8002f30:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002f32:	2004      	movs	r0, #4
 8002f34:	f7ff ffda 	bl	8002eec <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8002f38:	2080      	movs	r0, #128	; 0x80
 8002f3a:	f7ff ffd7 	bl	8002eec <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002f3e:	2001      	movs	r0, #1
 8002f40:	f7ff ffd4 	bl	8002eec <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002f44:	2002      	movs	r0, #2
 8002f46:	f7ff ffd1 	bl	8002eec <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8002f4a:	2008      	movs	r0, #8
 8002f4c:	f7ff ffce 	bl	8002eec <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_13);
 8002f50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002f54:	4828      	ldr	r0, [pc, #160]	; (8002ff8 <MX_GPIO_Init+0xdc>)
 8002f56:	f7ff ffab 	bl	8002eb0 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_4
 8002f5a:	f240 2117 	movw	r1, #535	; 0x217
 8002f5e:	4826      	ldr	r0, [pc, #152]	; (8002ff8 <MX_GPIO_Init+0xdc>)
 8002f60:	f7ff ffb4 	bl	8002ecc <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_9);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12);
 8002f64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002f68:	4824      	ldr	r0, [pc, #144]	; (8002ffc <MX_GPIO_Init+0xe0>)
 8002f6a:	f7ff ffaf 	bl	8002ecc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8002f6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f72:	4823      	ldr	r0, [pc, #140]	; (8003000 <MX_GPIO_Init+0xe4>)
 8002f74:	f7ff ffaa 	bl	8002ecc <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2
 8002f78:	f242 2317 	movw	r3, #8727	; 0x2217
 8002f7c:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_9;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002f82:	2300      	movs	r3, #0
 8002f84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f86:	2300      	movs	r3, #0
 8002f88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f8e:	463b      	mov	r3, r7
 8002f90:	4619      	mov	r1, r3
 8002f92:	4819      	ldr	r0, [pc, #100]	; (8002ff8 <MX_GPIO_Init+0xdc>)
 8002f94:	f006 fb97 	bl	80096c6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_8;
 8002f98:	f44f 7390 	mov.w	r3, #288	; 0x120
 8002f9c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fa6:	463b      	mov	r3, r7
 8002fa8:	4619      	mov	r1, r3
 8002faa:	4813      	ldr	r0, [pc, #76]	; (8002ff8 <MX_GPIO_Init+0xdc>)
 8002fac:	f006 fb8b 	bl	80096c6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8002fb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fb4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fc6:	463b      	mov	r3, r7
 8002fc8:	4619      	mov	r1, r3
 8002fca:	480c      	ldr	r0, [pc, #48]	; (8002ffc <MX_GPIO_Init+0xe0>)
 8002fcc:	f006 fb7b 	bl	80096c6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8002fd0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fd4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fe6:	463b      	mov	r3, r7
 8002fe8:	4619      	mov	r1, r3
 8002fea:	4805      	ldr	r0, [pc, #20]	; (8003000 <MX_GPIO_Init+0xe4>)
 8002fec:	f006 fb6b 	bl	80096c6 <LL_GPIO_Init>

}
 8002ff0:	bf00      	nop
 8002ff2:	3718      	adds	r7, #24
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	40020800 	.word	0x40020800
 8002ffc:	40020400 	.word	0x40020400
 8003000:	40020000 	.word	0x40020000

08003004 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003008:	4b12      	ldr	r3, [pc, #72]	; (8003054 <MX_I2C1_Init+0x50>)
 800300a:	4a13      	ldr	r2, [pc, #76]	; (8003058 <MX_I2C1_Init+0x54>)
 800300c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800300e:	4b11      	ldr	r3, [pc, #68]	; (8003054 <MX_I2C1_Init+0x50>)
 8003010:	4a12      	ldr	r2, [pc, #72]	; (800305c <MX_I2C1_Init+0x58>)
 8003012:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003014:	4b0f      	ldr	r3, [pc, #60]	; (8003054 <MX_I2C1_Init+0x50>)
 8003016:	2200      	movs	r2, #0
 8003018:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800301a:	4b0e      	ldr	r3, [pc, #56]	; (8003054 <MX_I2C1_Init+0x50>)
 800301c:	2200      	movs	r2, #0
 800301e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003020:	4b0c      	ldr	r3, [pc, #48]	; (8003054 <MX_I2C1_Init+0x50>)
 8003022:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003026:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003028:	4b0a      	ldr	r3, [pc, #40]	; (8003054 <MX_I2C1_Init+0x50>)
 800302a:	2200      	movs	r2, #0
 800302c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800302e:	4b09      	ldr	r3, [pc, #36]	; (8003054 <MX_I2C1_Init+0x50>)
 8003030:	2200      	movs	r2, #0
 8003032:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003034:	4b07      	ldr	r3, [pc, #28]	; (8003054 <MX_I2C1_Init+0x50>)
 8003036:	2200      	movs	r2, #0
 8003038:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800303a:	4b06      	ldr	r3, [pc, #24]	; (8003054 <MX_I2C1_Init+0x50>)
 800303c:	2200      	movs	r2, #0
 800303e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003040:	4804      	ldr	r0, [pc, #16]	; (8003054 <MX_I2C1_Init+0x50>)
 8003042:	f003 fdfb 	bl	8006c3c <HAL_I2C_Init>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800304c:	f002 f948 	bl	80052e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003050:	bf00      	nop
 8003052:	bd80      	pop	{r7, pc}
 8003054:	200004bc 	.word	0x200004bc
 8003058:	40005400 	.word	0x40005400
 800305c:	00061a80 	.word	0x00061a80

08003060 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b08a      	sub	sp, #40	; 0x28
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003068:	f107 0314 	add.w	r3, r7, #20
 800306c:	2200      	movs	r2, #0
 800306e:	601a      	str	r2, [r3, #0]
 8003070:	605a      	str	r2, [r3, #4]
 8003072:	609a      	str	r2, [r3, #8]
 8003074:	60da      	str	r2, [r3, #12]
 8003076:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a19      	ldr	r2, [pc, #100]	; (80030e4 <HAL_I2C_MspInit+0x84>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d12c      	bne.n	80030dc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003082:	2300      	movs	r3, #0
 8003084:	613b      	str	r3, [r7, #16]
 8003086:	4b18      	ldr	r3, [pc, #96]	; (80030e8 <HAL_I2C_MspInit+0x88>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308a:	4a17      	ldr	r2, [pc, #92]	; (80030e8 <HAL_I2C_MspInit+0x88>)
 800308c:	f043 0302 	orr.w	r3, r3, #2
 8003090:	6313      	str	r3, [r2, #48]	; 0x30
 8003092:	4b15      	ldr	r3, [pc, #84]	; (80030e8 <HAL_I2C_MspInit+0x88>)
 8003094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	613b      	str	r3, [r7, #16]
 800309c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800309e:	f44f 7340 	mov.w	r3, #768	; 0x300
 80030a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030a4:	2312      	movs	r3, #18
 80030a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a8:	2300      	movs	r3, #0
 80030aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ac:	2303      	movs	r3, #3
 80030ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80030b0:	2304      	movs	r3, #4
 80030b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030b4:	f107 0314 	add.w	r3, r7, #20
 80030b8:	4619      	mov	r1, r3
 80030ba:	480c      	ldr	r0, [pc, #48]	; (80030ec <HAL_I2C_MspInit+0x8c>)
 80030bc:	f003 fc22 	bl	8006904 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80030c0:	2300      	movs	r3, #0
 80030c2:	60fb      	str	r3, [r7, #12]
 80030c4:	4b08      	ldr	r3, [pc, #32]	; (80030e8 <HAL_I2C_MspInit+0x88>)
 80030c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c8:	4a07      	ldr	r2, [pc, #28]	; (80030e8 <HAL_I2C_MspInit+0x88>)
 80030ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80030ce:	6413      	str	r3, [r2, #64]	; 0x40
 80030d0:	4b05      	ldr	r3, [pc, #20]	; (80030e8 <HAL_I2C_MspInit+0x88>)
 80030d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030d8:	60fb      	str	r3, [r7, #12]
 80030da:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80030dc:	bf00      	nop
 80030de:	3728      	adds	r7, #40	; 0x28
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40005400 	.word	0x40005400
 80030e8:	40023800 	.word	0x40023800
 80030ec:	40020400 	.word	0x40020400

080030f0 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f043 0201 	orr.w	r2, r3, #1
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	601a      	str	r2, [r3, #0]
}
 8003104:	bf00      	nop
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a1a      	ldr	r2, [r3, #32]
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	431a      	orrs	r2, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	621a      	str	r2, [r3, #32]
}
 8003126:	bf00      	nop
 8003128:	370c      	adds	r7, #12
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr

08003132 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8003132:	b480      	push	{r7}
 8003134:	b083      	sub	sp, #12
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
 800313a:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a1a      	ldr	r2, [r3, #32]
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	43db      	mvns	r3, r3
 8003144:	401a      	ands	r2, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	621a      	str	r2, [r3, #32]
}
 800314a:	bf00      	nop
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr

08003156 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8003156:	b480      	push	{r7}
 8003158:	b083      	sub	sp, #12
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	f043 0201 	orr.w	r2, r3, #1
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	60da      	str	r2, [r3, #12]
}
 800316a:	bf00      	nop
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr

08003176 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8003176:	b480      	push	{r7}
 8003178:	b083      	sub	sp, #12
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003186:	2b80      	cmp	r3, #128	; 0x80
 8003188:	bf0c      	ite	eq
 800318a:	2301      	moveq	r3, #1
 800318c:	2300      	movne	r3, #0
 800318e:	b2db      	uxtb	r3, r3
}
 8003190:	4618      	mov	r0, r3
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800319c:	b480      	push	{r7}
 800319e:	b089      	sub	sp, #36	; 0x24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	330c      	adds	r3, #12
 80031a8:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	e853 3f00 	ldrex	r3, [r3]
 80031b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	f043 0320 	orr.w	r3, r3, #32
 80031b8:	61fb      	str	r3, [r7, #28]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	330c      	adds	r3, #12
 80031be:	69fa      	ldr	r2, [r7, #28]
 80031c0:	61ba      	str	r2, [r7, #24]
 80031c2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c4:	6979      	ldr	r1, [r7, #20]
 80031c6:	69ba      	ldr	r2, [r7, #24]
 80031c8:	e841 2300 	strex	r3, r2, [r1]
 80031cc:	613b      	str	r3, [r7, #16]
   return(result);
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1e7      	bne.n	80031a4 <LL_USART_EnableIT_RXNE+0x8>
}
 80031d4:	bf00      	nop
 80031d6:	bf00      	nop
 80031d8:	3724      	adds	r7, #36	; 0x24
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr

080031e2 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80031e2:	b480      	push	{r7}
 80031e4:	b083      	sub	sp, #12
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
 80031ea:	460b      	mov	r3, r1
 80031ec:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80031ee:	78fa      	ldrb	r2, [r7, #3]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	605a      	str	r2, [r3, #4]
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <LL_GPIO_SetOutputPin>:
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	683a      	ldr	r2, [r7, #0]
 800320e:	619a      	str	r2, [r3, #24]
}
 8003210:	bf00      	nop
 8003212:	370c      	adds	r7, #12
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <LL_GPIO_ResetOutputPin>:
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	041a      	lsls	r2, r3, #16
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	619a      	str	r2, [r3, #24]
}
 800322e:	bf00      	nop
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr

0800323a <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800323a:	b480      	push	{r7}
 800323c:	b085      	sub	sp, #20
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
 8003242:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	695b      	ldr	r3, [r3, #20]
 8003248:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	4013      	ands	r3, r2
 8003250:	041a      	lsls	r2, r3, #16
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	43d9      	mvns	r1, r3
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	400b      	ands	r3, r1
 800325a:	431a      	orrs	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	619a      	str	r2, [r3, #24]
}
 8003260:	bf00      	nop
 8003262:	3714      	adds	r7, #20
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char* p, int len)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
	for(int i = 0; i<len; i++)
 8003278:	2300      	movs	r3, #0
 800327a:	617b      	str	r3, [r7, #20]
 800327c:	e014      	b.n	80032a8 <_write+0x3c>
	{
		while(!LL_USART_IsActiveFlag_TXE(USART6));
 800327e:	bf00      	nop
 8003280:	480e      	ldr	r0, [pc, #56]	; (80032bc <_write+0x50>)
 8003282:	f7ff ff78 	bl	8003176 <LL_USART_IsActiveFlag_TXE>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d0f9      	beq.n	8003280 <_write+0x14>
		LL_USART_TransmitData8(USART6, *(p+i));
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	68ba      	ldr	r2, [r7, #8]
 8003290:	4413      	add	r3, r2
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	4619      	mov	r1, r3
 8003296:	4809      	ldr	r0, [pc, #36]	; (80032bc <_write+0x50>)
 8003298:	f7ff ffa3 	bl	80031e2 <LL_USART_TransmitData8>
		HAL_Delay(1);
 800329c:	2001      	movs	r0, #1
 800329e:	f003 f969 	bl	8006574 <HAL_Delay>
	for(int i = 0; i<len; i++)
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	3301      	adds	r3, #1
 80032a6:	617b      	str	r3, [r7, #20]
 80032a8:	697a      	ldr	r2, [r7, #20]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	dbe6      	blt.n	800327e <_write+0x12>

	}
	return len;
 80032b0:	687b      	ldr	r3, [r7, #4]
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3718      	adds	r7, #24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	40011400 	.word	0x40011400

080032c0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80032c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80032c4:	b098      	sub	sp, #96	; 0x60
 80032c6:	af04      	add	r7, sp, #16
	/* USER CODE BEGIN 1 */
	float q[4];
	float quatRadianAccuracy;

	float gyro_x_offset = 0;
 80032c8:	f04f 0300 	mov.w	r3, #0
 80032cc:	64fb      	str	r3, [r7, #76]	; 0x4c
	float gyro_y_offset = 0;
 80032ce:	f04f 0300 	mov.w	r3, #0
 80032d2:	64bb      	str	r3, [r7, #72]	; 0x48
	float gyro_z_offset = 0;
 80032d4:	f04f 0300 	mov.w	r3, #0
 80032d8:	647b      	str	r3, [r7, #68]	; 0x44

	float roll_offset = 0;
 80032da:	f04f 0300 	mov.w	r3, #0
 80032de:	643b      	str	r3, [r7, #64]	; 0x40
	float pitch_offset = 0;
 80032e0:	f04f 0300 	mov.w	r3, #0
 80032e4:	63fb      	str	r3, [r7, #60]	; 0x3c




	unsigned char motor_arming_flag = 0;
 80032e6:	2300      	movs	r3, #0
 80032e8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	unsigned short iBus_SwA_Prev = 0;
 80032ec:	2300      	movs	r3, #0
 80032ee:	873b      	strh	r3, [r7, #56]	; 0x38
	unsigned char iBus_rx_cnt = 0;
 80032f0:	2300      	movs	r3, #0
 80032f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80032f6:	f003 f8cb 	bl	8006490 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80032fa:	f001 f805 	bl	8004308 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80032fe:	f7ff fe0d 	bl	8002f1c <MX_GPIO_Init>
	MX_TIM3_Init();
 8003302:	f002 fd01 	bl	8005d08 <MX_TIM3_Init>
	MX_USART6_UART_Init();
 8003306:	f002 ffe9 	bl	80062dc <MX_USART6_UART_Init>
	MX_SPI2_Init();
 800330a:	f002 f89b 	bl	8005444 <MX_SPI2_Init>
	MX_SPI1_Init();
 800330e:	f002 f847 	bl	80053a0 <MX_SPI1_Init>
	MX_UART5_Init();
 8003312:	f002 ff41 	bl	8006198 <MX_UART5_Init>
	MX_TIM5_Init();
 8003316:	f002 fd69 	bl	8005dec <MX_TIM5_Init>
	MX_I2C1_Init();
 800331a:	f7ff fe73 	bl	8003004 <MX_I2C1_Init>
	MX_USART1_UART_Init();
 800331e:	f002 ffb3 	bl	8006288 <MX_USART1_UART_Init>
	MX_TIM7_Init();
 8003322:	f002 fe07 	bl	8005f34 <MX_TIM7_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableCounter(TIM3); //Buzzer
 8003326:	486a      	ldr	r0, [pc, #424]	; (80034d0 <main+0x210>)
 8003328:	f7ff fee2 	bl	80030f0 <LL_TIM_EnableCounter>
	LL_TIM_EnableCounter(TIM7); //1kHz loop
 800332c:	4869      	ldr	r0, [pc, #420]	; (80034d4 <main+0x214>)
 800332e:	f7ff fedf 	bl	80030f0 <LL_TIM_EnableCounter>
	LL_TIM_EnableIT_UPDATE(TIM7);
 8003332:	4868      	ldr	r0, [pc, #416]	; (80034d4 <main+0x214>)
 8003334:	f7ff ff0f 	bl	8003156 <LL_TIM_EnableIT_UPDATE>

	LL_USART_EnableIT_RXNE(USART6); //Debug UART
 8003338:	4867      	ldr	r0, [pc, #412]	; (80034d8 <main+0x218>)
 800333a:	f7ff ff2f 	bl	800319c <LL_USART_EnableIT_RXNE>
	LL_USART_EnableIT_RXNE(UART5); //FS-iA6B
 800333e:	4867      	ldr	r0, [pc, #412]	; (80034dc <main+0x21c>)
 8003340:	f7ff ff2c 	bl	800319c <LL_USART_EnableIT_RXNE>

	LL_TIM_EnableCounter(TIM5); //motor PWM
 8003344:	4866      	ldr	r0, [pc, #408]	; (80034e0 <main+0x220>)
 8003346:	f7ff fed3 	bl	80030f0 <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH1);
 800334a:	2101      	movs	r1, #1
 800334c:	4864      	ldr	r0, [pc, #400]	; (80034e0 <main+0x220>)
 800334e:	f7ff fedf 	bl	8003110 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH2);
 8003352:	2110      	movs	r1, #16
 8003354:	4862      	ldr	r0, [pc, #392]	; (80034e0 <main+0x220>)
 8003356:	f7ff fedb 	bl	8003110 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH3);
 800335a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800335e:	4860      	ldr	r0, [pc, #384]	; (80034e0 <main+0x220>)
 8003360:	f7ff fed6 	bl	8003110 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH4);
 8003364:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003368:	485d      	ldr	r0, [pc, #372]	; (80034e0 <main+0x220>)
 800336a:	f7ff fed1 	bl	8003110 <LL_TIM_CC_EnableChannel>

	HAL_UART_Receive_IT(&huart1, &uart1_rx_data, 1); //Telemetry
 800336e:	2201      	movs	r2, #1
 8003370:	495c      	ldr	r1, [pc, #368]	; (80034e4 <main+0x224>)
 8003372:	485d      	ldr	r0, [pc, #372]	; (80034e8 <main+0x228>)
 8003374:	f005 f9ba 	bl	80086ec <HAL_UART_Receive_IT>

	TIM3->PSC = 1000;
 8003378:	4b55      	ldr	r3, [pc, #340]	; (80034d0 <main+0x210>)
 800337a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800337e:	629a      	str	r2, [r3, #40]	; 0x28
	LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003380:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003384:	4852      	ldr	r0, [pc, #328]	; (80034d0 <main+0x210>)
 8003386:	f7ff fec3 	bl	8003110 <LL_TIM_CC_EnableChannel>
	HAL_Delay(60);
 800338a:	203c      	movs	r0, #60	; 0x3c
 800338c:	f003 f8f2 	bl	8006574 <HAL_Delay>
	LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003390:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003394:	484e      	ldr	r0, [pc, #312]	; (80034d0 <main+0x210>)
 8003396:	f7ff fecc 	bl	8003132 <LL_TIM_CC_DisableChannel>
	HAL_Delay(60);
 800339a:	203c      	movs	r0, #60	; 0x3c
 800339c:	f003 f8ea 	bl	8006574 <HAL_Delay>
	LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80033a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80033a4:	484a      	ldr	r0, [pc, #296]	; (80034d0 <main+0x210>)
 80033a6:	f7ff feb3 	bl	8003110 <LL_TIM_CC_EnableChannel>
	HAL_Delay(60);
 80033aa:	203c      	movs	r0, #60	; 0x3c
 80033ac:	f003 f8e2 	bl	8006574 <HAL_Delay>
	LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80033b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80033b4:	4846      	ldr	r0, [pc, #280]	; (80034d0 <main+0x210>)
 80033b6:	f7ff febc 	bl	8003132 <LL_TIM_CC_DisableChannel>
	HAL_Delay(60);
 80033ba:	203c      	movs	r0, #60	; 0x3c
 80033bc:	f003 f8da 	bl	8006574 <HAL_Delay>


	printf("Checking sensor connection!\n");
 80033c0:	484a      	ldr	r0, [pc, #296]	; (80034ec <main+0x22c>)
 80033c2:	f007 fe01 	bl	800afc8 <puts>
	if(BNO080_Initialization() != 0)
 80033c6:	f7fe f8a1 	bl	800150c <BNO080_Initialization>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d03a      	beq.n	8003446 <main+0x186>
	{
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80033d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80033d4:	483e      	ldr	r0, [pc, #248]	; (80034d0 <main+0x210>)
 80033d6:	f7ff fe9b 	bl	8003110 <LL_TIM_CC_EnableChannel>

		TIM3->PSC = 1000;
 80033da:	4b3d      	ldr	r3, [pc, #244]	; (80034d0 <main+0x210>)
 80033dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033e0:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 80033e2:	2064      	movs	r0, #100	; 0x64
 80033e4:	f003 f8c6 	bl	8006574 <HAL_Delay>
		TIM3->PSC = 1500;
 80033e8:	4b39      	ldr	r3, [pc, #228]	; (80034d0 <main+0x210>)
 80033ea:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80033ee:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 80033f0:	2064      	movs	r0, #100	; 0x64
 80033f2:	f003 f8bf 	bl	8006574 <HAL_Delay>
		TIM3->PSC = 2000;
 80033f6:	4b36      	ldr	r3, [pc, #216]	; (80034d0 <main+0x210>)
 80033f8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80033fc:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 80033fe:	2064      	movs	r0, #100	; 0x64
 8003400:	f003 f8b8 	bl	8006574 <HAL_Delay>

		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003404:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003408:	4831      	ldr	r0, [pc, #196]	; (80034d0 <main+0x210>)
 800340a:	f7ff fe92 	bl	8003132 <LL_TIM_CC_DisableChannel>

		printf("\nBNO080 failed. Program shutting down...");
 800340e:	4838      	ldr	r0, [pc, #224]	; (80034f0 <main+0x230>)
 8003410:	f007 fd54 	bl	800aebc <iprintf>
		while(1)
		{
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003414:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003418:	482d      	ldr	r0, [pc, #180]	; (80034d0 <main+0x210>)
 800341a:	f7ff fe8a 	bl	8003132 <LL_TIM_CC_DisableChannel>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_0);
 800341e:	2101      	movs	r1, #1
 8003420:	4834      	ldr	r0, [pc, #208]	; (80034f4 <main+0x234>)
 8003422:	f7ff ff0a 	bl	800323a <LL_GPIO_TogglePin>
			HAL_Delay(200);
 8003426:	20c8      	movs	r0, #200	; 0xc8
 8003428:	f003 f8a4 	bl	8006574 <HAL_Delay>
			LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800342c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003430:	4827      	ldr	r0, [pc, #156]	; (80034d0 <main+0x210>)
 8003432:	f7ff fe6d 	bl	8003110 <LL_TIM_CC_EnableChannel>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_0);
 8003436:	2101      	movs	r1, #1
 8003438:	482e      	ldr	r0, [pc, #184]	; (80034f4 <main+0x234>)
 800343a:	f7ff fefe 	bl	800323a <LL_GPIO_TogglePin>
			HAL_Delay(200);
 800343e:	20c8      	movs	r0, #200	; 0xc8
 8003440:	f003 f898 	bl	8006574 <HAL_Delay>
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003444:	e7e6      	b.n	8003414 <main+0x154>
		}
	}

	//BNO080_enableRotationVector(2500);
	BNO080_enableGameRotationVector(2500);
 8003446:	f640 10c4 	movw	r0, #2500	; 0x9c4
 800344a:	f7fe fb9e 	bl	8001b8a <BNO080_enableGameRotationVector>

	if(ICM20602_Initialization() !=0 )
 800344e:	f7ff f881 	bl	8002554 <ICM20602_Initialization>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d051      	beq.n	80034fc <main+0x23c>
	{
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4); //Enable Timer Counting
 8003458:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800345c:	481c      	ldr	r0, [pc, #112]	; (80034d0 <main+0x210>)
 800345e:	f7ff fe57 	bl	8003110 <LL_TIM_CC_EnableChannel>

		TIM3->PSC = 1000;
 8003462:	4b1b      	ldr	r3, [pc, #108]	; (80034d0 <main+0x210>)
 8003464:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003468:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 800346a:	2064      	movs	r0, #100	; 0x64
 800346c:	f003 f882 	bl	8006574 <HAL_Delay>
		TIM3->PSC = 1500;
 8003470:	4b17      	ldr	r3, [pc, #92]	; (80034d0 <main+0x210>)
 8003472:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003476:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 8003478:	2064      	movs	r0, #100	; 0x64
 800347a:	f003 f87b 	bl	8006574 <HAL_Delay>
		TIM3->PSC = 2000;
 800347e:	4b14      	ldr	r3, [pc, #80]	; (80034d0 <main+0x210>)
 8003480:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003484:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 8003486:	2064      	movs	r0, #100	; 0x64
 8003488:	f003 f874 	bl	8006574 <HAL_Delay>

		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800348c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003490:	480f      	ldr	r0, [pc, #60]	; (80034d0 <main+0x210>)
 8003492:	f7ff fe4e 	bl	8003132 <LL_TIM_CC_DisableChannel>

		printf("\nICM20602 failed. Program shutting down...");
 8003496:	4818      	ldr	r0, [pc, #96]	; (80034f8 <main+0x238>)
 8003498:	f007 fd10 	bl	800aebc <iprintf>
		while(1)
		{
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800349c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80034a0:	480b      	ldr	r0, [pc, #44]	; (80034d0 <main+0x210>)
 80034a2:	f7ff fe46 	bl	8003132 <LL_TIM_CC_DisableChannel>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_1);
 80034a6:	2102      	movs	r1, #2
 80034a8:	4812      	ldr	r0, [pc, #72]	; (80034f4 <main+0x234>)
 80034aa:	f7ff fec6 	bl	800323a <LL_GPIO_TogglePin>
			HAL_Delay(200);
 80034ae:	20c8      	movs	r0, #200	; 0xc8
 80034b0:	f003 f860 	bl	8006574 <HAL_Delay>
			LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80034b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80034b8:	4805      	ldr	r0, [pc, #20]	; (80034d0 <main+0x210>)
 80034ba:	f7ff fe29 	bl	8003110 <LL_TIM_CC_EnableChannel>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_1);
 80034be:	2102      	movs	r1, #2
 80034c0:	480c      	ldr	r0, [pc, #48]	; (80034f4 <main+0x234>)
 80034c2:	f7ff feba 	bl	800323a <LL_GPIO_TogglePin>
			HAL_Delay(200);
 80034c6:	20c8      	movs	r0, #200	; 0xc8
 80034c8:	f003 f854 	bl	8006574 <HAL_Delay>
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80034cc:	e7e6      	b.n	800349c <main+0x1dc>
 80034ce:	bf00      	nop
 80034d0:	40000400 	.word	0x40000400
 80034d4:	40001400 	.word	0x40001400
 80034d8:	40011400 	.word	0x40011400
 80034dc:	40005000 	.word	0x40005000
 80034e0:	40000c00 	.word	0x40000c00
 80034e4:	2000020e 	.word	0x2000020e
 80034e8:	2000055c 	.word	0x2000055c
 80034ec:	0800df74 	.word	0x0800df74
 80034f0:	0800df90 	.word	0x0800df90
 80034f4:	40020800 	.word	0x40020800
 80034f8:	0800dfbc 	.word	0x0800dfbc
		}
	}

	printf("All sensor OK!\n\n");
 80034fc:	48bd      	ldr	r0, [pc, #756]	; (80037f4 <main+0x534>)
 80034fe:	f007 fd63 	bl	800afc8 <puts>
	//
	//	ICM20602_Writebyte(0x17, (gyro_z_offset*-2)>>8);
	//	ICM20602_Writebyte(0x18, (gyro_z_offset*-2));


	printf("Loading PID Gain...\n");
 8003502:	48bd      	ldr	r0, [pc, #756]	; (80037f8 <main+0x538>)
 8003504:	f007 fd60 	bl	800afc8 <puts>

	/*************Save Initial Gain into EEPROM**************/
	//Roll
	EP_PIDGain_Read(0, &roll.in.kp, &roll.in.ki, &roll.in.kd);
 8003508:	4bbc      	ldr	r3, [pc, #752]	; (80037fc <main+0x53c>)
 800350a:	4abd      	ldr	r2, [pc, #756]	; (8003800 <main+0x540>)
 800350c:	49bd      	ldr	r1, [pc, #756]	; (8003804 <main+0x544>)
 800350e:	2000      	movs	r0, #0
 8003510:	f7fd fdda 	bl	80010c8 <EP_PIDGain_Read>
	Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 0, roll.in.kp, roll.in.ki, roll.in.kd);
 8003514:	4bbb      	ldr	r3, [pc, #748]	; (8003804 <main+0x544>)
 8003516:	edd3 7a00 	vldr	s15, [r3]
 800351a:	4bba      	ldr	r3, [pc, #744]	; (8003804 <main+0x544>)
 800351c:	ed93 7a01 	vldr	s14, [r3, #4]
 8003520:	4bb8      	ldr	r3, [pc, #736]	; (8003804 <main+0x544>)
 8003522:	edd3 6a02 	vldr	s13, [r3, #8]
 8003526:	eeb0 1a66 	vmov.f32	s2, s13
 800352a:	eef0 0a47 	vmov.f32	s1, s14
 800352e:	eeb0 0a67 	vmov.f32	s0, s15
 8003532:	2100      	movs	r1, #0
 8003534:	48b4      	ldr	r0, [pc, #720]	; (8003808 <main+0x548>)
 8003536:	f001 faef 	bl	8004b18 <Encode_Msg_PID_Gain>
	HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 800353a:	230a      	movs	r3, #10
 800353c:	2214      	movs	r2, #20
 800353e:	49b2      	ldr	r1, [pc, #712]	; (8003808 <main+0x548>)
 8003540:	48b2      	ldr	r0, [pc, #712]	; (800380c <main+0x54c>)
 8003542:	f004 fffc 	bl	800853e <HAL_UART_Transmit>

	EP_PIDGain_Read(1, &roll.out.kp, &roll.out.ki, &roll.out.kd);
 8003546:	4bb2      	ldr	r3, [pc, #712]	; (8003810 <main+0x550>)
 8003548:	4ab2      	ldr	r2, [pc, #712]	; (8003814 <main+0x554>)
 800354a:	49b3      	ldr	r1, [pc, #716]	; (8003818 <main+0x558>)
 800354c:	2001      	movs	r0, #1
 800354e:	f7fd fdbb 	bl	80010c8 <EP_PIDGain_Read>
	Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 1, roll.out.kp, roll.out.ki, roll.out.kd);
 8003552:	4bac      	ldr	r3, [pc, #688]	; (8003804 <main+0x544>)
 8003554:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003558:	4baa      	ldr	r3, [pc, #680]	; (8003804 <main+0x544>)
 800355a:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 800355e:	4ba9      	ldr	r3, [pc, #676]	; (8003804 <main+0x544>)
 8003560:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8003564:	eeb0 1a66 	vmov.f32	s2, s13
 8003568:	eef0 0a47 	vmov.f32	s1, s14
 800356c:	eeb0 0a67 	vmov.f32	s0, s15
 8003570:	2101      	movs	r1, #1
 8003572:	48a5      	ldr	r0, [pc, #660]	; (8003808 <main+0x548>)
 8003574:	f001 fad0 	bl	8004b18 <Encode_Msg_PID_Gain>
	HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8003578:	230a      	movs	r3, #10
 800357a:	2214      	movs	r2, #20
 800357c:	49a2      	ldr	r1, [pc, #648]	; (8003808 <main+0x548>)
 800357e:	48a3      	ldr	r0, [pc, #652]	; (800380c <main+0x54c>)
 8003580:	f004 ffdd 	bl	800853e <HAL_UART_Transmit>
	//Pitch
	EP_PIDGain_Read(2, &pitch.in.kp, &pitch.in.ki, &pitch.in.kd);
 8003584:	4ba5      	ldr	r3, [pc, #660]	; (800381c <main+0x55c>)
 8003586:	4aa6      	ldr	r2, [pc, #664]	; (8003820 <main+0x560>)
 8003588:	49a6      	ldr	r1, [pc, #664]	; (8003824 <main+0x564>)
 800358a:	2002      	movs	r0, #2
 800358c:	f7fd fd9c 	bl	80010c8 <EP_PIDGain_Read>
	Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 2, pitch.in.kp, pitch.in.ki, pitch.in.kd);
 8003590:	4ba4      	ldr	r3, [pc, #656]	; (8003824 <main+0x564>)
 8003592:	edd3 7a00 	vldr	s15, [r3]
 8003596:	4ba3      	ldr	r3, [pc, #652]	; (8003824 <main+0x564>)
 8003598:	ed93 7a01 	vldr	s14, [r3, #4]
 800359c:	4ba1      	ldr	r3, [pc, #644]	; (8003824 <main+0x564>)
 800359e:	edd3 6a02 	vldr	s13, [r3, #8]
 80035a2:	eeb0 1a66 	vmov.f32	s2, s13
 80035a6:	eef0 0a47 	vmov.f32	s1, s14
 80035aa:	eeb0 0a67 	vmov.f32	s0, s15
 80035ae:	2102      	movs	r1, #2
 80035b0:	4895      	ldr	r0, [pc, #596]	; (8003808 <main+0x548>)
 80035b2:	f001 fab1 	bl	8004b18 <Encode_Msg_PID_Gain>
	HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 80035b6:	230a      	movs	r3, #10
 80035b8:	2214      	movs	r2, #20
 80035ba:	4993      	ldr	r1, [pc, #588]	; (8003808 <main+0x548>)
 80035bc:	4893      	ldr	r0, [pc, #588]	; (800380c <main+0x54c>)
 80035be:	f004 ffbe 	bl	800853e <HAL_UART_Transmit>

	EP_PIDGain_Read(3, &pitch.out.kp, &pitch.out.ki, &pitch.out.kd);
 80035c2:	4b99      	ldr	r3, [pc, #612]	; (8003828 <main+0x568>)
 80035c4:	4a99      	ldr	r2, [pc, #612]	; (800382c <main+0x56c>)
 80035c6:	499a      	ldr	r1, [pc, #616]	; (8003830 <main+0x570>)
 80035c8:	2003      	movs	r0, #3
 80035ca:	f7fd fd7d 	bl	80010c8 <EP_PIDGain_Read>
	Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 3, pitch.out.kp, pitch.out.ki, pitch.out.kd);
 80035ce:	4b95      	ldr	r3, [pc, #596]	; (8003824 <main+0x564>)
 80035d0:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80035d4:	4b93      	ldr	r3, [pc, #588]	; (8003824 <main+0x564>)
 80035d6:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80035da:	4b92      	ldr	r3, [pc, #584]	; (8003824 <main+0x564>)
 80035dc:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 80035e0:	eeb0 1a66 	vmov.f32	s2, s13
 80035e4:	eef0 0a47 	vmov.f32	s1, s14
 80035e8:	eeb0 0a67 	vmov.f32	s0, s15
 80035ec:	2103      	movs	r1, #3
 80035ee:	4886      	ldr	r0, [pc, #536]	; (8003808 <main+0x548>)
 80035f0:	f001 fa92 	bl	8004b18 <Encode_Msg_PID_Gain>
	HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 80035f4:	230a      	movs	r3, #10
 80035f6:	2214      	movs	r2, #20
 80035f8:	4983      	ldr	r1, [pc, #524]	; (8003808 <main+0x548>)
 80035fa:	4884      	ldr	r0, [pc, #528]	; (800380c <main+0x54c>)
 80035fc:	f004 ff9f 	bl	800853e <HAL_UART_Transmit>
	//Yaw
	EP_PIDGain_Read(4, &yaw_heading.kp, &yaw_heading.ki, &yaw_heading.kd);
 8003600:	4b8c      	ldr	r3, [pc, #560]	; (8003834 <main+0x574>)
 8003602:	4a8d      	ldr	r2, [pc, #564]	; (8003838 <main+0x578>)
 8003604:	498d      	ldr	r1, [pc, #564]	; (800383c <main+0x57c>)
 8003606:	2004      	movs	r0, #4
 8003608:	f7fd fd5e 	bl	80010c8 <EP_PIDGain_Read>
	Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 4, yaw_heading.kp, yaw_heading.ki, yaw_heading.kd);
 800360c:	4b8b      	ldr	r3, [pc, #556]	; (800383c <main+0x57c>)
 800360e:	edd3 7a00 	vldr	s15, [r3]
 8003612:	4b8a      	ldr	r3, [pc, #552]	; (800383c <main+0x57c>)
 8003614:	ed93 7a01 	vldr	s14, [r3, #4]
 8003618:	4b88      	ldr	r3, [pc, #544]	; (800383c <main+0x57c>)
 800361a:	edd3 6a02 	vldr	s13, [r3, #8]
 800361e:	eeb0 1a66 	vmov.f32	s2, s13
 8003622:	eef0 0a47 	vmov.f32	s1, s14
 8003626:	eeb0 0a67 	vmov.f32	s0, s15
 800362a:	2104      	movs	r1, #4
 800362c:	4876      	ldr	r0, [pc, #472]	; (8003808 <main+0x548>)
 800362e:	f001 fa73 	bl	8004b18 <Encode_Msg_PID_Gain>
	HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8003632:	230a      	movs	r3, #10
 8003634:	2214      	movs	r2, #20
 8003636:	4974      	ldr	r1, [pc, #464]	; (8003808 <main+0x548>)
 8003638:	4874      	ldr	r0, [pc, #464]	; (800380c <main+0x54c>)
 800363a:	f004 ff80 	bl	800853e <HAL_UART_Transmit>

	EP_PIDGain_Read(5, &yaw_rate.kp, &yaw_rate.ki, &yaw_rate.kd);
 800363e:	4b80      	ldr	r3, [pc, #512]	; (8003840 <main+0x580>)
 8003640:	4a80      	ldr	r2, [pc, #512]	; (8003844 <main+0x584>)
 8003642:	4981      	ldr	r1, [pc, #516]	; (8003848 <main+0x588>)
 8003644:	2005      	movs	r0, #5
 8003646:	f7fd fd3f 	bl	80010c8 <EP_PIDGain_Read>
	Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 5, yaw_rate.kp, yaw_rate.ki, yaw_rate.kd);
 800364a:	4b7f      	ldr	r3, [pc, #508]	; (8003848 <main+0x588>)
 800364c:	edd3 7a00 	vldr	s15, [r3]
 8003650:	4b7d      	ldr	r3, [pc, #500]	; (8003848 <main+0x588>)
 8003652:	ed93 7a01 	vldr	s14, [r3, #4]
 8003656:	4b7c      	ldr	r3, [pc, #496]	; (8003848 <main+0x588>)
 8003658:	edd3 6a02 	vldr	s13, [r3, #8]
 800365c:	eeb0 1a66 	vmov.f32	s2, s13
 8003660:	eef0 0a47 	vmov.f32	s1, s14
 8003664:	eeb0 0a67 	vmov.f32	s0, s15
 8003668:	2105      	movs	r1, #5
 800366a:	4867      	ldr	r0, [pc, #412]	; (8003808 <main+0x548>)
 800366c:	f001 fa54 	bl	8004b18 <Encode_Msg_PID_Gain>
	HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8003670:	230a      	movs	r3, #10
 8003672:	2214      	movs	r2, #20
 8003674:	4964      	ldr	r1, [pc, #400]	; (8003808 <main+0x548>)
 8003676:	4865      	ldr	r0, [pc, #404]	; (800380c <main+0x54c>)
 8003678:	f004 ff61 	bl	800853e <HAL_UART_Transmit>

	/*Receiver Detection*/
	while(Is_iBus_Received() == 0)
 800367c:	e013      	b.n	80036a6 <main+0x3e6>
	{
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800367e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003682:	4872      	ldr	r0, [pc, #456]	; (800384c <main+0x58c>)
 8003684:	f7ff fd44 	bl	8003110 <LL_TIM_CC_EnableChannel>

		TIM3->PSC = 3000;
 8003688:	4b70      	ldr	r3, [pc, #448]	; (800384c <main+0x58c>)
 800368a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800368e:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(200);
 8003690:	20c8      	movs	r0, #200	; 0xc8
 8003692:	f002 ff6f 	bl	8006574 <HAL_Delay>
		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003696:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800369a:	486c      	ldr	r0, [pc, #432]	; (800384c <main+0x58c>)
 800369c:	f7ff fd49 	bl	8003132 <LL_TIM_CC_DisableChannel>
		HAL_Delay(200);
 80036a0:	20c8      	movs	r0, #200	; 0xc8
 80036a2:	f002 ff67 	bl	8006574 <HAL_Delay>
	while(Is_iBus_Received() == 0)
 80036a6:	f000 fee9 	bl	800447c <Is_iBus_Received>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d0e6      	beq.n	800367e <main+0x3be>
	}

	/**************************ESC Calibration***********************************/
	if(iBus.SwC == 2000)
 80036b0:	4b67      	ldr	r3, [pc, #412]	; (8003850 <main+0x590>)
 80036b2:	899b      	ldrh	r3, [r3, #12]
 80036b4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80036b8:	d148      	bne.n	800374c <main+0x48c>
	{
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80036ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80036be:	4863      	ldr	r0, [pc, #396]	; (800384c <main+0x58c>)
 80036c0:	f7ff fd26 	bl	8003110 <LL_TIM_CC_EnableChannel>

		TIM3->PSC = 1500;
 80036c4:	4b61      	ldr	r3, [pc, #388]	; (800384c <main+0x58c>)
 80036c6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80036ca:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(200);
 80036cc:	20c8      	movs	r0, #200	; 0xc8
 80036ce:	f002 ff51 	bl	8006574 <HAL_Delay>
		TIM3->PSC = 2000;
 80036d2:	4b5e      	ldr	r3, [pc, #376]	; (800384c <main+0x58c>)
 80036d4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80036d8:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(200);
 80036da:	20c8      	movs	r0, #200	; 0xc8
 80036dc:	f002 ff4a 	bl	8006574 <HAL_Delay>
		TIM3->PSC = 1500;
 80036e0:	4b5a      	ldr	r3, [pc, #360]	; (800384c <main+0x58c>)
 80036e2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80036e6:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(200);
 80036e8:	20c8      	movs	r0, #200	; 0xc8
 80036ea:	f002 ff43 	bl	8006574 <HAL_Delay>
		TIM3->PSC = 2000;
 80036ee:	4b57      	ldr	r3, [pc, #348]	; (800384c <main+0x58c>)
 80036f0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80036f4:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(200);
 80036f6:	20c8      	movs	r0, #200	; 0xc8
 80036f8:	f002 ff3c 	bl	8006574 <HAL_Delay>
		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80036fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003700:	4852      	ldr	r0, [pc, #328]	; (800384c <main+0x58c>)
 8003702:	f7ff fd16 	bl	8003132 <LL_TIM_CC_DisableChannel>

		ESC_Calibration();
 8003706:	f000 fe8f 	bl	8004428 <ESC_Calibration>
		while(iBus.SwC != 1000)
 800370a:	e019      	b.n	8003740 <main+0x480>
		{
			Is_iBus_Received();
 800370c:	f000 feb6 	bl	800447c <Is_iBus_Received>
			LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003710:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003714:	484d      	ldr	r0, [pc, #308]	; (800384c <main+0x58c>)
 8003716:	f7ff fcfb 	bl	8003110 <LL_TIM_CC_EnableChannel>

			TIM3->PSC = 1500;
 800371a:	4b4c      	ldr	r3, [pc, #304]	; (800384c <main+0x58c>)
 800371c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003720:	629a      	str	r2, [r3, #40]	; 0x28
			HAL_Delay(200);
 8003722:	20c8      	movs	r0, #200	; 0xc8
 8003724:	f002 ff26 	bl	8006574 <HAL_Delay>
			TIM3->PSC = 2000;
 8003728:	4b48      	ldr	r3, [pc, #288]	; (800384c <main+0x58c>)
 800372a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800372e:	629a      	str	r2, [r3, #40]	; 0x28
			HAL_Delay(200);
 8003730:	20c8      	movs	r0, #200	; 0xc8
 8003732:	f002 ff1f 	bl	8006574 <HAL_Delay>
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003736:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800373a:	4844      	ldr	r0, [pc, #272]	; (800384c <main+0x58c>)
 800373c:	f7ff fcf9 	bl	8003132 <LL_TIM_CC_DisableChannel>
		while(iBus.SwC != 1000)
 8003740:	4b43      	ldr	r3, [pc, #268]	; (8003850 <main+0x590>)
 8003742:	899b      	ldrh	r3, [r3, #12]
 8003744:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003748:	d1e0      	bne.n	800370c <main+0x44c>
 800374a:	e097      	b.n	800387c <main+0x5bc>
		}
	}
	/**************************BNO080 Calibration********************************/
	else if(iBus.SwC == 1500)
 800374c:	4b40      	ldr	r3, [pc, #256]	; (8003850 <main+0x590>)
 800374e:	899b      	ldrh	r3, [r3, #12]
 8003750:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003754:	4293      	cmp	r3, r2
 8003756:	f040 8091 	bne.w	800387c <main+0x5bc>
	{
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4); //Enable Timer Counting
 800375a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800375e:	483b      	ldr	r0, [pc, #236]	; (800384c <main+0x58c>)
 8003760:	f7ff fcd6 	bl	8003110 <LL_TIM_CC_EnableChannel>
		TIM3->PSC = 1500;
 8003764:	4b39      	ldr	r3, [pc, #228]	; (800384c <main+0x58c>)
 8003766:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800376a:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(500);
 800376c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003770:	f002 ff00 	bl	8006574 <HAL_Delay>
		TIM3->PSC = 2000;
 8003774:	4b35      	ldr	r3, [pc, #212]	; (800384c <main+0x58c>)
 8003776:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800377a:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(500);
 800377c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003780:	f002 fef8 	bl	8006574 <HAL_Delay>
		TIM3->PSC = 1500;
 8003784:	4b31      	ldr	r3, [pc, #196]	; (800384c <main+0x58c>)
 8003786:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800378a:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(500);
 800378c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003790:	f002 fef0 	bl	8006574 <HAL_Delay>
		TIM3->PSC = 2000;
 8003794:	4b2d      	ldr	r3, [pc, #180]	; (800384c <main+0x58c>)
 8003796:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800379a:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(500);
 800379c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80037a0:	f002 fee8 	bl	8006574 <HAL_Delay>
		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80037a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80037a8:	4828      	ldr	r0, [pc, #160]	; (800384c <main+0x58c>)
 80037aa:	f7ff fcc2 	bl	8003132 <LL_TIM_CC_DisableChannel>

		BNO080_Calibration();
 80037ae:	f000 fe85 	bl	80044bc <BNO080_Calibration>
		while(iBus.SwC != 1000)
 80037b2:	e019      	b.n	80037e8 <main+0x528>
		{
			Is_iBus_Received();
 80037b4:	f000 fe62 	bl	800447c <Is_iBus_Received>

			LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80037b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80037bc:	4823      	ldr	r0, [pc, #140]	; (800384c <main+0x58c>)
 80037be:	f7ff fca7 	bl	8003110 <LL_TIM_CC_EnableChannel>
			TIM3->PSC = 1500;
 80037c2:	4b22      	ldr	r3, [pc, #136]	; (800384c <main+0x58c>)
 80037c4:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80037c8:	629a      	str	r2, [r3, #40]	; 0x28
			HAL_Delay(200);
 80037ca:	20c8      	movs	r0, #200	; 0xc8
 80037cc:	f002 fed2 	bl	8006574 <HAL_Delay>
			TIM3->PSC = 2000;
 80037d0:	4b1e      	ldr	r3, [pc, #120]	; (800384c <main+0x58c>)
 80037d2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80037d6:	629a      	str	r2, [r3, #40]	; 0x28
			HAL_Delay(200);
 80037d8:	20c8      	movs	r0, #200	; 0xc8
 80037da:	f002 fecb 	bl	8006574 <HAL_Delay>
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80037de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80037e2:	481a      	ldr	r0, [pc, #104]	; (800384c <main+0x58c>)
 80037e4:	f7ff fca5 	bl	8003132 <LL_TIM_CC_DisableChannel>
		while(iBus.SwC != 1000)
 80037e8:	4b19      	ldr	r3, [pc, #100]	; (8003850 <main+0x590>)
 80037ea:	899b      	ldrh	r3, [r3, #12]
 80037ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037f0:	d1e0      	bne.n	80037b4 <main+0x4f4>
		}
	}
	/*********************Check Throttle value is minimum************************/
	while(Is_iBus_Throttle_Min() == 0 || iBus.SwA == 2000)
 80037f2:	e043      	b.n	800387c <main+0x5bc>
 80037f4:	0800dfe8 	.word	0x0800dfe8
 80037f8:	0800dff8 	.word	0x0800dff8
 80037fc:	20000448 	.word	0x20000448
 8003800:	20000444 	.word	0x20000444
 8003804:	20000440 	.word	0x20000440
 8003808:	20000528 	.word	0x20000528
 800380c:	2000055c 	.word	0x2000055c
 8003810:	20000480 	.word	0x20000480
 8003814:	2000047c 	.word	0x2000047c
 8003818:	20000478 	.word	0x20000478
 800381c:	200003d8 	.word	0x200003d8
 8003820:	200003d4 	.word	0x200003d4
 8003824:	200003d0 	.word	0x200003d0
 8003828:	20000410 	.word	0x20000410
 800382c:	2000040c 	.word	0x2000040c
 8003830:	20000408 	.word	0x20000408
 8003834:	200003a0 	.word	0x200003a0
 8003838:	2000039c 	.word	0x2000039c
 800383c:	20000398 	.word	0x20000398
 8003840:	20000368 	.word	0x20000368
 8003844:	20000364 	.word	0x20000364
 8003848:	20000360 	.word	0x20000360
 800384c:	40000400 	.word	0x40000400
 8003850:	20000314 	.word	0x20000314
	{
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003854:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003858:	4850      	ldr	r0, [pc, #320]	; (800399c <main+0x6dc>)
 800385a:	f7ff fc59 	bl	8003110 <LL_TIM_CC_EnableChannel>

		TIM3->PSC = 1000;
 800385e:	4b4f      	ldr	r3, [pc, #316]	; (800399c <main+0x6dc>)
 8003860:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003864:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(70);
 8003866:	2046      	movs	r0, #70	; 0x46
 8003868:	f002 fe84 	bl	8006574 <HAL_Delay>
		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800386c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003870:	484a      	ldr	r0, [pc, #296]	; (800399c <main+0x6dc>)
 8003872:	f7ff fc5e 	bl	8003132 <LL_TIM_CC_DisableChannel>
		HAL_Delay(70);
 8003876:	2046      	movs	r0, #70	; 0x46
 8003878:	f002 fe7c 	bl	8006574 <HAL_Delay>
	while(Is_iBus_Throttle_Min() == 0 || iBus.SwA == 2000)
 800387c:	f000 fdae 	bl	80043dc <Is_iBus_Throttle_Min>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d0e6      	beq.n	8003854 <main+0x594>
 8003886:	4b46      	ldr	r3, [pc, #280]	; (80039a0 <main+0x6e0>)
 8003888:	891b      	ldrh	r3, [r3, #8]
 800388a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800388e:	d0e1      	beq.n	8003854 <main+0x594>
	}

	HAL_Delay(1000);
 8003890:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003894:	f002 fe6e 	bl	8006574 <HAL_Delay>
	/*ICM20602 Offset*/
#define COUNT 25
#define NOTUSE 3
	printf("BNO080\n");
 8003898:	4842      	ldr	r0, [pc, #264]	; (80039a4 <main+0x6e4>)
 800389a:	f007 fb95 	bl	800afc8 <puts>
	for(int i=0; i<COUNT; i++)
 800389e:	2300      	movs	r3, #0
 80038a0:	61fb      	str	r3, [r7, #28]
 80038a2:	e062      	b.n	800396a <main+0x6aa>
	{
		while(!BNO080_dataAvailable());
 80038a4:	bf00      	nop
 80038a6:	f7fd fec7 	bl	8001638 <BNO080_dataAvailable>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d0fa      	beq.n	80038a6 <main+0x5e6>
		q[0] = BNO080_getQuatI();
 80038b0:	f7fe f87c 	bl	80019ac <BNO080_getQuatI>
 80038b4:	eef0 7a40 	vmov.f32	s15, s0
 80038b8:	edc7 7a01 	vstr	s15, [r7, #4]
		q[1] = BNO080_getQuatJ();
 80038bc:	f7fe f88c 	bl	80019d8 <BNO080_getQuatJ>
 80038c0:	eef0 7a40 	vmov.f32	s15, s0
 80038c4:	edc7 7a02 	vstr	s15, [r7, #8]
		q[2] = BNO080_getQuatK();
 80038c8:	f7fe f89c 	bl	8001a04 <BNO080_getQuatK>
 80038cc:	eef0 7a40 	vmov.f32	s15, s0
 80038d0:	edc7 7a03 	vstr	s15, [r7, #12]
		q[3] = BNO080_getQuatReal();
 80038d4:	f7fe f8ac 	bl	8001a30 <BNO080_getQuatReal>
 80038d8:	eef0 7a40 	vmov.f32	s15, s0
 80038dc:	edc7 7a04 	vstr	s15, [r7, #16]
		quatRadianAccuracy = BNO080_getQuatRadianAccuracy();
 80038e0:	f7fe f8bc 	bl	8001a5c <BNO080_getQuatRadianAccuracy>
 80038e4:	ed87 0a05 	vstr	s0, [r7, #20]
		Quaternion_Update(&q[0]);
 80038e8:	1d3b      	adds	r3, r7, #4
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7ff f962 	bl	8002bb4 <Quaternion_Update>

		BNO080_Roll = -BNO080_Roll;
 80038f0:	4b2d      	ldr	r3, [pc, #180]	; (80039a8 <main+0x6e8>)
 80038f2:	edd3 7a00 	vldr	s15, [r3]
 80038f6:	eef1 7a67 	vneg.f32	s15, s15
 80038fa:	4b2b      	ldr	r3, [pc, #172]	; (80039a8 <main+0x6e8>)
 80038fc:	edc3 7a00 	vstr	s15, [r3]
		BNO080_Pitch = -BNO080_Pitch;
 8003900:	4b2a      	ldr	r3, [pc, #168]	; (80039ac <main+0x6ec>)
 8003902:	edd3 7a00 	vldr	s15, [r3]
 8003906:	eef1 7a67 	vneg.f32	s15, s15
 800390a:	4b28      	ldr	r3, [pc, #160]	; (80039ac <main+0x6ec>)
 800390c:	edc3 7a00 	vstr	s15, [r3]

		if(i >= NOTUSE)//first three data is set to 0', 180'
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	2b02      	cmp	r3, #2
 8003914:	dd26      	ble.n	8003964 <main+0x6a4>
		{
			printf("%f\t%f\n",BNO080_Roll,BNO080_Pitch);
 8003916:	4b24      	ldr	r3, [pc, #144]	; (80039a8 <main+0x6e8>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4618      	mov	r0, r3
 800391c:	f7fc fe14 	bl	8000548 <__aeabi_f2d>
 8003920:	4604      	mov	r4, r0
 8003922:	460d      	mov	r5, r1
 8003924:	4b21      	ldr	r3, [pc, #132]	; (80039ac <main+0x6ec>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4618      	mov	r0, r3
 800392a:	f7fc fe0d 	bl	8000548 <__aeabi_f2d>
 800392e:	4602      	mov	r2, r0
 8003930:	460b      	mov	r3, r1
 8003932:	e9cd 2300 	strd	r2, r3, [sp]
 8003936:	4622      	mov	r2, r4
 8003938:	462b      	mov	r3, r5
 800393a:	481d      	ldr	r0, [pc, #116]	; (80039b0 <main+0x6f0>)
 800393c:	f007 fabe 	bl	800aebc <iprintf>
			roll_offset  += BNO080_Roll;
 8003940:	4b19      	ldr	r3, [pc, #100]	; (80039a8 <main+0x6e8>)
 8003942:	edd3 7a00 	vldr	s15, [r3]
 8003946:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800394a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800394e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
			pitch_offset += BNO080_Pitch;
 8003952:	4b16      	ldr	r3, [pc, #88]	; (80039ac <main+0x6ec>)
 8003954:	edd3 7a00 	vldr	s15, [r3]
 8003958:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800395c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003960:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	for(int i=0; i<COUNT; i++)
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	3301      	adds	r3, #1
 8003968:	61fb      	str	r3, [r7, #28]
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	2b18      	cmp	r3, #24
 800396e:	dd99      	ble.n	80038a4 <main+0x5e4>
		}
	}

	roll_offset  /= (COUNT-NOTUSE);
 8003970:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003974:	eef3 6a06 	vmov.f32	s13, #54	; 0x41b00000  22.0
 8003978:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800397c:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	pitch_offset /= (COUNT-NOTUSE);
 8003980:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003984:	eef3 6a06 	vmov.f32	s13, #54	; 0x41b00000  22.0
 8003988:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800398c:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c


	printf("ICM20602\n");
 8003990:	4808      	ldr	r0, [pc, #32]	; (80039b4 <main+0x6f4>)
 8003992:	f007 fb19 	bl	800afc8 <puts>
	for(int i=0; i<COUNT; i++)
 8003996:	2300      	movs	r3, #0
 8003998:	61bb      	str	r3, [r7, #24]
 800399a:	e098      	b.n	8003ace <main+0x80e>
 800399c:	40000400 	.word	0x40000400
 80039a0:	20000314 	.word	0x20000314
 80039a4:	0800e00c 	.word	0x0800e00c
 80039a8:	200004b0 	.word	0x200004b0
 80039ac:	200004b8 	.word	0x200004b8
 80039b0:	0800e014 	.word	0x0800e014
 80039b4:	0800e01c 	.word	0x0800e01c
	{
		while(!ICM20602_DataReady());
 80039b8:	bf00      	nop
 80039ba:	f7fe fe75 	bl	80026a8 <ICM20602_DataReady>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d0fa      	beq.n	80039ba <main+0x6fa>
		ICM20602_Get3AxisGyroRawData(&ICM20602.gyro_x_raw);
 80039c4:	48d0      	ldr	r0, [pc, #832]	; (8003d08 <main+0xa48>)
 80039c6:	f7fe fe43 	bl	8002650 <ICM20602_Get3AxisGyroRawData>

		ICM20602.gyro_x = ICM20602.gyro_x_raw * 2000.f / 32768.f;
 80039ca:	4bd0      	ldr	r3, [pc, #832]	; (8003d0c <main+0xa4c>)
 80039cc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80039d0:	ee07 3a90 	vmov	s15, r3
 80039d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039d8:	ed9f 7acd 	vldr	s14, [pc, #820]	; 8003d10 <main+0xa50>
 80039dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80039e0:	eddf 6acc 	vldr	s13, [pc, #816]	; 8003d14 <main+0xa54>
 80039e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80039e8:	4bc8      	ldr	r3, [pc, #800]	; (8003d0c <main+0xa4c>)
 80039ea:	edc3 7a07 	vstr	s15, [r3, #28]
		ICM20602.gyro_y = ICM20602.gyro_y_raw * 2000.f / 32768.f;
 80039ee:	4bc7      	ldr	r3, [pc, #796]	; (8003d0c <main+0xa4c>)
 80039f0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80039f4:	ee07 3a90 	vmov	s15, r3
 80039f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039fc:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 8003d10 <main+0xa50>
 8003a00:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003a04:	eddf 6ac3 	vldr	s13, [pc, #780]	; 8003d14 <main+0xa54>
 8003a08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a0c:	4bbf      	ldr	r3, [pc, #764]	; (8003d0c <main+0xa4c>)
 8003a0e:	edc3 7a08 	vstr	s15, [r3, #32]
		ICM20602.gyro_z = ICM20602.gyro_z_raw * 2000.f / 32768.f;
 8003a12:	4bbe      	ldr	r3, [pc, #760]	; (8003d0c <main+0xa4c>)
 8003a14:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003a18:	ee07 3a90 	vmov	s15, r3
 8003a1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a20:	ed9f 7abb 	vldr	s14, [pc, #748]	; 8003d10 <main+0xa50>
 8003a24:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003a28:	eddf 6aba 	vldr	s13, [pc, #744]	; 8003d14 <main+0xa54>
 8003a2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a30:	4bb6      	ldr	r3, [pc, #728]	; (8003d0c <main+0xa4c>)
 8003a32:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

		ICM20602.gyro_x = -ICM20602.gyro_x;
 8003a36:	4bb5      	ldr	r3, [pc, #724]	; (8003d0c <main+0xa4c>)
 8003a38:	edd3 7a07 	vldr	s15, [r3, #28]
 8003a3c:	eef1 7a67 	vneg.f32	s15, s15
 8003a40:	4bb2      	ldr	r3, [pc, #712]	; (8003d0c <main+0xa4c>)
 8003a42:	edc3 7a07 	vstr	s15, [r3, #28]
		ICM20602.gyro_z = -ICM20602.gyro_z;
 8003a46:	4bb1      	ldr	r3, [pc, #708]	; (8003d0c <main+0xa4c>)
 8003a48:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003a4c:	eef1 7a67 	vneg.f32	s15, s15
 8003a50:	4bae      	ldr	r3, [pc, #696]	; (8003d0c <main+0xa4c>)
 8003a52:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

		gyro_x_offset += ICM20602.gyro_x;
 8003a56:	4bad      	ldr	r3, [pc, #692]	; (8003d0c <main+0xa4c>)
 8003a58:	edd3 7a07 	vldr	s15, [r3, #28]
 8003a5c:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003a60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a64:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		gyro_y_offset += ICM20602.gyro_y;
 8003a68:	4ba8      	ldr	r3, [pc, #672]	; (8003d0c <main+0xa4c>)
 8003a6a:	edd3 7a08 	vldr	s15, [r3, #32]
 8003a6e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003a72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a76:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
		gyro_z_offset += ICM20602.gyro_z;
 8003a7a:	4ba4      	ldr	r3, [pc, #656]	; (8003d0c <main+0xa4c>)
 8003a7c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003a80:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003a84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a88:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44


		printf("%f\t %f\t %f\n",ICM20602.gyro_x,ICM20602.gyro_y,ICM20602.gyro_z);
 8003a8c:	4b9f      	ldr	r3, [pc, #636]	; (8003d0c <main+0xa4c>)
 8003a8e:	69db      	ldr	r3, [r3, #28]
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7fc fd59 	bl	8000548 <__aeabi_f2d>
 8003a96:	4680      	mov	r8, r0
 8003a98:	4689      	mov	r9, r1
 8003a9a:	4b9c      	ldr	r3, [pc, #624]	; (8003d0c <main+0xa4c>)
 8003a9c:	6a1b      	ldr	r3, [r3, #32]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fc fd52 	bl	8000548 <__aeabi_f2d>
 8003aa4:	4604      	mov	r4, r0
 8003aa6:	460d      	mov	r5, r1
 8003aa8:	4b98      	ldr	r3, [pc, #608]	; (8003d0c <main+0xa4c>)
 8003aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7fc fd4b 	bl	8000548 <__aeabi_f2d>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003aba:	e9cd 4500 	strd	r4, r5, [sp]
 8003abe:	4642      	mov	r2, r8
 8003ac0:	464b      	mov	r3, r9
 8003ac2:	4895      	ldr	r0, [pc, #596]	; (8003d18 <main+0xa58>)
 8003ac4:	f007 f9fa 	bl	800aebc <iprintf>
	for(int i=0; i<COUNT; i++)
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	3301      	adds	r3, #1
 8003acc:	61bb      	str	r3, [r7, #24]
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	2b18      	cmp	r3, #24
 8003ad2:	f77f af71 	ble.w	80039b8 <main+0x6f8>
	}
	gyro_x_offset /= COUNT;
 8003ad6:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003ada:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8003ade:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ae2:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	gyro_y_offset /= COUNT;
 8003ae6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003aea:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8003aee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003af2:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	gyro_z_offset /= COUNT;
 8003af6:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003afa:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8003afe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b02:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
//	roll_offset  = 0.0f;
//	pitch_offset = 0.0f;


	//ready to fly buzzer
	LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003b06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b0a:	4884      	ldr	r0, [pc, #528]	; (8003d1c <main+0xa5c>)
 8003b0c:	f7ff fb00 	bl	8003110 <LL_TIM_CC_EnableChannel>
	TIM3->PSC = 2000;
 8003b10:	4b82      	ldr	r3, [pc, #520]	; (8003d1c <main+0xa5c>)
 8003b12:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003b16:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(100);
 8003b18:	2064      	movs	r0, #100	; 0x64
 8003b1a:	f002 fd2b 	bl	8006574 <HAL_Delay>
	TIM3->PSC = 1500;
 8003b1e:	4b7f      	ldr	r3, [pc, #508]	; (8003d1c <main+0xa5c>)
 8003b20:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003b24:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(100);
 8003b26:	2064      	movs	r0, #100	; 0x64
 8003b28:	f002 fd24 	bl	8006574 <HAL_Delay>
	TIM3->PSC = 1000;
 8003b2c:	4b7b      	ldr	r3, [pc, #492]	; (8003d1c <main+0xa5c>)
 8003b2e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b32:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(100);
 8003b34:	2064      	movs	r0, #100	; 0x64
 8003b36:	f002 fd1d 	bl	8006574 <HAL_Delay>
	LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003b3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b3e:	4877      	ldr	r0, [pc, #476]	; (8003d1c <main+0xa5c>)
 8003b40:	f7ff faf7 	bl	8003132 <LL_TIM_CC_DisableChannel>
	printf("Start\n");
 8003b44:	4876      	ldr	r0, [pc, #472]	; (8003d20 <main+0xa60>)
 8003b46:	f007 fa3f 	bl	800afc8 <puts>
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		Receive_Pid_Gain();
 8003b4a:	f001 f839 	bl	8004bc0 <Receive_Pid_Gain>
		if(tim7_2ms_flag==1)
 8003b4e:	4b75      	ldr	r3, [pc, #468]	; (8003d24 <main+0xa64>)
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	f040 81e5 	bne.w	8003f22 <main+0xc62>
		{
			//printf("%d, %d, %d, %d\n",TIM5->CCR1,TIM5->CCR2,TIM5->CCR3,TIM5->CCR4);
			tim7_2ms_flag = 0;
 8003b58:	4b72      	ldr	r3, [pc, #456]	; (8003d24 <main+0xa64>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	701a      	strb	r2, [r3, #0]
			Double_Roll_Pitch_PID_Calculation(&pitch, (iBus.RV - 1500)*0.07f, BNO080_Pitch, ICM20602.gyro_x);
 8003b5e:	4b72      	ldr	r3, [pc, #456]	; (8003d28 <main+0xa68>)
 8003b60:	885b      	ldrh	r3, [r3, #2]
 8003b62:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8003b66:	ee07 3a90 	vmov	s15, r3
 8003b6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b6e:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8003d2c <main+0xa6c>
 8003b72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b76:	4b6e      	ldr	r3, [pc, #440]	; (8003d30 <main+0xa70>)
 8003b78:	ed93 7a00 	vldr	s14, [r3]
 8003b7c:	4b63      	ldr	r3, [pc, #396]	; (8003d0c <main+0xa4c>)
 8003b7e:	edd3 6a07 	vldr	s13, [r3, #28]
 8003b82:	eeb0 1a66 	vmov.f32	s2, s13
 8003b86:	eef0 0a47 	vmov.f32	s1, s14
 8003b8a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b8e:	4869      	ldr	r0, [pc, #420]	; (8003d34 <main+0xa74>)
 8003b90:	f7fe fd96 	bl	80026c0 <Double_Roll_Pitch_PID_Calculation>
			Double_Roll_Pitch_PID_Calculation(&roll, (iBus.RH - 1500)*0.07f, BNO080_Roll, ICM20602.gyro_y);
 8003b94:	4b64      	ldr	r3, [pc, #400]	; (8003d28 <main+0xa68>)
 8003b96:	881b      	ldrh	r3, [r3, #0]
 8003b98:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8003b9c:	ee07 3a90 	vmov	s15, r3
 8003ba0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ba4:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8003d2c <main+0xa6c>
 8003ba8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bac:	4b62      	ldr	r3, [pc, #392]	; (8003d38 <main+0xa78>)
 8003bae:	ed93 7a00 	vldr	s14, [r3]
 8003bb2:	4b56      	ldr	r3, [pc, #344]	; (8003d0c <main+0xa4c>)
 8003bb4:	edd3 6a08 	vldr	s13, [r3, #32]
 8003bb8:	eeb0 1a66 	vmov.f32	s2, s13
 8003bbc:	eef0 0a47 	vmov.f32	s1, s14
 8003bc0:	eeb0 0a67 	vmov.f32	s0, s15
 8003bc4:	485d      	ldr	r0, [pc, #372]	; (8003d3c <main+0xa7c>)
 8003bc6:	f7fe fd7b 	bl	80026c0 <Double_Roll_Pitch_PID_Calculation>
			if(iBus.LV < 1030 || motor_arming_flag == 0)
 8003bca:	4b57      	ldr	r3, [pc, #348]	; (8003d28 <main+0xa68>)
 8003bcc:	889b      	ldrh	r3, [r3, #4]
 8003bce:	f240 4205 	movw	r2, #1029	; 0x405
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d903      	bls.n	8003bde <main+0x91e>
 8003bd6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <main+0x922>
			{
				Reset_All_PID_Integrator();
 8003bde:	f7fe ffc7 	bl	8002b70 <Reset_All_PID_Integrator>
			}

			if(iBus.LH < 1492 || iBus.LH > 1508)
 8003be2:	4b51      	ldr	r3, [pc, #324]	; (8003d28 <main+0xa68>)
 8003be4:	88db      	ldrh	r3, [r3, #6]
 8003be6:	f240 52d3 	movw	r2, #1491	; 0x5d3
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d906      	bls.n	8003bfc <main+0x93c>
 8003bee:	4b4e      	ldr	r3, [pc, #312]	; (8003d28 <main+0xa68>)
 8003bf0:	88db      	ldrh	r3, [r3, #6]
 8003bf2:	f240 52e4 	movw	r2, #1508	; 0x5e4
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	f240 80e0 	bls.w	8003dbc <main+0xafc>
			{
				yaw_heading_reference = BNO080_Yaw;
 8003bfc:	4b50      	ldr	r3, [pc, #320]	; (8003d40 <main+0xa80>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	623b      	str	r3, [r7, #32]
				Single_Yaw_Rate_PID_Calculation(&yaw_rate, (iBus.LH-1500), ICM20602.gyro_z);
 8003c02:	4b49      	ldr	r3, [pc, #292]	; (8003d28 <main+0xa68>)
 8003c04:	88db      	ldrh	r3, [r3, #6]
 8003c06:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8003c0a:	ee07 3a90 	vmov	s15, r3
 8003c0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c12:	4b3e      	ldr	r3, [pc, #248]	; (8003d0c <main+0xa4c>)
 8003c14:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003c18:	eef0 0a47 	vmov.f32	s1, s14
 8003c1c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c20:	4848      	ldr	r0, [pc, #288]	; (8003d44 <main+0xa84>)
 8003c22:	f7fe ff21 	bl	8002a68 <Single_Yaw_Rate_PID_Calculation>
				ccr1 = CCR_MIN + (iBus.LV - 1000) * (CCR_MAX-CCR_MIN)/1000 - pitch.in.pid_result + roll.in.pid_result -yaw_rate.pid_result;
 8003c26:	4b40      	ldr	r3, [pc, #256]	; (8003d28 <main+0xa68>)
 8003c28:	889b      	ldrh	r3, [r3, #4]
 8003c2a:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8003c2e:	4a46      	ldr	r2, [pc, #280]	; (8003d48 <main+0xa88>)
 8003c30:	fb02 f303 	mul.w	r3, r2, r3
 8003c34:	4a45      	ldr	r2, [pc, #276]	; (8003d4c <main+0xa8c>)
 8003c36:	fb82 1203 	smull	r1, r2, r2, r3
 8003c3a:	1192      	asrs	r2, r2, #6
 8003c3c:	17db      	asrs	r3, r3, #31
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	f503 33a9 	add.w	r3, r3, #86528	; 0x15200
 8003c44:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8003c48:	ee07 3a90 	vmov	s15, r3
 8003c4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c50:	4b38      	ldr	r3, [pc, #224]	; (8003d34 <main+0xa74>)
 8003c52:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003c56:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003c5a:	4b38      	ldr	r3, [pc, #224]	; (8003d3c <main+0xa7c>)
 8003c5c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003c60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c64:	4b37      	ldr	r3, [pc, #220]	; (8003d44 <main+0xa84>)
 8003c66:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003c6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c72:	ee17 3a90 	vmov	r3, s15
 8003c76:	633b      	str	r3, [r7, #48]	; 0x30
				ccr2 = CCR_MIN + (iBus.LV - 1000) * (CCR_MAX-CCR_MIN)/1000 + pitch.in.pid_result + roll.in.pid_result +yaw_rate.pid_result;
 8003c78:	4b2b      	ldr	r3, [pc, #172]	; (8003d28 <main+0xa68>)
 8003c7a:	889b      	ldrh	r3, [r3, #4]
 8003c7c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8003c80:	4a31      	ldr	r2, [pc, #196]	; (8003d48 <main+0xa88>)
 8003c82:	fb02 f303 	mul.w	r3, r2, r3
 8003c86:	4a31      	ldr	r2, [pc, #196]	; (8003d4c <main+0xa8c>)
 8003c88:	fb82 1203 	smull	r1, r2, r2, r3
 8003c8c:	1192      	asrs	r2, r2, #6
 8003c8e:	17db      	asrs	r3, r3, #31
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	f503 33a9 	add.w	r3, r3, #86528	; 0x15200
 8003c96:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8003c9a:	ee07 3a90 	vmov	s15, r3
 8003c9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ca2:	4b24      	ldr	r3, [pc, #144]	; (8003d34 <main+0xa74>)
 8003ca4:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003ca8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003cac:	4b23      	ldr	r3, [pc, #140]	; (8003d3c <main+0xa7c>)
 8003cae:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003cb2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003cb6:	4b23      	ldr	r3, [pc, #140]	; (8003d44 <main+0xa84>)
 8003cb8:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003cbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cc4:	ee17 3a90 	vmov	r3, s15
 8003cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
				ccr3 = CCR_MIN + (iBus.LV - 1000) * (CCR_MAX-CCR_MIN)/1000 + pitch.in.pid_result - roll.in.pid_result -yaw_rate.pid_result;
 8003cca:	4b17      	ldr	r3, [pc, #92]	; (8003d28 <main+0xa68>)
 8003ccc:	889b      	ldrh	r3, [r3, #4]
 8003cce:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8003cd2:	4a1d      	ldr	r2, [pc, #116]	; (8003d48 <main+0xa88>)
 8003cd4:	fb02 f303 	mul.w	r3, r2, r3
 8003cd8:	4a1c      	ldr	r2, [pc, #112]	; (8003d4c <main+0xa8c>)
 8003cda:	fb82 1203 	smull	r1, r2, r2, r3
 8003cde:	1192      	asrs	r2, r2, #6
 8003ce0:	17db      	asrs	r3, r3, #31
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	f503 33a9 	add.w	r3, r3, #86528	; 0x15200
 8003ce8:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8003cec:	ee07 3a90 	vmov	s15, r3
 8003cf0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003cf4:	4b0f      	ldr	r3, [pc, #60]	; (8003d34 <main+0xa74>)
 8003cf6:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003cfa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003cfe:	4b0f      	ldr	r3, [pc, #60]	; (8003d3c <main+0xa7c>)
 8003d00:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003d04:	e024      	b.n	8003d50 <main+0xa90>
 8003d06:	bf00      	nop
 8003d08:	20000340 	.word	0x20000340
 8003d0c:	20000338 	.word	0x20000338
 8003d10:	44fa0000 	.word	0x44fa0000
 8003d14:	47000000 	.word	0x47000000
 8003d18:	0800e028 	.word	0x0800e028
 8003d1c:	40000400 	.word	0x40000400
 8003d20:	0800e034 	.word	0x0800e034
 8003d24:	20000210 	.word	0x20000210
 8003d28:	20000314 	.word	0x20000314
 8003d2c:	3d8f5c29 	.word	0x3d8f5c29
 8003d30:	200004b8 	.word	0x200004b8
 8003d34:	200003d0 	.word	0x200003d0
 8003d38:	200004b0 	.word	0x200004b0
 8003d3c:	20000440 	.word	0x20000440
 8003d40:	200004b4 	.word	0x200004b4
 8003d44:	20000360 	.word	0x20000360
 8003d48:	00013c67 	.word	0x00013c67
 8003d4c:	10624dd3 	.word	0x10624dd3
 8003d50:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d54:	4bba      	ldr	r3, [pc, #744]	; (8004040 <main+0xd80>)
 8003d56:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003d5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d62:	ee17 3a90 	vmov	r3, s15
 8003d66:	62bb      	str	r3, [r7, #40]	; 0x28
				ccr4 = CCR_MIN + (iBus.LV - 1000) * (CCR_MAX-CCR_MIN)/1000 - pitch.in.pid_result - roll.in.pid_result +yaw_rate.pid_result;
 8003d68:	4bb6      	ldr	r3, [pc, #728]	; (8004044 <main+0xd84>)
 8003d6a:	889b      	ldrh	r3, [r3, #4]
 8003d6c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8003d70:	4ab5      	ldr	r2, [pc, #724]	; (8004048 <main+0xd88>)
 8003d72:	fb02 f303 	mul.w	r3, r2, r3
 8003d76:	4ab5      	ldr	r2, [pc, #724]	; (800404c <main+0xd8c>)
 8003d78:	fb82 1203 	smull	r1, r2, r2, r3
 8003d7c:	1192      	asrs	r2, r2, #6
 8003d7e:	17db      	asrs	r3, r3, #31
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	f503 33a9 	add.w	r3, r3, #86528	; 0x15200
 8003d86:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8003d8a:	ee07 3a90 	vmov	s15, r3
 8003d8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d92:	4baf      	ldr	r3, [pc, #700]	; (8004050 <main+0xd90>)
 8003d94:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003d98:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d9c:	4bad      	ldr	r3, [pc, #692]	; (8004054 <main+0xd94>)
 8003d9e:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003da2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003da6:	4ba6      	ldr	r3, [pc, #664]	; (8004040 <main+0xd80>)
 8003da8:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003dac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003db0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003db4:	ee17 3a90 	vmov	r3, s15
 8003db8:	627b      	str	r3, [r7, #36]	; 0x24
 8003dba:	e0b2      	b.n	8003f22 <main+0xc62>
			}
			else
			{
				Single_Yaw_Heading_PID_Calculation(&yaw_heading, yaw_heading_reference, BNO080_Yaw, ICM20602.gyro_z);
 8003dbc:	4ba6      	ldr	r3, [pc, #664]	; (8004058 <main+0xd98>)
 8003dbe:	edd3 7a00 	vldr	s15, [r3]
 8003dc2:	4ba6      	ldr	r3, [pc, #664]	; (800405c <main+0xd9c>)
 8003dc4:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003dc8:	eeb0 1a47 	vmov.f32	s2, s14
 8003dcc:	eef0 0a67 	vmov.f32	s1, s15
 8003dd0:	ed97 0a08 	vldr	s0, [r7, #32]
 8003dd4:	48a2      	ldr	r0, [pc, #648]	; (8004060 <main+0xda0>)
 8003dd6:	f7fe fdad 	bl	8002934 <Single_Yaw_Heading_PID_Calculation>
				ccr1 = CCR_MIN + (iBus.LV - 1000) * (CCR_MAX-CCR_MIN)/1000 - pitch.in.pid_result + roll.in.pid_result -yaw_heading.pid_result;
 8003dda:	4b9a      	ldr	r3, [pc, #616]	; (8004044 <main+0xd84>)
 8003ddc:	889b      	ldrh	r3, [r3, #4]
 8003dde:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8003de2:	4a99      	ldr	r2, [pc, #612]	; (8004048 <main+0xd88>)
 8003de4:	fb02 f303 	mul.w	r3, r2, r3
 8003de8:	4a98      	ldr	r2, [pc, #608]	; (800404c <main+0xd8c>)
 8003dea:	fb82 1203 	smull	r1, r2, r2, r3
 8003dee:	1192      	asrs	r2, r2, #6
 8003df0:	17db      	asrs	r3, r3, #31
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	f503 33a9 	add.w	r3, r3, #86528	; 0x15200
 8003df8:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8003dfc:	ee07 3a90 	vmov	s15, r3
 8003e00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e04:	4b92      	ldr	r3, [pc, #584]	; (8004050 <main+0xd90>)
 8003e06:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003e0a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003e0e:	4b91      	ldr	r3, [pc, #580]	; (8004054 <main+0xd94>)
 8003e10:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003e14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e18:	4b91      	ldr	r3, [pc, #580]	; (8004060 <main+0xda0>)
 8003e1a:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003e1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e26:	ee17 3a90 	vmov	r3, s15
 8003e2a:	633b      	str	r3, [r7, #48]	; 0x30
				ccr2 = CCR_MIN + (iBus.LV - 1000) * (CCR_MAX-CCR_MIN)/1000 + pitch.in.pid_result + roll.in.pid_result +yaw_heading.pid_result;
 8003e2c:	4b85      	ldr	r3, [pc, #532]	; (8004044 <main+0xd84>)
 8003e2e:	889b      	ldrh	r3, [r3, #4]
 8003e30:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8003e34:	4a84      	ldr	r2, [pc, #528]	; (8004048 <main+0xd88>)
 8003e36:	fb02 f303 	mul.w	r3, r2, r3
 8003e3a:	4a84      	ldr	r2, [pc, #528]	; (800404c <main+0xd8c>)
 8003e3c:	fb82 1203 	smull	r1, r2, r2, r3
 8003e40:	1192      	asrs	r2, r2, #6
 8003e42:	17db      	asrs	r3, r3, #31
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	f503 33a9 	add.w	r3, r3, #86528	; 0x15200
 8003e4a:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8003e4e:	ee07 3a90 	vmov	s15, r3
 8003e52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e56:	4b7e      	ldr	r3, [pc, #504]	; (8004050 <main+0xd90>)
 8003e58:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003e5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e60:	4b7c      	ldr	r3, [pc, #496]	; (8004054 <main+0xd94>)
 8003e62:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003e66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e6a:	4b7d      	ldr	r3, [pc, #500]	; (8004060 <main+0xda0>)
 8003e6c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003e70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e78:	ee17 3a90 	vmov	r3, s15
 8003e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
				ccr3 = CCR_MIN + (iBus.LV - 1000) * (CCR_MAX-CCR_MIN)/1000 + pitch.in.pid_result - roll.in.pid_result -yaw_heading.pid_result;
 8003e7e:	4b71      	ldr	r3, [pc, #452]	; (8004044 <main+0xd84>)
 8003e80:	889b      	ldrh	r3, [r3, #4]
 8003e82:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8003e86:	4a70      	ldr	r2, [pc, #448]	; (8004048 <main+0xd88>)
 8003e88:	fb02 f303 	mul.w	r3, r2, r3
 8003e8c:	4a6f      	ldr	r2, [pc, #444]	; (800404c <main+0xd8c>)
 8003e8e:	fb82 1203 	smull	r1, r2, r2, r3
 8003e92:	1192      	asrs	r2, r2, #6
 8003e94:	17db      	asrs	r3, r3, #31
 8003e96:	1ad3      	subs	r3, r2, r3
 8003e98:	f503 33a9 	add.w	r3, r3, #86528	; 0x15200
 8003e9c:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8003ea0:	ee07 3a90 	vmov	s15, r3
 8003ea4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ea8:	4b69      	ldr	r3, [pc, #420]	; (8004050 <main+0xd90>)
 8003eaa:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003eae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003eb2:	4b68      	ldr	r3, [pc, #416]	; (8004054 <main+0xd94>)
 8003eb4:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003eb8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ebc:	4b68      	ldr	r3, [pc, #416]	; (8004060 <main+0xda0>)
 8003ebe:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003ec2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ec6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003eca:	ee17 3a90 	vmov	r3, s15
 8003ece:	62bb      	str	r3, [r7, #40]	; 0x28
				ccr4 = CCR_MIN + (iBus.LV - 1000) * (CCR_MAX-CCR_MIN)/1000 - pitch.in.pid_result - roll.in.pid_result +yaw_heading.pid_result;
 8003ed0:	4b5c      	ldr	r3, [pc, #368]	; (8004044 <main+0xd84>)
 8003ed2:	889b      	ldrh	r3, [r3, #4]
 8003ed4:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8003ed8:	4a5b      	ldr	r2, [pc, #364]	; (8004048 <main+0xd88>)
 8003eda:	fb02 f303 	mul.w	r3, r2, r3
 8003ede:	4a5b      	ldr	r2, [pc, #364]	; (800404c <main+0xd8c>)
 8003ee0:	fb82 1203 	smull	r1, r2, r2, r3
 8003ee4:	1192      	asrs	r2, r2, #6
 8003ee6:	17db      	asrs	r3, r3, #31
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	f503 33a9 	add.w	r3, r3, #86528	; 0x15200
 8003eee:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8003ef2:	ee07 3a90 	vmov	s15, r3
 8003ef6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003efa:	4b55      	ldr	r3, [pc, #340]	; (8004050 <main+0xd90>)
 8003efc:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003f00:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003f04:	4b53      	ldr	r3, [pc, #332]	; (8004054 <main+0xd94>)
 8003f06:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003f0a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003f0e:	4b54      	ldr	r3, [pc, #336]	; (8004060 <main+0xda0>)
 8003f10:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003f14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f1c:	ee17 3a90 	vmov	r3, s15
 8003f20:	627b      	str	r3, [r7, #36]	; 0x24
		}



		/********************* Motor Arming State ************************/
		if(iBus.SwA == 2000 && iBus_SwA_Prev != 2000)
 8003f22:	4b48      	ldr	r3, [pc, #288]	; (8004044 <main+0xd84>)
 8003f24:	891b      	ldrh	r3, [r3, #8]
 8003f26:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003f2a:	d12e      	bne.n	8003f8a <main+0xcca>
 8003f2c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003f2e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003f32:	d02a      	beq.n	8003f8a <main+0xcca>
		{
			if(iBus.LV < 1030)
 8003f34:	4b43      	ldr	r3, [pc, #268]	; (8004044 <main+0xd84>)
 8003f36:	889b      	ldrh	r3, [r3, #4]
 8003f38:	f240 4205 	movw	r2, #1029	; 0x405
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d81a      	bhi.n	8003f76 <main+0xcb6>
			{
				motor_arming_flag = 1;
 8003f40:	2301      	movs	r3, #1
 8003f42:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
				yaw_heading_reference = BNO080_Yaw;
 8003f46:	4b44      	ldr	r3, [pc, #272]	; (8004058 <main+0xd98>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	623b      	str	r3, [r7, #32]
 8003f4c:	e01d      	b.n	8003f8a <main+0xcca>
			}
			else
			{
				while(Is_iBus_Throttle_Min() == 0 || iBus.SwA == 2000)
				{
					LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003f4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f52:	4844      	ldr	r0, [pc, #272]	; (8004064 <main+0xda4>)
 8003f54:	f7ff f8dc 	bl	8003110 <LL_TIM_CC_EnableChannel>
					TIM3->PSC = 1000;
 8003f58:	4b42      	ldr	r3, [pc, #264]	; (8004064 <main+0xda4>)
 8003f5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003f5e:	629a      	str	r2, [r3, #40]	; 0x28
					HAL_Delay(70);
 8003f60:	2046      	movs	r0, #70	; 0x46
 8003f62:	f002 fb07 	bl	8006574 <HAL_Delay>
					LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003f66:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f6a:	483e      	ldr	r0, [pc, #248]	; (8004064 <main+0xda4>)
 8003f6c:	f7ff f8e1 	bl	8003132 <LL_TIM_CC_DisableChannel>
					HAL_Delay(70);
 8003f70:	2046      	movs	r0, #70	; 0x46
 8003f72:	f002 faff 	bl	8006574 <HAL_Delay>
				while(Is_iBus_Throttle_Min() == 0 || iBus.SwA == 2000)
 8003f76:	f000 fa31 	bl	80043dc <Is_iBus_Throttle_Min>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d0e6      	beq.n	8003f4e <main+0xc8e>
 8003f80:	4b30      	ldr	r3, [pc, #192]	; (8004044 <main+0xd84>)
 8003f82:	891b      	ldrh	r3, [r3, #8]
 8003f84:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003f88:	d0e1      	beq.n	8003f4e <main+0xc8e>
				}
			}
		}
		iBus_SwA_Prev = iBus.SwA;
 8003f8a:	4b2e      	ldr	r3, [pc, #184]	; (8004044 <main+0xd84>)
 8003f8c:	891b      	ldrh	r3, [r3, #8]
 8003f8e:	873b      	strh	r3, [r7, #56]	; 0x38


		if(iBus.SwA != 2000)
 8003f90:	4b2c      	ldr	r3, [pc, #176]	; (8004044 <main+0xd84>)
 8003f92:	891b      	ldrh	r3, [r3, #8]
 8003f94:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003f98:	d002      	beq.n	8003fa0 <main+0xce0>
		{
			motor_arming_flag = 0;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}

		// Write Motor PWM
		if(motor_arming_flag == 1)
 8003fa0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d174      	bne.n	8004092 <main+0xdd2>
		{
			//printf("arm\n");
			if(failsafe_flag == 0)
 8003fa8:	4b2f      	ldr	r3, [pc, #188]	; (8004068 <main+0xda8>)
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d163      	bne.n	8004078 <main+0xdb8>
			{
				if(iBus.LV > 1030)
 8003fb0:	4b24      	ldr	r3, [pc, #144]	; (8004044 <main+0xd84>)
 8003fb2:	889b      	ldrh	r3, [r3, #4]
 8003fb4:	f240 4206 	movw	r2, #1030	; 0x406
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d934      	bls.n	8004026 <main+0xd66>
				{
					TIM5->CCR1 = ccr1 > MOTOR_MAX ? MOTOR_MAX : ccr1 < MOTOR_MIN ? MOTOR_MIN : ccr1;
 8003fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fbe:	4a2b      	ldr	r2, [pc, #172]	; (800406c <main+0xdac>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d805      	bhi.n	8003fd0 <main+0xd10>
 8003fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fc6:	4a2a      	ldr	r2, [pc, #168]	; (8004070 <main+0xdb0>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	bf38      	it	cc
 8003fcc:	4613      	movcc	r3, r2
 8003fce:	e000      	b.n	8003fd2 <main+0xd12>
 8003fd0:	4b26      	ldr	r3, [pc, #152]	; (800406c <main+0xdac>)
 8003fd2:	4a28      	ldr	r2, [pc, #160]	; (8004074 <main+0xdb4>)
 8003fd4:	6353      	str	r3, [r2, #52]	; 0x34
					TIM5->CCR2 = ccr2 > MOTOR_MAX ? MOTOR_MAX : ccr2 < MOTOR_MIN ? MOTOR_MIN : ccr2;
 8003fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fd8:	4a24      	ldr	r2, [pc, #144]	; (800406c <main+0xdac>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d805      	bhi.n	8003fea <main+0xd2a>
 8003fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fe0:	4a23      	ldr	r2, [pc, #140]	; (8004070 <main+0xdb0>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	bf38      	it	cc
 8003fe6:	4613      	movcc	r3, r2
 8003fe8:	e000      	b.n	8003fec <main+0xd2c>
 8003fea:	4b20      	ldr	r3, [pc, #128]	; (800406c <main+0xdac>)
 8003fec:	4a21      	ldr	r2, [pc, #132]	; (8004074 <main+0xdb4>)
 8003fee:	6393      	str	r3, [r2, #56]	; 0x38
					TIM5->CCR3 = ccr3 > MOTOR_MAX ? MOTOR_MAX : ccr3 < MOTOR_MIN ? MOTOR_MIN : ccr3;
 8003ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ff2:	4a1e      	ldr	r2, [pc, #120]	; (800406c <main+0xdac>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d805      	bhi.n	8004004 <main+0xd44>
 8003ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ffa:	4a1d      	ldr	r2, [pc, #116]	; (8004070 <main+0xdb0>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	bf38      	it	cc
 8004000:	4613      	movcc	r3, r2
 8004002:	e000      	b.n	8004006 <main+0xd46>
 8004004:	4b19      	ldr	r3, [pc, #100]	; (800406c <main+0xdac>)
 8004006:	4a1b      	ldr	r2, [pc, #108]	; (8004074 <main+0xdb4>)
 8004008:	63d3      	str	r3, [r2, #60]	; 0x3c
					TIM5->CCR4 = ccr4 > MOTOR_MAX ? MOTOR_MAX : ccr4 < MOTOR_MIN ? MOTOR_MIN : ccr4;
 800400a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400c:	4a17      	ldr	r2, [pc, #92]	; (800406c <main+0xdac>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d805      	bhi.n	800401e <main+0xd5e>
 8004012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004014:	4a16      	ldr	r2, [pc, #88]	; (8004070 <main+0xdb0>)
 8004016:	4293      	cmp	r3, r2
 8004018:	bf38      	it	cc
 800401a:	4613      	movcc	r3, r2
 800401c:	e000      	b.n	8004020 <main+0xd60>
 800401e:	4b13      	ldr	r3, [pc, #76]	; (800406c <main+0xdac>)
 8004020:	4a14      	ldr	r2, [pc, #80]	; (8004074 <main+0xdb4>)
 8004022:	6413      	str	r3, [r2, #64]	; 0x40
 8004024:	e041      	b.n	80040aa <main+0xdea>
				}
				else
				{
					//printf("motor min\n");
					TIM5->CCR1 = MOTOR_MIN;
 8004026:	4b13      	ldr	r3, [pc, #76]	; (8004074 <main+0xdb4>)
 8004028:	4a11      	ldr	r2, [pc, #68]	; (8004070 <main+0xdb0>)
 800402a:	635a      	str	r2, [r3, #52]	; 0x34
					TIM5->CCR2 = MOTOR_MIN;
 800402c:	4b11      	ldr	r3, [pc, #68]	; (8004074 <main+0xdb4>)
 800402e:	4a10      	ldr	r2, [pc, #64]	; (8004070 <main+0xdb0>)
 8004030:	639a      	str	r2, [r3, #56]	; 0x38
					TIM5->CCR3 = MOTOR_MIN;
 8004032:	4b10      	ldr	r3, [pc, #64]	; (8004074 <main+0xdb4>)
 8004034:	4a0e      	ldr	r2, [pc, #56]	; (8004070 <main+0xdb0>)
 8004036:	63da      	str	r2, [r3, #60]	; 0x3c
					TIM5->CCR4 = MOTOR_MIN;
 8004038:	4b0e      	ldr	r3, [pc, #56]	; (8004074 <main+0xdb4>)
 800403a:	4a0d      	ldr	r2, [pc, #52]	; (8004070 <main+0xdb0>)
 800403c:	641a      	str	r2, [r3, #64]	; 0x40
 800403e:	e034      	b.n	80040aa <main+0xdea>
 8004040:	20000360 	.word	0x20000360
 8004044:	20000314 	.word	0x20000314
 8004048:	00013c67 	.word	0x00013c67
 800404c:	10624dd3 	.word	0x10624dd3
 8004050:	200003d0 	.word	0x200003d0
 8004054:	20000440 	.word	0x20000440
 8004058:	200004b4 	.word	0x200004b4
 800405c:	20000338 	.word	0x20000338
 8004060:	20000398 	.word	0x20000398
 8004064:	40000400 	.word	0x40000400
 8004068:	20000207 	.word	0x20000207
 800406c:	00028c58 	.word	0x00028c58
 8004070:	00015ba8 	.word	0x00015ba8
 8004074:	40000c00 	.word	0x40000c00
				}
			}
			else
			{
				TIM5->CCR1 = CCR_MIN;
 8004078:	4b92      	ldr	r3, [pc, #584]	; (80042c4 <main+0x1004>)
 800407a:	4a93      	ldr	r2, [pc, #588]	; (80042c8 <main+0x1008>)
 800407c:	635a      	str	r2, [r3, #52]	; 0x34
				TIM5->CCR2 = CCR_MIN;
 800407e:	4b91      	ldr	r3, [pc, #580]	; (80042c4 <main+0x1004>)
 8004080:	4a91      	ldr	r2, [pc, #580]	; (80042c8 <main+0x1008>)
 8004082:	639a      	str	r2, [r3, #56]	; 0x38
				TIM5->CCR3 = CCR_MIN;
 8004084:	4b8f      	ldr	r3, [pc, #572]	; (80042c4 <main+0x1004>)
 8004086:	4a90      	ldr	r2, [pc, #576]	; (80042c8 <main+0x1008>)
 8004088:	63da      	str	r2, [r3, #60]	; 0x3c
				TIM5->CCR4 = CCR_MIN;
 800408a:	4b8e      	ldr	r3, [pc, #568]	; (80042c4 <main+0x1004>)
 800408c:	4a8e      	ldr	r2, [pc, #568]	; (80042c8 <main+0x1008>)
 800408e:	641a      	str	r2, [r3, #64]	; 0x40
 8004090:	e00b      	b.n	80040aa <main+0xdea>
			}
		}
		else
		{
			TIM5->CCR1 = CCR_MIN;
 8004092:	4b8c      	ldr	r3, [pc, #560]	; (80042c4 <main+0x1004>)
 8004094:	4a8c      	ldr	r2, [pc, #560]	; (80042c8 <main+0x1008>)
 8004096:	635a      	str	r2, [r3, #52]	; 0x34
			TIM5->CCR2 = CCR_MIN;
 8004098:	4b8a      	ldr	r3, [pc, #552]	; (80042c4 <main+0x1004>)
 800409a:	4a8b      	ldr	r2, [pc, #556]	; (80042c8 <main+0x1008>)
 800409c:	639a      	str	r2, [r3, #56]	; 0x38
			TIM5->CCR3 = CCR_MIN;
 800409e:	4b89      	ldr	r3, [pc, #548]	; (80042c4 <main+0x1004>)
 80040a0:	4a89      	ldr	r2, [pc, #548]	; (80042c8 <main+0x1008>)
 80040a2:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM5->CCR4 = CCR_MIN;
 80040a4:	4b87      	ldr	r3, [pc, #540]	; (80042c4 <main+0x1004>)
 80040a6:	4a88      	ldr	r2, [pc, #544]	; (80042c8 <main+0x1008>)
 80040a8:	641a      	str	r2, [r3, #64]	; 0x40
		}



		if(tim7_20ms_flag == 1)
 80040aa:	4b88      	ldr	r3, [pc, #544]	; (80042cc <main+0x100c>)
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d10a      	bne.n	80040c8 <main+0xe08>
		{
			tim7_20ms_flag = 0;
 80040b2:	4b86      	ldr	r3, [pc, #536]	; (80042cc <main+0x100c>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	701a      	strb	r2, [r3, #0]
			Encode_Msg_AHRS(&telemetry_tx_buf[0]);
 80040b8:	4885      	ldr	r0, [pc, #532]	; (80042d0 <main+0x1010>)
 80040ba:	f000 fbdd 	bl	8004878 <Encode_Msg_AHRS>
			HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 80040be:	2214      	movs	r2, #20
 80040c0:	4983      	ldr	r1, [pc, #524]	; (80042d0 <main+0x1010>)
 80040c2:	4884      	ldr	r0, [pc, #528]	; (80042d4 <main+0x1014>)
 80040c4:	f004 facd 	bl	8008662 <HAL_UART_Transmit_IT>
		}


		if(BNO080_dataAvailable() == 1)
 80040c8:	f7fd fab6 	bl	8001638 <BNO080_dataAvailable>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d143      	bne.n	800415a <main+0xe9a>
		{
			q[0] = BNO080_getQuatI();
 80040d2:	f7fd fc6b 	bl	80019ac <BNO080_getQuatI>
 80040d6:	eef0 7a40 	vmov.f32	s15, s0
 80040da:	edc7 7a01 	vstr	s15, [r7, #4]
			q[1] = BNO080_getQuatJ();
 80040de:	f7fd fc7b 	bl	80019d8 <BNO080_getQuatJ>
 80040e2:	eef0 7a40 	vmov.f32	s15, s0
 80040e6:	edc7 7a02 	vstr	s15, [r7, #8]
			q[2] = BNO080_getQuatK();
 80040ea:	f7fd fc8b 	bl	8001a04 <BNO080_getQuatK>
 80040ee:	eef0 7a40 	vmov.f32	s15, s0
 80040f2:	edc7 7a03 	vstr	s15, [r7, #12]
			q[3] = BNO080_getQuatReal();
 80040f6:	f7fd fc9b 	bl	8001a30 <BNO080_getQuatReal>
 80040fa:	eef0 7a40 	vmov.f32	s15, s0
 80040fe:	edc7 7a04 	vstr	s15, [r7, #16]
			quatRadianAccuracy = BNO080_getQuatRadianAccuracy();
 8004102:	f7fd fcab 	bl	8001a5c <BNO080_getQuatRadianAccuracy>
 8004106:	ed87 0a05 	vstr	s0, [r7, #20]

			Quaternion_Update(&q[0]);
 800410a:	1d3b      	adds	r3, r7, #4
 800410c:	4618      	mov	r0, r3
 800410e:	f7fe fd51 	bl	8002bb4 <Quaternion_Update>

			BNO080_Roll = -BNO080_Roll;
 8004112:	4b71      	ldr	r3, [pc, #452]	; (80042d8 <main+0x1018>)
 8004114:	edd3 7a00 	vldr	s15, [r3]
 8004118:	eef1 7a67 	vneg.f32	s15, s15
 800411c:	4b6e      	ldr	r3, [pc, #440]	; (80042d8 <main+0x1018>)
 800411e:	edc3 7a00 	vstr	s15, [r3]
			BNO080_Pitch = -BNO080_Pitch;
 8004122:	4b6e      	ldr	r3, [pc, #440]	; (80042dc <main+0x101c>)
 8004124:	edd3 7a00 	vldr	s15, [r3]
 8004128:	eef1 7a67 	vneg.f32	s15, s15
 800412c:	4b6b      	ldr	r3, [pc, #428]	; (80042dc <main+0x101c>)
 800412e:	edc3 7a00 	vstr	s15, [r3]

			BNO080_Roll -= roll_offset;
 8004132:	4b69      	ldr	r3, [pc, #420]	; (80042d8 <main+0x1018>)
 8004134:	ed93 7a00 	vldr	s14, [r3]
 8004138:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800413c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004140:	4b65      	ldr	r3, [pc, #404]	; (80042d8 <main+0x1018>)
 8004142:	edc3 7a00 	vstr	s15, [r3]
			BNO080_Pitch -= pitch_offset;
 8004146:	4b65      	ldr	r3, [pc, #404]	; (80042dc <main+0x101c>)
 8004148:	ed93 7a00 	vldr	s14, [r3]
 800414c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8004150:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004154:	4b61      	ldr	r3, [pc, #388]	; (80042dc <main+0x101c>)
 8004156:	edc3 7a00 	vstr	s15, [r3]
			//BNO080_Yaw -= yaw_offset;

			//printf("%f,%f,%f\n",(BNO080_Roll),(BNO080_Pitch),(BNO080_Yaw));
		}

		if(ICM20602_DataReady()==1)
 800415a:	f7fe faa5 	bl	80026a8 <ICM20602_DataReady>
 800415e:	4603      	mov	r3, r0
 8004160:	2b01      	cmp	r3, #1
 8004162:	d166      	bne.n	8004232 <main+0xf72>
		{
			ICM20602_Get3AxisGyroRawData(&ICM20602.gyro_x_raw);
 8004164:	485e      	ldr	r0, [pc, #376]	; (80042e0 <main+0x1020>)
 8004166:	f7fe fa73 	bl	8002650 <ICM20602_Get3AxisGyroRawData>

			ICM20602.gyro_x = ICM20602.gyro_x_raw * 2000.f / 32768.f;
 800416a:	4b5e      	ldr	r3, [pc, #376]	; (80042e4 <main+0x1024>)
 800416c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004170:	ee07 3a90 	vmov	s15, r3
 8004174:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004178:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 80042e8 <main+0x1028>
 800417c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004180:	eddf 6a5a 	vldr	s13, [pc, #360]	; 80042ec <main+0x102c>
 8004184:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004188:	4b56      	ldr	r3, [pc, #344]	; (80042e4 <main+0x1024>)
 800418a:	edc3 7a07 	vstr	s15, [r3, #28]
			ICM20602.gyro_y = ICM20602.gyro_y_raw * 2000.f / 32768.f;
 800418e:	4b55      	ldr	r3, [pc, #340]	; (80042e4 <main+0x1024>)
 8004190:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8004194:	ee07 3a90 	vmov	s15, r3
 8004198:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800419c:	ed9f 7a52 	vldr	s14, [pc, #328]	; 80042e8 <main+0x1028>
 80041a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80041a4:	eddf 6a51 	vldr	s13, [pc, #324]	; 80042ec <main+0x102c>
 80041a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80041ac:	4b4d      	ldr	r3, [pc, #308]	; (80042e4 <main+0x1024>)
 80041ae:	edc3 7a08 	vstr	s15, [r3, #32]
			ICM20602.gyro_z = ICM20602.gyro_z_raw * 2000.f / 32768.f;
 80041b2:	4b4c      	ldr	r3, [pc, #304]	; (80042e4 <main+0x1024>)
 80041b4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80041b8:	ee07 3a90 	vmov	s15, r3
 80041bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041c0:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80042e8 <main+0x1028>
 80041c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80041c8:	eddf 6a48 	vldr	s13, [pc, #288]	; 80042ec <main+0x102c>
 80041cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80041d0:	4b44      	ldr	r3, [pc, #272]	; (80042e4 <main+0x1024>)
 80041d2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

			ICM20602.gyro_x = -ICM20602.gyro_x;
 80041d6:	4b43      	ldr	r3, [pc, #268]	; (80042e4 <main+0x1024>)
 80041d8:	edd3 7a07 	vldr	s15, [r3, #28]
 80041dc:	eef1 7a67 	vneg.f32	s15, s15
 80041e0:	4b40      	ldr	r3, [pc, #256]	; (80042e4 <main+0x1024>)
 80041e2:	edc3 7a07 	vstr	s15, [r3, #28]
			ICM20602.gyro_z = -ICM20602.gyro_z;
 80041e6:	4b3f      	ldr	r3, [pc, #252]	; (80042e4 <main+0x1024>)
 80041e8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80041ec:	eef1 7a67 	vneg.f32	s15, s15
 80041f0:	4b3c      	ldr	r3, [pc, #240]	; (80042e4 <main+0x1024>)
 80041f2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

			ICM20602.gyro_x -= gyro_x_offset;
 80041f6:	4b3b      	ldr	r3, [pc, #236]	; (80042e4 <main+0x1024>)
 80041f8:	ed93 7a07 	vldr	s14, [r3, #28]
 80041fc:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8004200:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004204:	4b37      	ldr	r3, [pc, #220]	; (80042e4 <main+0x1024>)
 8004206:	edc3 7a07 	vstr	s15, [r3, #28]
			ICM20602.gyro_y -= gyro_y_offset;
 800420a:	4b36      	ldr	r3, [pc, #216]	; (80042e4 <main+0x1024>)
 800420c:	ed93 7a08 	vldr	s14, [r3, #32]
 8004210:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8004214:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004218:	4b32      	ldr	r3, [pc, #200]	; (80042e4 <main+0x1024>)
 800421a:	edc3 7a08 	vstr	s15, [r3, #32]
			ICM20602.gyro_z -= gyro_z_offset;
 800421e:	4b31      	ldr	r3, [pc, #196]	; (80042e4 <main+0x1024>)
 8004220:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8004224:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8004228:	ee77 7a67 	vsub.f32	s15, s14, s15
 800422c:	4b2d      	ldr	r3, [pc, #180]	; (80042e4 <main+0x1024>)
 800422e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

			//printf("%f,%f,%f\n",ICM20602.gyro_x,ICM20602.gyro_y,ICM20602.gyro_z);
		}

		if(ibus_rx_cplt_flag == 1)
 8004232:	4b2f      	ldr	r3, [pc, #188]	; (80042f0 <main+0x1030>)
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	2b01      	cmp	r3, #1
 8004238:	d11f      	bne.n	800427a <main+0xfba>
		{
			ibus_rx_cplt_flag = 0;
 800423a:	4b2d      	ldr	r3, [pc, #180]	; (80042f0 <main+0x1030>)
 800423c:	2200      	movs	r2, #0
 800423e:	701a      	strb	r2, [r3, #0]

			if(iBus_Check_CHKSUM(&ibus_rx_buf[0], 32) == 1)
 8004240:	2120      	movs	r1, #32
 8004242:	482c      	ldr	r0, [pc, #176]	; (80042f4 <main+0x1034>)
 8004244:	f7fd feaa 	bl	8001f9c <iBus_Check_CHKSUM>
 8004248:	4603      	mov	r3, r0
 800424a:	2b01      	cmp	r3, #1
 800424c:	d115      	bne.n	800427a <main+0xfba>
			{
				iBus_Parsing(&ibus_rx_buf[0], &iBus);
 800424e:	492a      	ldr	r1, [pc, #168]	; (80042f8 <main+0x1038>)
 8004250:	4828      	ldr	r0, [pc, #160]	; (80042f4 <main+0x1034>)
 8004252:	f7fd fed9 	bl	8002008 <iBus_Parsing>
				iBus_rx_cnt++;
 8004256:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800425a:	3301      	adds	r3, #1
 800425c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				if(iBus_isActiveFailsafe(&iBus) == 1) //Fail safe state
 8004260:	4825      	ldr	r0, [pc, #148]	; (80042f8 <main+0x1038>)
 8004262:	f7fd ff8d 	bl	8002180 <iBus_isActiveFailsafe>
 8004266:	4603      	mov	r3, r0
 8004268:	2b01      	cmp	r3, #1
 800426a:	d103      	bne.n	8004274 <main+0xfb4>
				{
					failsafe_flag = 1;
 800426c:	4b23      	ldr	r3, [pc, #140]	; (80042fc <main+0x103c>)
 800426e:	2201      	movs	r2, #1
 8004270:	701a      	strb	r2, [r3, #0]
 8004272:	e002      	b.n	800427a <main+0xfba>
				}
				else
				{
					failsafe_flag = 0;
 8004274:	4b21      	ldr	r3, [pc, #132]	; (80042fc <main+0x103c>)
 8004276:	2200      	movs	r2, #0
 8004278:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		// FC - Receiver failsafe
		if(tim7_1000ms_flag == 1)
 800427a:	4b21      	ldr	r3, [pc, #132]	; (8004300 <main+0x1040>)
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	2b01      	cmp	r3, #1
 8004280:	d10c      	bne.n	800429c <main+0xfdc>
		{
			tim7_1000ms_flag = 0;
 8004282:	4b1f      	ldr	r3, [pc, #124]	; (8004300 <main+0x1040>)
 8004284:	2200      	movs	r2, #0
 8004286:	701a      	strb	r2, [r3, #0]
			if(iBus_rx_cnt == 0)
 8004288:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800428c:	2b00      	cmp	r3, #0
 800428e:	d102      	bne.n	8004296 <main+0xfd6>
			{
				failsafe_flag = 2;
 8004290:	4b1a      	ldr	r3, [pc, #104]	; (80042fc <main+0x103c>)
 8004292:	2202      	movs	r2, #2
 8004294:	701a      	strb	r2, [r3, #0]
			}
			iBus_rx_cnt = 0;
 8004296:	2300      	movs	r3, #0
 8004298:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		}

		if(failsafe_flag == 1 || failsafe_flag ==2)
 800429c:	4b17      	ldr	r3, [pc, #92]	; (80042fc <main+0x103c>)
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d003      	beq.n	80042ac <main+0xfec>
 80042a4:	4b15      	ldr	r3, [pc, #84]	; (80042fc <main+0x103c>)
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d105      	bne.n	80042b8 <main+0xff8>
		{
			LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4); //Buzzer On
 80042ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80042b0:	4814      	ldr	r0, [pc, #80]	; (8004304 <main+0x1044>)
 80042b2:	f7fe ff2d 	bl	8003110 <LL_TIM_CC_EnableChannel>
 80042b6:	e004      	b.n	80042c2 <main+0x1002>
		}
		else
		{
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4); //Buzzer Off
 80042b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80042bc:	4811      	ldr	r0, [pc, #68]	; (8004304 <main+0x1044>)
 80042be:	f7fe ff38 	bl	8003132 <LL_TIM_CC_DisableChannel>
		Receive_Pid_Gain();
 80042c2:	e442      	b.n	8003b4a <main+0x88a>
 80042c4:	40000c00 	.word	0x40000c00
 80042c8:	000153d8 	.word	0x000153d8
 80042cc:	20000212 	.word	0x20000212
 80042d0:	20000528 	.word	0x20000528
 80042d4:	2000055c 	.word	0x2000055c
 80042d8:	200004b0 	.word	0x200004b0
 80042dc:	200004b8 	.word	0x200004b8
 80042e0:	20000340 	.word	0x20000340
 80042e4:	20000338 	.word	0x20000338
 80042e8:	44fa0000 	.word	0x44fa0000
 80042ec:	47000000 	.word	0x47000000
 80042f0:	2000020d 	.word	0x2000020d
 80042f4:	2000053c 	.word	0x2000053c
 80042f8:	20000314 	.word	0x20000314
 80042fc:	20000207 	.word	0x20000207
 8004300:	20000214 	.word	0x20000214
 8004304:	40000400 	.word	0x40000400

08004308 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b094      	sub	sp, #80	; 0x50
 800430c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800430e:	f107 0320 	add.w	r3, r7, #32
 8004312:	2230      	movs	r2, #48	; 0x30
 8004314:	2100      	movs	r1, #0
 8004316:	4618      	mov	r0, r3
 8004318:	f006 f95e 	bl	800a5d8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800431c:	f107 030c 	add.w	r3, r7, #12
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]
 8004324:	605a      	str	r2, [r3, #4]
 8004326:	609a      	str	r2, [r3, #8]
 8004328:	60da      	str	r2, [r3, #12]
 800432a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800432c:	2300      	movs	r3, #0
 800432e:	60bb      	str	r3, [r7, #8]
 8004330:	4b28      	ldr	r3, [pc, #160]	; (80043d4 <SystemClock_Config+0xcc>)
 8004332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004334:	4a27      	ldr	r2, [pc, #156]	; (80043d4 <SystemClock_Config+0xcc>)
 8004336:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800433a:	6413      	str	r3, [r2, #64]	; 0x40
 800433c:	4b25      	ldr	r3, [pc, #148]	; (80043d4 <SystemClock_Config+0xcc>)
 800433e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004340:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004344:	60bb      	str	r3, [r7, #8]
 8004346:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004348:	2300      	movs	r3, #0
 800434a:	607b      	str	r3, [r7, #4]
 800434c:	4b22      	ldr	r3, [pc, #136]	; (80043d8 <SystemClock_Config+0xd0>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a21      	ldr	r2, [pc, #132]	; (80043d8 <SystemClock_Config+0xd0>)
 8004352:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004356:	6013      	str	r3, [r2, #0]
 8004358:	4b1f      	ldr	r3, [pc, #124]	; (80043d8 <SystemClock_Config+0xd0>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004360:	607b      	str	r3, [r7, #4]
 8004362:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004364:	2301      	movs	r3, #1
 8004366:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004368:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800436c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800436e:	2302      	movs	r3, #2
 8004370:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004372:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004376:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8004378:	2304      	movs	r3, #4
 800437a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 800437c:	23a8      	movs	r3, #168	; 0xa8
 800437e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004380:	2302      	movs	r3, #2
 8004382:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8004384:	2304      	movs	r3, #4
 8004386:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004388:	f107 0320 	add.w	r3, r7, #32
 800438c:	4618      	mov	r0, r3
 800438e:	f003 fc15 	bl	8007bbc <HAL_RCC_OscConfig>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d001      	beq.n	800439c <SystemClock_Config+0x94>
	{
		Error_Handler();
 8004398:	f000 ffa2 	bl	80052e0 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800439c:	230f      	movs	r3, #15
 800439e:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80043a0:	2302      	movs	r3, #2
 80043a2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80043a4:	2300      	movs	r3, #0
 80043a6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80043a8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80043ac:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80043ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043b2:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80043b4:	f107 030c 	add.w	r3, r7, #12
 80043b8:	2105      	movs	r1, #5
 80043ba:	4618      	mov	r0, r3
 80043bc:	f003 fe76 	bl	80080ac <HAL_RCC_ClockConfig>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <SystemClock_Config+0xc2>
	{
		Error_Handler();
 80043c6:	f000 ff8b 	bl	80052e0 <Error_Handler>
	}
}
 80043ca:	bf00      	nop
 80043cc:	3750      	adds	r7, #80	; 0x50
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	40023800 	.word	0x40023800
 80043d8:	40007000 	.word	0x40007000

080043dc <Is_iBus_Throttle_Min>:

/* USER CODE BEGIN 4 */
int Is_iBus_Throttle_Min(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0
	if(ibus_rx_cplt_flag == 1)
 80043e0:	4b0e      	ldr	r3, [pc, #56]	; (800441c <Is_iBus_Throttle_Min+0x40>)
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d115      	bne.n	8004414 <Is_iBus_Throttle_Min+0x38>
	{
		ibus_rx_cplt_flag = 0;
 80043e8:	4b0c      	ldr	r3, [pc, #48]	; (800441c <Is_iBus_Throttle_Min+0x40>)
 80043ea:	2200      	movs	r2, #0
 80043ec:	701a      	strb	r2, [r3, #0]
		if(iBus_Check_CHKSUM(&ibus_rx_buf[0], 32) == 1)
 80043ee:	2120      	movs	r1, #32
 80043f0:	480b      	ldr	r0, [pc, #44]	; (8004420 <Is_iBus_Throttle_Min+0x44>)
 80043f2:	f7fd fdd3 	bl	8001f9c <iBus_Check_CHKSUM>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d10b      	bne.n	8004414 <Is_iBus_Throttle_Min+0x38>
		{
			iBus_Parsing(&ibus_rx_buf[0], &iBus);
 80043fc:	4909      	ldr	r1, [pc, #36]	; (8004424 <Is_iBus_Throttle_Min+0x48>)
 80043fe:	4808      	ldr	r0, [pc, #32]	; (8004420 <Is_iBus_Throttle_Min+0x44>)
 8004400:	f7fd fe02 	bl	8002008 <iBus_Parsing>
			if(iBus.LV < 1030) return 1;
 8004404:	4b07      	ldr	r3, [pc, #28]	; (8004424 <Is_iBus_Throttle_Min+0x48>)
 8004406:	889b      	ldrh	r3, [r3, #4]
 8004408:	f240 4205 	movw	r2, #1029	; 0x405
 800440c:	4293      	cmp	r3, r2
 800440e:	d801      	bhi.n	8004414 <Is_iBus_Throttle_Min+0x38>
 8004410:	2301      	movs	r3, #1
 8004412:	e000      	b.n	8004416 <Is_iBus_Throttle_Min+0x3a>
		}
	}

	return 0;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	2000020d 	.word	0x2000020d
 8004420:	2000053c 	.word	0x2000053c
 8004424:	20000314 	.word	0x20000314

08004428 <ESC_Calibration>:

void ESC_Calibration(void)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	af00      	add	r7, sp, #0
	TIM5->CCR1 = CCR_MAX;
 800442c:	4b10      	ldr	r3, [pc, #64]	; (8004470 <ESC_Calibration+0x48>)
 800442e:	4a11      	ldr	r2, [pc, #68]	; (8004474 <ESC_Calibration+0x4c>)
 8004430:	635a      	str	r2, [r3, #52]	; 0x34
	TIM5->CCR2 = CCR_MAX;
 8004432:	4b0f      	ldr	r3, [pc, #60]	; (8004470 <ESC_Calibration+0x48>)
 8004434:	4a0f      	ldr	r2, [pc, #60]	; (8004474 <ESC_Calibration+0x4c>)
 8004436:	639a      	str	r2, [r3, #56]	; 0x38
	TIM5->CCR3 = CCR_MAX;
 8004438:	4b0d      	ldr	r3, [pc, #52]	; (8004470 <ESC_Calibration+0x48>)
 800443a:	4a0e      	ldr	r2, [pc, #56]	; (8004474 <ESC_Calibration+0x4c>)
 800443c:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM5->CCR4 = CCR_MAX;
 800443e:	4b0c      	ldr	r3, [pc, #48]	; (8004470 <ESC_Calibration+0x48>)
 8004440:	4a0c      	ldr	r2, [pc, #48]	; (8004474 <ESC_Calibration+0x4c>)
 8004442:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(3000);
 8004444:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8004448:	f002 f894 	bl	8006574 <HAL_Delay>
	TIM5->CCR1 = CCR_MIN;
 800444c:	4b08      	ldr	r3, [pc, #32]	; (8004470 <ESC_Calibration+0x48>)
 800444e:	4a0a      	ldr	r2, [pc, #40]	; (8004478 <ESC_Calibration+0x50>)
 8004450:	635a      	str	r2, [r3, #52]	; 0x34
	TIM5->CCR2 = CCR_MIN;
 8004452:	4b07      	ldr	r3, [pc, #28]	; (8004470 <ESC_Calibration+0x48>)
 8004454:	4a08      	ldr	r2, [pc, #32]	; (8004478 <ESC_Calibration+0x50>)
 8004456:	639a      	str	r2, [r3, #56]	; 0x38
	TIM5->CCR3 = CCR_MIN;
 8004458:	4b05      	ldr	r3, [pc, #20]	; (8004470 <ESC_Calibration+0x48>)
 800445a:	4a07      	ldr	r2, [pc, #28]	; (8004478 <ESC_Calibration+0x50>)
 800445c:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM5->CCR4 = CCR_MIN;
 800445e:	4b04      	ldr	r3, [pc, #16]	; (8004470 <ESC_Calibration+0x48>)
 8004460:	4a05      	ldr	r2, [pc, #20]	; (8004478 <ESC_Calibration+0x50>)
 8004462:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(3000);
 8004464:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8004468:	f002 f884 	bl	8006574 <HAL_Delay>
}
 800446c:	bf00      	nop
 800446e:	bd80      	pop	{r7, pc}
 8004470:	40000c00 	.word	0x40000c00
 8004474:	0002903f 	.word	0x0002903f
 8004478:	000153d8 	.word	0x000153d8

0800447c <Is_iBus_Received>:

int Is_iBus_Received(void)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	af00      	add	r7, sp, #0
	if(ibus_rx_cplt_flag == 1)
 8004480:	4b0b      	ldr	r3, [pc, #44]	; (80044b0 <Is_iBus_Received+0x34>)
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d10f      	bne.n	80044a8 <Is_iBus_Received+0x2c>
	{
		ibus_rx_cplt_flag = 0;
 8004488:	4b09      	ldr	r3, [pc, #36]	; (80044b0 <Is_iBus_Received+0x34>)
 800448a:	2200      	movs	r2, #0
 800448c:	701a      	strb	r2, [r3, #0]
		if(iBus_Check_CHKSUM(&ibus_rx_buf[0], 32) == 1)
 800448e:	2120      	movs	r1, #32
 8004490:	4808      	ldr	r0, [pc, #32]	; (80044b4 <Is_iBus_Received+0x38>)
 8004492:	f7fd fd83 	bl	8001f9c <iBus_Check_CHKSUM>
 8004496:	4603      	mov	r3, r0
 8004498:	2b01      	cmp	r3, #1
 800449a:	d105      	bne.n	80044a8 <Is_iBus_Received+0x2c>
		{
			iBus_Parsing(&ibus_rx_buf[0], &iBus);
 800449c:	4906      	ldr	r1, [pc, #24]	; (80044b8 <Is_iBus_Received+0x3c>)
 800449e:	4805      	ldr	r0, [pc, #20]	; (80044b4 <Is_iBus_Received+0x38>)
 80044a0:	f7fd fdb2 	bl	8002008 <iBus_Parsing>
			return 1;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e000      	b.n	80044aa <Is_iBus_Received+0x2e>
		}
	}

	return 0;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	2000020d 	.word	0x2000020d
 80044b4:	2000053c 	.word	0x2000053c
 80044b8:	20000314 	.word	0x20000314

080044bc <BNO080_Calibration>:

void BNO080_Calibration(void)
{
 80044bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044c0:	b090      	sub	sp, #64	; 0x40
 80044c2:	af06      	add	r7, sp, #24
	//Resets BNO080 to disable All output
	BNO080_Initialization();
 80044c4:	f7fd f822 	bl	800150c <BNO080_Initialization>

	//BNO080/BNO085 Configuration
	//Enable dynamic calibration for accelerometer, gyroscope, and magnetometer
	//Enable Game Rotation Vector output
	//Enable Magnetic Field output
	BNO080_calibrateAll(); //Turn on cal for Accel, Gyro, and Mag
 80044c8:	f7fd fb7d 	bl	8001bc6 <BNO080_calibrateAll>
	BNO080_enableGameRotationVector(20000); //Send data update every 20ms (50Hz)
 80044cc:	f644 6020 	movw	r0, #20000	; 0x4e20
 80044d0:	f7fd fb5b 	bl	8001b8a <BNO080_enableGameRotationVector>
	BNO080_enableMagnetometer(20000); //Send data update every 20ms (50Hz)
 80044d4:	f644 6020 	movw	r0, #20000	; 0x4e20
 80044d8:	f7fd fb66 	bl	8001ba8 <BNO080_enableMagnetometer>

	//Once magnetic field is 2 or 3, run the Save DCD Now command
	printf("Calibrating BNO080. Pull up FS-i6 SWC to end calibration and save to flash\n");
 80044dc:	489d      	ldr	r0, [pc, #628]	; (8004754 <BNO080_Calibration+0x298>)
 80044de:	f006 fd73 	bl	800afc8 <puts>
	printf("Output in form x, y, z, in uTesla\n\n");
 80044e2:	489d      	ldr	r0, [pc, #628]	; (8004758 <BNO080_Calibration+0x29c>)
 80044e4:	f006 fd70 	bl	800afc8 <puts>

	//while loop for calibration procedure
	//Iterates until iBus.SwC is mid point (1500)
	//Calibration procedure should be done while this loop is in iteration.
	while(iBus.SwC == 1500)
 80044e8:	e0b8      	b.n	800465c <BNO080_Calibration+0x1a0>
	{
		if(BNO080_dataAvailable() == 1)
 80044ea:	f7fd f8a5 	bl	8001638 <BNO080_dataAvailable>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	f040 80ae 	bne.w	8004652 <BNO080_Calibration+0x196>
		{
			//Observing the status bit of the magnetic field output
			float x = BNO080_getMagX();
 80044f6:	f7fd fad3 	bl	8001aa0 <BNO080_getMagX>
 80044fa:	ed87 0a08 	vstr	s0, [r7, #32]
			float y = BNO080_getMagY();
 80044fe:	f7fd fae5 	bl	8001acc <BNO080_getMagY>
 8004502:	ed87 0a07 	vstr	s0, [r7, #28]
			float z = BNO080_getMagZ();
 8004506:	f7fd faf7 	bl	8001af8 <BNO080_getMagZ>
 800450a:	ed87 0a06 	vstr	s0, [r7, #24]
			unsigned char accuracy = BNO080_getMagAccuracy();
 800450e:	f7fd fb09 	bl	8001b24 <BNO080_getMagAccuracy>
 8004512:	4603      	mov	r3, r0
 8004514:	75fb      	strb	r3, [r7, #23]

			float quatI = BNO080_getQuatI();
 8004516:	f7fd fa49 	bl	80019ac <BNO080_getQuatI>
 800451a:	ed87 0a04 	vstr	s0, [r7, #16]
			float quatJ = BNO080_getQuatJ();
 800451e:	f7fd fa5b 	bl	80019d8 <BNO080_getQuatJ>
 8004522:	ed87 0a03 	vstr	s0, [r7, #12]
			float quatK = BNO080_getQuatK();
 8004526:	f7fd fa6d 	bl	8001a04 <BNO080_getQuatK>
 800452a:	ed87 0a02 	vstr	s0, [r7, #8]
			float quatReal = BNO080_getQuatReal();
 800452e:	f7fd fa7f 	bl	8001a30 <BNO080_getQuatReal>
 8004532:	ed87 0a01 	vstr	s0, [r7, #4]
			unsigned char sensorAccuracy = BNO080_getQuatAccuracy();
 8004536:	f7fd faa7 	bl	8001a88 <BNO080_getQuatAccuracy>
 800453a:	4603      	mov	r3, r0
 800453c:	70fb      	strb	r3, [r7, #3]

			printf("%f,%f,%f,", x, y, z);
 800453e:	6a38      	ldr	r0, [r7, #32]
 8004540:	f7fc f802 	bl	8000548 <__aeabi_f2d>
 8004544:	4680      	mov	r8, r0
 8004546:	4689      	mov	r9, r1
 8004548:	69f8      	ldr	r0, [r7, #28]
 800454a:	f7fb fffd 	bl	8000548 <__aeabi_f2d>
 800454e:	4604      	mov	r4, r0
 8004550:	460d      	mov	r5, r1
 8004552:	69b8      	ldr	r0, [r7, #24]
 8004554:	f7fb fff8 	bl	8000548 <__aeabi_f2d>
 8004558:	4602      	mov	r2, r0
 800455a:	460b      	mov	r3, r1
 800455c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004560:	e9cd 4500 	strd	r4, r5, [sp]
 8004564:	4642      	mov	r2, r8
 8004566:	464b      	mov	r3, r9
 8004568:	487c      	ldr	r0, [pc, #496]	; (800475c <BNO080_Calibration+0x2a0>)
 800456a:	f006 fca7 	bl	800aebc <iprintf>
			if (accuracy == 0) printf("Unreliable\t");
 800456e:	7dfb      	ldrb	r3, [r7, #23]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d103      	bne.n	800457c <BNO080_Calibration+0xc0>
 8004574:	487a      	ldr	r0, [pc, #488]	; (8004760 <BNO080_Calibration+0x2a4>)
 8004576:	f006 fca1 	bl	800aebc <iprintf>
 800457a:	e013      	b.n	80045a4 <BNO080_Calibration+0xe8>
			else if (accuracy == 1) printf("Low\t");
 800457c:	7dfb      	ldrb	r3, [r7, #23]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d103      	bne.n	800458a <BNO080_Calibration+0xce>
 8004582:	4878      	ldr	r0, [pc, #480]	; (8004764 <BNO080_Calibration+0x2a8>)
 8004584:	f006 fc9a 	bl	800aebc <iprintf>
 8004588:	e00c      	b.n	80045a4 <BNO080_Calibration+0xe8>
			else if (accuracy == 2) printf("Medium\t");
 800458a:	7dfb      	ldrb	r3, [r7, #23]
 800458c:	2b02      	cmp	r3, #2
 800458e:	d103      	bne.n	8004598 <BNO080_Calibration+0xdc>
 8004590:	4875      	ldr	r0, [pc, #468]	; (8004768 <BNO080_Calibration+0x2ac>)
 8004592:	f006 fc93 	bl	800aebc <iprintf>
 8004596:	e005      	b.n	80045a4 <BNO080_Calibration+0xe8>
			else if (accuracy == 3) printf("High\t");
 8004598:	7dfb      	ldrb	r3, [r7, #23]
 800459a:	2b03      	cmp	r3, #3
 800459c:	d102      	bne.n	80045a4 <BNO080_Calibration+0xe8>
 800459e:	4873      	ldr	r0, [pc, #460]	; (800476c <BNO080_Calibration+0x2b0>)
 80045a0:	f006 fc8c 	bl	800aebc <iprintf>

			printf("\t%f,%f,%f,%f,", quatI, quatI, quatI, quatReal);
 80045a4:	6938      	ldr	r0, [r7, #16]
 80045a6:	f7fb ffcf 	bl	8000548 <__aeabi_f2d>
 80045aa:	4682      	mov	sl, r0
 80045ac:	468b      	mov	fp, r1
 80045ae:	6938      	ldr	r0, [r7, #16]
 80045b0:	f7fb ffca 	bl	8000548 <__aeabi_f2d>
 80045b4:	4604      	mov	r4, r0
 80045b6:	460d      	mov	r5, r1
 80045b8:	6938      	ldr	r0, [r7, #16]
 80045ba:	f7fb ffc5 	bl	8000548 <__aeabi_f2d>
 80045be:	4680      	mov	r8, r0
 80045c0:	4689      	mov	r9, r1
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f7fb ffc0 	bl	8000548 <__aeabi_f2d>
 80045c8:	4602      	mov	r2, r0
 80045ca:	460b      	mov	r3, r1
 80045cc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80045d0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80045d4:	e9cd 4500 	strd	r4, r5, [sp]
 80045d8:	4652      	mov	r2, sl
 80045da:	465b      	mov	r3, fp
 80045dc:	4864      	ldr	r0, [pc, #400]	; (8004770 <BNO080_Calibration+0x2b4>)
 80045de:	f006 fc6d 	bl	800aebc <iprintf>
			if (sensorAccuracy == 0) printf("Unreliable\n");
 80045e2:	78fb      	ldrb	r3, [r7, #3]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d103      	bne.n	80045f0 <BNO080_Calibration+0x134>
 80045e8:	4862      	ldr	r0, [pc, #392]	; (8004774 <BNO080_Calibration+0x2b8>)
 80045ea:	f006 fced 	bl	800afc8 <puts>
 80045ee:	e013      	b.n	8004618 <BNO080_Calibration+0x15c>
			else if (sensorAccuracy == 1) printf("Low\n");
 80045f0:	78fb      	ldrb	r3, [r7, #3]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d103      	bne.n	80045fe <BNO080_Calibration+0x142>
 80045f6:	4860      	ldr	r0, [pc, #384]	; (8004778 <BNO080_Calibration+0x2bc>)
 80045f8:	f006 fce6 	bl	800afc8 <puts>
 80045fc:	e00c      	b.n	8004618 <BNO080_Calibration+0x15c>
			else if (sensorAccuracy == 2) printf("Medium\n");
 80045fe:	78fb      	ldrb	r3, [r7, #3]
 8004600:	2b02      	cmp	r3, #2
 8004602:	d103      	bne.n	800460c <BNO080_Calibration+0x150>
 8004604:	485d      	ldr	r0, [pc, #372]	; (800477c <BNO080_Calibration+0x2c0>)
 8004606:	f006 fcdf 	bl	800afc8 <puts>
 800460a:	e005      	b.n	8004618 <BNO080_Calibration+0x15c>
			else if (sensorAccuracy == 3) printf("High\n");
 800460c:	78fb      	ldrb	r3, [r7, #3]
 800460e:	2b03      	cmp	r3, #3
 8004610:	d102      	bne.n	8004618 <BNO080_Calibration+0x15c>
 8004612:	485b      	ldr	r0, [pc, #364]	; (8004780 <BNO080_Calibration+0x2c4>)
 8004614:	f006 fcd8 	bl	800afc8 <puts>

			//Turn the LED and buzzer on when both accuracy and sensorAccuracy is high
			if(accuracy == 3 && sensorAccuracy == 3)
 8004618:	7dfb      	ldrb	r3, [r7, #23]
 800461a:	2b03      	cmp	r3, #3
 800461c:	d110      	bne.n	8004640 <BNO080_Calibration+0x184>
 800461e:	78fb      	ldrb	r3, [r7, #3]
 8004620:	2b03      	cmp	r3, #3
 8004622:	d10d      	bne.n	8004640 <BNO080_Calibration+0x184>
			{
				LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_2);
 8004624:	2107      	movs	r1, #7
 8004626:	4857      	ldr	r0, [pc, #348]	; (8004784 <BNO080_Calibration+0x2c8>)
 8004628:	f7fe fdea 	bl	8003200 <LL_GPIO_SetOutputPin>
				TIM3->PSC = 65000; //Very low frequency
 800462c:	4b56      	ldr	r3, [pc, #344]	; (8004788 <BNO080_Calibration+0x2cc>)
 800462e:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8004632:	629a      	str	r2, [r3, #40]	; 0x28
				LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8004634:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004638:	4853      	ldr	r0, [pc, #332]	; (8004788 <BNO080_Calibration+0x2cc>)
 800463a:	f7fe fd69 	bl	8003110 <LL_TIM_CC_EnableChannel>
 800463e:	e008      	b.n	8004652 <BNO080_Calibration+0x196>
			}
			else
			{
				LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_2);
 8004640:	2107      	movs	r1, #7
 8004642:	4850      	ldr	r0, [pc, #320]	; (8004784 <BNO080_Calibration+0x2c8>)
 8004644:	f7fe fdea 	bl	800321c <LL_GPIO_ResetOutputPin>
				LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8004648:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800464c:	484e      	ldr	r0, [pc, #312]	; (8004788 <BNO080_Calibration+0x2cc>)
 800464e:	f7fe fd70 	bl	8003132 <LL_TIM_CC_DisableChannel>
			}
		}

		Is_iBus_Received(); //Refreshes iBus Data for iBus.SwC
 8004652:	f7ff ff13 	bl	800447c <Is_iBus_Received>
		HAL_Delay(100);
 8004656:	2064      	movs	r0, #100	; 0x64
 8004658:	f001 ff8c 	bl	8006574 <HAL_Delay>
	while(iBus.SwC == 1500)
 800465c:	4b4b      	ldr	r3, [pc, #300]	; (800478c <BNO080_Calibration+0x2d0>)
 800465e:	899b      	ldrh	r3, [r3, #12]
 8004660:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8004664:	4293      	cmp	r3, r2
 8004666:	f43f af40 	beq.w	80044ea <BNO080_Calibration+0x2e>
	}

	//Ends the loop when iBus.SwC is not mid point
	//Turn the LED and buzzer off
	LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_2);
 800466a:	2107      	movs	r1, #7
 800466c:	4845      	ldr	r0, [pc, #276]	; (8004784 <BNO080_Calibration+0x2c8>)
 800466e:	f7fe fdd5 	bl	800321c <LL_GPIO_ResetOutputPin>
	LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8004672:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004676:	4844      	ldr	r0, [pc, #272]	; (8004788 <BNO080_Calibration+0x2cc>)
 8004678:	f7fe fd5b 	bl	8003132 <LL_TIM_CC_DisableChannel>

	//Saves the current dynamic calibration data (DCD) to memory
	//Sends command to get the latest calibration status
	BNO080_saveCalibration();
 800467c:	f7fd fb90 	bl	8001da0 <BNO080_saveCalibration>
	BNO080_requestCalibrationStatus();
 8004680:	f7fd fb72 	bl	8001d68 <BNO080_requestCalibrationStatus>

	//Wait for calibration response, timeout if no response
	int counter = 100;
 8004684:	2364      	movs	r3, #100	; 0x64
 8004686:	627b      	str	r3, [r7, #36]	; 0x24
	while(1)
	{
		if(--counter == 0) break;
 8004688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800468a:	3b01      	subs	r3, #1
 800468c:	627b      	str	r3, [r7, #36]	; 0x24
 800468e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004690:	2b00      	cmp	r3, #0
 8004692:	d02f      	beq.n	80046f4 <BNO080_Calibration+0x238>
		if(BNO080_dataAvailable())
 8004694:	f7fc ffd0 	bl	8001638 <BNO080_dataAvailable>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d026      	beq.n	80046ec <BNO080_Calibration+0x230>
		{
			//The IMU can report many different things. We must wait
			//for the ME Calibration Response Status byte to go to zero
			if(BNO080_calibrationComplete() == 1)
 800469e:	f7fd fa99 	bl	8001bd4 <BNO080_calibrationComplete>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d121      	bne.n	80046ec <BNO080_Calibration+0x230>
			{
				printf("\nCalibration data successfully stored\n");
 80046a8:	4839      	ldr	r0, [pc, #228]	; (8004790 <BNO080_Calibration+0x2d4>)
 80046aa:	f006 fc8d 	bl	800afc8 <puts>
				LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80046ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80046b2:	4835      	ldr	r0, [pc, #212]	; (8004788 <BNO080_Calibration+0x2cc>)
 80046b4:	f7fe fd2c 	bl	8003110 <LL_TIM_CC_EnableChannel>
				TIM3->PSC = 2000;
 80046b8:	4b33      	ldr	r3, [pc, #204]	; (8004788 <BNO080_Calibration+0x2cc>)
 80046ba:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80046be:	629a      	str	r2, [r3, #40]	; 0x28
				HAL_Delay(300);
 80046c0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80046c4:	f001 ff56 	bl	8006574 <HAL_Delay>
				TIM3->PSC = 1500;
 80046c8:	4b2f      	ldr	r3, [pc, #188]	; (8004788 <BNO080_Calibration+0x2cc>)
 80046ca:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80046ce:	629a      	str	r2, [r3, #40]	; 0x28
				HAL_Delay(300);
 80046d0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80046d4:	f001 ff4e 	bl	8006574 <HAL_Delay>
				LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80046d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80046dc:	482a      	ldr	r0, [pc, #168]	; (8004788 <BNO080_Calibration+0x2cc>)
 80046de:	f7fe fd28 	bl	8003132 <LL_TIM_CC_DisableChannel>
				HAL_Delay(1000);
 80046e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80046e6:	f001 ff45 	bl	8006574 <HAL_Delay>
				break;
 80046ea:	e004      	b.n	80046f6 <BNO080_Calibration+0x23a>
			}
		}
		HAL_Delay(10);
 80046ec:	200a      	movs	r0, #10
 80046ee:	f001 ff41 	bl	8006574 <HAL_Delay>
		if(--counter == 0) break;
 80046f2:	e7c9      	b.n	8004688 <BNO080_Calibration+0x1cc>
 80046f4:	bf00      	nop
	}
	if(counter == 0)
 80046f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d120      	bne.n	800473e <BNO080_Calibration+0x282>
	{
		printf("\nCalibration data failed to store. Please try again.\n");
 80046fc:	4825      	ldr	r0, [pc, #148]	; (8004794 <BNO080_Calibration+0x2d8>)
 80046fe:	f006 fc63 	bl	800afc8 <puts>
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8004702:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004706:	4820      	ldr	r0, [pc, #128]	; (8004788 <BNO080_Calibration+0x2cc>)
 8004708:	f7fe fd02 	bl	8003110 <LL_TIM_CC_EnableChannel>
		TIM3->PSC = 1500;
 800470c:	4b1e      	ldr	r3, [pc, #120]	; (8004788 <BNO080_Calibration+0x2cc>)
 800470e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8004712:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(300);
 8004714:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004718:	f001 ff2c 	bl	8006574 <HAL_Delay>
		TIM3->PSC = 2000;
 800471c:	4b1a      	ldr	r3, [pc, #104]	; (8004788 <BNO080_Calibration+0x2cc>)
 800471e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004722:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(300);
 8004724:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004728:	f001 ff24 	bl	8006574 <HAL_Delay>
		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800472c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004730:	4815      	ldr	r0, [pc, #84]	; (8004788 <BNO080_Calibration+0x2cc>)
 8004732:	f7fe fcfe 	bl	8003132 <LL_TIM_CC_DisableChannel>
		HAL_Delay(1000);
 8004736:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800473a:	f001 ff1b 	bl	8006574 <HAL_Delay>
	//In general, calibration should be left on at all times. The BNO080
	//auto-calibrates and auto-records cal data roughly every 5 minutes

	//Resets BNO080 to disable Game Rotation Vector and Magnetometer
	//Enables Rotation Vector
	BNO080_Initialization();
 800473e:	f7fc fee5 	bl	800150c <BNO080_Initialization>
	//BNO080_enableRotationVector(2500); //Send data update every 2.5ms (400Hz)
	BNO080_enableGameRotationVector(2500);
 8004742:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8004746:	f7fd fa20 	bl	8001b8a <BNO080_enableGameRotationVector>
}
 800474a:	bf00      	nop
 800474c:	3728      	adds	r7, #40	; 0x28
 800474e:	46bd      	mov	sp, r7
 8004750:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004754:	0800e03c 	.word	0x0800e03c
 8004758:	0800e088 	.word	0x0800e088
 800475c:	0800e0ac 	.word	0x0800e0ac
 8004760:	0800e0b8 	.word	0x0800e0b8
 8004764:	0800e0c4 	.word	0x0800e0c4
 8004768:	0800e0cc 	.word	0x0800e0cc
 800476c:	0800e0d4 	.word	0x0800e0d4
 8004770:	0800e0dc 	.word	0x0800e0dc
 8004774:	0800e0ec 	.word	0x0800e0ec
 8004778:	0800e0f8 	.word	0x0800e0f8
 800477c:	0800e0fc 	.word	0x0800e0fc
 8004780:	0800e104 	.word	0x0800e104
 8004784:	40020800 	.word	0x40020800
 8004788:	40000400 	.word	0x40000400
 800478c:	20000314 	.word	0x20000314
 8004790:	0800e10c 	.word	0x0800e10c
 8004794:	0800e134 	.word	0x0800e134

08004798 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
	static unsigned char cnt = 0;
	if(huart->Instance == USART1)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a2e      	ldr	r2, [pc, #184]	; (8004860 <HAL_UART_RxCpltCallback+0xc8>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d153      	bne.n	8004852 <HAL_UART_RxCpltCallback+0xba>
	{
		HAL_UART_Receive_IT(&huart1, &uart1_rx_data, 1);
 80047aa:	2201      	movs	r2, #1
 80047ac:	492d      	ldr	r1, [pc, #180]	; (8004864 <HAL_UART_RxCpltCallback+0xcc>)
 80047ae:	482e      	ldr	r0, [pc, #184]	; (8004868 <HAL_UART_RxCpltCallback+0xd0>)
 80047b0:	f003 ff9c 	bl	80086ec <HAL_UART_Receive_IT>

		switch(cnt)
 80047b4:	4b2d      	ldr	r3, [pc, #180]	; (800486c <HAL_UART_RxCpltCallback+0xd4>)
 80047b6:	781b      	ldrb	r3, [r3, #0]
 80047b8:	2b13      	cmp	r3, #19
 80047ba:	d02e      	beq.n	800481a <HAL_UART_RxCpltCallback+0x82>
 80047bc:	2b13      	cmp	r3, #19
 80047be:	dc3a      	bgt.n	8004836 <HAL_UART_RxCpltCallback+0x9e>
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d002      	beq.n	80047ca <HAL_UART_RxCpltCallback+0x32>
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d012      	beq.n	80047ee <HAL_UART_RxCpltCallback+0x56>
 80047c8:	e035      	b.n	8004836 <HAL_UART_RxCpltCallback+0x9e>
		{
		case 0:
			if(uart1_rx_data==0x47)
 80047ca:	4b26      	ldr	r3, [pc, #152]	; (8004864 <HAL_UART_RxCpltCallback+0xcc>)
 80047cc:	781b      	ldrb	r3, [r3, #0]
 80047ce:	2b47      	cmp	r3, #71	; 0x47
 80047d0:	d141      	bne.n	8004856 <HAL_UART_RxCpltCallback+0xbe>
			{
				telemetry_rx_buf[cnt]=uart1_rx_data;
 80047d2:	4b26      	ldr	r3, [pc, #152]	; (800486c <HAL_UART_RxCpltCallback+0xd4>)
 80047d4:	781b      	ldrb	r3, [r3, #0]
 80047d6:	461a      	mov	r2, r3
 80047d8:	4b22      	ldr	r3, [pc, #136]	; (8004864 <HAL_UART_RxCpltCallback+0xcc>)
 80047da:	7819      	ldrb	r1, [r3, #0]
 80047dc:	4b24      	ldr	r3, [pc, #144]	; (8004870 <HAL_UART_RxCpltCallback+0xd8>)
 80047de:	5499      	strb	r1, [r3, r2]
				cnt++;
 80047e0:	4b22      	ldr	r3, [pc, #136]	; (800486c <HAL_UART_RxCpltCallback+0xd4>)
 80047e2:	781b      	ldrb	r3, [r3, #0]
 80047e4:	3301      	adds	r3, #1
 80047e6:	b2da      	uxtb	r2, r3
 80047e8:	4b20      	ldr	r3, [pc, #128]	; (800486c <HAL_UART_RxCpltCallback+0xd4>)
 80047ea:	701a      	strb	r2, [r3, #0]
			}
			break;
 80047ec:	e033      	b.n	8004856 <HAL_UART_RxCpltCallback+0xbe>
		case 1:
			if(uart1_rx_data==0x53)
 80047ee:	4b1d      	ldr	r3, [pc, #116]	; (8004864 <HAL_UART_RxCpltCallback+0xcc>)
 80047f0:	781b      	ldrb	r3, [r3, #0]
 80047f2:	2b53      	cmp	r3, #83	; 0x53
 80047f4:	d10d      	bne.n	8004812 <HAL_UART_RxCpltCallback+0x7a>
			{
				telemetry_rx_buf[cnt]=uart1_rx_data;
 80047f6:	4b1d      	ldr	r3, [pc, #116]	; (800486c <HAL_UART_RxCpltCallback+0xd4>)
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	461a      	mov	r2, r3
 80047fc:	4b19      	ldr	r3, [pc, #100]	; (8004864 <HAL_UART_RxCpltCallback+0xcc>)
 80047fe:	7819      	ldrb	r1, [r3, #0]
 8004800:	4b1b      	ldr	r3, [pc, #108]	; (8004870 <HAL_UART_RxCpltCallback+0xd8>)
 8004802:	5499      	strb	r1, [r3, r2]
				cnt++;
 8004804:	4b19      	ldr	r3, [pc, #100]	; (800486c <HAL_UART_RxCpltCallback+0xd4>)
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	3301      	adds	r3, #1
 800480a:	b2da      	uxtb	r2, r3
 800480c:	4b17      	ldr	r3, [pc, #92]	; (800486c <HAL_UART_RxCpltCallback+0xd4>)
 800480e:	701a      	strb	r2, [r3, #0]
			}
			else
				cnt=0;
			break;
 8004810:	e022      	b.n	8004858 <HAL_UART_RxCpltCallback+0xc0>
				cnt=0;
 8004812:	4b16      	ldr	r3, [pc, #88]	; (800486c <HAL_UART_RxCpltCallback+0xd4>)
 8004814:	2200      	movs	r2, #0
 8004816:	701a      	strb	r2, [r3, #0]
			break;
 8004818:	e01e      	b.n	8004858 <HAL_UART_RxCpltCallback+0xc0>
		case 19:
			telemetry_rx_buf[cnt]=uart1_rx_data;
 800481a:	4b14      	ldr	r3, [pc, #80]	; (800486c <HAL_UART_RxCpltCallback+0xd4>)
 800481c:	781b      	ldrb	r3, [r3, #0]
 800481e:	461a      	mov	r2, r3
 8004820:	4b10      	ldr	r3, [pc, #64]	; (8004864 <HAL_UART_RxCpltCallback+0xcc>)
 8004822:	7819      	ldrb	r1, [r3, #0]
 8004824:	4b12      	ldr	r3, [pc, #72]	; (8004870 <HAL_UART_RxCpltCallback+0xd8>)
 8004826:	5499      	strb	r1, [r3, r2]
			cnt=0;
 8004828:	4b10      	ldr	r3, [pc, #64]	; (800486c <HAL_UART_RxCpltCallback+0xd4>)
 800482a:	2200      	movs	r2, #0
 800482c:	701a      	strb	r2, [r3, #0]
			telemetry_rx_cplt_flag = 1;
 800482e:	4b11      	ldr	r3, [pc, #68]	; (8004874 <HAL_UART_RxCpltCallback+0xdc>)
 8004830:	2201      	movs	r2, #1
 8004832:	701a      	strb	r2, [r3, #0]
			break;
 8004834:	e010      	b.n	8004858 <HAL_UART_RxCpltCallback+0xc0>
		default:
			telemetry_rx_buf[cnt]=uart1_rx_data;
 8004836:	4b0d      	ldr	r3, [pc, #52]	; (800486c <HAL_UART_RxCpltCallback+0xd4>)
 8004838:	781b      	ldrb	r3, [r3, #0]
 800483a:	461a      	mov	r2, r3
 800483c:	4b09      	ldr	r3, [pc, #36]	; (8004864 <HAL_UART_RxCpltCallback+0xcc>)
 800483e:	7819      	ldrb	r1, [r3, #0]
 8004840:	4b0b      	ldr	r3, [pc, #44]	; (8004870 <HAL_UART_RxCpltCallback+0xd8>)
 8004842:	5499      	strb	r1, [r3, r2]
			cnt++;
 8004844:	4b09      	ldr	r3, [pc, #36]	; (800486c <HAL_UART_RxCpltCallback+0xd4>)
 8004846:	781b      	ldrb	r3, [r3, #0]
 8004848:	3301      	adds	r3, #1
 800484a:	b2da      	uxtb	r2, r3
 800484c:	4b07      	ldr	r3, [pc, #28]	; (800486c <HAL_UART_RxCpltCallback+0xd4>)
 800484e:	701a      	strb	r2, [r3, #0]
			break;
 8004850:	e002      	b.n	8004858 <HAL_UART_RxCpltCallback+0xc0>
		}
	}
 8004852:	bf00      	nop
 8004854:	e000      	b.n	8004858 <HAL_UART_RxCpltCallback+0xc0>
			break;
 8004856:	bf00      	nop

}
 8004858:	bf00      	nop
 800485a:	3708      	adds	r7, #8
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	40011000 	.word	0x40011000
 8004864:	2000020e 	.word	0x2000020e
 8004868:	2000055c 	.word	0x2000055c
 800486c:	20000208 	.word	0x20000208
 8004870:	20000510 	.word	0x20000510
 8004874:	20000524 	.word	0x20000524

08004878 <Encode_Msg_AHRS>:
void Encode_Msg_AHRS(unsigned char* telemetry_tx_buf)
{
 8004878:	b480      	push	{r7}
 800487a:	b085      	sub	sp, #20
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
	telemetry_tx_buf[0] = 0x46;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2246      	movs	r2, #70	; 0x46
 8004884:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[1] = 0x43;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	3301      	adds	r3, #1
 800488a:	2243      	movs	r2, #67	; 0x43
 800488c:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[2] = 0x10;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	3302      	adds	r3, #2
 8004892:	2210      	movs	r2, #16
 8004894:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[3] = (short)(BNO080_Roll*100);
 8004896:	4b99      	ldr	r3, [pc, #612]	; (8004afc <Encode_Msg_AHRS+0x284>)
 8004898:	edd3 7a00 	vldr	s15, [r3]
 800489c:	ed9f 7a98 	vldr	s14, [pc, #608]	; 8004b00 <Encode_Msg_AHRS+0x288>
 80048a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80048a8:	ee17 3a90 	vmov	r3, s15
 80048ac:	b21a      	sxth	r2, r3
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	3303      	adds	r3, #3
 80048b2:	b2d2      	uxtb	r2, r2
 80048b4:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[4] = ((short)(BNO080_Roll*100))>>8;
 80048b6:	4b91      	ldr	r3, [pc, #580]	; (8004afc <Encode_Msg_AHRS+0x284>)
 80048b8:	edd3 7a00 	vldr	s15, [r3]
 80048bc:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8004b00 <Encode_Msg_AHRS+0x288>
 80048c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80048c8:	ee17 3a90 	vmov	r3, s15
 80048cc:	b21b      	sxth	r3, r3
 80048ce:	121b      	asrs	r3, r3, #8
 80048d0:	b21a      	sxth	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	3304      	adds	r3, #4
 80048d6:	b2d2      	uxtb	r2, r2
 80048d8:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[5] = (short)(BNO080_Pitch*100);
 80048da:	4b8a      	ldr	r3, [pc, #552]	; (8004b04 <Encode_Msg_AHRS+0x28c>)
 80048dc:	edd3 7a00 	vldr	s15, [r3]
 80048e0:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8004b00 <Encode_Msg_AHRS+0x288>
 80048e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80048ec:	ee17 3a90 	vmov	r3, s15
 80048f0:	b21a      	sxth	r2, r3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	3305      	adds	r3, #5
 80048f6:	b2d2      	uxtb	r2, r2
 80048f8:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[6] = ((short)(BNO080_Pitch*100))>>8;
 80048fa:	4b82      	ldr	r3, [pc, #520]	; (8004b04 <Encode_Msg_AHRS+0x28c>)
 80048fc:	edd3 7a00 	vldr	s15, [r3]
 8004900:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8004b00 <Encode_Msg_AHRS+0x288>
 8004904:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004908:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800490c:	ee17 3a90 	vmov	r3, s15
 8004910:	b21b      	sxth	r3, r3
 8004912:	121b      	asrs	r3, r3, #8
 8004914:	b21a      	sxth	r2, r3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	3306      	adds	r3, #6
 800491a:	b2d2      	uxtb	r2, r2
 800491c:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[7] = (unsigned short)(BNO080_Yaw*100);
 800491e:	4b7a      	ldr	r3, [pc, #488]	; (8004b08 <Encode_Msg_AHRS+0x290>)
 8004920:	edd3 7a00 	vldr	s15, [r3]
 8004924:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8004b00 <Encode_Msg_AHRS+0x288>
 8004928:	ee67 7a87 	vmul.f32	s15, s15, s14
 800492c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004930:	ee17 3a90 	vmov	r3, s15
 8004934:	b29a      	uxth	r2, r3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	3307      	adds	r3, #7
 800493a:	b2d2      	uxtb	r2, r2
 800493c:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[8] = ((unsigned short)(BNO080_Yaw*100))>>8;
 800493e:	4b72      	ldr	r3, [pc, #456]	; (8004b08 <Encode_Msg_AHRS+0x290>)
 8004940:	edd3 7a00 	vldr	s15, [r3]
 8004944:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8004b00 <Encode_Msg_AHRS+0x288>
 8004948:	ee67 7a87 	vmul.f32	s15, s15, s14
 800494c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004950:	ee17 3a90 	vmov	r3, s15
 8004954:	b29b      	uxth	r3, r3
 8004956:	0a1b      	lsrs	r3, r3, #8
 8004958:	b29a      	uxth	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	3308      	adds	r3, #8
 800495e:	b2d2      	uxtb	r2, r2
 8004960:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[9] = 0x00;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	3309      	adds	r3, #9
 8004966:	2200      	movs	r2, #0
 8004968:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[10] = 0x00;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	330a      	adds	r3, #10
 800496e:	2200      	movs	r2, #0
 8004970:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[11] = (short)((iBus.RH-1500)*0.07f*100);
 8004972:	4b66      	ldr	r3, [pc, #408]	; (8004b0c <Encode_Msg_AHRS+0x294>)
 8004974:	881b      	ldrh	r3, [r3, #0]
 8004976:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 800497a:	ee07 3a90 	vmov	s15, r3
 800497e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004982:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8004b10 <Encode_Msg_AHRS+0x298>
 8004986:	ee67 7a87 	vmul.f32	s15, s15, s14
 800498a:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8004b00 <Encode_Msg_AHRS+0x288>
 800498e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004992:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004996:	ee17 3a90 	vmov	r3, s15
 800499a:	b21a      	sxth	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	330b      	adds	r3, #11
 80049a0:	b2d2      	uxtb	r2, r2
 80049a2:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[12] = ((short)((iBus.RH-1500)*0.07f*100))>>8;
 80049a4:	4b59      	ldr	r3, [pc, #356]	; (8004b0c <Encode_Msg_AHRS+0x294>)
 80049a6:	881b      	ldrh	r3, [r3, #0]
 80049a8:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80049ac:	ee07 3a90 	vmov	s15, r3
 80049b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049b4:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8004b10 <Encode_Msg_AHRS+0x298>
 80049b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049bc:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8004b00 <Encode_Msg_AHRS+0x288>
 80049c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80049c8:	ee17 3a90 	vmov	r3, s15
 80049cc:	b21b      	sxth	r3, r3
 80049ce:	121b      	asrs	r3, r3, #8
 80049d0:	b21a      	sxth	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	330c      	adds	r3, #12
 80049d6:	b2d2      	uxtb	r2, r2
 80049d8:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[13] = (short)((iBus.RV-1500)*0.07f*100);
 80049da:	4b4c      	ldr	r3, [pc, #304]	; (8004b0c <Encode_Msg_AHRS+0x294>)
 80049dc:	885b      	ldrh	r3, [r3, #2]
 80049de:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80049e2:	ee07 3a90 	vmov	s15, r3
 80049e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049ea:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8004b10 <Encode_Msg_AHRS+0x298>
 80049ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049f2:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8004b00 <Encode_Msg_AHRS+0x288>
 80049f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80049fe:	ee17 3a90 	vmov	r3, s15
 8004a02:	b21a      	sxth	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	330d      	adds	r3, #13
 8004a08:	b2d2      	uxtb	r2, r2
 8004a0a:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[14] = ((short)((iBus.RV-1500)*0.07f*100))>>8;
 8004a0c:	4b3f      	ldr	r3, [pc, #252]	; (8004b0c <Encode_Msg_AHRS+0x294>)
 8004a0e:	885b      	ldrh	r3, [r3, #2]
 8004a10:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8004a14:	ee07 3a90 	vmov	s15, r3
 8004a18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a1c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8004b10 <Encode_Msg_AHRS+0x298>
 8004a20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a24:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8004b00 <Encode_Msg_AHRS+0x288>
 8004a28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004a30:	ee17 3a90 	vmov	r3, s15
 8004a34:	b21b      	sxth	r3, r3
 8004a36:	121b      	asrs	r3, r3, #8
 8004a38:	b21a      	sxth	r2, r3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	330e      	adds	r3, #14
 8004a3e:	b2d2      	uxtb	r2, r2
 8004a40:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[15] = (unsigned short)((iBus.LH-1000)*0.36f*100);
 8004a42:	4b32      	ldr	r3, [pc, #200]	; (8004b0c <Encode_Msg_AHRS+0x294>)
 8004a44:	88db      	ldrh	r3, [r3, #6]
 8004a46:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8004a4a:	ee07 3a90 	vmov	s15, r3
 8004a4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a52:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8004b14 <Encode_Msg_AHRS+0x29c>
 8004a56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a5a:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8004b00 <Encode_Msg_AHRS+0x288>
 8004a5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a66:	ee17 3a90 	vmov	r3, s15
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	330f      	adds	r3, #15
 8004a70:	b2d2      	uxtb	r2, r2
 8004a72:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[16] = ((unsigned short)((iBus.LH-1000)*0.36f*100))>>8;
 8004a74:	4b25      	ldr	r3, [pc, #148]	; (8004b0c <Encode_Msg_AHRS+0x294>)
 8004a76:	88db      	ldrh	r3, [r3, #6]
 8004a78:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8004a7c:	ee07 3a90 	vmov	s15, r3
 8004a80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a84:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8004b14 <Encode_Msg_AHRS+0x29c>
 8004a88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a8c:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8004b00 <Encode_Msg_AHRS+0x288>
 8004a90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a98:	ee17 3a90 	vmov	r3, s15
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	0a1b      	lsrs	r3, r3, #8
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	3310      	adds	r3, #16
 8004aa6:	b2d2      	uxtb	r2, r2
 8004aa8:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[17] = 0x00;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	3311      	adds	r3, #17
 8004aae:	2200      	movs	r2, #0
 8004ab0:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[18] = 0x00;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	3312      	adds	r3, #18
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[19] = 0xff;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	3313      	adds	r3, #19
 8004abe:	22ff      	movs	r2, #255	; 0xff
 8004ac0:	701a      	strb	r2, [r3, #0]

	for(int i=0; i<19; i++)
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	60fb      	str	r3, [r7, #12]
 8004ac6:	e00e      	b.n	8004ae6 <Encode_Msg_AHRS+0x26e>
	{
		telemetry_tx_buf[19] = telemetry_tx_buf[19] - telemetry_tx_buf[i];
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	3313      	adds	r3, #19
 8004acc:	7819      	ldrb	r1, [r3, #0]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	4413      	add	r3, r2
 8004ad4:	781a      	ldrb	r2, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	3313      	adds	r3, #19
 8004ada:	1a8a      	subs	r2, r1, r2
 8004adc:	b2d2      	uxtb	r2, r2
 8004ade:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<19; i++)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	60fb      	str	r3, [r7, #12]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2b12      	cmp	r3, #18
 8004aea:	dded      	ble.n	8004ac8 <Encode_Msg_AHRS+0x250>
	}
}
 8004aec:	bf00      	nop
 8004aee:	bf00      	nop
 8004af0:	3714      	adds	r7, #20
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	200004b0 	.word	0x200004b0
 8004b00:	42c80000 	.word	0x42c80000
 8004b04:	200004b8 	.word	0x200004b8
 8004b08:	200004b4 	.word	0x200004b4
 8004b0c:	20000314 	.word	0x20000314
 8004b10:	3d8f5c29 	.word	0x3d8f5c29
 8004b14:	3eb851ec 	.word	0x3eb851ec

08004b18 <Encode_Msg_PID_Gain>:


void Encode_Msg_PID_Gain(unsigned char* telemetry_tx_buf, unsigned char id, float p, float i, float d)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b089      	sub	sp, #36	; 0x24
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6178      	str	r0, [r7, #20]
 8004b20:	460b      	mov	r3, r1
 8004b22:	ed87 0a03 	vstr	s0, [r7, #12]
 8004b26:	edc7 0a02 	vstr	s1, [r7, #8]
 8004b2a:	ed87 1a01 	vstr	s2, [r7, #4]
 8004b2e:	74fb      	strb	r3, [r7, #19]
	telemetry_tx_buf[0] = 0x46;
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	2246      	movs	r2, #70	; 0x46
 8004b34:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[1] = 0x43;
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	3301      	adds	r3, #1
 8004b3a:	2243      	movs	r2, #67	; 0x43
 8004b3c:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[2] = id;
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	3302      	adds	r3, #2
 8004b42:	7cfa      	ldrb	r2, [r7, #19]
 8004b44:	701a      	strb	r2, [r3, #0]

	//	  memcpy(telemetry_tx_buf[3], &p, 4);
	//	  memcpy(telemetry_tx_buf[7], &i, 4);
	//	  memcpy(telemetry_tx_buf[11], &d, 4);

	*(float*)&telemetry_tx_buf[3] = p;
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	3303      	adds	r3, #3
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	601a      	str	r2, [r3, #0]
	*(float*)&telemetry_tx_buf[7] = i;
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	3307      	adds	r3, #7
 8004b52:	68ba      	ldr	r2, [r7, #8]
 8004b54:	601a      	str	r2, [r3, #0]
	*(float*)&telemetry_tx_buf[11] = d;
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	330b      	adds	r3, #11
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	601a      	str	r2, [r3, #0]

	telemetry_tx_buf[15] = 0x00;
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	330f      	adds	r3, #15
 8004b62:	2200      	movs	r2, #0
 8004b64:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[16] = 0x00;
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	3310      	adds	r3, #16
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[17] = 0x00;
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	3311      	adds	r3, #17
 8004b72:	2200      	movs	r2, #0
 8004b74:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[18] = 0x00;
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	3312      	adds	r3, #18
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[19] = 0xff;
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	3313      	adds	r3, #19
 8004b82:	22ff      	movs	r2, #255	; 0xff
 8004b84:	701a      	strb	r2, [r3, #0]

	for(int i=0; i<19; i++)
 8004b86:	2300      	movs	r3, #0
 8004b88:	61fb      	str	r3, [r7, #28]
 8004b8a:	e00e      	b.n	8004baa <Encode_Msg_PID_Gain+0x92>
	{
		telemetry_tx_buf[19] = telemetry_tx_buf[19] - telemetry_tx_buf[i];
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	3313      	adds	r3, #19
 8004b90:	7819      	ldrb	r1, [r3, #0]
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	4413      	add	r3, r2
 8004b98:	781a      	ldrb	r2, [r3, #0]
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	3313      	adds	r3, #19
 8004b9e:	1a8a      	subs	r2, r1, r2
 8004ba0:	b2d2      	uxtb	r2, r2
 8004ba2:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<19; i++)
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	61fb      	str	r3, [r7, #28]
 8004baa:	69fb      	ldr	r3, [r7, #28]
 8004bac:	2b12      	cmp	r3, #18
 8004bae:	dded      	ble.n	8004b8c <Encode_Msg_PID_Gain+0x74>
	}
}
 8004bb0:	bf00      	nop
 8004bb2:	bf00      	nop
 8004bb4:	3724      	adds	r7, #36	; 0x24
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr
	...

08004bc0 <Receive_Pid_Gain>:

void Receive_Pid_Gain(void)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
	if(telemetry_rx_cplt_flag == 1) //Receive GCS Message
 8004bc6:	4b93      	ldr	r3, [pc, #588]	; (8004e14 <Receive_Pid_Gain+0x254>)
 8004bc8:	781b      	ldrb	r3, [r3, #0]
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	f040 8377 	bne.w	80052be <Receive_Pid_Gain+0x6fe>
	{
		telemetry_rx_cplt_flag = 0;
 8004bd0:	4b90      	ldr	r3, [pc, #576]	; (8004e14 <Receive_Pid_Gain+0x254>)
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	701a      	strb	r2, [r3, #0]

		if(iBus.SwA == 1000) //Check FS-i6 Switch A
 8004bd6:	4b90      	ldr	r3, [pc, #576]	; (8004e18 <Receive_Pid_Gain+0x258>)
 8004bd8:	891b      	ldrh	r3, [r3, #8]
 8004bda:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004bde:	f040 836e 	bne.w	80052be <Receive_Pid_Gain+0x6fe>
		{
			unsigned char chksum = 0xff;
 8004be2:	23ff      	movs	r3, #255	; 0xff
 8004be4:	71fb      	strb	r3, [r7, #7]
			for(int i=0;i<19;i++) chksum = chksum - telemetry_rx_buf[i];
 8004be6:	2300      	movs	r3, #0
 8004be8:	603b      	str	r3, [r7, #0]
 8004bea:	e009      	b.n	8004c00 <Receive_Pid_Gain+0x40>
 8004bec:	4a8b      	ldr	r2, [pc, #556]	; (8004e1c <Receive_Pid_Gain+0x25c>)
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	4413      	add	r3, r2
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	79fa      	ldrb	r2, [r7, #7]
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	71fb      	strb	r3, [r7, #7]
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	603b      	str	r3, [r7, #0]
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	2b12      	cmp	r3, #18
 8004c04:	ddf2      	ble.n	8004bec <Receive_Pid_Gain+0x2c>
			if(chksum == telemetry_rx_buf[19])
 8004c06:	4b85      	ldr	r3, [pc, #532]	; (8004e1c <Receive_Pid_Gain+0x25c>)
 8004c08:	7cdb      	ldrb	r3, [r3, #19]
 8004c0a:	79fa      	ldrb	r2, [r7, #7]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	f040 8356 	bne.w	80052be <Receive_Pid_Gain+0x6fe>
			{
				LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8004c12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004c16:	4882      	ldr	r0, [pc, #520]	; (8004e20 <Receive_Pid_Gain+0x260>)
 8004c18:	f7fe fa7a 	bl	8003110 <LL_TIM_CC_EnableChannel>
				TIM3->PSC = 1000;
 8004c1c:	4b80      	ldr	r3, [pc, #512]	; (8004e20 <Receive_Pid_Gain+0x260>)
 8004c1e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004c22:	629a      	str	r2, [r3, #40]	; 0x28
				HAL_Delay(10);
 8004c24:	200a      	movs	r0, #10
 8004c26:	f001 fca5 	bl	8006574 <HAL_Delay>
				LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8004c2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004c2e:	487c      	ldr	r0, [pc, #496]	; (8004e20 <Receive_Pid_Gain+0x260>)
 8004c30:	f7fe fa7f 	bl	8003132 <LL_TIM_CC_DisableChannel>

				switch(telemetry_rx_buf[2]) //Check ID of GCS Message
 8004c34:	4b79      	ldr	r3, [pc, #484]	; (8004e1c <Receive_Pid_Gain+0x25c>)
 8004c36:	789b      	ldrb	r3, [r3, #2]
 8004c38:	2b10      	cmp	r3, #16
 8004c3a:	f200 8341 	bhi.w	80052c0 <Receive_Pid_Gain+0x700>
 8004c3e:	a201      	add	r2, pc, #4	; (adr r2, 8004c44 <Receive_Pid_Gain+0x84>)
 8004c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c44:	08004c89 	.word	0x08004c89
 8004c48:	08004d0d 	.word	0x08004d0d
 8004c4c:	08004d91 	.word	0x08004d91
 8004c50:	08004e5d 	.word	0x08004e5d
 8004c54:	08004ee1 	.word	0x08004ee1
 8004c58:	08004f65 	.word	0x08004f65
 8004c5c:	080052c1 	.word	0x080052c1
 8004c60:	080052c1 	.word	0x080052c1
 8004c64:	080052c1 	.word	0x080052c1
 8004c68:	080052c1 	.word	0x080052c1
 8004c6c:	080052c1 	.word	0x080052c1
 8004c70:	080052c1 	.word	0x080052c1
 8004c74:	080052c1 	.word	0x080052c1
 8004c78:	080052c1 	.word	0x080052c1
 8004c7c:	080052c1 	.word	0x080052c1
 8004c80:	080052c1 	.word	0x080052c1
 8004c84:	08004fe9 	.word	0x08004fe9
				{
				case 0:
					roll.in.kp = *(float*)&telemetry_rx_buf[3];
 8004c88:	4b66      	ldr	r3, [pc, #408]	; (8004e24 <Receive_Pid_Gain+0x264>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a66      	ldr	r2, [pc, #408]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004c8e:	6013      	str	r3, [r2, #0]
					roll.in.ki = *(float*)&telemetry_rx_buf[7];
 8004c90:	4b66      	ldr	r3, [pc, #408]	; (8004e2c <Receive_Pid_Gain+0x26c>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a64      	ldr	r2, [pc, #400]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004c96:	6053      	str	r3, [r2, #4]
					roll.in.kd = *(float*)&telemetry_rx_buf[11];
 8004c98:	4b65      	ldr	r3, [pc, #404]	; (8004e30 <Receive_Pid_Gain+0x270>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a62      	ldr	r2, [pc, #392]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004c9e:	6093      	str	r3, [r2, #8]
					EP_PIDGain_Write(telemetry_rx_buf[2], roll.in.kp, roll.in.ki, roll.in.kd);
 8004ca0:	4b5e      	ldr	r3, [pc, #376]	; (8004e1c <Receive_Pid_Gain+0x25c>)
 8004ca2:	789b      	ldrb	r3, [r3, #2]
 8004ca4:	4a60      	ldr	r2, [pc, #384]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004ca6:	edd2 7a00 	vldr	s15, [r2]
 8004caa:	4a5f      	ldr	r2, [pc, #380]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004cac:	ed92 7a01 	vldr	s14, [r2, #4]
 8004cb0:	4a5d      	ldr	r2, [pc, #372]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004cb2:	edd2 6a02 	vldr	s13, [r2, #8]
 8004cb6:	eeb0 1a66 	vmov.f32	s2, s13
 8004cba:	eef0 0a47 	vmov.f32	s1, s14
 8004cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f7fc f96a 	bl	8000f9c <EP_PIDGain_Write>
					EP_PIDGain_Read(telemetry_rx_buf[2], &roll.in.kp, &roll.in.ki, &roll.in.kd);
 8004cc8:	4b54      	ldr	r3, [pc, #336]	; (8004e1c <Receive_Pid_Gain+0x25c>)
 8004cca:	7898      	ldrb	r0, [r3, #2]
 8004ccc:	4b59      	ldr	r3, [pc, #356]	; (8004e34 <Receive_Pid_Gain+0x274>)
 8004cce:	4a5a      	ldr	r2, [pc, #360]	; (8004e38 <Receive_Pid_Gain+0x278>)
 8004cd0:	4955      	ldr	r1, [pc, #340]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004cd2:	f7fc f9f9 	bl	80010c8 <EP_PIDGain_Read>
					Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[2], roll.in.kp, roll.in.ki, roll.in.kd);
 8004cd6:	4b51      	ldr	r3, [pc, #324]	; (8004e1c <Receive_Pid_Gain+0x25c>)
 8004cd8:	789b      	ldrb	r3, [r3, #2]
 8004cda:	4a53      	ldr	r2, [pc, #332]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004cdc:	edd2 7a00 	vldr	s15, [r2]
 8004ce0:	4a51      	ldr	r2, [pc, #324]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004ce2:	ed92 7a01 	vldr	s14, [r2, #4]
 8004ce6:	4a50      	ldr	r2, [pc, #320]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004ce8:	edd2 6a02 	vldr	s13, [r2, #8]
 8004cec:	eeb0 1a66 	vmov.f32	s2, s13
 8004cf0:	eef0 0a47 	vmov.f32	s1, s14
 8004cf4:	eeb0 0a67 	vmov.f32	s0, s15
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	4850      	ldr	r0, [pc, #320]	; (8004e3c <Receive_Pid_Gain+0x27c>)
 8004cfc:	f7ff ff0c 	bl	8004b18 <Encode_Msg_PID_Gain>
					HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8004d00:	2214      	movs	r2, #20
 8004d02:	494e      	ldr	r1, [pc, #312]	; (8004e3c <Receive_Pid_Gain+0x27c>)
 8004d04:	484e      	ldr	r0, [pc, #312]	; (8004e40 <Receive_Pid_Gain+0x280>)
 8004d06:	f003 fcac 	bl	8008662 <HAL_UART_Transmit_IT>
					break;
 8004d0a:	e2d9      	b.n	80052c0 <Receive_Pid_Gain+0x700>
				case 1:
					roll.out.kp = *(float*)&telemetry_rx_buf[3];
 8004d0c:	4b45      	ldr	r3, [pc, #276]	; (8004e24 <Receive_Pid_Gain+0x264>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a45      	ldr	r2, [pc, #276]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004d12:	6393      	str	r3, [r2, #56]	; 0x38
					roll.out.ki = *(float*)&telemetry_rx_buf[7];
 8004d14:	4b45      	ldr	r3, [pc, #276]	; (8004e2c <Receive_Pid_Gain+0x26c>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a43      	ldr	r2, [pc, #268]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004d1a:	63d3      	str	r3, [r2, #60]	; 0x3c
					roll.out.kd = *(float*)&telemetry_rx_buf[11];
 8004d1c:	4b44      	ldr	r3, [pc, #272]	; (8004e30 <Receive_Pid_Gain+0x270>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a41      	ldr	r2, [pc, #260]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004d22:	6413      	str	r3, [r2, #64]	; 0x40
					EP_PIDGain_Write(telemetry_rx_buf[2], roll.out.kp, roll.out.ki, roll.out.kd);
 8004d24:	4b3d      	ldr	r3, [pc, #244]	; (8004e1c <Receive_Pid_Gain+0x25c>)
 8004d26:	789b      	ldrb	r3, [r3, #2]
 8004d28:	4a3f      	ldr	r2, [pc, #252]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004d2a:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8004d2e:	4a3e      	ldr	r2, [pc, #248]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004d30:	ed92 7a0f 	vldr	s14, [r2, #60]	; 0x3c
 8004d34:	4a3c      	ldr	r2, [pc, #240]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004d36:	edd2 6a10 	vldr	s13, [r2, #64]	; 0x40
 8004d3a:	eeb0 1a66 	vmov.f32	s2, s13
 8004d3e:	eef0 0a47 	vmov.f32	s1, s14
 8004d42:	eeb0 0a67 	vmov.f32	s0, s15
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7fc f928 	bl	8000f9c <EP_PIDGain_Write>
					EP_PIDGain_Read(telemetry_rx_buf[2], &roll.out.kp, &roll.out.ki, &roll.out.kd);
 8004d4c:	4b33      	ldr	r3, [pc, #204]	; (8004e1c <Receive_Pid_Gain+0x25c>)
 8004d4e:	7898      	ldrb	r0, [r3, #2]
 8004d50:	4b3c      	ldr	r3, [pc, #240]	; (8004e44 <Receive_Pid_Gain+0x284>)
 8004d52:	4a3d      	ldr	r2, [pc, #244]	; (8004e48 <Receive_Pid_Gain+0x288>)
 8004d54:	493d      	ldr	r1, [pc, #244]	; (8004e4c <Receive_Pid_Gain+0x28c>)
 8004d56:	f7fc f9b7 	bl	80010c8 <EP_PIDGain_Read>
					Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[2], roll.out.kp, roll.out.ki, roll.out.kd);
 8004d5a:	4b30      	ldr	r3, [pc, #192]	; (8004e1c <Receive_Pid_Gain+0x25c>)
 8004d5c:	789b      	ldrb	r3, [r3, #2]
 8004d5e:	4a32      	ldr	r2, [pc, #200]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004d60:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8004d64:	4a30      	ldr	r2, [pc, #192]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004d66:	ed92 7a0f 	vldr	s14, [r2, #60]	; 0x3c
 8004d6a:	4a2f      	ldr	r2, [pc, #188]	; (8004e28 <Receive_Pid_Gain+0x268>)
 8004d6c:	edd2 6a10 	vldr	s13, [r2, #64]	; 0x40
 8004d70:	eeb0 1a66 	vmov.f32	s2, s13
 8004d74:	eef0 0a47 	vmov.f32	s1, s14
 8004d78:	eeb0 0a67 	vmov.f32	s0, s15
 8004d7c:	4619      	mov	r1, r3
 8004d7e:	482f      	ldr	r0, [pc, #188]	; (8004e3c <Receive_Pid_Gain+0x27c>)
 8004d80:	f7ff feca 	bl	8004b18 <Encode_Msg_PID_Gain>
					HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8004d84:	2214      	movs	r2, #20
 8004d86:	492d      	ldr	r1, [pc, #180]	; (8004e3c <Receive_Pid_Gain+0x27c>)
 8004d88:	482d      	ldr	r0, [pc, #180]	; (8004e40 <Receive_Pid_Gain+0x280>)
 8004d8a:	f003 fc6a 	bl	8008662 <HAL_UART_Transmit_IT>
					break;
 8004d8e:	e297      	b.n	80052c0 <Receive_Pid_Gain+0x700>
				case 2:
					pitch.in.kp = *(float*)&telemetry_rx_buf[3];
 8004d90:	4b24      	ldr	r3, [pc, #144]	; (8004e24 <Receive_Pid_Gain+0x264>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a2e      	ldr	r2, [pc, #184]	; (8004e50 <Receive_Pid_Gain+0x290>)
 8004d96:	6013      	str	r3, [r2, #0]
					pitch.in.ki = *(float*)&telemetry_rx_buf[7];
 8004d98:	4b24      	ldr	r3, [pc, #144]	; (8004e2c <Receive_Pid_Gain+0x26c>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a2c      	ldr	r2, [pc, #176]	; (8004e50 <Receive_Pid_Gain+0x290>)
 8004d9e:	6053      	str	r3, [r2, #4]
					pitch.in.kd = *(float*)&telemetry_rx_buf[11];
 8004da0:	4b23      	ldr	r3, [pc, #140]	; (8004e30 <Receive_Pid_Gain+0x270>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a2a      	ldr	r2, [pc, #168]	; (8004e50 <Receive_Pid_Gain+0x290>)
 8004da6:	6093      	str	r3, [r2, #8]
					EP_PIDGain_Write(telemetry_rx_buf[2], pitch.in.kp, pitch.in.ki, pitch.in.kd);
 8004da8:	4b1c      	ldr	r3, [pc, #112]	; (8004e1c <Receive_Pid_Gain+0x25c>)
 8004daa:	789b      	ldrb	r3, [r3, #2]
 8004dac:	4a28      	ldr	r2, [pc, #160]	; (8004e50 <Receive_Pid_Gain+0x290>)
 8004dae:	edd2 7a00 	vldr	s15, [r2]
 8004db2:	4a27      	ldr	r2, [pc, #156]	; (8004e50 <Receive_Pid_Gain+0x290>)
 8004db4:	ed92 7a01 	vldr	s14, [r2, #4]
 8004db8:	4a25      	ldr	r2, [pc, #148]	; (8004e50 <Receive_Pid_Gain+0x290>)
 8004dba:	edd2 6a02 	vldr	s13, [r2, #8]
 8004dbe:	eeb0 1a66 	vmov.f32	s2, s13
 8004dc2:	eef0 0a47 	vmov.f32	s1, s14
 8004dc6:	eeb0 0a67 	vmov.f32	s0, s15
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7fc f8e6 	bl	8000f9c <EP_PIDGain_Write>
					EP_PIDGain_Read(telemetry_rx_buf[2], &pitch.in.kp, &pitch.in.ki, &pitch.in.kd);
 8004dd0:	4b12      	ldr	r3, [pc, #72]	; (8004e1c <Receive_Pid_Gain+0x25c>)
 8004dd2:	7898      	ldrb	r0, [r3, #2]
 8004dd4:	4b1f      	ldr	r3, [pc, #124]	; (8004e54 <Receive_Pid_Gain+0x294>)
 8004dd6:	4a20      	ldr	r2, [pc, #128]	; (8004e58 <Receive_Pid_Gain+0x298>)
 8004dd8:	491d      	ldr	r1, [pc, #116]	; (8004e50 <Receive_Pid_Gain+0x290>)
 8004dda:	f7fc f975 	bl	80010c8 <EP_PIDGain_Read>
					Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[2], pitch.in.kp, pitch.in.ki, pitch.in.kd);
 8004dde:	4b0f      	ldr	r3, [pc, #60]	; (8004e1c <Receive_Pid_Gain+0x25c>)
 8004de0:	789b      	ldrb	r3, [r3, #2]
 8004de2:	4a1b      	ldr	r2, [pc, #108]	; (8004e50 <Receive_Pid_Gain+0x290>)
 8004de4:	edd2 7a00 	vldr	s15, [r2]
 8004de8:	4a19      	ldr	r2, [pc, #100]	; (8004e50 <Receive_Pid_Gain+0x290>)
 8004dea:	ed92 7a01 	vldr	s14, [r2, #4]
 8004dee:	4a18      	ldr	r2, [pc, #96]	; (8004e50 <Receive_Pid_Gain+0x290>)
 8004df0:	edd2 6a02 	vldr	s13, [r2, #8]
 8004df4:	eeb0 1a66 	vmov.f32	s2, s13
 8004df8:	eef0 0a47 	vmov.f32	s1, s14
 8004dfc:	eeb0 0a67 	vmov.f32	s0, s15
 8004e00:	4619      	mov	r1, r3
 8004e02:	480e      	ldr	r0, [pc, #56]	; (8004e3c <Receive_Pid_Gain+0x27c>)
 8004e04:	f7ff fe88 	bl	8004b18 <Encode_Msg_PID_Gain>
					HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8004e08:	2214      	movs	r2, #20
 8004e0a:	490c      	ldr	r1, [pc, #48]	; (8004e3c <Receive_Pid_Gain+0x27c>)
 8004e0c:	480c      	ldr	r0, [pc, #48]	; (8004e40 <Receive_Pid_Gain+0x280>)
 8004e0e:	f003 fc28 	bl	8008662 <HAL_UART_Transmit_IT>
					break;
 8004e12:	e255      	b.n	80052c0 <Receive_Pid_Gain+0x700>
 8004e14:	20000524 	.word	0x20000524
 8004e18:	20000314 	.word	0x20000314
 8004e1c:	20000510 	.word	0x20000510
 8004e20:	40000400 	.word	0x40000400
 8004e24:	20000513 	.word	0x20000513
 8004e28:	20000440 	.word	0x20000440
 8004e2c:	20000517 	.word	0x20000517
 8004e30:	2000051b 	.word	0x2000051b
 8004e34:	20000448 	.word	0x20000448
 8004e38:	20000444 	.word	0x20000444
 8004e3c:	20000528 	.word	0x20000528
 8004e40:	2000055c 	.word	0x2000055c
 8004e44:	20000480 	.word	0x20000480
 8004e48:	2000047c 	.word	0x2000047c
 8004e4c:	20000478 	.word	0x20000478
 8004e50:	200003d0 	.word	0x200003d0
 8004e54:	200003d8 	.word	0x200003d8
 8004e58:	200003d4 	.word	0x200003d4
				case 3:
					pitch.out.kp = *(float*)&telemetry_rx_buf[3];
 8004e5c:	4bae      	ldr	r3, [pc, #696]	; (8005118 <Receive_Pid_Gain+0x558>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4aae      	ldr	r2, [pc, #696]	; (800511c <Receive_Pid_Gain+0x55c>)
 8004e62:	6393      	str	r3, [r2, #56]	; 0x38
					pitch.out.ki = *(float*)&telemetry_rx_buf[7];
 8004e64:	4bae      	ldr	r3, [pc, #696]	; (8005120 <Receive_Pid_Gain+0x560>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4aac      	ldr	r2, [pc, #688]	; (800511c <Receive_Pid_Gain+0x55c>)
 8004e6a:	63d3      	str	r3, [r2, #60]	; 0x3c
					pitch.out.kd = *(float*)&telemetry_rx_buf[11];
 8004e6c:	4bad      	ldr	r3, [pc, #692]	; (8005124 <Receive_Pid_Gain+0x564>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4aaa      	ldr	r2, [pc, #680]	; (800511c <Receive_Pid_Gain+0x55c>)
 8004e72:	6413      	str	r3, [r2, #64]	; 0x40
					EP_PIDGain_Write(telemetry_rx_buf[2], pitch.out.kp, pitch.out.ki, pitch.out.kd);
 8004e74:	4bac      	ldr	r3, [pc, #688]	; (8005128 <Receive_Pid_Gain+0x568>)
 8004e76:	789b      	ldrb	r3, [r3, #2]
 8004e78:	4aa8      	ldr	r2, [pc, #672]	; (800511c <Receive_Pid_Gain+0x55c>)
 8004e7a:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8004e7e:	4aa7      	ldr	r2, [pc, #668]	; (800511c <Receive_Pid_Gain+0x55c>)
 8004e80:	ed92 7a0f 	vldr	s14, [r2, #60]	; 0x3c
 8004e84:	4aa5      	ldr	r2, [pc, #660]	; (800511c <Receive_Pid_Gain+0x55c>)
 8004e86:	edd2 6a10 	vldr	s13, [r2, #64]	; 0x40
 8004e8a:	eeb0 1a66 	vmov.f32	s2, s13
 8004e8e:	eef0 0a47 	vmov.f32	s1, s14
 8004e92:	eeb0 0a67 	vmov.f32	s0, s15
 8004e96:	4618      	mov	r0, r3
 8004e98:	f7fc f880 	bl	8000f9c <EP_PIDGain_Write>
					EP_PIDGain_Read(telemetry_rx_buf[2], &pitch.out.kp, &pitch.out.ki, &pitch.out.kd);
 8004e9c:	4ba2      	ldr	r3, [pc, #648]	; (8005128 <Receive_Pid_Gain+0x568>)
 8004e9e:	7898      	ldrb	r0, [r3, #2]
 8004ea0:	4ba2      	ldr	r3, [pc, #648]	; (800512c <Receive_Pid_Gain+0x56c>)
 8004ea2:	4aa3      	ldr	r2, [pc, #652]	; (8005130 <Receive_Pid_Gain+0x570>)
 8004ea4:	49a3      	ldr	r1, [pc, #652]	; (8005134 <Receive_Pid_Gain+0x574>)
 8004ea6:	f7fc f90f 	bl	80010c8 <EP_PIDGain_Read>
					Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[2], pitch.out.kp, pitch.out.ki, pitch.out.kd);
 8004eaa:	4b9f      	ldr	r3, [pc, #636]	; (8005128 <Receive_Pid_Gain+0x568>)
 8004eac:	789b      	ldrb	r3, [r3, #2]
 8004eae:	4a9b      	ldr	r2, [pc, #620]	; (800511c <Receive_Pid_Gain+0x55c>)
 8004eb0:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8004eb4:	4a99      	ldr	r2, [pc, #612]	; (800511c <Receive_Pid_Gain+0x55c>)
 8004eb6:	ed92 7a0f 	vldr	s14, [r2, #60]	; 0x3c
 8004eba:	4a98      	ldr	r2, [pc, #608]	; (800511c <Receive_Pid_Gain+0x55c>)
 8004ebc:	edd2 6a10 	vldr	s13, [r2, #64]	; 0x40
 8004ec0:	eeb0 1a66 	vmov.f32	s2, s13
 8004ec4:	eef0 0a47 	vmov.f32	s1, s14
 8004ec8:	eeb0 0a67 	vmov.f32	s0, s15
 8004ecc:	4619      	mov	r1, r3
 8004ece:	489a      	ldr	r0, [pc, #616]	; (8005138 <Receive_Pid_Gain+0x578>)
 8004ed0:	f7ff fe22 	bl	8004b18 <Encode_Msg_PID_Gain>
					HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8004ed4:	2214      	movs	r2, #20
 8004ed6:	4998      	ldr	r1, [pc, #608]	; (8005138 <Receive_Pid_Gain+0x578>)
 8004ed8:	4898      	ldr	r0, [pc, #608]	; (800513c <Receive_Pid_Gain+0x57c>)
 8004eda:	f003 fbc2 	bl	8008662 <HAL_UART_Transmit_IT>
					break;
 8004ede:	e1ef      	b.n	80052c0 <Receive_Pid_Gain+0x700>
				case 4:
					yaw_heading.kp = *(float*)&telemetry_rx_buf[3];
 8004ee0:	4b8d      	ldr	r3, [pc, #564]	; (8005118 <Receive_Pid_Gain+0x558>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a96      	ldr	r2, [pc, #600]	; (8005140 <Receive_Pid_Gain+0x580>)
 8004ee6:	6013      	str	r3, [r2, #0]
					yaw_heading.ki = *(float*)&telemetry_rx_buf[7];
 8004ee8:	4b8d      	ldr	r3, [pc, #564]	; (8005120 <Receive_Pid_Gain+0x560>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a94      	ldr	r2, [pc, #592]	; (8005140 <Receive_Pid_Gain+0x580>)
 8004eee:	6053      	str	r3, [r2, #4]
					yaw_heading.kd = *(float*)&telemetry_rx_buf[11];
 8004ef0:	4b8c      	ldr	r3, [pc, #560]	; (8005124 <Receive_Pid_Gain+0x564>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a92      	ldr	r2, [pc, #584]	; (8005140 <Receive_Pid_Gain+0x580>)
 8004ef6:	6093      	str	r3, [r2, #8]
					EP_PIDGain_Write(telemetry_rx_buf[2], yaw_heading.kp, yaw_heading.ki, yaw_heading.kd);
 8004ef8:	4b8b      	ldr	r3, [pc, #556]	; (8005128 <Receive_Pid_Gain+0x568>)
 8004efa:	789b      	ldrb	r3, [r3, #2]
 8004efc:	4a90      	ldr	r2, [pc, #576]	; (8005140 <Receive_Pid_Gain+0x580>)
 8004efe:	edd2 7a00 	vldr	s15, [r2]
 8004f02:	4a8f      	ldr	r2, [pc, #572]	; (8005140 <Receive_Pid_Gain+0x580>)
 8004f04:	ed92 7a01 	vldr	s14, [r2, #4]
 8004f08:	4a8d      	ldr	r2, [pc, #564]	; (8005140 <Receive_Pid_Gain+0x580>)
 8004f0a:	edd2 6a02 	vldr	s13, [r2, #8]
 8004f0e:	eeb0 1a66 	vmov.f32	s2, s13
 8004f12:	eef0 0a47 	vmov.f32	s1, s14
 8004f16:	eeb0 0a67 	vmov.f32	s0, s15
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f7fc f83e 	bl	8000f9c <EP_PIDGain_Write>
					EP_PIDGain_Read(telemetry_rx_buf[2], &yaw_heading.kp, &yaw_heading.ki, &yaw_heading.kd);
 8004f20:	4b81      	ldr	r3, [pc, #516]	; (8005128 <Receive_Pid_Gain+0x568>)
 8004f22:	7898      	ldrb	r0, [r3, #2]
 8004f24:	4b87      	ldr	r3, [pc, #540]	; (8005144 <Receive_Pid_Gain+0x584>)
 8004f26:	4a88      	ldr	r2, [pc, #544]	; (8005148 <Receive_Pid_Gain+0x588>)
 8004f28:	4985      	ldr	r1, [pc, #532]	; (8005140 <Receive_Pid_Gain+0x580>)
 8004f2a:	f7fc f8cd 	bl	80010c8 <EP_PIDGain_Read>
					Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[2], yaw_heading.kp, yaw_heading.ki, yaw_heading.kd);
 8004f2e:	4b7e      	ldr	r3, [pc, #504]	; (8005128 <Receive_Pid_Gain+0x568>)
 8004f30:	789b      	ldrb	r3, [r3, #2]
 8004f32:	4a83      	ldr	r2, [pc, #524]	; (8005140 <Receive_Pid_Gain+0x580>)
 8004f34:	edd2 7a00 	vldr	s15, [r2]
 8004f38:	4a81      	ldr	r2, [pc, #516]	; (8005140 <Receive_Pid_Gain+0x580>)
 8004f3a:	ed92 7a01 	vldr	s14, [r2, #4]
 8004f3e:	4a80      	ldr	r2, [pc, #512]	; (8005140 <Receive_Pid_Gain+0x580>)
 8004f40:	edd2 6a02 	vldr	s13, [r2, #8]
 8004f44:	eeb0 1a66 	vmov.f32	s2, s13
 8004f48:	eef0 0a47 	vmov.f32	s1, s14
 8004f4c:	eeb0 0a67 	vmov.f32	s0, s15
 8004f50:	4619      	mov	r1, r3
 8004f52:	4879      	ldr	r0, [pc, #484]	; (8005138 <Receive_Pid_Gain+0x578>)
 8004f54:	f7ff fde0 	bl	8004b18 <Encode_Msg_PID_Gain>
					HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8004f58:	2214      	movs	r2, #20
 8004f5a:	4977      	ldr	r1, [pc, #476]	; (8005138 <Receive_Pid_Gain+0x578>)
 8004f5c:	4877      	ldr	r0, [pc, #476]	; (800513c <Receive_Pid_Gain+0x57c>)
 8004f5e:	f003 fb80 	bl	8008662 <HAL_UART_Transmit_IT>
					break;
 8004f62:	e1ad      	b.n	80052c0 <Receive_Pid_Gain+0x700>
				case 5:
					yaw_rate.kp = *(float*)&telemetry_rx_buf[3];
 8004f64:	4b6c      	ldr	r3, [pc, #432]	; (8005118 <Receive_Pid_Gain+0x558>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a78      	ldr	r2, [pc, #480]	; (800514c <Receive_Pid_Gain+0x58c>)
 8004f6a:	6013      	str	r3, [r2, #0]
					yaw_rate.ki = *(float*)&telemetry_rx_buf[7];
 8004f6c:	4b6c      	ldr	r3, [pc, #432]	; (8005120 <Receive_Pid_Gain+0x560>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a76      	ldr	r2, [pc, #472]	; (800514c <Receive_Pid_Gain+0x58c>)
 8004f72:	6053      	str	r3, [r2, #4]
					yaw_rate.kd = *(float*)&telemetry_rx_buf[11];
 8004f74:	4b6b      	ldr	r3, [pc, #428]	; (8005124 <Receive_Pid_Gain+0x564>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a74      	ldr	r2, [pc, #464]	; (800514c <Receive_Pid_Gain+0x58c>)
 8004f7a:	6093      	str	r3, [r2, #8]
					EP_PIDGain_Write(telemetry_rx_buf[2], yaw_rate.kp, yaw_rate.ki, yaw_rate.kd);
 8004f7c:	4b6a      	ldr	r3, [pc, #424]	; (8005128 <Receive_Pid_Gain+0x568>)
 8004f7e:	789b      	ldrb	r3, [r3, #2]
 8004f80:	4a72      	ldr	r2, [pc, #456]	; (800514c <Receive_Pid_Gain+0x58c>)
 8004f82:	edd2 7a00 	vldr	s15, [r2]
 8004f86:	4a71      	ldr	r2, [pc, #452]	; (800514c <Receive_Pid_Gain+0x58c>)
 8004f88:	ed92 7a01 	vldr	s14, [r2, #4]
 8004f8c:	4a6f      	ldr	r2, [pc, #444]	; (800514c <Receive_Pid_Gain+0x58c>)
 8004f8e:	edd2 6a02 	vldr	s13, [r2, #8]
 8004f92:	eeb0 1a66 	vmov.f32	s2, s13
 8004f96:	eef0 0a47 	vmov.f32	s1, s14
 8004f9a:	eeb0 0a67 	vmov.f32	s0, s15
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f7fb fffc 	bl	8000f9c <EP_PIDGain_Write>
					EP_PIDGain_Read(telemetry_rx_buf[2], &yaw_rate.kp, &yaw_rate.ki, &yaw_rate.kd);
 8004fa4:	4b60      	ldr	r3, [pc, #384]	; (8005128 <Receive_Pid_Gain+0x568>)
 8004fa6:	7898      	ldrb	r0, [r3, #2]
 8004fa8:	4b69      	ldr	r3, [pc, #420]	; (8005150 <Receive_Pid_Gain+0x590>)
 8004faa:	4a6a      	ldr	r2, [pc, #424]	; (8005154 <Receive_Pid_Gain+0x594>)
 8004fac:	4967      	ldr	r1, [pc, #412]	; (800514c <Receive_Pid_Gain+0x58c>)
 8004fae:	f7fc f88b 	bl	80010c8 <EP_PIDGain_Read>
					Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[2], yaw_rate.kp, yaw_rate.ki, yaw_rate.kd);
 8004fb2:	4b5d      	ldr	r3, [pc, #372]	; (8005128 <Receive_Pid_Gain+0x568>)
 8004fb4:	789b      	ldrb	r3, [r3, #2]
 8004fb6:	4a65      	ldr	r2, [pc, #404]	; (800514c <Receive_Pid_Gain+0x58c>)
 8004fb8:	edd2 7a00 	vldr	s15, [r2]
 8004fbc:	4a63      	ldr	r2, [pc, #396]	; (800514c <Receive_Pid_Gain+0x58c>)
 8004fbe:	ed92 7a01 	vldr	s14, [r2, #4]
 8004fc2:	4a62      	ldr	r2, [pc, #392]	; (800514c <Receive_Pid_Gain+0x58c>)
 8004fc4:	edd2 6a02 	vldr	s13, [r2, #8]
 8004fc8:	eeb0 1a66 	vmov.f32	s2, s13
 8004fcc:	eef0 0a47 	vmov.f32	s1, s14
 8004fd0:	eeb0 0a67 	vmov.f32	s0, s15
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	4858      	ldr	r0, [pc, #352]	; (8005138 <Receive_Pid_Gain+0x578>)
 8004fd8:	f7ff fd9e 	bl	8004b18 <Encode_Msg_PID_Gain>
					HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8004fdc:	2214      	movs	r2, #20
 8004fde:	4956      	ldr	r1, [pc, #344]	; (8005138 <Receive_Pid_Gain+0x578>)
 8004fe0:	4856      	ldr	r0, [pc, #344]	; (800513c <Receive_Pid_Gain+0x57c>)
 8004fe2:	f003 fb3e 	bl	8008662 <HAL_UART_Transmit_IT>
					break;
 8004fe6:	e16b      	b.n	80052c0 <Receive_Pid_Gain+0x700>
				case 0x10:
					switch(telemetry_rx_buf[3])
 8004fe8:	4b4f      	ldr	r3, [pc, #316]	; (8005128 <Receive_Pid_Gain+0x568>)
 8004fea:	78db      	ldrb	r3, [r3, #3]
 8004fec:	2b06      	cmp	r3, #6
 8004fee:	f200 8167 	bhi.w	80052c0 <Receive_Pid_Gain+0x700>
 8004ff2:	a201      	add	r2, pc, #4	; (adr r2, 8004ff8 <Receive_Pid_Gain+0x438>)
 8004ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff8:	08005015 	.word	0x08005015
 8004ffc:	08005049 	.word	0x08005049
 8005000:	0800507d 	.word	0x0800507d
 8005004:	080050b1 	.word	0x080050b1
 8005008:	080050e5 	.word	0x080050e5
 800500c:	0800515d 	.word	0x0800515d
 8005010:	08005191 	.word	0x08005191
					{
					case 0:
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 0, roll.in.kp, roll.in.ki, roll.in.kd);
 8005014:	4b50      	ldr	r3, [pc, #320]	; (8005158 <Receive_Pid_Gain+0x598>)
 8005016:	edd3 7a00 	vldr	s15, [r3]
 800501a:	4b4f      	ldr	r3, [pc, #316]	; (8005158 <Receive_Pid_Gain+0x598>)
 800501c:	ed93 7a01 	vldr	s14, [r3, #4]
 8005020:	4b4d      	ldr	r3, [pc, #308]	; (8005158 <Receive_Pid_Gain+0x598>)
 8005022:	edd3 6a02 	vldr	s13, [r3, #8]
 8005026:	eeb0 1a66 	vmov.f32	s2, s13
 800502a:	eef0 0a47 	vmov.f32	s1, s14
 800502e:	eeb0 0a67 	vmov.f32	s0, s15
 8005032:	2100      	movs	r1, #0
 8005034:	4840      	ldr	r0, [pc, #256]	; (8005138 <Receive_Pid_Gain+0x578>)
 8005036:	f7ff fd6f 	bl	8004b18 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 800503a:	230a      	movs	r3, #10
 800503c:	2214      	movs	r2, #20
 800503e:	493e      	ldr	r1, [pc, #248]	; (8005138 <Receive_Pid_Gain+0x578>)
 8005040:	483e      	ldr	r0, [pc, #248]	; (800513c <Receive_Pid_Gain+0x57c>)
 8005042:	f003 fa7c 	bl	800853e <HAL_UART_Transmit>
						break;
 8005046:	e13b      	b.n	80052c0 <Receive_Pid_Gain+0x700>
					case 1:
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 1, roll.out.kp, roll.out.ki, roll.out.kd);
 8005048:	4b43      	ldr	r3, [pc, #268]	; (8005158 <Receive_Pid_Gain+0x598>)
 800504a:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800504e:	4b42      	ldr	r3, [pc, #264]	; (8005158 <Receive_Pid_Gain+0x598>)
 8005050:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8005054:	4b40      	ldr	r3, [pc, #256]	; (8005158 <Receive_Pid_Gain+0x598>)
 8005056:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 800505a:	eeb0 1a66 	vmov.f32	s2, s13
 800505e:	eef0 0a47 	vmov.f32	s1, s14
 8005062:	eeb0 0a67 	vmov.f32	s0, s15
 8005066:	2101      	movs	r1, #1
 8005068:	4833      	ldr	r0, [pc, #204]	; (8005138 <Receive_Pid_Gain+0x578>)
 800506a:	f7ff fd55 	bl	8004b18 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 800506e:	230a      	movs	r3, #10
 8005070:	2214      	movs	r2, #20
 8005072:	4931      	ldr	r1, [pc, #196]	; (8005138 <Receive_Pid_Gain+0x578>)
 8005074:	4831      	ldr	r0, [pc, #196]	; (800513c <Receive_Pid_Gain+0x57c>)
 8005076:	f003 fa62 	bl	800853e <HAL_UART_Transmit>
						break;
 800507a:	e121      	b.n	80052c0 <Receive_Pid_Gain+0x700>
					case 2:
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 2, pitch.in.kp, pitch.in.ki, pitch.in.kd);
 800507c:	4b27      	ldr	r3, [pc, #156]	; (800511c <Receive_Pid_Gain+0x55c>)
 800507e:	edd3 7a00 	vldr	s15, [r3]
 8005082:	4b26      	ldr	r3, [pc, #152]	; (800511c <Receive_Pid_Gain+0x55c>)
 8005084:	ed93 7a01 	vldr	s14, [r3, #4]
 8005088:	4b24      	ldr	r3, [pc, #144]	; (800511c <Receive_Pid_Gain+0x55c>)
 800508a:	edd3 6a02 	vldr	s13, [r3, #8]
 800508e:	eeb0 1a66 	vmov.f32	s2, s13
 8005092:	eef0 0a47 	vmov.f32	s1, s14
 8005096:	eeb0 0a67 	vmov.f32	s0, s15
 800509a:	2102      	movs	r1, #2
 800509c:	4826      	ldr	r0, [pc, #152]	; (8005138 <Receive_Pid_Gain+0x578>)
 800509e:	f7ff fd3b 	bl	8004b18 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 80050a2:	230a      	movs	r3, #10
 80050a4:	2214      	movs	r2, #20
 80050a6:	4924      	ldr	r1, [pc, #144]	; (8005138 <Receive_Pid_Gain+0x578>)
 80050a8:	4824      	ldr	r0, [pc, #144]	; (800513c <Receive_Pid_Gain+0x57c>)
 80050aa:	f003 fa48 	bl	800853e <HAL_UART_Transmit>
						break;
 80050ae:	e107      	b.n	80052c0 <Receive_Pid_Gain+0x700>
					case 3:
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 3, pitch.out.kp, pitch.out.ki, pitch.out.kd);
 80050b0:	4b1a      	ldr	r3, [pc, #104]	; (800511c <Receive_Pid_Gain+0x55c>)
 80050b2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80050b6:	4b19      	ldr	r3, [pc, #100]	; (800511c <Receive_Pid_Gain+0x55c>)
 80050b8:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80050bc:	4b17      	ldr	r3, [pc, #92]	; (800511c <Receive_Pid_Gain+0x55c>)
 80050be:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 80050c2:	eeb0 1a66 	vmov.f32	s2, s13
 80050c6:	eef0 0a47 	vmov.f32	s1, s14
 80050ca:	eeb0 0a67 	vmov.f32	s0, s15
 80050ce:	2103      	movs	r1, #3
 80050d0:	4819      	ldr	r0, [pc, #100]	; (8005138 <Receive_Pid_Gain+0x578>)
 80050d2:	f7ff fd21 	bl	8004b18 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 80050d6:	230a      	movs	r3, #10
 80050d8:	2214      	movs	r2, #20
 80050da:	4917      	ldr	r1, [pc, #92]	; (8005138 <Receive_Pid_Gain+0x578>)
 80050dc:	4817      	ldr	r0, [pc, #92]	; (800513c <Receive_Pid_Gain+0x57c>)
 80050de:	f003 fa2e 	bl	800853e <HAL_UART_Transmit>
						break;
 80050e2:	e0ed      	b.n	80052c0 <Receive_Pid_Gain+0x700>
					case 4:
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 4, yaw_heading.kp, yaw_heading.ki, yaw_heading.kd);
 80050e4:	4b16      	ldr	r3, [pc, #88]	; (8005140 <Receive_Pid_Gain+0x580>)
 80050e6:	edd3 7a00 	vldr	s15, [r3]
 80050ea:	4b15      	ldr	r3, [pc, #84]	; (8005140 <Receive_Pid_Gain+0x580>)
 80050ec:	ed93 7a01 	vldr	s14, [r3, #4]
 80050f0:	4b13      	ldr	r3, [pc, #76]	; (8005140 <Receive_Pid_Gain+0x580>)
 80050f2:	edd3 6a02 	vldr	s13, [r3, #8]
 80050f6:	eeb0 1a66 	vmov.f32	s2, s13
 80050fa:	eef0 0a47 	vmov.f32	s1, s14
 80050fe:	eeb0 0a67 	vmov.f32	s0, s15
 8005102:	2104      	movs	r1, #4
 8005104:	480c      	ldr	r0, [pc, #48]	; (8005138 <Receive_Pid_Gain+0x578>)
 8005106:	f7ff fd07 	bl	8004b18 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 800510a:	230a      	movs	r3, #10
 800510c:	2214      	movs	r2, #20
 800510e:	490a      	ldr	r1, [pc, #40]	; (8005138 <Receive_Pid_Gain+0x578>)
 8005110:	480a      	ldr	r0, [pc, #40]	; (800513c <Receive_Pid_Gain+0x57c>)
 8005112:	f003 fa14 	bl	800853e <HAL_UART_Transmit>
						break;
 8005116:	e0d3      	b.n	80052c0 <Receive_Pid_Gain+0x700>
 8005118:	20000513 	.word	0x20000513
 800511c:	200003d0 	.word	0x200003d0
 8005120:	20000517 	.word	0x20000517
 8005124:	2000051b 	.word	0x2000051b
 8005128:	20000510 	.word	0x20000510
 800512c:	20000410 	.word	0x20000410
 8005130:	2000040c 	.word	0x2000040c
 8005134:	20000408 	.word	0x20000408
 8005138:	20000528 	.word	0x20000528
 800513c:	2000055c 	.word	0x2000055c
 8005140:	20000398 	.word	0x20000398
 8005144:	200003a0 	.word	0x200003a0
 8005148:	2000039c 	.word	0x2000039c
 800514c:	20000360 	.word	0x20000360
 8005150:	20000368 	.word	0x20000368
 8005154:	20000364 	.word	0x20000364
 8005158:	20000440 	.word	0x20000440
					case 5:
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 5, yaw_rate.kp, yaw_rate.ki, yaw_rate.kd);
 800515c:	4b5a      	ldr	r3, [pc, #360]	; (80052c8 <Receive_Pid_Gain+0x708>)
 800515e:	edd3 7a00 	vldr	s15, [r3]
 8005162:	4b59      	ldr	r3, [pc, #356]	; (80052c8 <Receive_Pid_Gain+0x708>)
 8005164:	ed93 7a01 	vldr	s14, [r3, #4]
 8005168:	4b57      	ldr	r3, [pc, #348]	; (80052c8 <Receive_Pid_Gain+0x708>)
 800516a:	edd3 6a02 	vldr	s13, [r3, #8]
 800516e:	eeb0 1a66 	vmov.f32	s2, s13
 8005172:	eef0 0a47 	vmov.f32	s1, s14
 8005176:	eeb0 0a67 	vmov.f32	s0, s15
 800517a:	2105      	movs	r1, #5
 800517c:	4853      	ldr	r0, [pc, #332]	; (80052cc <Receive_Pid_Gain+0x70c>)
 800517e:	f7ff fccb 	bl	8004b18 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8005182:	230a      	movs	r3, #10
 8005184:	2214      	movs	r2, #20
 8005186:	4951      	ldr	r1, [pc, #324]	; (80052cc <Receive_Pid_Gain+0x70c>)
 8005188:	4851      	ldr	r0, [pc, #324]	; (80052d0 <Receive_Pid_Gain+0x710>)
 800518a:	f003 f9d8 	bl	800853e <HAL_UART_Transmit>
						break;
 800518e:	e097      	b.n	80052c0 <Receive_Pid_Gain+0x700>
					case 6:
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 0, roll.in.kp, roll.in.ki, roll.in.kd);
 8005190:	4b50      	ldr	r3, [pc, #320]	; (80052d4 <Receive_Pid_Gain+0x714>)
 8005192:	edd3 7a00 	vldr	s15, [r3]
 8005196:	4b4f      	ldr	r3, [pc, #316]	; (80052d4 <Receive_Pid_Gain+0x714>)
 8005198:	ed93 7a01 	vldr	s14, [r3, #4]
 800519c:	4b4d      	ldr	r3, [pc, #308]	; (80052d4 <Receive_Pid_Gain+0x714>)
 800519e:	edd3 6a02 	vldr	s13, [r3, #8]
 80051a2:	eeb0 1a66 	vmov.f32	s2, s13
 80051a6:	eef0 0a47 	vmov.f32	s1, s14
 80051aa:	eeb0 0a67 	vmov.f32	s0, s15
 80051ae:	2100      	movs	r1, #0
 80051b0:	4846      	ldr	r0, [pc, #280]	; (80052cc <Receive_Pid_Gain+0x70c>)
 80051b2:	f7ff fcb1 	bl	8004b18 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 80051b6:	230a      	movs	r3, #10
 80051b8:	2214      	movs	r2, #20
 80051ba:	4944      	ldr	r1, [pc, #272]	; (80052cc <Receive_Pid_Gain+0x70c>)
 80051bc:	4844      	ldr	r0, [pc, #272]	; (80052d0 <Receive_Pid_Gain+0x710>)
 80051be:	f003 f9be 	bl	800853e <HAL_UART_Transmit>
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 1, roll.out.kp, roll.out.ki, roll.out.kd);
 80051c2:	4b44      	ldr	r3, [pc, #272]	; (80052d4 <Receive_Pid_Gain+0x714>)
 80051c4:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80051c8:	4b42      	ldr	r3, [pc, #264]	; (80052d4 <Receive_Pid_Gain+0x714>)
 80051ca:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80051ce:	4b41      	ldr	r3, [pc, #260]	; (80052d4 <Receive_Pid_Gain+0x714>)
 80051d0:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 80051d4:	eeb0 1a66 	vmov.f32	s2, s13
 80051d8:	eef0 0a47 	vmov.f32	s1, s14
 80051dc:	eeb0 0a67 	vmov.f32	s0, s15
 80051e0:	2101      	movs	r1, #1
 80051e2:	483a      	ldr	r0, [pc, #232]	; (80052cc <Receive_Pid_Gain+0x70c>)
 80051e4:	f7ff fc98 	bl	8004b18 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 80051e8:	230a      	movs	r3, #10
 80051ea:	2214      	movs	r2, #20
 80051ec:	4937      	ldr	r1, [pc, #220]	; (80052cc <Receive_Pid_Gain+0x70c>)
 80051ee:	4838      	ldr	r0, [pc, #224]	; (80052d0 <Receive_Pid_Gain+0x710>)
 80051f0:	f003 f9a5 	bl	800853e <HAL_UART_Transmit>
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 2, pitch.in.kp, pitch.in.ki, pitch.in.kd);
 80051f4:	4b38      	ldr	r3, [pc, #224]	; (80052d8 <Receive_Pid_Gain+0x718>)
 80051f6:	edd3 7a00 	vldr	s15, [r3]
 80051fa:	4b37      	ldr	r3, [pc, #220]	; (80052d8 <Receive_Pid_Gain+0x718>)
 80051fc:	ed93 7a01 	vldr	s14, [r3, #4]
 8005200:	4b35      	ldr	r3, [pc, #212]	; (80052d8 <Receive_Pid_Gain+0x718>)
 8005202:	edd3 6a02 	vldr	s13, [r3, #8]
 8005206:	eeb0 1a66 	vmov.f32	s2, s13
 800520a:	eef0 0a47 	vmov.f32	s1, s14
 800520e:	eeb0 0a67 	vmov.f32	s0, s15
 8005212:	2102      	movs	r1, #2
 8005214:	482d      	ldr	r0, [pc, #180]	; (80052cc <Receive_Pid_Gain+0x70c>)
 8005216:	f7ff fc7f 	bl	8004b18 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 800521a:	230a      	movs	r3, #10
 800521c:	2214      	movs	r2, #20
 800521e:	492b      	ldr	r1, [pc, #172]	; (80052cc <Receive_Pid_Gain+0x70c>)
 8005220:	482b      	ldr	r0, [pc, #172]	; (80052d0 <Receive_Pid_Gain+0x710>)
 8005222:	f003 f98c 	bl	800853e <HAL_UART_Transmit>
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 3, pitch.out.kp, pitch.out.ki, pitch.out.kd);
 8005226:	4b2c      	ldr	r3, [pc, #176]	; (80052d8 <Receive_Pid_Gain+0x718>)
 8005228:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800522c:	4b2a      	ldr	r3, [pc, #168]	; (80052d8 <Receive_Pid_Gain+0x718>)
 800522e:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8005232:	4b29      	ldr	r3, [pc, #164]	; (80052d8 <Receive_Pid_Gain+0x718>)
 8005234:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8005238:	eeb0 1a66 	vmov.f32	s2, s13
 800523c:	eef0 0a47 	vmov.f32	s1, s14
 8005240:	eeb0 0a67 	vmov.f32	s0, s15
 8005244:	2103      	movs	r1, #3
 8005246:	4821      	ldr	r0, [pc, #132]	; (80052cc <Receive_Pid_Gain+0x70c>)
 8005248:	f7ff fc66 	bl	8004b18 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 800524c:	230a      	movs	r3, #10
 800524e:	2214      	movs	r2, #20
 8005250:	491e      	ldr	r1, [pc, #120]	; (80052cc <Receive_Pid_Gain+0x70c>)
 8005252:	481f      	ldr	r0, [pc, #124]	; (80052d0 <Receive_Pid_Gain+0x710>)
 8005254:	f003 f973 	bl	800853e <HAL_UART_Transmit>
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 4, yaw_heading.kp, yaw_heading.ki, yaw_heading.kd);
 8005258:	4b20      	ldr	r3, [pc, #128]	; (80052dc <Receive_Pid_Gain+0x71c>)
 800525a:	edd3 7a00 	vldr	s15, [r3]
 800525e:	4b1f      	ldr	r3, [pc, #124]	; (80052dc <Receive_Pid_Gain+0x71c>)
 8005260:	ed93 7a01 	vldr	s14, [r3, #4]
 8005264:	4b1d      	ldr	r3, [pc, #116]	; (80052dc <Receive_Pid_Gain+0x71c>)
 8005266:	edd3 6a02 	vldr	s13, [r3, #8]
 800526a:	eeb0 1a66 	vmov.f32	s2, s13
 800526e:	eef0 0a47 	vmov.f32	s1, s14
 8005272:	eeb0 0a67 	vmov.f32	s0, s15
 8005276:	2104      	movs	r1, #4
 8005278:	4814      	ldr	r0, [pc, #80]	; (80052cc <Receive_Pid_Gain+0x70c>)
 800527a:	f7ff fc4d 	bl	8004b18 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 800527e:	230a      	movs	r3, #10
 8005280:	2214      	movs	r2, #20
 8005282:	4912      	ldr	r1, [pc, #72]	; (80052cc <Receive_Pid_Gain+0x70c>)
 8005284:	4812      	ldr	r0, [pc, #72]	; (80052d0 <Receive_Pid_Gain+0x710>)
 8005286:	f003 f95a 	bl	800853e <HAL_UART_Transmit>
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 5, yaw_rate.kp, yaw_rate.ki, yaw_rate.kd);
 800528a:	4b0f      	ldr	r3, [pc, #60]	; (80052c8 <Receive_Pid_Gain+0x708>)
 800528c:	edd3 7a00 	vldr	s15, [r3]
 8005290:	4b0d      	ldr	r3, [pc, #52]	; (80052c8 <Receive_Pid_Gain+0x708>)
 8005292:	ed93 7a01 	vldr	s14, [r3, #4]
 8005296:	4b0c      	ldr	r3, [pc, #48]	; (80052c8 <Receive_Pid_Gain+0x708>)
 8005298:	edd3 6a02 	vldr	s13, [r3, #8]
 800529c:	eeb0 1a66 	vmov.f32	s2, s13
 80052a0:	eef0 0a47 	vmov.f32	s1, s14
 80052a4:	eeb0 0a67 	vmov.f32	s0, s15
 80052a8:	2105      	movs	r1, #5
 80052aa:	4808      	ldr	r0, [pc, #32]	; (80052cc <Receive_Pid_Gain+0x70c>)
 80052ac:	f7ff fc34 	bl	8004b18 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 80052b0:	230a      	movs	r3, #10
 80052b2:	2214      	movs	r2, #20
 80052b4:	4905      	ldr	r1, [pc, #20]	; (80052cc <Receive_Pid_Gain+0x70c>)
 80052b6:	4806      	ldr	r0, [pc, #24]	; (80052d0 <Receive_Pid_Gain+0x710>)
 80052b8:	f003 f941 	bl	800853e <HAL_UART_Transmit>
						break;
 80052bc:	e000      	b.n	80052c0 <Receive_Pid_Gain+0x700>
					}

				}
 80052be:	bf00      	nop

			}

		}
	}
}
 80052c0:	bf00      	nop
 80052c2:	3708      	adds	r7, #8
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	20000360 	.word	0x20000360
 80052cc:	20000528 	.word	0x20000528
 80052d0:	2000055c 	.word	0x2000055c
 80052d4:	20000440 	.word	0x20000440
 80052d8:	200003d0 	.word	0x200003d0
 80052dc:	20000398 	.word	0x20000398

080052e0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80052e0:	b480      	push	{r7}
 80052e2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80052e4:	b672      	cpsid	i
}
 80052e6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80052e8:	e7fe      	b.n	80052e8 <Error_Handler+0x8>

080052ea <LL_SPI_SetStandard>:
{
 80052ea:	b480      	push	{r7}
 80052ec:	b083      	sub	sp, #12
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
 80052f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	f023 0210 	bic.w	r2, r3, #16
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	431a      	orrs	r2, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	605a      	str	r2, [r3, #4]
}
 8005304:	bf00      	nop
 8005306:	370c      	adds	r7, #12
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr

08005310 <LL_AHB1_GRP1_EnableClock>:
{
 8005310:	b480      	push	{r7}
 8005312:	b085      	sub	sp, #20
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8005318:	4b08      	ldr	r3, [pc, #32]	; (800533c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800531a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800531c:	4907      	ldr	r1, [pc, #28]	; (800533c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4313      	orrs	r3, r2
 8005322:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8005324:	4b05      	ldr	r3, [pc, #20]	; (800533c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005326:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4013      	ands	r3, r2
 800532c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800532e:	68fb      	ldr	r3, [r7, #12]
}
 8005330:	bf00      	nop
 8005332:	3714      	adds	r7, #20
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr
 800533c:	40023800 	.word	0x40023800

08005340 <LL_APB1_GRP1_EnableClock>:
{
 8005340:	b480      	push	{r7}
 8005342:	b085      	sub	sp, #20
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8005348:	4b08      	ldr	r3, [pc, #32]	; (800536c <LL_APB1_GRP1_EnableClock+0x2c>)
 800534a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800534c:	4907      	ldr	r1, [pc, #28]	; (800536c <LL_APB1_GRP1_EnableClock+0x2c>)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4313      	orrs	r3, r2
 8005352:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8005354:	4b05      	ldr	r3, [pc, #20]	; (800536c <LL_APB1_GRP1_EnableClock+0x2c>)
 8005356:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4013      	ands	r3, r2
 800535c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800535e:	68fb      	ldr	r3, [r7, #12]
}
 8005360:	bf00      	nop
 8005362:	3714      	adds	r7, #20
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr
 800536c:	40023800 	.word	0x40023800

08005370 <LL_APB2_GRP1_EnableClock>:
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8005378:	4b08      	ldr	r3, [pc, #32]	; (800539c <LL_APB2_GRP1_EnableClock+0x2c>)
 800537a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800537c:	4907      	ldr	r1, [pc, #28]	; (800539c <LL_APB2_GRP1_EnableClock+0x2c>)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4313      	orrs	r3, r2
 8005382:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005384:	4b05      	ldr	r3, [pc, #20]	; (800539c <LL_APB2_GRP1_EnableClock+0x2c>)
 8005386:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4013      	ands	r3, r2
 800538c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800538e:	68fb      	ldr	r3, [r7, #12]
}
 8005390:	bf00      	nop
 8005392:	3714      	adds	r7, #20
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr
 800539c:	40023800 	.word	0x40023800

080053a0 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b090      	sub	sp, #64	; 0x40
 80053a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80053a6:	f107 0318 	add.w	r3, r7, #24
 80053aa:	2228      	movs	r2, #40	; 0x28
 80053ac:	2100      	movs	r1, #0
 80053ae:	4618      	mov	r0, r3
 80053b0:	f005 f912 	bl	800a5d8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053b4:	463b      	mov	r3, r7
 80053b6:	2200      	movs	r2, #0
 80053b8:	601a      	str	r2, [r3, #0]
 80053ba:	605a      	str	r2, [r3, #4]
 80053bc:	609a      	str	r2, [r3, #8]
 80053be:	60da      	str	r2, [r3, #12]
 80053c0:	611a      	str	r2, [r3, #16]
 80053c2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 80053c4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80053c8:	f7ff ffd2 	bl	8005370 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80053cc:	2001      	movs	r0, #1
 80053ce:	f7ff ff9f 	bl	8005310 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 80053d2:	23e0      	movs	r3, #224	; 0xe0
 80053d4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80053d6:	2302      	movs	r3, #2
 80053d8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80053da:	2303      	movs	r3, #3
 80053dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80053de:	2300      	movs	r3, #0
 80053e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80053e2:	2300      	movs	r3, #0
 80053e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80053e6:	2305      	movs	r3, #5
 80053e8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053ea:	463b      	mov	r3, r7
 80053ec:	4619      	mov	r1, r3
 80053ee:	4813      	ldr	r0, [pc, #76]	; (800543c <MX_SPI1_Init+0x9c>)
 80053f0:	f004 f969 	bl	80096c6 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80053f4:	2300      	movs	r3, #0
 80053f6:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80053f8:	f44f 7382 	mov.w	r3, #260	; 0x104
 80053fc:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80053fe:	2300      	movs	r3, #0
 8005400:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8005402:	2302      	movs	r3, #2
 8005404:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8005406:	2301      	movs	r3, #1
 8005408:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800540a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800540e:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8005410:	2310      	movs	r3, #16
 8005412:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8005414:	2300      	movs	r3, #0
 8005416:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8005418:	2300      	movs	r3, #0
 800541a:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 800541c:	230a      	movs	r3, #10
 800541e:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8005420:	f107 0318 	add.w	r3, r7, #24
 8005424:	4619      	mov	r1, r3
 8005426:	4806      	ldr	r0, [pc, #24]	; (8005440 <MX_SPI1_Init+0xa0>)
 8005428:	f004 fb1d 	bl	8009a66 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 800542c:	2100      	movs	r1, #0
 800542e:	4804      	ldr	r0, [pc, #16]	; (8005440 <MX_SPI1_Init+0xa0>)
 8005430:	f7ff ff5b 	bl	80052ea <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005434:	bf00      	nop
 8005436:	3740      	adds	r7, #64	; 0x40
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}
 800543c:	40020000 	.word	0x40020000
 8005440:	40013000 	.word	0x40013000

08005444 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b090      	sub	sp, #64	; 0x40
 8005448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800544a:	f107 0318 	add.w	r3, r7, #24
 800544e:	2228      	movs	r2, #40	; 0x28
 8005450:	2100      	movs	r1, #0
 8005452:	4618      	mov	r0, r3
 8005454:	f005 f8c0 	bl	800a5d8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005458:	463b      	mov	r3, r7
 800545a:	2200      	movs	r2, #0
 800545c:	601a      	str	r2, [r3, #0]
 800545e:	605a      	str	r2, [r3, #4]
 8005460:	609a      	str	r2, [r3, #8]
 8005462:	60da      	str	r2, [r3, #12]
 8005464:	611a      	str	r2, [r3, #16]
 8005466:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8005468:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800546c:	f7ff ff68 	bl	8005340 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8005470:	2002      	movs	r0, #2
 8005472:	f7ff ff4d 	bl	8005310 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8005476:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800547a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800547c:	2302      	movs	r3, #2
 800547e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8005480:	2303      	movs	r3, #3
 8005482:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005484:	2300      	movs	r3, #0
 8005486:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005488:	2300      	movs	r3, #0
 800548a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800548c:	2305      	movs	r3, #5
 800548e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005490:	463b      	mov	r3, r7
 8005492:	4619      	mov	r1, r3
 8005494:	4813      	ldr	r0, [pc, #76]	; (80054e4 <MX_SPI2_Init+0xa0>)
 8005496:	f004 f916 	bl	80096c6 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800549a:	2300      	movs	r3, #0
 800549c:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800549e:	f44f 7382 	mov.w	r3, #260	; 0x104
 80054a2:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80054a4:	2300      	movs	r3, #0
 80054a6:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80054a8:	2302      	movs	r3, #2
 80054aa:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80054ac:	2301      	movs	r3, #1
 80054ae:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80054b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80054b6:	2318      	movs	r3, #24
 80054b8:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80054ba:	2300      	movs	r3, #0
 80054bc:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80054be:	2300      	movs	r3, #0
 80054c0:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 80054c2:	230a      	movs	r3, #10
 80054c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 80054c6:	f107 0318 	add.w	r3, r7, #24
 80054ca:	4619      	mov	r1, r3
 80054cc:	4806      	ldr	r0, [pc, #24]	; (80054e8 <MX_SPI2_Init+0xa4>)
 80054ce:	f004 faca 	bl	8009a66 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 80054d2:	2100      	movs	r1, #0
 80054d4:	4804      	ldr	r0, [pc, #16]	; (80054e8 <MX_SPI2_Init+0xa4>)
 80054d6:	f7ff ff08 	bl	80052ea <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80054da:	bf00      	nop
 80054dc:	3740      	adds	r7, #64	; 0x40
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	bf00      	nop
 80054e4:	40020400 	.word	0x40020400
 80054e8:	40003800 	.word	0x40003800

080054ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054f2:	2300      	movs	r3, #0
 80054f4:	607b      	str	r3, [r7, #4]
 80054f6:	4b10      	ldr	r3, [pc, #64]	; (8005538 <HAL_MspInit+0x4c>)
 80054f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054fa:	4a0f      	ldr	r2, [pc, #60]	; (8005538 <HAL_MspInit+0x4c>)
 80054fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005500:	6453      	str	r3, [r2, #68]	; 0x44
 8005502:	4b0d      	ldr	r3, [pc, #52]	; (8005538 <HAL_MspInit+0x4c>)
 8005504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005506:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800550a:	607b      	str	r3, [r7, #4]
 800550c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800550e:	2300      	movs	r3, #0
 8005510:	603b      	str	r3, [r7, #0]
 8005512:	4b09      	ldr	r3, [pc, #36]	; (8005538 <HAL_MspInit+0x4c>)
 8005514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005516:	4a08      	ldr	r2, [pc, #32]	; (8005538 <HAL_MspInit+0x4c>)
 8005518:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800551c:	6413      	str	r3, [r2, #64]	; 0x40
 800551e:	4b06      	ldr	r3, [pc, #24]	; (8005538 <HAL_MspInit+0x4c>)
 8005520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005526:	603b      	str	r3, [r7, #0]
 8005528:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800552a:	bf00      	nop
 800552c:	370c      	adds	r7, #12
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	40023800 	.word	0x40023800

0800553c <LL_TIM_ClearFlag_UPDATE>:
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f06f 0201 	mvn.w	r2, #1
 800554a:	611a      	str	r2, [r3, #16]
}
 800554c:	bf00      	nop
 800554e:	370c      	adds	r7, #12
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr

08005558 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8005558:	b480      	push	{r7}
 800555a:	b083      	sub	sp, #12
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	691b      	ldr	r3, [r3, #16]
 8005564:	f003 0301 	and.w	r3, r3, #1
 8005568:	2b01      	cmp	r3, #1
 800556a:	d101      	bne.n	8005570 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 800556c:	2301      	movs	r3, #1
 800556e:	e000      	b.n	8005572 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	370c      	adds	r7, #12
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr

0800557e <LL_USART_IsActiveFlag_RXNE>:
{
 800557e:	b480      	push	{r7}
 8005580:	b083      	sub	sp, #12
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 0320 	and.w	r3, r3, #32
 800558e:	2b20      	cmp	r3, #32
 8005590:	bf0c      	ite	eq
 8005592:	2301      	moveq	r3, #1
 8005594:	2300      	movne	r3, #0
 8005596:	b2db      	uxtb	r3, r3
}
 8005598:	4618      	mov	r0, r3
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <LL_USART_ClearFlag_RXNE>:
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f06f 0220 	mvn.w	r2, #32
 80055b2:	601a      	str	r2, [r3, #0]
}
 80055b4:	bf00      	nop
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <LL_USART_ReceiveData8>:
{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	b2db      	uxtb	r3, r3
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	370c      	adds	r7, #12
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr

080055da <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80055da:	b480      	push	{r7}
 80055dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80055de:	e7fe      	b.n	80055de <NMI_Handler+0x4>

080055e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80055e0:	b480      	push	{r7}
 80055e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80055e4:	e7fe      	b.n	80055e4 <HardFault_Handler+0x4>

080055e6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80055e6:	b480      	push	{r7}
 80055e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80055ea:	e7fe      	b.n	80055ea <MemManage_Handler+0x4>

080055ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80055ec:	b480      	push	{r7}
 80055ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80055f0:	e7fe      	b.n	80055f0 <BusFault_Handler+0x4>

080055f2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80055f2:	b480      	push	{r7}
 80055f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80055f6:	e7fe      	b.n	80055f6 <UsageFault_Handler+0x4>

080055f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80055f8:	b480      	push	{r7}
 80055fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80055fc:	bf00      	nop
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr

08005606 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005606:	b480      	push	{r7}
 8005608:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800560a:	bf00      	nop
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005614:	b480      	push	{r7}
 8005616:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005618:	bf00      	nop
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr

08005622 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005622:	b580      	push	{r7, lr}
 8005624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005626:	f000 ff85 	bl	8006534 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800562a:	bf00      	nop
 800562c:	bd80      	pop	{r7, pc}
	...

08005630 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005634:	4802      	ldr	r0, [pc, #8]	; (8005640 <USART1_IRQHandler+0x10>)
 8005636:	f003 f889 	bl	800874c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800563a:	bf00      	nop
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	2000055c 	.word	0x2000055c

08005644 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
	static unsigned char cnt = 0;
	if(LL_USART_IsActiveFlag_RXNE(UART5))
 8005648:	4833      	ldr	r0, [pc, #204]	; (8005718 <UART5_IRQHandler+0xd4>)
 800564a:	f7ff ff98 	bl	800557e <LL_USART_IsActiveFlag_RXNE>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d05b      	beq.n	800570c <UART5_IRQHandler+0xc8>
		{
			LL_USART_ClearFlag_RXNE(UART5);
 8005654:	4830      	ldr	r0, [pc, #192]	; (8005718 <UART5_IRQHandler+0xd4>)
 8005656:	f7ff ffa5 	bl	80055a4 <LL_USART_ClearFlag_RXNE>
			uart5_rx_data = LL_USART_ReceiveData8(UART5);
 800565a:	482f      	ldr	r0, [pc, #188]	; (8005718 <UART5_IRQHandler+0xd4>)
 800565c:	f7ff ffb0 	bl	80055c0 <LL_USART_ReceiveData8>
 8005660:	4603      	mov	r3, r0
 8005662:	461a      	mov	r2, r3
 8005664:	4b2d      	ldr	r3, [pc, #180]	; (800571c <UART5_IRQHandler+0xd8>)
 8005666:	701a      	strb	r2, [r3, #0]
			uart5_rx_flag = 1;
 8005668:	4b2d      	ldr	r3, [pc, #180]	; (8005720 <UART5_IRQHandler+0xdc>)
 800566a:	2201      	movs	r2, #1
 800566c:	701a      	strb	r2, [r3, #0]

			switch(cnt)
 800566e:	4b2d      	ldr	r3, [pc, #180]	; (8005724 <UART5_IRQHandler+0xe0>)
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	2b1f      	cmp	r3, #31
 8005674:	d02e      	beq.n	80056d4 <UART5_IRQHandler+0x90>
 8005676:	2b1f      	cmp	r3, #31
 8005678:	dc3a      	bgt.n	80056f0 <UART5_IRQHandler+0xac>
 800567a:	2b00      	cmp	r3, #0
 800567c:	d002      	beq.n	8005684 <UART5_IRQHandler+0x40>
 800567e:	2b01      	cmp	r3, #1
 8005680:	d012      	beq.n	80056a8 <UART5_IRQHandler+0x64>
 8005682:	e035      	b.n	80056f0 <UART5_IRQHandler+0xac>
			{
			case 0:
				if(uart5_rx_data == 0x20)
 8005684:	4b25      	ldr	r3, [pc, #148]	; (800571c <UART5_IRQHandler+0xd8>)
 8005686:	781b      	ldrb	r3, [r3, #0]
 8005688:	2b20      	cmp	r3, #32
 800568a:	d141      	bne.n	8005710 <UART5_IRQHandler+0xcc>
				{
					ibus_rx_buf[cnt] = uart5_rx_data;
 800568c:	4b25      	ldr	r3, [pc, #148]	; (8005724 <UART5_IRQHandler+0xe0>)
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	461a      	mov	r2, r3
 8005692:	4b22      	ldr	r3, [pc, #136]	; (800571c <UART5_IRQHandler+0xd8>)
 8005694:	7819      	ldrb	r1, [r3, #0]
 8005696:	4b24      	ldr	r3, [pc, #144]	; (8005728 <UART5_IRQHandler+0xe4>)
 8005698:	5499      	strb	r1, [r3, r2]
					cnt++;
 800569a:	4b22      	ldr	r3, [pc, #136]	; (8005724 <UART5_IRQHandler+0xe0>)
 800569c:	781b      	ldrb	r3, [r3, #0]
 800569e:	3301      	adds	r3, #1
 80056a0:	b2da      	uxtb	r2, r3
 80056a2:	4b20      	ldr	r3, [pc, #128]	; (8005724 <UART5_IRQHandler+0xe0>)
 80056a4:	701a      	strb	r2, [r3, #0]
				}
				break;
 80056a6:	e033      	b.n	8005710 <UART5_IRQHandler+0xcc>
			case 1:
				if(uart5_rx_data == 0x40)
 80056a8:	4b1c      	ldr	r3, [pc, #112]	; (800571c <UART5_IRQHandler+0xd8>)
 80056aa:	781b      	ldrb	r3, [r3, #0]
 80056ac:	2b40      	cmp	r3, #64	; 0x40
 80056ae:	d10d      	bne.n	80056cc <UART5_IRQHandler+0x88>
				{
					ibus_rx_buf[cnt] = uart5_rx_data;
 80056b0:	4b1c      	ldr	r3, [pc, #112]	; (8005724 <UART5_IRQHandler+0xe0>)
 80056b2:	781b      	ldrb	r3, [r3, #0]
 80056b4:	461a      	mov	r2, r3
 80056b6:	4b19      	ldr	r3, [pc, #100]	; (800571c <UART5_IRQHandler+0xd8>)
 80056b8:	7819      	ldrb	r1, [r3, #0]
 80056ba:	4b1b      	ldr	r3, [pc, #108]	; (8005728 <UART5_IRQHandler+0xe4>)
 80056bc:	5499      	strb	r1, [r3, r2]
					cnt++;
 80056be:	4b19      	ldr	r3, [pc, #100]	; (8005724 <UART5_IRQHandler+0xe0>)
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	3301      	adds	r3, #1
 80056c4:	b2da      	uxtb	r2, r3
 80056c6:	4b17      	ldr	r3, [pc, #92]	; (8005724 <UART5_IRQHandler+0xe0>)
 80056c8:	701a      	strb	r2, [r3, #0]
				}
				else
					cnt = 0;
				break;
 80056ca:	e022      	b.n	8005712 <UART5_IRQHandler+0xce>
					cnt = 0;
 80056cc:	4b15      	ldr	r3, [pc, #84]	; (8005724 <UART5_IRQHandler+0xe0>)
 80056ce:	2200      	movs	r2, #0
 80056d0:	701a      	strb	r2, [r3, #0]
				break;
 80056d2:	e01e      	b.n	8005712 <UART5_IRQHandler+0xce>
			case 31:
				ibus_rx_buf[cnt] = uart5_rx_data;
 80056d4:	4b13      	ldr	r3, [pc, #76]	; (8005724 <UART5_IRQHandler+0xe0>)
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	461a      	mov	r2, r3
 80056da:	4b10      	ldr	r3, [pc, #64]	; (800571c <UART5_IRQHandler+0xd8>)
 80056dc:	7819      	ldrb	r1, [r3, #0]
 80056de:	4b12      	ldr	r3, [pc, #72]	; (8005728 <UART5_IRQHandler+0xe4>)
 80056e0:	5499      	strb	r1, [r3, r2]
				cnt = 0;
 80056e2:	4b10      	ldr	r3, [pc, #64]	; (8005724 <UART5_IRQHandler+0xe0>)
 80056e4:	2200      	movs	r2, #0
 80056e6:	701a      	strb	r2, [r3, #0]
				ibus_rx_cplt_flag = 1; //??? ?? ????
 80056e8:	4b10      	ldr	r3, [pc, #64]	; (800572c <UART5_IRQHandler+0xe8>)
 80056ea:	2201      	movs	r2, #1
 80056ec:	701a      	strb	r2, [r3, #0]
				break;
 80056ee:	e010      	b.n	8005712 <UART5_IRQHandler+0xce>
			default:
				ibus_rx_buf[cnt] = uart5_rx_data;
 80056f0:	4b0c      	ldr	r3, [pc, #48]	; (8005724 <UART5_IRQHandler+0xe0>)
 80056f2:	781b      	ldrb	r3, [r3, #0]
 80056f4:	461a      	mov	r2, r3
 80056f6:	4b09      	ldr	r3, [pc, #36]	; (800571c <UART5_IRQHandler+0xd8>)
 80056f8:	7819      	ldrb	r1, [r3, #0]
 80056fa:	4b0b      	ldr	r3, [pc, #44]	; (8005728 <UART5_IRQHandler+0xe4>)
 80056fc:	5499      	strb	r1, [r3, r2]
				cnt++;
 80056fe:	4b09      	ldr	r3, [pc, #36]	; (8005724 <UART5_IRQHandler+0xe0>)
 8005700:	781b      	ldrb	r3, [r3, #0]
 8005702:	3301      	adds	r3, #1
 8005704:	b2da      	uxtb	r2, r3
 8005706:	4b07      	ldr	r3, [pc, #28]	; (8005724 <UART5_IRQHandler+0xe0>)
 8005708:	701a      	strb	r2, [r3, #0]
				break;
 800570a:	e002      	b.n	8005712 <UART5_IRQHandler+0xce>
			}
//			while(!LL_USART_IsActiveFlag_TXE(USART6));
//			LL_USART_TransmitData8(USART6, uart5_rx_data);
		}
 800570c:	bf00      	nop
 800570e:	e000      	b.n	8005712 <UART5_IRQHandler+0xce>
				break;
 8005710:	bf00      	nop
  /* USER CODE END UART5_IRQn 0 */
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8005712:	bf00      	nop
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	40005000 	.word	0x40005000
 800571c:	2000020c 	.word	0x2000020c
 8005720:	2000020b 	.word	0x2000020b
 8005724:	20000215 	.word	0x20000215
 8005728:	2000053c 	.word	0x2000053c
 800572c:	2000020d 	.word	0x2000020d

08005730 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	af00      	add	r7, sp, #0
	static unsigned char tim7_10ms_count = 0;
	static unsigned char tim7_20ms_count = 0;
	static unsigned char tim7_100ms_count = 0;
	static unsigned short tim7_1000ms_count = 0;

	if(LL_TIM_IsActiveFlag_UPDATE(TIM7))
 8005734:	4835      	ldr	r0, [pc, #212]	; (800580c <TIM7_IRQHandler+0xdc>)
 8005736:	f7ff ff0f 	bl	8005558 <LL_TIM_IsActiveFlag_UPDATE>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d063      	beq.n	8005808 <TIM7_IRQHandler+0xd8>
	{
		LL_TIM_ClearFlag_UPDATE(TIM7);
 8005740:	4832      	ldr	r0, [pc, #200]	; (800580c <TIM7_IRQHandler+0xdc>)
 8005742:	f7ff fefb 	bl	800553c <LL_TIM_ClearFlag_UPDATE>
		tim7_1ms_count++;
 8005746:	4b32      	ldr	r3, [pc, #200]	; (8005810 <TIM7_IRQHandler+0xe0>)
 8005748:	781b      	ldrb	r3, [r3, #0]
 800574a:	3301      	adds	r3, #1
 800574c:	b2da      	uxtb	r2, r3
 800574e:	4b30      	ldr	r3, [pc, #192]	; (8005810 <TIM7_IRQHandler+0xe0>)
 8005750:	701a      	strb	r2, [r3, #0]
		if(tim7_1ms_count ==1)
 8005752:	4b2f      	ldr	r3, [pc, #188]	; (8005810 <TIM7_IRQHandler+0xe0>)
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	2b01      	cmp	r3, #1
 8005758:	d105      	bne.n	8005766 <TIM7_IRQHandler+0x36>
		{
			tim7_1ms_count=0;
 800575a:	4b2d      	ldr	r3, [pc, #180]	; (8005810 <TIM7_IRQHandler+0xe0>)
 800575c:	2200      	movs	r2, #0
 800575e:	701a      	strb	r2, [r3, #0]
			tim7_1ms_flag =1;
 8005760:	4b2c      	ldr	r3, [pc, #176]	; (8005814 <TIM7_IRQHandler+0xe4>)
 8005762:	2201      	movs	r2, #1
 8005764:	701a      	strb	r2, [r3, #0]
		}
		tim7_2ms_count++;
 8005766:	4b2c      	ldr	r3, [pc, #176]	; (8005818 <TIM7_IRQHandler+0xe8>)
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	3301      	adds	r3, #1
 800576c:	b2da      	uxtb	r2, r3
 800576e:	4b2a      	ldr	r3, [pc, #168]	; (8005818 <TIM7_IRQHandler+0xe8>)
 8005770:	701a      	strb	r2, [r3, #0]
		if(tim7_2ms_count ==2)
 8005772:	4b29      	ldr	r3, [pc, #164]	; (8005818 <TIM7_IRQHandler+0xe8>)
 8005774:	781b      	ldrb	r3, [r3, #0]
 8005776:	2b02      	cmp	r3, #2
 8005778:	d105      	bne.n	8005786 <TIM7_IRQHandler+0x56>
		{
			tim7_2ms_count=0;
 800577a:	4b27      	ldr	r3, [pc, #156]	; (8005818 <TIM7_IRQHandler+0xe8>)
 800577c:	2200      	movs	r2, #0
 800577e:	701a      	strb	r2, [r3, #0]
			tim7_2ms_flag =1;
 8005780:	4b26      	ldr	r3, [pc, #152]	; (800581c <TIM7_IRQHandler+0xec>)
 8005782:	2201      	movs	r2, #1
 8005784:	701a      	strb	r2, [r3, #0]
		}
		tim7_10ms_count++;
 8005786:	4b26      	ldr	r3, [pc, #152]	; (8005820 <TIM7_IRQHandler+0xf0>)
 8005788:	781b      	ldrb	r3, [r3, #0]
 800578a:	3301      	adds	r3, #1
 800578c:	b2da      	uxtb	r2, r3
 800578e:	4b24      	ldr	r3, [pc, #144]	; (8005820 <TIM7_IRQHandler+0xf0>)
 8005790:	701a      	strb	r2, [r3, #0]
		if(tim7_10ms_count == 10)
 8005792:	4b23      	ldr	r3, [pc, #140]	; (8005820 <TIM7_IRQHandler+0xf0>)
 8005794:	781b      	ldrb	r3, [r3, #0]
 8005796:	2b0a      	cmp	r3, #10
 8005798:	d105      	bne.n	80057a6 <TIM7_IRQHandler+0x76>
		{
			tim7_10ms_count = 0;
 800579a:	4b21      	ldr	r3, [pc, #132]	; (8005820 <TIM7_IRQHandler+0xf0>)
 800579c:	2200      	movs	r2, #0
 800579e:	701a      	strb	r2, [r3, #0]
			tim7_10ms_flag = 1;
 80057a0:	4b20      	ldr	r3, [pc, #128]	; (8005824 <TIM7_IRQHandler+0xf4>)
 80057a2:	2201      	movs	r2, #1
 80057a4:	701a      	strb	r2, [r3, #0]
		}
		tim7_20ms_count++;
 80057a6:	4b20      	ldr	r3, [pc, #128]	; (8005828 <TIM7_IRQHandler+0xf8>)
 80057a8:	781b      	ldrb	r3, [r3, #0]
 80057aa:	3301      	adds	r3, #1
 80057ac:	b2da      	uxtb	r2, r3
 80057ae:	4b1e      	ldr	r3, [pc, #120]	; (8005828 <TIM7_IRQHandler+0xf8>)
 80057b0:	701a      	strb	r2, [r3, #0]
		if(tim7_20ms_count ==20)
 80057b2:	4b1d      	ldr	r3, [pc, #116]	; (8005828 <TIM7_IRQHandler+0xf8>)
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	2b14      	cmp	r3, #20
 80057b8:	d105      	bne.n	80057c6 <TIM7_IRQHandler+0x96>
		{
			tim7_20ms_count=0;
 80057ba:	4b1b      	ldr	r3, [pc, #108]	; (8005828 <TIM7_IRQHandler+0xf8>)
 80057bc:	2200      	movs	r2, #0
 80057be:	701a      	strb	r2, [r3, #0]
			tim7_20ms_flag =1;
 80057c0:	4b1a      	ldr	r3, [pc, #104]	; (800582c <TIM7_IRQHandler+0xfc>)
 80057c2:	2201      	movs	r2, #1
 80057c4:	701a      	strb	r2, [r3, #0]
		}
		tim7_100ms_count++;
 80057c6:	4b1a      	ldr	r3, [pc, #104]	; (8005830 <TIM7_IRQHandler+0x100>)
 80057c8:	781b      	ldrb	r3, [r3, #0]
 80057ca:	3301      	adds	r3, #1
 80057cc:	b2da      	uxtb	r2, r3
 80057ce:	4b18      	ldr	r3, [pc, #96]	; (8005830 <TIM7_IRQHandler+0x100>)
 80057d0:	701a      	strb	r2, [r3, #0]
		if(tim7_100ms_count ==100)
 80057d2:	4b17      	ldr	r3, [pc, #92]	; (8005830 <TIM7_IRQHandler+0x100>)
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	2b64      	cmp	r3, #100	; 0x64
 80057d8:	d105      	bne.n	80057e6 <TIM7_IRQHandler+0xb6>
		{
			tim7_100ms_count =0;
 80057da:	4b15      	ldr	r3, [pc, #84]	; (8005830 <TIM7_IRQHandler+0x100>)
 80057dc:	2200      	movs	r2, #0
 80057de:	701a      	strb	r2, [r3, #0]
			tim7_100ms_flag =1;
 80057e0:	4b14      	ldr	r3, [pc, #80]	; (8005834 <TIM7_IRQHandler+0x104>)
 80057e2:	2201      	movs	r2, #1
 80057e4:	701a      	strb	r2, [r3, #0]
		}
		tim7_1000ms_count++;
 80057e6:	4b14      	ldr	r3, [pc, #80]	; (8005838 <TIM7_IRQHandler+0x108>)
 80057e8:	881b      	ldrh	r3, [r3, #0]
 80057ea:	3301      	adds	r3, #1
 80057ec:	b29a      	uxth	r2, r3
 80057ee:	4b12      	ldr	r3, [pc, #72]	; (8005838 <TIM7_IRQHandler+0x108>)
 80057f0:	801a      	strh	r2, [r3, #0]
		if(tim7_1000ms_count ==1000)
 80057f2:	4b11      	ldr	r3, [pc, #68]	; (8005838 <TIM7_IRQHandler+0x108>)
 80057f4:	881b      	ldrh	r3, [r3, #0]
 80057f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80057fa:	d105      	bne.n	8005808 <TIM7_IRQHandler+0xd8>
		{
			tim7_1000ms_count =0;
 80057fc:	4b0e      	ldr	r3, [pc, #56]	; (8005838 <TIM7_IRQHandler+0x108>)
 80057fe:	2200      	movs	r2, #0
 8005800:	801a      	strh	r2, [r3, #0]
			tim7_1000ms_flag =1;
 8005802:	4b0e      	ldr	r3, [pc, #56]	; (800583c <TIM7_IRQHandler+0x10c>)
 8005804:	2201      	movs	r2, #1
 8005806:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END TIM7_IRQn 0 */
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005808:	bf00      	nop
 800580a:	bd80      	pop	{r7, pc}
 800580c:	40001400 	.word	0x40001400
 8005810:	20000216 	.word	0x20000216
 8005814:	2000020f 	.word	0x2000020f
 8005818:	20000217 	.word	0x20000217
 800581c:	20000210 	.word	0x20000210
 8005820:	20000218 	.word	0x20000218
 8005824:	20000211 	.word	0x20000211
 8005828:	20000219 	.word	0x20000219
 800582c:	20000212 	.word	0x20000212
 8005830:	2000021a 	.word	0x2000021a
 8005834:	20000213 	.word	0x20000213
 8005838:	2000021c 	.word	0x2000021c
 800583c:	20000214 	.word	0x20000214

08005840 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART6))
 8005844:	480a      	ldr	r0, [pc, #40]	; (8005870 <USART6_IRQHandler+0x30>)
 8005846:	f7ff fe9a 	bl	800557e <LL_USART_IsActiveFlag_RXNE>
 800584a:	4603      	mov	r3, r0
 800584c:	2b00      	cmp	r3, #0
 800584e:	d00c      	beq.n	800586a <USART6_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART6);
 8005850:	4807      	ldr	r0, [pc, #28]	; (8005870 <USART6_IRQHandler+0x30>)
 8005852:	f7ff fea7 	bl	80055a4 <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6);
 8005856:	4806      	ldr	r0, [pc, #24]	; (8005870 <USART6_IRQHandler+0x30>)
 8005858:	f7ff feb2 	bl	80055c0 <LL_USART_ReceiveData8>
 800585c:	4603      	mov	r3, r0
 800585e:	461a      	mov	r2, r3
 8005860:	4b04      	ldr	r3, [pc, #16]	; (8005874 <USART6_IRQHandler+0x34>)
 8005862:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1;
 8005864:	4b04      	ldr	r3, [pc, #16]	; (8005878 <USART6_IRQHandler+0x38>)
 8005866:	2201      	movs	r2, #1
 8005868:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800586a:	bf00      	nop
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	40011400 	.word	0x40011400
 8005874:	2000020a 	.word	0x2000020a
 8005878:	20000209 	.word	0x20000209

0800587c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800587c:	b480      	push	{r7}
 800587e:	af00      	add	r7, sp, #0
	return 1;
 8005880:	2301      	movs	r3, #1
}
 8005882:	4618      	mov	r0, r3
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <_kill>:

int _kill(int pid, int sig)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005896:	f004 fe75 	bl	800a584 <__errno>
 800589a:	4603      	mov	r3, r0
 800589c:	2216      	movs	r2, #22
 800589e:	601a      	str	r2, [r3, #0]
	return -1;
 80058a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3708      	adds	r7, #8
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <_exit>:

void _exit (int status)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80058b4:	f04f 31ff 	mov.w	r1, #4294967295
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f7ff ffe7 	bl	800588c <_kill>
	while (1) {}		/* Make sure we hang here */
 80058be:	e7fe      	b.n	80058be <_exit+0x12>

080058c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	60b9      	str	r1, [r7, #8]
 80058ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058cc:	2300      	movs	r3, #0
 80058ce:	617b      	str	r3, [r7, #20]
 80058d0:	e00a      	b.n	80058e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80058d2:	f3af 8000 	nop.w
 80058d6:	4601      	mov	r1, r0
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	1c5a      	adds	r2, r3, #1
 80058dc:	60ba      	str	r2, [r7, #8]
 80058de:	b2ca      	uxtb	r2, r1
 80058e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	3301      	adds	r3, #1
 80058e6:	617b      	str	r3, [r7, #20]
 80058e8:	697a      	ldr	r2, [r7, #20]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	dbf0      	blt.n	80058d2 <_read+0x12>
	}

return len;
 80058f0:	687b      	ldr	r3, [r7, #4]
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3718      	adds	r7, #24
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}

080058fa <_close>:
	}
	return len;
}

int _close(int file)
{
 80058fa:	b480      	push	{r7}
 80058fc:	b083      	sub	sp, #12
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
	return -1;
 8005902:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005906:	4618      	mov	r0, r3
 8005908:	370c      	adds	r7, #12
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr

08005912 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005912:	b480      	push	{r7}
 8005914:	b083      	sub	sp, #12
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
 800591a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005922:	605a      	str	r2, [r3, #4]
	return 0;
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	370c      	adds	r7, #12
 800592a:	46bd      	mov	sp, r7
 800592c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005930:	4770      	bx	lr

08005932 <_isatty>:

int _isatty(int file)
{
 8005932:	b480      	push	{r7}
 8005934:	b083      	sub	sp, #12
 8005936:	af00      	add	r7, sp, #0
 8005938:	6078      	str	r0, [r7, #4]
	return 1;
 800593a:	2301      	movs	r3, #1
}
 800593c:	4618      	mov	r0, r3
 800593e:	370c      	adds	r7, #12
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr

08005948 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005948:	b480      	push	{r7}
 800594a:	b085      	sub	sp, #20
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
	return 0;
 8005954:	2300      	movs	r3, #0
}
 8005956:	4618      	mov	r0, r3
 8005958:	3714      	adds	r7, #20
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
	...

08005964 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b086      	sub	sp, #24
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800596c:	4a14      	ldr	r2, [pc, #80]	; (80059c0 <_sbrk+0x5c>)
 800596e:	4b15      	ldr	r3, [pc, #84]	; (80059c4 <_sbrk+0x60>)
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005978:	4b13      	ldr	r3, [pc, #76]	; (80059c8 <_sbrk+0x64>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d102      	bne.n	8005986 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005980:	4b11      	ldr	r3, [pc, #68]	; (80059c8 <_sbrk+0x64>)
 8005982:	4a12      	ldr	r2, [pc, #72]	; (80059cc <_sbrk+0x68>)
 8005984:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005986:	4b10      	ldr	r3, [pc, #64]	; (80059c8 <_sbrk+0x64>)
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4413      	add	r3, r2
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	429a      	cmp	r2, r3
 8005992:	d207      	bcs.n	80059a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005994:	f004 fdf6 	bl	800a584 <__errno>
 8005998:	4603      	mov	r3, r0
 800599a:	220c      	movs	r2, #12
 800599c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800599e:	f04f 33ff 	mov.w	r3, #4294967295
 80059a2:	e009      	b.n	80059b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80059a4:	4b08      	ldr	r3, [pc, #32]	; (80059c8 <_sbrk+0x64>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80059aa:	4b07      	ldr	r3, [pc, #28]	; (80059c8 <_sbrk+0x64>)
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4413      	add	r3, r2
 80059b2:	4a05      	ldr	r2, [pc, #20]	; (80059c8 <_sbrk+0x64>)
 80059b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80059b6:	68fb      	ldr	r3, [r7, #12]
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3718      	adds	r7, #24
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}
 80059c0:	20020000 	.word	0x20020000
 80059c4:	00000400 	.word	0x00000400
 80059c8:	20000220 	.word	0x20000220
 80059cc:	200005b8 	.word	0x200005b8

080059d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80059d0:	b480      	push	{r7}
 80059d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80059d4:	4b06      	ldr	r3, [pc, #24]	; (80059f0 <SystemInit+0x20>)
 80059d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059da:	4a05      	ldr	r2, [pc, #20]	; (80059f0 <SystemInit+0x20>)
 80059dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80059e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80059e4:	bf00      	nop
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr
 80059ee:	bf00      	nop
 80059f0:	e000ed00 	.word	0xe000ed00

080059f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80059f4:	b480      	push	{r7}
 80059f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80059f8:	4b04      	ldr	r3, [pc, #16]	; (8005a0c <__NVIC_GetPriorityGrouping+0x18>)
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	0a1b      	lsrs	r3, r3, #8
 80059fe:	f003 0307 	and.w	r3, r3, #7
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr
 8005a0c:	e000ed00 	.word	0xe000ed00

08005a10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	4603      	mov	r3, r0
 8005a18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	db0b      	blt.n	8005a3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a22:	79fb      	ldrb	r3, [r7, #7]
 8005a24:	f003 021f 	and.w	r2, r3, #31
 8005a28:	4907      	ldr	r1, [pc, #28]	; (8005a48 <__NVIC_EnableIRQ+0x38>)
 8005a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a2e:	095b      	lsrs	r3, r3, #5
 8005a30:	2001      	movs	r0, #1
 8005a32:	fa00 f202 	lsl.w	r2, r0, r2
 8005a36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005a3a:	bf00      	nop
 8005a3c:	370c      	adds	r7, #12
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr
 8005a46:	bf00      	nop
 8005a48:	e000e100 	.word	0xe000e100

08005a4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	4603      	mov	r3, r0
 8005a54:	6039      	str	r1, [r7, #0]
 8005a56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	db0a      	blt.n	8005a76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	b2da      	uxtb	r2, r3
 8005a64:	490c      	ldr	r1, [pc, #48]	; (8005a98 <__NVIC_SetPriority+0x4c>)
 8005a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a6a:	0112      	lsls	r2, r2, #4
 8005a6c:	b2d2      	uxtb	r2, r2
 8005a6e:	440b      	add	r3, r1
 8005a70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005a74:	e00a      	b.n	8005a8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	b2da      	uxtb	r2, r3
 8005a7a:	4908      	ldr	r1, [pc, #32]	; (8005a9c <__NVIC_SetPriority+0x50>)
 8005a7c:	79fb      	ldrb	r3, [r7, #7]
 8005a7e:	f003 030f 	and.w	r3, r3, #15
 8005a82:	3b04      	subs	r3, #4
 8005a84:	0112      	lsls	r2, r2, #4
 8005a86:	b2d2      	uxtb	r2, r2
 8005a88:	440b      	add	r3, r1
 8005a8a:	761a      	strb	r2, [r3, #24]
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr
 8005a98:	e000e100 	.word	0xe000e100
 8005a9c:	e000ed00 	.word	0xe000ed00

08005aa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b089      	sub	sp, #36	; 0x24
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	60f8      	str	r0, [r7, #12]
 8005aa8:	60b9      	str	r1, [r7, #8]
 8005aaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f003 0307 	and.w	r3, r3, #7
 8005ab2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005ab4:	69fb      	ldr	r3, [r7, #28]
 8005ab6:	f1c3 0307 	rsb	r3, r3, #7
 8005aba:	2b04      	cmp	r3, #4
 8005abc:	bf28      	it	cs
 8005abe:	2304      	movcs	r3, #4
 8005ac0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ac2:	69fb      	ldr	r3, [r7, #28]
 8005ac4:	3304      	adds	r3, #4
 8005ac6:	2b06      	cmp	r3, #6
 8005ac8:	d902      	bls.n	8005ad0 <NVIC_EncodePriority+0x30>
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	3b03      	subs	r3, #3
 8005ace:	e000      	b.n	8005ad2 <NVIC_EncodePriority+0x32>
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ad8:	69bb      	ldr	r3, [r7, #24]
 8005ada:	fa02 f303 	lsl.w	r3, r2, r3
 8005ade:	43da      	mvns	r2, r3
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	401a      	ands	r2, r3
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ae8:	f04f 31ff 	mov.w	r1, #4294967295
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	fa01 f303 	lsl.w	r3, r1, r3
 8005af2:	43d9      	mvns	r1, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005af8:	4313      	orrs	r3, r2
         );
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3724      	adds	r7, #36	; 0x24
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr

08005b06 <LL_TIM_EnableARRPreload>:
{
 8005b06:	b480      	push	{r7}
 8005b08:	b083      	sub	sp, #12
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	601a      	str	r2, [r3, #0]
}
 8005b1a:	bf00      	nop
 8005b1c:	370c      	adds	r7, #12
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
	...

08005b28 <LL_TIM_OC_EnableFast>:
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d01c      	beq.n	8005b72 <LL_TIM_OC_EnableFast+0x4a>
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	2b04      	cmp	r3, #4
 8005b3c:	d017      	beq.n	8005b6e <LL_TIM_OC_EnableFast+0x46>
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	2b10      	cmp	r3, #16
 8005b42:	d012      	beq.n	8005b6a <LL_TIM_OC_EnableFast+0x42>
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	2b40      	cmp	r3, #64	; 0x40
 8005b48:	d00d      	beq.n	8005b66 <LL_TIM_OC_EnableFast+0x3e>
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b50:	d007      	beq.n	8005b62 <LL_TIM_OC_EnableFast+0x3a>
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b58:	d101      	bne.n	8005b5e <LL_TIM_OC_EnableFast+0x36>
 8005b5a:	2305      	movs	r3, #5
 8005b5c:	e00a      	b.n	8005b74 <LL_TIM_OC_EnableFast+0x4c>
 8005b5e:	2306      	movs	r3, #6
 8005b60:	e008      	b.n	8005b74 <LL_TIM_OC_EnableFast+0x4c>
 8005b62:	2304      	movs	r3, #4
 8005b64:	e006      	b.n	8005b74 <LL_TIM_OC_EnableFast+0x4c>
 8005b66:	2303      	movs	r3, #3
 8005b68:	e004      	b.n	8005b74 <LL_TIM_OC_EnableFast+0x4c>
 8005b6a:	2302      	movs	r3, #2
 8005b6c:	e002      	b.n	8005b74 <LL_TIM_OC_EnableFast+0x4c>
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e000      	b.n	8005b74 <LL_TIM_OC_EnableFast+0x4c>
 8005b72:	2300      	movs	r3, #0
 8005b74:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	3318      	adds	r3, #24
 8005b7a:	4619      	mov	r1, r3
 8005b7c:	7bfb      	ldrb	r3, [r7, #15]
 8005b7e:	4a0a      	ldr	r2, [pc, #40]	; (8005ba8 <LL_TIM_OC_EnableFast+0x80>)
 8005b80:	5cd3      	ldrb	r3, [r2, r3]
 8005b82:	440b      	add	r3, r1
 8005b84:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	7bfb      	ldrb	r3, [r7, #15]
 8005b8c:	4907      	ldr	r1, [pc, #28]	; (8005bac <LL_TIM_OC_EnableFast+0x84>)
 8005b8e:	5ccb      	ldrb	r3, [r1, r3]
 8005b90:	4619      	mov	r1, r3
 8005b92:	2304      	movs	r3, #4
 8005b94:	408b      	lsls	r3, r1
 8005b96:	431a      	orrs	r2, r3
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	601a      	str	r2, [r3, #0]
}
 8005b9c:	bf00      	nop
 8005b9e:	3714      	adds	r7, #20
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr
 8005ba8:	0800e184 	.word	0x0800e184
 8005bac:	0800e18c 	.word	0x0800e18c

08005bb0 <LL_TIM_OC_EnablePreload>:
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b085      	sub	sp, #20
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d01c      	beq.n	8005bfa <LL_TIM_OC_EnablePreload+0x4a>
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	2b04      	cmp	r3, #4
 8005bc4:	d017      	beq.n	8005bf6 <LL_TIM_OC_EnablePreload+0x46>
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	2b10      	cmp	r3, #16
 8005bca:	d012      	beq.n	8005bf2 <LL_TIM_OC_EnablePreload+0x42>
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	2b40      	cmp	r3, #64	; 0x40
 8005bd0:	d00d      	beq.n	8005bee <LL_TIM_OC_EnablePreload+0x3e>
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bd8:	d007      	beq.n	8005bea <LL_TIM_OC_EnablePreload+0x3a>
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005be0:	d101      	bne.n	8005be6 <LL_TIM_OC_EnablePreload+0x36>
 8005be2:	2305      	movs	r3, #5
 8005be4:	e00a      	b.n	8005bfc <LL_TIM_OC_EnablePreload+0x4c>
 8005be6:	2306      	movs	r3, #6
 8005be8:	e008      	b.n	8005bfc <LL_TIM_OC_EnablePreload+0x4c>
 8005bea:	2304      	movs	r3, #4
 8005bec:	e006      	b.n	8005bfc <LL_TIM_OC_EnablePreload+0x4c>
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e004      	b.n	8005bfc <LL_TIM_OC_EnablePreload+0x4c>
 8005bf2:	2302      	movs	r3, #2
 8005bf4:	e002      	b.n	8005bfc <LL_TIM_OC_EnablePreload+0x4c>
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e000      	b.n	8005bfc <LL_TIM_OC_EnablePreload+0x4c>
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	3318      	adds	r3, #24
 8005c02:	4619      	mov	r1, r3
 8005c04:	7bfb      	ldrb	r3, [r7, #15]
 8005c06:	4a0a      	ldr	r2, [pc, #40]	; (8005c30 <LL_TIM_OC_EnablePreload+0x80>)
 8005c08:	5cd3      	ldrb	r3, [r2, r3]
 8005c0a:	440b      	add	r3, r1
 8005c0c:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	7bfb      	ldrb	r3, [r7, #15]
 8005c14:	4907      	ldr	r1, [pc, #28]	; (8005c34 <LL_TIM_OC_EnablePreload+0x84>)
 8005c16:	5ccb      	ldrb	r3, [r1, r3]
 8005c18:	4619      	mov	r1, r3
 8005c1a:	2308      	movs	r3, #8
 8005c1c:	408b      	lsls	r3, r1
 8005c1e:	431a      	orrs	r2, r3
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	601a      	str	r2, [r3, #0]
}
 8005c24:	bf00      	nop
 8005c26:	3714      	adds	r7, #20
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr
 8005c30:	0800e184 	.word	0x0800e184
 8005c34:	0800e18c 	.word	0x0800e18c

08005c38 <LL_TIM_SetClockSource>:
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c4a:	f023 0307 	bic.w	r3, r3, #7
 8005c4e:	683a      	ldr	r2, [r7, #0]
 8005c50:	431a      	orrs	r2, r3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	609a      	str	r2, [r3, #8]
}
 8005c56:	bf00      	nop
 8005c58:	370c      	adds	r7, #12
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr

08005c62 <LL_TIM_SetTriggerOutput>:
{
 8005c62:	b480      	push	{r7}
 8005c64:	b083      	sub	sp, #12
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	6078      	str	r0, [r7, #4]
 8005c6a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	431a      	orrs	r2, r3
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	605a      	str	r2, [r3, #4]
}
 8005c7c:	bf00      	nop
 8005c7e:	370c      	adds	r7, #12
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr

08005c88 <LL_TIM_DisableMasterSlaveMode>:
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b083      	sub	sp, #12
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	609a      	str	r2, [r3, #8]
}
 8005c9c:	bf00      	nop
 8005c9e:	370c      	adds	r7, #12
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <LL_AHB1_GRP1_EnableClock>:
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b085      	sub	sp, #20
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8005cb0:	4b08      	ldr	r3, [pc, #32]	; (8005cd4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005cb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cb4:	4907      	ldr	r1, [pc, #28]	; (8005cd4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8005cbc:	4b05      	ldr	r3, [pc, #20]	; (8005cd4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005cbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4013      	ands	r3, r2
 8005cc4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
}
 8005cc8:	bf00      	nop
 8005cca:	3714      	adds	r7, #20
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr
 8005cd4:	40023800 	.word	0x40023800

08005cd8 <LL_APB1_GRP1_EnableClock>:
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b085      	sub	sp, #20
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8005ce0:	4b08      	ldr	r3, [pc, #32]	; (8005d04 <LL_APB1_GRP1_EnableClock+0x2c>)
 8005ce2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ce4:	4907      	ldr	r1, [pc, #28]	; (8005d04 <LL_APB1_GRP1_EnableClock+0x2c>)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8005cec:	4b05      	ldr	r3, [pc, #20]	; (8005d04 <LL_APB1_GRP1_EnableClock+0x2c>)
 8005cee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4013      	ands	r3, r2
 8005cf4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
}
 8005cf8:	bf00      	nop
 8005cfa:	3714      	adds	r7, #20
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr
 8005d04:	40023800 	.word	0x40023800

08005d08 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b094      	sub	sp, #80	; 0x50
 8005d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8005d0e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005d12:	2200      	movs	r2, #0
 8005d14:	601a      	str	r2, [r3, #0]
 8005d16:	605a      	str	r2, [r3, #4]
 8005d18:	609a      	str	r2, [r3, #8]
 8005d1a:	60da      	str	r2, [r3, #12]
 8005d1c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8005d1e:	f107 031c 	add.w	r3, r7, #28
 8005d22:	2220      	movs	r2, #32
 8005d24:	2100      	movs	r1, #0
 8005d26:	4618      	mov	r0, r3
 8005d28:	f004 fc56 	bl	800a5d8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d2c:	1d3b      	adds	r3, r7, #4
 8005d2e:	2200      	movs	r2, #0
 8005d30:	601a      	str	r2, [r3, #0]
 8005d32:	605a      	str	r2, [r3, #4]
 8005d34:	609a      	str	r2, [r3, #8]
 8005d36:	60da      	str	r2, [r3, #12]
 8005d38:	611a      	str	r2, [r3, #16]
 8005d3a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8005d3c:	2002      	movs	r0, #2
 8005d3e:	f7ff ffcb 	bl	8005cd8 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 999;
 8005d42:	f240 33e7 	movw	r3, #999	; 0x3e7
 8005d46:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 20;
 8005d4c:	2314      	movs	r3, #20
 8005d4e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8005d50:	2300      	movs	r3, #0
 8005d52:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8005d54:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005d58:	4619      	mov	r1, r3
 8005d5a:	4822      	ldr	r0, [pc, #136]	; (8005de4 <MX_TIM3_Init+0xdc>)
 8005d5c:	f003 ff48 	bl	8009bf0 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8005d60:	4820      	ldr	r0, [pc, #128]	; (8005de4 <MX_TIM3_Init+0xdc>)
 8005d62:	f7ff fed0 	bl	8005b06 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8005d66:	2100      	movs	r1, #0
 8005d68:	481e      	ldr	r0, [pc, #120]	; (8005de4 <MX_TIM3_Init+0xdc>)
 8005d6a:	f7ff ff65 	bl	8005c38 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8005d6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005d72:	481c      	ldr	r0, [pc, #112]	; (8005de4 <MX_TIM3_Init+0xdc>)
 8005d74:	f7ff ff1c 	bl	8005bb0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8005d78:	2360      	movs	r3, #96	; 0x60
 8005d7a:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8005d80:	2300      	movs	r3, #0
 8005d82:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 8005d84:	230a      	movs	r3, #10
 8005d86:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8005d8c:	f107 031c 	add.w	r3, r7, #28
 8005d90:	461a      	mov	r2, r3
 8005d92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005d96:	4813      	ldr	r0, [pc, #76]	; (8005de4 <MX_TIM3_Init+0xdc>)
 8005d98:	f003 ffc4 	bl	8009d24 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8005d9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005da0:	4810      	ldr	r0, [pc, #64]	; (8005de4 <MX_TIM3_Init+0xdc>)
 8005da2:	f7ff fec1 	bl	8005b28 <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8005da6:	2100      	movs	r1, #0
 8005da8:	480e      	ldr	r0, [pc, #56]	; (8005de4 <MX_TIM3_Init+0xdc>)
 8005daa:	f7ff ff5a 	bl	8005c62 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8005dae:	480d      	ldr	r0, [pc, #52]	; (8005de4 <MX_TIM3_Init+0xdc>)
 8005db0:	f7ff ff6a 	bl	8005c88 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8005db4:	2002      	movs	r0, #2
 8005db6:	f7ff ff77 	bl	8005ca8 <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8005dba:	2302      	movs	r3, #2
 8005dbc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005dbe:	2302      	movs	r3, #2
 8005dc0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8005dce:	2302      	movs	r3, #2
 8005dd0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005dd2:	1d3b      	adds	r3, r7, #4
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	4804      	ldr	r0, [pc, #16]	; (8005de8 <MX_TIM3_Init+0xe0>)
 8005dd8:	f003 fc75 	bl	80096c6 <LL_GPIO_Init>

}
 8005ddc:	bf00      	nop
 8005dde:	3750      	adds	r7, #80	; 0x50
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}
 8005de4:	40000400 	.word	0x40000400
 8005de8:	40020400 	.word	0x40020400

08005dec <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b094      	sub	sp, #80	; 0x50
 8005df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8005df2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005df6:	2200      	movs	r2, #0
 8005df8:	601a      	str	r2, [r3, #0]
 8005dfa:	605a      	str	r2, [r3, #4]
 8005dfc:	609a      	str	r2, [r3, #8]
 8005dfe:	60da      	str	r2, [r3, #12]
 8005e00:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8005e02:	f107 031c 	add.w	r3, r7, #28
 8005e06:	2220      	movs	r2, #32
 8005e08:	2100      	movs	r1, #0
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f004 fbe4 	bl	800a5d8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e10:	1d3b      	adds	r3, r7, #4
 8005e12:	2200      	movs	r2, #0
 8005e14:	601a      	str	r2, [r3, #0]
 8005e16:	605a      	str	r2, [r3, #4]
 8005e18:	609a      	str	r2, [r3, #8]
 8005e1a:	60da      	str	r2, [r3, #12]
 8005e1c:	611a      	str	r2, [r3, #16]
 8005e1e:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8005e20:	2008      	movs	r0, #8
 8005e22:	f7ff ff59 	bl	8005cd8 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8005e26:	2300      	movs	r3, #0
 8005e28:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 167999;
 8005e2e:	4b3e      	ldr	r3, [pc, #248]	; (8005f28 <MX_TIM5_Init+0x13c>)
 8005e30:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8005e32:	2300      	movs	r3, #0
 8005e34:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8005e36:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005e3a:	4619      	mov	r1, r3
 8005e3c:	483b      	ldr	r0, [pc, #236]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005e3e:	f003 fed7 	bl	8009bf0 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM5);
 8005e42:	483a      	ldr	r0, [pc, #232]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005e44:	f7ff fe5f 	bl	8005b06 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8005e48:	2100      	movs	r1, #0
 8005e4a:	4838      	ldr	r0, [pc, #224]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005e4c:	f7ff fef4 	bl	8005c38 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH1);
 8005e50:	2101      	movs	r1, #1
 8005e52:	4836      	ldr	r0, [pc, #216]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005e54:	f7ff feac 	bl	8005bb0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8005e58:	2360      	movs	r3, #96	; 0x60
 8005e5a:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8005e60:	2300      	movs	r3, #0
 8005e62:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8005e64:	2300      	movs	r3, #0
 8005e66:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8005e6c:	f107 031c 	add.w	r3, r7, #28
 8005e70:	461a      	mov	r2, r3
 8005e72:	2101      	movs	r1, #1
 8005e74:	482d      	ldr	r0, [pc, #180]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005e76:	f003 ff55 	bl	8009d24 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH1);
 8005e7a:	2101      	movs	r1, #1
 8005e7c:	482b      	ldr	r0, [pc, #172]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005e7e:	f7ff fe53 	bl	8005b28 <LL_TIM_OC_EnableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH2);
 8005e82:	2110      	movs	r1, #16
 8005e84:	4829      	ldr	r0, [pc, #164]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005e86:	f7ff fe93 	bl	8005bb0 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8005e8a:	f107 031c 	add.w	r3, r7, #28
 8005e8e:	461a      	mov	r2, r3
 8005e90:	2110      	movs	r1, #16
 8005e92:	4826      	ldr	r0, [pc, #152]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005e94:	f003 ff46 	bl	8009d24 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH2);
 8005e98:	2110      	movs	r1, #16
 8005e9a:	4824      	ldr	r0, [pc, #144]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005e9c:	f7ff fe44 	bl	8005b28 <LL_TIM_OC_EnableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH3);
 8005ea0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ea4:	4821      	ldr	r0, [pc, #132]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005ea6:	f7ff fe83 	bl	8005bb0 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8005eaa:	f107 031c 	add.w	r3, r7, #28
 8005eae:	461a      	mov	r2, r3
 8005eb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005eb4:	481d      	ldr	r0, [pc, #116]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005eb6:	f003 ff35 	bl	8009d24 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH3);
 8005eba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ebe:	481b      	ldr	r0, [pc, #108]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005ec0:	f7ff fe32 	bl	8005b28 <LL_TIM_OC_EnableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH4);
 8005ec4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005ec8:	4818      	ldr	r0, [pc, #96]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005eca:	f7ff fe71 	bl	8005bb0 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8005ece:	f107 031c 	add.w	r3, r7, #28
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005ed8:	4814      	ldr	r0, [pc, #80]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005eda:	f003 ff23 	bl	8009d24 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH4);
 8005ede:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005ee2:	4812      	ldr	r0, [pc, #72]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005ee4:	f7ff fe20 	bl	8005b28 <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8005ee8:	2100      	movs	r1, #0
 8005eea:	4810      	ldr	r0, [pc, #64]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005eec:	f7ff feb9 	bl	8005c62 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8005ef0:	480e      	ldr	r0, [pc, #56]	; (8005f2c <MX_TIM5_Init+0x140>)
 8005ef2:	f7ff fec9 	bl	8005c88 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8005ef6:	2001      	movs	r0, #1
 8005ef8:	f7ff fed6 	bl	8005ca8 <LL_AHB1_GRP1_EnableClock>
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8005efc:	230f      	movs	r3, #15
 8005efe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005f00:	2302      	movs	r3, #2
 8005f02:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005f04:	2300      	movs	r3, #0
 8005f06:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8005f10:	2302      	movs	r3, #2
 8005f12:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f14:	1d3b      	adds	r3, r7, #4
 8005f16:	4619      	mov	r1, r3
 8005f18:	4805      	ldr	r0, [pc, #20]	; (8005f30 <MX_TIM5_Init+0x144>)
 8005f1a:	f003 fbd4 	bl	80096c6 <LL_GPIO_Init>

}
 8005f1e:	bf00      	nop
 8005f20:	3750      	adds	r7, #80	; 0x50
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	0002903f 	.word	0x0002903f
 8005f2c:	40000c00 	.word	0x40000c00
 8005f30:	40020000 	.word	0x40020000

08005f34 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b086      	sub	sp, #24
 8005f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8005f3a:	1d3b      	adds	r3, r7, #4
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	601a      	str	r2, [r3, #0]
 8005f40:	605a      	str	r2, [r3, #4]
 8005f42:	609a      	str	r2, [r3, #8]
 8005f44:	60da      	str	r2, [r3, #12]
 8005f46:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 8005f48:	2020      	movs	r0, #32
 8005f4a:	f7ff fec5 	bl	8005cd8 <LL_APB1_GRP1_EnableClock>

  /* TIM7 interrupt Init */
  NVIC_SetPriority(TIM7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005f4e:	f7ff fd51 	bl	80059f4 <__NVIC_GetPriorityGrouping>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2200      	movs	r2, #0
 8005f56:	2100      	movs	r1, #0
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f7ff fda1 	bl	8005aa0 <NVIC_EncodePriority>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	4619      	mov	r1, r3
 8005f62:	2037      	movs	r0, #55	; 0x37
 8005f64:	f7ff fd72 	bl	8005a4c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM7_IRQn);
 8005f68:	2037      	movs	r0, #55	; 0x37
 8005f6a:	f7ff fd51 	bl	8005a10 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  TIM_InitStruct.Prescaler = 41999;
 8005f6e:	f24a 430f 	movw	r3, #41999	; 0xa40f
 8005f72:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005f74:	2300      	movs	r3, #0
 8005f76:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 1;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM7, &TIM_InitStruct);
 8005f7c:	1d3b      	adds	r3, r7, #4
 8005f7e:	4619      	mov	r1, r3
 8005f80:	4808      	ldr	r0, [pc, #32]	; (8005fa4 <MX_TIM7_Init+0x70>)
 8005f82:	f003 fe35 	bl	8009bf0 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM7);
 8005f86:	4807      	ldr	r0, [pc, #28]	; (8005fa4 <MX_TIM7_Init+0x70>)
 8005f88:	f7ff fdbd 	bl	8005b06 <LL_TIM_EnableARRPreload>
  LL_TIM_SetTriggerOutput(TIM7, LL_TIM_TRGO_RESET);
 8005f8c:	2100      	movs	r1, #0
 8005f8e:	4805      	ldr	r0, [pc, #20]	; (8005fa4 <MX_TIM7_Init+0x70>)
 8005f90:	f7ff fe67 	bl	8005c62 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM7);
 8005f94:	4803      	ldr	r0, [pc, #12]	; (8005fa4 <MX_TIM7_Init+0x70>)
 8005f96:	f7ff fe77 	bl	8005c88 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005f9a:	bf00      	nop
 8005f9c:	3718      	adds	r7, #24
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	40001400 	.word	0x40001400

08005fa8 <__NVIC_GetPriorityGrouping>:
{
 8005fa8:	b480      	push	{r7}
 8005faa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005fac:	4b04      	ldr	r3, [pc, #16]	; (8005fc0 <__NVIC_GetPriorityGrouping+0x18>)
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	0a1b      	lsrs	r3, r3, #8
 8005fb2:	f003 0307 	and.w	r3, r3, #7
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr
 8005fc0:	e000ed00 	.word	0xe000ed00

08005fc4 <__NVIC_EnableIRQ>:
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	4603      	mov	r3, r0
 8005fcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	db0b      	blt.n	8005fee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005fd6:	79fb      	ldrb	r3, [r7, #7]
 8005fd8:	f003 021f 	and.w	r2, r3, #31
 8005fdc:	4907      	ldr	r1, [pc, #28]	; (8005ffc <__NVIC_EnableIRQ+0x38>)
 8005fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fe2:	095b      	lsrs	r3, r3, #5
 8005fe4:	2001      	movs	r0, #1
 8005fe6:	fa00 f202 	lsl.w	r2, r0, r2
 8005fea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005fee:	bf00      	nop
 8005ff0:	370c      	adds	r7, #12
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	e000e100 	.word	0xe000e100

08006000 <__NVIC_SetPriority>:
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	4603      	mov	r3, r0
 8006008:	6039      	str	r1, [r7, #0]
 800600a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800600c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006010:	2b00      	cmp	r3, #0
 8006012:	db0a      	blt.n	800602a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	b2da      	uxtb	r2, r3
 8006018:	490c      	ldr	r1, [pc, #48]	; (800604c <__NVIC_SetPriority+0x4c>)
 800601a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800601e:	0112      	lsls	r2, r2, #4
 8006020:	b2d2      	uxtb	r2, r2
 8006022:	440b      	add	r3, r1
 8006024:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006028:	e00a      	b.n	8006040 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	b2da      	uxtb	r2, r3
 800602e:	4908      	ldr	r1, [pc, #32]	; (8006050 <__NVIC_SetPriority+0x50>)
 8006030:	79fb      	ldrb	r3, [r7, #7]
 8006032:	f003 030f 	and.w	r3, r3, #15
 8006036:	3b04      	subs	r3, #4
 8006038:	0112      	lsls	r2, r2, #4
 800603a:	b2d2      	uxtb	r2, r2
 800603c:	440b      	add	r3, r1
 800603e:	761a      	strb	r2, [r3, #24]
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr
 800604c:	e000e100 	.word	0xe000e100
 8006050:	e000ed00 	.word	0xe000ed00

08006054 <NVIC_EncodePriority>:
{
 8006054:	b480      	push	{r7}
 8006056:	b089      	sub	sp, #36	; 0x24
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	60b9      	str	r1, [r7, #8]
 800605e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	f003 0307 	and.w	r3, r3, #7
 8006066:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	f1c3 0307 	rsb	r3, r3, #7
 800606e:	2b04      	cmp	r3, #4
 8006070:	bf28      	it	cs
 8006072:	2304      	movcs	r3, #4
 8006074:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006076:	69fb      	ldr	r3, [r7, #28]
 8006078:	3304      	adds	r3, #4
 800607a:	2b06      	cmp	r3, #6
 800607c:	d902      	bls.n	8006084 <NVIC_EncodePriority+0x30>
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	3b03      	subs	r3, #3
 8006082:	e000      	b.n	8006086 <NVIC_EncodePriority+0x32>
 8006084:	2300      	movs	r3, #0
 8006086:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006088:	f04f 32ff 	mov.w	r2, #4294967295
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	fa02 f303 	lsl.w	r3, r2, r3
 8006092:	43da      	mvns	r2, r3
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	401a      	ands	r2, r3
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800609c:	f04f 31ff 	mov.w	r1, #4294967295
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	fa01 f303 	lsl.w	r3, r1, r3
 80060a6:	43d9      	mvns	r1, r3
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060ac:	4313      	orrs	r3, r2
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3724      	adds	r7, #36	; 0x24
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr

080060ba <LL_USART_Enable>:
{
 80060ba:	b480      	push	{r7}
 80060bc:	b083      	sub	sp, #12
 80060be:	af00      	add	r7, sp, #0
 80060c0:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	68db      	ldr	r3, [r3, #12]
 80060c6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	60da      	str	r2, [r3, #12]
}
 80060ce:	bf00      	nop
 80060d0:	370c      	adds	r7, #12
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr

080060da <LL_USART_ConfigAsyncMode>:
{
 80060da:	b480      	push	{r7}
 80060dc:	b083      	sub	sp, #12
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	691b      	ldr	r3, [r3, #16]
 80060e6:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	695b      	ldr	r3, [r3, #20]
 80060f2:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	615a      	str	r2, [r3, #20]
}
 80060fa:	bf00      	nop
 80060fc:	370c      	adds	r7, #12
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr
	...

08006108 <LL_AHB1_GRP1_EnableClock>:
{
 8006108:	b480      	push	{r7}
 800610a:	b085      	sub	sp, #20
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8006110:	4b08      	ldr	r3, [pc, #32]	; (8006134 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8006112:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006114:	4907      	ldr	r1, [pc, #28]	; (8006134 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	4313      	orrs	r3, r2
 800611a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800611c:	4b05      	ldr	r3, [pc, #20]	; (8006134 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800611e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4013      	ands	r3, r2
 8006124:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006126:	68fb      	ldr	r3, [r7, #12]
}
 8006128:	bf00      	nop
 800612a:	3714      	adds	r7, #20
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr
 8006134:	40023800 	.word	0x40023800

08006138 <LL_APB1_GRP1_EnableClock>:
{
 8006138:	b480      	push	{r7}
 800613a:	b085      	sub	sp, #20
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8006140:	4b08      	ldr	r3, [pc, #32]	; (8006164 <LL_APB1_GRP1_EnableClock+0x2c>)
 8006142:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006144:	4907      	ldr	r1, [pc, #28]	; (8006164 <LL_APB1_GRP1_EnableClock+0x2c>)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4313      	orrs	r3, r2
 800614a:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800614c:	4b05      	ldr	r3, [pc, #20]	; (8006164 <LL_APB1_GRP1_EnableClock+0x2c>)
 800614e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4013      	ands	r3, r2
 8006154:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006156:	68fb      	ldr	r3, [r7, #12]
}
 8006158:	bf00      	nop
 800615a:	3714      	adds	r7, #20
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr
 8006164:	40023800 	.word	0x40023800

08006168 <LL_APB2_GRP1_EnableClock>:
{
 8006168:	b480      	push	{r7}
 800616a:	b085      	sub	sp, #20
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8006170:	4b08      	ldr	r3, [pc, #32]	; (8006194 <LL_APB2_GRP1_EnableClock+0x2c>)
 8006172:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006174:	4907      	ldr	r1, [pc, #28]	; (8006194 <LL_APB2_GRP1_EnableClock+0x2c>)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4313      	orrs	r3, r2
 800617a:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800617c:	4b05      	ldr	r3, [pc, #20]	; (8006194 <LL_APB2_GRP1_EnableClock+0x2c>)
 800617e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4013      	ands	r3, r2
 8006184:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006186:	68fb      	ldr	r3, [r7, #12]
}
 8006188:	bf00      	nop
 800618a:	3714      	adds	r7, #20
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr
 8006194:	40023800 	.word	0x40023800

08006198 <MX_UART5_Init>:

UART_HandleTypeDef huart1;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b08e      	sub	sp, #56	; 0x38
 800619c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART5_Init 0 */

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800619e:	f107 031c 	add.w	r3, r7, #28
 80061a2:	2200      	movs	r2, #0
 80061a4:	601a      	str	r2, [r3, #0]
 80061a6:	605a      	str	r2, [r3, #4]
 80061a8:	609a      	str	r2, [r3, #8]
 80061aa:	60da      	str	r2, [r3, #12]
 80061ac:	611a      	str	r2, [r3, #16]
 80061ae:	615a      	str	r2, [r3, #20]
 80061b0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061b2:	1d3b      	adds	r3, r7, #4
 80061b4:	2200      	movs	r2, #0
 80061b6:	601a      	str	r2, [r3, #0]
 80061b8:	605a      	str	r2, [r3, #4]
 80061ba:	609a      	str	r2, [r3, #8]
 80061bc:	60da      	str	r2, [r3, #12]
 80061be:	611a      	str	r2, [r3, #16]
 80061c0:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 80061c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80061c6:	f7ff ffb7 	bl	8006138 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80061ca:	2004      	movs	r0, #4
 80061cc:	f7ff ff9c 	bl	8006108 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80061d0:	2008      	movs	r0, #8
 80061d2:	f7ff ff99 	bl	8006108 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 80061d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80061da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80061dc:	2302      	movs	r3, #2
 80061de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80061e0:	2303      	movs	r3, #3
 80061e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80061e4:	2300      	movs	r3, #0
 80061e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80061e8:	2300      	movs	r3, #0
 80061ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80061ec:	2308      	movs	r3, #8
 80061ee:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061f0:	1d3b      	adds	r3, r7, #4
 80061f2:	4619      	mov	r1, r3
 80061f4:	4821      	ldr	r0, [pc, #132]	; (800627c <MX_UART5_Init+0xe4>)
 80061f6:	f003 fa66 	bl	80096c6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80061fa:	2304      	movs	r3, #4
 80061fc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80061fe:	2302      	movs	r3, #2
 8006200:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8006202:	2303      	movs	r3, #3
 8006204:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006206:	2300      	movs	r3, #0
 8006208:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800620a:	2300      	movs	r3, #0
 800620c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800620e:	2308      	movs	r3, #8
 8006210:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006212:	1d3b      	adds	r3, r7, #4
 8006214:	4619      	mov	r1, r3
 8006216:	481a      	ldr	r0, [pc, #104]	; (8006280 <MX_UART5_Init+0xe8>)
 8006218:	f003 fa55 	bl	80096c6 <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800621c:	f7ff fec4 	bl	8005fa8 <__NVIC_GetPriorityGrouping>
 8006220:	4603      	mov	r3, r0
 8006222:	2200      	movs	r2, #0
 8006224:	2100      	movs	r1, #0
 8006226:	4618      	mov	r0, r3
 8006228:	f7ff ff14 	bl	8006054 <NVIC_EncodePriority>
 800622c:	4603      	mov	r3, r0
 800622e:	4619      	mov	r1, r3
 8006230:	2035      	movs	r0, #53	; 0x35
 8006232:	f7ff fee5 	bl	8006000 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 8006236:	2035      	movs	r0, #53	; 0x35
 8006238:	f7ff fec4 	bl	8005fc4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800623c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8006240:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8006242:	2300      	movs	r3, #0
 8006244:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8006246:	2300      	movs	r3, #0
 8006248:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800624a:	2300      	movs	r3, #0
 800624c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_RX;
 800624e:	2304      	movs	r3, #4
 8006250:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8006252:	2300      	movs	r3, #0
 8006254:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8006256:	2300      	movs	r3, #0
 8006258:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 800625a:	f107 031c 	add.w	r3, r7, #28
 800625e:	4619      	mov	r1, r3
 8006260:	4808      	ldr	r0, [pc, #32]	; (8006284 <MX_UART5_Init+0xec>)
 8006262:	f004 f90f 	bl	800a484 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 8006266:	4807      	ldr	r0, [pc, #28]	; (8006284 <MX_UART5_Init+0xec>)
 8006268:	f7ff ff37 	bl	80060da <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 800626c:	4805      	ldr	r0, [pc, #20]	; (8006284 <MX_UART5_Init+0xec>)
 800626e:	f7ff ff24 	bl	80060ba <LL_USART_Enable>
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8006272:	bf00      	nop
 8006274:	3738      	adds	r7, #56	; 0x38
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	40020800 	.word	0x40020800
 8006280:	40020c00 	.word	0x40020c00
 8006284:	40005000 	.word	0x40005000

08006288 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800628c:	4b11      	ldr	r3, [pc, #68]	; (80062d4 <MX_USART1_UART_Init+0x4c>)
 800628e:	4a12      	ldr	r2, [pc, #72]	; (80062d8 <MX_USART1_UART_Init+0x50>)
 8006290:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006292:	4b10      	ldr	r3, [pc, #64]	; (80062d4 <MX_USART1_UART_Init+0x4c>)
 8006294:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006298:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800629a:	4b0e      	ldr	r3, [pc, #56]	; (80062d4 <MX_USART1_UART_Init+0x4c>)
 800629c:	2200      	movs	r2, #0
 800629e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80062a0:	4b0c      	ldr	r3, [pc, #48]	; (80062d4 <MX_USART1_UART_Init+0x4c>)
 80062a2:	2200      	movs	r2, #0
 80062a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80062a6:	4b0b      	ldr	r3, [pc, #44]	; (80062d4 <MX_USART1_UART_Init+0x4c>)
 80062a8:	2200      	movs	r2, #0
 80062aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80062ac:	4b09      	ldr	r3, [pc, #36]	; (80062d4 <MX_USART1_UART_Init+0x4c>)
 80062ae:	220c      	movs	r2, #12
 80062b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80062b2:	4b08      	ldr	r3, [pc, #32]	; (80062d4 <MX_USART1_UART_Init+0x4c>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80062b8:	4b06      	ldr	r3, [pc, #24]	; (80062d4 <MX_USART1_UART_Init+0x4c>)
 80062ba:	2200      	movs	r2, #0
 80062bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80062be:	4805      	ldr	r0, [pc, #20]	; (80062d4 <MX_USART1_UART_Init+0x4c>)
 80062c0:	f002 f8f0 	bl	80084a4 <HAL_UART_Init>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d001      	beq.n	80062ce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80062ca:	f7ff f809 	bl	80052e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80062ce:	bf00      	nop
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop
 80062d4:	2000055c 	.word	0x2000055c
 80062d8:	40011000 	.word	0x40011000

080062dc <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b08e      	sub	sp, #56	; 0x38
 80062e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80062e2:	f107 031c 	add.w	r3, r7, #28
 80062e6:	2200      	movs	r2, #0
 80062e8:	601a      	str	r2, [r3, #0]
 80062ea:	605a      	str	r2, [r3, #4]
 80062ec:	609a      	str	r2, [r3, #8]
 80062ee:	60da      	str	r2, [r3, #12]
 80062f0:	611a      	str	r2, [r3, #16]
 80062f2:	615a      	str	r2, [r3, #20]
 80062f4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80062f6:	1d3b      	adds	r3, r7, #4
 80062f8:	2200      	movs	r2, #0
 80062fa:	601a      	str	r2, [r3, #0]
 80062fc:	605a      	str	r2, [r3, #4]
 80062fe:	609a      	str	r2, [r3, #8]
 8006300:	60da      	str	r2, [r3, #12]
 8006302:	611a      	str	r2, [r3, #16]
 8006304:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8006306:	2020      	movs	r0, #32
 8006308:	f7ff ff2e 	bl	8006168 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800630c:	2004      	movs	r0, #4
 800630e:	f7ff fefb 	bl	8006108 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8006312:	23c0      	movs	r3, #192	; 0xc0
 8006314:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006316:	2302      	movs	r3, #2
 8006318:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800631a:	2303      	movs	r3, #3
 800631c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800631e:	2300      	movs	r3, #0
 8006320:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006322:	2300      	movs	r3, #0
 8006324:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8006326:	2308      	movs	r3, #8
 8006328:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800632a:	1d3b      	adds	r3, r7, #4
 800632c:	4619      	mov	r1, r3
 800632e:	4819      	ldr	r0, [pc, #100]	; (8006394 <MX_USART6_UART_Init+0xb8>)
 8006330:	f003 f9c9 	bl	80096c6 <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8006334:	f7ff fe38 	bl	8005fa8 <__NVIC_GetPriorityGrouping>
 8006338:	4603      	mov	r3, r0
 800633a:	2200      	movs	r2, #0
 800633c:	2100      	movs	r1, #0
 800633e:	4618      	mov	r0, r3
 8006340:	f7ff fe88 	bl	8006054 <NVIC_EncodePriority>
 8006344:	4603      	mov	r3, r0
 8006346:	4619      	mov	r1, r3
 8006348:	2047      	movs	r0, #71	; 0x47
 800634a:	f7ff fe59 	bl	8006000 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 800634e:	2047      	movs	r0, #71	; 0x47
 8006350:	f7ff fe38 	bl	8005fc4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8006354:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8006358:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800635a:	2300      	movs	r3, #0
 800635c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800635e:	2300      	movs	r3, #0
 8006360:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8006362:	2300      	movs	r3, #0
 8006364:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8006366:	230c      	movs	r3, #12
 8006368:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800636a:	2300      	movs	r3, #0
 800636c:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800636e:	2300      	movs	r3, #0
 8006370:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8006372:	f107 031c 	add.w	r3, r7, #28
 8006376:	4619      	mov	r1, r3
 8006378:	4807      	ldr	r0, [pc, #28]	; (8006398 <MX_USART6_UART_Init+0xbc>)
 800637a:	f004 f883 	bl	800a484 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 800637e:	4806      	ldr	r0, [pc, #24]	; (8006398 <MX_USART6_UART_Init+0xbc>)
 8006380:	f7ff feab 	bl	80060da <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8006384:	4804      	ldr	r0, [pc, #16]	; (8006398 <MX_USART6_UART_Init+0xbc>)
 8006386:	f7ff fe98 	bl	80060ba <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800638a:	bf00      	nop
 800638c:	3738      	adds	r7, #56	; 0x38
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	40020800 	.word	0x40020800
 8006398:	40011400 	.word	0x40011400

0800639c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b08a      	sub	sp, #40	; 0x28
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063a4:	f107 0314 	add.w	r3, r7, #20
 80063a8:	2200      	movs	r2, #0
 80063aa:	601a      	str	r2, [r3, #0]
 80063ac:	605a      	str	r2, [r3, #4]
 80063ae:	609a      	str	r2, [r3, #8]
 80063b0:	60da      	str	r2, [r3, #12]
 80063b2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a1d      	ldr	r2, [pc, #116]	; (8006430 <HAL_UART_MspInit+0x94>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d134      	bne.n	8006428 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80063be:	2300      	movs	r3, #0
 80063c0:	613b      	str	r3, [r7, #16]
 80063c2:	4b1c      	ldr	r3, [pc, #112]	; (8006434 <HAL_UART_MspInit+0x98>)
 80063c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063c6:	4a1b      	ldr	r2, [pc, #108]	; (8006434 <HAL_UART_MspInit+0x98>)
 80063c8:	f043 0310 	orr.w	r3, r3, #16
 80063cc:	6453      	str	r3, [r2, #68]	; 0x44
 80063ce:	4b19      	ldr	r3, [pc, #100]	; (8006434 <HAL_UART_MspInit+0x98>)
 80063d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063d2:	f003 0310 	and.w	r3, r3, #16
 80063d6:	613b      	str	r3, [r7, #16]
 80063d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063da:	2300      	movs	r3, #0
 80063dc:	60fb      	str	r3, [r7, #12]
 80063de:	4b15      	ldr	r3, [pc, #84]	; (8006434 <HAL_UART_MspInit+0x98>)
 80063e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063e2:	4a14      	ldr	r2, [pc, #80]	; (8006434 <HAL_UART_MspInit+0x98>)
 80063e4:	f043 0301 	orr.w	r3, r3, #1
 80063e8:	6313      	str	r3, [r2, #48]	; 0x30
 80063ea:	4b12      	ldr	r3, [pc, #72]	; (8006434 <HAL_UART_MspInit+0x98>)
 80063ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ee:	f003 0301 	and.w	r3, r3, #1
 80063f2:	60fb      	str	r3, [r7, #12]
 80063f4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80063f6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80063fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80063fc:	2302      	movs	r3, #2
 80063fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006400:	2300      	movs	r3, #0
 8006402:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006404:	2303      	movs	r3, #3
 8006406:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006408:	2307      	movs	r3, #7
 800640a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800640c:	f107 0314 	add.w	r3, r7, #20
 8006410:	4619      	mov	r1, r3
 8006412:	4809      	ldr	r0, [pc, #36]	; (8006438 <HAL_UART_MspInit+0x9c>)
 8006414:	f000 fa76 	bl	8006904 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8006418:	2200      	movs	r2, #0
 800641a:	2100      	movs	r1, #0
 800641c:	2025      	movs	r0, #37	; 0x25
 800641e:	f000 f9a8 	bl	8006772 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006422:	2025      	movs	r0, #37	; 0x25
 8006424:	f000 f9c1 	bl	80067aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8006428:	bf00      	nop
 800642a:	3728      	adds	r7, #40	; 0x28
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}
 8006430:	40011000 	.word	0x40011000
 8006434:	40023800 	.word	0x40023800
 8006438:	40020000 	.word	0x40020000

0800643c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800643c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006474 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006440:	480d      	ldr	r0, [pc, #52]	; (8006478 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006442:	490e      	ldr	r1, [pc, #56]	; (800647c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006444:	4a0e      	ldr	r2, [pc, #56]	; (8006480 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006446:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006448:	e002      	b.n	8006450 <LoopCopyDataInit>

0800644a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800644a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800644c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800644e:	3304      	adds	r3, #4

08006450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006454:	d3f9      	bcc.n	800644a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006456:	4a0b      	ldr	r2, [pc, #44]	; (8006484 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006458:	4c0b      	ldr	r4, [pc, #44]	; (8006488 <LoopFillZerobss+0x26>)
  movs r3, #0
 800645a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800645c:	e001      	b.n	8006462 <LoopFillZerobss>

0800645e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800645e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006460:	3204      	adds	r2, #4

08006462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006464:	d3fb      	bcc.n	800645e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006466:	f7ff fab3 	bl	80059d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800646a:	f004 f891 	bl	800a590 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800646e:	f7fc ff27 	bl	80032c0 <main>
  bx  lr    
 8006472:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006474:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006478:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800647c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8006480:	0800e5dc 	.word	0x0800e5dc
  ldr r2, =_sbss
 8006484:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8006488:	200005b4 	.word	0x200005b4

0800648c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800648c:	e7fe      	b.n	800648c <ADC_IRQHandler>
	...

08006490 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006494:	4b0e      	ldr	r3, [pc, #56]	; (80064d0 <HAL_Init+0x40>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a0d      	ldr	r2, [pc, #52]	; (80064d0 <HAL_Init+0x40>)
 800649a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800649e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80064a0:	4b0b      	ldr	r3, [pc, #44]	; (80064d0 <HAL_Init+0x40>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a0a      	ldr	r2, [pc, #40]	; (80064d0 <HAL_Init+0x40>)
 80064a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80064aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80064ac:	4b08      	ldr	r3, [pc, #32]	; (80064d0 <HAL_Init+0x40>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a07      	ldr	r2, [pc, #28]	; (80064d0 <HAL_Init+0x40>)
 80064b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80064b8:	2003      	movs	r0, #3
 80064ba:	f000 f94f 	bl	800675c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80064be:	200f      	movs	r0, #15
 80064c0:	f000 f808 	bl	80064d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80064c4:	f7ff f812 	bl	80054ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80064c8:	2300      	movs	r3, #0
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop
 80064d0:	40023c00 	.word	0x40023c00

080064d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b082      	sub	sp, #8
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80064dc:	4b12      	ldr	r3, [pc, #72]	; (8006528 <HAL_InitTick+0x54>)
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	4b12      	ldr	r3, [pc, #72]	; (800652c <HAL_InitTick+0x58>)
 80064e2:	781b      	ldrb	r3, [r3, #0]
 80064e4:	4619      	mov	r1, r3
 80064e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80064ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80064ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f2:	4618      	mov	r0, r3
 80064f4:	f000 f967 	bl	80067c6 <HAL_SYSTICK_Config>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d001      	beq.n	8006502 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e00e      	b.n	8006520 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2b0f      	cmp	r3, #15
 8006506:	d80a      	bhi.n	800651e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006508:	2200      	movs	r2, #0
 800650a:	6879      	ldr	r1, [r7, #4]
 800650c:	f04f 30ff 	mov.w	r0, #4294967295
 8006510:	f000 f92f 	bl	8006772 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006514:	4a06      	ldr	r2, [pc, #24]	; (8006530 <HAL_InitTick+0x5c>)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800651a:	2300      	movs	r3, #0
 800651c:	e000      	b.n	8006520 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
}
 8006520:	4618      	mov	r0, r3
 8006522:	3708      	adds	r7, #8
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}
 8006528:	20000004 	.word	0x20000004
 800652c:	2000000c 	.word	0x2000000c
 8006530:	20000008 	.word	0x20000008

08006534 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006534:	b480      	push	{r7}
 8006536:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006538:	4b06      	ldr	r3, [pc, #24]	; (8006554 <HAL_IncTick+0x20>)
 800653a:	781b      	ldrb	r3, [r3, #0]
 800653c:	461a      	mov	r2, r3
 800653e:	4b06      	ldr	r3, [pc, #24]	; (8006558 <HAL_IncTick+0x24>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4413      	add	r3, r2
 8006544:	4a04      	ldr	r2, [pc, #16]	; (8006558 <HAL_IncTick+0x24>)
 8006546:	6013      	str	r3, [r2, #0]
}
 8006548:	bf00      	nop
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	2000000c 	.word	0x2000000c
 8006558:	200005a0 	.word	0x200005a0

0800655c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800655c:	b480      	push	{r7}
 800655e:	af00      	add	r7, sp, #0
  return uwTick;
 8006560:	4b03      	ldr	r3, [pc, #12]	; (8006570 <HAL_GetTick+0x14>)
 8006562:	681b      	ldr	r3, [r3, #0]
}
 8006564:	4618      	mov	r0, r3
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr
 800656e:	bf00      	nop
 8006570:	200005a0 	.word	0x200005a0

08006574 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b084      	sub	sp, #16
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800657c:	f7ff ffee 	bl	800655c <HAL_GetTick>
 8006580:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800658c:	d005      	beq.n	800659a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800658e:	4b0a      	ldr	r3, [pc, #40]	; (80065b8 <HAL_Delay+0x44>)
 8006590:	781b      	ldrb	r3, [r3, #0]
 8006592:	461a      	mov	r2, r3
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	4413      	add	r3, r2
 8006598:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800659a:	bf00      	nop
 800659c:	f7ff ffde 	bl	800655c <HAL_GetTick>
 80065a0:	4602      	mov	r2, r0
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	1ad3      	subs	r3, r2, r3
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d8f7      	bhi.n	800659c <HAL_Delay+0x28>
  {
  }
}
 80065ac:	bf00      	nop
 80065ae:	bf00      	nop
 80065b0:	3710      	adds	r7, #16
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}
 80065b6:	bf00      	nop
 80065b8:	2000000c 	.word	0x2000000c

080065bc <__NVIC_SetPriorityGrouping>:
{
 80065bc:	b480      	push	{r7}
 80065be:	b085      	sub	sp, #20
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f003 0307 	and.w	r3, r3, #7
 80065ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80065cc:	4b0c      	ldr	r3, [pc, #48]	; (8006600 <__NVIC_SetPriorityGrouping+0x44>)
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80065d2:	68ba      	ldr	r2, [r7, #8]
 80065d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80065d8:	4013      	ands	r3, r2
 80065da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80065e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80065e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80065ee:	4a04      	ldr	r2, [pc, #16]	; (8006600 <__NVIC_SetPriorityGrouping+0x44>)
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	60d3      	str	r3, [r2, #12]
}
 80065f4:	bf00      	nop
 80065f6:	3714      	adds	r7, #20
 80065f8:	46bd      	mov	sp, r7
 80065fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fe:	4770      	bx	lr
 8006600:	e000ed00 	.word	0xe000ed00

08006604 <__NVIC_GetPriorityGrouping>:
{
 8006604:	b480      	push	{r7}
 8006606:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006608:	4b04      	ldr	r3, [pc, #16]	; (800661c <__NVIC_GetPriorityGrouping+0x18>)
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	0a1b      	lsrs	r3, r3, #8
 800660e:	f003 0307 	and.w	r3, r3, #7
}
 8006612:	4618      	mov	r0, r3
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr
 800661c:	e000ed00 	.word	0xe000ed00

08006620 <__NVIC_EnableIRQ>:
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	4603      	mov	r3, r0
 8006628:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800662a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800662e:	2b00      	cmp	r3, #0
 8006630:	db0b      	blt.n	800664a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006632:	79fb      	ldrb	r3, [r7, #7]
 8006634:	f003 021f 	and.w	r2, r3, #31
 8006638:	4907      	ldr	r1, [pc, #28]	; (8006658 <__NVIC_EnableIRQ+0x38>)
 800663a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800663e:	095b      	lsrs	r3, r3, #5
 8006640:	2001      	movs	r0, #1
 8006642:	fa00 f202 	lsl.w	r2, r0, r2
 8006646:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800664a:	bf00      	nop
 800664c:	370c      	adds	r7, #12
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr
 8006656:	bf00      	nop
 8006658:	e000e100 	.word	0xe000e100

0800665c <__NVIC_SetPriority>:
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	4603      	mov	r3, r0
 8006664:	6039      	str	r1, [r7, #0]
 8006666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800666c:	2b00      	cmp	r3, #0
 800666e:	db0a      	blt.n	8006686 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	b2da      	uxtb	r2, r3
 8006674:	490c      	ldr	r1, [pc, #48]	; (80066a8 <__NVIC_SetPriority+0x4c>)
 8006676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800667a:	0112      	lsls	r2, r2, #4
 800667c:	b2d2      	uxtb	r2, r2
 800667e:	440b      	add	r3, r1
 8006680:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006684:	e00a      	b.n	800669c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	b2da      	uxtb	r2, r3
 800668a:	4908      	ldr	r1, [pc, #32]	; (80066ac <__NVIC_SetPriority+0x50>)
 800668c:	79fb      	ldrb	r3, [r7, #7]
 800668e:	f003 030f 	and.w	r3, r3, #15
 8006692:	3b04      	subs	r3, #4
 8006694:	0112      	lsls	r2, r2, #4
 8006696:	b2d2      	uxtb	r2, r2
 8006698:	440b      	add	r3, r1
 800669a:	761a      	strb	r2, [r3, #24]
}
 800669c:	bf00      	nop
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr
 80066a8:	e000e100 	.word	0xe000e100
 80066ac:	e000ed00 	.word	0xe000ed00

080066b0 <NVIC_EncodePriority>:
{
 80066b0:	b480      	push	{r7}
 80066b2:	b089      	sub	sp, #36	; 0x24
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f003 0307 	and.w	r3, r3, #7
 80066c2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	f1c3 0307 	rsb	r3, r3, #7
 80066ca:	2b04      	cmp	r3, #4
 80066cc:	bf28      	it	cs
 80066ce:	2304      	movcs	r3, #4
 80066d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	3304      	adds	r3, #4
 80066d6:	2b06      	cmp	r3, #6
 80066d8:	d902      	bls.n	80066e0 <NVIC_EncodePriority+0x30>
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	3b03      	subs	r3, #3
 80066de:	e000      	b.n	80066e2 <NVIC_EncodePriority+0x32>
 80066e0:	2300      	movs	r3, #0
 80066e2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80066e4:	f04f 32ff 	mov.w	r2, #4294967295
 80066e8:	69bb      	ldr	r3, [r7, #24]
 80066ea:	fa02 f303 	lsl.w	r3, r2, r3
 80066ee:	43da      	mvns	r2, r3
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	401a      	ands	r2, r3
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80066f8:	f04f 31ff 	mov.w	r1, #4294967295
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006702:	43d9      	mvns	r1, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006708:	4313      	orrs	r3, r2
}
 800670a:	4618      	mov	r0, r3
 800670c:	3724      	adds	r7, #36	; 0x24
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr
	...

08006718 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b082      	sub	sp, #8
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	3b01      	subs	r3, #1
 8006724:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006728:	d301      	bcc.n	800672e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800672a:	2301      	movs	r3, #1
 800672c:	e00f      	b.n	800674e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800672e:	4a0a      	ldr	r2, [pc, #40]	; (8006758 <SysTick_Config+0x40>)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	3b01      	subs	r3, #1
 8006734:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006736:	210f      	movs	r1, #15
 8006738:	f04f 30ff 	mov.w	r0, #4294967295
 800673c:	f7ff ff8e 	bl	800665c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006740:	4b05      	ldr	r3, [pc, #20]	; (8006758 <SysTick_Config+0x40>)
 8006742:	2200      	movs	r2, #0
 8006744:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006746:	4b04      	ldr	r3, [pc, #16]	; (8006758 <SysTick_Config+0x40>)
 8006748:	2207      	movs	r2, #7
 800674a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800674c:	2300      	movs	r3, #0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3708      	adds	r7, #8
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
 8006756:	bf00      	nop
 8006758:	e000e010 	.word	0xe000e010

0800675c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b082      	sub	sp, #8
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f7ff ff29 	bl	80065bc <__NVIC_SetPriorityGrouping>
}
 800676a:	bf00      	nop
 800676c:	3708      	adds	r7, #8
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}

08006772 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006772:	b580      	push	{r7, lr}
 8006774:	b086      	sub	sp, #24
 8006776:	af00      	add	r7, sp, #0
 8006778:	4603      	mov	r3, r0
 800677a:	60b9      	str	r1, [r7, #8]
 800677c:	607a      	str	r2, [r7, #4]
 800677e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006780:	2300      	movs	r3, #0
 8006782:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006784:	f7ff ff3e 	bl	8006604 <__NVIC_GetPriorityGrouping>
 8006788:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	68b9      	ldr	r1, [r7, #8]
 800678e:	6978      	ldr	r0, [r7, #20]
 8006790:	f7ff ff8e 	bl	80066b0 <NVIC_EncodePriority>
 8006794:	4602      	mov	r2, r0
 8006796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800679a:	4611      	mov	r1, r2
 800679c:	4618      	mov	r0, r3
 800679e:	f7ff ff5d 	bl	800665c <__NVIC_SetPriority>
}
 80067a2:	bf00      	nop
 80067a4:	3718      	adds	r7, #24
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80067aa:	b580      	push	{r7, lr}
 80067ac:	b082      	sub	sp, #8
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	4603      	mov	r3, r0
 80067b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80067b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7ff ff31 	bl	8006620 <__NVIC_EnableIRQ>
}
 80067be:	bf00      	nop
 80067c0:	3708      	adds	r7, #8
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}

080067c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80067c6:	b580      	push	{r7, lr}
 80067c8:	b082      	sub	sp, #8
 80067ca:	af00      	add	r7, sp, #0
 80067cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f7ff ffa2 	bl	8006718 <SysTick_Config>
 80067d4:	4603      	mov	r3, r0
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3708      	adds	r7, #8
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}

080067de <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80067de:	b580      	push	{r7, lr}
 80067e0:	b084      	sub	sp, #16
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067ea:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80067ec:	f7ff feb6 	bl	800655c <HAL_GetTick>
 80067f0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	2b02      	cmp	r3, #2
 80067fc:	d008      	beq.n	8006810 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2280      	movs	r2, #128	; 0x80
 8006802:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2200      	movs	r2, #0
 8006808:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e052      	b.n	80068b6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	681a      	ldr	r2, [r3, #0]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f022 0216 	bic.w	r2, r2, #22
 800681e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	695a      	ldr	r2, [r3, #20]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800682e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006834:	2b00      	cmp	r3, #0
 8006836:	d103      	bne.n	8006840 <HAL_DMA_Abort+0x62>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800683c:	2b00      	cmp	r3, #0
 800683e:	d007      	beq.n	8006850 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f022 0208 	bic.w	r2, r2, #8
 800684e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f022 0201 	bic.w	r2, r2, #1
 800685e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006860:	e013      	b.n	800688a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006862:	f7ff fe7b 	bl	800655c <HAL_GetTick>
 8006866:	4602      	mov	r2, r0
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	1ad3      	subs	r3, r2, r3
 800686c:	2b05      	cmp	r3, #5
 800686e:	d90c      	bls.n	800688a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2220      	movs	r2, #32
 8006874:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2203      	movs	r2, #3
 800687a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2200      	movs	r2, #0
 8006882:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8006886:	2303      	movs	r3, #3
 8006888:	e015      	b.n	80068b6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f003 0301 	and.w	r3, r3, #1
 8006894:	2b00      	cmp	r3, #0
 8006896:	d1e4      	bne.n	8006862 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800689c:	223f      	movs	r2, #63	; 0x3f
 800689e:	409a      	lsls	r2, r3
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80068b4:	2300      	movs	r3, #0
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3710      	adds	r7, #16
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}

080068be <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80068be:	b480      	push	{r7}
 80068c0:	b083      	sub	sp, #12
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80068cc:	b2db      	uxtb	r3, r3
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d004      	beq.n	80068dc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2280      	movs	r2, #128	; 0x80
 80068d6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e00c      	b.n	80068f6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2205      	movs	r2, #5
 80068e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f022 0201 	bic.w	r2, r2, #1
 80068f2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	370c      	adds	r7, #12
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr
	...

08006904 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006904:	b480      	push	{r7}
 8006906:	b089      	sub	sp, #36	; 0x24
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800690e:	2300      	movs	r3, #0
 8006910:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006912:	2300      	movs	r3, #0
 8006914:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006916:	2300      	movs	r3, #0
 8006918:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800691a:	2300      	movs	r3, #0
 800691c:	61fb      	str	r3, [r7, #28]
 800691e:	e16b      	b.n	8006bf8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006920:	2201      	movs	r2, #1
 8006922:	69fb      	ldr	r3, [r7, #28]
 8006924:	fa02 f303 	lsl.w	r3, r2, r3
 8006928:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	697a      	ldr	r2, [r7, #20]
 8006930:	4013      	ands	r3, r2
 8006932:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	429a      	cmp	r2, r3
 800693a:	f040 815a 	bne.w	8006bf2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	f003 0303 	and.w	r3, r3, #3
 8006946:	2b01      	cmp	r3, #1
 8006948:	d005      	beq.n	8006956 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006952:	2b02      	cmp	r3, #2
 8006954:	d130      	bne.n	80069b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800695c:	69fb      	ldr	r3, [r7, #28]
 800695e:	005b      	lsls	r3, r3, #1
 8006960:	2203      	movs	r2, #3
 8006962:	fa02 f303 	lsl.w	r3, r2, r3
 8006966:	43db      	mvns	r3, r3
 8006968:	69ba      	ldr	r2, [r7, #24]
 800696a:	4013      	ands	r3, r2
 800696c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	68da      	ldr	r2, [r3, #12]
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	005b      	lsls	r3, r3, #1
 8006976:	fa02 f303 	lsl.w	r3, r2, r3
 800697a:	69ba      	ldr	r2, [r7, #24]
 800697c:	4313      	orrs	r3, r2
 800697e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	69ba      	ldr	r2, [r7, #24]
 8006984:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800698c:	2201      	movs	r2, #1
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	fa02 f303 	lsl.w	r3, r2, r3
 8006994:	43db      	mvns	r3, r3
 8006996:	69ba      	ldr	r2, [r7, #24]
 8006998:	4013      	ands	r3, r2
 800699a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	091b      	lsrs	r3, r3, #4
 80069a2:	f003 0201 	and.w	r2, r3, #1
 80069a6:	69fb      	ldr	r3, [r7, #28]
 80069a8:	fa02 f303 	lsl.w	r3, r2, r3
 80069ac:	69ba      	ldr	r2, [r7, #24]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	69ba      	ldr	r2, [r7, #24]
 80069b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	f003 0303 	and.w	r3, r3, #3
 80069c0:	2b03      	cmp	r3, #3
 80069c2:	d017      	beq.n	80069f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80069ca:	69fb      	ldr	r3, [r7, #28]
 80069cc:	005b      	lsls	r3, r3, #1
 80069ce:	2203      	movs	r2, #3
 80069d0:	fa02 f303 	lsl.w	r3, r2, r3
 80069d4:	43db      	mvns	r3, r3
 80069d6:	69ba      	ldr	r2, [r7, #24]
 80069d8:	4013      	ands	r3, r2
 80069da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	689a      	ldr	r2, [r3, #8]
 80069e0:	69fb      	ldr	r3, [r7, #28]
 80069e2:	005b      	lsls	r3, r3, #1
 80069e4:	fa02 f303 	lsl.w	r3, r2, r3
 80069e8:	69ba      	ldr	r2, [r7, #24]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	69ba      	ldr	r2, [r7, #24]
 80069f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	f003 0303 	and.w	r3, r3, #3
 80069fc:	2b02      	cmp	r3, #2
 80069fe:	d123      	bne.n	8006a48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	08da      	lsrs	r2, r3, #3
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	3208      	adds	r2, #8
 8006a08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006a0e:	69fb      	ldr	r3, [r7, #28]
 8006a10:	f003 0307 	and.w	r3, r3, #7
 8006a14:	009b      	lsls	r3, r3, #2
 8006a16:	220f      	movs	r2, #15
 8006a18:	fa02 f303 	lsl.w	r3, r2, r3
 8006a1c:	43db      	mvns	r3, r3
 8006a1e:	69ba      	ldr	r2, [r7, #24]
 8006a20:	4013      	ands	r3, r2
 8006a22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	691a      	ldr	r2, [r3, #16]
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	f003 0307 	and.w	r3, r3, #7
 8006a2e:	009b      	lsls	r3, r3, #2
 8006a30:	fa02 f303 	lsl.w	r3, r2, r3
 8006a34:	69ba      	ldr	r2, [r7, #24]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006a3a:	69fb      	ldr	r3, [r7, #28]
 8006a3c:	08da      	lsrs	r2, r3, #3
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	3208      	adds	r2, #8
 8006a42:	69b9      	ldr	r1, [r7, #24]
 8006a44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006a4e:	69fb      	ldr	r3, [r7, #28]
 8006a50:	005b      	lsls	r3, r3, #1
 8006a52:	2203      	movs	r2, #3
 8006a54:	fa02 f303 	lsl.w	r3, r2, r3
 8006a58:	43db      	mvns	r3, r3
 8006a5a:	69ba      	ldr	r2, [r7, #24]
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	f003 0203 	and.w	r2, r3, #3
 8006a68:	69fb      	ldr	r3, [r7, #28]
 8006a6a:	005b      	lsls	r3, r3, #1
 8006a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a70:	69ba      	ldr	r2, [r7, #24]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	69ba      	ldr	r2, [r7, #24]
 8006a7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	f000 80b4 	beq.w	8006bf2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	60fb      	str	r3, [r7, #12]
 8006a8e:	4b60      	ldr	r3, [pc, #384]	; (8006c10 <HAL_GPIO_Init+0x30c>)
 8006a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a92:	4a5f      	ldr	r2, [pc, #380]	; (8006c10 <HAL_GPIO_Init+0x30c>)
 8006a94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006a98:	6453      	str	r3, [r2, #68]	; 0x44
 8006a9a:	4b5d      	ldr	r3, [pc, #372]	; (8006c10 <HAL_GPIO_Init+0x30c>)
 8006a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006aa2:	60fb      	str	r3, [r7, #12]
 8006aa4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006aa6:	4a5b      	ldr	r2, [pc, #364]	; (8006c14 <HAL_GPIO_Init+0x310>)
 8006aa8:	69fb      	ldr	r3, [r7, #28]
 8006aaa:	089b      	lsrs	r3, r3, #2
 8006aac:	3302      	adds	r3, #2
 8006aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006ab4:	69fb      	ldr	r3, [r7, #28]
 8006ab6:	f003 0303 	and.w	r3, r3, #3
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	220f      	movs	r2, #15
 8006abe:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac2:	43db      	mvns	r3, r3
 8006ac4:	69ba      	ldr	r2, [r7, #24]
 8006ac6:	4013      	ands	r3, r2
 8006ac8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	4a52      	ldr	r2, [pc, #328]	; (8006c18 <HAL_GPIO_Init+0x314>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d02b      	beq.n	8006b2a <HAL_GPIO_Init+0x226>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	4a51      	ldr	r2, [pc, #324]	; (8006c1c <HAL_GPIO_Init+0x318>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d025      	beq.n	8006b26 <HAL_GPIO_Init+0x222>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	4a50      	ldr	r2, [pc, #320]	; (8006c20 <HAL_GPIO_Init+0x31c>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d01f      	beq.n	8006b22 <HAL_GPIO_Init+0x21e>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	4a4f      	ldr	r2, [pc, #316]	; (8006c24 <HAL_GPIO_Init+0x320>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d019      	beq.n	8006b1e <HAL_GPIO_Init+0x21a>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	4a4e      	ldr	r2, [pc, #312]	; (8006c28 <HAL_GPIO_Init+0x324>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d013      	beq.n	8006b1a <HAL_GPIO_Init+0x216>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	4a4d      	ldr	r2, [pc, #308]	; (8006c2c <HAL_GPIO_Init+0x328>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d00d      	beq.n	8006b16 <HAL_GPIO_Init+0x212>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a4c      	ldr	r2, [pc, #304]	; (8006c30 <HAL_GPIO_Init+0x32c>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d007      	beq.n	8006b12 <HAL_GPIO_Init+0x20e>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	4a4b      	ldr	r2, [pc, #300]	; (8006c34 <HAL_GPIO_Init+0x330>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d101      	bne.n	8006b0e <HAL_GPIO_Init+0x20a>
 8006b0a:	2307      	movs	r3, #7
 8006b0c:	e00e      	b.n	8006b2c <HAL_GPIO_Init+0x228>
 8006b0e:	2308      	movs	r3, #8
 8006b10:	e00c      	b.n	8006b2c <HAL_GPIO_Init+0x228>
 8006b12:	2306      	movs	r3, #6
 8006b14:	e00a      	b.n	8006b2c <HAL_GPIO_Init+0x228>
 8006b16:	2305      	movs	r3, #5
 8006b18:	e008      	b.n	8006b2c <HAL_GPIO_Init+0x228>
 8006b1a:	2304      	movs	r3, #4
 8006b1c:	e006      	b.n	8006b2c <HAL_GPIO_Init+0x228>
 8006b1e:	2303      	movs	r3, #3
 8006b20:	e004      	b.n	8006b2c <HAL_GPIO_Init+0x228>
 8006b22:	2302      	movs	r3, #2
 8006b24:	e002      	b.n	8006b2c <HAL_GPIO_Init+0x228>
 8006b26:	2301      	movs	r3, #1
 8006b28:	e000      	b.n	8006b2c <HAL_GPIO_Init+0x228>
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	69fa      	ldr	r2, [r7, #28]
 8006b2e:	f002 0203 	and.w	r2, r2, #3
 8006b32:	0092      	lsls	r2, r2, #2
 8006b34:	4093      	lsls	r3, r2
 8006b36:	69ba      	ldr	r2, [r7, #24]
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006b3c:	4935      	ldr	r1, [pc, #212]	; (8006c14 <HAL_GPIO_Init+0x310>)
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	089b      	lsrs	r3, r3, #2
 8006b42:	3302      	adds	r3, #2
 8006b44:	69ba      	ldr	r2, [r7, #24]
 8006b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006b4a:	4b3b      	ldr	r3, [pc, #236]	; (8006c38 <HAL_GPIO_Init+0x334>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	43db      	mvns	r3, r3
 8006b54:	69ba      	ldr	r2, [r7, #24]
 8006b56:	4013      	ands	r3, r2
 8006b58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d003      	beq.n	8006b6e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006b66:	69ba      	ldr	r2, [r7, #24]
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006b6e:	4a32      	ldr	r2, [pc, #200]	; (8006c38 <HAL_GPIO_Init+0x334>)
 8006b70:	69bb      	ldr	r3, [r7, #24]
 8006b72:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006b74:	4b30      	ldr	r3, [pc, #192]	; (8006c38 <HAL_GPIO_Init+0x334>)
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	43db      	mvns	r3, r3
 8006b7e:	69ba      	ldr	r2, [r7, #24]
 8006b80:	4013      	ands	r3, r2
 8006b82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d003      	beq.n	8006b98 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006b90:	69ba      	ldr	r2, [r7, #24]
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006b98:	4a27      	ldr	r2, [pc, #156]	; (8006c38 <HAL_GPIO_Init+0x334>)
 8006b9a:	69bb      	ldr	r3, [r7, #24]
 8006b9c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006b9e:	4b26      	ldr	r3, [pc, #152]	; (8006c38 <HAL_GPIO_Init+0x334>)
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	43db      	mvns	r3, r3
 8006ba8:	69ba      	ldr	r2, [r7, #24]
 8006baa:	4013      	ands	r3, r2
 8006bac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d003      	beq.n	8006bc2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006bba:	69ba      	ldr	r2, [r7, #24]
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006bc2:	4a1d      	ldr	r2, [pc, #116]	; (8006c38 <HAL_GPIO_Init+0x334>)
 8006bc4:	69bb      	ldr	r3, [r7, #24]
 8006bc6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006bc8:	4b1b      	ldr	r3, [pc, #108]	; (8006c38 <HAL_GPIO_Init+0x334>)
 8006bca:	68db      	ldr	r3, [r3, #12]
 8006bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	43db      	mvns	r3, r3
 8006bd2:	69ba      	ldr	r2, [r7, #24]
 8006bd4:	4013      	ands	r3, r2
 8006bd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d003      	beq.n	8006bec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006be4:	69ba      	ldr	r2, [r7, #24]
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	4313      	orrs	r3, r2
 8006bea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006bec:	4a12      	ldr	r2, [pc, #72]	; (8006c38 <HAL_GPIO_Init+0x334>)
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006bf2:	69fb      	ldr	r3, [r7, #28]
 8006bf4:	3301      	adds	r3, #1
 8006bf6:	61fb      	str	r3, [r7, #28]
 8006bf8:	69fb      	ldr	r3, [r7, #28]
 8006bfa:	2b0f      	cmp	r3, #15
 8006bfc:	f67f ae90 	bls.w	8006920 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006c00:	bf00      	nop
 8006c02:	bf00      	nop
 8006c04:	3724      	adds	r7, #36	; 0x24
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr
 8006c0e:	bf00      	nop
 8006c10:	40023800 	.word	0x40023800
 8006c14:	40013800 	.word	0x40013800
 8006c18:	40020000 	.word	0x40020000
 8006c1c:	40020400 	.word	0x40020400
 8006c20:	40020800 	.word	0x40020800
 8006c24:	40020c00 	.word	0x40020c00
 8006c28:	40021000 	.word	0x40021000
 8006c2c:	40021400 	.word	0x40021400
 8006c30:	40021800 	.word	0x40021800
 8006c34:	40021c00 	.word	0x40021c00
 8006c38:	40013c00 	.word	0x40013c00

08006c3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b084      	sub	sp, #16
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d101      	bne.n	8006c4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	e12b      	b.n	8006ea6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d106      	bne.n	8006c68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f7fc f9fc 	bl	8003060 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2224      	movs	r2, #36	; 0x24
 8006c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f022 0201 	bic.w	r2, r2, #1
 8006c7e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006c8e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006c9e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006ca0:	f001 fbd8 	bl	8008454 <HAL_RCC_GetPCLK1Freq>
 8006ca4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	4a81      	ldr	r2, [pc, #516]	; (8006eb0 <HAL_I2C_Init+0x274>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d807      	bhi.n	8006cc0 <HAL_I2C_Init+0x84>
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	4a80      	ldr	r2, [pc, #512]	; (8006eb4 <HAL_I2C_Init+0x278>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	bf94      	ite	ls
 8006cb8:	2301      	movls	r3, #1
 8006cba:	2300      	movhi	r3, #0
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	e006      	b.n	8006cce <HAL_I2C_Init+0x92>
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	4a7d      	ldr	r2, [pc, #500]	; (8006eb8 <HAL_I2C_Init+0x27c>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	bf94      	ite	ls
 8006cc8:	2301      	movls	r3, #1
 8006cca:	2300      	movhi	r3, #0
 8006ccc:	b2db      	uxtb	r3, r3
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d001      	beq.n	8006cd6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e0e7      	b.n	8006ea6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	4a78      	ldr	r2, [pc, #480]	; (8006ebc <HAL_I2C_Init+0x280>)
 8006cda:	fba2 2303 	umull	r2, r3, r2, r3
 8006cde:	0c9b      	lsrs	r3, r3, #18
 8006ce0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	68ba      	ldr	r2, [r7, #8]
 8006cf2:	430a      	orrs	r2, r1
 8006cf4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	6a1b      	ldr	r3, [r3, #32]
 8006cfc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	4a6a      	ldr	r2, [pc, #424]	; (8006eb0 <HAL_I2C_Init+0x274>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d802      	bhi.n	8006d10 <HAL_I2C_Init+0xd4>
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	3301      	adds	r3, #1
 8006d0e:	e009      	b.n	8006d24 <HAL_I2C_Init+0xe8>
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006d16:	fb02 f303 	mul.w	r3, r2, r3
 8006d1a:	4a69      	ldr	r2, [pc, #420]	; (8006ec0 <HAL_I2C_Init+0x284>)
 8006d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8006d20:	099b      	lsrs	r3, r3, #6
 8006d22:	3301      	adds	r3, #1
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	6812      	ldr	r2, [r2, #0]
 8006d28:	430b      	orrs	r3, r1
 8006d2a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	69db      	ldr	r3, [r3, #28]
 8006d32:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006d36:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	495c      	ldr	r1, [pc, #368]	; (8006eb0 <HAL_I2C_Init+0x274>)
 8006d40:	428b      	cmp	r3, r1
 8006d42:	d819      	bhi.n	8006d78 <HAL_I2C_Init+0x13c>
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	1e59      	subs	r1, r3, #1
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	005b      	lsls	r3, r3, #1
 8006d4e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d52:	1c59      	adds	r1, r3, #1
 8006d54:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006d58:	400b      	ands	r3, r1
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00a      	beq.n	8006d74 <HAL_I2C_Init+0x138>
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	1e59      	subs	r1, r3, #1
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	005b      	lsls	r3, r3, #1
 8006d68:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d6c:	3301      	adds	r3, #1
 8006d6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d72:	e051      	b.n	8006e18 <HAL_I2C_Init+0x1dc>
 8006d74:	2304      	movs	r3, #4
 8006d76:	e04f      	b.n	8006e18 <HAL_I2C_Init+0x1dc>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d111      	bne.n	8006da4 <HAL_I2C_Init+0x168>
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	1e58      	subs	r0, r3, #1
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6859      	ldr	r1, [r3, #4]
 8006d88:	460b      	mov	r3, r1
 8006d8a:	005b      	lsls	r3, r3, #1
 8006d8c:	440b      	add	r3, r1
 8006d8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d92:	3301      	adds	r3, #1
 8006d94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	bf0c      	ite	eq
 8006d9c:	2301      	moveq	r3, #1
 8006d9e:	2300      	movne	r3, #0
 8006da0:	b2db      	uxtb	r3, r3
 8006da2:	e012      	b.n	8006dca <HAL_I2C_Init+0x18e>
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	1e58      	subs	r0, r3, #1
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6859      	ldr	r1, [r3, #4]
 8006dac:	460b      	mov	r3, r1
 8006dae:	009b      	lsls	r3, r3, #2
 8006db0:	440b      	add	r3, r1
 8006db2:	0099      	lsls	r1, r3, #2
 8006db4:	440b      	add	r3, r1
 8006db6:	fbb0 f3f3 	udiv	r3, r0, r3
 8006dba:	3301      	adds	r3, #1
 8006dbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	bf0c      	ite	eq
 8006dc4:	2301      	moveq	r3, #1
 8006dc6:	2300      	movne	r3, #0
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d001      	beq.n	8006dd2 <HAL_I2C_Init+0x196>
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e022      	b.n	8006e18 <HAL_I2C_Init+0x1dc>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d10e      	bne.n	8006df8 <HAL_I2C_Init+0x1bc>
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	1e58      	subs	r0, r3, #1
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6859      	ldr	r1, [r3, #4]
 8006de2:	460b      	mov	r3, r1
 8006de4:	005b      	lsls	r3, r3, #1
 8006de6:	440b      	add	r3, r1
 8006de8:	fbb0 f3f3 	udiv	r3, r0, r3
 8006dec:	3301      	adds	r3, #1
 8006dee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006df2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006df6:	e00f      	b.n	8006e18 <HAL_I2C_Init+0x1dc>
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	1e58      	subs	r0, r3, #1
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6859      	ldr	r1, [r3, #4]
 8006e00:	460b      	mov	r3, r1
 8006e02:	009b      	lsls	r3, r3, #2
 8006e04:	440b      	add	r3, r1
 8006e06:	0099      	lsls	r1, r3, #2
 8006e08:	440b      	add	r3, r1
 8006e0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e0e:	3301      	adds	r3, #1
 8006e10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e14:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006e18:	6879      	ldr	r1, [r7, #4]
 8006e1a:	6809      	ldr	r1, [r1, #0]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	69da      	ldr	r2, [r3, #28]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a1b      	ldr	r3, [r3, #32]
 8006e32:	431a      	orrs	r2, r3
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	430a      	orrs	r2, r1
 8006e3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006e46:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	6911      	ldr	r1, [r2, #16]
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	68d2      	ldr	r2, [r2, #12]
 8006e52:	4311      	orrs	r1, r2
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	6812      	ldr	r2, [r2, #0]
 8006e58:	430b      	orrs	r3, r1
 8006e5a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68db      	ldr	r3, [r3, #12]
 8006e62:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	695a      	ldr	r2, [r3, #20]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	699b      	ldr	r3, [r3, #24]
 8006e6e:	431a      	orrs	r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	430a      	orrs	r2, r1
 8006e76:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f042 0201 	orr.w	r2, r2, #1
 8006e86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2220      	movs	r2, #32
 8006e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006ea4:	2300      	movs	r3, #0
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3710      	adds	r7, #16
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}
 8006eae:	bf00      	nop
 8006eb0:	000186a0 	.word	0x000186a0
 8006eb4:	001e847f 	.word	0x001e847f
 8006eb8:	003d08ff 	.word	0x003d08ff
 8006ebc:	431bde83 	.word	0x431bde83
 8006ec0:	10624dd3 	.word	0x10624dd3

08006ec4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b088      	sub	sp, #32
 8006ec8:	af02      	add	r7, sp, #8
 8006eca:	60f8      	str	r0, [r7, #12]
 8006ecc:	4608      	mov	r0, r1
 8006ece:	4611      	mov	r1, r2
 8006ed0:	461a      	mov	r2, r3
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	817b      	strh	r3, [r7, #10]
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	813b      	strh	r3, [r7, #8]
 8006eda:	4613      	mov	r3, r2
 8006edc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006ede:	f7ff fb3d 	bl	800655c <HAL_GetTick>
 8006ee2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eea:	b2db      	uxtb	r3, r3
 8006eec:	2b20      	cmp	r3, #32
 8006eee:	f040 80d9 	bne.w	80070a4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	9300      	str	r3, [sp, #0]
 8006ef6:	2319      	movs	r3, #25
 8006ef8:	2201      	movs	r2, #1
 8006efa:	496d      	ldr	r1, [pc, #436]	; (80070b0 <HAL_I2C_Mem_Write+0x1ec>)
 8006efc:	68f8      	ldr	r0, [r7, #12]
 8006efe:	f000 fc7f 	bl	8007800 <I2C_WaitOnFlagUntilTimeout>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d001      	beq.n	8006f0c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006f08:	2302      	movs	r3, #2
 8006f0a:	e0cc      	b.n	80070a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d101      	bne.n	8006f1a <HAL_I2C_Mem_Write+0x56>
 8006f16:	2302      	movs	r3, #2
 8006f18:	e0c5      	b.n	80070a6 <HAL_I2C_Mem_Write+0x1e2>
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2201      	movs	r2, #1
 8006f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f003 0301 	and.w	r3, r3, #1
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d007      	beq.n	8006f40 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	681a      	ldr	r2, [r3, #0]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f042 0201 	orr.w	r2, r2, #1
 8006f3e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006f4e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2221      	movs	r2, #33	; 0x21
 8006f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2240      	movs	r2, #64	; 0x40
 8006f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2200      	movs	r2, #0
 8006f64:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	6a3a      	ldr	r2, [r7, #32]
 8006f6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006f70:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f76:	b29a      	uxth	r2, r3
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	4a4d      	ldr	r2, [pc, #308]	; (80070b4 <HAL_I2C_Mem_Write+0x1f0>)
 8006f80:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006f82:	88f8      	ldrh	r0, [r7, #6]
 8006f84:	893a      	ldrh	r2, [r7, #8]
 8006f86:	8979      	ldrh	r1, [r7, #10]
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	9301      	str	r3, [sp, #4]
 8006f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f8e:	9300      	str	r3, [sp, #0]
 8006f90:	4603      	mov	r3, r0
 8006f92:	68f8      	ldr	r0, [r7, #12]
 8006f94:	f000 fab6 	bl	8007504 <I2C_RequestMemoryWrite>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d052      	beq.n	8007044 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e081      	b.n	80070a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006fa2:	697a      	ldr	r2, [r7, #20]
 8006fa4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006fa6:	68f8      	ldr	r0, [r7, #12]
 8006fa8:	f000 fd00 	bl	80079ac <I2C_WaitOnTXEFlagUntilTimeout>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d00d      	beq.n	8006fce <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb6:	2b04      	cmp	r3, #4
 8006fb8:	d107      	bne.n	8006fca <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fc8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	e06b      	b.n	80070a6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd2:	781a      	ldrb	r2, [r3, #0]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fde:	1c5a      	adds	r2, r3, #1
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fe8:	3b01      	subs	r3, #1
 8006fea:	b29a      	uxth	r2, r3
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	3b01      	subs	r3, #1
 8006ff8:	b29a      	uxth	r2, r3
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	695b      	ldr	r3, [r3, #20]
 8007004:	f003 0304 	and.w	r3, r3, #4
 8007008:	2b04      	cmp	r3, #4
 800700a:	d11b      	bne.n	8007044 <HAL_I2C_Mem_Write+0x180>
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007010:	2b00      	cmp	r3, #0
 8007012:	d017      	beq.n	8007044 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007018:	781a      	ldrb	r2, [r3, #0]
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007024:	1c5a      	adds	r2, r3, #1
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800702e:	3b01      	subs	r3, #1
 8007030:	b29a      	uxth	r2, r3
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800703a:	b29b      	uxth	r3, r3
 800703c:	3b01      	subs	r3, #1
 800703e:	b29a      	uxth	r2, r3
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007048:	2b00      	cmp	r3, #0
 800704a:	d1aa      	bne.n	8006fa2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800704c:	697a      	ldr	r2, [r7, #20]
 800704e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007050:	68f8      	ldr	r0, [r7, #12]
 8007052:	f000 fcec 	bl	8007a2e <I2C_WaitOnBTFFlagUntilTimeout>
 8007056:	4603      	mov	r3, r0
 8007058:	2b00      	cmp	r3, #0
 800705a:	d00d      	beq.n	8007078 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007060:	2b04      	cmp	r3, #4
 8007062:	d107      	bne.n	8007074 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007072:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007074:	2301      	movs	r3, #1
 8007076:	e016      	b.n	80070a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	681a      	ldr	r2, [r3, #0]
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007086:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2220      	movs	r2, #32
 800708c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2200      	movs	r2, #0
 8007094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2200      	movs	r2, #0
 800709c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80070a0:	2300      	movs	r3, #0
 80070a2:	e000      	b.n	80070a6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80070a4:	2302      	movs	r3, #2
  }
}
 80070a6:	4618      	mov	r0, r3
 80070a8:	3718      	adds	r7, #24
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bd80      	pop	{r7, pc}
 80070ae:	bf00      	nop
 80070b0:	00100002 	.word	0x00100002
 80070b4:	ffff0000 	.word	0xffff0000

080070b8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b08c      	sub	sp, #48	; 0x30
 80070bc:	af02      	add	r7, sp, #8
 80070be:	60f8      	str	r0, [r7, #12]
 80070c0:	4608      	mov	r0, r1
 80070c2:	4611      	mov	r1, r2
 80070c4:	461a      	mov	r2, r3
 80070c6:	4603      	mov	r3, r0
 80070c8:	817b      	strh	r3, [r7, #10]
 80070ca:	460b      	mov	r3, r1
 80070cc:	813b      	strh	r3, [r7, #8]
 80070ce:	4613      	mov	r3, r2
 80070d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80070d2:	f7ff fa43 	bl	800655c <HAL_GetTick>
 80070d6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	2b20      	cmp	r3, #32
 80070e2:	f040 8208 	bne.w	80074f6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80070e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e8:	9300      	str	r3, [sp, #0]
 80070ea:	2319      	movs	r3, #25
 80070ec:	2201      	movs	r2, #1
 80070ee:	497b      	ldr	r1, [pc, #492]	; (80072dc <HAL_I2C_Mem_Read+0x224>)
 80070f0:	68f8      	ldr	r0, [r7, #12]
 80070f2:	f000 fb85 	bl	8007800 <I2C_WaitOnFlagUntilTimeout>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d001      	beq.n	8007100 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80070fc:	2302      	movs	r3, #2
 80070fe:	e1fb      	b.n	80074f8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007106:	2b01      	cmp	r3, #1
 8007108:	d101      	bne.n	800710e <HAL_I2C_Mem_Read+0x56>
 800710a:	2302      	movs	r3, #2
 800710c:	e1f4      	b.n	80074f8 <HAL_I2C_Mem_Read+0x440>
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2201      	movs	r2, #1
 8007112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f003 0301 	and.w	r3, r3, #1
 8007120:	2b01      	cmp	r3, #1
 8007122:	d007      	beq.n	8007134 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	681a      	ldr	r2, [r3, #0]
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f042 0201 	orr.w	r2, r2, #1
 8007132:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007142:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2222      	movs	r2, #34	; 0x22
 8007148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2240      	movs	r2, #64	; 0x40
 8007150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2200      	movs	r2, #0
 8007158:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800715e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007164:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800716a:	b29a      	uxth	r2, r3
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	4a5b      	ldr	r2, [pc, #364]	; (80072e0 <HAL_I2C_Mem_Read+0x228>)
 8007174:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007176:	88f8      	ldrh	r0, [r7, #6]
 8007178:	893a      	ldrh	r2, [r7, #8]
 800717a:	8979      	ldrh	r1, [r7, #10]
 800717c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800717e:	9301      	str	r3, [sp, #4]
 8007180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007182:	9300      	str	r3, [sp, #0]
 8007184:	4603      	mov	r3, r0
 8007186:	68f8      	ldr	r0, [r7, #12]
 8007188:	f000 fa52 	bl	8007630 <I2C_RequestMemoryRead>
 800718c:	4603      	mov	r3, r0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d001      	beq.n	8007196 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	e1b0      	b.n	80074f8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800719a:	2b00      	cmp	r3, #0
 800719c:	d113      	bne.n	80071c6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800719e:	2300      	movs	r3, #0
 80071a0:	623b      	str	r3, [r7, #32]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	695b      	ldr	r3, [r3, #20]
 80071a8:	623b      	str	r3, [r7, #32]
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	699b      	ldr	r3, [r3, #24]
 80071b0:	623b      	str	r3, [r7, #32]
 80071b2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071c2:	601a      	str	r2, [r3, #0]
 80071c4:	e184      	b.n	80074d0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d11b      	bne.n	8007206 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071de:	2300      	movs	r3, #0
 80071e0:	61fb      	str	r3, [r7, #28]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	695b      	ldr	r3, [r3, #20]
 80071e8:	61fb      	str	r3, [r7, #28]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	699b      	ldr	r3, [r3, #24]
 80071f0:	61fb      	str	r3, [r7, #28]
 80071f2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007202:	601a      	str	r2, [r3, #0]
 8007204:	e164      	b.n	80074d0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800720a:	2b02      	cmp	r3, #2
 800720c:	d11b      	bne.n	8007246 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	681a      	ldr	r2, [r3, #0]
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800721c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800722c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800722e:	2300      	movs	r3, #0
 8007230:	61bb      	str	r3, [r7, #24]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	695b      	ldr	r3, [r3, #20]
 8007238:	61bb      	str	r3, [r7, #24]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	699b      	ldr	r3, [r3, #24]
 8007240:	61bb      	str	r3, [r7, #24]
 8007242:	69bb      	ldr	r3, [r7, #24]
 8007244:	e144      	b.n	80074d0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007246:	2300      	movs	r3, #0
 8007248:	617b      	str	r3, [r7, #20]
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	695b      	ldr	r3, [r3, #20]
 8007250:	617b      	str	r3, [r7, #20]
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	699b      	ldr	r3, [r3, #24]
 8007258:	617b      	str	r3, [r7, #20]
 800725a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800725c:	e138      	b.n	80074d0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007262:	2b03      	cmp	r3, #3
 8007264:	f200 80f1 	bhi.w	800744a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800726c:	2b01      	cmp	r3, #1
 800726e:	d123      	bne.n	80072b8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007270:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007272:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007274:	68f8      	ldr	r0, [r7, #12]
 8007276:	f000 fc1b 	bl	8007ab0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800727a:	4603      	mov	r3, r0
 800727c:	2b00      	cmp	r3, #0
 800727e:	d001      	beq.n	8007284 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007280:	2301      	movs	r3, #1
 8007282:	e139      	b.n	80074f8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	691a      	ldr	r2, [r3, #16]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800728e:	b2d2      	uxtb	r2, r2
 8007290:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007296:	1c5a      	adds	r2, r3, #1
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072a0:	3b01      	subs	r3, #1
 80072a2:	b29a      	uxth	r2, r3
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072ac:	b29b      	uxth	r3, r3
 80072ae:	3b01      	subs	r3, #1
 80072b0:	b29a      	uxth	r2, r3
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80072b6:	e10b      	b.n	80074d0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072bc:	2b02      	cmp	r3, #2
 80072be:	d14e      	bne.n	800735e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80072c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c2:	9300      	str	r3, [sp, #0]
 80072c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c6:	2200      	movs	r2, #0
 80072c8:	4906      	ldr	r1, [pc, #24]	; (80072e4 <HAL_I2C_Mem_Read+0x22c>)
 80072ca:	68f8      	ldr	r0, [r7, #12]
 80072cc:	f000 fa98 	bl	8007800 <I2C_WaitOnFlagUntilTimeout>
 80072d0:	4603      	mov	r3, r0
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d008      	beq.n	80072e8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e10e      	b.n	80074f8 <HAL_I2C_Mem_Read+0x440>
 80072da:	bf00      	nop
 80072dc:	00100002 	.word	0x00100002
 80072e0:	ffff0000 	.word	0xffff0000
 80072e4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	681a      	ldr	r2, [r3, #0]
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	691a      	ldr	r2, [r3, #16]
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007302:	b2d2      	uxtb	r2, r2
 8007304:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800730a:	1c5a      	adds	r2, r3, #1
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007314:	3b01      	subs	r3, #1
 8007316:	b29a      	uxth	r2, r3
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007320:	b29b      	uxth	r3, r3
 8007322:	3b01      	subs	r3, #1
 8007324:	b29a      	uxth	r2, r3
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	691a      	ldr	r2, [r3, #16]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007334:	b2d2      	uxtb	r2, r2
 8007336:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800733c:	1c5a      	adds	r2, r3, #1
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007346:	3b01      	subs	r3, #1
 8007348:	b29a      	uxth	r2, r3
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007352:	b29b      	uxth	r3, r3
 8007354:	3b01      	subs	r3, #1
 8007356:	b29a      	uxth	r2, r3
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800735c:	e0b8      	b.n	80074d0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800735e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007360:	9300      	str	r3, [sp, #0]
 8007362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007364:	2200      	movs	r2, #0
 8007366:	4966      	ldr	r1, [pc, #408]	; (8007500 <HAL_I2C_Mem_Read+0x448>)
 8007368:	68f8      	ldr	r0, [r7, #12]
 800736a:	f000 fa49 	bl	8007800 <I2C_WaitOnFlagUntilTimeout>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d001      	beq.n	8007378 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007374:	2301      	movs	r3, #1
 8007376:	e0bf      	b.n	80074f8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007386:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	691a      	ldr	r2, [r3, #16]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007392:	b2d2      	uxtb	r2, r2
 8007394:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739a:	1c5a      	adds	r2, r3, #1
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073a4:	3b01      	subs	r3, #1
 80073a6:	b29a      	uxth	r2, r3
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	3b01      	subs	r3, #1
 80073b4:	b29a      	uxth	r2, r3
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80073ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073bc:	9300      	str	r3, [sp, #0]
 80073be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073c0:	2200      	movs	r2, #0
 80073c2:	494f      	ldr	r1, [pc, #316]	; (8007500 <HAL_I2C_Mem_Read+0x448>)
 80073c4:	68f8      	ldr	r0, [r7, #12]
 80073c6:	f000 fa1b 	bl	8007800 <I2C_WaitOnFlagUntilTimeout>
 80073ca:	4603      	mov	r3, r0
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d001      	beq.n	80073d4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	e091      	b.n	80074f8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	681a      	ldr	r2, [r3, #0]
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	691a      	ldr	r2, [r3, #16]
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ee:	b2d2      	uxtb	r2, r2
 80073f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f6:	1c5a      	adds	r2, r3, #1
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007400:	3b01      	subs	r3, #1
 8007402:	b29a      	uxth	r2, r3
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800740c:	b29b      	uxth	r3, r3
 800740e:	3b01      	subs	r3, #1
 8007410:	b29a      	uxth	r2, r3
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	691a      	ldr	r2, [r3, #16]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007420:	b2d2      	uxtb	r2, r2
 8007422:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007428:	1c5a      	adds	r2, r3, #1
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007432:	3b01      	subs	r3, #1
 8007434:	b29a      	uxth	r2, r3
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800743e:	b29b      	uxth	r3, r3
 8007440:	3b01      	subs	r3, #1
 8007442:	b29a      	uxth	r2, r3
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007448:	e042      	b.n	80074d0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800744a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800744c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800744e:	68f8      	ldr	r0, [r7, #12]
 8007450:	f000 fb2e 	bl	8007ab0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007454:	4603      	mov	r3, r0
 8007456:	2b00      	cmp	r3, #0
 8007458:	d001      	beq.n	800745e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	e04c      	b.n	80074f8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	691a      	ldr	r2, [r3, #16]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007468:	b2d2      	uxtb	r2, r2
 800746a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007470:	1c5a      	adds	r2, r3, #1
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800747a:	3b01      	subs	r3, #1
 800747c:	b29a      	uxth	r2, r3
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007486:	b29b      	uxth	r3, r3
 8007488:	3b01      	subs	r3, #1
 800748a:	b29a      	uxth	r2, r3
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	695b      	ldr	r3, [r3, #20]
 8007496:	f003 0304 	and.w	r3, r3, #4
 800749a:	2b04      	cmp	r3, #4
 800749c:	d118      	bne.n	80074d0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	691a      	ldr	r2, [r3, #16]
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a8:	b2d2      	uxtb	r2, r2
 80074aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b0:	1c5a      	adds	r2, r3, #1
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074ba:	3b01      	subs	r3, #1
 80074bc:	b29a      	uxth	r2, r3
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	3b01      	subs	r3, #1
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	f47f aec2 	bne.w	800725e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2220      	movs	r2, #32
 80074de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2200      	movs	r2, #0
 80074e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2200      	movs	r2, #0
 80074ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80074f2:	2300      	movs	r3, #0
 80074f4:	e000      	b.n	80074f8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80074f6:	2302      	movs	r3, #2
  }
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3728      	adds	r7, #40	; 0x28
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}
 8007500:	00010004 	.word	0x00010004

08007504 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b088      	sub	sp, #32
 8007508:	af02      	add	r7, sp, #8
 800750a:	60f8      	str	r0, [r7, #12]
 800750c:	4608      	mov	r0, r1
 800750e:	4611      	mov	r1, r2
 8007510:	461a      	mov	r2, r3
 8007512:	4603      	mov	r3, r0
 8007514:	817b      	strh	r3, [r7, #10]
 8007516:	460b      	mov	r3, r1
 8007518:	813b      	strh	r3, [r7, #8]
 800751a:	4613      	mov	r3, r2
 800751c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800752c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800752e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007530:	9300      	str	r3, [sp, #0]
 8007532:	6a3b      	ldr	r3, [r7, #32]
 8007534:	2200      	movs	r2, #0
 8007536:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800753a:	68f8      	ldr	r0, [r7, #12]
 800753c:	f000 f960 	bl	8007800 <I2C_WaitOnFlagUntilTimeout>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d00d      	beq.n	8007562 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007550:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007554:	d103      	bne.n	800755e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f44f 7200 	mov.w	r2, #512	; 0x200
 800755c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800755e:	2303      	movs	r3, #3
 8007560:	e05f      	b.n	8007622 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007562:	897b      	ldrh	r3, [r7, #10]
 8007564:	b2db      	uxtb	r3, r3
 8007566:	461a      	mov	r2, r3
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007570:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007574:	6a3a      	ldr	r2, [r7, #32]
 8007576:	492d      	ldr	r1, [pc, #180]	; (800762c <I2C_RequestMemoryWrite+0x128>)
 8007578:	68f8      	ldr	r0, [r7, #12]
 800757a:	f000 f998 	bl	80078ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800757e:	4603      	mov	r3, r0
 8007580:	2b00      	cmp	r3, #0
 8007582:	d001      	beq.n	8007588 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	e04c      	b.n	8007622 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007588:	2300      	movs	r3, #0
 800758a:	617b      	str	r3, [r7, #20]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	695b      	ldr	r3, [r3, #20]
 8007592:	617b      	str	r3, [r7, #20]
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	699b      	ldr	r3, [r3, #24]
 800759a:	617b      	str	r3, [r7, #20]
 800759c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800759e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075a0:	6a39      	ldr	r1, [r7, #32]
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	f000 fa02 	bl	80079ac <I2C_WaitOnTXEFlagUntilTimeout>
 80075a8:	4603      	mov	r3, r0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d00d      	beq.n	80075ca <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b2:	2b04      	cmp	r3, #4
 80075b4:	d107      	bne.n	80075c6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	681a      	ldr	r2, [r3, #0]
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075c4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	e02b      	b.n	8007622 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80075ca:	88fb      	ldrh	r3, [r7, #6]
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d105      	bne.n	80075dc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80075d0:	893b      	ldrh	r3, [r7, #8]
 80075d2:	b2da      	uxtb	r2, r3
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	611a      	str	r2, [r3, #16]
 80075da:	e021      	b.n	8007620 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80075dc:	893b      	ldrh	r3, [r7, #8]
 80075de:	0a1b      	lsrs	r3, r3, #8
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	b2da      	uxtb	r2, r3
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075ec:	6a39      	ldr	r1, [r7, #32]
 80075ee:	68f8      	ldr	r0, [r7, #12]
 80075f0:	f000 f9dc 	bl	80079ac <I2C_WaitOnTXEFlagUntilTimeout>
 80075f4:	4603      	mov	r3, r0
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d00d      	beq.n	8007616 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075fe:	2b04      	cmp	r3, #4
 8007600:	d107      	bne.n	8007612 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007610:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	e005      	b.n	8007622 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007616:	893b      	ldrh	r3, [r7, #8]
 8007618:	b2da      	uxtb	r2, r3
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007620:	2300      	movs	r3, #0
}
 8007622:	4618      	mov	r0, r3
 8007624:	3718      	adds	r7, #24
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}
 800762a:	bf00      	nop
 800762c:	00010002 	.word	0x00010002

08007630 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b088      	sub	sp, #32
 8007634:	af02      	add	r7, sp, #8
 8007636:	60f8      	str	r0, [r7, #12]
 8007638:	4608      	mov	r0, r1
 800763a:	4611      	mov	r1, r2
 800763c:	461a      	mov	r2, r3
 800763e:	4603      	mov	r3, r0
 8007640:	817b      	strh	r3, [r7, #10]
 8007642:	460b      	mov	r3, r1
 8007644:	813b      	strh	r3, [r7, #8]
 8007646:	4613      	mov	r3, r2
 8007648:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007658:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	681a      	ldr	r2, [r3, #0]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007668:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800766a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800766c:	9300      	str	r3, [sp, #0]
 800766e:	6a3b      	ldr	r3, [r7, #32]
 8007670:	2200      	movs	r2, #0
 8007672:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007676:	68f8      	ldr	r0, [r7, #12]
 8007678:	f000 f8c2 	bl	8007800 <I2C_WaitOnFlagUntilTimeout>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d00d      	beq.n	800769e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800768c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007690:	d103      	bne.n	800769a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007698:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800769a:	2303      	movs	r3, #3
 800769c:	e0aa      	b.n	80077f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800769e:	897b      	ldrh	r3, [r7, #10]
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	461a      	mov	r2, r3
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80076ac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80076ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b0:	6a3a      	ldr	r2, [r7, #32]
 80076b2:	4952      	ldr	r1, [pc, #328]	; (80077fc <I2C_RequestMemoryRead+0x1cc>)
 80076b4:	68f8      	ldr	r0, [r7, #12]
 80076b6:	f000 f8fa 	bl	80078ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d001      	beq.n	80076c4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80076c0:	2301      	movs	r3, #1
 80076c2:	e097      	b.n	80077f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076c4:	2300      	movs	r3, #0
 80076c6:	617b      	str	r3, [r7, #20]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	695b      	ldr	r3, [r3, #20]
 80076ce:	617b      	str	r3, [r7, #20]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	699b      	ldr	r3, [r3, #24]
 80076d6:	617b      	str	r3, [r7, #20]
 80076d8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076dc:	6a39      	ldr	r1, [r7, #32]
 80076de:	68f8      	ldr	r0, [r7, #12]
 80076e0:	f000 f964 	bl	80079ac <I2C_WaitOnTXEFlagUntilTimeout>
 80076e4:	4603      	mov	r3, r0
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d00d      	beq.n	8007706 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ee:	2b04      	cmp	r3, #4
 80076f0:	d107      	bne.n	8007702 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	681a      	ldr	r2, [r3, #0]
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007700:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007702:	2301      	movs	r3, #1
 8007704:	e076      	b.n	80077f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007706:	88fb      	ldrh	r3, [r7, #6]
 8007708:	2b01      	cmp	r3, #1
 800770a:	d105      	bne.n	8007718 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800770c:	893b      	ldrh	r3, [r7, #8]
 800770e:	b2da      	uxtb	r2, r3
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	611a      	str	r2, [r3, #16]
 8007716:	e021      	b.n	800775c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007718:	893b      	ldrh	r3, [r7, #8]
 800771a:	0a1b      	lsrs	r3, r3, #8
 800771c:	b29b      	uxth	r3, r3
 800771e:	b2da      	uxtb	r2, r3
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007728:	6a39      	ldr	r1, [r7, #32]
 800772a:	68f8      	ldr	r0, [r7, #12]
 800772c:	f000 f93e 	bl	80079ac <I2C_WaitOnTXEFlagUntilTimeout>
 8007730:	4603      	mov	r3, r0
 8007732:	2b00      	cmp	r3, #0
 8007734:	d00d      	beq.n	8007752 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800773a:	2b04      	cmp	r3, #4
 800773c:	d107      	bne.n	800774e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	681a      	ldr	r2, [r3, #0]
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800774c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	e050      	b.n	80077f4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007752:	893b      	ldrh	r3, [r7, #8]
 8007754:	b2da      	uxtb	r2, r3
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800775c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800775e:	6a39      	ldr	r1, [r7, #32]
 8007760:	68f8      	ldr	r0, [r7, #12]
 8007762:	f000 f923 	bl	80079ac <I2C_WaitOnTXEFlagUntilTimeout>
 8007766:	4603      	mov	r3, r0
 8007768:	2b00      	cmp	r3, #0
 800776a:	d00d      	beq.n	8007788 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007770:	2b04      	cmp	r3, #4
 8007772:	d107      	bne.n	8007784 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	681a      	ldr	r2, [r3, #0]
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007782:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	e035      	b.n	80077f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007796:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800779a:	9300      	str	r3, [sp, #0]
 800779c:	6a3b      	ldr	r3, [r7, #32]
 800779e:	2200      	movs	r2, #0
 80077a0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80077a4:	68f8      	ldr	r0, [r7, #12]
 80077a6:	f000 f82b 	bl	8007800 <I2C_WaitOnFlagUntilTimeout>
 80077aa:	4603      	mov	r3, r0
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d00d      	beq.n	80077cc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077be:	d103      	bne.n	80077c8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80077c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80077c8:	2303      	movs	r3, #3
 80077ca:	e013      	b.n	80077f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80077cc:	897b      	ldrh	r3, [r7, #10]
 80077ce:	b2db      	uxtb	r3, r3
 80077d0:	f043 0301 	orr.w	r3, r3, #1
 80077d4:	b2da      	uxtb	r2, r3
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80077dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077de:	6a3a      	ldr	r2, [r7, #32]
 80077e0:	4906      	ldr	r1, [pc, #24]	; (80077fc <I2C_RequestMemoryRead+0x1cc>)
 80077e2:	68f8      	ldr	r0, [r7, #12]
 80077e4:	f000 f863 	bl	80078ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80077e8:	4603      	mov	r3, r0
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d001      	beq.n	80077f2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80077ee:	2301      	movs	r3, #1
 80077f0:	e000      	b.n	80077f4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80077f2:	2300      	movs	r3, #0
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3718      	adds	r7, #24
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}
 80077fc:	00010002 	.word	0x00010002

08007800 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	60b9      	str	r1, [r7, #8]
 800780a:	603b      	str	r3, [r7, #0]
 800780c:	4613      	mov	r3, r2
 800780e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007810:	e025      	b.n	800785e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007818:	d021      	beq.n	800785e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800781a:	f7fe fe9f 	bl	800655c <HAL_GetTick>
 800781e:	4602      	mov	r2, r0
 8007820:	69bb      	ldr	r3, [r7, #24]
 8007822:	1ad3      	subs	r3, r2, r3
 8007824:	683a      	ldr	r2, [r7, #0]
 8007826:	429a      	cmp	r2, r3
 8007828:	d302      	bcc.n	8007830 <I2C_WaitOnFlagUntilTimeout+0x30>
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d116      	bne.n	800785e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2200      	movs	r2, #0
 8007834:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2220      	movs	r2, #32
 800783a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2200      	movs	r2, #0
 8007842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800784a:	f043 0220 	orr.w	r2, r3, #32
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2200      	movs	r2, #0
 8007856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e023      	b.n	80078a6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	0c1b      	lsrs	r3, r3, #16
 8007862:	b2db      	uxtb	r3, r3
 8007864:	2b01      	cmp	r3, #1
 8007866:	d10d      	bne.n	8007884 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	695b      	ldr	r3, [r3, #20]
 800786e:	43da      	mvns	r2, r3
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	4013      	ands	r3, r2
 8007874:	b29b      	uxth	r3, r3
 8007876:	2b00      	cmp	r3, #0
 8007878:	bf0c      	ite	eq
 800787a:	2301      	moveq	r3, #1
 800787c:	2300      	movne	r3, #0
 800787e:	b2db      	uxtb	r3, r3
 8007880:	461a      	mov	r2, r3
 8007882:	e00c      	b.n	800789e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	699b      	ldr	r3, [r3, #24]
 800788a:	43da      	mvns	r2, r3
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	4013      	ands	r3, r2
 8007890:	b29b      	uxth	r3, r3
 8007892:	2b00      	cmp	r3, #0
 8007894:	bf0c      	ite	eq
 8007896:	2301      	moveq	r3, #1
 8007898:	2300      	movne	r3, #0
 800789a:	b2db      	uxtb	r3, r3
 800789c:	461a      	mov	r2, r3
 800789e:	79fb      	ldrb	r3, [r7, #7]
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d0b6      	beq.n	8007812 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80078a4:	2300      	movs	r3, #0
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	3710      	adds	r7, #16
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}

080078ae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80078ae:	b580      	push	{r7, lr}
 80078b0:	b084      	sub	sp, #16
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	60f8      	str	r0, [r7, #12]
 80078b6:	60b9      	str	r1, [r7, #8]
 80078b8:	607a      	str	r2, [r7, #4]
 80078ba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80078bc:	e051      	b.n	8007962 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	695b      	ldr	r3, [r3, #20]
 80078c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078cc:	d123      	bne.n	8007916 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	681a      	ldr	r2, [r3, #0]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078dc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80078e6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2200      	movs	r2, #0
 80078ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2220      	movs	r2, #32
 80078f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2200      	movs	r2, #0
 80078fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007902:	f043 0204 	orr.w	r2, r3, #4
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2200      	movs	r2, #0
 800790e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	e046      	b.n	80079a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800791c:	d021      	beq.n	8007962 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800791e:	f7fe fe1d 	bl	800655c <HAL_GetTick>
 8007922:	4602      	mov	r2, r0
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	1ad3      	subs	r3, r2, r3
 8007928:	687a      	ldr	r2, [r7, #4]
 800792a:	429a      	cmp	r2, r3
 800792c:	d302      	bcc.n	8007934 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d116      	bne.n	8007962 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2200      	movs	r2, #0
 8007938:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2220      	movs	r2, #32
 800793e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800794e:	f043 0220 	orr.w	r2, r3, #32
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2200      	movs	r2, #0
 800795a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800795e:	2301      	movs	r3, #1
 8007960:	e020      	b.n	80079a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	0c1b      	lsrs	r3, r3, #16
 8007966:	b2db      	uxtb	r3, r3
 8007968:	2b01      	cmp	r3, #1
 800796a:	d10c      	bne.n	8007986 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	695b      	ldr	r3, [r3, #20]
 8007972:	43da      	mvns	r2, r3
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	4013      	ands	r3, r2
 8007978:	b29b      	uxth	r3, r3
 800797a:	2b00      	cmp	r3, #0
 800797c:	bf14      	ite	ne
 800797e:	2301      	movne	r3, #1
 8007980:	2300      	moveq	r3, #0
 8007982:	b2db      	uxtb	r3, r3
 8007984:	e00b      	b.n	800799e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	699b      	ldr	r3, [r3, #24]
 800798c:	43da      	mvns	r2, r3
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	4013      	ands	r3, r2
 8007992:	b29b      	uxth	r3, r3
 8007994:	2b00      	cmp	r3, #0
 8007996:	bf14      	ite	ne
 8007998:	2301      	movne	r3, #1
 800799a:	2300      	moveq	r3, #0
 800799c:	b2db      	uxtb	r3, r3
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d18d      	bne.n	80078be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80079a2:	2300      	movs	r3, #0
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3710      	adds	r7, #16
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}

080079ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b084      	sub	sp, #16
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	60b9      	str	r1, [r7, #8]
 80079b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80079b8:	e02d      	b.n	8007a16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80079ba:	68f8      	ldr	r0, [r7, #12]
 80079bc:	f000 f8ce 	bl	8007b5c <I2C_IsAcknowledgeFailed>
 80079c0:	4603      	mov	r3, r0
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d001      	beq.n	80079ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	e02d      	b.n	8007a26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079d0:	d021      	beq.n	8007a16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079d2:	f7fe fdc3 	bl	800655c <HAL_GetTick>
 80079d6:	4602      	mov	r2, r0
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	1ad3      	subs	r3, r2, r3
 80079dc:	68ba      	ldr	r2, [r7, #8]
 80079de:	429a      	cmp	r2, r3
 80079e0:	d302      	bcc.n	80079e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d116      	bne.n	8007a16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2200      	movs	r2, #0
 80079ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2220      	movs	r2, #32
 80079f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2200      	movs	r2, #0
 80079fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a02:	f043 0220 	orr.w	r2, r3, #32
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	e007      	b.n	8007a26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	695b      	ldr	r3, [r3, #20]
 8007a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a20:	2b80      	cmp	r3, #128	; 0x80
 8007a22:	d1ca      	bne.n	80079ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3710      	adds	r7, #16
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}

08007a2e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007a2e:	b580      	push	{r7, lr}
 8007a30:	b084      	sub	sp, #16
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	60f8      	str	r0, [r7, #12]
 8007a36:	60b9      	str	r1, [r7, #8]
 8007a38:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007a3a:	e02d      	b.n	8007a98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007a3c:	68f8      	ldr	r0, [r7, #12]
 8007a3e:	f000 f88d 	bl	8007b5c <I2C_IsAcknowledgeFailed>
 8007a42:	4603      	mov	r3, r0
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d001      	beq.n	8007a4c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	e02d      	b.n	8007aa8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a52:	d021      	beq.n	8007a98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a54:	f7fe fd82 	bl	800655c <HAL_GetTick>
 8007a58:	4602      	mov	r2, r0
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	1ad3      	subs	r3, r2, r3
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d302      	bcc.n	8007a6a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d116      	bne.n	8007a98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2220      	movs	r2, #32
 8007a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a84:	f043 0220 	orr.w	r2, r3, #32
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	e007      	b.n	8007aa8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	695b      	ldr	r3, [r3, #20]
 8007a9e:	f003 0304 	and.w	r3, r3, #4
 8007aa2:	2b04      	cmp	r3, #4
 8007aa4:	d1ca      	bne.n	8007a3c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007aa6:	2300      	movs	r3, #0
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3710      	adds	r7, #16
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}

08007ab0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	60b9      	str	r1, [r7, #8]
 8007aba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007abc:	e042      	b.n	8007b44 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	695b      	ldr	r3, [r3, #20]
 8007ac4:	f003 0310 	and.w	r3, r3, #16
 8007ac8:	2b10      	cmp	r3, #16
 8007aca:	d119      	bne.n	8007b00 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f06f 0210 	mvn.w	r2, #16
 8007ad4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2220      	movs	r2, #32
 8007ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2200      	movs	r2, #0
 8007af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007afc:	2301      	movs	r3, #1
 8007afe:	e029      	b.n	8007b54 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b00:	f7fe fd2c 	bl	800655c <HAL_GetTick>
 8007b04:	4602      	mov	r2, r0
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	68ba      	ldr	r2, [r7, #8]
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d302      	bcc.n	8007b16 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d116      	bne.n	8007b44 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2220      	movs	r2, #32
 8007b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b30:	f043 0220 	orr.w	r2, r3, #32
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007b40:	2301      	movs	r3, #1
 8007b42:	e007      	b.n	8007b54 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	695b      	ldr	r3, [r3, #20]
 8007b4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b4e:	2b40      	cmp	r3, #64	; 0x40
 8007b50:	d1b5      	bne.n	8007abe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007b52:	2300      	movs	r3, #0
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3710      	adds	r7, #16
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b083      	sub	sp, #12
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	695b      	ldr	r3, [r3, #20]
 8007b6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b72:	d11b      	bne.n	8007bac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007b7c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2200      	movs	r2, #0
 8007b82:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2220      	movs	r2, #32
 8007b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b98:	f043 0204 	orr.w	r2, r3, #4
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e000      	b.n	8007bae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007bac:	2300      	movs	r3, #0
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	370c      	adds	r7, #12
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr
	...

08007bbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b086      	sub	sp, #24
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d101      	bne.n	8007bce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	e264      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 0301 	and.w	r3, r3, #1
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d075      	beq.n	8007cc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007bda:	4ba3      	ldr	r3, [pc, #652]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	f003 030c 	and.w	r3, r3, #12
 8007be2:	2b04      	cmp	r3, #4
 8007be4:	d00c      	beq.n	8007c00 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007be6:	4ba0      	ldr	r3, [pc, #640]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007bee:	2b08      	cmp	r3, #8
 8007bf0:	d112      	bne.n	8007c18 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007bf2:	4b9d      	ldr	r3, [pc, #628]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007bfa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007bfe:	d10b      	bne.n	8007c18 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c00:	4b99      	ldr	r3, [pc, #612]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d05b      	beq.n	8007cc4 <HAL_RCC_OscConfig+0x108>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d157      	bne.n	8007cc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007c14:	2301      	movs	r3, #1
 8007c16:	e23f      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c20:	d106      	bne.n	8007c30 <HAL_RCC_OscConfig+0x74>
 8007c22:	4b91      	ldr	r3, [pc, #580]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a90      	ldr	r2, [pc, #576]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007c28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c2c:	6013      	str	r3, [r2, #0]
 8007c2e:	e01d      	b.n	8007c6c <HAL_RCC_OscConfig+0xb0>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007c38:	d10c      	bne.n	8007c54 <HAL_RCC_OscConfig+0x98>
 8007c3a:	4b8b      	ldr	r3, [pc, #556]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a8a      	ldr	r2, [pc, #552]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007c40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007c44:	6013      	str	r3, [r2, #0]
 8007c46:	4b88      	ldr	r3, [pc, #544]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a87      	ldr	r2, [pc, #540]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007c4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c50:	6013      	str	r3, [r2, #0]
 8007c52:	e00b      	b.n	8007c6c <HAL_RCC_OscConfig+0xb0>
 8007c54:	4b84      	ldr	r3, [pc, #528]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4a83      	ldr	r2, [pc, #524]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007c5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c5e:	6013      	str	r3, [r2, #0]
 8007c60:	4b81      	ldr	r3, [pc, #516]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a80      	ldr	r2, [pc, #512]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007c66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007c6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d013      	beq.n	8007c9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c74:	f7fe fc72 	bl	800655c <HAL_GetTick>
 8007c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c7a:	e008      	b.n	8007c8e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007c7c:	f7fe fc6e 	bl	800655c <HAL_GetTick>
 8007c80:	4602      	mov	r2, r0
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	1ad3      	subs	r3, r2, r3
 8007c86:	2b64      	cmp	r3, #100	; 0x64
 8007c88:	d901      	bls.n	8007c8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007c8a:	2303      	movs	r3, #3
 8007c8c:	e204      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c8e:	4b76      	ldr	r3, [pc, #472]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d0f0      	beq.n	8007c7c <HAL_RCC_OscConfig+0xc0>
 8007c9a:	e014      	b.n	8007cc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c9c:	f7fe fc5e 	bl	800655c <HAL_GetTick>
 8007ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ca2:	e008      	b.n	8007cb6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007ca4:	f7fe fc5a 	bl	800655c <HAL_GetTick>
 8007ca8:	4602      	mov	r2, r0
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	1ad3      	subs	r3, r2, r3
 8007cae:	2b64      	cmp	r3, #100	; 0x64
 8007cb0:	d901      	bls.n	8007cb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007cb2:	2303      	movs	r3, #3
 8007cb4:	e1f0      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007cb6:	4b6c      	ldr	r3, [pc, #432]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d1f0      	bne.n	8007ca4 <HAL_RCC_OscConfig+0xe8>
 8007cc2:	e000      	b.n	8007cc6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007cc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f003 0302 	and.w	r3, r3, #2
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d063      	beq.n	8007d9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007cd2:	4b65      	ldr	r3, [pc, #404]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	f003 030c 	and.w	r3, r3, #12
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d00b      	beq.n	8007cf6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007cde:	4b62      	ldr	r3, [pc, #392]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007ce6:	2b08      	cmp	r3, #8
 8007ce8:	d11c      	bne.n	8007d24 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007cea:	4b5f      	ldr	r3, [pc, #380]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d116      	bne.n	8007d24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007cf6:	4b5c      	ldr	r3, [pc, #368]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f003 0302 	and.w	r3, r3, #2
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d005      	beq.n	8007d0e <HAL_RCC_OscConfig+0x152>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	68db      	ldr	r3, [r3, #12]
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d001      	beq.n	8007d0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	e1c4      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d0e:	4b56      	ldr	r3, [pc, #344]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	00db      	lsls	r3, r3, #3
 8007d1c:	4952      	ldr	r1, [pc, #328]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007d22:	e03a      	b.n	8007d9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	68db      	ldr	r3, [r3, #12]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d020      	beq.n	8007d6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007d2c:	4b4f      	ldr	r3, [pc, #316]	; (8007e6c <HAL_RCC_OscConfig+0x2b0>)
 8007d2e:	2201      	movs	r2, #1
 8007d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d32:	f7fe fc13 	bl	800655c <HAL_GetTick>
 8007d36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d38:	e008      	b.n	8007d4c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007d3a:	f7fe fc0f 	bl	800655c <HAL_GetTick>
 8007d3e:	4602      	mov	r2, r0
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	1ad3      	subs	r3, r2, r3
 8007d44:	2b02      	cmp	r3, #2
 8007d46:	d901      	bls.n	8007d4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007d48:	2303      	movs	r3, #3
 8007d4a:	e1a5      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d4c:	4b46      	ldr	r3, [pc, #280]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f003 0302 	and.w	r3, r3, #2
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d0f0      	beq.n	8007d3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d58:	4b43      	ldr	r3, [pc, #268]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	691b      	ldr	r3, [r3, #16]
 8007d64:	00db      	lsls	r3, r3, #3
 8007d66:	4940      	ldr	r1, [pc, #256]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	600b      	str	r3, [r1, #0]
 8007d6c:	e015      	b.n	8007d9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007d6e:	4b3f      	ldr	r3, [pc, #252]	; (8007e6c <HAL_RCC_OscConfig+0x2b0>)
 8007d70:	2200      	movs	r2, #0
 8007d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d74:	f7fe fbf2 	bl	800655c <HAL_GetTick>
 8007d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d7a:	e008      	b.n	8007d8e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007d7c:	f7fe fbee 	bl	800655c <HAL_GetTick>
 8007d80:	4602      	mov	r2, r0
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	1ad3      	subs	r3, r2, r3
 8007d86:	2b02      	cmp	r3, #2
 8007d88:	d901      	bls.n	8007d8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007d8a:	2303      	movs	r3, #3
 8007d8c:	e184      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d8e:	4b36      	ldr	r3, [pc, #216]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f003 0302 	and.w	r3, r3, #2
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d1f0      	bne.n	8007d7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 0308 	and.w	r3, r3, #8
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d030      	beq.n	8007e08 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	695b      	ldr	r3, [r3, #20]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d016      	beq.n	8007ddc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007dae:	4b30      	ldr	r3, [pc, #192]	; (8007e70 <HAL_RCC_OscConfig+0x2b4>)
 8007db0:	2201      	movs	r2, #1
 8007db2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007db4:	f7fe fbd2 	bl	800655c <HAL_GetTick>
 8007db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007dba:	e008      	b.n	8007dce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007dbc:	f7fe fbce 	bl	800655c <HAL_GetTick>
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	1ad3      	subs	r3, r2, r3
 8007dc6:	2b02      	cmp	r3, #2
 8007dc8:	d901      	bls.n	8007dce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007dca:	2303      	movs	r3, #3
 8007dcc:	e164      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007dce:	4b26      	ldr	r3, [pc, #152]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007dd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007dd2:	f003 0302 	and.w	r3, r3, #2
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d0f0      	beq.n	8007dbc <HAL_RCC_OscConfig+0x200>
 8007dda:	e015      	b.n	8007e08 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ddc:	4b24      	ldr	r3, [pc, #144]	; (8007e70 <HAL_RCC_OscConfig+0x2b4>)
 8007dde:	2200      	movs	r2, #0
 8007de0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007de2:	f7fe fbbb 	bl	800655c <HAL_GetTick>
 8007de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007de8:	e008      	b.n	8007dfc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007dea:	f7fe fbb7 	bl	800655c <HAL_GetTick>
 8007dee:	4602      	mov	r2, r0
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	1ad3      	subs	r3, r2, r3
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	d901      	bls.n	8007dfc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007df8:	2303      	movs	r3, #3
 8007dfa:	e14d      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007dfc:	4b1a      	ldr	r3, [pc, #104]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007dfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e00:	f003 0302 	and.w	r3, r3, #2
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d1f0      	bne.n	8007dea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f003 0304 	and.w	r3, r3, #4
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	f000 80a0 	beq.w	8007f56 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e16:	2300      	movs	r3, #0
 8007e18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007e1a:	4b13      	ldr	r3, [pc, #76]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d10f      	bne.n	8007e46 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e26:	2300      	movs	r3, #0
 8007e28:	60bb      	str	r3, [r7, #8]
 8007e2a:	4b0f      	ldr	r3, [pc, #60]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e2e:	4a0e      	ldr	r2, [pc, #56]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007e30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e34:	6413      	str	r3, [r2, #64]	; 0x40
 8007e36:	4b0c      	ldr	r3, [pc, #48]	; (8007e68 <HAL_RCC_OscConfig+0x2ac>)
 8007e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e3e:	60bb      	str	r3, [r7, #8]
 8007e40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007e42:	2301      	movs	r3, #1
 8007e44:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e46:	4b0b      	ldr	r3, [pc, #44]	; (8007e74 <HAL_RCC_OscConfig+0x2b8>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d121      	bne.n	8007e96 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007e52:	4b08      	ldr	r3, [pc, #32]	; (8007e74 <HAL_RCC_OscConfig+0x2b8>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a07      	ldr	r2, [pc, #28]	; (8007e74 <HAL_RCC_OscConfig+0x2b8>)
 8007e58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007e5e:	f7fe fb7d 	bl	800655c <HAL_GetTick>
 8007e62:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e64:	e011      	b.n	8007e8a <HAL_RCC_OscConfig+0x2ce>
 8007e66:	bf00      	nop
 8007e68:	40023800 	.word	0x40023800
 8007e6c:	42470000 	.word	0x42470000
 8007e70:	42470e80 	.word	0x42470e80
 8007e74:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e78:	f7fe fb70 	bl	800655c <HAL_GetTick>
 8007e7c:	4602      	mov	r2, r0
 8007e7e:	693b      	ldr	r3, [r7, #16]
 8007e80:	1ad3      	subs	r3, r2, r3
 8007e82:	2b02      	cmp	r3, #2
 8007e84:	d901      	bls.n	8007e8a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007e86:	2303      	movs	r3, #3
 8007e88:	e106      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e8a:	4b85      	ldr	r3, [pc, #532]	; (80080a0 <HAL_RCC_OscConfig+0x4e4>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d0f0      	beq.n	8007e78 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	2b01      	cmp	r3, #1
 8007e9c:	d106      	bne.n	8007eac <HAL_RCC_OscConfig+0x2f0>
 8007e9e:	4b81      	ldr	r3, [pc, #516]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ea2:	4a80      	ldr	r2, [pc, #512]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007ea4:	f043 0301 	orr.w	r3, r3, #1
 8007ea8:	6713      	str	r3, [r2, #112]	; 0x70
 8007eaa:	e01c      	b.n	8007ee6 <HAL_RCC_OscConfig+0x32a>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	2b05      	cmp	r3, #5
 8007eb2:	d10c      	bne.n	8007ece <HAL_RCC_OscConfig+0x312>
 8007eb4:	4b7b      	ldr	r3, [pc, #492]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007eb8:	4a7a      	ldr	r2, [pc, #488]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007eba:	f043 0304 	orr.w	r3, r3, #4
 8007ebe:	6713      	str	r3, [r2, #112]	; 0x70
 8007ec0:	4b78      	ldr	r3, [pc, #480]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007ec2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ec4:	4a77      	ldr	r2, [pc, #476]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007ec6:	f043 0301 	orr.w	r3, r3, #1
 8007eca:	6713      	str	r3, [r2, #112]	; 0x70
 8007ecc:	e00b      	b.n	8007ee6 <HAL_RCC_OscConfig+0x32a>
 8007ece:	4b75      	ldr	r3, [pc, #468]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ed2:	4a74      	ldr	r2, [pc, #464]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007ed4:	f023 0301 	bic.w	r3, r3, #1
 8007ed8:	6713      	str	r3, [r2, #112]	; 0x70
 8007eda:	4b72      	ldr	r3, [pc, #456]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ede:	4a71      	ldr	r2, [pc, #452]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007ee0:	f023 0304 	bic.w	r3, r3, #4
 8007ee4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d015      	beq.n	8007f1a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007eee:	f7fe fb35 	bl	800655c <HAL_GetTick>
 8007ef2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ef4:	e00a      	b.n	8007f0c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007ef6:	f7fe fb31 	bl	800655c <HAL_GetTick>
 8007efa:	4602      	mov	r2, r0
 8007efc:	693b      	ldr	r3, [r7, #16]
 8007efe:	1ad3      	subs	r3, r2, r3
 8007f00:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d901      	bls.n	8007f0c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007f08:	2303      	movs	r3, #3
 8007f0a:	e0c5      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f0c:	4b65      	ldr	r3, [pc, #404]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007f0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f10:	f003 0302 	and.w	r3, r3, #2
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d0ee      	beq.n	8007ef6 <HAL_RCC_OscConfig+0x33a>
 8007f18:	e014      	b.n	8007f44 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007f1a:	f7fe fb1f 	bl	800655c <HAL_GetTick>
 8007f1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f20:	e00a      	b.n	8007f38 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f22:	f7fe fb1b 	bl	800655c <HAL_GetTick>
 8007f26:	4602      	mov	r2, r0
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	1ad3      	subs	r3, r2, r3
 8007f2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d901      	bls.n	8007f38 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007f34:	2303      	movs	r3, #3
 8007f36:	e0af      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f38:	4b5a      	ldr	r3, [pc, #360]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f3c:	f003 0302 	and.w	r3, r3, #2
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d1ee      	bne.n	8007f22 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007f44:	7dfb      	ldrb	r3, [r7, #23]
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d105      	bne.n	8007f56 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f4a:	4b56      	ldr	r3, [pc, #344]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f4e:	4a55      	ldr	r2, [pc, #340]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007f50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f54:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	699b      	ldr	r3, [r3, #24]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	f000 809b 	beq.w	8008096 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007f60:	4b50      	ldr	r3, [pc, #320]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007f62:	689b      	ldr	r3, [r3, #8]
 8007f64:	f003 030c 	and.w	r3, r3, #12
 8007f68:	2b08      	cmp	r3, #8
 8007f6a:	d05c      	beq.n	8008026 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	699b      	ldr	r3, [r3, #24]
 8007f70:	2b02      	cmp	r3, #2
 8007f72:	d141      	bne.n	8007ff8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f74:	4b4c      	ldr	r3, [pc, #304]	; (80080a8 <HAL_RCC_OscConfig+0x4ec>)
 8007f76:	2200      	movs	r2, #0
 8007f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f7a:	f7fe faef 	bl	800655c <HAL_GetTick>
 8007f7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f80:	e008      	b.n	8007f94 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f82:	f7fe faeb 	bl	800655c <HAL_GetTick>
 8007f86:	4602      	mov	r2, r0
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	1ad3      	subs	r3, r2, r3
 8007f8c:	2b02      	cmp	r3, #2
 8007f8e:	d901      	bls.n	8007f94 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007f90:	2303      	movs	r3, #3
 8007f92:	e081      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f94:	4b43      	ldr	r3, [pc, #268]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d1f0      	bne.n	8007f82 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	69da      	ldr	r2, [r3, #28]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6a1b      	ldr	r3, [r3, #32]
 8007fa8:	431a      	orrs	r2, r3
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fae:	019b      	lsls	r3, r3, #6
 8007fb0:	431a      	orrs	r2, r3
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fb6:	085b      	lsrs	r3, r3, #1
 8007fb8:	3b01      	subs	r3, #1
 8007fba:	041b      	lsls	r3, r3, #16
 8007fbc:	431a      	orrs	r2, r3
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fc2:	061b      	lsls	r3, r3, #24
 8007fc4:	4937      	ldr	r1, [pc, #220]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007fca:	4b37      	ldr	r3, [pc, #220]	; (80080a8 <HAL_RCC_OscConfig+0x4ec>)
 8007fcc:	2201      	movs	r2, #1
 8007fce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007fd0:	f7fe fac4 	bl	800655c <HAL_GetTick>
 8007fd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007fd6:	e008      	b.n	8007fea <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007fd8:	f7fe fac0 	bl	800655c <HAL_GetTick>
 8007fdc:	4602      	mov	r2, r0
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	1ad3      	subs	r3, r2, r3
 8007fe2:	2b02      	cmp	r3, #2
 8007fe4:	d901      	bls.n	8007fea <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8007fe6:	2303      	movs	r3, #3
 8007fe8:	e056      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007fea:	4b2e      	ldr	r3, [pc, #184]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d0f0      	beq.n	8007fd8 <HAL_RCC_OscConfig+0x41c>
 8007ff6:	e04e      	b.n	8008096 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ff8:	4b2b      	ldr	r3, [pc, #172]	; (80080a8 <HAL_RCC_OscConfig+0x4ec>)
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ffe:	f7fe faad 	bl	800655c <HAL_GetTick>
 8008002:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008004:	e008      	b.n	8008018 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008006:	f7fe faa9 	bl	800655c <HAL_GetTick>
 800800a:	4602      	mov	r2, r0
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	1ad3      	subs	r3, r2, r3
 8008010:	2b02      	cmp	r3, #2
 8008012:	d901      	bls.n	8008018 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8008014:	2303      	movs	r3, #3
 8008016:	e03f      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008018:	4b22      	ldr	r3, [pc, #136]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008020:	2b00      	cmp	r3, #0
 8008022:	d1f0      	bne.n	8008006 <HAL_RCC_OscConfig+0x44a>
 8008024:	e037      	b.n	8008096 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	699b      	ldr	r3, [r3, #24]
 800802a:	2b01      	cmp	r3, #1
 800802c:	d101      	bne.n	8008032 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	e032      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008032:	4b1c      	ldr	r3, [pc, #112]	; (80080a4 <HAL_RCC_OscConfig+0x4e8>)
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	699b      	ldr	r3, [r3, #24]
 800803c:	2b01      	cmp	r3, #1
 800803e:	d028      	beq.n	8008092 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800804a:	429a      	cmp	r2, r3
 800804c:	d121      	bne.n	8008092 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008058:	429a      	cmp	r2, r3
 800805a:	d11a      	bne.n	8008092 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800805c:	68fa      	ldr	r2, [r7, #12]
 800805e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008062:	4013      	ands	r3, r2
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008068:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800806a:	4293      	cmp	r3, r2
 800806c:	d111      	bne.n	8008092 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008078:	085b      	lsrs	r3, r3, #1
 800807a:	3b01      	subs	r3, #1
 800807c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800807e:	429a      	cmp	r2, r3
 8008080:	d107      	bne.n	8008092 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800808c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800808e:	429a      	cmp	r2, r3
 8008090:	d001      	beq.n	8008096 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8008092:	2301      	movs	r3, #1
 8008094:	e000      	b.n	8008098 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8008096:	2300      	movs	r3, #0
}
 8008098:	4618      	mov	r0, r3
 800809a:	3718      	adds	r7, #24
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}
 80080a0:	40007000 	.word	0x40007000
 80080a4:	40023800 	.word	0x40023800
 80080a8:	42470060 	.word	0x42470060

080080ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
 80080b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d101      	bne.n	80080c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80080bc:	2301      	movs	r3, #1
 80080be:	e0cc      	b.n	800825a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80080c0:	4b68      	ldr	r3, [pc, #416]	; (8008264 <HAL_RCC_ClockConfig+0x1b8>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f003 0307 	and.w	r3, r3, #7
 80080c8:	683a      	ldr	r2, [r7, #0]
 80080ca:	429a      	cmp	r2, r3
 80080cc:	d90c      	bls.n	80080e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080ce:	4b65      	ldr	r3, [pc, #404]	; (8008264 <HAL_RCC_ClockConfig+0x1b8>)
 80080d0:	683a      	ldr	r2, [r7, #0]
 80080d2:	b2d2      	uxtb	r2, r2
 80080d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80080d6:	4b63      	ldr	r3, [pc, #396]	; (8008264 <HAL_RCC_ClockConfig+0x1b8>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f003 0307 	and.w	r3, r3, #7
 80080de:	683a      	ldr	r2, [r7, #0]
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d001      	beq.n	80080e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80080e4:	2301      	movs	r3, #1
 80080e6:	e0b8      	b.n	800825a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f003 0302 	and.w	r3, r3, #2
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d020      	beq.n	8008136 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f003 0304 	and.w	r3, r3, #4
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d005      	beq.n	800810c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008100:	4b59      	ldr	r3, [pc, #356]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 8008102:	689b      	ldr	r3, [r3, #8]
 8008104:	4a58      	ldr	r2, [pc, #352]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 8008106:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800810a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f003 0308 	and.w	r3, r3, #8
 8008114:	2b00      	cmp	r3, #0
 8008116:	d005      	beq.n	8008124 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008118:	4b53      	ldr	r3, [pc, #332]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	4a52      	ldr	r2, [pc, #328]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 800811e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008122:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008124:	4b50      	ldr	r3, [pc, #320]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 8008126:	689b      	ldr	r3, [r3, #8]
 8008128:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	494d      	ldr	r1, [pc, #308]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 8008132:	4313      	orrs	r3, r2
 8008134:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f003 0301 	and.w	r3, r3, #1
 800813e:	2b00      	cmp	r3, #0
 8008140:	d044      	beq.n	80081cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	2b01      	cmp	r3, #1
 8008148:	d107      	bne.n	800815a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800814a:	4b47      	ldr	r3, [pc, #284]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008152:	2b00      	cmp	r3, #0
 8008154:	d119      	bne.n	800818a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008156:	2301      	movs	r3, #1
 8008158:	e07f      	b.n	800825a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	2b02      	cmp	r3, #2
 8008160:	d003      	beq.n	800816a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008166:	2b03      	cmp	r3, #3
 8008168:	d107      	bne.n	800817a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800816a:	4b3f      	ldr	r3, [pc, #252]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008172:	2b00      	cmp	r3, #0
 8008174:	d109      	bne.n	800818a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008176:	2301      	movs	r3, #1
 8008178:	e06f      	b.n	800825a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800817a:	4b3b      	ldr	r3, [pc, #236]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f003 0302 	and.w	r3, r3, #2
 8008182:	2b00      	cmp	r3, #0
 8008184:	d101      	bne.n	800818a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008186:	2301      	movs	r3, #1
 8008188:	e067      	b.n	800825a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800818a:	4b37      	ldr	r3, [pc, #220]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 800818c:	689b      	ldr	r3, [r3, #8]
 800818e:	f023 0203 	bic.w	r2, r3, #3
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	4934      	ldr	r1, [pc, #208]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 8008198:	4313      	orrs	r3, r2
 800819a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800819c:	f7fe f9de 	bl	800655c <HAL_GetTick>
 80081a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80081a2:	e00a      	b.n	80081ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80081a4:	f7fe f9da 	bl	800655c <HAL_GetTick>
 80081a8:	4602      	mov	r2, r0
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	1ad3      	subs	r3, r2, r3
 80081ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d901      	bls.n	80081ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80081b6:	2303      	movs	r3, #3
 80081b8:	e04f      	b.n	800825a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80081ba:	4b2b      	ldr	r3, [pc, #172]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	f003 020c 	and.w	r2, r3, #12
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	685b      	ldr	r3, [r3, #4]
 80081c6:	009b      	lsls	r3, r3, #2
 80081c8:	429a      	cmp	r2, r3
 80081ca:	d1eb      	bne.n	80081a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80081cc:	4b25      	ldr	r3, [pc, #148]	; (8008264 <HAL_RCC_ClockConfig+0x1b8>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f003 0307 	and.w	r3, r3, #7
 80081d4:	683a      	ldr	r2, [r7, #0]
 80081d6:	429a      	cmp	r2, r3
 80081d8:	d20c      	bcs.n	80081f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80081da:	4b22      	ldr	r3, [pc, #136]	; (8008264 <HAL_RCC_ClockConfig+0x1b8>)
 80081dc:	683a      	ldr	r2, [r7, #0]
 80081de:	b2d2      	uxtb	r2, r2
 80081e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80081e2:	4b20      	ldr	r3, [pc, #128]	; (8008264 <HAL_RCC_ClockConfig+0x1b8>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f003 0307 	and.w	r3, r3, #7
 80081ea:	683a      	ldr	r2, [r7, #0]
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d001      	beq.n	80081f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	e032      	b.n	800825a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f003 0304 	and.w	r3, r3, #4
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d008      	beq.n	8008212 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008200:	4b19      	ldr	r3, [pc, #100]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 8008202:	689b      	ldr	r3, [r3, #8]
 8008204:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	4916      	ldr	r1, [pc, #88]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 800820e:	4313      	orrs	r3, r2
 8008210:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f003 0308 	and.w	r3, r3, #8
 800821a:	2b00      	cmp	r3, #0
 800821c:	d009      	beq.n	8008232 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800821e:	4b12      	ldr	r3, [pc, #72]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 8008220:	689b      	ldr	r3, [r3, #8]
 8008222:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	691b      	ldr	r3, [r3, #16]
 800822a:	00db      	lsls	r3, r3, #3
 800822c:	490e      	ldr	r1, [pc, #56]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 800822e:	4313      	orrs	r3, r2
 8008230:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008232:	f000 f821 	bl	8008278 <HAL_RCC_GetSysClockFreq>
 8008236:	4602      	mov	r2, r0
 8008238:	4b0b      	ldr	r3, [pc, #44]	; (8008268 <HAL_RCC_ClockConfig+0x1bc>)
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	091b      	lsrs	r3, r3, #4
 800823e:	f003 030f 	and.w	r3, r3, #15
 8008242:	490a      	ldr	r1, [pc, #40]	; (800826c <HAL_RCC_ClockConfig+0x1c0>)
 8008244:	5ccb      	ldrb	r3, [r1, r3]
 8008246:	fa22 f303 	lsr.w	r3, r2, r3
 800824a:	4a09      	ldr	r2, [pc, #36]	; (8008270 <HAL_RCC_ClockConfig+0x1c4>)
 800824c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800824e:	4b09      	ldr	r3, [pc, #36]	; (8008274 <HAL_RCC_ClockConfig+0x1c8>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4618      	mov	r0, r3
 8008254:	f7fe f93e 	bl	80064d4 <HAL_InitTick>

  return HAL_OK;
 8008258:	2300      	movs	r3, #0
}
 800825a:	4618      	mov	r0, r3
 800825c:	3710      	adds	r7, #16
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}
 8008262:	bf00      	nop
 8008264:	40023c00 	.word	0x40023c00
 8008268:	40023800 	.word	0x40023800
 800826c:	0800e16c 	.word	0x0800e16c
 8008270:	20000004 	.word	0x20000004
 8008274:	20000008 	.word	0x20000008

08008278 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008278:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800827c:	b084      	sub	sp, #16
 800827e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008280:	2300      	movs	r3, #0
 8008282:	607b      	str	r3, [r7, #4]
 8008284:	2300      	movs	r3, #0
 8008286:	60fb      	str	r3, [r7, #12]
 8008288:	2300      	movs	r3, #0
 800828a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800828c:	2300      	movs	r3, #0
 800828e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008290:	4b67      	ldr	r3, [pc, #412]	; (8008430 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	f003 030c 	and.w	r3, r3, #12
 8008298:	2b08      	cmp	r3, #8
 800829a:	d00d      	beq.n	80082b8 <HAL_RCC_GetSysClockFreq+0x40>
 800829c:	2b08      	cmp	r3, #8
 800829e:	f200 80bd 	bhi.w	800841c <HAL_RCC_GetSysClockFreq+0x1a4>
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d002      	beq.n	80082ac <HAL_RCC_GetSysClockFreq+0x34>
 80082a6:	2b04      	cmp	r3, #4
 80082a8:	d003      	beq.n	80082b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80082aa:	e0b7      	b.n	800841c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80082ac:	4b61      	ldr	r3, [pc, #388]	; (8008434 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80082ae:	60bb      	str	r3, [r7, #8]
       break;
 80082b0:	e0b7      	b.n	8008422 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80082b2:	4b61      	ldr	r3, [pc, #388]	; (8008438 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80082b4:	60bb      	str	r3, [r7, #8]
      break;
 80082b6:	e0b4      	b.n	8008422 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80082b8:	4b5d      	ldr	r3, [pc, #372]	; (8008430 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80082ba:	685b      	ldr	r3, [r3, #4]
 80082bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80082c0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80082c2:	4b5b      	ldr	r3, [pc, #364]	; (8008430 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d04d      	beq.n	800836a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80082ce:	4b58      	ldr	r3, [pc, #352]	; (8008430 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	099b      	lsrs	r3, r3, #6
 80082d4:	461a      	mov	r2, r3
 80082d6:	f04f 0300 	mov.w	r3, #0
 80082da:	f240 10ff 	movw	r0, #511	; 0x1ff
 80082de:	f04f 0100 	mov.w	r1, #0
 80082e2:	ea02 0800 	and.w	r8, r2, r0
 80082e6:	ea03 0901 	and.w	r9, r3, r1
 80082ea:	4640      	mov	r0, r8
 80082ec:	4649      	mov	r1, r9
 80082ee:	f04f 0200 	mov.w	r2, #0
 80082f2:	f04f 0300 	mov.w	r3, #0
 80082f6:	014b      	lsls	r3, r1, #5
 80082f8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80082fc:	0142      	lsls	r2, r0, #5
 80082fe:	4610      	mov	r0, r2
 8008300:	4619      	mov	r1, r3
 8008302:	ebb0 0008 	subs.w	r0, r0, r8
 8008306:	eb61 0109 	sbc.w	r1, r1, r9
 800830a:	f04f 0200 	mov.w	r2, #0
 800830e:	f04f 0300 	mov.w	r3, #0
 8008312:	018b      	lsls	r3, r1, #6
 8008314:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008318:	0182      	lsls	r2, r0, #6
 800831a:	1a12      	subs	r2, r2, r0
 800831c:	eb63 0301 	sbc.w	r3, r3, r1
 8008320:	f04f 0000 	mov.w	r0, #0
 8008324:	f04f 0100 	mov.w	r1, #0
 8008328:	00d9      	lsls	r1, r3, #3
 800832a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800832e:	00d0      	lsls	r0, r2, #3
 8008330:	4602      	mov	r2, r0
 8008332:	460b      	mov	r3, r1
 8008334:	eb12 0208 	adds.w	r2, r2, r8
 8008338:	eb43 0309 	adc.w	r3, r3, r9
 800833c:	f04f 0000 	mov.w	r0, #0
 8008340:	f04f 0100 	mov.w	r1, #0
 8008344:	0259      	lsls	r1, r3, #9
 8008346:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800834a:	0250      	lsls	r0, r2, #9
 800834c:	4602      	mov	r2, r0
 800834e:	460b      	mov	r3, r1
 8008350:	4610      	mov	r0, r2
 8008352:	4619      	mov	r1, r3
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	461a      	mov	r2, r3
 8008358:	f04f 0300 	mov.w	r3, #0
 800835c:	f7f8 fc24 	bl	8000ba8 <__aeabi_uldivmod>
 8008360:	4602      	mov	r2, r0
 8008362:	460b      	mov	r3, r1
 8008364:	4613      	mov	r3, r2
 8008366:	60fb      	str	r3, [r7, #12]
 8008368:	e04a      	b.n	8008400 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800836a:	4b31      	ldr	r3, [pc, #196]	; (8008430 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	099b      	lsrs	r3, r3, #6
 8008370:	461a      	mov	r2, r3
 8008372:	f04f 0300 	mov.w	r3, #0
 8008376:	f240 10ff 	movw	r0, #511	; 0x1ff
 800837a:	f04f 0100 	mov.w	r1, #0
 800837e:	ea02 0400 	and.w	r4, r2, r0
 8008382:	ea03 0501 	and.w	r5, r3, r1
 8008386:	4620      	mov	r0, r4
 8008388:	4629      	mov	r1, r5
 800838a:	f04f 0200 	mov.w	r2, #0
 800838e:	f04f 0300 	mov.w	r3, #0
 8008392:	014b      	lsls	r3, r1, #5
 8008394:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008398:	0142      	lsls	r2, r0, #5
 800839a:	4610      	mov	r0, r2
 800839c:	4619      	mov	r1, r3
 800839e:	1b00      	subs	r0, r0, r4
 80083a0:	eb61 0105 	sbc.w	r1, r1, r5
 80083a4:	f04f 0200 	mov.w	r2, #0
 80083a8:	f04f 0300 	mov.w	r3, #0
 80083ac:	018b      	lsls	r3, r1, #6
 80083ae:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80083b2:	0182      	lsls	r2, r0, #6
 80083b4:	1a12      	subs	r2, r2, r0
 80083b6:	eb63 0301 	sbc.w	r3, r3, r1
 80083ba:	f04f 0000 	mov.w	r0, #0
 80083be:	f04f 0100 	mov.w	r1, #0
 80083c2:	00d9      	lsls	r1, r3, #3
 80083c4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80083c8:	00d0      	lsls	r0, r2, #3
 80083ca:	4602      	mov	r2, r0
 80083cc:	460b      	mov	r3, r1
 80083ce:	1912      	adds	r2, r2, r4
 80083d0:	eb45 0303 	adc.w	r3, r5, r3
 80083d4:	f04f 0000 	mov.w	r0, #0
 80083d8:	f04f 0100 	mov.w	r1, #0
 80083dc:	0299      	lsls	r1, r3, #10
 80083de:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80083e2:	0290      	lsls	r0, r2, #10
 80083e4:	4602      	mov	r2, r0
 80083e6:	460b      	mov	r3, r1
 80083e8:	4610      	mov	r0, r2
 80083ea:	4619      	mov	r1, r3
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	461a      	mov	r2, r3
 80083f0:	f04f 0300 	mov.w	r3, #0
 80083f4:	f7f8 fbd8 	bl	8000ba8 <__aeabi_uldivmod>
 80083f8:	4602      	mov	r2, r0
 80083fa:	460b      	mov	r3, r1
 80083fc:	4613      	mov	r3, r2
 80083fe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008400:	4b0b      	ldr	r3, [pc, #44]	; (8008430 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008402:	685b      	ldr	r3, [r3, #4]
 8008404:	0c1b      	lsrs	r3, r3, #16
 8008406:	f003 0303 	and.w	r3, r3, #3
 800840a:	3301      	adds	r3, #1
 800840c:	005b      	lsls	r3, r3, #1
 800840e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008410:	68fa      	ldr	r2, [r7, #12]
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	fbb2 f3f3 	udiv	r3, r2, r3
 8008418:	60bb      	str	r3, [r7, #8]
      break;
 800841a:	e002      	b.n	8008422 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800841c:	4b05      	ldr	r3, [pc, #20]	; (8008434 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800841e:	60bb      	str	r3, [r7, #8]
      break;
 8008420:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008422:	68bb      	ldr	r3, [r7, #8]
}
 8008424:	4618      	mov	r0, r3
 8008426:	3710      	adds	r7, #16
 8008428:	46bd      	mov	sp, r7
 800842a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800842e:	bf00      	nop
 8008430:	40023800 	.word	0x40023800
 8008434:	00f42400 	.word	0x00f42400
 8008438:	007a1200 	.word	0x007a1200

0800843c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800843c:	b480      	push	{r7}
 800843e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008440:	4b03      	ldr	r3, [pc, #12]	; (8008450 <HAL_RCC_GetHCLKFreq+0x14>)
 8008442:	681b      	ldr	r3, [r3, #0]
}
 8008444:	4618      	mov	r0, r3
 8008446:	46bd      	mov	sp, r7
 8008448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844c:	4770      	bx	lr
 800844e:	bf00      	nop
 8008450:	20000004 	.word	0x20000004

08008454 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008458:	f7ff fff0 	bl	800843c <HAL_RCC_GetHCLKFreq>
 800845c:	4602      	mov	r2, r0
 800845e:	4b05      	ldr	r3, [pc, #20]	; (8008474 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	0a9b      	lsrs	r3, r3, #10
 8008464:	f003 0307 	and.w	r3, r3, #7
 8008468:	4903      	ldr	r1, [pc, #12]	; (8008478 <HAL_RCC_GetPCLK1Freq+0x24>)
 800846a:	5ccb      	ldrb	r3, [r1, r3]
 800846c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008470:	4618      	mov	r0, r3
 8008472:	bd80      	pop	{r7, pc}
 8008474:	40023800 	.word	0x40023800
 8008478:	0800e17c 	.word	0x0800e17c

0800847c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008480:	f7ff ffdc 	bl	800843c <HAL_RCC_GetHCLKFreq>
 8008484:	4602      	mov	r2, r0
 8008486:	4b05      	ldr	r3, [pc, #20]	; (800849c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008488:	689b      	ldr	r3, [r3, #8]
 800848a:	0b5b      	lsrs	r3, r3, #13
 800848c:	f003 0307 	and.w	r3, r3, #7
 8008490:	4903      	ldr	r1, [pc, #12]	; (80084a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008492:	5ccb      	ldrb	r3, [r1, r3]
 8008494:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008498:	4618      	mov	r0, r3
 800849a:	bd80      	pop	{r7, pc}
 800849c:	40023800 	.word	0x40023800
 80084a0:	0800e17c 	.word	0x0800e17c

080084a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b082      	sub	sp, #8
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d101      	bne.n	80084b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80084b2:	2301      	movs	r3, #1
 80084b4:	e03f      	b.n	8008536 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d106      	bne.n	80084d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2200      	movs	r2, #0
 80084c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f7fd ff66 	bl	800639c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2224      	movs	r2, #36	; 0x24
 80084d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	68da      	ldr	r2, [r3, #12]
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80084e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f000 fe1f 	bl	800912c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	691a      	ldr	r2, [r3, #16]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80084fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	695a      	ldr	r2, [r3, #20]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800850c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	68da      	ldr	r2, [r3, #12]
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800851c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2200      	movs	r2, #0
 8008522:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2220      	movs	r2, #32
 8008528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2220      	movs	r2, #32
 8008530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008534:	2300      	movs	r3, #0
}
 8008536:	4618      	mov	r0, r3
 8008538:	3708      	adds	r7, #8
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}

0800853e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800853e:	b580      	push	{r7, lr}
 8008540:	b08a      	sub	sp, #40	; 0x28
 8008542:	af02      	add	r7, sp, #8
 8008544:	60f8      	str	r0, [r7, #12]
 8008546:	60b9      	str	r1, [r7, #8]
 8008548:	603b      	str	r3, [r7, #0]
 800854a:	4613      	mov	r3, r2
 800854c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800854e:	2300      	movs	r3, #0
 8008550:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008558:	b2db      	uxtb	r3, r3
 800855a:	2b20      	cmp	r3, #32
 800855c:	d17c      	bne.n	8008658 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d002      	beq.n	800856a <HAL_UART_Transmit+0x2c>
 8008564:	88fb      	ldrh	r3, [r7, #6]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d101      	bne.n	800856e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	e075      	b.n	800865a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008574:	2b01      	cmp	r3, #1
 8008576:	d101      	bne.n	800857c <HAL_UART_Transmit+0x3e>
 8008578:	2302      	movs	r3, #2
 800857a:	e06e      	b.n	800865a <HAL_UART_Transmit+0x11c>
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2201      	movs	r2, #1
 8008580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2200      	movs	r2, #0
 8008588:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2221      	movs	r2, #33	; 0x21
 800858e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008592:	f7fd ffe3 	bl	800655c <HAL_GetTick>
 8008596:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	88fa      	ldrh	r2, [r7, #6]
 800859c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	88fa      	ldrh	r2, [r7, #6]
 80085a2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085ac:	d108      	bne.n	80085c0 <HAL_UART_Transmit+0x82>
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	691b      	ldr	r3, [r3, #16]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d104      	bne.n	80085c0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80085b6:	2300      	movs	r3, #0
 80085b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	61bb      	str	r3, [r7, #24]
 80085be:	e003      	b.n	80085c8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80085c4:	2300      	movs	r3, #0
 80085c6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	2200      	movs	r2, #0
 80085cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80085d0:	e02a      	b.n	8008628 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	9300      	str	r3, [sp, #0]
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	2200      	movs	r2, #0
 80085da:	2180      	movs	r1, #128	; 0x80
 80085dc:	68f8      	ldr	r0, [r7, #12]
 80085de:	f000 fb63 	bl	8008ca8 <UART_WaitOnFlagUntilTimeout>
 80085e2:	4603      	mov	r3, r0
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d001      	beq.n	80085ec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80085e8:	2303      	movs	r3, #3
 80085ea:	e036      	b.n	800865a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80085ec:	69fb      	ldr	r3, [r7, #28]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d10b      	bne.n	800860a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	881b      	ldrh	r3, [r3, #0]
 80085f6:	461a      	mov	r2, r3
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008600:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008602:	69bb      	ldr	r3, [r7, #24]
 8008604:	3302      	adds	r3, #2
 8008606:	61bb      	str	r3, [r7, #24]
 8008608:	e007      	b.n	800861a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800860a:	69fb      	ldr	r3, [r7, #28]
 800860c:	781a      	ldrb	r2, [r3, #0]
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008614:	69fb      	ldr	r3, [r7, #28]
 8008616:	3301      	adds	r3, #1
 8008618:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800861e:	b29b      	uxth	r3, r3
 8008620:	3b01      	subs	r3, #1
 8008622:	b29a      	uxth	r2, r3
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800862c:	b29b      	uxth	r3, r3
 800862e:	2b00      	cmp	r3, #0
 8008630:	d1cf      	bne.n	80085d2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	9300      	str	r3, [sp, #0]
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	2200      	movs	r2, #0
 800863a:	2140      	movs	r1, #64	; 0x40
 800863c:	68f8      	ldr	r0, [r7, #12]
 800863e:	f000 fb33 	bl	8008ca8 <UART_WaitOnFlagUntilTimeout>
 8008642:	4603      	mov	r3, r0
 8008644:	2b00      	cmp	r3, #0
 8008646:	d001      	beq.n	800864c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008648:	2303      	movs	r3, #3
 800864a:	e006      	b.n	800865a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2220      	movs	r2, #32
 8008650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008654:	2300      	movs	r3, #0
 8008656:	e000      	b.n	800865a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008658:	2302      	movs	r3, #2
  }
}
 800865a:	4618      	mov	r0, r3
 800865c:	3720      	adds	r7, #32
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}

08008662 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008662:	b480      	push	{r7}
 8008664:	b085      	sub	sp, #20
 8008666:	af00      	add	r7, sp, #0
 8008668:	60f8      	str	r0, [r7, #12]
 800866a:	60b9      	str	r1, [r7, #8]
 800866c:	4613      	mov	r3, r2
 800866e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008676:	b2db      	uxtb	r3, r3
 8008678:	2b20      	cmp	r3, #32
 800867a:	d130      	bne.n	80086de <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d002      	beq.n	8008688 <HAL_UART_Transmit_IT+0x26>
 8008682:	88fb      	ldrh	r3, [r7, #6]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d101      	bne.n	800868c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8008688:	2301      	movs	r3, #1
 800868a:	e029      	b.n	80086e0 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008692:	2b01      	cmp	r3, #1
 8008694:	d101      	bne.n	800869a <HAL_UART_Transmit_IT+0x38>
 8008696:	2302      	movs	r3, #2
 8008698:	e022      	b.n	80086e0 <HAL_UART_Transmit_IT+0x7e>
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	2201      	movs	r2, #1
 800869e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	68ba      	ldr	r2, [r7, #8]
 80086a6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	88fa      	ldrh	r2, [r7, #6]
 80086ac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	88fa      	ldrh	r2, [r7, #6]
 80086b2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2200      	movs	r2, #0
 80086b8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2221      	movs	r2, #33	; 0x21
 80086be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2200      	movs	r2, #0
 80086c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	68da      	ldr	r2, [r3, #12]
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80086d8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80086da:	2300      	movs	r3, #0
 80086dc:	e000      	b.n	80086e0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80086de:	2302      	movs	r3, #2
  }
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3714      	adds	r7, #20
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr

080086ec <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b084      	sub	sp, #16
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	60f8      	str	r0, [r7, #12]
 80086f4:	60b9      	str	r1, [r7, #8]
 80086f6:	4613      	mov	r3, r2
 80086f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008700:	b2db      	uxtb	r3, r3
 8008702:	2b20      	cmp	r3, #32
 8008704:	d11d      	bne.n	8008742 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d002      	beq.n	8008712 <HAL_UART_Receive_IT+0x26>
 800870c:	88fb      	ldrh	r3, [r7, #6]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d101      	bne.n	8008716 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008712:	2301      	movs	r3, #1
 8008714:	e016      	b.n	8008744 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800871c:	2b01      	cmp	r3, #1
 800871e:	d101      	bne.n	8008724 <HAL_UART_Receive_IT+0x38>
 8008720:	2302      	movs	r3, #2
 8008722:	e00f      	b.n	8008744 <HAL_UART_Receive_IT+0x58>
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2201      	movs	r2, #1
 8008728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2200      	movs	r2, #0
 8008730:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008732:	88fb      	ldrh	r3, [r7, #6]
 8008734:	461a      	mov	r2, r3
 8008736:	68b9      	ldr	r1, [r7, #8]
 8008738:	68f8      	ldr	r0, [r7, #12]
 800873a:	f000 fb23 	bl	8008d84 <UART_Start_Receive_IT>
 800873e:	4603      	mov	r3, r0
 8008740:	e000      	b.n	8008744 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008742:	2302      	movs	r3, #2
  }
}
 8008744:	4618      	mov	r0, r3
 8008746:	3710      	adds	r7, #16
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}

0800874c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b0ba      	sub	sp, #232	; 0xe8
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	68db      	ldr	r3, [r3, #12]
 8008764:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	695b      	ldr	r3, [r3, #20]
 800876e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008772:	2300      	movs	r3, #0
 8008774:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008778:	2300      	movs	r3, #0
 800877a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800877e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008782:	f003 030f 	and.w	r3, r3, #15
 8008786:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800878a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800878e:	2b00      	cmp	r3, #0
 8008790:	d10f      	bne.n	80087b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008796:	f003 0320 	and.w	r3, r3, #32
 800879a:	2b00      	cmp	r3, #0
 800879c:	d009      	beq.n	80087b2 <HAL_UART_IRQHandler+0x66>
 800879e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087a2:	f003 0320 	and.w	r3, r3, #32
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d003      	beq.n	80087b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f000 fc03 	bl	8008fb6 <UART_Receive_IT>
      return;
 80087b0:	e256      	b.n	8008c60 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80087b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	f000 80de 	beq.w	8008978 <HAL_UART_IRQHandler+0x22c>
 80087bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80087c0:	f003 0301 	and.w	r3, r3, #1
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d106      	bne.n	80087d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80087c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087cc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	f000 80d1 	beq.w	8008978 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80087d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087da:	f003 0301 	and.w	r3, r3, #1
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d00b      	beq.n	80087fa <HAL_UART_IRQHandler+0xae>
 80087e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d005      	beq.n	80087fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087f2:	f043 0201 	orr.w	r2, r3, #1
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80087fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087fe:	f003 0304 	and.w	r3, r3, #4
 8008802:	2b00      	cmp	r3, #0
 8008804:	d00b      	beq.n	800881e <HAL_UART_IRQHandler+0xd2>
 8008806:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800880a:	f003 0301 	and.w	r3, r3, #1
 800880e:	2b00      	cmp	r3, #0
 8008810:	d005      	beq.n	800881e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008816:	f043 0202 	orr.w	r2, r3, #2
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800881e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008822:	f003 0302 	and.w	r3, r3, #2
 8008826:	2b00      	cmp	r3, #0
 8008828:	d00b      	beq.n	8008842 <HAL_UART_IRQHandler+0xf6>
 800882a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800882e:	f003 0301 	and.w	r3, r3, #1
 8008832:	2b00      	cmp	r3, #0
 8008834:	d005      	beq.n	8008842 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800883a:	f043 0204 	orr.w	r2, r3, #4
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008846:	f003 0308 	and.w	r3, r3, #8
 800884a:	2b00      	cmp	r3, #0
 800884c:	d011      	beq.n	8008872 <HAL_UART_IRQHandler+0x126>
 800884e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008852:	f003 0320 	and.w	r3, r3, #32
 8008856:	2b00      	cmp	r3, #0
 8008858:	d105      	bne.n	8008866 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800885a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800885e:	f003 0301 	and.w	r3, r3, #1
 8008862:	2b00      	cmp	r3, #0
 8008864:	d005      	beq.n	8008872 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800886a:	f043 0208 	orr.w	r2, r3, #8
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008876:	2b00      	cmp	r3, #0
 8008878:	f000 81ed 	beq.w	8008c56 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800887c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008880:	f003 0320 	and.w	r3, r3, #32
 8008884:	2b00      	cmp	r3, #0
 8008886:	d008      	beq.n	800889a <HAL_UART_IRQHandler+0x14e>
 8008888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800888c:	f003 0320 	and.w	r3, r3, #32
 8008890:	2b00      	cmp	r3, #0
 8008892:	d002      	beq.n	800889a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f000 fb8e 	bl	8008fb6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	695b      	ldr	r3, [r3, #20]
 80088a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088a4:	2b40      	cmp	r3, #64	; 0x40
 80088a6:	bf0c      	ite	eq
 80088a8:	2301      	moveq	r3, #1
 80088aa:	2300      	movne	r3, #0
 80088ac:	b2db      	uxtb	r3, r3
 80088ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088b6:	f003 0308 	and.w	r3, r3, #8
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d103      	bne.n	80088c6 <HAL_UART_IRQHandler+0x17a>
 80088be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d04f      	beq.n	8008966 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f000 fa96 	bl	8008df8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	695b      	ldr	r3, [r3, #20]
 80088d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088d6:	2b40      	cmp	r3, #64	; 0x40
 80088d8:	d141      	bne.n	800895e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	3314      	adds	r3, #20
 80088e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80088e8:	e853 3f00 	ldrex	r3, [r3]
 80088ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80088f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80088f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	3314      	adds	r3, #20
 8008902:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008906:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800890a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800890e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008912:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008916:	e841 2300 	strex	r3, r2, [r1]
 800891a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800891e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1d9      	bne.n	80088da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800892a:	2b00      	cmp	r3, #0
 800892c:	d013      	beq.n	8008956 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008932:	4a7d      	ldr	r2, [pc, #500]	; (8008b28 <HAL_UART_IRQHandler+0x3dc>)
 8008934:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800893a:	4618      	mov	r0, r3
 800893c:	f7fd ffbf 	bl	80068be <HAL_DMA_Abort_IT>
 8008940:	4603      	mov	r3, r0
 8008942:	2b00      	cmp	r3, #0
 8008944:	d016      	beq.n	8008974 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800894a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800894c:	687a      	ldr	r2, [r7, #4]
 800894e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008950:	4610      	mov	r0, r2
 8008952:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008954:	e00e      	b.n	8008974 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 f990 	bl	8008c7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800895c:	e00a      	b.n	8008974 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 f98c 	bl	8008c7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008964:	e006      	b.n	8008974 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f000 f988 	bl	8008c7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2200      	movs	r2, #0
 8008970:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008972:	e170      	b.n	8008c56 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008974:	bf00      	nop
    return;
 8008976:	e16e      	b.n	8008c56 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800897c:	2b01      	cmp	r3, #1
 800897e:	f040 814a 	bne.w	8008c16 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008982:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008986:	f003 0310 	and.w	r3, r3, #16
 800898a:	2b00      	cmp	r3, #0
 800898c:	f000 8143 	beq.w	8008c16 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008990:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008994:	f003 0310 	and.w	r3, r3, #16
 8008998:	2b00      	cmp	r3, #0
 800899a:	f000 813c 	beq.w	8008c16 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800899e:	2300      	movs	r3, #0
 80089a0:	60bb      	str	r3, [r7, #8]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	60bb      	str	r3, [r7, #8]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	60bb      	str	r3, [r7, #8]
 80089b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	695b      	ldr	r3, [r3, #20]
 80089ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089be:	2b40      	cmp	r3, #64	; 0x40
 80089c0:	f040 80b4 	bne.w	8008b2c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80089d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	f000 8140 	beq.w	8008c5a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80089de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80089e2:	429a      	cmp	r2, r3
 80089e4:	f080 8139 	bcs.w	8008c5a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80089ee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089f4:	69db      	ldr	r3, [r3, #28]
 80089f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089fa:	f000 8088 	beq.w	8008b0e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	330c      	adds	r3, #12
 8008a04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a08:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008a0c:	e853 3f00 	ldrex	r3, [r3]
 8008a10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008a14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a1c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	330c      	adds	r3, #12
 8008a26:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008a2a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008a2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a32:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008a36:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008a3a:	e841 2300 	strex	r3, r2, [r1]
 8008a3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008a42:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d1d9      	bne.n	80089fe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	3314      	adds	r3, #20
 8008a50:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a52:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a54:	e853 3f00 	ldrex	r3, [r3]
 8008a58:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008a5a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008a5c:	f023 0301 	bic.w	r3, r3, #1
 8008a60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	3314      	adds	r3, #20
 8008a6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008a6e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008a72:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a74:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008a76:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008a7a:	e841 2300 	strex	r3, r2, [r1]
 8008a7e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008a80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d1e1      	bne.n	8008a4a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	3314      	adds	r3, #20
 8008a8c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008a90:	e853 3f00 	ldrex	r3, [r3]
 8008a94:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008a96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	3314      	adds	r3, #20
 8008aa6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008aaa:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008aac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008ab0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008ab2:	e841 2300 	strex	r3, r2, [r1]
 8008ab6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008ab8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d1e3      	bne.n	8008a86 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2220      	movs	r2, #32
 8008ac2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	330c      	adds	r3, #12
 8008ad2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ad6:	e853 3f00 	ldrex	r3, [r3]
 8008ada:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008adc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ade:	f023 0310 	bic.w	r3, r3, #16
 8008ae2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	330c      	adds	r3, #12
 8008aec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008af0:	65ba      	str	r2, [r7, #88]	; 0x58
 8008af2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008af4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008af6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008af8:	e841 2300 	strex	r3, r2, [r1]
 8008afc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008afe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d1e3      	bne.n	8008acc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f7fd fe68 	bl	80067de <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b16:	b29b      	uxth	r3, r3
 8008b18:	1ad3      	subs	r3, r2, r3
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	4619      	mov	r1, r3
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f000 f8b6 	bl	8008c90 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008b24:	e099      	b.n	8008c5a <HAL_UART_IRQHandler+0x50e>
 8008b26:	bf00      	nop
 8008b28:	08008ebf 	.word	0x08008ebf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	1ad3      	subs	r3, r2, r3
 8008b38:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b40:	b29b      	uxth	r3, r3
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	f000 808b 	beq.w	8008c5e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008b48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	f000 8086 	beq.w	8008c5e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	330c      	adds	r3, #12
 8008b58:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b5c:	e853 3f00 	ldrex	r3, [r3]
 8008b60:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008b62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b64:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008b68:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	330c      	adds	r3, #12
 8008b72:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008b76:	647a      	str	r2, [r7, #68]	; 0x44
 8008b78:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008b7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008b7e:	e841 2300 	strex	r3, r2, [r1]
 8008b82:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008b84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d1e3      	bne.n	8008b52 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	3314      	adds	r3, #20
 8008b90:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b94:	e853 3f00 	ldrex	r3, [r3]
 8008b98:	623b      	str	r3, [r7, #32]
   return(result);
 8008b9a:	6a3b      	ldr	r3, [r7, #32]
 8008b9c:	f023 0301 	bic.w	r3, r3, #1
 8008ba0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	3314      	adds	r3, #20
 8008baa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008bae:	633a      	str	r2, [r7, #48]	; 0x30
 8008bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008bb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bb6:	e841 2300 	strex	r3, r2, [r1]
 8008bba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d1e3      	bne.n	8008b8a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2220      	movs	r2, #32
 8008bc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	330c      	adds	r3, #12
 8008bd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	e853 3f00 	ldrex	r3, [r3]
 8008bde:	60fb      	str	r3, [r7, #12]
   return(result);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	f023 0310 	bic.w	r3, r3, #16
 8008be6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	330c      	adds	r3, #12
 8008bf0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008bf4:	61fa      	str	r2, [r7, #28]
 8008bf6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf8:	69b9      	ldr	r1, [r7, #24]
 8008bfa:	69fa      	ldr	r2, [r7, #28]
 8008bfc:	e841 2300 	strex	r3, r2, [r1]
 8008c00:	617b      	str	r3, [r7, #20]
   return(result);
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d1e3      	bne.n	8008bd0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008c08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008c0c:	4619      	mov	r1, r3
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f000 f83e 	bl	8008c90 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008c14:	e023      	b.n	8008c5e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008c16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d009      	beq.n	8008c36 <HAL_UART_IRQHandler+0x4ea>
 8008c22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d003      	beq.n	8008c36 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f000 f959 	bl	8008ee6 <UART_Transmit_IT>
    return;
 8008c34:	e014      	b.n	8008c60 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d00e      	beq.n	8008c60 <HAL_UART_IRQHandler+0x514>
 8008c42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d008      	beq.n	8008c60 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f000 f999 	bl	8008f86 <UART_EndTransmit_IT>
    return;
 8008c54:	e004      	b.n	8008c60 <HAL_UART_IRQHandler+0x514>
    return;
 8008c56:	bf00      	nop
 8008c58:	e002      	b.n	8008c60 <HAL_UART_IRQHandler+0x514>
      return;
 8008c5a:	bf00      	nop
 8008c5c:	e000      	b.n	8008c60 <HAL_UART_IRQHandler+0x514>
      return;
 8008c5e:	bf00      	nop
  }
}
 8008c60:	37e8      	adds	r7, #232	; 0xe8
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
 8008c66:	bf00      	nop

08008c68 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b083      	sub	sp, #12
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008c70:	bf00      	nop
 8008c72:	370c      	adds	r7, #12
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr

08008c7c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008c84:	bf00      	nop
 8008c86:	370c      	adds	r7, #12
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr

08008c90 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
 8008c98:	460b      	mov	r3, r1
 8008c9a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008c9c:	bf00      	nop
 8008c9e:	370c      	adds	r7, #12
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	4770      	bx	lr

08008ca8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b090      	sub	sp, #64	; 0x40
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	603b      	str	r3, [r7, #0]
 8008cb4:	4613      	mov	r3, r2
 8008cb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008cb8:	e050      	b.n	8008d5c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008cba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cc0:	d04c      	beq.n	8008d5c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008cc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d007      	beq.n	8008cd8 <UART_WaitOnFlagUntilTimeout+0x30>
 8008cc8:	f7fd fc48 	bl	800655c <HAL_GetTick>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	1ad3      	subs	r3, r2, r3
 8008cd2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d241      	bcs.n	8008d5c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	330c      	adds	r3, #12
 8008cde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ce2:	e853 3f00 	ldrex	r3, [r3]
 8008ce6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008cee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	330c      	adds	r3, #12
 8008cf6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008cf8:	637a      	str	r2, [r7, #52]	; 0x34
 8008cfa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cfc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008cfe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d00:	e841 2300 	strex	r3, r2, [r1]
 8008d04:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d1e5      	bne.n	8008cd8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	3314      	adds	r3, #20
 8008d12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d14:	697b      	ldr	r3, [r7, #20]
 8008d16:	e853 3f00 	ldrex	r3, [r3]
 8008d1a:	613b      	str	r3, [r7, #16]
   return(result);
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	f023 0301 	bic.w	r3, r3, #1
 8008d22:	63bb      	str	r3, [r7, #56]	; 0x38
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	3314      	adds	r3, #20
 8008d2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d2c:	623a      	str	r2, [r7, #32]
 8008d2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d30:	69f9      	ldr	r1, [r7, #28]
 8008d32:	6a3a      	ldr	r2, [r7, #32]
 8008d34:	e841 2300 	strex	r3, r2, [r1]
 8008d38:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d3a:	69bb      	ldr	r3, [r7, #24]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d1e5      	bne.n	8008d0c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2220      	movs	r2, #32
 8008d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	2220      	movs	r2, #32
 8008d4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	2200      	movs	r2, #0
 8008d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008d58:	2303      	movs	r3, #3
 8008d5a:	e00f      	b.n	8008d7c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	681a      	ldr	r2, [r3, #0]
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	4013      	ands	r3, r2
 8008d66:	68ba      	ldr	r2, [r7, #8]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	bf0c      	ite	eq
 8008d6c:	2301      	moveq	r3, #1
 8008d6e:	2300      	movne	r3, #0
 8008d70:	b2db      	uxtb	r3, r3
 8008d72:	461a      	mov	r2, r3
 8008d74:	79fb      	ldrb	r3, [r7, #7]
 8008d76:	429a      	cmp	r2, r3
 8008d78:	d09f      	beq.n	8008cba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008d7a:	2300      	movs	r3, #0
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3740      	adds	r7, #64	; 0x40
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}

08008d84 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b085      	sub	sp, #20
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	60f8      	str	r0, [r7, #12]
 8008d8c:	60b9      	str	r1, [r7, #8]
 8008d8e:	4613      	mov	r3, r2
 8008d90:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	68ba      	ldr	r2, [r7, #8]
 8008d96:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	88fa      	ldrh	r2, [r7, #6]
 8008d9c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	88fa      	ldrh	r2, [r7, #6]
 8008da2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2200      	movs	r2, #0
 8008da8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	2222      	movs	r2, #34	; 0x22
 8008dae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	2200      	movs	r2, #0
 8008db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	68da      	ldr	r2, [r3, #12]
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008dc8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	695a      	ldr	r2, [r3, #20]
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f042 0201 	orr.w	r2, r2, #1
 8008dd8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	68da      	ldr	r2, [r3, #12]
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f042 0220 	orr.w	r2, r2, #32
 8008de8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008dea:	2300      	movs	r3, #0
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3714      	adds	r7, #20
 8008df0:	46bd      	mov	sp, r7
 8008df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df6:	4770      	bx	lr

08008df8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b095      	sub	sp, #84	; 0x54
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	330c      	adds	r3, #12
 8008e06:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e0a:	e853 3f00 	ldrex	r3, [r3]
 8008e0e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e12:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008e16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	330c      	adds	r3, #12
 8008e1e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008e20:	643a      	str	r2, [r7, #64]	; 0x40
 8008e22:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e24:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008e26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008e28:	e841 2300 	strex	r3, r2, [r1]
 8008e2c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d1e5      	bne.n	8008e00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	3314      	adds	r3, #20
 8008e3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e3c:	6a3b      	ldr	r3, [r7, #32]
 8008e3e:	e853 3f00 	ldrex	r3, [r3]
 8008e42:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e44:	69fb      	ldr	r3, [r7, #28]
 8008e46:	f023 0301 	bic.w	r3, r3, #1
 8008e4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	3314      	adds	r3, #20
 8008e52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008e54:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008e56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008e5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e5c:	e841 2300 	strex	r3, r2, [r1]
 8008e60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d1e5      	bne.n	8008e34 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d119      	bne.n	8008ea4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	330c      	adds	r3, #12
 8008e76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	e853 3f00 	ldrex	r3, [r3]
 8008e7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	f023 0310 	bic.w	r3, r3, #16
 8008e86:	647b      	str	r3, [r7, #68]	; 0x44
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	330c      	adds	r3, #12
 8008e8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008e90:	61ba      	str	r2, [r7, #24]
 8008e92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e94:	6979      	ldr	r1, [r7, #20]
 8008e96:	69ba      	ldr	r2, [r7, #24]
 8008e98:	e841 2300 	strex	r3, r2, [r1]
 8008e9c:	613b      	str	r3, [r7, #16]
   return(result);
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d1e5      	bne.n	8008e70 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2220      	movs	r2, #32
 8008ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008eb2:	bf00      	nop
 8008eb4:	3754      	adds	r7, #84	; 0x54
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr

08008ebe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ebe:	b580      	push	{r7, lr}
 8008ec0:	b084      	sub	sp, #16
 8008ec2:	af00      	add	r7, sp, #0
 8008ec4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ed8:	68f8      	ldr	r0, [r7, #12]
 8008eda:	f7ff fecf 	bl	8008c7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ede:	bf00      	nop
 8008ee0:	3710      	adds	r7, #16
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}

08008ee6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008ee6:	b480      	push	{r7}
 8008ee8:	b085      	sub	sp, #20
 8008eea:	af00      	add	r7, sp, #0
 8008eec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ef4:	b2db      	uxtb	r3, r3
 8008ef6:	2b21      	cmp	r3, #33	; 0x21
 8008ef8:	d13e      	bne.n	8008f78 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	689b      	ldr	r3, [r3, #8]
 8008efe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f02:	d114      	bne.n	8008f2e <UART_Transmit_IT+0x48>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	691b      	ldr	r3, [r3, #16]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d110      	bne.n	8008f2e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6a1b      	ldr	r3, [r3, #32]
 8008f10:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	881b      	ldrh	r3, [r3, #0]
 8008f16:	461a      	mov	r2, r3
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f20:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6a1b      	ldr	r3, [r3, #32]
 8008f26:	1c9a      	adds	r2, r3, #2
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	621a      	str	r2, [r3, #32]
 8008f2c:	e008      	b.n	8008f40 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6a1b      	ldr	r3, [r3, #32]
 8008f32:	1c59      	adds	r1, r3, #1
 8008f34:	687a      	ldr	r2, [r7, #4]
 8008f36:	6211      	str	r1, [r2, #32]
 8008f38:	781a      	ldrb	r2, [r3, #0]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008f44:	b29b      	uxth	r3, r3
 8008f46:	3b01      	subs	r3, #1
 8008f48:	b29b      	uxth	r3, r3
 8008f4a:	687a      	ldr	r2, [r7, #4]
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d10f      	bne.n	8008f74 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	68da      	ldr	r2, [r3, #12]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008f62:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	68da      	ldr	r2, [r3, #12]
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f72:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008f74:	2300      	movs	r3, #0
 8008f76:	e000      	b.n	8008f7a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008f78:	2302      	movs	r3, #2
  }
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3714      	adds	r7, #20
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f84:	4770      	bx	lr

08008f86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008f86:	b580      	push	{r7, lr}
 8008f88:	b082      	sub	sp, #8
 8008f8a:	af00      	add	r7, sp, #0
 8008f8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	68da      	ldr	r2, [r3, #12]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2220      	movs	r2, #32
 8008fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f7ff fe5e 	bl	8008c68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008fac:	2300      	movs	r3, #0
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3708      	adds	r7, #8
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}

08008fb6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008fb6:	b580      	push	{r7, lr}
 8008fb8:	b08c      	sub	sp, #48	; 0x30
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008fc4:	b2db      	uxtb	r3, r3
 8008fc6:	2b22      	cmp	r3, #34	; 0x22
 8008fc8:	f040 80ab 	bne.w	8009122 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	689b      	ldr	r3, [r3, #8]
 8008fd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fd4:	d117      	bne.n	8009006 <UART_Receive_IT+0x50>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	691b      	ldr	r3, [r3, #16]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d113      	bne.n	8009006 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fe6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	685b      	ldr	r3, [r3, #4]
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ff4:	b29a      	uxth	r2, r3
 8008ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ff8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ffe:	1c9a      	adds	r2, r3, #2
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	629a      	str	r2, [r3, #40]	; 0x28
 8009004:	e026      	b.n	8009054 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800900a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800900c:	2300      	movs	r3, #0
 800900e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009018:	d007      	beq.n	800902a <UART_Receive_IT+0x74>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	689b      	ldr	r3, [r3, #8]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d10a      	bne.n	8009038 <UART_Receive_IT+0x82>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	691b      	ldr	r3, [r3, #16]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d106      	bne.n	8009038 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	b2da      	uxtb	r2, r3
 8009032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009034:	701a      	strb	r2, [r3, #0]
 8009036:	e008      	b.n	800904a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	685b      	ldr	r3, [r3, #4]
 800903e:	b2db      	uxtb	r3, r3
 8009040:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009044:	b2da      	uxtb	r2, r3
 8009046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009048:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800904e:	1c5a      	adds	r2, r3, #1
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009058:	b29b      	uxth	r3, r3
 800905a:	3b01      	subs	r3, #1
 800905c:	b29b      	uxth	r3, r3
 800905e:	687a      	ldr	r2, [r7, #4]
 8009060:	4619      	mov	r1, r3
 8009062:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009064:	2b00      	cmp	r3, #0
 8009066:	d15a      	bne.n	800911e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	68da      	ldr	r2, [r3, #12]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f022 0220 	bic.w	r2, r2, #32
 8009076:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	68da      	ldr	r2, [r3, #12]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009086:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	695a      	ldr	r2, [r3, #20]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f022 0201 	bic.w	r2, r2, #1
 8009096:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2220      	movs	r2, #32
 800909c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090a4:	2b01      	cmp	r3, #1
 80090a6:	d135      	bne.n	8009114 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2200      	movs	r2, #0
 80090ac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	330c      	adds	r3, #12
 80090b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	e853 3f00 	ldrex	r3, [r3]
 80090bc:	613b      	str	r3, [r7, #16]
   return(result);
 80090be:	693b      	ldr	r3, [r7, #16]
 80090c0:	f023 0310 	bic.w	r3, r3, #16
 80090c4:	627b      	str	r3, [r7, #36]	; 0x24
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	330c      	adds	r3, #12
 80090cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090ce:	623a      	str	r2, [r7, #32]
 80090d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d2:	69f9      	ldr	r1, [r7, #28]
 80090d4:	6a3a      	ldr	r2, [r7, #32]
 80090d6:	e841 2300 	strex	r3, r2, [r1]
 80090da:	61bb      	str	r3, [r7, #24]
   return(result);
 80090dc:	69bb      	ldr	r3, [r7, #24]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d1e5      	bne.n	80090ae <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f003 0310 	and.w	r3, r3, #16
 80090ec:	2b10      	cmp	r3, #16
 80090ee:	d10a      	bne.n	8009106 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80090f0:	2300      	movs	r3, #0
 80090f2:	60fb      	str	r3, [r7, #12]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	60fb      	str	r3, [r7, #12]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	60fb      	str	r3, [r7, #12]
 8009104:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800910a:	4619      	mov	r1, r3
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f7ff fdbf 	bl	8008c90 <HAL_UARTEx_RxEventCallback>
 8009112:	e002      	b.n	800911a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f7fb fb3f 	bl	8004798 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800911a:	2300      	movs	r3, #0
 800911c:	e002      	b.n	8009124 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800911e:	2300      	movs	r3, #0
 8009120:	e000      	b.n	8009124 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009122:	2302      	movs	r3, #2
  }
}
 8009124:	4618      	mov	r0, r3
 8009126:	3730      	adds	r7, #48	; 0x30
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}

0800912c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800912c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009130:	b09f      	sub	sp, #124	; 0x7c
 8009132:	af00      	add	r7, sp, #0
 8009134:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009136:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	691b      	ldr	r3, [r3, #16]
 800913c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009140:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009142:	68d9      	ldr	r1, [r3, #12]
 8009144:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	ea40 0301 	orr.w	r3, r0, r1
 800914c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800914e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009150:	689a      	ldr	r2, [r3, #8]
 8009152:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009154:	691b      	ldr	r3, [r3, #16]
 8009156:	431a      	orrs	r2, r3
 8009158:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800915a:	695b      	ldr	r3, [r3, #20]
 800915c:	431a      	orrs	r2, r3
 800915e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009160:	69db      	ldr	r3, [r3, #28]
 8009162:	4313      	orrs	r3, r2
 8009164:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8009166:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	68db      	ldr	r3, [r3, #12]
 800916c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009170:	f021 010c 	bic.w	r1, r1, #12
 8009174:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009176:	681a      	ldr	r2, [r3, #0]
 8009178:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800917a:	430b      	orrs	r3, r1
 800917c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800917e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	695b      	ldr	r3, [r3, #20]
 8009184:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009188:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800918a:	6999      	ldr	r1, [r3, #24]
 800918c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800918e:	681a      	ldr	r2, [r3, #0]
 8009190:	ea40 0301 	orr.w	r3, r0, r1
 8009194:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009196:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	4bc5      	ldr	r3, [pc, #788]	; (80094b0 <UART_SetConfig+0x384>)
 800919c:	429a      	cmp	r2, r3
 800919e:	d004      	beq.n	80091aa <UART_SetConfig+0x7e>
 80091a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091a2:	681a      	ldr	r2, [r3, #0]
 80091a4:	4bc3      	ldr	r3, [pc, #780]	; (80094b4 <UART_SetConfig+0x388>)
 80091a6:	429a      	cmp	r2, r3
 80091a8:	d103      	bne.n	80091b2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80091aa:	f7ff f967 	bl	800847c <HAL_RCC_GetPCLK2Freq>
 80091ae:	6778      	str	r0, [r7, #116]	; 0x74
 80091b0:	e002      	b.n	80091b8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80091b2:	f7ff f94f 	bl	8008454 <HAL_RCC_GetPCLK1Freq>
 80091b6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80091b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091ba:	69db      	ldr	r3, [r3, #28]
 80091bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80091c0:	f040 80b6 	bne.w	8009330 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80091c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80091c6:	461c      	mov	r4, r3
 80091c8:	f04f 0500 	mov.w	r5, #0
 80091cc:	4622      	mov	r2, r4
 80091ce:	462b      	mov	r3, r5
 80091d0:	1891      	adds	r1, r2, r2
 80091d2:	6439      	str	r1, [r7, #64]	; 0x40
 80091d4:	415b      	adcs	r3, r3
 80091d6:	647b      	str	r3, [r7, #68]	; 0x44
 80091d8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80091dc:	1912      	adds	r2, r2, r4
 80091de:	eb45 0303 	adc.w	r3, r5, r3
 80091e2:	f04f 0000 	mov.w	r0, #0
 80091e6:	f04f 0100 	mov.w	r1, #0
 80091ea:	00d9      	lsls	r1, r3, #3
 80091ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80091f0:	00d0      	lsls	r0, r2, #3
 80091f2:	4602      	mov	r2, r0
 80091f4:	460b      	mov	r3, r1
 80091f6:	1911      	adds	r1, r2, r4
 80091f8:	6639      	str	r1, [r7, #96]	; 0x60
 80091fa:	416b      	adcs	r3, r5
 80091fc:	667b      	str	r3, [r7, #100]	; 0x64
 80091fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009200:	685b      	ldr	r3, [r3, #4]
 8009202:	461a      	mov	r2, r3
 8009204:	f04f 0300 	mov.w	r3, #0
 8009208:	1891      	adds	r1, r2, r2
 800920a:	63b9      	str	r1, [r7, #56]	; 0x38
 800920c:	415b      	adcs	r3, r3
 800920e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009210:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009214:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009218:	f7f7 fcc6 	bl	8000ba8 <__aeabi_uldivmod>
 800921c:	4602      	mov	r2, r0
 800921e:	460b      	mov	r3, r1
 8009220:	4ba5      	ldr	r3, [pc, #660]	; (80094b8 <UART_SetConfig+0x38c>)
 8009222:	fba3 2302 	umull	r2, r3, r3, r2
 8009226:	095b      	lsrs	r3, r3, #5
 8009228:	011e      	lsls	r6, r3, #4
 800922a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800922c:	461c      	mov	r4, r3
 800922e:	f04f 0500 	mov.w	r5, #0
 8009232:	4622      	mov	r2, r4
 8009234:	462b      	mov	r3, r5
 8009236:	1891      	adds	r1, r2, r2
 8009238:	6339      	str	r1, [r7, #48]	; 0x30
 800923a:	415b      	adcs	r3, r3
 800923c:	637b      	str	r3, [r7, #52]	; 0x34
 800923e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009242:	1912      	adds	r2, r2, r4
 8009244:	eb45 0303 	adc.w	r3, r5, r3
 8009248:	f04f 0000 	mov.w	r0, #0
 800924c:	f04f 0100 	mov.w	r1, #0
 8009250:	00d9      	lsls	r1, r3, #3
 8009252:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009256:	00d0      	lsls	r0, r2, #3
 8009258:	4602      	mov	r2, r0
 800925a:	460b      	mov	r3, r1
 800925c:	1911      	adds	r1, r2, r4
 800925e:	65b9      	str	r1, [r7, #88]	; 0x58
 8009260:	416b      	adcs	r3, r5
 8009262:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009264:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	461a      	mov	r2, r3
 800926a:	f04f 0300 	mov.w	r3, #0
 800926e:	1891      	adds	r1, r2, r2
 8009270:	62b9      	str	r1, [r7, #40]	; 0x28
 8009272:	415b      	adcs	r3, r3
 8009274:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009276:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800927a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800927e:	f7f7 fc93 	bl	8000ba8 <__aeabi_uldivmod>
 8009282:	4602      	mov	r2, r0
 8009284:	460b      	mov	r3, r1
 8009286:	4b8c      	ldr	r3, [pc, #560]	; (80094b8 <UART_SetConfig+0x38c>)
 8009288:	fba3 1302 	umull	r1, r3, r3, r2
 800928c:	095b      	lsrs	r3, r3, #5
 800928e:	2164      	movs	r1, #100	; 0x64
 8009290:	fb01 f303 	mul.w	r3, r1, r3
 8009294:	1ad3      	subs	r3, r2, r3
 8009296:	00db      	lsls	r3, r3, #3
 8009298:	3332      	adds	r3, #50	; 0x32
 800929a:	4a87      	ldr	r2, [pc, #540]	; (80094b8 <UART_SetConfig+0x38c>)
 800929c:	fba2 2303 	umull	r2, r3, r2, r3
 80092a0:	095b      	lsrs	r3, r3, #5
 80092a2:	005b      	lsls	r3, r3, #1
 80092a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80092a8:	441e      	add	r6, r3
 80092aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80092ac:	4618      	mov	r0, r3
 80092ae:	f04f 0100 	mov.w	r1, #0
 80092b2:	4602      	mov	r2, r0
 80092b4:	460b      	mov	r3, r1
 80092b6:	1894      	adds	r4, r2, r2
 80092b8:	623c      	str	r4, [r7, #32]
 80092ba:	415b      	adcs	r3, r3
 80092bc:	627b      	str	r3, [r7, #36]	; 0x24
 80092be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80092c2:	1812      	adds	r2, r2, r0
 80092c4:	eb41 0303 	adc.w	r3, r1, r3
 80092c8:	f04f 0400 	mov.w	r4, #0
 80092cc:	f04f 0500 	mov.w	r5, #0
 80092d0:	00dd      	lsls	r5, r3, #3
 80092d2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80092d6:	00d4      	lsls	r4, r2, #3
 80092d8:	4622      	mov	r2, r4
 80092da:	462b      	mov	r3, r5
 80092dc:	1814      	adds	r4, r2, r0
 80092de:	653c      	str	r4, [r7, #80]	; 0x50
 80092e0:	414b      	adcs	r3, r1
 80092e2:	657b      	str	r3, [r7, #84]	; 0x54
 80092e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092e6:	685b      	ldr	r3, [r3, #4]
 80092e8:	461a      	mov	r2, r3
 80092ea:	f04f 0300 	mov.w	r3, #0
 80092ee:	1891      	adds	r1, r2, r2
 80092f0:	61b9      	str	r1, [r7, #24]
 80092f2:	415b      	adcs	r3, r3
 80092f4:	61fb      	str	r3, [r7, #28]
 80092f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80092fa:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80092fe:	f7f7 fc53 	bl	8000ba8 <__aeabi_uldivmod>
 8009302:	4602      	mov	r2, r0
 8009304:	460b      	mov	r3, r1
 8009306:	4b6c      	ldr	r3, [pc, #432]	; (80094b8 <UART_SetConfig+0x38c>)
 8009308:	fba3 1302 	umull	r1, r3, r3, r2
 800930c:	095b      	lsrs	r3, r3, #5
 800930e:	2164      	movs	r1, #100	; 0x64
 8009310:	fb01 f303 	mul.w	r3, r1, r3
 8009314:	1ad3      	subs	r3, r2, r3
 8009316:	00db      	lsls	r3, r3, #3
 8009318:	3332      	adds	r3, #50	; 0x32
 800931a:	4a67      	ldr	r2, [pc, #412]	; (80094b8 <UART_SetConfig+0x38c>)
 800931c:	fba2 2303 	umull	r2, r3, r2, r3
 8009320:	095b      	lsrs	r3, r3, #5
 8009322:	f003 0207 	and.w	r2, r3, #7
 8009326:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4432      	add	r2, r6
 800932c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800932e:	e0b9      	b.n	80094a4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009330:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009332:	461c      	mov	r4, r3
 8009334:	f04f 0500 	mov.w	r5, #0
 8009338:	4622      	mov	r2, r4
 800933a:	462b      	mov	r3, r5
 800933c:	1891      	adds	r1, r2, r2
 800933e:	6139      	str	r1, [r7, #16]
 8009340:	415b      	adcs	r3, r3
 8009342:	617b      	str	r3, [r7, #20]
 8009344:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009348:	1912      	adds	r2, r2, r4
 800934a:	eb45 0303 	adc.w	r3, r5, r3
 800934e:	f04f 0000 	mov.w	r0, #0
 8009352:	f04f 0100 	mov.w	r1, #0
 8009356:	00d9      	lsls	r1, r3, #3
 8009358:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800935c:	00d0      	lsls	r0, r2, #3
 800935e:	4602      	mov	r2, r0
 8009360:	460b      	mov	r3, r1
 8009362:	eb12 0804 	adds.w	r8, r2, r4
 8009366:	eb43 0905 	adc.w	r9, r3, r5
 800936a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800936c:	685b      	ldr	r3, [r3, #4]
 800936e:	4618      	mov	r0, r3
 8009370:	f04f 0100 	mov.w	r1, #0
 8009374:	f04f 0200 	mov.w	r2, #0
 8009378:	f04f 0300 	mov.w	r3, #0
 800937c:	008b      	lsls	r3, r1, #2
 800937e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009382:	0082      	lsls	r2, r0, #2
 8009384:	4640      	mov	r0, r8
 8009386:	4649      	mov	r1, r9
 8009388:	f7f7 fc0e 	bl	8000ba8 <__aeabi_uldivmod>
 800938c:	4602      	mov	r2, r0
 800938e:	460b      	mov	r3, r1
 8009390:	4b49      	ldr	r3, [pc, #292]	; (80094b8 <UART_SetConfig+0x38c>)
 8009392:	fba3 2302 	umull	r2, r3, r3, r2
 8009396:	095b      	lsrs	r3, r3, #5
 8009398:	011e      	lsls	r6, r3, #4
 800939a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800939c:	4618      	mov	r0, r3
 800939e:	f04f 0100 	mov.w	r1, #0
 80093a2:	4602      	mov	r2, r0
 80093a4:	460b      	mov	r3, r1
 80093a6:	1894      	adds	r4, r2, r2
 80093a8:	60bc      	str	r4, [r7, #8]
 80093aa:	415b      	adcs	r3, r3
 80093ac:	60fb      	str	r3, [r7, #12]
 80093ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80093b2:	1812      	adds	r2, r2, r0
 80093b4:	eb41 0303 	adc.w	r3, r1, r3
 80093b8:	f04f 0400 	mov.w	r4, #0
 80093bc:	f04f 0500 	mov.w	r5, #0
 80093c0:	00dd      	lsls	r5, r3, #3
 80093c2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80093c6:	00d4      	lsls	r4, r2, #3
 80093c8:	4622      	mov	r2, r4
 80093ca:	462b      	mov	r3, r5
 80093cc:	1814      	adds	r4, r2, r0
 80093ce:	64bc      	str	r4, [r7, #72]	; 0x48
 80093d0:	414b      	adcs	r3, r1
 80093d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80093d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	4618      	mov	r0, r3
 80093da:	f04f 0100 	mov.w	r1, #0
 80093de:	f04f 0200 	mov.w	r2, #0
 80093e2:	f04f 0300 	mov.w	r3, #0
 80093e6:	008b      	lsls	r3, r1, #2
 80093e8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80093ec:	0082      	lsls	r2, r0, #2
 80093ee:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80093f2:	f7f7 fbd9 	bl	8000ba8 <__aeabi_uldivmod>
 80093f6:	4602      	mov	r2, r0
 80093f8:	460b      	mov	r3, r1
 80093fa:	4b2f      	ldr	r3, [pc, #188]	; (80094b8 <UART_SetConfig+0x38c>)
 80093fc:	fba3 1302 	umull	r1, r3, r3, r2
 8009400:	095b      	lsrs	r3, r3, #5
 8009402:	2164      	movs	r1, #100	; 0x64
 8009404:	fb01 f303 	mul.w	r3, r1, r3
 8009408:	1ad3      	subs	r3, r2, r3
 800940a:	011b      	lsls	r3, r3, #4
 800940c:	3332      	adds	r3, #50	; 0x32
 800940e:	4a2a      	ldr	r2, [pc, #168]	; (80094b8 <UART_SetConfig+0x38c>)
 8009410:	fba2 2303 	umull	r2, r3, r2, r3
 8009414:	095b      	lsrs	r3, r3, #5
 8009416:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800941a:	441e      	add	r6, r3
 800941c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800941e:	4618      	mov	r0, r3
 8009420:	f04f 0100 	mov.w	r1, #0
 8009424:	4602      	mov	r2, r0
 8009426:	460b      	mov	r3, r1
 8009428:	1894      	adds	r4, r2, r2
 800942a:	603c      	str	r4, [r7, #0]
 800942c:	415b      	adcs	r3, r3
 800942e:	607b      	str	r3, [r7, #4]
 8009430:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009434:	1812      	adds	r2, r2, r0
 8009436:	eb41 0303 	adc.w	r3, r1, r3
 800943a:	f04f 0400 	mov.w	r4, #0
 800943e:	f04f 0500 	mov.w	r5, #0
 8009442:	00dd      	lsls	r5, r3, #3
 8009444:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009448:	00d4      	lsls	r4, r2, #3
 800944a:	4622      	mov	r2, r4
 800944c:	462b      	mov	r3, r5
 800944e:	eb12 0a00 	adds.w	sl, r2, r0
 8009452:	eb43 0b01 	adc.w	fp, r3, r1
 8009456:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009458:	685b      	ldr	r3, [r3, #4]
 800945a:	4618      	mov	r0, r3
 800945c:	f04f 0100 	mov.w	r1, #0
 8009460:	f04f 0200 	mov.w	r2, #0
 8009464:	f04f 0300 	mov.w	r3, #0
 8009468:	008b      	lsls	r3, r1, #2
 800946a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800946e:	0082      	lsls	r2, r0, #2
 8009470:	4650      	mov	r0, sl
 8009472:	4659      	mov	r1, fp
 8009474:	f7f7 fb98 	bl	8000ba8 <__aeabi_uldivmod>
 8009478:	4602      	mov	r2, r0
 800947a:	460b      	mov	r3, r1
 800947c:	4b0e      	ldr	r3, [pc, #56]	; (80094b8 <UART_SetConfig+0x38c>)
 800947e:	fba3 1302 	umull	r1, r3, r3, r2
 8009482:	095b      	lsrs	r3, r3, #5
 8009484:	2164      	movs	r1, #100	; 0x64
 8009486:	fb01 f303 	mul.w	r3, r1, r3
 800948a:	1ad3      	subs	r3, r2, r3
 800948c:	011b      	lsls	r3, r3, #4
 800948e:	3332      	adds	r3, #50	; 0x32
 8009490:	4a09      	ldr	r2, [pc, #36]	; (80094b8 <UART_SetConfig+0x38c>)
 8009492:	fba2 2303 	umull	r2, r3, r2, r3
 8009496:	095b      	lsrs	r3, r3, #5
 8009498:	f003 020f 	and.w	r2, r3, #15
 800949c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4432      	add	r2, r6
 80094a2:	609a      	str	r2, [r3, #8]
}
 80094a4:	bf00      	nop
 80094a6:	377c      	adds	r7, #124	; 0x7c
 80094a8:	46bd      	mov	sp, r7
 80094aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094ae:	bf00      	nop
 80094b0:	40011000 	.word	0x40011000
 80094b4:	40011400 	.word	0x40011400
 80094b8:	51eb851f 	.word	0x51eb851f

080094bc <LL_GPIO_SetPinMode>:
{
 80094bc:	b480      	push	{r7}
 80094be:	b089      	sub	sp, #36	; 0x24
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	60f8      	str	r0, [r7, #12]
 80094c4:	60b9      	str	r1, [r7, #8]
 80094c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681a      	ldr	r2, [r3, #0]
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094d0:	697b      	ldr	r3, [r7, #20]
 80094d2:	fa93 f3a3 	rbit	r3, r3
 80094d6:	613b      	str	r3, [r7, #16]
  return result;
 80094d8:	693b      	ldr	r3, [r7, #16]
 80094da:	fab3 f383 	clz	r3, r3
 80094de:	b2db      	uxtb	r3, r3
 80094e0:	005b      	lsls	r3, r3, #1
 80094e2:	2103      	movs	r1, #3
 80094e4:	fa01 f303 	lsl.w	r3, r1, r3
 80094e8:	43db      	mvns	r3, r3
 80094ea:	401a      	ands	r2, r3
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094f0:	69fb      	ldr	r3, [r7, #28]
 80094f2:	fa93 f3a3 	rbit	r3, r3
 80094f6:	61bb      	str	r3, [r7, #24]
  return result;
 80094f8:	69bb      	ldr	r3, [r7, #24]
 80094fa:	fab3 f383 	clz	r3, r3
 80094fe:	b2db      	uxtb	r3, r3
 8009500:	005b      	lsls	r3, r3, #1
 8009502:	6879      	ldr	r1, [r7, #4]
 8009504:	fa01 f303 	lsl.w	r3, r1, r3
 8009508:	431a      	orrs	r2, r3
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	601a      	str	r2, [r3, #0]
}
 800950e:	bf00      	nop
 8009510:	3724      	adds	r7, #36	; 0x24
 8009512:	46bd      	mov	sp, r7
 8009514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009518:	4770      	bx	lr

0800951a <LL_GPIO_SetPinOutputType>:
{
 800951a:	b480      	push	{r7}
 800951c:	b085      	sub	sp, #20
 800951e:	af00      	add	r7, sp, #0
 8009520:	60f8      	str	r0, [r7, #12]
 8009522:	60b9      	str	r1, [r7, #8]
 8009524:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	685a      	ldr	r2, [r3, #4]
 800952a:	68bb      	ldr	r3, [r7, #8]
 800952c:	43db      	mvns	r3, r3
 800952e:	401a      	ands	r2, r3
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	6879      	ldr	r1, [r7, #4]
 8009534:	fb01 f303 	mul.w	r3, r1, r3
 8009538:	431a      	orrs	r2, r3
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	605a      	str	r2, [r3, #4]
}
 800953e:	bf00      	nop
 8009540:	3714      	adds	r7, #20
 8009542:	46bd      	mov	sp, r7
 8009544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009548:	4770      	bx	lr

0800954a <LL_GPIO_SetPinSpeed>:
{
 800954a:	b480      	push	{r7}
 800954c:	b089      	sub	sp, #36	; 0x24
 800954e:	af00      	add	r7, sp, #0
 8009550:	60f8      	str	r0, [r7, #12]
 8009552:	60b9      	str	r1, [r7, #8]
 8009554:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	689a      	ldr	r2, [r3, #8]
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	fa93 f3a3 	rbit	r3, r3
 8009564:	613b      	str	r3, [r7, #16]
  return result;
 8009566:	693b      	ldr	r3, [r7, #16]
 8009568:	fab3 f383 	clz	r3, r3
 800956c:	b2db      	uxtb	r3, r3
 800956e:	005b      	lsls	r3, r3, #1
 8009570:	2103      	movs	r1, #3
 8009572:	fa01 f303 	lsl.w	r3, r1, r3
 8009576:	43db      	mvns	r3, r3
 8009578:	401a      	ands	r2, r3
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800957e:	69fb      	ldr	r3, [r7, #28]
 8009580:	fa93 f3a3 	rbit	r3, r3
 8009584:	61bb      	str	r3, [r7, #24]
  return result;
 8009586:	69bb      	ldr	r3, [r7, #24]
 8009588:	fab3 f383 	clz	r3, r3
 800958c:	b2db      	uxtb	r3, r3
 800958e:	005b      	lsls	r3, r3, #1
 8009590:	6879      	ldr	r1, [r7, #4]
 8009592:	fa01 f303 	lsl.w	r3, r1, r3
 8009596:	431a      	orrs	r2, r3
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	609a      	str	r2, [r3, #8]
}
 800959c:	bf00      	nop
 800959e:	3724      	adds	r7, #36	; 0x24
 80095a0:	46bd      	mov	sp, r7
 80095a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a6:	4770      	bx	lr

080095a8 <LL_GPIO_SetPinPull>:
{
 80095a8:	b480      	push	{r7}
 80095aa:	b089      	sub	sp, #36	; 0x24
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	60f8      	str	r0, [r7, #12]
 80095b0:	60b9      	str	r1, [r7, #8]
 80095b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	68da      	ldr	r2, [r3, #12]
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	fa93 f3a3 	rbit	r3, r3
 80095c2:	613b      	str	r3, [r7, #16]
  return result;
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	fab3 f383 	clz	r3, r3
 80095ca:	b2db      	uxtb	r3, r3
 80095cc:	005b      	lsls	r3, r3, #1
 80095ce:	2103      	movs	r1, #3
 80095d0:	fa01 f303 	lsl.w	r3, r1, r3
 80095d4:	43db      	mvns	r3, r3
 80095d6:	401a      	ands	r2, r3
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095dc:	69fb      	ldr	r3, [r7, #28]
 80095de:	fa93 f3a3 	rbit	r3, r3
 80095e2:	61bb      	str	r3, [r7, #24]
  return result;
 80095e4:	69bb      	ldr	r3, [r7, #24]
 80095e6:	fab3 f383 	clz	r3, r3
 80095ea:	b2db      	uxtb	r3, r3
 80095ec:	005b      	lsls	r3, r3, #1
 80095ee:	6879      	ldr	r1, [r7, #4]
 80095f0:	fa01 f303 	lsl.w	r3, r1, r3
 80095f4:	431a      	orrs	r2, r3
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	60da      	str	r2, [r3, #12]
}
 80095fa:	bf00      	nop
 80095fc:	3724      	adds	r7, #36	; 0x24
 80095fe:	46bd      	mov	sp, r7
 8009600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009604:	4770      	bx	lr

08009606 <LL_GPIO_SetAFPin_0_7>:
{
 8009606:	b480      	push	{r7}
 8009608:	b089      	sub	sp, #36	; 0x24
 800960a:	af00      	add	r7, sp, #0
 800960c:	60f8      	str	r0, [r7, #12]
 800960e:	60b9      	str	r1, [r7, #8]
 8009610:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	6a1a      	ldr	r2, [r3, #32]
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800961a:	697b      	ldr	r3, [r7, #20]
 800961c:	fa93 f3a3 	rbit	r3, r3
 8009620:	613b      	str	r3, [r7, #16]
  return result;
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	fab3 f383 	clz	r3, r3
 8009628:	b2db      	uxtb	r3, r3
 800962a:	009b      	lsls	r3, r3, #2
 800962c:	210f      	movs	r1, #15
 800962e:	fa01 f303 	lsl.w	r3, r1, r3
 8009632:	43db      	mvns	r3, r3
 8009634:	401a      	ands	r2, r3
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800963a:	69fb      	ldr	r3, [r7, #28]
 800963c:	fa93 f3a3 	rbit	r3, r3
 8009640:	61bb      	str	r3, [r7, #24]
  return result;
 8009642:	69bb      	ldr	r3, [r7, #24]
 8009644:	fab3 f383 	clz	r3, r3
 8009648:	b2db      	uxtb	r3, r3
 800964a:	009b      	lsls	r3, r3, #2
 800964c:	6879      	ldr	r1, [r7, #4]
 800964e:	fa01 f303 	lsl.w	r3, r1, r3
 8009652:	431a      	orrs	r2, r3
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	621a      	str	r2, [r3, #32]
}
 8009658:	bf00      	nop
 800965a:	3724      	adds	r7, #36	; 0x24
 800965c:	46bd      	mov	sp, r7
 800965e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009662:	4770      	bx	lr

08009664 <LL_GPIO_SetAFPin_8_15>:
{
 8009664:	b480      	push	{r7}
 8009666:	b089      	sub	sp, #36	; 0x24
 8009668:	af00      	add	r7, sp, #0
 800966a:	60f8      	str	r0, [r7, #12]
 800966c:	60b9      	str	r1, [r7, #8]
 800966e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	0a1b      	lsrs	r3, r3, #8
 8009678:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	fa93 f3a3 	rbit	r3, r3
 8009680:	613b      	str	r3, [r7, #16]
  return result;
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	fab3 f383 	clz	r3, r3
 8009688:	b2db      	uxtb	r3, r3
 800968a:	009b      	lsls	r3, r3, #2
 800968c:	210f      	movs	r1, #15
 800968e:	fa01 f303 	lsl.w	r3, r1, r3
 8009692:	43db      	mvns	r3, r3
 8009694:	401a      	ands	r2, r3
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	0a1b      	lsrs	r3, r3, #8
 800969a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800969c:	69fb      	ldr	r3, [r7, #28]
 800969e:	fa93 f3a3 	rbit	r3, r3
 80096a2:	61bb      	str	r3, [r7, #24]
  return result;
 80096a4:	69bb      	ldr	r3, [r7, #24]
 80096a6:	fab3 f383 	clz	r3, r3
 80096aa:	b2db      	uxtb	r3, r3
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	6879      	ldr	r1, [r7, #4]
 80096b0:	fa01 f303 	lsl.w	r3, r1, r3
 80096b4:	431a      	orrs	r2, r3
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80096ba:	bf00      	nop
 80096bc:	3724      	adds	r7, #36	; 0x24
 80096be:	46bd      	mov	sp, r7
 80096c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c4:	4770      	bx	lr

080096c6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80096c6:	b580      	push	{r7, lr}
 80096c8:	b088      	sub	sp, #32
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	6078      	str	r0, [r7, #4]
 80096ce:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80096d0:	2300      	movs	r3, #0
 80096d2:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80096d4:	2300      	movs	r3, #0
 80096d6:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	fa93 f3a3 	rbit	r3, r3
 80096e4:	613b      	str	r3, [r7, #16]
  return result;
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	fab3 f383 	clz	r3, r3
 80096ec:	b2db      	uxtb	r3, r3
 80096ee:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80096f0:	e050      	b.n	8009794 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	681a      	ldr	r2, [r3, #0]
 80096f6:	2101      	movs	r1, #1
 80096f8:	69fb      	ldr	r3, [r7, #28]
 80096fa:	fa01 f303 	lsl.w	r3, r1, r3
 80096fe:	4013      	ands	r3, r2
 8009700:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8009702:	69bb      	ldr	r3, [r7, #24]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d042      	beq.n	800978e <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	685b      	ldr	r3, [r3, #4]
 800970c:	2b01      	cmp	r3, #1
 800970e:	d003      	beq.n	8009718 <LL_GPIO_Init+0x52>
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	2b02      	cmp	r3, #2
 8009716:	d10d      	bne.n	8009734 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	689b      	ldr	r3, [r3, #8]
 800971c:	461a      	mov	r2, r3
 800971e:	69b9      	ldr	r1, [r7, #24]
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f7ff ff12 	bl	800954a <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	68db      	ldr	r3, [r3, #12]
 800972a:	461a      	mov	r2, r3
 800972c:	69b9      	ldr	r1, [r7, #24]
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f7ff fef3 	bl	800951a <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	691b      	ldr	r3, [r3, #16]
 8009738:	461a      	mov	r2, r3
 800973a:	69b9      	ldr	r1, [r7, #24]
 800973c:	6878      	ldr	r0, [r7, #4]
 800973e:	f7ff ff33 	bl	80095a8 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	685b      	ldr	r3, [r3, #4]
 8009746:	2b02      	cmp	r3, #2
 8009748:	d11a      	bne.n	8009780 <LL_GPIO_Init+0xba>
 800974a:	69bb      	ldr	r3, [r7, #24]
 800974c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	fa93 f3a3 	rbit	r3, r3
 8009754:	60bb      	str	r3, [r7, #8]
  return result;
 8009756:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8009758:	fab3 f383 	clz	r3, r3
 800975c:	b2db      	uxtb	r3, r3
 800975e:	2b07      	cmp	r3, #7
 8009760:	d807      	bhi.n	8009772 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	695b      	ldr	r3, [r3, #20]
 8009766:	461a      	mov	r2, r3
 8009768:	69b9      	ldr	r1, [r7, #24]
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f7ff ff4b 	bl	8009606 <LL_GPIO_SetAFPin_0_7>
 8009770:	e006      	b.n	8009780 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	695b      	ldr	r3, [r3, #20]
 8009776:	461a      	mov	r2, r3
 8009778:	69b9      	ldr	r1, [r7, #24]
 800977a:	6878      	ldr	r0, [r7, #4]
 800977c:	f7ff ff72 	bl	8009664 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	461a      	mov	r2, r3
 8009786:	69b9      	ldr	r1, [r7, #24]
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f7ff fe97 	bl	80094bc <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800978e:	69fb      	ldr	r3, [r7, #28]
 8009790:	3301      	adds	r3, #1
 8009792:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	681a      	ldr	r2, [r3, #0]
 8009798:	69fb      	ldr	r3, [r7, #28]
 800979a:	fa22 f303 	lsr.w	r3, r2, r3
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d1a7      	bne.n	80096f2 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 80097a2:	2300      	movs	r3, #0
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	3720      	adds	r7, #32
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}

080097ac <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80097ac:	b480      	push	{r7}
 80097ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80097b0:	4b04      	ldr	r3, [pc, #16]	; (80097c4 <LL_RCC_GetSysClkSource+0x18>)
 80097b2:	689b      	ldr	r3, [r3, #8]
 80097b4:	f003 030c 	and.w	r3, r3, #12
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	46bd      	mov	sp, r7
 80097bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c0:	4770      	bx	lr
 80097c2:	bf00      	nop
 80097c4:	40023800 	.word	0x40023800

080097c8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80097c8:	b480      	push	{r7}
 80097ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80097cc:	4b04      	ldr	r3, [pc, #16]	; (80097e0 <LL_RCC_GetAHBPrescaler+0x18>)
 80097ce:	689b      	ldr	r3, [r3, #8]
 80097d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	46bd      	mov	sp, r7
 80097d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097dc:	4770      	bx	lr
 80097de:	bf00      	nop
 80097e0:	40023800 	.word	0x40023800

080097e4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80097e4:	b480      	push	{r7}
 80097e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80097e8:	4b04      	ldr	r3, [pc, #16]	; (80097fc <LL_RCC_GetAPB1Prescaler+0x18>)
 80097ea:	689b      	ldr	r3, [r3, #8]
 80097ec:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	46bd      	mov	sp, r7
 80097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f8:	4770      	bx	lr
 80097fa:	bf00      	nop
 80097fc:	40023800 	.word	0x40023800

08009800 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8009800:	b480      	push	{r7}
 8009802:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8009804:	4b04      	ldr	r3, [pc, #16]	; (8009818 <LL_RCC_GetAPB2Prescaler+0x18>)
 8009806:	689b      	ldr	r3, [r3, #8]
 8009808:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800980c:	4618      	mov	r0, r3
 800980e:	46bd      	mov	sp, r7
 8009810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009814:	4770      	bx	lr
 8009816:	bf00      	nop
 8009818:	40023800 	.word	0x40023800

0800981c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800981c:	b480      	push	{r7}
 800981e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8009820:	4b04      	ldr	r3, [pc, #16]	; (8009834 <LL_RCC_PLL_GetMainSource+0x18>)
 8009822:	685b      	ldr	r3, [r3, #4]
 8009824:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8009828:	4618      	mov	r0, r3
 800982a:	46bd      	mov	sp, r7
 800982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009830:	4770      	bx	lr
 8009832:	bf00      	nop
 8009834:	40023800 	.word	0x40023800

08009838 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8009838:	b480      	push	{r7}
 800983a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800983c:	4b04      	ldr	r3, [pc, #16]	; (8009850 <LL_RCC_PLL_GetN+0x18>)
 800983e:	685b      	ldr	r3, [r3, #4]
 8009840:	099b      	lsrs	r3, r3, #6
 8009842:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8009846:	4618      	mov	r0, r3
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr
 8009850:	40023800 	.word	0x40023800

08009854 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8009854:	b480      	push	{r7}
 8009856:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8009858:	4b04      	ldr	r3, [pc, #16]	; (800986c <LL_RCC_PLL_GetP+0x18>)
 800985a:	685b      	ldr	r3, [r3, #4]
 800985c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8009860:	4618      	mov	r0, r3
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr
 800986a:	bf00      	nop
 800986c:	40023800 	.word	0x40023800

08009870 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8009870:	b480      	push	{r7}
 8009872:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8009874:	4b04      	ldr	r3, [pc, #16]	; (8009888 <LL_RCC_PLL_GetDivider+0x18>)
 8009876:	685b      	ldr	r3, [r3, #4]
 8009878:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 800987c:	4618      	mov	r0, r3
 800987e:	46bd      	mov	sp, r7
 8009880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009884:	4770      	bx	lr
 8009886:	bf00      	nop
 8009888:	40023800 	.word	0x40023800

0800988c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b082      	sub	sp, #8
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8009894:	f000 f820 	bl	80098d8 <RCC_GetSystemClockFreq>
 8009898:	4602      	mov	r2, r0
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4618      	mov	r0, r3
 80098a4:	f000 f840 	bl	8009928 <RCC_GetHCLKClockFreq>
 80098a8:	4602      	mov	r2, r0
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	4618      	mov	r0, r3
 80098b4:	f000 f84e 	bl	8009954 <RCC_GetPCLK1ClockFreq>
 80098b8:	4602      	mov	r2, r0
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	4618      	mov	r0, r3
 80098c4:	f000 f85a 	bl	800997c <RCC_GetPCLK2ClockFreq>
 80098c8:	4602      	mov	r2, r0
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	60da      	str	r2, [r3, #12]
}
 80098ce:	bf00      	nop
 80098d0:	3708      	adds	r7, #8
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}
	...

080098d8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b082      	sub	sp, #8
 80098dc:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80098de:	2300      	movs	r3, #0
 80098e0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80098e2:	f7ff ff63 	bl	80097ac <LL_RCC_GetSysClkSource>
 80098e6:	4603      	mov	r3, r0
 80098e8:	2b08      	cmp	r3, #8
 80098ea:	d00c      	beq.n	8009906 <RCC_GetSystemClockFreq+0x2e>
 80098ec:	2b08      	cmp	r3, #8
 80098ee:	d80f      	bhi.n	8009910 <RCC_GetSystemClockFreq+0x38>
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d002      	beq.n	80098fa <RCC_GetSystemClockFreq+0x22>
 80098f4:	2b04      	cmp	r3, #4
 80098f6:	d003      	beq.n	8009900 <RCC_GetSystemClockFreq+0x28>
 80098f8:	e00a      	b.n	8009910 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80098fa:	4b09      	ldr	r3, [pc, #36]	; (8009920 <RCC_GetSystemClockFreq+0x48>)
 80098fc:	607b      	str	r3, [r7, #4]
      break;
 80098fe:	e00a      	b.n	8009916 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8009900:	4b08      	ldr	r3, [pc, #32]	; (8009924 <RCC_GetSystemClockFreq+0x4c>)
 8009902:	607b      	str	r3, [r7, #4]
      break;
 8009904:	e007      	b.n	8009916 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8009906:	2008      	movs	r0, #8
 8009908:	f000 f84c 	bl	80099a4 <RCC_PLL_GetFreqDomain_SYS>
 800990c:	6078      	str	r0, [r7, #4]
      break;
 800990e:	e002      	b.n	8009916 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8009910:	4b03      	ldr	r3, [pc, #12]	; (8009920 <RCC_GetSystemClockFreq+0x48>)
 8009912:	607b      	str	r3, [r7, #4]
      break;
 8009914:	bf00      	nop
  }

  return frequency;
 8009916:	687b      	ldr	r3, [r7, #4]
}
 8009918:	4618      	mov	r0, r3
 800991a:	3708      	adds	r7, #8
 800991c:	46bd      	mov	sp, r7
 800991e:	bd80      	pop	{r7, pc}
 8009920:	00f42400 	.word	0x00f42400
 8009924:	007a1200 	.word	0x007a1200

08009928 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b082      	sub	sp, #8
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8009930:	f7ff ff4a 	bl	80097c8 <LL_RCC_GetAHBPrescaler>
 8009934:	4603      	mov	r3, r0
 8009936:	091b      	lsrs	r3, r3, #4
 8009938:	f003 030f 	and.w	r3, r3, #15
 800993c:	4a04      	ldr	r2, [pc, #16]	; (8009950 <RCC_GetHCLKClockFreq+0x28>)
 800993e:	5cd3      	ldrb	r3, [r2, r3]
 8009940:	461a      	mov	r2, r3
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	40d3      	lsrs	r3, r2
}
 8009946:	4618      	mov	r0, r3
 8009948:	3708      	adds	r7, #8
 800994a:	46bd      	mov	sp, r7
 800994c:	bd80      	pop	{r7, pc}
 800994e:	bf00      	nop
 8009950:	0800e16c 	.word	0x0800e16c

08009954 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b082      	sub	sp, #8
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800995c:	f7ff ff42 	bl	80097e4 <LL_RCC_GetAPB1Prescaler>
 8009960:	4603      	mov	r3, r0
 8009962:	0a9b      	lsrs	r3, r3, #10
 8009964:	4a04      	ldr	r2, [pc, #16]	; (8009978 <RCC_GetPCLK1ClockFreq+0x24>)
 8009966:	5cd3      	ldrb	r3, [r2, r3]
 8009968:	461a      	mov	r2, r3
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	40d3      	lsrs	r3, r2
}
 800996e:	4618      	mov	r0, r3
 8009970:	3708      	adds	r7, #8
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}
 8009976:	bf00      	nop
 8009978:	0800e17c 	.word	0x0800e17c

0800997c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b082      	sub	sp, #8
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8009984:	f7ff ff3c 	bl	8009800 <LL_RCC_GetAPB2Prescaler>
 8009988:	4603      	mov	r3, r0
 800998a:	0b5b      	lsrs	r3, r3, #13
 800998c:	4a04      	ldr	r2, [pc, #16]	; (80099a0 <RCC_GetPCLK2ClockFreq+0x24>)
 800998e:	5cd3      	ldrb	r3, [r2, r3]
 8009990:	461a      	mov	r2, r3
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	40d3      	lsrs	r3, r2
}
 8009996:	4618      	mov	r0, r3
 8009998:	3708      	adds	r7, #8
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}
 800999e:	bf00      	nop
 80099a0:	0800e17c 	.word	0x0800e17c

080099a4 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80099a4:	b590      	push	{r4, r7, lr}
 80099a6:	b087      	sub	sp, #28
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 80099ac:	2300      	movs	r3, #0
 80099ae:	617b      	str	r3, [r7, #20]
 80099b0:	2300      	movs	r3, #0
 80099b2:	60fb      	str	r3, [r7, #12]
 80099b4:	2300      	movs	r3, #0
 80099b6:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80099b8:	f7ff ff30 	bl	800981c <LL_RCC_PLL_GetMainSource>
 80099bc:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d004      	beq.n	80099ce <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80099ca:	d003      	beq.n	80099d4 <RCC_PLL_GetFreqDomain_SYS+0x30>
 80099cc:	e005      	b.n	80099da <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80099ce:	4b12      	ldr	r3, [pc, #72]	; (8009a18 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80099d0:	617b      	str	r3, [r7, #20]
      break;
 80099d2:	e005      	b.n	80099e0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80099d4:	4b11      	ldr	r3, [pc, #68]	; (8009a1c <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80099d6:	617b      	str	r3, [r7, #20]
      break;
 80099d8:	e002      	b.n	80099e0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80099da:	4b0f      	ldr	r3, [pc, #60]	; (8009a18 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80099dc:	617b      	str	r3, [r7, #20]
      break;
 80099de:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2b08      	cmp	r3, #8
 80099e4:	d113      	bne.n	8009a0e <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80099e6:	f7ff ff43 	bl	8009870 <LL_RCC_PLL_GetDivider>
 80099ea:	4602      	mov	r2, r0
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	fbb3 f4f2 	udiv	r4, r3, r2
 80099f2:	f7ff ff21 	bl	8009838 <LL_RCC_PLL_GetN>
 80099f6:	4603      	mov	r3, r0
 80099f8:	fb03 f404 	mul.w	r4, r3, r4
 80099fc:	f7ff ff2a 	bl	8009854 <LL_RCC_PLL_GetP>
 8009a00:	4603      	mov	r3, r0
 8009a02:	0c1b      	lsrs	r3, r3, #16
 8009a04:	3301      	adds	r3, #1
 8009a06:	005b      	lsls	r3, r3, #1
 8009a08:	fbb4 f3f3 	udiv	r3, r4, r3
 8009a0c:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8009a0e:	693b      	ldr	r3, [r7, #16]
}
 8009a10:	4618      	mov	r0, r3
 8009a12:	371c      	adds	r7, #28
 8009a14:	46bd      	mov	sp, r7
 8009a16:	bd90      	pop	{r4, r7, pc}
 8009a18:	00f42400 	.word	0x00f42400
 8009a1c:	007a1200 	.word	0x007a1200

08009a20 <LL_SPI_IsEnabled>:
{
 8009a20:	b480      	push	{r7}
 8009a22:	b083      	sub	sp, #12
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a30:	2b40      	cmp	r3, #64	; 0x40
 8009a32:	d101      	bne.n	8009a38 <LL_SPI_IsEnabled+0x18>
 8009a34:	2301      	movs	r3, #1
 8009a36:	e000      	b.n	8009a3a <LL_SPI_IsEnabled+0x1a>
 8009a38:	2300      	movs	r3, #0
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	370c      	adds	r7, #12
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a44:	4770      	bx	lr

08009a46 <LL_SPI_SetCRCPolynomial>:
{
 8009a46:	b480      	push	{r7}
 8009a48:	b083      	sub	sp, #12
 8009a4a:	af00      	add	r7, sp, #0
 8009a4c:	6078      	str	r0, [r7, #4]
 8009a4e:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	b29b      	uxth	r3, r3
 8009a54:	461a      	mov	r2, r3
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	611a      	str	r2, [r3, #16]
}
 8009a5a:	bf00      	nop
 8009a5c:	370c      	adds	r7, #12
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a64:	4770      	bx	lr

08009a66 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8009a66:	b580      	push	{r7, lr}
 8009a68:	b084      	sub	sp, #16
 8009a6a:	af00      	add	r7, sp, #0
 8009a6c:	6078      	str	r0, [r7, #4]
 8009a6e:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8009a70:	2301      	movs	r3, #1
 8009a72:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f7ff ffd3 	bl	8009a20 <LL_SPI_IsEnabled>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d139      	bne.n	8009af4 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009a88:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8009a8c:	683a      	ldr	r2, [r7, #0]
 8009a8e:	6811      	ldr	r1, [r2, #0]
 8009a90:	683a      	ldr	r2, [r7, #0]
 8009a92:	6852      	ldr	r2, [r2, #4]
 8009a94:	4311      	orrs	r1, r2
 8009a96:	683a      	ldr	r2, [r7, #0]
 8009a98:	6892      	ldr	r2, [r2, #8]
 8009a9a:	4311      	orrs	r1, r2
 8009a9c:	683a      	ldr	r2, [r7, #0]
 8009a9e:	68d2      	ldr	r2, [r2, #12]
 8009aa0:	4311      	orrs	r1, r2
 8009aa2:	683a      	ldr	r2, [r7, #0]
 8009aa4:	6912      	ldr	r2, [r2, #16]
 8009aa6:	4311      	orrs	r1, r2
 8009aa8:	683a      	ldr	r2, [r7, #0]
 8009aaa:	6952      	ldr	r2, [r2, #20]
 8009aac:	4311      	orrs	r1, r2
 8009aae:	683a      	ldr	r2, [r7, #0]
 8009ab0:	6992      	ldr	r2, [r2, #24]
 8009ab2:	4311      	orrs	r1, r2
 8009ab4:	683a      	ldr	r2, [r7, #0]
 8009ab6:	69d2      	ldr	r2, [r2, #28]
 8009ab8:	4311      	orrs	r1, r2
 8009aba:	683a      	ldr	r2, [r7, #0]
 8009abc:	6a12      	ldr	r2, [r2, #32]
 8009abe:	430a      	orrs	r2, r1
 8009ac0:	431a      	orrs	r2, r3
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	685b      	ldr	r3, [r3, #4]
 8009aca:	f023 0204 	bic.w	r2, r3, #4
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	695b      	ldr	r3, [r3, #20]
 8009ad2:	0c1b      	lsrs	r3, r3, #16
 8009ad4:	431a      	orrs	r2, r3
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	6a1b      	ldr	r3, [r3, #32]
 8009ade:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009ae2:	d105      	bne.n	8009af0 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ae8:	4619      	mov	r1, r3
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f7ff ffab 	bl	8009a46 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8009af0:	2300      	movs	r3, #0
 8009af2:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	69db      	ldr	r3, [r3, #28]
 8009af8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	61da      	str	r2, [r3, #28]
  return status;
 8009b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	3710      	adds	r7, #16
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}

08009b0a <LL_TIM_SetPrescaler>:
{
 8009b0a:	b480      	push	{r7}
 8009b0c:	b083      	sub	sp, #12
 8009b0e:	af00      	add	r7, sp, #0
 8009b10:	6078      	str	r0, [r7, #4]
 8009b12:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	683a      	ldr	r2, [r7, #0]
 8009b18:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009b1a:	bf00      	nop
 8009b1c:	370c      	adds	r7, #12
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b24:	4770      	bx	lr

08009b26 <LL_TIM_SetAutoReload>:
{
 8009b26:	b480      	push	{r7}
 8009b28:	b083      	sub	sp, #12
 8009b2a:	af00      	add	r7, sp, #0
 8009b2c:	6078      	str	r0, [r7, #4]
 8009b2e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	683a      	ldr	r2, [r7, #0]
 8009b34:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8009b36:	bf00      	nop
 8009b38:	370c      	adds	r7, #12
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b40:	4770      	bx	lr

08009b42 <LL_TIM_SetRepetitionCounter>:
{
 8009b42:	b480      	push	{r7}
 8009b44:	b083      	sub	sp, #12
 8009b46:	af00      	add	r7, sp, #0
 8009b48:	6078      	str	r0, [r7, #4]
 8009b4a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	683a      	ldr	r2, [r7, #0]
 8009b50:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009b52:	bf00      	nop
 8009b54:	370c      	adds	r7, #12
 8009b56:	46bd      	mov	sp, r7
 8009b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5c:	4770      	bx	lr

08009b5e <LL_TIM_OC_SetCompareCH1>:
{
 8009b5e:	b480      	push	{r7}
 8009b60:	b083      	sub	sp, #12
 8009b62:	af00      	add	r7, sp, #0
 8009b64:	6078      	str	r0, [r7, #4]
 8009b66:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	683a      	ldr	r2, [r7, #0]
 8009b6c:	635a      	str	r2, [r3, #52]	; 0x34
}
 8009b6e:	bf00      	nop
 8009b70:	370c      	adds	r7, #12
 8009b72:	46bd      	mov	sp, r7
 8009b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b78:	4770      	bx	lr

08009b7a <LL_TIM_OC_SetCompareCH2>:
{
 8009b7a:	b480      	push	{r7}
 8009b7c:	b083      	sub	sp, #12
 8009b7e:	af00      	add	r7, sp, #0
 8009b80:	6078      	str	r0, [r7, #4]
 8009b82:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	683a      	ldr	r2, [r7, #0]
 8009b88:	639a      	str	r2, [r3, #56]	; 0x38
}
 8009b8a:	bf00      	nop
 8009b8c:	370c      	adds	r7, #12
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b94:	4770      	bx	lr

08009b96 <LL_TIM_OC_SetCompareCH3>:
{
 8009b96:	b480      	push	{r7}
 8009b98:	b083      	sub	sp, #12
 8009b9a:	af00      	add	r7, sp, #0
 8009b9c:	6078      	str	r0, [r7, #4]
 8009b9e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	683a      	ldr	r2, [r7, #0]
 8009ba4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8009ba6:	bf00      	nop
 8009ba8:	370c      	adds	r7, #12
 8009baa:	46bd      	mov	sp, r7
 8009bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb0:	4770      	bx	lr

08009bb2 <LL_TIM_OC_SetCompareCH4>:
{
 8009bb2:	b480      	push	{r7}
 8009bb4:	b083      	sub	sp, #12
 8009bb6:	af00      	add	r7, sp, #0
 8009bb8:	6078      	str	r0, [r7, #4]
 8009bba:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	683a      	ldr	r2, [r7, #0]
 8009bc0:	641a      	str	r2, [r3, #64]	; 0x40
}
 8009bc2:	bf00      	nop
 8009bc4:	370c      	adds	r7, #12
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bcc:	4770      	bx	lr

08009bce <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8009bce:	b480      	push	{r7}
 8009bd0:	b083      	sub	sp, #12
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	695b      	ldr	r3, [r3, #20]
 8009bda:	f043 0201 	orr.w	r2, r3, #1
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	615a      	str	r2, [r3, #20]
}
 8009be2:	bf00      	nop
 8009be4:	370c      	adds	r7, #12
 8009be6:	46bd      	mov	sp, r7
 8009be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bec:	4770      	bx	lr
	...

08009bf0 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b084      	sub	sp, #16
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
 8009bf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	4a3d      	ldr	r2, [pc, #244]	; (8009cf8 <LL_TIM_Init+0x108>)
 8009c04:	4293      	cmp	r3, r2
 8009c06:	d013      	beq.n	8009c30 <LL_TIM_Init+0x40>
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c0e:	d00f      	beq.n	8009c30 <LL_TIM_Init+0x40>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	4a3a      	ldr	r2, [pc, #232]	; (8009cfc <LL_TIM_Init+0x10c>)
 8009c14:	4293      	cmp	r3, r2
 8009c16:	d00b      	beq.n	8009c30 <LL_TIM_Init+0x40>
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	4a39      	ldr	r2, [pc, #228]	; (8009d00 <LL_TIM_Init+0x110>)
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	d007      	beq.n	8009c30 <LL_TIM_Init+0x40>
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	4a38      	ldr	r2, [pc, #224]	; (8009d04 <LL_TIM_Init+0x114>)
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d003      	beq.n	8009c30 <LL_TIM_Init+0x40>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	4a37      	ldr	r2, [pc, #220]	; (8009d08 <LL_TIM_Init+0x118>)
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d106      	bne.n	8009c3e <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	685b      	ldr	r3, [r3, #4]
 8009c3a:	4313      	orrs	r3, r2
 8009c3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	4a2d      	ldr	r2, [pc, #180]	; (8009cf8 <LL_TIM_Init+0x108>)
 8009c42:	4293      	cmp	r3, r2
 8009c44:	d02b      	beq.n	8009c9e <LL_TIM_Init+0xae>
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c4c:	d027      	beq.n	8009c9e <LL_TIM_Init+0xae>
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	4a2a      	ldr	r2, [pc, #168]	; (8009cfc <LL_TIM_Init+0x10c>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d023      	beq.n	8009c9e <LL_TIM_Init+0xae>
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	4a29      	ldr	r2, [pc, #164]	; (8009d00 <LL_TIM_Init+0x110>)
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d01f      	beq.n	8009c9e <LL_TIM_Init+0xae>
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	4a28      	ldr	r2, [pc, #160]	; (8009d04 <LL_TIM_Init+0x114>)
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d01b      	beq.n	8009c9e <LL_TIM_Init+0xae>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	4a27      	ldr	r2, [pc, #156]	; (8009d08 <LL_TIM_Init+0x118>)
 8009c6a:	4293      	cmp	r3, r2
 8009c6c:	d017      	beq.n	8009c9e <LL_TIM_Init+0xae>
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	4a26      	ldr	r2, [pc, #152]	; (8009d0c <LL_TIM_Init+0x11c>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d013      	beq.n	8009c9e <LL_TIM_Init+0xae>
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	4a25      	ldr	r2, [pc, #148]	; (8009d10 <LL_TIM_Init+0x120>)
 8009c7a:	4293      	cmp	r3, r2
 8009c7c:	d00f      	beq.n	8009c9e <LL_TIM_Init+0xae>
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	4a24      	ldr	r2, [pc, #144]	; (8009d14 <LL_TIM_Init+0x124>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d00b      	beq.n	8009c9e <LL_TIM_Init+0xae>
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	4a23      	ldr	r2, [pc, #140]	; (8009d18 <LL_TIM_Init+0x128>)
 8009c8a:	4293      	cmp	r3, r2
 8009c8c:	d007      	beq.n	8009c9e <LL_TIM_Init+0xae>
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	4a22      	ldr	r2, [pc, #136]	; (8009d1c <LL_TIM_Init+0x12c>)
 8009c92:	4293      	cmp	r3, r2
 8009c94:	d003      	beq.n	8009c9e <LL_TIM_Init+0xae>
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	4a21      	ldr	r2, [pc, #132]	; (8009d20 <LL_TIM_Init+0x130>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d106      	bne.n	8009cac <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	68db      	ldr	r3, [r3, #12]
 8009ca8:	4313      	orrs	r3, r2
 8009caa:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	68fa      	ldr	r2, [r7, #12]
 8009cb0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	689b      	ldr	r3, [r3, #8]
 8009cb6:	4619      	mov	r1, r3
 8009cb8:	6878      	ldr	r0, [r7, #4]
 8009cba:	f7ff ff34 	bl	8009b26 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	881b      	ldrh	r3, [r3, #0]
 8009cc2:	4619      	mov	r1, r3
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f7ff ff20 	bl	8009b0a <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	4a0a      	ldr	r2, [pc, #40]	; (8009cf8 <LL_TIM_Init+0x108>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d003      	beq.n	8009cda <LL_TIM_Init+0xea>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	4a0c      	ldr	r2, [pc, #48]	; (8009d08 <LL_TIM_Init+0x118>)
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d105      	bne.n	8009ce6 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	691b      	ldr	r3, [r3, #16]
 8009cde:	4619      	mov	r1, r3
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f7ff ff2e 	bl	8009b42 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f7ff ff71 	bl	8009bce <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8009cec:	2300      	movs	r3, #0
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	3710      	adds	r7, #16
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	bd80      	pop	{r7, pc}
 8009cf6:	bf00      	nop
 8009cf8:	40010000 	.word	0x40010000
 8009cfc:	40000400 	.word	0x40000400
 8009d00:	40000800 	.word	0x40000800
 8009d04:	40000c00 	.word	0x40000c00
 8009d08:	40010400 	.word	0x40010400
 8009d0c:	40014000 	.word	0x40014000
 8009d10:	40014400 	.word	0x40014400
 8009d14:	40014800 	.word	0x40014800
 8009d18:	40001800 	.word	0x40001800
 8009d1c:	40001c00 	.word	0x40001c00
 8009d20:	40002000 	.word	0x40002000

08009d24 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b086      	sub	sp, #24
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	60f8      	str	r0, [r7, #12]
 8009d2c:	60b9      	str	r1, [r7, #8]
 8009d2e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8009d30:	2301      	movs	r3, #1
 8009d32:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8009d34:	68bb      	ldr	r3, [r7, #8]
 8009d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d3a:	d027      	beq.n	8009d8c <LL_TIM_OC_Init+0x68>
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d42:	d82a      	bhi.n	8009d9a <LL_TIM_OC_Init+0x76>
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d4a:	d018      	beq.n	8009d7e <LL_TIM_OC_Init+0x5a>
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d52:	d822      	bhi.n	8009d9a <LL_TIM_OC_Init+0x76>
 8009d54:	68bb      	ldr	r3, [r7, #8]
 8009d56:	2b01      	cmp	r3, #1
 8009d58:	d003      	beq.n	8009d62 <LL_TIM_OC_Init+0x3e>
 8009d5a:	68bb      	ldr	r3, [r7, #8]
 8009d5c:	2b10      	cmp	r3, #16
 8009d5e:	d007      	beq.n	8009d70 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8009d60:	e01b      	b.n	8009d9a <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8009d62:	6879      	ldr	r1, [r7, #4]
 8009d64:	68f8      	ldr	r0, [r7, #12]
 8009d66:	f000 f81f 	bl	8009da8 <OC1Config>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	75fb      	strb	r3, [r7, #23]
      break;
 8009d6e:	e015      	b.n	8009d9c <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8009d70:	6879      	ldr	r1, [r7, #4]
 8009d72:	68f8      	ldr	r0, [r7, #12]
 8009d74:	f000 f884 	bl	8009e80 <OC2Config>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	75fb      	strb	r3, [r7, #23]
      break;
 8009d7c:	e00e      	b.n	8009d9c <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8009d7e:	6879      	ldr	r1, [r7, #4]
 8009d80:	68f8      	ldr	r0, [r7, #12]
 8009d82:	f000 f8ed 	bl	8009f60 <OC3Config>
 8009d86:	4603      	mov	r3, r0
 8009d88:	75fb      	strb	r3, [r7, #23]
      break;
 8009d8a:	e007      	b.n	8009d9c <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8009d8c:	6879      	ldr	r1, [r7, #4]
 8009d8e:	68f8      	ldr	r0, [r7, #12]
 8009d90:	f000 f956 	bl	800a040 <OC4Config>
 8009d94:	4603      	mov	r3, r0
 8009d96:	75fb      	strb	r3, [r7, #23]
      break;
 8009d98:	e000      	b.n	8009d9c <LL_TIM_OC_Init+0x78>
      break;
 8009d9a:	bf00      	nop
  }

  return result;
 8009d9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d9e:	4618      	mov	r0, r3
 8009da0:	3718      	adds	r7, #24
 8009da2:	46bd      	mov	sp, r7
 8009da4:	bd80      	pop	{r7, pc}
	...

08009da8 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b086      	sub	sp, #24
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
 8009db0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6a1b      	ldr	r3, [r3, #32]
 8009db6:	f023 0201 	bic.w	r2, r3, #1
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	6a1b      	ldr	r3, [r3, #32]
 8009dc2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	685b      	ldr	r3, [r3, #4]
 8009dc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	699b      	ldr	r3, [r3, #24]
 8009dce:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	f023 0303 	bic.w	r3, r3, #3
 8009dd6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009dde:	683b      	ldr	r3, [r7, #0]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	4313      	orrs	r3, r2
 8009de4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8009de6:	697b      	ldr	r3, [r7, #20]
 8009de8:	f023 0202 	bic.w	r2, r3, #2
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	691b      	ldr	r3, [r3, #16]
 8009df0:	4313      	orrs	r3, r2
 8009df2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8009df4:	697b      	ldr	r3, [r7, #20]
 8009df6:	f023 0201 	bic.w	r2, r3, #1
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	685b      	ldr	r3, [r3, #4]
 8009dfe:	4313      	orrs	r3, r2
 8009e00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	4a1c      	ldr	r2, [pc, #112]	; (8009e78 <OC1Config+0xd0>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d003      	beq.n	8009e12 <OC1Config+0x6a>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	4a1b      	ldr	r2, [pc, #108]	; (8009e7c <OC1Config+0xd4>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d11e      	bne.n	8009e50 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8009e12:	697b      	ldr	r3, [r7, #20]
 8009e14:	f023 0208 	bic.w	r2, r3, #8
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	695b      	ldr	r3, [r3, #20]
 8009e1c:	009b      	lsls	r3, r3, #2
 8009e1e:	4313      	orrs	r3, r2
 8009e20:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8009e22:	697b      	ldr	r3, [r7, #20]
 8009e24:	f023 0204 	bic.w	r2, r3, #4
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	689b      	ldr	r3, [r3, #8]
 8009e2c:	009b      	lsls	r3, r3, #2
 8009e2e:	4313      	orrs	r3, r2
 8009e30:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8009e32:	693b      	ldr	r3, [r7, #16]
 8009e34:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	699b      	ldr	r3, [r3, #24]
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	69db      	ldr	r3, [r3, #28]
 8009e4a:	005b      	lsls	r3, r3, #1
 8009e4c:	4313      	orrs	r3, r2
 8009e4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	693a      	ldr	r2, [r7, #16]
 8009e54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	68fa      	ldr	r2, [r7, #12]
 8009e5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	68db      	ldr	r3, [r3, #12]
 8009e60:	4619      	mov	r1, r3
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f7ff fe7b 	bl	8009b5e <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	697a      	ldr	r2, [r7, #20]
 8009e6c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009e6e:	2300      	movs	r3, #0
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3718      	adds	r7, #24
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}
 8009e78:	40010000 	.word	0x40010000
 8009e7c:	40010400 	.word	0x40010400

08009e80 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b086      	sub	sp, #24
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
 8009e88:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6a1b      	ldr	r3, [r3, #32]
 8009e8e:	f023 0210 	bic.w	r2, r3, #16
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6a1b      	ldr	r3, [r3, #32]
 8009e9a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	685b      	ldr	r3, [r3, #4]
 8009ea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	699b      	ldr	r3, [r3, #24]
 8009ea6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009eae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	021b      	lsls	r3, r3, #8
 8009ebc:	4313      	orrs	r3, r2
 8009ebe:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8009ec0:	697b      	ldr	r3, [r7, #20]
 8009ec2:	f023 0220 	bic.w	r2, r3, #32
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	691b      	ldr	r3, [r3, #16]
 8009eca:	011b      	lsls	r3, r3, #4
 8009ecc:	4313      	orrs	r3, r2
 8009ece:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	f023 0210 	bic.w	r2, r3, #16
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	011b      	lsls	r3, r3, #4
 8009edc:	4313      	orrs	r3, r2
 8009ede:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	4a1d      	ldr	r2, [pc, #116]	; (8009f58 <OC2Config+0xd8>)
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d003      	beq.n	8009ef0 <OC2Config+0x70>
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	4a1c      	ldr	r2, [pc, #112]	; (8009f5c <OC2Config+0xdc>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d11f      	bne.n	8009f30 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	695b      	ldr	r3, [r3, #20]
 8009efa:	019b      	lsls	r3, r3, #6
 8009efc:	4313      	orrs	r3, r2
 8009efe:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8009f00:	697b      	ldr	r3, [r7, #20]
 8009f02:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	689b      	ldr	r3, [r3, #8]
 8009f0a:	019b      	lsls	r3, r3, #6
 8009f0c:	4313      	orrs	r3, r2
 8009f0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8009f10:	693b      	ldr	r3, [r7, #16]
 8009f12:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	699b      	ldr	r3, [r3, #24]
 8009f1a:	009b      	lsls	r3, r3, #2
 8009f1c:	4313      	orrs	r3, r2
 8009f1e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8009f20:	693b      	ldr	r3, [r7, #16]
 8009f22:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	69db      	ldr	r3, [r3, #28]
 8009f2a:	00db      	lsls	r3, r3, #3
 8009f2c:	4313      	orrs	r3, r2
 8009f2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	693a      	ldr	r2, [r7, #16]
 8009f34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	68fa      	ldr	r2, [r7, #12]
 8009f3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	68db      	ldr	r3, [r3, #12]
 8009f40:	4619      	mov	r1, r3
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f7ff fe19 	bl	8009b7a <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	697a      	ldr	r2, [r7, #20]
 8009f4c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009f4e:	2300      	movs	r3, #0
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3718      	adds	r7, #24
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}
 8009f58:	40010000 	.word	0x40010000
 8009f5c:	40010400 	.word	0x40010400

08009f60 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b086      	sub	sp, #24
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
 8009f68:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6a1b      	ldr	r3, [r3, #32]
 8009f6e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	6a1b      	ldr	r3, [r3, #32]
 8009f7a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	685b      	ldr	r3, [r3, #4]
 8009f80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	69db      	ldr	r3, [r3, #28]
 8009f86:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f023 0303 	bic.w	r3, r3, #3
 8009f8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8009f9e:	697b      	ldr	r3, [r7, #20]
 8009fa0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	691b      	ldr	r3, [r3, #16]
 8009fa8:	021b      	lsls	r3, r3, #8
 8009faa:	4313      	orrs	r3, r2
 8009fac:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8009fae:	697b      	ldr	r3, [r7, #20]
 8009fb0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	685b      	ldr	r3, [r3, #4]
 8009fb8:	021b      	lsls	r3, r3, #8
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	4a1d      	ldr	r2, [pc, #116]	; (800a038 <OC3Config+0xd8>)
 8009fc2:	4293      	cmp	r3, r2
 8009fc4:	d003      	beq.n	8009fce <OC3Config+0x6e>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	4a1c      	ldr	r2, [pc, #112]	; (800a03c <OC3Config+0xdc>)
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	d11f      	bne.n	800a00e <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8009fce:	697b      	ldr	r3, [r7, #20]
 8009fd0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	695b      	ldr	r3, [r3, #20]
 8009fd8:	029b      	lsls	r3, r3, #10
 8009fda:	4313      	orrs	r3, r2
 8009fdc:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8009fde:	697b      	ldr	r3, [r7, #20]
 8009fe0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	689b      	ldr	r3, [r3, #8]
 8009fe8:	029b      	lsls	r3, r3, #10
 8009fea:	4313      	orrs	r3, r2
 8009fec:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8009fee:	693b      	ldr	r3, [r7, #16]
 8009ff0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	699b      	ldr	r3, [r3, #24]
 8009ff8:	011b      	lsls	r3, r3, #4
 8009ffa:	4313      	orrs	r3, r2
 8009ffc:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	69db      	ldr	r3, [r3, #28]
 800a008:	015b      	lsls	r3, r3, #5
 800a00a:	4313      	orrs	r3, r2
 800a00c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	693a      	ldr	r2, [r7, #16]
 800a012:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	68fa      	ldr	r2, [r7, #12]
 800a018:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	68db      	ldr	r3, [r3, #12]
 800a01e:	4619      	mov	r1, r3
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f7ff fdb8 	bl	8009b96 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	697a      	ldr	r2, [r7, #20]
 800a02a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800a02c:	2300      	movs	r3, #0
}
 800a02e:	4618      	mov	r0, r3
 800a030:	3718      	adds	r7, #24
 800a032:	46bd      	mov	sp, r7
 800a034:	bd80      	pop	{r7, pc}
 800a036:	bf00      	nop
 800a038:	40010000 	.word	0x40010000
 800a03c:	40010400 	.word	0x40010400

0800a040 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b086      	sub	sp, #24
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
 800a048:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	6a1b      	ldr	r3, [r3, #32]
 800a04e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	6a1b      	ldr	r3, [r3, #32]
 800a05a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	685b      	ldr	r3, [r3, #4]
 800a060:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	69db      	ldr	r3, [r3, #28]
 800a066:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a06e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	021b      	lsls	r3, r3, #8
 800a07c:	4313      	orrs	r3, r2
 800a07e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	691b      	ldr	r3, [r3, #16]
 800a08a:	031b      	lsls	r3, r3, #12
 800a08c:	4313      	orrs	r3, r2
 800a08e:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800a090:	693b      	ldr	r3, [r7, #16]
 800a092:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	031b      	lsls	r3, r3, #12
 800a09c:	4313      	orrs	r3, r2
 800a09e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	4a11      	ldr	r2, [pc, #68]	; (800a0e8 <OC4Config+0xa8>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d003      	beq.n	800a0b0 <OC4Config+0x70>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	4a10      	ldr	r2, [pc, #64]	; (800a0ec <OC4Config+0xac>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d107      	bne.n	800a0c0 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800a0b0:	697b      	ldr	r3, [r7, #20]
 800a0b2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	699b      	ldr	r3, [r3, #24]
 800a0ba:	019b      	lsls	r3, r3, #6
 800a0bc:	4313      	orrs	r3, r2
 800a0be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	697a      	ldr	r2, [r7, #20]
 800a0c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	68fa      	ldr	r2, [r7, #12]
 800a0ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	68db      	ldr	r3, [r3, #12]
 800a0d0:	4619      	mov	r1, r3
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f7ff fd6d 	bl	8009bb2 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	693a      	ldr	r2, [r7, #16]
 800a0dc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800a0de:	2300      	movs	r3, #0
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	3718      	adds	r7, #24
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}
 800a0e8:	40010000 	.word	0x40010000
 800a0ec:	40010400 	.word	0x40010400

0800a0f0 <LL_USART_IsEnabled>:
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b083      	sub	sp, #12
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	68db      	ldr	r3, [r3, #12]
 800a0fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a100:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a104:	bf0c      	ite	eq
 800a106:	2301      	moveq	r3, #1
 800a108:	2300      	movne	r3, #0
 800a10a:	b2db      	uxtb	r3, r3
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	370c      	adds	r7, #12
 800a110:	46bd      	mov	sp, r7
 800a112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a116:	4770      	bx	lr

0800a118 <LL_USART_SetStopBitsLength>:
{
 800a118:	b480      	push	{r7}
 800a11a:	b083      	sub	sp, #12
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
 800a120:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	691b      	ldr	r3, [r3, #16]
 800a126:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	431a      	orrs	r2, r3
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	611a      	str	r2, [r3, #16]
}
 800a132:	bf00      	nop
 800a134:	370c      	adds	r7, #12
 800a136:	46bd      	mov	sp, r7
 800a138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13c:	4770      	bx	lr

0800a13e <LL_USART_SetHWFlowCtrl>:
{
 800a13e:	b480      	push	{r7}
 800a140:	b083      	sub	sp, #12
 800a142:	af00      	add	r7, sp, #0
 800a144:	6078      	str	r0, [r7, #4]
 800a146:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	695b      	ldr	r3, [r3, #20]
 800a14c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	431a      	orrs	r2, r3
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	615a      	str	r2, [r3, #20]
}
 800a158:	bf00      	nop
 800a15a:	370c      	adds	r7, #12
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr

0800a164 <LL_USART_SetBaudRate>:
{
 800a164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a168:	b09f      	sub	sp, #124	; 0x7c
 800a16a:	af00      	add	r7, sp, #0
 800a16c:	6778      	str	r0, [r7, #116]	; 0x74
 800a16e:	6739      	str	r1, [r7, #112]	; 0x70
 800a170:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a172:	66bb      	str	r3, [r7, #104]	; 0x68
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800a174:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a176:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a17a:	f040 80bc 	bne.w	800a2f6 <LL_USART_SetBaudRate+0x192>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800a17e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a180:	461c      	mov	r4, r3
 800a182:	f04f 0500 	mov.w	r5, #0
 800a186:	4622      	mov	r2, r4
 800a188:	462b      	mov	r3, r5
 800a18a:	eb12 0a02 	adds.w	sl, r2, r2
 800a18e:	eb43 0b03 	adc.w	fp, r3, r3
 800a192:	4652      	mov	r2, sl
 800a194:	465b      	mov	r3, fp
 800a196:	1912      	adds	r2, r2, r4
 800a198:	eb45 0303 	adc.w	r3, r5, r3
 800a19c:	f04f 0000 	mov.w	r0, #0
 800a1a0:	f04f 0100 	mov.w	r1, #0
 800a1a4:	00d9      	lsls	r1, r3, #3
 800a1a6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a1aa:	00d0      	lsls	r0, r2, #3
 800a1ac:	4602      	mov	r2, r0
 800a1ae:	460b      	mov	r3, r1
 800a1b0:	1911      	adds	r1, r2, r4
 800a1b2:	6639      	str	r1, [r7, #96]	; 0x60
 800a1b4:	416b      	adcs	r3, r5
 800a1b6:	667b      	str	r3, [r7, #100]	; 0x64
 800a1b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a1ba:	461a      	mov	r2, r3
 800a1bc:	f04f 0300 	mov.w	r3, #0
 800a1c0:	1891      	adds	r1, r2, r2
 800a1c2:	6339      	str	r1, [r7, #48]	; 0x30
 800a1c4:	415b      	adcs	r3, r3
 800a1c6:	637b      	str	r3, [r7, #52]	; 0x34
 800a1c8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a1cc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800a1d0:	f7f6 fcea 	bl	8000ba8 <__aeabi_uldivmod>
 800a1d4:	4602      	mov	r2, r0
 800a1d6:	460b      	mov	r3, r1
 800a1d8:	4ba9      	ldr	r3, [pc, #676]	; (800a480 <LL_USART_SetBaudRate+0x31c>)
 800a1da:	fba3 2302 	umull	r2, r3, r3, r2
 800a1de:	095b      	lsrs	r3, r3, #5
 800a1e0:	b29b      	uxth	r3, r3
 800a1e2:	011b      	lsls	r3, r3, #4
 800a1e4:	b29e      	uxth	r6, r3
 800a1e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a1e8:	461c      	mov	r4, r3
 800a1ea:	f04f 0500 	mov.w	r5, #0
 800a1ee:	4622      	mov	r2, r4
 800a1f0:	462b      	mov	r3, r5
 800a1f2:	1891      	adds	r1, r2, r2
 800a1f4:	62b9      	str	r1, [r7, #40]	; 0x28
 800a1f6:	415b      	adcs	r3, r3
 800a1f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a1fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a1fe:	1912      	adds	r2, r2, r4
 800a200:	eb45 0303 	adc.w	r3, r5, r3
 800a204:	f04f 0000 	mov.w	r0, #0
 800a208:	f04f 0100 	mov.w	r1, #0
 800a20c:	00d9      	lsls	r1, r3, #3
 800a20e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a212:	00d0      	lsls	r0, r2, #3
 800a214:	4602      	mov	r2, r0
 800a216:	460b      	mov	r3, r1
 800a218:	1911      	adds	r1, r2, r4
 800a21a:	65b9      	str	r1, [r7, #88]	; 0x58
 800a21c:	416b      	adcs	r3, r5
 800a21e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a220:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a222:	461a      	mov	r2, r3
 800a224:	f04f 0300 	mov.w	r3, #0
 800a228:	1891      	adds	r1, r2, r2
 800a22a:	6239      	str	r1, [r7, #32]
 800a22c:	415b      	adcs	r3, r3
 800a22e:	627b      	str	r3, [r7, #36]	; 0x24
 800a230:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a234:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800a238:	f7f6 fcb6 	bl	8000ba8 <__aeabi_uldivmod>
 800a23c:	4602      	mov	r2, r0
 800a23e:	460b      	mov	r3, r1
 800a240:	4b8f      	ldr	r3, [pc, #572]	; (800a480 <LL_USART_SetBaudRate+0x31c>)
 800a242:	fba3 1302 	umull	r1, r3, r3, r2
 800a246:	095b      	lsrs	r3, r3, #5
 800a248:	2164      	movs	r1, #100	; 0x64
 800a24a:	fb01 f303 	mul.w	r3, r1, r3
 800a24e:	1ad3      	subs	r3, r2, r3
 800a250:	00db      	lsls	r3, r3, #3
 800a252:	3332      	adds	r3, #50	; 0x32
 800a254:	4a8a      	ldr	r2, [pc, #552]	; (800a480 <LL_USART_SetBaudRate+0x31c>)
 800a256:	fba2 2303 	umull	r2, r3, r2, r3
 800a25a:	095b      	lsrs	r3, r3, #5
 800a25c:	b29b      	uxth	r3, r3
 800a25e:	005b      	lsls	r3, r3, #1
 800a260:	b29b      	uxth	r3, r3
 800a262:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a266:	b29b      	uxth	r3, r3
 800a268:	4433      	add	r3, r6
 800a26a:	b29e      	uxth	r6, r3
 800a26c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a26e:	4618      	mov	r0, r3
 800a270:	f04f 0100 	mov.w	r1, #0
 800a274:	4602      	mov	r2, r0
 800a276:	460b      	mov	r3, r1
 800a278:	1894      	adds	r4, r2, r2
 800a27a:	61bc      	str	r4, [r7, #24]
 800a27c:	415b      	adcs	r3, r3
 800a27e:	61fb      	str	r3, [r7, #28]
 800a280:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a284:	1812      	adds	r2, r2, r0
 800a286:	eb41 0303 	adc.w	r3, r1, r3
 800a28a:	f04f 0400 	mov.w	r4, #0
 800a28e:	f04f 0500 	mov.w	r5, #0
 800a292:	00dd      	lsls	r5, r3, #3
 800a294:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a298:	00d4      	lsls	r4, r2, #3
 800a29a:	4622      	mov	r2, r4
 800a29c:	462b      	mov	r3, r5
 800a29e:	1814      	adds	r4, r2, r0
 800a2a0:	653c      	str	r4, [r7, #80]	; 0x50
 800a2a2:	414b      	adcs	r3, r1
 800a2a4:	657b      	str	r3, [r7, #84]	; 0x54
 800a2a6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a2a8:	461a      	mov	r2, r3
 800a2aa:	f04f 0300 	mov.w	r3, #0
 800a2ae:	1891      	adds	r1, r2, r2
 800a2b0:	6139      	str	r1, [r7, #16]
 800a2b2:	415b      	adcs	r3, r3
 800a2b4:	617b      	str	r3, [r7, #20]
 800a2b6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a2ba:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800a2be:	f7f6 fc73 	bl	8000ba8 <__aeabi_uldivmod>
 800a2c2:	4602      	mov	r2, r0
 800a2c4:	460b      	mov	r3, r1
 800a2c6:	4b6e      	ldr	r3, [pc, #440]	; (800a480 <LL_USART_SetBaudRate+0x31c>)
 800a2c8:	fba3 1302 	umull	r1, r3, r3, r2
 800a2cc:	095b      	lsrs	r3, r3, #5
 800a2ce:	2164      	movs	r1, #100	; 0x64
 800a2d0:	fb01 f303 	mul.w	r3, r1, r3
 800a2d4:	1ad3      	subs	r3, r2, r3
 800a2d6:	00db      	lsls	r3, r3, #3
 800a2d8:	3332      	adds	r3, #50	; 0x32
 800a2da:	4a69      	ldr	r2, [pc, #420]	; (800a480 <LL_USART_SetBaudRate+0x31c>)
 800a2dc:	fba2 2303 	umull	r2, r3, r2, r3
 800a2e0:	095b      	lsrs	r3, r3, #5
 800a2e2:	b29b      	uxth	r3, r3
 800a2e4:	f003 0307 	and.w	r3, r3, #7
 800a2e8:	b29b      	uxth	r3, r3
 800a2ea:	4433      	add	r3, r6
 800a2ec:	b29b      	uxth	r3, r3
 800a2ee:	461a      	mov	r2, r3
 800a2f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a2f2:	609a      	str	r2, [r3, #8]
}
 800a2f4:	e0be      	b.n	800a474 <LL_USART_SetBaudRate+0x310>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800a2f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a2f8:	461c      	mov	r4, r3
 800a2fa:	f04f 0500 	mov.w	r5, #0
 800a2fe:	4622      	mov	r2, r4
 800a300:	462b      	mov	r3, r5
 800a302:	eb12 0802 	adds.w	r8, r2, r2
 800a306:	eb43 0903 	adc.w	r9, r3, r3
 800a30a:	4642      	mov	r2, r8
 800a30c:	464b      	mov	r3, r9
 800a30e:	1912      	adds	r2, r2, r4
 800a310:	eb45 0303 	adc.w	r3, r5, r3
 800a314:	f04f 0000 	mov.w	r0, #0
 800a318:	f04f 0100 	mov.w	r1, #0
 800a31c:	00d9      	lsls	r1, r3, #3
 800a31e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a322:	00d0      	lsls	r0, r2, #3
 800a324:	4602      	mov	r2, r0
 800a326:	460b      	mov	r3, r1
 800a328:	1911      	adds	r1, r2, r4
 800a32a:	64b9      	str	r1, [r7, #72]	; 0x48
 800a32c:	416b      	adcs	r3, r5
 800a32e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a330:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a332:	4618      	mov	r0, r3
 800a334:	f04f 0100 	mov.w	r1, #0
 800a338:	f04f 0200 	mov.w	r2, #0
 800a33c:	f04f 0300 	mov.w	r3, #0
 800a340:	008b      	lsls	r3, r1, #2
 800a342:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a346:	0082      	lsls	r2, r0, #2
 800a348:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800a34c:	f7f6 fc2c 	bl	8000ba8 <__aeabi_uldivmod>
 800a350:	4602      	mov	r2, r0
 800a352:	460b      	mov	r3, r1
 800a354:	4b4a      	ldr	r3, [pc, #296]	; (800a480 <LL_USART_SetBaudRate+0x31c>)
 800a356:	fba3 2302 	umull	r2, r3, r3, r2
 800a35a:	095b      	lsrs	r3, r3, #5
 800a35c:	b29b      	uxth	r3, r3
 800a35e:	011b      	lsls	r3, r3, #4
 800a360:	b29e      	uxth	r6, r3
 800a362:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a364:	4618      	mov	r0, r3
 800a366:	f04f 0100 	mov.w	r1, #0
 800a36a:	4602      	mov	r2, r0
 800a36c:	460b      	mov	r3, r1
 800a36e:	1894      	adds	r4, r2, r2
 800a370:	60bc      	str	r4, [r7, #8]
 800a372:	415b      	adcs	r3, r3
 800a374:	60fb      	str	r3, [r7, #12]
 800a376:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a37a:	1812      	adds	r2, r2, r0
 800a37c:	eb41 0303 	adc.w	r3, r1, r3
 800a380:	f04f 0400 	mov.w	r4, #0
 800a384:	f04f 0500 	mov.w	r5, #0
 800a388:	00dd      	lsls	r5, r3, #3
 800a38a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a38e:	00d4      	lsls	r4, r2, #3
 800a390:	4622      	mov	r2, r4
 800a392:	462b      	mov	r3, r5
 800a394:	1814      	adds	r4, r2, r0
 800a396:	643c      	str	r4, [r7, #64]	; 0x40
 800a398:	414b      	adcs	r3, r1
 800a39a:	647b      	str	r3, [r7, #68]	; 0x44
 800a39c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f04f 0100 	mov.w	r1, #0
 800a3a4:	f04f 0200 	mov.w	r2, #0
 800a3a8:	f04f 0300 	mov.w	r3, #0
 800a3ac:	008b      	lsls	r3, r1, #2
 800a3ae:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a3b2:	0082      	lsls	r2, r0, #2
 800a3b4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800a3b8:	f7f6 fbf6 	bl	8000ba8 <__aeabi_uldivmod>
 800a3bc:	4602      	mov	r2, r0
 800a3be:	460b      	mov	r3, r1
 800a3c0:	4b2f      	ldr	r3, [pc, #188]	; (800a480 <LL_USART_SetBaudRate+0x31c>)
 800a3c2:	fba3 1302 	umull	r1, r3, r3, r2
 800a3c6:	095b      	lsrs	r3, r3, #5
 800a3c8:	2164      	movs	r1, #100	; 0x64
 800a3ca:	fb01 f303 	mul.w	r3, r1, r3
 800a3ce:	1ad3      	subs	r3, r2, r3
 800a3d0:	011b      	lsls	r3, r3, #4
 800a3d2:	3332      	adds	r3, #50	; 0x32
 800a3d4:	4a2a      	ldr	r2, [pc, #168]	; (800a480 <LL_USART_SetBaudRate+0x31c>)
 800a3d6:	fba2 2303 	umull	r2, r3, r2, r3
 800a3da:	095b      	lsrs	r3, r3, #5
 800a3dc:	b29b      	uxth	r3, r3
 800a3de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a3e2:	b29b      	uxth	r3, r3
 800a3e4:	4433      	add	r3, r6
 800a3e6:	b29e      	uxth	r6, r3
 800a3e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f04f 0100 	mov.w	r1, #0
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	460b      	mov	r3, r1
 800a3f4:	1894      	adds	r4, r2, r2
 800a3f6:	603c      	str	r4, [r7, #0]
 800a3f8:	415b      	adcs	r3, r3
 800a3fa:	607b      	str	r3, [r7, #4]
 800a3fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a400:	1812      	adds	r2, r2, r0
 800a402:	eb41 0303 	adc.w	r3, r1, r3
 800a406:	f04f 0400 	mov.w	r4, #0
 800a40a:	f04f 0500 	mov.w	r5, #0
 800a40e:	00dd      	lsls	r5, r3, #3
 800a410:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a414:	00d4      	lsls	r4, r2, #3
 800a416:	4622      	mov	r2, r4
 800a418:	462b      	mov	r3, r5
 800a41a:	1814      	adds	r4, r2, r0
 800a41c:	63bc      	str	r4, [r7, #56]	; 0x38
 800a41e:	414b      	adcs	r3, r1
 800a420:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a422:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a424:	4618      	mov	r0, r3
 800a426:	f04f 0100 	mov.w	r1, #0
 800a42a:	f04f 0200 	mov.w	r2, #0
 800a42e:	f04f 0300 	mov.w	r3, #0
 800a432:	008b      	lsls	r3, r1, #2
 800a434:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a438:	0082      	lsls	r2, r0, #2
 800a43a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a43e:	f7f6 fbb3 	bl	8000ba8 <__aeabi_uldivmod>
 800a442:	4602      	mov	r2, r0
 800a444:	460b      	mov	r3, r1
 800a446:	4b0e      	ldr	r3, [pc, #56]	; (800a480 <LL_USART_SetBaudRate+0x31c>)
 800a448:	fba3 1302 	umull	r1, r3, r3, r2
 800a44c:	095b      	lsrs	r3, r3, #5
 800a44e:	2164      	movs	r1, #100	; 0x64
 800a450:	fb01 f303 	mul.w	r3, r1, r3
 800a454:	1ad3      	subs	r3, r2, r3
 800a456:	011b      	lsls	r3, r3, #4
 800a458:	3332      	adds	r3, #50	; 0x32
 800a45a:	4a09      	ldr	r2, [pc, #36]	; (800a480 <LL_USART_SetBaudRate+0x31c>)
 800a45c:	fba2 2303 	umull	r2, r3, r2, r3
 800a460:	095b      	lsrs	r3, r3, #5
 800a462:	b29b      	uxth	r3, r3
 800a464:	f003 030f 	and.w	r3, r3, #15
 800a468:	b29b      	uxth	r3, r3
 800a46a:	4433      	add	r3, r6
 800a46c:	b29b      	uxth	r3, r3
 800a46e:	461a      	mov	r2, r3
 800a470:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a472:	609a      	str	r2, [r3, #8]
}
 800a474:	bf00      	nop
 800a476:	377c      	adds	r7, #124	; 0x7c
 800a478:	46bd      	mov	sp, r7
 800a47a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a47e:	bf00      	nop
 800a480:	51eb851f 	.word	0x51eb851f

0800a484 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b088      	sub	sp, #32
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
 800a48c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800a48e:	2301      	movs	r3, #1
 800a490:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800a492:	2300      	movs	r3, #0
 800a494:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f7ff fe2a 	bl	800a0f0 <LL_USART_IsEnabled>
 800a49c:	4603      	mov	r3, r0
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d15e      	bne.n	800a560 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	68db      	ldr	r3, [r3, #12]
 800a4a6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a4aa:	f023 030c 	bic.w	r3, r3, #12
 800a4ae:	683a      	ldr	r2, [r7, #0]
 800a4b0:	6851      	ldr	r1, [r2, #4]
 800a4b2:	683a      	ldr	r2, [r7, #0]
 800a4b4:	68d2      	ldr	r2, [r2, #12]
 800a4b6:	4311      	orrs	r1, r2
 800a4b8:	683a      	ldr	r2, [r7, #0]
 800a4ba:	6912      	ldr	r2, [r2, #16]
 800a4bc:	4311      	orrs	r1, r2
 800a4be:	683a      	ldr	r2, [r7, #0]
 800a4c0:	6992      	ldr	r2, [r2, #24]
 800a4c2:	430a      	orrs	r2, r1
 800a4c4:	431a      	orrs	r2, r3
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	689b      	ldr	r3, [r3, #8]
 800a4ce:	4619      	mov	r1, r3
 800a4d0:	6878      	ldr	r0, [r7, #4]
 800a4d2:	f7ff fe21 	bl	800a118 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	695b      	ldr	r3, [r3, #20]
 800a4da:	4619      	mov	r1, r3
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f7ff fe2e 	bl	800a13e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800a4e2:	f107 0308 	add.w	r3, r7, #8
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f7ff f9d0 	bl	800988c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	4a1f      	ldr	r2, [pc, #124]	; (800a56c <LL_USART_Init+0xe8>)
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	d102      	bne.n	800a4fa <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800a4f4:	697b      	ldr	r3, [r7, #20]
 800a4f6:	61bb      	str	r3, [r7, #24]
 800a4f8:	e021      	b.n	800a53e <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	4a1c      	ldr	r2, [pc, #112]	; (800a570 <LL_USART_Init+0xec>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d102      	bne.n	800a508 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800a502:	693b      	ldr	r3, [r7, #16]
 800a504:	61bb      	str	r3, [r7, #24]
 800a506:	e01a      	b.n	800a53e <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	4a1a      	ldr	r2, [pc, #104]	; (800a574 <LL_USART_Init+0xf0>)
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d102      	bne.n	800a516 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	61bb      	str	r3, [r7, #24]
 800a514:	e013      	b.n	800a53e <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	4a17      	ldr	r2, [pc, #92]	; (800a578 <LL_USART_Init+0xf4>)
 800a51a:	4293      	cmp	r3, r2
 800a51c:	d102      	bne.n	800a524 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800a51e:	697b      	ldr	r3, [r7, #20]
 800a520:	61bb      	str	r3, [r7, #24]
 800a522:	e00c      	b.n	800a53e <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	4a15      	ldr	r2, [pc, #84]	; (800a57c <LL_USART_Init+0xf8>)
 800a528:	4293      	cmp	r3, r2
 800a52a:	d102      	bne.n	800a532 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	61bb      	str	r3, [r7, #24]
 800a530:	e005      	b.n	800a53e <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	4a12      	ldr	r2, [pc, #72]	; (800a580 <LL_USART_Init+0xfc>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d101      	bne.n	800a53e <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800a53a:	693b      	ldr	r3, [r7, #16]
 800a53c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800a53e:	69bb      	ldr	r3, [r7, #24]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d00d      	beq.n	800a560 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d009      	beq.n	800a560 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 800a54c:	2300      	movs	r3, #0
 800a54e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	699a      	ldr	r2, [r3, #24]
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	69b9      	ldr	r1, [r7, #24]
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f7ff fe02 	bl	800a164 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800a560:	7ffb      	ldrb	r3, [r7, #31]
}
 800a562:	4618      	mov	r0, r3
 800a564:	3720      	adds	r7, #32
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}
 800a56a:	bf00      	nop
 800a56c:	40011000 	.word	0x40011000
 800a570:	40004400 	.word	0x40004400
 800a574:	40004800 	.word	0x40004800
 800a578:	40011400 	.word	0x40011400
 800a57c:	40004c00 	.word	0x40004c00
 800a580:	40005000 	.word	0x40005000

0800a584 <__errno>:
 800a584:	4b01      	ldr	r3, [pc, #4]	; (800a58c <__errno+0x8>)
 800a586:	6818      	ldr	r0, [r3, #0]
 800a588:	4770      	bx	lr
 800a58a:	bf00      	nop
 800a58c:	20000010 	.word	0x20000010

0800a590 <__libc_init_array>:
 800a590:	b570      	push	{r4, r5, r6, lr}
 800a592:	4d0d      	ldr	r5, [pc, #52]	; (800a5c8 <__libc_init_array+0x38>)
 800a594:	4c0d      	ldr	r4, [pc, #52]	; (800a5cc <__libc_init_array+0x3c>)
 800a596:	1b64      	subs	r4, r4, r5
 800a598:	10a4      	asrs	r4, r4, #2
 800a59a:	2600      	movs	r6, #0
 800a59c:	42a6      	cmp	r6, r4
 800a59e:	d109      	bne.n	800a5b4 <__libc_init_array+0x24>
 800a5a0:	4d0b      	ldr	r5, [pc, #44]	; (800a5d0 <__libc_init_array+0x40>)
 800a5a2:	4c0c      	ldr	r4, [pc, #48]	; (800a5d4 <__libc_init_array+0x44>)
 800a5a4:	f003 fc50 	bl	800de48 <_init>
 800a5a8:	1b64      	subs	r4, r4, r5
 800a5aa:	10a4      	asrs	r4, r4, #2
 800a5ac:	2600      	movs	r6, #0
 800a5ae:	42a6      	cmp	r6, r4
 800a5b0:	d105      	bne.n	800a5be <__libc_init_array+0x2e>
 800a5b2:	bd70      	pop	{r4, r5, r6, pc}
 800a5b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5b8:	4798      	blx	r3
 800a5ba:	3601      	adds	r6, #1
 800a5bc:	e7ee      	b.n	800a59c <__libc_init_array+0xc>
 800a5be:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5c2:	4798      	blx	r3
 800a5c4:	3601      	adds	r6, #1
 800a5c6:	e7f2      	b.n	800a5ae <__libc_init_array+0x1e>
 800a5c8:	0800e5d4 	.word	0x0800e5d4
 800a5cc:	0800e5d4 	.word	0x0800e5d4
 800a5d0:	0800e5d4 	.word	0x0800e5d4
 800a5d4:	0800e5d8 	.word	0x0800e5d8

0800a5d8 <memset>:
 800a5d8:	4402      	add	r2, r0
 800a5da:	4603      	mov	r3, r0
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d100      	bne.n	800a5e2 <memset+0xa>
 800a5e0:	4770      	bx	lr
 800a5e2:	f803 1b01 	strb.w	r1, [r3], #1
 800a5e6:	e7f9      	b.n	800a5dc <memset+0x4>

0800a5e8 <__cvt>:
 800a5e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a5ec:	ec55 4b10 	vmov	r4, r5, d0
 800a5f0:	2d00      	cmp	r5, #0
 800a5f2:	460e      	mov	r6, r1
 800a5f4:	4619      	mov	r1, r3
 800a5f6:	462b      	mov	r3, r5
 800a5f8:	bfbb      	ittet	lt
 800a5fa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a5fe:	461d      	movlt	r5, r3
 800a600:	2300      	movge	r3, #0
 800a602:	232d      	movlt	r3, #45	; 0x2d
 800a604:	700b      	strb	r3, [r1, #0]
 800a606:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a608:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a60c:	4691      	mov	r9, r2
 800a60e:	f023 0820 	bic.w	r8, r3, #32
 800a612:	bfbc      	itt	lt
 800a614:	4622      	movlt	r2, r4
 800a616:	4614      	movlt	r4, r2
 800a618:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a61c:	d005      	beq.n	800a62a <__cvt+0x42>
 800a61e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a622:	d100      	bne.n	800a626 <__cvt+0x3e>
 800a624:	3601      	adds	r6, #1
 800a626:	2102      	movs	r1, #2
 800a628:	e000      	b.n	800a62c <__cvt+0x44>
 800a62a:	2103      	movs	r1, #3
 800a62c:	ab03      	add	r3, sp, #12
 800a62e:	9301      	str	r3, [sp, #4]
 800a630:	ab02      	add	r3, sp, #8
 800a632:	9300      	str	r3, [sp, #0]
 800a634:	ec45 4b10 	vmov	d0, r4, r5
 800a638:	4653      	mov	r3, sl
 800a63a:	4632      	mov	r2, r6
 800a63c:	f000 fe18 	bl	800b270 <_dtoa_r>
 800a640:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a644:	4607      	mov	r7, r0
 800a646:	d102      	bne.n	800a64e <__cvt+0x66>
 800a648:	f019 0f01 	tst.w	r9, #1
 800a64c:	d022      	beq.n	800a694 <__cvt+0xac>
 800a64e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a652:	eb07 0906 	add.w	r9, r7, r6
 800a656:	d110      	bne.n	800a67a <__cvt+0x92>
 800a658:	783b      	ldrb	r3, [r7, #0]
 800a65a:	2b30      	cmp	r3, #48	; 0x30
 800a65c:	d10a      	bne.n	800a674 <__cvt+0x8c>
 800a65e:	2200      	movs	r2, #0
 800a660:	2300      	movs	r3, #0
 800a662:	4620      	mov	r0, r4
 800a664:	4629      	mov	r1, r5
 800a666:	f7f6 fa2f 	bl	8000ac8 <__aeabi_dcmpeq>
 800a66a:	b918      	cbnz	r0, 800a674 <__cvt+0x8c>
 800a66c:	f1c6 0601 	rsb	r6, r6, #1
 800a670:	f8ca 6000 	str.w	r6, [sl]
 800a674:	f8da 3000 	ldr.w	r3, [sl]
 800a678:	4499      	add	r9, r3
 800a67a:	2200      	movs	r2, #0
 800a67c:	2300      	movs	r3, #0
 800a67e:	4620      	mov	r0, r4
 800a680:	4629      	mov	r1, r5
 800a682:	f7f6 fa21 	bl	8000ac8 <__aeabi_dcmpeq>
 800a686:	b108      	cbz	r0, 800a68c <__cvt+0xa4>
 800a688:	f8cd 900c 	str.w	r9, [sp, #12]
 800a68c:	2230      	movs	r2, #48	; 0x30
 800a68e:	9b03      	ldr	r3, [sp, #12]
 800a690:	454b      	cmp	r3, r9
 800a692:	d307      	bcc.n	800a6a4 <__cvt+0xbc>
 800a694:	9b03      	ldr	r3, [sp, #12]
 800a696:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a698:	1bdb      	subs	r3, r3, r7
 800a69a:	4638      	mov	r0, r7
 800a69c:	6013      	str	r3, [r2, #0]
 800a69e:	b004      	add	sp, #16
 800a6a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6a4:	1c59      	adds	r1, r3, #1
 800a6a6:	9103      	str	r1, [sp, #12]
 800a6a8:	701a      	strb	r2, [r3, #0]
 800a6aa:	e7f0      	b.n	800a68e <__cvt+0xa6>

0800a6ac <__exponent>:
 800a6ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6ae:	4603      	mov	r3, r0
 800a6b0:	2900      	cmp	r1, #0
 800a6b2:	bfb8      	it	lt
 800a6b4:	4249      	neglt	r1, r1
 800a6b6:	f803 2b02 	strb.w	r2, [r3], #2
 800a6ba:	bfb4      	ite	lt
 800a6bc:	222d      	movlt	r2, #45	; 0x2d
 800a6be:	222b      	movge	r2, #43	; 0x2b
 800a6c0:	2909      	cmp	r1, #9
 800a6c2:	7042      	strb	r2, [r0, #1]
 800a6c4:	dd2a      	ble.n	800a71c <__exponent+0x70>
 800a6c6:	f10d 0407 	add.w	r4, sp, #7
 800a6ca:	46a4      	mov	ip, r4
 800a6cc:	270a      	movs	r7, #10
 800a6ce:	46a6      	mov	lr, r4
 800a6d0:	460a      	mov	r2, r1
 800a6d2:	fb91 f6f7 	sdiv	r6, r1, r7
 800a6d6:	fb07 1516 	mls	r5, r7, r6, r1
 800a6da:	3530      	adds	r5, #48	; 0x30
 800a6dc:	2a63      	cmp	r2, #99	; 0x63
 800a6de:	f104 34ff 	add.w	r4, r4, #4294967295
 800a6e2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a6e6:	4631      	mov	r1, r6
 800a6e8:	dcf1      	bgt.n	800a6ce <__exponent+0x22>
 800a6ea:	3130      	adds	r1, #48	; 0x30
 800a6ec:	f1ae 0502 	sub.w	r5, lr, #2
 800a6f0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a6f4:	1c44      	adds	r4, r0, #1
 800a6f6:	4629      	mov	r1, r5
 800a6f8:	4561      	cmp	r1, ip
 800a6fa:	d30a      	bcc.n	800a712 <__exponent+0x66>
 800a6fc:	f10d 0209 	add.w	r2, sp, #9
 800a700:	eba2 020e 	sub.w	r2, r2, lr
 800a704:	4565      	cmp	r5, ip
 800a706:	bf88      	it	hi
 800a708:	2200      	movhi	r2, #0
 800a70a:	4413      	add	r3, r2
 800a70c:	1a18      	subs	r0, r3, r0
 800a70e:	b003      	add	sp, #12
 800a710:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a712:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a716:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a71a:	e7ed      	b.n	800a6f8 <__exponent+0x4c>
 800a71c:	2330      	movs	r3, #48	; 0x30
 800a71e:	3130      	adds	r1, #48	; 0x30
 800a720:	7083      	strb	r3, [r0, #2]
 800a722:	70c1      	strb	r1, [r0, #3]
 800a724:	1d03      	adds	r3, r0, #4
 800a726:	e7f1      	b.n	800a70c <__exponent+0x60>

0800a728 <_printf_float>:
 800a728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a72c:	ed2d 8b02 	vpush	{d8}
 800a730:	b08d      	sub	sp, #52	; 0x34
 800a732:	460c      	mov	r4, r1
 800a734:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a738:	4616      	mov	r6, r2
 800a73a:	461f      	mov	r7, r3
 800a73c:	4605      	mov	r5, r0
 800a73e:	f001 fd3b 	bl	800c1b8 <_localeconv_r>
 800a742:	f8d0 a000 	ldr.w	sl, [r0]
 800a746:	4650      	mov	r0, sl
 800a748:	f7f5 fd42 	bl	80001d0 <strlen>
 800a74c:	2300      	movs	r3, #0
 800a74e:	930a      	str	r3, [sp, #40]	; 0x28
 800a750:	6823      	ldr	r3, [r4, #0]
 800a752:	9305      	str	r3, [sp, #20]
 800a754:	f8d8 3000 	ldr.w	r3, [r8]
 800a758:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a75c:	3307      	adds	r3, #7
 800a75e:	f023 0307 	bic.w	r3, r3, #7
 800a762:	f103 0208 	add.w	r2, r3, #8
 800a766:	f8c8 2000 	str.w	r2, [r8]
 800a76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a76e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a772:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a776:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a77a:	9307      	str	r3, [sp, #28]
 800a77c:	f8cd 8018 	str.w	r8, [sp, #24]
 800a780:	ee08 0a10 	vmov	s16, r0
 800a784:	4b9f      	ldr	r3, [pc, #636]	; (800aa04 <_printf_float+0x2dc>)
 800a786:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a78a:	f04f 32ff 	mov.w	r2, #4294967295
 800a78e:	f7f6 f9cd 	bl	8000b2c <__aeabi_dcmpun>
 800a792:	bb88      	cbnz	r0, 800a7f8 <_printf_float+0xd0>
 800a794:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a798:	4b9a      	ldr	r3, [pc, #616]	; (800aa04 <_printf_float+0x2dc>)
 800a79a:	f04f 32ff 	mov.w	r2, #4294967295
 800a79e:	f7f6 f9a7 	bl	8000af0 <__aeabi_dcmple>
 800a7a2:	bb48      	cbnz	r0, 800a7f8 <_printf_float+0xd0>
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	4640      	mov	r0, r8
 800a7aa:	4649      	mov	r1, r9
 800a7ac:	f7f6 f996 	bl	8000adc <__aeabi_dcmplt>
 800a7b0:	b110      	cbz	r0, 800a7b8 <_printf_float+0x90>
 800a7b2:	232d      	movs	r3, #45	; 0x2d
 800a7b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7b8:	4b93      	ldr	r3, [pc, #588]	; (800aa08 <_printf_float+0x2e0>)
 800a7ba:	4894      	ldr	r0, [pc, #592]	; (800aa0c <_printf_float+0x2e4>)
 800a7bc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a7c0:	bf94      	ite	ls
 800a7c2:	4698      	movls	r8, r3
 800a7c4:	4680      	movhi	r8, r0
 800a7c6:	2303      	movs	r3, #3
 800a7c8:	6123      	str	r3, [r4, #16]
 800a7ca:	9b05      	ldr	r3, [sp, #20]
 800a7cc:	f023 0204 	bic.w	r2, r3, #4
 800a7d0:	6022      	str	r2, [r4, #0]
 800a7d2:	f04f 0900 	mov.w	r9, #0
 800a7d6:	9700      	str	r7, [sp, #0]
 800a7d8:	4633      	mov	r3, r6
 800a7da:	aa0b      	add	r2, sp, #44	; 0x2c
 800a7dc:	4621      	mov	r1, r4
 800a7de:	4628      	mov	r0, r5
 800a7e0:	f000 f9d8 	bl	800ab94 <_printf_common>
 800a7e4:	3001      	adds	r0, #1
 800a7e6:	f040 8090 	bne.w	800a90a <_printf_float+0x1e2>
 800a7ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a7ee:	b00d      	add	sp, #52	; 0x34
 800a7f0:	ecbd 8b02 	vpop	{d8}
 800a7f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7f8:	4642      	mov	r2, r8
 800a7fa:	464b      	mov	r3, r9
 800a7fc:	4640      	mov	r0, r8
 800a7fe:	4649      	mov	r1, r9
 800a800:	f7f6 f994 	bl	8000b2c <__aeabi_dcmpun>
 800a804:	b140      	cbz	r0, 800a818 <_printf_float+0xf0>
 800a806:	464b      	mov	r3, r9
 800a808:	2b00      	cmp	r3, #0
 800a80a:	bfbc      	itt	lt
 800a80c:	232d      	movlt	r3, #45	; 0x2d
 800a80e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a812:	487f      	ldr	r0, [pc, #508]	; (800aa10 <_printf_float+0x2e8>)
 800a814:	4b7f      	ldr	r3, [pc, #508]	; (800aa14 <_printf_float+0x2ec>)
 800a816:	e7d1      	b.n	800a7bc <_printf_float+0x94>
 800a818:	6863      	ldr	r3, [r4, #4]
 800a81a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a81e:	9206      	str	r2, [sp, #24]
 800a820:	1c5a      	adds	r2, r3, #1
 800a822:	d13f      	bne.n	800a8a4 <_printf_float+0x17c>
 800a824:	2306      	movs	r3, #6
 800a826:	6063      	str	r3, [r4, #4]
 800a828:	9b05      	ldr	r3, [sp, #20]
 800a82a:	6861      	ldr	r1, [r4, #4]
 800a82c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a830:	2300      	movs	r3, #0
 800a832:	9303      	str	r3, [sp, #12]
 800a834:	ab0a      	add	r3, sp, #40	; 0x28
 800a836:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a83a:	ab09      	add	r3, sp, #36	; 0x24
 800a83c:	ec49 8b10 	vmov	d0, r8, r9
 800a840:	9300      	str	r3, [sp, #0]
 800a842:	6022      	str	r2, [r4, #0]
 800a844:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a848:	4628      	mov	r0, r5
 800a84a:	f7ff fecd 	bl	800a5e8 <__cvt>
 800a84e:	9b06      	ldr	r3, [sp, #24]
 800a850:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a852:	2b47      	cmp	r3, #71	; 0x47
 800a854:	4680      	mov	r8, r0
 800a856:	d108      	bne.n	800a86a <_printf_float+0x142>
 800a858:	1cc8      	adds	r0, r1, #3
 800a85a:	db02      	blt.n	800a862 <_printf_float+0x13a>
 800a85c:	6863      	ldr	r3, [r4, #4]
 800a85e:	4299      	cmp	r1, r3
 800a860:	dd41      	ble.n	800a8e6 <_printf_float+0x1be>
 800a862:	f1ab 0b02 	sub.w	fp, fp, #2
 800a866:	fa5f fb8b 	uxtb.w	fp, fp
 800a86a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a86e:	d820      	bhi.n	800a8b2 <_printf_float+0x18a>
 800a870:	3901      	subs	r1, #1
 800a872:	465a      	mov	r2, fp
 800a874:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a878:	9109      	str	r1, [sp, #36]	; 0x24
 800a87a:	f7ff ff17 	bl	800a6ac <__exponent>
 800a87e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a880:	1813      	adds	r3, r2, r0
 800a882:	2a01      	cmp	r2, #1
 800a884:	4681      	mov	r9, r0
 800a886:	6123      	str	r3, [r4, #16]
 800a888:	dc02      	bgt.n	800a890 <_printf_float+0x168>
 800a88a:	6822      	ldr	r2, [r4, #0]
 800a88c:	07d2      	lsls	r2, r2, #31
 800a88e:	d501      	bpl.n	800a894 <_printf_float+0x16c>
 800a890:	3301      	adds	r3, #1
 800a892:	6123      	str	r3, [r4, #16]
 800a894:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d09c      	beq.n	800a7d6 <_printf_float+0xae>
 800a89c:	232d      	movs	r3, #45	; 0x2d
 800a89e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a8a2:	e798      	b.n	800a7d6 <_printf_float+0xae>
 800a8a4:	9a06      	ldr	r2, [sp, #24]
 800a8a6:	2a47      	cmp	r2, #71	; 0x47
 800a8a8:	d1be      	bne.n	800a828 <_printf_float+0x100>
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d1bc      	bne.n	800a828 <_printf_float+0x100>
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	e7b9      	b.n	800a826 <_printf_float+0xfe>
 800a8b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a8b6:	d118      	bne.n	800a8ea <_printf_float+0x1c2>
 800a8b8:	2900      	cmp	r1, #0
 800a8ba:	6863      	ldr	r3, [r4, #4]
 800a8bc:	dd0b      	ble.n	800a8d6 <_printf_float+0x1ae>
 800a8be:	6121      	str	r1, [r4, #16]
 800a8c0:	b913      	cbnz	r3, 800a8c8 <_printf_float+0x1a0>
 800a8c2:	6822      	ldr	r2, [r4, #0]
 800a8c4:	07d0      	lsls	r0, r2, #31
 800a8c6:	d502      	bpl.n	800a8ce <_printf_float+0x1a6>
 800a8c8:	3301      	adds	r3, #1
 800a8ca:	440b      	add	r3, r1
 800a8cc:	6123      	str	r3, [r4, #16]
 800a8ce:	65a1      	str	r1, [r4, #88]	; 0x58
 800a8d0:	f04f 0900 	mov.w	r9, #0
 800a8d4:	e7de      	b.n	800a894 <_printf_float+0x16c>
 800a8d6:	b913      	cbnz	r3, 800a8de <_printf_float+0x1b6>
 800a8d8:	6822      	ldr	r2, [r4, #0]
 800a8da:	07d2      	lsls	r2, r2, #31
 800a8dc:	d501      	bpl.n	800a8e2 <_printf_float+0x1ba>
 800a8de:	3302      	adds	r3, #2
 800a8e0:	e7f4      	b.n	800a8cc <_printf_float+0x1a4>
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	e7f2      	b.n	800a8cc <_printf_float+0x1a4>
 800a8e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a8ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8ec:	4299      	cmp	r1, r3
 800a8ee:	db05      	blt.n	800a8fc <_printf_float+0x1d4>
 800a8f0:	6823      	ldr	r3, [r4, #0]
 800a8f2:	6121      	str	r1, [r4, #16]
 800a8f4:	07d8      	lsls	r0, r3, #31
 800a8f6:	d5ea      	bpl.n	800a8ce <_printf_float+0x1a6>
 800a8f8:	1c4b      	adds	r3, r1, #1
 800a8fa:	e7e7      	b.n	800a8cc <_printf_float+0x1a4>
 800a8fc:	2900      	cmp	r1, #0
 800a8fe:	bfd4      	ite	le
 800a900:	f1c1 0202 	rsble	r2, r1, #2
 800a904:	2201      	movgt	r2, #1
 800a906:	4413      	add	r3, r2
 800a908:	e7e0      	b.n	800a8cc <_printf_float+0x1a4>
 800a90a:	6823      	ldr	r3, [r4, #0]
 800a90c:	055a      	lsls	r2, r3, #21
 800a90e:	d407      	bmi.n	800a920 <_printf_float+0x1f8>
 800a910:	6923      	ldr	r3, [r4, #16]
 800a912:	4642      	mov	r2, r8
 800a914:	4631      	mov	r1, r6
 800a916:	4628      	mov	r0, r5
 800a918:	47b8      	blx	r7
 800a91a:	3001      	adds	r0, #1
 800a91c:	d12c      	bne.n	800a978 <_printf_float+0x250>
 800a91e:	e764      	b.n	800a7ea <_printf_float+0xc2>
 800a920:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a924:	f240 80e0 	bls.w	800aae8 <_printf_float+0x3c0>
 800a928:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a92c:	2200      	movs	r2, #0
 800a92e:	2300      	movs	r3, #0
 800a930:	f7f6 f8ca 	bl	8000ac8 <__aeabi_dcmpeq>
 800a934:	2800      	cmp	r0, #0
 800a936:	d034      	beq.n	800a9a2 <_printf_float+0x27a>
 800a938:	4a37      	ldr	r2, [pc, #220]	; (800aa18 <_printf_float+0x2f0>)
 800a93a:	2301      	movs	r3, #1
 800a93c:	4631      	mov	r1, r6
 800a93e:	4628      	mov	r0, r5
 800a940:	47b8      	blx	r7
 800a942:	3001      	adds	r0, #1
 800a944:	f43f af51 	beq.w	800a7ea <_printf_float+0xc2>
 800a948:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a94c:	429a      	cmp	r2, r3
 800a94e:	db02      	blt.n	800a956 <_printf_float+0x22e>
 800a950:	6823      	ldr	r3, [r4, #0]
 800a952:	07d8      	lsls	r0, r3, #31
 800a954:	d510      	bpl.n	800a978 <_printf_float+0x250>
 800a956:	ee18 3a10 	vmov	r3, s16
 800a95a:	4652      	mov	r2, sl
 800a95c:	4631      	mov	r1, r6
 800a95e:	4628      	mov	r0, r5
 800a960:	47b8      	blx	r7
 800a962:	3001      	adds	r0, #1
 800a964:	f43f af41 	beq.w	800a7ea <_printf_float+0xc2>
 800a968:	f04f 0800 	mov.w	r8, #0
 800a96c:	f104 091a 	add.w	r9, r4, #26
 800a970:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a972:	3b01      	subs	r3, #1
 800a974:	4543      	cmp	r3, r8
 800a976:	dc09      	bgt.n	800a98c <_printf_float+0x264>
 800a978:	6823      	ldr	r3, [r4, #0]
 800a97a:	079b      	lsls	r3, r3, #30
 800a97c:	f100 8105 	bmi.w	800ab8a <_printf_float+0x462>
 800a980:	68e0      	ldr	r0, [r4, #12]
 800a982:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a984:	4298      	cmp	r0, r3
 800a986:	bfb8      	it	lt
 800a988:	4618      	movlt	r0, r3
 800a98a:	e730      	b.n	800a7ee <_printf_float+0xc6>
 800a98c:	2301      	movs	r3, #1
 800a98e:	464a      	mov	r2, r9
 800a990:	4631      	mov	r1, r6
 800a992:	4628      	mov	r0, r5
 800a994:	47b8      	blx	r7
 800a996:	3001      	adds	r0, #1
 800a998:	f43f af27 	beq.w	800a7ea <_printf_float+0xc2>
 800a99c:	f108 0801 	add.w	r8, r8, #1
 800a9a0:	e7e6      	b.n	800a970 <_printf_float+0x248>
 800a9a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	dc39      	bgt.n	800aa1c <_printf_float+0x2f4>
 800a9a8:	4a1b      	ldr	r2, [pc, #108]	; (800aa18 <_printf_float+0x2f0>)
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	4631      	mov	r1, r6
 800a9ae:	4628      	mov	r0, r5
 800a9b0:	47b8      	blx	r7
 800a9b2:	3001      	adds	r0, #1
 800a9b4:	f43f af19 	beq.w	800a7ea <_printf_float+0xc2>
 800a9b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a9bc:	4313      	orrs	r3, r2
 800a9be:	d102      	bne.n	800a9c6 <_printf_float+0x29e>
 800a9c0:	6823      	ldr	r3, [r4, #0]
 800a9c2:	07d9      	lsls	r1, r3, #31
 800a9c4:	d5d8      	bpl.n	800a978 <_printf_float+0x250>
 800a9c6:	ee18 3a10 	vmov	r3, s16
 800a9ca:	4652      	mov	r2, sl
 800a9cc:	4631      	mov	r1, r6
 800a9ce:	4628      	mov	r0, r5
 800a9d0:	47b8      	blx	r7
 800a9d2:	3001      	adds	r0, #1
 800a9d4:	f43f af09 	beq.w	800a7ea <_printf_float+0xc2>
 800a9d8:	f04f 0900 	mov.w	r9, #0
 800a9dc:	f104 0a1a 	add.w	sl, r4, #26
 800a9e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9e2:	425b      	negs	r3, r3
 800a9e4:	454b      	cmp	r3, r9
 800a9e6:	dc01      	bgt.n	800a9ec <_printf_float+0x2c4>
 800a9e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9ea:	e792      	b.n	800a912 <_printf_float+0x1ea>
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	4652      	mov	r2, sl
 800a9f0:	4631      	mov	r1, r6
 800a9f2:	4628      	mov	r0, r5
 800a9f4:	47b8      	blx	r7
 800a9f6:	3001      	adds	r0, #1
 800a9f8:	f43f aef7 	beq.w	800a7ea <_printf_float+0xc2>
 800a9fc:	f109 0901 	add.w	r9, r9, #1
 800aa00:	e7ee      	b.n	800a9e0 <_printf_float+0x2b8>
 800aa02:	bf00      	nop
 800aa04:	7fefffff 	.word	0x7fefffff
 800aa08:	0800e198 	.word	0x0800e198
 800aa0c:	0800e19c 	.word	0x0800e19c
 800aa10:	0800e1a4 	.word	0x0800e1a4
 800aa14:	0800e1a0 	.word	0x0800e1a0
 800aa18:	0800e1a8 	.word	0x0800e1a8
 800aa1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aa20:	429a      	cmp	r2, r3
 800aa22:	bfa8      	it	ge
 800aa24:	461a      	movge	r2, r3
 800aa26:	2a00      	cmp	r2, #0
 800aa28:	4691      	mov	r9, r2
 800aa2a:	dc37      	bgt.n	800aa9c <_printf_float+0x374>
 800aa2c:	f04f 0b00 	mov.w	fp, #0
 800aa30:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aa34:	f104 021a 	add.w	r2, r4, #26
 800aa38:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aa3a:	9305      	str	r3, [sp, #20]
 800aa3c:	eba3 0309 	sub.w	r3, r3, r9
 800aa40:	455b      	cmp	r3, fp
 800aa42:	dc33      	bgt.n	800aaac <_printf_float+0x384>
 800aa44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aa48:	429a      	cmp	r2, r3
 800aa4a:	db3b      	blt.n	800aac4 <_printf_float+0x39c>
 800aa4c:	6823      	ldr	r3, [r4, #0]
 800aa4e:	07da      	lsls	r2, r3, #31
 800aa50:	d438      	bmi.n	800aac4 <_printf_float+0x39c>
 800aa52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa54:	9b05      	ldr	r3, [sp, #20]
 800aa56:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa58:	1ad3      	subs	r3, r2, r3
 800aa5a:	eba2 0901 	sub.w	r9, r2, r1
 800aa5e:	4599      	cmp	r9, r3
 800aa60:	bfa8      	it	ge
 800aa62:	4699      	movge	r9, r3
 800aa64:	f1b9 0f00 	cmp.w	r9, #0
 800aa68:	dc35      	bgt.n	800aad6 <_printf_float+0x3ae>
 800aa6a:	f04f 0800 	mov.w	r8, #0
 800aa6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aa72:	f104 0a1a 	add.w	sl, r4, #26
 800aa76:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aa7a:	1a9b      	subs	r3, r3, r2
 800aa7c:	eba3 0309 	sub.w	r3, r3, r9
 800aa80:	4543      	cmp	r3, r8
 800aa82:	f77f af79 	ble.w	800a978 <_printf_float+0x250>
 800aa86:	2301      	movs	r3, #1
 800aa88:	4652      	mov	r2, sl
 800aa8a:	4631      	mov	r1, r6
 800aa8c:	4628      	mov	r0, r5
 800aa8e:	47b8      	blx	r7
 800aa90:	3001      	adds	r0, #1
 800aa92:	f43f aeaa 	beq.w	800a7ea <_printf_float+0xc2>
 800aa96:	f108 0801 	add.w	r8, r8, #1
 800aa9a:	e7ec      	b.n	800aa76 <_printf_float+0x34e>
 800aa9c:	4613      	mov	r3, r2
 800aa9e:	4631      	mov	r1, r6
 800aaa0:	4642      	mov	r2, r8
 800aaa2:	4628      	mov	r0, r5
 800aaa4:	47b8      	blx	r7
 800aaa6:	3001      	adds	r0, #1
 800aaa8:	d1c0      	bne.n	800aa2c <_printf_float+0x304>
 800aaaa:	e69e      	b.n	800a7ea <_printf_float+0xc2>
 800aaac:	2301      	movs	r3, #1
 800aaae:	4631      	mov	r1, r6
 800aab0:	4628      	mov	r0, r5
 800aab2:	9205      	str	r2, [sp, #20]
 800aab4:	47b8      	blx	r7
 800aab6:	3001      	adds	r0, #1
 800aab8:	f43f ae97 	beq.w	800a7ea <_printf_float+0xc2>
 800aabc:	9a05      	ldr	r2, [sp, #20]
 800aabe:	f10b 0b01 	add.w	fp, fp, #1
 800aac2:	e7b9      	b.n	800aa38 <_printf_float+0x310>
 800aac4:	ee18 3a10 	vmov	r3, s16
 800aac8:	4652      	mov	r2, sl
 800aaca:	4631      	mov	r1, r6
 800aacc:	4628      	mov	r0, r5
 800aace:	47b8      	blx	r7
 800aad0:	3001      	adds	r0, #1
 800aad2:	d1be      	bne.n	800aa52 <_printf_float+0x32a>
 800aad4:	e689      	b.n	800a7ea <_printf_float+0xc2>
 800aad6:	9a05      	ldr	r2, [sp, #20]
 800aad8:	464b      	mov	r3, r9
 800aada:	4442      	add	r2, r8
 800aadc:	4631      	mov	r1, r6
 800aade:	4628      	mov	r0, r5
 800aae0:	47b8      	blx	r7
 800aae2:	3001      	adds	r0, #1
 800aae4:	d1c1      	bne.n	800aa6a <_printf_float+0x342>
 800aae6:	e680      	b.n	800a7ea <_printf_float+0xc2>
 800aae8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aaea:	2a01      	cmp	r2, #1
 800aaec:	dc01      	bgt.n	800aaf2 <_printf_float+0x3ca>
 800aaee:	07db      	lsls	r3, r3, #31
 800aaf0:	d538      	bpl.n	800ab64 <_printf_float+0x43c>
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	4642      	mov	r2, r8
 800aaf6:	4631      	mov	r1, r6
 800aaf8:	4628      	mov	r0, r5
 800aafa:	47b8      	blx	r7
 800aafc:	3001      	adds	r0, #1
 800aafe:	f43f ae74 	beq.w	800a7ea <_printf_float+0xc2>
 800ab02:	ee18 3a10 	vmov	r3, s16
 800ab06:	4652      	mov	r2, sl
 800ab08:	4631      	mov	r1, r6
 800ab0a:	4628      	mov	r0, r5
 800ab0c:	47b8      	blx	r7
 800ab0e:	3001      	adds	r0, #1
 800ab10:	f43f ae6b 	beq.w	800a7ea <_printf_float+0xc2>
 800ab14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ab18:	2200      	movs	r2, #0
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	f7f5 ffd4 	bl	8000ac8 <__aeabi_dcmpeq>
 800ab20:	b9d8      	cbnz	r0, 800ab5a <_printf_float+0x432>
 800ab22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab24:	f108 0201 	add.w	r2, r8, #1
 800ab28:	3b01      	subs	r3, #1
 800ab2a:	4631      	mov	r1, r6
 800ab2c:	4628      	mov	r0, r5
 800ab2e:	47b8      	blx	r7
 800ab30:	3001      	adds	r0, #1
 800ab32:	d10e      	bne.n	800ab52 <_printf_float+0x42a>
 800ab34:	e659      	b.n	800a7ea <_printf_float+0xc2>
 800ab36:	2301      	movs	r3, #1
 800ab38:	4652      	mov	r2, sl
 800ab3a:	4631      	mov	r1, r6
 800ab3c:	4628      	mov	r0, r5
 800ab3e:	47b8      	blx	r7
 800ab40:	3001      	adds	r0, #1
 800ab42:	f43f ae52 	beq.w	800a7ea <_printf_float+0xc2>
 800ab46:	f108 0801 	add.w	r8, r8, #1
 800ab4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab4c:	3b01      	subs	r3, #1
 800ab4e:	4543      	cmp	r3, r8
 800ab50:	dcf1      	bgt.n	800ab36 <_printf_float+0x40e>
 800ab52:	464b      	mov	r3, r9
 800ab54:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ab58:	e6dc      	b.n	800a914 <_printf_float+0x1ec>
 800ab5a:	f04f 0800 	mov.w	r8, #0
 800ab5e:	f104 0a1a 	add.w	sl, r4, #26
 800ab62:	e7f2      	b.n	800ab4a <_printf_float+0x422>
 800ab64:	2301      	movs	r3, #1
 800ab66:	4642      	mov	r2, r8
 800ab68:	e7df      	b.n	800ab2a <_printf_float+0x402>
 800ab6a:	2301      	movs	r3, #1
 800ab6c:	464a      	mov	r2, r9
 800ab6e:	4631      	mov	r1, r6
 800ab70:	4628      	mov	r0, r5
 800ab72:	47b8      	blx	r7
 800ab74:	3001      	adds	r0, #1
 800ab76:	f43f ae38 	beq.w	800a7ea <_printf_float+0xc2>
 800ab7a:	f108 0801 	add.w	r8, r8, #1
 800ab7e:	68e3      	ldr	r3, [r4, #12]
 800ab80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab82:	1a5b      	subs	r3, r3, r1
 800ab84:	4543      	cmp	r3, r8
 800ab86:	dcf0      	bgt.n	800ab6a <_printf_float+0x442>
 800ab88:	e6fa      	b.n	800a980 <_printf_float+0x258>
 800ab8a:	f04f 0800 	mov.w	r8, #0
 800ab8e:	f104 0919 	add.w	r9, r4, #25
 800ab92:	e7f4      	b.n	800ab7e <_printf_float+0x456>

0800ab94 <_printf_common>:
 800ab94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab98:	4616      	mov	r6, r2
 800ab9a:	4699      	mov	r9, r3
 800ab9c:	688a      	ldr	r2, [r1, #8]
 800ab9e:	690b      	ldr	r3, [r1, #16]
 800aba0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aba4:	4293      	cmp	r3, r2
 800aba6:	bfb8      	it	lt
 800aba8:	4613      	movlt	r3, r2
 800abaa:	6033      	str	r3, [r6, #0]
 800abac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800abb0:	4607      	mov	r7, r0
 800abb2:	460c      	mov	r4, r1
 800abb4:	b10a      	cbz	r2, 800abba <_printf_common+0x26>
 800abb6:	3301      	adds	r3, #1
 800abb8:	6033      	str	r3, [r6, #0]
 800abba:	6823      	ldr	r3, [r4, #0]
 800abbc:	0699      	lsls	r1, r3, #26
 800abbe:	bf42      	ittt	mi
 800abc0:	6833      	ldrmi	r3, [r6, #0]
 800abc2:	3302      	addmi	r3, #2
 800abc4:	6033      	strmi	r3, [r6, #0]
 800abc6:	6825      	ldr	r5, [r4, #0]
 800abc8:	f015 0506 	ands.w	r5, r5, #6
 800abcc:	d106      	bne.n	800abdc <_printf_common+0x48>
 800abce:	f104 0a19 	add.w	sl, r4, #25
 800abd2:	68e3      	ldr	r3, [r4, #12]
 800abd4:	6832      	ldr	r2, [r6, #0]
 800abd6:	1a9b      	subs	r3, r3, r2
 800abd8:	42ab      	cmp	r3, r5
 800abda:	dc26      	bgt.n	800ac2a <_printf_common+0x96>
 800abdc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800abe0:	1e13      	subs	r3, r2, #0
 800abe2:	6822      	ldr	r2, [r4, #0]
 800abe4:	bf18      	it	ne
 800abe6:	2301      	movne	r3, #1
 800abe8:	0692      	lsls	r2, r2, #26
 800abea:	d42b      	bmi.n	800ac44 <_printf_common+0xb0>
 800abec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800abf0:	4649      	mov	r1, r9
 800abf2:	4638      	mov	r0, r7
 800abf4:	47c0      	blx	r8
 800abf6:	3001      	adds	r0, #1
 800abf8:	d01e      	beq.n	800ac38 <_printf_common+0xa4>
 800abfa:	6823      	ldr	r3, [r4, #0]
 800abfc:	68e5      	ldr	r5, [r4, #12]
 800abfe:	6832      	ldr	r2, [r6, #0]
 800ac00:	f003 0306 	and.w	r3, r3, #6
 800ac04:	2b04      	cmp	r3, #4
 800ac06:	bf08      	it	eq
 800ac08:	1aad      	subeq	r5, r5, r2
 800ac0a:	68a3      	ldr	r3, [r4, #8]
 800ac0c:	6922      	ldr	r2, [r4, #16]
 800ac0e:	bf0c      	ite	eq
 800ac10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac14:	2500      	movne	r5, #0
 800ac16:	4293      	cmp	r3, r2
 800ac18:	bfc4      	itt	gt
 800ac1a:	1a9b      	subgt	r3, r3, r2
 800ac1c:	18ed      	addgt	r5, r5, r3
 800ac1e:	2600      	movs	r6, #0
 800ac20:	341a      	adds	r4, #26
 800ac22:	42b5      	cmp	r5, r6
 800ac24:	d11a      	bne.n	800ac5c <_printf_common+0xc8>
 800ac26:	2000      	movs	r0, #0
 800ac28:	e008      	b.n	800ac3c <_printf_common+0xa8>
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	4652      	mov	r2, sl
 800ac2e:	4649      	mov	r1, r9
 800ac30:	4638      	mov	r0, r7
 800ac32:	47c0      	blx	r8
 800ac34:	3001      	adds	r0, #1
 800ac36:	d103      	bne.n	800ac40 <_printf_common+0xac>
 800ac38:	f04f 30ff 	mov.w	r0, #4294967295
 800ac3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac40:	3501      	adds	r5, #1
 800ac42:	e7c6      	b.n	800abd2 <_printf_common+0x3e>
 800ac44:	18e1      	adds	r1, r4, r3
 800ac46:	1c5a      	adds	r2, r3, #1
 800ac48:	2030      	movs	r0, #48	; 0x30
 800ac4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ac4e:	4422      	add	r2, r4
 800ac50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ac54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ac58:	3302      	adds	r3, #2
 800ac5a:	e7c7      	b.n	800abec <_printf_common+0x58>
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	4622      	mov	r2, r4
 800ac60:	4649      	mov	r1, r9
 800ac62:	4638      	mov	r0, r7
 800ac64:	47c0      	blx	r8
 800ac66:	3001      	adds	r0, #1
 800ac68:	d0e6      	beq.n	800ac38 <_printf_common+0xa4>
 800ac6a:	3601      	adds	r6, #1
 800ac6c:	e7d9      	b.n	800ac22 <_printf_common+0x8e>
	...

0800ac70 <_printf_i>:
 800ac70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac74:	460c      	mov	r4, r1
 800ac76:	4691      	mov	r9, r2
 800ac78:	7e27      	ldrb	r7, [r4, #24]
 800ac7a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ac7c:	2f78      	cmp	r7, #120	; 0x78
 800ac7e:	4680      	mov	r8, r0
 800ac80:	469a      	mov	sl, r3
 800ac82:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ac86:	d807      	bhi.n	800ac98 <_printf_i+0x28>
 800ac88:	2f62      	cmp	r7, #98	; 0x62
 800ac8a:	d80a      	bhi.n	800aca2 <_printf_i+0x32>
 800ac8c:	2f00      	cmp	r7, #0
 800ac8e:	f000 80d8 	beq.w	800ae42 <_printf_i+0x1d2>
 800ac92:	2f58      	cmp	r7, #88	; 0x58
 800ac94:	f000 80a3 	beq.w	800adde <_printf_i+0x16e>
 800ac98:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ac9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800aca0:	e03a      	b.n	800ad18 <_printf_i+0xa8>
 800aca2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800aca6:	2b15      	cmp	r3, #21
 800aca8:	d8f6      	bhi.n	800ac98 <_printf_i+0x28>
 800acaa:	a001      	add	r0, pc, #4	; (adr r0, 800acb0 <_printf_i+0x40>)
 800acac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800acb0:	0800ad09 	.word	0x0800ad09
 800acb4:	0800ad1d 	.word	0x0800ad1d
 800acb8:	0800ac99 	.word	0x0800ac99
 800acbc:	0800ac99 	.word	0x0800ac99
 800acc0:	0800ac99 	.word	0x0800ac99
 800acc4:	0800ac99 	.word	0x0800ac99
 800acc8:	0800ad1d 	.word	0x0800ad1d
 800accc:	0800ac99 	.word	0x0800ac99
 800acd0:	0800ac99 	.word	0x0800ac99
 800acd4:	0800ac99 	.word	0x0800ac99
 800acd8:	0800ac99 	.word	0x0800ac99
 800acdc:	0800ae29 	.word	0x0800ae29
 800ace0:	0800ad4d 	.word	0x0800ad4d
 800ace4:	0800ae0b 	.word	0x0800ae0b
 800ace8:	0800ac99 	.word	0x0800ac99
 800acec:	0800ac99 	.word	0x0800ac99
 800acf0:	0800ae4b 	.word	0x0800ae4b
 800acf4:	0800ac99 	.word	0x0800ac99
 800acf8:	0800ad4d 	.word	0x0800ad4d
 800acfc:	0800ac99 	.word	0x0800ac99
 800ad00:	0800ac99 	.word	0x0800ac99
 800ad04:	0800ae13 	.word	0x0800ae13
 800ad08:	680b      	ldr	r3, [r1, #0]
 800ad0a:	1d1a      	adds	r2, r3, #4
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	600a      	str	r2, [r1, #0]
 800ad10:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ad14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ad18:	2301      	movs	r3, #1
 800ad1a:	e0a3      	b.n	800ae64 <_printf_i+0x1f4>
 800ad1c:	6825      	ldr	r5, [r4, #0]
 800ad1e:	6808      	ldr	r0, [r1, #0]
 800ad20:	062e      	lsls	r6, r5, #24
 800ad22:	f100 0304 	add.w	r3, r0, #4
 800ad26:	d50a      	bpl.n	800ad3e <_printf_i+0xce>
 800ad28:	6805      	ldr	r5, [r0, #0]
 800ad2a:	600b      	str	r3, [r1, #0]
 800ad2c:	2d00      	cmp	r5, #0
 800ad2e:	da03      	bge.n	800ad38 <_printf_i+0xc8>
 800ad30:	232d      	movs	r3, #45	; 0x2d
 800ad32:	426d      	negs	r5, r5
 800ad34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad38:	485e      	ldr	r0, [pc, #376]	; (800aeb4 <_printf_i+0x244>)
 800ad3a:	230a      	movs	r3, #10
 800ad3c:	e019      	b.n	800ad72 <_printf_i+0x102>
 800ad3e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800ad42:	6805      	ldr	r5, [r0, #0]
 800ad44:	600b      	str	r3, [r1, #0]
 800ad46:	bf18      	it	ne
 800ad48:	b22d      	sxthne	r5, r5
 800ad4a:	e7ef      	b.n	800ad2c <_printf_i+0xbc>
 800ad4c:	680b      	ldr	r3, [r1, #0]
 800ad4e:	6825      	ldr	r5, [r4, #0]
 800ad50:	1d18      	adds	r0, r3, #4
 800ad52:	6008      	str	r0, [r1, #0]
 800ad54:	0628      	lsls	r0, r5, #24
 800ad56:	d501      	bpl.n	800ad5c <_printf_i+0xec>
 800ad58:	681d      	ldr	r5, [r3, #0]
 800ad5a:	e002      	b.n	800ad62 <_printf_i+0xf2>
 800ad5c:	0669      	lsls	r1, r5, #25
 800ad5e:	d5fb      	bpl.n	800ad58 <_printf_i+0xe8>
 800ad60:	881d      	ldrh	r5, [r3, #0]
 800ad62:	4854      	ldr	r0, [pc, #336]	; (800aeb4 <_printf_i+0x244>)
 800ad64:	2f6f      	cmp	r7, #111	; 0x6f
 800ad66:	bf0c      	ite	eq
 800ad68:	2308      	moveq	r3, #8
 800ad6a:	230a      	movne	r3, #10
 800ad6c:	2100      	movs	r1, #0
 800ad6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ad72:	6866      	ldr	r6, [r4, #4]
 800ad74:	60a6      	str	r6, [r4, #8]
 800ad76:	2e00      	cmp	r6, #0
 800ad78:	bfa2      	ittt	ge
 800ad7a:	6821      	ldrge	r1, [r4, #0]
 800ad7c:	f021 0104 	bicge.w	r1, r1, #4
 800ad80:	6021      	strge	r1, [r4, #0]
 800ad82:	b90d      	cbnz	r5, 800ad88 <_printf_i+0x118>
 800ad84:	2e00      	cmp	r6, #0
 800ad86:	d04d      	beq.n	800ae24 <_printf_i+0x1b4>
 800ad88:	4616      	mov	r6, r2
 800ad8a:	fbb5 f1f3 	udiv	r1, r5, r3
 800ad8e:	fb03 5711 	mls	r7, r3, r1, r5
 800ad92:	5dc7      	ldrb	r7, [r0, r7]
 800ad94:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ad98:	462f      	mov	r7, r5
 800ad9a:	42bb      	cmp	r3, r7
 800ad9c:	460d      	mov	r5, r1
 800ad9e:	d9f4      	bls.n	800ad8a <_printf_i+0x11a>
 800ada0:	2b08      	cmp	r3, #8
 800ada2:	d10b      	bne.n	800adbc <_printf_i+0x14c>
 800ada4:	6823      	ldr	r3, [r4, #0]
 800ada6:	07df      	lsls	r7, r3, #31
 800ada8:	d508      	bpl.n	800adbc <_printf_i+0x14c>
 800adaa:	6923      	ldr	r3, [r4, #16]
 800adac:	6861      	ldr	r1, [r4, #4]
 800adae:	4299      	cmp	r1, r3
 800adb0:	bfde      	ittt	le
 800adb2:	2330      	movle	r3, #48	; 0x30
 800adb4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800adb8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800adbc:	1b92      	subs	r2, r2, r6
 800adbe:	6122      	str	r2, [r4, #16]
 800adc0:	f8cd a000 	str.w	sl, [sp]
 800adc4:	464b      	mov	r3, r9
 800adc6:	aa03      	add	r2, sp, #12
 800adc8:	4621      	mov	r1, r4
 800adca:	4640      	mov	r0, r8
 800adcc:	f7ff fee2 	bl	800ab94 <_printf_common>
 800add0:	3001      	adds	r0, #1
 800add2:	d14c      	bne.n	800ae6e <_printf_i+0x1fe>
 800add4:	f04f 30ff 	mov.w	r0, #4294967295
 800add8:	b004      	add	sp, #16
 800adda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adde:	4835      	ldr	r0, [pc, #212]	; (800aeb4 <_printf_i+0x244>)
 800ade0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ade4:	6823      	ldr	r3, [r4, #0]
 800ade6:	680e      	ldr	r6, [r1, #0]
 800ade8:	061f      	lsls	r7, r3, #24
 800adea:	f856 5b04 	ldr.w	r5, [r6], #4
 800adee:	600e      	str	r6, [r1, #0]
 800adf0:	d514      	bpl.n	800ae1c <_printf_i+0x1ac>
 800adf2:	07d9      	lsls	r1, r3, #31
 800adf4:	bf44      	itt	mi
 800adf6:	f043 0320 	orrmi.w	r3, r3, #32
 800adfa:	6023      	strmi	r3, [r4, #0]
 800adfc:	b91d      	cbnz	r5, 800ae06 <_printf_i+0x196>
 800adfe:	6823      	ldr	r3, [r4, #0]
 800ae00:	f023 0320 	bic.w	r3, r3, #32
 800ae04:	6023      	str	r3, [r4, #0]
 800ae06:	2310      	movs	r3, #16
 800ae08:	e7b0      	b.n	800ad6c <_printf_i+0xfc>
 800ae0a:	6823      	ldr	r3, [r4, #0]
 800ae0c:	f043 0320 	orr.w	r3, r3, #32
 800ae10:	6023      	str	r3, [r4, #0]
 800ae12:	2378      	movs	r3, #120	; 0x78
 800ae14:	4828      	ldr	r0, [pc, #160]	; (800aeb8 <_printf_i+0x248>)
 800ae16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ae1a:	e7e3      	b.n	800ade4 <_printf_i+0x174>
 800ae1c:	065e      	lsls	r6, r3, #25
 800ae1e:	bf48      	it	mi
 800ae20:	b2ad      	uxthmi	r5, r5
 800ae22:	e7e6      	b.n	800adf2 <_printf_i+0x182>
 800ae24:	4616      	mov	r6, r2
 800ae26:	e7bb      	b.n	800ada0 <_printf_i+0x130>
 800ae28:	680b      	ldr	r3, [r1, #0]
 800ae2a:	6826      	ldr	r6, [r4, #0]
 800ae2c:	6960      	ldr	r0, [r4, #20]
 800ae2e:	1d1d      	adds	r5, r3, #4
 800ae30:	600d      	str	r5, [r1, #0]
 800ae32:	0635      	lsls	r5, r6, #24
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	d501      	bpl.n	800ae3c <_printf_i+0x1cc>
 800ae38:	6018      	str	r0, [r3, #0]
 800ae3a:	e002      	b.n	800ae42 <_printf_i+0x1d2>
 800ae3c:	0671      	lsls	r1, r6, #25
 800ae3e:	d5fb      	bpl.n	800ae38 <_printf_i+0x1c8>
 800ae40:	8018      	strh	r0, [r3, #0]
 800ae42:	2300      	movs	r3, #0
 800ae44:	6123      	str	r3, [r4, #16]
 800ae46:	4616      	mov	r6, r2
 800ae48:	e7ba      	b.n	800adc0 <_printf_i+0x150>
 800ae4a:	680b      	ldr	r3, [r1, #0]
 800ae4c:	1d1a      	adds	r2, r3, #4
 800ae4e:	600a      	str	r2, [r1, #0]
 800ae50:	681e      	ldr	r6, [r3, #0]
 800ae52:	6862      	ldr	r2, [r4, #4]
 800ae54:	2100      	movs	r1, #0
 800ae56:	4630      	mov	r0, r6
 800ae58:	f7f5 f9c2 	bl	80001e0 <memchr>
 800ae5c:	b108      	cbz	r0, 800ae62 <_printf_i+0x1f2>
 800ae5e:	1b80      	subs	r0, r0, r6
 800ae60:	6060      	str	r0, [r4, #4]
 800ae62:	6863      	ldr	r3, [r4, #4]
 800ae64:	6123      	str	r3, [r4, #16]
 800ae66:	2300      	movs	r3, #0
 800ae68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae6c:	e7a8      	b.n	800adc0 <_printf_i+0x150>
 800ae6e:	6923      	ldr	r3, [r4, #16]
 800ae70:	4632      	mov	r2, r6
 800ae72:	4649      	mov	r1, r9
 800ae74:	4640      	mov	r0, r8
 800ae76:	47d0      	blx	sl
 800ae78:	3001      	adds	r0, #1
 800ae7a:	d0ab      	beq.n	800add4 <_printf_i+0x164>
 800ae7c:	6823      	ldr	r3, [r4, #0]
 800ae7e:	079b      	lsls	r3, r3, #30
 800ae80:	d413      	bmi.n	800aeaa <_printf_i+0x23a>
 800ae82:	68e0      	ldr	r0, [r4, #12]
 800ae84:	9b03      	ldr	r3, [sp, #12]
 800ae86:	4298      	cmp	r0, r3
 800ae88:	bfb8      	it	lt
 800ae8a:	4618      	movlt	r0, r3
 800ae8c:	e7a4      	b.n	800add8 <_printf_i+0x168>
 800ae8e:	2301      	movs	r3, #1
 800ae90:	4632      	mov	r2, r6
 800ae92:	4649      	mov	r1, r9
 800ae94:	4640      	mov	r0, r8
 800ae96:	47d0      	blx	sl
 800ae98:	3001      	adds	r0, #1
 800ae9a:	d09b      	beq.n	800add4 <_printf_i+0x164>
 800ae9c:	3501      	adds	r5, #1
 800ae9e:	68e3      	ldr	r3, [r4, #12]
 800aea0:	9903      	ldr	r1, [sp, #12]
 800aea2:	1a5b      	subs	r3, r3, r1
 800aea4:	42ab      	cmp	r3, r5
 800aea6:	dcf2      	bgt.n	800ae8e <_printf_i+0x21e>
 800aea8:	e7eb      	b.n	800ae82 <_printf_i+0x212>
 800aeaa:	2500      	movs	r5, #0
 800aeac:	f104 0619 	add.w	r6, r4, #25
 800aeb0:	e7f5      	b.n	800ae9e <_printf_i+0x22e>
 800aeb2:	bf00      	nop
 800aeb4:	0800e1aa 	.word	0x0800e1aa
 800aeb8:	0800e1bb 	.word	0x0800e1bb

0800aebc <iprintf>:
 800aebc:	b40f      	push	{r0, r1, r2, r3}
 800aebe:	4b0a      	ldr	r3, [pc, #40]	; (800aee8 <iprintf+0x2c>)
 800aec0:	b513      	push	{r0, r1, r4, lr}
 800aec2:	681c      	ldr	r4, [r3, #0]
 800aec4:	b124      	cbz	r4, 800aed0 <iprintf+0x14>
 800aec6:	69a3      	ldr	r3, [r4, #24]
 800aec8:	b913      	cbnz	r3, 800aed0 <iprintf+0x14>
 800aeca:	4620      	mov	r0, r4
 800aecc:	f001 f8d6 	bl	800c07c <__sinit>
 800aed0:	ab05      	add	r3, sp, #20
 800aed2:	9a04      	ldr	r2, [sp, #16]
 800aed4:	68a1      	ldr	r1, [r4, #8]
 800aed6:	9301      	str	r3, [sp, #4]
 800aed8:	4620      	mov	r0, r4
 800aeda:	f001 fe51 	bl	800cb80 <_vfiprintf_r>
 800aede:	b002      	add	sp, #8
 800aee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aee4:	b004      	add	sp, #16
 800aee6:	4770      	bx	lr
 800aee8:	20000010 	.word	0x20000010

0800aeec <_puts_r>:
 800aeec:	b570      	push	{r4, r5, r6, lr}
 800aeee:	460e      	mov	r6, r1
 800aef0:	4605      	mov	r5, r0
 800aef2:	b118      	cbz	r0, 800aefc <_puts_r+0x10>
 800aef4:	6983      	ldr	r3, [r0, #24]
 800aef6:	b90b      	cbnz	r3, 800aefc <_puts_r+0x10>
 800aef8:	f001 f8c0 	bl	800c07c <__sinit>
 800aefc:	69ab      	ldr	r3, [r5, #24]
 800aefe:	68ac      	ldr	r4, [r5, #8]
 800af00:	b913      	cbnz	r3, 800af08 <_puts_r+0x1c>
 800af02:	4628      	mov	r0, r5
 800af04:	f001 f8ba 	bl	800c07c <__sinit>
 800af08:	4b2c      	ldr	r3, [pc, #176]	; (800afbc <_puts_r+0xd0>)
 800af0a:	429c      	cmp	r4, r3
 800af0c:	d120      	bne.n	800af50 <_puts_r+0x64>
 800af0e:	686c      	ldr	r4, [r5, #4]
 800af10:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af12:	07db      	lsls	r3, r3, #31
 800af14:	d405      	bmi.n	800af22 <_puts_r+0x36>
 800af16:	89a3      	ldrh	r3, [r4, #12]
 800af18:	0598      	lsls	r0, r3, #22
 800af1a:	d402      	bmi.n	800af22 <_puts_r+0x36>
 800af1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af1e:	f001 f950 	bl	800c1c2 <__retarget_lock_acquire_recursive>
 800af22:	89a3      	ldrh	r3, [r4, #12]
 800af24:	0719      	lsls	r1, r3, #28
 800af26:	d51d      	bpl.n	800af64 <_puts_r+0x78>
 800af28:	6923      	ldr	r3, [r4, #16]
 800af2a:	b1db      	cbz	r3, 800af64 <_puts_r+0x78>
 800af2c:	3e01      	subs	r6, #1
 800af2e:	68a3      	ldr	r3, [r4, #8]
 800af30:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800af34:	3b01      	subs	r3, #1
 800af36:	60a3      	str	r3, [r4, #8]
 800af38:	bb39      	cbnz	r1, 800af8a <_puts_r+0x9e>
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	da38      	bge.n	800afb0 <_puts_r+0xc4>
 800af3e:	4622      	mov	r2, r4
 800af40:	210a      	movs	r1, #10
 800af42:	4628      	mov	r0, r5
 800af44:	f000 f848 	bl	800afd8 <__swbuf_r>
 800af48:	3001      	adds	r0, #1
 800af4a:	d011      	beq.n	800af70 <_puts_r+0x84>
 800af4c:	250a      	movs	r5, #10
 800af4e:	e011      	b.n	800af74 <_puts_r+0x88>
 800af50:	4b1b      	ldr	r3, [pc, #108]	; (800afc0 <_puts_r+0xd4>)
 800af52:	429c      	cmp	r4, r3
 800af54:	d101      	bne.n	800af5a <_puts_r+0x6e>
 800af56:	68ac      	ldr	r4, [r5, #8]
 800af58:	e7da      	b.n	800af10 <_puts_r+0x24>
 800af5a:	4b1a      	ldr	r3, [pc, #104]	; (800afc4 <_puts_r+0xd8>)
 800af5c:	429c      	cmp	r4, r3
 800af5e:	bf08      	it	eq
 800af60:	68ec      	ldreq	r4, [r5, #12]
 800af62:	e7d5      	b.n	800af10 <_puts_r+0x24>
 800af64:	4621      	mov	r1, r4
 800af66:	4628      	mov	r0, r5
 800af68:	f000 f888 	bl	800b07c <__swsetup_r>
 800af6c:	2800      	cmp	r0, #0
 800af6e:	d0dd      	beq.n	800af2c <_puts_r+0x40>
 800af70:	f04f 35ff 	mov.w	r5, #4294967295
 800af74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af76:	07da      	lsls	r2, r3, #31
 800af78:	d405      	bmi.n	800af86 <_puts_r+0x9a>
 800af7a:	89a3      	ldrh	r3, [r4, #12]
 800af7c:	059b      	lsls	r3, r3, #22
 800af7e:	d402      	bmi.n	800af86 <_puts_r+0x9a>
 800af80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af82:	f001 f91f 	bl	800c1c4 <__retarget_lock_release_recursive>
 800af86:	4628      	mov	r0, r5
 800af88:	bd70      	pop	{r4, r5, r6, pc}
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	da04      	bge.n	800af98 <_puts_r+0xac>
 800af8e:	69a2      	ldr	r2, [r4, #24]
 800af90:	429a      	cmp	r2, r3
 800af92:	dc06      	bgt.n	800afa2 <_puts_r+0xb6>
 800af94:	290a      	cmp	r1, #10
 800af96:	d004      	beq.n	800afa2 <_puts_r+0xb6>
 800af98:	6823      	ldr	r3, [r4, #0]
 800af9a:	1c5a      	adds	r2, r3, #1
 800af9c:	6022      	str	r2, [r4, #0]
 800af9e:	7019      	strb	r1, [r3, #0]
 800afa0:	e7c5      	b.n	800af2e <_puts_r+0x42>
 800afa2:	4622      	mov	r2, r4
 800afa4:	4628      	mov	r0, r5
 800afa6:	f000 f817 	bl	800afd8 <__swbuf_r>
 800afaa:	3001      	adds	r0, #1
 800afac:	d1bf      	bne.n	800af2e <_puts_r+0x42>
 800afae:	e7df      	b.n	800af70 <_puts_r+0x84>
 800afb0:	6823      	ldr	r3, [r4, #0]
 800afb2:	250a      	movs	r5, #10
 800afb4:	1c5a      	adds	r2, r3, #1
 800afb6:	6022      	str	r2, [r4, #0]
 800afb8:	701d      	strb	r5, [r3, #0]
 800afba:	e7db      	b.n	800af74 <_puts_r+0x88>
 800afbc:	0800e280 	.word	0x0800e280
 800afc0:	0800e2a0 	.word	0x0800e2a0
 800afc4:	0800e260 	.word	0x0800e260

0800afc8 <puts>:
 800afc8:	4b02      	ldr	r3, [pc, #8]	; (800afd4 <puts+0xc>)
 800afca:	4601      	mov	r1, r0
 800afcc:	6818      	ldr	r0, [r3, #0]
 800afce:	f7ff bf8d 	b.w	800aeec <_puts_r>
 800afd2:	bf00      	nop
 800afd4:	20000010 	.word	0x20000010

0800afd8 <__swbuf_r>:
 800afd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afda:	460e      	mov	r6, r1
 800afdc:	4614      	mov	r4, r2
 800afde:	4605      	mov	r5, r0
 800afe0:	b118      	cbz	r0, 800afea <__swbuf_r+0x12>
 800afe2:	6983      	ldr	r3, [r0, #24]
 800afe4:	b90b      	cbnz	r3, 800afea <__swbuf_r+0x12>
 800afe6:	f001 f849 	bl	800c07c <__sinit>
 800afea:	4b21      	ldr	r3, [pc, #132]	; (800b070 <__swbuf_r+0x98>)
 800afec:	429c      	cmp	r4, r3
 800afee:	d12b      	bne.n	800b048 <__swbuf_r+0x70>
 800aff0:	686c      	ldr	r4, [r5, #4]
 800aff2:	69a3      	ldr	r3, [r4, #24]
 800aff4:	60a3      	str	r3, [r4, #8]
 800aff6:	89a3      	ldrh	r3, [r4, #12]
 800aff8:	071a      	lsls	r2, r3, #28
 800affa:	d52f      	bpl.n	800b05c <__swbuf_r+0x84>
 800affc:	6923      	ldr	r3, [r4, #16]
 800affe:	b36b      	cbz	r3, 800b05c <__swbuf_r+0x84>
 800b000:	6923      	ldr	r3, [r4, #16]
 800b002:	6820      	ldr	r0, [r4, #0]
 800b004:	1ac0      	subs	r0, r0, r3
 800b006:	6963      	ldr	r3, [r4, #20]
 800b008:	b2f6      	uxtb	r6, r6
 800b00a:	4283      	cmp	r3, r0
 800b00c:	4637      	mov	r7, r6
 800b00e:	dc04      	bgt.n	800b01a <__swbuf_r+0x42>
 800b010:	4621      	mov	r1, r4
 800b012:	4628      	mov	r0, r5
 800b014:	f000 ff9e 	bl	800bf54 <_fflush_r>
 800b018:	bb30      	cbnz	r0, 800b068 <__swbuf_r+0x90>
 800b01a:	68a3      	ldr	r3, [r4, #8]
 800b01c:	3b01      	subs	r3, #1
 800b01e:	60a3      	str	r3, [r4, #8]
 800b020:	6823      	ldr	r3, [r4, #0]
 800b022:	1c5a      	adds	r2, r3, #1
 800b024:	6022      	str	r2, [r4, #0]
 800b026:	701e      	strb	r6, [r3, #0]
 800b028:	6963      	ldr	r3, [r4, #20]
 800b02a:	3001      	adds	r0, #1
 800b02c:	4283      	cmp	r3, r0
 800b02e:	d004      	beq.n	800b03a <__swbuf_r+0x62>
 800b030:	89a3      	ldrh	r3, [r4, #12]
 800b032:	07db      	lsls	r3, r3, #31
 800b034:	d506      	bpl.n	800b044 <__swbuf_r+0x6c>
 800b036:	2e0a      	cmp	r6, #10
 800b038:	d104      	bne.n	800b044 <__swbuf_r+0x6c>
 800b03a:	4621      	mov	r1, r4
 800b03c:	4628      	mov	r0, r5
 800b03e:	f000 ff89 	bl	800bf54 <_fflush_r>
 800b042:	b988      	cbnz	r0, 800b068 <__swbuf_r+0x90>
 800b044:	4638      	mov	r0, r7
 800b046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b048:	4b0a      	ldr	r3, [pc, #40]	; (800b074 <__swbuf_r+0x9c>)
 800b04a:	429c      	cmp	r4, r3
 800b04c:	d101      	bne.n	800b052 <__swbuf_r+0x7a>
 800b04e:	68ac      	ldr	r4, [r5, #8]
 800b050:	e7cf      	b.n	800aff2 <__swbuf_r+0x1a>
 800b052:	4b09      	ldr	r3, [pc, #36]	; (800b078 <__swbuf_r+0xa0>)
 800b054:	429c      	cmp	r4, r3
 800b056:	bf08      	it	eq
 800b058:	68ec      	ldreq	r4, [r5, #12]
 800b05a:	e7ca      	b.n	800aff2 <__swbuf_r+0x1a>
 800b05c:	4621      	mov	r1, r4
 800b05e:	4628      	mov	r0, r5
 800b060:	f000 f80c 	bl	800b07c <__swsetup_r>
 800b064:	2800      	cmp	r0, #0
 800b066:	d0cb      	beq.n	800b000 <__swbuf_r+0x28>
 800b068:	f04f 37ff 	mov.w	r7, #4294967295
 800b06c:	e7ea      	b.n	800b044 <__swbuf_r+0x6c>
 800b06e:	bf00      	nop
 800b070:	0800e280 	.word	0x0800e280
 800b074:	0800e2a0 	.word	0x0800e2a0
 800b078:	0800e260 	.word	0x0800e260

0800b07c <__swsetup_r>:
 800b07c:	4b32      	ldr	r3, [pc, #200]	; (800b148 <__swsetup_r+0xcc>)
 800b07e:	b570      	push	{r4, r5, r6, lr}
 800b080:	681d      	ldr	r5, [r3, #0]
 800b082:	4606      	mov	r6, r0
 800b084:	460c      	mov	r4, r1
 800b086:	b125      	cbz	r5, 800b092 <__swsetup_r+0x16>
 800b088:	69ab      	ldr	r3, [r5, #24]
 800b08a:	b913      	cbnz	r3, 800b092 <__swsetup_r+0x16>
 800b08c:	4628      	mov	r0, r5
 800b08e:	f000 fff5 	bl	800c07c <__sinit>
 800b092:	4b2e      	ldr	r3, [pc, #184]	; (800b14c <__swsetup_r+0xd0>)
 800b094:	429c      	cmp	r4, r3
 800b096:	d10f      	bne.n	800b0b8 <__swsetup_r+0x3c>
 800b098:	686c      	ldr	r4, [r5, #4]
 800b09a:	89a3      	ldrh	r3, [r4, #12]
 800b09c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b0a0:	0719      	lsls	r1, r3, #28
 800b0a2:	d42c      	bmi.n	800b0fe <__swsetup_r+0x82>
 800b0a4:	06dd      	lsls	r5, r3, #27
 800b0a6:	d411      	bmi.n	800b0cc <__swsetup_r+0x50>
 800b0a8:	2309      	movs	r3, #9
 800b0aa:	6033      	str	r3, [r6, #0]
 800b0ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b0b0:	81a3      	strh	r3, [r4, #12]
 800b0b2:	f04f 30ff 	mov.w	r0, #4294967295
 800b0b6:	e03e      	b.n	800b136 <__swsetup_r+0xba>
 800b0b8:	4b25      	ldr	r3, [pc, #148]	; (800b150 <__swsetup_r+0xd4>)
 800b0ba:	429c      	cmp	r4, r3
 800b0bc:	d101      	bne.n	800b0c2 <__swsetup_r+0x46>
 800b0be:	68ac      	ldr	r4, [r5, #8]
 800b0c0:	e7eb      	b.n	800b09a <__swsetup_r+0x1e>
 800b0c2:	4b24      	ldr	r3, [pc, #144]	; (800b154 <__swsetup_r+0xd8>)
 800b0c4:	429c      	cmp	r4, r3
 800b0c6:	bf08      	it	eq
 800b0c8:	68ec      	ldreq	r4, [r5, #12]
 800b0ca:	e7e6      	b.n	800b09a <__swsetup_r+0x1e>
 800b0cc:	0758      	lsls	r0, r3, #29
 800b0ce:	d512      	bpl.n	800b0f6 <__swsetup_r+0x7a>
 800b0d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b0d2:	b141      	cbz	r1, 800b0e6 <__swsetup_r+0x6a>
 800b0d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b0d8:	4299      	cmp	r1, r3
 800b0da:	d002      	beq.n	800b0e2 <__swsetup_r+0x66>
 800b0dc:	4630      	mov	r0, r6
 800b0de:	f001 fc7b 	bl	800c9d8 <_free_r>
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	6363      	str	r3, [r4, #52]	; 0x34
 800b0e6:	89a3      	ldrh	r3, [r4, #12]
 800b0e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b0ec:	81a3      	strh	r3, [r4, #12]
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	6063      	str	r3, [r4, #4]
 800b0f2:	6923      	ldr	r3, [r4, #16]
 800b0f4:	6023      	str	r3, [r4, #0]
 800b0f6:	89a3      	ldrh	r3, [r4, #12]
 800b0f8:	f043 0308 	orr.w	r3, r3, #8
 800b0fc:	81a3      	strh	r3, [r4, #12]
 800b0fe:	6923      	ldr	r3, [r4, #16]
 800b100:	b94b      	cbnz	r3, 800b116 <__swsetup_r+0x9a>
 800b102:	89a3      	ldrh	r3, [r4, #12]
 800b104:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b108:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b10c:	d003      	beq.n	800b116 <__swsetup_r+0x9a>
 800b10e:	4621      	mov	r1, r4
 800b110:	4630      	mov	r0, r6
 800b112:	f001 f87d 	bl	800c210 <__smakebuf_r>
 800b116:	89a0      	ldrh	r0, [r4, #12]
 800b118:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b11c:	f010 0301 	ands.w	r3, r0, #1
 800b120:	d00a      	beq.n	800b138 <__swsetup_r+0xbc>
 800b122:	2300      	movs	r3, #0
 800b124:	60a3      	str	r3, [r4, #8]
 800b126:	6963      	ldr	r3, [r4, #20]
 800b128:	425b      	negs	r3, r3
 800b12a:	61a3      	str	r3, [r4, #24]
 800b12c:	6923      	ldr	r3, [r4, #16]
 800b12e:	b943      	cbnz	r3, 800b142 <__swsetup_r+0xc6>
 800b130:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b134:	d1ba      	bne.n	800b0ac <__swsetup_r+0x30>
 800b136:	bd70      	pop	{r4, r5, r6, pc}
 800b138:	0781      	lsls	r1, r0, #30
 800b13a:	bf58      	it	pl
 800b13c:	6963      	ldrpl	r3, [r4, #20]
 800b13e:	60a3      	str	r3, [r4, #8]
 800b140:	e7f4      	b.n	800b12c <__swsetup_r+0xb0>
 800b142:	2000      	movs	r0, #0
 800b144:	e7f7      	b.n	800b136 <__swsetup_r+0xba>
 800b146:	bf00      	nop
 800b148:	20000010 	.word	0x20000010
 800b14c:	0800e280 	.word	0x0800e280
 800b150:	0800e2a0 	.word	0x0800e2a0
 800b154:	0800e260 	.word	0x0800e260

0800b158 <quorem>:
 800b158:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b15c:	6903      	ldr	r3, [r0, #16]
 800b15e:	690c      	ldr	r4, [r1, #16]
 800b160:	42a3      	cmp	r3, r4
 800b162:	4607      	mov	r7, r0
 800b164:	f2c0 8081 	blt.w	800b26a <quorem+0x112>
 800b168:	3c01      	subs	r4, #1
 800b16a:	f101 0814 	add.w	r8, r1, #20
 800b16e:	f100 0514 	add.w	r5, r0, #20
 800b172:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b176:	9301      	str	r3, [sp, #4]
 800b178:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b17c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b180:	3301      	adds	r3, #1
 800b182:	429a      	cmp	r2, r3
 800b184:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b188:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b18c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b190:	d331      	bcc.n	800b1f6 <quorem+0x9e>
 800b192:	f04f 0e00 	mov.w	lr, #0
 800b196:	4640      	mov	r0, r8
 800b198:	46ac      	mov	ip, r5
 800b19a:	46f2      	mov	sl, lr
 800b19c:	f850 2b04 	ldr.w	r2, [r0], #4
 800b1a0:	b293      	uxth	r3, r2
 800b1a2:	fb06 e303 	mla	r3, r6, r3, lr
 800b1a6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b1aa:	b29b      	uxth	r3, r3
 800b1ac:	ebaa 0303 	sub.w	r3, sl, r3
 800b1b0:	0c12      	lsrs	r2, r2, #16
 800b1b2:	f8dc a000 	ldr.w	sl, [ip]
 800b1b6:	fb06 e202 	mla	r2, r6, r2, lr
 800b1ba:	fa13 f38a 	uxtah	r3, r3, sl
 800b1be:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b1c2:	fa1f fa82 	uxth.w	sl, r2
 800b1c6:	f8dc 2000 	ldr.w	r2, [ip]
 800b1ca:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800b1ce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b1d2:	b29b      	uxth	r3, r3
 800b1d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b1d8:	4581      	cmp	r9, r0
 800b1da:	f84c 3b04 	str.w	r3, [ip], #4
 800b1de:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b1e2:	d2db      	bcs.n	800b19c <quorem+0x44>
 800b1e4:	f855 300b 	ldr.w	r3, [r5, fp]
 800b1e8:	b92b      	cbnz	r3, 800b1f6 <quorem+0x9e>
 800b1ea:	9b01      	ldr	r3, [sp, #4]
 800b1ec:	3b04      	subs	r3, #4
 800b1ee:	429d      	cmp	r5, r3
 800b1f0:	461a      	mov	r2, r3
 800b1f2:	d32e      	bcc.n	800b252 <quorem+0xfa>
 800b1f4:	613c      	str	r4, [r7, #16]
 800b1f6:	4638      	mov	r0, r7
 800b1f8:	f001 fade 	bl	800c7b8 <__mcmp>
 800b1fc:	2800      	cmp	r0, #0
 800b1fe:	db24      	blt.n	800b24a <quorem+0xf2>
 800b200:	3601      	adds	r6, #1
 800b202:	4628      	mov	r0, r5
 800b204:	f04f 0c00 	mov.w	ip, #0
 800b208:	f858 2b04 	ldr.w	r2, [r8], #4
 800b20c:	f8d0 e000 	ldr.w	lr, [r0]
 800b210:	b293      	uxth	r3, r2
 800b212:	ebac 0303 	sub.w	r3, ip, r3
 800b216:	0c12      	lsrs	r2, r2, #16
 800b218:	fa13 f38e 	uxtah	r3, r3, lr
 800b21c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b220:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b224:	b29b      	uxth	r3, r3
 800b226:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b22a:	45c1      	cmp	r9, r8
 800b22c:	f840 3b04 	str.w	r3, [r0], #4
 800b230:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b234:	d2e8      	bcs.n	800b208 <quorem+0xb0>
 800b236:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b23a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b23e:	b922      	cbnz	r2, 800b24a <quorem+0xf2>
 800b240:	3b04      	subs	r3, #4
 800b242:	429d      	cmp	r5, r3
 800b244:	461a      	mov	r2, r3
 800b246:	d30a      	bcc.n	800b25e <quorem+0x106>
 800b248:	613c      	str	r4, [r7, #16]
 800b24a:	4630      	mov	r0, r6
 800b24c:	b003      	add	sp, #12
 800b24e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b252:	6812      	ldr	r2, [r2, #0]
 800b254:	3b04      	subs	r3, #4
 800b256:	2a00      	cmp	r2, #0
 800b258:	d1cc      	bne.n	800b1f4 <quorem+0x9c>
 800b25a:	3c01      	subs	r4, #1
 800b25c:	e7c7      	b.n	800b1ee <quorem+0x96>
 800b25e:	6812      	ldr	r2, [r2, #0]
 800b260:	3b04      	subs	r3, #4
 800b262:	2a00      	cmp	r2, #0
 800b264:	d1f0      	bne.n	800b248 <quorem+0xf0>
 800b266:	3c01      	subs	r4, #1
 800b268:	e7eb      	b.n	800b242 <quorem+0xea>
 800b26a:	2000      	movs	r0, #0
 800b26c:	e7ee      	b.n	800b24c <quorem+0xf4>
	...

0800b270 <_dtoa_r>:
 800b270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b274:	ed2d 8b02 	vpush	{d8}
 800b278:	ec57 6b10 	vmov	r6, r7, d0
 800b27c:	b095      	sub	sp, #84	; 0x54
 800b27e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b280:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b284:	9105      	str	r1, [sp, #20]
 800b286:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800b28a:	4604      	mov	r4, r0
 800b28c:	9209      	str	r2, [sp, #36]	; 0x24
 800b28e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b290:	b975      	cbnz	r5, 800b2b0 <_dtoa_r+0x40>
 800b292:	2010      	movs	r0, #16
 800b294:	f000 fffc 	bl	800c290 <malloc>
 800b298:	4602      	mov	r2, r0
 800b29a:	6260      	str	r0, [r4, #36]	; 0x24
 800b29c:	b920      	cbnz	r0, 800b2a8 <_dtoa_r+0x38>
 800b29e:	4bb2      	ldr	r3, [pc, #712]	; (800b568 <_dtoa_r+0x2f8>)
 800b2a0:	21ea      	movs	r1, #234	; 0xea
 800b2a2:	48b2      	ldr	r0, [pc, #712]	; (800b56c <_dtoa_r+0x2fc>)
 800b2a4:	f001 fe02 	bl	800ceac <__assert_func>
 800b2a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b2ac:	6005      	str	r5, [r0, #0]
 800b2ae:	60c5      	str	r5, [r0, #12]
 800b2b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b2b2:	6819      	ldr	r1, [r3, #0]
 800b2b4:	b151      	cbz	r1, 800b2cc <_dtoa_r+0x5c>
 800b2b6:	685a      	ldr	r2, [r3, #4]
 800b2b8:	604a      	str	r2, [r1, #4]
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	4093      	lsls	r3, r2
 800b2be:	608b      	str	r3, [r1, #8]
 800b2c0:	4620      	mov	r0, r4
 800b2c2:	f001 f83b 	bl	800c33c <_Bfree>
 800b2c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	601a      	str	r2, [r3, #0]
 800b2cc:	1e3b      	subs	r3, r7, #0
 800b2ce:	bfb9      	ittee	lt
 800b2d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b2d4:	9303      	strlt	r3, [sp, #12]
 800b2d6:	2300      	movge	r3, #0
 800b2d8:	f8c8 3000 	strge.w	r3, [r8]
 800b2dc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800b2e0:	4ba3      	ldr	r3, [pc, #652]	; (800b570 <_dtoa_r+0x300>)
 800b2e2:	bfbc      	itt	lt
 800b2e4:	2201      	movlt	r2, #1
 800b2e6:	f8c8 2000 	strlt.w	r2, [r8]
 800b2ea:	ea33 0309 	bics.w	r3, r3, r9
 800b2ee:	d11b      	bne.n	800b328 <_dtoa_r+0xb8>
 800b2f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b2f2:	f242 730f 	movw	r3, #9999	; 0x270f
 800b2f6:	6013      	str	r3, [r2, #0]
 800b2f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b2fc:	4333      	orrs	r3, r6
 800b2fe:	f000 857a 	beq.w	800bdf6 <_dtoa_r+0xb86>
 800b302:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b304:	b963      	cbnz	r3, 800b320 <_dtoa_r+0xb0>
 800b306:	4b9b      	ldr	r3, [pc, #620]	; (800b574 <_dtoa_r+0x304>)
 800b308:	e024      	b.n	800b354 <_dtoa_r+0xe4>
 800b30a:	4b9b      	ldr	r3, [pc, #620]	; (800b578 <_dtoa_r+0x308>)
 800b30c:	9300      	str	r3, [sp, #0]
 800b30e:	3308      	adds	r3, #8
 800b310:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b312:	6013      	str	r3, [r2, #0]
 800b314:	9800      	ldr	r0, [sp, #0]
 800b316:	b015      	add	sp, #84	; 0x54
 800b318:	ecbd 8b02 	vpop	{d8}
 800b31c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b320:	4b94      	ldr	r3, [pc, #592]	; (800b574 <_dtoa_r+0x304>)
 800b322:	9300      	str	r3, [sp, #0]
 800b324:	3303      	adds	r3, #3
 800b326:	e7f3      	b.n	800b310 <_dtoa_r+0xa0>
 800b328:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b32c:	2200      	movs	r2, #0
 800b32e:	ec51 0b17 	vmov	r0, r1, d7
 800b332:	2300      	movs	r3, #0
 800b334:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800b338:	f7f5 fbc6 	bl	8000ac8 <__aeabi_dcmpeq>
 800b33c:	4680      	mov	r8, r0
 800b33e:	b158      	cbz	r0, 800b358 <_dtoa_r+0xe8>
 800b340:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b342:	2301      	movs	r3, #1
 800b344:	6013      	str	r3, [r2, #0]
 800b346:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b348:	2b00      	cmp	r3, #0
 800b34a:	f000 8551 	beq.w	800bdf0 <_dtoa_r+0xb80>
 800b34e:	488b      	ldr	r0, [pc, #556]	; (800b57c <_dtoa_r+0x30c>)
 800b350:	6018      	str	r0, [r3, #0]
 800b352:	1e43      	subs	r3, r0, #1
 800b354:	9300      	str	r3, [sp, #0]
 800b356:	e7dd      	b.n	800b314 <_dtoa_r+0xa4>
 800b358:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800b35c:	aa12      	add	r2, sp, #72	; 0x48
 800b35e:	a913      	add	r1, sp, #76	; 0x4c
 800b360:	4620      	mov	r0, r4
 800b362:	f001 facd 	bl	800c900 <__d2b>
 800b366:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b36a:	4683      	mov	fp, r0
 800b36c:	2d00      	cmp	r5, #0
 800b36e:	d07c      	beq.n	800b46a <_dtoa_r+0x1fa>
 800b370:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b372:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800b376:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b37a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800b37e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b382:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b386:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b38a:	4b7d      	ldr	r3, [pc, #500]	; (800b580 <_dtoa_r+0x310>)
 800b38c:	2200      	movs	r2, #0
 800b38e:	4630      	mov	r0, r6
 800b390:	4639      	mov	r1, r7
 800b392:	f7f4 ff79 	bl	8000288 <__aeabi_dsub>
 800b396:	a36e      	add	r3, pc, #440	; (adr r3, 800b550 <_dtoa_r+0x2e0>)
 800b398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b39c:	f7f5 f92c 	bl	80005f8 <__aeabi_dmul>
 800b3a0:	a36d      	add	r3, pc, #436	; (adr r3, 800b558 <_dtoa_r+0x2e8>)
 800b3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3a6:	f7f4 ff71 	bl	800028c <__adddf3>
 800b3aa:	4606      	mov	r6, r0
 800b3ac:	4628      	mov	r0, r5
 800b3ae:	460f      	mov	r7, r1
 800b3b0:	f7f5 f8b8 	bl	8000524 <__aeabi_i2d>
 800b3b4:	a36a      	add	r3, pc, #424	; (adr r3, 800b560 <_dtoa_r+0x2f0>)
 800b3b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ba:	f7f5 f91d 	bl	80005f8 <__aeabi_dmul>
 800b3be:	4602      	mov	r2, r0
 800b3c0:	460b      	mov	r3, r1
 800b3c2:	4630      	mov	r0, r6
 800b3c4:	4639      	mov	r1, r7
 800b3c6:	f7f4 ff61 	bl	800028c <__adddf3>
 800b3ca:	4606      	mov	r6, r0
 800b3cc:	460f      	mov	r7, r1
 800b3ce:	f7f5 fbc3 	bl	8000b58 <__aeabi_d2iz>
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	4682      	mov	sl, r0
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	4630      	mov	r0, r6
 800b3da:	4639      	mov	r1, r7
 800b3dc:	f7f5 fb7e 	bl	8000adc <__aeabi_dcmplt>
 800b3e0:	b148      	cbz	r0, 800b3f6 <_dtoa_r+0x186>
 800b3e2:	4650      	mov	r0, sl
 800b3e4:	f7f5 f89e 	bl	8000524 <__aeabi_i2d>
 800b3e8:	4632      	mov	r2, r6
 800b3ea:	463b      	mov	r3, r7
 800b3ec:	f7f5 fb6c 	bl	8000ac8 <__aeabi_dcmpeq>
 800b3f0:	b908      	cbnz	r0, 800b3f6 <_dtoa_r+0x186>
 800b3f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b3f6:	f1ba 0f16 	cmp.w	sl, #22
 800b3fa:	d854      	bhi.n	800b4a6 <_dtoa_r+0x236>
 800b3fc:	4b61      	ldr	r3, [pc, #388]	; (800b584 <_dtoa_r+0x314>)
 800b3fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b406:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b40a:	f7f5 fb67 	bl	8000adc <__aeabi_dcmplt>
 800b40e:	2800      	cmp	r0, #0
 800b410:	d04b      	beq.n	800b4aa <_dtoa_r+0x23a>
 800b412:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b416:	2300      	movs	r3, #0
 800b418:	930e      	str	r3, [sp, #56]	; 0x38
 800b41a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b41c:	1b5d      	subs	r5, r3, r5
 800b41e:	1e6b      	subs	r3, r5, #1
 800b420:	9304      	str	r3, [sp, #16]
 800b422:	bf43      	ittte	mi
 800b424:	2300      	movmi	r3, #0
 800b426:	f1c5 0801 	rsbmi	r8, r5, #1
 800b42a:	9304      	strmi	r3, [sp, #16]
 800b42c:	f04f 0800 	movpl.w	r8, #0
 800b430:	f1ba 0f00 	cmp.w	sl, #0
 800b434:	db3b      	blt.n	800b4ae <_dtoa_r+0x23e>
 800b436:	9b04      	ldr	r3, [sp, #16]
 800b438:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800b43c:	4453      	add	r3, sl
 800b43e:	9304      	str	r3, [sp, #16]
 800b440:	2300      	movs	r3, #0
 800b442:	9306      	str	r3, [sp, #24]
 800b444:	9b05      	ldr	r3, [sp, #20]
 800b446:	2b09      	cmp	r3, #9
 800b448:	d869      	bhi.n	800b51e <_dtoa_r+0x2ae>
 800b44a:	2b05      	cmp	r3, #5
 800b44c:	bfc4      	itt	gt
 800b44e:	3b04      	subgt	r3, #4
 800b450:	9305      	strgt	r3, [sp, #20]
 800b452:	9b05      	ldr	r3, [sp, #20]
 800b454:	f1a3 0302 	sub.w	r3, r3, #2
 800b458:	bfcc      	ite	gt
 800b45a:	2500      	movgt	r5, #0
 800b45c:	2501      	movle	r5, #1
 800b45e:	2b03      	cmp	r3, #3
 800b460:	d869      	bhi.n	800b536 <_dtoa_r+0x2c6>
 800b462:	e8df f003 	tbb	[pc, r3]
 800b466:	4e2c      	.short	0x4e2c
 800b468:	5a4c      	.short	0x5a4c
 800b46a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800b46e:	441d      	add	r5, r3
 800b470:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b474:	2b20      	cmp	r3, #32
 800b476:	bfc1      	itttt	gt
 800b478:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b47c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b480:	fa09 f303 	lslgt.w	r3, r9, r3
 800b484:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b488:	bfda      	itte	le
 800b48a:	f1c3 0320 	rsble	r3, r3, #32
 800b48e:	fa06 f003 	lslle.w	r0, r6, r3
 800b492:	4318      	orrgt	r0, r3
 800b494:	f7f5 f836 	bl	8000504 <__aeabi_ui2d>
 800b498:	2301      	movs	r3, #1
 800b49a:	4606      	mov	r6, r0
 800b49c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b4a0:	3d01      	subs	r5, #1
 800b4a2:	9310      	str	r3, [sp, #64]	; 0x40
 800b4a4:	e771      	b.n	800b38a <_dtoa_r+0x11a>
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	e7b6      	b.n	800b418 <_dtoa_r+0x1a8>
 800b4aa:	900e      	str	r0, [sp, #56]	; 0x38
 800b4ac:	e7b5      	b.n	800b41a <_dtoa_r+0x1aa>
 800b4ae:	f1ca 0300 	rsb	r3, sl, #0
 800b4b2:	9306      	str	r3, [sp, #24]
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	eba8 080a 	sub.w	r8, r8, sl
 800b4ba:	930d      	str	r3, [sp, #52]	; 0x34
 800b4bc:	e7c2      	b.n	800b444 <_dtoa_r+0x1d4>
 800b4be:	2300      	movs	r3, #0
 800b4c0:	9308      	str	r3, [sp, #32]
 800b4c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	dc39      	bgt.n	800b53c <_dtoa_r+0x2cc>
 800b4c8:	f04f 0901 	mov.w	r9, #1
 800b4cc:	f8cd 9004 	str.w	r9, [sp, #4]
 800b4d0:	464b      	mov	r3, r9
 800b4d2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b4d6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b4d8:	2200      	movs	r2, #0
 800b4da:	6042      	str	r2, [r0, #4]
 800b4dc:	2204      	movs	r2, #4
 800b4de:	f102 0614 	add.w	r6, r2, #20
 800b4e2:	429e      	cmp	r6, r3
 800b4e4:	6841      	ldr	r1, [r0, #4]
 800b4e6:	d92f      	bls.n	800b548 <_dtoa_r+0x2d8>
 800b4e8:	4620      	mov	r0, r4
 800b4ea:	f000 fee7 	bl	800c2bc <_Balloc>
 800b4ee:	9000      	str	r0, [sp, #0]
 800b4f0:	2800      	cmp	r0, #0
 800b4f2:	d14b      	bne.n	800b58c <_dtoa_r+0x31c>
 800b4f4:	4b24      	ldr	r3, [pc, #144]	; (800b588 <_dtoa_r+0x318>)
 800b4f6:	4602      	mov	r2, r0
 800b4f8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b4fc:	e6d1      	b.n	800b2a2 <_dtoa_r+0x32>
 800b4fe:	2301      	movs	r3, #1
 800b500:	e7de      	b.n	800b4c0 <_dtoa_r+0x250>
 800b502:	2300      	movs	r3, #0
 800b504:	9308      	str	r3, [sp, #32]
 800b506:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b508:	eb0a 0903 	add.w	r9, sl, r3
 800b50c:	f109 0301 	add.w	r3, r9, #1
 800b510:	2b01      	cmp	r3, #1
 800b512:	9301      	str	r3, [sp, #4]
 800b514:	bfb8      	it	lt
 800b516:	2301      	movlt	r3, #1
 800b518:	e7dd      	b.n	800b4d6 <_dtoa_r+0x266>
 800b51a:	2301      	movs	r3, #1
 800b51c:	e7f2      	b.n	800b504 <_dtoa_r+0x294>
 800b51e:	2501      	movs	r5, #1
 800b520:	2300      	movs	r3, #0
 800b522:	9305      	str	r3, [sp, #20]
 800b524:	9508      	str	r5, [sp, #32]
 800b526:	f04f 39ff 	mov.w	r9, #4294967295
 800b52a:	2200      	movs	r2, #0
 800b52c:	f8cd 9004 	str.w	r9, [sp, #4]
 800b530:	2312      	movs	r3, #18
 800b532:	9209      	str	r2, [sp, #36]	; 0x24
 800b534:	e7cf      	b.n	800b4d6 <_dtoa_r+0x266>
 800b536:	2301      	movs	r3, #1
 800b538:	9308      	str	r3, [sp, #32]
 800b53a:	e7f4      	b.n	800b526 <_dtoa_r+0x2b6>
 800b53c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800b540:	f8cd 9004 	str.w	r9, [sp, #4]
 800b544:	464b      	mov	r3, r9
 800b546:	e7c6      	b.n	800b4d6 <_dtoa_r+0x266>
 800b548:	3101      	adds	r1, #1
 800b54a:	6041      	str	r1, [r0, #4]
 800b54c:	0052      	lsls	r2, r2, #1
 800b54e:	e7c6      	b.n	800b4de <_dtoa_r+0x26e>
 800b550:	636f4361 	.word	0x636f4361
 800b554:	3fd287a7 	.word	0x3fd287a7
 800b558:	8b60c8b3 	.word	0x8b60c8b3
 800b55c:	3fc68a28 	.word	0x3fc68a28
 800b560:	509f79fb 	.word	0x509f79fb
 800b564:	3fd34413 	.word	0x3fd34413
 800b568:	0800e1d9 	.word	0x0800e1d9
 800b56c:	0800e1f0 	.word	0x0800e1f0
 800b570:	7ff00000 	.word	0x7ff00000
 800b574:	0800e1d5 	.word	0x0800e1d5
 800b578:	0800e1cc 	.word	0x0800e1cc
 800b57c:	0800e1a9 	.word	0x0800e1a9
 800b580:	3ff80000 	.word	0x3ff80000
 800b584:	0800e348 	.word	0x0800e348
 800b588:	0800e24f 	.word	0x0800e24f
 800b58c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b58e:	9a00      	ldr	r2, [sp, #0]
 800b590:	601a      	str	r2, [r3, #0]
 800b592:	9b01      	ldr	r3, [sp, #4]
 800b594:	2b0e      	cmp	r3, #14
 800b596:	f200 80ad 	bhi.w	800b6f4 <_dtoa_r+0x484>
 800b59a:	2d00      	cmp	r5, #0
 800b59c:	f000 80aa 	beq.w	800b6f4 <_dtoa_r+0x484>
 800b5a0:	f1ba 0f00 	cmp.w	sl, #0
 800b5a4:	dd36      	ble.n	800b614 <_dtoa_r+0x3a4>
 800b5a6:	4ac3      	ldr	r2, [pc, #780]	; (800b8b4 <_dtoa_r+0x644>)
 800b5a8:	f00a 030f 	and.w	r3, sl, #15
 800b5ac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b5b0:	ed93 7b00 	vldr	d7, [r3]
 800b5b4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b5b8:	ea4f 172a 	mov.w	r7, sl, asr #4
 800b5bc:	eeb0 8a47 	vmov.f32	s16, s14
 800b5c0:	eef0 8a67 	vmov.f32	s17, s15
 800b5c4:	d016      	beq.n	800b5f4 <_dtoa_r+0x384>
 800b5c6:	4bbc      	ldr	r3, [pc, #752]	; (800b8b8 <_dtoa_r+0x648>)
 800b5c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b5cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b5d0:	f7f5 f93c 	bl	800084c <__aeabi_ddiv>
 800b5d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5d8:	f007 070f 	and.w	r7, r7, #15
 800b5dc:	2503      	movs	r5, #3
 800b5de:	4eb6      	ldr	r6, [pc, #728]	; (800b8b8 <_dtoa_r+0x648>)
 800b5e0:	b957      	cbnz	r7, 800b5f8 <_dtoa_r+0x388>
 800b5e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5e6:	ec53 2b18 	vmov	r2, r3, d8
 800b5ea:	f7f5 f92f 	bl	800084c <__aeabi_ddiv>
 800b5ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5f2:	e029      	b.n	800b648 <_dtoa_r+0x3d8>
 800b5f4:	2502      	movs	r5, #2
 800b5f6:	e7f2      	b.n	800b5de <_dtoa_r+0x36e>
 800b5f8:	07f9      	lsls	r1, r7, #31
 800b5fa:	d508      	bpl.n	800b60e <_dtoa_r+0x39e>
 800b5fc:	ec51 0b18 	vmov	r0, r1, d8
 800b600:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b604:	f7f4 fff8 	bl	80005f8 <__aeabi_dmul>
 800b608:	ec41 0b18 	vmov	d8, r0, r1
 800b60c:	3501      	adds	r5, #1
 800b60e:	107f      	asrs	r7, r7, #1
 800b610:	3608      	adds	r6, #8
 800b612:	e7e5      	b.n	800b5e0 <_dtoa_r+0x370>
 800b614:	f000 80a6 	beq.w	800b764 <_dtoa_r+0x4f4>
 800b618:	f1ca 0600 	rsb	r6, sl, #0
 800b61c:	4ba5      	ldr	r3, [pc, #660]	; (800b8b4 <_dtoa_r+0x644>)
 800b61e:	4fa6      	ldr	r7, [pc, #664]	; (800b8b8 <_dtoa_r+0x648>)
 800b620:	f006 020f 	and.w	r2, r6, #15
 800b624:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b62c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b630:	f7f4 ffe2 	bl	80005f8 <__aeabi_dmul>
 800b634:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b638:	1136      	asrs	r6, r6, #4
 800b63a:	2300      	movs	r3, #0
 800b63c:	2502      	movs	r5, #2
 800b63e:	2e00      	cmp	r6, #0
 800b640:	f040 8085 	bne.w	800b74e <_dtoa_r+0x4de>
 800b644:	2b00      	cmp	r3, #0
 800b646:	d1d2      	bne.n	800b5ee <_dtoa_r+0x37e>
 800b648:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	f000 808c 	beq.w	800b768 <_dtoa_r+0x4f8>
 800b650:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b654:	4b99      	ldr	r3, [pc, #612]	; (800b8bc <_dtoa_r+0x64c>)
 800b656:	2200      	movs	r2, #0
 800b658:	4630      	mov	r0, r6
 800b65a:	4639      	mov	r1, r7
 800b65c:	f7f5 fa3e 	bl	8000adc <__aeabi_dcmplt>
 800b660:	2800      	cmp	r0, #0
 800b662:	f000 8081 	beq.w	800b768 <_dtoa_r+0x4f8>
 800b666:	9b01      	ldr	r3, [sp, #4]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d07d      	beq.n	800b768 <_dtoa_r+0x4f8>
 800b66c:	f1b9 0f00 	cmp.w	r9, #0
 800b670:	dd3c      	ble.n	800b6ec <_dtoa_r+0x47c>
 800b672:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b676:	9307      	str	r3, [sp, #28]
 800b678:	2200      	movs	r2, #0
 800b67a:	4b91      	ldr	r3, [pc, #580]	; (800b8c0 <_dtoa_r+0x650>)
 800b67c:	4630      	mov	r0, r6
 800b67e:	4639      	mov	r1, r7
 800b680:	f7f4 ffba 	bl	80005f8 <__aeabi_dmul>
 800b684:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b688:	3501      	adds	r5, #1
 800b68a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800b68e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b692:	4628      	mov	r0, r5
 800b694:	f7f4 ff46 	bl	8000524 <__aeabi_i2d>
 800b698:	4632      	mov	r2, r6
 800b69a:	463b      	mov	r3, r7
 800b69c:	f7f4 ffac 	bl	80005f8 <__aeabi_dmul>
 800b6a0:	4b88      	ldr	r3, [pc, #544]	; (800b8c4 <_dtoa_r+0x654>)
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	f7f4 fdf2 	bl	800028c <__adddf3>
 800b6a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b6ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6b0:	9303      	str	r3, [sp, #12]
 800b6b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d15c      	bne.n	800b772 <_dtoa_r+0x502>
 800b6b8:	4b83      	ldr	r3, [pc, #524]	; (800b8c8 <_dtoa_r+0x658>)
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	4630      	mov	r0, r6
 800b6be:	4639      	mov	r1, r7
 800b6c0:	f7f4 fde2 	bl	8000288 <__aeabi_dsub>
 800b6c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b6c8:	4606      	mov	r6, r0
 800b6ca:	460f      	mov	r7, r1
 800b6cc:	f7f5 fa24 	bl	8000b18 <__aeabi_dcmpgt>
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	f040 8296 	bne.w	800bc02 <_dtoa_r+0x992>
 800b6d6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b6da:	4630      	mov	r0, r6
 800b6dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b6e0:	4639      	mov	r1, r7
 800b6e2:	f7f5 f9fb 	bl	8000adc <__aeabi_dcmplt>
 800b6e6:	2800      	cmp	r0, #0
 800b6e8:	f040 8288 	bne.w	800bbfc <_dtoa_r+0x98c>
 800b6ec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b6f0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b6f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	f2c0 8158 	blt.w	800b9ac <_dtoa_r+0x73c>
 800b6fc:	f1ba 0f0e 	cmp.w	sl, #14
 800b700:	f300 8154 	bgt.w	800b9ac <_dtoa_r+0x73c>
 800b704:	4b6b      	ldr	r3, [pc, #428]	; (800b8b4 <_dtoa_r+0x644>)
 800b706:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b70a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b70e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b710:	2b00      	cmp	r3, #0
 800b712:	f280 80e3 	bge.w	800b8dc <_dtoa_r+0x66c>
 800b716:	9b01      	ldr	r3, [sp, #4]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	f300 80df 	bgt.w	800b8dc <_dtoa_r+0x66c>
 800b71e:	f040 826d 	bne.w	800bbfc <_dtoa_r+0x98c>
 800b722:	4b69      	ldr	r3, [pc, #420]	; (800b8c8 <_dtoa_r+0x658>)
 800b724:	2200      	movs	r2, #0
 800b726:	4640      	mov	r0, r8
 800b728:	4649      	mov	r1, r9
 800b72a:	f7f4 ff65 	bl	80005f8 <__aeabi_dmul>
 800b72e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b732:	f7f5 f9e7 	bl	8000b04 <__aeabi_dcmpge>
 800b736:	9e01      	ldr	r6, [sp, #4]
 800b738:	4637      	mov	r7, r6
 800b73a:	2800      	cmp	r0, #0
 800b73c:	f040 8243 	bne.w	800bbc6 <_dtoa_r+0x956>
 800b740:	9d00      	ldr	r5, [sp, #0]
 800b742:	2331      	movs	r3, #49	; 0x31
 800b744:	f805 3b01 	strb.w	r3, [r5], #1
 800b748:	f10a 0a01 	add.w	sl, sl, #1
 800b74c:	e23f      	b.n	800bbce <_dtoa_r+0x95e>
 800b74e:	07f2      	lsls	r2, r6, #31
 800b750:	d505      	bpl.n	800b75e <_dtoa_r+0x4ee>
 800b752:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b756:	f7f4 ff4f 	bl	80005f8 <__aeabi_dmul>
 800b75a:	3501      	adds	r5, #1
 800b75c:	2301      	movs	r3, #1
 800b75e:	1076      	asrs	r6, r6, #1
 800b760:	3708      	adds	r7, #8
 800b762:	e76c      	b.n	800b63e <_dtoa_r+0x3ce>
 800b764:	2502      	movs	r5, #2
 800b766:	e76f      	b.n	800b648 <_dtoa_r+0x3d8>
 800b768:	9b01      	ldr	r3, [sp, #4]
 800b76a:	f8cd a01c 	str.w	sl, [sp, #28]
 800b76e:	930c      	str	r3, [sp, #48]	; 0x30
 800b770:	e78d      	b.n	800b68e <_dtoa_r+0x41e>
 800b772:	9900      	ldr	r1, [sp, #0]
 800b774:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b776:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b778:	4b4e      	ldr	r3, [pc, #312]	; (800b8b4 <_dtoa_r+0x644>)
 800b77a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b77e:	4401      	add	r1, r0
 800b780:	9102      	str	r1, [sp, #8]
 800b782:	9908      	ldr	r1, [sp, #32]
 800b784:	eeb0 8a47 	vmov.f32	s16, s14
 800b788:	eef0 8a67 	vmov.f32	s17, s15
 800b78c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b790:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b794:	2900      	cmp	r1, #0
 800b796:	d045      	beq.n	800b824 <_dtoa_r+0x5b4>
 800b798:	494c      	ldr	r1, [pc, #304]	; (800b8cc <_dtoa_r+0x65c>)
 800b79a:	2000      	movs	r0, #0
 800b79c:	f7f5 f856 	bl	800084c <__aeabi_ddiv>
 800b7a0:	ec53 2b18 	vmov	r2, r3, d8
 800b7a4:	f7f4 fd70 	bl	8000288 <__aeabi_dsub>
 800b7a8:	9d00      	ldr	r5, [sp, #0]
 800b7aa:	ec41 0b18 	vmov	d8, r0, r1
 800b7ae:	4639      	mov	r1, r7
 800b7b0:	4630      	mov	r0, r6
 800b7b2:	f7f5 f9d1 	bl	8000b58 <__aeabi_d2iz>
 800b7b6:	900c      	str	r0, [sp, #48]	; 0x30
 800b7b8:	f7f4 feb4 	bl	8000524 <__aeabi_i2d>
 800b7bc:	4602      	mov	r2, r0
 800b7be:	460b      	mov	r3, r1
 800b7c0:	4630      	mov	r0, r6
 800b7c2:	4639      	mov	r1, r7
 800b7c4:	f7f4 fd60 	bl	8000288 <__aeabi_dsub>
 800b7c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b7ca:	3330      	adds	r3, #48	; 0x30
 800b7cc:	f805 3b01 	strb.w	r3, [r5], #1
 800b7d0:	ec53 2b18 	vmov	r2, r3, d8
 800b7d4:	4606      	mov	r6, r0
 800b7d6:	460f      	mov	r7, r1
 800b7d8:	f7f5 f980 	bl	8000adc <__aeabi_dcmplt>
 800b7dc:	2800      	cmp	r0, #0
 800b7de:	d165      	bne.n	800b8ac <_dtoa_r+0x63c>
 800b7e0:	4632      	mov	r2, r6
 800b7e2:	463b      	mov	r3, r7
 800b7e4:	4935      	ldr	r1, [pc, #212]	; (800b8bc <_dtoa_r+0x64c>)
 800b7e6:	2000      	movs	r0, #0
 800b7e8:	f7f4 fd4e 	bl	8000288 <__aeabi_dsub>
 800b7ec:	ec53 2b18 	vmov	r2, r3, d8
 800b7f0:	f7f5 f974 	bl	8000adc <__aeabi_dcmplt>
 800b7f4:	2800      	cmp	r0, #0
 800b7f6:	f040 80b9 	bne.w	800b96c <_dtoa_r+0x6fc>
 800b7fa:	9b02      	ldr	r3, [sp, #8]
 800b7fc:	429d      	cmp	r5, r3
 800b7fe:	f43f af75 	beq.w	800b6ec <_dtoa_r+0x47c>
 800b802:	4b2f      	ldr	r3, [pc, #188]	; (800b8c0 <_dtoa_r+0x650>)
 800b804:	ec51 0b18 	vmov	r0, r1, d8
 800b808:	2200      	movs	r2, #0
 800b80a:	f7f4 fef5 	bl	80005f8 <__aeabi_dmul>
 800b80e:	4b2c      	ldr	r3, [pc, #176]	; (800b8c0 <_dtoa_r+0x650>)
 800b810:	ec41 0b18 	vmov	d8, r0, r1
 800b814:	2200      	movs	r2, #0
 800b816:	4630      	mov	r0, r6
 800b818:	4639      	mov	r1, r7
 800b81a:	f7f4 feed 	bl	80005f8 <__aeabi_dmul>
 800b81e:	4606      	mov	r6, r0
 800b820:	460f      	mov	r7, r1
 800b822:	e7c4      	b.n	800b7ae <_dtoa_r+0x53e>
 800b824:	ec51 0b17 	vmov	r0, r1, d7
 800b828:	f7f4 fee6 	bl	80005f8 <__aeabi_dmul>
 800b82c:	9b02      	ldr	r3, [sp, #8]
 800b82e:	9d00      	ldr	r5, [sp, #0]
 800b830:	930c      	str	r3, [sp, #48]	; 0x30
 800b832:	ec41 0b18 	vmov	d8, r0, r1
 800b836:	4639      	mov	r1, r7
 800b838:	4630      	mov	r0, r6
 800b83a:	f7f5 f98d 	bl	8000b58 <__aeabi_d2iz>
 800b83e:	9011      	str	r0, [sp, #68]	; 0x44
 800b840:	f7f4 fe70 	bl	8000524 <__aeabi_i2d>
 800b844:	4602      	mov	r2, r0
 800b846:	460b      	mov	r3, r1
 800b848:	4630      	mov	r0, r6
 800b84a:	4639      	mov	r1, r7
 800b84c:	f7f4 fd1c 	bl	8000288 <__aeabi_dsub>
 800b850:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b852:	3330      	adds	r3, #48	; 0x30
 800b854:	f805 3b01 	strb.w	r3, [r5], #1
 800b858:	9b02      	ldr	r3, [sp, #8]
 800b85a:	429d      	cmp	r5, r3
 800b85c:	4606      	mov	r6, r0
 800b85e:	460f      	mov	r7, r1
 800b860:	f04f 0200 	mov.w	r2, #0
 800b864:	d134      	bne.n	800b8d0 <_dtoa_r+0x660>
 800b866:	4b19      	ldr	r3, [pc, #100]	; (800b8cc <_dtoa_r+0x65c>)
 800b868:	ec51 0b18 	vmov	r0, r1, d8
 800b86c:	f7f4 fd0e 	bl	800028c <__adddf3>
 800b870:	4602      	mov	r2, r0
 800b872:	460b      	mov	r3, r1
 800b874:	4630      	mov	r0, r6
 800b876:	4639      	mov	r1, r7
 800b878:	f7f5 f94e 	bl	8000b18 <__aeabi_dcmpgt>
 800b87c:	2800      	cmp	r0, #0
 800b87e:	d175      	bne.n	800b96c <_dtoa_r+0x6fc>
 800b880:	ec53 2b18 	vmov	r2, r3, d8
 800b884:	4911      	ldr	r1, [pc, #68]	; (800b8cc <_dtoa_r+0x65c>)
 800b886:	2000      	movs	r0, #0
 800b888:	f7f4 fcfe 	bl	8000288 <__aeabi_dsub>
 800b88c:	4602      	mov	r2, r0
 800b88e:	460b      	mov	r3, r1
 800b890:	4630      	mov	r0, r6
 800b892:	4639      	mov	r1, r7
 800b894:	f7f5 f922 	bl	8000adc <__aeabi_dcmplt>
 800b898:	2800      	cmp	r0, #0
 800b89a:	f43f af27 	beq.w	800b6ec <_dtoa_r+0x47c>
 800b89e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b8a0:	1e6b      	subs	r3, r5, #1
 800b8a2:	930c      	str	r3, [sp, #48]	; 0x30
 800b8a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b8a8:	2b30      	cmp	r3, #48	; 0x30
 800b8aa:	d0f8      	beq.n	800b89e <_dtoa_r+0x62e>
 800b8ac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b8b0:	e04a      	b.n	800b948 <_dtoa_r+0x6d8>
 800b8b2:	bf00      	nop
 800b8b4:	0800e348 	.word	0x0800e348
 800b8b8:	0800e320 	.word	0x0800e320
 800b8bc:	3ff00000 	.word	0x3ff00000
 800b8c0:	40240000 	.word	0x40240000
 800b8c4:	401c0000 	.word	0x401c0000
 800b8c8:	40140000 	.word	0x40140000
 800b8cc:	3fe00000 	.word	0x3fe00000
 800b8d0:	4baf      	ldr	r3, [pc, #700]	; (800bb90 <_dtoa_r+0x920>)
 800b8d2:	f7f4 fe91 	bl	80005f8 <__aeabi_dmul>
 800b8d6:	4606      	mov	r6, r0
 800b8d8:	460f      	mov	r7, r1
 800b8da:	e7ac      	b.n	800b836 <_dtoa_r+0x5c6>
 800b8dc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b8e0:	9d00      	ldr	r5, [sp, #0]
 800b8e2:	4642      	mov	r2, r8
 800b8e4:	464b      	mov	r3, r9
 800b8e6:	4630      	mov	r0, r6
 800b8e8:	4639      	mov	r1, r7
 800b8ea:	f7f4 ffaf 	bl	800084c <__aeabi_ddiv>
 800b8ee:	f7f5 f933 	bl	8000b58 <__aeabi_d2iz>
 800b8f2:	9002      	str	r0, [sp, #8]
 800b8f4:	f7f4 fe16 	bl	8000524 <__aeabi_i2d>
 800b8f8:	4642      	mov	r2, r8
 800b8fa:	464b      	mov	r3, r9
 800b8fc:	f7f4 fe7c 	bl	80005f8 <__aeabi_dmul>
 800b900:	4602      	mov	r2, r0
 800b902:	460b      	mov	r3, r1
 800b904:	4630      	mov	r0, r6
 800b906:	4639      	mov	r1, r7
 800b908:	f7f4 fcbe 	bl	8000288 <__aeabi_dsub>
 800b90c:	9e02      	ldr	r6, [sp, #8]
 800b90e:	9f01      	ldr	r7, [sp, #4]
 800b910:	3630      	adds	r6, #48	; 0x30
 800b912:	f805 6b01 	strb.w	r6, [r5], #1
 800b916:	9e00      	ldr	r6, [sp, #0]
 800b918:	1bae      	subs	r6, r5, r6
 800b91a:	42b7      	cmp	r7, r6
 800b91c:	4602      	mov	r2, r0
 800b91e:	460b      	mov	r3, r1
 800b920:	d137      	bne.n	800b992 <_dtoa_r+0x722>
 800b922:	f7f4 fcb3 	bl	800028c <__adddf3>
 800b926:	4642      	mov	r2, r8
 800b928:	464b      	mov	r3, r9
 800b92a:	4606      	mov	r6, r0
 800b92c:	460f      	mov	r7, r1
 800b92e:	f7f5 f8f3 	bl	8000b18 <__aeabi_dcmpgt>
 800b932:	b9c8      	cbnz	r0, 800b968 <_dtoa_r+0x6f8>
 800b934:	4642      	mov	r2, r8
 800b936:	464b      	mov	r3, r9
 800b938:	4630      	mov	r0, r6
 800b93a:	4639      	mov	r1, r7
 800b93c:	f7f5 f8c4 	bl	8000ac8 <__aeabi_dcmpeq>
 800b940:	b110      	cbz	r0, 800b948 <_dtoa_r+0x6d8>
 800b942:	9b02      	ldr	r3, [sp, #8]
 800b944:	07d9      	lsls	r1, r3, #31
 800b946:	d40f      	bmi.n	800b968 <_dtoa_r+0x6f8>
 800b948:	4620      	mov	r0, r4
 800b94a:	4659      	mov	r1, fp
 800b94c:	f000 fcf6 	bl	800c33c <_Bfree>
 800b950:	2300      	movs	r3, #0
 800b952:	702b      	strb	r3, [r5, #0]
 800b954:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b956:	f10a 0001 	add.w	r0, sl, #1
 800b95a:	6018      	str	r0, [r3, #0]
 800b95c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b95e:	2b00      	cmp	r3, #0
 800b960:	f43f acd8 	beq.w	800b314 <_dtoa_r+0xa4>
 800b964:	601d      	str	r5, [r3, #0]
 800b966:	e4d5      	b.n	800b314 <_dtoa_r+0xa4>
 800b968:	f8cd a01c 	str.w	sl, [sp, #28]
 800b96c:	462b      	mov	r3, r5
 800b96e:	461d      	mov	r5, r3
 800b970:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b974:	2a39      	cmp	r2, #57	; 0x39
 800b976:	d108      	bne.n	800b98a <_dtoa_r+0x71a>
 800b978:	9a00      	ldr	r2, [sp, #0]
 800b97a:	429a      	cmp	r2, r3
 800b97c:	d1f7      	bne.n	800b96e <_dtoa_r+0x6fe>
 800b97e:	9a07      	ldr	r2, [sp, #28]
 800b980:	9900      	ldr	r1, [sp, #0]
 800b982:	3201      	adds	r2, #1
 800b984:	9207      	str	r2, [sp, #28]
 800b986:	2230      	movs	r2, #48	; 0x30
 800b988:	700a      	strb	r2, [r1, #0]
 800b98a:	781a      	ldrb	r2, [r3, #0]
 800b98c:	3201      	adds	r2, #1
 800b98e:	701a      	strb	r2, [r3, #0]
 800b990:	e78c      	b.n	800b8ac <_dtoa_r+0x63c>
 800b992:	4b7f      	ldr	r3, [pc, #508]	; (800bb90 <_dtoa_r+0x920>)
 800b994:	2200      	movs	r2, #0
 800b996:	f7f4 fe2f 	bl	80005f8 <__aeabi_dmul>
 800b99a:	2200      	movs	r2, #0
 800b99c:	2300      	movs	r3, #0
 800b99e:	4606      	mov	r6, r0
 800b9a0:	460f      	mov	r7, r1
 800b9a2:	f7f5 f891 	bl	8000ac8 <__aeabi_dcmpeq>
 800b9a6:	2800      	cmp	r0, #0
 800b9a8:	d09b      	beq.n	800b8e2 <_dtoa_r+0x672>
 800b9aa:	e7cd      	b.n	800b948 <_dtoa_r+0x6d8>
 800b9ac:	9a08      	ldr	r2, [sp, #32]
 800b9ae:	2a00      	cmp	r2, #0
 800b9b0:	f000 80c4 	beq.w	800bb3c <_dtoa_r+0x8cc>
 800b9b4:	9a05      	ldr	r2, [sp, #20]
 800b9b6:	2a01      	cmp	r2, #1
 800b9b8:	f300 80a8 	bgt.w	800bb0c <_dtoa_r+0x89c>
 800b9bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b9be:	2a00      	cmp	r2, #0
 800b9c0:	f000 80a0 	beq.w	800bb04 <_dtoa_r+0x894>
 800b9c4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b9c8:	9e06      	ldr	r6, [sp, #24]
 800b9ca:	4645      	mov	r5, r8
 800b9cc:	9a04      	ldr	r2, [sp, #16]
 800b9ce:	2101      	movs	r1, #1
 800b9d0:	441a      	add	r2, r3
 800b9d2:	4620      	mov	r0, r4
 800b9d4:	4498      	add	r8, r3
 800b9d6:	9204      	str	r2, [sp, #16]
 800b9d8:	f000 fd6c 	bl	800c4b4 <__i2b>
 800b9dc:	4607      	mov	r7, r0
 800b9de:	2d00      	cmp	r5, #0
 800b9e0:	dd0b      	ble.n	800b9fa <_dtoa_r+0x78a>
 800b9e2:	9b04      	ldr	r3, [sp, #16]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	dd08      	ble.n	800b9fa <_dtoa_r+0x78a>
 800b9e8:	42ab      	cmp	r3, r5
 800b9ea:	9a04      	ldr	r2, [sp, #16]
 800b9ec:	bfa8      	it	ge
 800b9ee:	462b      	movge	r3, r5
 800b9f0:	eba8 0803 	sub.w	r8, r8, r3
 800b9f4:	1aed      	subs	r5, r5, r3
 800b9f6:	1ad3      	subs	r3, r2, r3
 800b9f8:	9304      	str	r3, [sp, #16]
 800b9fa:	9b06      	ldr	r3, [sp, #24]
 800b9fc:	b1fb      	cbz	r3, 800ba3e <_dtoa_r+0x7ce>
 800b9fe:	9b08      	ldr	r3, [sp, #32]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	f000 809f 	beq.w	800bb44 <_dtoa_r+0x8d4>
 800ba06:	2e00      	cmp	r6, #0
 800ba08:	dd11      	ble.n	800ba2e <_dtoa_r+0x7be>
 800ba0a:	4639      	mov	r1, r7
 800ba0c:	4632      	mov	r2, r6
 800ba0e:	4620      	mov	r0, r4
 800ba10:	f000 fe0c 	bl	800c62c <__pow5mult>
 800ba14:	465a      	mov	r2, fp
 800ba16:	4601      	mov	r1, r0
 800ba18:	4607      	mov	r7, r0
 800ba1a:	4620      	mov	r0, r4
 800ba1c:	f000 fd60 	bl	800c4e0 <__multiply>
 800ba20:	4659      	mov	r1, fp
 800ba22:	9007      	str	r0, [sp, #28]
 800ba24:	4620      	mov	r0, r4
 800ba26:	f000 fc89 	bl	800c33c <_Bfree>
 800ba2a:	9b07      	ldr	r3, [sp, #28]
 800ba2c:	469b      	mov	fp, r3
 800ba2e:	9b06      	ldr	r3, [sp, #24]
 800ba30:	1b9a      	subs	r2, r3, r6
 800ba32:	d004      	beq.n	800ba3e <_dtoa_r+0x7ce>
 800ba34:	4659      	mov	r1, fp
 800ba36:	4620      	mov	r0, r4
 800ba38:	f000 fdf8 	bl	800c62c <__pow5mult>
 800ba3c:	4683      	mov	fp, r0
 800ba3e:	2101      	movs	r1, #1
 800ba40:	4620      	mov	r0, r4
 800ba42:	f000 fd37 	bl	800c4b4 <__i2b>
 800ba46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	4606      	mov	r6, r0
 800ba4c:	dd7c      	ble.n	800bb48 <_dtoa_r+0x8d8>
 800ba4e:	461a      	mov	r2, r3
 800ba50:	4601      	mov	r1, r0
 800ba52:	4620      	mov	r0, r4
 800ba54:	f000 fdea 	bl	800c62c <__pow5mult>
 800ba58:	9b05      	ldr	r3, [sp, #20]
 800ba5a:	2b01      	cmp	r3, #1
 800ba5c:	4606      	mov	r6, r0
 800ba5e:	dd76      	ble.n	800bb4e <_dtoa_r+0x8de>
 800ba60:	2300      	movs	r3, #0
 800ba62:	9306      	str	r3, [sp, #24]
 800ba64:	6933      	ldr	r3, [r6, #16]
 800ba66:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ba6a:	6918      	ldr	r0, [r3, #16]
 800ba6c:	f000 fcd2 	bl	800c414 <__hi0bits>
 800ba70:	f1c0 0020 	rsb	r0, r0, #32
 800ba74:	9b04      	ldr	r3, [sp, #16]
 800ba76:	4418      	add	r0, r3
 800ba78:	f010 001f 	ands.w	r0, r0, #31
 800ba7c:	f000 8086 	beq.w	800bb8c <_dtoa_r+0x91c>
 800ba80:	f1c0 0320 	rsb	r3, r0, #32
 800ba84:	2b04      	cmp	r3, #4
 800ba86:	dd7f      	ble.n	800bb88 <_dtoa_r+0x918>
 800ba88:	f1c0 001c 	rsb	r0, r0, #28
 800ba8c:	9b04      	ldr	r3, [sp, #16]
 800ba8e:	4403      	add	r3, r0
 800ba90:	4480      	add	r8, r0
 800ba92:	4405      	add	r5, r0
 800ba94:	9304      	str	r3, [sp, #16]
 800ba96:	f1b8 0f00 	cmp.w	r8, #0
 800ba9a:	dd05      	ble.n	800baa8 <_dtoa_r+0x838>
 800ba9c:	4659      	mov	r1, fp
 800ba9e:	4642      	mov	r2, r8
 800baa0:	4620      	mov	r0, r4
 800baa2:	f000 fe1d 	bl	800c6e0 <__lshift>
 800baa6:	4683      	mov	fp, r0
 800baa8:	9b04      	ldr	r3, [sp, #16]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	dd05      	ble.n	800baba <_dtoa_r+0x84a>
 800baae:	4631      	mov	r1, r6
 800bab0:	461a      	mov	r2, r3
 800bab2:	4620      	mov	r0, r4
 800bab4:	f000 fe14 	bl	800c6e0 <__lshift>
 800bab8:	4606      	mov	r6, r0
 800baba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800babc:	2b00      	cmp	r3, #0
 800babe:	d069      	beq.n	800bb94 <_dtoa_r+0x924>
 800bac0:	4631      	mov	r1, r6
 800bac2:	4658      	mov	r0, fp
 800bac4:	f000 fe78 	bl	800c7b8 <__mcmp>
 800bac8:	2800      	cmp	r0, #0
 800baca:	da63      	bge.n	800bb94 <_dtoa_r+0x924>
 800bacc:	2300      	movs	r3, #0
 800bace:	4659      	mov	r1, fp
 800bad0:	220a      	movs	r2, #10
 800bad2:	4620      	mov	r0, r4
 800bad4:	f000 fc54 	bl	800c380 <__multadd>
 800bad8:	9b08      	ldr	r3, [sp, #32]
 800bada:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bade:	4683      	mov	fp, r0
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	f000 818f 	beq.w	800be04 <_dtoa_r+0xb94>
 800bae6:	4639      	mov	r1, r7
 800bae8:	2300      	movs	r3, #0
 800baea:	220a      	movs	r2, #10
 800baec:	4620      	mov	r0, r4
 800baee:	f000 fc47 	bl	800c380 <__multadd>
 800baf2:	f1b9 0f00 	cmp.w	r9, #0
 800baf6:	4607      	mov	r7, r0
 800baf8:	f300 808e 	bgt.w	800bc18 <_dtoa_r+0x9a8>
 800bafc:	9b05      	ldr	r3, [sp, #20]
 800bafe:	2b02      	cmp	r3, #2
 800bb00:	dc50      	bgt.n	800bba4 <_dtoa_r+0x934>
 800bb02:	e089      	b.n	800bc18 <_dtoa_r+0x9a8>
 800bb04:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bb06:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bb0a:	e75d      	b.n	800b9c8 <_dtoa_r+0x758>
 800bb0c:	9b01      	ldr	r3, [sp, #4]
 800bb0e:	1e5e      	subs	r6, r3, #1
 800bb10:	9b06      	ldr	r3, [sp, #24]
 800bb12:	42b3      	cmp	r3, r6
 800bb14:	bfbf      	itttt	lt
 800bb16:	9b06      	ldrlt	r3, [sp, #24]
 800bb18:	9606      	strlt	r6, [sp, #24]
 800bb1a:	1af2      	sublt	r2, r6, r3
 800bb1c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800bb1e:	bfb6      	itet	lt
 800bb20:	189b      	addlt	r3, r3, r2
 800bb22:	1b9e      	subge	r6, r3, r6
 800bb24:	930d      	strlt	r3, [sp, #52]	; 0x34
 800bb26:	9b01      	ldr	r3, [sp, #4]
 800bb28:	bfb8      	it	lt
 800bb2a:	2600      	movlt	r6, #0
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	bfb5      	itete	lt
 800bb30:	eba8 0503 	sublt.w	r5, r8, r3
 800bb34:	9b01      	ldrge	r3, [sp, #4]
 800bb36:	2300      	movlt	r3, #0
 800bb38:	4645      	movge	r5, r8
 800bb3a:	e747      	b.n	800b9cc <_dtoa_r+0x75c>
 800bb3c:	9e06      	ldr	r6, [sp, #24]
 800bb3e:	9f08      	ldr	r7, [sp, #32]
 800bb40:	4645      	mov	r5, r8
 800bb42:	e74c      	b.n	800b9de <_dtoa_r+0x76e>
 800bb44:	9a06      	ldr	r2, [sp, #24]
 800bb46:	e775      	b.n	800ba34 <_dtoa_r+0x7c4>
 800bb48:	9b05      	ldr	r3, [sp, #20]
 800bb4a:	2b01      	cmp	r3, #1
 800bb4c:	dc18      	bgt.n	800bb80 <_dtoa_r+0x910>
 800bb4e:	9b02      	ldr	r3, [sp, #8]
 800bb50:	b9b3      	cbnz	r3, 800bb80 <_dtoa_r+0x910>
 800bb52:	9b03      	ldr	r3, [sp, #12]
 800bb54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb58:	b9a3      	cbnz	r3, 800bb84 <_dtoa_r+0x914>
 800bb5a:	9b03      	ldr	r3, [sp, #12]
 800bb5c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bb60:	0d1b      	lsrs	r3, r3, #20
 800bb62:	051b      	lsls	r3, r3, #20
 800bb64:	b12b      	cbz	r3, 800bb72 <_dtoa_r+0x902>
 800bb66:	9b04      	ldr	r3, [sp, #16]
 800bb68:	3301      	adds	r3, #1
 800bb6a:	9304      	str	r3, [sp, #16]
 800bb6c:	f108 0801 	add.w	r8, r8, #1
 800bb70:	2301      	movs	r3, #1
 800bb72:	9306      	str	r3, [sp, #24]
 800bb74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	f47f af74 	bne.w	800ba64 <_dtoa_r+0x7f4>
 800bb7c:	2001      	movs	r0, #1
 800bb7e:	e779      	b.n	800ba74 <_dtoa_r+0x804>
 800bb80:	2300      	movs	r3, #0
 800bb82:	e7f6      	b.n	800bb72 <_dtoa_r+0x902>
 800bb84:	9b02      	ldr	r3, [sp, #8]
 800bb86:	e7f4      	b.n	800bb72 <_dtoa_r+0x902>
 800bb88:	d085      	beq.n	800ba96 <_dtoa_r+0x826>
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	301c      	adds	r0, #28
 800bb8e:	e77d      	b.n	800ba8c <_dtoa_r+0x81c>
 800bb90:	40240000 	.word	0x40240000
 800bb94:	9b01      	ldr	r3, [sp, #4]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	dc38      	bgt.n	800bc0c <_dtoa_r+0x99c>
 800bb9a:	9b05      	ldr	r3, [sp, #20]
 800bb9c:	2b02      	cmp	r3, #2
 800bb9e:	dd35      	ble.n	800bc0c <_dtoa_r+0x99c>
 800bba0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800bba4:	f1b9 0f00 	cmp.w	r9, #0
 800bba8:	d10d      	bne.n	800bbc6 <_dtoa_r+0x956>
 800bbaa:	4631      	mov	r1, r6
 800bbac:	464b      	mov	r3, r9
 800bbae:	2205      	movs	r2, #5
 800bbb0:	4620      	mov	r0, r4
 800bbb2:	f000 fbe5 	bl	800c380 <__multadd>
 800bbb6:	4601      	mov	r1, r0
 800bbb8:	4606      	mov	r6, r0
 800bbba:	4658      	mov	r0, fp
 800bbbc:	f000 fdfc 	bl	800c7b8 <__mcmp>
 800bbc0:	2800      	cmp	r0, #0
 800bbc2:	f73f adbd 	bgt.w	800b740 <_dtoa_r+0x4d0>
 800bbc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbc8:	9d00      	ldr	r5, [sp, #0]
 800bbca:	ea6f 0a03 	mvn.w	sl, r3
 800bbce:	f04f 0800 	mov.w	r8, #0
 800bbd2:	4631      	mov	r1, r6
 800bbd4:	4620      	mov	r0, r4
 800bbd6:	f000 fbb1 	bl	800c33c <_Bfree>
 800bbda:	2f00      	cmp	r7, #0
 800bbdc:	f43f aeb4 	beq.w	800b948 <_dtoa_r+0x6d8>
 800bbe0:	f1b8 0f00 	cmp.w	r8, #0
 800bbe4:	d005      	beq.n	800bbf2 <_dtoa_r+0x982>
 800bbe6:	45b8      	cmp	r8, r7
 800bbe8:	d003      	beq.n	800bbf2 <_dtoa_r+0x982>
 800bbea:	4641      	mov	r1, r8
 800bbec:	4620      	mov	r0, r4
 800bbee:	f000 fba5 	bl	800c33c <_Bfree>
 800bbf2:	4639      	mov	r1, r7
 800bbf4:	4620      	mov	r0, r4
 800bbf6:	f000 fba1 	bl	800c33c <_Bfree>
 800bbfa:	e6a5      	b.n	800b948 <_dtoa_r+0x6d8>
 800bbfc:	2600      	movs	r6, #0
 800bbfe:	4637      	mov	r7, r6
 800bc00:	e7e1      	b.n	800bbc6 <_dtoa_r+0x956>
 800bc02:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800bc04:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800bc08:	4637      	mov	r7, r6
 800bc0a:	e599      	b.n	800b740 <_dtoa_r+0x4d0>
 800bc0c:	9b08      	ldr	r3, [sp, #32]
 800bc0e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	f000 80fd 	beq.w	800be12 <_dtoa_r+0xba2>
 800bc18:	2d00      	cmp	r5, #0
 800bc1a:	dd05      	ble.n	800bc28 <_dtoa_r+0x9b8>
 800bc1c:	4639      	mov	r1, r7
 800bc1e:	462a      	mov	r2, r5
 800bc20:	4620      	mov	r0, r4
 800bc22:	f000 fd5d 	bl	800c6e0 <__lshift>
 800bc26:	4607      	mov	r7, r0
 800bc28:	9b06      	ldr	r3, [sp, #24]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d05c      	beq.n	800bce8 <_dtoa_r+0xa78>
 800bc2e:	6879      	ldr	r1, [r7, #4]
 800bc30:	4620      	mov	r0, r4
 800bc32:	f000 fb43 	bl	800c2bc <_Balloc>
 800bc36:	4605      	mov	r5, r0
 800bc38:	b928      	cbnz	r0, 800bc46 <_dtoa_r+0x9d6>
 800bc3a:	4b80      	ldr	r3, [pc, #512]	; (800be3c <_dtoa_r+0xbcc>)
 800bc3c:	4602      	mov	r2, r0
 800bc3e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800bc42:	f7ff bb2e 	b.w	800b2a2 <_dtoa_r+0x32>
 800bc46:	693a      	ldr	r2, [r7, #16]
 800bc48:	3202      	adds	r2, #2
 800bc4a:	0092      	lsls	r2, r2, #2
 800bc4c:	f107 010c 	add.w	r1, r7, #12
 800bc50:	300c      	adds	r0, #12
 800bc52:	f000 fb25 	bl	800c2a0 <memcpy>
 800bc56:	2201      	movs	r2, #1
 800bc58:	4629      	mov	r1, r5
 800bc5a:	4620      	mov	r0, r4
 800bc5c:	f000 fd40 	bl	800c6e0 <__lshift>
 800bc60:	9b00      	ldr	r3, [sp, #0]
 800bc62:	3301      	adds	r3, #1
 800bc64:	9301      	str	r3, [sp, #4]
 800bc66:	9b00      	ldr	r3, [sp, #0]
 800bc68:	444b      	add	r3, r9
 800bc6a:	9307      	str	r3, [sp, #28]
 800bc6c:	9b02      	ldr	r3, [sp, #8]
 800bc6e:	f003 0301 	and.w	r3, r3, #1
 800bc72:	46b8      	mov	r8, r7
 800bc74:	9306      	str	r3, [sp, #24]
 800bc76:	4607      	mov	r7, r0
 800bc78:	9b01      	ldr	r3, [sp, #4]
 800bc7a:	4631      	mov	r1, r6
 800bc7c:	3b01      	subs	r3, #1
 800bc7e:	4658      	mov	r0, fp
 800bc80:	9302      	str	r3, [sp, #8]
 800bc82:	f7ff fa69 	bl	800b158 <quorem>
 800bc86:	4603      	mov	r3, r0
 800bc88:	3330      	adds	r3, #48	; 0x30
 800bc8a:	9004      	str	r0, [sp, #16]
 800bc8c:	4641      	mov	r1, r8
 800bc8e:	4658      	mov	r0, fp
 800bc90:	9308      	str	r3, [sp, #32]
 800bc92:	f000 fd91 	bl	800c7b8 <__mcmp>
 800bc96:	463a      	mov	r2, r7
 800bc98:	4681      	mov	r9, r0
 800bc9a:	4631      	mov	r1, r6
 800bc9c:	4620      	mov	r0, r4
 800bc9e:	f000 fda7 	bl	800c7f0 <__mdiff>
 800bca2:	68c2      	ldr	r2, [r0, #12]
 800bca4:	9b08      	ldr	r3, [sp, #32]
 800bca6:	4605      	mov	r5, r0
 800bca8:	bb02      	cbnz	r2, 800bcec <_dtoa_r+0xa7c>
 800bcaa:	4601      	mov	r1, r0
 800bcac:	4658      	mov	r0, fp
 800bcae:	f000 fd83 	bl	800c7b8 <__mcmp>
 800bcb2:	9b08      	ldr	r3, [sp, #32]
 800bcb4:	4602      	mov	r2, r0
 800bcb6:	4629      	mov	r1, r5
 800bcb8:	4620      	mov	r0, r4
 800bcba:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800bcbe:	f000 fb3d 	bl	800c33c <_Bfree>
 800bcc2:	9b05      	ldr	r3, [sp, #20]
 800bcc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bcc6:	9d01      	ldr	r5, [sp, #4]
 800bcc8:	ea43 0102 	orr.w	r1, r3, r2
 800bccc:	9b06      	ldr	r3, [sp, #24]
 800bcce:	430b      	orrs	r3, r1
 800bcd0:	9b08      	ldr	r3, [sp, #32]
 800bcd2:	d10d      	bne.n	800bcf0 <_dtoa_r+0xa80>
 800bcd4:	2b39      	cmp	r3, #57	; 0x39
 800bcd6:	d029      	beq.n	800bd2c <_dtoa_r+0xabc>
 800bcd8:	f1b9 0f00 	cmp.w	r9, #0
 800bcdc:	dd01      	ble.n	800bce2 <_dtoa_r+0xa72>
 800bcde:	9b04      	ldr	r3, [sp, #16]
 800bce0:	3331      	adds	r3, #49	; 0x31
 800bce2:	9a02      	ldr	r2, [sp, #8]
 800bce4:	7013      	strb	r3, [r2, #0]
 800bce6:	e774      	b.n	800bbd2 <_dtoa_r+0x962>
 800bce8:	4638      	mov	r0, r7
 800bcea:	e7b9      	b.n	800bc60 <_dtoa_r+0x9f0>
 800bcec:	2201      	movs	r2, #1
 800bcee:	e7e2      	b.n	800bcb6 <_dtoa_r+0xa46>
 800bcf0:	f1b9 0f00 	cmp.w	r9, #0
 800bcf4:	db06      	blt.n	800bd04 <_dtoa_r+0xa94>
 800bcf6:	9905      	ldr	r1, [sp, #20]
 800bcf8:	ea41 0909 	orr.w	r9, r1, r9
 800bcfc:	9906      	ldr	r1, [sp, #24]
 800bcfe:	ea59 0101 	orrs.w	r1, r9, r1
 800bd02:	d120      	bne.n	800bd46 <_dtoa_r+0xad6>
 800bd04:	2a00      	cmp	r2, #0
 800bd06:	ddec      	ble.n	800bce2 <_dtoa_r+0xa72>
 800bd08:	4659      	mov	r1, fp
 800bd0a:	2201      	movs	r2, #1
 800bd0c:	4620      	mov	r0, r4
 800bd0e:	9301      	str	r3, [sp, #4]
 800bd10:	f000 fce6 	bl	800c6e0 <__lshift>
 800bd14:	4631      	mov	r1, r6
 800bd16:	4683      	mov	fp, r0
 800bd18:	f000 fd4e 	bl	800c7b8 <__mcmp>
 800bd1c:	2800      	cmp	r0, #0
 800bd1e:	9b01      	ldr	r3, [sp, #4]
 800bd20:	dc02      	bgt.n	800bd28 <_dtoa_r+0xab8>
 800bd22:	d1de      	bne.n	800bce2 <_dtoa_r+0xa72>
 800bd24:	07da      	lsls	r2, r3, #31
 800bd26:	d5dc      	bpl.n	800bce2 <_dtoa_r+0xa72>
 800bd28:	2b39      	cmp	r3, #57	; 0x39
 800bd2a:	d1d8      	bne.n	800bcde <_dtoa_r+0xa6e>
 800bd2c:	9a02      	ldr	r2, [sp, #8]
 800bd2e:	2339      	movs	r3, #57	; 0x39
 800bd30:	7013      	strb	r3, [r2, #0]
 800bd32:	462b      	mov	r3, r5
 800bd34:	461d      	mov	r5, r3
 800bd36:	3b01      	subs	r3, #1
 800bd38:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bd3c:	2a39      	cmp	r2, #57	; 0x39
 800bd3e:	d050      	beq.n	800bde2 <_dtoa_r+0xb72>
 800bd40:	3201      	adds	r2, #1
 800bd42:	701a      	strb	r2, [r3, #0]
 800bd44:	e745      	b.n	800bbd2 <_dtoa_r+0x962>
 800bd46:	2a00      	cmp	r2, #0
 800bd48:	dd03      	ble.n	800bd52 <_dtoa_r+0xae2>
 800bd4a:	2b39      	cmp	r3, #57	; 0x39
 800bd4c:	d0ee      	beq.n	800bd2c <_dtoa_r+0xabc>
 800bd4e:	3301      	adds	r3, #1
 800bd50:	e7c7      	b.n	800bce2 <_dtoa_r+0xa72>
 800bd52:	9a01      	ldr	r2, [sp, #4]
 800bd54:	9907      	ldr	r1, [sp, #28]
 800bd56:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bd5a:	428a      	cmp	r2, r1
 800bd5c:	d02a      	beq.n	800bdb4 <_dtoa_r+0xb44>
 800bd5e:	4659      	mov	r1, fp
 800bd60:	2300      	movs	r3, #0
 800bd62:	220a      	movs	r2, #10
 800bd64:	4620      	mov	r0, r4
 800bd66:	f000 fb0b 	bl	800c380 <__multadd>
 800bd6a:	45b8      	cmp	r8, r7
 800bd6c:	4683      	mov	fp, r0
 800bd6e:	f04f 0300 	mov.w	r3, #0
 800bd72:	f04f 020a 	mov.w	r2, #10
 800bd76:	4641      	mov	r1, r8
 800bd78:	4620      	mov	r0, r4
 800bd7a:	d107      	bne.n	800bd8c <_dtoa_r+0xb1c>
 800bd7c:	f000 fb00 	bl	800c380 <__multadd>
 800bd80:	4680      	mov	r8, r0
 800bd82:	4607      	mov	r7, r0
 800bd84:	9b01      	ldr	r3, [sp, #4]
 800bd86:	3301      	adds	r3, #1
 800bd88:	9301      	str	r3, [sp, #4]
 800bd8a:	e775      	b.n	800bc78 <_dtoa_r+0xa08>
 800bd8c:	f000 faf8 	bl	800c380 <__multadd>
 800bd90:	4639      	mov	r1, r7
 800bd92:	4680      	mov	r8, r0
 800bd94:	2300      	movs	r3, #0
 800bd96:	220a      	movs	r2, #10
 800bd98:	4620      	mov	r0, r4
 800bd9a:	f000 faf1 	bl	800c380 <__multadd>
 800bd9e:	4607      	mov	r7, r0
 800bda0:	e7f0      	b.n	800bd84 <_dtoa_r+0xb14>
 800bda2:	f1b9 0f00 	cmp.w	r9, #0
 800bda6:	9a00      	ldr	r2, [sp, #0]
 800bda8:	bfcc      	ite	gt
 800bdaa:	464d      	movgt	r5, r9
 800bdac:	2501      	movle	r5, #1
 800bdae:	4415      	add	r5, r2
 800bdb0:	f04f 0800 	mov.w	r8, #0
 800bdb4:	4659      	mov	r1, fp
 800bdb6:	2201      	movs	r2, #1
 800bdb8:	4620      	mov	r0, r4
 800bdba:	9301      	str	r3, [sp, #4]
 800bdbc:	f000 fc90 	bl	800c6e0 <__lshift>
 800bdc0:	4631      	mov	r1, r6
 800bdc2:	4683      	mov	fp, r0
 800bdc4:	f000 fcf8 	bl	800c7b8 <__mcmp>
 800bdc8:	2800      	cmp	r0, #0
 800bdca:	dcb2      	bgt.n	800bd32 <_dtoa_r+0xac2>
 800bdcc:	d102      	bne.n	800bdd4 <_dtoa_r+0xb64>
 800bdce:	9b01      	ldr	r3, [sp, #4]
 800bdd0:	07db      	lsls	r3, r3, #31
 800bdd2:	d4ae      	bmi.n	800bd32 <_dtoa_r+0xac2>
 800bdd4:	462b      	mov	r3, r5
 800bdd6:	461d      	mov	r5, r3
 800bdd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bddc:	2a30      	cmp	r2, #48	; 0x30
 800bdde:	d0fa      	beq.n	800bdd6 <_dtoa_r+0xb66>
 800bde0:	e6f7      	b.n	800bbd2 <_dtoa_r+0x962>
 800bde2:	9a00      	ldr	r2, [sp, #0]
 800bde4:	429a      	cmp	r2, r3
 800bde6:	d1a5      	bne.n	800bd34 <_dtoa_r+0xac4>
 800bde8:	f10a 0a01 	add.w	sl, sl, #1
 800bdec:	2331      	movs	r3, #49	; 0x31
 800bdee:	e779      	b.n	800bce4 <_dtoa_r+0xa74>
 800bdf0:	4b13      	ldr	r3, [pc, #76]	; (800be40 <_dtoa_r+0xbd0>)
 800bdf2:	f7ff baaf 	b.w	800b354 <_dtoa_r+0xe4>
 800bdf6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	f47f aa86 	bne.w	800b30a <_dtoa_r+0x9a>
 800bdfe:	4b11      	ldr	r3, [pc, #68]	; (800be44 <_dtoa_r+0xbd4>)
 800be00:	f7ff baa8 	b.w	800b354 <_dtoa_r+0xe4>
 800be04:	f1b9 0f00 	cmp.w	r9, #0
 800be08:	dc03      	bgt.n	800be12 <_dtoa_r+0xba2>
 800be0a:	9b05      	ldr	r3, [sp, #20]
 800be0c:	2b02      	cmp	r3, #2
 800be0e:	f73f aec9 	bgt.w	800bba4 <_dtoa_r+0x934>
 800be12:	9d00      	ldr	r5, [sp, #0]
 800be14:	4631      	mov	r1, r6
 800be16:	4658      	mov	r0, fp
 800be18:	f7ff f99e 	bl	800b158 <quorem>
 800be1c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800be20:	f805 3b01 	strb.w	r3, [r5], #1
 800be24:	9a00      	ldr	r2, [sp, #0]
 800be26:	1aaa      	subs	r2, r5, r2
 800be28:	4591      	cmp	r9, r2
 800be2a:	ddba      	ble.n	800bda2 <_dtoa_r+0xb32>
 800be2c:	4659      	mov	r1, fp
 800be2e:	2300      	movs	r3, #0
 800be30:	220a      	movs	r2, #10
 800be32:	4620      	mov	r0, r4
 800be34:	f000 faa4 	bl	800c380 <__multadd>
 800be38:	4683      	mov	fp, r0
 800be3a:	e7eb      	b.n	800be14 <_dtoa_r+0xba4>
 800be3c:	0800e24f 	.word	0x0800e24f
 800be40:	0800e1a8 	.word	0x0800e1a8
 800be44:	0800e1cc 	.word	0x0800e1cc

0800be48 <__sflush_r>:
 800be48:	898a      	ldrh	r2, [r1, #12]
 800be4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be4e:	4605      	mov	r5, r0
 800be50:	0710      	lsls	r0, r2, #28
 800be52:	460c      	mov	r4, r1
 800be54:	d458      	bmi.n	800bf08 <__sflush_r+0xc0>
 800be56:	684b      	ldr	r3, [r1, #4]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	dc05      	bgt.n	800be68 <__sflush_r+0x20>
 800be5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800be5e:	2b00      	cmp	r3, #0
 800be60:	dc02      	bgt.n	800be68 <__sflush_r+0x20>
 800be62:	2000      	movs	r0, #0
 800be64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be6a:	2e00      	cmp	r6, #0
 800be6c:	d0f9      	beq.n	800be62 <__sflush_r+0x1a>
 800be6e:	2300      	movs	r3, #0
 800be70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800be74:	682f      	ldr	r7, [r5, #0]
 800be76:	602b      	str	r3, [r5, #0]
 800be78:	d032      	beq.n	800bee0 <__sflush_r+0x98>
 800be7a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800be7c:	89a3      	ldrh	r3, [r4, #12]
 800be7e:	075a      	lsls	r2, r3, #29
 800be80:	d505      	bpl.n	800be8e <__sflush_r+0x46>
 800be82:	6863      	ldr	r3, [r4, #4]
 800be84:	1ac0      	subs	r0, r0, r3
 800be86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800be88:	b10b      	cbz	r3, 800be8e <__sflush_r+0x46>
 800be8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800be8c:	1ac0      	subs	r0, r0, r3
 800be8e:	2300      	movs	r3, #0
 800be90:	4602      	mov	r2, r0
 800be92:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be94:	6a21      	ldr	r1, [r4, #32]
 800be96:	4628      	mov	r0, r5
 800be98:	47b0      	blx	r6
 800be9a:	1c43      	adds	r3, r0, #1
 800be9c:	89a3      	ldrh	r3, [r4, #12]
 800be9e:	d106      	bne.n	800beae <__sflush_r+0x66>
 800bea0:	6829      	ldr	r1, [r5, #0]
 800bea2:	291d      	cmp	r1, #29
 800bea4:	d82c      	bhi.n	800bf00 <__sflush_r+0xb8>
 800bea6:	4a2a      	ldr	r2, [pc, #168]	; (800bf50 <__sflush_r+0x108>)
 800bea8:	40ca      	lsrs	r2, r1
 800beaa:	07d6      	lsls	r6, r2, #31
 800beac:	d528      	bpl.n	800bf00 <__sflush_r+0xb8>
 800beae:	2200      	movs	r2, #0
 800beb0:	6062      	str	r2, [r4, #4]
 800beb2:	04d9      	lsls	r1, r3, #19
 800beb4:	6922      	ldr	r2, [r4, #16]
 800beb6:	6022      	str	r2, [r4, #0]
 800beb8:	d504      	bpl.n	800bec4 <__sflush_r+0x7c>
 800beba:	1c42      	adds	r2, r0, #1
 800bebc:	d101      	bne.n	800bec2 <__sflush_r+0x7a>
 800bebe:	682b      	ldr	r3, [r5, #0]
 800bec0:	b903      	cbnz	r3, 800bec4 <__sflush_r+0x7c>
 800bec2:	6560      	str	r0, [r4, #84]	; 0x54
 800bec4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bec6:	602f      	str	r7, [r5, #0]
 800bec8:	2900      	cmp	r1, #0
 800beca:	d0ca      	beq.n	800be62 <__sflush_r+0x1a>
 800becc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bed0:	4299      	cmp	r1, r3
 800bed2:	d002      	beq.n	800beda <__sflush_r+0x92>
 800bed4:	4628      	mov	r0, r5
 800bed6:	f000 fd7f 	bl	800c9d8 <_free_r>
 800beda:	2000      	movs	r0, #0
 800bedc:	6360      	str	r0, [r4, #52]	; 0x34
 800bede:	e7c1      	b.n	800be64 <__sflush_r+0x1c>
 800bee0:	6a21      	ldr	r1, [r4, #32]
 800bee2:	2301      	movs	r3, #1
 800bee4:	4628      	mov	r0, r5
 800bee6:	47b0      	blx	r6
 800bee8:	1c41      	adds	r1, r0, #1
 800beea:	d1c7      	bne.n	800be7c <__sflush_r+0x34>
 800beec:	682b      	ldr	r3, [r5, #0]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d0c4      	beq.n	800be7c <__sflush_r+0x34>
 800bef2:	2b1d      	cmp	r3, #29
 800bef4:	d001      	beq.n	800befa <__sflush_r+0xb2>
 800bef6:	2b16      	cmp	r3, #22
 800bef8:	d101      	bne.n	800befe <__sflush_r+0xb6>
 800befa:	602f      	str	r7, [r5, #0]
 800befc:	e7b1      	b.n	800be62 <__sflush_r+0x1a>
 800befe:	89a3      	ldrh	r3, [r4, #12]
 800bf00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf04:	81a3      	strh	r3, [r4, #12]
 800bf06:	e7ad      	b.n	800be64 <__sflush_r+0x1c>
 800bf08:	690f      	ldr	r7, [r1, #16]
 800bf0a:	2f00      	cmp	r7, #0
 800bf0c:	d0a9      	beq.n	800be62 <__sflush_r+0x1a>
 800bf0e:	0793      	lsls	r3, r2, #30
 800bf10:	680e      	ldr	r6, [r1, #0]
 800bf12:	bf08      	it	eq
 800bf14:	694b      	ldreq	r3, [r1, #20]
 800bf16:	600f      	str	r7, [r1, #0]
 800bf18:	bf18      	it	ne
 800bf1a:	2300      	movne	r3, #0
 800bf1c:	eba6 0807 	sub.w	r8, r6, r7
 800bf20:	608b      	str	r3, [r1, #8]
 800bf22:	f1b8 0f00 	cmp.w	r8, #0
 800bf26:	dd9c      	ble.n	800be62 <__sflush_r+0x1a>
 800bf28:	6a21      	ldr	r1, [r4, #32]
 800bf2a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bf2c:	4643      	mov	r3, r8
 800bf2e:	463a      	mov	r2, r7
 800bf30:	4628      	mov	r0, r5
 800bf32:	47b0      	blx	r6
 800bf34:	2800      	cmp	r0, #0
 800bf36:	dc06      	bgt.n	800bf46 <__sflush_r+0xfe>
 800bf38:	89a3      	ldrh	r3, [r4, #12]
 800bf3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf3e:	81a3      	strh	r3, [r4, #12]
 800bf40:	f04f 30ff 	mov.w	r0, #4294967295
 800bf44:	e78e      	b.n	800be64 <__sflush_r+0x1c>
 800bf46:	4407      	add	r7, r0
 800bf48:	eba8 0800 	sub.w	r8, r8, r0
 800bf4c:	e7e9      	b.n	800bf22 <__sflush_r+0xda>
 800bf4e:	bf00      	nop
 800bf50:	20400001 	.word	0x20400001

0800bf54 <_fflush_r>:
 800bf54:	b538      	push	{r3, r4, r5, lr}
 800bf56:	690b      	ldr	r3, [r1, #16]
 800bf58:	4605      	mov	r5, r0
 800bf5a:	460c      	mov	r4, r1
 800bf5c:	b913      	cbnz	r3, 800bf64 <_fflush_r+0x10>
 800bf5e:	2500      	movs	r5, #0
 800bf60:	4628      	mov	r0, r5
 800bf62:	bd38      	pop	{r3, r4, r5, pc}
 800bf64:	b118      	cbz	r0, 800bf6e <_fflush_r+0x1a>
 800bf66:	6983      	ldr	r3, [r0, #24]
 800bf68:	b90b      	cbnz	r3, 800bf6e <_fflush_r+0x1a>
 800bf6a:	f000 f887 	bl	800c07c <__sinit>
 800bf6e:	4b14      	ldr	r3, [pc, #80]	; (800bfc0 <_fflush_r+0x6c>)
 800bf70:	429c      	cmp	r4, r3
 800bf72:	d11b      	bne.n	800bfac <_fflush_r+0x58>
 800bf74:	686c      	ldr	r4, [r5, #4]
 800bf76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d0ef      	beq.n	800bf5e <_fflush_r+0xa>
 800bf7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bf80:	07d0      	lsls	r0, r2, #31
 800bf82:	d404      	bmi.n	800bf8e <_fflush_r+0x3a>
 800bf84:	0599      	lsls	r1, r3, #22
 800bf86:	d402      	bmi.n	800bf8e <_fflush_r+0x3a>
 800bf88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf8a:	f000 f91a 	bl	800c1c2 <__retarget_lock_acquire_recursive>
 800bf8e:	4628      	mov	r0, r5
 800bf90:	4621      	mov	r1, r4
 800bf92:	f7ff ff59 	bl	800be48 <__sflush_r>
 800bf96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf98:	07da      	lsls	r2, r3, #31
 800bf9a:	4605      	mov	r5, r0
 800bf9c:	d4e0      	bmi.n	800bf60 <_fflush_r+0xc>
 800bf9e:	89a3      	ldrh	r3, [r4, #12]
 800bfa0:	059b      	lsls	r3, r3, #22
 800bfa2:	d4dd      	bmi.n	800bf60 <_fflush_r+0xc>
 800bfa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bfa6:	f000 f90d 	bl	800c1c4 <__retarget_lock_release_recursive>
 800bfaa:	e7d9      	b.n	800bf60 <_fflush_r+0xc>
 800bfac:	4b05      	ldr	r3, [pc, #20]	; (800bfc4 <_fflush_r+0x70>)
 800bfae:	429c      	cmp	r4, r3
 800bfb0:	d101      	bne.n	800bfb6 <_fflush_r+0x62>
 800bfb2:	68ac      	ldr	r4, [r5, #8]
 800bfb4:	e7df      	b.n	800bf76 <_fflush_r+0x22>
 800bfb6:	4b04      	ldr	r3, [pc, #16]	; (800bfc8 <_fflush_r+0x74>)
 800bfb8:	429c      	cmp	r4, r3
 800bfba:	bf08      	it	eq
 800bfbc:	68ec      	ldreq	r4, [r5, #12]
 800bfbe:	e7da      	b.n	800bf76 <_fflush_r+0x22>
 800bfc0:	0800e280 	.word	0x0800e280
 800bfc4:	0800e2a0 	.word	0x0800e2a0
 800bfc8:	0800e260 	.word	0x0800e260

0800bfcc <std>:
 800bfcc:	2300      	movs	r3, #0
 800bfce:	b510      	push	{r4, lr}
 800bfd0:	4604      	mov	r4, r0
 800bfd2:	e9c0 3300 	strd	r3, r3, [r0]
 800bfd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bfda:	6083      	str	r3, [r0, #8]
 800bfdc:	8181      	strh	r1, [r0, #12]
 800bfde:	6643      	str	r3, [r0, #100]	; 0x64
 800bfe0:	81c2      	strh	r2, [r0, #14]
 800bfe2:	6183      	str	r3, [r0, #24]
 800bfe4:	4619      	mov	r1, r3
 800bfe6:	2208      	movs	r2, #8
 800bfe8:	305c      	adds	r0, #92	; 0x5c
 800bfea:	f7fe faf5 	bl	800a5d8 <memset>
 800bfee:	4b05      	ldr	r3, [pc, #20]	; (800c004 <std+0x38>)
 800bff0:	6263      	str	r3, [r4, #36]	; 0x24
 800bff2:	4b05      	ldr	r3, [pc, #20]	; (800c008 <std+0x3c>)
 800bff4:	62a3      	str	r3, [r4, #40]	; 0x28
 800bff6:	4b05      	ldr	r3, [pc, #20]	; (800c00c <std+0x40>)
 800bff8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bffa:	4b05      	ldr	r3, [pc, #20]	; (800c010 <std+0x44>)
 800bffc:	6224      	str	r4, [r4, #32]
 800bffe:	6323      	str	r3, [r4, #48]	; 0x30
 800c000:	bd10      	pop	{r4, pc}
 800c002:	bf00      	nop
 800c004:	0800ce01 	.word	0x0800ce01
 800c008:	0800ce23 	.word	0x0800ce23
 800c00c:	0800ce5b 	.word	0x0800ce5b
 800c010:	0800ce7f 	.word	0x0800ce7f

0800c014 <_cleanup_r>:
 800c014:	4901      	ldr	r1, [pc, #4]	; (800c01c <_cleanup_r+0x8>)
 800c016:	f000 b8af 	b.w	800c178 <_fwalk_reent>
 800c01a:	bf00      	nop
 800c01c:	0800bf55 	.word	0x0800bf55

0800c020 <__sfmoreglue>:
 800c020:	b570      	push	{r4, r5, r6, lr}
 800c022:	1e4a      	subs	r2, r1, #1
 800c024:	2568      	movs	r5, #104	; 0x68
 800c026:	4355      	muls	r5, r2
 800c028:	460e      	mov	r6, r1
 800c02a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c02e:	f000 fd23 	bl	800ca78 <_malloc_r>
 800c032:	4604      	mov	r4, r0
 800c034:	b140      	cbz	r0, 800c048 <__sfmoreglue+0x28>
 800c036:	2100      	movs	r1, #0
 800c038:	e9c0 1600 	strd	r1, r6, [r0]
 800c03c:	300c      	adds	r0, #12
 800c03e:	60a0      	str	r0, [r4, #8]
 800c040:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c044:	f7fe fac8 	bl	800a5d8 <memset>
 800c048:	4620      	mov	r0, r4
 800c04a:	bd70      	pop	{r4, r5, r6, pc}

0800c04c <__sfp_lock_acquire>:
 800c04c:	4801      	ldr	r0, [pc, #4]	; (800c054 <__sfp_lock_acquire+0x8>)
 800c04e:	f000 b8b8 	b.w	800c1c2 <__retarget_lock_acquire_recursive>
 800c052:	bf00      	nop
 800c054:	200005ac 	.word	0x200005ac

0800c058 <__sfp_lock_release>:
 800c058:	4801      	ldr	r0, [pc, #4]	; (800c060 <__sfp_lock_release+0x8>)
 800c05a:	f000 b8b3 	b.w	800c1c4 <__retarget_lock_release_recursive>
 800c05e:	bf00      	nop
 800c060:	200005ac 	.word	0x200005ac

0800c064 <__sinit_lock_acquire>:
 800c064:	4801      	ldr	r0, [pc, #4]	; (800c06c <__sinit_lock_acquire+0x8>)
 800c066:	f000 b8ac 	b.w	800c1c2 <__retarget_lock_acquire_recursive>
 800c06a:	bf00      	nop
 800c06c:	200005a7 	.word	0x200005a7

0800c070 <__sinit_lock_release>:
 800c070:	4801      	ldr	r0, [pc, #4]	; (800c078 <__sinit_lock_release+0x8>)
 800c072:	f000 b8a7 	b.w	800c1c4 <__retarget_lock_release_recursive>
 800c076:	bf00      	nop
 800c078:	200005a7 	.word	0x200005a7

0800c07c <__sinit>:
 800c07c:	b510      	push	{r4, lr}
 800c07e:	4604      	mov	r4, r0
 800c080:	f7ff fff0 	bl	800c064 <__sinit_lock_acquire>
 800c084:	69a3      	ldr	r3, [r4, #24]
 800c086:	b11b      	cbz	r3, 800c090 <__sinit+0x14>
 800c088:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c08c:	f7ff bff0 	b.w	800c070 <__sinit_lock_release>
 800c090:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c094:	6523      	str	r3, [r4, #80]	; 0x50
 800c096:	4b13      	ldr	r3, [pc, #76]	; (800c0e4 <__sinit+0x68>)
 800c098:	4a13      	ldr	r2, [pc, #76]	; (800c0e8 <__sinit+0x6c>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	62a2      	str	r2, [r4, #40]	; 0x28
 800c09e:	42a3      	cmp	r3, r4
 800c0a0:	bf04      	itt	eq
 800c0a2:	2301      	moveq	r3, #1
 800c0a4:	61a3      	streq	r3, [r4, #24]
 800c0a6:	4620      	mov	r0, r4
 800c0a8:	f000 f820 	bl	800c0ec <__sfp>
 800c0ac:	6060      	str	r0, [r4, #4]
 800c0ae:	4620      	mov	r0, r4
 800c0b0:	f000 f81c 	bl	800c0ec <__sfp>
 800c0b4:	60a0      	str	r0, [r4, #8]
 800c0b6:	4620      	mov	r0, r4
 800c0b8:	f000 f818 	bl	800c0ec <__sfp>
 800c0bc:	2200      	movs	r2, #0
 800c0be:	60e0      	str	r0, [r4, #12]
 800c0c0:	2104      	movs	r1, #4
 800c0c2:	6860      	ldr	r0, [r4, #4]
 800c0c4:	f7ff ff82 	bl	800bfcc <std>
 800c0c8:	68a0      	ldr	r0, [r4, #8]
 800c0ca:	2201      	movs	r2, #1
 800c0cc:	2109      	movs	r1, #9
 800c0ce:	f7ff ff7d 	bl	800bfcc <std>
 800c0d2:	68e0      	ldr	r0, [r4, #12]
 800c0d4:	2202      	movs	r2, #2
 800c0d6:	2112      	movs	r1, #18
 800c0d8:	f7ff ff78 	bl	800bfcc <std>
 800c0dc:	2301      	movs	r3, #1
 800c0de:	61a3      	str	r3, [r4, #24]
 800c0e0:	e7d2      	b.n	800c088 <__sinit+0xc>
 800c0e2:	bf00      	nop
 800c0e4:	0800e194 	.word	0x0800e194
 800c0e8:	0800c015 	.word	0x0800c015

0800c0ec <__sfp>:
 800c0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0ee:	4607      	mov	r7, r0
 800c0f0:	f7ff ffac 	bl	800c04c <__sfp_lock_acquire>
 800c0f4:	4b1e      	ldr	r3, [pc, #120]	; (800c170 <__sfp+0x84>)
 800c0f6:	681e      	ldr	r6, [r3, #0]
 800c0f8:	69b3      	ldr	r3, [r6, #24]
 800c0fa:	b913      	cbnz	r3, 800c102 <__sfp+0x16>
 800c0fc:	4630      	mov	r0, r6
 800c0fe:	f7ff ffbd 	bl	800c07c <__sinit>
 800c102:	3648      	adds	r6, #72	; 0x48
 800c104:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c108:	3b01      	subs	r3, #1
 800c10a:	d503      	bpl.n	800c114 <__sfp+0x28>
 800c10c:	6833      	ldr	r3, [r6, #0]
 800c10e:	b30b      	cbz	r3, 800c154 <__sfp+0x68>
 800c110:	6836      	ldr	r6, [r6, #0]
 800c112:	e7f7      	b.n	800c104 <__sfp+0x18>
 800c114:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c118:	b9d5      	cbnz	r5, 800c150 <__sfp+0x64>
 800c11a:	4b16      	ldr	r3, [pc, #88]	; (800c174 <__sfp+0x88>)
 800c11c:	60e3      	str	r3, [r4, #12]
 800c11e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c122:	6665      	str	r5, [r4, #100]	; 0x64
 800c124:	f000 f84c 	bl	800c1c0 <__retarget_lock_init_recursive>
 800c128:	f7ff ff96 	bl	800c058 <__sfp_lock_release>
 800c12c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c130:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c134:	6025      	str	r5, [r4, #0]
 800c136:	61a5      	str	r5, [r4, #24]
 800c138:	2208      	movs	r2, #8
 800c13a:	4629      	mov	r1, r5
 800c13c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c140:	f7fe fa4a 	bl	800a5d8 <memset>
 800c144:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c148:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c14c:	4620      	mov	r0, r4
 800c14e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c150:	3468      	adds	r4, #104	; 0x68
 800c152:	e7d9      	b.n	800c108 <__sfp+0x1c>
 800c154:	2104      	movs	r1, #4
 800c156:	4638      	mov	r0, r7
 800c158:	f7ff ff62 	bl	800c020 <__sfmoreglue>
 800c15c:	4604      	mov	r4, r0
 800c15e:	6030      	str	r0, [r6, #0]
 800c160:	2800      	cmp	r0, #0
 800c162:	d1d5      	bne.n	800c110 <__sfp+0x24>
 800c164:	f7ff ff78 	bl	800c058 <__sfp_lock_release>
 800c168:	230c      	movs	r3, #12
 800c16a:	603b      	str	r3, [r7, #0]
 800c16c:	e7ee      	b.n	800c14c <__sfp+0x60>
 800c16e:	bf00      	nop
 800c170:	0800e194 	.word	0x0800e194
 800c174:	ffff0001 	.word	0xffff0001

0800c178 <_fwalk_reent>:
 800c178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c17c:	4606      	mov	r6, r0
 800c17e:	4688      	mov	r8, r1
 800c180:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c184:	2700      	movs	r7, #0
 800c186:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c18a:	f1b9 0901 	subs.w	r9, r9, #1
 800c18e:	d505      	bpl.n	800c19c <_fwalk_reent+0x24>
 800c190:	6824      	ldr	r4, [r4, #0]
 800c192:	2c00      	cmp	r4, #0
 800c194:	d1f7      	bne.n	800c186 <_fwalk_reent+0xe>
 800c196:	4638      	mov	r0, r7
 800c198:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c19c:	89ab      	ldrh	r3, [r5, #12]
 800c19e:	2b01      	cmp	r3, #1
 800c1a0:	d907      	bls.n	800c1b2 <_fwalk_reent+0x3a>
 800c1a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c1a6:	3301      	adds	r3, #1
 800c1a8:	d003      	beq.n	800c1b2 <_fwalk_reent+0x3a>
 800c1aa:	4629      	mov	r1, r5
 800c1ac:	4630      	mov	r0, r6
 800c1ae:	47c0      	blx	r8
 800c1b0:	4307      	orrs	r7, r0
 800c1b2:	3568      	adds	r5, #104	; 0x68
 800c1b4:	e7e9      	b.n	800c18a <_fwalk_reent+0x12>
	...

0800c1b8 <_localeconv_r>:
 800c1b8:	4800      	ldr	r0, [pc, #0]	; (800c1bc <_localeconv_r+0x4>)
 800c1ba:	4770      	bx	lr
 800c1bc:	20000164 	.word	0x20000164

0800c1c0 <__retarget_lock_init_recursive>:
 800c1c0:	4770      	bx	lr

0800c1c2 <__retarget_lock_acquire_recursive>:
 800c1c2:	4770      	bx	lr

0800c1c4 <__retarget_lock_release_recursive>:
 800c1c4:	4770      	bx	lr

0800c1c6 <__swhatbuf_r>:
 800c1c6:	b570      	push	{r4, r5, r6, lr}
 800c1c8:	460e      	mov	r6, r1
 800c1ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1ce:	2900      	cmp	r1, #0
 800c1d0:	b096      	sub	sp, #88	; 0x58
 800c1d2:	4614      	mov	r4, r2
 800c1d4:	461d      	mov	r5, r3
 800c1d6:	da07      	bge.n	800c1e8 <__swhatbuf_r+0x22>
 800c1d8:	2300      	movs	r3, #0
 800c1da:	602b      	str	r3, [r5, #0]
 800c1dc:	89b3      	ldrh	r3, [r6, #12]
 800c1de:	061a      	lsls	r2, r3, #24
 800c1e0:	d410      	bmi.n	800c204 <__swhatbuf_r+0x3e>
 800c1e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c1e6:	e00e      	b.n	800c206 <__swhatbuf_r+0x40>
 800c1e8:	466a      	mov	r2, sp
 800c1ea:	f000 fe9f 	bl	800cf2c <_fstat_r>
 800c1ee:	2800      	cmp	r0, #0
 800c1f0:	dbf2      	blt.n	800c1d8 <__swhatbuf_r+0x12>
 800c1f2:	9a01      	ldr	r2, [sp, #4]
 800c1f4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c1f8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c1fc:	425a      	negs	r2, r3
 800c1fe:	415a      	adcs	r2, r3
 800c200:	602a      	str	r2, [r5, #0]
 800c202:	e7ee      	b.n	800c1e2 <__swhatbuf_r+0x1c>
 800c204:	2340      	movs	r3, #64	; 0x40
 800c206:	2000      	movs	r0, #0
 800c208:	6023      	str	r3, [r4, #0]
 800c20a:	b016      	add	sp, #88	; 0x58
 800c20c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c210 <__smakebuf_r>:
 800c210:	898b      	ldrh	r3, [r1, #12]
 800c212:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c214:	079d      	lsls	r5, r3, #30
 800c216:	4606      	mov	r6, r0
 800c218:	460c      	mov	r4, r1
 800c21a:	d507      	bpl.n	800c22c <__smakebuf_r+0x1c>
 800c21c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c220:	6023      	str	r3, [r4, #0]
 800c222:	6123      	str	r3, [r4, #16]
 800c224:	2301      	movs	r3, #1
 800c226:	6163      	str	r3, [r4, #20]
 800c228:	b002      	add	sp, #8
 800c22a:	bd70      	pop	{r4, r5, r6, pc}
 800c22c:	ab01      	add	r3, sp, #4
 800c22e:	466a      	mov	r2, sp
 800c230:	f7ff ffc9 	bl	800c1c6 <__swhatbuf_r>
 800c234:	9900      	ldr	r1, [sp, #0]
 800c236:	4605      	mov	r5, r0
 800c238:	4630      	mov	r0, r6
 800c23a:	f000 fc1d 	bl	800ca78 <_malloc_r>
 800c23e:	b948      	cbnz	r0, 800c254 <__smakebuf_r+0x44>
 800c240:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c244:	059a      	lsls	r2, r3, #22
 800c246:	d4ef      	bmi.n	800c228 <__smakebuf_r+0x18>
 800c248:	f023 0303 	bic.w	r3, r3, #3
 800c24c:	f043 0302 	orr.w	r3, r3, #2
 800c250:	81a3      	strh	r3, [r4, #12]
 800c252:	e7e3      	b.n	800c21c <__smakebuf_r+0xc>
 800c254:	4b0d      	ldr	r3, [pc, #52]	; (800c28c <__smakebuf_r+0x7c>)
 800c256:	62b3      	str	r3, [r6, #40]	; 0x28
 800c258:	89a3      	ldrh	r3, [r4, #12]
 800c25a:	6020      	str	r0, [r4, #0]
 800c25c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c260:	81a3      	strh	r3, [r4, #12]
 800c262:	9b00      	ldr	r3, [sp, #0]
 800c264:	6163      	str	r3, [r4, #20]
 800c266:	9b01      	ldr	r3, [sp, #4]
 800c268:	6120      	str	r0, [r4, #16]
 800c26a:	b15b      	cbz	r3, 800c284 <__smakebuf_r+0x74>
 800c26c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c270:	4630      	mov	r0, r6
 800c272:	f000 fe6d 	bl	800cf50 <_isatty_r>
 800c276:	b128      	cbz	r0, 800c284 <__smakebuf_r+0x74>
 800c278:	89a3      	ldrh	r3, [r4, #12]
 800c27a:	f023 0303 	bic.w	r3, r3, #3
 800c27e:	f043 0301 	orr.w	r3, r3, #1
 800c282:	81a3      	strh	r3, [r4, #12]
 800c284:	89a0      	ldrh	r0, [r4, #12]
 800c286:	4305      	orrs	r5, r0
 800c288:	81a5      	strh	r5, [r4, #12]
 800c28a:	e7cd      	b.n	800c228 <__smakebuf_r+0x18>
 800c28c:	0800c015 	.word	0x0800c015

0800c290 <malloc>:
 800c290:	4b02      	ldr	r3, [pc, #8]	; (800c29c <malloc+0xc>)
 800c292:	4601      	mov	r1, r0
 800c294:	6818      	ldr	r0, [r3, #0]
 800c296:	f000 bbef 	b.w	800ca78 <_malloc_r>
 800c29a:	bf00      	nop
 800c29c:	20000010 	.word	0x20000010

0800c2a0 <memcpy>:
 800c2a0:	440a      	add	r2, r1
 800c2a2:	4291      	cmp	r1, r2
 800c2a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800c2a8:	d100      	bne.n	800c2ac <memcpy+0xc>
 800c2aa:	4770      	bx	lr
 800c2ac:	b510      	push	{r4, lr}
 800c2ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c2b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c2b6:	4291      	cmp	r1, r2
 800c2b8:	d1f9      	bne.n	800c2ae <memcpy+0xe>
 800c2ba:	bd10      	pop	{r4, pc}

0800c2bc <_Balloc>:
 800c2bc:	b570      	push	{r4, r5, r6, lr}
 800c2be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c2c0:	4604      	mov	r4, r0
 800c2c2:	460d      	mov	r5, r1
 800c2c4:	b976      	cbnz	r6, 800c2e4 <_Balloc+0x28>
 800c2c6:	2010      	movs	r0, #16
 800c2c8:	f7ff ffe2 	bl	800c290 <malloc>
 800c2cc:	4602      	mov	r2, r0
 800c2ce:	6260      	str	r0, [r4, #36]	; 0x24
 800c2d0:	b920      	cbnz	r0, 800c2dc <_Balloc+0x20>
 800c2d2:	4b18      	ldr	r3, [pc, #96]	; (800c334 <_Balloc+0x78>)
 800c2d4:	4818      	ldr	r0, [pc, #96]	; (800c338 <_Balloc+0x7c>)
 800c2d6:	2166      	movs	r1, #102	; 0x66
 800c2d8:	f000 fde8 	bl	800ceac <__assert_func>
 800c2dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c2e0:	6006      	str	r6, [r0, #0]
 800c2e2:	60c6      	str	r6, [r0, #12]
 800c2e4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c2e6:	68f3      	ldr	r3, [r6, #12]
 800c2e8:	b183      	cbz	r3, 800c30c <_Balloc+0x50>
 800c2ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c2ec:	68db      	ldr	r3, [r3, #12]
 800c2ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c2f2:	b9b8      	cbnz	r0, 800c324 <_Balloc+0x68>
 800c2f4:	2101      	movs	r1, #1
 800c2f6:	fa01 f605 	lsl.w	r6, r1, r5
 800c2fa:	1d72      	adds	r2, r6, #5
 800c2fc:	0092      	lsls	r2, r2, #2
 800c2fe:	4620      	mov	r0, r4
 800c300:	f000 fb5a 	bl	800c9b8 <_calloc_r>
 800c304:	b160      	cbz	r0, 800c320 <_Balloc+0x64>
 800c306:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c30a:	e00e      	b.n	800c32a <_Balloc+0x6e>
 800c30c:	2221      	movs	r2, #33	; 0x21
 800c30e:	2104      	movs	r1, #4
 800c310:	4620      	mov	r0, r4
 800c312:	f000 fb51 	bl	800c9b8 <_calloc_r>
 800c316:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c318:	60f0      	str	r0, [r6, #12]
 800c31a:	68db      	ldr	r3, [r3, #12]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d1e4      	bne.n	800c2ea <_Balloc+0x2e>
 800c320:	2000      	movs	r0, #0
 800c322:	bd70      	pop	{r4, r5, r6, pc}
 800c324:	6802      	ldr	r2, [r0, #0]
 800c326:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c32a:	2300      	movs	r3, #0
 800c32c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c330:	e7f7      	b.n	800c322 <_Balloc+0x66>
 800c332:	bf00      	nop
 800c334:	0800e1d9 	.word	0x0800e1d9
 800c338:	0800e2c0 	.word	0x0800e2c0

0800c33c <_Bfree>:
 800c33c:	b570      	push	{r4, r5, r6, lr}
 800c33e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c340:	4605      	mov	r5, r0
 800c342:	460c      	mov	r4, r1
 800c344:	b976      	cbnz	r6, 800c364 <_Bfree+0x28>
 800c346:	2010      	movs	r0, #16
 800c348:	f7ff ffa2 	bl	800c290 <malloc>
 800c34c:	4602      	mov	r2, r0
 800c34e:	6268      	str	r0, [r5, #36]	; 0x24
 800c350:	b920      	cbnz	r0, 800c35c <_Bfree+0x20>
 800c352:	4b09      	ldr	r3, [pc, #36]	; (800c378 <_Bfree+0x3c>)
 800c354:	4809      	ldr	r0, [pc, #36]	; (800c37c <_Bfree+0x40>)
 800c356:	218a      	movs	r1, #138	; 0x8a
 800c358:	f000 fda8 	bl	800ceac <__assert_func>
 800c35c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c360:	6006      	str	r6, [r0, #0]
 800c362:	60c6      	str	r6, [r0, #12]
 800c364:	b13c      	cbz	r4, 800c376 <_Bfree+0x3a>
 800c366:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c368:	6862      	ldr	r2, [r4, #4]
 800c36a:	68db      	ldr	r3, [r3, #12]
 800c36c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c370:	6021      	str	r1, [r4, #0]
 800c372:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c376:	bd70      	pop	{r4, r5, r6, pc}
 800c378:	0800e1d9 	.word	0x0800e1d9
 800c37c:	0800e2c0 	.word	0x0800e2c0

0800c380 <__multadd>:
 800c380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c384:	690e      	ldr	r6, [r1, #16]
 800c386:	4607      	mov	r7, r0
 800c388:	4698      	mov	r8, r3
 800c38a:	460c      	mov	r4, r1
 800c38c:	f101 0014 	add.w	r0, r1, #20
 800c390:	2300      	movs	r3, #0
 800c392:	6805      	ldr	r5, [r0, #0]
 800c394:	b2a9      	uxth	r1, r5
 800c396:	fb02 8101 	mla	r1, r2, r1, r8
 800c39a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c39e:	0c2d      	lsrs	r5, r5, #16
 800c3a0:	fb02 c505 	mla	r5, r2, r5, ip
 800c3a4:	b289      	uxth	r1, r1
 800c3a6:	3301      	adds	r3, #1
 800c3a8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c3ac:	429e      	cmp	r6, r3
 800c3ae:	f840 1b04 	str.w	r1, [r0], #4
 800c3b2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c3b6:	dcec      	bgt.n	800c392 <__multadd+0x12>
 800c3b8:	f1b8 0f00 	cmp.w	r8, #0
 800c3bc:	d022      	beq.n	800c404 <__multadd+0x84>
 800c3be:	68a3      	ldr	r3, [r4, #8]
 800c3c0:	42b3      	cmp	r3, r6
 800c3c2:	dc19      	bgt.n	800c3f8 <__multadd+0x78>
 800c3c4:	6861      	ldr	r1, [r4, #4]
 800c3c6:	4638      	mov	r0, r7
 800c3c8:	3101      	adds	r1, #1
 800c3ca:	f7ff ff77 	bl	800c2bc <_Balloc>
 800c3ce:	4605      	mov	r5, r0
 800c3d0:	b928      	cbnz	r0, 800c3de <__multadd+0x5e>
 800c3d2:	4602      	mov	r2, r0
 800c3d4:	4b0d      	ldr	r3, [pc, #52]	; (800c40c <__multadd+0x8c>)
 800c3d6:	480e      	ldr	r0, [pc, #56]	; (800c410 <__multadd+0x90>)
 800c3d8:	21b5      	movs	r1, #181	; 0xb5
 800c3da:	f000 fd67 	bl	800ceac <__assert_func>
 800c3de:	6922      	ldr	r2, [r4, #16]
 800c3e0:	3202      	adds	r2, #2
 800c3e2:	f104 010c 	add.w	r1, r4, #12
 800c3e6:	0092      	lsls	r2, r2, #2
 800c3e8:	300c      	adds	r0, #12
 800c3ea:	f7ff ff59 	bl	800c2a0 <memcpy>
 800c3ee:	4621      	mov	r1, r4
 800c3f0:	4638      	mov	r0, r7
 800c3f2:	f7ff ffa3 	bl	800c33c <_Bfree>
 800c3f6:	462c      	mov	r4, r5
 800c3f8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c3fc:	3601      	adds	r6, #1
 800c3fe:	f8c3 8014 	str.w	r8, [r3, #20]
 800c402:	6126      	str	r6, [r4, #16]
 800c404:	4620      	mov	r0, r4
 800c406:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c40a:	bf00      	nop
 800c40c:	0800e24f 	.word	0x0800e24f
 800c410:	0800e2c0 	.word	0x0800e2c0

0800c414 <__hi0bits>:
 800c414:	0c03      	lsrs	r3, r0, #16
 800c416:	041b      	lsls	r3, r3, #16
 800c418:	b9d3      	cbnz	r3, 800c450 <__hi0bits+0x3c>
 800c41a:	0400      	lsls	r0, r0, #16
 800c41c:	2310      	movs	r3, #16
 800c41e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c422:	bf04      	itt	eq
 800c424:	0200      	lsleq	r0, r0, #8
 800c426:	3308      	addeq	r3, #8
 800c428:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c42c:	bf04      	itt	eq
 800c42e:	0100      	lsleq	r0, r0, #4
 800c430:	3304      	addeq	r3, #4
 800c432:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c436:	bf04      	itt	eq
 800c438:	0080      	lsleq	r0, r0, #2
 800c43a:	3302      	addeq	r3, #2
 800c43c:	2800      	cmp	r0, #0
 800c43e:	db05      	blt.n	800c44c <__hi0bits+0x38>
 800c440:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c444:	f103 0301 	add.w	r3, r3, #1
 800c448:	bf08      	it	eq
 800c44a:	2320      	moveq	r3, #32
 800c44c:	4618      	mov	r0, r3
 800c44e:	4770      	bx	lr
 800c450:	2300      	movs	r3, #0
 800c452:	e7e4      	b.n	800c41e <__hi0bits+0xa>

0800c454 <__lo0bits>:
 800c454:	6803      	ldr	r3, [r0, #0]
 800c456:	f013 0207 	ands.w	r2, r3, #7
 800c45a:	4601      	mov	r1, r0
 800c45c:	d00b      	beq.n	800c476 <__lo0bits+0x22>
 800c45e:	07da      	lsls	r2, r3, #31
 800c460:	d424      	bmi.n	800c4ac <__lo0bits+0x58>
 800c462:	0798      	lsls	r0, r3, #30
 800c464:	bf49      	itett	mi
 800c466:	085b      	lsrmi	r3, r3, #1
 800c468:	089b      	lsrpl	r3, r3, #2
 800c46a:	2001      	movmi	r0, #1
 800c46c:	600b      	strmi	r3, [r1, #0]
 800c46e:	bf5c      	itt	pl
 800c470:	600b      	strpl	r3, [r1, #0]
 800c472:	2002      	movpl	r0, #2
 800c474:	4770      	bx	lr
 800c476:	b298      	uxth	r0, r3
 800c478:	b9b0      	cbnz	r0, 800c4a8 <__lo0bits+0x54>
 800c47a:	0c1b      	lsrs	r3, r3, #16
 800c47c:	2010      	movs	r0, #16
 800c47e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c482:	bf04      	itt	eq
 800c484:	0a1b      	lsreq	r3, r3, #8
 800c486:	3008      	addeq	r0, #8
 800c488:	071a      	lsls	r2, r3, #28
 800c48a:	bf04      	itt	eq
 800c48c:	091b      	lsreq	r3, r3, #4
 800c48e:	3004      	addeq	r0, #4
 800c490:	079a      	lsls	r2, r3, #30
 800c492:	bf04      	itt	eq
 800c494:	089b      	lsreq	r3, r3, #2
 800c496:	3002      	addeq	r0, #2
 800c498:	07da      	lsls	r2, r3, #31
 800c49a:	d403      	bmi.n	800c4a4 <__lo0bits+0x50>
 800c49c:	085b      	lsrs	r3, r3, #1
 800c49e:	f100 0001 	add.w	r0, r0, #1
 800c4a2:	d005      	beq.n	800c4b0 <__lo0bits+0x5c>
 800c4a4:	600b      	str	r3, [r1, #0]
 800c4a6:	4770      	bx	lr
 800c4a8:	4610      	mov	r0, r2
 800c4aa:	e7e8      	b.n	800c47e <__lo0bits+0x2a>
 800c4ac:	2000      	movs	r0, #0
 800c4ae:	4770      	bx	lr
 800c4b0:	2020      	movs	r0, #32
 800c4b2:	4770      	bx	lr

0800c4b4 <__i2b>:
 800c4b4:	b510      	push	{r4, lr}
 800c4b6:	460c      	mov	r4, r1
 800c4b8:	2101      	movs	r1, #1
 800c4ba:	f7ff feff 	bl	800c2bc <_Balloc>
 800c4be:	4602      	mov	r2, r0
 800c4c0:	b928      	cbnz	r0, 800c4ce <__i2b+0x1a>
 800c4c2:	4b05      	ldr	r3, [pc, #20]	; (800c4d8 <__i2b+0x24>)
 800c4c4:	4805      	ldr	r0, [pc, #20]	; (800c4dc <__i2b+0x28>)
 800c4c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c4ca:	f000 fcef 	bl	800ceac <__assert_func>
 800c4ce:	2301      	movs	r3, #1
 800c4d0:	6144      	str	r4, [r0, #20]
 800c4d2:	6103      	str	r3, [r0, #16]
 800c4d4:	bd10      	pop	{r4, pc}
 800c4d6:	bf00      	nop
 800c4d8:	0800e24f 	.word	0x0800e24f
 800c4dc:	0800e2c0 	.word	0x0800e2c0

0800c4e0 <__multiply>:
 800c4e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4e4:	4614      	mov	r4, r2
 800c4e6:	690a      	ldr	r2, [r1, #16]
 800c4e8:	6923      	ldr	r3, [r4, #16]
 800c4ea:	429a      	cmp	r2, r3
 800c4ec:	bfb8      	it	lt
 800c4ee:	460b      	movlt	r3, r1
 800c4f0:	460d      	mov	r5, r1
 800c4f2:	bfbc      	itt	lt
 800c4f4:	4625      	movlt	r5, r4
 800c4f6:	461c      	movlt	r4, r3
 800c4f8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c4fc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c500:	68ab      	ldr	r3, [r5, #8]
 800c502:	6869      	ldr	r1, [r5, #4]
 800c504:	eb0a 0709 	add.w	r7, sl, r9
 800c508:	42bb      	cmp	r3, r7
 800c50a:	b085      	sub	sp, #20
 800c50c:	bfb8      	it	lt
 800c50e:	3101      	addlt	r1, #1
 800c510:	f7ff fed4 	bl	800c2bc <_Balloc>
 800c514:	b930      	cbnz	r0, 800c524 <__multiply+0x44>
 800c516:	4602      	mov	r2, r0
 800c518:	4b42      	ldr	r3, [pc, #264]	; (800c624 <__multiply+0x144>)
 800c51a:	4843      	ldr	r0, [pc, #268]	; (800c628 <__multiply+0x148>)
 800c51c:	f240 115d 	movw	r1, #349	; 0x15d
 800c520:	f000 fcc4 	bl	800ceac <__assert_func>
 800c524:	f100 0614 	add.w	r6, r0, #20
 800c528:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c52c:	4633      	mov	r3, r6
 800c52e:	2200      	movs	r2, #0
 800c530:	4543      	cmp	r3, r8
 800c532:	d31e      	bcc.n	800c572 <__multiply+0x92>
 800c534:	f105 0c14 	add.w	ip, r5, #20
 800c538:	f104 0314 	add.w	r3, r4, #20
 800c53c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c540:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c544:	9202      	str	r2, [sp, #8]
 800c546:	ebac 0205 	sub.w	r2, ip, r5
 800c54a:	3a15      	subs	r2, #21
 800c54c:	f022 0203 	bic.w	r2, r2, #3
 800c550:	3204      	adds	r2, #4
 800c552:	f105 0115 	add.w	r1, r5, #21
 800c556:	458c      	cmp	ip, r1
 800c558:	bf38      	it	cc
 800c55a:	2204      	movcc	r2, #4
 800c55c:	9201      	str	r2, [sp, #4]
 800c55e:	9a02      	ldr	r2, [sp, #8]
 800c560:	9303      	str	r3, [sp, #12]
 800c562:	429a      	cmp	r2, r3
 800c564:	d808      	bhi.n	800c578 <__multiply+0x98>
 800c566:	2f00      	cmp	r7, #0
 800c568:	dc55      	bgt.n	800c616 <__multiply+0x136>
 800c56a:	6107      	str	r7, [r0, #16]
 800c56c:	b005      	add	sp, #20
 800c56e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c572:	f843 2b04 	str.w	r2, [r3], #4
 800c576:	e7db      	b.n	800c530 <__multiply+0x50>
 800c578:	f8b3 a000 	ldrh.w	sl, [r3]
 800c57c:	f1ba 0f00 	cmp.w	sl, #0
 800c580:	d020      	beq.n	800c5c4 <__multiply+0xe4>
 800c582:	f105 0e14 	add.w	lr, r5, #20
 800c586:	46b1      	mov	r9, r6
 800c588:	2200      	movs	r2, #0
 800c58a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c58e:	f8d9 b000 	ldr.w	fp, [r9]
 800c592:	b2a1      	uxth	r1, r4
 800c594:	fa1f fb8b 	uxth.w	fp, fp
 800c598:	fb0a b101 	mla	r1, sl, r1, fp
 800c59c:	4411      	add	r1, r2
 800c59e:	f8d9 2000 	ldr.w	r2, [r9]
 800c5a2:	0c24      	lsrs	r4, r4, #16
 800c5a4:	0c12      	lsrs	r2, r2, #16
 800c5a6:	fb0a 2404 	mla	r4, sl, r4, r2
 800c5aa:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c5ae:	b289      	uxth	r1, r1
 800c5b0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c5b4:	45f4      	cmp	ip, lr
 800c5b6:	f849 1b04 	str.w	r1, [r9], #4
 800c5ba:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c5be:	d8e4      	bhi.n	800c58a <__multiply+0xaa>
 800c5c0:	9901      	ldr	r1, [sp, #4]
 800c5c2:	5072      	str	r2, [r6, r1]
 800c5c4:	9a03      	ldr	r2, [sp, #12]
 800c5c6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c5ca:	3304      	adds	r3, #4
 800c5cc:	f1b9 0f00 	cmp.w	r9, #0
 800c5d0:	d01f      	beq.n	800c612 <__multiply+0x132>
 800c5d2:	6834      	ldr	r4, [r6, #0]
 800c5d4:	f105 0114 	add.w	r1, r5, #20
 800c5d8:	46b6      	mov	lr, r6
 800c5da:	f04f 0a00 	mov.w	sl, #0
 800c5de:	880a      	ldrh	r2, [r1, #0]
 800c5e0:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c5e4:	fb09 b202 	mla	r2, r9, r2, fp
 800c5e8:	4492      	add	sl, r2
 800c5ea:	b2a4      	uxth	r4, r4
 800c5ec:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c5f0:	f84e 4b04 	str.w	r4, [lr], #4
 800c5f4:	f851 4b04 	ldr.w	r4, [r1], #4
 800c5f8:	f8be 2000 	ldrh.w	r2, [lr]
 800c5fc:	0c24      	lsrs	r4, r4, #16
 800c5fe:	fb09 2404 	mla	r4, r9, r4, r2
 800c602:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c606:	458c      	cmp	ip, r1
 800c608:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c60c:	d8e7      	bhi.n	800c5de <__multiply+0xfe>
 800c60e:	9a01      	ldr	r2, [sp, #4]
 800c610:	50b4      	str	r4, [r6, r2]
 800c612:	3604      	adds	r6, #4
 800c614:	e7a3      	b.n	800c55e <__multiply+0x7e>
 800c616:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d1a5      	bne.n	800c56a <__multiply+0x8a>
 800c61e:	3f01      	subs	r7, #1
 800c620:	e7a1      	b.n	800c566 <__multiply+0x86>
 800c622:	bf00      	nop
 800c624:	0800e24f 	.word	0x0800e24f
 800c628:	0800e2c0 	.word	0x0800e2c0

0800c62c <__pow5mult>:
 800c62c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c630:	4615      	mov	r5, r2
 800c632:	f012 0203 	ands.w	r2, r2, #3
 800c636:	4606      	mov	r6, r0
 800c638:	460f      	mov	r7, r1
 800c63a:	d007      	beq.n	800c64c <__pow5mult+0x20>
 800c63c:	4c25      	ldr	r4, [pc, #148]	; (800c6d4 <__pow5mult+0xa8>)
 800c63e:	3a01      	subs	r2, #1
 800c640:	2300      	movs	r3, #0
 800c642:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c646:	f7ff fe9b 	bl	800c380 <__multadd>
 800c64a:	4607      	mov	r7, r0
 800c64c:	10ad      	asrs	r5, r5, #2
 800c64e:	d03d      	beq.n	800c6cc <__pow5mult+0xa0>
 800c650:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c652:	b97c      	cbnz	r4, 800c674 <__pow5mult+0x48>
 800c654:	2010      	movs	r0, #16
 800c656:	f7ff fe1b 	bl	800c290 <malloc>
 800c65a:	4602      	mov	r2, r0
 800c65c:	6270      	str	r0, [r6, #36]	; 0x24
 800c65e:	b928      	cbnz	r0, 800c66c <__pow5mult+0x40>
 800c660:	4b1d      	ldr	r3, [pc, #116]	; (800c6d8 <__pow5mult+0xac>)
 800c662:	481e      	ldr	r0, [pc, #120]	; (800c6dc <__pow5mult+0xb0>)
 800c664:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c668:	f000 fc20 	bl	800ceac <__assert_func>
 800c66c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c670:	6004      	str	r4, [r0, #0]
 800c672:	60c4      	str	r4, [r0, #12]
 800c674:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c678:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c67c:	b94c      	cbnz	r4, 800c692 <__pow5mult+0x66>
 800c67e:	f240 2171 	movw	r1, #625	; 0x271
 800c682:	4630      	mov	r0, r6
 800c684:	f7ff ff16 	bl	800c4b4 <__i2b>
 800c688:	2300      	movs	r3, #0
 800c68a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c68e:	4604      	mov	r4, r0
 800c690:	6003      	str	r3, [r0, #0]
 800c692:	f04f 0900 	mov.w	r9, #0
 800c696:	07eb      	lsls	r3, r5, #31
 800c698:	d50a      	bpl.n	800c6b0 <__pow5mult+0x84>
 800c69a:	4639      	mov	r1, r7
 800c69c:	4622      	mov	r2, r4
 800c69e:	4630      	mov	r0, r6
 800c6a0:	f7ff ff1e 	bl	800c4e0 <__multiply>
 800c6a4:	4639      	mov	r1, r7
 800c6a6:	4680      	mov	r8, r0
 800c6a8:	4630      	mov	r0, r6
 800c6aa:	f7ff fe47 	bl	800c33c <_Bfree>
 800c6ae:	4647      	mov	r7, r8
 800c6b0:	106d      	asrs	r5, r5, #1
 800c6b2:	d00b      	beq.n	800c6cc <__pow5mult+0xa0>
 800c6b4:	6820      	ldr	r0, [r4, #0]
 800c6b6:	b938      	cbnz	r0, 800c6c8 <__pow5mult+0x9c>
 800c6b8:	4622      	mov	r2, r4
 800c6ba:	4621      	mov	r1, r4
 800c6bc:	4630      	mov	r0, r6
 800c6be:	f7ff ff0f 	bl	800c4e0 <__multiply>
 800c6c2:	6020      	str	r0, [r4, #0]
 800c6c4:	f8c0 9000 	str.w	r9, [r0]
 800c6c8:	4604      	mov	r4, r0
 800c6ca:	e7e4      	b.n	800c696 <__pow5mult+0x6a>
 800c6cc:	4638      	mov	r0, r7
 800c6ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6d2:	bf00      	nop
 800c6d4:	0800e410 	.word	0x0800e410
 800c6d8:	0800e1d9 	.word	0x0800e1d9
 800c6dc:	0800e2c0 	.word	0x0800e2c0

0800c6e0 <__lshift>:
 800c6e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6e4:	460c      	mov	r4, r1
 800c6e6:	6849      	ldr	r1, [r1, #4]
 800c6e8:	6923      	ldr	r3, [r4, #16]
 800c6ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c6ee:	68a3      	ldr	r3, [r4, #8]
 800c6f0:	4607      	mov	r7, r0
 800c6f2:	4691      	mov	r9, r2
 800c6f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c6f8:	f108 0601 	add.w	r6, r8, #1
 800c6fc:	42b3      	cmp	r3, r6
 800c6fe:	db0b      	blt.n	800c718 <__lshift+0x38>
 800c700:	4638      	mov	r0, r7
 800c702:	f7ff fddb 	bl	800c2bc <_Balloc>
 800c706:	4605      	mov	r5, r0
 800c708:	b948      	cbnz	r0, 800c71e <__lshift+0x3e>
 800c70a:	4602      	mov	r2, r0
 800c70c:	4b28      	ldr	r3, [pc, #160]	; (800c7b0 <__lshift+0xd0>)
 800c70e:	4829      	ldr	r0, [pc, #164]	; (800c7b4 <__lshift+0xd4>)
 800c710:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c714:	f000 fbca 	bl	800ceac <__assert_func>
 800c718:	3101      	adds	r1, #1
 800c71a:	005b      	lsls	r3, r3, #1
 800c71c:	e7ee      	b.n	800c6fc <__lshift+0x1c>
 800c71e:	2300      	movs	r3, #0
 800c720:	f100 0114 	add.w	r1, r0, #20
 800c724:	f100 0210 	add.w	r2, r0, #16
 800c728:	4618      	mov	r0, r3
 800c72a:	4553      	cmp	r3, sl
 800c72c:	db33      	blt.n	800c796 <__lshift+0xb6>
 800c72e:	6920      	ldr	r0, [r4, #16]
 800c730:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c734:	f104 0314 	add.w	r3, r4, #20
 800c738:	f019 091f 	ands.w	r9, r9, #31
 800c73c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c740:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c744:	d02b      	beq.n	800c79e <__lshift+0xbe>
 800c746:	f1c9 0e20 	rsb	lr, r9, #32
 800c74a:	468a      	mov	sl, r1
 800c74c:	2200      	movs	r2, #0
 800c74e:	6818      	ldr	r0, [r3, #0]
 800c750:	fa00 f009 	lsl.w	r0, r0, r9
 800c754:	4302      	orrs	r2, r0
 800c756:	f84a 2b04 	str.w	r2, [sl], #4
 800c75a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c75e:	459c      	cmp	ip, r3
 800c760:	fa22 f20e 	lsr.w	r2, r2, lr
 800c764:	d8f3      	bhi.n	800c74e <__lshift+0x6e>
 800c766:	ebac 0304 	sub.w	r3, ip, r4
 800c76a:	3b15      	subs	r3, #21
 800c76c:	f023 0303 	bic.w	r3, r3, #3
 800c770:	3304      	adds	r3, #4
 800c772:	f104 0015 	add.w	r0, r4, #21
 800c776:	4584      	cmp	ip, r0
 800c778:	bf38      	it	cc
 800c77a:	2304      	movcc	r3, #4
 800c77c:	50ca      	str	r2, [r1, r3]
 800c77e:	b10a      	cbz	r2, 800c784 <__lshift+0xa4>
 800c780:	f108 0602 	add.w	r6, r8, #2
 800c784:	3e01      	subs	r6, #1
 800c786:	4638      	mov	r0, r7
 800c788:	612e      	str	r6, [r5, #16]
 800c78a:	4621      	mov	r1, r4
 800c78c:	f7ff fdd6 	bl	800c33c <_Bfree>
 800c790:	4628      	mov	r0, r5
 800c792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c796:	f842 0f04 	str.w	r0, [r2, #4]!
 800c79a:	3301      	adds	r3, #1
 800c79c:	e7c5      	b.n	800c72a <__lshift+0x4a>
 800c79e:	3904      	subs	r1, #4
 800c7a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7a4:	f841 2f04 	str.w	r2, [r1, #4]!
 800c7a8:	459c      	cmp	ip, r3
 800c7aa:	d8f9      	bhi.n	800c7a0 <__lshift+0xc0>
 800c7ac:	e7ea      	b.n	800c784 <__lshift+0xa4>
 800c7ae:	bf00      	nop
 800c7b0:	0800e24f 	.word	0x0800e24f
 800c7b4:	0800e2c0 	.word	0x0800e2c0

0800c7b8 <__mcmp>:
 800c7b8:	b530      	push	{r4, r5, lr}
 800c7ba:	6902      	ldr	r2, [r0, #16]
 800c7bc:	690c      	ldr	r4, [r1, #16]
 800c7be:	1b12      	subs	r2, r2, r4
 800c7c0:	d10e      	bne.n	800c7e0 <__mcmp+0x28>
 800c7c2:	f100 0314 	add.w	r3, r0, #20
 800c7c6:	3114      	adds	r1, #20
 800c7c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c7cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c7d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c7d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c7d8:	42a5      	cmp	r5, r4
 800c7da:	d003      	beq.n	800c7e4 <__mcmp+0x2c>
 800c7dc:	d305      	bcc.n	800c7ea <__mcmp+0x32>
 800c7de:	2201      	movs	r2, #1
 800c7e0:	4610      	mov	r0, r2
 800c7e2:	bd30      	pop	{r4, r5, pc}
 800c7e4:	4283      	cmp	r3, r0
 800c7e6:	d3f3      	bcc.n	800c7d0 <__mcmp+0x18>
 800c7e8:	e7fa      	b.n	800c7e0 <__mcmp+0x28>
 800c7ea:	f04f 32ff 	mov.w	r2, #4294967295
 800c7ee:	e7f7      	b.n	800c7e0 <__mcmp+0x28>

0800c7f0 <__mdiff>:
 800c7f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7f4:	460c      	mov	r4, r1
 800c7f6:	4606      	mov	r6, r0
 800c7f8:	4611      	mov	r1, r2
 800c7fa:	4620      	mov	r0, r4
 800c7fc:	4617      	mov	r7, r2
 800c7fe:	f7ff ffdb 	bl	800c7b8 <__mcmp>
 800c802:	1e05      	subs	r5, r0, #0
 800c804:	d110      	bne.n	800c828 <__mdiff+0x38>
 800c806:	4629      	mov	r1, r5
 800c808:	4630      	mov	r0, r6
 800c80a:	f7ff fd57 	bl	800c2bc <_Balloc>
 800c80e:	b930      	cbnz	r0, 800c81e <__mdiff+0x2e>
 800c810:	4b39      	ldr	r3, [pc, #228]	; (800c8f8 <__mdiff+0x108>)
 800c812:	4602      	mov	r2, r0
 800c814:	f240 2132 	movw	r1, #562	; 0x232
 800c818:	4838      	ldr	r0, [pc, #224]	; (800c8fc <__mdiff+0x10c>)
 800c81a:	f000 fb47 	bl	800ceac <__assert_func>
 800c81e:	2301      	movs	r3, #1
 800c820:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c824:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c828:	bfa4      	itt	ge
 800c82a:	463b      	movge	r3, r7
 800c82c:	4627      	movge	r7, r4
 800c82e:	4630      	mov	r0, r6
 800c830:	6879      	ldr	r1, [r7, #4]
 800c832:	bfa6      	itte	ge
 800c834:	461c      	movge	r4, r3
 800c836:	2500      	movge	r5, #0
 800c838:	2501      	movlt	r5, #1
 800c83a:	f7ff fd3f 	bl	800c2bc <_Balloc>
 800c83e:	b920      	cbnz	r0, 800c84a <__mdiff+0x5a>
 800c840:	4b2d      	ldr	r3, [pc, #180]	; (800c8f8 <__mdiff+0x108>)
 800c842:	4602      	mov	r2, r0
 800c844:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c848:	e7e6      	b.n	800c818 <__mdiff+0x28>
 800c84a:	693e      	ldr	r6, [r7, #16]
 800c84c:	60c5      	str	r5, [r0, #12]
 800c84e:	6925      	ldr	r5, [r4, #16]
 800c850:	f107 0114 	add.w	r1, r7, #20
 800c854:	f104 0914 	add.w	r9, r4, #20
 800c858:	f100 0e14 	add.w	lr, r0, #20
 800c85c:	f107 0210 	add.w	r2, r7, #16
 800c860:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800c864:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800c868:	46f2      	mov	sl, lr
 800c86a:	2700      	movs	r7, #0
 800c86c:	f859 3b04 	ldr.w	r3, [r9], #4
 800c870:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c874:	fa1f f883 	uxth.w	r8, r3
 800c878:	fa17 f78b 	uxtah	r7, r7, fp
 800c87c:	0c1b      	lsrs	r3, r3, #16
 800c87e:	eba7 0808 	sub.w	r8, r7, r8
 800c882:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c886:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c88a:	fa1f f888 	uxth.w	r8, r8
 800c88e:	141f      	asrs	r7, r3, #16
 800c890:	454d      	cmp	r5, r9
 800c892:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c896:	f84a 3b04 	str.w	r3, [sl], #4
 800c89a:	d8e7      	bhi.n	800c86c <__mdiff+0x7c>
 800c89c:	1b2b      	subs	r3, r5, r4
 800c89e:	3b15      	subs	r3, #21
 800c8a0:	f023 0303 	bic.w	r3, r3, #3
 800c8a4:	3304      	adds	r3, #4
 800c8a6:	3415      	adds	r4, #21
 800c8a8:	42a5      	cmp	r5, r4
 800c8aa:	bf38      	it	cc
 800c8ac:	2304      	movcc	r3, #4
 800c8ae:	4419      	add	r1, r3
 800c8b0:	4473      	add	r3, lr
 800c8b2:	469e      	mov	lr, r3
 800c8b4:	460d      	mov	r5, r1
 800c8b6:	4565      	cmp	r5, ip
 800c8b8:	d30e      	bcc.n	800c8d8 <__mdiff+0xe8>
 800c8ba:	f10c 0203 	add.w	r2, ip, #3
 800c8be:	1a52      	subs	r2, r2, r1
 800c8c0:	f022 0203 	bic.w	r2, r2, #3
 800c8c4:	3903      	subs	r1, #3
 800c8c6:	458c      	cmp	ip, r1
 800c8c8:	bf38      	it	cc
 800c8ca:	2200      	movcc	r2, #0
 800c8cc:	441a      	add	r2, r3
 800c8ce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c8d2:	b17b      	cbz	r3, 800c8f4 <__mdiff+0x104>
 800c8d4:	6106      	str	r6, [r0, #16]
 800c8d6:	e7a5      	b.n	800c824 <__mdiff+0x34>
 800c8d8:	f855 8b04 	ldr.w	r8, [r5], #4
 800c8dc:	fa17 f488 	uxtah	r4, r7, r8
 800c8e0:	1422      	asrs	r2, r4, #16
 800c8e2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800c8e6:	b2a4      	uxth	r4, r4
 800c8e8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800c8ec:	f84e 4b04 	str.w	r4, [lr], #4
 800c8f0:	1417      	asrs	r7, r2, #16
 800c8f2:	e7e0      	b.n	800c8b6 <__mdiff+0xc6>
 800c8f4:	3e01      	subs	r6, #1
 800c8f6:	e7ea      	b.n	800c8ce <__mdiff+0xde>
 800c8f8:	0800e24f 	.word	0x0800e24f
 800c8fc:	0800e2c0 	.word	0x0800e2c0

0800c900 <__d2b>:
 800c900:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c904:	4689      	mov	r9, r1
 800c906:	2101      	movs	r1, #1
 800c908:	ec57 6b10 	vmov	r6, r7, d0
 800c90c:	4690      	mov	r8, r2
 800c90e:	f7ff fcd5 	bl	800c2bc <_Balloc>
 800c912:	4604      	mov	r4, r0
 800c914:	b930      	cbnz	r0, 800c924 <__d2b+0x24>
 800c916:	4602      	mov	r2, r0
 800c918:	4b25      	ldr	r3, [pc, #148]	; (800c9b0 <__d2b+0xb0>)
 800c91a:	4826      	ldr	r0, [pc, #152]	; (800c9b4 <__d2b+0xb4>)
 800c91c:	f240 310a 	movw	r1, #778	; 0x30a
 800c920:	f000 fac4 	bl	800ceac <__assert_func>
 800c924:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c928:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c92c:	bb35      	cbnz	r5, 800c97c <__d2b+0x7c>
 800c92e:	2e00      	cmp	r6, #0
 800c930:	9301      	str	r3, [sp, #4]
 800c932:	d028      	beq.n	800c986 <__d2b+0x86>
 800c934:	4668      	mov	r0, sp
 800c936:	9600      	str	r6, [sp, #0]
 800c938:	f7ff fd8c 	bl	800c454 <__lo0bits>
 800c93c:	9900      	ldr	r1, [sp, #0]
 800c93e:	b300      	cbz	r0, 800c982 <__d2b+0x82>
 800c940:	9a01      	ldr	r2, [sp, #4]
 800c942:	f1c0 0320 	rsb	r3, r0, #32
 800c946:	fa02 f303 	lsl.w	r3, r2, r3
 800c94a:	430b      	orrs	r3, r1
 800c94c:	40c2      	lsrs	r2, r0
 800c94e:	6163      	str	r3, [r4, #20]
 800c950:	9201      	str	r2, [sp, #4]
 800c952:	9b01      	ldr	r3, [sp, #4]
 800c954:	61a3      	str	r3, [r4, #24]
 800c956:	2b00      	cmp	r3, #0
 800c958:	bf14      	ite	ne
 800c95a:	2202      	movne	r2, #2
 800c95c:	2201      	moveq	r2, #1
 800c95e:	6122      	str	r2, [r4, #16]
 800c960:	b1d5      	cbz	r5, 800c998 <__d2b+0x98>
 800c962:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c966:	4405      	add	r5, r0
 800c968:	f8c9 5000 	str.w	r5, [r9]
 800c96c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c970:	f8c8 0000 	str.w	r0, [r8]
 800c974:	4620      	mov	r0, r4
 800c976:	b003      	add	sp, #12
 800c978:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c97c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c980:	e7d5      	b.n	800c92e <__d2b+0x2e>
 800c982:	6161      	str	r1, [r4, #20]
 800c984:	e7e5      	b.n	800c952 <__d2b+0x52>
 800c986:	a801      	add	r0, sp, #4
 800c988:	f7ff fd64 	bl	800c454 <__lo0bits>
 800c98c:	9b01      	ldr	r3, [sp, #4]
 800c98e:	6163      	str	r3, [r4, #20]
 800c990:	2201      	movs	r2, #1
 800c992:	6122      	str	r2, [r4, #16]
 800c994:	3020      	adds	r0, #32
 800c996:	e7e3      	b.n	800c960 <__d2b+0x60>
 800c998:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c99c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c9a0:	f8c9 0000 	str.w	r0, [r9]
 800c9a4:	6918      	ldr	r0, [r3, #16]
 800c9a6:	f7ff fd35 	bl	800c414 <__hi0bits>
 800c9aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c9ae:	e7df      	b.n	800c970 <__d2b+0x70>
 800c9b0:	0800e24f 	.word	0x0800e24f
 800c9b4:	0800e2c0 	.word	0x0800e2c0

0800c9b8 <_calloc_r>:
 800c9b8:	b513      	push	{r0, r1, r4, lr}
 800c9ba:	434a      	muls	r2, r1
 800c9bc:	4611      	mov	r1, r2
 800c9be:	9201      	str	r2, [sp, #4]
 800c9c0:	f000 f85a 	bl	800ca78 <_malloc_r>
 800c9c4:	4604      	mov	r4, r0
 800c9c6:	b118      	cbz	r0, 800c9d0 <_calloc_r+0x18>
 800c9c8:	9a01      	ldr	r2, [sp, #4]
 800c9ca:	2100      	movs	r1, #0
 800c9cc:	f7fd fe04 	bl	800a5d8 <memset>
 800c9d0:	4620      	mov	r0, r4
 800c9d2:	b002      	add	sp, #8
 800c9d4:	bd10      	pop	{r4, pc}
	...

0800c9d8 <_free_r>:
 800c9d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c9da:	2900      	cmp	r1, #0
 800c9dc:	d048      	beq.n	800ca70 <_free_r+0x98>
 800c9de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c9e2:	9001      	str	r0, [sp, #4]
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	f1a1 0404 	sub.w	r4, r1, #4
 800c9ea:	bfb8      	it	lt
 800c9ec:	18e4      	addlt	r4, r4, r3
 800c9ee:	f000 fae3 	bl	800cfb8 <__malloc_lock>
 800c9f2:	4a20      	ldr	r2, [pc, #128]	; (800ca74 <_free_r+0x9c>)
 800c9f4:	9801      	ldr	r0, [sp, #4]
 800c9f6:	6813      	ldr	r3, [r2, #0]
 800c9f8:	4615      	mov	r5, r2
 800c9fa:	b933      	cbnz	r3, 800ca0a <_free_r+0x32>
 800c9fc:	6063      	str	r3, [r4, #4]
 800c9fe:	6014      	str	r4, [r2, #0]
 800ca00:	b003      	add	sp, #12
 800ca02:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ca06:	f000 badd 	b.w	800cfc4 <__malloc_unlock>
 800ca0a:	42a3      	cmp	r3, r4
 800ca0c:	d90b      	bls.n	800ca26 <_free_r+0x4e>
 800ca0e:	6821      	ldr	r1, [r4, #0]
 800ca10:	1862      	adds	r2, r4, r1
 800ca12:	4293      	cmp	r3, r2
 800ca14:	bf04      	itt	eq
 800ca16:	681a      	ldreq	r2, [r3, #0]
 800ca18:	685b      	ldreq	r3, [r3, #4]
 800ca1a:	6063      	str	r3, [r4, #4]
 800ca1c:	bf04      	itt	eq
 800ca1e:	1852      	addeq	r2, r2, r1
 800ca20:	6022      	streq	r2, [r4, #0]
 800ca22:	602c      	str	r4, [r5, #0]
 800ca24:	e7ec      	b.n	800ca00 <_free_r+0x28>
 800ca26:	461a      	mov	r2, r3
 800ca28:	685b      	ldr	r3, [r3, #4]
 800ca2a:	b10b      	cbz	r3, 800ca30 <_free_r+0x58>
 800ca2c:	42a3      	cmp	r3, r4
 800ca2e:	d9fa      	bls.n	800ca26 <_free_r+0x4e>
 800ca30:	6811      	ldr	r1, [r2, #0]
 800ca32:	1855      	adds	r5, r2, r1
 800ca34:	42a5      	cmp	r5, r4
 800ca36:	d10b      	bne.n	800ca50 <_free_r+0x78>
 800ca38:	6824      	ldr	r4, [r4, #0]
 800ca3a:	4421      	add	r1, r4
 800ca3c:	1854      	adds	r4, r2, r1
 800ca3e:	42a3      	cmp	r3, r4
 800ca40:	6011      	str	r1, [r2, #0]
 800ca42:	d1dd      	bne.n	800ca00 <_free_r+0x28>
 800ca44:	681c      	ldr	r4, [r3, #0]
 800ca46:	685b      	ldr	r3, [r3, #4]
 800ca48:	6053      	str	r3, [r2, #4]
 800ca4a:	4421      	add	r1, r4
 800ca4c:	6011      	str	r1, [r2, #0]
 800ca4e:	e7d7      	b.n	800ca00 <_free_r+0x28>
 800ca50:	d902      	bls.n	800ca58 <_free_r+0x80>
 800ca52:	230c      	movs	r3, #12
 800ca54:	6003      	str	r3, [r0, #0]
 800ca56:	e7d3      	b.n	800ca00 <_free_r+0x28>
 800ca58:	6825      	ldr	r5, [r4, #0]
 800ca5a:	1961      	adds	r1, r4, r5
 800ca5c:	428b      	cmp	r3, r1
 800ca5e:	bf04      	itt	eq
 800ca60:	6819      	ldreq	r1, [r3, #0]
 800ca62:	685b      	ldreq	r3, [r3, #4]
 800ca64:	6063      	str	r3, [r4, #4]
 800ca66:	bf04      	itt	eq
 800ca68:	1949      	addeq	r1, r1, r5
 800ca6a:	6021      	streq	r1, [r4, #0]
 800ca6c:	6054      	str	r4, [r2, #4]
 800ca6e:	e7c7      	b.n	800ca00 <_free_r+0x28>
 800ca70:	b003      	add	sp, #12
 800ca72:	bd30      	pop	{r4, r5, pc}
 800ca74:	20000224 	.word	0x20000224

0800ca78 <_malloc_r>:
 800ca78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca7a:	1ccd      	adds	r5, r1, #3
 800ca7c:	f025 0503 	bic.w	r5, r5, #3
 800ca80:	3508      	adds	r5, #8
 800ca82:	2d0c      	cmp	r5, #12
 800ca84:	bf38      	it	cc
 800ca86:	250c      	movcc	r5, #12
 800ca88:	2d00      	cmp	r5, #0
 800ca8a:	4606      	mov	r6, r0
 800ca8c:	db01      	blt.n	800ca92 <_malloc_r+0x1a>
 800ca8e:	42a9      	cmp	r1, r5
 800ca90:	d903      	bls.n	800ca9a <_malloc_r+0x22>
 800ca92:	230c      	movs	r3, #12
 800ca94:	6033      	str	r3, [r6, #0]
 800ca96:	2000      	movs	r0, #0
 800ca98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca9a:	f000 fa8d 	bl	800cfb8 <__malloc_lock>
 800ca9e:	4921      	ldr	r1, [pc, #132]	; (800cb24 <_malloc_r+0xac>)
 800caa0:	680a      	ldr	r2, [r1, #0]
 800caa2:	4614      	mov	r4, r2
 800caa4:	b99c      	cbnz	r4, 800cace <_malloc_r+0x56>
 800caa6:	4f20      	ldr	r7, [pc, #128]	; (800cb28 <_malloc_r+0xb0>)
 800caa8:	683b      	ldr	r3, [r7, #0]
 800caaa:	b923      	cbnz	r3, 800cab6 <_malloc_r+0x3e>
 800caac:	4621      	mov	r1, r4
 800caae:	4630      	mov	r0, r6
 800cab0:	f000 f996 	bl	800cde0 <_sbrk_r>
 800cab4:	6038      	str	r0, [r7, #0]
 800cab6:	4629      	mov	r1, r5
 800cab8:	4630      	mov	r0, r6
 800caba:	f000 f991 	bl	800cde0 <_sbrk_r>
 800cabe:	1c43      	adds	r3, r0, #1
 800cac0:	d123      	bne.n	800cb0a <_malloc_r+0x92>
 800cac2:	230c      	movs	r3, #12
 800cac4:	6033      	str	r3, [r6, #0]
 800cac6:	4630      	mov	r0, r6
 800cac8:	f000 fa7c 	bl	800cfc4 <__malloc_unlock>
 800cacc:	e7e3      	b.n	800ca96 <_malloc_r+0x1e>
 800cace:	6823      	ldr	r3, [r4, #0]
 800cad0:	1b5b      	subs	r3, r3, r5
 800cad2:	d417      	bmi.n	800cb04 <_malloc_r+0x8c>
 800cad4:	2b0b      	cmp	r3, #11
 800cad6:	d903      	bls.n	800cae0 <_malloc_r+0x68>
 800cad8:	6023      	str	r3, [r4, #0]
 800cada:	441c      	add	r4, r3
 800cadc:	6025      	str	r5, [r4, #0]
 800cade:	e004      	b.n	800caea <_malloc_r+0x72>
 800cae0:	6863      	ldr	r3, [r4, #4]
 800cae2:	42a2      	cmp	r2, r4
 800cae4:	bf0c      	ite	eq
 800cae6:	600b      	streq	r3, [r1, #0]
 800cae8:	6053      	strne	r3, [r2, #4]
 800caea:	4630      	mov	r0, r6
 800caec:	f000 fa6a 	bl	800cfc4 <__malloc_unlock>
 800caf0:	f104 000b 	add.w	r0, r4, #11
 800caf4:	1d23      	adds	r3, r4, #4
 800caf6:	f020 0007 	bic.w	r0, r0, #7
 800cafa:	1ac2      	subs	r2, r0, r3
 800cafc:	d0cc      	beq.n	800ca98 <_malloc_r+0x20>
 800cafe:	1a1b      	subs	r3, r3, r0
 800cb00:	50a3      	str	r3, [r4, r2]
 800cb02:	e7c9      	b.n	800ca98 <_malloc_r+0x20>
 800cb04:	4622      	mov	r2, r4
 800cb06:	6864      	ldr	r4, [r4, #4]
 800cb08:	e7cc      	b.n	800caa4 <_malloc_r+0x2c>
 800cb0a:	1cc4      	adds	r4, r0, #3
 800cb0c:	f024 0403 	bic.w	r4, r4, #3
 800cb10:	42a0      	cmp	r0, r4
 800cb12:	d0e3      	beq.n	800cadc <_malloc_r+0x64>
 800cb14:	1a21      	subs	r1, r4, r0
 800cb16:	4630      	mov	r0, r6
 800cb18:	f000 f962 	bl	800cde0 <_sbrk_r>
 800cb1c:	3001      	adds	r0, #1
 800cb1e:	d1dd      	bne.n	800cadc <_malloc_r+0x64>
 800cb20:	e7cf      	b.n	800cac2 <_malloc_r+0x4a>
 800cb22:	bf00      	nop
 800cb24:	20000224 	.word	0x20000224
 800cb28:	20000228 	.word	0x20000228

0800cb2c <__sfputc_r>:
 800cb2c:	6893      	ldr	r3, [r2, #8]
 800cb2e:	3b01      	subs	r3, #1
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	b410      	push	{r4}
 800cb34:	6093      	str	r3, [r2, #8]
 800cb36:	da08      	bge.n	800cb4a <__sfputc_r+0x1e>
 800cb38:	6994      	ldr	r4, [r2, #24]
 800cb3a:	42a3      	cmp	r3, r4
 800cb3c:	db01      	blt.n	800cb42 <__sfputc_r+0x16>
 800cb3e:	290a      	cmp	r1, #10
 800cb40:	d103      	bne.n	800cb4a <__sfputc_r+0x1e>
 800cb42:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb46:	f7fe ba47 	b.w	800afd8 <__swbuf_r>
 800cb4a:	6813      	ldr	r3, [r2, #0]
 800cb4c:	1c58      	adds	r0, r3, #1
 800cb4e:	6010      	str	r0, [r2, #0]
 800cb50:	7019      	strb	r1, [r3, #0]
 800cb52:	4608      	mov	r0, r1
 800cb54:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb58:	4770      	bx	lr

0800cb5a <__sfputs_r>:
 800cb5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb5c:	4606      	mov	r6, r0
 800cb5e:	460f      	mov	r7, r1
 800cb60:	4614      	mov	r4, r2
 800cb62:	18d5      	adds	r5, r2, r3
 800cb64:	42ac      	cmp	r4, r5
 800cb66:	d101      	bne.n	800cb6c <__sfputs_r+0x12>
 800cb68:	2000      	movs	r0, #0
 800cb6a:	e007      	b.n	800cb7c <__sfputs_r+0x22>
 800cb6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb70:	463a      	mov	r2, r7
 800cb72:	4630      	mov	r0, r6
 800cb74:	f7ff ffda 	bl	800cb2c <__sfputc_r>
 800cb78:	1c43      	adds	r3, r0, #1
 800cb7a:	d1f3      	bne.n	800cb64 <__sfputs_r+0xa>
 800cb7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cb80 <_vfiprintf_r>:
 800cb80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb84:	460d      	mov	r5, r1
 800cb86:	b09d      	sub	sp, #116	; 0x74
 800cb88:	4614      	mov	r4, r2
 800cb8a:	4698      	mov	r8, r3
 800cb8c:	4606      	mov	r6, r0
 800cb8e:	b118      	cbz	r0, 800cb98 <_vfiprintf_r+0x18>
 800cb90:	6983      	ldr	r3, [r0, #24]
 800cb92:	b90b      	cbnz	r3, 800cb98 <_vfiprintf_r+0x18>
 800cb94:	f7ff fa72 	bl	800c07c <__sinit>
 800cb98:	4b89      	ldr	r3, [pc, #548]	; (800cdc0 <_vfiprintf_r+0x240>)
 800cb9a:	429d      	cmp	r5, r3
 800cb9c:	d11b      	bne.n	800cbd6 <_vfiprintf_r+0x56>
 800cb9e:	6875      	ldr	r5, [r6, #4]
 800cba0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cba2:	07d9      	lsls	r1, r3, #31
 800cba4:	d405      	bmi.n	800cbb2 <_vfiprintf_r+0x32>
 800cba6:	89ab      	ldrh	r3, [r5, #12]
 800cba8:	059a      	lsls	r2, r3, #22
 800cbaa:	d402      	bmi.n	800cbb2 <_vfiprintf_r+0x32>
 800cbac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cbae:	f7ff fb08 	bl	800c1c2 <__retarget_lock_acquire_recursive>
 800cbb2:	89ab      	ldrh	r3, [r5, #12]
 800cbb4:	071b      	lsls	r3, r3, #28
 800cbb6:	d501      	bpl.n	800cbbc <_vfiprintf_r+0x3c>
 800cbb8:	692b      	ldr	r3, [r5, #16]
 800cbba:	b9eb      	cbnz	r3, 800cbf8 <_vfiprintf_r+0x78>
 800cbbc:	4629      	mov	r1, r5
 800cbbe:	4630      	mov	r0, r6
 800cbc0:	f7fe fa5c 	bl	800b07c <__swsetup_r>
 800cbc4:	b1c0      	cbz	r0, 800cbf8 <_vfiprintf_r+0x78>
 800cbc6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cbc8:	07dc      	lsls	r4, r3, #31
 800cbca:	d50e      	bpl.n	800cbea <_vfiprintf_r+0x6a>
 800cbcc:	f04f 30ff 	mov.w	r0, #4294967295
 800cbd0:	b01d      	add	sp, #116	; 0x74
 800cbd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbd6:	4b7b      	ldr	r3, [pc, #492]	; (800cdc4 <_vfiprintf_r+0x244>)
 800cbd8:	429d      	cmp	r5, r3
 800cbda:	d101      	bne.n	800cbe0 <_vfiprintf_r+0x60>
 800cbdc:	68b5      	ldr	r5, [r6, #8]
 800cbde:	e7df      	b.n	800cba0 <_vfiprintf_r+0x20>
 800cbe0:	4b79      	ldr	r3, [pc, #484]	; (800cdc8 <_vfiprintf_r+0x248>)
 800cbe2:	429d      	cmp	r5, r3
 800cbe4:	bf08      	it	eq
 800cbe6:	68f5      	ldreq	r5, [r6, #12]
 800cbe8:	e7da      	b.n	800cba0 <_vfiprintf_r+0x20>
 800cbea:	89ab      	ldrh	r3, [r5, #12]
 800cbec:	0598      	lsls	r0, r3, #22
 800cbee:	d4ed      	bmi.n	800cbcc <_vfiprintf_r+0x4c>
 800cbf0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cbf2:	f7ff fae7 	bl	800c1c4 <__retarget_lock_release_recursive>
 800cbf6:	e7e9      	b.n	800cbcc <_vfiprintf_r+0x4c>
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	9309      	str	r3, [sp, #36]	; 0x24
 800cbfc:	2320      	movs	r3, #32
 800cbfe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cc02:	f8cd 800c 	str.w	r8, [sp, #12]
 800cc06:	2330      	movs	r3, #48	; 0x30
 800cc08:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cdcc <_vfiprintf_r+0x24c>
 800cc0c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cc10:	f04f 0901 	mov.w	r9, #1
 800cc14:	4623      	mov	r3, r4
 800cc16:	469a      	mov	sl, r3
 800cc18:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc1c:	b10a      	cbz	r2, 800cc22 <_vfiprintf_r+0xa2>
 800cc1e:	2a25      	cmp	r2, #37	; 0x25
 800cc20:	d1f9      	bne.n	800cc16 <_vfiprintf_r+0x96>
 800cc22:	ebba 0b04 	subs.w	fp, sl, r4
 800cc26:	d00b      	beq.n	800cc40 <_vfiprintf_r+0xc0>
 800cc28:	465b      	mov	r3, fp
 800cc2a:	4622      	mov	r2, r4
 800cc2c:	4629      	mov	r1, r5
 800cc2e:	4630      	mov	r0, r6
 800cc30:	f7ff ff93 	bl	800cb5a <__sfputs_r>
 800cc34:	3001      	adds	r0, #1
 800cc36:	f000 80aa 	beq.w	800cd8e <_vfiprintf_r+0x20e>
 800cc3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cc3c:	445a      	add	r2, fp
 800cc3e:	9209      	str	r2, [sp, #36]	; 0x24
 800cc40:	f89a 3000 	ldrb.w	r3, [sl]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	f000 80a2 	beq.w	800cd8e <_vfiprintf_r+0x20e>
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	f04f 32ff 	mov.w	r2, #4294967295
 800cc50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cc54:	f10a 0a01 	add.w	sl, sl, #1
 800cc58:	9304      	str	r3, [sp, #16]
 800cc5a:	9307      	str	r3, [sp, #28]
 800cc5c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cc60:	931a      	str	r3, [sp, #104]	; 0x68
 800cc62:	4654      	mov	r4, sl
 800cc64:	2205      	movs	r2, #5
 800cc66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc6a:	4858      	ldr	r0, [pc, #352]	; (800cdcc <_vfiprintf_r+0x24c>)
 800cc6c:	f7f3 fab8 	bl	80001e0 <memchr>
 800cc70:	9a04      	ldr	r2, [sp, #16]
 800cc72:	b9d8      	cbnz	r0, 800ccac <_vfiprintf_r+0x12c>
 800cc74:	06d1      	lsls	r1, r2, #27
 800cc76:	bf44      	itt	mi
 800cc78:	2320      	movmi	r3, #32
 800cc7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc7e:	0713      	lsls	r3, r2, #28
 800cc80:	bf44      	itt	mi
 800cc82:	232b      	movmi	r3, #43	; 0x2b
 800cc84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc88:	f89a 3000 	ldrb.w	r3, [sl]
 800cc8c:	2b2a      	cmp	r3, #42	; 0x2a
 800cc8e:	d015      	beq.n	800ccbc <_vfiprintf_r+0x13c>
 800cc90:	9a07      	ldr	r2, [sp, #28]
 800cc92:	4654      	mov	r4, sl
 800cc94:	2000      	movs	r0, #0
 800cc96:	f04f 0c0a 	mov.w	ip, #10
 800cc9a:	4621      	mov	r1, r4
 800cc9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cca0:	3b30      	subs	r3, #48	; 0x30
 800cca2:	2b09      	cmp	r3, #9
 800cca4:	d94e      	bls.n	800cd44 <_vfiprintf_r+0x1c4>
 800cca6:	b1b0      	cbz	r0, 800ccd6 <_vfiprintf_r+0x156>
 800cca8:	9207      	str	r2, [sp, #28]
 800ccaa:	e014      	b.n	800ccd6 <_vfiprintf_r+0x156>
 800ccac:	eba0 0308 	sub.w	r3, r0, r8
 800ccb0:	fa09 f303 	lsl.w	r3, r9, r3
 800ccb4:	4313      	orrs	r3, r2
 800ccb6:	9304      	str	r3, [sp, #16]
 800ccb8:	46a2      	mov	sl, r4
 800ccba:	e7d2      	b.n	800cc62 <_vfiprintf_r+0xe2>
 800ccbc:	9b03      	ldr	r3, [sp, #12]
 800ccbe:	1d19      	adds	r1, r3, #4
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	9103      	str	r1, [sp, #12]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	bfbb      	ittet	lt
 800ccc8:	425b      	neglt	r3, r3
 800ccca:	f042 0202 	orrlt.w	r2, r2, #2
 800ccce:	9307      	strge	r3, [sp, #28]
 800ccd0:	9307      	strlt	r3, [sp, #28]
 800ccd2:	bfb8      	it	lt
 800ccd4:	9204      	strlt	r2, [sp, #16]
 800ccd6:	7823      	ldrb	r3, [r4, #0]
 800ccd8:	2b2e      	cmp	r3, #46	; 0x2e
 800ccda:	d10c      	bne.n	800ccf6 <_vfiprintf_r+0x176>
 800ccdc:	7863      	ldrb	r3, [r4, #1]
 800ccde:	2b2a      	cmp	r3, #42	; 0x2a
 800cce0:	d135      	bne.n	800cd4e <_vfiprintf_r+0x1ce>
 800cce2:	9b03      	ldr	r3, [sp, #12]
 800cce4:	1d1a      	adds	r2, r3, #4
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	9203      	str	r2, [sp, #12]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	bfb8      	it	lt
 800ccee:	f04f 33ff 	movlt.w	r3, #4294967295
 800ccf2:	3402      	adds	r4, #2
 800ccf4:	9305      	str	r3, [sp, #20]
 800ccf6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cddc <_vfiprintf_r+0x25c>
 800ccfa:	7821      	ldrb	r1, [r4, #0]
 800ccfc:	2203      	movs	r2, #3
 800ccfe:	4650      	mov	r0, sl
 800cd00:	f7f3 fa6e 	bl	80001e0 <memchr>
 800cd04:	b140      	cbz	r0, 800cd18 <_vfiprintf_r+0x198>
 800cd06:	2340      	movs	r3, #64	; 0x40
 800cd08:	eba0 000a 	sub.w	r0, r0, sl
 800cd0c:	fa03 f000 	lsl.w	r0, r3, r0
 800cd10:	9b04      	ldr	r3, [sp, #16]
 800cd12:	4303      	orrs	r3, r0
 800cd14:	3401      	adds	r4, #1
 800cd16:	9304      	str	r3, [sp, #16]
 800cd18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd1c:	482c      	ldr	r0, [pc, #176]	; (800cdd0 <_vfiprintf_r+0x250>)
 800cd1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cd22:	2206      	movs	r2, #6
 800cd24:	f7f3 fa5c 	bl	80001e0 <memchr>
 800cd28:	2800      	cmp	r0, #0
 800cd2a:	d03f      	beq.n	800cdac <_vfiprintf_r+0x22c>
 800cd2c:	4b29      	ldr	r3, [pc, #164]	; (800cdd4 <_vfiprintf_r+0x254>)
 800cd2e:	bb1b      	cbnz	r3, 800cd78 <_vfiprintf_r+0x1f8>
 800cd30:	9b03      	ldr	r3, [sp, #12]
 800cd32:	3307      	adds	r3, #7
 800cd34:	f023 0307 	bic.w	r3, r3, #7
 800cd38:	3308      	adds	r3, #8
 800cd3a:	9303      	str	r3, [sp, #12]
 800cd3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd3e:	443b      	add	r3, r7
 800cd40:	9309      	str	r3, [sp, #36]	; 0x24
 800cd42:	e767      	b.n	800cc14 <_vfiprintf_r+0x94>
 800cd44:	fb0c 3202 	mla	r2, ip, r2, r3
 800cd48:	460c      	mov	r4, r1
 800cd4a:	2001      	movs	r0, #1
 800cd4c:	e7a5      	b.n	800cc9a <_vfiprintf_r+0x11a>
 800cd4e:	2300      	movs	r3, #0
 800cd50:	3401      	adds	r4, #1
 800cd52:	9305      	str	r3, [sp, #20]
 800cd54:	4619      	mov	r1, r3
 800cd56:	f04f 0c0a 	mov.w	ip, #10
 800cd5a:	4620      	mov	r0, r4
 800cd5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cd60:	3a30      	subs	r2, #48	; 0x30
 800cd62:	2a09      	cmp	r2, #9
 800cd64:	d903      	bls.n	800cd6e <_vfiprintf_r+0x1ee>
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d0c5      	beq.n	800ccf6 <_vfiprintf_r+0x176>
 800cd6a:	9105      	str	r1, [sp, #20]
 800cd6c:	e7c3      	b.n	800ccf6 <_vfiprintf_r+0x176>
 800cd6e:	fb0c 2101 	mla	r1, ip, r1, r2
 800cd72:	4604      	mov	r4, r0
 800cd74:	2301      	movs	r3, #1
 800cd76:	e7f0      	b.n	800cd5a <_vfiprintf_r+0x1da>
 800cd78:	ab03      	add	r3, sp, #12
 800cd7a:	9300      	str	r3, [sp, #0]
 800cd7c:	462a      	mov	r2, r5
 800cd7e:	4b16      	ldr	r3, [pc, #88]	; (800cdd8 <_vfiprintf_r+0x258>)
 800cd80:	a904      	add	r1, sp, #16
 800cd82:	4630      	mov	r0, r6
 800cd84:	f7fd fcd0 	bl	800a728 <_printf_float>
 800cd88:	4607      	mov	r7, r0
 800cd8a:	1c78      	adds	r0, r7, #1
 800cd8c:	d1d6      	bne.n	800cd3c <_vfiprintf_r+0x1bc>
 800cd8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cd90:	07d9      	lsls	r1, r3, #31
 800cd92:	d405      	bmi.n	800cda0 <_vfiprintf_r+0x220>
 800cd94:	89ab      	ldrh	r3, [r5, #12]
 800cd96:	059a      	lsls	r2, r3, #22
 800cd98:	d402      	bmi.n	800cda0 <_vfiprintf_r+0x220>
 800cd9a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cd9c:	f7ff fa12 	bl	800c1c4 <__retarget_lock_release_recursive>
 800cda0:	89ab      	ldrh	r3, [r5, #12]
 800cda2:	065b      	lsls	r3, r3, #25
 800cda4:	f53f af12 	bmi.w	800cbcc <_vfiprintf_r+0x4c>
 800cda8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cdaa:	e711      	b.n	800cbd0 <_vfiprintf_r+0x50>
 800cdac:	ab03      	add	r3, sp, #12
 800cdae:	9300      	str	r3, [sp, #0]
 800cdb0:	462a      	mov	r2, r5
 800cdb2:	4b09      	ldr	r3, [pc, #36]	; (800cdd8 <_vfiprintf_r+0x258>)
 800cdb4:	a904      	add	r1, sp, #16
 800cdb6:	4630      	mov	r0, r6
 800cdb8:	f7fd ff5a 	bl	800ac70 <_printf_i>
 800cdbc:	e7e4      	b.n	800cd88 <_vfiprintf_r+0x208>
 800cdbe:	bf00      	nop
 800cdc0:	0800e280 	.word	0x0800e280
 800cdc4:	0800e2a0 	.word	0x0800e2a0
 800cdc8:	0800e260 	.word	0x0800e260
 800cdcc:	0800e41c 	.word	0x0800e41c
 800cdd0:	0800e426 	.word	0x0800e426
 800cdd4:	0800a729 	.word	0x0800a729
 800cdd8:	0800cb5b 	.word	0x0800cb5b
 800cddc:	0800e422 	.word	0x0800e422

0800cde0 <_sbrk_r>:
 800cde0:	b538      	push	{r3, r4, r5, lr}
 800cde2:	4d06      	ldr	r5, [pc, #24]	; (800cdfc <_sbrk_r+0x1c>)
 800cde4:	2300      	movs	r3, #0
 800cde6:	4604      	mov	r4, r0
 800cde8:	4608      	mov	r0, r1
 800cdea:	602b      	str	r3, [r5, #0]
 800cdec:	f7f8 fdba 	bl	8005964 <_sbrk>
 800cdf0:	1c43      	adds	r3, r0, #1
 800cdf2:	d102      	bne.n	800cdfa <_sbrk_r+0x1a>
 800cdf4:	682b      	ldr	r3, [r5, #0]
 800cdf6:	b103      	cbz	r3, 800cdfa <_sbrk_r+0x1a>
 800cdf8:	6023      	str	r3, [r4, #0]
 800cdfa:	bd38      	pop	{r3, r4, r5, pc}
 800cdfc:	200005b0 	.word	0x200005b0

0800ce00 <__sread>:
 800ce00:	b510      	push	{r4, lr}
 800ce02:	460c      	mov	r4, r1
 800ce04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce08:	f000 f8e2 	bl	800cfd0 <_read_r>
 800ce0c:	2800      	cmp	r0, #0
 800ce0e:	bfab      	itete	ge
 800ce10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ce12:	89a3      	ldrhlt	r3, [r4, #12]
 800ce14:	181b      	addge	r3, r3, r0
 800ce16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ce1a:	bfac      	ite	ge
 800ce1c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ce1e:	81a3      	strhlt	r3, [r4, #12]
 800ce20:	bd10      	pop	{r4, pc}

0800ce22 <__swrite>:
 800ce22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce26:	461f      	mov	r7, r3
 800ce28:	898b      	ldrh	r3, [r1, #12]
 800ce2a:	05db      	lsls	r3, r3, #23
 800ce2c:	4605      	mov	r5, r0
 800ce2e:	460c      	mov	r4, r1
 800ce30:	4616      	mov	r6, r2
 800ce32:	d505      	bpl.n	800ce40 <__swrite+0x1e>
 800ce34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce38:	2302      	movs	r3, #2
 800ce3a:	2200      	movs	r2, #0
 800ce3c:	f000 f898 	bl	800cf70 <_lseek_r>
 800ce40:	89a3      	ldrh	r3, [r4, #12]
 800ce42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ce4a:	81a3      	strh	r3, [r4, #12]
 800ce4c:	4632      	mov	r2, r6
 800ce4e:	463b      	mov	r3, r7
 800ce50:	4628      	mov	r0, r5
 800ce52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce56:	f000 b817 	b.w	800ce88 <_write_r>

0800ce5a <__sseek>:
 800ce5a:	b510      	push	{r4, lr}
 800ce5c:	460c      	mov	r4, r1
 800ce5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce62:	f000 f885 	bl	800cf70 <_lseek_r>
 800ce66:	1c43      	adds	r3, r0, #1
 800ce68:	89a3      	ldrh	r3, [r4, #12]
 800ce6a:	bf15      	itete	ne
 800ce6c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ce6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ce72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ce76:	81a3      	strheq	r3, [r4, #12]
 800ce78:	bf18      	it	ne
 800ce7a:	81a3      	strhne	r3, [r4, #12]
 800ce7c:	bd10      	pop	{r4, pc}

0800ce7e <__sclose>:
 800ce7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce82:	f000 b831 	b.w	800cee8 <_close_r>
	...

0800ce88 <_write_r>:
 800ce88:	b538      	push	{r3, r4, r5, lr}
 800ce8a:	4d07      	ldr	r5, [pc, #28]	; (800cea8 <_write_r+0x20>)
 800ce8c:	4604      	mov	r4, r0
 800ce8e:	4608      	mov	r0, r1
 800ce90:	4611      	mov	r1, r2
 800ce92:	2200      	movs	r2, #0
 800ce94:	602a      	str	r2, [r5, #0]
 800ce96:	461a      	mov	r2, r3
 800ce98:	f7f6 f9e8 	bl	800326c <_write>
 800ce9c:	1c43      	adds	r3, r0, #1
 800ce9e:	d102      	bne.n	800cea6 <_write_r+0x1e>
 800cea0:	682b      	ldr	r3, [r5, #0]
 800cea2:	b103      	cbz	r3, 800cea6 <_write_r+0x1e>
 800cea4:	6023      	str	r3, [r4, #0]
 800cea6:	bd38      	pop	{r3, r4, r5, pc}
 800cea8:	200005b0 	.word	0x200005b0

0800ceac <__assert_func>:
 800ceac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ceae:	4614      	mov	r4, r2
 800ceb0:	461a      	mov	r2, r3
 800ceb2:	4b09      	ldr	r3, [pc, #36]	; (800ced8 <__assert_func+0x2c>)
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	4605      	mov	r5, r0
 800ceb8:	68d8      	ldr	r0, [r3, #12]
 800ceba:	b14c      	cbz	r4, 800ced0 <__assert_func+0x24>
 800cebc:	4b07      	ldr	r3, [pc, #28]	; (800cedc <__assert_func+0x30>)
 800cebe:	9100      	str	r1, [sp, #0]
 800cec0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cec4:	4906      	ldr	r1, [pc, #24]	; (800cee0 <__assert_func+0x34>)
 800cec6:	462b      	mov	r3, r5
 800cec8:	f000 f81e 	bl	800cf08 <fiprintf>
 800cecc:	f000 f89f 	bl	800d00e <abort>
 800ced0:	4b04      	ldr	r3, [pc, #16]	; (800cee4 <__assert_func+0x38>)
 800ced2:	461c      	mov	r4, r3
 800ced4:	e7f3      	b.n	800cebe <__assert_func+0x12>
 800ced6:	bf00      	nop
 800ced8:	20000010 	.word	0x20000010
 800cedc:	0800e42d 	.word	0x0800e42d
 800cee0:	0800e43a 	.word	0x0800e43a
 800cee4:	0800e468 	.word	0x0800e468

0800cee8 <_close_r>:
 800cee8:	b538      	push	{r3, r4, r5, lr}
 800ceea:	4d06      	ldr	r5, [pc, #24]	; (800cf04 <_close_r+0x1c>)
 800ceec:	2300      	movs	r3, #0
 800ceee:	4604      	mov	r4, r0
 800cef0:	4608      	mov	r0, r1
 800cef2:	602b      	str	r3, [r5, #0]
 800cef4:	f7f8 fd01 	bl	80058fa <_close>
 800cef8:	1c43      	adds	r3, r0, #1
 800cefa:	d102      	bne.n	800cf02 <_close_r+0x1a>
 800cefc:	682b      	ldr	r3, [r5, #0]
 800cefe:	b103      	cbz	r3, 800cf02 <_close_r+0x1a>
 800cf00:	6023      	str	r3, [r4, #0]
 800cf02:	bd38      	pop	{r3, r4, r5, pc}
 800cf04:	200005b0 	.word	0x200005b0

0800cf08 <fiprintf>:
 800cf08:	b40e      	push	{r1, r2, r3}
 800cf0a:	b503      	push	{r0, r1, lr}
 800cf0c:	4601      	mov	r1, r0
 800cf0e:	ab03      	add	r3, sp, #12
 800cf10:	4805      	ldr	r0, [pc, #20]	; (800cf28 <fiprintf+0x20>)
 800cf12:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf16:	6800      	ldr	r0, [r0, #0]
 800cf18:	9301      	str	r3, [sp, #4]
 800cf1a:	f7ff fe31 	bl	800cb80 <_vfiprintf_r>
 800cf1e:	b002      	add	sp, #8
 800cf20:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf24:	b003      	add	sp, #12
 800cf26:	4770      	bx	lr
 800cf28:	20000010 	.word	0x20000010

0800cf2c <_fstat_r>:
 800cf2c:	b538      	push	{r3, r4, r5, lr}
 800cf2e:	4d07      	ldr	r5, [pc, #28]	; (800cf4c <_fstat_r+0x20>)
 800cf30:	2300      	movs	r3, #0
 800cf32:	4604      	mov	r4, r0
 800cf34:	4608      	mov	r0, r1
 800cf36:	4611      	mov	r1, r2
 800cf38:	602b      	str	r3, [r5, #0]
 800cf3a:	f7f8 fcea 	bl	8005912 <_fstat>
 800cf3e:	1c43      	adds	r3, r0, #1
 800cf40:	d102      	bne.n	800cf48 <_fstat_r+0x1c>
 800cf42:	682b      	ldr	r3, [r5, #0]
 800cf44:	b103      	cbz	r3, 800cf48 <_fstat_r+0x1c>
 800cf46:	6023      	str	r3, [r4, #0]
 800cf48:	bd38      	pop	{r3, r4, r5, pc}
 800cf4a:	bf00      	nop
 800cf4c:	200005b0 	.word	0x200005b0

0800cf50 <_isatty_r>:
 800cf50:	b538      	push	{r3, r4, r5, lr}
 800cf52:	4d06      	ldr	r5, [pc, #24]	; (800cf6c <_isatty_r+0x1c>)
 800cf54:	2300      	movs	r3, #0
 800cf56:	4604      	mov	r4, r0
 800cf58:	4608      	mov	r0, r1
 800cf5a:	602b      	str	r3, [r5, #0]
 800cf5c:	f7f8 fce9 	bl	8005932 <_isatty>
 800cf60:	1c43      	adds	r3, r0, #1
 800cf62:	d102      	bne.n	800cf6a <_isatty_r+0x1a>
 800cf64:	682b      	ldr	r3, [r5, #0]
 800cf66:	b103      	cbz	r3, 800cf6a <_isatty_r+0x1a>
 800cf68:	6023      	str	r3, [r4, #0]
 800cf6a:	bd38      	pop	{r3, r4, r5, pc}
 800cf6c:	200005b0 	.word	0x200005b0

0800cf70 <_lseek_r>:
 800cf70:	b538      	push	{r3, r4, r5, lr}
 800cf72:	4d07      	ldr	r5, [pc, #28]	; (800cf90 <_lseek_r+0x20>)
 800cf74:	4604      	mov	r4, r0
 800cf76:	4608      	mov	r0, r1
 800cf78:	4611      	mov	r1, r2
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	602a      	str	r2, [r5, #0]
 800cf7e:	461a      	mov	r2, r3
 800cf80:	f7f8 fce2 	bl	8005948 <_lseek>
 800cf84:	1c43      	adds	r3, r0, #1
 800cf86:	d102      	bne.n	800cf8e <_lseek_r+0x1e>
 800cf88:	682b      	ldr	r3, [r5, #0]
 800cf8a:	b103      	cbz	r3, 800cf8e <_lseek_r+0x1e>
 800cf8c:	6023      	str	r3, [r4, #0]
 800cf8e:	bd38      	pop	{r3, r4, r5, pc}
 800cf90:	200005b0 	.word	0x200005b0

0800cf94 <__ascii_mbtowc>:
 800cf94:	b082      	sub	sp, #8
 800cf96:	b901      	cbnz	r1, 800cf9a <__ascii_mbtowc+0x6>
 800cf98:	a901      	add	r1, sp, #4
 800cf9a:	b142      	cbz	r2, 800cfae <__ascii_mbtowc+0x1a>
 800cf9c:	b14b      	cbz	r3, 800cfb2 <__ascii_mbtowc+0x1e>
 800cf9e:	7813      	ldrb	r3, [r2, #0]
 800cfa0:	600b      	str	r3, [r1, #0]
 800cfa2:	7812      	ldrb	r2, [r2, #0]
 800cfa4:	1e10      	subs	r0, r2, #0
 800cfa6:	bf18      	it	ne
 800cfa8:	2001      	movne	r0, #1
 800cfaa:	b002      	add	sp, #8
 800cfac:	4770      	bx	lr
 800cfae:	4610      	mov	r0, r2
 800cfb0:	e7fb      	b.n	800cfaa <__ascii_mbtowc+0x16>
 800cfb2:	f06f 0001 	mvn.w	r0, #1
 800cfb6:	e7f8      	b.n	800cfaa <__ascii_mbtowc+0x16>

0800cfb8 <__malloc_lock>:
 800cfb8:	4801      	ldr	r0, [pc, #4]	; (800cfc0 <__malloc_lock+0x8>)
 800cfba:	f7ff b902 	b.w	800c1c2 <__retarget_lock_acquire_recursive>
 800cfbe:	bf00      	nop
 800cfc0:	200005a8 	.word	0x200005a8

0800cfc4 <__malloc_unlock>:
 800cfc4:	4801      	ldr	r0, [pc, #4]	; (800cfcc <__malloc_unlock+0x8>)
 800cfc6:	f7ff b8fd 	b.w	800c1c4 <__retarget_lock_release_recursive>
 800cfca:	bf00      	nop
 800cfcc:	200005a8 	.word	0x200005a8

0800cfd0 <_read_r>:
 800cfd0:	b538      	push	{r3, r4, r5, lr}
 800cfd2:	4d07      	ldr	r5, [pc, #28]	; (800cff0 <_read_r+0x20>)
 800cfd4:	4604      	mov	r4, r0
 800cfd6:	4608      	mov	r0, r1
 800cfd8:	4611      	mov	r1, r2
 800cfda:	2200      	movs	r2, #0
 800cfdc:	602a      	str	r2, [r5, #0]
 800cfde:	461a      	mov	r2, r3
 800cfe0:	f7f8 fc6e 	bl	80058c0 <_read>
 800cfe4:	1c43      	adds	r3, r0, #1
 800cfe6:	d102      	bne.n	800cfee <_read_r+0x1e>
 800cfe8:	682b      	ldr	r3, [r5, #0]
 800cfea:	b103      	cbz	r3, 800cfee <_read_r+0x1e>
 800cfec:	6023      	str	r3, [r4, #0]
 800cfee:	bd38      	pop	{r3, r4, r5, pc}
 800cff0:	200005b0 	.word	0x200005b0

0800cff4 <__ascii_wctomb>:
 800cff4:	b149      	cbz	r1, 800d00a <__ascii_wctomb+0x16>
 800cff6:	2aff      	cmp	r2, #255	; 0xff
 800cff8:	bf85      	ittet	hi
 800cffa:	238a      	movhi	r3, #138	; 0x8a
 800cffc:	6003      	strhi	r3, [r0, #0]
 800cffe:	700a      	strbls	r2, [r1, #0]
 800d000:	f04f 30ff 	movhi.w	r0, #4294967295
 800d004:	bf98      	it	ls
 800d006:	2001      	movls	r0, #1
 800d008:	4770      	bx	lr
 800d00a:	4608      	mov	r0, r1
 800d00c:	4770      	bx	lr

0800d00e <abort>:
 800d00e:	b508      	push	{r3, lr}
 800d010:	2006      	movs	r0, #6
 800d012:	f000 f82b 	bl	800d06c <raise>
 800d016:	2001      	movs	r0, #1
 800d018:	f7f8 fc48 	bl	80058ac <_exit>

0800d01c <_raise_r>:
 800d01c:	291f      	cmp	r1, #31
 800d01e:	b538      	push	{r3, r4, r5, lr}
 800d020:	4604      	mov	r4, r0
 800d022:	460d      	mov	r5, r1
 800d024:	d904      	bls.n	800d030 <_raise_r+0x14>
 800d026:	2316      	movs	r3, #22
 800d028:	6003      	str	r3, [r0, #0]
 800d02a:	f04f 30ff 	mov.w	r0, #4294967295
 800d02e:	bd38      	pop	{r3, r4, r5, pc}
 800d030:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d032:	b112      	cbz	r2, 800d03a <_raise_r+0x1e>
 800d034:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d038:	b94b      	cbnz	r3, 800d04e <_raise_r+0x32>
 800d03a:	4620      	mov	r0, r4
 800d03c:	f000 f830 	bl	800d0a0 <_getpid_r>
 800d040:	462a      	mov	r2, r5
 800d042:	4601      	mov	r1, r0
 800d044:	4620      	mov	r0, r4
 800d046:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d04a:	f000 b817 	b.w	800d07c <_kill_r>
 800d04e:	2b01      	cmp	r3, #1
 800d050:	d00a      	beq.n	800d068 <_raise_r+0x4c>
 800d052:	1c59      	adds	r1, r3, #1
 800d054:	d103      	bne.n	800d05e <_raise_r+0x42>
 800d056:	2316      	movs	r3, #22
 800d058:	6003      	str	r3, [r0, #0]
 800d05a:	2001      	movs	r0, #1
 800d05c:	e7e7      	b.n	800d02e <_raise_r+0x12>
 800d05e:	2400      	movs	r4, #0
 800d060:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d064:	4628      	mov	r0, r5
 800d066:	4798      	blx	r3
 800d068:	2000      	movs	r0, #0
 800d06a:	e7e0      	b.n	800d02e <_raise_r+0x12>

0800d06c <raise>:
 800d06c:	4b02      	ldr	r3, [pc, #8]	; (800d078 <raise+0xc>)
 800d06e:	4601      	mov	r1, r0
 800d070:	6818      	ldr	r0, [r3, #0]
 800d072:	f7ff bfd3 	b.w	800d01c <_raise_r>
 800d076:	bf00      	nop
 800d078:	20000010 	.word	0x20000010

0800d07c <_kill_r>:
 800d07c:	b538      	push	{r3, r4, r5, lr}
 800d07e:	4d07      	ldr	r5, [pc, #28]	; (800d09c <_kill_r+0x20>)
 800d080:	2300      	movs	r3, #0
 800d082:	4604      	mov	r4, r0
 800d084:	4608      	mov	r0, r1
 800d086:	4611      	mov	r1, r2
 800d088:	602b      	str	r3, [r5, #0]
 800d08a:	f7f8 fbff 	bl	800588c <_kill>
 800d08e:	1c43      	adds	r3, r0, #1
 800d090:	d102      	bne.n	800d098 <_kill_r+0x1c>
 800d092:	682b      	ldr	r3, [r5, #0]
 800d094:	b103      	cbz	r3, 800d098 <_kill_r+0x1c>
 800d096:	6023      	str	r3, [r4, #0]
 800d098:	bd38      	pop	{r3, r4, r5, pc}
 800d09a:	bf00      	nop
 800d09c:	200005b0 	.word	0x200005b0

0800d0a0 <_getpid_r>:
 800d0a0:	f7f8 bbec 	b.w	800587c <_getpid>

0800d0a4 <asinf>:
 800d0a4:	b508      	push	{r3, lr}
 800d0a6:	ed2d 8b02 	vpush	{d8}
 800d0aa:	eeb0 8a40 	vmov.f32	s16, s0
 800d0ae:	f000 f8c5 	bl	800d23c <__ieee754_asinf>
 800d0b2:	4b13      	ldr	r3, [pc, #76]	; (800d100 <asinf+0x5c>)
 800d0b4:	f993 3000 	ldrsb.w	r3, [r3]
 800d0b8:	3301      	adds	r3, #1
 800d0ba:	eef0 8a40 	vmov.f32	s17, s0
 800d0be:	d01a      	beq.n	800d0f6 <asinf+0x52>
 800d0c0:	eeb4 8a48 	vcmp.f32	s16, s16
 800d0c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0c8:	d615      	bvs.n	800d0f6 <asinf+0x52>
 800d0ca:	eeb0 0a48 	vmov.f32	s0, s16
 800d0ce:	f000 fdd3 	bl	800dc78 <fabsf>
 800d0d2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d0d6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800d0da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0de:	dd0a      	ble.n	800d0f6 <asinf+0x52>
 800d0e0:	f7fd fa50 	bl	800a584 <__errno>
 800d0e4:	ecbd 8b02 	vpop	{d8}
 800d0e8:	2321      	movs	r3, #33	; 0x21
 800d0ea:	6003      	str	r3, [r0, #0]
 800d0ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800d0f0:	4804      	ldr	r0, [pc, #16]	; (800d104 <asinf+0x60>)
 800d0f2:	f000 bdd5 	b.w	800dca0 <nanf>
 800d0f6:	eeb0 0a68 	vmov.f32	s0, s17
 800d0fa:	ecbd 8b02 	vpop	{d8}
 800d0fe:	bd08      	pop	{r3, pc}
 800d100:	200001e0 	.word	0x200001e0
 800d104:	0800e468 	.word	0x0800e468

0800d108 <atan2f>:
 800d108:	f000 b97e 	b.w	800d408 <__ieee754_atan2f>

0800d10c <powf>:
 800d10c:	b508      	push	{r3, lr}
 800d10e:	ed2d 8b04 	vpush	{d8-d9}
 800d112:	eeb0 9a40 	vmov.f32	s18, s0
 800d116:	eef0 8a60 	vmov.f32	s17, s1
 800d11a:	f000 fa15 	bl	800d548 <__ieee754_powf>
 800d11e:	4b43      	ldr	r3, [pc, #268]	; (800d22c <powf+0x120>)
 800d120:	f993 3000 	ldrsb.w	r3, [r3]
 800d124:	3301      	adds	r3, #1
 800d126:	eeb0 8a40 	vmov.f32	s16, s0
 800d12a:	d012      	beq.n	800d152 <powf+0x46>
 800d12c:	eef4 8a68 	vcmp.f32	s17, s17
 800d130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d134:	d60d      	bvs.n	800d152 <powf+0x46>
 800d136:	eeb4 9a49 	vcmp.f32	s18, s18
 800d13a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d13e:	d70d      	bvc.n	800d15c <powf+0x50>
 800d140:	eef5 8a40 	vcmp.f32	s17, #0.0
 800d144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d148:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d14c:	bf08      	it	eq
 800d14e:	eeb0 8a67 	vmoveq.f32	s16, s15
 800d152:	eeb0 0a48 	vmov.f32	s0, s16
 800d156:	ecbd 8b04 	vpop	{d8-d9}
 800d15a:	bd08      	pop	{r3, pc}
 800d15c:	eddf 9a34 	vldr	s19, [pc, #208]	; 800d230 <powf+0x124>
 800d160:	eeb4 9a69 	vcmp.f32	s18, s19
 800d164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d168:	d116      	bne.n	800d198 <powf+0x8c>
 800d16a:	eef4 8a69 	vcmp.f32	s17, s19
 800d16e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d172:	d057      	beq.n	800d224 <powf+0x118>
 800d174:	eeb0 0a68 	vmov.f32	s0, s17
 800d178:	f000 fd85 	bl	800dc86 <finitef>
 800d17c:	2800      	cmp	r0, #0
 800d17e:	d0e8      	beq.n	800d152 <powf+0x46>
 800d180:	eef4 8ae9 	vcmpe.f32	s17, s19
 800d184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d188:	d5e3      	bpl.n	800d152 <powf+0x46>
 800d18a:	f7fd f9fb 	bl	800a584 <__errno>
 800d18e:	2321      	movs	r3, #33	; 0x21
 800d190:	6003      	str	r3, [r0, #0]
 800d192:	ed9f 8a28 	vldr	s16, [pc, #160]	; 800d234 <powf+0x128>
 800d196:	e7dc      	b.n	800d152 <powf+0x46>
 800d198:	f000 fd75 	bl	800dc86 <finitef>
 800d19c:	bb50      	cbnz	r0, 800d1f4 <powf+0xe8>
 800d19e:	eeb0 0a49 	vmov.f32	s0, s18
 800d1a2:	f000 fd70 	bl	800dc86 <finitef>
 800d1a6:	b328      	cbz	r0, 800d1f4 <powf+0xe8>
 800d1a8:	eeb0 0a68 	vmov.f32	s0, s17
 800d1ac:	f000 fd6b 	bl	800dc86 <finitef>
 800d1b0:	b300      	cbz	r0, 800d1f4 <powf+0xe8>
 800d1b2:	eeb4 8a48 	vcmp.f32	s16, s16
 800d1b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1ba:	d706      	bvc.n	800d1ca <powf+0xbe>
 800d1bc:	f7fd f9e2 	bl	800a584 <__errno>
 800d1c0:	2321      	movs	r3, #33	; 0x21
 800d1c2:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 800d1c6:	6003      	str	r3, [r0, #0]
 800d1c8:	e7c3      	b.n	800d152 <powf+0x46>
 800d1ca:	f7fd f9db 	bl	800a584 <__errno>
 800d1ce:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 800d1d2:	2322      	movs	r3, #34	; 0x22
 800d1d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1d8:	6003      	str	r3, [r0, #0]
 800d1da:	d508      	bpl.n	800d1ee <powf+0xe2>
 800d1dc:	eeb0 0a68 	vmov.f32	s0, s17
 800d1e0:	f000 fd64 	bl	800dcac <rintf>
 800d1e4:	eeb4 0a68 	vcmp.f32	s0, s17
 800d1e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1ec:	d1d1      	bne.n	800d192 <powf+0x86>
 800d1ee:	ed9f 8a12 	vldr	s16, [pc, #72]	; 800d238 <powf+0x12c>
 800d1f2:	e7ae      	b.n	800d152 <powf+0x46>
 800d1f4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d1f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1fc:	d1a9      	bne.n	800d152 <powf+0x46>
 800d1fe:	eeb0 0a49 	vmov.f32	s0, s18
 800d202:	f000 fd40 	bl	800dc86 <finitef>
 800d206:	2800      	cmp	r0, #0
 800d208:	d0a3      	beq.n	800d152 <powf+0x46>
 800d20a:	eeb0 0a68 	vmov.f32	s0, s17
 800d20e:	f000 fd3a 	bl	800dc86 <finitef>
 800d212:	2800      	cmp	r0, #0
 800d214:	d09d      	beq.n	800d152 <powf+0x46>
 800d216:	f7fd f9b5 	bl	800a584 <__errno>
 800d21a:	2322      	movs	r3, #34	; 0x22
 800d21c:	ed9f 8a04 	vldr	s16, [pc, #16]	; 800d230 <powf+0x124>
 800d220:	6003      	str	r3, [r0, #0]
 800d222:	e796      	b.n	800d152 <powf+0x46>
 800d224:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800d228:	e793      	b.n	800d152 <powf+0x46>
 800d22a:	bf00      	nop
 800d22c:	200001e0 	.word	0x200001e0
 800d230:	00000000 	.word	0x00000000
 800d234:	ff800000 	.word	0xff800000
 800d238:	7f800000 	.word	0x7f800000

0800d23c <__ieee754_asinf>:
 800d23c:	b538      	push	{r3, r4, r5, lr}
 800d23e:	ee10 5a10 	vmov	r5, s0
 800d242:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800d246:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800d24a:	ed2d 8b04 	vpush	{d8-d9}
 800d24e:	d10c      	bne.n	800d26a <__ieee754_asinf+0x2e>
 800d250:	eddf 7a5d 	vldr	s15, [pc, #372]	; 800d3c8 <__ieee754_asinf+0x18c>
 800d254:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 800d3cc <__ieee754_asinf+0x190>
 800d258:	ee60 7a27 	vmul.f32	s15, s0, s15
 800d25c:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d260:	eeb0 0a67 	vmov.f32	s0, s15
 800d264:	ecbd 8b04 	vpop	{d8-d9}
 800d268:	bd38      	pop	{r3, r4, r5, pc}
 800d26a:	dd04      	ble.n	800d276 <__ieee754_asinf+0x3a>
 800d26c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d270:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800d274:	e7f6      	b.n	800d264 <__ieee754_asinf+0x28>
 800d276:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800d27a:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800d27e:	da0b      	bge.n	800d298 <__ieee754_asinf+0x5c>
 800d280:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800d284:	da52      	bge.n	800d32c <__ieee754_asinf+0xf0>
 800d286:	eddf 7a52 	vldr	s15, [pc, #328]	; 800d3d0 <__ieee754_asinf+0x194>
 800d28a:	ee70 7a27 	vadd.f32	s15, s0, s15
 800d28e:	eef4 7ae8 	vcmpe.f32	s15, s17
 800d292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d296:	dce5      	bgt.n	800d264 <__ieee754_asinf+0x28>
 800d298:	f000 fcee 	bl	800dc78 <fabsf>
 800d29c:	ee38 0ac0 	vsub.f32	s0, s17, s0
 800d2a0:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800d2a4:	ee20 8a08 	vmul.f32	s16, s0, s16
 800d2a8:	eddf 7a4a 	vldr	s15, [pc, #296]	; 800d3d4 <__ieee754_asinf+0x198>
 800d2ac:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800d3d8 <__ieee754_asinf+0x19c>
 800d2b0:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 800d3dc <__ieee754_asinf+0x1a0>
 800d2b4:	eea8 7a27 	vfma.f32	s14, s16, s15
 800d2b8:	eddf 7a49 	vldr	s15, [pc, #292]	; 800d3e0 <__ieee754_asinf+0x1a4>
 800d2bc:	eee7 7a08 	vfma.f32	s15, s14, s16
 800d2c0:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800d3e4 <__ieee754_asinf+0x1a8>
 800d2c4:	eea7 7a88 	vfma.f32	s14, s15, s16
 800d2c8:	eddf 7a47 	vldr	s15, [pc, #284]	; 800d3e8 <__ieee754_asinf+0x1ac>
 800d2cc:	eee7 7a08 	vfma.f32	s15, s14, s16
 800d2d0:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800d3ec <__ieee754_asinf+0x1b0>
 800d2d4:	eea7 9a88 	vfma.f32	s18, s15, s16
 800d2d8:	eddf 7a45 	vldr	s15, [pc, #276]	; 800d3f0 <__ieee754_asinf+0x1b4>
 800d2dc:	eee8 7a07 	vfma.f32	s15, s16, s14
 800d2e0:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800d3f4 <__ieee754_asinf+0x1b8>
 800d2e4:	eea7 7a88 	vfma.f32	s14, s15, s16
 800d2e8:	eddf 7a43 	vldr	s15, [pc, #268]	; 800d3f8 <__ieee754_asinf+0x1bc>
 800d2ec:	eee7 7a08 	vfma.f32	s15, s14, s16
 800d2f0:	eeb0 0a48 	vmov.f32	s0, s16
 800d2f4:	eee7 8a88 	vfma.f32	s17, s15, s16
 800d2f8:	f000 fbe6 	bl	800dac8 <__ieee754_sqrtf>
 800d2fc:	4b3f      	ldr	r3, [pc, #252]	; (800d3fc <__ieee754_asinf+0x1c0>)
 800d2fe:	ee29 9a08 	vmul.f32	s18, s18, s16
 800d302:	429c      	cmp	r4, r3
 800d304:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800d308:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800d30c:	dd3d      	ble.n	800d38a <__ieee754_asinf+0x14e>
 800d30e:	eea0 0a06 	vfma.f32	s0, s0, s12
 800d312:	eddf 7a3b 	vldr	s15, [pc, #236]	; 800d400 <__ieee754_asinf+0x1c4>
 800d316:	eee0 7a26 	vfma.f32	s15, s0, s13
 800d31a:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 800d3cc <__ieee754_asinf+0x190>
 800d31e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d322:	2d00      	cmp	r5, #0
 800d324:	bfd8      	it	le
 800d326:	eeb1 0a40 	vnegle.f32	s0, s0
 800d32a:	e79b      	b.n	800d264 <__ieee754_asinf+0x28>
 800d32c:	ee60 7a00 	vmul.f32	s15, s0, s0
 800d330:	eddf 6a28 	vldr	s13, [pc, #160]	; 800d3d4 <__ieee754_asinf+0x198>
 800d334:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800d3d8 <__ieee754_asinf+0x19c>
 800d338:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 800d3ec <__ieee754_asinf+0x1b0>
 800d33c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800d340:	eddf 6a27 	vldr	s13, [pc, #156]	; 800d3e0 <__ieee754_asinf+0x1a4>
 800d344:	eee7 6a27 	vfma.f32	s13, s14, s15
 800d348:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800d3e4 <__ieee754_asinf+0x1a8>
 800d34c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d350:	eddf 6a25 	vldr	s13, [pc, #148]	; 800d3e8 <__ieee754_asinf+0x1ac>
 800d354:	eee7 6a27 	vfma.f32	s13, s14, s15
 800d358:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800d3dc <__ieee754_asinf+0x1a0>
 800d35c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d360:	eddf 6a23 	vldr	s13, [pc, #140]	; 800d3f0 <__ieee754_asinf+0x1b4>
 800d364:	eee7 6a86 	vfma.f32	s13, s15, s12
 800d368:	ed9f 6a22 	vldr	s12, [pc, #136]	; 800d3f4 <__ieee754_asinf+0x1b8>
 800d36c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800d370:	eddf 6a21 	vldr	s13, [pc, #132]	; 800d3f8 <__ieee754_asinf+0x1bc>
 800d374:	eee6 6a27 	vfma.f32	s13, s12, s15
 800d378:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d37c:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800d380:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800d384:	eea0 0a27 	vfma.f32	s0, s0, s15
 800d388:	e76c      	b.n	800d264 <__ieee754_asinf+0x28>
 800d38a:	ee10 3a10 	vmov	r3, s0
 800d38e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d392:	f023 030f 	bic.w	r3, r3, #15
 800d396:	ee07 3a10 	vmov	s14, r3
 800d39a:	eea7 8a47 	vfms.f32	s16, s14, s14
 800d39e:	ee70 7a07 	vadd.f32	s15, s0, s14
 800d3a2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d3a6:	eec8 5a27 	vdiv.f32	s11, s16, s15
 800d3aa:	eddf 7a07 	vldr	s15, [pc, #28]	; 800d3c8 <__ieee754_asinf+0x18c>
 800d3ae:	eee5 7ae6 	vfms.f32	s15, s11, s13
 800d3b2:	eed0 7a06 	vfnms.f32	s15, s0, s12
 800d3b6:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800d404 <__ieee754_asinf+0x1c8>
 800d3ba:	eeb0 6a40 	vmov.f32	s12, s0
 800d3be:	eea7 6a66 	vfms.f32	s12, s14, s13
 800d3c2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800d3c6:	e7aa      	b.n	800d31e <__ieee754_asinf+0xe2>
 800d3c8:	b33bbd2e 	.word	0xb33bbd2e
 800d3cc:	3fc90fdb 	.word	0x3fc90fdb
 800d3d0:	7149f2ca 	.word	0x7149f2ca
 800d3d4:	3811ef08 	.word	0x3811ef08
 800d3d8:	3a4f7f04 	.word	0x3a4f7f04
 800d3dc:	3e2aaaab 	.word	0x3e2aaaab
 800d3e0:	bd241146 	.word	0xbd241146
 800d3e4:	3e4e0aa8 	.word	0x3e4e0aa8
 800d3e8:	bea6b090 	.word	0xbea6b090
 800d3ec:	3d9dc62e 	.word	0x3d9dc62e
 800d3f0:	bf303361 	.word	0xbf303361
 800d3f4:	4001572d 	.word	0x4001572d
 800d3f8:	c019d139 	.word	0xc019d139
 800d3fc:	3f799999 	.word	0x3f799999
 800d400:	333bbd2e 	.word	0x333bbd2e
 800d404:	3f490fdb 	.word	0x3f490fdb

0800d408 <__ieee754_atan2f>:
 800d408:	ee10 2a90 	vmov	r2, s1
 800d40c:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800d410:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800d414:	b510      	push	{r4, lr}
 800d416:	eef0 7a40 	vmov.f32	s15, s0
 800d41a:	dc06      	bgt.n	800d42a <__ieee754_atan2f+0x22>
 800d41c:	ee10 0a10 	vmov	r0, s0
 800d420:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800d424:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d428:	dd04      	ble.n	800d434 <__ieee754_atan2f+0x2c>
 800d42a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800d42e:	eeb0 0a67 	vmov.f32	s0, s15
 800d432:	bd10      	pop	{r4, pc}
 800d434:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800d438:	d103      	bne.n	800d442 <__ieee754_atan2f+0x3a>
 800d43a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d43e:	f000 bb47 	b.w	800dad0 <atanf>
 800d442:	1794      	asrs	r4, r2, #30
 800d444:	f004 0402 	and.w	r4, r4, #2
 800d448:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800d44c:	b943      	cbnz	r3, 800d460 <__ieee754_atan2f+0x58>
 800d44e:	2c02      	cmp	r4, #2
 800d450:	d05e      	beq.n	800d510 <__ieee754_atan2f+0x108>
 800d452:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800d524 <__ieee754_atan2f+0x11c>
 800d456:	2c03      	cmp	r4, #3
 800d458:	bf08      	it	eq
 800d45a:	eef0 7a47 	vmoveq.f32	s15, s14
 800d45e:	e7e6      	b.n	800d42e <__ieee754_atan2f+0x26>
 800d460:	b941      	cbnz	r1, 800d474 <__ieee754_atan2f+0x6c>
 800d462:	eddf 7a31 	vldr	s15, [pc, #196]	; 800d528 <__ieee754_atan2f+0x120>
 800d466:	ed9f 0a31 	vldr	s0, [pc, #196]	; 800d52c <__ieee754_atan2f+0x124>
 800d46a:	2800      	cmp	r0, #0
 800d46c:	bfb8      	it	lt
 800d46e:	eef0 7a40 	vmovlt.f32	s15, s0
 800d472:	e7dc      	b.n	800d42e <__ieee754_atan2f+0x26>
 800d474:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800d478:	d110      	bne.n	800d49c <__ieee754_atan2f+0x94>
 800d47a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d47e:	f104 34ff 	add.w	r4, r4, #4294967295
 800d482:	d107      	bne.n	800d494 <__ieee754_atan2f+0x8c>
 800d484:	2c02      	cmp	r4, #2
 800d486:	d846      	bhi.n	800d516 <__ieee754_atan2f+0x10e>
 800d488:	4b29      	ldr	r3, [pc, #164]	; (800d530 <__ieee754_atan2f+0x128>)
 800d48a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d48e:	edd4 7a00 	vldr	s15, [r4]
 800d492:	e7cc      	b.n	800d42e <__ieee754_atan2f+0x26>
 800d494:	2c02      	cmp	r4, #2
 800d496:	d841      	bhi.n	800d51c <__ieee754_atan2f+0x114>
 800d498:	4b26      	ldr	r3, [pc, #152]	; (800d534 <__ieee754_atan2f+0x12c>)
 800d49a:	e7f6      	b.n	800d48a <__ieee754_atan2f+0x82>
 800d49c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d4a0:	d0df      	beq.n	800d462 <__ieee754_atan2f+0x5a>
 800d4a2:	1a5b      	subs	r3, r3, r1
 800d4a4:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800d4a8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800d4ac:	da1a      	bge.n	800d4e4 <__ieee754_atan2f+0xdc>
 800d4ae:	2a00      	cmp	r2, #0
 800d4b0:	da01      	bge.n	800d4b6 <__ieee754_atan2f+0xae>
 800d4b2:	313c      	adds	r1, #60	; 0x3c
 800d4b4:	db19      	blt.n	800d4ea <__ieee754_atan2f+0xe2>
 800d4b6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800d4ba:	f000 fbdd 	bl	800dc78 <fabsf>
 800d4be:	f000 fb07 	bl	800dad0 <atanf>
 800d4c2:	eef0 7a40 	vmov.f32	s15, s0
 800d4c6:	2c01      	cmp	r4, #1
 800d4c8:	d012      	beq.n	800d4f0 <__ieee754_atan2f+0xe8>
 800d4ca:	2c02      	cmp	r4, #2
 800d4cc:	d017      	beq.n	800d4fe <__ieee754_atan2f+0xf6>
 800d4ce:	2c00      	cmp	r4, #0
 800d4d0:	d0ad      	beq.n	800d42e <__ieee754_atan2f+0x26>
 800d4d2:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800d538 <__ieee754_atan2f+0x130>
 800d4d6:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d4da:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800d53c <__ieee754_atan2f+0x134>
 800d4de:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800d4e2:	e7a4      	b.n	800d42e <__ieee754_atan2f+0x26>
 800d4e4:	eddf 7a10 	vldr	s15, [pc, #64]	; 800d528 <__ieee754_atan2f+0x120>
 800d4e8:	e7ed      	b.n	800d4c6 <__ieee754_atan2f+0xbe>
 800d4ea:	eddf 7a15 	vldr	s15, [pc, #84]	; 800d540 <__ieee754_atan2f+0x138>
 800d4ee:	e7ea      	b.n	800d4c6 <__ieee754_atan2f+0xbe>
 800d4f0:	ee17 3a90 	vmov	r3, s15
 800d4f4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d4f8:	ee07 3a90 	vmov	s15, r3
 800d4fc:	e797      	b.n	800d42e <__ieee754_atan2f+0x26>
 800d4fe:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800d538 <__ieee754_atan2f+0x130>
 800d502:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d506:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800d53c <__ieee754_atan2f+0x134>
 800d50a:	ee70 7a67 	vsub.f32	s15, s0, s15
 800d50e:	e78e      	b.n	800d42e <__ieee754_atan2f+0x26>
 800d510:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800d53c <__ieee754_atan2f+0x134>
 800d514:	e78b      	b.n	800d42e <__ieee754_atan2f+0x26>
 800d516:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800d544 <__ieee754_atan2f+0x13c>
 800d51a:	e788      	b.n	800d42e <__ieee754_atan2f+0x26>
 800d51c:	eddf 7a08 	vldr	s15, [pc, #32]	; 800d540 <__ieee754_atan2f+0x138>
 800d520:	e785      	b.n	800d42e <__ieee754_atan2f+0x26>
 800d522:	bf00      	nop
 800d524:	c0490fdb 	.word	0xc0490fdb
 800d528:	3fc90fdb 	.word	0x3fc90fdb
 800d52c:	bfc90fdb 	.word	0xbfc90fdb
 800d530:	0800e574 	.word	0x0800e574
 800d534:	0800e580 	.word	0x0800e580
 800d538:	33bbbd2e 	.word	0x33bbbd2e
 800d53c:	40490fdb 	.word	0x40490fdb
 800d540:	00000000 	.word	0x00000000
 800d544:	3f490fdb 	.word	0x3f490fdb

0800d548 <__ieee754_powf>:
 800d548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d54c:	ee10 5a90 	vmov	r5, s1
 800d550:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800d554:	ed2d 8b02 	vpush	{d8}
 800d558:	eeb0 8a40 	vmov.f32	s16, s0
 800d55c:	eef0 8a60 	vmov.f32	s17, s1
 800d560:	f000 8291 	beq.w	800da86 <__ieee754_powf+0x53e>
 800d564:	ee10 8a10 	vmov	r8, s0
 800d568:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800d56c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800d570:	dc06      	bgt.n	800d580 <__ieee754_powf+0x38>
 800d572:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800d576:	dd0a      	ble.n	800d58e <__ieee754_powf+0x46>
 800d578:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800d57c:	f000 8283 	beq.w	800da86 <__ieee754_powf+0x53e>
 800d580:	ecbd 8b02 	vpop	{d8}
 800d584:	48d8      	ldr	r0, [pc, #864]	; (800d8e8 <__ieee754_powf+0x3a0>)
 800d586:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d58a:	f000 bb89 	b.w	800dca0 <nanf>
 800d58e:	f1b8 0f00 	cmp.w	r8, #0
 800d592:	da1f      	bge.n	800d5d4 <__ieee754_powf+0x8c>
 800d594:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800d598:	da2e      	bge.n	800d5f8 <__ieee754_powf+0xb0>
 800d59a:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800d59e:	f2c0 827b 	blt.w	800da98 <__ieee754_powf+0x550>
 800d5a2:	15fb      	asrs	r3, r7, #23
 800d5a4:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800d5a8:	fa47 f603 	asr.w	r6, r7, r3
 800d5ac:	fa06 f303 	lsl.w	r3, r6, r3
 800d5b0:	42bb      	cmp	r3, r7
 800d5b2:	f040 8271 	bne.w	800da98 <__ieee754_powf+0x550>
 800d5b6:	f006 0601 	and.w	r6, r6, #1
 800d5ba:	f1c6 0602 	rsb	r6, r6, #2
 800d5be:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800d5c2:	d120      	bne.n	800d606 <__ieee754_powf+0xbe>
 800d5c4:	2d00      	cmp	r5, #0
 800d5c6:	f280 8264 	bge.w	800da92 <__ieee754_powf+0x54a>
 800d5ca:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d5ce:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800d5d2:	e00d      	b.n	800d5f0 <__ieee754_powf+0xa8>
 800d5d4:	2600      	movs	r6, #0
 800d5d6:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800d5da:	d1f0      	bne.n	800d5be <__ieee754_powf+0x76>
 800d5dc:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800d5e0:	f000 8251 	beq.w	800da86 <__ieee754_powf+0x53e>
 800d5e4:	dd0a      	ble.n	800d5fc <__ieee754_powf+0xb4>
 800d5e6:	2d00      	cmp	r5, #0
 800d5e8:	f280 8250 	bge.w	800da8c <__ieee754_powf+0x544>
 800d5ec:	ed9f 0abf 	vldr	s0, [pc, #764]	; 800d8ec <__ieee754_powf+0x3a4>
 800d5f0:	ecbd 8b02 	vpop	{d8}
 800d5f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5f8:	2602      	movs	r6, #2
 800d5fa:	e7ec      	b.n	800d5d6 <__ieee754_powf+0x8e>
 800d5fc:	2d00      	cmp	r5, #0
 800d5fe:	daf5      	bge.n	800d5ec <__ieee754_powf+0xa4>
 800d600:	eeb1 0a68 	vneg.f32	s0, s17
 800d604:	e7f4      	b.n	800d5f0 <__ieee754_powf+0xa8>
 800d606:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800d60a:	d102      	bne.n	800d612 <__ieee754_powf+0xca>
 800d60c:	ee28 0a08 	vmul.f32	s0, s16, s16
 800d610:	e7ee      	b.n	800d5f0 <__ieee754_powf+0xa8>
 800d612:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800d616:	eeb0 0a48 	vmov.f32	s0, s16
 800d61a:	d108      	bne.n	800d62e <__ieee754_powf+0xe6>
 800d61c:	f1b8 0f00 	cmp.w	r8, #0
 800d620:	db05      	blt.n	800d62e <__ieee754_powf+0xe6>
 800d622:	ecbd 8b02 	vpop	{d8}
 800d626:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d62a:	f000 ba4d 	b.w	800dac8 <__ieee754_sqrtf>
 800d62e:	f000 fb23 	bl	800dc78 <fabsf>
 800d632:	b124      	cbz	r4, 800d63e <__ieee754_powf+0xf6>
 800d634:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800d638:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800d63c:	d117      	bne.n	800d66e <__ieee754_powf+0x126>
 800d63e:	2d00      	cmp	r5, #0
 800d640:	bfbc      	itt	lt
 800d642:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800d646:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800d64a:	f1b8 0f00 	cmp.w	r8, #0
 800d64e:	dacf      	bge.n	800d5f0 <__ieee754_powf+0xa8>
 800d650:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800d654:	ea54 0306 	orrs.w	r3, r4, r6
 800d658:	d104      	bne.n	800d664 <__ieee754_powf+0x11c>
 800d65a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d65e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800d662:	e7c5      	b.n	800d5f0 <__ieee754_powf+0xa8>
 800d664:	2e01      	cmp	r6, #1
 800d666:	d1c3      	bne.n	800d5f0 <__ieee754_powf+0xa8>
 800d668:	eeb1 0a40 	vneg.f32	s0, s0
 800d66c:	e7c0      	b.n	800d5f0 <__ieee754_powf+0xa8>
 800d66e:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800d672:	3801      	subs	r0, #1
 800d674:	ea56 0300 	orrs.w	r3, r6, r0
 800d678:	d104      	bne.n	800d684 <__ieee754_powf+0x13c>
 800d67a:	ee38 8a48 	vsub.f32	s16, s16, s16
 800d67e:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800d682:	e7b5      	b.n	800d5f0 <__ieee754_powf+0xa8>
 800d684:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800d688:	dd6b      	ble.n	800d762 <__ieee754_powf+0x21a>
 800d68a:	4b99      	ldr	r3, [pc, #612]	; (800d8f0 <__ieee754_powf+0x3a8>)
 800d68c:	429c      	cmp	r4, r3
 800d68e:	dc06      	bgt.n	800d69e <__ieee754_powf+0x156>
 800d690:	2d00      	cmp	r5, #0
 800d692:	daab      	bge.n	800d5ec <__ieee754_powf+0xa4>
 800d694:	ed9f 0a97 	vldr	s0, [pc, #604]	; 800d8f4 <__ieee754_powf+0x3ac>
 800d698:	ee20 0a00 	vmul.f32	s0, s0, s0
 800d69c:	e7a8      	b.n	800d5f0 <__ieee754_powf+0xa8>
 800d69e:	4b96      	ldr	r3, [pc, #600]	; (800d8f8 <__ieee754_powf+0x3b0>)
 800d6a0:	429c      	cmp	r4, r3
 800d6a2:	dd02      	ble.n	800d6aa <__ieee754_powf+0x162>
 800d6a4:	2d00      	cmp	r5, #0
 800d6a6:	dcf5      	bgt.n	800d694 <__ieee754_powf+0x14c>
 800d6a8:	e7a0      	b.n	800d5ec <__ieee754_powf+0xa4>
 800d6aa:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d6ae:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d6b2:	eddf 6a92 	vldr	s13, [pc, #584]	; 800d8fc <__ieee754_powf+0x3b4>
 800d6b6:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800d6ba:	eee0 6a67 	vfms.f32	s13, s0, s15
 800d6be:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d6c2:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800d6c6:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d6ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d6ce:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 800d900 <__ieee754_powf+0x3b8>
 800d6d2:	ee67 7a67 	vnmul.f32	s15, s14, s15
 800d6d6:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 800d904 <__ieee754_powf+0x3bc>
 800d6da:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d6de:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800d908 <__ieee754_powf+0x3c0>
 800d6e2:	eef0 6a67 	vmov.f32	s13, s15
 800d6e6:	eee0 6a07 	vfma.f32	s13, s0, s14
 800d6ea:	ee16 3a90 	vmov	r3, s13
 800d6ee:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d6f2:	f023 030f 	bic.w	r3, r3, #15
 800d6f6:	ee00 3a90 	vmov	s1, r3
 800d6fa:	eee0 0a47 	vfms.f32	s1, s0, s14
 800d6fe:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800d702:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800d706:	f025 050f 	bic.w	r5, r5, #15
 800d70a:	ee07 5a10 	vmov	s14, r5
 800d70e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800d712:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800d716:	ee07 3a90 	vmov	s15, r3
 800d71a:	eee7 0a27 	vfma.f32	s1, s14, s15
 800d71e:	3e01      	subs	r6, #1
 800d720:	ea56 0200 	orrs.w	r2, r6, r0
 800d724:	ee07 5a10 	vmov	s14, r5
 800d728:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d72c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800d730:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800d734:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800d738:	ee17 4a10 	vmov	r4, s14
 800d73c:	bf08      	it	eq
 800d73e:	eeb0 8a40 	vmoveq.f32	s16, s0
 800d742:	2c00      	cmp	r4, #0
 800d744:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800d748:	f340 8184 	ble.w	800da54 <__ieee754_powf+0x50c>
 800d74c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800d750:	f340 80fc 	ble.w	800d94c <__ieee754_powf+0x404>
 800d754:	eddf 7a67 	vldr	s15, [pc, #412]	; 800d8f4 <__ieee754_powf+0x3ac>
 800d758:	ee28 0a27 	vmul.f32	s0, s16, s15
 800d75c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d760:	e746      	b.n	800d5f0 <__ieee754_powf+0xa8>
 800d762:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 800d766:	bf01      	itttt	eq
 800d768:	eddf 7a68 	vldreq	s15, [pc, #416]	; 800d90c <__ieee754_powf+0x3c4>
 800d76c:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800d770:	f06f 0217 	mvneq.w	r2, #23
 800d774:	ee17 4a90 	vmoveq	r4, s15
 800d778:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800d77c:	bf18      	it	ne
 800d77e:	2200      	movne	r2, #0
 800d780:	3b7f      	subs	r3, #127	; 0x7f
 800d782:	4413      	add	r3, r2
 800d784:	4a62      	ldr	r2, [pc, #392]	; (800d910 <__ieee754_powf+0x3c8>)
 800d786:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800d78a:	4294      	cmp	r4, r2
 800d78c:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 800d790:	dd06      	ble.n	800d7a0 <__ieee754_powf+0x258>
 800d792:	4a60      	ldr	r2, [pc, #384]	; (800d914 <__ieee754_powf+0x3cc>)
 800d794:	4294      	cmp	r4, r2
 800d796:	f340 80a4 	ble.w	800d8e2 <__ieee754_powf+0x39a>
 800d79a:	3301      	adds	r3, #1
 800d79c:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800d7a0:	2400      	movs	r4, #0
 800d7a2:	4a5d      	ldr	r2, [pc, #372]	; (800d918 <__ieee754_powf+0x3d0>)
 800d7a4:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800d7a8:	ee07 1a90 	vmov	s15, r1
 800d7ac:	ed92 7a00 	vldr	s14, [r2]
 800d7b0:	4a5a      	ldr	r2, [pc, #360]	; (800d91c <__ieee754_powf+0x3d4>)
 800d7b2:	ee37 6a27 	vadd.f32	s12, s14, s15
 800d7b6:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800d7ba:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800d7be:	1049      	asrs	r1, r1, #1
 800d7c0:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800d7c4:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800d7c8:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 800d7cc:	ee37 5ac7 	vsub.f32	s10, s15, s14
 800d7d0:	ee06 1a10 	vmov	s12, r1
 800d7d4:	ee65 4a26 	vmul.f32	s9, s10, s13
 800d7d8:	ee36 7a47 	vsub.f32	s14, s12, s14
 800d7dc:	ee14 7a90 	vmov	r7, s9
 800d7e0:	4017      	ands	r7, r2
 800d7e2:	ee05 7a90 	vmov	s11, r7
 800d7e6:	eea5 5ac6 	vfms.f32	s10, s11, s12
 800d7ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d7ee:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800d920 <__ieee754_powf+0x3d8>
 800d7f2:	eea5 5ae7 	vfms.f32	s10, s11, s15
 800d7f6:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800d7fa:	ee25 6a26 	vmul.f32	s12, s10, s13
 800d7fe:	eddf 6a49 	vldr	s13, [pc, #292]	; 800d924 <__ieee754_powf+0x3dc>
 800d802:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800d806:	eddf 6a48 	vldr	s13, [pc, #288]	; 800d928 <__ieee754_powf+0x3e0>
 800d80a:	eee7 6a27 	vfma.f32	s13, s14, s15
 800d80e:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800d8fc <__ieee754_powf+0x3b4>
 800d812:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d816:	eddf 6a45 	vldr	s13, [pc, #276]	; 800d92c <__ieee754_powf+0x3e4>
 800d81a:	eee7 6a27 	vfma.f32	s13, s14, s15
 800d81e:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800d930 <__ieee754_powf+0x3e8>
 800d822:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d826:	ee74 6aa5 	vadd.f32	s13, s9, s11
 800d82a:	ee27 5aa7 	vmul.f32	s10, s15, s15
 800d82e:	ee66 6a86 	vmul.f32	s13, s13, s12
 800d832:	eee5 6a07 	vfma.f32	s13, s10, s14
 800d836:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 800d83a:	eef0 7a45 	vmov.f32	s15, s10
 800d83e:	eee5 7aa5 	vfma.f32	s15, s11, s11
 800d842:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d846:	ee17 1a90 	vmov	r1, s15
 800d84a:	4011      	ands	r1, r2
 800d84c:	ee07 1a90 	vmov	s15, r1
 800d850:	ee37 7ac5 	vsub.f32	s14, s15, s10
 800d854:	eea5 7ae5 	vfms.f32	s14, s11, s11
 800d858:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d85c:	ee27 7a24 	vmul.f32	s14, s14, s9
 800d860:	eea6 7a27 	vfma.f32	s14, s12, s15
 800d864:	eeb0 6a47 	vmov.f32	s12, s14
 800d868:	eea5 6aa7 	vfma.f32	s12, s11, s15
 800d86c:	ee16 1a10 	vmov	r1, s12
 800d870:	4011      	ands	r1, r2
 800d872:	ee06 1a90 	vmov	s13, r1
 800d876:	eee5 6ae7 	vfms.f32	s13, s11, s15
 800d87a:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800d934 <__ieee754_powf+0x3ec>
 800d87e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800d938 <__ieee754_powf+0x3f0>
 800d882:	ee37 7a66 	vsub.f32	s14, s14, s13
 800d886:	ee06 1a10 	vmov	s12, r1
 800d88a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d88e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800d93c <__ieee754_powf+0x3f4>
 800d892:	492b      	ldr	r1, [pc, #172]	; (800d940 <__ieee754_powf+0x3f8>)
 800d894:	eea6 7a27 	vfma.f32	s14, s12, s15
 800d898:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d89c:	edd1 7a00 	vldr	s15, [r1]
 800d8a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d8a4:	ee07 3a90 	vmov	s15, r3
 800d8a8:	4b26      	ldr	r3, [pc, #152]	; (800d944 <__ieee754_powf+0x3fc>)
 800d8aa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800d8ae:	eef0 7a47 	vmov.f32	s15, s14
 800d8b2:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d8b6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d8ba:	edd4 0a00 	vldr	s1, [r4]
 800d8be:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800d8c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d8c6:	ee17 3a90 	vmov	r3, s15
 800d8ca:	4013      	ands	r3, r2
 800d8cc:	ee07 3a90 	vmov	s15, r3
 800d8d0:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800d8d4:	ee76 6ae0 	vsub.f32	s13, s13, s1
 800d8d8:	eee6 6a65 	vfms.f32	s13, s12, s11
 800d8dc:	ee77 7a66 	vsub.f32	s15, s14, s13
 800d8e0:	e70f      	b.n	800d702 <__ieee754_powf+0x1ba>
 800d8e2:	2401      	movs	r4, #1
 800d8e4:	e75d      	b.n	800d7a2 <__ieee754_powf+0x25a>
 800d8e6:	bf00      	nop
 800d8e8:	0800e468 	.word	0x0800e468
 800d8ec:	00000000 	.word	0x00000000
 800d8f0:	3f7ffff7 	.word	0x3f7ffff7
 800d8f4:	7149f2ca 	.word	0x7149f2ca
 800d8f8:	3f800007 	.word	0x3f800007
 800d8fc:	3eaaaaab 	.word	0x3eaaaaab
 800d900:	3fb8aa3b 	.word	0x3fb8aa3b
 800d904:	36eca570 	.word	0x36eca570
 800d908:	3fb8aa00 	.word	0x3fb8aa00
 800d90c:	4b800000 	.word	0x4b800000
 800d910:	001cc471 	.word	0x001cc471
 800d914:	005db3d6 	.word	0x005db3d6
 800d918:	0800e58c 	.word	0x0800e58c
 800d91c:	fffff000 	.word	0xfffff000
 800d920:	3e6c3255 	.word	0x3e6c3255
 800d924:	3e53f142 	.word	0x3e53f142
 800d928:	3e8ba305 	.word	0x3e8ba305
 800d92c:	3edb6db7 	.word	0x3edb6db7
 800d930:	3f19999a 	.word	0x3f19999a
 800d934:	3f76384f 	.word	0x3f76384f
 800d938:	3f763800 	.word	0x3f763800
 800d93c:	369dc3a0 	.word	0x369dc3a0
 800d940:	0800e59c 	.word	0x0800e59c
 800d944:	0800e594 	.word	0x0800e594
 800d948:	3338aa3c 	.word	0x3338aa3c
 800d94c:	f040 8092 	bne.w	800da74 <__ieee754_powf+0x52c>
 800d950:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800d948 <__ieee754_powf+0x400>
 800d954:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d958:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800d95c:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d964:	f73f aef6 	bgt.w	800d754 <__ieee754_powf+0x20c>
 800d968:	15db      	asrs	r3, r3, #23
 800d96a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800d96e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800d972:	4103      	asrs	r3, r0
 800d974:	4423      	add	r3, r4
 800d976:	4949      	ldr	r1, [pc, #292]	; (800da9c <__ieee754_powf+0x554>)
 800d978:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d97c:	3a7f      	subs	r2, #127	; 0x7f
 800d97e:	4111      	asrs	r1, r2
 800d980:	ea23 0101 	bic.w	r1, r3, r1
 800d984:	ee07 1a10 	vmov	s14, r1
 800d988:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800d98c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800d990:	f1c2 0217 	rsb	r2, r2, #23
 800d994:	4110      	asrs	r0, r2
 800d996:	2c00      	cmp	r4, #0
 800d998:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d99c:	bfb8      	it	lt
 800d99e:	4240      	neglt	r0, r0
 800d9a0:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800d9a4:	eddf 6a3e 	vldr	s13, [pc, #248]	; 800daa0 <__ieee754_powf+0x558>
 800d9a8:	ee17 3a10 	vmov	r3, s14
 800d9ac:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d9b0:	f023 030f 	bic.w	r3, r3, #15
 800d9b4:	ee07 3a10 	vmov	s14, r3
 800d9b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d9bc:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800d9c0:	eddf 7a38 	vldr	s15, [pc, #224]	; 800daa4 <__ieee754_powf+0x55c>
 800d9c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9c8:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800d9cc:	eddf 6a36 	vldr	s13, [pc, #216]	; 800daa8 <__ieee754_powf+0x560>
 800d9d0:	eeb0 0a67 	vmov.f32	s0, s15
 800d9d4:	eea7 0a26 	vfma.f32	s0, s14, s13
 800d9d8:	eeb0 6a40 	vmov.f32	s12, s0
 800d9dc:	eea7 6a66 	vfms.f32	s12, s14, s13
 800d9e0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d9e4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800d9e8:	eddf 6a30 	vldr	s13, [pc, #192]	; 800daac <__ieee754_powf+0x564>
 800d9ec:	ed9f 6a30 	vldr	s12, [pc, #192]	; 800dab0 <__ieee754_powf+0x568>
 800d9f0:	eea7 6a26 	vfma.f32	s12, s14, s13
 800d9f4:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800dab4 <__ieee754_powf+0x56c>
 800d9f8:	eee6 6a07 	vfma.f32	s13, s12, s14
 800d9fc:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 800dab8 <__ieee754_powf+0x570>
 800da00:	eea6 6a87 	vfma.f32	s12, s13, s14
 800da04:	eddf 6a2d 	vldr	s13, [pc, #180]	; 800dabc <__ieee754_powf+0x574>
 800da08:	eee6 6a07 	vfma.f32	s13, s12, s14
 800da0c:	eeb0 6a40 	vmov.f32	s12, s0
 800da10:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800da14:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800da18:	eeb0 7a46 	vmov.f32	s14, s12
 800da1c:	ee77 6a66 	vsub.f32	s13, s14, s13
 800da20:	ee20 6a06 	vmul.f32	s12, s0, s12
 800da24:	eee0 7a27 	vfma.f32	s15, s0, s15
 800da28:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800da2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800da30:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800da34:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800da38:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800da3c:	ee10 3a10 	vmov	r3, s0
 800da40:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800da44:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800da48:	da1a      	bge.n	800da80 <__ieee754_powf+0x538>
 800da4a:	f000 f98b 	bl	800dd64 <scalbnf>
 800da4e:	ee20 0a08 	vmul.f32	s0, s0, s16
 800da52:	e5cd      	b.n	800d5f0 <__ieee754_powf+0xa8>
 800da54:	4a1a      	ldr	r2, [pc, #104]	; (800dac0 <__ieee754_powf+0x578>)
 800da56:	4293      	cmp	r3, r2
 800da58:	dd02      	ble.n	800da60 <__ieee754_powf+0x518>
 800da5a:	eddf 7a1a 	vldr	s15, [pc, #104]	; 800dac4 <__ieee754_powf+0x57c>
 800da5e:	e67b      	b.n	800d758 <__ieee754_powf+0x210>
 800da60:	d108      	bne.n	800da74 <__ieee754_powf+0x52c>
 800da62:	ee37 7a67 	vsub.f32	s14, s14, s15
 800da66:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800da6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da6e:	f6ff af7b 	blt.w	800d968 <__ieee754_powf+0x420>
 800da72:	e7f2      	b.n	800da5a <__ieee754_powf+0x512>
 800da74:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800da78:	f73f af76 	bgt.w	800d968 <__ieee754_powf+0x420>
 800da7c:	2000      	movs	r0, #0
 800da7e:	e78f      	b.n	800d9a0 <__ieee754_powf+0x458>
 800da80:	ee00 3a10 	vmov	s0, r3
 800da84:	e7e3      	b.n	800da4e <__ieee754_powf+0x506>
 800da86:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800da8a:	e5b1      	b.n	800d5f0 <__ieee754_powf+0xa8>
 800da8c:	eeb0 0a68 	vmov.f32	s0, s17
 800da90:	e5ae      	b.n	800d5f0 <__ieee754_powf+0xa8>
 800da92:	eeb0 0a48 	vmov.f32	s0, s16
 800da96:	e5ab      	b.n	800d5f0 <__ieee754_powf+0xa8>
 800da98:	2600      	movs	r6, #0
 800da9a:	e590      	b.n	800d5be <__ieee754_powf+0x76>
 800da9c:	007fffff 	.word	0x007fffff
 800daa0:	3f317218 	.word	0x3f317218
 800daa4:	35bfbe8c 	.word	0x35bfbe8c
 800daa8:	3f317200 	.word	0x3f317200
 800daac:	3331bb4c 	.word	0x3331bb4c
 800dab0:	b5ddea0e 	.word	0xb5ddea0e
 800dab4:	388ab355 	.word	0x388ab355
 800dab8:	bb360b61 	.word	0xbb360b61
 800dabc:	3e2aaaab 	.word	0x3e2aaaab
 800dac0:	43160000 	.word	0x43160000
 800dac4:	0da24260 	.word	0x0da24260

0800dac8 <__ieee754_sqrtf>:
 800dac8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800dacc:	4770      	bx	lr
	...

0800dad0 <atanf>:
 800dad0:	b538      	push	{r3, r4, r5, lr}
 800dad2:	ee10 5a10 	vmov	r5, s0
 800dad6:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800dada:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800dade:	eef0 7a40 	vmov.f32	s15, s0
 800dae2:	db10      	blt.n	800db06 <atanf+0x36>
 800dae4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800dae8:	dd04      	ble.n	800daf4 <atanf+0x24>
 800daea:	ee70 7a00 	vadd.f32	s15, s0, s0
 800daee:	eeb0 0a67 	vmov.f32	s0, s15
 800daf2:	bd38      	pop	{r3, r4, r5, pc}
 800daf4:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800dc2c <atanf+0x15c>
 800daf8:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800dc30 <atanf+0x160>
 800dafc:	2d00      	cmp	r5, #0
 800dafe:	bfd8      	it	le
 800db00:	eef0 7a40 	vmovle.f32	s15, s0
 800db04:	e7f3      	b.n	800daee <atanf+0x1e>
 800db06:	4b4b      	ldr	r3, [pc, #300]	; (800dc34 <atanf+0x164>)
 800db08:	429c      	cmp	r4, r3
 800db0a:	dc10      	bgt.n	800db2e <atanf+0x5e>
 800db0c:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800db10:	da0a      	bge.n	800db28 <atanf+0x58>
 800db12:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800dc38 <atanf+0x168>
 800db16:	ee30 7a07 	vadd.f32	s14, s0, s14
 800db1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800db1e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800db22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db26:	dce2      	bgt.n	800daee <atanf+0x1e>
 800db28:	f04f 33ff 	mov.w	r3, #4294967295
 800db2c:	e013      	b.n	800db56 <atanf+0x86>
 800db2e:	f000 f8a3 	bl	800dc78 <fabsf>
 800db32:	4b42      	ldr	r3, [pc, #264]	; (800dc3c <atanf+0x16c>)
 800db34:	429c      	cmp	r4, r3
 800db36:	dc4f      	bgt.n	800dbd8 <atanf+0x108>
 800db38:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800db3c:	429c      	cmp	r4, r3
 800db3e:	dc41      	bgt.n	800dbc4 <atanf+0xf4>
 800db40:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800db44:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800db48:	eea0 7a27 	vfma.f32	s14, s0, s15
 800db4c:	2300      	movs	r3, #0
 800db4e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800db52:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800db56:	1c5a      	adds	r2, r3, #1
 800db58:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800db5c:	eddf 5a38 	vldr	s11, [pc, #224]	; 800dc40 <atanf+0x170>
 800db60:	ed9f 6a38 	vldr	s12, [pc, #224]	; 800dc44 <atanf+0x174>
 800db64:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800dc48 <atanf+0x178>
 800db68:	ed9f 0a38 	vldr	s0, [pc, #224]	; 800dc4c <atanf+0x17c>
 800db6c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800db70:	eea7 6a25 	vfma.f32	s12, s14, s11
 800db74:	eddf 5a36 	vldr	s11, [pc, #216]	; 800dc50 <atanf+0x180>
 800db78:	eee6 5a07 	vfma.f32	s11, s12, s14
 800db7c:	ed9f 6a35 	vldr	s12, [pc, #212]	; 800dc54 <atanf+0x184>
 800db80:	eea5 6a87 	vfma.f32	s12, s11, s14
 800db84:	eddf 5a34 	vldr	s11, [pc, #208]	; 800dc58 <atanf+0x188>
 800db88:	eee6 5a07 	vfma.f32	s11, s12, s14
 800db8c:	ed9f 6a33 	vldr	s12, [pc, #204]	; 800dc5c <atanf+0x18c>
 800db90:	eea5 6a87 	vfma.f32	s12, s11, s14
 800db94:	eddf 5a32 	vldr	s11, [pc, #200]	; 800dc60 <atanf+0x190>
 800db98:	eee7 5a05 	vfma.f32	s11, s14, s10
 800db9c:	ed9f 5a31 	vldr	s10, [pc, #196]	; 800dc64 <atanf+0x194>
 800dba0:	eea5 5a87 	vfma.f32	s10, s11, s14
 800dba4:	eddf 5a30 	vldr	s11, [pc, #192]	; 800dc68 <atanf+0x198>
 800dba8:	eee5 5a07 	vfma.f32	s11, s10, s14
 800dbac:	eea5 0a87 	vfma.f32	s0, s11, s14
 800dbb0:	ee20 0a07 	vmul.f32	s0, s0, s14
 800dbb4:	eea6 0a26 	vfma.f32	s0, s12, s13
 800dbb8:	ee27 0a80 	vmul.f32	s0, s15, s0
 800dbbc:	d121      	bne.n	800dc02 <atanf+0x132>
 800dbbe:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800dbc2:	e794      	b.n	800daee <atanf+0x1e>
 800dbc4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800dbc8:	ee30 7a67 	vsub.f32	s14, s0, s15
 800dbcc:	ee30 0a27 	vadd.f32	s0, s0, s15
 800dbd0:	2301      	movs	r3, #1
 800dbd2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800dbd6:	e7be      	b.n	800db56 <atanf+0x86>
 800dbd8:	4b24      	ldr	r3, [pc, #144]	; (800dc6c <atanf+0x19c>)
 800dbda:	429c      	cmp	r4, r3
 800dbdc:	dc0b      	bgt.n	800dbf6 <atanf+0x126>
 800dbde:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800dbe2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dbe6:	eea0 7a27 	vfma.f32	s14, s0, s15
 800dbea:	2302      	movs	r3, #2
 800dbec:	ee70 6a67 	vsub.f32	s13, s0, s15
 800dbf0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dbf4:	e7af      	b.n	800db56 <atanf+0x86>
 800dbf6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800dbfa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800dbfe:	2303      	movs	r3, #3
 800dc00:	e7a9      	b.n	800db56 <atanf+0x86>
 800dc02:	4a1b      	ldr	r2, [pc, #108]	; (800dc70 <atanf+0x1a0>)
 800dc04:	491b      	ldr	r1, [pc, #108]	; (800dc74 <atanf+0x1a4>)
 800dc06:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800dc0a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800dc0e:	ed93 7a00 	vldr	s14, [r3]
 800dc12:	ee30 0a47 	vsub.f32	s0, s0, s14
 800dc16:	2d00      	cmp	r5, #0
 800dc18:	ee70 7a67 	vsub.f32	s15, s0, s15
 800dc1c:	ed92 0a00 	vldr	s0, [r2]
 800dc20:	ee70 7a67 	vsub.f32	s15, s0, s15
 800dc24:	bfb8      	it	lt
 800dc26:	eef1 7a67 	vneglt.f32	s15, s15
 800dc2a:	e760      	b.n	800daee <atanf+0x1e>
 800dc2c:	3fc90fdb 	.word	0x3fc90fdb
 800dc30:	bfc90fdb 	.word	0xbfc90fdb
 800dc34:	3edfffff 	.word	0x3edfffff
 800dc38:	7149f2ca 	.word	0x7149f2ca
 800dc3c:	3f97ffff 	.word	0x3f97ffff
 800dc40:	3c8569d7 	.word	0x3c8569d7
 800dc44:	3d4bda59 	.word	0x3d4bda59
 800dc48:	bd15a221 	.word	0xbd15a221
 800dc4c:	be4ccccd 	.word	0xbe4ccccd
 800dc50:	3d886b35 	.word	0x3d886b35
 800dc54:	3dba2e6e 	.word	0x3dba2e6e
 800dc58:	3e124925 	.word	0x3e124925
 800dc5c:	3eaaaaab 	.word	0x3eaaaaab
 800dc60:	bd6ef16b 	.word	0xbd6ef16b
 800dc64:	bd9d8795 	.word	0xbd9d8795
 800dc68:	bde38e38 	.word	0xbde38e38
 800dc6c:	401bffff 	.word	0x401bffff
 800dc70:	0800e5a4 	.word	0x0800e5a4
 800dc74:	0800e5b4 	.word	0x0800e5b4

0800dc78 <fabsf>:
 800dc78:	ee10 3a10 	vmov	r3, s0
 800dc7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dc80:	ee00 3a10 	vmov	s0, r3
 800dc84:	4770      	bx	lr

0800dc86 <finitef>:
 800dc86:	b082      	sub	sp, #8
 800dc88:	ed8d 0a01 	vstr	s0, [sp, #4]
 800dc8c:	9801      	ldr	r0, [sp, #4]
 800dc8e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800dc92:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800dc96:	bfac      	ite	ge
 800dc98:	2000      	movge	r0, #0
 800dc9a:	2001      	movlt	r0, #1
 800dc9c:	b002      	add	sp, #8
 800dc9e:	4770      	bx	lr

0800dca0 <nanf>:
 800dca0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800dca8 <nanf+0x8>
 800dca4:	4770      	bx	lr
 800dca6:	bf00      	nop
 800dca8:	7fc00000 	.word	0x7fc00000

0800dcac <rintf>:
 800dcac:	ee10 2a10 	vmov	r2, s0
 800dcb0:	b513      	push	{r0, r1, r4, lr}
 800dcb2:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800dcb6:	397f      	subs	r1, #127	; 0x7f
 800dcb8:	2916      	cmp	r1, #22
 800dcba:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800dcbe:	dc47      	bgt.n	800dd50 <rintf+0xa4>
 800dcc0:	b32b      	cbz	r3, 800dd0e <rintf+0x62>
 800dcc2:	2900      	cmp	r1, #0
 800dcc4:	ee10 3a10 	vmov	r3, s0
 800dcc8:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 800dccc:	da21      	bge.n	800dd12 <rintf+0x66>
 800dcce:	f3c2 0316 	ubfx	r3, r2, #0, #23
 800dcd2:	425b      	negs	r3, r3
 800dcd4:	4921      	ldr	r1, [pc, #132]	; (800dd5c <rintf+0xb0>)
 800dcd6:	0a5b      	lsrs	r3, r3, #9
 800dcd8:	0d12      	lsrs	r2, r2, #20
 800dcda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dcde:	0512      	lsls	r2, r2, #20
 800dce0:	4313      	orrs	r3, r2
 800dce2:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800dce6:	ee07 3a90 	vmov	s15, r3
 800dcea:	edd1 6a00 	vldr	s13, [r1]
 800dcee:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800dcf2:	ed8d 7a01 	vstr	s14, [sp, #4]
 800dcf6:	eddd 7a01 	vldr	s15, [sp, #4]
 800dcfa:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800dcfe:	ee17 3a90 	vmov	r3, s15
 800dd02:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dd06:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800dd0a:	ee00 3a10 	vmov	s0, r3
 800dd0e:	b002      	add	sp, #8
 800dd10:	bd10      	pop	{r4, pc}
 800dd12:	4a13      	ldr	r2, [pc, #76]	; (800dd60 <rintf+0xb4>)
 800dd14:	410a      	asrs	r2, r1
 800dd16:	4213      	tst	r3, r2
 800dd18:	d0f9      	beq.n	800dd0e <rintf+0x62>
 800dd1a:	0854      	lsrs	r4, r2, #1
 800dd1c:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 800dd20:	d006      	beq.n	800dd30 <rintf+0x84>
 800dd22:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800dd26:	ea23 0304 	bic.w	r3, r3, r4
 800dd2a:	fa42 f101 	asr.w	r1, r2, r1
 800dd2e:	430b      	orrs	r3, r1
 800dd30:	4a0a      	ldr	r2, [pc, #40]	; (800dd5c <rintf+0xb0>)
 800dd32:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 800dd36:	ed90 7a00 	vldr	s14, [r0]
 800dd3a:	ee07 3a90 	vmov	s15, r3
 800dd3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dd42:	edcd 7a01 	vstr	s15, [sp, #4]
 800dd46:	ed9d 0a01 	vldr	s0, [sp, #4]
 800dd4a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800dd4e:	e7de      	b.n	800dd0e <rintf+0x62>
 800dd50:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800dd54:	d3db      	bcc.n	800dd0e <rintf+0x62>
 800dd56:	ee30 0a00 	vadd.f32	s0, s0, s0
 800dd5a:	e7d8      	b.n	800dd0e <rintf+0x62>
 800dd5c:	0800e5c4 	.word	0x0800e5c4
 800dd60:	007fffff 	.word	0x007fffff

0800dd64 <scalbnf>:
 800dd64:	ee10 3a10 	vmov	r3, s0
 800dd68:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800dd6c:	d025      	beq.n	800ddba <scalbnf+0x56>
 800dd6e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800dd72:	d302      	bcc.n	800dd7a <scalbnf+0x16>
 800dd74:	ee30 0a00 	vadd.f32	s0, s0, s0
 800dd78:	4770      	bx	lr
 800dd7a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800dd7e:	d122      	bne.n	800ddc6 <scalbnf+0x62>
 800dd80:	4b2a      	ldr	r3, [pc, #168]	; (800de2c <scalbnf+0xc8>)
 800dd82:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800de30 <scalbnf+0xcc>
 800dd86:	4298      	cmp	r0, r3
 800dd88:	ee20 0a27 	vmul.f32	s0, s0, s15
 800dd8c:	db16      	blt.n	800ddbc <scalbnf+0x58>
 800dd8e:	ee10 3a10 	vmov	r3, s0
 800dd92:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800dd96:	3a19      	subs	r2, #25
 800dd98:	4402      	add	r2, r0
 800dd9a:	2afe      	cmp	r2, #254	; 0xfe
 800dd9c:	dd15      	ble.n	800ddca <scalbnf+0x66>
 800dd9e:	ee10 3a10 	vmov	r3, s0
 800dda2:	eddf 7a24 	vldr	s15, [pc, #144]	; 800de34 <scalbnf+0xd0>
 800dda6:	eddf 6a24 	vldr	s13, [pc, #144]	; 800de38 <scalbnf+0xd4>
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	eeb0 7a67 	vmov.f32	s14, s15
 800ddb0:	bfb8      	it	lt
 800ddb2:	eef0 7a66 	vmovlt.f32	s15, s13
 800ddb6:	ee27 0a27 	vmul.f32	s0, s14, s15
 800ddba:	4770      	bx	lr
 800ddbc:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800de3c <scalbnf+0xd8>
 800ddc0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ddc4:	4770      	bx	lr
 800ddc6:	0dd2      	lsrs	r2, r2, #23
 800ddc8:	e7e6      	b.n	800dd98 <scalbnf+0x34>
 800ddca:	2a00      	cmp	r2, #0
 800ddcc:	dd06      	ble.n	800dddc <scalbnf+0x78>
 800ddce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ddd2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800ddd6:	ee00 3a10 	vmov	s0, r3
 800ddda:	4770      	bx	lr
 800dddc:	f112 0f16 	cmn.w	r2, #22
 800dde0:	da1a      	bge.n	800de18 <scalbnf+0xb4>
 800dde2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800dde6:	4298      	cmp	r0, r3
 800dde8:	ee10 3a10 	vmov	r3, s0
 800ddec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ddf0:	dd0a      	ble.n	800de08 <scalbnf+0xa4>
 800ddf2:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800de34 <scalbnf+0xd0>
 800ddf6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800de38 <scalbnf+0xd4>
 800ddfa:	eef0 7a40 	vmov.f32	s15, s0
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	bf18      	it	ne
 800de02:	eeb0 0a47 	vmovne.f32	s0, s14
 800de06:	e7db      	b.n	800ddc0 <scalbnf+0x5c>
 800de08:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800de3c <scalbnf+0xd8>
 800de0c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800de40 <scalbnf+0xdc>
 800de10:	eef0 7a40 	vmov.f32	s15, s0
 800de14:	2b00      	cmp	r3, #0
 800de16:	e7f3      	b.n	800de00 <scalbnf+0x9c>
 800de18:	3219      	adds	r2, #25
 800de1a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800de1e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800de22:	eddf 7a08 	vldr	s15, [pc, #32]	; 800de44 <scalbnf+0xe0>
 800de26:	ee07 3a10 	vmov	s14, r3
 800de2a:	e7c4      	b.n	800ddb6 <scalbnf+0x52>
 800de2c:	ffff3cb0 	.word	0xffff3cb0
 800de30:	4c000000 	.word	0x4c000000
 800de34:	7149f2ca 	.word	0x7149f2ca
 800de38:	f149f2ca 	.word	0xf149f2ca
 800de3c:	0da24260 	.word	0x0da24260
 800de40:	8da24260 	.word	0x8da24260
 800de44:	33000000 	.word	0x33000000

0800de48 <_init>:
 800de48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de4a:	bf00      	nop
 800de4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de4e:	bc08      	pop	{r3}
 800de50:	469e      	mov	lr, r3
 800de52:	4770      	bx	lr

0800de54 <_fini>:
 800de54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de56:	bf00      	nop
 800de58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de5a:	bc08      	pop	{r3}
 800de5c:	469e      	mov	lr, r3
 800de5e:	4770      	bx	lr
