
BluePill_generic_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac18  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001384  0800ad28  0800ad28  0000bd28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0ac  0800c0ac  0000e1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c0ac  0800c0ac  0000d0ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c0b4  0800c0b4  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800c0b4  0800c0b4  0000d0b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800c0bc  0800c0bc  0000d0bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800c0c4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  200001d4  0800c298  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004b4  0800c298  0000e4b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022961  00000000  00000000  0000e1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006bc5  00000000  00000000  00030b5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001550  00000000  00000000  00037728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001029  00000000  00000000  00038c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021048  00000000  00000000  00039ca1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002232f  00000000  00000000  0005ace9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009bfe3  00000000  00000000  0007d018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00118ffb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006804  00000000  00000000  00119040  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0011f844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ad10 	.word	0x0800ad10

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800ad10 	.word	0x0800ad10

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpun>:
 8001030:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001034:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001038:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800103c:	d102      	bne.n	8001044 <__aeabi_fcmpun+0x14>
 800103e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001042:	d108      	bne.n	8001056 <__aeabi_fcmpun+0x26>
 8001044:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001048:	d102      	bne.n	8001050 <__aeabi_fcmpun+0x20>
 800104a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104e:	d102      	bne.n	8001056 <__aeabi_fcmpun+0x26>
 8001050:	f04f 0000 	mov.w	r0, #0
 8001054:	4770      	bx	lr
 8001056:	f04f 0001 	mov.w	r0, #1
 800105a:	4770      	bx	lr

0800105c <__aeabi_f2iz>:
 800105c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001060:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001064:	d30f      	bcc.n	8001086 <__aeabi_f2iz+0x2a>
 8001066:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800106a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800106e:	d90d      	bls.n	800108c <__aeabi_f2iz+0x30>
 8001070:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001074:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001078:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800107c:	fa23 f002 	lsr.w	r0, r3, r2
 8001080:	bf18      	it	ne
 8001082:	4240      	negne	r0, r0
 8001084:	4770      	bx	lr
 8001086:	f04f 0000 	mov.w	r0, #0
 800108a:	4770      	bx	lr
 800108c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001090:	d101      	bne.n	8001096 <__aeabi_f2iz+0x3a>
 8001092:	0242      	lsls	r2, r0, #9
 8001094:	d105      	bne.n	80010a2 <__aeabi_f2iz+0x46>
 8001096:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800109a:	bf08      	it	eq
 800109c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80010a0:	4770      	bx	lr
 80010a2:	f04f 0000 	mov.w	r0, #0
 80010a6:	4770      	bx	lr

080010a8 <__aeabi_f2uiz>:
 80010a8:	0042      	lsls	r2, r0, #1
 80010aa:	d20e      	bcs.n	80010ca <__aeabi_f2uiz+0x22>
 80010ac:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010b0:	d30b      	bcc.n	80010ca <__aeabi_f2uiz+0x22>
 80010b2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010b6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ba:	d409      	bmi.n	80010d0 <__aeabi_f2uiz+0x28>
 80010bc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010c0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010c4:	fa23 f002 	lsr.w	r0, r3, r2
 80010c8:	4770      	bx	lr
 80010ca:	f04f 0000 	mov.w	r0, #0
 80010ce:	4770      	bx	lr
 80010d0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010d4:	d101      	bne.n	80010da <__aeabi_f2uiz+0x32>
 80010d6:	0242      	lsls	r2, r0, #9
 80010d8:	d102      	bne.n	80010e0 <__aeabi_f2uiz+0x38>
 80010da:	f04f 30ff 	mov.w	r0, #4294967295
 80010de:	4770      	bx	lr
 80010e0:	f04f 0000 	mov.w	r0, #0
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop

080010e8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010ee:	1d3b      	adds	r3, r7, #4
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010f8:	4b58      	ldr	r3, [pc, #352]	@ (800125c <MX_ADC1_Init+0x174>)
 80010fa:	4a59      	ldr	r2, [pc, #356]	@ (8001260 <MX_ADC1_Init+0x178>)
 80010fc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80010fe:	4b57      	ldr	r3, [pc, #348]	@ (800125c <MX_ADC1_Init+0x174>)
 8001100:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001104:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001106:	4b55      	ldr	r3, [pc, #340]	@ (800125c <MX_ADC1_Init+0x174>)
 8001108:	2201      	movs	r2, #1
 800110a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800110c:	4b53      	ldr	r3, [pc, #332]	@ (800125c <MX_ADC1_Init+0x174>)
 800110e:	2200      	movs	r2, #0
 8001110:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001112:	4b52      	ldr	r3, [pc, #328]	@ (800125c <MX_ADC1_Init+0x174>)
 8001114:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001118:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800111a:	4b50      	ldr	r3, [pc, #320]	@ (800125c <MX_ADC1_Init+0x174>)
 800111c:	2200      	movs	r2, #0
 800111e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 10;
 8001120:	4b4e      	ldr	r3, [pc, #312]	@ (800125c <MX_ADC1_Init+0x174>)
 8001122:	220a      	movs	r2, #10
 8001124:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001126:	484d      	ldr	r0, [pc, #308]	@ (800125c <MX_ADC1_Init+0x174>)
 8001128:	f000 fce8 	bl	8001afc <HAL_ADC_Init>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001132:	f000 fa3e 	bl	80015b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800113a:	2301      	movs	r3, #1
 800113c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001142:	1d3b      	adds	r3, r7, #4
 8001144:	4619      	mov	r1, r3
 8001146:	4845      	ldr	r0, [pc, #276]	@ (800125c <MX_ADC1_Init+0x174>)
 8001148:	f000 fea0 	bl	8001e8c <HAL_ADC_ConfigChannel>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001152:	f000 fa2e 	bl	80015b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001156:	2301      	movs	r3, #1
 8001158:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800115a:	2302      	movs	r3, #2
 800115c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	4619      	mov	r1, r3
 8001162:	483e      	ldr	r0, [pc, #248]	@ (800125c <MX_ADC1_Init+0x174>)
 8001164:	f000 fe92 	bl	8001e8c <HAL_ADC_ConfigChannel>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800116e:	f000 fa20 	bl	80015b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001172:	2302      	movs	r3, #2
 8001174:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001176:	2303      	movs	r3, #3
 8001178:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800117a:	1d3b      	adds	r3, r7, #4
 800117c:	4619      	mov	r1, r3
 800117e:	4837      	ldr	r0, [pc, #220]	@ (800125c <MX_ADC1_Init+0x174>)
 8001180:	f000 fe84 	bl	8001e8c <HAL_ADC_ConfigChannel>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800118a:	f000 fa12 	bl	80015b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800118e:	2303      	movs	r3, #3
 8001190:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001192:	2304      	movs	r3, #4
 8001194:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001196:	1d3b      	adds	r3, r7, #4
 8001198:	4619      	mov	r1, r3
 800119a:	4830      	ldr	r0, [pc, #192]	@ (800125c <MX_ADC1_Init+0x174>)
 800119c:	f000 fe76 	bl	8001e8c <HAL_ADC_ConfigChannel>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80011a6:	f000 fa04 	bl	80015b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80011aa:	2304      	movs	r3, #4
 80011ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80011ae:	2305      	movs	r3, #5
 80011b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	4619      	mov	r1, r3
 80011b6:	4829      	ldr	r0, [pc, #164]	@ (800125c <MX_ADC1_Init+0x174>)
 80011b8:	f000 fe68 	bl	8001e8c <HAL_ADC_ConfigChannel>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80011c2:	f000 f9f6 	bl	80015b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80011c6:	2305      	movs	r3, #5
 80011c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80011ca:	2306      	movs	r3, #6
 80011cc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ce:	1d3b      	adds	r3, r7, #4
 80011d0:	4619      	mov	r1, r3
 80011d2:	4822      	ldr	r0, [pc, #136]	@ (800125c <MX_ADC1_Init+0x174>)
 80011d4:	f000 fe5a 	bl	8001e8c <HAL_ADC_ConfigChannel>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80011de:	f000 f9e8 	bl	80015b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80011e2:	2306      	movs	r3, #6
 80011e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80011e6:	2307      	movs	r3, #7
 80011e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	4619      	mov	r1, r3
 80011ee:	481b      	ldr	r0, [pc, #108]	@ (800125c <MX_ADC1_Init+0x174>)
 80011f0:	f000 fe4c 	bl	8001e8c <HAL_ADC_ConfigChannel>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 80011fa:	f000 f9da 	bl	80015b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80011fe:	2307      	movs	r3, #7
 8001200:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8001202:	2308      	movs	r3, #8
 8001204:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001206:	1d3b      	adds	r3, r7, #4
 8001208:	4619      	mov	r1, r3
 800120a:	4814      	ldr	r0, [pc, #80]	@ (800125c <MX_ADC1_Init+0x174>)
 800120c:	f000 fe3e 	bl	8001e8c <HAL_ADC_ConfigChannel>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 8001216:	f000 f9cc 	bl	80015b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800121a:	2308      	movs	r3, #8
 800121c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 800121e:	2309      	movs	r3, #9
 8001220:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001222:	1d3b      	adds	r3, r7, #4
 8001224:	4619      	mov	r1, r3
 8001226:	480d      	ldr	r0, [pc, #52]	@ (800125c <MX_ADC1_Init+0x174>)
 8001228:	f000 fe30 	bl	8001e8c <HAL_ADC_ConfigChannel>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_ADC1_Init+0x14e>
  {
    Error_Handler();
 8001232:	f000 f9be 	bl	80015b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001236:	2309      	movs	r3, #9
 8001238:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 800123a:	230a      	movs	r3, #10
 800123c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800123e:	1d3b      	adds	r3, r7, #4
 8001240:	4619      	mov	r1, r3
 8001242:	4806      	ldr	r0, [pc, #24]	@ (800125c <MX_ADC1_Init+0x174>)
 8001244:	f000 fe22 	bl	8001e8c <HAL_ADC_ConfigChannel>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 800124e:	f000 f9b0 	bl	80015b2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001252:	bf00      	nop
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200001f0 	.word	0x200001f0
 8001260:	40012400 	.word	0x40012400

08001264 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b08a      	sub	sp, #40	@ 0x28
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126c:	f107 0318 	add.w	r3, r7, #24
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a33      	ldr	r2, [pc, #204]	@ (800134c <HAL_ADC_MspInit+0xe8>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d15f      	bne.n	8001344 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001284:	4b32      	ldr	r3, [pc, #200]	@ (8001350 <HAL_ADC_MspInit+0xec>)
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	4a31      	ldr	r2, [pc, #196]	@ (8001350 <HAL_ADC_MspInit+0xec>)
 800128a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800128e:	6193      	str	r3, [r2, #24]
 8001290:	4b2f      	ldr	r3, [pc, #188]	@ (8001350 <HAL_ADC_MspInit+0xec>)
 8001292:	699b      	ldr	r3, [r3, #24]
 8001294:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001298:	617b      	str	r3, [r7, #20]
 800129a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800129c:	4b2c      	ldr	r3, [pc, #176]	@ (8001350 <HAL_ADC_MspInit+0xec>)
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	4a2b      	ldr	r2, [pc, #172]	@ (8001350 <HAL_ADC_MspInit+0xec>)
 80012a2:	f043 0304 	orr.w	r3, r3, #4
 80012a6:	6193      	str	r3, [r2, #24]
 80012a8:	4b29      	ldr	r3, [pc, #164]	@ (8001350 <HAL_ADC_MspInit+0xec>)
 80012aa:	699b      	ldr	r3, [r3, #24]
 80012ac:	f003 0304 	and.w	r3, r3, #4
 80012b0:	613b      	str	r3, [r7, #16]
 80012b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b4:	4b26      	ldr	r3, [pc, #152]	@ (8001350 <HAL_ADC_MspInit+0xec>)
 80012b6:	699b      	ldr	r3, [r3, #24]
 80012b8:	4a25      	ldr	r2, [pc, #148]	@ (8001350 <HAL_ADC_MspInit+0xec>)
 80012ba:	f043 0308 	orr.w	r3, r3, #8
 80012be:	6193      	str	r3, [r2, #24]
 80012c0:	4b23      	ldr	r3, [pc, #140]	@ (8001350 <HAL_ADC_MspInit+0xec>)
 80012c2:	699b      	ldr	r3, [r3, #24]
 80012c4:	f003 0308 	and.w	r3, r3, #8
 80012c8:	60fb      	str	r3, [r7, #12]
 80012ca:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80012cc:	23ff      	movs	r3, #255	@ 0xff
 80012ce:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012d0:	2303      	movs	r3, #3
 80012d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d4:	f107 0318 	add.w	r3, r7, #24
 80012d8:	4619      	mov	r1, r3
 80012da:	481e      	ldr	r0, [pc, #120]	@ (8001354 <HAL_ADC_MspInit+0xf0>)
 80012dc:	f001 fb8a 	bl	80029f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012e0:	2303      	movs	r3, #3
 80012e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012e4:	2303      	movs	r3, #3
 80012e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e8:	f107 0318 	add.w	r3, r7, #24
 80012ec:	4619      	mov	r1, r3
 80012ee:	481a      	ldr	r0, [pc, #104]	@ (8001358 <HAL_ADC_MspInit+0xf4>)
 80012f0:	f001 fb80 	bl	80029f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80012f4:	4b19      	ldr	r3, [pc, #100]	@ (800135c <HAL_ADC_MspInit+0xf8>)
 80012f6:	4a1a      	ldr	r2, [pc, #104]	@ (8001360 <HAL_ADC_MspInit+0xfc>)
 80012f8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012fa:	4b18      	ldr	r3, [pc, #96]	@ (800135c <HAL_ADC_MspInit+0xf8>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001300:	4b16      	ldr	r3, [pc, #88]	@ (800135c <HAL_ADC_MspInit+0xf8>)
 8001302:	2200      	movs	r2, #0
 8001304:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001306:	4b15      	ldr	r3, [pc, #84]	@ (800135c <HAL_ADC_MspInit+0xf8>)
 8001308:	2280      	movs	r2, #128	@ 0x80
 800130a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800130c:	4b13      	ldr	r3, [pc, #76]	@ (800135c <HAL_ADC_MspInit+0xf8>)
 800130e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001312:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001314:	4b11      	ldr	r3, [pc, #68]	@ (800135c <HAL_ADC_MspInit+0xf8>)
 8001316:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800131a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800131c:	4b0f      	ldr	r3, [pc, #60]	@ (800135c <HAL_ADC_MspInit+0xf8>)
 800131e:	2220      	movs	r2, #32
 8001320:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001322:	4b0e      	ldr	r3, [pc, #56]	@ (800135c <HAL_ADC_MspInit+0xf8>)
 8001324:	2200      	movs	r2, #0
 8001326:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001328:	480c      	ldr	r0, [pc, #48]	@ (800135c <HAL_ADC_MspInit+0xf8>)
 800132a:	f001 f8b7 	bl	800249c <HAL_DMA_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8001334:	f000 f93d 	bl	80015b2 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4a08      	ldr	r2, [pc, #32]	@ (800135c <HAL_ADC_MspInit+0xf8>)
 800133c:	621a      	str	r2, [r3, #32]
 800133e:	4a07      	ldr	r2, [pc, #28]	@ (800135c <HAL_ADC_MspInit+0xf8>)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001344:	bf00      	nop
 8001346:	3728      	adds	r7, #40	@ 0x28
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40012400 	.word	0x40012400
 8001350:	40021000 	.word	0x40021000
 8001354:	40010800 	.word	0x40010800
 8001358:	40010c00 	.word	0x40010c00
 800135c:	20000220 	.word	0x20000220
 8001360:	40020008 	.word	0x40020008

08001364 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800136a:	4b14      	ldr	r3, [pc, #80]	@ (80013bc <MX_DMA_Init+0x58>)
 800136c:	695b      	ldr	r3, [r3, #20]
 800136e:	4a13      	ldr	r2, [pc, #76]	@ (80013bc <MX_DMA_Init+0x58>)
 8001370:	f043 0301 	orr.w	r3, r3, #1
 8001374:	6153      	str	r3, [r2, #20]
 8001376:	4b11      	ldr	r3, [pc, #68]	@ (80013bc <MX_DMA_Init+0x58>)
 8001378:	695b      	ldr	r3, [r3, #20]
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001382:	2200      	movs	r2, #0
 8001384:	2100      	movs	r1, #0
 8001386:	200b      	movs	r0, #11
 8001388:	f001 f851 	bl	800242e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800138c:	200b      	movs	r0, #11
 800138e:	f001 f86a 	bl	8002466 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001392:	2200      	movs	r2, #0
 8001394:	2100      	movs	r1, #0
 8001396:	200e      	movs	r0, #14
 8001398:	f001 f849 	bl	800242e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800139c:	200e      	movs	r0, #14
 800139e:	f001 f862 	bl	8002466 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80013a2:	2200      	movs	r2, #0
 80013a4:	2100      	movs	r1, #0
 80013a6:	200f      	movs	r0, #15
 80013a8:	f001 f841 	bl	800242e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80013ac:	200f      	movs	r0, #15
 80013ae:	f001 f85a 	bl	8002466 <HAL_NVIC_EnableIRQ>

}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40021000 	.word	0x40021000

080013c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b088      	sub	sp, #32
 80013c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c6:	f107 0310 	add.w	r3, r7, #16
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]
 80013d2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013d4:	4b3b      	ldr	r3, [pc, #236]	@ (80014c4 <MX_GPIO_Init+0x104>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	4a3a      	ldr	r2, [pc, #232]	@ (80014c4 <MX_GPIO_Init+0x104>)
 80013da:	f043 0310 	orr.w	r3, r3, #16
 80013de:	6193      	str	r3, [r2, #24]
 80013e0:	4b38      	ldr	r3, [pc, #224]	@ (80014c4 <MX_GPIO_Init+0x104>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	f003 0310 	and.w	r3, r3, #16
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ec:	4b35      	ldr	r3, [pc, #212]	@ (80014c4 <MX_GPIO_Init+0x104>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	4a34      	ldr	r2, [pc, #208]	@ (80014c4 <MX_GPIO_Init+0x104>)
 80013f2:	f043 0320 	orr.w	r3, r3, #32
 80013f6:	6193      	str	r3, [r2, #24]
 80013f8:	4b32      	ldr	r3, [pc, #200]	@ (80014c4 <MX_GPIO_Init+0x104>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	f003 0320 	and.w	r3, r3, #32
 8001400:	60bb      	str	r3, [r7, #8]
 8001402:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001404:	4b2f      	ldr	r3, [pc, #188]	@ (80014c4 <MX_GPIO_Init+0x104>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	4a2e      	ldr	r2, [pc, #184]	@ (80014c4 <MX_GPIO_Init+0x104>)
 800140a:	f043 0304 	orr.w	r3, r3, #4
 800140e:	6193      	str	r3, [r2, #24]
 8001410:	4b2c      	ldr	r3, [pc, #176]	@ (80014c4 <MX_GPIO_Init+0x104>)
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	f003 0304 	and.w	r3, r3, #4
 8001418:	607b      	str	r3, [r7, #4]
 800141a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800141c:	4b29      	ldr	r3, [pc, #164]	@ (80014c4 <MX_GPIO_Init+0x104>)
 800141e:	699b      	ldr	r3, [r3, #24]
 8001420:	4a28      	ldr	r2, [pc, #160]	@ (80014c4 <MX_GPIO_Init+0x104>)
 8001422:	f043 0308 	orr.w	r3, r3, #8
 8001426:	6193      	str	r3, [r2, #24]
 8001428:	4b26      	ldr	r3, [pc, #152]	@ (80014c4 <MX_GPIO_Init+0x104>)
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	f003 0308 	and.w	r3, r3, #8
 8001430:	603b      	str	r3, [r7, #0]
 8001432:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001434:	2200      	movs	r2, #0
 8001436:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800143a:	4823      	ldr	r0, [pc, #140]	@ (80014c8 <MX_GPIO_Init+0x108>)
 800143c:	f001 fc75 	bl	8002d2a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O_DIAG_EN_Pin|O_LATCH_Pin|O_EN_Pin, GPIO_PIN_RESET);
 8001440:	2200      	movs	r2, #0
 8001442:	f44f 4130 	mov.w	r1, #45056	@ 0xb000
 8001446:	4821      	ldr	r0, [pc, #132]	@ (80014cc <MX_GPIO_Init+0x10c>)
 8001448:	f001 fc6f 	bl	8002d2a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 800144c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001450:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001452:	2301      	movs	r3, #1
 8001454:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145a:	2302      	movs	r3, #2
 800145c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800145e:	f107 0310 	add.w	r3, r7, #16
 8001462:	4619      	mov	r1, r3
 8001464:	4818      	ldr	r0, [pc, #96]	@ (80014c8 <MX_GPIO_Init+0x108>)
 8001466:	f001 fac5 	bl	80029f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ggggggg_Pin|hhhhhhhh_Pin;
 800146a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800146e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001470:	4b17      	ldr	r3, [pc, #92]	@ (80014d0 <MX_GPIO_Init+0x110>)
 8001472:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001474:	2300      	movs	r3, #0
 8001476:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001478:	f107 0310 	add.w	r3, r7, #16
 800147c:	4619      	mov	r1, r3
 800147e:	4813      	ldr	r0, [pc, #76]	@ (80014cc <MX_GPIO_Init+0x10c>)
 8001480:	f001 fab8 	bl	80029f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = O_DIAG_EN_Pin|O_LATCH_Pin|O_EN_Pin;
 8001484:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001488:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800148a:	2301      	movs	r3, #1
 800148c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001492:	2302      	movs	r3, #2
 8001494:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001496:	f107 0310 	add.w	r3, r7, #16
 800149a:	4619      	mov	r1, r3
 800149c:	480b      	ldr	r0, [pc, #44]	@ (80014cc <MX_GPIO_Init+0x10c>)
 800149e:	f001 faa9 	bl	80029f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I_FAULT_Pin;
 80014a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80014a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014a8:	2300      	movs	r3, #0
 80014aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(I_FAULT_GPIO_Port, &GPIO_InitStruct);
 80014b0:	f107 0310 	add.w	r3, r7, #16
 80014b4:	4619      	mov	r1, r3
 80014b6:	4805      	ldr	r0, [pc, #20]	@ (80014cc <MX_GPIO_Init+0x10c>)
 80014b8:	f001 fa9c 	bl	80029f4 <HAL_GPIO_Init>

}
 80014bc:	bf00      	nop
 80014be:	3720      	adds	r7, #32
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40021000 	.word	0x40021000
 80014c8:	40011000 	.word	0x40011000
 80014cc:	40010c00 	.word	0x40010c00
 80014d0:	10110000 	.word	0x10110000

080014d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014d8:	f000 faae 	bl	8001a38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014dc:	f000 f80c 	bl	80014f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014e0:	f7ff ff6e 	bl	80013c0 <MX_GPIO_Init>
  MX_DMA_Init();
 80014e4:	f7ff ff3e 	bl	8001364 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80014e8:	f000 f9ac 	bl	8001844 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80014ec:	f7ff fdfc 	bl	80010e8 <MX_ADC1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  app_main();
 80014f0:	f003 fcd2 	bl	8004e98 <app_main>
  while (1)
 80014f4:	bf00      	nop
 80014f6:	e7fd      	b.n	80014f4 <main+0x20>

080014f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b094      	sub	sp, #80	@ 0x50
 80014fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014fe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001502:	2228      	movs	r2, #40	@ 0x28
 8001504:	2100      	movs	r1, #0
 8001506:	4618      	mov	r0, r3
 8001508:	f008 f856 	bl	80095b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800150c:	f107 0314 	add.w	r3, r7, #20
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	605a      	str	r2, [r3, #4]
 8001516:	609a      	str	r2, [r3, #8]
 8001518:	60da      	str	r2, [r3, #12]
 800151a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800151c:	1d3b      	adds	r3, r7, #4
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]
 8001522:	605a      	str	r2, [r3, #4]
 8001524:	609a      	str	r2, [r3, #8]
 8001526:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001528:	2301      	movs	r3, #1
 800152a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800152c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001530:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001532:	2300      	movs	r3, #0
 8001534:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001536:	2301      	movs	r3, #1
 8001538:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800153a:	2302      	movs	r3, #2
 800153c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800153e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001542:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001544:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001548:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800154a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800154e:	4618      	mov	r0, r3
 8001550:	f001 fc1c 	bl	8002d8c <HAL_RCC_OscConfig>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800155a:	f000 f82a 	bl	80015b2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800155e:	230f      	movs	r3, #15
 8001560:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001562:	2302      	movs	r3, #2
 8001564:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001566:	2300      	movs	r3, #0
 8001568:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800156a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800156e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001570:	2300      	movs	r3, #0
 8001572:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001574:	f107 0314 	add.w	r3, r7, #20
 8001578:	2102      	movs	r1, #2
 800157a:	4618      	mov	r0, r3
 800157c:	f001 fe88 	bl	8003290 <HAL_RCC_ClockConfig>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001586:	f000 f814 	bl	80015b2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800158a:	2302      	movs	r3, #2
 800158c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800158e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001592:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001594:	1d3b      	adds	r3, r7, #4
 8001596:	4618      	mov	r0, r3
 8001598:	f002 f82e 	bl	80035f8 <HAL_RCCEx_PeriphCLKConfig>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80015a2:	f000 f806 	bl	80015b2 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80015a6:	f001 ff5d 	bl	8003464 <HAL_RCC_EnableCSS>
}
 80015aa:	bf00      	nop
 80015ac:	3750      	adds	r7, #80	@ 0x50
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015b2:	b480      	push	{r7}
 80015b4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015b6:	b672      	cpsid	i
}
 80015b8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015ba:	bf00      	nop
 80015bc:	e7fd      	b.n	80015ba <Error_Handler+0x8>
	...

080015c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015c6:	4b15      	ldr	r3, [pc, #84]	@ (800161c <HAL_MspInit+0x5c>)
 80015c8:	699b      	ldr	r3, [r3, #24]
 80015ca:	4a14      	ldr	r2, [pc, #80]	@ (800161c <HAL_MspInit+0x5c>)
 80015cc:	f043 0301 	orr.w	r3, r3, #1
 80015d0:	6193      	str	r3, [r2, #24]
 80015d2:	4b12      	ldr	r3, [pc, #72]	@ (800161c <HAL_MspInit+0x5c>)
 80015d4:	699b      	ldr	r3, [r3, #24]
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	60bb      	str	r3, [r7, #8]
 80015dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015de:	4b0f      	ldr	r3, [pc, #60]	@ (800161c <HAL_MspInit+0x5c>)
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	4a0e      	ldr	r2, [pc, #56]	@ (800161c <HAL_MspInit+0x5c>)
 80015e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015e8:	61d3      	str	r3, [r2, #28]
 80015ea:	4b0c      	ldr	r3, [pc, #48]	@ (800161c <HAL_MspInit+0x5c>)
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001620 <HAL_MspInit+0x60>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	4a04      	ldr	r2, [pc, #16]	@ (8001620 <HAL_MspInit+0x60>)
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001612:	bf00      	nop
 8001614:	3714      	adds	r7, #20
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr
 800161c:	40021000 	.word	0x40021000
 8001620:	40010000 	.word	0x40010000

08001624 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001628:	f001 ffae 	bl	8003588 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800162c:	bf00      	nop
 800162e:	e7fd      	b.n	800162c <NMI_Handler+0x8>

08001630 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001634:	bf00      	nop
 8001636:	e7fd      	b.n	8001634 <HardFault_Handler+0x4>

08001638 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800163c:	bf00      	nop
 800163e:	e7fd      	b.n	800163c <MemManage_Handler+0x4>

08001640 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001644:	bf00      	nop
 8001646:	e7fd      	b.n	8001644 <BusFault_Handler+0x4>

08001648 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800164c:	bf00      	nop
 800164e:	e7fd      	b.n	800164c <UsageFault_Handler+0x4>

08001650 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr

0800165c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	bc80      	pop	{r7}
 8001666:	4770      	bx	lr

08001668 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr

08001674 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001678:	f000 fa24 	bl	8001ac4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_Callback();
 800167c:	f005 fd56 	bl	800712c <HAL_SYSTICK_Callback>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001680:	bf00      	nop
 8001682:	bd80      	pop	{r7, pc}

08001684 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001688:	4802      	ldr	r0, [pc, #8]	@ (8001694 <DMA1_Channel1_IRQHandler+0x10>)
 800168a:	f001 f875 	bl	8002778 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20000220 	.word	0x20000220

08001698 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800169c:	4802      	ldr	r0, [pc, #8]	@ (80016a8 <DMA1_Channel4_IRQHandler+0x10>)
 800169e:	f001 f86b 	bl	8002778 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	200002f4 	.word	0x200002f4

080016ac <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80016b0:	4802      	ldr	r0, [pc, #8]	@ (80016bc <DMA1_Channel5_IRQHandler+0x10>)
 80016b2:	f001 f861 	bl	8002778 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	200002b0 	.word	0x200002b0

080016c0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80016c6:	4808      	ldr	r0, [pc, #32]	@ (80016e8 <USART1_IRQHandler+0x28>)
 80016c8:	f002 f9e8 	bl	8003a9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  stm32_DMA_uart_t* const uart_instance = getContainerUartInstance(&huart1);
 80016cc:	4806      	ldr	r0, [pc, #24]	@ (80016e8 <USART1_IRQHandler+0x28>)
 80016ce:	f006 fc9f 	bl	8008010 <getContainerUartInstance>
 80016d2:	6078      	str	r0, [r7, #4]
  if(uart_instance) {
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d002      	beq.n	80016e0 <USART1_IRQHandler+0x20>
	  USER_UART_IRQHandler(uart_instance);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f006 fb6f 	bl	8007dbe <USER_UART_IRQHandler>
  }


  /* USER CODE END USART1_IRQn 1 */
}
 80016e0:	bf00      	nop
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000268 	.word	0x20000268

080016ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  return 1;
 80016f0:	2301      	movs	r3, #1
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bc80      	pop	{r7}
 80016f8:	4770      	bx	lr

080016fa <_kill>:

int _kill(int pid, int sig)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b082      	sub	sp, #8
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
 8001702:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001704:	f007 fffe 	bl	8009704 <__errno>
 8001708:	4603      	mov	r3, r0
 800170a:	2216      	movs	r2, #22
 800170c:	601a      	str	r2, [r3, #0]
  return -1;
 800170e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001712:	4618      	mov	r0, r3
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <_exit>:

void _exit (int status)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001722:	f04f 31ff 	mov.w	r1, #4294967295
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f7ff ffe7 	bl	80016fa <_kill>
  while (1) {}    /* Make sure we hang here */
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <_exit+0x12>

08001730 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]
 8001740:	e00a      	b.n	8001758 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001742:	f3af 8000 	nop.w
 8001746:	4601      	mov	r1, r0
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	1c5a      	adds	r2, r3, #1
 800174c:	60ba      	str	r2, [r7, #8]
 800174e:	b2ca      	uxtb	r2, r1
 8001750:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	3301      	adds	r3, #1
 8001756:	617b      	str	r3, [r7, #20]
 8001758:	697a      	ldr	r2, [r7, #20]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	429a      	cmp	r2, r3
 800175e:	dbf0      	blt.n	8001742 <_read+0x12>
  }

  return len;
 8001760:	687b      	ldr	r3, [r7, #4]
}
 8001762:	4618      	mov	r0, r3
 8001764:	3718      	adds	r7, #24
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <_close>:
  }
  return len;
}

int _close(int file)
{
 800176a:	b480      	push	{r7}
 800176c:	b083      	sub	sp, #12
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001772:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001776:	4618      	mov	r0, r3
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr

08001780 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001790:	605a      	str	r2, [r3, #4]
  return 0;
 8001792:	2300      	movs	r3, #0
}
 8001794:	4618      	mov	r0, r3
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	bc80      	pop	{r7}
 800179c:	4770      	bx	lr

0800179e <_isatty>:

int _isatty(int file)
{
 800179e:	b480      	push	{r7}
 80017a0:	b083      	sub	sp, #12
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017a6:	2301      	movs	r3, #1
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	370c      	adds	r7, #12
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bc80      	pop	{r7}
 80017b0:	4770      	bx	lr

080017b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017b2:	b480      	push	{r7}
 80017b4:	b085      	sub	sp, #20
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	60f8      	str	r0, [r7, #12]
 80017ba:	60b9      	str	r1, [r7, #8]
 80017bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017be:	2300      	movs	r3, #0
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bc80      	pop	{r7}
 80017c8:	4770      	bx	lr
	...

080017cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017d4:	4a14      	ldr	r2, [pc, #80]	@ (8001828 <_sbrk+0x5c>)
 80017d6:	4b15      	ldr	r3, [pc, #84]	@ (800182c <_sbrk+0x60>)
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017e0:	4b13      	ldr	r3, [pc, #76]	@ (8001830 <_sbrk+0x64>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d102      	bne.n	80017ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017e8:	4b11      	ldr	r3, [pc, #68]	@ (8001830 <_sbrk+0x64>)
 80017ea:	4a12      	ldr	r2, [pc, #72]	@ (8001834 <_sbrk+0x68>)
 80017ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017ee:	4b10      	ldr	r3, [pc, #64]	@ (8001830 <_sbrk+0x64>)
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4413      	add	r3, r2
 80017f6:	693a      	ldr	r2, [r7, #16]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d207      	bcs.n	800180c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017fc:	f007 ff82 	bl	8009704 <__errno>
 8001800:	4603      	mov	r3, r0
 8001802:	220c      	movs	r2, #12
 8001804:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001806:	f04f 33ff 	mov.w	r3, #4294967295
 800180a:	e009      	b.n	8001820 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800180c:	4b08      	ldr	r3, [pc, #32]	@ (8001830 <_sbrk+0x64>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001812:	4b07      	ldr	r3, [pc, #28]	@ (8001830 <_sbrk+0x64>)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4413      	add	r3, r2
 800181a:	4a05      	ldr	r2, [pc, #20]	@ (8001830 <_sbrk+0x64>)
 800181c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800181e:	68fb      	ldr	r3, [r7, #12]
}
 8001820:	4618      	mov	r0, r3
 8001822:	3718      	adds	r7, #24
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	20005000 	.word	0x20005000
 800182c:	00000400 	.word	0x00000400
 8001830:	20000264 	.word	0x20000264
 8001834:	200004b8 	.word	0x200004b8

08001838 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr

08001844 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001848:	4b11      	ldr	r3, [pc, #68]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 800184a:	4a12      	ldr	r2, [pc, #72]	@ (8001894 <MX_USART1_UART_Init+0x50>)
 800184c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800184e:	4b10      	ldr	r3, [pc, #64]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 8001850:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001854:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001856:	4b0e      	ldr	r3, [pc, #56]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 8001858:	2200      	movs	r2, #0
 800185a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800185c:	4b0c      	ldr	r3, [pc, #48]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 800185e:	2200      	movs	r2, #0
 8001860:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001862:	4b0b      	ldr	r3, [pc, #44]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 8001864:	2200      	movs	r2, #0
 8001866:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001868:	4b09      	ldr	r3, [pc, #36]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 800186a:	220c      	movs	r2, #12
 800186c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800186e:	4b08      	ldr	r3, [pc, #32]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 8001870:	2200      	movs	r2, #0
 8001872:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001874:	4b06      	ldr	r3, [pc, #24]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 8001876:	2200      	movs	r2, #0
 8001878:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800187a:	4805      	ldr	r0, [pc, #20]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 800187c:	f001 ff72 	bl	8003764 <HAL_UART_Init>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001886:	f7ff fe94 	bl	80015b2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	20000268 	.word	0x20000268
 8001894:	40013800 	.word	0x40013800

08001898 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b088      	sub	sp, #32
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a0:	f107 0310 	add.w	r3, r7, #16
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a47      	ldr	r2, [pc, #284]	@ (80019d0 <HAL_UART_MspInit+0x138>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	f040 8086 	bne.w	80019c6 <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018ba:	4b46      	ldr	r3, [pc, #280]	@ (80019d4 <HAL_UART_MspInit+0x13c>)
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	4a45      	ldr	r2, [pc, #276]	@ (80019d4 <HAL_UART_MspInit+0x13c>)
 80018c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018c4:	6193      	str	r3, [r2, #24]
 80018c6:	4b43      	ldr	r3, [pc, #268]	@ (80019d4 <HAL_UART_MspInit+0x13c>)
 80018c8:	699b      	ldr	r3, [r3, #24]
 80018ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d2:	4b40      	ldr	r3, [pc, #256]	@ (80019d4 <HAL_UART_MspInit+0x13c>)
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	4a3f      	ldr	r2, [pc, #252]	@ (80019d4 <HAL_UART_MspInit+0x13c>)
 80018d8:	f043 0304 	orr.w	r3, r3, #4
 80018dc:	6193      	str	r3, [r2, #24]
 80018de:	4b3d      	ldr	r3, [pc, #244]	@ (80019d4 <HAL_UART_MspInit+0x13c>)
 80018e0:	699b      	ldr	r3, [r3, #24]
 80018e2:	f003 0304 	and.w	r3, r3, #4
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f0:	2302      	movs	r3, #2
 80018f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018f4:	2303      	movs	r3, #3
 80018f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f8:	f107 0310 	add.w	r3, r7, #16
 80018fc:	4619      	mov	r1, r3
 80018fe:	4836      	ldr	r0, [pc, #216]	@ (80019d8 <HAL_UART_MspInit+0x140>)
 8001900:	f001 f878 	bl	80029f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001904:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001908:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800190a:	2300      	movs	r3, #0
 800190c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001912:	f107 0310 	add.w	r3, r7, #16
 8001916:	4619      	mov	r1, r3
 8001918:	482f      	ldr	r0, [pc, #188]	@ (80019d8 <HAL_UART_MspInit+0x140>)
 800191a:	f001 f86b 	bl	80029f4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800191e:	4b2f      	ldr	r3, [pc, #188]	@ (80019dc <HAL_UART_MspInit+0x144>)
 8001920:	4a2f      	ldr	r2, [pc, #188]	@ (80019e0 <HAL_UART_MspInit+0x148>)
 8001922:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001924:	4b2d      	ldr	r3, [pc, #180]	@ (80019dc <HAL_UART_MspInit+0x144>)
 8001926:	2200      	movs	r2, #0
 8001928:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800192a:	4b2c      	ldr	r3, [pc, #176]	@ (80019dc <HAL_UART_MspInit+0x144>)
 800192c:	2200      	movs	r2, #0
 800192e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001930:	4b2a      	ldr	r3, [pc, #168]	@ (80019dc <HAL_UART_MspInit+0x144>)
 8001932:	2280      	movs	r2, #128	@ 0x80
 8001934:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001936:	4b29      	ldr	r3, [pc, #164]	@ (80019dc <HAL_UART_MspInit+0x144>)
 8001938:	2200      	movs	r2, #0
 800193a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800193c:	4b27      	ldr	r3, [pc, #156]	@ (80019dc <HAL_UART_MspInit+0x144>)
 800193e:	2200      	movs	r2, #0
 8001940:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001942:	4b26      	ldr	r3, [pc, #152]	@ (80019dc <HAL_UART_MspInit+0x144>)
 8001944:	2200      	movs	r2, #0
 8001946:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001948:	4b24      	ldr	r3, [pc, #144]	@ (80019dc <HAL_UART_MspInit+0x144>)
 800194a:	2200      	movs	r2, #0
 800194c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800194e:	4823      	ldr	r0, [pc, #140]	@ (80019dc <HAL_UART_MspInit+0x144>)
 8001950:	f000 fda4 	bl	800249c <HAL_DMA_Init>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800195a:	f7ff fe2a 	bl	80015b2 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a1e      	ldr	r2, [pc, #120]	@ (80019dc <HAL_UART_MspInit+0x144>)
 8001962:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001964:	4a1d      	ldr	r2, [pc, #116]	@ (80019dc <HAL_UART_MspInit+0x144>)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800196a:	4b1e      	ldr	r3, [pc, #120]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 800196c:	4a1e      	ldr	r2, [pc, #120]	@ (80019e8 <HAL_UART_MspInit+0x150>)
 800196e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001970:	4b1c      	ldr	r3, [pc, #112]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 8001972:	2210      	movs	r2, #16
 8001974:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001976:	4b1b      	ldr	r3, [pc, #108]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 8001978:	2200      	movs	r2, #0
 800197a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800197c:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 800197e:	2280      	movs	r2, #128	@ 0x80
 8001980:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001982:	4b18      	ldr	r3, [pc, #96]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 8001984:	2200      	movs	r2, #0
 8001986:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001988:	4b16      	ldr	r3, [pc, #88]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 800198a:	2200      	movs	r2, #0
 800198c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800198e:	4b15      	ldr	r3, [pc, #84]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 8001990:	2200      	movs	r2, #0
 8001992:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001994:	4b13      	ldr	r3, [pc, #76]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 8001996:	2200      	movs	r2, #0
 8001998:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800199a:	4812      	ldr	r0, [pc, #72]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 800199c:	f000 fd7e 	bl	800249c <HAL_DMA_Init>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80019a6:	f7ff fe04 	bl	80015b2 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a0d      	ldr	r2, [pc, #52]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 80019ae:	639a      	str	r2, [r3, #56]	@ 0x38
 80019b0:	4a0c      	ldr	r2, [pc, #48]	@ (80019e4 <HAL_UART_MspInit+0x14c>)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80019b6:	2200      	movs	r2, #0
 80019b8:	2100      	movs	r1, #0
 80019ba:	2025      	movs	r0, #37	@ 0x25
 80019bc:	f000 fd37 	bl	800242e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019c0:	2025      	movs	r0, #37	@ 0x25
 80019c2:	f000 fd50 	bl	8002466 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80019c6:	bf00      	nop
 80019c8:	3720      	adds	r7, #32
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40013800 	.word	0x40013800
 80019d4:	40021000 	.word	0x40021000
 80019d8:	40010800 	.word	0x40010800
 80019dc:	200002b0 	.word	0x200002b0
 80019e0:	40020058 	.word	0x40020058
 80019e4:	200002f4 	.word	0x200002f4
 80019e8:	40020044 	.word	0x40020044

080019ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019ec:	f7ff ff24 	bl	8001838 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019f0:	480b      	ldr	r0, [pc, #44]	@ (8001a20 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80019f2:	490c      	ldr	r1, [pc, #48]	@ (8001a24 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80019f4:	4a0c      	ldr	r2, [pc, #48]	@ (8001a28 <LoopFillZerobss+0x16>)
  movs r3, #0
 80019f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019f8:	e002      	b.n	8001a00 <LoopCopyDataInit>

080019fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019fe:	3304      	adds	r3, #4

08001a00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a04:	d3f9      	bcc.n	80019fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a06:	4a09      	ldr	r2, [pc, #36]	@ (8001a2c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a08:	4c09      	ldr	r4, [pc, #36]	@ (8001a30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a0c:	e001      	b.n	8001a12 <LoopFillZerobss>

08001a0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a10:	3204      	adds	r2, #4

08001a12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a14:	d3fb      	bcc.n	8001a0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a16:	f007 fe7b 	bl	8009710 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a1a:	f7ff fd5b 	bl	80014d4 <main>
  bx lr
 8001a1e:	4770      	bx	lr
  ldr r0, =_sdata
 8001a20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a24:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001a28:	0800c0c4 	.word	0x0800c0c4
  ldr r2, =_sbss
 8001a2c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001a30:	200004b4 	.word	0x200004b4

08001a34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a34:	e7fe      	b.n	8001a34 <ADC1_2_IRQHandler>
	...

08001a38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a3c:	4b08      	ldr	r3, [pc, #32]	@ (8001a60 <HAL_Init+0x28>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a07      	ldr	r2, [pc, #28]	@ (8001a60 <HAL_Init+0x28>)
 8001a42:	f043 0310 	orr.w	r3, r3, #16
 8001a46:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a48:	2003      	movs	r0, #3
 8001a4a:	f000 fce5 	bl	8002418 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a4e:	200f      	movs	r0, #15
 8001a50:	f000 f808 	bl	8001a64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a54:	f7ff fdb4 	bl	80015c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40022000 	.word	0x40022000

08001a64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a6c:	4b12      	ldr	r3, [pc, #72]	@ (8001ab8 <HAL_InitTick+0x54>)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	4b12      	ldr	r3, [pc, #72]	@ (8001abc <HAL_InitTick+0x58>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	4619      	mov	r1, r3
 8001a76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a82:	4618      	mov	r0, r3
 8001a84:	f000 fcfd 	bl	8002482 <HAL_SYSTICK_Config>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e00e      	b.n	8001ab0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2b0f      	cmp	r3, #15
 8001a96:	d80a      	bhi.n	8001aae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a98:	2200      	movs	r2, #0
 8001a9a:	6879      	ldr	r1, [r7, #4]
 8001a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa0:	f000 fcc5 	bl	800242e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001aa4:	4a06      	ldr	r2, [pc, #24]	@ (8001ac0 <HAL_InitTick+0x5c>)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	e000      	b.n	8001ab0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000000 	.word	0x20000000
 8001abc:	20000008 	.word	0x20000008
 8001ac0:	20000004 	.word	0x20000004

08001ac4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ac8:	4b05      	ldr	r3, [pc, #20]	@ (8001ae0 <HAL_IncTick+0x1c>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	461a      	mov	r2, r3
 8001ace:	4b05      	ldr	r3, [pc, #20]	@ (8001ae4 <HAL_IncTick+0x20>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	4a03      	ldr	r2, [pc, #12]	@ (8001ae4 <HAL_IncTick+0x20>)
 8001ad6:	6013      	str	r3, [r2, #0]
}
 8001ad8:	bf00      	nop
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bc80      	pop	{r7}
 8001ade:	4770      	bx	lr
 8001ae0:	20000008 	.word	0x20000008
 8001ae4:	20000338 	.word	0x20000338

08001ae8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  return uwTick;
 8001aec:	4b02      	ldr	r3, [pc, #8]	@ (8001af8 <HAL_GetTick+0x10>)
 8001aee:	681b      	ldr	r3, [r3, #0]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr
 8001af8:	20000338 	.word	0x20000338

08001afc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b04:	2300      	movs	r3, #0
 8001b06:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e0be      	b.n	8001c9c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d109      	bne.n	8001b40 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f7ff fb92 	bl	8001264 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f000 faf5 	bl	8002130 <ADC_ConversionStop_Disable>
 8001b46:	4603      	mov	r3, r0
 8001b48:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b4e:	f003 0310 	and.w	r3, r3, #16
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f040 8099 	bne.w	8001c8a <HAL_ADC_Init+0x18e>
 8001b58:	7dfb      	ldrb	r3, [r7, #23]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f040 8095 	bne.w	8001c8a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b64:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b68:	f023 0302 	bic.w	r3, r3, #2
 8001b6c:	f043 0202 	orr.w	r2, r3, #2
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b7c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	7b1b      	ldrb	r3, [r3, #12]
 8001b82:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001b84:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b86:	68ba      	ldr	r2, [r7, #8]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b94:	d003      	beq.n	8001b9e <HAL_ADC_Init+0xa2>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d102      	bne.n	8001ba4 <HAL_ADC_Init+0xa8>
 8001b9e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ba2:	e000      	b.n	8001ba6 <HAL_ADC_Init+0xaa>
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	7d1b      	ldrb	r3, [r3, #20]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d119      	bne.n	8001be8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	7b1b      	ldrb	r3, [r3, #12]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d109      	bne.n	8001bd0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	035a      	lsls	r2, r3, #13
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001bcc:	613b      	str	r3, [r7, #16]
 8001bce:	e00b      	b.n	8001be8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd4:	f043 0220 	orr.w	r2, r3, #32
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be0:	f043 0201 	orr.w	r2, r3, #1
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	693a      	ldr	r2, [r7, #16]
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	689a      	ldr	r2, [r3, #8]
 8001c02:	4b28      	ldr	r3, [pc, #160]	@ (8001ca4 <HAL_ADC_Init+0x1a8>)
 8001c04:	4013      	ands	r3, r2
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	6812      	ldr	r2, [r2, #0]
 8001c0a:	68b9      	ldr	r1, [r7, #8]
 8001c0c:	430b      	orrs	r3, r1
 8001c0e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c18:	d003      	beq.n	8001c22 <HAL_ADC_Init+0x126>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d104      	bne.n	8001c2c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	691b      	ldr	r3, [r3, #16]
 8001c26:	3b01      	subs	r3, #1
 8001c28:	051b      	lsls	r3, r3, #20
 8001c2a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c32:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	689a      	ldr	r2, [r3, #8]
 8001c46:	4b18      	ldr	r3, [pc, #96]	@ (8001ca8 <HAL_ADC_Init+0x1ac>)
 8001c48:	4013      	ands	r3, r2
 8001c4a:	68ba      	ldr	r2, [r7, #8]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d10b      	bne.n	8001c68 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c5a:	f023 0303 	bic.w	r3, r3, #3
 8001c5e:	f043 0201 	orr.w	r2, r3, #1
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c66:	e018      	b.n	8001c9a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c6c:	f023 0312 	bic.w	r3, r3, #18
 8001c70:	f043 0210 	orr.w	r2, r3, #16
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c7c:	f043 0201 	orr.w	r2, r3, #1
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c88:	e007      	b.n	8001c9a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c8e:	f043 0210 	orr.w	r2, r3, #16
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3718      	adds	r7, #24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	ffe1f7fd 	.word	0xffe1f7fd
 8001ca8:	ff1f0efe 	.word	0xff1f0efe

08001cac <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a64      	ldr	r2, [pc, #400]	@ (8001e54 <HAL_ADC_Start_DMA+0x1a8>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d004      	beq.n	8001cd0 <HAL_ADC_Start_DMA+0x24>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a63      	ldr	r2, [pc, #396]	@ (8001e58 <HAL_ADC_Start_DMA+0x1ac>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d106      	bne.n	8001cde <HAL_ADC_Start_DMA+0x32>
 8001cd0:	4b60      	ldr	r3, [pc, #384]	@ (8001e54 <HAL_ADC_Start_DMA+0x1a8>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	f040 80b3 	bne.w	8001e44 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d101      	bne.n	8001cec <HAL_ADC_Start_DMA+0x40>
 8001ce8:	2302      	movs	r3, #2
 8001cea:	e0ae      	b.n	8001e4a <HAL_ADC_Start_DMA+0x19e>
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001cf4:	68f8      	ldr	r0, [r7, #12]
 8001cf6:	f000 f9c1 	bl	800207c <ADC_Enable>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001cfe:	7dfb      	ldrb	r3, [r7, #23]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	f040 809a 	bne.w	8001e3a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d0a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001d0e:	f023 0301 	bic.w	r3, r3, #1
 8001d12:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a4e      	ldr	r2, [pc, #312]	@ (8001e58 <HAL_ADC_Start_DMA+0x1ac>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d105      	bne.n	8001d30 <HAL_ADC_Start_DMA+0x84>
 8001d24:	4b4b      	ldr	r3, [pc, #300]	@ (8001e54 <HAL_ADC_Start_DMA+0x1a8>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d115      	bne.n	8001d5c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d34:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d026      	beq.n	8001d98 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d4e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d52:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d5a:	e01d      	b.n	8001d98 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d60:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a39      	ldr	r2, [pc, #228]	@ (8001e54 <HAL_ADC_Start_DMA+0x1a8>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d004      	beq.n	8001d7c <HAL_ADC_Start_DMA+0xd0>
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a38      	ldr	r2, [pc, #224]	@ (8001e58 <HAL_ADC_Start_DMA+0x1ac>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d10d      	bne.n	8001d98 <HAL_ADC_Start_DMA+0xec>
 8001d7c:	4b35      	ldr	r3, [pc, #212]	@ (8001e54 <HAL_ADC_Start_DMA+0x1a8>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d007      	beq.n	8001d98 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d8c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d90:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d006      	beq.n	8001db2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da8:	f023 0206 	bic.w	r2, r3, #6
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001db0:	e002      	b.n	8001db8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	2200      	movs	r2, #0
 8001db6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	6a1b      	ldr	r3, [r3, #32]
 8001dc4:	4a25      	ldr	r2, [pc, #148]	@ (8001e5c <HAL_ADC_Start_DMA+0x1b0>)
 8001dc6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6a1b      	ldr	r3, [r3, #32]
 8001dcc:	4a24      	ldr	r2, [pc, #144]	@ (8001e60 <HAL_ADC_Start_DMA+0x1b4>)
 8001dce:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	6a1b      	ldr	r3, [r3, #32]
 8001dd4:	4a23      	ldr	r2, [pc, #140]	@ (8001e64 <HAL_ADC_Start_DMA+0x1b8>)
 8001dd6:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f06f 0202 	mvn.w	r2, #2
 8001de0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	689a      	ldr	r2, [r3, #8]
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001df0:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	6a18      	ldr	r0, [r3, #32]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	334c      	adds	r3, #76	@ 0x4c
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	68ba      	ldr	r2, [r7, #8]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f000 fba5 	bl	8002550 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001e10:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001e14:	d108      	bne.n	8001e28 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	689a      	ldr	r2, [r3, #8]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001e24:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001e26:	e00f      	b.n	8001e48 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	689a      	ldr	r2, [r3, #8]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001e36:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001e38:	e006      	b.n	8001e48 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001e42:	e001      	b.n	8001e48 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e48:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3718      	adds	r7, #24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	40012400 	.word	0x40012400
 8001e58:	40012800 	.word	0x40012800
 8001e5c:	080021b3 	.word	0x080021b3
 8001e60:	0800222f 	.word	0x0800222f
 8001e64:	0800224b 	.word	0x0800224b

08001e68 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr

08001e7a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	b083      	sub	sp, #12
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e82:	bf00      	nop
 8001e84:	370c      	adds	r7, #12
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bc80      	pop	{r7}
 8001e8a:	4770      	bx	lr

08001e8c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e96:	2300      	movs	r3, #0
 8001e98:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d101      	bne.n	8001eac <HAL_ADC_ConfigChannel+0x20>
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	e0dc      	b.n	8002066 <HAL_ADC_ConfigChannel+0x1da>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	2b06      	cmp	r3, #6
 8001eba:	d81c      	bhi.n	8001ef6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	685a      	ldr	r2, [r3, #4]
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	4413      	add	r3, r2
 8001ecc:	3b05      	subs	r3, #5
 8001ece:	221f      	movs	r2, #31
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	4019      	ands	r1, r3
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	6818      	ldr	r0, [r3, #0]
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	4413      	add	r3, r2
 8001ee6:	3b05      	subs	r3, #5
 8001ee8:	fa00 f203 	lsl.w	r2, r0, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ef4:	e03c      	b.n	8001f70 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	2b0c      	cmp	r3, #12
 8001efc:	d81c      	bhi.n	8001f38 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685a      	ldr	r2, [r3, #4]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	4413      	add	r3, r2
 8001f0e:	3b23      	subs	r3, #35	@ 0x23
 8001f10:	221f      	movs	r2, #31
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	43db      	mvns	r3, r3
 8001f18:	4019      	ands	r1, r3
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	6818      	ldr	r0, [r3, #0]
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685a      	ldr	r2, [r3, #4]
 8001f22:	4613      	mov	r3, r2
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	4413      	add	r3, r2
 8001f28:	3b23      	subs	r3, #35	@ 0x23
 8001f2a:	fa00 f203 	lsl.w	r2, r0, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	430a      	orrs	r2, r1
 8001f34:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f36:	e01b      	b.n	8001f70 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	4613      	mov	r3, r2
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4413      	add	r3, r2
 8001f48:	3b41      	subs	r3, #65	@ 0x41
 8001f4a:	221f      	movs	r2, #31
 8001f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f50:	43db      	mvns	r3, r3
 8001f52:	4019      	ands	r1, r3
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	6818      	ldr	r0, [r3, #0]
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	4413      	add	r3, r2
 8001f62:	3b41      	subs	r3, #65	@ 0x41
 8001f64:	fa00 f203 	lsl.w	r2, r0, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2b09      	cmp	r3, #9
 8001f76:	d91c      	bls.n	8001fb2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	68d9      	ldr	r1, [r3, #12]
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	3b1e      	subs	r3, #30
 8001f8a:	2207      	movs	r2, #7
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	43db      	mvns	r3, r3
 8001f92:	4019      	ands	r1, r3
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	6898      	ldr	r0, [r3, #8]
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	4413      	add	r3, r2
 8001fa2:	3b1e      	subs	r3, #30
 8001fa4:	fa00 f203 	lsl.w	r2, r0, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	430a      	orrs	r2, r1
 8001fae:	60da      	str	r2, [r3, #12]
 8001fb0:	e019      	b.n	8001fe6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	6919      	ldr	r1, [r3, #16]
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	4413      	add	r3, r2
 8001fc2:	2207      	movs	r2, #7
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	43db      	mvns	r3, r3
 8001fca:	4019      	ands	r1, r3
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	6898      	ldr	r0, [r3, #8]
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	4413      	add	r3, r2
 8001fda:	fa00 f203 	lsl.w	r2, r0, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2b10      	cmp	r3, #16
 8001fec:	d003      	beq.n	8001ff6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ff2:	2b11      	cmp	r3, #17
 8001ff4:	d132      	bne.n	800205c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a1d      	ldr	r2, [pc, #116]	@ (8002070 <HAL_ADC_ConfigChannel+0x1e4>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d125      	bne.n	800204c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d126      	bne.n	800205c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689a      	ldr	r2, [r3, #8]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800201c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	2b10      	cmp	r3, #16
 8002024:	d11a      	bne.n	800205c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002026:	4b13      	ldr	r3, [pc, #76]	@ (8002074 <HAL_ADC_ConfigChannel+0x1e8>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a13      	ldr	r2, [pc, #76]	@ (8002078 <HAL_ADC_ConfigChannel+0x1ec>)
 800202c:	fba2 2303 	umull	r2, r3, r2, r3
 8002030:	0c9a      	lsrs	r2, r3, #18
 8002032:	4613      	mov	r3, r2
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	4413      	add	r3, r2
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800203c:	e002      	b.n	8002044 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	3b01      	subs	r3, #1
 8002042:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d1f9      	bne.n	800203e <HAL_ADC_ConfigChannel+0x1b2>
 800204a:	e007      	b.n	800205c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002050:	f043 0220 	orr.w	r2, r3, #32
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2200      	movs	r2, #0
 8002060:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002064:	7bfb      	ldrb	r3, [r7, #15]
}
 8002066:	4618      	mov	r0, r3
 8002068:	3714      	adds	r7, #20
 800206a:	46bd      	mov	sp, r7
 800206c:	bc80      	pop	{r7}
 800206e:	4770      	bx	lr
 8002070:	40012400 	.word	0x40012400
 8002074:	20000000 	.word	0x20000000
 8002078:	431bde83 	.word	0x431bde83

0800207c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002084:	2300      	movs	r3, #0
 8002086:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002088:	2300      	movs	r3, #0
 800208a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b01      	cmp	r3, #1
 8002098:	d040      	beq.n	800211c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f042 0201 	orr.w	r2, r2, #1
 80020a8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002128 <ADC_Enable+0xac>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a1f      	ldr	r2, [pc, #124]	@ (800212c <ADC_Enable+0xb0>)
 80020b0:	fba2 2303 	umull	r2, r3, r2, r3
 80020b4:	0c9b      	lsrs	r3, r3, #18
 80020b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020b8:	e002      	b.n	80020c0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	3b01      	subs	r3, #1
 80020be:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1f9      	bne.n	80020ba <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80020c6:	f7ff fd0f 	bl	8001ae8 <HAL_GetTick>
 80020ca:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80020cc:	e01f      	b.n	800210e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80020ce:	f7ff fd0b 	bl	8001ae8 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d918      	bls.n	800210e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d011      	beq.n	800210e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ee:	f043 0210 	orr.w	r2, r3, #16
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020fa:	f043 0201 	orr.w	r2, r3, #1
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e007      	b.n	800211e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	f003 0301 	and.w	r3, r3, #1
 8002118:	2b01      	cmp	r3, #1
 800211a:	d1d8      	bne.n	80020ce <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	3710      	adds	r7, #16
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	20000000 	.word	0x20000000
 800212c:	431bde83 	.word	0x431bde83

08002130 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002138:	2300      	movs	r3, #0
 800213a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	2b01      	cmp	r3, #1
 8002148:	d12e      	bne.n	80021a8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 0201 	bic.w	r2, r2, #1
 8002158:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800215a:	f7ff fcc5 	bl	8001ae8 <HAL_GetTick>
 800215e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002160:	e01b      	b.n	800219a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002162:	f7ff fcc1 	bl	8001ae8 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d914      	bls.n	800219a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	2b01      	cmp	r3, #1
 800217c:	d10d      	bne.n	800219a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002182:	f043 0210 	orr.w	r2, r3, #16
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800218e:	f043 0201 	orr.w	r2, r3, #1
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e007      	b.n	80021aa <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f003 0301 	and.w	r3, r3, #1
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d0dc      	beq.n	8002162 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b084      	sub	sp, #16
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021be:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d127      	bne.n	800221c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80021e2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80021e6:	d115      	bne.n	8002214 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d111      	bne.n	8002214 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002200:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d105      	bne.n	8002214 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800220c:	f043 0201 	orr.w	r2, r3, #1
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002214:	68f8      	ldr	r0, [r7, #12]
 8002216:	f004 fdf8 	bl	8006e0a <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800221a:	e004      	b.n	8002226 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6a1b      	ldr	r3, [r3, #32]
 8002220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	4798      	blx	r3
}
 8002226:	bf00      	nop
 8002228:	3710      	adds	r7, #16
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b084      	sub	sp, #16
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800223a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800223c:	68f8      	ldr	r0, [r7, #12]
 800223e:	f7ff fe13 	bl	8001e68 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002242:	bf00      	nop
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b084      	sub	sp, #16
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002256:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800225c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002268:	f043 0204 	orr.w	r2, r3, #4
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002270:	68f8      	ldr	r0, [r7, #12]
 8002272:	f7ff fe02 	bl	8001e7a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002276:	bf00      	nop
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
	...

08002280 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f003 0307 	and.w	r3, r3, #7
 800228e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002290:	4b0c      	ldr	r3, [pc, #48]	@ (80022c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002296:	68ba      	ldr	r2, [r7, #8]
 8002298:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800229c:	4013      	ands	r3, r2
 800229e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022b2:	4a04      	ldr	r2, [pc, #16]	@ (80022c4 <__NVIC_SetPriorityGrouping+0x44>)
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	60d3      	str	r3, [r2, #12]
}
 80022b8:	bf00      	nop
 80022ba:	3714      	adds	r7, #20
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc80      	pop	{r7}
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	e000ed00 	.word	0xe000ed00

080022c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022cc:	4b04      	ldr	r3, [pc, #16]	@ (80022e0 <__NVIC_GetPriorityGrouping+0x18>)
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	0a1b      	lsrs	r3, r3, #8
 80022d2:	f003 0307 	and.w	r3, r3, #7
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	46bd      	mov	sp, r7
 80022da:	bc80      	pop	{r7}
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	e000ed00 	.word	0xe000ed00

080022e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4603      	mov	r3, r0
 80022ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	db0b      	blt.n	800230e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	f003 021f 	and.w	r2, r3, #31
 80022fc:	4906      	ldr	r1, [pc, #24]	@ (8002318 <__NVIC_EnableIRQ+0x34>)
 80022fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002302:	095b      	lsrs	r3, r3, #5
 8002304:	2001      	movs	r0, #1
 8002306:	fa00 f202 	lsl.w	r2, r0, r2
 800230a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800230e:	bf00      	nop
 8002310:	370c      	adds	r7, #12
 8002312:	46bd      	mov	sp, r7
 8002314:	bc80      	pop	{r7}
 8002316:	4770      	bx	lr
 8002318:	e000e100 	.word	0xe000e100

0800231c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	6039      	str	r1, [r7, #0]
 8002326:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232c:	2b00      	cmp	r3, #0
 800232e:	db0a      	blt.n	8002346 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	b2da      	uxtb	r2, r3
 8002334:	490c      	ldr	r1, [pc, #48]	@ (8002368 <__NVIC_SetPriority+0x4c>)
 8002336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800233a:	0112      	lsls	r2, r2, #4
 800233c:	b2d2      	uxtb	r2, r2
 800233e:	440b      	add	r3, r1
 8002340:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002344:	e00a      	b.n	800235c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	b2da      	uxtb	r2, r3
 800234a:	4908      	ldr	r1, [pc, #32]	@ (800236c <__NVIC_SetPriority+0x50>)
 800234c:	79fb      	ldrb	r3, [r7, #7]
 800234e:	f003 030f 	and.w	r3, r3, #15
 8002352:	3b04      	subs	r3, #4
 8002354:	0112      	lsls	r2, r2, #4
 8002356:	b2d2      	uxtb	r2, r2
 8002358:	440b      	add	r3, r1
 800235a:	761a      	strb	r2, [r3, #24]
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	bc80      	pop	{r7}
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	e000e100 	.word	0xe000e100
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002370:	b480      	push	{r7}
 8002372:	b089      	sub	sp, #36	@ 0x24
 8002374:	af00      	add	r7, sp, #0
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	60b9      	str	r1, [r7, #8]
 800237a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	f1c3 0307 	rsb	r3, r3, #7
 800238a:	2b04      	cmp	r3, #4
 800238c:	bf28      	it	cs
 800238e:	2304      	movcs	r3, #4
 8002390:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	3304      	adds	r3, #4
 8002396:	2b06      	cmp	r3, #6
 8002398:	d902      	bls.n	80023a0 <NVIC_EncodePriority+0x30>
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	3b03      	subs	r3, #3
 800239e:	e000      	b.n	80023a2 <NVIC_EncodePriority+0x32>
 80023a0:	2300      	movs	r3, #0
 80023a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a4:	f04f 32ff 	mov.w	r2, #4294967295
 80023a8:	69bb      	ldr	r3, [r7, #24]
 80023aa:	fa02 f303 	lsl.w	r3, r2, r3
 80023ae:	43da      	mvns	r2, r3
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	401a      	ands	r2, r3
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023b8:	f04f 31ff 	mov.w	r1, #4294967295
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	fa01 f303 	lsl.w	r3, r1, r3
 80023c2:	43d9      	mvns	r1, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c8:	4313      	orrs	r3, r2
         );
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3724      	adds	r7, #36	@ 0x24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bc80      	pop	{r7}
 80023d2:	4770      	bx	lr

080023d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3b01      	subs	r3, #1
 80023e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023e4:	d301      	bcc.n	80023ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023e6:	2301      	movs	r3, #1
 80023e8:	e00f      	b.n	800240a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002414 <SysTick_Config+0x40>)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3b01      	subs	r3, #1
 80023f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023f2:	210f      	movs	r1, #15
 80023f4:	f04f 30ff 	mov.w	r0, #4294967295
 80023f8:	f7ff ff90 	bl	800231c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023fc:	4b05      	ldr	r3, [pc, #20]	@ (8002414 <SysTick_Config+0x40>)
 80023fe:	2200      	movs	r2, #0
 8002400:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002402:	4b04      	ldr	r3, [pc, #16]	@ (8002414 <SysTick_Config+0x40>)
 8002404:	2207      	movs	r2, #7
 8002406:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	e000e010 	.word	0xe000e010

08002418 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f7ff ff2d 	bl	8002280 <__NVIC_SetPriorityGrouping>
}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800242e:	b580      	push	{r7, lr}
 8002430:	b086      	sub	sp, #24
 8002432:	af00      	add	r7, sp, #0
 8002434:	4603      	mov	r3, r0
 8002436:	60b9      	str	r1, [r7, #8]
 8002438:	607a      	str	r2, [r7, #4]
 800243a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800243c:	2300      	movs	r3, #0
 800243e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002440:	f7ff ff42 	bl	80022c8 <__NVIC_GetPriorityGrouping>
 8002444:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	68b9      	ldr	r1, [r7, #8]
 800244a:	6978      	ldr	r0, [r7, #20]
 800244c:	f7ff ff90 	bl	8002370 <NVIC_EncodePriority>
 8002450:	4602      	mov	r2, r0
 8002452:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002456:	4611      	mov	r1, r2
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff ff5f 	bl	800231c <__NVIC_SetPriority>
}
 800245e:	bf00      	nop
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b082      	sub	sp, #8
 800246a:	af00      	add	r7, sp, #0
 800246c:	4603      	mov	r3, r0
 800246e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002470:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002474:	4618      	mov	r0, r3
 8002476:	f7ff ff35 	bl	80022e4 <__NVIC_EnableIRQ>
}
 800247a:	bf00      	nop
 800247c:	3708      	adds	r7, #8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}

08002482 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b082      	sub	sp, #8
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f7ff ffa2 	bl	80023d4 <SysTick_Config>
 8002490:	4603      	mov	r3, r0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
	...

0800249c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800249c:	b480      	push	{r7}
 800249e:	b085      	sub	sp, #20
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024a4:	2300      	movs	r3, #0
 80024a6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e043      	b.n	800253a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	461a      	mov	r2, r3
 80024b8:	4b22      	ldr	r3, [pc, #136]	@ (8002544 <HAL_DMA_Init+0xa8>)
 80024ba:	4413      	add	r3, r2
 80024bc:	4a22      	ldr	r2, [pc, #136]	@ (8002548 <HAL_DMA_Init+0xac>)
 80024be:	fba2 2303 	umull	r2, r3, r2, r3
 80024c2:	091b      	lsrs	r3, r3, #4
 80024c4:	009a      	lsls	r2, r3, #2
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a1f      	ldr	r2, [pc, #124]	@ (800254c <HAL_DMA_Init+0xb0>)
 80024ce:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2202      	movs	r2, #2
 80024d4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80024e6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80024ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80024f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002500:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800250c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	69db      	ldr	r3, [r3, #28]
 8002512:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	4313      	orrs	r3, r2
 8002518:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68fa      	ldr	r2, [r7, #12]
 8002520:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2200      	movs	r2, #0
 8002534:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr
 8002544:	bffdfff8 	.word	0xbffdfff8
 8002548:	cccccccd 	.word	0xcccccccd
 800254c:	40020000 	.word	0x40020000

08002550 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
 800255c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800255e:	2300      	movs	r3, #0
 8002560:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002568:	2b01      	cmp	r3, #1
 800256a:	d101      	bne.n	8002570 <HAL_DMA_Start_IT+0x20>
 800256c:	2302      	movs	r3, #2
 800256e:	e04b      	b.n	8002608 <HAL_DMA_Start_IT+0xb8>
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800257e:	b2db      	uxtb	r3, r3
 8002580:	2b01      	cmp	r3, #1
 8002582:	d13a      	bne.n	80025fa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2202      	movs	r2, #2
 8002588:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 0201 	bic.w	r2, r2, #1
 80025a0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	687a      	ldr	r2, [r7, #4]
 80025a6:	68b9      	ldr	r1, [r7, #8]
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	f000 f9f6 	bl	800299a <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d008      	beq.n	80025c8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f042 020e 	orr.w	r2, r2, #14
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	e00f      	b.n	80025e8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f022 0204 	bic.w	r2, r2, #4
 80025d6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f042 020a 	orr.w	r2, r2, #10
 80025e6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f042 0201 	orr.w	r2, r2, #1
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	e005      	b.n	8002606 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002602:	2302      	movs	r3, #2
 8002604:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002606:	7dfb      	ldrb	r3, [r7, #23]
}
 8002608:	4618      	mov	r0, r3
 800260a:	3718      	adds	r7, #24
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002610:	b480      	push	{r7}
 8002612:	b085      	sub	sp, #20
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002618:	2300      	movs	r3, #0
 800261a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002622:	b2db      	uxtb	r3, r3
 8002624:	2b02      	cmp	r3, #2
 8002626:	d008      	beq.n	800263a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2204      	movs	r2, #4
 800262c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e020      	b.n	800267c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f022 020e 	bic.w	r2, r2, #14
 8002648:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f022 0201 	bic.w	r2, r2, #1
 8002658:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002662:	2101      	movs	r1, #1
 8002664:	fa01 f202 	lsl.w	r2, r1, r2
 8002668:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2201      	movs	r2, #1
 800266e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800267a:	7bfb      	ldrb	r3, [r7, #15]
}
 800267c:	4618      	mov	r0, r3
 800267e:	3714      	adds	r7, #20
 8002680:	46bd      	mov	sp, r7
 8002682:	bc80      	pop	{r7}
 8002684:	4770      	bx	lr
	...

08002688 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002690:	2300      	movs	r3, #0
 8002692:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800269a:	b2db      	uxtb	r3, r3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d005      	beq.n	80026ac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2204      	movs	r2, #4
 80026a4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	73fb      	strb	r3, [r7, #15]
 80026aa:	e051      	b.n	8002750 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f022 020e 	bic.w	r2, r2, #14
 80026ba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f022 0201 	bic.w	r2, r2, #1
 80026ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a22      	ldr	r2, [pc, #136]	@ (800275c <HAL_DMA_Abort_IT+0xd4>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d029      	beq.n	800272a <HAL_DMA_Abort_IT+0xa2>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a21      	ldr	r2, [pc, #132]	@ (8002760 <HAL_DMA_Abort_IT+0xd8>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d022      	beq.n	8002726 <HAL_DMA_Abort_IT+0x9e>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a1f      	ldr	r2, [pc, #124]	@ (8002764 <HAL_DMA_Abort_IT+0xdc>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d01a      	beq.n	8002720 <HAL_DMA_Abort_IT+0x98>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a1e      	ldr	r2, [pc, #120]	@ (8002768 <HAL_DMA_Abort_IT+0xe0>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d012      	beq.n	800271a <HAL_DMA_Abort_IT+0x92>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a1c      	ldr	r2, [pc, #112]	@ (800276c <HAL_DMA_Abort_IT+0xe4>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d00a      	beq.n	8002714 <HAL_DMA_Abort_IT+0x8c>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a1b      	ldr	r2, [pc, #108]	@ (8002770 <HAL_DMA_Abort_IT+0xe8>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d102      	bne.n	800270e <HAL_DMA_Abort_IT+0x86>
 8002708:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800270c:	e00e      	b.n	800272c <HAL_DMA_Abort_IT+0xa4>
 800270e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002712:	e00b      	b.n	800272c <HAL_DMA_Abort_IT+0xa4>
 8002714:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002718:	e008      	b.n	800272c <HAL_DMA_Abort_IT+0xa4>
 800271a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800271e:	e005      	b.n	800272c <HAL_DMA_Abort_IT+0xa4>
 8002720:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002724:	e002      	b.n	800272c <HAL_DMA_Abort_IT+0xa4>
 8002726:	2310      	movs	r3, #16
 8002728:	e000      	b.n	800272c <HAL_DMA_Abort_IT+0xa4>
 800272a:	2301      	movs	r3, #1
 800272c:	4a11      	ldr	r2, [pc, #68]	@ (8002774 <HAL_DMA_Abort_IT+0xec>)
 800272e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002744:	2b00      	cmp	r3, #0
 8002746:	d003      	beq.n	8002750 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	4798      	blx	r3
    } 
  }
  return status;
 8002750:	7bfb      	ldrb	r3, [r7, #15]
}
 8002752:	4618      	mov	r0, r3
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	40020008 	.word	0x40020008
 8002760:	4002001c 	.word	0x4002001c
 8002764:	40020030 	.word	0x40020030
 8002768:	40020044 	.word	0x40020044
 800276c:	40020058 	.word	0x40020058
 8002770:	4002006c 	.word	0x4002006c
 8002774:	40020000 	.word	0x40020000

08002778 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002794:	2204      	movs	r2, #4
 8002796:	409a      	lsls	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	4013      	ands	r3, r2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d04f      	beq.n	8002840 <HAL_DMA_IRQHandler+0xc8>
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	f003 0304 	and.w	r3, r3, #4
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d04a      	beq.n	8002840 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0320 	and.w	r3, r3, #32
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d107      	bne.n	80027c8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0204 	bic.w	r2, r2, #4
 80027c6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a66      	ldr	r2, [pc, #408]	@ (8002968 <HAL_DMA_IRQHandler+0x1f0>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d029      	beq.n	8002826 <HAL_DMA_IRQHandler+0xae>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a65      	ldr	r2, [pc, #404]	@ (800296c <HAL_DMA_IRQHandler+0x1f4>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d022      	beq.n	8002822 <HAL_DMA_IRQHandler+0xaa>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a63      	ldr	r2, [pc, #396]	@ (8002970 <HAL_DMA_IRQHandler+0x1f8>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d01a      	beq.n	800281c <HAL_DMA_IRQHandler+0xa4>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a62      	ldr	r2, [pc, #392]	@ (8002974 <HAL_DMA_IRQHandler+0x1fc>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d012      	beq.n	8002816 <HAL_DMA_IRQHandler+0x9e>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a60      	ldr	r2, [pc, #384]	@ (8002978 <HAL_DMA_IRQHandler+0x200>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d00a      	beq.n	8002810 <HAL_DMA_IRQHandler+0x98>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a5f      	ldr	r2, [pc, #380]	@ (800297c <HAL_DMA_IRQHandler+0x204>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d102      	bne.n	800280a <HAL_DMA_IRQHandler+0x92>
 8002804:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002808:	e00e      	b.n	8002828 <HAL_DMA_IRQHandler+0xb0>
 800280a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800280e:	e00b      	b.n	8002828 <HAL_DMA_IRQHandler+0xb0>
 8002810:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002814:	e008      	b.n	8002828 <HAL_DMA_IRQHandler+0xb0>
 8002816:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800281a:	e005      	b.n	8002828 <HAL_DMA_IRQHandler+0xb0>
 800281c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002820:	e002      	b.n	8002828 <HAL_DMA_IRQHandler+0xb0>
 8002822:	2340      	movs	r3, #64	@ 0x40
 8002824:	e000      	b.n	8002828 <HAL_DMA_IRQHandler+0xb0>
 8002826:	2304      	movs	r3, #4
 8002828:	4a55      	ldr	r2, [pc, #340]	@ (8002980 <HAL_DMA_IRQHandler+0x208>)
 800282a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002830:	2b00      	cmp	r3, #0
 8002832:	f000 8094 	beq.w	800295e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800283e:	e08e      	b.n	800295e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002844:	2202      	movs	r2, #2
 8002846:	409a      	lsls	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	4013      	ands	r3, r2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d056      	beq.n	80028fe <HAL_DMA_IRQHandler+0x186>
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	f003 0302 	and.w	r3, r3, #2
 8002856:	2b00      	cmp	r3, #0
 8002858:	d051      	beq.n	80028fe <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0320 	and.w	r3, r3, #32
 8002864:	2b00      	cmp	r3, #0
 8002866:	d10b      	bne.n	8002880 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 020a 	bic.w	r2, r2, #10
 8002876:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a38      	ldr	r2, [pc, #224]	@ (8002968 <HAL_DMA_IRQHandler+0x1f0>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d029      	beq.n	80028de <HAL_DMA_IRQHandler+0x166>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a37      	ldr	r2, [pc, #220]	@ (800296c <HAL_DMA_IRQHandler+0x1f4>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d022      	beq.n	80028da <HAL_DMA_IRQHandler+0x162>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a35      	ldr	r2, [pc, #212]	@ (8002970 <HAL_DMA_IRQHandler+0x1f8>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d01a      	beq.n	80028d4 <HAL_DMA_IRQHandler+0x15c>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a34      	ldr	r2, [pc, #208]	@ (8002974 <HAL_DMA_IRQHandler+0x1fc>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d012      	beq.n	80028ce <HAL_DMA_IRQHandler+0x156>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a32      	ldr	r2, [pc, #200]	@ (8002978 <HAL_DMA_IRQHandler+0x200>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d00a      	beq.n	80028c8 <HAL_DMA_IRQHandler+0x150>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a31      	ldr	r2, [pc, #196]	@ (800297c <HAL_DMA_IRQHandler+0x204>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d102      	bne.n	80028c2 <HAL_DMA_IRQHandler+0x14a>
 80028bc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80028c0:	e00e      	b.n	80028e0 <HAL_DMA_IRQHandler+0x168>
 80028c2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028c6:	e00b      	b.n	80028e0 <HAL_DMA_IRQHandler+0x168>
 80028c8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028cc:	e008      	b.n	80028e0 <HAL_DMA_IRQHandler+0x168>
 80028ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80028d2:	e005      	b.n	80028e0 <HAL_DMA_IRQHandler+0x168>
 80028d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028d8:	e002      	b.n	80028e0 <HAL_DMA_IRQHandler+0x168>
 80028da:	2320      	movs	r3, #32
 80028dc:	e000      	b.n	80028e0 <HAL_DMA_IRQHandler+0x168>
 80028de:	2302      	movs	r3, #2
 80028e0:	4a27      	ldr	r2, [pc, #156]	@ (8002980 <HAL_DMA_IRQHandler+0x208>)
 80028e2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d034      	beq.n	800295e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80028fc:	e02f      	b.n	800295e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002902:	2208      	movs	r2, #8
 8002904:	409a      	lsls	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	4013      	ands	r3, r2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d028      	beq.n	8002960 <HAL_DMA_IRQHandler+0x1e8>
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	f003 0308 	and.w	r3, r3, #8
 8002914:	2b00      	cmp	r3, #0
 8002916:	d023      	beq.n	8002960 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 020e 	bic.w	r2, r2, #14
 8002926:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002930:	2101      	movs	r1, #1
 8002932:	fa01 f202 	lsl.w	r2, r1, r2
 8002936:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2201      	movs	r2, #1
 800293c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2201      	movs	r2, #1
 8002942:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002952:	2b00      	cmp	r3, #0
 8002954:	d004      	beq.n	8002960 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	4798      	blx	r3
    }
  }
  return;
 800295e:	bf00      	nop
 8002960:	bf00      	nop
}
 8002962:	3710      	adds	r7, #16
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	40020008 	.word	0x40020008
 800296c:	4002001c 	.word	0x4002001c
 8002970:	40020030 	.word	0x40020030
 8002974:	40020044 	.word	0x40020044
 8002978:	40020058 	.word	0x40020058
 800297c:	4002006c 	.word	0x4002006c
 8002980:	40020000 	.word	0x40020000

08002984 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 8002990:	4618      	mov	r0, r3
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	bc80      	pop	{r7}
 8002998:	4770      	bx	lr

0800299a <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800299a:	b480      	push	{r7}
 800299c:	b085      	sub	sp, #20
 800299e:	af00      	add	r7, sp, #0
 80029a0:	60f8      	str	r0, [r7, #12]
 80029a2:	60b9      	str	r1, [r7, #8]
 80029a4:	607a      	str	r2, [r7, #4]
 80029a6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b0:	2101      	movs	r1, #1
 80029b2:	fa01 f202 	lsl.w	r2, r1, r2
 80029b6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	683a      	ldr	r2, [r7, #0]
 80029be:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	2b10      	cmp	r3, #16
 80029c6:	d108      	bne.n	80029da <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	68ba      	ldr	r2, [r7, #8]
 80029d6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80029d8:	e007      	b.n	80029ea <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	60da      	str	r2, [r3, #12]
}
 80029ea:	bf00      	nop
 80029ec:	3714      	adds	r7, #20
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bc80      	pop	{r7}
 80029f2:	4770      	bx	lr

080029f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b08b      	sub	sp, #44	@ 0x2c
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029fe:	2300      	movs	r3, #0
 8002a00:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a02:	2300      	movs	r3, #0
 8002a04:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a06:	e169      	b.n	8002cdc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a08:	2201      	movs	r2, #1
 8002a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	69fa      	ldr	r2, [r7, #28]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a1c:	69ba      	ldr	r2, [r7, #24]
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	f040 8158 	bne.w	8002cd6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	4a9a      	ldr	r2, [pc, #616]	@ (8002c94 <HAL_GPIO_Init+0x2a0>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d05e      	beq.n	8002aee <HAL_GPIO_Init+0xfa>
 8002a30:	4a98      	ldr	r2, [pc, #608]	@ (8002c94 <HAL_GPIO_Init+0x2a0>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d875      	bhi.n	8002b22 <HAL_GPIO_Init+0x12e>
 8002a36:	4a98      	ldr	r2, [pc, #608]	@ (8002c98 <HAL_GPIO_Init+0x2a4>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d058      	beq.n	8002aee <HAL_GPIO_Init+0xfa>
 8002a3c:	4a96      	ldr	r2, [pc, #600]	@ (8002c98 <HAL_GPIO_Init+0x2a4>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d86f      	bhi.n	8002b22 <HAL_GPIO_Init+0x12e>
 8002a42:	4a96      	ldr	r2, [pc, #600]	@ (8002c9c <HAL_GPIO_Init+0x2a8>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d052      	beq.n	8002aee <HAL_GPIO_Init+0xfa>
 8002a48:	4a94      	ldr	r2, [pc, #592]	@ (8002c9c <HAL_GPIO_Init+0x2a8>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d869      	bhi.n	8002b22 <HAL_GPIO_Init+0x12e>
 8002a4e:	4a94      	ldr	r2, [pc, #592]	@ (8002ca0 <HAL_GPIO_Init+0x2ac>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d04c      	beq.n	8002aee <HAL_GPIO_Init+0xfa>
 8002a54:	4a92      	ldr	r2, [pc, #584]	@ (8002ca0 <HAL_GPIO_Init+0x2ac>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d863      	bhi.n	8002b22 <HAL_GPIO_Init+0x12e>
 8002a5a:	4a92      	ldr	r2, [pc, #584]	@ (8002ca4 <HAL_GPIO_Init+0x2b0>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d046      	beq.n	8002aee <HAL_GPIO_Init+0xfa>
 8002a60:	4a90      	ldr	r2, [pc, #576]	@ (8002ca4 <HAL_GPIO_Init+0x2b0>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d85d      	bhi.n	8002b22 <HAL_GPIO_Init+0x12e>
 8002a66:	2b12      	cmp	r3, #18
 8002a68:	d82a      	bhi.n	8002ac0 <HAL_GPIO_Init+0xcc>
 8002a6a:	2b12      	cmp	r3, #18
 8002a6c:	d859      	bhi.n	8002b22 <HAL_GPIO_Init+0x12e>
 8002a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a74 <HAL_GPIO_Init+0x80>)
 8002a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a74:	08002aef 	.word	0x08002aef
 8002a78:	08002ac9 	.word	0x08002ac9
 8002a7c:	08002adb 	.word	0x08002adb
 8002a80:	08002b1d 	.word	0x08002b1d
 8002a84:	08002b23 	.word	0x08002b23
 8002a88:	08002b23 	.word	0x08002b23
 8002a8c:	08002b23 	.word	0x08002b23
 8002a90:	08002b23 	.word	0x08002b23
 8002a94:	08002b23 	.word	0x08002b23
 8002a98:	08002b23 	.word	0x08002b23
 8002a9c:	08002b23 	.word	0x08002b23
 8002aa0:	08002b23 	.word	0x08002b23
 8002aa4:	08002b23 	.word	0x08002b23
 8002aa8:	08002b23 	.word	0x08002b23
 8002aac:	08002b23 	.word	0x08002b23
 8002ab0:	08002b23 	.word	0x08002b23
 8002ab4:	08002b23 	.word	0x08002b23
 8002ab8:	08002ad1 	.word	0x08002ad1
 8002abc:	08002ae5 	.word	0x08002ae5
 8002ac0:	4a79      	ldr	r2, [pc, #484]	@ (8002ca8 <HAL_GPIO_Init+0x2b4>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d013      	beq.n	8002aee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ac6:	e02c      	b.n	8002b22 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	623b      	str	r3, [r7, #32]
          break;
 8002ace:	e029      	b.n	8002b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	3304      	adds	r3, #4
 8002ad6:	623b      	str	r3, [r7, #32]
          break;
 8002ad8:	e024      	b.n	8002b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	3308      	adds	r3, #8
 8002ae0:	623b      	str	r3, [r7, #32]
          break;
 8002ae2:	e01f      	b.n	8002b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	330c      	adds	r3, #12
 8002aea:	623b      	str	r3, [r7, #32]
          break;
 8002aec:	e01a      	b.n	8002b24 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d102      	bne.n	8002afc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002af6:	2304      	movs	r3, #4
 8002af8:	623b      	str	r3, [r7, #32]
          break;
 8002afa:	e013      	b.n	8002b24 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d105      	bne.n	8002b10 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b04:	2308      	movs	r3, #8
 8002b06:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	69fa      	ldr	r2, [r7, #28]
 8002b0c:	611a      	str	r2, [r3, #16]
          break;
 8002b0e:	e009      	b.n	8002b24 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b10:	2308      	movs	r3, #8
 8002b12:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	69fa      	ldr	r2, [r7, #28]
 8002b18:	615a      	str	r2, [r3, #20]
          break;
 8002b1a:	e003      	b.n	8002b24 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	623b      	str	r3, [r7, #32]
          break;
 8002b20:	e000      	b.n	8002b24 <HAL_GPIO_Init+0x130>
          break;
 8002b22:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	2bff      	cmp	r3, #255	@ 0xff
 8002b28:	d801      	bhi.n	8002b2e <HAL_GPIO_Init+0x13a>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	e001      	b.n	8002b32 <HAL_GPIO_Init+0x13e>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	3304      	adds	r3, #4
 8002b32:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	2bff      	cmp	r3, #255	@ 0xff
 8002b38:	d802      	bhi.n	8002b40 <HAL_GPIO_Init+0x14c>
 8002b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	e002      	b.n	8002b46 <HAL_GPIO_Init+0x152>
 8002b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b42:	3b08      	subs	r3, #8
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	210f      	movs	r1, #15
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	fa01 f303 	lsl.w	r3, r1, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	401a      	ands	r2, r3
 8002b58:	6a39      	ldr	r1, [r7, #32]
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b60:	431a      	orrs	r2, r3
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f000 80b1 	beq.w	8002cd6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b74:	4b4d      	ldr	r3, [pc, #308]	@ (8002cac <HAL_GPIO_Init+0x2b8>)
 8002b76:	699b      	ldr	r3, [r3, #24]
 8002b78:	4a4c      	ldr	r2, [pc, #304]	@ (8002cac <HAL_GPIO_Init+0x2b8>)
 8002b7a:	f043 0301 	orr.w	r3, r3, #1
 8002b7e:	6193      	str	r3, [r2, #24]
 8002b80:	4b4a      	ldr	r3, [pc, #296]	@ (8002cac <HAL_GPIO_Init+0x2b8>)
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	60bb      	str	r3, [r7, #8]
 8002b8a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b8c:	4a48      	ldr	r2, [pc, #288]	@ (8002cb0 <HAL_GPIO_Init+0x2bc>)
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b90:	089b      	lsrs	r3, r3, #2
 8002b92:	3302      	adds	r3, #2
 8002b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b98:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9c:	f003 0303 	and.w	r3, r3, #3
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	220f      	movs	r2, #15
 8002ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba8:	43db      	mvns	r3, r3
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	4013      	ands	r3, r2
 8002bae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a40      	ldr	r2, [pc, #256]	@ (8002cb4 <HAL_GPIO_Init+0x2c0>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d013      	beq.n	8002be0 <HAL_GPIO_Init+0x1ec>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a3f      	ldr	r2, [pc, #252]	@ (8002cb8 <HAL_GPIO_Init+0x2c4>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d00d      	beq.n	8002bdc <HAL_GPIO_Init+0x1e8>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a3e      	ldr	r2, [pc, #248]	@ (8002cbc <HAL_GPIO_Init+0x2c8>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d007      	beq.n	8002bd8 <HAL_GPIO_Init+0x1e4>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a3d      	ldr	r2, [pc, #244]	@ (8002cc0 <HAL_GPIO_Init+0x2cc>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d101      	bne.n	8002bd4 <HAL_GPIO_Init+0x1e0>
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e006      	b.n	8002be2 <HAL_GPIO_Init+0x1ee>
 8002bd4:	2304      	movs	r3, #4
 8002bd6:	e004      	b.n	8002be2 <HAL_GPIO_Init+0x1ee>
 8002bd8:	2302      	movs	r3, #2
 8002bda:	e002      	b.n	8002be2 <HAL_GPIO_Init+0x1ee>
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e000      	b.n	8002be2 <HAL_GPIO_Init+0x1ee>
 8002be0:	2300      	movs	r3, #0
 8002be2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002be4:	f002 0203 	and.w	r2, r2, #3
 8002be8:	0092      	lsls	r2, r2, #2
 8002bea:	4093      	lsls	r3, r2
 8002bec:	68fa      	ldr	r2, [r7, #12]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002bf2:	492f      	ldr	r1, [pc, #188]	@ (8002cb0 <HAL_GPIO_Init+0x2bc>)
 8002bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf6:	089b      	lsrs	r3, r3, #2
 8002bf8:	3302      	adds	r3, #2
 8002bfa:	68fa      	ldr	r2, [r7, #12]
 8002bfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d006      	beq.n	8002c1a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c0c:	4b2d      	ldr	r3, [pc, #180]	@ (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c0e:	689a      	ldr	r2, [r3, #8]
 8002c10:	492c      	ldr	r1, [pc, #176]	@ (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	608b      	str	r3, [r1, #8]
 8002c18:	e006      	b.n	8002c28 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c1a:	4b2a      	ldr	r3, [pc, #168]	@ (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	43db      	mvns	r3, r3
 8002c22:	4928      	ldr	r1, [pc, #160]	@ (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c24:	4013      	ands	r3, r2
 8002c26:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d006      	beq.n	8002c42 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c34:	4b23      	ldr	r3, [pc, #140]	@ (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c36:	68da      	ldr	r2, [r3, #12]
 8002c38:	4922      	ldr	r1, [pc, #136]	@ (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	60cb      	str	r3, [r1, #12]
 8002c40:	e006      	b.n	8002c50 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c42:	4b20      	ldr	r3, [pc, #128]	@ (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c44:	68da      	ldr	r2, [r3, #12]
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	491e      	ldr	r1, [pc, #120]	@ (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d006      	beq.n	8002c6a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c5c:	4b19      	ldr	r3, [pc, #100]	@ (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c5e:	685a      	ldr	r2, [r3, #4]
 8002c60:	4918      	ldr	r1, [pc, #96]	@ (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	604b      	str	r3, [r1, #4]
 8002c68:	e006      	b.n	8002c78 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c6a:	4b16      	ldr	r3, [pc, #88]	@ (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	43db      	mvns	r3, r3
 8002c72:	4914      	ldr	r1, [pc, #80]	@ (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c74:	4013      	ands	r3, r2
 8002c76:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d021      	beq.n	8002cc8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002c84:	4b0f      	ldr	r3, [pc, #60]	@ (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	490e      	ldr	r1, [pc, #56]	@ (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	600b      	str	r3, [r1, #0]
 8002c90:	e021      	b.n	8002cd6 <HAL_GPIO_Init+0x2e2>
 8002c92:	bf00      	nop
 8002c94:	10320000 	.word	0x10320000
 8002c98:	10310000 	.word	0x10310000
 8002c9c:	10220000 	.word	0x10220000
 8002ca0:	10210000 	.word	0x10210000
 8002ca4:	10120000 	.word	0x10120000
 8002ca8:	10110000 	.word	0x10110000
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	40010000 	.word	0x40010000
 8002cb4:	40010800 	.word	0x40010800
 8002cb8:	40010c00 	.word	0x40010c00
 8002cbc:	40011000 	.word	0x40011000
 8002cc0:	40011400 	.word	0x40011400
 8002cc4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf8 <HAL_GPIO_Init+0x304>)
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	43db      	mvns	r3, r3
 8002cd0:	4909      	ldr	r1, [pc, #36]	@ (8002cf8 <HAL_GPIO_Init+0x304>)
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd8:	3301      	adds	r3, #1
 8002cda:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f47f ae8e 	bne.w	8002a08 <HAL_GPIO_Init+0x14>
  }
}
 8002cec:	bf00      	nop
 8002cee:	bf00      	nop
 8002cf0:	372c      	adds	r7, #44	@ 0x2c
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bc80      	pop	{r7}
 8002cf6:	4770      	bx	lr
 8002cf8:	40010400 	.word	0x40010400

08002cfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	460b      	mov	r3, r1
 8002d06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689a      	ldr	r2, [r3, #8]
 8002d0c:	887b      	ldrh	r3, [r7, #2]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d002      	beq.n	8002d1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d14:	2301      	movs	r3, #1
 8002d16:	73fb      	strb	r3, [r7, #15]
 8002d18:	e001      	b.n	8002d1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3714      	adds	r7, #20
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bc80      	pop	{r7}
 8002d28:	4770      	bx	lr

08002d2a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	b083      	sub	sp, #12
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
 8002d32:	460b      	mov	r3, r1
 8002d34:	807b      	strh	r3, [r7, #2]
 8002d36:	4613      	mov	r3, r2
 8002d38:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d3a:	787b      	ldrb	r3, [r7, #1]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d003      	beq.n	8002d48 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d40:	887a      	ldrh	r2, [r7, #2]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d46:	e003      	b.n	8002d50 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d48:	887b      	ldrh	r3, [r7, #2]
 8002d4a:	041a      	lsls	r2, r3, #16
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	611a      	str	r2, [r3, #16]
}
 8002d50:	bf00      	nop
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bc80      	pop	{r7}
 8002d58:	4770      	bx	lr

08002d5a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b085      	sub	sp, #20
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
 8002d62:	460b      	mov	r3, r1
 8002d64:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d6c:	887a      	ldrh	r2, [r7, #2]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	4013      	ands	r3, r2
 8002d72:	041a      	lsls	r2, r3, #16
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	43d9      	mvns	r1, r3
 8002d78:	887b      	ldrh	r3, [r7, #2]
 8002d7a:	400b      	ands	r3, r1
 8002d7c:	431a      	orrs	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	611a      	str	r2, [r3, #16]
}
 8002d82:	bf00      	nop
 8002d84:	3714      	adds	r7, #20
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b086      	sub	sp, #24
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d101      	bne.n	8002d9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e272      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0301 	and.w	r3, r3, #1
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	f000 8087 	beq.w	8002eba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002dac:	4b92      	ldr	r3, [pc, #584]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f003 030c 	and.w	r3, r3, #12
 8002db4:	2b04      	cmp	r3, #4
 8002db6:	d00c      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002db8:	4b8f      	ldr	r3, [pc, #572]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	f003 030c 	and.w	r3, r3, #12
 8002dc0:	2b08      	cmp	r3, #8
 8002dc2:	d112      	bne.n	8002dea <HAL_RCC_OscConfig+0x5e>
 8002dc4:	4b8c      	ldr	r3, [pc, #560]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dd0:	d10b      	bne.n	8002dea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dd2:	4b89      	ldr	r3, [pc, #548]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d06c      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x12c>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d168      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e24c      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002df2:	d106      	bne.n	8002e02 <HAL_RCC_OscConfig+0x76>
 8002df4:	4b80      	ldr	r3, [pc, #512]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a7f      	ldr	r2, [pc, #508]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002dfa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dfe:	6013      	str	r3, [r2, #0]
 8002e00:	e02e      	b.n	8002e60 <HAL_RCC_OscConfig+0xd4>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d10c      	bne.n	8002e24 <HAL_RCC_OscConfig+0x98>
 8002e0a:	4b7b      	ldr	r3, [pc, #492]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a7a      	ldr	r2, [pc, #488]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002e10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e14:	6013      	str	r3, [r2, #0]
 8002e16:	4b78      	ldr	r3, [pc, #480]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a77      	ldr	r2, [pc, #476]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002e1c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e20:	6013      	str	r3, [r2, #0]
 8002e22:	e01d      	b.n	8002e60 <HAL_RCC_OscConfig+0xd4>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e2c:	d10c      	bne.n	8002e48 <HAL_RCC_OscConfig+0xbc>
 8002e2e:	4b72      	ldr	r3, [pc, #456]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a71      	ldr	r2, [pc, #452]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002e34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e38:	6013      	str	r3, [r2, #0]
 8002e3a:	4b6f      	ldr	r3, [pc, #444]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a6e      	ldr	r2, [pc, #440]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002e40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e44:	6013      	str	r3, [r2, #0]
 8002e46:	e00b      	b.n	8002e60 <HAL_RCC_OscConfig+0xd4>
 8002e48:	4b6b      	ldr	r3, [pc, #428]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a6a      	ldr	r2, [pc, #424]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002e4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e52:	6013      	str	r3, [r2, #0]
 8002e54:	4b68      	ldr	r3, [pc, #416]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a67      	ldr	r2, [pc, #412]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002e5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e5e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d013      	beq.n	8002e90 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e68:	f7fe fe3e 	bl	8001ae8 <HAL_GetTick>
 8002e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e70:	f7fe fe3a 	bl	8001ae8 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b64      	cmp	r3, #100	@ 0x64
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e200      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e82:	4b5d      	ldr	r3, [pc, #372]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d0f0      	beq.n	8002e70 <HAL_RCC_OscConfig+0xe4>
 8002e8e:	e014      	b.n	8002eba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e90:	f7fe fe2a 	bl	8001ae8 <HAL_GetTick>
 8002e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e96:	e008      	b.n	8002eaa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e98:	f7fe fe26 	bl	8001ae8 <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b64      	cmp	r3, #100	@ 0x64
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e1ec      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eaa:	4b53      	ldr	r3, [pc, #332]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1f0      	bne.n	8002e98 <HAL_RCC_OscConfig+0x10c>
 8002eb6:	e000      	b.n	8002eba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d063      	beq.n	8002f8e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ec6:	4b4c      	ldr	r3, [pc, #304]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f003 030c 	and.w	r3, r3, #12
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d00b      	beq.n	8002eea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ed2:	4b49      	ldr	r3, [pc, #292]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f003 030c 	and.w	r3, r3, #12
 8002eda:	2b08      	cmp	r3, #8
 8002edc:	d11c      	bne.n	8002f18 <HAL_RCC_OscConfig+0x18c>
 8002ede:	4b46      	ldr	r3, [pc, #280]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d116      	bne.n	8002f18 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eea:	4b43      	ldr	r3, [pc, #268]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0302 	and.w	r3, r3, #2
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d005      	beq.n	8002f02 <HAL_RCC_OscConfig+0x176>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d001      	beq.n	8002f02 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e1c0      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f02:	4b3d      	ldr	r3, [pc, #244]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	00db      	lsls	r3, r3, #3
 8002f10:	4939      	ldr	r1, [pc, #228]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002f12:	4313      	orrs	r3, r2
 8002f14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f16:	e03a      	b.n	8002f8e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d020      	beq.n	8002f62 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f20:	4b36      	ldr	r3, [pc, #216]	@ (8002ffc <HAL_RCC_OscConfig+0x270>)
 8002f22:	2201      	movs	r2, #1
 8002f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f26:	f7fe fddf 	bl	8001ae8 <HAL_GetTick>
 8002f2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f2c:	e008      	b.n	8002f40 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f2e:	f7fe fddb 	bl	8001ae8 <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d901      	bls.n	8002f40 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e1a1      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f40:	4b2d      	ldr	r3, [pc, #180]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0302 	and.w	r3, r3, #2
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d0f0      	beq.n	8002f2e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f4c:	4b2a      	ldr	r3, [pc, #168]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	695b      	ldr	r3, [r3, #20]
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	4927      	ldr	r1, [pc, #156]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	600b      	str	r3, [r1, #0]
 8002f60:	e015      	b.n	8002f8e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f62:	4b26      	ldr	r3, [pc, #152]	@ (8002ffc <HAL_RCC_OscConfig+0x270>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f68:	f7fe fdbe 	bl	8001ae8 <HAL_GetTick>
 8002f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f6e:	e008      	b.n	8002f82 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f70:	f7fe fdba 	bl	8001ae8 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d901      	bls.n	8002f82 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e180      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f82:	4b1d      	ldr	r3, [pc, #116]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 0302 	and.w	r3, r3, #2
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d1f0      	bne.n	8002f70 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0308 	and.w	r3, r3, #8
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d03a      	beq.n	8003010 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	699b      	ldr	r3, [r3, #24]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d019      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fa2:	4b17      	ldr	r3, [pc, #92]	@ (8003000 <HAL_RCC_OscConfig+0x274>)
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fa8:	f7fe fd9e 	bl	8001ae8 <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fae:	e008      	b.n	8002fc2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fb0:	f7fe fd9a 	bl	8001ae8 <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e160      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff8 <HAL_RCC_OscConfig+0x26c>)
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d0f0      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002fce:	2001      	movs	r0, #1
 8002fd0:	f000 faee 	bl	80035b0 <RCC_Delay>
 8002fd4:	e01c      	b.n	8003010 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8003000 <HAL_RCC_OscConfig+0x274>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fdc:	f7fe fd84 	bl	8001ae8 <HAL_GetTick>
 8002fe0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fe2:	e00f      	b.n	8003004 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fe4:	f7fe fd80 	bl	8001ae8 <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d908      	bls.n	8003004 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e146      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
 8002ff6:	bf00      	nop
 8002ff8:	40021000 	.word	0x40021000
 8002ffc:	42420000 	.word	0x42420000
 8003000:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003004:	4b92      	ldr	r3, [pc, #584]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 8003006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1e9      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0304 	and.w	r3, r3, #4
 8003018:	2b00      	cmp	r3, #0
 800301a:	f000 80a6 	beq.w	800316a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800301e:	2300      	movs	r3, #0
 8003020:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003022:	4b8b      	ldr	r3, [pc, #556]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 8003024:	69db      	ldr	r3, [r3, #28]
 8003026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d10d      	bne.n	800304a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800302e:	4b88      	ldr	r3, [pc, #544]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	4a87      	ldr	r2, [pc, #540]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 8003034:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003038:	61d3      	str	r3, [r2, #28]
 800303a:	4b85      	ldr	r3, [pc, #532]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 800303c:	69db      	ldr	r3, [r3, #28]
 800303e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003042:	60bb      	str	r3, [r7, #8]
 8003044:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003046:	2301      	movs	r3, #1
 8003048:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800304a:	4b82      	ldr	r3, [pc, #520]	@ (8003254 <HAL_RCC_OscConfig+0x4c8>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003052:	2b00      	cmp	r3, #0
 8003054:	d118      	bne.n	8003088 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003056:	4b7f      	ldr	r3, [pc, #508]	@ (8003254 <HAL_RCC_OscConfig+0x4c8>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a7e      	ldr	r2, [pc, #504]	@ (8003254 <HAL_RCC_OscConfig+0x4c8>)
 800305c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003060:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003062:	f7fe fd41 	bl	8001ae8 <HAL_GetTick>
 8003066:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003068:	e008      	b.n	800307c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800306a:	f7fe fd3d 	bl	8001ae8 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	2b64      	cmp	r3, #100	@ 0x64
 8003076:	d901      	bls.n	800307c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e103      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800307c:	4b75      	ldr	r3, [pc, #468]	@ (8003254 <HAL_RCC_OscConfig+0x4c8>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003084:	2b00      	cmp	r3, #0
 8003086:	d0f0      	beq.n	800306a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	2b01      	cmp	r3, #1
 800308e:	d106      	bne.n	800309e <HAL_RCC_OscConfig+0x312>
 8003090:	4b6f      	ldr	r3, [pc, #444]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 8003092:	6a1b      	ldr	r3, [r3, #32]
 8003094:	4a6e      	ldr	r2, [pc, #440]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 8003096:	f043 0301 	orr.w	r3, r3, #1
 800309a:	6213      	str	r3, [r2, #32]
 800309c:	e02d      	b.n	80030fa <HAL_RCC_OscConfig+0x36e>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10c      	bne.n	80030c0 <HAL_RCC_OscConfig+0x334>
 80030a6:	4b6a      	ldr	r3, [pc, #424]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80030a8:	6a1b      	ldr	r3, [r3, #32]
 80030aa:	4a69      	ldr	r2, [pc, #420]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80030ac:	f023 0301 	bic.w	r3, r3, #1
 80030b0:	6213      	str	r3, [r2, #32]
 80030b2:	4b67      	ldr	r3, [pc, #412]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80030b4:	6a1b      	ldr	r3, [r3, #32]
 80030b6:	4a66      	ldr	r2, [pc, #408]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80030b8:	f023 0304 	bic.w	r3, r3, #4
 80030bc:	6213      	str	r3, [r2, #32]
 80030be:	e01c      	b.n	80030fa <HAL_RCC_OscConfig+0x36e>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	2b05      	cmp	r3, #5
 80030c6:	d10c      	bne.n	80030e2 <HAL_RCC_OscConfig+0x356>
 80030c8:	4b61      	ldr	r3, [pc, #388]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80030ca:	6a1b      	ldr	r3, [r3, #32]
 80030cc:	4a60      	ldr	r2, [pc, #384]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80030ce:	f043 0304 	orr.w	r3, r3, #4
 80030d2:	6213      	str	r3, [r2, #32]
 80030d4:	4b5e      	ldr	r3, [pc, #376]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80030d6:	6a1b      	ldr	r3, [r3, #32]
 80030d8:	4a5d      	ldr	r2, [pc, #372]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80030da:	f043 0301 	orr.w	r3, r3, #1
 80030de:	6213      	str	r3, [r2, #32]
 80030e0:	e00b      	b.n	80030fa <HAL_RCC_OscConfig+0x36e>
 80030e2:	4b5b      	ldr	r3, [pc, #364]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80030e4:	6a1b      	ldr	r3, [r3, #32]
 80030e6:	4a5a      	ldr	r2, [pc, #360]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80030e8:	f023 0301 	bic.w	r3, r3, #1
 80030ec:	6213      	str	r3, [r2, #32]
 80030ee:	4b58      	ldr	r3, [pc, #352]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80030f0:	6a1b      	ldr	r3, [r3, #32]
 80030f2:	4a57      	ldr	r2, [pc, #348]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80030f4:	f023 0304 	bic.w	r3, r3, #4
 80030f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d015      	beq.n	800312e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003102:	f7fe fcf1 	bl	8001ae8 <HAL_GetTick>
 8003106:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003108:	e00a      	b.n	8003120 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800310a:	f7fe fced 	bl	8001ae8 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003118:	4293      	cmp	r3, r2
 800311a:	d901      	bls.n	8003120 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800311c:	2303      	movs	r3, #3
 800311e:	e0b1      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003120:	4b4b      	ldr	r3, [pc, #300]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 8003122:	6a1b      	ldr	r3, [r3, #32]
 8003124:	f003 0302 	and.w	r3, r3, #2
 8003128:	2b00      	cmp	r3, #0
 800312a:	d0ee      	beq.n	800310a <HAL_RCC_OscConfig+0x37e>
 800312c:	e014      	b.n	8003158 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800312e:	f7fe fcdb 	bl	8001ae8 <HAL_GetTick>
 8003132:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003134:	e00a      	b.n	800314c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003136:	f7fe fcd7 	bl	8001ae8 <HAL_GetTick>
 800313a:	4602      	mov	r2, r0
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003144:	4293      	cmp	r3, r2
 8003146:	d901      	bls.n	800314c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003148:	2303      	movs	r3, #3
 800314a:	e09b      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800314c:	4b40      	ldr	r3, [pc, #256]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 800314e:	6a1b      	ldr	r3, [r3, #32]
 8003150:	f003 0302 	and.w	r3, r3, #2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d1ee      	bne.n	8003136 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003158:	7dfb      	ldrb	r3, [r7, #23]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d105      	bne.n	800316a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800315e:	4b3c      	ldr	r3, [pc, #240]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 8003160:	69db      	ldr	r3, [r3, #28]
 8003162:	4a3b      	ldr	r2, [pc, #236]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 8003164:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003168:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	69db      	ldr	r3, [r3, #28]
 800316e:	2b00      	cmp	r3, #0
 8003170:	f000 8087 	beq.w	8003282 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003174:	4b36      	ldr	r3, [pc, #216]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f003 030c 	and.w	r3, r3, #12
 800317c:	2b08      	cmp	r3, #8
 800317e:	d061      	beq.n	8003244 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	69db      	ldr	r3, [r3, #28]
 8003184:	2b02      	cmp	r3, #2
 8003186:	d146      	bne.n	8003216 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003188:	4b33      	ldr	r3, [pc, #204]	@ (8003258 <HAL_RCC_OscConfig+0x4cc>)
 800318a:	2200      	movs	r2, #0
 800318c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800318e:	f7fe fcab 	bl	8001ae8 <HAL_GetTick>
 8003192:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003194:	e008      	b.n	80031a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003196:	f7fe fca7 	bl	8001ae8 <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d901      	bls.n	80031a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e06d      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031a8:	4b29      	ldr	r3, [pc, #164]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1f0      	bne.n	8003196 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a1b      	ldr	r3, [r3, #32]
 80031b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031bc:	d108      	bne.n	80031d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80031be:	4b24      	ldr	r3, [pc, #144]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	4921      	ldr	r1, [pc, #132]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80031cc:	4313      	orrs	r3, r2
 80031ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031d0:	4b1f      	ldr	r3, [pc, #124]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a19      	ldr	r1, [r3, #32]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e0:	430b      	orrs	r3, r1
 80031e2:	491b      	ldr	r1, [pc, #108]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003258 <HAL_RCC_OscConfig+0x4cc>)
 80031ea:	2201      	movs	r2, #1
 80031ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ee:	f7fe fc7b 	bl	8001ae8 <HAL_GetTick>
 80031f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031f4:	e008      	b.n	8003208 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f6:	f7fe fc77 	bl	8001ae8 <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	2b02      	cmp	r3, #2
 8003202:	d901      	bls.n	8003208 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e03d      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003208:	4b11      	ldr	r3, [pc, #68]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d0f0      	beq.n	80031f6 <HAL_RCC_OscConfig+0x46a>
 8003214:	e035      	b.n	8003282 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003216:	4b10      	ldr	r3, [pc, #64]	@ (8003258 <HAL_RCC_OscConfig+0x4cc>)
 8003218:	2200      	movs	r2, #0
 800321a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321c:	f7fe fc64 	bl	8001ae8 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003224:	f7fe fc60 	bl	8001ae8 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e026      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003236:	4b06      	ldr	r3, [pc, #24]	@ (8003250 <HAL_RCC_OscConfig+0x4c4>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f0      	bne.n	8003224 <HAL_RCC_OscConfig+0x498>
 8003242:	e01e      	b.n	8003282 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	69db      	ldr	r3, [r3, #28]
 8003248:	2b01      	cmp	r3, #1
 800324a:	d107      	bne.n	800325c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e019      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
 8003250:	40021000 	.word	0x40021000
 8003254:	40007000 	.word	0x40007000
 8003258:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800325c:	4b0b      	ldr	r3, [pc, #44]	@ (800328c <HAL_RCC_OscConfig+0x500>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a1b      	ldr	r3, [r3, #32]
 800326c:	429a      	cmp	r2, r3
 800326e:	d106      	bne.n	800327e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800327a:	429a      	cmp	r2, r3
 800327c:	d001      	beq.n	8003282 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e000      	b.n	8003284 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3718      	adds	r7, #24
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40021000 	.word	0x40021000

08003290 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e0d0      	b.n	8003446 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032a4:	4b6a      	ldr	r3, [pc, #424]	@ (8003450 <HAL_RCC_ClockConfig+0x1c0>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0307 	and.w	r3, r3, #7
 80032ac:	683a      	ldr	r2, [r7, #0]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d910      	bls.n	80032d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032b2:	4b67      	ldr	r3, [pc, #412]	@ (8003450 <HAL_RCC_ClockConfig+0x1c0>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f023 0207 	bic.w	r2, r3, #7
 80032ba:	4965      	ldr	r1, [pc, #404]	@ (8003450 <HAL_RCC_ClockConfig+0x1c0>)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	4313      	orrs	r3, r2
 80032c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c2:	4b63      	ldr	r3, [pc, #396]	@ (8003450 <HAL_RCC_ClockConfig+0x1c0>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	683a      	ldr	r2, [r7, #0]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d001      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e0b8      	b.n	8003446 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d020      	beq.n	8003322 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0304 	and.w	r3, r3, #4
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d005      	beq.n	80032f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032ec:	4b59      	ldr	r3, [pc, #356]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	4a58      	ldr	r2, [pc, #352]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 80032f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80032f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0308 	and.w	r3, r3, #8
 8003300:	2b00      	cmp	r3, #0
 8003302:	d005      	beq.n	8003310 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003304:	4b53      	ldr	r3, [pc, #332]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	4a52      	ldr	r2, [pc, #328]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 800330a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800330e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003310:	4b50      	ldr	r3, [pc, #320]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	494d      	ldr	r1, [pc, #308]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 800331e:	4313      	orrs	r3, r2
 8003320:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0301 	and.w	r3, r3, #1
 800332a:	2b00      	cmp	r3, #0
 800332c:	d040      	beq.n	80033b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	2b01      	cmp	r3, #1
 8003334:	d107      	bne.n	8003346 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003336:	4b47      	ldr	r3, [pc, #284]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d115      	bne.n	800336e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e07f      	b.n	8003446 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	2b02      	cmp	r3, #2
 800334c:	d107      	bne.n	800335e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800334e:	4b41      	ldr	r3, [pc, #260]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d109      	bne.n	800336e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e073      	b.n	8003446 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800335e:	4b3d      	ldr	r3, [pc, #244]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e06b      	b.n	8003446 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800336e:	4b39      	ldr	r3, [pc, #228]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f023 0203 	bic.w	r2, r3, #3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	4936      	ldr	r1, [pc, #216]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 800337c:	4313      	orrs	r3, r2
 800337e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003380:	f7fe fbb2 	bl	8001ae8 <HAL_GetTick>
 8003384:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003386:	e00a      	b.n	800339e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003388:	f7fe fbae 	bl	8001ae8 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003396:	4293      	cmp	r3, r2
 8003398:	d901      	bls.n	800339e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e053      	b.n	8003446 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800339e:	4b2d      	ldr	r3, [pc, #180]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f003 020c 	and.w	r2, r3, #12
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d1eb      	bne.n	8003388 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033b0:	4b27      	ldr	r3, [pc, #156]	@ (8003450 <HAL_RCC_ClockConfig+0x1c0>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0307 	and.w	r3, r3, #7
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d210      	bcs.n	80033e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033be:	4b24      	ldr	r3, [pc, #144]	@ (8003450 <HAL_RCC_ClockConfig+0x1c0>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f023 0207 	bic.w	r2, r3, #7
 80033c6:	4922      	ldr	r1, [pc, #136]	@ (8003450 <HAL_RCC_ClockConfig+0x1c0>)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ce:	4b20      	ldr	r3, [pc, #128]	@ (8003450 <HAL_RCC_ClockConfig+0x1c0>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0307 	and.w	r3, r3, #7
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d001      	beq.n	80033e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e032      	b.n	8003446 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0304 	and.w	r3, r3, #4
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d008      	beq.n	80033fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033ec:	4b19      	ldr	r3, [pc, #100]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	4916      	ldr	r1, [pc, #88]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0308 	and.w	r3, r3, #8
 8003406:	2b00      	cmp	r3, #0
 8003408:	d009      	beq.n	800341e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800340a:	4b12      	ldr	r3, [pc, #72]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	691b      	ldr	r3, [r3, #16]
 8003416:	00db      	lsls	r3, r3, #3
 8003418:	490e      	ldr	r1, [pc, #56]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 800341a:	4313      	orrs	r3, r2
 800341c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800341e:	f000 f82d 	bl	800347c <HAL_RCC_GetSysClockFreq>
 8003422:	4602      	mov	r2, r0
 8003424:	4b0b      	ldr	r3, [pc, #44]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	091b      	lsrs	r3, r3, #4
 800342a:	f003 030f 	and.w	r3, r3, #15
 800342e:	490a      	ldr	r1, [pc, #40]	@ (8003458 <HAL_RCC_ClockConfig+0x1c8>)
 8003430:	5ccb      	ldrb	r3, [r1, r3]
 8003432:	fa22 f303 	lsr.w	r3, r2, r3
 8003436:	4a09      	ldr	r2, [pc, #36]	@ (800345c <HAL_RCC_ClockConfig+0x1cc>)
 8003438:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800343a:	4b09      	ldr	r3, [pc, #36]	@ (8003460 <HAL_RCC_ClockConfig+0x1d0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4618      	mov	r0, r3
 8003440:	f7fe fb10 	bl	8001a64 <HAL_InitTick>

  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3710      	adds	r7, #16
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	40022000 	.word	0x40022000
 8003454:	40021000 	.word	0x40021000
 8003458:	0800addc 	.word	0x0800addc
 800345c:	20000000 	.word	0x20000000
 8003460:	20000004 	.word	0x20000004

08003464 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003464:	b480      	push	{r7}
 8003466:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8003468:	4b03      	ldr	r3, [pc, #12]	@ (8003478 <HAL_RCC_EnableCSS+0x14>)
 800346a:	2201      	movs	r2, #1
 800346c:	601a      	str	r2, [r3, #0]
}
 800346e:	bf00      	nop
 8003470:	46bd      	mov	sp, r7
 8003472:	bc80      	pop	{r7}
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	4242004c 	.word	0x4242004c

0800347c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800347c:	b480      	push	{r7}
 800347e:	b087      	sub	sp, #28
 8003480:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003482:	2300      	movs	r3, #0
 8003484:	60fb      	str	r3, [r7, #12]
 8003486:	2300      	movs	r3, #0
 8003488:	60bb      	str	r3, [r7, #8]
 800348a:	2300      	movs	r3, #0
 800348c:	617b      	str	r3, [r7, #20]
 800348e:	2300      	movs	r3, #0
 8003490:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003492:	2300      	movs	r3, #0
 8003494:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003496:	4b1e      	ldr	r3, [pc, #120]	@ (8003510 <HAL_RCC_GetSysClockFreq+0x94>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f003 030c 	and.w	r3, r3, #12
 80034a2:	2b04      	cmp	r3, #4
 80034a4:	d002      	beq.n	80034ac <HAL_RCC_GetSysClockFreq+0x30>
 80034a6:	2b08      	cmp	r3, #8
 80034a8:	d003      	beq.n	80034b2 <HAL_RCC_GetSysClockFreq+0x36>
 80034aa:	e027      	b.n	80034fc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034ac:	4b19      	ldr	r3, [pc, #100]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x98>)
 80034ae:	613b      	str	r3, [r7, #16]
      break;
 80034b0:	e027      	b.n	8003502 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	0c9b      	lsrs	r3, r3, #18
 80034b6:	f003 030f 	and.w	r3, r3, #15
 80034ba:	4a17      	ldr	r2, [pc, #92]	@ (8003518 <HAL_RCC_GetSysClockFreq+0x9c>)
 80034bc:	5cd3      	ldrb	r3, [r2, r3]
 80034be:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d010      	beq.n	80034ec <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80034ca:	4b11      	ldr	r3, [pc, #68]	@ (8003510 <HAL_RCC_GetSysClockFreq+0x94>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	0c5b      	lsrs	r3, r3, #17
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	4a11      	ldr	r2, [pc, #68]	@ (800351c <HAL_RCC_GetSysClockFreq+0xa0>)
 80034d6:	5cd3      	ldrb	r3, [r2, r3]
 80034d8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x98>)
 80034de:	fb03 f202 	mul.w	r2, r3, r2
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e8:	617b      	str	r3, [r7, #20]
 80034ea:	e004      	b.n	80034f6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a0c      	ldr	r2, [pc, #48]	@ (8003520 <HAL_RCC_GetSysClockFreq+0xa4>)
 80034f0:	fb02 f303 	mul.w	r3, r2, r3
 80034f4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	613b      	str	r3, [r7, #16]
      break;
 80034fa:	e002      	b.n	8003502 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80034fc:	4b05      	ldr	r3, [pc, #20]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x98>)
 80034fe:	613b      	str	r3, [r7, #16]
      break;
 8003500:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003502:	693b      	ldr	r3, [r7, #16]
}
 8003504:	4618      	mov	r0, r3
 8003506:	371c      	adds	r7, #28
 8003508:	46bd      	mov	sp, r7
 800350a:	bc80      	pop	{r7}
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	40021000 	.word	0x40021000
 8003514:	007a1200 	.word	0x007a1200
 8003518:	0800adf4 	.word	0x0800adf4
 800351c:	0800ae04 	.word	0x0800ae04
 8003520:	003d0900 	.word	0x003d0900

08003524 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003524:	b480      	push	{r7}
 8003526:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003528:	4b02      	ldr	r3, [pc, #8]	@ (8003534 <HAL_RCC_GetHCLKFreq+0x10>)
 800352a:	681b      	ldr	r3, [r3, #0]
}
 800352c:	4618      	mov	r0, r3
 800352e:	46bd      	mov	sp, r7
 8003530:	bc80      	pop	{r7}
 8003532:	4770      	bx	lr
 8003534:	20000000 	.word	0x20000000

08003538 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800353c:	f7ff fff2 	bl	8003524 <HAL_RCC_GetHCLKFreq>
 8003540:	4602      	mov	r2, r0
 8003542:	4b05      	ldr	r3, [pc, #20]	@ (8003558 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	0a1b      	lsrs	r3, r3, #8
 8003548:	f003 0307 	and.w	r3, r3, #7
 800354c:	4903      	ldr	r1, [pc, #12]	@ (800355c <HAL_RCC_GetPCLK1Freq+0x24>)
 800354e:	5ccb      	ldrb	r3, [r1, r3]
 8003550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003554:	4618      	mov	r0, r3
 8003556:	bd80      	pop	{r7, pc}
 8003558:	40021000 	.word	0x40021000
 800355c:	0800adec 	.word	0x0800adec

08003560 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003564:	f7ff ffde 	bl	8003524 <HAL_RCC_GetHCLKFreq>
 8003568:	4602      	mov	r2, r0
 800356a:	4b05      	ldr	r3, [pc, #20]	@ (8003580 <HAL_RCC_GetPCLK2Freq+0x20>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	0adb      	lsrs	r3, r3, #11
 8003570:	f003 0307 	and.w	r3, r3, #7
 8003574:	4903      	ldr	r1, [pc, #12]	@ (8003584 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003576:	5ccb      	ldrb	r3, [r1, r3]
 8003578:	fa22 f303 	lsr.w	r3, r2, r3
}
 800357c:	4618      	mov	r0, r3
 800357e:	bd80      	pop	{r7, pc}
 8003580:	40021000 	.word	0x40021000
 8003584:	0800adec 	.word	0x0800adec

08003588 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 800358c:	4b06      	ldr	r3, [pc, #24]	@ (80035a8 <HAL_RCC_NMI_IRQHandler+0x20>)
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003594:	2b80      	cmp	r3, #128	@ 0x80
 8003596:	d104      	bne.n	80035a2 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8003598:	f000 f828 	bl	80035ec <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800359c:	4b03      	ldr	r3, [pc, #12]	@ (80035ac <HAL_RCC_NMI_IRQHandler+0x24>)
 800359e:	2280      	movs	r2, #128	@ 0x80
 80035a0:	701a      	strb	r2, [r3, #0]
  }
}
 80035a2:	bf00      	nop
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	40021000 	.word	0x40021000
 80035ac:	4002100a 	.word	0x4002100a

080035b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035b8:	4b0a      	ldr	r3, [pc, #40]	@ (80035e4 <RCC_Delay+0x34>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a0a      	ldr	r2, [pc, #40]	@ (80035e8 <RCC_Delay+0x38>)
 80035be:	fba2 2303 	umull	r2, r3, r2, r3
 80035c2:	0a5b      	lsrs	r3, r3, #9
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	fb02 f303 	mul.w	r3, r2, r3
 80035ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80035cc:	bf00      	nop
  }
  while (Delay --);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	1e5a      	subs	r2, r3, #1
 80035d2:	60fa      	str	r2, [r7, #12]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d1f9      	bne.n	80035cc <RCC_Delay+0x1c>
}
 80035d8:	bf00      	nop
 80035da:	bf00      	nop
 80035dc:	3714      	adds	r7, #20
 80035de:	46bd      	mov	sp, r7
 80035e0:	bc80      	pop	{r7}
 80035e2:	4770      	bx	lr
 80035e4:	20000000 	.word	0x20000000
 80035e8:	10624dd3 	.word	0x10624dd3

080035ec <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80035ec:	b480      	push	{r7}
 80035ee:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */
}
 80035f0:	bf00      	nop
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bc80      	pop	{r7}
 80035f6:	4770      	bx	lr

080035f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003600:	2300      	movs	r3, #0
 8003602:	613b      	str	r3, [r7, #16]
 8003604:	2300      	movs	r3, #0
 8003606:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b00      	cmp	r3, #0
 8003612:	d07d      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003614:	2300      	movs	r3, #0
 8003616:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003618:	4b4f      	ldr	r3, [pc, #316]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800361a:	69db      	ldr	r3, [r3, #28]
 800361c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d10d      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003624:	4b4c      	ldr	r3, [pc, #304]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003626:	69db      	ldr	r3, [r3, #28]
 8003628:	4a4b      	ldr	r2, [pc, #300]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800362a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800362e:	61d3      	str	r3, [r2, #28]
 8003630:	4b49      	ldr	r3, [pc, #292]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003632:	69db      	ldr	r3, [r3, #28]
 8003634:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003638:	60bb      	str	r3, [r7, #8]
 800363a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800363c:	2301      	movs	r3, #1
 800363e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003640:	4b46      	ldr	r3, [pc, #280]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003648:	2b00      	cmp	r3, #0
 800364a:	d118      	bne.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800364c:	4b43      	ldr	r3, [pc, #268]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a42      	ldr	r2, [pc, #264]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003652:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003656:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003658:	f7fe fa46 	bl	8001ae8 <HAL_GetTick>
 800365c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800365e:	e008      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003660:	f7fe fa42 	bl	8001ae8 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b64      	cmp	r3, #100	@ 0x64
 800366c:	d901      	bls.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e06d      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003672:	4b3a      	ldr	r3, [pc, #232]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800367a:	2b00      	cmp	r3, #0
 800367c:	d0f0      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800367e:	4b36      	ldr	r3, [pc, #216]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003680:	6a1b      	ldr	r3, [r3, #32]
 8003682:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003686:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d02e      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003696:	68fa      	ldr	r2, [r7, #12]
 8003698:	429a      	cmp	r2, r3
 800369a:	d027      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800369c:	4b2e      	ldr	r3, [pc, #184]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800369e:	6a1b      	ldr	r3, [r3, #32]
 80036a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036a4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036a6:	4b2e      	ldr	r3, [pc, #184]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80036a8:	2201      	movs	r2, #1
 80036aa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036ac:	4b2c      	ldr	r3, [pc, #176]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80036b2:	4a29      	ldr	r2, [pc, #164]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d014      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036c2:	f7fe fa11 	bl	8001ae8 <HAL_GetTick>
 80036c6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036c8:	e00a      	b.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036ca:	f7fe fa0d 	bl	8001ae8 <HAL_GetTick>
 80036ce:	4602      	mov	r2, r0
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036d8:	4293      	cmp	r3, r2
 80036da:	d901      	bls.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e036      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036e2:	6a1b      	ldr	r3, [r3, #32]
 80036e4:	f003 0302 	and.w	r3, r3, #2
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d0ee      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ee:	6a1b      	ldr	r3, [r3, #32]
 80036f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	4917      	ldr	r1, [pc, #92]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80036fe:	7dfb      	ldrb	r3, [r7, #23]
 8003700:	2b01      	cmp	r3, #1
 8003702:	d105      	bne.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003704:	4b14      	ldr	r3, [pc, #80]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003706:	69db      	ldr	r3, [r3, #28]
 8003708:	4a13      	ldr	r2, [pc, #76]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800370a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800370e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0302 	and.w	r3, r3, #2
 8003718:	2b00      	cmp	r3, #0
 800371a:	d008      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800371c:	4b0e      	ldr	r3, [pc, #56]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	490b      	ldr	r1, [pc, #44]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800372a:	4313      	orrs	r3, r2
 800372c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0310 	and.w	r3, r3, #16
 8003736:	2b00      	cmp	r3, #0
 8003738:	d008      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800373a:	4b07      	ldr	r3, [pc, #28]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	4904      	ldr	r1, [pc, #16]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003748:	4313      	orrs	r3, r2
 800374a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3718      	adds	r7, #24
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	40021000 	.word	0x40021000
 800375c:	40007000 	.word	0x40007000
 8003760:	42420440 	.word	0x42420440

08003764 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d101      	bne.n	8003776 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e042      	b.n	80037fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d106      	bne.n	8003790 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7fe f884 	bl	8001898 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2224      	movs	r2, #36	@ 0x24
 8003794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68da      	ldr	r2, [r3, #12]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80037a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f000 ffe5 	bl	8004778 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	691a      	ldr	r2, [r3, #16]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80037bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	695a      	ldr	r2, [r3, #20]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80037cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68da      	ldr	r2, [r3, #12]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80037dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2220      	movs	r2, #32
 80037e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2220      	movs	r2, #32
 80037f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3708      	adds	r7, #8
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b08a      	sub	sp, #40	@ 0x28
 8003808:	af02      	add	r7, sp, #8
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	603b      	str	r3, [r7, #0]
 8003810:	4613      	mov	r3, r2
 8003812:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003814:	2300      	movs	r3, #0
 8003816:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800381e:	b2db      	uxtb	r3, r3
 8003820:	2b20      	cmp	r3, #32
 8003822:	d16d      	bne.n	8003900 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d002      	beq.n	8003830 <HAL_UART_Transmit+0x2c>
 800382a:	88fb      	ldrh	r3, [r7, #6]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d101      	bne.n	8003834 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e066      	b.n	8003902 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2200      	movs	r2, #0
 8003838:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2221      	movs	r2, #33	@ 0x21
 800383e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003842:	f7fe f951 	bl	8001ae8 <HAL_GetTick>
 8003846:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	88fa      	ldrh	r2, [r7, #6]
 800384c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	88fa      	ldrh	r2, [r7, #6]
 8003852:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800385c:	d108      	bne.n	8003870 <HAL_UART_Transmit+0x6c>
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	691b      	ldr	r3, [r3, #16]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d104      	bne.n	8003870 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003866:	2300      	movs	r3, #0
 8003868:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	61bb      	str	r3, [r7, #24]
 800386e:	e003      	b.n	8003878 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003874:	2300      	movs	r3, #0
 8003876:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003878:	e02a      	b.n	80038d0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	9300      	str	r3, [sp, #0]
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	2200      	movs	r2, #0
 8003882:	2180      	movs	r1, #128	@ 0x80
 8003884:	68f8      	ldr	r0, [r7, #12]
 8003886:	f000 fcad 	bl	80041e4 <UART_WaitOnFlagUntilTimeout>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d001      	beq.n	8003894 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003890:	2303      	movs	r3, #3
 8003892:	e036      	b.n	8003902 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10b      	bne.n	80038b2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	881b      	ldrh	r3, [r3, #0]
 800389e:	461a      	mov	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80038aa:	69bb      	ldr	r3, [r7, #24]
 80038ac:	3302      	adds	r3, #2
 80038ae:	61bb      	str	r3, [r7, #24]
 80038b0:	e007      	b.n	80038c2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	781a      	ldrb	r2, [r3, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	3301      	adds	r3, #1
 80038c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	3b01      	subs	r3, #1
 80038ca:	b29a      	uxth	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1cf      	bne.n	800387a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	9300      	str	r3, [sp, #0]
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	2200      	movs	r2, #0
 80038e2:	2140      	movs	r1, #64	@ 0x40
 80038e4:	68f8      	ldr	r0, [r7, #12]
 80038e6:	f000 fc7d 	bl	80041e4 <UART_WaitOnFlagUntilTimeout>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d001      	beq.n	80038f4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e006      	b.n	8003902 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2220      	movs	r2, #32
 80038f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80038fc:	2300      	movs	r3, #0
 80038fe:	e000      	b.n	8003902 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003900:	2302      	movs	r3, #2
  }
}
 8003902:	4618      	mov	r0, r3
 8003904:	3720      	adds	r7, #32
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b084      	sub	sp, #16
 800390e:	af00      	add	r7, sp, #0
 8003910:	60f8      	str	r0, [r7, #12]
 8003912:	60b9      	str	r1, [r7, #8]
 8003914:	4613      	mov	r3, r2
 8003916:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800391e:	b2db      	uxtb	r3, r3
 8003920:	2b20      	cmp	r3, #32
 8003922:	d112      	bne.n	800394a <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d002      	beq.n	8003930 <HAL_UART_Receive_DMA+0x26>
 800392a:	88fb      	ldrh	r3, [r7, #6]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d101      	bne.n	8003934 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e00b      	b.n	800394c <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800393a:	88fb      	ldrh	r3, [r7, #6]
 800393c:	461a      	mov	r2, r3
 800393e:	68b9      	ldr	r1, [r7, #8]
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	f000 fcbd 	bl	80042c0 <UART_Start_Receive_DMA>
 8003946:	4603      	mov	r3, r0
 8003948:	e000      	b.n	800394c <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800394a:	2302      	movs	r3, #2
  }
}
 800394c:	4618      	mov	r0, r3
 800394e:	3710      	adds	r7, #16
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b09a      	sub	sp, #104	@ 0x68
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	330c      	adds	r3, #12
 8003962:	64bb      	str	r3, [r7, #72]	@ 0x48
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003964:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003966:	e853 3f00 	ldrex	r3, [r3]
 800396a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800396c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800396e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003972:	667b      	str	r3, [r7, #100]	@ 0x64
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	330c      	adds	r3, #12
 800397a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800397c:	657a      	str	r2, [r7, #84]	@ 0x54
 800397e:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003980:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003982:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003984:	e841 2300 	strex	r3, r2, [r1]
 8003988:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800398a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800398c:	2b00      	cmp	r3, #0
 800398e:	d1e5      	bne.n	800395c <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	3314      	adds	r3, #20
 8003996:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800399a:	e853 3f00 	ldrex	r3, [r3]
 800399e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80039a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039a2:	f023 0301 	bic.w	r3, r3, #1
 80039a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	3314      	adds	r3, #20
 80039ae:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80039b0:	643a      	str	r2, [r7, #64]	@ 0x40
 80039b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80039b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80039b8:	e841 2300 	strex	r3, r2, [r1]
 80039bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80039be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1e5      	bne.n	8003990 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d119      	bne.n	8003a00 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	330c      	adds	r3, #12
 80039d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039d4:	6a3b      	ldr	r3, [r7, #32]
 80039d6:	e853 3f00 	ldrex	r3, [r3]
 80039da:	61fb      	str	r3, [r7, #28]
   return(result);
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	f023 0310 	bic.w	r3, r3, #16
 80039e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	330c      	adds	r3, #12
 80039ea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80039ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039f4:	e841 2300 	strex	r3, r2, [r1]
 80039f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80039fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1e5      	bne.n	80039cc <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d036      	beq.n	8003a7c <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	3314      	adds	r3, #20
 8003a14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	e853 3f00 	ldrex	r3, [r3]
 8003a1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a24:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	3314      	adds	r3, #20
 8003a2c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003a2e:	61ba      	str	r2, [r7, #24]
 8003a30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a32:	6979      	ldr	r1, [r7, #20]
 8003a34:	69ba      	ldr	r2, [r7, #24]
 8003a36:	e841 2300 	strex	r3, r2, [r1]
 8003a3a:	613b      	str	r3, [r7, #16]
   return(result);
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1e5      	bne.n	8003a0e <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d018      	beq.n	8003a7c <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a4e:	2200      	movs	r2, #0
 8003a50:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a56:	4618      	mov	r0, r3
 8003a58:	f7fe fdda 	bl	8002610 <HAL_DMA_Abort>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00c      	beq.n	8003a7c <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fe ff8c 	bl	8002984 <HAL_DMA_GetError>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b20      	cmp	r3, #32
 8003a70:	d104      	bne.n	8003a7c <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2210      	movs	r2, #16
 8003a76:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e00a      	b.n	8003a92 <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2220      	movs	r2, #32
 8003a86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3768      	adds	r7, #104	@ 0x68
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
	...

08003a9c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b0ba      	sub	sp, #232	@ 0xe8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	695b      	ldr	r3, [r3, #20]
 8003abe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ad2:	f003 030f 	and.w	r3, r3, #15
 8003ad6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003ada:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10f      	bne.n	8003b02 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ae6:	f003 0320 	and.w	r3, r3, #32
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d009      	beq.n	8003b02 <HAL_UART_IRQHandler+0x66>
 8003aee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003af2:	f003 0320 	and.w	r3, r3, #32
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d003      	beq.n	8003b02 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f000 fd7e 	bl	80045fc <UART_Receive_IT>
      return;
 8003b00:	e25b      	b.n	8003fba <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003b02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	f000 80de 	beq.w	8003cc8 <HAL_UART_IRQHandler+0x22c>
 8003b0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b10:	f003 0301 	and.w	r3, r3, #1
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d106      	bne.n	8003b26 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b1c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 80d1 	beq.w	8003cc8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b2a:	f003 0301 	and.w	r3, r3, #1
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00b      	beq.n	8003b4a <HAL_UART_IRQHandler+0xae>
 8003b32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d005      	beq.n	8003b4a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b42:	f043 0201 	orr.w	r2, r3, #1
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b4e:	f003 0304 	and.w	r3, r3, #4
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00b      	beq.n	8003b6e <HAL_UART_IRQHandler+0xd2>
 8003b56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d005      	beq.n	8003b6e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b66:	f043 0202 	orr.w	r2, r3, #2
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00b      	beq.n	8003b92 <HAL_UART_IRQHandler+0xf6>
 8003b7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d005      	beq.n	8003b92 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b8a:	f043 0204 	orr.w	r2, r3, #4
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b96:	f003 0308 	and.w	r3, r3, #8
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d011      	beq.n	8003bc2 <HAL_UART_IRQHandler+0x126>
 8003b9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ba2:	f003 0320 	and.w	r3, r3, #32
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d105      	bne.n	8003bb6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003baa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d005      	beq.n	8003bc2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bba:	f043 0208 	orr.w	r2, r3, #8
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	f000 81f2 	beq.w	8003fb0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bd0:	f003 0320 	and.w	r3, r3, #32
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d008      	beq.n	8003bea <HAL_UART_IRQHandler+0x14e>
 8003bd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bdc:	f003 0320 	and.w	r3, r3, #32
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d002      	beq.n	8003bea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f000 fd09 	bl	80045fc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	695b      	ldr	r3, [r3, #20]
 8003bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	bf14      	ite	ne
 8003bf8:	2301      	movne	r3, #1
 8003bfa:	2300      	moveq	r3, #0
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c06:	f003 0308 	and.w	r3, r3, #8
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d103      	bne.n	8003c16 <HAL_UART_IRQHandler+0x17a>
 8003c0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d04f      	beq.n	8003cb6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 fc13 	bl	8004442 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	695b      	ldr	r3, [r3, #20]
 8003c22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d041      	beq.n	8003cae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	3314      	adds	r3, #20
 8003c30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003c38:	e853 3f00 	ldrex	r3, [r3]
 8003c3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003c40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	3314      	adds	r3, #20
 8003c52:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003c56:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003c5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c5e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003c62:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003c66:	e841 2300 	strex	r3, r2, [r1]
 8003c6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003c6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1d9      	bne.n	8003c2a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d013      	beq.n	8003ca6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c82:	4a7e      	ldr	r2, [pc, #504]	@ (8003e7c <HAL_UART_IRQHandler+0x3e0>)
 8003c84:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7fe fcfc 	bl	8002688 <HAL_DMA_Abort_IT>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d016      	beq.n	8003cc4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ca0:	4610      	mov	r0, r2
 8003ca2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca4:	e00e      	b.n	8003cc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 ffdd 	bl	8004c66 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cac:	e00a      	b.n	8003cc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 ffd9 	bl	8004c66 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cb4:	e006      	b.n	8003cc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 ffd5 	bl	8004c66 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003cc2:	e175      	b.n	8003fb0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cc4:	bf00      	nop
    return;
 8003cc6:	e173      	b.n	8003fb0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	f040 814f 	bne.w	8003f70 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cd6:	f003 0310 	and.w	r3, r3, #16
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	f000 8148 	beq.w	8003f70 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003ce0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ce4:	f003 0310 	and.w	r3, r3, #16
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	f000 8141 	beq.w	8003f70 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003cee:	2300      	movs	r3, #0
 8003cf0:	60bb      	str	r3, [r7, #8]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	60bb      	str	r3, [r7, #8]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	60bb      	str	r3, [r7, #8]
 8003d02:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	695b      	ldr	r3, [r3, #20]
 8003d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	f000 80b6 	beq.w	8003e80 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003d20:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f000 8145 	beq.w	8003fb4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003d2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d32:	429a      	cmp	r2, r3
 8003d34:	f080 813e 	bcs.w	8003fb4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d3e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	2b20      	cmp	r3, #32
 8003d48:	f000 8088 	beq.w	8003e5c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	330c      	adds	r3, #12
 8003d52:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d56:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003d5a:	e853 3f00 	ldrex	r3, [r3]
 8003d5e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003d62:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003d66:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d6a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	330c      	adds	r3, #12
 8003d74:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003d78:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003d7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d80:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003d84:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003d88:	e841 2300 	strex	r3, r2, [r1]
 8003d8c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003d90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d1d9      	bne.n	8003d4c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	3314      	adds	r3, #20
 8003d9e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003da0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003da2:	e853 3f00 	ldrex	r3, [r3]
 8003da6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003da8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003daa:	f023 0301 	bic.w	r3, r3, #1
 8003dae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	3314      	adds	r3, #20
 8003db8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003dbc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003dc0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003dc4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003dc8:	e841 2300 	strex	r3, r2, [r1]
 8003dcc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003dce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d1e1      	bne.n	8003d98 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	3314      	adds	r3, #20
 8003dda:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ddc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003dde:	e853 3f00 	ldrex	r3, [r3]
 8003de2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003de4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003de6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003dea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	3314      	adds	r3, #20
 8003df4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003df8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003dfa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dfc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003dfe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003e00:	e841 2300 	strex	r3, r2, [r1]
 8003e04:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003e06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d1e3      	bne.n	8003dd4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	330c      	adds	r3, #12
 8003e20:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e24:	e853 3f00 	ldrex	r3, [r3]
 8003e28:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003e2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e2c:	f023 0310 	bic.w	r3, r3, #16
 8003e30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	330c      	adds	r3, #12
 8003e3a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003e3e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003e40:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003e44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e46:	e841 2300 	strex	r3, r2, [r1]
 8003e4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003e4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1e3      	bne.n	8003e1a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7fe fbda 	bl	8002610 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2202      	movs	r2, #2
 8003e60:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	4619      	mov	r1, r3
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f000 f8ad 	bl	8003fd2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e78:	e09c      	b.n	8003fb4 <HAL_UART_IRQHandler+0x518>
 8003e7a:	bf00      	nop
 8003e7c:	08004507 	.word	0x08004507
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	f000 808e 	beq.w	8003fb8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003e9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	f000 8089 	beq.w	8003fb8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	330c      	adds	r3, #12
 8003eac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eb0:	e853 3f00 	ldrex	r3, [r3]
 8003eb4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003eb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ebc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	330c      	adds	r3, #12
 8003ec6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003eca:	647a      	str	r2, [r7, #68]	@ 0x44
 8003ecc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ece:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003ed0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ed2:	e841 2300 	strex	r3, r2, [r1]
 8003ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1e3      	bne.n	8003ea6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	3314      	adds	r3, #20
 8003ee4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee8:	e853 3f00 	ldrex	r3, [r3]
 8003eec:	623b      	str	r3, [r7, #32]
   return(result);
 8003eee:	6a3b      	ldr	r3, [r7, #32]
 8003ef0:	f023 0301 	bic.w	r3, r3, #1
 8003ef4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	3314      	adds	r3, #20
 8003efe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003f02:	633a      	str	r2, [r7, #48]	@ 0x30
 8003f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f0a:	e841 2300 	strex	r3, r2, [r1]
 8003f0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1e3      	bne.n	8003ede <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2220      	movs	r2, #32
 8003f1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	330c      	adds	r3, #12
 8003f2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	e853 3f00 	ldrex	r3, [r3]
 8003f32:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f023 0310 	bic.w	r3, r3, #16
 8003f3a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	330c      	adds	r3, #12
 8003f44:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003f48:	61fa      	str	r2, [r7, #28]
 8003f4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4c:	69b9      	ldr	r1, [r7, #24]
 8003f4e:	69fa      	ldr	r2, [r7, #28]
 8003f50:	e841 2300 	strex	r3, r2, [r1]
 8003f54:	617b      	str	r3, [r7, #20]
   return(result);
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d1e3      	bne.n	8003f24 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2202      	movs	r2, #2
 8003f60:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f62:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f66:	4619      	mov	r1, r3
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f000 f832 	bl	8003fd2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f6e:	e023      	b.n	8003fb8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d009      	beq.n	8003f90 <HAL_UART_IRQHandler+0x4f4>
 8003f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d003      	beq.n	8003f90 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f000 fad0 	bl	800452e <UART_Transmit_IT>
    return;
 8003f8e:	e014      	b.n	8003fba <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d00e      	beq.n	8003fba <HAL_UART_IRQHandler+0x51e>
 8003f9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d008      	beq.n	8003fba <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f000 fb0f 	bl	80045cc <UART_EndTransmit_IT>
    return;
 8003fae:	e004      	b.n	8003fba <HAL_UART_IRQHandler+0x51e>
    return;
 8003fb0:	bf00      	nop
 8003fb2:	e002      	b.n	8003fba <HAL_UART_IRQHandler+0x51e>
      return;
 8003fb4:	bf00      	nop
 8003fb6:	e000      	b.n	8003fba <HAL_UART_IRQHandler+0x51e>
      return;
 8003fb8:	bf00      	nop
  }
}
 8003fba:	37e8      	adds	r7, #232	@ 0xe8
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bc80      	pop	{r7}
 8003fd0:	4770      	bx	lr

08003fd2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003fd2:	b480      	push	{r7}
 8003fd4:	b083      	sub	sp, #12
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
 8003fda:	460b      	mov	r3, r1
 8003fdc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bc80      	pop	{r7}
 8003fe6:	4770      	bx	lr

08003fe8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b09c      	sub	sp, #112	@ 0x70
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0320 	and.w	r3, r3, #32
 8004000:	2b00      	cmp	r3, #0
 8004002:	d172      	bne.n	80040ea <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004004:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004006:	2200      	movs	r2, #0
 8004008:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800400a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	330c      	adds	r3, #12
 8004010:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004012:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004014:	e853 3f00 	ldrex	r3, [r3]
 8004018:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800401a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800401c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004020:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004022:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	330c      	adds	r3, #12
 8004028:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800402a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800402c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004030:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004032:	e841 2300 	strex	r3, r2, [r1]
 8004036:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004038:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1e5      	bne.n	800400a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800403e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	3314      	adds	r3, #20
 8004044:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004048:	e853 3f00 	ldrex	r3, [r3]
 800404c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800404e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004050:	f023 0301 	bic.w	r3, r3, #1
 8004054:	667b      	str	r3, [r7, #100]	@ 0x64
 8004056:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	3314      	adds	r3, #20
 800405c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800405e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004060:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004062:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004064:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004066:	e841 2300 	strex	r3, r2, [r1]
 800406a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800406c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1e5      	bne.n	800403e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004072:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	3314      	adds	r3, #20
 8004078:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800407a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407c:	e853 3f00 	ldrex	r3, [r3]
 8004080:	623b      	str	r3, [r7, #32]
   return(result);
 8004082:	6a3b      	ldr	r3, [r7, #32]
 8004084:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004088:	663b      	str	r3, [r7, #96]	@ 0x60
 800408a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	3314      	adds	r3, #20
 8004090:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004092:	633a      	str	r2, [r7, #48]	@ 0x30
 8004094:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004096:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004098:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800409a:	e841 2300 	strex	r3, r2, [r1]
 800409e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80040a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d1e5      	bne.n	8004072 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80040a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040a8:	2220      	movs	r2, #32
 80040aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d119      	bne.n	80040ea <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	330c      	adds	r3, #12
 80040bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	e853 3f00 	ldrex	r3, [r3]
 80040c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f023 0310 	bic.w	r3, r3, #16
 80040cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80040ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	330c      	adds	r3, #12
 80040d4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80040d6:	61fa      	str	r2, [r7, #28]
 80040d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040da:	69b9      	ldr	r1, [r7, #24]
 80040dc:	69fa      	ldr	r2, [r7, #28]
 80040de:	e841 2300 	strex	r3, r2, [r1]
 80040e2:	617b      	str	r3, [r7, #20]
   return(result);
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1e5      	bne.n	80040b6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040ec:	2200      	movs	r2, #0
 80040ee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d106      	bne.n	8004106 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80040f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80040fc:	4619      	mov	r1, r3
 80040fe:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004100:	f7ff ff67 	bl	8003fd2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004104:	e002      	b.n	800410c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004106:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004108:	f000 fd9b 	bl	8004c42 <HAL_UART_RxCpltCallback>
}
 800410c:	bf00      	nop
 800410e:	3770      	adds	r7, #112	@ 0x70
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004120:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2201      	movs	r2, #1
 8004126:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412c:	2b01      	cmp	r3, #1
 800412e:	d108      	bne.n	8004142 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004134:	085b      	lsrs	r3, r3, #1
 8004136:	b29b      	uxth	r3, r3
 8004138:	4619      	mov	r1, r3
 800413a:	68f8      	ldr	r0, [r7, #12]
 800413c:	f7ff ff49 	bl	8003fd2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004140:	e002      	b.n	8004148 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004142:	68f8      	ldr	r0, [r7, #12]
 8004144:	f7ff ff3c 	bl	8003fc0 <HAL_UART_RxHalfCpltCallback>
}
 8004148:	bf00      	nop
 800414a:	3710      	adds	r7, #16
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004158:	2300      	movs	r3, #0
 800415a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004160:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	695b      	ldr	r3, [r3, #20]
 8004168:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800416c:	2b00      	cmp	r3, #0
 800416e:	bf14      	ite	ne
 8004170:	2301      	movne	r3, #1
 8004172:	2300      	moveq	r3, #0
 8004174:	b2db      	uxtb	r3, r3
 8004176:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800417e:	b2db      	uxtb	r3, r3
 8004180:	2b21      	cmp	r3, #33	@ 0x21
 8004182:	d108      	bne.n	8004196 <UART_DMAError+0x46>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d005      	beq.n	8004196 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	2200      	movs	r2, #0
 800418e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004190:	68b8      	ldr	r0, [r7, #8]
 8004192:	f000 f92f 	bl	80043f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	bf14      	ite	ne
 80041a4:	2301      	movne	r3, #1
 80041a6:	2300      	moveq	r3, #0
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	2b22      	cmp	r3, #34	@ 0x22
 80041b6:	d108      	bne.n	80041ca <UART_DMAError+0x7a>
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d005      	beq.n	80041ca <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	2200      	movs	r2, #0
 80041c2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80041c4:	68b8      	ldr	r0, [r7, #8]
 80041c6:	f000 f93c 	bl	8004442 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ce:	f043 0210 	orr.w	r2, r3, #16
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80041d6:	68b8      	ldr	r0, [r7, #8]
 80041d8:	f000 fd45 	bl	8004c66 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80041dc:	bf00      	nop
 80041de:	3710      	adds	r7, #16
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b090      	sub	sp, #64	@ 0x40
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	603b      	str	r3, [r7, #0]
 80041f0:	4613      	mov	r3, r2
 80041f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041f4:	e050      	b.n	8004298 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041fc:	d04c      	beq.n	8004298 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80041fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004200:	2b00      	cmp	r3, #0
 8004202:	d007      	beq.n	8004214 <UART_WaitOnFlagUntilTimeout+0x30>
 8004204:	f7fd fc70 	bl	8001ae8 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004210:	429a      	cmp	r2, r3
 8004212:	d241      	bcs.n	8004298 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	330c      	adds	r3, #12
 800421a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800421c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800421e:	e853 3f00 	ldrex	r3, [r3]
 8004222:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004226:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800422a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	330c      	adds	r3, #12
 8004232:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004234:	637a      	str	r2, [r7, #52]	@ 0x34
 8004236:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004238:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800423a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800423c:	e841 2300 	strex	r3, r2, [r1]
 8004240:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004244:	2b00      	cmp	r3, #0
 8004246:	d1e5      	bne.n	8004214 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	3314      	adds	r3, #20
 800424e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	e853 3f00 	ldrex	r3, [r3]
 8004256:	613b      	str	r3, [r7, #16]
   return(result);
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	f023 0301 	bic.w	r3, r3, #1
 800425e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	3314      	adds	r3, #20
 8004266:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004268:	623a      	str	r2, [r7, #32]
 800426a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800426c:	69f9      	ldr	r1, [r7, #28]
 800426e:	6a3a      	ldr	r2, [r7, #32]
 8004270:	e841 2300 	strex	r3, r2, [r1]
 8004274:	61bb      	str	r3, [r7, #24]
   return(result);
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1e5      	bne.n	8004248 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2220      	movs	r2, #32
 8004280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2220      	movs	r2, #32
 8004288:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8004294:	2303      	movs	r3, #3
 8004296:	e00f      	b.n	80042b8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	4013      	ands	r3, r2
 80042a2:	68ba      	ldr	r2, [r7, #8]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	bf0c      	ite	eq
 80042a8:	2301      	moveq	r3, #1
 80042aa:	2300      	movne	r3, #0
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	461a      	mov	r2, r3
 80042b0:	79fb      	ldrb	r3, [r7, #7]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d09f      	beq.n	80041f6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80042b6:	2300      	movs	r3, #0
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3740      	adds	r7, #64	@ 0x40
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}

080042c0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b098      	sub	sp, #96	@ 0x60
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	4613      	mov	r3, r2
 80042cc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80042ce:	68ba      	ldr	r2, [r7, #8]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	88fa      	ldrh	r2, [r7, #6]
 80042d8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2222      	movs	r2, #34	@ 0x22
 80042e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ec:	4a3e      	ldr	r2, [pc, #248]	@ (80043e8 <UART_Start_Receive_DMA+0x128>)
 80042ee:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f4:	4a3d      	ldr	r2, [pc, #244]	@ (80043ec <UART_Start_Receive_DMA+0x12c>)
 80042f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042fc:	4a3c      	ldr	r2, [pc, #240]	@ (80043f0 <UART_Start_Receive_DMA+0x130>)
 80042fe:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004304:	2200      	movs	r2, #0
 8004306:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004308:	f107 0308 	add.w	r3, r7, #8
 800430c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	3304      	adds	r3, #4
 8004318:	4619      	mov	r1, r3
 800431a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	88fb      	ldrh	r3, [r7, #6]
 8004320:	f7fe f916 	bl	8002550 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004324:	2300      	movs	r3, #0
 8004326:	613b      	str	r3, [r7, #16]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	613b      	str	r3, [r7, #16]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	613b      	str	r3, [r7, #16]
 8004338:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d019      	beq.n	8004376 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	330c      	adds	r3, #12
 8004348:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800434a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800434c:	e853 3f00 	ldrex	r3, [r3]
 8004350:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004354:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004358:	65bb      	str	r3, [r7, #88]	@ 0x58
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	330c      	adds	r3, #12
 8004360:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004362:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004364:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004366:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004368:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800436a:	e841 2300 	strex	r3, r2, [r1]
 800436e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004370:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1e5      	bne.n	8004342 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	3314      	adds	r3, #20
 800437c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800437e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004380:	e853 3f00 	ldrex	r3, [r3]
 8004384:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004388:	f043 0301 	orr.w	r3, r3, #1
 800438c:	657b      	str	r3, [r7, #84]	@ 0x54
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	3314      	adds	r3, #20
 8004394:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004396:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004398:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800439a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800439c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800439e:	e841 2300 	strex	r3, r2, [r1]
 80043a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1e5      	bne.n	8004376 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	3314      	adds	r3, #20
 80043b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	e853 3f00 	ldrex	r3, [r3]
 80043b8:	617b      	str	r3, [r7, #20]
   return(result);
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80043c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	3314      	adds	r3, #20
 80043c8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80043ca:	627a      	str	r2, [r7, #36]	@ 0x24
 80043cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ce:	6a39      	ldr	r1, [r7, #32]
 80043d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043d2:	e841 2300 	strex	r3, r2, [r1]
 80043d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1e5      	bne.n	80043aa <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3760      	adds	r7, #96	@ 0x60
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	08003fe9 	.word	0x08003fe9
 80043ec:	08004115 	.word	0x08004115
 80043f0:	08004151 	.word	0x08004151

080043f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b089      	sub	sp, #36	@ 0x24
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	330c      	adds	r3, #12
 8004402:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	e853 3f00 	ldrex	r3, [r3]
 800440a:	60bb      	str	r3, [r7, #8]
   return(result);
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004412:	61fb      	str	r3, [r7, #28]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	330c      	adds	r3, #12
 800441a:	69fa      	ldr	r2, [r7, #28]
 800441c:	61ba      	str	r2, [r7, #24]
 800441e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004420:	6979      	ldr	r1, [r7, #20]
 8004422:	69ba      	ldr	r2, [r7, #24]
 8004424:	e841 2300 	strex	r3, r2, [r1]
 8004428:	613b      	str	r3, [r7, #16]
   return(result);
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d1e5      	bne.n	80043fc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2220      	movs	r2, #32
 8004434:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004438:	bf00      	nop
 800443a:	3724      	adds	r7, #36	@ 0x24
 800443c:	46bd      	mov	sp, r7
 800443e:	bc80      	pop	{r7}
 8004440:	4770      	bx	lr

08004442 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004442:	b480      	push	{r7}
 8004444:	b095      	sub	sp, #84	@ 0x54
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	330c      	adds	r3, #12
 8004450:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004454:	e853 3f00 	ldrex	r3, [r3]
 8004458:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800445a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800445c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004460:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	330c      	adds	r3, #12
 8004468:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800446a:	643a      	str	r2, [r7, #64]	@ 0x40
 800446c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800446e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004470:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004472:	e841 2300 	strex	r3, r2, [r1]
 8004476:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1e5      	bne.n	800444a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	3314      	adds	r3, #20
 8004484:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004486:	6a3b      	ldr	r3, [r7, #32]
 8004488:	e853 3f00 	ldrex	r3, [r3]
 800448c:	61fb      	str	r3, [r7, #28]
   return(result);
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	f023 0301 	bic.w	r3, r3, #1
 8004494:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	3314      	adds	r3, #20
 800449c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800449e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044a6:	e841 2300 	strex	r3, r2, [r1]
 80044aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80044ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1e5      	bne.n	800447e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d119      	bne.n	80044ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	330c      	adds	r3, #12
 80044c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	e853 3f00 	ldrex	r3, [r3]
 80044c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	f023 0310 	bic.w	r3, r3, #16
 80044d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	330c      	adds	r3, #12
 80044d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044da:	61ba      	str	r2, [r7, #24]
 80044dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044de:	6979      	ldr	r1, [r7, #20]
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	e841 2300 	strex	r3, r2, [r1]
 80044e6:	613b      	str	r3, [r7, #16]
   return(result);
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1e5      	bne.n	80044ba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2220      	movs	r2, #32
 80044f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80044fc:	bf00      	nop
 80044fe:	3754      	adds	r7, #84	@ 0x54
 8004500:	46bd      	mov	sp, r7
 8004502:	bc80      	pop	{r7}
 8004504:	4770      	bx	lr

08004506 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b084      	sub	sp, #16
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004512:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2200      	movs	r2, #0
 8004518:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004520:	68f8      	ldr	r0, [r7, #12]
 8004522:	f000 fba0 	bl	8004c66 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004526:	bf00      	nop
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800452e:	b480      	push	{r7}
 8004530:	b085      	sub	sp, #20
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b21      	cmp	r3, #33	@ 0x21
 8004540:	d13e      	bne.n	80045c0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800454a:	d114      	bne.n	8004576 <UART_Transmit_IT+0x48>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	691b      	ldr	r3, [r3, #16]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d110      	bne.n	8004576 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	881b      	ldrh	r3, [r3, #0]
 800455e:	461a      	mov	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004568:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a1b      	ldr	r3, [r3, #32]
 800456e:	1c9a      	adds	r2, r3, #2
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	621a      	str	r2, [r3, #32]
 8004574:	e008      	b.n	8004588 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a1b      	ldr	r3, [r3, #32]
 800457a:	1c59      	adds	r1, r3, #1
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	6211      	str	r1, [r2, #32]
 8004580:	781a      	ldrb	r2, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800458c:	b29b      	uxth	r3, r3
 800458e:	3b01      	subs	r3, #1
 8004590:	b29b      	uxth	r3, r3
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	4619      	mov	r1, r3
 8004596:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004598:	2b00      	cmp	r3, #0
 800459a:	d10f      	bne.n	80045bc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68da      	ldr	r2, [r3, #12]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045aa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68da      	ldr	r2, [r3, #12]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045ba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80045bc:	2300      	movs	r3, #0
 80045be:	e000      	b.n	80045c2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80045c0:	2302      	movs	r3, #2
  }
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3714      	adds	r7, #20
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bc80      	pop	{r7}
 80045ca:	4770      	bx	lr

080045cc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b082      	sub	sp, #8
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	68da      	ldr	r2, [r3, #12]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045e2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2220      	movs	r2, #32
 80045e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f000 fb16 	bl	8004c1e <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3708      	adds	r7, #8
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b08c      	sub	sp, #48	@ 0x30
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2b22      	cmp	r3, #34	@ 0x22
 800460e:	f040 80ae 	bne.w	800476e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800461a:	d117      	bne.n	800464c <UART_Receive_IT+0x50>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d113      	bne.n	800464c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004624:	2300      	movs	r3, #0
 8004626:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800462c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	b29b      	uxth	r3, r3
 8004636:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800463a:	b29a      	uxth	r2, r3
 800463c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800463e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004644:	1c9a      	adds	r2, r3, #2
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	629a      	str	r2, [r3, #40]	@ 0x28
 800464a:	e026      	b.n	800469a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004650:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004652:	2300      	movs	r3, #0
 8004654:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800465e:	d007      	beq.n	8004670 <UART_Receive_IT+0x74>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d10a      	bne.n	800467e <UART_Receive_IT+0x82>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	691b      	ldr	r3, [r3, #16]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d106      	bne.n	800467e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	b2da      	uxtb	r2, r3
 8004678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800467a:	701a      	strb	r2, [r3, #0]
 800467c:	e008      	b.n	8004690 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	b2db      	uxtb	r3, r3
 8004686:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800468a:	b2da      	uxtb	r2, r3
 800468c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800468e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004694:	1c5a      	adds	r2, r3, #1
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800469e:	b29b      	uxth	r3, r3
 80046a0:	3b01      	subs	r3, #1
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	4619      	mov	r1, r3
 80046a8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d15d      	bne.n	800476a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	68da      	ldr	r2, [r3, #12]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f022 0220 	bic.w	r2, r2, #32
 80046bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	68da      	ldr	r2, [r3, #12]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80046cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	695a      	ldr	r2, [r3, #20]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f022 0201 	bic.w	r2, r2, #1
 80046dc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2220      	movs	r2, #32
 80046e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d135      	bne.n	8004760 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	330c      	adds	r3, #12
 8004700:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	e853 3f00 	ldrex	r3, [r3]
 8004708:	613b      	str	r3, [r7, #16]
   return(result);
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	f023 0310 	bic.w	r3, r3, #16
 8004710:	627b      	str	r3, [r7, #36]	@ 0x24
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	330c      	adds	r3, #12
 8004718:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800471a:	623a      	str	r2, [r7, #32]
 800471c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800471e:	69f9      	ldr	r1, [r7, #28]
 8004720:	6a3a      	ldr	r2, [r7, #32]
 8004722:	e841 2300 	strex	r3, r2, [r1]
 8004726:	61bb      	str	r3, [r7, #24]
   return(result);
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1e5      	bne.n	80046fa <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0310 	and.w	r3, r3, #16
 8004738:	2b10      	cmp	r3, #16
 800473a:	d10a      	bne.n	8004752 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800473c:	2300      	movs	r3, #0
 800473e:	60fb      	str	r3, [r7, #12]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	60fb      	str	r3, [r7, #12]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	60fb      	str	r3, [r7, #12]
 8004750:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004756:	4619      	mov	r1, r3
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f7ff fc3a 	bl	8003fd2 <HAL_UARTEx_RxEventCallback>
 800475e:	e002      	b.n	8004766 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 fa6e 	bl	8004c42 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004766:	2300      	movs	r3, #0
 8004768:	e002      	b.n	8004770 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800476a:	2300      	movs	r3, #0
 800476c:	e000      	b.n	8004770 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800476e:	2302      	movs	r3, #2
  }
}
 8004770:	4618      	mov	r0, r3
 8004772:	3730      	adds	r7, #48	@ 0x30
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	68da      	ldr	r2, [r3, #12]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	430a      	orrs	r2, r1
 8004794:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	689a      	ldr	r2, [r3, #8]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	431a      	orrs	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	695b      	ldr	r3, [r3, #20]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68db      	ldr	r3, [r3, #12]
 80047ae:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80047b2:	f023 030c 	bic.w	r3, r3, #12
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	6812      	ldr	r2, [r2, #0]
 80047ba:	68b9      	ldr	r1, [r7, #8]
 80047bc:	430b      	orrs	r3, r1
 80047be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	699a      	ldr	r2, [r3, #24]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	430a      	orrs	r2, r1
 80047d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a2c      	ldr	r2, [pc, #176]	@ (800488c <UART_SetConfig+0x114>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d103      	bne.n	80047e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80047e0:	f7fe febe 	bl	8003560 <HAL_RCC_GetPCLK2Freq>
 80047e4:	60f8      	str	r0, [r7, #12]
 80047e6:	e002      	b.n	80047ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80047e8:	f7fe fea6 	bl	8003538 <HAL_RCC_GetPCLK1Freq>
 80047ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047ee:	68fa      	ldr	r2, [r7, #12]
 80047f0:	4613      	mov	r3, r2
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	4413      	add	r3, r2
 80047f6:	009a      	lsls	r2, r3, #2
 80047f8:	441a      	add	r2, r3
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	fbb2 f3f3 	udiv	r3, r2, r3
 8004804:	4a22      	ldr	r2, [pc, #136]	@ (8004890 <UART_SetConfig+0x118>)
 8004806:	fba2 2303 	umull	r2, r3, r2, r3
 800480a:	095b      	lsrs	r3, r3, #5
 800480c:	0119      	lsls	r1, r3, #4
 800480e:	68fa      	ldr	r2, [r7, #12]
 8004810:	4613      	mov	r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	4413      	add	r3, r2
 8004816:	009a      	lsls	r2, r3, #2
 8004818:	441a      	add	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	fbb2 f2f3 	udiv	r2, r2, r3
 8004824:	4b1a      	ldr	r3, [pc, #104]	@ (8004890 <UART_SetConfig+0x118>)
 8004826:	fba3 0302 	umull	r0, r3, r3, r2
 800482a:	095b      	lsrs	r3, r3, #5
 800482c:	2064      	movs	r0, #100	@ 0x64
 800482e:	fb00 f303 	mul.w	r3, r0, r3
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	011b      	lsls	r3, r3, #4
 8004836:	3332      	adds	r3, #50	@ 0x32
 8004838:	4a15      	ldr	r2, [pc, #84]	@ (8004890 <UART_SetConfig+0x118>)
 800483a:	fba2 2303 	umull	r2, r3, r2, r3
 800483e:	095b      	lsrs	r3, r3, #5
 8004840:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004844:	4419      	add	r1, r3
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	4613      	mov	r3, r2
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	4413      	add	r3, r2
 800484e:	009a      	lsls	r2, r3, #2
 8004850:	441a      	add	r2, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	fbb2 f2f3 	udiv	r2, r2, r3
 800485c:	4b0c      	ldr	r3, [pc, #48]	@ (8004890 <UART_SetConfig+0x118>)
 800485e:	fba3 0302 	umull	r0, r3, r3, r2
 8004862:	095b      	lsrs	r3, r3, #5
 8004864:	2064      	movs	r0, #100	@ 0x64
 8004866:	fb00 f303 	mul.w	r3, r0, r3
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	3332      	adds	r3, #50	@ 0x32
 8004870:	4a07      	ldr	r2, [pc, #28]	@ (8004890 <UART_SetConfig+0x118>)
 8004872:	fba2 2303 	umull	r2, r3, r2, r3
 8004876:	095b      	lsrs	r3, r3, #5
 8004878:	f003 020f 	and.w	r2, r3, #15
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	440a      	add	r2, r1
 8004882:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004884:	bf00      	nop
 8004886:	3710      	adds	r7, #16
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	40013800 	.word	0x40013800
 8004890:	51eb851f 	.word	0x51eb851f

08004894 <_ZN14ProtocolSender7getPoolEv>:

	status_t init(UART_HandleTypeDef* const huart);
	void proceed(const uint32_t current_time);

	// getters
	inline pool_container_t* const getPool() { return &pack_pool; }
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4618      	mov	r0, r3
 80048a0:	370c      	adds	r7, #12
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bc80      	pop	{r7}
 80048a6:	4770      	bx	lr

080048a8 <_ZN14ProtocolSender9getParserEv>:
	inline RawParser_dma_t* const getParser() { return &raw_p; }
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	331c      	adds	r3, #28
 80048b4:	4618      	mov	r0, r3
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bc80      	pop	{r7}
 80048bc:	4770      	bx	lr

080048be <_ZN14ProtocolSender11getKeyClassEv>:
	inline Key_tps1htc30Group* const getKeyClass() { return m_keyGroup; }
 80048be:	b480      	push	{r7}
 80048c0:	b083      	sub	sp, #12
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	6078      	str	r0, [r7, #4]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 80048cc:	4618      	mov	r0, r3
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bc80      	pop	{r7}
 80048d4:	4770      	bx	lr

080048d6 <_ZL16uart_rx_callbackPKhmPv>:
#include "ProtocolSender.h"
#include "tools/uart/stm32_uart_container.h"
#include "assertsEngine/assert_engine.h"

static void uart_rx_callback(uint8_t const * data, uint32_t const size, void* const captured)
{
 80048d6:	b580      	push	{r7, lr}
 80048d8:	b088      	sub	sp, #32
 80048da:	af00      	add	r7, sp, #0
 80048dc:	60f8      	str	r0, [r7, #12]
 80048de:	60b9      	str	r1, [r7, #8]
 80048e0:	607a      	str	r2, [r7, #4]
//	RawParser_dma_t* const raw_p = (RawParser_dma_t*)captured;
//	RawParser_dma_receiveArray(raw_p, data, size);

	RawParser_dynamic_t* const raw_p = (RawParser_dynamic_t*)captured;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	61fb      	str	r3, [r7, #28]
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	61bb      	str	r3, [r7, #24]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	617b      	str	r3, [r7, #20]
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	613b      	str	r3, [r7, #16]
	ringbuf_putc(&self->RX.input_ring, byte);
}

STATIC_FORCEINLINE void rawParser_dynamic_receiveArray(RawParser_dynamic_t* const self, const u8* const arr, const reg size)
{
	ringbuf_put(&self->RX.input_ring, arr, size);
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	3310      	adds	r3, #16
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	6979      	ldr	r1, [r7, #20]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f001 fa63 	bl	8005dc6 <ringbuf_put>
}
 8004900:	bf00      	nop

	rawParser_dynamic_receiveArray(raw_p, data, size);
}
 8004902:	bf00      	nop
 8004904:	3720      	adds	r7, #32
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}

0800490a <_ZL16uart_tx_callbackaPv>:

static void uart_tx_callback(const status_t status, void* const captured)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b084      	sub	sp, #16
 800490e:	af00      	add	r7, sp, #0
 8004910:	4603      	mov	r3, r0
 8004912:	6039      	str	r1, [r7, #0]
 8004914:	71fb      	strb	r3, [r7, #7]
	pool_container_t* const pack_pool = (pool_container_t*)captured;
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	60fb      	str	r3, [r7, #12]
	poolContainer_nextReadPos(pack_pool);
 800491a:	68f8      	ldr	r0, [r7, #12]
 800491c:	f001 f99b 	bl	8005c56 <poolContainer_nextReadPos>
}
 8004920:	bf00      	nop
 8004922:	3710      	adds	r7, #16
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}

08004928 <_ZL10pingWorkerPhjhPv>:
//	stm32_uart_communicator_t* const self = (stm32_uart_communicator_t*)captured;
//}


static void pingWorker(u8* const data, const reg size, const u8 id, void* const ctx)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b08c      	sub	sp, #48	@ 0x30
 800492c:	af00      	add	r7, sp, #0
 800492e:	60f8      	str	r0, [r7, #12]
 8004930:	60b9      	str	r1, [r7, #8]
 8004932:	603b      	str	r3, [r7, #0]
 8004934:	4613      	mov	r3, r2
 8004936:	71fb      	strb	r3, [r7, #7]
	ProtocolSender* const parrent = (ProtocolSender*)ctx;
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	pool_container_t* const pack_pool = parrent->getPool();
 800493c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800493e:	f7ff ffa9 	bl	8004894 <_ZN14ProtocolSender7getPoolEv>
 8004942:	62b8      	str	r0, [r7, #40]	@ 0x28
	RawParser_dma_t* const parser = parrent->getParser();
 8004944:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004946:	f7ff ffaf 	bl	80048a8 <_ZN14ProtocolSender9getParserEv>
 800494a:	6278      	str	r0, [r7, #36]	@ 0x24

	u8 t1 = 0x01;
 800494c:	2301      	movs	r3, #1
 800494e:	76fb      	strb	r3, [r7, #27]
	u8 t2 = 0x11;
 8004950:	2311      	movs	r3, #17
 8004952:	76bb      	strb	r3, [r7, #26]
	u8 t3 = 0x22;
 8004954:	2322      	movs	r3, #34	@ 0x22
 8004956:	767b      	strb	r3, [r7, #25]
	u8 t4 = 0x33;
 8004958:	2333      	movs	r3, #51	@ 0x33
 800495a:	763b      	strb	r3, [r7, #24]
	u16 t5 = 0xAA55;
 800495c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8004960:	82fb      	strh	r3, [r7, #22]
	//	u16 read16_2 = 0;
	//	RawParser_dma_universalRead(parser, sizeof(u8), sizeof(u8), &read);
	//	RawParser_dma_universalRead(parser, sizeof(u16), sizeof(u16), (u8*)&read16);
	//	RawParser_dma_universalRead(parser, sizeof(u16), sizeof(u16), (u8*)&read16_2);

	if(!FIFO_IS_FULL(pack_pool)) {
 8004962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004964:	691a      	ldr	r2, [r3, #16]
 8004966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	405a      	eors	r2, r3
 800496c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	401a      	ands	r2, r3
 8004972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	429a      	cmp	r2, r3
 8004978:	d042      	beq.n	8004a00 <_ZL10pingWorkerPhjhPv+0xd8>
		ProtocolSender::pool_elem* const buffer = (ProtocolSender::pool_elem*) poolContainer_getWriteBuffer(pack_pool);
 800497a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800497c:	f001 f942 	bl	8005c04 <poolContainer_getWriteBuffer>
 8004980:	6238      	str	r0, [r7, #32]
		rawParser_dma_setUserBufferTX(parser, buffer->data);
 8004982:	6a3b      	ldr	r3, [r7, #32]
 8004984:	3302      	adds	r3, #2
 8004986:	4619      	mov	r1, r3
 8004988:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800498a:	f001 fe5a 	bl	8006642 <rawParser_dma_setUserBufferTX>

		RawParser_dma_startTransmittPacket(parser, 10);
 800498e:	210a      	movs	r1, #10
 8004990:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004992:	f001 fe9f 	bl	80066d4 <RawParser_dma_startTransmittPacket>
		RawParser_dma_universalWrite(parser, sizeof(u8), sizeof(u8), &id);
 8004996:	1dfb      	adds	r3, r7, #7
 8004998:	2201      	movs	r2, #1
 800499a:	2101      	movs	r1, #1
 800499c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800499e:	f001 ff24 	bl	80067ea <RawParser_dma_universalWrite>
		RawParser_dma_universalWrite(parser, sizeof(u8), sizeof(u8), &t1);
 80049a2:	f107 031b 	add.w	r3, r7, #27
 80049a6:	2201      	movs	r2, #1
 80049a8:	2101      	movs	r1, #1
 80049aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80049ac:	f001 ff1d 	bl	80067ea <RawParser_dma_universalWrite>
		RawParser_dma_universalWrite(parser, sizeof(u8), sizeof(u8), &t2);
 80049b0:	f107 031a 	add.w	r3, r7, #26
 80049b4:	2201      	movs	r2, #1
 80049b6:	2101      	movs	r1, #1
 80049b8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80049ba:	f001 ff16 	bl	80067ea <RawParser_dma_universalWrite>
		RawParser_dma_universalWrite(parser, sizeof(u8), sizeof(u8), &t3);
 80049be:	f107 0319 	add.w	r3, r7, #25
 80049c2:	2201      	movs	r2, #1
 80049c4:	2101      	movs	r1, #1
 80049c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80049c8:	f001 ff0f 	bl	80067ea <RawParser_dma_universalWrite>
		RawParser_dma_universalWrite(parser, sizeof(u8), sizeof(u8), &t4);
 80049cc:	f107 0318 	add.w	r3, r7, #24
 80049d0:	2201      	movs	r2, #1
 80049d2:	2101      	movs	r1, #1
 80049d4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80049d6:	f001 ff08 	bl	80067ea <RawParser_dma_universalWrite>
		RawParser_dma_universalWrite(parser, sizeof(u16), sizeof(u16), (u8*)&t5);
 80049da:	f107 0316 	add.w	r3, r7, #22
 80049de:	2202      	movs	r2, #2
 80049e0:	2102      	movs	r1, #2
 80049e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80049e4:	f001 ff01 	bl	80067ea <RawParser_dma_universalWrite>

		RawParser_Frame_t*const frame = RawParser_dma_finishTransmittPacket(parser);
 80049e8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80049ea:	f001 fec2 	bl	8006772 <RawParser_dma_finishTransmittPacket>
 80049ee:	61f8      	str	r0, [r7, #28]
		buffer->size = frame->size;
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	6a3b      	ldr	r3, [r7, #32]
 80049f8:	801a      	strh	r2, [r3, #0]
		poolContainer_nextWritePos(pack_pool);
 80049fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049fc:	f001 f91b 	bl	8005c36 <poolContainer_nextWritePos>
	}
}
 8004a00:	bf00      	nop
 8004a02:	3730      	adds	r7, #48	@ 0x30
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}

08004a08 <_ZL6setKeyPhjhPv>:

static void setKey(u8* const data, const reg size, const u8 id, void* const ctx)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b08c      	sub	sp, #48	@ 0x30
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	603b      	str	r3, [r7, #0]
 8004a14:	4613      	mov	r3, r2
 8004a16:	71fb      	strb	r3, [r7, #7]
	ProtocolSender* const parrent = (ProtocolSender*)ctx;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	pool_container_t* const pack_pool = parrent->getPool();
 8004a1c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004a1e:	f7ff ff39 	bl	8004894 <_ZN14ProtocolSender7getPoolEv>
 8004a22:	62b8      	str	r0, [r7, #40]	@ 0x28
	RawParser_dma_t* const parser = parrent->getParser();
 8004a24:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004a26:	f7ff ff3f 	bl	80048a8 <_ZN14ProtocolSender9getParserEv>
 8004a2a:	6278      	str	r0, [r7, #36]	@ 0x24
	Key_tps1htc30Group* const key =  parrent->getKeyClass();
 8004a2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004a2e:	f7ff ff46 	bl	80048be <_ZN14ProtocolSender11getKeyClassEv>
 8004a32:	6238      	str	r0, [r7, #32]

	u8 group_id;
	u8 key_id;
	u8 en;

	RawParser_dma_universalRead(parser, sizeof(u8), sizeof(u8), &group_id);
 8004a34:	f107 0317 	add.w	r3, r7, #23
 8004a38:	2201      	movs	r2, #1
 8004a3a:	2101      	movs	r1, #1
 8004a3c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004a3e:	f001 ff15 	bl	800686c <RawParser_dma_universalRead>
	RawParser_dma_universalRead(parser, sizeof(u8), sizeof(u8), &key_id);
 8004a42:	f107 0316 	add.w	r3, r7, #22
 8004a46:	2201      	movs	r2, #1
 8004a48:	2101      	movs	r1, #1
 8004a4a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004a4c:	f001 ff0e 	bl	800686c <RawParser_dma_universalRead>
	RawParser_dma_universalRead(parser, sizeof(u8), sizeof(u8), &en);
 8004a50:	f107 0315 	add.w	r3, r7, #21
 8004a54:	2201      	movs	r2, #1
 8004a56:	2101      	movs	r1, #1
 8004a58:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004a5a:	f001 ff07 	bl	800686c <RawParser_dma_universalRead>

	key->set_out(en, group_id, key_id);
 8004a5e:	7d7b      	ldrb	r3, [r7, #21]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	bf14      	ite	ne
 8004a64:	2301      	movne	r3, #1
 8004a66:	2300      	moveq	r3, #0
 8004a68:	b2d9      	uxtb	r1, r3
 8004a6a:	7dfa      	ldrb	r2, [r7, #23]
 8004a6c:	7dbb      	ldrb	r3, [r7, #22]
 8004a6e:	6a38      	ldr	r0, [r7, #32]
 8004a70:	f000 ffa4 	bl	80059bc <_ZN18Key_tps1htc30Group7set_outEbhh>

	if(!FIFO_IS_FULL(pack_pool)) {
 8004a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a76:	691a      	ldr	r2, [r3, #16]
 8004a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	405a      	eors	r2, r3
 8004a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	401a      	ands	r2, r3
 8004a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d01f      	beq.n	8004acc <_ZL6setKeyPhjhPv+0xc4>
		ProtocolSender::pool_elem* const buffer = (ProtocolSender::pool_elem*) poolContainer_getWriteBuffer(pack_pool);
 8004a8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a8e:	f001 f8b9 	bl	8005c04 <poolContainer_getWriteBuffer>
 8004a92:	61f8      	str	r0, [r7, #28]
		rawParser_dma_setUserBufferTX(parser, buffer->data);
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	3302      	adds	r3, #2
 8004a98:	4619      	mov	r1, r3
 8004a9a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004a9c:	f001 fdd1 	bl	8006642 <rawParser_dma_setUserBufferTX>

		RawParser_dma_startTransmittPacket(parser, 1);
 8004aa0:	2101      	movs	r1, #1
 8004aa2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004aa4:	f001 fe16 	bl	80066d4 <RawParser_dma_startTransmittPacket>
		RawParser_dma_universalWrite(parser, sizeof(u8), sizeof(u8), &id);
 8004aa8:	1dfb      	adds	r3, r7, #7
 8004aaa:	2201      	movs	r2, #1
 8004aac:	2101      	movs	r1, #1
 8004aae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004ab0:	f001 fe9b 	bl	80067ea <RawParser_dma_universalWrite>
		RawParser_Frame_t*const frame = RawParser_dma_finishTransmittPacket(parser);
 8004ab4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004ab6:	f001 fe5c 	bl	8006772 <RawParser_dma_finishTransmittPacket>
 8004aba:	61b8      	str	r0, [r7, #24]
		buffer->size = frame->size;
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	b29a      	uxth	r2, r3
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	801a      	strh	r2, [r3, #0]
		poolContainer_nextWritePos(pack_pool);
 8004ac6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ac8:	f001 f8b5 	bl	8005c36 <poolContainer_nextWritePos>
	}
}
 8004acc:	bf00      	nop
 8004ace:	3730      	adds	r7, #48	@ 0x30
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <_ZN14ProtocolSender4initEP20__UART_HandleTypeDef>:



status_t ProtocolSender::init(UART_HandleTypeDef *const huart)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b086      	sub	sp, #24
 8004ad8:	af02      	add	r7, sp, #8
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
	M_Assert_BreakSaveCheck(huart == NULL, M_EMPTY, return ERROR_FAIL, "null input");
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d102      	bne.n	8004aea <_ZN14ProtocolSender4initEP20__UART_HandleTypeDef+0x16>
 8004ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ae8:	e07d      	b.n	8004be6 <_ZN14ProtocolSender4initEP20__UART_HandleTypeDef+0x112>

	poolContainer_init(&pack_pool, 4, sizeof(pool_elem) + D_RAW_P_TX_BUF_SIZE);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8004af0:	2104      	movs	r1, #4
 8004af2:	4618      	mov	r0, r3
 8004af4:	f000 fffa 	bl	8005aec <poolContainer_init>

	M_Assert_BreakSaveCheck(UART_Init(&stm32_uart, huart, 128) != STATUS_OK,
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004afe:	2280      	movs	r2, #128	@ 0x80
 8004b00:	6839      	ldr	r1, [r7, #0]
 8004b02:	4618      	mov	r0, r3
 8004b04:	f003 f8ab 	bl	8007c5e <UART_Init>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	bf14      	ite	ne
 8004b0e:	2301      	movne	r3, #1
 8004b10:	2300      	moveq	r3, #0
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d002      	beq.n	8004b1e <_ZN14ProtocolSender4initEP20__UART_HandleTypeDef+0x4a>
 8004b18:	f04f 33ff 	mov.w	r3, #4294967295
 8004b1c:	e063      	b.n	8004be6 <_ZN14ProtocolSender4initEP20__UART_HandleTypeDef+0x112>
			M_EMPTY, return ERROR_FAIL,
					"uart init fail");



	M_Assert_BreakSaveCheck(rawParser_dma_init(&raw_p, 0x1a) != D_RAW_P_OK,
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	331c      	adds	r3, #28
 8004b22:	211a      	movs	r1, #26
 8004b24:	4618      	mov	r0, r3
 8004b26:	f001 fd3f 	bl	80065a8 <rawParser_dma_init>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	bf14      	ite	ne
 8004b30:	2301      	movne	r3, #1
 8004b32:	2300      	moveq	r3, #0
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d002      	beq.n	8004b40 <_ZN14ProtocolSender4initEP20__UART_HandleTypeDef+0x6c>
 8004b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b3e:	e052      	b.n	8004be6 <_ZN14ProtocolSender4initEP20__UART_HandleTypeDef+0x112>
			M_EMPTY, return ERROR_FAIL,
					"kbus init fail");
	rawParser_dynamic_init_default(&rawP_new, 0x1a, 256, 256, 0, CRC8);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f503 7024 	add.w	r0, r3, #656	@ 0x290
 8004b46:	2300      	movs	r3, #0
 8004b48:	9301      	str	r3, [sp, #4]
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	9300      	str	r3, [sp, #0]
 8004b4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004b56:	211a      	movs	r1, #26
 8004b58:	f001 feb4 	bl	80068c4 <rawParser_dynamic_init_default>

	UART_SetRxCallback(&stm32_uart, uart_rx_callback, &rawP_new/*&raw_p*/);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f503 7014 	add.w	r0, r3, #592	@ 0x250
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8004b68:	461a      	mov	r2, r3
 8004b6a:	4921      	ldr	r1, [pc, #132]	@ (8004bf0 <_ZN14ProtocolSender4initEP20__UART_HandleTypeDef+0x11c>)
 8004b6c:	f003 f8ed 	bl	8007d4a <UART_SetRxCallback>
	UART_SetTxcallback(&stm32_uart, uart_tx_callback, &pack_pool);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	491e      	ldr	r1, [pc, #120]	@ (8004bf4 <_ZN14ProtocolSender4initEP20__UART_HandleTypeDef+0x120>)
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f003 f8cc 	bl	8007d18 <UART_SetTxcallback>
	//	UART_SetErrorCallback(&self->stm32_uart, uart_error_callback, self);



	pool_elem* const buffer = (pool_elem*) poolContainer_getWriteBuffer(&pack_pool);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	4618      	mov	r0, r3
 8004b84:	f001 f83e 	bl	8005c04 <poolContainer_getWriteBuffer>
 8004b88:	60f8      	str	r0, [r7, #12]
	rawParser_dma_setUserBufferTX(&raw_p, buffer->data);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f103 021c 	add.w	r2, r3, #28
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	3302      	adds	r3, #2
 8004b94:	4619      	mov	r1, r3
 8004b96:	4610      	mov	r0, r2
 8004b98:	f001 fd53 	bl	8006642 <rawParser_dma_setUserBufferTX>

	M_Assert_BreakSaveCheck(CallbackManager_init(&callb, 5, this),
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	2105      	movs	r1, #5
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f001 f9b1 	bl	8005f0e <CallbackManager_init>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d002      	beq.n	8004bb8 <_ZN14ProtocolSender4initEP20__UART_HandleTypeDef+0xe4>
 8004bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8004bb6:	e016      	b.n	8004be6 <_ZN14ProtocolSender4initEP20__UART_HandleTypeDef+0x112>
			M_EMPTY, return ERROR_FAIL,
					"callback manager init fail");
	CallbackManager_subscribe(&callb, 0x01, pingWorker);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8004bbe:	4a0e      	ldr	r2, [pc, #56]	@ (8004bf8 <_ZN14ProtocolSender4initEP20__UART_HandleTypeDef+0x124>)
 8004bc0:	2101      	movs	r1, #1
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f001 f9c9 	bl	8005f5a <CallbackManager_subscribe>
	CallbackManager_subscribe(&callb, 0x02, setKey);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8004bce:	4a0b      	ldr	r2, [pc, #44]	@ (8004bfc <_ZN14ProtocolSender4initEP20__UART_HandleTypeDef+0x128>)
 8004bd0:	2102      	movs	r1, #2
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f001 f9c1 	bl	8005f5a <CallbackManager_subscribe>


	m_keyGroup = Key_tps1htc30Group::getInstance();
 8004bd8:	f000 fb4a 	bl	8005270 <_ZN18Key_tps1htc30Group11getInstanceEv>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f8c3 2288 	str.w	r2, [r3, #648]	@ 0x288
	return STATUS_OK;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3710      	adds	r7, #16
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	080048d7 	.word	0x080048d7
 8004bf4:	0800490b 	.word	0x0800490b
 8004bf8:	08004929 	.word	0x08004929
 8004bfc:	08004a09 	.word	0x08004a09

08004c00 <_ZN14ProtocolSender7proceedEm>:

void ProtocolSender::proceed(const uint32_t current_time)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b082      	sub	sp, #8
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]

	rawParser_dynamic_proceed(&rawP_new);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8004c10:	4618      	mov	r0, r3
 8004c12:	f001 fff7 	bl	8006c04 <rawParser_dynamic_proceed>
//			proto_timer.start(50);
//		}
//
//	}

}
 8004c16:	bf00      	nop
 8004c18:	3708      	adds	r7, #8
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <HAL_UART_TxCpltCallback>:



// callbacks IT --------------------------------------------------------------------------------------------
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b084      	sub	sp, #16
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]
	stm32_DMA_uart_t* const uart_instance = getContainerUartInstance(huart);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f003 f9f2 	bl	8008010 <getContainerUartInstance>
 8004c2c:	60f8      	str	r0, [r7, #12]
	if(uart_instance) {
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d002      	beq.n	8004c3a <HAL_UART_TxCpltCallback+0x1c>
		UART_TXCallback(uart_instance);
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f003 f947 	bl	8007ec8 <UART_TXCallback>
	}
}
 8004c3a:	bf00      	nop
 8004c3c:	3710      	adds	r7, #16
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}

08004c42 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c42:	b580      	push	{r7, lr}
 8004c44:	b084      	sub	sp, #16
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	6078      	str	r0, [r7, #4]
	stm32_DMA_uart_t* const uart_instance = getContainerUartInstance(huart);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f003 f9e0 	bl	8008010 <getContainerUartInstance>
 8004c50:	60f8      	str	r0, [r7, #12]
	if(uart_instance) {
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d002      	beq.n	8004c5e <HAL_UART_RxCpltCallback+0x1c>
		UART_RXCallback(uart_instance);
 8004c58:	68f8      	ldr	r0, [r7, #12]
 8004c5a:	f003 f8d3 	bl	8007e04 <UART_RXCallback>
	}
}
 8004c5e:	bf00      	nop
 8004c60:	3710      	adds	r7, #16
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}

08004c66 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c66:	b580      	push	{r7, lr}
 8004c68:	b084      	sub	sp, #16
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
	stm32_DMA_uart_t* const uart_instance = getContainerUartInstance(huart);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f003 f9ce 	bl	8008010 <getContainerUartInstance>
 8004c74:	60f8      	str	r0, [r7, #12]
	if(uart_instance) {
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d002      	beq.n	8004c82 <HAL_UART_ErrorCallback+0x1c>
		UART_ErrorCallback(uart_instance);
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	f003 f949 	bl	8007f14 <UART_ErrorCallback>
	}
}
 8004c82:	bf00      	nop
 8004c84:	3710      	adds	r7, #16
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <_ZNK13TimingManager9isExpiredEv>:
                --timer->m_counter;
            }
        }
    }

    inline bool isExpired() const {
 8004c8a:	b480      	push	{r7}
 8004c8c:	b083      	sub	sp, #12
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
        return m_counter == 0;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	bf0c      	ite	eq
 8004c9a:	2301      	moveq	r3, #1
 8004c9c:	2300      	movne	r3, #0
 8004c9e:	b2db      	uxtb	r3, r3
    }
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bc80      	pop	{r7}
 8004ca8:	4770      	bx	lr

08004caa <_ZN13TimingManager5startEm>:

    inline void start(const uint32_t delay) { m_counter = delay; }
 8004caa:	b480      	push	{r7}
 8004cac:	b083      	sub	sp, #12
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
 8004cb2:	6039      	str	r1, [r7, #0]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	683a      	ldr	r2, [r7, #0]
 8004cb8:	601a      	str	r2, [r3, #0]
 8004cba:	bf00      	nop
 8004cbc:	370c      	adds	r7, #12
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bc80      	pop	{r7}
 8004cc2:	4770      	bx	lr

08004cc4 <_ZN18Key_tps1htc30Group7initAdcERKN12Stm32ADC_dma13Stm32ADC_initE>:
	inline uint8_t getKeys(const uint8_t group_id) {return m_initPinCnt[group_id];}


	//initialization functions
	static Key_tps1htc30Group* const getInstance();
	inline void initAdc(const Stm32ADC_dma::Stm32ADC_init& settings) { m_adc.init(settings); }
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8004cd4:	6839      	ldr	r1, [r7, #0]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f002 f83e 	bl	8006d58 <_ZN12Stm32ADC_dma4initERKNS_13Stm32ADC_initE>
 8004cdc:	bf00      	nop
 8004cde:	3708      	adds	r7, #8
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <_ZN14ProtocolSenderC1Ev>:
	struct pool_elem {
		u16 size;
		u8 data[];
	};

	ProtocolSender() = default;
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b082      	sub	sp, #8
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f8c3 2288 	str.w	r2, [r3, #648]	@ 0x288
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f002 f9fc 	bl	80070f8 <_ZN13TimingManagerC1Ev>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4618      	mov	r0, r3
 8004d04:	3708      	adds	r7, #8
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}

08004d0a <_ZN15RelayControllerC1Ev>:
 */

#include <RelayController.h>


RelayController::RelayController()
 8004d0a:	b580      	push	{r7, lr}
 8004d0c:	b082      	sub	sp, #8
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4618      	mov	r0, r3
 8004d16:	f002 f9ef 	bl	80070f8 <_ZN13TimingManagerC1Ev>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	3304      	adds	r3, #4
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f7ff ffe0 	bl	8004ce4 <_ZN14ProtocolSenderC1Ev>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304
{
	// TODO Auto-generated constructor stub
	init_all();
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 f805 	bl	8004d3c <_ZN15RelayController8init_allEv>
}
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4618      	mov	r0, r3
 8004d36:	3708      	adds	r7, #8
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <_ZN15RelayController8init_allEv>:

void RelayController::init_all()
{
 8004d3c:	b5b0      	push	{r4, r5, r7, lr}
 8004d3e:	b08e      	sub	sp, #56	@ 0x38
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
	//init communicator --------------------------------------------------
	extern UART_HandleTypeDef huart1;
	m_comm.init(&huart1);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	3304      	adds	r3, #4
 8004d48:	4921      	ldr	r1, [pc, #132]	@ (8004dd0 <_ZN15RelayController8init_allEv+0x94>)
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f7ff fec2 	bl	8004ad4 <_ZN14ProtocolSender4initEP20__UART_HandleTypeDef>

	// init adc ---------------------------------------------------------
	extern ADC_HandleTypeDef hadc1;

	Stm32ADC_dma::Stm32ADC_init adc_init =  {
 8004d50:	4a20      	ldr	r2, [pc, #128]	@ (8004dd4 <_ZN15RelayController8init_allEv+0x98>)
 8004d52:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d56:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004d5a:	e883 0003 	stmia.w	r3, {r0, r1}
			.hadc = &hadc1,
			.filter = 1.0/512.0
	};

	m_relayGroup = Key_tps1htc30Group::getInstance();
 8004d5e:	f000 fa87 	bl	8005270 <_ZN18Key_tps1htc30Group11getInstanceEv>
 8004d62:	4602      	mov	r2, r0
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304
	m_relayGroup->initAdc(adc_init);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f8d3 3304 	ldr.w	r3, [r3, #772]	@ 0x304
 8004d70:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8004d74:	4611      	mov	r1, r2
 8004d76:	4618      	mov	r0, r3
 8004d78:	f7ff ffa4 	bl	8004cc4 <_ZN18Key_tps1htc30Group7initAdcERKN12Stm32ADC_dma13Stm32ADC_initE>


	Key_tps1htc30Group::KeyInit key =  {
 8004d7c:	4b16      	ldr	r3, [pc, #88]	@ (8004dd8 <_ZN15RelayController8init_allEv+0x9c>)
 8004d7e:	f107 041c 	add.w	r4, r7, #28
 8004d82:	461d      	mov	r5, r3
 8004d84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d88:	682b      	ldr	r3, [r5, #0]
 8004d8a:	6023      	str	r3, [r4, #0]
					.GPIO_Pin = I_FAULT_Pin
			},
			.adc_ch = 0
	};

	Key_tps1htc30Group::GroupInit group = {
 8004d8c:	4b13      	ldr	r3, [pc, #76]	@ (8004ddc <_ZN15RelayController8init_allEv+0xa0>)
 8004d8e:	f107 040c 	add.w	r4, r7, #12
 8004d92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004d94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
					.GPIOx = O_DIAG_EN_GPIO_Port,
					.GPIO_Pin = O_DIAG_EN_Pin
			}
	};

	m_relayGroup->initGroup(group, 0);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f8d3 3304 	ldr.w	r3, [r3, #772]	@ 0x304
 8004d9e:	f107 010c 	add.w	r1, r7, #12
 8004da2:	2200      	movs	r2, #0
 8004da4:	4618      	mov	r0, r3
 8004da6:	f000 fb1b 	bl	80053e0 <_ZN18Key_tps1htc30Group9initGroupERKNS_9GroupInitEh>
	m_relayGroup->initKey(key, 0);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f8d3 3304 	ldr.w	r3, [r3, #772]	@ 0x304
 8004db0:	f107 011c 	add.w	r1, r7, #28
 8004db4:	2200      	movs	r2, #0
 8004db6:	4618      	mov	r0, r3
 8004db8:	f000 fa8a 	bl	80052d0 <_ZN18Key_tps1htc30Group7initKeyERKNS_7KeyInitEh>
	m_relayGroup->start();
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f8d3 3304 	ldr.w	r3, [r3, #772]	@ 0x304
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f000 fb58 	bl	8005478 <_ZN18Key_tps1htc30Group5startEv>
}
 8004dc8:	bf00      	nop
 8004dca:	3738      	adds	r7, #56	@ 0x38
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bdb0      	pop	{r4, r5, r7, pc}
 8004dd0:	20000268 	.word	0x20000268
 8004dd4:	0800ad28 	.word	0x0800ad28
 8004dd8:	0800ad30 	.word	0x0800ad30
 8004ddc:	0800ad44 	.word	0x0800ad44

08004de0 <_ZN15RelayController12get_instanceEv>:

RelayController* const RelayController::get_instance()
{
 8004de0:	b598      	push	{r3, r4, r7, lr}
 8004de2:	af00      	add	r7, sp, #0
	static RelayController* const inst = new RelayController();
 8004de4:	4b14      	ldr	r3, [pc, #80]	@ (8004e38 <_ZN15RelayController12get_instanceEv+0x58>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f3bf 8f5b 	dmb	ish
 8004dec:	f003 0301 	and.w	r3, r3, #1
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	bf0c      	ite	eq
 8004df4:	2301      	moveq	r3, #1
 8004df6:	2300      	movne	r3, #0
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d018      	beq.n	8004e30 <_ZN15RelayController12get_instanceEv+0x50>
 8004dfe:	480e      	ldr	r0, [pc, #56]	@ (8004e38 <_ZN15RelayController12get_instanceEv+0x58>)
 8004e00:	f003 f936 	bl	8008070 <__cxa_guard_acquire>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	bf14      	ite	ne
 8004e0a:	2301      	movne	r3, #1
 8004e0c:	2300      	moveq	r3, #0
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d00d      	beq.n	8004e30 <_ZN15RelayController12get_instanceEv+0x50>
 8004e14:	f44f 7047 	mov.w	r0, #796	@ 0x31c
 8004e18:	f003 f939 	bl	800808e <_Znwj>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	461c      	mov	r4, r3
 8004e20:	4620      	mov	r0, r4
 8004e22:	f7ff ff72 	bl	8004d0a <_ZN15RelayControllerC1Ev>
 8004e26:	4b05      	ldr	r3, [pc, #20]	@ (8004e3c <_ZN15RelayController12get_instanceEv+0x5c>)
 8004e28:	601c      	str	r4, [r3, #0]
 8004e2a:	4803      	ldr	r0, [pc, #12]	@ (8004e38 <_ZN15RelayController12get_instanceEv+0x58>)
 8004e2c:	f003 f92c 	bl	8008088 <__cxa_guard_release>
	return inst;
 8004e30:	4b02      	ldr	r3, [pc, #8]	@ (8004e3c <_ZN15RelayController12get_instanceEv+0x5c>)
 8004e32:	681b      	ldr	r3, [r3, #0]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	bd98      	pop	{r3, r4, r7, pc}
 8004e38:	20000340 	.word	0x20000340
 8004e3c:	2000033c 	.word	0x2000033c

08004e40 <_ZN15RelayController7proceedEv>:

void RelayController::proceed()
{
 8004e40:	b590      	push	{r4, r7, lr}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]

	while(true) {
		m_comm.proceed(HAL_GetTick());
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	1d1c      	adds	r4, r3, #4
 8004e4c:	f7fc fe4c 	bl	8001ae8 <HAL_GetTick>
 8004e50:	4603      	mov	r3, r0
 8004e52:	4619      	mov	r1, r3
 8004e54:	4620      	mov	r0, r4
 8004e56:	f7ff fed3 	bl	8004c00 <_ZN14ProtocolSender7proceedEm>

		if(led_timer.isExpired()) {
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f7ff ff14 	bl	8004c8a <_ZNK13TimingManager9isExpiredEv>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d009      	beq.n	8004e7c <_ZN15RelayController7proceedEv+0x3c>
			//UART_SendBuffer(&m_comm.stm32_uart, (uint8_t*)txBuff, sizeof(txBuff) - 1);
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8004e68:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004e6c:	4809      	ldr	r0, [pc, #36]	@ (8004e94 <_ZN15RelayController7proceedEv+0x54>)
 8004e6e:	f7fd ff74 	bl	8002d5a <HAL_GPIO_TogglePin>

			led_timer.start(100);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2164      	movs	r1, #100	@ 0x64
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7ff ff17 	bl	8004caa <_ZN13TimingManager5startEm>
//		if(adc->proceed(0)) {
//			for(int i = 0; i != 10; ++i) {
//				currents[i] = adc->getAdc(i);
//			}
//		}
		m_relayGroup->proceed(HAL_GetTick());
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f8d3 4304 	ldr.w	r4, [r3, #772]	@ 0x304
 8004e82:	f7fc fe31 	bl	8001ae8 <HAL_GetTick>
 8004e86:	4603      	mov	r3, r0
 8004e88:	4619      	mov	r1, r3
 8004e8a:	4620      	mov	r0, r4
 8004e8c:	f000 fb34 	bl	80054f8 <_ZN18Key_tps1htc30Group7proceedEm>
		m_comm.proceed(HAL_GetTick());
 8004e90:	e7da      	b.n	8004e48 <_ZN15RelayController7proceedEv+0x8>
 8004e92:	bf00      	nop
 8004e94:	40011000 	.word	0x40011000

08004e98 <app_main>:
#include <RelayController.h>

RelayController* global;

void app_main(void)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
	RelayController* const inst = global = RelayController::get_instance();
 8004e9e:	f7ff ff9f 	bl	8004de0 <_ZN15RelayController12get_instanceEv>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	4a05      	ldr	r2, [pc, #20]	@ (8004ebc <app_main+0x24>)
 8004ea6:	6013      	str	r3, [r2, #0]
 8004ea8:	4b04      	ldr	r3, [pc, #16]	@ (8004ebc <app_main+0x24>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	607b      	str	r3, [r7, #4]
	inst->proceed();
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f7ff ffc6 	bl	8004e40 <_ZN15RelayController7proceedEv>
}
 8004eb4:	bf00      	nop
 8004eb6:	3708      	adds	r7, #8
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	20000344 	.word	0x20000344

08004ec0 <_ZNK10Stm32Pin_I9get_inputEv>:

#ifdef HAL_GPIO_MODULE_ENABLED
// IO -----------------------------------------------------------
struct Stm32Pin_I
{
	inline bool get_input() const {
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
		return HAL_GPIO_ReadPin(GPIOx, GPIO_Pin) == GPIO_PIN_SET;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	889b      	ldrh	r3, [r3, #4]
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	4610      	mov	r0, r2
 8004ed4:	f7fd ff12 	bl	8002cfc <HAL_GPIO_ReadPin>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	bf0c      	ite	eq
 8004ede:	2301      	moveq	r3, #1
 8004ee0:	2300      	movne	r3, #0
 8004ee2:	b2db      	uxtb	r3, r3
	}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3708      	adds	r7, #8
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <_ZN10Stm32Pin_O10set_outputEb>:

// IO -----------------------------------------------------------
struct Stm32Pin_O
{

	inline void set_output(bool state) {
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	70fb      	strb	r3, [r7, #3]
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, (state) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6818      	ldr	r0, [r3, #0]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	8899      	ldrh	r1, [r3, #4]
 8004f00:	78fb      	ldrb	r3, [r7, #3]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d001      	beq.n	8004f0a <_ZN10Stm32Pin_O10set_outputEb+0x1e>
 8004f06:	2301      	movs	r3, #1
 8004f08:	e000      	b.n	8004f0c <_ZN10Stm32Pin_O10set_outputEb+0x20>
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	f7fd ff0c 	bl	8002d2a <HAL_GPIO_WritePin>
	}
 8004f12:	bf00      	nop
 8004f14:	3708      	adds	r7, #8
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}

08004f1a <_ZN15InRangeDetectorIfE4initEffm>:
		OutOfMinimumBoarder,
		OutOfMaximumBoarder,
	};

	error proceed(const uint32_t current_time, const T value);
	void init(const T min, const T max, const uint32_t dt) { m_minimum = min; m_maximum = max; m_dt = dt; m_time_counter = 0; m_lastError = error::None; }
 8004f1a:	b480      	push	{r7}
 8004f1c:	b085      	sub	sp, #20
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	60f8      	str	r0, [r7, #12]
 8004f22:	60b9      	str	r1, [r7, #8]
 8004f24:	607a      	str	r2, [r7, #4]
 8004f26:	603b      	str	r3, [r7, #0]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	68ba      	ldr	r2, [r7, #8]
 8004f2c:	611a      	str	r2, [r3, #16]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	687a      	ldr	r2, [r7, #4]
 8004f32:	615a      	str	r2, [r3, #20]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	683a      	ldr	r2, [r7, #0]
 8004f38:	605a      	str	r2, [r3, #4]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	601a      	str	r2, [r3, #0]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2200      	movs	r2, #0
 8004f44:	731a      	strb	r2, [r3, #12]
 8004f46:	bf00      	nop
 8004f48:	3714      	adds	r7, #20
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bc80      	pop	{r7}
 8004f4e:	4770      	bx	lr

08004f50 <_ZN15InRangeDetectorIfE7proceedEmf>:
};



template<class T>
typename InRangeDetector<T>::error InRangeDetector<T>::proceed(const uint32_t current_time, const T value)
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b088      	sub	sp, #32
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]
{
	if(m_last_time == current_time) {
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	68ba      	ldr	r2, [r7, #8]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d102      	bne.n	8004f6c <_ZN15InRangeDetectorIfE7proceedEmf+0x1c>
		return m_lastError;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	7b1b      	ldrb	r3, [r3, #12]
 8004f6a:	e046      	b.n	8004ffa <_ZN15InRangeDetectorIfE7proceedEmf+0xaa>
	}

	const error reg_error = (value < m_minimum) ? error::OutOfMinimumBoarder : ( (value > m_maximum) ? error::OutOfMaximumBoarder : error::None );
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	691b      	ldr	r3, [r3, #16]
 8004f70:	4619      	mov	r1, r3
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f7fc f834 	bl	8000fe0 <__aeabi_fcmplt>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d001      	beq.n	8004f82 <_ZN15InRangeDetectorIfE7proceedEmf+0x32>
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e00b      	b.n	8004f9a <_ZN15InRangeDetectorIfE7proceedEmf+0x4a>
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	695b      	ldr	r3, [r3, #20]
 8004f86:	4619      	mov	r1, r3
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f7fc f847 	bl	800101c <__aeabi_fcmpgt>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d001      	beq.n	8004f98 <_ZN15InRangeDetectorIfE7proceedEmf+0x48>
 8004f94:	2302      	movs	r3, #2
 8004f96:	e000      	b.n	8004f9a <_ZN15InRangeDetectorIfE7proceedEmf+0x4a>
 8004f98:	2300      	movs	r3, #0
 8004f9a:	77fb      	strb	r3, [r7, #31]

	if(reg_error != error::None) {
 8004f9c:	7ffb      	ldrb	r3, [r7, #31]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d015      	beq.n	8004fce <_ZN15InRangeDetectorIfE7proceedEmf+0x7e>
		const uint32_t next_counter = m_time_counter + 1;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	617b      	str	r3, [r7, #20]

		if(next_counter < m_dt) {
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	697a      	ldr	r2, [r7, #20]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d203      	bcs.n	8004fbc <_ZN15InRangeDetectorIfE7proceedEmf+0x6c>
			m_time_counter = next_counter;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	601a      	str	r2, [r3, #0]
 8004fba:	e019      	b.n	8004ff0 <_ZN15InRangeDetectorIfE7proceedEmf+0xa0>
		} else if(next_counter == m_dt) {
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d114      	bne.n	8004ff0 <_ZN15InRangeDetectorIfE7proceedEmf+0xa0>
			m_lastError = reg_error;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	7ffa      	ldrb	r2, [r7, #31]
 8004fca:	731a      	strb	r2, [r3, #12]
 8004fcc:	e010      	b.n	8004ff0 <_ZN15InRangeDetectorIfE7proceedEmf+0xa0>
		}
	} else {
		const int next_counter = m_time_counter - 1;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	61bb      	str	r3, [r7, #24]

		if(next_counter > 0) {
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	dd03      	ble.n	8004fe4 <_ZN15InRangeDetectorIfE7proceedEmf+0x94>
			m_time_counter = next_counter;
 8004fdc:	69ba      	ldr	r2, [r7, #24]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	e005      	b.n	8004ff0 <_ZN15InRangeDetectorIfE7proceedEmf+0xa0>
		} else {
			m_time_counter = 0;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	601a      	str	r2, [r3, #0]
			m_lastError = error::None;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	731a      	strb	r2, [r3, #12]
		}
	}

	m_last_time = current_time;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	609a      	str	r2, [r3, #8]

	return m_lastError;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	7b1b      	ldrb	r3, [r3, #12]
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3720      	adds	r7, #32
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}

08005002 <_ZNK21FP_MovingAverageArray6getOutEh>:
	~FP_MovingAverageArray();

	void allocArrays(const uint8_t n);
	void proceed(uint16_t* const values);

	inline uint32_t getOut(const uint8_t n) const
 8005002:	b480      	push	{r7}
 8005004:	b083      	sub	sp, #12
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
 800500a:	460b      	mov	r3, r1
 800500c:	70fb      	strb	r3, [r7, #3]
	{
		if(n < m_n) {
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	7e1b      	ldrb	r3, [r3, #24]
 8005012:	78fa      	ldrb	r2, [r7, #3]
 8005014:	429a      	cmp	r2, r3
 8005016:	d206      	bcs.n	8005026 <_ZNK21FP_MovingAverageArray6getOutEh+0x24>
			return m_y[n];
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	695a      	ldr	r2, [r3, #20]
 800501c:	78fb      	ldrb	r3, [r7, #3]
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	4413      	add	r3, r2
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	e000      	b.n	8005028 <_ZNK21FP_MovingAverageArray6getOutEh+0x26>
		}
		return 0;
 8005026:	2300      	movs	r3, #0
	}
 8005028:	4618      	mov	r0, r3
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	bc80      	pop	{r7}
 8005030:	4770      	bx	lr

08005032 <_ZNK12Stm32ADC_dma6getAdcEi>:

	bool start();
	void init(const Stm32ADC_init&);
	inline void setFilter(const float filter) {ma.setAlpha(filter);}

	inline uint32_t getAdc(int i) const {return ma.getOut(i);}
 8005032:	b580      	push	{r7, lr}
 8005034:	b082      	sub	sp, #8
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
 800503a:	6039      	str	r1, [r7, #0]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	3310      	adds	r3, #16
 8005040:	683a      	ldr	r2, [r7, #0]
 8005042:	b2d2      	uxtb	r2, r2
 8005044:	4611      	mov	r1, r2
 8005046:	4618      	mov	r0, r3
 8005048:	f7ff ffdb 	bl	8005002 <_ZNK21FP_MovingAverageArray6getOutEh>
 800504c:	4603      	mov	r3, r0
 800504e:	4618      	mov	r0, r3
 8005050:	3708      	adds	r7, #8
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}

08005056 <_ZNK12Stm32ADC_dma11getChannelsEv>:
	inline uint8_t getChannels() const { return n_channels; }
 8005056:	b480      	push	{r7}
 8005058:	b083      	sub	sp, #12
 800505a:	af00      	add	r7, sp, #0
 800505c:	6078      	str	r0, [r7, #4]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	791b      	ldrb	r3, [r3, #4]
 8005062:	4618      	mov	r0, r3
 8005064:	370c      	adds	r7, #12
 8005066:	46bd      	mov	sp, r7
 8005068:	bc80      	pop	{r7}
 800506a:	4770      	bx	lr

0800506c <_ZN10Stm32Pin_OC1Ev>:
struct Stm32Pin_O
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	601a      	str	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	809a      	strh	r2, [r3, #4]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4618      	mov	r0, r3
 8005084:	370c      	adds	r7, #12
 8005086:	46bd      	mov	sp, r7
 8005088:	bc80      	pop	{r7}
 800508a:	4770      	bx	lr

0800508c <_ZN18Key_tps1htc30Group8KeyGroupC1Ev>:
		const float current = ((voltage/*- m_v_rms*/) / Rsns) * Ksns;
		return (current > 0.0) ? current : 0.0;
	}

public:
	struct KeyGroup {
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	4618      	mov	r0, r3
 8005098:	2330      	movs	r3, #48	@ 0x30
 800509a:	461a      	mov	r2, r3
 800509c:	2100      	movs	r1, #0
 800509e:	f004 fa8b 	bl	80095b8 <memset>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	3330      	adds	r3, #48	@ 0x30
 80050a6:	2230      	movs	r2, #48	@ 0x30
 80050a8:	2100      	movs	r1, #0
 80050aa:	4618      	mov	r0, r3
 80050ac:	f004 fa84 	bl	80095b8 <memset>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	339c      	adds	r3, #156	@ 0x9c
 80050b4:	2290      	movs	r2, #144	@ 0x90
 80050b6:	2100      	movs	r1, #0
 80050b8:	4618      	mov	r0, r3
 80050ba:	f004 fa7d 	bl	80095b8 <memset>
 80050be:	2200      	movs	r2, #0
 80050c0:	6879      	ldr	r1, [r7, #4]
 80050c2:	4613      	mov	r3, r2
 80050c4:	005b      	lsls	r3, r3, #1
 80050c6:	4413      	add	r3, r2
 80050c8:	00db      	lsls	r3, r3, #3
 80050ca:	440b      	add	r3, r1
 80050cc:	33a0      	adds	r3, #160	@ 0xa0
 80050ce:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80050d2:	6019      	str	r1, [r3, #0]
 80050d4:	2a05      	cmp	r2, #5
 80050d6:	d001      	beq.n	80050dc <_ZN18Key_tps1htc30Group8KeyGroupC1Ev+0x50>
 80050d8:	3201      	adds	r2, #1
 80050da:	e7f1      	b.n	80050c0 <_ZN18Key_tps1htc30Group8KeyGroupC1Ev+0x34>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80050e2:	2200      	movs	r2, #0
 80050e4:	601a      	str	r2, [r3, #0]
 80050e6:	809a      	strh	r2, [r3, #4]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f503 739a 	add.w	r3, r3, #308	@ 0x134
 80050ee:	4618      	mov	r0, r3
 80050f0:	f7ff ffbc 	bl	800506c <_ZN10Stm32Pin_OC1Ev>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f503 739e 	add.w	r3, r3, #316	@ 0x13c
 80050fa:	4618      	mov	r0, r3
 80050fc:	f7ff ffb6 	bl	800506c <_ZN10Stm32Pin_OC1Ev>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4618      	mov	r0, r3
 8005104:	3708      	adds	r7, #8
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
	...

0800510c <_ZN20FP_MovingAverageBaseC1Ev>:
#include <cstdint>

class FP_MovingAverageBase
{
public:
	FP_MovingAverageBase() = default;
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	4a0c      	ldr	r2, [pc, #48]	@ (8005148 <_ZN20FP_MovingAverageBaseC1Ev+0x3c>)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	601a      	str	r2, [r3, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	711a      	strb	r2, [r3, #4]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	715a      	strb	r2, [r3, #5]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	719a      	strb	r2, [r3, #6]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f04f 0200 	mov.w	r2, #0
 8005132:	609a      	str	r2, [r3, #8]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	60da      	str	r2, [r3, #12]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4618      	mov	r0, r3
 800513e:	370c      	adds	r7, #12
 8005140:	46bd      	mov	sp, r7
 8005142:	bc80      	pop	{r7}
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	0800ae10 	.word	0x0800ae10

0800514c <_ZN20FP_MovingAverageBaseD1Ev>:
	virtual ~FP_MovingAverageBase() = default;
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	4a04      	ldr	r2, [pc, #16]	@ (8005168 <_ZN20FP_MovingAverageBaseD1Ev+0x1c>)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	601a      	str	r2, [r3, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4618      	mov	r0, r3
 800515e:	370c      	adds	r7, #12
 8005160:	46bd      	mov	sp, r7
 8005162:	bc80      	pop	{r7}
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop
 8005168:	0800ae10 	.word	0x0800ae10

0800516c <_ZN20FP_MovingAverageBaseD0Ev>:
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f7ff ffe9 	bl	800514c <_ZN20FP_MovingAverageBaseD1Ev>
 800517a:	2110      	movs	r1, #16
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f002 ff73 	bl	8008068 <_ZdlPvj>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4618      	mov	r0, r3
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <_ZN21FP_MovingAverageArrayC1Ev>:
	FP_MovingAverageArray() = default;
 800518c:	b580      	push	{r7, lr}
 800518e:	b082      	sub	sp, #8
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4618      	mov	r0, r3
 8005198:	f7ff ffb8 	bl	800510c <_ZN20FP_MovingAverageBaseC1Ev>
 800519c:	4a08      	ldr	r2, [pc, #32]	@ (80051c0 <_ZN21FP_MovingAverageArrayC1Ev+0x34>)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	601a      	str	r2, [r3, #0]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	611a      	str	r2, [r3, #16]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	615a      	str	r2, [r3, #20]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	761a      	strb	r2, [r3, #24]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4618      	mov	r0, r3
 80051b8:	3708      	adds	r7, #8
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	0800bd20 	.word	0x0800bd20

080051c4 <_ZN12Stm32ADC_dmaC1Ev>:
	Stm32ADC_dma() = default;
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b082      	sub	sp, #8
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	601a      	str	r2, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	711a      	strb	r2, [r3, #4]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	609a      	str	r2, [r3, #8]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	731a      	strb	r2, [r3, #12]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	3310      	adds	r3, #16
 80051e8:	4618      	mov	r0, r3
 80051ea:	f7ff ffcf 	bl	800518c <_ZN21FP_MovingAverageArrayC1Ev>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4618      	mov	r0, r3
 80051f2:	3708      	adds	r7, #8
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <_ZN18Key_tps1htc30GroupC1Ev>:
	Key_tps1htc30Group() = default;
 80051f8:	b5b0      	push	{r4, r5, r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2401      	movs	r4, #1
 8005204:	461d      	mov	r5, r3
 8005206:	e005      	b.n	8005214 <_ZN18Key_tps1htc30GroupC1Ev+0x1c>
 8005208:	4628      	mov	r0, r5
 800520a:	f7ff ff3f 	bl	800508c <_ZN18Key_tps1htc30Group8KeyGroupC1Ev>
 800520e:	3c01      	subs	r4, #1
 8005210:	f505 75a2 	add.w	r5, r5, #324	@ 0x144
 8005214:	2c00      	cmp	r4, #0
 8005216:	daf7      	bge.n	8005208 <_ZN18Key_tps1htc30GroupC1Ev+0x10>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800521e:	4618      	mov	r0, r3
 8005220:	f7ff ffd0 	bl	80051c4 <_ZN12Stm32ADC_dmaC1Ev>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	f8a3 22b4 	strh.w	r2, [r3, #692]	@ 0x2b4
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	f883 22b6 	strb.w	r2, [r3, #694]	@ 0x2b6
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 22b7 	strb.w	r2, [r3, #695]	@ 0x2b7
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 22b8 	strb.w	r2, [r3, #696]	@ 0x2b8
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4618      	mov	r0, r3
 8005268:	3708      	adds	r7, #8
 800526a:	46bd      	mov	sp, r7
 800526c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005270 <_ZN18Key_tps1htc30Group11getInstanceEv>:

#include "Keytps1htc30Group.h"
#include "tools/irq/stm32_irq_block.h"

Key_tps1htc30Group* const Key_tps1htc30Group::getInstance()
{
 8005270:	b598      	push	{r3, r4, r7, lr}
 8005272:	af00      	add	r7, sp, #0
	static Key_tps1htc30Group* const inst = new Key_tps1htc30Group;
 8005274:	4b14      	ldr	r3, [pc, #80]	@ (80052c8 <_ZN18Key_tps1htc30Group11getInstanceEv+0x58>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f3bf 8f5b 	dmb	ish
 800527c:	f003 0301 	and.w	r3, r3, #1
 8005280:	2b00      	cmp	r3, #0
 8005282:	bf0c      	ite	eq
 8005284:	2301      	moveq	r3, #1
 8005286:	2300      	movne	r3, #0
 8005288:	b2db      	uxtb	r3, r3
 800528a:	2b00      	cmp	r3, #0
 800528c:	d018      	beq.n	80052c0 <_ZN18Key_tps1htc30Group11getInstanceEv+0x50>
 800528e:	480e      	ldr	r0, [pc, #56]	@ (80052c8 <_ZN18Key_tps1htc30Group11getInstanceEv+0x58>)
 8005290:	f002 feee 	bl	8008070 <__cxa_guard_acquire>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	bf14      	ite	ne
 800529a:	2301      	movne	r3, #1
 800529c:	2300      	moveq	r3, #0
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00d      	beq.n	80052c0 <_ZN18Key_tps1htc30Group11getInstanceEv+0x50>
 80052a4:	f44f 7033 	mov.w	r0, #716	@ 0x2cc
 80052a8:	f002 fef1 	bl	800808e <_Znwj>
 80052ac:	4603      	mov	r3, r0
 80052ae:	461c      	mov	r4, r3
 80052b0:	4620      	mov	r0, r4
 80052b2:	f7ff ffa1 	bl	80051f8 <_ZN18Key_tps1htc30GroupC1Ev>
 80052b6:	4b05      	ldr	r3, [pc, #20]	@ (80052cc <_ZN18Key_tps1htc30Group11getInstanceEv+0x5c>)
 80052b8:	601c      	str	r4, [r3, #0]
 80052ba:	4803      	ldr	r0, [pc, #12]	@ (80052c8 <_ZN18Key_tps1htc30Group11getInstanceEv+0x58>)
 80052bc:	f002 fee4 	bl	8008088 <__cxa_guard_release>
	return inst;
 80052c0:	4b02      	ldr	r3, [pc, #8]	@ (80052cc <_ZN18Key_tps1htc30Group11getInstanceEv+0x5c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	bd98      	pop	{r3, r4, r7, pc}
 80052c8:	2000034c 	.word	0x2000034c
 80052cc:	20000348 	.word	0x20000348

080052d0 <_ZN18Key_tps1htc30Group7initKeyERKNS_7KeyInitEh>:
	return false;
}


bool Key_tps1htc30Group::initKey(const KeyInit &setting, const uint8_t group_id)
{
 80052d0:	b590      	push	{r4, r7, lr}
 80052d2:	b087      	sub	sp, #28
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	4613      	mov	r3, r2
 80052dc:	71fb      	strb	r3, [r7, #7]
	uint8_t cnt = m_initPinCnt[group_id];
 80052de:	79fb      	ldrb	r3, [r7, #7]
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	4413      	add	r3, r2
 80052e4:	f893 32b4 	ldrb.w	r3, [r3, #692]	@ 0x2b4
 80052e8:	75fb      	strb	r3, [r7, #23]

	if(group_id < Groups && cnt != N_ch_div && setting.adc_ch < m_adc.getChannels() ) {
 80052ea:	79fb      	ldrb	r3, [r7, #7]
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d80f      	bhi.n	8005310 <_ZN18Key_tps1htc30Group7initKeyERKNS_7KeyInitEh+0x40>
 80052f0:	7dfb      	ldrb	r3, [r7, #23]
 80052f2:	2b06      	cmp	r3, #6
 80052f4:	d00c      	beq.n	8005310 <_ZN18Key_tps1htc30Group7initKeyERKNS_7KeyInitEh+0x40>
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	7c1c      	ldrb	r4, [r3, #16]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8005300:	4618      	mov	r0, r3
 8005302:	f7ff fea8 	bl	8005056 <_ZNK12Stm32ADC_dma11getChannelsEv>
 8005306:	4603      	mov	r3, r0
 8005308:	429c      	cmp	r4, r3
 800530a:	d201      	bcs.n	8005310 <_ZN18Key_tps1htc30Group7initKeyERKNS_7KeyInitEh+0x40>
 800530c:	2301      	movs	r3, #1
 800530e:	e000      	b.n	8005312 <_ZN18Key_tps1htc30Group7initKeyERKNS_7KeyInitEh+0x42>
 8005310:	2300      	movs	r3, #0
 8005312:	2b00      	cmp	r3, #0
 8005314:	d05f      	beq.n	80053d6 <_ZN18Key_tps1htc30Group7initKeyERKNS_7KeyInitEh+0x106>

		m_keys[group_id].o_en[cnt] = setting.o_en;
 8005316:	79fb      	ldrb	r3, [r7, #7]
 8005318:	7dfa      	ldrb	r2, [r7, #23]
 800531a:	00d2      	lsls	r2, r2, #3
 800531c:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8005320:	fb01 f303 	mul.w	r3, r1, r3
 8005324:	4413      	add	r3, r2
 8005326:	68fa      	ldr	r2, [r7, #12]
 8005328:	4413      	add	r3, r2
 800532a:	68ba      	ldr	r2, [r7, #8]
 800532c:	6811      	ldr	r1, [r2, #0]
 800532e:	6019      	str	r1, [r3, #0]
 8005330:	8892      	ldrh	r2, [r2, #4]
 8005332:	809a      	strh	r2, [r3, #4]
		m_keys[group_id].i_fault[cnt] = setting.i_fault;
 8005334:	79fb      	ldrb	r3, [r7, #7]
 8005336:	7dfa      	ldrb	r2, [r7, #23]
 8005338:	3206      	adds	r2, #6
 800533a:	00d2      	lsls	r2, r2, #3
 800533c:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8005340:	fb01 f303 	mul.w	r3, r1, r3
 8005344:	4413      	add	r3, r2
 8005346:	68fa      	ldr	r2, [r7, #12]
 8005348:	441a      	add	r2, r3
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	3308      	adds	r3, #8
 800534e:	6819      	ldr	r1, [r3, #0]
 8005350:	6011      	str	r1, [r2, #0]
 8005352:	889b      	ldrh	r3, [r3, #4]
 8005354:	8093      	strh	r3, [r2, #4]
		m_keys[group_id].adc_ch[cnt] = setting.adc_ch;
 8005356:	79fa      	ldrb	r2, [r7, #7]
 8005358:	7dfb      	ldrb	r3, [r7, #23]
 800535a:	68b9      	ldr	r1, [r7, #8]
 800535c:	7c0c      	ldrb	r4, [r1, #16]
 800535e:	68f9      	ldr	r1, [r7, #12]
 8005360:	f44f 70a2 	mov.w	r0, #324	@ 0x144
 8005364:	fb00 f202 	mul.w	r2, r0, r2
 8005368:	440a      	add	r2, r1
 800536a:	4413      	add	r3, r2
 800536c:	3360      	adds	r3, #96	@ 0x60
 800536e:	4622      	mov	r2, r4
 8005370:	701a      	strb	r2, [r3, #0]

		m_keys[group_id].o_en[cnt].set_output(false);
 8005372:	79fb      	ldrb	r3, [r7, #7]
 8005374:	7dfa      	ldrb	r2, [r7, #23]
 8005376:	00d2      	lsls	r2, r2, #3
 8005378:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 800537c:	fb01 f303 	mul.w	r3, r1, r3
 8005380:	4413      	add	r3, r2
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	4413      	add	r3, r2
 8005386:	2100      	movs	r1, #0
 8005388:	4618      	mov	r0, r3
 800538a:	f7ff fdaf 	bl	8004eec <_ZN10Stm32Pin_O10set_outputEb>
		m_keys[group_id].out_state[cnt] = false;
 800538e:	79fa      	ldrb	r2, [r7, #7]
 8005390:	7dfb      	ldrb	r3, [r7, #23]
 8005392:	68f9      	ldr	r1, [r7, #12]
 8005394:	f44f 70a2 	mov.w	r0, #324	@ 0x144
 8005398:	fb00 f202 	mul.w	r2, r0, r2
 800539c:	440a      	add	r2, r1
 800539e:	4413      	add	r3, r2
 80053a0:	3366      	adds	r3, #102	@ 0x66
 80053a2:	2200      	movs	r2, #0
 80053a4:	701a      	strb	r2, [r3, #0]
		m_keys[group_id].err[cnt] = error::PowerOff;
 80053a6:	79fa      	ldrb	r2, [r7, #7]
 80053a8:	7dfb      	ldrb	r3, [r7, #23]
 80053aa:	68f9      	ldr	r1, [r7, #12]
 80053ac:	f44f 70a2 	mov.w	r0, #324	@ 0x144
 80053b0:	fb00 f202 	mul.w	r2, r0, r2
 80053b4:	440a      	add	r2, r1
 80053b6:	4413      	add	r3, r2
 80053b8:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80053bc:	2201      	movs	r2, #1
 80053be:	701a      	strb	r2, [r3, #0]

		m_initPinCnt[group_id] = cnt + 1;
 80053c0:	79fb      	ldrb	r3, [r7, #7]
 80053c2:	7dfa      	ldrb	r2, [r7, #23]
 80053c4:	3201      	adds	r2, #1
 80053c6:	b2d1      	uxtb	r1, r2
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	4413      	add	r3, r2
 80053cc:	460a      	mov	r2, r1
 80053ce:	f883 22b4 	strb.w	r2, [r3, #692]	@ 0x2b4

		return true;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e000      	b.n	80053d8 <_ZN18Key_tps1htc30Group7initKeyERKNS_7KeyInitEh+0x108>
	}

	return false;
 80053d6:	2300      	movs	r3, #0
}
 80053d8:	4618      	mov	r0, r3
 80053da:	371c      	adds	r7, #28
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd90      	pop	{r4, r7, pc}

080053e0 <_ZN18Key_tps1htc30Group9initGroupERKNS_9GroupInitEh>:

bool Key_tps1htc30Group::initGroup(const GroupInit &setting, const uint8_t group_id)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	4613      	mov	r3, r2
 80053ec:	71fb      	strb	r3, [r7, #7]
	if(group_id < Groups) {
 80053ee:	79fb      	ldrb	r3, [r7, #7]
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d83c      	bhi.n	800546e <_ZN18Key_tps1htc30Group9initGroupERKNS_9GroupInitEh+0x8e>
		m_keys[group_id].o_diag_en = setting.o_diag_en;
 80053f4:	79fb      	ldrb	r3, [r7, #7]
 80053f6:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 80053fa:	fb02 f303 	mul.w	r3, r2, r3
 80053fe:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	4413      	add	r3, r2
 8005406:	1d1a      	adds	r2, r3, #4
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	3308      	adds	r3, #8
 800540c:	6819      	ldr	r1, [r3, #0]
 800540e:	6011      	str	r1, [r2, #0]
 8005410:	889b      	ldrh	r3, [r3, #4]
 8005412:	8093      	strh	r3, [r2, #4]
		m_keys[group_id].o_latch = setting.o_latch;
 8005414:	79fb      	ldrb	r3, [r7, #7]
 8005416:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800541a:	fb02 f303 	mul.w	r3, r2, r3
 800541e:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8005422:	68fa      	ldr	r2, [r7, #12]
 8005424:	4413      	add	r3, r2
 8005426:	3304      	adds	r3, #4
 8005428:	68ba      	ldr	r2, [r7, #8]
 800542a:	6811      	ldr	r1, [r2, #0]
 800542c:	6019      	str	r1, [r3, #0]
 800542e:	8892      	ldrh	r2, [r2, #4]
 8005430:	809a      	strh	r2, [r3, #4]

		m_keys[group_id].o_diag_en.set_output(false);
 8005432:	79fb      	ldrb	r3, [r7, #7]
 8005434:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8005438:	fb02 f303 	mul.w	r3, r2, r3
 800543c:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	4413      	add	r3, r2
 8005444:	3304      	adds	r3, #4
 8005446:	2100      	movs	r1, #0
 8005448:	4618      	mov	r0, r3
 800544a:	f7ff fd4f 	bl	8004eec <_ZN10Stm32Pin_O10set_outputEb>
		m_keys[group_id].o_latch.set_output(false);
 800544e:	79fb      	ldrb	r3, [r7, #7]
 8005450:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8005454:	fb02 f303 	mul.w	r3, r2, r3
 8005458:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 800545c:	68fa      	ldr	r2, [r7, #12]
 800545e:	4413      	add	r3, r2
 8005460:	3304      	adds	r3, #4
 8005462:	2100      	movs	r1, #0
 8005464:	4618      	mov	r0, r3
 8005466:	f7ff fd41 	bl	8004eec <_ZN10Stm32Pin_O10set_outputEb>

		return true;
 800546a:	2301      	movs	r3, #1
 800546c:	e000      	b.n	8005470 <_ZN18Key_tps1htc30Group9initGroupERKNS_9GroupInitEh+0x90>
	}

	return false;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3710      	adds	r7, #16
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <_ZN18Key_tps1htc30Group5startEv>:

bool Key_tps1htc30Group::start()
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
	for(uint8_t group_id = 0; group_id != Groups; ++group_id) {
 8005480:	2300      	movs	r3, #0
 8005482:	73fb      	strb	r3, [r7, #15]
 8005484:	e028      	b.n	80054d8 <_ZN18Key_tps1htc30Group5startEv+0x60>
		const uint8_t cnt = m_initPinCnt[group_id];
 8005486:	7bfb      	ldrb	r3, [r7, #15]
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	4413      	add	r3, r2
 800548c:	f893 32b4 	ldrb.w	r3, [r3, #692]	@ 0x2b4
 8005490:	737b      	strb	r3, [r7, #13]

		for(uint8_t key_id = 0; key_id != cnt; ++key_id) {
 8005492:	2300      	movs	r3, #0
 8005494:	73bb      	strb	r3, [r7, #14]
 8005496:	e018      	b.n	80054ca <_ZN18Key_tps1htc30Group5startEv+0x52>
			m_keys[group_id].m_range[cnt].init(/*min*/0.05, /*max*/4.0, K_delay);
 8005498:	7bf9      	ldrb	r1, [r7, #15]
 800549a:	7b7a      	ldrb	r2, [r7, #13]
 800549c:	4613      	mov	r3, r2
 800549e:	005b      	lsls	r3, r3, #1
 80054a0:	4413      	add	r3, r2
 80054a2:	00db      	lsls	r3, r3, #3
 80054a4:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 80054a8:	fb01 f202 	mul.w	r2, r1, r2
 80054ac:	4413      	add	r3, r2
 80054ae:	3398      	adds	r3, #152	@ 0x98
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	4413      	add	r3, r2
 80054b4:	1d18      	adds	r0, r3, #4
 80054b6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80054ba:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 80054be:	490d      	ldr	r1, [pc, #52]	@ (80054f4 <_ZN18Key_tps1htc30Group5startEv+0x7c>)
 80054c0:	f7ff fd2b 	bl	8004f1a <_ZN15InRangeDetectorIfE4initEffm>
		for(uint8_t key_id = 0; key_id != cnt; ++key_id) {
 80054c4:	7bbb      	ldrb	r3, [r7, #14]
 80054c6:	3301      	adds	r3, #1
 80054c8:	73bb      	strb	r3, [r7, #14]
 80054ca:	7bba      	ldrb	r2, [r7, #14]
 80054cc:	7b7b      	ldrb	r3, [r7, #13]
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d1e2      	bne.n	8005498 <_ZN18Key_tps1htc30Group5startEv+0x20>
	for(uint8_t group_id = 0; group_id != Groups; ++group_id) {
 80054d2:	7bfb      	ldrb	r3, [r7, #15]
 80054d4:	3301      	adds	r3, #1
 80054d6:	73fb      	strb	r3, [r7, #15]
 80054d8:	7bfb      	ldrb	r3, [r7, #15]
 80054da:	2b02      	cmp	r3, #2
 80054dc:	d1d3      	bne.n	8005486 <_ZN18Key_tps1htc30Group5startEv+0xe>
		}
	}

	return m_adc.start();
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80054e4:	4618      	mov	r0, r3
 80054e6:	f001 fc1f 	bl	8006d28 <_ZN12Stm32ADC_dma5startEv>
 80054ea:	4603      	mov	r3, r0
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3710      	adds	r7, #16
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	3d4ccccd 	.word	0x3d4ccccd

080054f8 <_ZN18Key_tps1htc30Group7proceedEm>:

void Key_tps1htc30Group::proceed(const uint32_t current_time)
{
 80054f8:	b5b0      	push	{r4, r5, r7, lr}
 80054fa:	b08a      	sub	sp, #40	@ 0x28
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
	if(!m_adc.proceed(current_time)) {
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8005508:	6839      	ldr	r1, [r7, #0]
 800550a:	4618      	mov	r0, r3
 800550c:	f001 fc60 	bl	8006dd0 <_ZN12Stm32ADC_dma7proceedEm>
 8005510:	4603      	mov	r3, r0
 8005512:	f083 0301 	eor.w	r3, r3, #1
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b00      	cmp	r3, #0
 800551a:	f040 8244 	bne.w	80059a6 <_ZN18Key_tps1htc30Group7proceedEm+0x4ae>
		return;
	}

	if(m_needCalibration) {
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f893 32b6 	ldrb.w	r3, [r3, #694]	@ 0x2b6
 8005524:	2b00      	cmp	r3, #0
 8005526:	f000 80db 	beq.w	80056e0 <_ZN18Key_tps1htc30Group7proceedEm+0x1e8>

		if(m_calib_counter == 0) {
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005530:	2b00      	cmp	r3, #0
 8005532:	d134      	bne.n	800559e <_ZN18Key_tps1htc30Group7proceedEm+0xa6>
			m_summ = 0;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
			m_keys[m_group_it].adc_offset[m_key_it] = 0;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f893 32b7 	ldrb.w	r3, [r3, #695]	@ 0x2b7
 8005542:	4619      	mov	r1, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f893 32b8 	ldrb.w	r3, [r3, #696]	@ 0x2b8
 800554a:	4618      	mov	r0, r3
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	460b      	mov	r3, r1
 8005550:	00db      	lsls	r3, r3, #3
 8005552:	440b      	add	r3, r1
 8005554:	00d9      	lsls	r1, r3, #3
 8005556:	440b      	add	r3, r1
 8005558:	4403      	add	r3, r0
 800555a:	3320      	adds	r3, #32
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	4413      	add	r3, r2
 8005560:	2200      	movs	r2, #0
 8005562:	605a      	str	r2, [r3, #4]
			m_keys[m_group_it].err[m_key_it] = error::Calibration;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f893 32b7 	ldrb.w	r3, [r3, #695]	@ 0x2b7
 800556a:	4618      	mov	r0, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f893 32b8 	ldrb.w	r3, [r3, #696]	@ 0x2b8
 8005572:	4619      	mov	r1, r3
 8005574:	687a      	ldr	r2, [r7, #4]
 8005576:	f44f 73a2 	mov.w	r3, #324	@ 0x144
 800557a:	fb00 f303 	mul.w	r3, r0, r3
 800557e:	4413      	add	r3, r2
 8005580:	440b      	add	r3, r1
 8005582:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8005586:	2202      	movs	r2, #2
 8005588:	701a      	strb	r2, [r3, #0]
			set_out(false, m_group_it, m_key_it);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f893 22b7 	ldrb.w	r2, [r3, #695]	@ 0x2b7
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f893 32b8 	ldrb.w	r3, [r3, #696]	@ 0x2b8
 8005596:	2100      	movs	r1, #0
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f000 fa0f 	bl	80059bc <_ZN18Key_tps1htc30Group7set_outEbhh>
		}


		if((current_time - last_time) < K_delay) {
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80055a4:	683a      	ldr	r2, [r7, #0]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80055ac:	f0c0 81fd 	bcc.w	80059aa <_ZN18Key_tps1htc30Group7proceedEm+0x4b2>
			return;
		}

		const uint8_t 	ch 	=  	m_keys[m_group_it].adc_ch[m_key_it];
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f893 32b7 	ldrb.w	r3, [r3, #695]	@ 0x2b7
 80055b6:	4618      	mov	r0, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f893 32b8 	ldrb.w	r3, [r3, #696]	@ 0x2b8
 80055be:	4619      	mov	r1, r3
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	f44f 73a2 	mov.w	r3, #324	@ 0x144
 80055c6:	fb00 f303 	mul.w	r3, r0, r3
 80055ca:	4413      	add	r3, r2
 80055cc:	440b      	add	r3, r1
 80055ce:	3360      	adds	r3, #96	@ 0x60
 80055d0:	781b      	ldrb	r3, [r3, #0]
 80055d2:	74bb      	strb	r3, [r7, #18]
		const uint32_t 	val = 	m_adc.getAdc(ch);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80055da:	7cba      	ldrb	r2, [r7, #18]
 80055dc:	4611      	mov	r1, r2
 80055de:	4618      	mov	r0, r3
 80055e0:	f7ff fd27 	bl	8005032 <_ZNK12Stm32ADC_dma6getAdcEi>
 80055e4:	60f8      	str	r0, [r7, #12]

		m_summ += val;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f8d3 22c0 	ldr.w	r2, [r3, #704]	@ 0x2c0
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	441a      	add	r2, r3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
		++m_calib_counter;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80055fc:	1c5a      	adds	r2, r3, #1
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

		if(m_calib_counter == K_Points) {
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800560a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800560e:	f040 81ce 	bne.w	80059ae <_ZN18Key_tps1htc30Group7proceedEm+0x4b6>
			m_keys[m_group_it].adc_offset[m_key_it] = m_summ / static_cast<float>(K_Points);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005618:	4618      	mov	r0, r3
 800561a:	f7fb faeb 	bl	8000bf4 <__aeabi_ui2f>
 800561e:	4603      	mov	r3, r0
 8005620:	49ca      	ldr	r1, [pc, #808]	@ (800594c <_ZN18Key_tps1htc30Group7proceedEm+0x454>)
 8005622:	4618      	mov	r0, r3
 8005624:	f7fb fbf2 	bl	8000e0c <__aeabi_fdiv>
 8005628:	4603      	mov	r3, r0
 800562a:	461a      	mov	r2, r3
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f893 32b7 	ldrb.w	r3, [r3, #695]	@ 0x2b7
 8005632:	461c      	mov	r4, r3
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 32b8 	ldrb.w	r3, [r3, #696]	@ 0x2b8
 800563a:	461d      	mov	r5, r3
 800563c:	4610      	mov	r0, r2
 800563e:	f7fb fd33 	bl	80010a8 <__aeabi_f2uiz>
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	4623      	mov	r3, r4
 8005646:	00db      	lsls	r3, r3, #3
 8005648:	4423      	add	r3, r4
 800564a:	00d9      	lsls	r1, r3, #3
 800564c:	440b      	add	r3, r1
 800564e:	442b      	add	r3, r5
 8005650:	3320      	adds	r3, #32
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	4413      	add	r3, r2
 8005656:	6058      	str	r0, [r3, #4]
			m_keys[m_group_it].err[m_key_it] = error::PowerOff;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 32b7 	ldrb.w	r3, [r3, #695]	@ 0x2b7
 800565e:	4618      	mov	r0, r3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f893 32b8 	ldrb.w	r3, [r3, #696]	@ 0x2b8
 8005666:	4619      	mov	r1, r3
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	f44f 73a2 	mov.w	r3, #324	@ 0x144
 800566e:	fb00 f303 	mul.w	r3, r0, r3
 8005672:	4413      	add	r3, r2
 8005674:	440b      	add	r3, r1
 8005676:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 800567a:	2201      	movs	r2, #1
 800567c:	701a      	strb	r2, [r3, #0]
			m_calib_counter = 0;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

			++m_key_it;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f893 32b8 	ldrb.w	r3, [r3, #696]	@ 0x2b8
 800568c:	3301      	adds	r3, #1
 800568e:	b2da      	uxtb	r2, r3
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f883 22b8 	strb.w	r2, [r3, #696]	@ 0x2b8

			if(m_key_it == m_initPinCnt[m_group_it]) {
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f893 22b8 	ldrb.w	r2, [r3, #696]	@ 0x2b8
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f893 32b7 	ldrb.w	r3, [r3, #695]	@ 0x2b7
 80056a2:	4619      	mov	r1, r3
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	440b      	add	r3, r1
 80056a8:	f893 32b4 	ldrb.w	r3, [r3, #692]	@ 0x2b4
 80056ac:	429a      	cmp	r2, r3
 80056ae:	f040 817e 	bne.w	80059ae <_ZN18Key_tps1htc30Group7proceedEm+0x4b6>
				++m_group_it;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f893 32b7 	ldrb.w	r3, [r3, #695]	@ 0x2b7
 80056b8:	3301      	adds	r3, #1
 80056ba:	b2da      	uxtb	r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f883 22b7 	strb.w	r2, [r3, #695]	@ 0x2b7
				m_key_it = 0;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 22b8 	strb.w	r2, [r3, #696]	@ 0x2b8

				if(m_group_it == Groups) {
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f893 32b7 	ldrb.w	r3, [r3, #695]	@ 0x2b7
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	f040 816c 	bne.w	80059ae <_ZN18Key_tps1htc30Group7proceedEm+0x4b6>
					m_needCalibration = false;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 22b6 	strb.w	r2, [r3, #694]	@ 0x2b6
				}
			}
		}

		return;
 80056de:	e166      	b.n	80059ae <_ZN18Key_tps1htc30Group7proceedEm+0x4b6>
	} else if(m_openLoadChk) {
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	f000 808b 	beq.w	8005802 <_ZN18Key_tps1htc30Group7proceedEm+0x30a>
		set_out(false, m_group_it, m_key_it);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f893 22b7 	ldrb.w	r2, [r3, #695]	@ 0x2b7
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f893 32b8 	ldrb.w	r3, [r3, #696]	@ 0x2b8
 80056f8:	2100      	movs	r1, #0
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f95e 	bl	80059bc <_ZN18Key_tps1htc30Group7set_outEbhh>
		m_keys[m_group_it].err[m_key_it] = error::OpenLoadCHK;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 32b7 	ldrb.w	r3, [r3, #695]	@ 0x2b7
 8005706:	4618      	mov	r0, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	f893 32b8 	ldrb.w	r3, [r3, #696]	@ 0x2b8
 800570e:	4619      	mov	r1, r3
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	f44f 73a2 	mov.w	r3, #324	@ 0x144
 8005716:	fb00 f303 	mul.w	r3, r0, r3
 800571a:	4413      	add	r3, r2
 800571c:	440b      	add	r3, r1
 800571e:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8005722:	2203      	movs	r2, #3
 8005724:	701a      	strb	r2, [r3, #0]
		m_keys[m_group_it].o_diag_en.set_output(true);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f893 32b7 	ldrb.w	r3, [r3, #695]	@ 0x2b7
 800572c:	461a      	mov	r2, r3
 800572e:	f44f 73a2 	mov.w	r3, #324	@ 0x144
 8005732:	fb02 f303 	mul.w	r3, r2, r3
 8005736:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	4413      	add	r3, r2
 800573e:	3304      	adds	r3, #4
 8005740:	2101      	movs	r1, #1
 8005742:	4618      	mov	r0, r3
 8005744:	f7ff fbd2 	bl	8004eec <_ZN10Stm32Pin_O10set_outputEb>

		if((current_time - last_time) < K_delay) {
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800574e:	683a      	ldr	r2, [r7, #0]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8005756:	f0c0 812c 	bcc.w	80059b2 <_ZN18Key_tps1htc30Group7proceedEm+0x4ba>
			return;
		}

		const uint8_t 	ch 	=  	m_keys[m_group_it].adc_ch[m_key_it];
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f893 32b7 	ldrb.w	r3, [r3, #695]	@ 0x2b7
 8005760:	4618      	mov	r0, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f893 32b8 	ldrb.w	r3, [r3, #696]	@ 0x2b8
 8005768:	4619      	mov	r1, r3
 800576a:	687a      	ldr	r2, [r7, #4]
 800576c:	f44f 73a2 	mov.w	r3, #324	@ 0x144
 8005770:	fb00 f303 	mul.w	r3, r0, r3
 8005774:	4413      	add	r3, r2
 8005776:	440b      	add	r3, r1
 8005778:	3360      	adds	r3, #96	@ 0x60
 800577a:	781b      	ldrb	r3, [r3, #0]
 800577c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
		const uint32_t 	val = 	m_adc.getAdc(ch);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8005786:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800578a:	4611      	mov	r1, r2
 800578c:	4618      	mov	r0, r3
 800578e:	f7ff fc50 	bl	8005032 <_ZNK12Stm32ADC_dma6getAdcEi>
 8005792:	6238      	str	r0, [r7, #32]

		m_keys[m_group_it].err[m_key_it] = ( (!m_keys[m_group_it].i_fault[m_key_it].get_input()) || (val > 4000) ) ? error::OpenLoad : error::OK;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 32b7 	ldrb.w	r3, [r3, #695]	@ 0x2b7
 800579a:	4619      	mov	r1, r3
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f893 32b8 	ldrb.w	r3, [r3, #696]	@ 0x2b8
 80057a2:	3306      	adds	r3, #6
 80057a4:	00da      	lsls	r2, r3, #3
 80057a6:	f44f 73a2 	mov.w	r3, #324	@ 0x144
 80057aa:	fb01 f303 	mul.w	r3, r1, r3
 80057ae:	4413      	add	r3, r2
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	4413      	add	r3, r2
 80057b4:	4618      	mov	r0, r3
 80057b6:	f7ff fb83 	bl	8004ec0 <_ZNK10Stm32Pin_I9get_inputEv>
 80057ba:	4603      	mov	r3, r0
 80057bc:	f083 0301 	eor.w	r3, r3, #1
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d103      	bne.n	80057ce <_ZN18Key_tps1htc30Group7proceedEm+0x2d6>
 80057c6:	6a3b      	ldr	r3, [r7, #32]
 80057c8:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80057cc:	d901      	bls.n	80057d2 <_ZN18Key_tps1htc30Group7proceedEm+0x2da>
 80057ce:	2106      	movs	r1, #6
 80057d0:	e000      	b.n	80057d4 <_ZN18Key_tps1htc30Group7proceedEm+0x2dc>
 80057d2:	2107      	movs	r1, #7
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f893 32b7 	ldrb.w	r3, [r3, #695]	@ 0x2b7
 80057da:	461c      	mov	r4, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f893 32b8 	ldrb.w	r3, [r3, #696]	@ 0x2b8
 80057e2:	4618      	mov	r0, r3
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	f44f 73a2 	mov.w	r3, #324	@ 0x144
 80057ea:	fb04 f303 	mul.w	r3, r4, r3
 80057ee:	4413      	add	r3, r2
 80057f0:	4403      	add	r3, r0
 80057f2:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80057f6:	460a      	mov	r2, r1
 80057f8:	701a      	strb	r2, [r3, #0]
		m_openLoadChk = false;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
	}

	last_time = current_time;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	683a      	ldr	r2, [r7, #0]
 8005806:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

	for(uint8_t group_id = 0; group_id != Groups; ++group_id) {
 800580a:	2300      	movs	r3, #0
 800580c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005810:	e0c3      	b.n	800599a <_ZN18Key_tps1htc30Group7proceedEm+0x4a2>
		const uint8_t cnt = m_initPinCnt[group_id];
 8005812:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	4413      	add	r3, r2
 800581a:	f893 32b4 	ldrb.w	r3, [r3, #692]	@ 0x2b4
 800581e:	77fb      	strb	r3, [r7, #31]

		for(uint8_t key_id = 0; key_id != cnt; ++key_id) {
 8005820:	2300      	movs	r3, #0
 8005822:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8005826:	e0ad      	b.n	8005984 <_ZN18Key_tps1htc30Group7proceedEm+0x48c>

			const uint8_t ch =  m_keys[group_id].adc_ch[key_id];
 8005828:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800582c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005830:	6879      	ldr	r1, [r7, #4]
 8005832:	f44f 70a2 	mov.w	r0, #324	@ 0x144
 8005836:	fb00 f202 	mul.w	r2, r0, r2
 800583a:	440a      	add	r2, r1
 800583c:	4413      	add	r3, r2
 800583e:	3360      	adds	r3, #96	@ 0x60
 8005840:	781b      	ldrb	r3, [r3, #0]
 8005842:	77bb      	strb	r3, [r7, #30]
			const uint32_t val = m_adc.getAdc(ch);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800584a:	7fba      	ldrb	r2, [r7, #30]
 800584c:	4611      	mov	r1, r2
 800584e:	4618      	mov	r0, r3
 8005850:	f7ff fbef 	bl	8005032 <_ZNK12Stm32ADC_dma6getAdcEi>
 8005854:	61b8      	str	r0, [r7, #24]
			const float curr = m_keys[group_id].current[key_id] = val;//calculateCurrent(val);
 8005856:	f897 4027 	ldrb.w	r4, [r7, #39]	@ 0x27
 800585a:	f897 5026 	ldrb.w	r5, [r7, #38]	@ 0x26
 800585e:	69b8      	ldr	r0, [r7, #24]
 8005860:	f7fb f9c8 	bl	8000bf4 <__aeabi_ui2f>
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	4623      	mov	r3, r4
 8005868:	00db      	lsls	r3, r3, #3
 800586a:	4423      	add	r3, r4
 800586c:	00d9      	lsls	r1, r3, #3
 800586e:	440b      	add	r3, r1
 8005870:	442b      	add	r3, r5
 8005872:	331a      	adds	r3, #26
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	4413      	add	r3, r2
 8005878:	6058      	str	r0, [r3, #4]
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	4623      	mov	r3, r4
 800587e:	00db      	lsls	r3, r3, #3
 8005880:	4423      	add	r3, r4
 8005882:	00d9      	lsls	r1, r3, #3
 8005884:	440b      	add	r3, r1
 8005886:	442b      	add	r3, r5
 8005888:	331a      	adds	r3, #26
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	4413      	add	r3, r2
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	617b      	str	r3, [r7, #20]
			error err = m_keys[group_id].err[key_id];
 8005892:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8005896:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800589a:	6879      	ldr	r1, [r7, #4]
 800589c:	f44f 70a2 	mov.w	r0, #324	@ 0x144
 80058a0:	fb00 f202 	mul.w	r2, r0, r2
 80058a4:	440a      	add	r2, r1
 80058a6:	4413      	add	r3, r2
 80058a8:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25


			if(err == error::PowerOff || err == error::OpenLoad || err == error::OK) {
 80058b2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d05e      	beq.n	8005978 <_ZN18Key_tps1htc30Group7proceedEm+0x480>
 80058ba:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80058be:	2b06      	cmp	r3, #6
 80058c0:	d05a      	beq.n	8005978 <_ZN18Key_tps1htc30Group7proceedEm+0x480>
 80058c2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80058c6:	2b07      	cmp	r3, #7
 80058c8:	d056      	beq.n	8005978 <_ZN18Key_tps1htc30Group7proceedEm+0x480>
				continue;
			}


			const InRangeDetector_f::error rangeErr = m_keys[group_id].m_range[key_id].proceed(current_time, curr);
 80058ca:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 80058ce:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80058d2:	4613      	mov	r3, r2
 80058d4:	005b      	lsls	r3, r3, #1
 80058d6:	4413      	add	r3, r2
 80058d8:	00db      	lsls	r3, r3, #3
 80058da:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 80058de:	fb01 f202 	mul.w	r2, r1, r2
 80058e2:	4413      	add	r3, r2
 80058e4:	3398      	adds	r3, #152	@ 0x98
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	4413      	add	r3, r2
 80058ea:	3304      	adds	r3, #4
 80058ec:	697a      	ldr	r2, [r7, #20]
 80058ee:	6839      	ldr	r1, [r7, #0]
 80058f0:	4618      	mov	r0, r3
 80058f2:	f7ff fb2d 	bl	8004f50 <_ZN15InRangeDetectorIfE7proceedEmf>
 80058f6:	4603      	mov	r3, r0
 80058f8:	74fb      	strb	r3, [r7, #19]

			if(!m_keys[group_id].i_fault[key_id].get_input()) {
 80058fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80058fe:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8005902:	3206      	adds	r2, #6
 8005904:	00d2      	lsls	r2, r2, #3
 8005906:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 800590a:	fb01 f303 	mul.w	r3, r1, r3
 800590e:	4413      	add	r3, r2
 8005910:	687a      	ldr	r2, [r7, #4]
 8005912:	4413      	add	r3, r2
 8005914:	4618      	mov	r0, r3
 8005916:	f7ff fad3 	bl	8004ec0 <_ZNK10Stm32Pin_I9get_inputEv>
 800591a:	4603      	mov	r3, r0
 800591c:	f083 0301 	eor.w	r3, r3, #1
 8005920:	b2db      	uxtb	r3, r3
 8005922:	2b00      	cmp	r3, #0
 8005924:	d003      	beq.n	800592e <_ZN18Key_tps1htc30Group7proceedEm+0x436>
				err = error::Fault;
 8005926:	2305      	movs	r3, #5
 8005928:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800592c:	e013      	b.n	8005956 <_ZN18Key_tps1htc30Group7proceedEm+0x45e>
			} else if(rangeErr == InRangeDetector_f::error::OutOfMinimumBoarder) {
 800592e:	7cfb      	ldrb	r3, [r7, #19]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d103      	bne.n	800593c <_ZN18Key_tps1htc30Group7proceedEm+0x444>
				err = error::OpenLoad;
 8005934:	2306      	movs	r3, #6
 8005936:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800593a:	e00c      	b.n	8005956 <_ZN18Key_tps1htc30Group7proceedEm+0x45e>
			} else if(rangeErr == InRangeDetector_f::error::OutOfMaximumBoarder) {
 800593c:	7cfb      	ldrb	r3, [r7, #19]
 800593e:	2b02      	cmp	r3, #2
 8005940:	d106      	bne.n	8005950 <_ZN18Key_tps1htc30Group7proceedEm+0x458>
				err = error::Fault;
 8005942:	2305      	movs	r3, #5
 8005944:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8005948:	e005      	b.n	8005956 <_ZN18Key_tps1htc30Group7proceedEm+0x45e>
 800594a:	bf00      	nop
 800594c:	447a0000 	.word	0x447a0000
			} else {
				err = error::Work;
 8005950:	2304      	movs	r3, #4
 8005952:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			}

			//IRQ_LOCK();
			m_keys[group_id].err[key_id] = err;
 8005956:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800595a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800595e:	6879      	ldr	r1, [r7, #4]
 8005960:	f44f 70a2 	mov.w	r0, #324	@ 0x144
 8005964:	fb00 f202 	mul.w	r2, r0, r2
 8005968:	440a      	add	r2, r1
 800596a:	4413      	add	r3, r2
 800596c:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8005970:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8005974:	701a      	strb	r2, [r3, #0]
 8005976:	e000      	b.n	800597a <_ZN18Key_tps1htc30Group7proceedEm+0x482>
				continue;
 8005978:	bf00      	nop
		for(uint8_t key_id = 0; key_id != cnt; ++key_id) {
 800597a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800597e:	3301      	adds	r3, #1
 8005980:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8005984:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8005988:	7ffb      	ldrb	r3, [r7, #31]
 800598a:	429a      	cmp	r2, r3
 800598c:	f47f af4c 	bne.w	8005828 <_ZN18Key_tps1htc30Group7proceedEm+0x330>
	for(uint8_t group_id = 0; group_id != Groups; ++group_id) {
 8005990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005994:	3301      	adds	r3, #1
 8005996:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800599a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800599e:	2b02      	cmp	r3, #2
 80059a0:	f47f af37 	bne.w	8005812 <_ZN18Key_tps1htc30Group7proceedEm+0x31a>
 80059a4:	e006      	b.n	80059b4 <_ZN18Key_tps1htc30Group7proceedEm+0x4bc>
		return;
 80059a6:	bf00      	nop
 80059a8:	e004      	b.n	80059b4 <_ZN18Key_tps1htc30Group7proceedEm+0x4bc>
			return;
 80059aa:	bf00      	nop
 80059ac:	e002      	b.n	80059b4 <_ZN18Key_tps1htc30Group7proceedEm+0x4bc>
		return;
 80059ae:	bf00      	nop
 80059b0:	e000      	b.n	80059b4 <_ZN18Key_tps1htc30Group7proceedEm+0x4bc>
			return;
 80059b2:	bf00      	nop
			//IRQ_UNLOCK();
		}
	}
}
 80059b4:	3728      	adds	r7, #40	@ 0x28
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bdb0      	pop	{r4, r5, r7, pc}
 80059ba:	bf00      	nop

080059bc <_ZN18Key_tps1htc30Group7set_outEbhh>:


// IKey interface --------------------------------------------------------------------------------------
void Key_tps1htc30Group::set_out(const bool en, const uint8_t group_id,
		const uint8_t key_id)
{
 80059bc:	b590      	push	{r4, r7, lr}
 80059be:	b085      	sub	sp, #20
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	4608      	mov	r0, r1
 80059c6:	4611      	mov	r1, r2
 80059c8:	461a      	mov	r2, r3
 80059ca:	4603      	mov	r3, r0
 80059cc:	70fb      	strb	r3, [r7, #3]
 80059ce:	460b      	mov	r3, r1
 80059d0:	70bb      	strb	r3, [r7, #2]
 80059d2:	4613      	mov	r3, r2
 80059d4:	707b      	strb	r3, [r7, #1]

	const uint8_t cnt = m_initPinCnt[group_id];
 80059d6:	78bb      	ldrb	r3, [r7, #2]
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	4413      	add	r3, r2
 80059dc:	f893 32b4 	ldrb.w	r3, [r3, #692]	@ 0x2b4
 80059e0:	73fb      	strb	r3, [r7, #15]

	if(group_id < Groups && key_id < cnt) {
 80059e2:	78bb      	ldrb	r3, [r7, #2]
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d834      	bhi.n	8005a52 <_ZN18Key_tps1htc30Group7set_outEbhh+0x96>
 80059e8:	787a      	ldrb	r2, [r7, #1]
 80059ea:	7bfb      	ldrb	r3, [r7, #15]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d230      	bcs.n	8005a52 <_ZN18Key_tps1htc30Group7set_outEbhh+0x96>
		m_keys[group_id].o_en[key_id].set_output(en);
 80059f0:	78bb      	ldrb	r3, [r7, #2]
 80059f2:	787a      	ldrb	r2, [r7, #1]
 80059f4:	00d2      	lsls	r2, r2, #3
 80059f6:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 80059fa:	fb01 f303 	mul.w	r3, r1, r3
 80059fe:	4413      	add	r3, r2
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	4413      	add	r3, r2
 8005a04:	78fa      	ldrb	r2, [r7, #3]
 8005a06:	4611      	mov	r1, r2
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f7ff fa6f 	bl	8004eec <_ZN10Stm32Pin_O10set_outputEb>
		m_keys[group_id].o_diag_en.set_output(en);
 8005a0e:	78bb      	ldrb	r3, [r7, #2]
 8005a10:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8005a14:	fb02 f303 	mul.w	r3, r2, r3
 8005a18:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	4413      	add	r3, r2
 8005a20:	3304      	adds	r3, #4
 8005a22:	78fa      	ldrb	r2, [r7, #3]
 8005a24:	4611      	mov	r1, r2
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7ff fa60 	bl	8004eec <_ZN10Stm32Pin_O10set_outputEb>
		m_keys[group_id].err[key_id] = en ? error::Work : error::PowerOff;
 8005a2c:	78fb      	ldrb	r3, [r7, #3]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d001      	beq.n	8005a36 <_ZN18Key_tps1htc30Group7set_outEbhh+0x7a>
 8005a32:	2404      	movs	r4, #4
 8005a34:	e000      	b.n	8005a38 <_ZN18Key_tps1htc30Group7set_outEbhh+0x7c>
 8005a36:	2401      	movs	r4, #1
 8005a38:	78ba      	ldrb	r2, [r7, #2]
 8005a3a:	787b      	ldrb	r3, [r7, #1]
 8005a3c:	6879      	ldr	r1, [r7, #4]
 8005a3e:	f44f 70a2 	mov.w	r0, #324	@ 0x144
 8005a42:	fb00 f202 	mul.w	r2, r0, r2
 8005a46:	440a      	add	r2, r1
 8005a48:	4413      	add	r3, r2
 8005a4a:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8005a4e:	4622      	mov	r2, r4
 8005a50:	701a      	strb	r2, [r3, #0]
	}
}
 8005a52:	bf00      	nop
 8005a54:	3714      	adds	r7, #20
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd90      	pop	{r4, r7, pc}

08005a5a <crc_from_ringbuf>:
// include assert engine
#include "assertsEngine/assert_engine.h"
#define _INT_SWITCH(...) __VA_ARGS__

void crc_from_ringbuf(crc_obj_t* const crc_base, const ringbuf_t* const ring_buf)
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b08a      	sub	sp, #40	@ 0x28
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
 8005a62:	6039      	str	r1, [r7, #0]
	_INT_SWITCH(M_Assert_Break(ring_buf == NULL || crc_base == NULL, M_EMPTY, return,
			"not valid parameters"));

	const u8* const ring_ptr 	= ring_buf->buffer;
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	695b      	ldr	r3, [r3, #20]
 8005a68:	627b      	str	r3, [r7, #36]	@ 0x24

	M_Assert_BreakSaveCheck(ring_ptr == NULL, M_EMPTY, return,
 8005a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d03a      	beq.n	8005ae6 <crc_from_ringbuf+0x8c>
					"no buffer internal");

	const reg tail_reg 			= ring_buf->base.tail;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	623b      	str	r3, [r7, #32]
	const reg head_reg 			= ring_buf->base.head;
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	691b      	ldr	r3, [r3, #16]
 8005a7a:	61fb      	str	r3, [r7, #28]
	const reg msk_reg			= ring_buf->base.msk;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	61bb      	str	r3, [r7, #24]

	M_Assert_BreakSaveCheck(_FIFO_IS_EMPTY_IMPL(tail_reg, head_reg), M_EMPTY, return, "ring buffer is empty");
 8005a82:	6a3a      	ldr	r2, [r7, #32]
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d02d      	beq.n	8005ae6 <crc_from_ringbuf+0x8c>

	const reg tail_pos 			= tail_reg & msk_reg;								// get tail position
 8005a8a:	6a3a      	ldr	r2, [r7, #32]
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	4013      	ands	r3, r2
 8005a90:	617b      	str	r3, [r7, #20]
	const reg n_elem 			= _FIFO_LEN_IMPL(tail_reg, head_reg); 				// get n elements
 8005a92:	69fa      	ldr	r2, [r7, #28]
 8005a94:	6a3b      	ldr	r3, [r7, #32]
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	613b      	str	r3, [r7, #16]
	const reg remaining_to_end 	= ring_buf->base.cap - tail_pos;
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	1ad3      	subs	r3, r2, r3
 8005aa2:	60fb      	str	r3, [r7, #12]

	if(n_elem > remaining_to_end) {
 8005aa4:	693a      	ldr	r2, [r7, #16]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d914      	bls.n	8005ad6 <crc_from_ringbuf+0x7c>
		const reg remaining_n		= n_elem - remaining_to_end;
 8005aac:	693a      	ldr	r2, [r7, #16]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	60bb      	str	r3, [r7, #8]
		CRC_ARRAY(crc_base, ring_ptr + tail_pos, remaining_to_end);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	6810      	ldr	r0, [r2, #0]
 8005abc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	4411      	add	r1, r2
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	4798      	blx	r3
		CRC_ARRAY(crc_base, ring_ptr, remaining_n);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	6810      	ldr	r0, [r2, #0]
 8005ace:	68ba      	ldr	r2, [r7, #8]
 8005ad0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ad2:	4798      	blx	r3
 8005ad4:	e007      	b.n	8005ae6 <crc_from_ringbuf+0x8c>
	} else {
		CRC_ARRAY(crc_base, ring_buf->buffer, n_elem);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	6810      	ldr	r0, [r2, #0]
 8005ade:	683a      	ldr	r2, [r7, #0]
 8005ae0:	6951      	ldr	r1, [r2, #20]
 8005ae2:	693a      	ldr	r2, [r7, #16]
 8005ae4:	4798      	blx	r3
	}
}
 8005ae6:	3728      	adds	r7, #40	@ 0x28
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <poolContainer_init>:

	return self;
}

bool poolContainer_init(pool_container_t* const self, const u16 n_buffers, const u16 max_size)
{
 8005aec:	b590      	push	{r4, r7, lr}
 8005aee:	b087      	sub	sp, #28
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	460b      	mov	r3, r1
 8005af6:	807b      	strh	r3, [r7, #2]
 8005af8:	4613      	mov	r3, r2
 8005afa:	803b      	strh	r3, [r7, #0]
	M_Assert_BreakSaveCheck((n_buffers == 0 || max_size == 0), M_EMPTY,
 8005afc:	887b      	ldrh	r3, [r7, #2]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d002      	beq.n	8005b08 <poolContainer_init+0x1c>
 8005b02:	883b      	ldrh	r3, [r7, #0]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d101      	bne.n	8005b0c <poolContainer_init+0x20>
 8005b08:	2301      	movs	r3, #1
 8005b0a:	e077      	b.n	8005bfc <poolContainer_init+0x110>
			return true,
					"Give me positive values for dimensions genius");

	M_Assert_BreakSaveCheck(!is_power_of_2(n_buffers), M_EMPTY,
 8005b0c:	887b      	ldrh	r3, [r7, #2]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d005      	beq.n	8005b1e <poolContainer_init+0x32>
 8005b12:	887a      	ldrh	r2, [r7, #2]
 8005b14:	887b      	ldrh	r3, [r7, #2]
 8005b16:	3b01      	subs	r3, #1
 8005b18:	4013      	ands	r3, r2
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d001      	beq.n	8005b22 <poolContainer_init+0x36>
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e06c      	b.n	8005bfc <poolContainer_init+0x110>
			return true,
					"n_buffers is not power of 2, val: %d", n_buffers);

	M_Assert_BreakSaveCheck((n_buffers  > 16384 || max_size > 16384), M_EMPTY,
 8005b22:	887b      	ldrh	r3, [r7, #2]
 8005b24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b28:	d803      	bhi.n	8005b32 <poolContainer_init+0x46>
 8005b2a:	883b      	ldrh	r3, [r7, #0]
 8005b2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b30:	d901      	bls.n	8005b36 <poolContainer_init+0x4a>
 8005b32:	2301      	movs	r3, #1
 8005b34:	e062      	b.n	8005bfc <poolContainer_init+0x110>
			return true,
					"is too long, N_BUF: %d, SIZE: %d", n_buffers, max_size);

	self->pool = (void**)calloc(n_buffers, sizeof(void*));
 8005b36:	887b      	ldrh	r3, [r7, #2]
 8005b38:	2104      	movs	r1, #4
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f002 fc58 	bl	80083f0 <calloc>
 8005b40:	4603      	mov	r3, r0
 8005b42:	461a      	mov	r2, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	615a      	str	r2, [r3, #20]
	M_Assert_BreakSaveCheck(self->pool == NULL, M_EMPTY,
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	695b      	ldr	r3, [r3, #20]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d101      	bne.n	8005b54 <poolContainer_init+0x68>
 8005b50:	2301      	movs	r3, #1
 8005b52:	e053      	b.n	8005bfc <poolContainer_init+0x110>
			return true,
					"no memories for allocation data");

	for (u16 i = 0; i < n_buffers; ++i) {
 8005b54:	2300      	movs	r3, #0
 8005b56:	82fb      	strh	r3, [r7, #22]
 8005b58:	e015      	b.n	8005b86 <poolContainer_init+0x9a>
		self->pool[i] = calloc(max_size, sizeof(u8));
 8005b5a:	8838      	ldrh	r0, [r7, #0]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	695a      	ldr	r2, [r3, #20]
 8005b60:	8afb      	ldrh	r3, [r7, #22]
 8005b62:	009b      	lsls	r3, r3, #2
 8005b64:	18d4      	adds	r4, r2, r3
 8005b66:	2101      	movs	r1, #1
 8005b68:	f002 fc42 	bl	80083f0 <calloc>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	6023      	str	r3, [r4, #0]
		M_Assert_BreakSaveCheck(self->pool[i] == NULL, M_EMPTY, goto error, "no memories for allocation");
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	695a      	ldr	r2, [r3, #20]
 8005b74:	8afb      	ldrh	r3, [r7, #22]
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	4413      	add	r3, r2
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d024      	beq.n	8005bca <poolContainer_init+0xde>
	for (u16 i = 0; i < n_buffers; ++i) {
 8005b80:	8afb      	ldrh	r3, [r7, #22]
 8005b82:	3301      	adds	r3, #1
 8005b84:	82fb      	strh	r3, [r7, #22]
 8005b86:	8afa      	ldrh	r2, [r7, #22]
 8005b88:	887b      	ldrh	r3, [r7, #2]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d3e5      	bcc.n	8005b5a <poolContainer_init+0x6e>
	}


	self->max_size = max_size;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	883a      	ldrh	r2, [r7, #0]
 8005b92:	831a      	strh	r2, [r3, #24]
	fifo_base_init(&self->base, n_buffers);
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	887b      	ldrh	r3, [r7, #2]
 8005b98:	613a      	str	r2, [r7, #16]
 8005b9a:	60fb      	str	r3, [r7, #12]

// Determine whether x is a power of 2
#define is_power_of_2(x) ((x) != 0 && (((x) & ((x) - 1)) == 0))
STATIC_FORCEINLINE void fifo_base_init(fifo_base_t * const fifo, const reg cap)
{
	const reg msk = (cap - 1U);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	60bb      	str	r3, [r7, #8]

	fifo->cap = cap;
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	601a      	str	r2, [r3, #0]
	fifo->msk = msk;
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	68ba      	ldr	r2, [r7, #8]
 8005bac:	605a      	str	r2, [r3, #4]
	fifo->xor_msk = cap | msk;
 8005bae:	68fa      	ldr	r2, [r7, #12]
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	431a      	orrs	r2, r3
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	609a      	str	r2, [r3, #8]
	fifo->tail = 0;
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	60da      	str	r2, [r3, #12]
	fifo->head = 0;
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	611a      	str	r2, [r3, #16]
}
 8005bc4:	bf00      	nop
	return false;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	e018      	b.n	8005bfc <poolContainer_init+0x110>

	// error proceed mark --------------------------------------------
	error:
	for (u16 i = 0; i < n_buffers; ++i) {
 8005bca:	2300      	movs	r3, #0
 8005bcc:	82bb      	strh	r3, [r7, #20]
 8005bce:	e00b      	b.n	8005be8 <poolContainer_init+0xfc>
		free(self->pool[i]);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	695a      	ldr	r2, [r3, #20]
 8005bd4:	8abb      	ldrh	r3, [r7, #20]
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	4413      	add	r3, r2
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f002 fc2b 	bl	8008438 <free>
	for (u16 i = 0; i < n_buffers; ++i) {
 8005be2:	8abb      	ldrh	r3, [r7, #20]
 8005be4:	3301      	adds	r3, #1
 8005be6:	82bb      	strh	r3, [r7, #20]
 8005be8:	8aba      	ldrh	r2, [r7, #20]
 8005bea:	887b      	ldrh	r3, [r7, #2]
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d3ef      	bcc.n	8005bd0 <poolContainer_init+0xe4>
	}
	free(self->pool);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	695b      	ldr	r3, [r3, #20]
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f002 fc1f 	bl	8008438 <free>
	return true;
 8005bfa:	2301      	movs	r3, #1
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	371c      	adds	r7, #28
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd90      	pop	{r4, r7, pc}

08005c04 <poolContainer_getWriteBuffer>:
	return len;
}


void* const poolContainer_getWriteBuffer(pool_container_t * const self)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b087      	sub	sp, #28
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
	_INT_SWITCH(M_Assert_Break(self == NULL, M_EMPTY, return NULL, "incorrect input values"));
	_INT_SWITCH(M_Assert_Break(self->pool == NULL, M_EMPTY, return NULL, "no allocated memory"));

	const reg head_reg = self->base.head;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	617b      	str	r3, [r7, #20]
	const reg msk_reg = self->base.msk;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	613b      	str	r3, [r7, #16]
	const reg wr_pos = head_reg & msk_reg;
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	60fb      	str	r3, [r7, #12]

	return self->pool[wr_pos];
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	695a      	ldr	r2, [r3, #20]
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4413      	add	r3, r2
 8005c2a:	681b      	ldr	r3, [r3, #0]
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	371c      	adds	r7, #28
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bc80      	pop	{r7}
 8005c34:	4770      	bx	lr

08005c36 <poolContainer_nextWritePos>:

void poolContainer_nextWritePos(pool_container_t * const self)
{
 8005c36:	b480      	push	{r7}
 8005c38:	b085      	sub	sp, #20
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	6078      	str	r0, [r7, #4]
	_INT_SWITCH(M_Assert_Break(self == NULL, M_EMPTY, return, "incorrect input values"));
	_INT_SWITCH(M_Assert_Break(self->pool == NULL, M_EMPTY, return, "no allocated memory"));

	const reg head_reg = self->base.head + 1U;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	691b      	ldr	r3, [r3, #16]
 8005c42:	3301      	adds	r3, #1
 8005c44:	60fb      	str	r3, [r7, #12]

	// proceed signalls ---------------------------------------------
	self->base.head 	= (head_reg);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	611a      	str	r2, [r3, #16]
}
 8005c4c:	bf00      	nop
 8005c4e:	3714      	adds	r7, #20
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bc80      	pop	{r7}
 8005c54:	4770      	bx	lr

08005c56 <poolContainer_nextReadPos>:

	return self->pool[rd_pos];
}

void poolContainer_nextReadPos(pool_container_t * const self)
{
 8005c56:	b480      	push	{r7}
 8005c58:	b085      	sub	sp, #20
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
	_INT_SWITCH(M_Assert_Break(self == NULL, M_EMPTY, return, "incorrect input values"));
	_INT_SWITCH(M_Assert_Break(self->pool == NULL, M_EMPTY, return, "no allocated memory"));

	const reg tail_reg = self->base.tail + 1U;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	3301      	adds	r3, #1
 8005c64:	60fb      	str	r3, [r7, #12]

	// write data to memory ------------------------------------
	// proceed signalls
	self->base.tail 		= (tail_reg);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	68fa      	ldr	r2, [r7, #12]
 8005c6a:	60da      	str	r2, [r3, #12]
}
 8005c6c:	bf00      	nop
 8005c6e:	3714      	adds	r7, #20
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bc80      	pop	{r7}
 8005c74:	4770      	bx	lr

08005c76 <ringbuf_init>:

	return buffer;
}

bool ringbuf_init(ringbuf_t* const ring_buf, void* const buffer, const reg size)
{
 8005c76:	b580      	push	{r7, lr}
 8005c78:	b088      	sub	sp, #32
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	60f8      	str	r0, [r7, #12]
 8005c7e:	60b9      	str	r1, [r7, #8]
 8005c80:	607a      	str	r2, [r7, #4]
	M_Assert_BreakSaveCheck(!is_power_of_2(size) || ring_buf == NULL, M_EMPTY, return true,
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d008      	beq.n	8005c9a <ringbuf_init+0x24>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	1e5a      	subs	r2, r3, #1
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4013      	ands	r3, r2
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d102      	bne.n	8005c9a <ringbuf_init+0x24>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d101      	bne.n	8005c9e <ringbuf_init+0x28>
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e032      	b.n	8005d04 <ringbuf_init+0x8e>
			"not valid parameter size: %d", size);

	memset(ring_buf, 0, sizeof(ringbuf_t));
 8005c9e:	2218      	movs	r2, #24
 8005ca0:	2100      	movs	r1, #0
 8005ca2:	68f8      	ldr	r0, [r7, #12]
 8005ca4:	f003 fc88 	bl	80095b8 <memset>

	if(buffer != NULL) {
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d003      	beq.n	8005cb6 <ringbuf_init+0x40>
		ring_buf->buffer = buffer;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	68ba      	ldr	r2, [r7, #8]
 8005cb2:	615a      	str	r2, [r3, #20]
 8005cb4:	e00c      	b.n	8005cd0 <ringbuf_init+0x5a>
	} else {
		void* const tmp = malloc(size);
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f002 fbb6 	bl	8008428 <malloc>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	61fb      	str	r3, [r7, #28]

		M_Assert_BreakSaveCheck(tmp == NULL, M_EMPTY, return true,
 8005cc0:	69fb      	ldr	r3, [r7, #28]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d101      	bne.n	8005cca <ringbuf_init+0x54>
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e01c      	b.n	8005d04 <ringbuf_init+0x8e>
				"no memory for allocation");

		ring_buf->buffer = tmp;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	69fa      	ldr	r2, [r7, #28]
 8005cce:	615a      	str	r2, [r3, #20]
	}

	fifo_base_init(&ring_buf->base, size);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	61bb      	str	r3, [r7, #24]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	617b      	str	r3, [r7, #20]
	const reg msk = (cap - 1U);
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	3b01      	subs	r3, #1
 8005cdc:	613b      	str	r3, [r7, #16]
	fifo->cap = cap;
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	697a      	ldr	r2, [r7, #20]
 8005ce2:	601a      	str	r2, [r3, #0]
	fifo->msk = msk;
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	693a      	ldr	r2, [r7, #16]
 8005ce8:	605a      	str	r2, [r3, #4]
	fifo->xor_msk = cap | msk;
 8005cea:	697a      	ldr	r2, [r7, #20]
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	431a      	orrs	r2, r3
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	609a      	str	r2, [r3, #8]
	fifo->tail = 0;
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	60da      	str	r2, [r3, #12]
	fifo->head = 0;
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	611a      	str	r2, [r3, #16]
}
 8005d00:	bf00      	nop
	return false;
 8005d02:	2300      	movs	r3, #0
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3720      	adds	r7, #32
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <ringbuf_get>:
}


// Get data from buffer================================================================================================
reg ringbuf_get(ringbuf_t* const ring_buf, void* const buffer, const reg size)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b08e      	sub	sp, #56	@ 0x38
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	60b9      	str	r1, [r7, #8]
 8005d16:	607a      	str	r2, [r7, #4]
	_INT_SWITCH(M_Assert_Break((ring_buf == NULL || buffer == NULL), M_EMPTY, return 0, "ring buffer NULL"));

	// move to registers------------------------------------------
	const u8* const ring_ptr 			= ring_buf->buffer;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	695b      	ldr	r3, [r3, #20]
 8005d1c:	637b      	str	r3, [r7, #52]	@ 0x34
	M_Assert_BreakSaveCheck(ring_ptr == NULL, M_EMPTY, return 0, "buffer is null");
 8005d1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d101      	bne.n	8005d28 <ringbuf_get+0x1c>
 8005d24:	2300      	movs	r3, #0
 8005d26:	e04a      	b.n	8005dbe <ringbuf_get+0xb2>

	reg tail_reg 				= ring_buf->base.tail;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	633b      	str	r3, [r7, #48]	@ 0x30
	const reg head_reg 			= ring_buf->base.head;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
	const reg msk_reg			= ring_buf->base.msk;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	62bb      	str	r3, [r7, #40]	@ 0x28

	M_Assert_BreakSaveCheck(_FIFO_IS_EMPTY_IMPL(tail_reg, head_reg), M_EMPTY, return 0, "ring buffer is empty");
 8005d3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d101      	bne.n	8005d46 <ringbuf_get+0x3a>
 8005d42:	2300      	movs	r3, #0
 8005d44:	e03b      	b.n	8005dbe <ringbuf_get+0xb2>

	const reg n_elem 			= _FIFO_LEN_IMPL(tail_reg, head_reg);	// get n elements
 8005d46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	627b      	str	r3, [r7, #36]	@ 0x24
	const reg size_constr 		= (size < n_elem) ? size : n_elem;		// constrain input size
 8005d4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4293      	cmp	r3, r2
 8005d54:	bf28      	it	cs
 8005d56:	4613      	movcs	r3, r2
 8005d58:	623b      	str	r3, [r7, #32]
	const reg tail_pos 			= tail_reg & msk_reg;					// get tail position
 8005d5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d5e:	4013      	ands	r3, r2
 8005d60:	61fb      	str	r3, [r7, #28]
	const reg remaining_to_end 	= ring_buf->base.cap - tail_pos;		// get remaining from tail to end
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	1ad3      	subs	r3, r2, r3
 8005d6a:	61bb      	str	r3, [r7, #24]

	// do logic --------------------------------------------------
	if(size_constr > remaining_to_end) {
 8005d6c:	6a3a      	ldr	r2, [r7, #32]
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d914      	bls.n	8005d9e <ringbuf_get+0x92>
		const reg remaining_n		= size_constr - remaining_to_end;
 8005d74:	6a3a      	ldr	r2, [r7, #32]
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	617b      	str	r3, [r7, #20]
		/* first get the data from fifo->out until the end of the buffer */
		memcpy(buffer, ring_ptr + tail_pos, remaining_to_end);
 8005d7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005d7e:	69fb      	ldr	r3, [r7, #28]
 8005d80:	4413      	add	r3, r2
 8005d82:	69ba      	ldr	r2, [r7, #24]
 8005d84:	4619      	mov	r1, r3
 8005d86:	68b8      	ldr	r0, [r7, #8]
 8005d88:	f003 fcf7 	bl	800977a <memcpy>
		/* then get the rest (if any) from the beginning of the buffer */
		memcpy((u8* const)(buffer) + remaining_to_end, ring_ptr, remaining_n);
 8005d8c:	68ba      	ldr	r2, [r7, #8]
 8005d8e:	69bb      	ldr	r3, [r7, #24]
 8005d90:	4413      	add	r3, r2
 8005d92:	697a      	ldr	r2, [r7, #20]
 8005d94:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005d96:	4618      	mov	r0, r3
 8005d98:	f003 fcef 	bl	800977a <memcpy>
 8005d9c:	e007      	b.n	8005dae <ringbuf_get+0xa2>
	} else {
		/* get all the data */
		memcpy(buffer, ring_ptr + tail_pos, size_constr);
 8005d9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	4413      	add	r3, r2
 8005da4:	6a3a      	ldr	r2, [r7, #32]
 8005da6:	4619      	mov	r1, r3
 8005da8:	68b8      	ldr	r0, [r7, #8]
 8005daa:	f003 fce6 	bl	800977a <memcpy>
	}

	// write data to memory ------------------------------------
	tail_reg += size_constr;
 8005dae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005db0:	6a3b      	ldr	r3, [r7, #32]
 8005db2:	4413      	add	r3, r2
 8005db4:	633b      	str	r3, [r7, #48]	@ 0x30

	// proceed signalls
	ring_buf->base.tail 		= (tail_reg);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dba:	60da      	str	r2, [r3, #12]
	return size_constr;
 8005dbc:	6a3b      	ldr	r3, [r7, #32]
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3738      	adds	r7, #56	@ 0x38
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}

08005dc6 <ringbuf_put>:
RINGBUF_PEEK(f64)


// Store data into buffer===========================================================================================
reg ringbuf_put(ringbuf_t* const ring_buf, const void *buffer, const reg size)
{
 8005dc6:	b580      	push	{r7, lr}
 8005dc8:	b090      	sub	sp, #64	@ 0x40
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	60f8      	str	r0, [r7, #12]
 8005dce:	60b9      	str	r1, [r7, #8]
 8005dd0:	607a      	str	r2, [r7, #4]
	_INT_SWITCH(M_Assert_Break((ring_buf == NULL || buffer == NULL || ring_buf->buffer == NULL), M_EMPTY, return 0, "ring buffer NULL"));

	// move to registers------------------------------------------------------
	u8* const ring_ptr 			= ring_buf->buffer;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	695b      	ldr	r3, [r3, #20]
 8005dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	M_Assert_BreakSaveCheck(ring_ptr == NULL, M_EMPTY, return 0, "buffer is null");
 8005dd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d101      	bne.n	8005de2 <ringbuf_put+0x1c>
 8005dde:	2300      	movs	r3, #0
 8005de0:	e055      	b.n	8005e8e <ringbuf_put+0xc8>

	const reg tail_reg 			= ring_buf->base.tail;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	63bb      	str	r3, [r7, #56]	@ 0x38
	reg head_reg 				= ring_buf->base.head;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	691b      	ldr	r3, [r3, #16]
 8005dec:	637b      	str	r3, [r7, #52]	@ 0x34
	const reg msk_reg			= ring_buf->base.msk;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	633b      	str	r3, [r7, #48]	@ 0x30
	const reg xor_msk_reg		= ring_buf->base.xor_msk;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	const reg cap_reg			= ring_buf->base.cap;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	62bb      	str	r3, [r7, #40]	@ 0x28

	M_Assert_BreakSaveCheck(_FIFO_IS_FULL_IMPL(tail_reg, head_reg, cap_reg, xor_msk_reg), M_EMPTY, return 0, "ring buffer is full");
 8005e00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e04:	405a      	eors	r2, r3
 8005e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e08:	4013      	ands	r3, r2
 8005e0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d101      	bne.n	8005e14 <ringbuf_put+0x4e>
 8005e10:	2300      	movs	r3, #0
 8005e12:	e03c      	b.n	8005e8e <ringbuf_put+0xc8>

	const reg head_pos 			= head_reg & msk_reg;
 8005e14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e18:	4013      	ands	r3, r2
 8005e1a:	627b      	str	r3, [r7, #36]	@ 0x24
	const reg remaining_to_end 	= cap_reg - head_pos;					// get remaining from head to end
 8005e1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	623b      	str	r3, [r7, #32]
	const reg n_empty 			= (cap_reg - head_reg) + tail_reg;		// black magic for get empty cells
 8005e24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e28:	1ad3      	subs	r3, r2, r3
 8005e2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005e2c:	4413      	add	r3, r2
 8005e2e:	61fb      	str	r3, [r7, #28]
	const reg size_constr 		= (size < n_empty) ? size : n_empty;	// constrain input size
 8005e30:	69fa      	ldr	r2, [r7, #28]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	4293      	cmp	r3, r2
 8005e36:	bf28      	it	cs
 8005e38:	4613      	movcs	r3, r2
 8005e3a:	61bb      	str	r3, [r7, #24]


	// do logic ------------------------------------------------------------
	if(size_constr > remaining_to_end) {
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	6a3b      	ldr	r3, [r7, #32]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d914      	bls.n	8005e6e <ringbuf_put+0xa8>
		const reg remaining_n		= size_constr - remaining_to_end;
 8005e44:	69ba      	ldr	r2, [r7, #24]
 8005e46:	6a3b      	ldr	r3, [r7, #32]
 8005e48:	1ad3      	subs	r3, r2, r3
 8005e4a:	617b      	str	r3, [r7, #20]
		/* first put the data starting from fifo->in to buffer end */
		memcpy(ring_ptr + head_pos, buffer, remaining_to_end);
 8005e4c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e50:	4413      	add	r3, r2
 8005e52:	6a3a      	ldr	r2, [r7, #32]
 8005e54:	68b9      	ldr	r1, [r7, #8]
 8005e56:	4618      	mov	r0, r3
 8005e58:	f003 fc8f 	bl	800977a <memcpy>
		/* then put the rest (if any) at the beginning of the buffer */
		memcpy(ring_ptr, (u8* const)(buffer) + remaining_to_end, remaining_n);
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	6a3b      	ldr	r3, [r7, #32]
 8005e60:	4413      	add	r3, r2
 8005e62:	697a      	ldr	r2, [r7, #20]
 8005e64:	4619      	mov	r1, r3
 8005e66:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005e68:	f003 fc87 	bl	800977a <memcpy>
 8005e6c:	e007      	b.n	8005e7e <ringbuf_put+0xb8>
	} else {
		/* put all the data */
		memcpy(ring_ptr + head_pos, buffer, size_constr);
 8005e6e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e72:	4413      	add	r3, r2
 8005e74:	69ba      	ldr	r2, [r7, #24]
 8005e76:	68b9      	ldr	r1, [r7, #8]
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f003 fc7e 	bl	800977a <memcpy>
	}

	// write data to memory ------------------------------------------------
	head_reg += size_constr;
 8005e7e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	4413      	add	r3, r2
 8005e84:	637b      	str	r3, [r7, #52]	@ 0x34

	// proceed signalls
	ring_buf->base.head 	= (head_reg);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e8a:	611a      	str	r2, [r3, #16]
	return size;
 8005e8c:	687b      	ldr	r3, [r7, #4]
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3740      	adds	r7, #64	@ 0x40
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}

08005e96 <ringbuf_putc>:

// Store byte data in buffer
bool ringbuf_putc(ringbuf_t* const ring_buf, const u8 c)
{
 8005e96:	b480      	push	{r7}
 8005e98:	b08b      	sub	sp, #44	@ 0x2c
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	70fb      	strb	r3, [r7, #3]
	_INT_SWITCH(M_Assert_Break(ring_buf == NULL || ring_buf->buffer == NULL, M_EMPTY, return false, "ring buffer NULL"));

	// move to registers------------------------------------
	u8* const ring_ptr 			= ring_buf->buffer;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	627b      	str	r3, [r7, #36]	@ 0x24
	M_Assert_BreakSaveCheck(ring_ptr == NULL, M_EMPTY, return false, "buffer is null");
 8005ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <ringbuf_putc+0x1c>
 8005eae:	2300      	movs	r3, #0
 8005eb0:	e028      	b.n	8005f04 <ringbuf_putc+0x6e>

	reg head_reg 				= ring_buf->base.head;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	691b      	ldr	r3, [r3, #16]
 8005eb6:	623b      	str	r3, [r7, #32]
	const reg tail_reg 			= ring_buf->base.tail;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	61fb      	str	r3, [r7, #28]
	const reg msk_reg			= ring_buf->base.msk;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	61bb      	str	r3, [r7, #24]
	const reg xor_msk_reg		= ring_buf->base.xor_msk;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	617b      	str	r3, [r7, #20]
	const reg cap_reg			= ring_buf->base.cap;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	613b      	str	r3, [r7, #16]

	const reg head_pos 			= head_reg & msk_reg;
 8005ed0:	6a3a      	ldr	r2, [r7, #32]
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	60fb      	str	r3, [r7, #12]

	M_Assert_BreakSaveCheck(_FIFO_IS_FULL_IMPL(tail_reg, head_reg, cap_reg, xor_msk_reg), M_EMPTY, return 0, "ring buffer is full");
 8005ed8:	6a3a      	ldr	r2, [r7, #32]
 8005eda:	69fb      	ldr	r3, [r7, #28]
 8005edc:	405a      	eors	r2, r3
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	693a      	ldr	r2, [r7, #16]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d101      	bne.n	8005eec <ringbuf_putc+0x56>
 8005ee8:	2300      	movs	r3, #0
 8005eea:	e00b      	b.n	8005f04 <ringbuf_putc+0x6e>

	*(ring_ptr + head_pos) = c;
 8005eec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	4413      	add	r3, r2
 8005ef2:	78fa      	ldrb	r2, [r7, #3]
 8005ef4:	701a      	strb	r2, [r3, #0]

	++head_reg;
 8005ef6:	6a3b      	ldr	r3, [r7, #32]
 8005ef8:	3301      	adds	r3, #1
 8005efa:	623b      	str	r3, [r7, #32]

	// proceed signalls
	ring_buf->base.head 	= (head_reg);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6a3a      	ldr	r2, [r7, #32]
 8005f00:	611a      	str	r2, [r3, #16]

	return true;
 8005f02:	2301      	movs	r3, #1
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	372c      	adds	r7, #44	@ 0x2c
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bc80      	pop	{r7}
 8005f0c:	4770      	bx	lr

08005f0e <CallbackManager_init>:
    }
    return m_manager;
}

bool CallbackManager_init(CallbackManager_t* const self, const u8 n, void* const ctx)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b086      	sub	sp, #24
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	60f8      	str	r0, [r7, #12]
 8005f16:	460b      	mov	r3, r1
 8005f18:	607a      	str	r2, [r7, #4]
 8005f1a:	72fb      	strb	r3, [r7, #11]
    M_Assert_BreakSaveCheck(self == (CallbackManager_t *)NULL, M_EMPTY, return true, M_LIB_DATA_DEF "no valid input data", ENA, LIB);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d101      	bne.n	8005f26 <CallbackManager_init+0x18>
 8005f22:	2301      	movs	r3, #1
 8005f24:	e015      	b.n	8005f52 <CallbackManager_init+0x44>

     void* const alloc = calloc(n, sizeof(CallbackWorker));
 8005f26:	7afb      	ldrb	r3, [r7, #11]
 8005f28:	2104      	movs	r1, #4
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f002 fa60 	bl	80083f0 <calloc>
 8005f30:	4603      	mov	r3, r0
 8005f32:	617b      	str	r3, [r7, #20]
     M_Assert_BreakSaveCheck(alloc == NULL, M_EMPTY, return true, M_LIB_DATA_DEF "no memory for allocation", ENA, LIB);
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d101      	bne.n	8005f3e <CallbackManager_init+0x30>
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e009      	b.n	8005f52 <CallbackManager_init+0x44>

    self->workers = alloc;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	697a      	ldr	r2, [r7, #20]
 8005f42:	601a      	str	r2, [r3, #0]
    self->ctx = ctx;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	605a      	str	r2, [r3, #4]
    self->n = n;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	7afa      	ldrb	r2, [r7, #11]
 8005f4e:	721a      	strb	r2, [r3, #8]
    return false;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3718      	adds	r7, #24
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <CallbackManager_subscribe>:
    *self = NULL;
    return false;
}

bool CallbackManager_subscribe(CallbackManager_t * const self, const u8 id, const CallbackWorker worker)
{
 8005f5a:	b480      	push	{r7}
 8005f5c:	b085      	sub	sp, #20
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	60f8      	str	r0, [r7, #12]
 8005f62:	460b      	mov	r3, r1
 8005f64:	607a      	str	r2, [r7, #4]
 8005f66:	72fb      	strb	r3, [r7, #11]
    M_Assert_Break(self == (CallbackManager_t *)NULL, M_EMPTY, return true, M_LIB_DATA_DEF "CallbackManager_addWorker: no valid input data", ENA, LIB);
    self->workers[id] = worker;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	7afb      	ldrb	r3, [r7, #11]
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	4413      	add	r3, r2
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	601a      	str	r2, [r3, #0]
    return false;
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3714      	adds	r7, #20
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bc80      	pop	{r7}
 8005f80:	4770      	bx	lr

08005f82 <crc16_t10_dif_init_base>:
*/

// base init implementation ----------------------------
//typedef void (*crc_init_func)(void* const crc);
void crc16_t10_dif_init_base(void* const crc)
{
 8005f82:	b480      	push	{r7}
 8005f84:	b083      	sub	sp, #12
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
	*UINT16_TYPE_DC(crc) = CRC16INIT;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	801a      	strh	r2, [r3, #0]
}
 8005f90:	bf00      	nop
 8005f92:	370c      	adds	r7, #12
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bc80      	pop	{r7}
 8005f98:	4770      	bx	lr
	...

08005f9c <fast_crc16_t10_dif_array_base>:
}

// base implementation ----------------------------
//typedef void (*crc_array_func)(void* const crc, const u8* const data, const reg len);
void fast_crc16_t10_dif_array_base(void* const crc, const u8* data, reg len)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b087      	sub	sp, #28
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	607a      	str	r2, [r7, #4]
	u16 crc16 = *UINT16_TYPE_DC(crc);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	881b      	ldrh	r3, [r3, #0]
 8005fac:	82fb      	strh	r3, [r7, #22]
	CRC16_FAST_ARRAY_PROCEED(crc16, data, len);
 8005fae:	e013      	b.n	8005fd8 <fast_crc16_t10_dif_array_base+0x3c>
 8005fb0:	8afb      	ldrh	r3, [r7, #22]
 8005fb2:	021b      	lsls	r3, r3, #8
 8005fb4:	b21a      	sxth	r2, r3
 8005fb6:	8afb      	ldrh	r3, [r7, #22]
 8005fb8:	0a1b      	lsrs	r3, r3, #8
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	1c59      	adds	r1, r3, #1
 8005fc2:	60b9      	str	r1, [r7, #8]
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	4043      	eors	r3, r0
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	490a      	ldr	r1, [pc, #40]	@ (8005ff4 <fast_crc16_t10_dif_array_base+0x58>)
 8005fcc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005fd0:	b21b      	sxth	r3, r3
 8005fd2:	4053      	eors	r3, r2
 8005fd4:	b21b      	sxth	r3, r3
 8005fd6:	82fb      	strh	r3, [r7, #22]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	1e5a      	subs	r2, r3, #1
 8005fdc:	607a      	str	r2, [r7, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d1e6      	bne.n	8005fb0 <fast_crc16_t10_dif_array_base+0x14>
	*UINT16_TYPE_DC(crc) = crc16;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	8afa      	ldrh	r2, [r7, #22]
 8005fe6:	801a      	strh	r2, [r3, #0]
}
 8005fe8:	bf00      	nop
 8005fea:	371c      	adds	r7, #28
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bc80      	pop	{r7}
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	0800ae18 	.word	0x0800ae18

08005ff8 <fast_crc16_t10_dif_byte_base>:

//typedef void (*crc_byte_func)(void* const crc, const u8 data);
void fast_crc16_t10_dif_byte_base(void* const crc, const u8 data)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b085      	sub	sp, #20
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	460b      	mov	r3, r1
 8006002:	70fb      	strb	r3, [r7, #3]
	u16 crc16 = *UINT16_TYPE_DC(crc);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	881b      	ldrh	r3, [r3, #0]
 8006008:	81fb      	strh	r3, [r7, #14]
	crc16 = CRC16_FAST_BYTE_PROCEED(crc16, data);
 800600a:	89fb      	ldrh	r3, [r7, #14]
 800600c:	021b      	lsls	r3, r3, #8
 800600e:	b21a      	sxth	r2, r3
 8006010:	89fb      	ldrh	r3, [r7, #14]
 8006012:	0a1b      	lsrs	r3, r3, #8
 8006014:	b29b      	uxth	r3, r3
 8006016:	4619      	mov	r1, r3
 8006018:	78fb      	ldrb	r3, [r7, #3]
 800601a:	404b      	eors	r3, r1
 800601c:	b2db      	uxtb	r3, r3
 800601e:	4907      	ldr	r1, [pc, #28]	@ (800603c <fast_crc16_t10_dif_byte_base+0x44>)
 8006020:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8006024:	b21b      	sxth	r3, r3
 8006026:	4053      	eors	r3, r2
 8006028:	b21b      	sxth	r3, r3
 800602a:	81fb      	strh	r3, [r7, #14]
	*UINT16_TYPE_DC(crc) = crc16;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	89fa      	ldrh	r2, [r7, #14]
 8006030:	801a      	strh	r2, [r3, #0]
}
 8006032:	bf00      	nop
 8006034:	3714      	adds	r7, #20
 8006036:	46bd      	mov	sp, r7
 8006038:	bc80      	pop	{r7}
 800603a:	4770      	bx	lr
 800603c:	0800ae18 	.word	0x0800ae18

08006040 <crc32b_init_base>:
*/

// base init implementation ----------------------------
//typedef void (*crc_init_func)(void* const crc);
void crc32b_init_base(void* const crc)
{
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
	*UINT32_TYPE_DC(crc) = CRC32INIT;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f04f 32ff 	mov.w	r2, #4294967295
 800604e:	601a      	str	r2, [r3, #0]
}
 8006050:	bf00      	nop
 8006052:	370c      	adds	r7, #12
 8006054:	46bd      	mov	sp, r7
 8006056:	bc80      	pop	{r7}
 8006058:	4770      	bx	lr
	...

0800605c <fast_crc32b_array_base>:
}

// base implementation ----------------------------
//typedef void (*crc_array_func)(void* const crc, const u8* const data, const reg len);
void fast_crc32b_array_base(void* const crc, const u8* data, reg len)
{
 800605c:	b480      	push	{r7}
 800605e:	b087      	sub	sp, #28
 8006060:	af00      	add	r7, sp, #0
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	60b9      	str	r1, [r7, #8]
 8006066:	607a      	str	r2, [r7, #4]
	u32 crc32 = *UINT32_TYPE_DC(crc);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	617b      	str	r3, [r7, #20]
	CRC32_FAST_ARRAY_PROCEED(crc32, data, len);
 800606e:	e00e      	b.n	800608e <fast_crc32b_array_base+0x32>
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	0a1a      	lsrs	r2, r3, #8
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	1c59      	adds	r1, r3, #1
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	781b      	ldrb	r3, [r3, #0]
 800607c:	4619      	mov	r1, r3
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	404b      	eors	r3, r1
 8006082:	b2db      	uxtb	r3, r3
 8006084:	4908      	ldr	r1, [pc, #32]	@ (80060a8 <fast_crc32b_array_base+0x4c>)
 8006086:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800608a:	4053      	eors	r3, r2
 800608c:	617b      	str	r3, [r7, #20]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	1e5a      	subs	r2, r3, #1
 8006092:	607a      	str	r2, [r7, #4]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d1eb      	bne.n	8006070 <fast_crc32b_array_base+0x14>
	*UINT32_TYPE_DC(crc) = crc32;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	697a      	ldr	r2, [r7, #20]
 800609c:	601a      	str	r2, [r3, #0]
}
 800609e:	bf00      	nop
 80060a0:	371c      	adds	r7, #28
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bc80      	pop	{r7}
 80060a6:	4770      	bx	lr
 80060a8:	0800b018 	.word	0x0800b018

080060ac <fast_crc32b_byte_base>:

//typedef void (*crc_byte_func)(void* const crc, const u8 data);
void fast_crc32b_byte_base(void* const crc, const u8 data)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	460b      	mov	r3, r1
 80060b6:	70fb      	strb	r3, [r7, #3]
	u32 crc32 = *UINT32_TYPE_DC(crc);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	60fb      	str	r3, [r7, #12]
	crc32 = CRC32_FAST_BYTE_PROCEED(crc32, data);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	0a1a      	lsrs	r2, r3, #8
 80060c2:	78f9      	ldrb	r1, [r7, #3]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	404b      	eors	r3, r1
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	4906      	ldr	r1, [pc, #24]	@ (80060e4 <fast_crc32b_byte_base+0x38>)
 80060cc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80060d0:	4053      	eors	r3, r2
 80060d2:	60fb      	str	r3, [r7, #12]
	*UINT32_TYPE_DC(crc) = crc32;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	601a      	str	r2, [r3, #0]
}
 80060da:	bf00      	nop
 80060dc:	3714      	adds	r7, #20
 80060de:	46bd      	mov	sp, r7
 80060e0:	bc80      	pop	{r7}
 80060e2:	4770      	bx	lr
 80060e4:	0800b018 	.word	0x0800b018

080060e8 <crc64jones_init_base>:
*/

// base init implementation ----------------------------
//typedef void (*crc_init_func)(void* const crc);
void crc64jones_init_base(void* const crc)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b083      	sub	sp, #12
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
	*UINT64_TYPE_DC(crc) = CRC64INIT;
 80060f0:	6879      	ldr	r1, [r7, #4]
 80060f2:	f04f 0200 	mov.w	r2, #0
 80060f6:	f04f 0300 	mov.w	r3, #0
 80060fa:	e9c1 2300 	strd	r2, r3, [r1]
}
 80060fe:	bf00      	nop
 8006100:	370c      	adds	r7, #12
 8006102:	46bd      	mov	sp, r7
 8006104:	bc80      	pop	{r7}
 8006106:	4770      	bx	lr

08006108 <fast_crc64jones_array_base>:
}

// base implementation ----------------------------
//typedef void (*crc_array_func)(void* const crc, const u8* const data, const reg len);
void fast_crc64jones_array_base(void* const crc, const u8* data, reg len)
{
 8006108:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 800610c:	b089      	sub	sp, #36	@ 0x24
 800610e:	af00      	add	r7, sp, #0
 8006110:	60f8      	str	r0, [r7, #12]
 8006112:	60b9      	str	r1, [r7, #8]
 8006114:	607a      	str	r2, [r7, #4]
	u64 crc64 = *UINT64_TYPE_DC(crc);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	CRC64_FAST_ARRAY_PROCEED(crc64, data, len);
 8006120:	e01d      	b.n	800615e <fast_crc64jones_array_base+0x56>
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	1c5a      	adds	r2, r3, #1
 8006126:	60ba      	str	r2, [r7, #8]
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	75fb      	strb	r3, [r7, #23]
 800612c:	7e3a      	ldrb	r2, [r7, #24]
 800612e:	7dfb      	ldrb	r3, [r7, #23]
 8006130:	4053      	eors	r3, r2
 8006132:	b2db      	uxtb	r3, r3
 8006134:	4a12      	ldr	r2, [pc, #72]	@ (8006180 <fast_crc64jones_array_base+0x78>)
 8006136:	00db      	lsls	r3, r3, #3
 8006138:	4413      	add	r3, r2
 800613a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800613e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006142:	f04f 0200 	mov.w	r2, #0
 8006146:	f04f 0300 	mov.w	r3, #0
 800614a:	0a02      	lsrs	r2, r0, #8
 800614c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8006150:	0a0b      	lsrs	r3, r1, #8
 8006152:	ea88 0402 	eor.w	r4, r8, r2
 8006156:	ea89 0503 	eor.w	r5, r9, r3
 800615a:	e9c7 4506 	strd	r4, r5, [r7, #24]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	1e5a      	subs	r2, r3, #1
 8006162:	607a      	str	r2, [r7, #4]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d1dc      	bne.n	8006122 <fast_crc64jones_array_base+0x1a>
	*UINT64_TYPE_DC(crc) = crc64;
 8006168:	68f9      	ldr	r1, [r7, #12]
 800616a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800616e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8006172:	bf00      	nop
 8006174:	3724      	adds	r7, #36	@ 0x24
 8006176:	46bd      	mov	sp, r7
 8006178:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop
 8006180:	0800b418 	.word	0x0800b418

08006184 <fast_crc64jones_byte_base>:

//typedef void (*crc_byte_func)(void* const crc, const u8 data);
void fast_crc64jones_byte_base(void* const crc, const u8 data)
{
 8006184:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8006188:	b085      	sub	sp, #20
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
 800618e:	460b      	mov	r3, r1
 8006190:	70fb      	strb	r3, [r7, #3]
	u64 crc64 = *UINT64_TYPE_DC(crc);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006198:	e9c7 2302 	strd	r2, r3, [r7, #8]
	crc64 = CRC64_FAST_BYTE_PROCEED(crc64, data);
 800619c:	7a3a      	ldrb	r2, [r7, #8]
 800619e:	78fb      	ldrb	r3, [r7, #3]
 80061a0:	4053      	eors	r3, r2
 80061a2:	b2db      	uxtb	r3, r3
 80061a4:	4a0f      	ldr	r2, [pc, #60]	@ (80061e4 <fast_crc64jones_byte_base+0x60>)
 80061a6:	00db      	lsls	r3, r3, #3
 80061a8:	4413      	add	r3, r2
 80061aa:	e9d3 8900 	ldrd	r8, r9, [r3]
 80061ae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80061b2:	f04f 0200 	mov.w	r2, #0
 80061b6:	f04f 0300 	mov.w	r3, #0
 80061ba:	0a02      	lsrs	r2, r0, #8
 80061bc:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80061c0:	0a0b      	lsrs	r3, r1, #8
 80061c2:	ea88 0402 	eor.w	r4, r8, r2
 80061c6:	ea89 0503 	eor.w	r5, r9, r3
 80061ca:	e9c7 4502 	strd	r4, r5, [r7, #8]
	*UINT64_TYPE_DC(crc) = crc64;
 80061ce:	6879      	ldr	r1, [r7, #4]
 80061d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061d4:	e9c1 2300 	strd	r2, r3, [r1]
}
 80061d8:	bf00      	nop
 80061da:	3714      	adds	r7, #20
 80061dc:	46bd      	mov	sp, r7
 80061de:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 80061e2:	4770      	bx	lr
 80061e4:	0800b418 	.word	0x0800b418

080061e8 <crc8_maxim_init_base>:
 */

// base init implementation ----------------------------
//typedef void (*crc_init_func)(void* const crc);
void crc8_maxim_init_base(void* const crc)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
	*UINT8_TYPE_DC(crc) = CRC8INIT;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	22ff      	movs	r2, #255	@ 0xff
 80061f4:	701a      	strb	r2, [r3, #0]
}
 80061f6:	bf00      	nop
 80061f8:	370c      	adds	r7, #12
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bc80      	pop	{r7}
 80061fe:	4770      	bx	lr

08006200 <fast_crc8_maxim_byte>:
	CRC8_FAST_ARRAY_PROCEED(crc, data, len);
	return crc;
}

u8 fast_crc8_maxim_byte(const u8 crc, const u8 data)
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	4603      	mov	r3, r0
 8006208:	460a      	mov	r2, r1
 800620a:	71fb      	strb	r3, [r7, #7]
 800620c:	4613      	mov	r3, r2
 800620e:	71bb      	strb	r3, [r7, #6]
	return CRC8_FAST_BYTE_PROCEED(crc, data);
 8006210:	79fa      	ldrb	r2, [r7, #7]
 8006212:	79bb      	ldrb	r3, [r7, #6]
 8006214:	4053      	eors	r3, r2
 8006216:	b2db      	uxtb	r3, r3
 8006218:	461a      	mov	r2, r3
 800621a:	4b03      	ldr	r3, [pc, #12]	@ (8006228 <fast_crc8_maxim_byte+0x28>)
 800621c:	5c9b      	ldrb	r3, [r3, r2]
}
 800621e:	4618      	mov	r0, r3
 8006220:	370c      	adds	r7, #12
 8006222:	46bd      	mov	sp, r7
 8006224:	bc80      	pop	{r7}
 8006226:	4770      	bx	lr
 8006228:	0800bc18 	.word	0x0800bc18

0800622c <fast_crc8_maxim_array_base>:


// base implementation ----------------------------
//typedef void (*crc_array_func)(void* const crc, const u8* const data, const reg len);
void fast_crc8_maxim_array_base(void* const crc, const u8* data, reg len)
{
 800622c:	b480      	push	{r7}
 800622e:	b087      	sub	sp, #28
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	60b9      	str	r1, [r7, #8]
 8006236:	607a      	str	r2, [r7, #4]
	u8 crc8 = *UINT8_TYPE_DC(crc);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	75fb      	strb	r3, [r7, #23]
	CRC8_FAST_ARRAY_PROCEED(crc8, data, len);
 800623e:	e00a      	b.n	8006256 <fast_crc8_maxim_array_base+0x2a>
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	1c5a      	adds	r2, r3, #1
 8006244:	60ba      	str	r2, [r7, #8]
 8006246:	781a      	ldrb	r2, [r3, #0]
 8006248:	7dfb      	ldrb	r3, [r7, #23]
 800624a:	4053      	eors	r3, r2
 800624c:	b2db      	uxtb	r3, r3
 800624e:	461a      	mov	r2, r3
 8006250:	4b07      	ldr	r3, [pc, #28]	@ (8006270 <fast_crc8_maxim_array_base+0x44>)
 8006252:	5c9b      	ldrb	r3, [r3, r2]
 8006254:	75fb      	strb	r3, [r7, #23]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	1e5a      	subs	r2, r3, #1
 800625a:	607a      	str	r2, [r7, #4]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d1ef      	bne.n	8006240 <fast_crc8_maxim_array_base+0x14>
	*UINT8_TYPE_DC(crc) = crc8;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	7dfa      	ldrb	r2, [r7, #23]
 8006264:	701a      	strb	r2, [r3, #0]
}
 8006266:	bf00      	nop
 8006268:	371c      	adds	r7, #28
 800626a:	46bd      	mov	sp, r7
 800626c:	bc80      	pop	{r7}
 800626e:	4770      	bx	lr
 8006270:	0800bc18 	.word	0x0800bc18

08006274 <fast_crc8_maxim_byte_base>:

//typedef void (*crc_byte_func)(void* const crc, const u8 data);
void fast_crc8_maxim_byte_base(void* const crc, const u8 data)
{
 8006274:	b480      	push	{r7}
 8006276:	b085      	sub	sp, #20
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	460b      	mov	r3, r1
 800627e:	70fb      	strb	r3, [r7, #3]
	u8 crc8 = *UINT8_TYPE_DC(crc);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	781b      	ldrb	r3, [r3, #0]
 8006284:	73fb      	strb	r3, [r7, #15]
	crc8 = CRC8_FAST_BYTE_PROCEED(crc8, data);
 8006286:	7bfa      	ldrb	r2, [r7, #15]
 8006288:	78fb      	ldrb	r3, [r7, #3]
 800628a:	4053      	eors	r3, r2
 800628c:	b2db      	uxtb	r3, r3
 800628e:	461a      	mov	r2, r3
 8006290:	4b05      	ldr	r3, [pc, #20]	@ (80062a8 <fast_crc8_maxim_byte_base+0x34>)
 8006292:	5c9b      	ldrb	r3, [r3, r2]
 8006294:	73fb      	strb	r3, [r7, #15]
	*UINT8_TYPE_DC(crc) = crc8;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	7bfa      	ldrb	r2, [r7, #15]
 800629a:	701a      	strb	r2, [r3, #0]
}
 800629c:	bf00      	nop
 800629e:	3714      	adds	r7, #20
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bc80      	pop	{r7}
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop
 80062a8:	0800bc18 	.word	0x0800bc18

080062ac <crc_base_duplicate>:
 */
#include "crc_base.h"
#include <string.h>

crc_base_t* const crc_base_duplicate(crc_base_t* const from)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
	if(from == NULL) {
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d101      	bne.n	80062be <crc_base_duplicate+0x12>
		return NULL;
 80062ba:	2300      	movs	r3, #0
 80062bc:	e012      	b.n	80062e4 <crc_base_duplicate+0x38>
	}

	crc_base_t* const to = (crc_base_t*)malloc(sizeof(crc_base_t));
 80062be:	2008      	movs	r0, #8
 80062c0:	f002 f8b2 	bl	8008428 <malloc>
 80062c4:	4603      	mov	r3, r0
 80062c6:	60fb      	str	r3, [r7, #12]
	to->crc = malloc(from->crc_size);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	791b      	ldrb	r3, [r3, #4]
 80062cc:	4618      	mov	r0, r3
 80062ce:	f002 f8ab 	bl	8008428 <malloc>
 80062d2:	4603      	mov	r3, r0
 80062d4:	461a      	mov	r2, r3
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	601a      	str	r2, [r3, #0]
	to->crc_size = from->crc_size;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	791a      	ldrb	r2, [r3, #4]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	711a      	strb	r2, [r3, #4]

	return to;
 80062e2:	68fb      	ldr	r3, [r7, #12]
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3710      	adds	r7, #16
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}

080062ec <crc_compleate>:


bool crc_compleate(crc_base_t* const self1, crc_base_t* const self2)
{
 80062ec:	b4b0      	push	{r4, r5, r7}
 80062ee:	b08f      	sub	sp, #60	@ 0x3c
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]
	const reg size = self1->crc_size;
 80062f6:	6879      	ldr	r1, [r7, #4]
 80062f8:	7909      	ldrb	r1, [r1, #4]
 80062fa:	6379      	str	r1, [r7, #52]	@ 0x34
	if(size != self2->crc_size) {
 80062fc:	6839      	ldr	r1, [r7, #0]
 80062fe:	7909      	ldrb	r1, [r1, #4]
 8006300:	4608      	mov	r0, r1
 8006302:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006304:	4281      	cmp	r1, r0
 8006306:	d001      	beq.n	800630c <crc_compleate+0x20>
		return false;
 8006308:	2300      	movs	r3, #0
 800630a:	e066      	b.n	80063da <crc_compleate+0xee>
	}

	const void* ptr1 = self1->crc;
 800630c:	6879      	ldr	r1, [r7, #4]
 800630e:	6809      	ldr	r1, [r1, #0]
 8006310:	6339      	str	r1, [r7, #48]	@ 0x30
	const void* ptr2 = self2->crc;
 8006312:	6839      	ldr	r1, [r7, #0]
 8006314:	6809      	ldr	r1, [r1, #0]
 8006316:	62f9      	str	r1, [r7, #44]	@ 0x2c

	switch(size) {
 8006318:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800631a:	3901      	subs	r1, #1
 800631c:	2907      	cmp	r1, #7
 800631e:	d85b      	bhi.n	80063d8 <crc_compleate+0xec>
 8006320:	a001      	add	r0, pc, #4	@ (adr r0, 8006328 <crc_compleate+0x3c>)
 8006322:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006326:	bf00      	nop
 8006328:	08006349 	.word	0x08006349
 800632c:	0800636d 	.word	0x0800636d
 8006330:	080063d9 	.word	0x080063d9
 8006334:	0800638d 	.word	0x0800638d
 8006338:	080063d9 	.word	0x080063d9
 800633c:	080063d9 	.word	0x080063d9
 8006340:	080063d9 	.word	0x080063d9
 8006344:	080063a9 	.word	0x080063a9

	case sizeof(u8): {
		u8 val1, val2;
		memcpy(&val1, ptr1, sizeof(u8));
 8006348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
		memcpy(&val2, ptr2, sizeof(u8));
 8006350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006352:	781b      	ldrb	r3, [r3, #0]
 8006354:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

		return val1 == val2;}
 8006358:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800635c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006360:	429a      	cmp	r2, r3
 8006362:	bf0c      	ite	eq
 8006364:	2301      	moveq	r3, #1
 8006366:	2300      	movne	r3, #0
 8006368:	b2db      	uxtb	r3, r3
 800636a:	e036      	b.n	80063da <crc_compleate+0xee>

	case sizeof(u16): {
		u16 val1, val2;
		memcpy(&val1, ptr1, sizeof(u16));
 800636c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800636e:	881b      	ldrh	r3, [r3, #0]
 8006370:	b29b      	uxth	r3, r3
 8006372:	853b      	strh	r3, [r7, #40]	@ 0x28
		memcpy(&val2, ptr2, sizeof(u16));
 8006374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006376:	881b      	ldrh	r3, [r3, #0]
 8006378:	b29b      	uxth	r3, r3
 800637a:	84fb      	strh	r3, [r7, #38]	@ 0x26

		return val1 == val2;}
 800637c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800637e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006380:	429a      	cmp	r2, r3
 8006382:	bf0c      	ite	eq
 8006384:	2301      	moveq	r3, #1
 8006386:	2300      	movne	r3, #0
 8006388:	b2db      	uxtb	r3, r3
 800638a:	e026      	b.n	80063da <crc_compleate+0xee>

	case sizeof(u32): {
		u32 val1, val2;
		memcpy(&val1, ptr1, sizeof(u32));
 800638c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	623b      	str	r3, [r7, #32]
		memcpy(&val2, ptr2, sizeof(u32));
 8006392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	61fb      	str	r3, [r7, #28]

		return val1 == val2;}
 8006398:	6a3a      	ldr	r2, [r7, #32]
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	429a      	cmp	r2, r3
 800639e:	bf0c      	ite	eq
 80063a0:	2301      	moveq	r3, #1
 80063a2:	2300      	movne	r3, #0
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	e018      	b.n	80063da <crc_compleate+0xee>

	case sizeof(u64): {
		u64 val1, val2;
		memcpy(&val1, ptr1, sizeof(u64));
 80063a8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80063aa:	680c      	ldr	r4, [r1, #0]
 80063ac:	684d      	ldr	r5, [r1, #4]
 80063ae:	4620      	mov	r0, r4
 80063b0:	4629      	mov	r1, r5
 80063b2:	e9c7 0104 	strd	r0, r1, [r7, #16]
		memcpy(&val2, ptr2, sizeof(u64));
 80063b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063b8:	680a      	ldr	r2, [r1, #0]
 80063ba:	684b      	ldr	r3, [r1, #4]
 80063bc:	e9c7 2302 	strd	r2, r3, [r7, #8]

		return val1 == val2;}
 80063c0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80063c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80063c8:	4299      	cmp	r1, r3
 80063ca:	bf08      	it	eq
 80063cc:	4290      	cmpeq	r0, r2
 80063ce:	bf0c      	ite	eq
 80063d0:	2301      	moveq	r3, #1
 80063d2:	2300      	movne	r3, #0
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	e000      	b.n	80063da <crc_compleate+0xee>
	}

	return false;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	373c      	adds	r7, #60	@ 0x3c
 80063de:	46bd      	mov	sp, r7
 80063e0:	bcb0      	pop	{r4, r5, r7}
 80063e2:	4770      	bx	lr

080063e4 <newCRC8>:

#ifdef _MY_CRC8_ENA
#include "crc8.h"

static crc_obj_t* const newCRC8(void)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b082      	sub	sp, #8
 80063e8:	af00      	add	r7, sp, #0
	crc_obj_t* const crc = malloc(sizeof(crc_obj_t));
 80063ea:	2014      	movs	r0, #20
 80063ec:	f002 f81c 	bl	8008428 <malloc>
 80063f0:	4603      	mov	r3, r0
 80063f2:	607b      	str	r3, [r7, #4]
	CRC_BASE_INIT(crc, sizeof(u8));
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	603b      	str	r3, [r7, #0]
	u8 crc_size;
} crc_base_t;

STATIC_FORCEINLINE void crc_base_init(crc_base_t* const self, const reg size)
{
	self->crc = malloc(size);
 80063f8:	2001      	movs	r0, #1
 80063fa:	f002 f815 	bl	8008428 <malloc>
 80063fe:	4603      	mov	r3, r0
 8006400:	461a      	mov	r2, r3
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	601a      	str	r2, [r3, #0]
	self->crc_size = size;
 8006406:	2201      	movs	r2, #1
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	711a      	strb	r2, [r3, #4]
}
 800640c:	bf00      	nop
    crc->crc_init = _MY_CRC8_INIT_BASE;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a08      	ldr	r2, [pc, #32]	@ (8006434 <newCRC8+0x50>)
 8006412:	609a      	str	r2, [r3, #8]
    crc->crc_array = _MY_CRC8_ARRAY_BASE;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	4a08      	ldr	r2, [pc, #32]	@ (8006438 <newCRC8+0x54>)
 8006418:	60da      	str	r2, [r3, #12]
    crc->crc_byte = _MY_CRC8_BYTE_BASE;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	4a07      	ldr	r2, [pc, #28]	@ (800643c <newCRC8+0x58>)
 800641e:	611a      	str	r2, [r3, #16]
    _MY_CRC8_INIT_BASE(&crc->base.crc);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	4618      	mov	r0, r3
 8006424:	f7ff fee0 	bl	80061e8 <crc8_maxim_init_base>
	return crc;
 8006428:	687b      	ldr	r3, [r7, #4]
}
 800642a:	4618      	mov	r0, r3
 800642c:	3708      	adds	r7, #8
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	080061e9 	.word	0x080061e9
 8006438:	0800622d 	.word	0x0800622d
 800643c:	08006275 	.word	0x08006275

08006440 <newCRC16>:

#ifdef _MY_CRC16_ENA
#include "crc16.h"

static crc_obj_t* const newCRC16(void)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
	crc_obj_t* const crc = malloc(sizeof(crc_obj_t));
 8006446:	2014      	movs	r0, #20
 8006448:	f001 ffee 	bl	8008428 <malloc>
 800644c:	4603      	mov	r3, r0
 800644e:	607b      	str	r3, [r7, #4]
	CRC_BASE_INIT(crc, sizeof(u16));
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	603b      	str	r3, [r7, #0]
	self->crc = malloc(size);
 8006454:	2002      	movs	r0, #2
 8006456:	f001 ffe7 	bl	8008428 <malloc>
 800645a:	4603      	mov	r3, r0
 800645c:	461a      	mov	r2, r3
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	601a      	str	r2, [r3, #0]
	self->crc_size = size;
 8006462:	2202      	movs	r2, #2
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	711a      	strb	r2, [r3, #4]
}
 8006468:	bf00      	nop
    crc->crc_init = _MY_CRC16_INIT_BASE;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a08      	ldr	r2, [pc, #32]	@ (8006490 <newCRC16+0x50>)
 800646e:	609a      	str	r2, [r3, #8]
    crc->crc_array = _MY_CRC16_ARRAY_BASE;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	4a08      	ldr	r2, [pc, #32]	@ (8006494 <newCRC16+0x54>)
 8006474:	60da      	str	r2, [r3, #12]
    crc->crc_byte = _MY_CRC16_BYTE_BASE;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4a07      	ldr	r2, [pc, #28]	@ (8006498 <newCRC16+0x58>)
 800647a:	611a      	str	r2, [r3, #16]
    _MY_CRC16_INIT_BASE(&crc->base.crc);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	4618      	mov	r0, r3
 8006480:	f7ff fd7f 	bl	8005f82 <crc16_t10_dif_init_base>
	return crc;
 8006484:	687b      	ldr	r3, [r7, #4]
}
 8006486:	4618      	mov	r0, r3
 8006488:	3708      	adds	r7, #8
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}
 800648e:	bf00      	nop
 8006490:	08005f83 	.word	0x08005f83
 8006494:	08005f9d 	.word	0x08005f9d
 8006498:	08005ff9 	.word	0x08005ff9

0800649c <newCRC32>:

#ifdef _MY_CRC32_ENA
#include "crc32.h"

static crc_obj_t* const newCRC32(void)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
	crc_obj_t* const crc = malloc(sizeof(crc_obj_t));
 80064a2:	2014      	movs	r0, #20
 80064a4:	f001 ffc0 	bl	8008428 <malloc>
 80064a8:	4603      	mov	r3, r0
 80064aa:	607b      	str	r3, [r7, #4]
	CRC_BASE_INIT(crc, sizeof(u32));
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	603b      	str	r3, [r7, #0]
	self->crc = malloc(size);
 80064b0:	2004      	movs	r0, #4
 80064b2:	f001 ffb9 	bl	8008428 <malloc>
 80064b6:	4603      	mov	r3, r0
 80064b8:	461a      	mov	r2, r3
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	601a      	str	r2, [r3, #0]
	self->crc_size = size;
 80064be:	2204      	movs	r2, #4
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	711a      	strb	r2, [r3, #4]
}
 80064c4:	bf00      	nop
    crc->crc_init = _MY_CRC32_INIT_BASE;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a08      	ldr	r2, [pc, #32]	@ (80064ec <newCRC32+0x50>)
 80064ca:	609a      	str	r2, [r3, #8]
    crc->crc_array = _MY_CRC32_ARRAY_BASE;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a08      	ldr	r2, [pc, #32]	@ (80064f0 <newCRC32+0x54>)
 80064d0:	60da      	str	r2, [r3, #12]
    crc->crc_byte = _MY_CRC32_BYTE_BASE;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	4a07      	ldr	r2, [pc, #28]	@ (80064f4 <newCRC32+0x58>)
 80064d6:	611a      	str	r2, [r3, #16]
    _MY_CRC32_INIT_BASE(&crc->base.crc);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4618      	mov	r0, r3
 80064dc:	f7ff fdb0 	bl	8006040 <crc32b_init_base>
	return crc;
 80064e0:	687b      	ldr	r3, [r7, #4]
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3708      	adds	r7, #8
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	08006041 	.word	0x08006041
 80064f0:	0800605d 	.word	0x0800605d
 80064f4:	080060ad 	.word	0x080060ad

080064f8 <newCRC64>:
#ifdef _MY_CRC64_ENA
#include "crc64.h"


static crc_obj_t* const newCRC64(void)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b082      	sub	sp, #8
 80064fc:	af00      	add	r7, sp, #0
	crc_obj_t* const crc = malloc(sizeof(crc_obj_t));
 80064fe:	2014      	movs	r0, #20
 8006500:	f001 ff92 	bl	8008428 <malloc>
 8006504:	4603      	mov	r3, r0
 8006506:	607b      	str	r3, [r7, #4]
	CRC_BASE_INIT(crc, sizeof(u64));
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	603b      	str	r3, [r7, #0]
	self->crc = malloc(size);
 800650c:	2008      	movs	r0, #8
 800650e:	f001 ff8b 	bl	8008428 <malloc>
 8006512:	4603      	mov	r3, r0
 8006514:	461a      	mov	r2, r3
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	601a      	str	r2, [r3, #0]
	self->crc_size = size;
 800651a:	2208      	movs	r2, #8
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	711a      	strb	r2, [r3, #4]
}
 8006520:	bf00      	nop
    crc->crc_init = _MY_CRC64_INIT_BASE;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a08      	ldr	r2, [pc, #32]	@ (8006548 <newCRC64+0x50>)
 8006526:	609a      	str	r2, [r3, #8]
    crc->crc_array = _MY_CRC64_ARRAY_BASE;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a08      	ldr	r2, [pc, #32]	@ (800654c <newCRC64+0x54>)
 800652c:	60da      	str	r2, [r3, #12]
    crc->crc_byte = _MY_CRC64_BYTE_BASE;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	4a07      	ldr	r2, [pc, #28]	@ (8006550 <newCRC64+0x58>)
 8006532:	611a      	str	r2, [r3, #16]
    _MY_CRC8_INIT_BASE(&crc->base.crc);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	4618      	mov	r0, r3
 8006538:	f7ff fe56 	bl	80061e8 <crc8_maxim_init_base>
	return crc;
 800653c:	687b      	ldr	r3, [r7, #4]
}
 800653e:	4618      	mov	r0, r3
 8006540:	3708      	adds	r7, #8
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop
 8006548:	080060e9 	.word	0x080060e9
 800654c:	08006109 	.word	0x08006109
 8006550:	08006185 	.word	0x08006185

08006554 <createCRC>:




crc_obj_t* const createCRC(const crc_type type)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af00      	add	r7, sp, #0
 800655a:	4603      	mov	r3, r0
 800655c:	71fb      	strb	r3, [r7, #7]
	switch(type) {
 800655e:	79fb      	ldrb	r3, [r7, #7]
 8006560:	2b03      	cmp	r3, #3
 8006562:	d81b      	bhi.n	800659c <createCRC+0x48>
 8006564:	a201      	add	r2, pc, #4	@ (adr r2, 800656c <createCRC+0x18>)
 8006566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800656a:	bf00      	nop
 800656c:	0800657d 	.word	0x0800657d
 8006570:	08006585 	.word	0x08006585
 8006574:	0800658d 	.word	0x0800658d
 8006578:	08006595 	.word	0x08006595

	case CRC8 :
#ifdef _MY_CRC8_ENA
		return newCRC8();
 800657c:	f7ff ff32 	bl	80063e4 <newCRC8>
 8006580:	4603      	mov	r3, r0
 8006582:	e00c      	b.n	800659e <createCRC+0x4a>
	 	 return NULL;
#endif /* _MY_CRC8_ENA */

	case CRC16:
#ifdef _MY_CRC16_ENA
		return newCRC16();
 8006584:	f7ff ff5c 	bl	8006440 <newCRC16>
 8006588:	4603      	mov	r3, r0
 800658a:	e008      	b.n	800659e <createCRC+0x4a>
#endif /* _MY_CRC16_ENA */


	case CRC32:
#ifdef _MY_CRC32_ENA
		return newCRC32();
 800658c:	f7ff ff86 	bl	800649c <newCRC32>
 8006590:	4603      	mov	r3, r0
 8006592:	e004      	b.n	800659e <createCRC+0x4a>
#endif /* _MY_CRC8_ENA */


	case CRC64:
#ifdef _MY_CRC64_ENA
		return newCRC64();
 8006594:	f7ff ffb0 	bl	80064f8 <newCRC64>
 8006598:	4603      	mov	r3, r0
 800659a:	e000      	b.n	800659e <createCRC+0x4a>
#else
		return NULL;
#endif /* _MY_CRC64_ENA */

	default: 	return NULL;
 800659c:	2300      	movs	r3, #0

	}

	return NULL;
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3708      	adds	r7, #8
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop

080065a8 <rawParser_dma_init>:
	}
	return self;
}

u8 rawParser_dma_init(RawParser_dma_t * const self, const u8 packStart)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
 80065b0:	460b      	mov	r3, r1
 80065b2:	70fb      	strb	r3, [r7, #3]
#ifdef D_RAW_P_TWO_BYTES_LEN_SUPPORT
	M_Assert_BreakSaveCheck(packStart == RECEIVE_EXTENDED_LEN_CMD, M_EMPTY, return D_RAW_P_ERROR, "start byte: %d must be not equal RECEIVE_EXTENDED_LEN_CMD: %d", packStart, RECEIVE_EXTENDED_LEN_CMD);
#endif /* D_RAW_P_TWO_BYTES_LEN_SUPPORT */

	M_Assert_BreakSaveCheck(self == (RawParser_dma_t *)NULL, M_EMPTY, return D_RAW_P_ERROR, "No input data valid ");
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d101      	bne.n	80065be <rawParser_dma_init+0x16>
 80065ba:	2300      	movs	r3, #0
 80065bc:	e03c      	b.n	8006638 <rawParser_dma_init+0x90>

	self->m_startByte = packStart;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	78fa      	ldrb	r2, [r7, #3]
 80065c2:	701a      	strb	r2, [r3, #0]
	self->m_receivePackLen = 0;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	605a      	str	r2, [r3, #4]

#ifdef D_RAW_P_CRC_ENA
	self->m_receiveCalcCRC = D_RAW_P_CRC_INIT;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	22ff      	movs	r2, #255	@ 0xff
 80065ce:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
	self->m_transmittCalcCRC = D_RAW_P_CRC_INIT;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	22ff      	movs	r2, #255	@ 0xff
 80065d6:	f883 2209 	strb.w	r2, [r3, #521]	@ 0x209
	self->m_receiveCRCBuf = D_RAW_P_CRC_INIT;
#   endif /* defined(D_RAW_P_USE_CRC16) || defined(D_RAW_P_USE_CRC32) || defined(D_RAW_P_USE_CRC64) */

#endif /* D_RAW_P_CRC_ENA */

	self->m_triggerSB = 0;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2200      	movs	r2, #0
 80065de:	f883 220a 	strb.w	r2, [r3, #522]	@ 0x20a
	self->m_receivePos = 0;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
	self->m_receiveReadPos = 0;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2200      	movs	r2, #0
 80065ee:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
	self->m_receiveHandlePos = 0;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

	self->receiveState = RAW_P_DMA_RECEIVE_LEN_0;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2200      	movs	r2, #0
 80065fe:	f883 2218 	strb.w	r2, [r3, #536]	@ 0x218


#ifndef D_RAW_P_DISABLE_INTERNAL_TX_BUFFER
	self->TX.data = self->m_sendBuffer;
#else
	self->TX.data = NULL;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
#endif /* D_RAW_P_DISABLE_INTERNAL_TX_BUFFER */

	self->TX.size = 0;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220

#ifndef D_RAW_P_DISABLE_INTERNAL_RX_BUFFER
	self->RX.data = self->m_receiveFrameBuffer;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f503 7284 	add.w	r2, r3, #264	@ 0x108
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
#else
	self->RX.data = NULL;
#endif /* D_RAW_P_DISABLE_INTERNAL_RX_BUFFER */

	self->RX.size = 0;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	f8c3 2228 	str.w	r2, [r3, #552]	@ 0x228

	self->uniRXPosition = 0;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
	self->length_write_control = 0;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230

#ifdef D_RAW_P_REED_SOLOMON_ECC_CORR_ENA
	rs_initialize_ecc(&self->rs_ecc);
#endif /* D_RAW_P_REED_SOLOMON_ECC_CORR_ENA */

	return D_RAW_P_OK;
 8006636:	2301      	movs	r3, #1
}
 8006638:	4618      	mov	r0, r3
 800663a:	370c      	adds	r7, #12
 800663c:	46bd      	mov	sp, r7
 800663e:	bc80      	pop	{r7}
 8006640:	4770      	bx	lr

08006642 <rawParser_dma_setUserBufferTX>:


#ifdef D_RAW_P_DISABLE_INTERNAL_TX_BUFFER
void rawParser_dma_setUserBufferTX(RawParser_dma_t * const self, u8 * const txBuffer)
{
 8006642:	b480      	push	{r7}
 8006644:	b083      	sub	sp, #12
 8006646:	af00      	add	r7, sp, #0
 8006648:	6078      	str	r0, [r7, #4]
 800664a:	6039      	str	r1, [r7, #0]
	M_Assert_Break((self == (RawParser_dma_t*)NULL), M_EMPTY, return, "No valid input object");
	M_Assert_Break((txBuffer == NULL), M_EMPTY, return, "No valid input TX buffer");

	self->TX.data = txBuffer;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	683a      	ldr	r2, [r7, #0]
 8006650:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
	self->TX.size = 0;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	bc80      	pop	{r7}
 8006664:	4770      	bx	lr

08006666 <RawParser_dma_addTxByte>:
}


// elementary byte adding functions ----------------------------------------------------------------------------
static inline int RawParser_dma_addTxByte(RawParser_dma_t* const self, const u8 byte)
{
 8006666:	b480      	push	{r7}
 8006668:	b087      	sub	sp, #28
 800666a:	af00      	add	r7, sp, #0
 800666c:	6078      	str	r0, [r7, #4]
 800666e:	460b      	mov	r3, r1
 8006670:	70fb      	strb	r3, [r7, #3]
#ifdef D_RAW_P_DISABLE_INTERNAL_TX_BUFFER
	M_Assert_Break((self->TX.data == NULL), M_EMPTY, return D_RAW_P_ERROR, "No valid TX buffer, call function before: -->  rawParser_dma_setUserBufferXX, XX = RX for rx buffer, XX = TX for tx buffer, XX = s for tx & rx buffers");
#endif /* D_RAW_P_DISABLE_INTERNAL_TX_BUFFER */

	// move to cash
	u8* const   TX_data   	= self->TX.data;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8006678:	613b      	str	r3, [r7, #16]
	reg         TX_size   	= self->TX.size;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8006680:	617b      	str	r3, [r7, #20]
	const u8 startByte_reg 	= self->m_startByte;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	781b      	ldrb	r3, [r3, #0]
 8006686:	73fb      	strb	r3, [r7, #15]

	M_Assert_BreakSaveCheck(TX_size == (D_RAW_P_CHECK_LEN - 1), M_EMPTY, return D_RAW_P_ERROR, "LEN packet: %d,  more than more than protocol maximum len: %d", TX_size + 1, D_RAW_P_CHECK_LEN - 1);
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	2bfd      	cmp	r3, #253	@ 0xfd
 800668c:	d101      	bne.n	8006692 <RawParser_dma_addTxByte+0x2c>
 800668e:	2300      	movs	r3, #0
 8006690:	e01b      	b.n	80066ca <RawParser_dma_addTxByte+0x64>

	TX_data[TX_size++] = byte;
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	1c5a      	adds	r2, r3, #1
 8006696:	617a      	str	r2, [r7, #20]
 8006698:	693a      	ldr	r2, [r7, #16]
 800669a:	4413      	add	r3, r2
 800669c:	78fa      	ldrb	r2, [r7, #3]
 800669e:	701a      	strb	r2, [r3, #0]

	if(byte == startByte_reg) {
 80066a0:	78fa      	ldrb	r2, [r7, #3]
 80066a2:	7bfb      	ldrb	r3, [r7, #15]
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d10b      	bne.n	80066c0 <RawParser_dma_addTxByte+0x5a>
		M_Assert_BreakSaveCheck((TX_size == (D_RAW_P_CHECK_LEN - 1)), M_EMPTY, return D_RAW_P_ERROR, "LEN packet: %d,  more than more than protocol maximum len: %d", TX_size + 1, D_RAW_P_CHECK_LEN - 1);
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	2bfd      	cmp	r3, #253	@ 0xfd
 80066ac:	d101      	bne.n	80066b2 <RawParser_dma_addTxByte+0x4c>
 80066ae:	2300      	movs	r3, #0
 80066b0:	e00b      	b.n	80066ca <RawParser_dma_addTxByte+0x64>
		TX_data[TX_size++] = byte;
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	1c5a      	adds	r2, r3, #1
 80066b6:	617a      	str	r2, [r7, #20]
 80066b8:	693a      	ldr	r2, [r7, #16]
 80066ba:	4413      	add	r3, r2
 80066bc:	78fa      	ldrb	r2, [r7, #3]
 80066be:	701a      	strb	r2, [r3, #0]
	}

	self->TX.size = TX_size;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	697a      	ldr	r2, [r7, #20]
 80066c4:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
	return D_RAW_P_OK;
 80066c8:	2301      	movs	r3, #1
}
 80066ca:	4618      	mov	r0, r3
 80066cc:	371c      	adds	r7, #28
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bc80      	pop	{r7}
 80066d2:	4770      	bx	lr

080066d4 <RawParser_dma_startTransmittPacket>:
	return &self->TX;
}

// fast shield functions (no copy)-----------------------------------------------------------------------------------------
u8 RawParser_dma_startTransmittPacket(RawParser_dma_t* const self, reg predictedLen)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]

#ifdef D_RAW_P_DISABLE_INTERNAL_TX_BUFFER
	M_Assert_Break(self->TX.data == NULL, M_EMPTY, return D_RAW_P_ERROR, "No valid TX buffer, call function before: -->  rawParser_dma_setUserBufferXX, XX = RX for rx buffer, XX = TX for tx buffer, XX = s for tx & rx buffers");
#endif /* D_RAW_P_DISABLE_INTERNAL_TX_BUFFER */

	M_Assert_WarningSaveCheck(predictedLen == 0, M_EMPTY, return D_RAW_P_ERROR, "No valid input length");
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d101      	bne.n	80066e8 <RawParser_dma_startTransmittPacket+0x14>
 80066e4:	2300      	movs	r3, #0
 80066e6:	e040      	b.n	800676a <RawParser_dma_startTransmittPacket+0x96>

	// control undefined behavior
	M_Assert_BreakSaveCheck( predictedLen > (D_RAW_P_CHECK_LEN - 5), M_EMPTY, return D_RAW_P_ERROR, "No valid input length: %d, maxTxLen: %d", predictedLen, D_RAW_P_CHECK_LEN);
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	2bf9      	cmp	r3, #249	@ 0xf9
 80066ec:	d901      	bls.n	80066f2 <RawParser_dma_startTransmittPacket+0x1e>
 80066ee:	2300      	movs	r3, #0
 80066f0:	e03b      	b.n	800676a <RawParser_dma_startTransmittPacket+0x96>
	M_Assert_Warning(predictedLen > (D_RAW_P_CHECK_LEN >> 1), M_EMPTY, M_EMPTY, "UNDEFINED BEHAVIOR!!! recomended packet length must be less than half - maximun protocol size !!!, Txlen: %d, recomendedLen: %d", predictedLen, (D_RAW_P_CHECK_LEN >> 1));


#ifdef D_RAW_P_CRC_ENA
	rawP_crc_t r_crc = D_RAW_P_CRC_INIT;
 80066f2:	23ff      	movs	r3, #255	@ 0xff
 80066f4:	73fb      	strb	r3, [r7, #15]
	D_RAW_P_CRC_START(r_crc);
#endif /* D_RAW_P_CRC_ENA */

	const u8 startByte = self->m_startByte;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	73bb      	strb	r3, [r7, #14]
	self->length_write_control = predictedLen;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	683a      	ldr	r2, [r7, #0]
 8006700:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230

	self->TX.size = 0;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
	self->TX.data[self->TX.size++] = startByte;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8006718:	1c58      	adds	r0, r3, #1
 800671a:	6879      	ldr	r1, [r7, #4]
 800671c:	f8c1 0220 	str.w	r0, [r1, #544]	@ 0x220
 8006720:	4413      	add	r3, r2
 8006722:	7bba      	ldrb	r2, [r7, #14]
 8006724:	701a      	strb	r2, [r3, #0]
#	endif /* D_RAW_P_CRC_ENA */

	} else {
#endif /* D_RAW_P_TWO_BYTES_LEN_SUPPORT */

		const reg r_len = (predictedLen >= startByte) ? (predictedLen + 1U) : predictedLen;
 8006726:	7bbb      	ldrb	r3, [r7, #14]
 8006728:	683a      	ldr	r2, [r7, #0]
 800672a:	429a      	cmp	r2, r3
 800672c:	d302      	bcc.n	8006734 <RawParser_dma_startTransmittPacket+0x60>
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	3301      	adds	r3, #1
 8006732:	e000      	b.n	8006736 <RawParser_dma_startTransmittPacket+0x62>
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	60bb      	str	r3, [r7, #8]

		if(RawParser_dma_addTxByte(self, r_len) != D_RAW_P_OK) {
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	b2db      	uxtb	r3, r3
 800673c:	4619      	mov	r1, r3
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f7ff ff91 	bl	8006666 <RawParser_dma_addTxByte>
 8006744:	4603      	mov	r3, r0
 8006746:	2b01      	cmp	r3, #1
 8006748:	d001      	beq.n	800674e <RawParser_dma_startTransmittPacket+0x7a>
			return D_RAW_P_ERROR;
 800674a:	2300      	movs	r3, #0
 800674c:	e00d      	b.n	800676a <RawParser_dma_startTransmittPacket+0x96>
		}

#ifdef D_RAW_P_CRC_ENA
		r_crc = D_RAW_P_CRC_UPDATE(r_crc, r_len);
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	b2da      	uxtb	r2, r3
 8006752:	7bfb      	ldrb	r3, [r7, #15]
 8006754:	4611      	mov	r1, r2
 8006756:	4618      	mov	r0, r3
 8006758:	f7ff fd52 	bl	8006200 <fast_crc8_maxim_byte>
 800675c:	4603      	mov	r3, r0
 800675e:	73fb      	strb	r3, [r7, #15]
#ifdef D_RAW_P_TWO_BYTES_LEN_SUPPORT
	}
#endif /* D_RAW_P_TWO_BYTES_LEN_SUPPORT */

#ifdef D_RAW_P_CRC_ENA
	self->m_transmittCalcCRC = r_crc;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	7bfa      	ldrb	r2, [r7, #15]
 8006764:	f883 2209 	strb.w	r2, [r3, #521]	@ 0x209
#endif /* D_RAW_P_CRC_ENA */

	return D_RAW_P_OK;
 8006768:	2301      	movs	r3, #1
}
 800676a:	4618      	mov	r0, r3
 800676c:	3710      	adds	r7, #16
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}

08006772 <RawParser_dma_finishTransmittPacket>:


RawParser_Frame_t* const RawParser_dma_finishTransmittPacket(RawParser_dma_t* const self)
{
 8006772:	b580      	push	{r7, lr}
 8006774:	b084      	sub	sp, #16
 8006776:	af00      	add	r7, sp, #0
 8006778:	6078      	str	r0, [r7, #4]
		if(RawParser_dma_addTxByte(self, byte) != D_RAW_P_OK) {		\
			goto error;												\
		}

#ifdef D_RAW_P_CRC_ENA
	rawP_crc_t r_crc = self->m_transmittCalcCRC;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f893 3209 	ldrb.w	r3, [r3, #521]	@ 0x209
 8006780:	73fb      	strb	r3, [r7, #15]
#endif /* D_RAW_P_CRC_ENA */

	reg ramained_len = self->length_write_control;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f8d3 3230 	ldr.w	r3, [r3, #560]	@ 0x230
 8006788:	60bb      	str	r3, [r7, #8]
	while(ramained_len) { 							// fill remaining len
 800678a:	e010      	b.n	80067ae <RawParser_dma_finishTransmittPacket+0x3c>
		WRITE_CHECK_BYTE(0x00);
 800678c:	2100      	movs	r1, #0
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7ff ff69 	bl	8006666 <RawParser_dma_addTxByte>
 8006794:	4603      	mov	r3, r0
 8006796:	2b01      	cmp	r3, #1
 8006798:	d11c      	bne.n	80067d4 <RawParser_dma_finishTransmittPacket+0x62>

#ifdef D_RAW_P_CRC_ENA
		r_crc = D_RAW_P_CRC_UPDATE(r_crc, 0x00);
 800679a:	7bfb      	ldrb	r3, [r7, #15]
 800679c:	2100      	movs	r1, #0
 800679e:	4618      	mov	r0, r3
 80067a0:	f7ff fd2e 	bl	8006200 <fast_crc8_maxim_byte>
 80067a4:	4603      	mov	r3, r0
 80067a6:	73fb      	strb	r3, [r7, #15]
#endif /* D_RAW_P_CRC_ENA */

		--ramained_len;
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	3b01      	subs	r3, #1
 80067ac:	60bb      	str	r3, [r7, #8]
	while(ramained_len) { 							// fill remaining len
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d1eb      	bne.n	800678c <RawParser_dma_finishTransmittPacket+0x1a>
	D_RAW_P_CRC_FINAL(r_crc);


#   ifdef D_RAW_P_USE_CRC8

	WRITE_CHECK_BYTE(r_crc);
 80067b4:	7bfb      	ldrb	r3, [r7, #15]
 80067b6:	4619      	mov	r1, r3
 80067b8:	6878      	ldr	r0, [r7, #4]
 80067ba:	f7ff ff54 	bl	8006666 <RawParser_dma_addTxByte>
 80067be:	4603      	mov	r3, r0
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d107      	bne.n	80067d4 <RawParser_dma_finishTransmittPacket+0x62>
	WRITE_CHECK_BYTE((u8)((transmittCalcCRC >> 56U) & 0x00000000000000FFULL));

#   endif /* CRC SWITCH LOGIC */
#endif /* D_RAW_P_CRC_ENA */

	self->length_write_control = 0;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
	return &self->TX;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 80067d2:	e006      	b.n	80067e2 <RawParser_dma_finishTransmittPacket+0x70>

	error:
	self->TX.size = 0;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
	return &self->TX;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f503 7307 	add.w	r3, r3, #540	@ 0x21c

#undef WRITE_CHECK_BYTE
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3710      	adds	r7, #16
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}

080067ea <RawParser_dma_universalWrite>:


// function for use universal macro ---------------------------------------------------------------------------------------------------------
u8 RawParser_dma_universalWrite(RawParser_dma_t* const self, reg totalLenInByte, const reg typelenInByte, const u8 *data)
{
 80067ea:	b580      	push	{r7, lr}
 80067ec:	b086      	sub	sp, #24
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	60f8      	str	r0, [r7, #12]
 80067f2:	60b9      	str	r1, [r7, #8]
 80067f4:	607a      	str	r2, [r7, #4]
 80067f6:	603b      	str	r3, [r7, #0]

#ifdef D_RAW_P_DISABLE_INTERNAL_TX_BUFFER
	M_Assert_Break((self->TX.data == NULL), M_EMPTY, return D_RAW_P_ERROR, "No valid TX buffer, call function before: -->  rawParser_dma_setUserBufferXX, XX = RX for rx buffer, XX = TX for tx buffer, XX = s for tx & rx buffers");
#endif /* D_RAW_P_DISABLE_INTERNAL_TX_BUFFER */

	reg r_remaining_len = self->length_write_control;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f8d3 3230 	ldr.w	r3, [r3, #560]	@ 0x230
 80067fe:	617b      	str	r3, [r7, #20]

#ifdef D_RAW_P_CRC_ENA
	rawP_crc_t r_crc = self->m_transmittCalcCRC;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f893 3209 	ldrb.w	r3, [r3, #521]	@ 0x209
 8006806:	74fb      	strb	r3, [r7, #19]
#endif /* D_RAW_P_CRC_ENA */

#if defined(__LITTLE_ENDIAN__)

	while(totalLenInByte && r_remaining_len) {
 8006808:	e01d      	b.n	8006846 <RawParser_dma_universalWrite+0x5c>
		const u8 b = *data;
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	781b      	ldrb	r3, [r3, #0]
 800680e:	74bb      	strb	r3, [r7, #18]

		if(RawParser_dma_addTxByte(self, b) != D_RAW_P_OK) {
 8006810:	7cbb      	ldrb	r3, [r7, #18]
 8006812:	4619      	mov	r1, r3
 8006814:	68f8      	ldr	r0, [r7, #12]
 8006816:	f7ff ff26 	bl	8006666 <RawParser_dma_addTxByte>
 800681a:	4603      	mov	r3, r0
 800681c:	2b01      	cmp	r3, #1
 800681e:	d001      	beq.n	8006824 <RawParser_dma_universalWrite+0x3a>
			return D_RAW_P_ERROR;
 8006820:	2300      	movs	r3, #0
 8006822:	e01f      	b.n	8006864 <RawParser_dma_universalWrite+0x7a>
		}

#ifdef D_RAW_P_CRC_ENA
		r_crc = D_RAW_P_CRC_UPDATE(r_crc, b);
 8006824:	7cba      	ldrb	r2, [r7, #18]
 8006826:	7cfb      	ldrb	r3, [r7, #19]
 8006828:	4611      	mov	r1, r2
 800682a:	4618      	mov	r0, r3
 800682c:	f7ff fce8 	bl	8006200 <fast_crc8_maxim_byte>
 8006830:	4603      	mov	r3, r0
 8006832:	74fb      	strb	r3, [r7, #19]
#endif /* D_RAW_P_CRC_ENA */

		--totalLenInByte;
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	3b01      	subs	r3, #1
 8006838:	60bb      	str	r3, [r7, #8]
		--r_remaining_len;
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	3b01      	subs	r3, #1
 800683e:	617b      	str	r3, [r7, #20]
		++data;
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	3301      	adds	r3, #1
 8006844:	603b      	str	r3, [r7, #0]
	while(totalLenInByte && r_remaining_len) {
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d002      	beq.n	8006852 <RawParser_dma_universalWrite+0x68>
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d1db      	bne.n	800680a <RawParser_dma_universalWrite+0x20>
			}
		}
	}
#endif /* ORDER SELECTION */

	self->length_write_control = r_remaining_len;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	697a      	ldr	r2, [r7, #20]
 8006856:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
#ifdef D_RAW_P_CRC_ENA
	self->m_transmittCalcCRC = r_crc;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	7cfa      	ldrb	r2, [r7, #19]
 800685e:	f883 2209 	strb.w	r2, [r3, #521]	@ 0x209
#endif /* D_RAW_P_CRC_ENA */

	return D_RAW_P_OK;
 8006862:	2301      	movs	r3, #1
}
 8006864:	4618      	mov	r0, r3
 8006866:	3718      	adds	r7, #24
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <RawParser_dma_universalRead>:

u8 RawParser_dma_universalRead(RawParser_dma_t* const self, reg totalLenInByte, const reg typelenInByte, u8 *data)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b086      	sub	sp, #24
 8006870:	af00      	add	r7, sp, #0
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	60b9      	str	r1, [r7, #8]
 8006876:	607a      	str	r2, [r7, #4]
 8006878:	603b      	str	r3, [r7, #0]
#ifdef D_RAW_P_DISABLE_INTERNAL_TX_BUFFER
	M_Assert_Break((self->TX.data == NULL), M_EMPTY, return D_RAW_P_ERROR, "No valid TX buffer, call function before: -->  rawParser_dma_setUserBufferXX, XX = RX for rx buffer, XX = TX for tx buffer, XX = s for tx & rx buffers");
#endif /* D_RAW_P_DISABLE_INTERNAL_TX_BUFFER */

	// move to cash
	const u8* const RX_data = self->RX.data;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 8006880:	617b      	str	r3, [r7, #20]
	reg uniRXPosition = self->uniRXPosition;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8006888:	613b      	str	r3, [r7, #16]

	M_Assert_BreakSaveCheck(((uniRXPosition + totalLenInByte) > self->RX.size), M_EMPTY, return D_RAW_P_ERROR, "no length for reading");
 800688a:	693a      	ldr	r2, [r7, #16]
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	441a      	add	r2, r3
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8006896:	429a      	cmp	r2, r3
 8006898:	d901      	bls.n	800689e <RawParser_dma_universalRead+0x32>
 800689a:	2300      	movs	r3, #0
 800689c:	e00e      	b.n	80068bc <RawParser_dma_universalRead+0x50>

#if defined(__LITTLE_ENDIAN__)

	// do logic
	memcpy(data, &RX_data[uniRXPosition], totalLenInByte);
 800689e:	697a      	ldr	r2, [r7, #20]
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	4413      	add	r3, r2
 80068a4:	68ba      	ldr	r2, [r7, #8]
 80068a6:	4619      	mov	r1, r3
 80068a8:	6838      	ldr	r0, [r7, #0]
 80068aa:	f002 ff66 	bl	800977a <memcpy>
	self->uniRXPosition = uniRXPosition + totalLenInByte;
 80068ae:	693a      	ldr	r2, [r7, #16]
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	441a      	add	r2, r3
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
		uniRXPosition += n;
	}
	self->uniRXPosition = uniRXPosition;
#endif /* ORDER SELECTION */

	return D_RAW_P_OK;
 80068ba:	2301      	movs	r3, #1
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3718      	adds	r7, #24
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}

080068c4 <rawParser_dynamic_init_default>:
	return self;
}

bool rawParser_dynamic_init_default(RawParser_dynamic_t * const self, const u8 packStart,
		u16 rxBufferSize, u16 rxFrameSize, u16 txFrameSize, const crc_type crc_type)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	4608      	mov	r0, r1
 80068ce:	4611      	mov	r1, r2
 80068d0:	461a      	mov	r2, r3
 80068d2:	4603      	mov	r3, r0
 80068d4:	72fb      	strb	r3, [r7, #11]
 80068d6:	460b      	mov	r3, r1
 80068d8:	813b      	strh	r3, [r7, #8]
 80068da:	4613      	mov	r3, r2
 80068dc:	80fb      	strh	r3, [r7, #6]
	M_Assert_BreakSaveCheck(packStart == RECEIVE_EXTENDED_LEN_CMD, M_EMPTY,
 80068de:	7afb      	ldrb	r3, [r7, #11]
 80068e0:	2bff      	cmp	r3, #255	@ 0xff
 80068e2:	d101      	bne.n	80068e8 <rawParser_dynamic_init_default+0x24>
 80068e4:	2300      	movs	r3, #0
 80068e6:	e03b      	b.n	8006960 <rawParser_dynamic_init_default+0x9c>
			return NULL,
					"start byte: %d must be not equal RECEIVE_EXTENDED_LEN_CMD: %d", packStart, RECEIVE_EXTENDED_LEN_CMD);

	M_Assert_BreakSaveCheck(self == NULL, M_EMPTY, return true, "No input data valid ");
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d101      	bne.n	80068f2 <rawParser_dynamic_init_default+0x2e>
 80068ee:	2301      	movs	r3, #1
 80068f0:	e036      	b.n	8006960 <rawParser_dynamic_init_default+0x9c>

	memset(self, 0, sizeof(RawParser_dynamic_t));
 80068f2:	2270      	movs	r2, #112	@ 0x70
 80068f4:	2100      	movs	r1, #0
 80068f6:	68f8      	ldr	r0, [r7, #12]
 80068f8:	f002 fe5e 	bl	80095b8 <memset>
	self->startByte = packStart;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	7afa      	ldrb	r2, [r7, #11]
 8006900:	701a      	strb	r2, [r3, #0]

	// RX init -----------------------------
	self->RX.receiveState = 0;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2200      	movs	r2, #0
 8006906:	731a      	strb	r2, [r3, #12]
	ringbuf_init(&self->RX.input_ring, NULL, rxBufferSize);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	3310      	adds	r3, #16
 800690c:	893a      	ldrh	r2, [r7, #8]
 800690e:	2100      	movs	r1, #0
 8006910:	4618      	mov	r0, r3
 8006912:	f7ff f9b0 	bl	8005c76 <ringbuf_init>

	ringbuf_init(&self->RX.frame_stream, NULL, rxFrameSize);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	3328      	adds	r3, #40	@ 0x28
 800691a:	88fa      	ldrh	r2, [r7, #6]
 800691c:	2100      	movs	r1, #0
 800691e:	4618      	mov	r0, r3
 8006920:	f7ff f9a9 	bl	8005c76 <ringbuf_init>
	self->RX.crc = createCRC(crc_type);
 8006924:	7f3b      	ldrb	r3, [r7, #28]
 8006926:	4618      	mov	r0, r3
 8006928:	f7ff fe14 	bl	8006554 <createCRC>
 800692c:	4602      	mov	r2, r0
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	641a      	str	r2, [r3, #64]	@ 0x40
	self->RX.crc_received = CRC_BASE_DUPLICATE(self->RX.crc);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006936:	4618      	mov	r0, r3
 8006938:	f7ff fcb8 	bl	80062ac <crc_base_duplicate>
 800693c:	4602      	mov	r2, r0
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	645a      	str	r2, [r3, #68]	@ 0x44

	// TX init -----------------------------
	ringbuf_init(&self->TX.frame_stream, NULL, txFrameSize);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	3350      	adds	r3, #80	@ 0x50
 8006946:	8b3a      	ldrh	r2, [r7, #24]
 8006948:	2100      	movs	r1, #0
 800694a:	4618      	mov	r0, r3
 800694c:	f7ff f993 	bl	8005c76 <ringbuf_init>
	self->TX.crc = createCRC(crc_type);
 8006950:	7f3b      	ldrb	r3, [r7, #28]
 8006952:	4618      	mov	r0, r3
 8006954:	f7ff fdfe 	bl	8006554 <createCRC>
 8006958:	4602      	mov	r2, r0
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	66da      	str	r2, [r3, #108]	@ 0x6c
	return false;
 800695e:	2300      	movs	r3, #0
}
 8006960:	4618      	mov	r0, r3
 8006962:	3710      	adds	r7, #16
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <_proceedByte>:
/* PROCEED FUNCTIONS *************************************************************************************************
 *
 */

static void _proceedByte(RawParser_dynamic_t* const self, const u8 ch, const bool newFrame)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b08e      	sub	sp, #56	@ 0x38
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
 8006970:	460b      	mov	r3, r1
 8006972:	70fb      	strb	r3, [r7, #3]
 8006974:	4613      	mov	r3, r2
 8006976:	70bb      	strb	r3, [r7, #2]
#define RECEIVE_CRC                   	0x04U
//--------------------------------------------
#define RECEIVE_ERR              		0x0CU
#define RECEIVE_OK                   	0x0DU

	if (newFrame) {
 8006978:	78bb      	ldrb	r3, [r7, #2]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d01c      	beq.n	80069b8 <_proceedByte+0x50>
		M_Assert_SafeFunctionCall(self->RX.crc, {
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00b      	beq.n	800699e <_proceedByte+0x36>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006990:	6812      	ldr	r2, [r2, #0]
 8006992:	4610      	mov	r0, r2
 8006994:	4798      	blx	r3
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800699a:	2200      	movs	r2, #0
 800699c:	711a      	strb	r2, [r3, #4]
				CRC_INIT(self->RX.crc);
				self->RX.crc_received->crc_size = 0;
		});

		FIFO_CLEAN(&self->RX.frame_stream);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	3328      	adds	r3, #40	@ 0x28
 80069a2:	617b      	str	r3, [r7, #20]
}

#define FIFO_CLEAN(chield) fifo_base_clear(&((chield)->base))
STATIC_FORCEINLINE void fifo_base_clear(fifo_base_t * const fifo)
{
	fifo->tail = 0;
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	2200      	movs	r2, #0
 80069a8:	60da      	str	r2, [r3, #12]
	fifo->head = 0;
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	2200      	movs	r2, #0
 80069ae:	611a      	str	r2, [r3, #16]
}
 80069b0:	bf00      	nop
		NEXT_STATE(RECEIVE_LEN_0);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	731a      	strb	r2, [r3, #12]
	}

	switch(self->RX.receiveState) {
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	7b1b      	ldrb	r3, [r3, #12]
 80069bc:	2b0d      	cmp	r3, #13
 80069be:	f200 811c 	bhi.w	8006bfa <_proceedByte+0x292>
 80069c2:	a201      	add	r2, pc, #4	@ (adr r2, 80069c8 <_proceedByte+0x60>)
 80069c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069c8:	08006a01 	.word	0x08006a01
 80069cc:	08006a77 	.word	0x08006a77
 80069d0:	08006a9f 	.word	0x08006a9f
 80069d4:	08006b09 	.word	0x08006b09
 80069d8:	08006b5b 	.word	0x08006b5b
 80069dc:	08006bfb 	.word	0x08006bfb
 80069e0:	08006bfb 	.word	0x08006bfb
 80069e4:	08006bfb 	.word	0x08006bfb
 80069e8:	08006bfb 	.word	0x08006bfb
 80069ec:	08006bfb 	.word	0x08006bfb
 80069f0:	08006bfb 	.word	0x08006bfb
 80069f4:	08006bfb 	.word	0x08006bfb
 80069f8:	08006bf1 	.word	0x08006bf1
 80069fc:	08006bf1 	.word	0x08006bf1

	case RECEIVE_LEN_0: {
		M_Assert_SafeFunctionCall(self->RX.crc, {
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d008      	beq.n	8006a1a <_proceedByte+0xb2>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a0c:	691b      	ldr	r3, [r3, #16]
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006a12:	6812      	ldr	r2, [r2, #0]
 8006a14:	78f9      	ldrb	r1, [r7, #3]
 8006a16:	4610      	mov	r0, r2
 8006a18:	4798      	blx	r3
				CRC_BYTE(self->RX.crc, ch);
		});

		if(RECEIVE_EXTENDED_LEN_CMD == ch) {
 8006a1a:	78fb      	ldrb	r3, [r7, #3]
 8006a1c:	2bff      	cmp	r3, #255	@ 0xff
 8006a1e:	d103      	bne.n	8006a28 <_proceedByte+0xc0>
			NEXT_STATE(RECEIVE_LEN_LOW);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2201      	movs	r2, #1
 8006a24:	731a      	strb	r2, [r3, #12]
			}, "No valid receive length");

			NEXT_STATE(RECEIVE_DATA);
		}

		break;}
 8006a26:	e0e8      	b.n	8006bfa <_proceedByte+0x292>
			const reg rx_len = self->RX.tmpReceiveLen = ((ch > self->startByte) ? (ch - 1U) : ch);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	781b      	ldrb	r3, [r3, #0]
 8006a2c:	78fa      	ldrb	r2, [r7, #3]
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d902      	bls.n	8006a38 <_proceedByte+0xd0>
 8006a32:	78fb      	ldrb	r3, [r7, #3]
 8006a34:	3b01      	subs	r3, #1
 8006a36:	e000      	b.n	8006a3a <_proceedByte+0xd2>
 8006a38:	78fb      	ldrb	r3, [r7, #3]
 8006a3a:	687a      	ldr	r2, [r7, #4]
 8006a3c:	6093      	str	r3, [r2, #8]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	61bb      	str	r3, [r7, #24]
			FIFO_CLEAN(&self->RX.frame_stream);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	3328      	adds	r3, #40	@ 0x28
 8006a48:	613b      	str	r3, [r7, #16]
	fifo->tail = 0;
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	60da      	str	r2, [r3, #12]
	fifo->head = 0;
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	2200      	movs	r2, #0
 8006a54:	611a      	str	r2, [r3, #16]
}
 8006a56:	bf00      	nop
			M_Assert_WarningSaveCheck((rx_len > FIFO_CAPACITY(&self->RX.frame_stream) || rx_len == 0), M_EMPTY, {
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a5c:	69ba      	ldr	r2, [r7, #24]
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d802      	bhi.n	8006a68 <_proceedByte+0x100>
 8006a62:	69bb      	ldr	r3, [r7, #24]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d102      	bne.n	8006a6e <_proceedByte+0x106>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	220c      	movs	r2, #12
 8006a6c:	731a      	strb	r2, [r3, #12]
			NEXT_STATE(RECEIVE_DATA);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2203      	movs	r2, #3
 8006a72:	731a      	strb	r2, [r3, #12]
		break;}
 8006a74:	e0c1      	b.n	8006bfa <_proceedByte+0x292>

	// ----------------- TWO BYTES LEN -------------------------------------------------------------------------
	case RECEIVE_LEN_LOW: {
		M_Assert_SafeFunctionCall(self->RX.crc, {
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d008      	beq.n	8006a90 <_proceedByte+0x128>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a82:	691b      	ldr	r3, [r3, #16]
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006a88:	6812      	ldr	r2, [r2, #0]
 8006a8a:	78f9      	ldrb	r1, [r7, #3]
 8006a8c:	4610      	mov	r0, r2
 8006a8e:	4798      	blx	r3
				CRC_BYTE(self->RX.crc, ch);
		});

		self->RX.tmpReceiveLen = ch;    // read low byte
 8006a90:	78fa      	ldrb	r2, [r7, #3]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	609a      	str	r2, [r3, #8]
		NEXT_STATE(RECEIVE_LEN_HIGH);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2202      	movs	r2, #2
 8006a9a:	731a      	strb	r2, [r3, #12]
		break;}
 8006a9c:	e0ad      	b.n	8006bfa <_proceedByte+0x292>

	case RECEIVE_LEN_HIGH: {
		M_Assert_SafeFunctionCall(self->RX.crc, {
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d008      	beq.n	8006ab8 <_proceedByte+0x150>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aaa:	691b      	ldr	r3, [r3, #16]
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006ab0:	6812      	ldr	r2, [r2, #0]
 8006ab2:	78f9      	ldrb	r1, [r7, #3]
 8006ab4:	4610      	mov	r0, r2
 8006ab6:	4798      	blx	r3
				CRC_BYTE(self->RX.crc, ch);
		});

		reg rx_len = ((reg)(ch << 8U) | self->RX.tmpReceiveLen) & 0x0000FFFFUL ; // read high byte
 8006ab8:	78fb      	ldrb	r3, [r7, #3]
 8006aba:	021a      	lsls	r2, r3, #8
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	61fb      	str	r3, [r7, #28]
		self->RX.tmpReceiveLen = rx_len = LittleEndianU16(rx_len);
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	817b      	strh	r3, [r7, #10]
 * ********************************************************
 */
STATIC_FORCEINLINE u16 LittleEndianU16(const u16 value)
{
#if defined(__LITTLE_ENDIAN__)
	return value;
 8006acc:	897b      	ldrh	r3, [r7, #10]
 8006ace:	61fb      	str	r3, [r7, #28]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	69fa      	ldr	r2, [r7, #28]
 8006ad4:	609a      	str	r2, [r3, #8]
		FIFO_CLEAN(&self->RX.frame_stream);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	3328      	adds	r3, #40	@ 0x28
 8006ada:	60fb      	str	r3, [r7, #12]
	fifo->tail = 0;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	60da      	str	r2, [r3, #12]
	fifo->head = 0;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	611a      	str	r2, [r3, #16]
}
 8006ae8:	bf00      	nop

		M_Assert_WarningSaveCheck((rx_len > FIFO_CAPACITY(&self->RX.frame_stream) || rx_len == 0), M_EMPTY, {
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aee:	69fa      	ldr	r2, [r7, #28]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d802      	bhi.n	8006afa <_proceedByte+0x192>
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d102      	bne.n	8006b00 <_proceedByte+0x198>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	220c      	movs	r2, #12
 8006afe:	731a      	strb	r2, [r3, #12]
				NEXT_STATE(RECEIVE_ERR);
		}, "No valid receive length");

		NEXT_STATE(RECEIVE_DATA);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2203      	movs	r2, #3
 8006b04:	731a      	strb	r2, [r3, #12]
		break;}
 8006b06:	e078      	b.n	8006bfa <_proceedByte+0x292>

	// ----------------- TWO BYTES LEN -------------------------------------------------------------------------

	case RECEIVE_DATA: {

		ringbuf_putc(&self->RX.frame_stream, ch);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	3328      	adds	r3, #40	@ 0x28
 8006b0c:	78fa      	ldrb	r2, [r7, #3]
 8006b0e:	4611      	mov	r1, r2
 8006b10:	4618      	mov	r0, r3
 8006b12:	f7ff f9c0 	bl	8005e96 <ringbuf_putc>

		if (/*FIFO_LEN(&self->RX.frame_stream)*/self->RX.frame_stream.base.head == self->RX.tmpReceiveLen) {
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d168      	bne.n	8006bf4 <_proceedByte+0x28c>
			if(self->RX.crc) {
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d003      	beq.n	8006b32 <_proceedByte+0x1ca>
				NEXT_STATE(RECEIVE_CRC);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2204      	movs	r2, #4
 8006b2e:	731a      	strb	r2, [r3, #12]
				}

				NEXT_STATE(RECEIVE_OK);
			}
		}
		break;}
 8006b30:	e060      	b.n	8006bf4 <_proceedByte+0x28c>
				const RawPdynamicCallback _callback = self->RX.rx_callback;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b36:	627b      	str	r3, [r7, #36]	@ 0x24
				void* const _ctx = self->RX.rx_ctx;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b3c:	623b      	str	r3, [r7, #32]
				if(_callback) {
 8006b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d006      	beq.n	8006b52 <_proceedByte+0x1ea>
					_callback(&self->RX.frame_stream, _ctx);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8006b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4c:	6a39      	ldr	r1, [r7, #32]
 8006b4e:	4610      	mov	r0, r2
 8006b50:	4798      	blx	r3
				NEXT_STATE(RECEIVE_OK);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	220d      	movs	r2, #13
 8006b56:	731a      	strb	r2, [r3, #12]
		break;}
 8006b58:	e04c      	b.n	8006bf4 <_proceedByte+0x28c>

	case RECEIVE_CRC: {
		u8* const crc_pointer = self->RX.crc_received->crc;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	637b      	str	r3, [r7, #52]	@ 0x34
		u8 crc_counter = self->RX.crc_received->crc_size;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b66:	791b      	ldrb	r3, [r3, #4]
 8006b68:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		*(crc_pointer + crc_counter) = ch;
 8006b6c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006b70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006b72:	4413      	add	r3, r2
 8006b74:	78fa      	ldrb	r2, [r7, #3]
 8006b76:	701a      	strb	r2, [r3, #0]
		++crc_counter;
 8006b78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		self->RX.crc_received->crc_size = crc_counter;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b86:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8006b8a:	711a      	strb	r2, [r3, #4]

		if(crc_counter == self->RX.crc->base.crc_size) {
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b90:	791b      	ldrb	r3, [r3, #4]
 8006b92:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d12e      	bne.n	8006bf8 <_proceedByte+0x290>
			LittleEndianGeneric(crc_pointer, crc_counter);
			crc_from_ringbuf(self->RX.crc, &self->RX.frame_stream);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	3328      	adds	r3, #40	@ 0x28
 8006ba2:	4619      	mov	r1, r3
 8006ba4:	4610      	mov	r0, r2
 8006ba6:	f7fe ff58 	bl	8005a5a <crc_from_ringbuf>

			if(crc_compleate(&self->RX.crc->base, self->RX.crc_received)) {
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bae:	461a      	mov	r2, r3
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bb4:	4619      	mov	r1, r3
 8006bb6:	4610      	mov	r0, r2
 8006bb8:	f7ff fb98 	bl	80062ec <crc_compleate>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d012      	beq.n	8006be8 <_proceedByte+0x280>
				const RawPdynamicCallback _callback = self->RX.rx_callback;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
				void* const _ctx = self->RX.rx_ctx;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bcc:	62bb      	str	r3, [r7, #40]	@ 0x28

				if(_callback) {
 8006bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d006      	beq.n	8006be2 <_proceedByte+0x27a>
					_callback(&self->RX.frame_stream, _ctx);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8006bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bdc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006bde:	4610      	mov	r0, r2
 8006be0:	4798      	blx	r3
				}

				NEXT_STATE(RECEIVE_OK);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	220d      	movs	r2, #13
 8006be6:	731a      	strb	r2, [r3, #12]
			}

			NEXT_STATE(RECEIVE_ERR);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	220c      	movs	r2, #12
 8006bec:	731a      	strb	r2, [r3, #12]
		}
		break;}
 8006bee:	e003      	b.n	8006bf8 <_proceedByte+0x290>

	case RECEIVE_ERR: {
		M_Assert_WarningSaveCheck(M_ALWAYS, M_EMPTY, M_EMPTY, "ERROR PACKET");
		break;}
 8006bf0:	bf00      	nop
 8006bf2:	e002      	b.n	8006bfa <_proceedByte+0x292>
		break;}
 8006bf4:	bf00      	nop
 8006bf6:	e000      	b.n	8006bfa <_proceedByte+0x292>
		break;}
 8006bf8:	bf00      	nop
//--------------------------------------------
#undef RECEIVE_ERR
#undef RECEIVE_OK

#undef NEXT_STATE
}
 8006bfa:	bf00      	nop
 8006bfc:	3738      	adds	r7, #56	@ 0x38
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop

08006c04 <rawParser_dynamic_proceed>:

void rawParser_dynamic_proceed(RawParser_dynamic_t* const self)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b08a      	sub	sp, #40	@ 0x28
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
	_INT_SWITCH(M_Assert_Break((self == NULL), M_EMPTY, return NULL, "No valid input"));

	u8 buffer[10];
	const u8 SB = self->startByte;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	781b      	ldrb	r3, [r3, #0]
 8006c10:	77fb      	strb	r3, [r7, #31]
	bool triggerSB = self->RX.triggerSB;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	791b      	ldrb	r3, [r3, #4]
 8006c16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	while(FIFO_NOT_EMPTY(&self->RX.input_ring)) {
 8006c1a:	e03f      	b.n	8006c9c <rawParser_dynamic_proceed+0x98>
		const reg len = ringbuf_get(&self->RX.input_ring, buffer, sizeof(buffer));
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	3310      	adds	r3, #16
 8006c20:	f107 010c 	add.w	r1, r7, #12
 8006c24:	220a      	movs	r2, #10
 8006c26:	4618      	mov	r0, r3
 8006c28:	f7ff f870 	bl	8005d0c <ringbuf_get>
 8006c2c:	61b8      	str	r0, [r7, #24]

		for(reg i = 0; i != len; ++i) {
 8006c2e:	2300      	movs	r3, #0
 8006c30:	623b      	str	r3, [r7, #32]
 8006c32:	e02f      	b.n	8006c94 <rawParser_dynamic_proceed+0x90>
			const u8 ch = buffer[i];
 8006c34:	f107 020c 	add.w	r2, r7, #12
 8006c38:	6a3b      	ldr	r3, [r7, #32]
 8006c3a:	4413      	add	r3, r2
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	75fb      	strb	r3, [r7, #23]

			if (triggerSB) {
 8006c40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d014      	beq.n	8006c72 <rawParser_dynamic_proceed+0x6e>
				if(SB == ch) { 		//{SB}{SB} -> {SB}
 8006c48:	7ffa      	ldrb	r2, [r7, #31]
 8006c4a:	7dfb      	ldrb	r3, [r7, #23]
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d106      	bne.n	8006c5e <rawParser_dynamic_proceed+0x5a>
					_proceedByte(self, ch, false);
 8006c50:	7dfb      	ldrb	r3, [r7, #23]
 8006c52:	2200      	movs	r2, #0
 8006c54:	4619      	mov	r1, r3
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f7ff fe86 	bl	8006968 <_proceedByte>
 8006c5c:	e005      	b.n	8006c6a <rawParser_dynamic_proceed+0x66>
				} else { 			//{SB}{!SB} -> {SB} and newframe
					_proceedByte(self, ch, true);
 8006c5e:	7dfb      	ldrb	r3, [r7, #23]
 8006c60:	2201      	movs	r2, #1
 8006c62:	4619      	mov	r1, r3
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f7ff fe7f 	bl	8006968 <_proceedByte>
				}
				triggerSB = false;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006c70:	e00d      	b.n	8006c8e <rawParser_dynamic_proceed+0x8a>
			} else if (SB == ch) { 	//{!SB}{SB} -> set flag and skip step
 8006c72:	7ffa      	ldrb	r2, [r7, #31]
 8006c74:	7dfb      	ldrb	r3, [r7, #23]
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d103      	bne.n	8006c82 <rawParser_dynamic_proceed+0x7e>
				triggerSB = true;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006c80:	e005      	b.n	8006c8e <rawParser_dynamic_proceed+0x8a>
			} else { 				//{!SB}{!SB} -> {!SB}
				_proceedByte(self, ch, false);
 8006c82:	7dfb      	ldrb	r3, [r7, #23]
 8006c84:	2200      	movs	r2, #0
 8006c86:	4619      	mov	r1, r3
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f7ff fe6d 	bl	8006968 <_proceedByte>
		for(reg i = 0; i != len; ++i) {
 8006c8e:	6a3b      	ldr	r3, [r7, #32]
 8006c90:	3301      	adds	r3, #1
 8006c92:	623b      	str	r3, [r7, #32]
 8006c94:	6a3a      	ldr	r2, [r7, #32]
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d1cb      	bne.n	8006c34 <rawParser_dynamic_proceed+0x30>
	while(FIFO_NOT_EMPTY(&self->RX.input_ring)) {
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	69da      	ldr	r2, [r3, #28]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6a1b      	ldr	r3, [r3, #32]
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d1b9      	bne.n	8006c1c <rawParser_dynamic_proceed+0x18>
			}
		}
	}

	self->RX.triggerSB = triggerSB;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006cae:	711a      	strb	r2, [r3, #4]
}
 8006cb0:	bf00      	nop
 8006cb2:	3728      	adds	r7, #40	@ 0x28
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}

08006cb8 <_write>:

extern UART_HandleTypeDef huart1;
#define UART_PRINTF	huart1

int _write(int file, char *ptr, int len)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	60f8      	str	r0, [r7, #12]
 8006cc0:	60b9      	str	r1, [r7, #8]
 8006cc2:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&UART_PRINTF, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	b29a      	uxth	r2, r3
 8006cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8006ccc:	68b9      	ldr	r1, [r7, #8]
 8006cce:	4804      	ldr	r0, [pc, #16]	@ (8006ce0 <_write+0x28>)
 8006cd0:	f7fc fd98 	bl	8003804 <HAL_UART_Transmit>
	return len;
 8006cd4:	687b      	ldr	r3, [r7, #4]
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3710      	adds	r7, #16
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}
 8006cde:	bf00      	nop
 8006ce0:	20000268 	.word	0x20000268

08006ce4 <_ZN12Stm32ADC_dma17calculateFinishedEv>:
	};

public:
	Stm32ADC_dma() = default;
	~Stm32ADC_dma();
	inline void calculateFinished() { calculated = true;}
 8006ce4:	b480      	push	{r7}
 8006ce6:	b083      	sub	sp, #12
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	731a      	strb	r2, [r3, #12]
 8006cf2:	bf00      	nop
 8006cf4:	370c      	adds	r7, #12
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bc80      	pop	{r7}
 8006cfa:	4770      	bx	lr

08006cfc <_ZN12Stm32ADC_dma9getObjectEP19__ADC_HandleTypeDef>:

	inline uint32_t getAdc(int i) const {return ma.getOut(i);}
	inline uint8_t getChannels() const { return n_channels; }

	bool proceed(const uint32_t current_time);
	static inline Stm32ADC_dma* const getObject(ADC_HandleTypeDef* const hadc) {
 8006cfc:	b480      	push	{r7}
 8006cfe:	b083      	sub	sp, #12
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
		if(instance->m_hadc == hadc) {
 8006d04:	4b07      	ldr	r3, [pc, #28]	@ (8006d24 <_ZN12Stm32ADC_dma9getObjectEP19__ADC_HandleTypeDef+0x28>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	687a      	ldr	r2, [r7, #4]
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d102      	bne.n	8006d16 <_ZN12Stm32ADC_dma9getObjectEP19__ADC_HandleTypeDef+0x1a>
			return instance;
 8006d10:	4b04      	ldr	r3, [pc, #16]	@ (8006d24 <_ZN12Stm32ADC_dma9getObjectEP19__ADC_HandleTypeDef+0x28>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	e000      	b.n	8006d18 <_ZN12Stm32ADC_dma9getObjectEP19__ADC_HandleTypeDef+0x1c>
		}

		return nullptr;
 8006d16:	2300      	movs	r3, #0
	}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	370c      	adds	r7, #12
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bc80      	pop	{r7}
 8006d20:	4770      	bx	lr
 8006d22:	bf00      	nop
 8006d24:	20000350 	.word	0x20000350

08006d28 <_ZN12Stm32ADC_dma5startEv>:
	// TODO Auto-generated destructor stub
	delete[] adc_values;
}

bool Stm32ADC_dma::start()
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b082      	sub	sp, #8
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
	if(n_channels) {
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	791b      	ldrb	r3, [r3, #4]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d00a      	beq.n	8006d4e <_ZN12Stm32ADC_dma5startEv+0x26>
		HAL_ADC_Start_DMA(m_hadc, (uint32_t*)adc_values, n_channels);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6818      	ldr	r0, [r3, #0]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6899      	ldr	r1, [r3, #8]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	791b      	ldrb	r3, [r3, #4]
 8006d44:	461a      	mov	r2, r3
 8006d46:	f7fa ffb1 	bl	8001cac <HAL_ADC_Start_DMA>
		return true;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e000      	b.n	8006d50 <_ZN12Stm32ADC_dma5startEv+0x28>
	}

	return false;
 8006d4e:	2300      	movs	r3, #0
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3708      	adds	r7, #8
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}

08006d58 <_ZN12Stm32ADC_dma4initERKNS_13Stm32ADC_initE>:

void Stm32ADC_dma::init(const Stm32ADC_init& settings)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b082      	sub	sp, #8
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	6039      	str	r1, [r7, #0]
	m_hadc = settings.hadc;
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	601a      	str	r2, [r3, #0]
	n_channels = settings.hadc->Init.NbrOfConversion;
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	691b      	ldr	r3, [r3, #16]
 8006d70:	b2da      	uxtb	r2, r3
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	711a      	strb	r2, [r3, #4]
	adc_values = new uint16_t[n_channels];
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	791b      	ldrb	r3, [r3, #4]
 8006d7a:	4a13      	ldr	r2, [pc, #76]	@ (8006dc8 <_ZN12Stm32ADC_dma4initERKNS_13Stm32ADC_initE+0x70>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d801      	bhi.n	8006d84 <_ZN12Stm32ADC_dma4initERKNS_13Stm32ADC_initE+0x2c>
 8006d80:	005b      	lsls	r3, r3, #1
 8006d82:	e001      	b.n	8006d88 <_ZN12Stm32ADC_dma4initERKNS_13Stm32ADC_initE+0x30>
 8006d84:	f04f 33ff 	mov.w	r3, #4294967295
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f001 f991 	bl	80080b0 <_Znaj>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	461a      	mov	r2, r3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	609a      	str	r2, [r3, #8]

	Stm32ADC_dma::instance = this;
 8006d96:	4a0d      	ldr	r2, [pc, #52]	@ (8006dcc <_ZN12Stm32ADC_dma4initERKNS_13Stm32ADC_initE+0x74>)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6013      	str	r3, [r2, #0]

	ma.init(settings.filter, 16);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f103 0010 	add.w	r0, r3, #16
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	2210      	movs	r2, #16
 8006da8:	4619      	mov	r1, r3
 8006daa:	f000 f8f3 	bl	8006f94 <_ZN20FP_MovingAverageBase4initEfh>
	ma.allocArrays(n_channels);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f103 0210 	add.w	r2, r3, #16
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	791b      	ldrb	r3, [r3, #4]
 8006db8:	4619      	mov	r1, r3
 8006dba:	4610      	mov	r0, r2
 8006dbc:	f000 f892 	bl	8006ee4 <_ZN21FP_MovingAverageArray11allocArraysEh>
}
 8006dc0:	bf00      	nop
 8006dc2:	3708      	adds	r7, #8
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	3ffffffc 	.word	0x3ffffffc
 8006dcc:	20000350 	.word	0x20000350

08006dd0 <_ZN12Stm32ADC_dma7proceedEm>:

bool Stm32ADC_dma::proceed(const uint32_t current_time)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b082      	sub	sp, #8
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
 8006dd8:	6039      	str	r1, [r7, #0]
	if(calculated) {
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	7b1b      	ldrb	r3, [r3, #12]
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d00d      	beq.n	8006e00 <_ZN12Stm32ADC_dma7proceedEm+0x30>
		ma.proceed(adc_values);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	f103 0210 	add.w	r2, r3, #16
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	4619      	mov	r1, r3
 8006df0:	4610      	mov	r0, r2
 8006df2:	f000 f896 	bl	8006f22 <_ZN21FP_MovingAverageArray7proceedEPt>

//		HAL_ADC_Stop_DMA(m_hadc);
//		HAL_ADC_Start_DMA(m_hadc, (uint32_t*)adc_values, n_channels);
		calculated = false;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	731a      	strb	r2, [r3, #12]

		return true;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e000      	b.n	8006e02 <_ZN12Stm32ADC_dma7proceedEm+0x32>
	}

	return false;
 8006e00:	2300      	movs	r3, #0
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3708      	adds	r7, #8
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}

08006e0a <HAL_ADC_ConvCpltCallback>:




void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006e0a:	b580      	push	{r7, lr}
 8006e0c:	b084      	sub	sp, #16
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	6078      	str	r0, [r7, #4]
	Stm32ADC_dma* const root = Stm32ADC_dma::getObject(hadc);
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f7ff ff72 	bl	8006cfc <_ZN12Stm32ADC_dma9getObjectEP19__ADC_HandleTypeDef>
 8006e18:	60f8      	str	r0, [r7, #12]
	if(root) {
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d002      	beq.n	8006e26 <HAL_ADC_ConvCpltCallback+0x1c>
		root->calculateFinished();
 8006e20:	68f8      	ldr	r0, [r7, #12]
 8006e22:	f7ff ff5f 	bl	8006ce4 <_ZN12Stm32ADC_dma17calculateFinishedEv>
	}
}
 8006e26:	bf00      	nop
 8006e28:	3710      	adds	r7, #16
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}

08006e2e <_ZN20FP_MovingAverageBase11baseProceedEmRmS0_>:
	virtual ~FP_MovingAverageBase() = default;

	bool init(const float alpha, const uint8_t Q);
	bool inline setAlpha(const float alpha) {return init(alpha, m_Q);}

	void inline baseProceed(const uint32_t x, uint32_t& last, uint32_t& last_shifted)
 8006e2e:	b480      	push	{r7}
 8006e30:	b087      	sub	sp, #28
 8006e32:	af00      	add	r7, sp, #0
 8006e34:	60f8      	str	r0, [r7, #12]
 8006e36:	60b9      	str	r1, [r7, #8]
 8006e38:	607a      	str	r2, [r7, #4]
 8006e3a:	603b      	str	r3, [r7, #0]
	{
		const int32_t val = (x - last) * m_alpha_scaled;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	68ba      	ldr	r2, [r7, #8]
 8006e42:	1ad3      	subs	r3, r2, r3
 8006e44:	68fa      	ldr	r2, [r7, #12]
 8006e46:	68d2      	ldr	r2, [r2, #12]
 8006e48:	fb02 f303 	mul.w	r3, r2, r3
 8006e4c:	617b      	str	r3, [r7, #20]
		last_shifted += val >> m_diff_b;
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68fa      	ldr	r2, [r7, #12]
 8006e54:	7992      	ldrb	r2, [r2, #6]
 8006e56:	4611      	mov	r1, r2
 8006e58:	697a      	ldr	r2, [r7, #20]
 8006e5a:	410a      	asrs	r2, r1
 8006e5c:	441a      	add	r2, r3
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	601a      	str	r2, [r3, #0]
		last = last_shifted >> m_N;
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	7952      	ldrb	r2, [r2, #5]
 8006e6a:	fa23 f202 	lsr.w	r2, r3, r2
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	601a      	str	r2, [r3, #0]
	}
 8006e72:	bf00      	nop
 8006e74:	371c      	adds	r7, #28
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bc80      	pop	{r7}
 8006e7a:	4770      	bx	lr

08006e7c <_ZN21FP_MovingAverageArrayD1Ev>:
 *      Author: admin
 */

#include "FPMovingAverageArray.h"

FP_MovingAverageArray::~FP_MovingAverageArray()
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b082      	sub	sp, #8
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	4a0e      	ldr	r2, [pc, #56]	@ (8006ec0 <_ZN21FP_MovingAverageArrayD1Ev+0x44>)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	601a      	str	r2, [r3, #0]
{
	// TODO Auto-generated destructor stub
	delete[] m_y_states;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d004      	beq.n	8006e9c <_ZN21FP_MovingAverageArrayD1Ev+0x20>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	691b      	ldr	r3, [r3, #16]
 8006e96:	4618      	mov	r0, r3
 8006e98:	f001 f8e8 	bl	800806c <_ZdaPv>
	delete[] m_y;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	695b      	ldr	r3, [r3, #20]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d004      	beq.n	8006eae <_ZN21FP_MovingAverageArrayD1Ev+0x32>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	695b      	ldr	r3, [r3, #20]
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	f001 f8df 	bl	800806c <_ZdaPv>
}
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f7fe f94b 	bl	800514c <_ZN20FP_MovingAverageBaseD1Ev>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3708      	adds	r7, #8
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}
 8006ec0:	0800bd20 	.word	0x0800bd20

08006ec4 <_ZN21FP_MovingAverageArrayD0Ev>:
FP_MovingAverageArray::~FP_MovingAverageArray()
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b082      	sub	sp, #8
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
}
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f7ff ffd5 	bl	8006e7c <_ZN21FP_MovingAverageArrayD1Ev>
 8006ed2:	211c      	movs	r1, #28
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f001 f8c7 	bl	8008068 <_ZdlPvj>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	4618      	mov	r0, r3
 8006ede:	3708      	adds	r7, #8
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}

08006ee4 <_ZN21FP_MovingAverageArray11allocArraysEh>:

void FP_MovingAverageArray::allocArrays(const uint8_t n)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b082      	sub	sp, #8
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	460b      	mov	r3, r1
 8006eee:	70fb      	strb	r3, [r7, #3]
	m_y_states = new uint32_t[n];
 8006ef0:	78fb      	ldrb	r3, [r7, #3]
 8006ef2:	009b      	lsls	r3, r3, #2
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f001 f8db 	bl	80080b0 <_Znaj>
 8006efa:	4603      	mov	r3, r0
 8006efc:	461a      	mov	r2, r3
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	611a      	str	r2, [r3, #16]
	m_y = new uint32_t[n];
 8006f02:	78fb      	ldrb	r3, [r7, #3]
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	4618      	mov	r0, r3
 8006f08:	f001 f8d2 	bl	80080b0 <_Znaj>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	461a      	mov	r2, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	615a      	str	r2, [r3, #20]
	m_n = n;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	78fa      	ldrb	r2, [r7, #3]
 8006f18:	761a      	strb	r2, [r3, #24]
}
 8006f1a:	bf00      	nop
 8006f1c:	3708      	adds	r7, #8
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}

08006f22 <_ZN21FP_MovingAverageArray7proceedEPt>:

void FP_MovingAverageArray::proceed(uint16_t* const values)
{
 8006f22:	b580      	push	{r7, lr}
 8006f24:	b086      	sub	sp, #24
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	6078      	str	r0, [r7, #4]
 8006f2a:	6039      	str	r1, [r7, #0]
	uint8_t n = m_n;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	7e1b      	ldrb	r3, [r3, #24]
 8006f30:	75fb      	strb	r3, [r7, #23]
	uint16_t* x_ptr = values;
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	613b      	str	r3, [r7, #16]
	uint32_t* y_ptr = m_y;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	695b      	ldr	r3, [r3, #20]
 8006f3a:	60fb      	str	r3, [r7, #12]
	uint32_t* y_state_ptr = m_y_states;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	691b      	ldr	r3, [r3, #16]
 8006f40:	60bb      	str	r3, [r7, #8]

	while(n) {
 8006f42:	e013      	b.n	8006f6c <_ZN21FP_MovingAverageArray7proceedEPt+0x4a>
		baseProceed(*x_ptr, *y_ptr, *y_state_ptr);
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	881b      	ldrh	r3, [r3, #0]
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	68fa      	ldr	r2, [r7, #12]
 8006f50:	f7ff ff6d 	bl	8006e2e <_ZN20FP_MovingAverageBase11baseProceedEmRmS0_>

		++x_ptr;
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	3302      	adds	r3, #2
 8006f58:	613b      	str	r3, [r7, #16]
		++y_ptr;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	3304      	adds	r3, #4
 8006f5e:	60fb      	str	r3, [r7, #12]
		++y_state_ptr;
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	3304      	adds	r3, #4
 8006f64:	60bb      	str	r3, [r7, #8]
		--n;
 8006f66:	7dfb      	ldrb	r3, [r7, #23]
 8006f68:	3b01      	subs	r3, #1
 8006f6a:	75fb      	strb	r3, [r7, #23]
	while(n) {
 8006f6c:	7dfb      	ldrb	r3, [r7, #23]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d1e8      	bne.n	8006f44 <_ZN21FP_MovingAverageArray7proceedEPt+0x22>
	}
}
 8006f72:	bf00      	nop
 8006f74:	bf00      	nop
 8006f76:	3718      	adds	r7, #24
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}

08006f7c <_ZSt4log2f>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  // DR 568.
  constexpr float
  log2(float __x)
  { return __builtin_log2f(__x); }
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b082      	sub	sp, #8
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f001 f8a9 	bl	80080dc <log2f>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3708      	adds	r7, #8
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <_ZN20FP_MovingAverageBase4initEfh>:
#include "FPMovingAverageBase.h"
#include <cmath>


bool FP_MovingAverageBase::init(const float alpha, const uint8_t Q)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b086      	sub	sp, #24
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	4613      	mov	r3, r2
 8006fa0:	71fb      	strb	r3, [r7, #7]
	const int N = -std::log2(alpha);
 8006fa2:	68b8      	ldr	r0, [r7, #8]
 8006fa4:	f7ff ffea 	bl	8006f7c <_ZSt4log2f>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f7fa f854 	bl	800105c <__aeabi_f2iz>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	617b      	str	r3, [r7, #20]

	if((Q + N) > 32 || N < 0) {
 8006fb8:	79fa      	ldrb	r2, [r7, #7]
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	4413      	add	r3, r2
 8006fbe:	2b20      	cmp	r3, #32
 8006fc0:	dc02      	bgt.n	8006fc8 <_ZN20FP_MovingAverageBase4initEfh+0x34>
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	da01      	bge.n	8006fcc <_ZN20FP_MovingAverageBase4initEfh+0x38>
		return false;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	e025      	b.n	8007018 <_ZN20FP_MovingAverageBase4initEfh+0x84>
	}

	m_N = N;
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	b2da      	uxtb	r2, r3
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	715a      	strb	r2, [r3, #5]
	m_Q = Q;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	79fa      	ldrb	r2, [r7, #7]
 8006fd8:	711a      	strb	r2, [r3, #4]
	m_diff_b = (m_Q - m_N);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	791a      	ldrb	r2, [r3, #4]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	795b      	ldrb	r3, [r3, #5]
 8006fe2:	1ad3      	subs	r3, r2, r3
 8006fe4:	b2da      	uxtb	r2, r3
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	719a      	strb	r2, [r3, #6]
	m_alpha = alpha;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	68ba      	ldr	r2, [r7, #8]
 8006fee:	609a      	str	r2, [r3, #8]
	m_alpha_scaled = static_cast<uint32_t>(static_cast<float>(1 << Q) * alpha);
 8006ff0:	79fb      	ldrb	r3, [r7, #7]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f7f9 fdff 	bl	8000bfc <__aeabi_i2f>
 8006ffe:	4603      	mov	r3, r0
 8007000:	68b9      	ldr	r1, [r7, #8]
 8007002:	4618      	mov	r0, r3
 8007004:	f7f9 fe4e 	bl	8000ca4 <__aeabi_fmul>
 8007008:	4603      	mov	r3, r0
 800700a:	4618      	mov	r0, r3
 800700c:	f7fa f84c 	bl	80010a8 <__aeabi_f2uiz>
 8007010:	4602      	mov	r2, r0
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	60da      	str	r2, [r3, #12]

	return true;
 8007016:	2301      	movs	r3, #1
}
 8007018:	4618      	mov	r0, r3
 800701a:	3718      	adds	r7, #24
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}

08007020 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	6039      	str	r1, [r7, #0]
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	4618      	mov	r0, r3
 800702e:	370c      	adds	r7, #12
 8007030:	46bd      	mov	sp, r7
 8007032:	bc80      	pop	{r7}
 8007034:	4770      	bx	lr
	...

08007038 <_ZN13TimingManager7proceedEv>:
public:
	TimingManager();
	TimingManager(const uint32_t delay);
	~TimingManager();

    static inline void proceed() {
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
        for (TimingManager* const timer : m_timers) {
 800703e:	4b1a      	ldr	r3, [pc, #104]	@ (80070a8 <_ZN13TimingManager7proceedEv+0x70>)
 8007040:	60fb      	str	r3, [r7, #12]
 8007042:	68f8      	ldr	r0, [r7, #12]
 8007044:	f000 f878 	bl	8007138 <_ZNSt6vectorIP13TimingManagerSaIS1_EE5beginEv>
 8007048:	4603      	mov	r3, r0
 800704a:	607b      	str	r3, [r7, #4]
 800704c:	68f8      	ldr	r0, [r7, #12]
 800704e:	f000 f883 	bl	8007158 <_ZNSt6vectorIP13TimingManagerSaIS1_EE3endEv>
 8007052:	4603      	mov	r3, r0
 8007054:	603b      	str	r3, [r7, #0]
 8007056:	e018      	b.n	800708a <_ZN13TimingManager7proceedEv+0x52>
 8007058:	1d3b      	adds	r3, r7, #4
 800705a:	4618      	mov	r0, r3
 800705c:	f000 f8b4 	bl	80071c8 <_ZNK9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEEdeEv>
 8007060:	4603      	mov	r3, r0
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	60bb      	str	r3, [r7, #8]
            if (timer->m_counter) {
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	2b00      	cmp	r3, #0
 800706c:	bf14      	ite	ne
 800706e:	2301      	movne	r3, #1
 8007070:	2300      	moveq	r3, #0
 8007072:	b2db      	uxtb	r3, r3
 8007074:	2b00      	cmp	r3, #0
 8007076:	d004      	beq.n	8007082 <_ZN13TimingManager7proceedEv+0x4a>
                --timer->m_counter;
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	1e5a      	subs	r2, r3, #1
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	601a      	str	r2, [r3, #0]
        for (TimingManager* const timer : m_timers) {
 8007082:	1d3b      	adds	r3, r7, #4
 8007084:	4618      	mov	r0, r3
 8007086:	f000 f890 	bl	80071aa <_ZN9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEEppEv>
 800708a:	463a      	mov	r2, r7
 800708c:	1d3b      	adds	r3, r7, #4
 800708e:	4611      	mov	r1, r2
 8007090:	4618      	mov	r0, r3
 8007092:	f000 f872 	bl	800717a <_ZN9__gnu_cxxneIPP13TimingManagerSt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d1dd      	bne.n	8007058 <_ZN13TimingManager7proceedEv+0x20>
            }
        }
    }
 800709c:	bf00      	nop
 800709e:	bf00      	nop
 80070a0:	3710      	adds	r7, #16
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}
 80070a6:	bf00      	nop
 80070a8:	20000354 	.word	0x20000354

080070ac <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b082      	sub	sp, #8
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f000 f8a2 	bl	80071fe <_ZNSaIP13TimingManagerED1Ev>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	4618      	mov	r0, r3
 80070be:	3708      	adds	r7, #8
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}

080070c4 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b082      	sub	sp, #8
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	4618      	mov	r0, r3
 80070d0:	f000 f885 	bl	80071de <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE12_Vector_implC1Ev>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	4618      	mov	r0, r3
 80070d8:	3708      	adds	r7, #8
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}

080070de <_ZNSt6vectorIP13TimingManagerSaIS1_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 80070de:	b580      	push	{r7, lr}
 80070e0:	b082      	sub	sp, #8
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	4618      	mov	r0, r3
 80070ea:	f7ff ffeb 	bl	80070c4 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EEC1Ev>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4618      	mov	r0, r3
 80070f2:	3708      	adds	r7, #8
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}

080070f8 <_ZN13TimingManagerC1Ev>:
	if (it != m_timers.end()) {
		m_timers.erase(it);
	}
}

TimingManager::TimingManager()
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2200      	movs	r2, #0
 8007104:	601a      	str	r2, [r3, #0]
{
	m_counter = 0;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2200      	movs	r2, #0
 800710a:	601a      	str	r2, [r3, #0]
	m_timers.push_back(this);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	60fb      	str	r3, [r7, #12]
 8007110:	f107 030c 	add.w	r3, r7, #12
 8007114:	4619      	mov	r1, r3
 8007116:	4804      	ldr	r0, [pc, #16]	@ (8007128 <_ZN13TimingManagerC1Ev+0x30>)
 8007118:	f000 f896 	bl	8007248 <_ZNSt6vectorIP13TimingManagerSaIS1_EE9push_backEOS1_>
}
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	4618      	mov	r0, r3
 8007120:	3710      	adds	r7, #16
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
 8007126:	bf00      	nop
 8007128:	20000354 	.word	0x20000354

0800712c <HAL_SYSTICK_Callback>:


//---------------------------- PUT INVOKING THIS FUNCTION TO SysTick() Interrupt!!!------------------------------------------------------------------------------
//---------------------------- file: stm32f1xx_it.c ------------------------------------------------------------------------------
void HAL_SYSTICK_Callback(void)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	af00      	add	r7, sp, #0
	TimingManager::proceed();
 8007130:	f7ff ff82 	bl	8007038 <_ZN13TimingManager7proceedEv>
}
 8007134:	bf00      	nop
 8007136:	bd80      	pop	{r7, pc}

08007138 <_ZNSt6vectorIP13TimingManagerSaIS1_EE5beginEv>:
       *  element in the %vector.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      iterator
      begin() _GLIBCXX_NOEXCEPT
 8007138:	b580      	push	{r7, lr}
 800713a:	b084      	sub	sp, #16
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8007140:	687a      	ldr	r2, [r7, #4]
 8007142:	f107 030c 	add.w	r3, r7, #12
 8007146:	4611      	mov	r1, r2
 8007148:	4618      	mov	r0, r3
 800714a:	f000 f88e 	bl	800726a <_ZN9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEEC1ERKS3_>
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	4618      	mov	r0, r3
 8007152:	3710      	adds	r7, #16
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <_ZNSt6vectorIP13TimingManagerSaIS1_EE3endEv>:
       *  element in the %vector.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      iterator
      end() _GLIBCXX_NOEXCEPT
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	1d1a      	adds	r2, r3, #4
 8007164:	f107 030c 	add.w	r3, r7, #12
 8007168:	4611      	mov	r1, r2
 800716a:	4618      	mov	r0, r3
 800716c:	f000 f87d 	bl	800726a <_ZN9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	4618      	mov	r0, r3
 8007174:	3710      	adds	r7, #16
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}

0800717a <_ZN9__gnu_cxxneIPP13TimingManagerSt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>:
    { return __lhs.base() != __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline bool
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 800717a:	b590      	push	{r4, r7, lr}
 800717c:	b083      	sub	sp, #12
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
 8007182:	6039      	str	r1, [r7, #0]
	       const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() != __rhs.base(); }
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f000 f87f 	bl	8007288 <_ZNK9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEE4baseEv>
 800718a:	4603      	mov	r3, r0
 800718c:	681c      	ldr	r4, [r3, #0]
 800718e:	6838      	ldr	r0, [r7, #0]
 8007190:	f000 f87a 	bl	8007288 <_ZNK9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEE4baseEv>
 8007194:	4603      	mov	r3, r0
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	429c      	cmp	r4, r3
 800719a:	bf14      	ite	ne
 800719c:	2301      	movne	r3, #1
 800719e:	2300      	moveq	r3, #0
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	4618      	mov	r0, r3
 80071a4:	370c      	adds	r7, #12
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd90      	pop	{r4, r7, pc}

080071aa <_ZN9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 80071aa:	b480      	push	{r7}
 80071ac:	b083      	sub	sp, #12
 80071ae:	af00      	add	r7, sp, #0
 80071b0:	6078      	str	r0, [r7, #4]
	++_M_current;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	1d1a      	adds	r2, r3, #4
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	601a      	str	r2, [r3, #0]
	return *this;
 80071bc:	687b      	ldr	r3, [r7, #4]
      }
 80071be:	4618      	mov	r0, r3
 80071c0:	370c      	adds	r7, #12
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bc80      	pop	{r7}
 80071c6:	4770      	bx	lr

080071c8 <_ZNK9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4618      	mov	r0, r3
 80071d6:	370c      	adds	r7, #12
 80071d8:	46bd      	mov	sp, r7
 80071da:	bc80      	pop	{r7}
 80071dc:	4770      	bx	lr

080071de <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80071de:	b580      	push	{r7, lr}
 80071e0:	b082      	sub	sp, #8
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f000 f858 	bl	800729c <_ZNSaIP13TimingManagerEC1Ev>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	4618      	mov	r0, r3
 80071f0:	f000 f860 	bl	80072b4 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	4618      	mov	r0, r3
 80071f8:	3708      	adds	r7, #8
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}

080071fe <_ZNSaIP13TimingManagerED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 80071fe:	b580      	push	{r7, lr}
 8007200:	b082      	sub	sp, #8
 8007202:	af00      	add	r7, sp, #0
 8007204:	6078      	str	r0, [r7, #4]
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f000 f867 	bl	80072da <_ZNSt15__new_allocatorIP13TimingManagerED1Ev>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	4618      	mov	r0, r3
 8007210:	3708      	adds	r7, #8
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}

08007216 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8007216:	b580      	push	{r7, lr}
 8007218:	b082      	sub	sp, #8
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	689a      	ldr	r2, [r3, #8]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	1ad3      	subs	r3, r2, r3
 800722c:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 800722e:	461a      	mov	r2, r3
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f000 f85c 	bl	80072ee <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE13_M_deallocateEPS1_j>
      }
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	4618      	mov	r0, r3
 800723a:	f7ff ff37 	bl	80070ac <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE12_Vector_implD1Ev>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4618      	mov	r0, r3
 8007242:	3708      	adds	r7, #8
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}

08007248 <_ZNSt6vectorIP13TimingManagerSaIS1_EE9push_backEOS1_>:
      }

#if __cplusplus >= 201103L
      _GLIBCXX20_CONSTEXPR
      void
      push_back(value_type&& __x)
 8007248:	b580      	push	{r7, lr}
 800724a:	b082      	sub	sp, #8
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	6039      	str	r1, [r7, #0]
      { emplace_back(std::move(__x)); }
 8007252:	6838      	ldr	r0, [r7, #0]
 8007254:	f000 f85e 	bl	8007314 <_ZSt4moveIRP13TimingManagerEONSt16remove_referenceIT_E4typeEOS4_>
 8007258:	4603      	mov	r3, r0
 800725a:	4619      	mov	r1, r3
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 f863 	bl	8007328 <_ZNSt6vectorIP13TimingManagerSaIS1_EE12emplace_backIJS1_EEEvDpOT_>
 8007262:	bf00      	nop
 8007264:	3708      	adds	r7, #8
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}

0800726a <_ZN9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEEC1ERKS3_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 800726a:	b480      	push	{r7}
 800726c:	b083      	sub	sp, #12
 800726e:	af00      	add	r7, sp, #0
 8007270:	6078      	str	r0, [r7, #4]
 8007272:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	601a      	str	r2, [r3, #0]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4618      	mov	r0, r3
 8007280:	370c      	adds	r7, #12
 8007282:	46bd      	mov	sp, r7
 8007284:	bc80      	pop	{r7}
 8007286:	4770      	bx	lr

08007288 <_ZNK9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8007288:	b480      	push	{r7}
 800728a:	b083      	sub	sp, #12
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	4618      	mov	r0, r3
 8007294:	370c      	adds	r7, #12
 8007296:	46bd      	mov	sp, r7
 8007298:	bc80      	pop	{r7}
 800729a:	4770      	bx	lr

0800729c <_ZNSaIP13TimingManagerEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 800729c:	b580      	push	{r7, lr}
 800729e:	b082      	sub	sp, #8
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 f86d 	bl	8007384 <_ZNSt15__new_allocatorIP13TimingManagerEC1Ev>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	4618      	mov	r0, r3
 80072ae:	3708      	adds	r7, #8
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2200      	movs	r2, #0
 80072c0:	601a      	str	r2, [r3, #0]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	605a      	str	r2, [r3, #4]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	609a      	str	r2, [r3, #8]
	{ }
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	4618      	mov	r0, r3
 80072d2:	370c      	adds	r7, #12
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bc80      	pop	{r7}
 80072d8:	4770      	bx	lr

080072da <_ZNSt15__new_allocatorIP13TimingManagerED1Ev>:
      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	__new_allocator(const __new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80072da:	b480      	push	{r7}
 80072dc:	b083      	sub	sp, #12
 80072de:	af00      	add	r7, sp, #0
 80072e0:	6078      	str	r0, [r7, #4]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	4618      	mov	r0, r3
 80072e6:	370c      	adds	r7, #12
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bc80      	pop	{r7}
 80072ec:	4770      	bx	lr

080072ee <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 80072ee:	b580      	push	{r7, lr}
 80072f0:	b084      	sub	sp, #16
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	60f8      	str	r0, [r7, #12]
 80072f6:	60b9      	str	r1, [r7, #8]
 80072f8:	607a      	str	r2, [r7, #4]
	if (__p)
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d005      	beq.n	800730c <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE13_M_deallocateEPS1_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	687a      	ldr	r2, [r7, #4]
 8007304:	68b9      	ldr	r1, [r7, #8]
 8007306:	4618      	mov	r0, r3
 8007308:	f000 f846 	bl	8007398 <_ZNSt16allocator_traitsISaIP13TimingManagerEE10deallocateERS2_PS1_j>
      }
 800730c:	bf00      	nop
 800730e:	3710      	adds	r7, #16
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <_ZSt4moveIRP13TimingManagerEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	4618      	mov	r0, r3
 8007320:	370c      	adds	r7, #12
 8007322:	46bd      	mov	sp, r7
 8007324:	bc80      	pop	{r7}
 8007326:	4770      	bx	lr

08007328 <_ZNSt6vectorIP13TimingManagerSaIS1_EE12emplace_backIJS1_EEEvDpOT_>:
      _GLIBCXX20_CONSTEXPR
      typename vector<_Tp, _Alloc>::reference
#else
      void
#endif
      vector<_Tp, _Alloc>::
 8007328:	b5b0      	push	{r4, r5, r7, lr}
 800732a:	b082      	sub	sp, #8
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	6039      	str	r1, [r7, #0]
      emplace_back(_Args&&... __args)
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	685a      	ldr	r2, [r3, #4]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	429a      	cmp	r2, r3
 800733c:	d011      	beq.n	8007362 <_ZNSt6vectorIP13TimingManagerSaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x3a>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 800733e:	687c      	ldr	r4, [r7, #4]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	685d      	ldr	r5, [r3, #4]
 8007344:	6838      	ldr	r0, [r7, #0]
 8007346:	f000 f836 	bl	80073b6 <_ZSt7forwardIP13TimingManagerEOT_RNSt16remove_referenceIS2_E4typeE>
 800734a:	4603      	mov	r3, r0
 800734c:	461a      	mov	r2, r3
 800734e:	4629      	mov	r1, r5
 8007350:	4620      	mov	r0, r4
 8007352:	f000 f83a 	bl	80073ca <_ZNSt16allocator_traitsISaIP13TimingManagerEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
				     std::forward<_Args>(__args)...);
	    ++this->_M_impl._M_finish;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	1d1a      	adds	r2, r3, #4
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	605a      	str	r2, [r3, #4]
	else
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
#if __cplusplus > 201402L
	return back();
#endif
      }
 8007360:	e00c      	b.n	800737c <_ZNSt6vectorIP13TimingManagerSaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x54>
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f7ff fef8 	bl	8007158 <_ZNSt6vectorIP13TimingManagerSaIS1_EE3endEv>
 8007368:	4604      	mov	r4, r0
 800736a:	6838      	ldr	r0, [r7, #0]
 800736c:	f000 f823 	bl	80073b6 <_ZSt7forwardIP13TimingManagerEOT_RNSt16remove_referenceIS2_E4typeE>
 8007370:	4603      	mov	r3, r0
 8007372:	461a      	mov	r2, r3
 8007374:	4621      	mov	r1, r4
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 f850 	bl	800741c <_ZNSt6vectorIP13TimingManagerSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
      }
 800737c:	bf00      	nop
 800737e:	3708      	adds	r7, #8
 8007380:	46bd      	mov	sp, r7
 8007382:	bdb0      	pop	{r4, r5, r7, pc}

08007384 <_ZNSt15__new_allocatorIP13TimingManagerEC1Ev>:
      __new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	4618      	mov	r0, r3
 8007390:	370c      	adds	r7, #12
 8007392:	46bd      	mov	sp, r7
 8007394:	bc80      	pop	{r7}
 8007396:	4770      	bx	lr

08007398 <_ZNSt16allocator_traitsISaIP13TimingManagerEE10deallocateERS2_PS1_j>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8007398:	b580      	push	{r7, lr}
 800739a:	b084      	sub	sp, #16
 800739c:	af00      	add	r7, sp, #0
 800739e:	60f8      	str	r0, [r7, #12]
 80073a0:	60b9      	str	r1, [r7, #8]
 80073a2:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80073a4:	687a      	ldr	r2, [r7, #4]
 80073a6:	68b9      	ldr	r1, [r7, #8]
 80073a8:	68f8      	ldr	r0, [r7, #12]
 80073aa:	f000 f8f3 	bl	8007594 <_ZNSt15__new_allocatorIP13TimingManagerE10deallocateEPS1_j>
 80073ae:	bf00      	nop
 80073b0:	3710      	adds	r7, #16
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}

080073b6 <_ZSt7forwardIP13TimingManagerEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80073b6:	b480      	push	{r7}
 80073b8:	b083      	sub	sp, #12
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	4618      	mov	r0, r3
 80073c2:	370c      	adds	r7, #12
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bc80      	pop	{r7}
 80073c8:	4770      	bx	lr

080073ca <_ZNSt16allocator_traitsISaIP13TimingManagerEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
       *  in C++11, C++14 and C++17. Changed in C++20 to call
       *  `std::construct_at(__p, std::forward<_Args>(__args)...)` instead.
      */
      template<typename _Up, typename... _Args>
	static _GLIBCXX20_CONSTEXPR void
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 80073ca:	b580      	push	{r7, lr}
 80073cc:	b084      	sub	sp, #16
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	60f8      	str	r0, [r7, #12]
 80073d2:	60b9      	str	r1, [r7, #8]
 80073d4:	607a      	str	r2, [r7, #4]
		  _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{
#if __cplusplus <= 201703L
	  __a.construct(__p, std::forward<_Args>(__args)...);
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f7ff ffed 	bl	80073b6 <_ZSt7forwardIP13TimingManagerEOT_RNSt16remove_referenceIS2_E4typeE>
 80073dc:	4603      	mov	r3, r0
 80073de:	461a      	mov	r2, r3
 80073e0:	68b9      	ldr	r1, [r7, #8]
 80073e2:	68f8      	ldr	r0, [r7, #12]
 80073e4:	f000 f8fb 	bl	80075de <_ZNSt15__new_allocatorIP13TimingManagerE9constructIS1_JS1_EEEvPT_DpOT0_>
#else
	  std::construct_at(__p, std::forward<_Args>(__args)...);
#endif
	}
 80073e8:	bf00      	nop
 80073ea:	3710      	adds	r7, #16
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <_ZNSt6vectorIP13TimingManagerSaIS1_EE15_S_use_relocateEv>:
      _S_use_relocate()
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b082      	sub	sp, #8
 80073f4:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 80073f6:	4618      	mov	r0, r3
 80073f8:	f000 f805 	bl	8007406 <_ZNSt6vectorIP13TimingManagerSaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 80073fc:	4603      	mov	r3, r0
      }
 80073fe:	4618      	mov	r0, r3
 8007400:	3708      	adds	r7, #8
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}

08007406 <_ZNSt6vectorIP13TimingManagerSaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8007406:	b480      	push	{r7}
 8007408:	b083      	sub	sp, #12
 800740a:	af00      	add	r7, sp, #0
 800740c:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 800740e:	2301      	movs	r3, #1
      }
 8007410:	4618      	mov	r0, r3
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	bc80      	pop	{r7}
 8007418:	4770      	bx	lr
	...

0800741c <_ZNSt6vectorIP13TimingManagerSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      _GLIBCXX20_CONSTEXPR
      void
      vector<_Tp, _Alloc>::
 800741c:	b5b0      	push	{r4, r5, r7, lr}
 800741e:	b08c      	sub	sp, #48	@ 0x30
 8007420:	af00      	add	r7, sp, #0
 8007422:	60f8      	str	r0, [r7, #12]
 8007424:	60b9      	str	r1, [r7, #8]
 8007426:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8007428:	4a59      	ldr	r2, [pc, #356]	@ (8007590 <_ZNSt6vectorIP13TimingManagerSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x174>)
 800742a:	2101      	movs	r1, #1
 800742c:	68f8      	ldr	r0, [r7, #12]
 800742e:	f000 f8ec 	bl	800760a <_ZNKSt6vectorIP13TimingManagerSaIS1_EE12_M_check_lenEjPKc>
 8007432:	62b8      	str	r0, [r7, #40]	@ 0x28
      pointer __old_start = this->_M_impl._M_start;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	627b      	str	r3, [r7, #36]	@ 0x24
      pointer __old_finish = this->_M_impl._M_finish;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	623b      	str	r3, [r7, #32]
      const size_type __elems_before = __position - begin();
 8007440:	68f8      	ldr	r0, [r7, #12]
 8007442:	f7ff fe79 	bl	8007138 <_ZNSt6vectorIP13TimingManagerSaIS1_EE5beginEv>
 8007446:	4603      	mov	r3, r0
 8007448:	617b      	str	r3, [r7, #20]
 800744a:	f107 0214 	add.w	r2, r7, #20
 800744e:	f107 0308 	add.w	r3, r7, #8
 8007452:	4611      	mov	r1, r2
 8007454:	4618      	mov	r0, r3
 8007456:	f000 f8ad 	bl	80075b4 <_ZN9__gnu_cxxmiIPP13TimingManagerSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 800745a:	4603      	mov	r3, r0
 800745c:	61fb      	str	r3, [r7, #28]
      pointer __new_start(this->_M_allocate(__len));
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007462:	4618      	mov	r0, r3
 8007464:	f000 f918 	bl	8007698 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE11_M_allocateEj>
 8007468:	61b8      	str	r0, [r7, #24]
      pointer __new_finish(__new_start);
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 800746e:	68fc      	ldr	r4, [r7, #12]
				   __new_start + __elems_before,
 8007470:	69fb      	ldr	r3, [r7, #28]
 8007472:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 8007474:	69ba      	ldr	r2, [r7, #24]
 8007476:	18d5      	adds	r5, r2, r3
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f7ff ff9c 	bl	80073b6 <_ZSt7forwardIP13TimingManagerEOT_RNSt16remove_referenceIS2_E4typeE>
 800747e:	4603      	mov	r3, r0
 8007480:	461a      	mov	r2, r3
 8007482:	4629      	mov	r1, r5
 8007484:	4620      	mov	r0, r4
 8007486:	f7ff ffa0 	bl	80073ca <_ZNSt16allocator_traitsISaIP13TimingManagerEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 800748a:	2300      	movs	r3, #0
 800748c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 800748e:	f7ff ffaf 	bl	80073f0 <_ZNSt6vectorIP13TimingManagerSaIS1_EE15_S_use_relocateEv>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d027      	beq.n	80074e8 <_ZNSt6vectorIP13TimingManagerSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xcc>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8007498:	f107 0308 	add.w	r3, r7, #8
 800749c:	4618      	mov	r0, r3
 800749e:	f7ff fef3 	bl	8007288 <_ZNK9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEE4baseEv>
 80074a2:	4603      	mov	r3, r0
 80074a4:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	4618      	mov	r0, r3
 80074aa:	f000 f91d 	bl	80076e8 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE19_M_get_Tp_allocatorEv>
 80074ae:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 80074b0:	69ba      	ldr	r2, [r7, #24]
 80074b2:	4621      	mov	r1, r4
 80074b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80074b6:	f000 f903 	bl	80076c0 <_ZNSt6vectorIP13TimingManagerSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 80074ba:	62f8      	str	r0, [r7, #44]	@ 0x2c

	      ++__new_finish;
 80074bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074be:	3304      	adds	r3, #4
 80074c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 80074c2:	f107 0308 	add.w	r3, r7, #8
 80074c6:	4618      	mov	r0, r3
 80074c8:	f7ff fede 	bl	8007288 <_ZNK9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEE4baseEv>
 80074cc:	4603      	mov	r3, r0
 80074ce:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	4618      	mov	r0, r3
 80074d4:	f000 f908 	bl	80076e8 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE19_M_get_Tp_allocatorEv>
 80074d8:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 80074da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074dc:	6a39      	ldr	r1, [r7, #32]
 80074de:	4620      	mov	r0, r4
 80074e0:	f000 f8ee 	bl	80076c0 <_ZNSt6vectorIP13TimingManagerSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 80074e4:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80074e6:	e026      	b.n	8007536 <_ZNSt6vectorIP13TimingManagerSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x11a>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 80074e8:	f107 0308 	add.w	r3, r7, #8
 80074ec:	4618      	mov	r0, r3
 80074ee:	f7ff fecb 	bl	8007288 <_ZNK9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEE4baseEv>
 80074f2:	4603      	mov	r3, r0
 80074f4:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	4618      	mov	r0, r3
 80074fa:	f000 f8f5 	bl	80076e8 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE19_M_get_Tp_allocatorEv>
 80074fe:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8007500:	69ba      	ldr	r2, [r7, #24]
 8007502:	4621      	mov	r1, r4
 8007504:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007506:	f000 f8f9 	bl	80076fc <_ZSt34__uninitialized_move_if_noexcept_aIPP13TimingManagerS2_SaIS1_EET0_T_S5_S4_RT1_>
 800750a:	62f8      	str	r0, [r7, #44]	@ 0x2c

	      ++__new_finish;
 800750c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800750e:	3304      	adds	r3, #4
 8007510:	62fb      	str	r3, [r7, #44]	@ 0x2c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 8007512:	f107 0308 	add.w	r3, r7, #8
 8007516:	4618      	mov	r0, r3
 8007518:	f7ff feb6 	bl	8007288 <_ZNK9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEE4baseEv>
 800751c:	4603      	mov	r3, r0
 800751e:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	4618      	mov	r0, r3
 8007524:	f000 f8e0 	bl	80076e8 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE19_M_get_Tp_allocatorEv>
 8007528:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 800752a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800752c:	6a39      	ldr	r1, [r7, #32]
 800752e:	4620      	mov	r0, r4
 8007530:	f000 f8e4 	bl	80076fc <_ZSt34__uninitialized_move_if_noexcept_aIPP13TimingManagerS2_SaIS1_EET0_T_S5_S4_RT1_>
 8007534:	62f8      	str	r0, [r7, #44]	@ 0x2c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 8007536:	f7ff ff5b 	bl	80073f0 <_ZNSt6vectorIP13TimingManagerSaIS1_EE15_S_use_relocateEv>
 800753a:	4603      	mov	r3, r0
 800753c:	f083 0301 	eor.w	r3, r3, #1
 8007540:	b2db      	uxtb	r3, r3
 8007542:	2b00      	cmp	r3, #0
 8007544:	d009      	beq.n	800755a <_ZNSt6vectorIP13TimingManagerSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x13e>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	4618      	mov	r0, r3
 800754a:	f000 f8cd 	bl	80076e8 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE19_M_get_Tp_allocatorEv>
 800754e:	4603      	mov	r3, r0
 8007550:	461a      	mov	r2, r3
 8007552:	6a39      	ldr	r1, [r7, #32]
 8007554:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007556:	f000 f8ea 	bl	800772e <_ZSt8_DestroyIPP13TimingManagerS1_EvT_S3_RSaIT0_E>
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 800755a:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	689a      	ldr	r2, [r3, #8]
 8007560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007562:	1ad3      	subs	r3, r2, r3
 8007564:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 8007566:	461a      	mov	r2, r3
 8007568:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800756a:	f7ff fec0 	bl	80072ee <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE13_M_deallocateEPS1_j>
      this->_M_impl._M_start = __new_start;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	69ba      	ldr	r2, [r7, #24]
 8007572:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007578:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 800757a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800757c:	009b      	lsls	r3, r3, #2
 800757e:	69ba      	ldr	r2, [r7, #24]
 8007580:	441a      	add	r2, r3
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	609a      	str	r2, [r3, #8]
    }
 8007586:	bf00      	nop
 8007588:	3730      	adds	r7, #48	@ 0x30
 800758a:	46bd      	mov	sp, r7
 800758c:	bdb0      	pop	{r4, r5, r7, pc}
 800758e:	bf00      	nop
 8007590:	0800ad54 	.word	0x0800ad54

08007594 <_ZNSt15__new_allocatorIP13TimingManagerE10deallocateEPS1_j>:
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8007594:	b580      	push	{r7, lr}
 8007596:	b084      	sub	sp, #16
 8007598:	af00      	add	r7, sp, #0
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	009b      	lsls	r3, r3, #2
 80075a4:	4619      	mov	r1, r3
 80075a6:	68b8      	ldr	r0, [r7, #8]
 80075a8:	f000 fd5e 	bl	8008068 <_ZdlPvj>
      }
 80075ac:	bf00      	nop
 80075ae:	3710      	adds	r7, #16
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}

080075b4 <_ZN9__gnu_cxxmiIPP13TimingManagerSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 80075b4:	b590      	push	{r4, r7, lr}
 80075b6:	b083      	sub	sp, #12
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
 80075bc:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f7ff fe62 	bl	8007288 <_ZNK9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEE4baseEv>
 80075c4:	4603      	mov	r3, r0
 80075c6:	681c      	ldr	r4, [r3, #0]
 80075c8:	6838      	ldr	r0, [r7, #0]
 80075ca:	f7ff fe5d 	bl	8007288 <_ZNK9__gnu_cxx17__normal_iteratorIPP13TimingManagerSt6vectorIS2_SaIS2_EEE4baseEv>
 80075ce:	4603      	mov	r3, r0
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	1ae3      	subs	r3, r4, r3
 80075d4:	109b      	asrs	r3, r3, #2
 80075d6:	4618      	mov	r0, r3
 80075d8:	370c      	adds	r7, #12
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd90      	pop	{r4, r7, pc}

080075de <_ZNSt15__new_allocatorIP13TimingManagerE9constructIS1_JS1_EEEvPT_DpOT0_>:
      { return _M_max_size(); }

#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
 80075de:	b590      	push	{r4, r7, lr}
 80075e0:	b085      	sub	sp, #20
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	60f8      	str	r0, [r7, #12]
 80075e6:	60b9      	str	r1, [r7, #8]
 80075e8:	607a      	str	r2, [r7, #4]
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	4619      	mov	r1, r3
 80075ee:	2004      	movs	r0, #4
 80075f0:	f7ff fd16 	bl	8007020 <_ZnwjPv>
 80075f4:	4604      	mov	r4, r0
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f7ff fedd 	bl	80073b6 <_ZSt7forwardIP13TimingManagerEOT_RNSt16remove_referenceIS2_E4typeE>
 80075fc:	4603      	mov	r3, r0
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	6023      	str	r3, [r4, #0]
 8007602:	bf00      	nop
 8007604:	3714      	adds	r7, #20
 8007606:	46bd      	mov	sp, r7
 8007608:	bd90      	pop	{r4, r7, pc}

0800760a <_ZNKSt6vectorIP13TimingManagerSaIS1_EE12_M_check_lenEjPKc>:
#endif

      // Called by _M_fill_insert, _M_insert_aux etc.
      _GLIBCXX20_CONSTEXPR
      size_type
      _M_check_len(size_type __n, const char* __s) const
 800760a:	b590      	push	{r4, r7, lr}
 800760c:	b087      	sub	sp, #28
 800760e:	af00      	add	r7, sp, #0
 8007610:	60f8      	str	r0, [r7, #12]
 8007612:	60b9      	str	r1, [r7, #8]
 8007614:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f000 f8a7 	bl	800776a <_ZNKSt6vectorIP13TimingManagerSaIS1_EE8max_sizeEv>
 800761c:	4604      	mov	r4, r0
 800761e:	68f8      	ldr	r0, [r7, #12]
 8007620:	f000 f8b4 	bl	800778c <_ZNKSt6vectorIP13TimingManagerSaIS1_EE4sizeEv>
 8007624:	4603      	mov	r3, r0
 8007626:	1ae2      	subs	r2, r4, r3
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	429a      	cmp	r2, r3
 800762c:	bf34      	ite	cc
 800762e:	2301      	movcc	r3, #1
 8007630:	2300      	movcs	r3, #0
 8007632:	b2db      	uxtb	r3, r3
 8007634:	2b00      	cmp	r3, #0
 8007636:	d002      	beq.n	800763e <_ZNKSt6vectorIP13TimingManagerSaIS1_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f000 fd41 	bl	80080c0 <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + (std::max)(size(), __n);
 800763e:	68f8      	ldr	r0, [r7, #12]
 8007640:	f000 f8a4 	bl	800778c <_ZNKSt6vectorIP13TimingManagerSaIS1_EE4sizeEv>
 8007644:	4604      	mov	r4, r0
 8007646:	68f8      	ldr	r0, [r7, #12]
 8007648:	f000 f8a0 	bl	800778c <_ZNKSt6vectorIP13TimingManagerSaIS1_EE4sizeEv>
 800764c:	4603      	mov	r3, r0
 800764e:	613b      	str	r3, [r7, #16]
 8007650:	f107 0208 	add.w	r2, r7, #8
 8007654:	f107 0310 	add.w	r3, r7, #16
 8007658:	4611      	mov	r1, r2
 800765a:	4618      	mov	r0, r3
 800765c:	f000 f8a5 	bl	80077aa <_ZSt3maxIjERKT_S2_S2_>
 8007660:	4603      	mov	r3, r0
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4423      	add	r3, r4
 8007666:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8007668:	68f8      	ldr	r0, [r7, #12]
 800766a:	f000 f88f 	bl	800778c <_ZNKSt6vectorIP13TimingManagerSaIS1_EE4sizeEv>
 800766e:	4602      	mov	r2, r0
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	4293      	cmp	r3, r2
 8007674:	d306      	bcc.n	8007684 <_ZNKSt6vectorIP13TimingManagerSaIS1_EE12_M_check_lenEjPKc+0x7a>
 8007676:	68f8      	ldr	r0, [r7, #12]
 8007678:	f000 f877 	bl	800776a <_ZNKSt6vectorIP13TimingManagerSaIS1_EE8max_sizeEv>
 800767c:	4602      	mov	r2, r0
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	4293      	cmp	r3, r2
 8007682:	d904      	bls.n	800768e <_ZNKSt6vectorIP13TimingManagerSaIS1_EE12_M_check_lenEjPKc+0x84>
 8007684:	68f8      	ldr	r0, [r7, #12]
 8007686:	f000 f870 	bl	800776a <_ZNKSt6vectorIP13TimingManagerSaIS1_EE8max_sizeEv>
 800768a:	4603      	mov	r3, r0
 800768c:	e000      	b.n	8007690 <_ZNKSt6vectorIP13TimingManagerSaIS1_EE12_M_check_lenEjPKc+0x86>
 800768e:	697b      	ldr	r3, [r7, #20]
      }
 8007690:	4618      	mov	r0, r3
 8007692:	371c      	adds	r7, #28
 8007694:	46bd      	mov	sp, r7
 8007696:	bd90      	pop	{r4, r7, pc}

08007698 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d006      	beq.n	80076b6 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE11_M_allocateEj+0x1e>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6839      	ldr	r1, [r7, #0]
 80076ac:	4618      	mov	r0, r3
 80076ae:	f000 f88f 	bl	80077d0 <_ZNSt16allocator_traitsISaIP13TimingManagerEE8allocateERS2_j>
 80076b2:	4603      	mov	r3, r0
 80076b4:	e000      	b.n	80076b8 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE11_M_allocateEj+0x20>
 80076b6:	2300      	movs	r3, #0
      }
 80076b8:	4618      	mov	r0, r3
 80076ba:	3708      	adds	r7, #8
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}

080076c0 <_ZNSt6vectorIP13TimingManagerSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 80076c0:	b590      	push	{r4, r7, lr}
 80076c2:	b087      	sub	sp, #28
 80076c4:	af02      	add	r7, sp, #8
 80076c6:	60f8      	str	r0, [r7, #12]
 80076c8:	60b9      	str	r1, [r7, #8]
 80076ca:	607a      	str	r2, [r7, #4]
 80076cc:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 80076ce:	f88d 4000 	strb.w	r4, [sp]
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	68b9      	ldr	r1, [r7, #8]
 80076d8:	68f8      	ldr	r0, [r7, #12]
 80076da:	f000 f888 	bl	80077ee <_ZNSt6vectorIP13TimingManagerSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
 80076de:	4603      	mov	r3, r0
      }
 80076e0:	4618      	mov	r0, r3
 80076e2:	3714      	adds	r7, #20
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd90      	pop	{r4, r7, pc}

080076e8 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	4618      	mov	r0, r3
 80076f4:	370c      	adds	r7, #12
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bc80      	pop	{r7}
 80076fa:	4770      	bx	lr

080076fc <_ZSt34__uninitialized_move_if_noexcept_aIPP13TimingManagerS2_SaIS1_EET0_T_S5_S4_RT1_>:

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 80076fc:	b590      	push	{r4, r7, lr}
 80076fe:	b085      	sub	sp, #20
 8007700:	af00      	add	r7, sp, #0
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	60b9      	str	r1, [r7, #8]
 8007706:	607a      	str	r2, [r7, #4]
 8007708:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 800770a:	68f8      	ldr	r0, [r7, #12]
 800770c:	f000 f881 	bl	8007812 <_ZSt32__make_move_if_noexcept_iteratorIP13TimingManagerSt13move_iteratorIPS1_EET0_PT_>
 8007710:	4604      	mov	r4, r0
 8007712:	68b8      	ldr	r0, [r7, #8]
 8007714:	f000 f87d 	bl	8007812 <_ZSt32__make_move_if_noexcept_iteratorIP13TimingManagerSt13move_iteratorIPS1_EET0_PT_>
 8007718:	4601      	mov	r1, r0
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	4620      	mov	r0, r4
 8007720:	f000 f886 	bl	8007830 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPP13TimingManagerES3_S2_ET0_T_S6_S5_RSaIT1_E>
 8007724:	4603      	mov	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 8007726:	4618      	mov	r0, r3
 8007728:	3714      	adds	r7, #20
 800772a:	46bd      	mov	sp, r7
 800772c:	bd90      	pop	{r4, r7, pc}

0800772e <_ZSt8_DestroyIPP13TimingManagerS1_EvT_S3_RSaIT0_E>:
    }

  template<typename _ForwardIterator, typename _Tp>
    _GLIBCXX20_CONSTEXPR
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 800772e:	b580      	push	{r7, lr}
 8007730:	b084      	sub	sp, #16
 8007732:	af00      	add	r7, sp, #0
 8007734:	60f8      	str	r0, [r7, #12]
 8007736:	60b9      	str	r1, [r7, #8]
 8007738:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 800773a:	68b9      	ldr	r1, [r7, #8]
 800773c:	68f8      	ldr	r0, [r7, #12]
 800773e:	f000 f888 	bl	8007852 <_ZSt8_DestroyIPP13TimingManagerEvT_S3_>
    }
 8007742:	bf00      	nop
 8007744:	3710      	adds	r7, #16
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}

0800774a <_ZSt14__copy_move_a1ILb1EPP13TimingManagerS2_ET1_T0_S4_S3_>:
    __copy_move_a1(_II, _II, _GLIBCXX_STD_C::_Deque_iterator<_Tp, _Tp&, _Tp*>);

  template<bool _IsMove, typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    __copy_move_a1(_II __first, _II __last, _OI __result)
 800774a:	b580      	push	{r7, lr}
 800774c:	b084      	sub	sp, #16
 800774e:	af00      	add	r7, sp, #0
 8007750:	60f8      	str	r0, [r7, #12]
 8007752:	60b9      	str	r1, [r7, #8]
 8007754:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8007756:	687a      	ldr	r2, [r7, #4]
 8007758:	68b9      	ldr	r1, [r7, #8]
 800775a:	68f8      	ldr	r0, [r7, #12]
 800775c:	f000 f886 	bl	800786c <_ZSt14__copy_move_a2ILb1EPP13TimingManagerS2_ET1_T0_S4_S3_>
 8007760:	4603      	mov	r3, r0
 8007762:	4618      	mov	r0, r3
 8007764:	3710      	adds	r7, #16
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}

0800776a <_ZNKSt6vectorIP13TimingManagerSaIS1_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 800776a:	b580      	push	{r7, lr}
 800776c:	b082      	sub	sp, #8
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4618      	mov	r0, r3
 8007776:	f000 f8a3 	bl	80078c0 <_ZNKSt12_Vector_baseIP13TimingManagerSaIS1_EE19_M_get_Tp_allocatorEv>
 800777a:	4603      	mov	r3, r0
 800777c:	4618      	mov	r0, r3
 800777e:	f000 f885 	bl	800788c <_ZNSt6vectorIP13TimingManagerSaIS1_EE11_S_max_sizeERKS2_>
 8007782:	4603      	mov	r3, r0
 8007784:	4618      	mov	r0, r3
 8007786:	3708      	adds	r7, #8
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}

0800778c <_ZNKSt6vectorIP13TimingManagerSaIS1_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	685a      	ldr	r2, [r3, #4]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	1ad3      	subs	r3, r2, r3
 800779e:	109b      	asrs	r3, r3, #2
 80077a0:	4618      	mov	r0, r3
 80077a2:	370c      	adds	r7, #12
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bc80      	pop	{r7}
 80077a8:	4770      	bx	lr

080077aa <_ZSt3maxIjERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 80077aa:	b480      	push	{r7}
 80077ac:	b083      	sub	sp, #12
 80077ae:	af00      	add	r7, sp, #0
 80077b0:	6078      	str	r0, [r7, #4]
 80077b2:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	429a      	cmp	r2, r3
 80077be:	d201      	bcs.n	80077c4 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	e000      	b.n	80077c6 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 80077c4:	687b      	ldr	r3, [r7, #4]
    }
 80077c6:	4618      	mov	r0, r3
 80077c8:	370c      	adds	r7, #12
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bc80      	pop	{r7}
 80077ce:	4770      	bx	lr

080077d0 <_ZNSt16allocator_traitsISaIP13TimingManagerEE8allocateERS2_j>:
      allocate(allocator_type& __a, size_type __n)
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b082      	sub	sp, #8
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 80077da:	2200      	movs	r2, #0
 80077dc:	6839      	ldr	r1, [r7, #0]
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f000 f878 	bl	80078d4 <_ZNSt15__new_allocatorIP13TimingManagerE8allocateEjPKv>
 80077e4:	4603      	mov	r3, r0
 80077e6:	4618      	mov	r0, r3
 80077e8:	3708      	adds	r7, #8
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}

080077ee <_ZNSt6vectorIP13TimingManagerSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 80077ee:	b580      	push	{r7, lr}
 80077f0:	b084      	sub	sp, #16
 80077f2:	af00      	add	r7, sp, #0
 80077f4:	60f8      	str	r0, [r7, #12]
 80077f6:	60b9      	str	r1, [r7, #8]
 80077f8:	607a      	str	r2, [r7, #4]
 80077fa:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	68b9      	ldr	r1, [r7, #8]
 8007802:	68f8      	ldr	r0, [r7, #12]
 8007804:	f000 f88f 	bl	8007926 <_ZSt12__relocate_aIPP13TimingManagerS2_SaIS1_EET0_T_S5_S4_RT1_>
 8007808:	4603      	mov	r3, r0
      }
 800780a:	4618      	mov	r0, r3
 800780c:	3710      	adds	r7, #16
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}

08007812 <_ZSt32__make_move_if_noexcept_iteratorIP13TimingManagerSt13move_iteratorIPS1_EET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = __conditional_t<__move_if_noexcept_cond<_Tp>::value,
		      const _Tp*, move_iterator<_Tp*>>>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 8007812:	b580      	push	{r7, lr}
 8007814:	b084      	sub	sp, #16
 8007816:	af00      	add	r7, sp, #0
 8007818:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 800781a:	f107 030c 	add.w	r3, r7, #12
 800781e:	6879      	ldr	r1, [r7, #4]
 8007820:	4618      	mov	r0, r3
 8007822:	f000 f89d 	bl	8007960 <_ZNSt13move_iteratorIPP13TimingManagerEC1ES2_>
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	4618      	mov	r0, r3
 800782a:	3710      	adds	r7, #16
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}

08007830 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPP13TimingManagerES3_S2_ET0_T_S6_S5_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8007830:	b580      	push	{r7, lr}
 8007832:	b084      	sub	sp, #16
 8007834:	af00      	add	r7, sp, #0
 8007836:	60f8      	str	r0, [r7, #12]
 8007838:	60b9      	str	r1, [r7, #8]
 800783a:	607a      	str	r2, [r7, #4]
 800783c:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	68b9      	ldr	r1, [r7, #8]
 8007842:	68f8      	ldr	r0, [r7, #12]
 8007844:	f000 f89e 	bl	8007984 <_ZSt18uninitialized_copyISt13move_iteratorIPP13TimingManagerES3_ET0_T_S6_S5_>
 8007848:	4603      	mov	r3, r0
    }
 800784a:	4618      	mov	r0, r3
 800784c:	3710      	adds	r7, #16
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}

08007852 <_ZSt8_DestroyIPP13TimingManagerEvT_S3_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8007852:	b580      	push	{r7, lr}
 8007854:	b082      	sub	sp, #8
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
 800785a:	6039      	str	r1, [r7, #0]
#if __cplusplus >= 202002L
      if (std::__is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 800785c:	6839      	ldr	r1, [r7, #0]
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f000 f8a4 	bl	80079ac <_ZNSt12_Destroy_auxILb1EE9__destroyIPP13TimingManagerEEvT_S5_>
    }
 8007864:	bf00      	nop
 8007866:	3708      	adds	r7, #8
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <_ZSt14__copy_move_a2ILb1EPP13TimingManagerS2_ET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800786c:	b580      	push	{r7, lr}
 800786e:	b084      	sub	sp, #16
 8007870:	af00      	add	r7, sp, #0
 8007872:	60f8      	str	r0, [r7, #12]
 8007874:	60b9      	str	r1, [r7, #8]
 8007876:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8007878:	687a      	ldr	r2, [r7, #4]
 800787a:	68b9      	ldr	r1, [r7, #8]
 800787c:	68f8      	ldr	r0, [r7, #12]
 800787e:	f000 f89f 	bl	80079c0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP13TimingManagerEEPT_PKS5_S8_S6_>
 8007882:	4603      	mov	r3, r0
    }
 8007884:	4618      	mov	r0, r3
 8007886:	3710      	adds	r7, #16
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}

0800788c <_ZNSt6vectorIP13TimingManagerSaIS1_EE11_S_max_sizeERKS2_>:
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
      }

      static _GLIBCXX20_CONSTEXPR size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 800788c:	b580      	push	{r7, lr}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 8007894:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 8007898:	60fb      	str	r3, [r7, #12]
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 f8ad 	bl	80079fa <_ZNSt16allocator_traitsISaIP13TimingManagerEE8max_sizeERKS2_>
 80078a0:	4603      	mov	r3, r0
 80078a2:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 80078a4:	f107 0208 	add.w	r2, r7, #8
 80078a8:	f107 030c 	add.w	r3, r7, #12
 80078ac:	4611      	mov	r1, r2
 80078ae:	4618      	mov	r0, r3
 80078b0:	f000 f8af 	bl	8007a12 <_ZSt3minIjERKT_S2_S2_>
 80078b4:	4603      	mov	r3, r0
 80078b6:	681b      	ldr	r3, [r3, #0]
      }
 80078b8:	4618      	mov	r0, r3
 80078ba:	3710      	adds	r7, #16
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}

080078c0 <_ZNKSt12_Vector_baseIP13TimingManagerSaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 80078c0:	b480      	push	{r7}
 80078c2:	b083      	sub	sp, #12
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	4618      	mov	r0, r3
 80078cc:	370c      	adds	r7, #12
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bc80      	pop	{r7}
 80078d2:	4770      	bx	lr

080078d4 <_ZNSt15__new_allocatorIP13TimingManagerE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	60f8      	str	r0, [r7, #12]
 80078dc:	60b9      	str	r1, [r7, #8]
 80078de:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 80078e0:	68f8      	ldr	r0, [r7, #12]
 80078e2:	f000 f8a9 	bl	8007a38 <_ZNKSt15__new_allocatorIP13TimingManagerE11_M_max_sizeEv>
 80078e6:	4602      	mov	r2, r0
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	4293      	cmp	r3, r2
 80078ec:	bf8c      	ite	hi
 80078ee:	2301      	movhi	r3, #1
 80078f0:	2300      	movls	r3, #0
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	bf14      	ite	ne
 80078f8:	2301      	movne	r3, #1
 80078fa:	2300      	moveq	r3, #0
 80078fc:	b2db      	uxtb	r3, r3
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d007      	beq.n	8007912 <_ZNSt15__new_allocatorIP13TimingManagerE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007908:	d301      	bcc.n	800790e <_ZNSt15__new_allocatorIP13TimingManagerE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 800790a:	f000 fbd6 	bl	80080ba <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 800790e:	f000 fbd1 	bl	80080b4 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	009b      	lsls	r3, r3, #2
 8007916:	4618      	mov	r0, r3
 8007918:	f000 fbb9 	bl	800808e <_Znwj>
 800791c:	4603      	mov	r3, r0
      }
 800791e:	4618      	mov	r0, r3
 8007920:	3710      	adds	r7, #16
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}

08007926 <_ZSt12__relocate_aIPP13TimingManagerS2_SaIS1_EET0_T_S5_S4_RT1_>:

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8007926:	b5b0      	push	{r4, r5, r7, lr}
 8007928:	b084      	sub	sp, #16
 800792a:	af00      	add	r7, sp, #0
 800792c:	60f8      	str	r0, [r7, #12]
 800792e:	60b9      	str	r1, [r7, #8]
 8007930:	607a      	str	r2, [r7, #4]
 8007932:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return std::__relocate_a_1(std::__niter_base(__first),
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f000 f88a 	bl	8007a4e <_ZSt12__niter_baseIPP13TimingManagerET_S3_>
 800793a:	4604      	mov	r4, r0
 800793c:	68b8      	ldr	r0, [r7, #8]
 800793e:	f000 f886 	bl	8007a4e <_ZSt12__niter_baseIPP13TimingManagerET_S3_>
 8007942:	4605      	mov	r5, r0
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f000 f882 	bl	8007a4e <_ZSt12__niter_baseIPP13TimingManagerET_S3_>
 800794a:	4602      	mov	r2, r0
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	4629      	mov	r1, r5
 8007950:	4620      	mov	r0, r4
 8007952:	f000 f886 	bl	8007a62 <_ZSt14__relocate_a_1IP13TimingManagerS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E>
 8007956:	4603      	mov	r3, r0
				 std::__niter_base(__last),
				 std::__niter_base(__result), __alloc);
    }
 8007958:	4618      	mov	r0, r3
 800795a:	3710      	adds	r7, #16
 800795c:	46bd      	mov	sp, r7
 800795e:	bdb0      	pop	{r4, r5, r7, pc}

08007960 <_ZNSt13move_iteratorIPP13TimingManagerEC1ES2_>:
      move_iterator(iterator_type __i)
 8007960:	b580      	push	{r7, lr}
 8007962:	b082      	sub	sp, #8
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 800796a:	463b      	mov	r3, r7
 800796c:	4618      	mov	r0, r3
 800796e:	f000 f896 	bl	8007a9e <_ZSt4moveIRPP13TimingManagerEONSt16remove_referenceIT_E4typeEOS5_>
 8007972:	4603      	mov	r3, r0
 8007974:	681a      	ldr	r2, [r3, #0]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	601a      	str	r2, [r3, #0]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	4618      	mov	r0, r3
 800797e:	3708      	adds	r7, #8
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}

08007984 <_ZSt18uninitialized_copyISt13move_iteratorIPP13TimingManagerES3_ET0_T_S6_S5_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8007984:	b580      	push	{r7, lr}
 8007986:	b086      	sub	sp, #24
 8007988:	af00      	add	r7, sp, #0
 800798a:	60f8      	str	r0, [r7, #12]
 800798c:	60b9      	str	r1, [r7, #8]
 800798e:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 8007990:	2301      	movs	r3, #1
 8007992:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 8007994:	2301      	movs	r3, #1
 8007996:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	68b9      	ldr	r1, [r7, #8]
 800799c:	68f8      	ldr	r0, [r7, #12]
 800799e:	f000 f888 	bl	8007ab2 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPP13TimingManagerES5_EET0_T_S8_S7_>
 80079a2:	4603      	mov	r3, r0
    }
 80079a4:	4618      	mov	r0, r3
 80079a6:	3718      	adds	r7, #24
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}

080079ac <_ZNSt12_Destroy_auxILb1EE9__destroyIPP13TimingManagerEEvT_S5_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 80079ac:	b480      	push	{r7}
 80079ae:	b083      	sub	sp, #12
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
 80079b4:	6039      	str	r1, [r7, #0]
 80079b6:	bf00      	nop
 80079b8:	370c      	adds	r7, #12
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bc80      	pop	{r7}
 80079be:	4770      	bx	lr

080079c0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP13TimingManagerEEPT_PKS5_S8_S6_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b086      	sub	sp, #24
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	60b9      	str	r1, [r7, #8]
 80079ca:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80079cc:	68ba      	ldr	r2, [r7, #8]
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	1ad3      	subs	r3, r2, r3
 80079d2:	109b      	asrs	r3, r3, #2
 80079d4:	617b      	str	r3, [r7, #20]
	  if (_Num)
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d006      	beq.n	80079ea <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP13TimingManagerEEPT_PKS5_S8_S6_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	009b      	lsls	r3, r3, #2
 80079e0:	461a      	mov	r2, r3
 80079e2:	68f9      	ldr	r1, [r7, #12]
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f001 fdcd 	bl	8009584 <memmove>
	  return __result + _Num;
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	009b      	lsls	r3, r3, #2
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	4413      	add	r3, r2
	}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3718      	adds	r7, #24
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}

080079fa <_ZNSt16allocator_traitsISaIP13TimingManagerEE8max_sizeERKS2_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 80079fa:	b580      	push	{r7, lr}
 80079fc:	b082      	sub	sp, #8
 80079fe:	af00      	add	r7, sp, #0
 8007a00:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f000 f865 	bl	8007ad2 <_ZNKSt15__new_allocatorIP13TimingManagerE8max_sizeEv>
 8007a08:	4603      	mov	r3, r0
      }
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3708      	adds	r7, #8
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}

08007a12 <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8007a12:	b480      	push	{r7}
 8007a14:	b083      	sub	sp, #12
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	6078      	str	r0, [r7, #4]
 8007a1a:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	429a      	cmp	r2, r3
 8007a26:	d201      	bcs.n	8007a2c <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	e000      	b.n	8007a2e <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8007a2c:	687b      	ldr	r3, [r7, #4]
    }
 8007a2e:	4618      	mov	r0, r3
 8007a30:	370c      	adds	r7, #12
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bc80      	pop	{r7}
 8007a36:	4770      	bx	lr

08007a38 <_ZNKSt15__new_allocatorIP13TimingManagerE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8007a40:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8007a44:	4618      	mov	r0, r3
 8007a46:	370c      	adds	r7, #12
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bc80      	pop	{r7}
 8007a4c:	4770      	bx	lr

08007a4e <_ZSt12__niter_baseIPP13TimingManagerET_S3_>:
    __niter_base(_Iterator __it)
 8007a4e:	b480      	push	{r7}
 8007a50:	b083      	sub	sp, #12
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
    { return __it; }
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	4618      	mov	r0, r3
 8007a5a:	370c      	adds	r7, #12
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bc80      	pop	{r7}
 8007a60:	4770      	bx	lr

08007a62 <_ZSt14__relocate_a_1IP13TimingManagerS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 8007a62:	b580      	push	{r7, lr}
 8007a64:	b086      	sub	sp, #24
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	60f8      	str	r0, [r7, #12]
 8007a6a:	60b9      	str	r1, [r7, #8]
 8007a6c:	607a      	str	r2, [r7, #4]
 8007a6e:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 8007a70:	68ba      	ldr	r2, [r7, #8]
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	1ad3      	subs	r3, r2, r3
 8007a76:	109b      	asrs	r3, r3, #2
 8007a78:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	dd06      	ble.n	8007a8e <_ZSt14__relocate_a_1IP13TimingManagerS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E+0x2c>
	  __builtin_memmove(__result, __first, __count * sizeof(_Tp));
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	009b      	lsls	r3, r3, #2
 8007a84:	461a      	mov	r2, r3
 8007a86:	68f9      	ldr	r1, [r7, #12]
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f001 fd7b 	bl	8009584 <memmove>
      return __result + __count;
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	687a      	ldr	r2, [r7, #4]
 8007a94:	4413      	add	r3, r2
    }
 8007a96:	4618      	mov	r0, r3
 8007a98:	3718      	adds	r7, #24
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}

08007a9e <_ZSt4moveIRPP13TimingManagerEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8007a9e:	b480      	push	{r7}
 8007aa0:	b083      	sub	sp, #12
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	370c      	adds	r7, #12
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bc80      	pop	{r7}
 8007ab0:	4770      	bx	lr

08007ab2 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPP13TimingManagerES5_EET0_T_S8_S7_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8007ab2:	b580      	push	{r7, lr}
 8007ab4:	b084      	sub	sp, #16
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	60f8      	str	r0, [r7, #12]
 8007aba:	60b9      	str	r1, [r7, #8]
 8007abc:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	68b9      	ldr	r1, [r7, #8]
 8007ac2:	68f8      	ldr	r0, [r7, #12]
 8007ac4:	f000 f811 	bl	8007aea <_ZSt4copyISt13move_iteratorIPP13TimingManagerES3_ET0_T_S6_S5_>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	4618      	mov	r0, r3
 8007acc:	3710      	adds	r7, #16
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}

08007ad2 <_ZNKSt15__new_allocatorIP13TimingManagerE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8007ad2:	b580      	push	{r7, lr}
 8007ad4:	b082      	sub	sp, #8
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f7ff ffac 	bl	8007a38 <_ZNKSt15__new_allocatorIP13TimingManagerE11_M_max_sizeEv>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3708      	adds	r7, #8
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}

08007aea <_ZSt4copyISt13move_iteratorIPP13TimingManagerES3_ET0_T_S6_S5_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8007aea:	b590      	push	{r4, r7, lr}
 8007aec:	b085      	sub	sp, #20
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	60f8      	str	r0, [r7, #12]
 8007af2:	60b9      	str	r1, [r7, #8]
 8007af4:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::reference>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8007af6:	68f8      	ldr	r0, [r7, #12]
 8007af8:	f000 f80f 	bl	8007b1a <_ZSt12__miter_baseIPP13TimingManagerEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8007afc:	4604      	mov	r4, r0
 8007afe:	68b8      	ldr	r0, [r7, #8]
 8007b00:	f000 f80b 	bl	8007b1a <_ZSt12__miter_baseIPP13TimingManagerEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8007b04:	4603      	mov	r3, r0
 8007b06:	687a      	ldr	r2, [r7, #4]
 8007b08:	4619      	mov	r1, r3
 8007b0a:	4620      	mov	r0, r4
 8007b0c:	f000 f816 	bl	8007b3c <_ZSt13__copy_move_aILb1EPP13TimingManagerS2_ET1_T0_S4_S3_>
 8007b10:	4603      	mov	r3, r0
    }
 8007b12:	4618      	mov	r0, r3
 8007b14:	3714      	adds	r7, #20
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd90      	pop	{r4, r7, pc}

08007b1a <_ZSt12__miter_baseIPP13TimingManagerEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    };

  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    auto
    __miter_base(move_iterator<_Iterator> __it)
 8007b1a:	b580      	push	{r7, lr}
 8007b1c:	b082      	sub	sp, #8
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 8007b22:	1d3b      	adds	r3, r7, #4
 8007b24:	4618      	mov	r0, r3
 8007b26:	f000 f82c 	bl	8007b82 <_ZNKSt13move_iteratorIPP13TimingManagerE4baseEv>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f000 f833 	bl	8007b98 <_ZSt12__miter_baseIPP13TimingManagerET_S3_>
 8007b32:	4603      	mov	r3, r0
 8007b34:	4618      	mov	r0, r3
 8007b36:	3708      	adds	r7, #8
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}

08007b3c <_ZSt13__copy_move_aILb1EPP13TimingManagerS2_ET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8007b3c:	b5b0      	push	{r4, r5, r7, lr}
 8007b3e:	b084      	sub	sp, #16
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	60f8      	str	r0, [r7, #12]
 8007b44:	60b9      	str	r1, [r7, #8]
 8007b46:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8007b48:	68f8      	ldr	r0, [r7, #12]
 8007b4a:	f7ff ff80 	bl	8007a4e <_ZSt12__niter_baseIPP13TimingManagerET_S3_>
 8007b4e:	4604      	mov	r4, r0
 8007b50:	68b8      	ldr	r0, [r7, #8]
 8007b52:	f7ff ff7c 	bl	8007a4e <_ZSt12__niter_baseIPP13TimingManagerET_S3_>
 8007b56:	4605      	mov	r5, r0
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f7ff ff77 	bl	8007a4e <_ZSt12__niter_baseIPP13TimingManagerET_S3_>
 8007b60:	4603      	mov	r3, r0
 8007b62:	461a      	mov	r2, r3
 8007b64:	4629      	mov	r1, r5
 8007b66:	4620      	mov	r0, r4
 8007b68:	f7ff fdef 	bl	800774a <_ZSt14__copy_move_a1ILb1EPP13TimingManagerS2_ET1_T0_S4_S3_>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	1d3b      	adds	r3, r7, #4
 8007b70:	4611      	mov	r1, r2
 8007b72:	4618      	mov	r0, r3
 8007b74:	f000 f81a 	bl	8007bac <_ZSt12__niter_wrapIPP13TimingManagerET_RKS3_S3_>
 8007b78:	4603      	mov	r3, r0
    }
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3710      	adds	r7, #16
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bdb0      	pop	{r4, r5, r7, pc}

08007b82 <_ZNKSt13move_iteratorIPP13TimingManagerE4baseEv>:
      base() const
 8007b82:	b480      	push	{r7}
 8007b84:	b083      	sub	sp, #12
 8007b86:	af00      	add	r7, sp, #0
 8007b88:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4618      	mov	r0, r3
 8007b90:	370c      	adds	r7, #12
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bc80      	pop	{r7}
 8007b96:	4770      	bx	lr

08007b98 <_ZSt12__miter_baseIPP13TimingManagerET_S3_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8007b98:	b480      	push	{r7}
 8007b9a:	b083      	sub	sp, #12
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
    { return __it; }
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	370c      	adds	r7, #12
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bc80      	pop	{r7}
 8007baa:	4770      	bx	lr

08007bac <_ZSt12__niter_wrapIPP13TimingManagerET_RKS3_S3_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8007bac:	b480      	push	{r7}
 8007bae:	b083      	sub	sp, #12
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
 8007bb4:	6039      	str	r1, [r7, #0]
    { return __res; }
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	4618      	mov	r0, r3
 8007bba:	370c      	adds	r7, #12
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bc80      	pop	{r7}
 8007bc0:	4770      	bx	lr
	...

08007bc4 <_Z41__static_initialization_and_destruction_0ii>:
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b082      	sub	sp, #8
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
 8007bcc:	6039      	str	r1, [r7, #0]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d107      	bne.n	8007be4 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d102      	bne.n	8007be4 <_Z41__static_initialization_and_destruction_0ii+0x20>
std::vector<TimingManager*> TimingManager::m_timers;
 8007bde:	4809      	ldr	r0, [pc, #36]	@ (8007c04 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8007be0:	f7ff fa7d 	bl	80070de <_ZNSt6vectorIP13TimingManagerSaIS1_EEC1Ev>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d107      	bne.n	8007bfa <_Z41__static_initialization_and_destruction_0ii+0x36>
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d102      	bne.n	8007bfa <_Z41__static_initialization_and_destruction_0ii+0x36>
 8007bf4:	4803      	ldr	r0, [pc, #12]	@ (8007c04 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8007bf6:	f000 f807 	bl	8007c08 <_ZNSt6vectorIP13TimingManagerSaIS1_EED1Ev>
}
 8007bfa:	bf00      	nop
 8007bfc:	3708      	adds	r7, #8
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}
 8007c02:	bf00      	nop
 8007c04:	20000354 	.word	0x20000354

08007c08 <_ZNSt6vectorIP13TimingManagerSaIS1_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8007c08:	b5b0      	push	{r4, r5, r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681c      	ldr	r4, [r3, #0]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f7ff fd64 	bl	80076e8 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EE19_M_get_Tp_allocatorEv>
 8007c20:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8007c22:	461a      	mov	r2, r3
 8007c24:	4629      	mov	r1, r5
 8007c26:	4620      	mov	r0, r4
 8007c28:	f7ff fd81 	bl	800772e <_ZSt8_DestroyIPP13TimingManagerS1_EvT_S3_RSaIT0_E>
      }
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f7ff faf1 	bl	8007216 <_ZNSt12_Vector_baseIP13TimingManagerSaIS1_EED1Ev>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	4618      	mov	r0, r3
 8007c38:	3708      	adds	r7, #8
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bdb0      	pop	{r4, r5, r7, pc}

08007c3e <_GLOBAL__sub_I__ZN13TimingManager8m_timersE>:
 8007c3e:	b580      	push	{r7, lr}
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8007c46:	2001      	movs	r0, #1
 8007c48:	f7ff ffbc 	bl	8007bc4 <_Z41__static_initialization_and_destruction_0ii>
 8007c4c:	bd80      	pop	{r7, pc}

08007c4e <_GLOBAL__sub_D__ZN13TimingManager8m_timersE>:
 8007c4e:	b580      	push	{r7, lr}
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8007c56:	2000      	movs	r0, #0
 8007c58:	f7ff ffb4 	bl	8007bc4 <_Z41__static_initialization_and_destruction_0ii>
 8007c5c:	bd80      	pop	{r7, pc}

08007c5e <UART_Init>:
 * @param   -
 * @return  Returns the \link #status_t status\endlink (#STATUS_OK on success).
 *****************************************************************************/

status_t UART_Init(stm32_DMA_uart_t* const self, UART_HandleTypeDef * const huart, const uint32_t rxBufferSize)
{
 8007c5e:	b580      	push	{r7, lr}
 8007c60:	b086      	sub	sp, #24
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	60f8      	str	r0, [r7, #12]
 8007c66:	60b9      	str	r1, [r7, #8]
 8007c68:	607a      	str	r2, [r7, #4]
	if((self == NULL) || (huart == NULL) || (rxBufferSize > 2048U)) {
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d006      	beq.n	8007c7e <UART_Init+0x20>
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d003      	beq.n	8007c7e <UART_Init+0x20>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c7c:	d902      	bls.n	8007c84 <UART_Init+0x26>
		return ERROR_INVALID_ARGUMENT;
 8007c7e:	f06f 0304 	mvn.w	r3, #4
 8007c82:	e045      	b.n	8007d10 <UART_Init+0xb2>
	}

	memset(self, 0, sizeof(stm32_DMA_uart_t));
 8007c84:	222c      	movs	r2, #44	@ 0x2c
 8007c86:	2100      	movs	r1, #0
 8007c88:	68f8      	ldr	r0, [r7, #12]
 8007c8a:	f001 fc95 	bl	80095b8 <memset>
	self->huart = huart;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	68ba      	ldr	r2, [r7, #8]
 8007c92:	601a      	str	r2, [r3, #0]
	self->isTxBusy_ = false;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	2200      	movs	r2, #0
 8007c98:	711a      	strb	r2, [r3, #4]

#ifdef UART_CONTAINER_ENA

	if(pushContainerUartInstance(self) != STATUS_OK) {
 8007c9a:	68f8      	ldr	r0, [r7, #12]
 8007c9c:	f000 f9ce 	bl	800803c <pushContainerUartInstance>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d008      	beq.n	8007cb8 <UART_Init+0x5a>
		self->isTxBusy_ = true;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	711a      	strb	r2, [r3, #4]
		self->RX.rxBufferSize = 0;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	619a      	str	r2, [r3, #24]
		return ERROR_FAIL;
 8007cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8007cb6:	e02b      	b.n	8007d10 <UART_Init+0xb2>
	}

#endif /* UART_CONTAINER_ENA */

	void* const buf1 = malloc(rxBufferSize);
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f000 fbb5 	bl	8008428 <malloc>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	617b      	str	r3, [r7, #20]
	if(buf1 == NULL) {
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d102      	bne.n	8007cce <UART_Init+0x70>
		return ERROR_FAIL;
 8007cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8007ccc:	e020      	b.n	8007d10 <UART_Init+0xb2>
	}
	void* const buf2 = malloc(rxBufferSize);
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f000 fbaa 	bl	8008428 <malloc>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	613b      	str	r3, [r7, #16]
	if(buf2 == NULL) {
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d105      	bne.n	8007cea <UART_Init+0x8c>
		free(buf1);
 8007cde:	6978      	ldr	r0, [r7, #20]
 8007ce0:	f000 fbaa 	bl	8008438 <free>
		return ERROR_FAIL;
 8007ce4:	f04f 33ff 	mov.w	r3, #4294967295
 8007ce8:	e012      	b.n	8007d10 <UART_Init+0xb2>
	}

	self->RX.rxBuffer1 = buf1;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	697a      	ldr	r2, [r7, #20]
 8007cee:	61da      	str	r2, [r3, #28]
	self->RX.rxBuffer2 = buf2;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	693a      	ldr	r2, [r7, #16]
 8007cf4:	621a      	str	r2, [r3, #32]
	self->RX.rxBufferSize = rxBufferSize;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	687a      	ldr	r2, [r7, #4]
 8007cfa:	619a      	str	r2, [r3, #24]

	//HAL_UART_Receive_DMA(huart, self->RX.rxBuffer1, rxBufferSize);
	huart->pRxBuffPtr = self->RX.rxBuffer1;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	69da      	ldr	r2, [r3, #28]
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	629a      	str	r2, [r3, #40]	@ 0x28
	UART_SetRxCallback(self, 0, 0);
 8007d04:	2200      	movs	r2, #0
 8007d06:	2100      	movs	r1, #0
 8007d08:	68f8      	ldr	r0, [r7, #12]
 8007d0a:	f000 f81e 	bl	8007d4a <UART_SetRxCallback>

	return STATUS_OK;
 8007d0e:	2300      	movs	r3, #0
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	3718      	adds	r7, #24
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}

08007d18 <UART_SetTxcallback>:

	return STATUS_OK;
}

status_t UART_SetTxcallback(stm32_DMA_uart_t* const self, const uart_tx_callback_t f, void* const captured)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b085      	sub	sp, #20
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	60f8      	str	r0, [r7, #12]
 8007d20:	60b9      	str	r1, [r7, #8]
 8007d22:	607a      	str	r2, [r7, #4]
	if (self->isTxBusy_) {
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	791b      	ldrb	r3, [r3, #4]
 8007d28:	b2db      	uxtb	r3, r3
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d001      	beq.n	8007d32 <UART_SetTxcallback+0x1a>
		return STATUS_BUSY;
 8007d2e:	2302      	movs	r3, #2
 8007d30:	e006      	b.n	8007d40 <UART_SetTxcallback+0x28>
	}

	self->TX.txCallback_ = f;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	68ba      	ldr	r2, [r7, #8]
 8007d36:	609a      	str	r2, [r3, #8]
	self->TX.txCallbackData_ = captured;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	60da      	str	r2, [r3, #12]

	return STATUS_OK;
 8007d3e:	2300      	movs	r3, #0
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3714      	adds	r7, #20
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bc80      	pop	{r7}
 8007d48:	4770      	bx	lr

08007d4a <UART_SetRxCallback>:


void UART_SetRxCallback(stm32_DMA_uart_t* const self, const uart_rx_callback_t f, void* const captured)
{
 8007d4a:	b580      	push	{r7, lr}
 8007d4c:	b088      	sub	sp, #32
 8007d4e:	af00      	add	r7, sp, #0
 8007d50:	60f8      	str	r0, [r7, #12]
 8007d52:	60b9      	str	r1, [r7, #8]
 8007d54:	607a      	str	r2, [r7, #4]
	UART_HandleTypeDef* const huart = self->huart;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	61fb      	str	r3, [r7, #28]

	self->RX.rxCallback_ = f;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	68ba      	ldr	r2, [r7, #8]
 8007d60:	611a      	str	r2, [r3, #16]
	self->RX.rxCallbackData_ = captured;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	687a      	ldr	r2, [r7, #4]
 8007d66:	615a      	str	r2, [r3, #20]

	/* Start receiving */
	if (f) {
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d015      	beq.n	8007d9a <UART_SetRxCallback+0x50>
		uint8_t* const r_rxBuffer = self->RX.rxBuffer1;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	69db      	ldr	r3, [r3, #28]
 8007d72:	61bb      	str	r3, [r7, #24]
		const uint32_t r_buff_size = self->RX.rxBufferSize;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	699b      	ldr	r3, [r3, #24]
 8007d78:	617b      	str	r3, [r7, #20]

		HAL_UART_Receive_DMA(huart, r_rxBuffer, r_buff_size); // Start receiving via DMA
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	b29b      	uxth	r3, r3
 8007d7e:	461a      	mov	r2, r3
 8007d80:	69b9      	ldr	r1, [r7, #24]
 8007d82:	69f8      	ldr	r0, [r7, #28]
 8007d84:	f7fb fdc1 	bl	800390a <HAL_UART_Receive_DMA>
		__HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);  // Enable serial port idle interrupt
 8007d88:	69fb      	ldr	r3, [r7, #28]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	68da      	ldr	r2, [r3, #12]
 8007d8e:	69fb      	ldr	r3, [r7, #28]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f042 0210 	orr.w	r2, r2, #16
 8007d96:	60da      	str	r2, [r3, #12]
	} else {
		HAL_UART_AbortReceive(huart);
		UART_RXCallback(self);
		__HAL_UART_DISABLE_IT(huart, UART_IT_IDLE);  // Disable serial port idle interrupt
	}
}
 8007d98:	e00d      	b.n	8007db6 <UART_SetRxCallback+0x6c>
		HAL_UART_AbortReceive(huart);
 8007d9a:	69f8      	ldr	r0, [r7, #28]
 8007d9c:	f7fb fdda 	bl	8003954 <HAL_UART_AbortReceive>
		UART_RXCallback(self);
 8007da0:	68f8      	ldr	r0, [r7, #12]
 8007da2:	f000 f82f 	bl	8007e04 <UART_RXCallback>
		__HAL_UART_DISABLE_IT(huart, UART_IT_IDLE);  // Disable serial port idle interrupt
 8007da6:	69fb      	ldr	r3, [r7, #28]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	68da      	ldr	r2, [r3, #12]
 8007dac:	69fb      	ldr	r3, [r7, #28]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f022 0210 	bic.w	r2, r2, #16
 8007db4:	60da      	str	r2, [r3, #12]
}
 8007db6:	bf00      	nop
 8007db8:	3720      	adds	r7, #32
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bd80      	pop	{r7, pc}

08007dbe <USER_UART_IRQHandler>:
* IT Callbacks
 *****************************************************************************/

//general in stm32f1xx_it.c
void USER_UART_IRQHandler(stm32_DMA_uart_t* const self)
{
 8007dbe:	b580      	push	{r7, lr}
 8007dc0:	b084      	sub	sp, #16
 8007dc2:	af00      	add	r7, sp, #0
 8007dc4:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef* const huart = self->huart;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	60fb      	str	r3, [r7, #12]

	if (RESET != __HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE)) {
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f003 0310 	and.w	r3, r3, #16
 8007dd6:	2b10      	cmp	r3, #16
 8007dd8:	d110      	bne.n	8007dfc <USER_UART_IRQHandler+0x3e>
		// On idle interruption
		__HAL_UART_CLEAR_IDLEFLAG(huart); // Clear idle interrupt sign
 8007dda:	2300      	movs	r3, #0
 8007ddc:	60bb      	str	r3, [r7, #8]
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	60bb      	str	r3, [r7, #8]
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	60bb      	str	r3, [r7, #8]
 8007dee:	68bb      	ldr	r3, [r7, #8]
		HAL_UART_AbortReceive(huart);
 8007df0:	68f8      	ldr	r0, [r7, #12]
 8007df2:	f7fb fdaf 	bl	8003954 <HAL_UART_AbortReceive>
		UART_RXCallback(self);
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f000 f804 	bl	8007e04 <UART_RXCallback>
	}
}
 8007dfc:	bf00      	nop
 8007dfe:	3710      	adds	r7, #16
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <UART_RXCallback>:

// rx callback in void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
void UART_RXCallback(stm32_DMA_uart_t* const self)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b08c      	sub	sp, #48	@ 0x30
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef* const huart = self->huart;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint8_t* const r_rxBuffer1 = self->RX.rxBuffer1;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	69db      	ldr	r3, [r3, #28]
 8007e16:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t* const r_rxBuffer2 = self->RX.rxBuffer2;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6a1b      	ldr	r3, [r3, #32]
 8007e1c:	627b      	str	r3, [r7, #36]	@ 0x24
	const uint32_t r_buff_size = self->RX.rxBufferSize;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	699b      	ldr	r3, [r3, #24]
 8007e22:	623b      	str	r3, [r7, #32]

	assert(huart->pRxBuffPtr == r_rxBuffer1 || huart->pRxBuffPtr == r_rxBuffer2);
 8007e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e2a:	429a      	cmp	r2, r3
 8007e2c:	d00b      	beq.n	8007e46 <UART_RXCallback+0x42>
 8007e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d006      	beq.n	8007e46 <UART_RXCallback+0x42>
 8007e38:	4b20      	ldr	r3, [pc, #128]	@ (8007ebc <UART_RXCallback+0xb8>)
 8007e3a:	4a21      	ldr	r2, [pc, #132]	@ (8007ec0 <UART_RXCallback+0xbc>)
 8007e3c:	f44f 7197 	mov.w	r1, #302	@ 0x12e
 8007e40:	4820      	ldr	r0, [pc, #128]	@ (8007ec4 <UART_RXCallback+0xc0>)
 8007e42:	f000 fab7 	bl	80083b4 <__assert_func>

	const uint32_t size = r_buff_size - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	685b      	ldr	r3, [r3, #4]
 8007e4e:	6a3a      	ldr	r2, [r7, #32]
 8007e50:	1ad3      	subs	r3, r2, r3
 8007e52:	61fb      	str	r3, [r7, #28]
	uint8_t* const curr = huart->pRxBuffPtr;
 8007e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e58:	61bb      	str	r3, [r7, #24]
	uint8_t* const next = (huart->pRxBuffPtr == r_rxBuffer1) ? r_rxBuffer2 : r_rxBuffer1;
 8007e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e60:	429a      	cmp	r2, r3
 8007e62:	d101      	bne.n	8007e68 <UART_RXCallback+0x64>
 8007e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e66:	e000      	b.n	8007e6a <UART_RXCallback+0x66>
 8007e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e6a:	617b      	str	r3, [r7, #20]

	const HAL_StatusTypeDef rtn = HAL_UART_Receive_DMA(huart, next, r_buff_size);
 8007e6c:	6a3b      	ldr	r3, [r7, #32]
 8007e6e:	b29b      	uxth	r3, r3
 8007e70:	461a      	mov	r2, r3
 8007e72:	6979      	ldr	r1, [r7, #20]
 8007e74:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007e76:	f7fb fd48 	bl	800390a <HAL_UART_Receive_DMA>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	74fb      	strb	r3, [r7, #19]
	if (rtn != HAL_OK || huart->gState == HAL_UART_STATE_ERROR) {
 8007e7e:	7cfb      	ldrb	r3, [r7, #19]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d105      	bne.n	8007e90 <UART_RXCallback+0x8c>
 8007e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	2be0      	cmp	r3, #224	@ 0xe0
 8007e8e:	d102      	bne.n	8007e96 <UART_RXCallback+0x92>
		UART_ErrorCallback(self);
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f000 f83f 	bl	8007f14 <UART_ErrorCallback>
	}


	void* const captured = self->RX.rxCallbackData_;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	695b      	ldr	r3, [r3, #20]
 8007e9a:	60fb      	str	r3, [r7, #12]
	const uart_rx_callback_t callback = self->RX.rxCallback_;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	691b      	ldr	r3, [r3, #16]
 8007ea0:	60bb      	str	r3, [r7, #8]
	if (callback) {
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d004      	beq.n	8007eb2 <UART_RXCallback+0xae>
		callback(curr, size, captured);
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	68fa      	ldr	r2, [r7, #12]
 8007eac:	69f9      	ldr	r1, [r7, #28]
 8007eae:	69b8      	ldr	r0, [r7, #24]
 8007eb0:	4798      	blx	r3
	}
}
 8007eb2:	bf00      	nop
 8007eb4:	3730      	adds	r7, #48	@ 0x30
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
 8007eba:	bf00      	nop
 8007ebc:	0800ad70 	.word	0x0800ad70
 8007ec0:	0800bd28 	.word	0x0800bd28
 8007ec4:	0800adb8 	.word	0x0800adb8

08007ec8 <UART_TXCallback>:
 *                the configuration information for the specified UART module.
 * @retval None
 */
//tx callback in void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
void UART_TXCallback(stm32_DMA_uart_t* const self)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b086      	sub	sp, #24
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
	void* const captured = self->TX.txCallbackData_;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	68db      	ldr	r3, [r3, #12]
 8007ed4:	617b      	str	r3, [r7, #20]
	const uart_tx_callback_t callback = self->TX.txCallback_;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	689b      	ldr	r3, [r3, #8]
 8007eda:	613b      	str	r3, [r7, #16]
	const status_t status = (self->huart->gState == HAL_UART_STATE_ERROR) ? ERROR_FAIL : STATUS_OK;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ee4:	b2db      	uxtb	r3, r3
 8007ee6:	2be0      	cmp	r3, #224	@ 0xe0
 8007ee8:	d102      	bne.n	8007ef0 <UART_TXCallback+0x28>
 8007eea:	f04f 33ff 	mov.w	r3, #4294967295
 8007eee:	e000      	b.n	8007ef2 <UART_TXCallback+0x2a>
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	73fb      	strb	r3, [r7, #15]
	self->isTxBusy_ = false;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	711a      	strb	r2, [r3, #4]

	if (callback) {
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d005      	beq.n	8007f0c <UART_TXCallback+0x44>
		callback(status, captured);
 8007f00:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	6979      	ldr	r1, [r7, #20]
 8007f08:	4610      	mov	r0, r2
 8007f0a:	4798      	blx	r3
	}
}
 8007f0c:	bf00      	nop
 8007f0e:	3718      	adds	r7, #24
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}

08007f14 <UART_ErrorCallback>:

// error callback in void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
void UART_ErrorCallback(stm32_DMA_uart_t* const self)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b086      	sub	sp, #24
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef* const huart = self->huart;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	613b      	str	r3, [r7, #16]
	status_t status = ERROR_FAIL;
 8007f22:	23ff      	movs	r3, #255	@ 0xff
 8007f24:	75fb      	strb	r3, [r7, #23]

	if (huart->ErrorCode & HAL_UART_ERROR_ORE) {
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f2a:	f003 0308 	and.w	r3, r3, #8
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d002      	beq.n	8007f38 <UART_ErrorCallback+0x24>
		status = ERROR_UART_RX_OVERRUN;
 8007f32:	23b8      	movs	r3, #184	@ 0xb8
 8007f34:	75fb      	strb	r3, [r7, #23]
 8007f36:	e058      	b.n	8007fea <UART_ErrorCallback+0xd6>
	} else if (huart->ErrorCode & HAL_UART_ERROR_FE) {
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f3c:	f003 0304 	and.w	r3, r3, #4
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d002      	beq.n	8007f4a <UART_ErrorCallback+0x36>
		status = ERROR_UART_FRAMING_ERR;
 8007f44:	23b6      	movs	r3, #182	@ 0xb6
 8007f46:	75fb      	strb	r3, [r7, #23]
 8007f48:	e04f      	b.n	8007fea <UART_ErrorCallback+0xd6>
	} else if (huart->ErrorCode & HAL_UART_ERROR_NE) {
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f4e:	f003 0302 	and.w	r3, r3, #2
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d002      	beq.n	8007f5c <UART_ErrorCallback+0x48>
		status = ERROR_UART_RX_NOISE;
 8007f56:	23b7      	movs	r3, #183	@ 0xb7
 8007f58:	75fb      	strb	r3, [r7, #23]
 8007f5a:	e046      	b.n	8007fea <UART_ErrorCallback+0xd6>
	} else if (huart->ErrorCode & HAL_UART_ERROR_DMA) {
 8007f5c:	693b      	ldr	r3, [r7, #16]
 8007f5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f60:	f003 0310 	and.w	r3, r3, #16
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d005      	beq.n	8007f74 <UART_ErrorCallback+0x60>
		self->isTxBusy_ = false;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	711a      	strb	r2, [r3, #4]
		status = ERROR_UART_TX_DMA_ERR;
 8007f6e:	23b5      	movs	r3, #181	@ 0xb5
 8007f70:	75fb      	strb	r3, [r7, #23]
 8007f72:	e03a      	b.n	8007fea <UART_ErrorCallback+0xd6>
	} else if (huart->gState == HAL_UART_STATE_BUSY) {
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	2b24      	cmp	r3, #36	@ 0x24
 8007f7e:	d102      	bne.n	8007f86 <UART_ErrorCallback+0x72>
		status = STATUS_BUSY;
 8007f80:	2302      	movs	r3, #2
 8007f82:	75fb      	strb	r3, [r7, #23]
 8007f84:	e031      	b.n	8007fea <UART_ErrorCallback+0xd6>
	} else if (huart->gState == HAL_UART_STATE_BUSY_RX) {
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f8c:	b2db      	uxtb	r3, r3
 8007f8e:	2b22      	cmp	r3, #34	@ 0x22
 8007f90:	d102      	bne.n	8007f98 <UART_ErrorCallback+0x84>
		status = STATUS_BUSY;
 8007f92:	2302      	movs	r3, #2
 8007f94:	75fb      	strb	r3, [r7, #23]
 8007f96:	e028      	b.n	8007fea <UART_ErrorCallback+0xd6>
	} else if (huart->gState == HAL_UART_STATE_BUSY_TX) {
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f9e:	b2db      	uxtb	r3, r3
 8007fa0:	2b21      	cmp	r3, #33	@ 0x21
 8007fa2:	d102      	bne.n	8007faa <UART_ErrorCallback+0x96>
		status = STATUS_BUSY;
 8007fa4:	2302      	movs	r3, #2
 8007fa6:	75fb      	strb	r3, [r7, #23]
 8007fa8:	e01f      	b.n	8007fea <UART_ErrorCallback+0xd6>
	} else if (huart->gState == HAL_UART_STATE_BUSY_TX_RX) {
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	2b23      	cmp	r3, #35	@ 0x23
 8007fb4:	d102      	bne.n	8007fbc <UART_ErrorCallback+0xa8>
		status = STATUS_BUSY;
 8007fb6:	2302      	movs	r3, #2
 8007fb8:	75fb      	strb	r3, [r7, #23]
 8007fba:	e016      	b.n	8007fea <UART_ErrorCallback+0xd6>
	} else if (huart->gState == HAL_UART_STATE_ERROR) {
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fc2:	b2db      	uxtb	r3, r3
 8007fc4:	2be0      	cmp	r3, #224	@ 0xe0
 8007fc6:	d105      	bne.n	8007fd4 <UART_ErrorCallback+0xc0>
		self->isTxBusy_ = false;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	711a      	strb	r2, [r3, #4]
		status = ERROR_FAIL;
 8007fce:	23ff      	movs	r3, #255	@ 0xff
 8007fd0:	75fb      	strb	r3, [r7, #23]
 8007fd2:	e00a      	b.n	8007fea <UART_ErrorCallback+0xd6>
	} else if (huart->gState == HAL_UART_STATE_TIMEOUT) {
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	2ba0      	cmp	r3, #160	@ 0xa0
 8007fde:	d104      	bne.n	8007fea <UART_ErrorCallback+0xd6>
		self->isTxBusy_ = false;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	711a      	strb	r2, [r3, #4]
		status = ERROR_TIMEOUT;
 8007fe6:	23fa      	movs	r3, #250	@ 0xfa
 8007fe8:	75fb      	strb	r3, [r7, #23]
	}

	void* const captured = self->Error.errorCallbackData_;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fee:	60fb      	str	r3, [r7, #12]
	const uart_error_callback_t callback = self->Error.errorCallback;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ff4:	60bb      	str	r3, [r7, #8]
	if (callback) {
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d005      	beq.n	8008008 <UART_ErrorCallback+0xf4>
		callback(status, captured);
 8007ffc:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	68f9      	ldr	r1, [r7, #12]
 8008004:	4610      	mov	r0, r2
 8008006:	4798      	blx	r3
	}
}
 8008008:	bf00      	nop
 800800a:	3718      	adds	r7, #24
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <getContainerUartInstance>:
	m_instance_counter = 0;
#endif /* (UART_CONTAINER_COUNT > 1) */
}

stm32_DMA_uart_t* const getContainerUartInstance(UART_HandleTypeDef* const huart)
{
 8008010:	b480      	push	{r7}
 8008012:	b085      	sub	sp, #20
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
#if (UART_CONTAINER_COUNT == 1)

	stm32_DMA_uart_t* const r_inst = m_instances[0];
 8008018:	4b07      	ldr	r3, [pc, #28]	@ (8008038 <getContainerUartInstance+0x28>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	60fb      	str	r3, [r7, #12]
	if(r_inst->huart == huart) {
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	429a      	cmp	r2, r3
 8008026:	d101      	bne.n	800802c <getContainerUartInstance+0x1c>
		return r_inst;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	e000      	b.n	800802e <getContainerUartInstance+0x1e>
			return r_inst;
		}
	}
#endif /* (UART_CONTAINER_COUNT == 1) */

	return NULL;
 800802c:	2300      	movs	r3, #0
}
 800802e:	4618      	mov	r0, r3
 8008030:	3714      	adds	r7, #20
 8008032:	46bd      	mov	sp, r7
 8008034:	bc80      	pop	{r7}
 8008036:	4770      	bx	lr
 8008038:	20000360 	.word	0x20000360

0800803c <pushContainerUartInstance>:

status_t pushContainerUartInstance(stm32_DMA_uart_t* const inst)
{
 800803c:	b480      	push	{r7}
 800803e:	b083      	sub	sp, #12
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
#if (UART_CONTAINER_COUNT == 1)
	if(inst == NULL) {
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d102      	bne.n	8008050 <pushContainerUartInstance+0x14>
		return ERROR_FAIL;
 800804a:	f04f 33ff 	mov.w	r3, #4294967295
 800804e:	e003      	b.n	8008058 <pushContainerUartInstance+0x1c>
	}

	m_instances[0] = inst;
 8008050:	4a04      	ldr	r2, [pc, #16]	@ (8008064 <pushContainerUartInstance+0x28>)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6013      	str	r3, [r2, #0]
	}
	m_instances[m_instance_counter] = inst;
	++m_instance_counter;
#endif /* (UART_CONTAINER_COUNT == 1) */

	return STATUS_OK;
 8008056:	2300      	movs	r3, #0
}
 8008058:	4618      	mov	r0, r3
 800805a:	370c      	adds	r7, #12
 800805c:	46bd      	mov	sp, r7
 800805e:	bc80      	pop	{r7}
 8008060:	4770      	bx	lr
 8008062:	bf00      	nop
 8008064:	20000360 	.word	0x20000360

08008068 <_ZdlPvj>:
 8008068:	f000 b82d 	b.w	80080c6 <_ZdlPv>

0800806c <_ZdaPv>:
 800806c:	f000 b82b 	b.w	80080c6 <_ZdlPv>

08008070 <__cxa_guard_acquire>:
 8008070:	6802      	ldr	r2, [r0, #0]
 8008072:	4603      	mov	r3, r0
 8008074:	07d2      	lsls	r2, r2, #31
 8008076:	d405      	bmi.n	8008084 <__cxa_guard_acquire+0x14>
 8008078:	7842      	ldrb	r2, [r0, #1]
 800807a:	b102      	cbz	r2, 800807e <__cxa_guard_acquire+0xe>
 800807c:	deff      	udf	#255	@ 0xff
 800807e:	2001      	movs	r0, #1
 8008080:	7058      	strb	r0, [r3, #1]
 8008082:	4770      	bx	lr
 8008084:	2000      	movs	r0, #0
 8008086:	4770      	bx	lr

08008088 <__cxa_guard_release>:
 8008088:	2301      	movs	r3, #1
 800808a:	6003      	str	r3, [r0, #0]
 800808c:	4770      	bx	lr

0800808e <_Znwj>:
 800808e:	2801      	cmp	r0, #1
 8008090:	bf38      	it	cc
 8008092:	2001      	movcc	r0, #1
 8008094:	b510      	push	{r4, lr}
 8008096:	4604      	mov	r4, r0
 8008098:	4620      	mov	r0, r4
 800809a:	f000 f9c5 	bl	8008428 <malloc>
 800809e:	b100      	cbz	r0, 80080a2 <_Znwj+0x14>
 80080a0:	bd10      	pop	{r4, pc}
 80080a2:	f000 f813 	bl	80080cc <_ZSt15get_new_handlerv>
 80080a6:	b908      	cbnz	r0, 80080ac <_Znwj+0x1e>
 80080a8:	f000 f97c 	bl	80083a4 <abort>
 80080ac:	4780      	blx	r0
 80080ae:	e7f3      	b.n	8008098 <_Znwj+0xa>

080080b0 <_Znaj>:
 80080b0:	f7ff bfed 	b.w	800808e <_Znwj>

080080b4 <_ZSt17__throw_bad_allocv>:
 80080b4:	b508      	push	{r3, lr}
 80080b6:	f000 f975 	bl	80083a4 <abort>

080080ba <_ZSt28__throw_bad_array_new_lengthv>:
 80080ba:	b508      	push	{r3, lr}
 80080bc:	f000 f972 	bl	80083a4 <abort>

080080c0 <_ZSt20__throw_length_errorPKc>:
 80080c0:	b508      	push	{r3, lr}
 80080c2:	f000 f96f 	bl	80083a4 <abort>

080080c6 <_ZdlPv>:
 80080c6:	f000 b9b7 	b.w	8008438 <free>
	...

080080cc <_ZSt15get_new_handlerv>:
 80080cc:	4b02      	ldr	r3, [pc, #8]	@ (80080d8 <_ZSt15get_new_handlerv+0xc>)
 80080ce:	6818      	ldr	r0, [r3, #0]
 80080d0:	f3bf 8f5b 	dmb	ish
 80080d4:	4770      	bx	lr
 80080d6:	bf00      	nop
 80080d8:	20000364 	.word	0x20000364

080080dc <log2f>:
 80080dc:	b508      	push	{r3, lr}
 80080de:	f000 f807 	bl	80080f0 <logf>
 80080e2:	4902      	ldr	r1, [pc, #8]	@ (80080ec <log2f+0x10>)
 80080e4:	f7f8 fe92 	bl	8000e0c <__aeabi_fdiv>
 80080e8:	bd08      	pop	{r3, pc}
 80080ea:	bf00      	nop
 80080ec:	3f317218 	.word	0x3f317218

080080f0 <logf>:
 80080f0:	b538      	push	{r3, r4, r5, lr}
 80080f2:	4604      	mov	r4, r0
 80080f4:	f000 f828 	bl	8008148 <__ieee754_logf>
 80080f8:	4621      	mov	r1, r4
 80080fa:	4605      	mov	r5, r0
 80080fc:	4620      	mov	r0, r4
 80080fe:	f7f8 ff97 	bl	8001030 <__aeabi_fcmpun>
 8008102:	b970      	cbnz	r0, 8008122 <logf+0x32>
 8008104:	2100      	movs	r1, #0
 8008106:	4620      	mov	r0, r4
 8008108:	f7f8 ff88 	bl	800101c <__aeabi_fcmpgt>
 800810c:	b948      	cbnz	r0, 8008122 <logf+0x32>
 800810e:	2100      	movs	r1, #0
 8008110:	4620      	mov	r0, r4
 8008112:	f7f8 ff5b 	bl	8000fcc <__aeabi_fcmpeq>
 8008116:	b130      	cbz	r0, 8008126 <logf+0x36>
 8008118:	f001 faf4 	bl	8009704 <__errno>
 800811c:	2322      	movs	r3, #34	@ 0x22
 800811e:	4d06      	ldr	r5, [pc, #24]	@ (8008138 <logf+0x48>)
 8008120:	6003      	str	r3, [r0, #0]
 8008122:	4628      	mov	r0, r5
 8008124:	bd38      	pop	{r3, r4, r5, pc}
 8008126:	f001 faed 	bl	8009704 <__errno>
 800812a:	2321      	movs	r3, #33	@ 0x21
 800812c:	6003      	str	r3, [r0, #0]
 800812e:	4803      	ldr	r0, [pc, #12]	@ (800813c <logf+0x4c>)
 8008130:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008134:	f000 b804 	b.w	8008140 <nanf>
 8008138:	ff800000 	.word	0xff800000
 800813c:	0800bd73 	.word	0x0800bd73

08008140 <nanf>:
 8008140:	4800      	ldr	r0, [pc, #0]	@ (8008144 <nanf+0x4>)
 8008142:	4770      	bx	lr
 8008144:	7fc00000 	.word	0x7fc00000

08008148 <__ieee754_logf>:
 8008148:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800814c:	4601      	mov	r1, r0
 800814e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008152:	d106      	bne.n	8008162 <__ieee754_logf+0x1a>
 8008154:	2100      	movs	r1, #0
 8008156:	f04f 404c 	mov.w	r0, #3422552064	@ 0xcc000000
 800815a:	f7f8 fe57 	bl	8000e0c <__aeabi_fdiv>
 800815e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008162:	2800      	cmp	r0, #0
 8008164:	4604      	mov	r4, r0
 8008166:	da03      	bge.n	8008170 <__ieee754_logf+0x28>
 8008168:	f7f8 fc92 	bl	8000a90 <__aeabi_fsub>
 800816c:	2100      	movs	r1, #0
 800816e:	e7f4      	b.n	800815a <__ieee754_logf+0x12>
 8008170:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8008174:	db02      	blt.n	800817c <__ieee754_logf+0x34>
 8008176:	f7f8 fc8d 	bl	8000a94 <__addsf3>
 800817a:	e7f0      	b.n	800815e <__ieee754_logf+0x16>
 800817c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8008180:	da35      	bge.n	80081ee <__ieee754_logf+0xa6>
 8008182:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8008186:	f7f8 fd8d 	bl	8000ca4 <__aeabi_fmul>
 800818a:	f06f 0318 	mvn.w	r3, #24
 800818e:	4604      	mov	r4, r0
 8008190:	15e7      	asrs	r7, r4, #23
 8008192:	3f7f      	subs	r7, #127	@ 0x7f
 8008194:	441f      	add	r7, r3
 8008196:	4b76      	ldr	r3, [pc, #472]	@ (8008370 <__ieee754_logf+0x228>)
 8008198:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800819c:	4423      	add	r3, r4
 800819e:	f403 0000 	and.w	r0, r3, #8388608	@ 0x800000
 80081a2:	f080 507e 	eor.w	r0, r0, #1065353216	@ 0x3f800000
 80081a6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80081aa:	4320      	orrs	r0, r4
 80081ac:	eb07 57d3 	add.w	r7, r7, r3, lsr #23
 80081b0:	f7f8 fc6e 	bl	8000a90 <__aeabi_fsub>
 80081b4:	4b6f      	ldr	r3, [pc, #444]	@ (8008374 <__ieee754_logf+0x22c>)
 80081b6:	f104 020f 	add.w	r2, r4, #15
 80081ba:	4013      	ands	r3, r2
 80081bc:	4606      	mov	r6, r0
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d143      	bne.n	800824a <__ieee754_logf+0x102>
 80081c2:	2100      	movs	r1, #0
 80081c4:	f7f8 ff02 	bl	8000fcc <__aeabi_fcmpeq>
 80081c8:	b198      	cbz	r0, 80081f2 <__ieee754_logf+0xaa>
 80081ca:	2f00      	cmp	r7, #0
 80081cc:	f000 80cd 	beq.w	800836a <__ieee754_logf+0x222>
 80081d0:	4638      	mov	r0, r7
 80081d2:	f7f8 fd13 	bl	8000bfc <__aeabi_i2f>
 80081d6:	4968      	ldr	r1, [pc, #416]	@ (8008378 <__ieee754_logf+0x230>)
 80081d8:	4605      	mov	r5, r0
 80081da:	f7f8 fd63 	bl	8000ca4 <__aeabi_fmul>
 80081de:	4967      	ldr	r1, [pc, #412]	@ (800837c <__ieee754_logf+0x234>)
 80081e0:	4604      	mov	r4, r0
 80081e2:	4628      	mov	r0, r5
 80081e4:	f7f8 fd5e 	bl	8000ca4 <__aeabi_fmul>
 80081e8:	4601      	mov	r1, r0
 80081ea:	4620      	mov	r0, r4
 80081ec:	e7c3      	b.n	8008176 <__ieee754_logf+0x2e>
 80081ee:	2300      	movs	r3, #0
 80081f0:	e7ce      	b.n	8008190 <__ieee754_logf+0x48>
 80081f2:	4963      	ldr	r1, [pc, #396]	@ (8008380 <__ieee754_logf+0x238>)
 80081f4:	4630      	mov	r0, r6
 80081f6:	f7f8 fd55 	bl	8000ca4 <__aeabi_fmul>
 80081fa:	4601      	mov	r1, r0
 80081fc:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8008200:	f7f8 fc46 	bl	8000a90 <__aeabi_fsub>
 8008204:	4631      	mov	r1, r6
 8008206:	4604      	mov	r4, r0
 8008208:	4630      	mov	r0, r6
 800820a:	f7f8 fd4b 	bl	8000ca4 <__aeabi_fmul>
 800820e:	4601      	mov	r1, r0
 8008210:	4620      	mov	r0, r4
 8008212:	f7f8 fd47 	bl	8000ca4 <__aeabi_fmul>
 8008216:	4604      	mov	r4, r0
 8008218:	b90f      	cbnz	r7, 800821e <__ieee754_logf+0xd6>
 800821a:	4621      	mov	r1, r4
 800821c:	e078      	b.n	8008310 <__ieee754_logf+0x1c8>
 800821e:	4638      	mov	r0, r7
 8008220:	f7f8 fcec 	bl	8000bfc <__aeabi_i2f>
 8008224:	4954      	ldr	r1, [pc, #336]	@ (8008378 <__ieee754_logf+0x230>)
 8008226:	4607      	mov	r7, r0
 8008228:	f7f8 fd3c 	bl	8000ca4 <__aeabi_fmul>
 800822c:	4605      	mov	r5, r0
 800822e:	4638      	mov	r0, r7
 8008230:	4952      	ldr	r1, [pc, #328]	@ (800837c <__ieee754_logf+0x234>)
 8008232:	f7f8 fd37 	bl	8000ca4 <__aeabi_fmul>
 8008236:	4601      	mov	r1, r0
 8008238:	4620      	mov	r0, r4
 800823a:	f7f8 fc29 	bl	8000a90 <__aeabi_fsub>
 800823e:	4631      	mov	r1, r6
 8008240:	f7f8 fc26 	bl	8000a90 <__aeabi_fsub>
 8008244:	4601      	mov	r1, r0
 8008246:	4628      	mov	r0, r5
 8008248:	e079      	b.n	800833e <__ieee754_logf+0x1f6>
 800824a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800824e:	f7f8 fc21 	bl	8000a94 <__addsf3>
 8008252:	4601      	mov	r1, r0
 8008254:	4630      	mov	r0, r6
 8008256:	f7f8 fdd9 	bl	8000e0c <__aeabi_fdiv>
 800825a:	4681      	mov	r9, r0
 800825c:	4638      	mov	r0, r7
 800825e:	f7f8 fccd 	bl	8000bfc <__aeabi_i2f>
 8008262:	4649      	mov	r1, r9
 8008264:	4680      	mov	r8, r0
 8008266:	4648      	mov	r0, r9
 8008268:	f7f8 fd1c 	bl	8000ca4 <__aeabi_fmul>
 800826c:	4601      	mov	r1, r0
 800826e:	4682      	mov	sl, r0
 8008270:	f7f8 fd18 	bl	8000ca4 <__aeabi_fmul>
 8008274:	4605      	mov	r5, r0
 8008276:	4943      	ldr	r1, [pc, #268]	@ (8008384 <__ieee754_logf+0x23c>)
 8008278:	f7f8 fd14 	bl	8000ca4 <__aeabi_fmul>
 800827c:	4942      	ldr	r1, [pc, #264]	@ (8008388 <__ieee754_logf+0x240>)
 800827e:	f7f8 fc09 	bl	8000a94 <__addsf3>
 8008282:	4629      	mov	r1, r5
 8008284:	f7f8 fd0e 	bl	8000ca4 <__aeabi_fmul>
 8008288:	4940      	ldr	r1, [pc, #256]	@ (800838c <__ieee754_logf+0x244>)
 800828a:	f7f8 fc03 	bl	8000a94 <__addsf3>
 800828e:	4629      	mov	r1, r5
 8008290:	f7f8 fd08 	bl	8000ca4 <__aeabi_fmul>
 8008294:	493e      	ldr	r1, [pc, #248]	@ (8008390 <__ieee754_logf+0x248>)
 8008296:	f7f8 fbfd 	bl	8000a94 <__addsf3>
 800829a:	4651      	mov	r1, sl
 800829c:	f7f8 fd02 	bl	8000ca4 <__aeabi_fmul>
 80082a0:	493c      	ldr	r1, [pc, #240]	@ (8008394 <__ieee754_logf+0x24c>)
 80082a2:	4682      	mov	sl, r0
 80082a4:	4628      	mov	r0, r5
 80082a6:	f7f8 fcfd 	bl	8000ca4 <__aeabi_fmul>
 80082aa:	493b      	ldr	r1, [pc, #236]	@ (8008398 <__ieee754_logf+0x250>)
 80082ac:	f7f8 fbf2 	bl	8000a94 <__addsf3>
 80082b0:	4629      	mov	r1, r5
 80082b2:	f7f8 fcf7 	bl	8000ca4 <__aeabi_fmul>
 80082b6:	4939      	ldr	r1, [pc, #228]	@ (800839c <__ieee754_logf+0x254>)
 80082b8:	f7f8 fbec 	bl	8000a94 <__addsf3>
 80082bc:	4629      	mov	r1, r5
 80082be:	f7f8 fcf1 	bl	8000ca4 <__aeabi_fmul>
 80082c2:	4601      	mov	r1, r0
 80082c4:	4650      	mov	r0, sl
 80082c6:	f7f8 fbe5 	bl	8000a94 <__addsf3>
 80082ca:	f8df b0d4 	ldr.w	fp, [pc, #212]	@ 80083a0 <__ieee754_logf+0x258>
 80082ce:	4605      	mov	r5, r0
 80082d0:	44a3      	add	fp, r4
 80082d2:	f5c4 1457 	rsb	r4, r4, #3522560	@ 0x35c000
 80082d6:	f504 7422 	add.w	r4, r4, #648	@ 0x288
 80082da:	ea44 040b 	orr.w	r4, r4, fp
 80082de:	2c00      	cmp	r4, #0
 80082e0:	dd30      	ble.n	8008344 <__ieee754_logf+0x1fc>
 80082e2:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80082e6:	4630      	mov	r0, r6
 80082e8:	f7f8 fcdc 	bl	8000ca4 <__aeabi_fmul>
 80082ec:	4631      	mov	r1, r6
 80082ee:	f7f8 fcd9 	bl	8000ca4 <__aeabi_fmul>
 80082f2:	4601      	mov	r1, r0
 80082f4:	4604      	mov	r4, r0
 80082f6:	4628      	mov	r0, r5
 80082f8:	f7f8 fbcc 	bl	8000a94 <__addsf3>
 80082fc:	4649      	mov	r1, r9
 80082fe:	f7f8 fcd1 	bl	8000ca4 <__aeabi_fmul>
 8008302:	4605      	mov	r5, r0
 8008304:	b937      	cbnz	r7, 8008314 <__ieee754_logf+0x1cc>
 8008306:	4601      	mov	r1, r0
 8008308:	4620      	mov	r0, r4
 800830a:	f7f8 fbc1 	bl	8000a90 <__aeabi_fsub>
 800830e:	4601      	mov	r1, r0
 8008310:	4630      	mov	r0, r6
 8008312:	e014      	b.n	800833e <__ieee754_logf+0x1f6>
 8008314:	4918      	ldr	r1, [pc, #96]	@ (8008378 <__ieee754_logf+0x230>)
 8008316:	4640      	mov	r0, r8
 8008318:	f7f8 fcc4 	bl	8000ca4 <__aeabi_fmul>
 800831c:	4917      	ldr	r1, [pc, #92]	@ (800837c <__ieee754_logf+0x234>)
 800831e:	4607      	mov	r7, r0
 8008320:	4640      	mov	r0, r8
 8008322:	f7f8 fcbf 	bl	8000ca4 <__aeabi_fmul>
 8008326:	4629      	mov	r1, r5
 8008328:	f7f8 fbb4 	bl	8000a94 <__addsf3>
 800832c:	4601      	mov	r1, r0
 800832e:	4620      	mov	r0, r4
 8008330:	f7f8 fbae 	bl	8000a90 <__aeabi_fsub>
 8008334:	4631      	mov	r1, r6
 8008336:	f7f8 fbab 	bl	8000a90 <__aeabi_fsub>
 800833a:	4601      	mov	r1, r0
 800833c:	4638      	mov	r0, r7
 800833e:	f7f8 fba7 	bl	8000a90 <__aeabi_fsub>
 8008342:	e70c      	b.n	800815e <__ieee754_logf+0x16>
 8008344:	4601      	mov	r1, r0
 8008346:	4630      	mov	r0, r6
 8008348:	f7f8 fba2 	bl	8000a90 <__aeabi_fsub>
 800834c:	4649      	mov	r1, r9
 800834e:	f7f8 fca9 	bl	8000ca4 <__aeabi_fmul>
 8008352:	4604      	mov	r4, r0
 8008354:	2f00      	cmp	r7, #0
 8008356:	f43f af60 	beq.w	800821a <__ieee754_logf+0xd2>
 800835a:	4907      	ldr	r1, [pc, #28]	@ (8008378 <__ieee754_logf+0x230>)
 800835c:	4640      	mov	r0, r8
 800835e:	f7f8 fca1 	bl	8000ca4 <__aeabi_fmul>
 8008362:	4906      	ldr	r1, [pc, #24]	@ (800837c <__ieee754_logf+0x234>)
 8008364:	4605      	mov	r5, r0
 8008366:	4640      	mov	r0, r8
 8008368:	e763      	b.n	8008232 <__ieee754_logf+0xea>
 800836a:	2000      	movs	r0, #0
 800836c:	e6f7      	b.n	800815e <__ieee754_logf+0x16>
 800836e:	bf00      	nop
 8008370:	004afb20 	.word	0x004afb20
 8008374:	007ffff0 	.word	0x007ffff0
 8008378:	3f317180 	.word	0x3f317180
 800837c:	3717f7d1 	.word	0x3717f7d1
 8008380:	3eaaaaab 	.word	0x3eaaaaab
 8008384:	3e178897 	.word	0x3e178897
 8008388:	3e3a3325 	.word	0x3e3a3325
 800838c:	3e924925 	.word	0x3e924925
 8008390:	3f2aaaab 	.word	0x3f2aaaab
 8008394:	3e1cd04f 	.word	0x3e1cd04f
 8008398:	3e638e29 	.word	0x3e638e29
 800839c:	3ecccccd 	.word	0x3ecccccd
 80083a0:	ffcf5c30 	.word	0xffcf5c30

080083a4 <abort>:
 80083a4:	2006      	movs	r0, #6
 80083a6:	b508      	push	{r3, lr}
 80083a8:	f001 f936 	bl	8009618 <raise>
 80083ac:	2001      	movs	r0, #1
 80083ae:	f7f9 f9b4 	bl	800171a <_exit>
	...

080083b4 <__assert_func>:
 80083b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80083b6:	4614      	mov	r4, r2
 80083b8:	461a      	mov	r2, r3
 80083ba:	4b09      	ldr	r3, [pc, #36]	@ (80083e0 <__assert_func+0x2c>)
 80083bc:	4605      	mov	r5, r0
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	68d8      	ldr	r0, [r3, #12]
 80083c2:	b954      	cbnz	r4, 80083da <__assert_func+0x26>
 80083c4:	4b07      	ldr	r3, [pc, #28]	@ (80083e4 <__assert_func+0x30>)
 80083c6:	461c      	mov	r4, r3
 80083c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80083cc:	9100      	str	r1, [sp, #0]
 80083ce:	462b      	mov	r3, r5
 80083d0:	4905      	ldr	r1, [pc, #20]	@ (80083e8 <__assert_func+0x34>)
 80083d2:	f000 ffcf 	bl	8009374 <fiprintf>
 80083d6:	f7ff ffe5 	bl	80083a4 <abort>
 80083da:	4b04      	ldr	r3, [pc, #16]	@ (80083ec <__assert_func+0x38>)
 80083dc:	e7f4      	b.n	80083c8 <__assert_func+0x14>
 80083de:	bf00      	nop
 80083e0:	20000018 	.word	0x20000018
 80083e4:	0800bd73 	.word	0x0800bd73
 80083e8:	0800bd45 	.word	0x0800bd45
 80083ec:	0800bd38 	.word	0x0800bd38

080083f0 <calloc>:
 80083f0:	4b02      	ldr	r3, [pc, #8]	@ (80083fc <calloc+0xc>)
 80083f2:	460a      	mov	r2, r1
 80083f4:	4601      	mov	r1, r0
 80083f6:	6818      	ldr	r0, [r3, #0]
 80083f8:	f000 b802 	b.w	8008400 <_calloc_r>
 80083fc:	20000018 	.word	0x20000018

08008400 <_calloc_r>:
 8008400:	b570      	push	{r4, r5, r6, lr}
 8008402:	fba1 5402 	umull	r5, r4, r1, r2
 8008406:	b93c      	cbnz	r4, 8008418 <_calloc_r+0x18>
 8008408:	4629      	mov	r1, r5
 800840a:	f000 f83f 	bl	800848c <_malloc_r>
 800840e:	4606      	mov	r6, r0
 8008410:	b928      	cbnz	r0, 800841e <_calloc_r+0x1e>
 8008412:	2600      	movs	r6, #0
 8008414:	4630      	mov	r0, r6
 8008416:	bd70      	pop	{r4, r5, r6, pc}
 8008418:	220c      	movs	r2, #12
 800841a:	6002      	str	r2, [r0, #0]
 800841c:	e7f9      	b.n	8008412 <_calloc_r+0x12>
 800841e:	462a      	mov	r2, r5
 8008420:	4621      	mov	r1, r4
 8008422:	f001 f8c9 	bl	80095b8 <memset>
 8008426:	e7f5      	b.n	8008414 <_calloc_r+0x14>

08008428 <malloc>:
 8008428:	4b02      	ldr	r3, [pc, #8]	@ (8008434 <malloc+0xc>)
 800842a:	4601      	mov	r1, r0
 800842c:	6818      	ldr	r0, [r3, #0]
 800842e:	f000 b82d 	b.w	800848c <_malloc_r>
 8008432:	bf00      	nop
 8008434:	20000018 	.word	0x20000018

08008438 <free>:
 8008438:	4b02      	ldr	r3, [pc, #8]	@ (8008444 <free+0xc>)
 800843a:	4601      	mov	r1, r0
 800843c:	6818      	ldr	r0, [r3, #0]
 800843e:	f001 bffb 	b.w	800a438 <_free_r>
 8008442:	bf00      	nop
 8008444:	20000018 	.word	0x20000018

08008448 <sbrk_aligned>:
 8008448:	b570      	push	{r4, r5, r6, lr}
 800844a:	4e0f      	ldr	r6, [pc, #60]	@ (8008488 <sbrk_aligned+0x40>)
 800844c:	460c      	mov	r4, r1
 800844e:	6831      	ldr	r1, [r6, #0]
 8008450:	4605      	mov	r5, r0
 8008452:	b911      	cbnz	r1, 800845a <sbrk_aligned+0x12>
 8008454:	f001 f934 	bl	80096c0 <_sbrk_r>
 8008458:	6030      	str	r0, [r6, #0]
 800845a:	4621      	mov	r1, r4
 800845c:	4628      	mov	r0, r5
 800845e:	f001 f92f 	bl	80096c0 <_sbrk_r>
 8008462:	1c43      	adds	r3, r0, #1
 8008464:	d103      	bne.n	800846e <sbrk_aligned+0x26>
 8008466:	f04f 34ff 	mov.w	r4, #4294967295
 800846a:	4620      	mov	r0, r4
 800846c:	bd70      	pop	{r4, r5, r6, pc}
 800846e:	1cc4      	adds	r4, r0, #3
 8008470:	f024 0403 	bic.w	r4, r4, #3
 8008474:	42a0      	cmp	r0, r4
 8008476:	d0f8      	beq.n	800846a <sbrk_aligned+0x22>
 8008478:	1a21      	subs	r1, r4, r0
 800847a:	4628      	mov	r0, r5
 800847c:	f001 f920 	bl	80096c0 <_sbrk_r>
 8008480:	3001      	adds	r0, #1
 8008482:	d1f2      	bne.n	800846a <sbrk_aligned+0x22>
 8008484:	e7ef      	b.n	8008466 <sbrk_aligned+0x1e>
 8008486:	bf00      	nop
 8008488:	20000368 	.word	0x20000368

0800848c <_malloc_r>:
 800848c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008490:	1ccd      	adds	r5, r1, #3
 8008492:	f025 0503 	bic.w	r5, r5, #3
 8008496:	3508      	adds	r5, #8
 8008498:	2d0c      	cmp	r5, #12
 800849a:	bf38      	it	cc
 800849c:	250c      	movcc	r5, #12
 800849e:	2d00      	cmp	r5, #0
 80084a0:	4606      	mov	r6, r0
 80084a2:	db01      	blt.n	80084a8 <_malloc_r+0x1c>
 80084a4:	42a9      	cmp	r1, r5
 80084a6:	d904      	bls.n	80084b2 <_malloc_r+0x26>
 80084a8:	230c      	movs	r3, #12
 80084aa:	6033      	str	r3, [r6, #0]
 80084ac:	2000      	movs	r0, #0
 80084ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008588 <_malloc_r+0xfc>
 80084b6:	f000 f869 	bl	800858c <__malloc_lock>
 80084ba:	f8d8 3000 	ldr.w	r3, [r8]
 80084be:	461c      	mov	r4, r3
 80084c0:	bb44      	cbnz	r4, 8008514 <_malloc_r+0x88>
 80084c2:	4629      	mov	r1, r5
 80084c4:	4630      	mov	r0, r6
 80084c6:	f7ff ffbf 	bl	8008448 <sbrk_aligned>
 80084ca:	1c43      	adds	r3, r0, #1
 80084cc:	4604      	mov	r4, r0
 80084ce:	d158      	bne.n	8008582 <_malloc_r+0xf6>
 80084d0:	f8d8 4000 	ldr.w	r4, [r8]
 80084d4:	4627      	mov	r7, r4
 80084d6:	2f00      	cmp	r7, #0
 80084d8:	d143      	bne.n	8008562 <_malloc_r+0xd6>
 80084da:	2c00      	cmp	r4, #0
 80084dc:	d04b      	beq.n	8008576 <_malloc_r+0xea>
 80084de:	6823      	ldr	r3, [r4, #0]
 80084e0:	4639      	mov	r1, r7
 80084e2:	4630      	mov	r0, r6
 80084e4:	eb04 0903 	add.w	r9, r4, r3
 80084e8:	f001 f8ea 	bl	80096c0 <_sbrk_r>
 80084ec:	4581      	cmp	r9, r0
 80084ee:	d142      	bne.n	8008576 <_malloc_r+0xea>
 80084f0:	6821      	ldr	r1, [r4, #0]
 80084f2:	4630      	mov	r0, r6
 80084f4:	1a6d      	subs	r5, r5, r1
 80084f6:	4629      	mov	r1, r5
 80084f8:	f7ff ffa6 	bl	8008448 <sbrk_aligned>
 80084fc:	3001      	adds	r0, #1
 80084fe:	d03a      	beq.n	8008576 <_malloc_r+0xea>
 8008500:	6823      	ldr	r3, [r4, #0]
 8008502:	442b      	add	r3, r5
 8008504:	6023      	str	r3, [r4, #0]
 8008506:	f8d8 3000 	ldr.w	r3, [r8]
 800850a:	685a      	ldr	r2, [r3, #4]
 800850c:	bb62      	cbnz	r2, 8008568 <_malloc_r+0xdc>
 800850e:	f8c8 7000 	str.w	r7, [r8]
 8008512:	e00f      	b.n	8008534 <_malloc_r+0xa8>
 8008514:	6822      	ldr	r2, [r4, #0]
 8008516:	1b52      	subs	r2, r2, r5
 8008518:	d420      	bmi.n	800855c <_malloc_r+0xd0>
 800851a:	2a0b      	cmp	r2, #11
 800851c:	d917      	bls.n	800854e <_malloc_r+0xc2>
 800851e:	1961      	adds	r1, r4, r5
 8008520:	42a3      	cmp	r3, r4
 8008522:	6025      	str	r5, [r4, #0]
 8008524:	bf18      	it	ne
 8008526:	6059      	strne	r1, [r3, #4]
 8008528:	6863      	ldr	r3, [r4, #4]
 800852a:	bf08      	it	eq
 800852c:	f8c8 1000 	streq.w	r1, [r8]
 8008530:	5162      	str	r2, [r4, r5]
 8008532:	604b      	str	r3, [r1, #4]
 8008534:	4630      	mov	r0, r6
 8008536:	f000 f82f 	bl	8008598 <__malloc_unlock>
 800853a:	f104 000b 	add.w	r0, r4, #11
 800853e:	1d23      	adds	r3, r4, #4
 8008540:	f020 0007 	bic.w	r0, r0, #7
 8008544:	1ac2      	subs	r2, r0, r3
 8008546:	bf1c      	itt	ne
 8008548:	1a1b      	subne	r3, r3, r0
 800854a:	50a3      	strne	r3, [r4, r2]
 800854c:	e7af      	b.n	80084ae <_malloc_r+0x22>
 800854e:	6862      	ldr	r2, [r4, #4]
 8008550:	42a3      	cmp	r3, r4
 8008552:	bf0c      	ite	eq
 8008554:	f8c8 2000 	streq.w	r2, [r8]
 8008558:	605a      	strne	r2, [r3, #4]
 800855a:	e7eb      	b.n	8008534 <_malloc_r+0xa8>
 800855c:	4623      	mov	r3, r4
 800855e:	6864      	ldr	r4, [r4, #4]
 8008560:	e7ae      	b.n	80084c0 <_malloc_r+0x34>
 8008562:	463c      	mov	r4, r7
 8008564:	687f      	ldr	r7, [r7, #4]
 8008566:	e7b6      	b.n	80084d6 <_malloc_r+0x4a>
 8008568:	461a      	mov	r2, r3
 800856a:	685b      	ldr	r3, [r3, #4]
 800856c:	42a3      	cmp	r3, r4
 800856e:	d1fb      	bne.n	8008568 <_malloc_r+0xdc>
 8008570:	2300      	movs	r3, #0
 8008572:	6053      	str	r3, [r2, #4]
 8008574:	e7de      	b.n	8008534 <_malloc_r+0xa8>
 8008576:	230c      	movs	r3, #12
 8008578:	4630      	mov	r0, r6
 800857a:	6033      	str	r3, [r6, #0]
 800857c:	f000 f80c 	bl	8008598 <__malloc_unlock>
 8008580:	e794      	b.n	80084ac <_malloc_r+0x20>
 8008582:	6005      	str	r5, [r0, #0]
 8008584:	e7d6      	b.n	8008534 <_malloc_r+0xa8>
 8008586:	bf00      	nop
 8008588:	2000036c 	.word	0x2000036c

0800858c <__malloc_lock>:
 800858c:	4801      	ldr	r0, [pc, #4]	@ (8008594 <__malloc_lock+0x8>)
 800858e:	f001 b8e4 	b.w	800975a <__retarget_lock_acquire_recursive>
 8008592:	bf00      	nop
 8008594:	200004b0 	.word	0x200004b0

08008598 <__malloc_unlock>:
 8008598:	4801      	ldr	r0, [pc, #4]	@ (80085a0 <__malloc_unlock+0x8>)
 800859a:	f001 b8df 	b.w	800975c <__retarget_lock_release_recursive>
 800859e:	bf00      	nop
 80085a0:	200004b0 	.word	0x200004b0

080085a4 <__cvt>:
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085aa:	461d      	mov	r5, r3
 80085ac:	bfbb      	ittet	lt
 80085ae:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80085b2:	461d      	movlt	r5, r3
 80085b4:	2300      	movge	r3, #0
 80085b6:	232d      	movlt	r3, #45	@ 0x2d
 80085b8:	b088      	sub	sp, #32
 80085ba:	4614      	mov	r4, r2
 80085bc:	bfb8      	it	lt
 80085be:	4614      	movlt	r4, r2
 80085c0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80085c2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80085c4:	7013      	strb	r3, [r2, #0]
 80085c6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80085c8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80085cc:	f023 0820 	bic.w	r8, r3, #32
 80085d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80085d4:	d005      	beq.n	80085e2 <__cvt+0x3e>
 80085d6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80085da:	d100      	bne.n	80085de <__cvt+0x3a>
 80085dc:	3601      	adds	r6, #1
 80085de:	2302      	movs	r3, #2
 80085e0:	e000      	b.n	80085e4 <__cvt+0x40>
 80085e2:	2303      	movs	r3, #3
 80085e4:	aa07      	add	r2, sp, #28
 80085e6:	9204      	str	r2, [sp, #16]
 80085e8:	aa06      	add	r2, sp, #24
 80085ea:	e9cd a202 	strd	sl, r2, [sp, #8]
 80085ee:	e9cd 3600 	strd	r3, r6, [sp]
 80085f2:	4622      	mov	r2, r4
 80085f4:	462b      	mov	r3, r5
 80085f6:	f001 f957 	bl	80098a8 <_dtoa_r>
 80085fa:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80085fe:	4607      	mov	r7, r0
 8008600:	d119      	bne.n	8008636 <__cvt+0x92>
 8008602:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008604:	07db      	lsls	r3, r3, #31
 8008606:	d50e      	bpl.n	8008626 <__cvt+0x82>
 8008608:	eb00 0906 	add.w	r9, r0, r6
 800860c:	2200      	movs	r2, #0
 800860e:	2300      	movs	r3, #0
 8008610:	4620      	mov	r0, r4
 8008612:	4629      	mov	r1, r5
 8008614:	f7f8 f9c8 	bl	80009a8 <__aeabi_dcmpeq>
 8008618:	b108      	cbz	r0, 800861e <__cvt+0x7a>
 800861a:	f8cd 901c 	str.w	r9, [sp, #28]
 800861e:	2230      	movs	r2, #48	@ 0x30
 8008620:	9b07      	ldr	r3, [sp, #28]
 8008622:	454b      	cmp	r3, r9
 8008624:	d31e      	bcc.n	8008664 <__cvt+0xc0>
 8008626:	4638      	mov	r0, r7
 8008628:	9b07      	ldr	r3, [sp, #28]
 800862a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800862c:	1bdb      	subs	r3, r3, r7
 800862e:	6013      	str	r3, [r2, #0]
 8008630:	b008      	add	sp, #32
 8008632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008636:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800863a:	eb00 0906 	add.w	r9, r0, r6
 800863e:	d1e5      	bne.n	800860c <__cvt+0x68>
 8008640:	7803      	ldrb	r3, [r0, #0]
 8008642:	2b30      	cmp	r3, #48	@ 0x30
 8008644:	d10a      	bne.n	800865c <__cvt+0xb8>
 8008646:	2200      	movs	r2, #0
 8008648:	2300      	movs	r3, #0
 800864a:	4620      	mov	r0, r4
 800864c:	4629      	mov	r1, r5
 800864e:	f7f8 f9ab 	bl	80009a8 <__aeabi_dcmpeq>
 8008652:	b918      	cbnz	r0, 800865c <__cvt+0xb8>
 8008654:	f1c6 0601 	rsb	r6, r6, #1
 8008658:	f8ca 6000 	str.w	r6, [sl]
 800865c:	f8da 3000 	ldr.w	r3, [sl]
 8008660:	4499      	add	r9, r3
 8008662:	e7d3      	b.n	800860c <__cvt+0x68>
 8008664:	1c59      	adds	r1, r3, #1
 8008666:	9107      	str	r1, [sp, #28]
 8008668:	701a      	strb	r2, [r3, #0]
 800866a:	e7d9      	b.n	8008620 <__cvt+0x7c>

0800866c <__exponent>:
 800866c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800866e:	2900      	cmp	r1, #0
 8008670:	bfb6      	itet	lt
 8008672:	232d      	movlt	r3, #45	@ 0x2d
 8008674:	232b      	movge	r3, #43	@ 0x2b
 8008676:	4249      	neglt	r1, r1
 8008678:	2909      	cmp	r1, #9
 800867a:	7002      	strb	r2, [r0, #0]
 800867c:	7043      	strb	r3, [r0, #1]
 800867e:	dd29      	ble.n	80086d4 <__exponent+0x68>
 8008680:	f10d 0307 	add.w	r3, sp, #7
 8008684:	461d      	mov	r5, r3
 8008686:	270a      	movs	r7, #10
 8008688:	fbb1 f6f7 	udiv	r6, r1, r7
 800868c:	461a      	mov	r2, r3
 800868e:	fb07 1416 	mls	r4, r7, r6, r1
 8008692:	3430      	adds	r4, #48	@ 0x30
 8008694:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008698:	460c      	mov	r4, r1
 800869a:	2c63      	cmp	r4, #99	@ 0x63
 800869c:	4631      	mov	r1, r6
 800869e:	f103 33ff 	add.w	r3, r3, #4294967295
 80086a2:	dcf1      	bgt.n	8008688 <__exponent+0x1c>
 80086a4:	3130      	adds	r1, #48	@ 0x30
 80086a6:	1e94      	subs	r4, r2, #2
 80086a8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80086ac:	4623      	mov	r3, r4
 80086ae:	1c41      	adds	r1, r0, #1
 80086b0:	42ab      	cmp	r3, r5
 80086b2:	d30a      	bcc.n	80086ca <__exponent+0x5e>
 80086b4:	f10d 0309 	add.w	r3, sp, #9
 80086b8:	1a9b      	subs	r3, r3, r2
 80086ba:	42ac      	cmp	r4, r5
 80086bc:	bf88      	it	hi
 80086be:	2300      	movhi	r3, #0
 80086c0:	3302      	adds	r3, #2
 80086c2:	4403      	add	r3, r0
 80086c4:	1a18      	subs	r0, r3, r0
 80086c6:	b003      	add	sp, #12
 80086c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086ca:	f813 6b01 	ldrb.w	r6, [r3], #1
 80086ce:	f801 6f01 	strb.w	r6, [r1, #1]!
 80086d2:	e7ed      	b.n	80086b0 <__exponent+0x44>
 80086d4:	2330      	movs	r3, #48	@ 0x30
 80086d6:	3130      	adds	r1, #48	@ 0x30
 80086d8:	7083      	strb	r3, [r0, #2]
 80086da:	70c1      	strb	r1, [r0, #3]
 80086dc:	1d03      	adds	r3, r0, #4
 80086de:	e7f1      	b.n	80086c4 <__exponent+0x58>

080086e0 <_printf_float>:
 80086e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086e4:	b091      	sub	sp, #68	@ 0x44
 80086e6:	460c      	mov	r4, r1
 80086e8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80086ec:	4616      	mov	r6, r2
 80086ee:	461f      	mov	r7, r3
 80086f0:	4605      	mov	r5, r0
 80086f2:	f000 ff99 	bl	8009628 <_localeconv_r>
 80086f6:	6803      	ldr	r3, [r0, #0]
 80086f8:	4618      	mov	r0, r3
 80086fa:	9308      	str	r3, [sp, #32]
 80086fc:	f7f7 fd28 	bl	8000150 <strlen>
 8008700:	2300      	movs	r3, #0
 8008702:	930e      	str	r3, [sp, #56]	@ 0x38
 8008704:	f8d8 3000 	ldr.w	r3, [r8]
 8008708:	9009      	str	r0, [sp, #36]	@ 0x24
 800870a:	3307      	adds	r3, #7
 800870c:	f023 0307 	bic.w	r3, r3, #7
 8008710:	f103 0208 	add.w	r2, r3, #8
 8008714:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008718:	f8d4 b000 	ldr.w	fp, [r4]
 800871c:	f8c8 2000 	str.w	r2, [r8]
 8008720:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008724:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008728:	930b      	str	r3, [sp, #44]	@ 0x2c
 800872a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800872e:	f04f 32ff 	mov.w	r2, #4294967295
 8008732:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008736:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800873a:	4b9c      	ldr	r3, [pc, #624]	@ (80089ac <_printf_float+0x2cc>)
 800873c:	f7f8 f966 	bl	8000a0c <__aeabi_dcmpun>
 8008740:	bb70      	cbnz	r0, 80087a0 <_printf_float+0xc0>
 8008742:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008746:	f04f 32ff 	mov.w	r2, #4294967295
 800874a:	4b98      	ldr	r3, [pc, #608]	@ (80089ac <_printf_float+0x2cc>)
 800874c:	f7f8 f940 	bl	80009d0 <__aeabi_dcmple>
 8008750:	bb30      	cbnz	r0, 80087a0 <_printf_float+0xc0>
 8008752:	2200      	movs	r2, #0
 8008754:	2300      	movs	r3, #0
 8008756:	4640      	mov	r0, r8
 8008758:	4649      	mov	r1, r9
 800875a:	f7f8 f92f 	bl	80009bc <__aeabi_dcmplt>
 800875e:	b110      	cbz	r0, 8008766 <_printf_float+0x86>
 8008760:	232d      	movs	r3, #45	@ 0x2d
 8008762:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008766:	4a92      	ldr	r2, [pc, #584]	@ (80089b0 <_printf_float+0x2d0>)
 8008768:	4b92      	ldr	r3, [pc, #584]	@ (80089b4 <_printf_float+0x2d4>)
 800876a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800876e:	bf94      	ite	ls
 8008770:	4690      	movls	r8, r2
 8008772:	4698      	movhi	r8, r3
 8008774:	2303      	movs	r3, #3
 8008776:	f04f 0900 	mov.w	r9, #0
 800877a:	6123      	str	r3, [r4, #16]
 800877c:	f02b 0304 	bic.w	r3, fp, #4
 8008780:	6023      	str	r3, [r4, #0]
 8008782:	4633      	mov	r3, r6
 8008784:	4621      	mov	r1, r4
 8008786:	4628      	mov	r0, r5
 8008788:	9700      	str	r7, [sp, #0]
 800878a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800878c:	f000 fb14 	bl	8008db8 <_printf_common>
 8008790:	3001      	adds	r0, #1
 8008792:	f040 8090 	bne.w	80088b6 <_printf_float+0x1d6>
 8008796:	f04f 30ff 	mov.w	r0, #4294967295
 800879a:	b011      	add	sp, #68	@ 0x44
 800879c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087a0:	4642      	mov	r2, r8
 80087a2:	464b      	mov	r3, r9
 80087a4:	4640      	mov	r0, r8
 80087a6:	4649      	mov	r1, r9
 80087a8:	f7f8 f930 	bl	8000a0c <__aeabi_dcmpun>
 80087ac:	b148      	cbz	r0, 80087c2 <_printf_float+0xe2>
 80087ae:	464b      	mov	r3, r9
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	bfb8      	it	lt
 80087b4:	232d      	movlt	r3, #45	@ 0x2d
 80087b6:	4a80      	ldr	r2, [pc, #512]	@ (80089b8 <_printf_float+0x2d8>)
 80087b8:	bfb8      	it	lt
 80087ba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80087be:	4b7f      	ldr	r3, [pc, #508]	@ (80089bc <_printf_float+0x2dc>)
 80087c0:	e7d3      	b.n	800876a <_printf_float+0x8a>
 80087c2:	6863      	ldr	r3, [r4, #4]
 80087c4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80087c8:	1c5a      	adds	r2, r3, #1
 80087ca:	d13f      	bne.n	800884c <_printf_float+0x16c>
 80087cc:	2306      	movs	r3, #6
 80087ce:	6063      	str	r3, [r4, #4]
 80087d0:	2200      	movs	r2, #0
 80087d2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80087d6:	6023      	str	r3, [r4, #0]
 80087d8:	9206      	str	r2, [sp, #24]
 80087da:	aa0e      	add	r2, sp, #56	@ 0x38
 80087dc:	e9cd a204 	strd	sl, r2, [sp, #16]
 80087e0:	aa0d      	add	r2, sp, #52	@ 0x34
 80087e2:	9203      	str	r2, [sp, #12]
 80087e4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80087e8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80087ec:	6863      	ldr	r3, [r4, #4]
 80087ee:	4642      	mov	r2, r8
 80087f0:	9300      	str	r3, [sp, #0]
 80087f2:	4628      	mov	r0, r5
 80087f4:	464b      	mov	r3, r9
 80087f6:	910a      	str	r1, [sp, #40]	@ 0x28
 80087f8:	f7ff fed4 	bl	80085a4 <__cvt>
 80087fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80087fe:	4680      	mov	r8, r0
 8008800:	2947      	cmp	r1, #71	@ 0x47
 8008802:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8008804:	d128      	bne.n	8008858 <_printf_float+0x178>
 8008806:	1cc8      	adds	r0, r1, #3
 8008808:	db02      	blt.n	8008810 <_printf_float+0x130>
 800880a:	6863      	ldr	r3, [r4, #4]
 800880c:	4299      	cmp	r1, r3
 800880e:	dd40      	ble.n	8008892 <_printf_float+0x1b2>
 8008810:	f1aa 0a02 	sub.w	sl, sl, #2
 8008814:	fa5f fa8a 	uxtb.w	sl, sl
 8008818:	4652      	mov	r2, sl
 800881a:	3901      	subs	r1, #1
 800881c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008820:	910d      	str	r1, [sp, #52]	@ 0x34
 8008822:	f7ff ff23 	bl	800866c <__exponent>
 8008826:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008828:	4681      	mov	r9, r0
 800882a:	1813      	adds	r3, r2, r0
 800882c:	2a01      	cmp	r2, #1
 800882e:	6123      	str	r3, [r4, #16]
 8008830:	dc02      	bgt.n	8008838 <_printf_float+0x158>
 8008832:	6822      	ldr	r2, [r4, #0]
 8008834:	07d2      	lsls	r2, r2, #31
 8008836:	d501      	bpl.n	800883c <_printf_float+0x15c>
 8008838:	3301      	adds	r3, #1
 800883a:	6123      	str	r3, [r4, #16]
 800883c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8008840:	2b00      	cmp	r3, #0
 8008842:	d09e      	beq.n	8008782 <_printf_float+0xa2>
 8008844:	232d      	movs	r3, #45	@ 0x2d
 8008846:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800884a:	e79a      	b.n	8008782 <_printf_float+0xa2>
 800884c:	2947      	cmp	r1, #71	@ 0x47
 800884e:	d1bf      	bne.n	80087d0 <_printf_float+0xf0>
 8008850:	2b00      	cmp	r3, #0
 8008852:	d1bd      	bne.n	80087d0 <_printf_float+0xf0>
 8008854:	2301      	movs	r3, #1
 8008856:	e7ba      	b.n	80087ce <_printf_float+0xee>
 8008858:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800885c:	d9dc      	bls.n	8008818 <_printf_float+0x138>
 800885e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008862:	d118      	bne.n	8008896 <_printf_float+0x1b6>
 8008864:	2900      	cmp	r1, #0
 8008866:	6863      	ldr	r3, [r4, #4]
 8008868:	dd0b      	ble.n	8008882 <_printf_float+0x1a2>
 800886a:	6121      	str	r1, [r4, #16]
 800886c:	b913      	cbnz	r3, 8008874 <_printf_float+0x194>
 800886e:	6822      	ldr	r2, [r4, #0]
 8008870:	07d0      	lsls	r0, r2, #31
 8008872:	d502      	bpl.n	800887a <_printf_float+0x19a>
 8008874:	3301      	adds	r3, #1
 8008876:	440b      	add	r3, r1
 8008878:	6123      	str	r3, [r4, #16]
 800887a:	f04f 0900 	mov.w	r9, #0
 800887e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008880:	e7dc      	b.n	800883c <_printf_float+0x15c>
 8008882:	b913      	cbnz	r3, 800888a <_printf_float+0x1aa>
 8008884:	6822      	ldr	r2, [r4, #0]
 8008886:	07d2      	lsls	r2, r2, #31
 8008888:	d501      	bpl.n	800888e <_printf_float+0x1ae>
 800888a:	3302      	adds	r3, #2
 800888c:	e7f4      	b.n	8008878 <_printf_float+0x198>
 800888e:	2301      	movs	r3, #1
 8008890:	e7f2      	b.n	8008878 <_printf_float+0x198>
 8008892:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008896:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008898:	4299      	cmp	r1, r3
 800889a:	db05      	blt.n	80088a8 <_printf_float+0x1c8>
 800889c:	6823      	ldr	r3, [r4, #0]
 800889e:	6121      	str	r1, [r4, #16]
 80088a0:	07d8      	lsls	r0, r3, #31
 80088a2:	d5ea      	bpl.n	800887a <_printf_float+0x19a>
 80088a4:	1c4b      	adds	r3, r1, #1
 80088a6:	e7e7      	b.n	8008878 <_printf_float+0x198>
 80088a8:	2900      	cmp	r1, #0
 80088aa:	bfcc      	ite	gt
 80088ac:	2201      	movgt	r2, #1
 80088ae:	f1c1 0202 	rsble	r2, r1, #2
 80088b2:	4413      	add	r3, r2
 80088b4:	e7e0      	b.n	8008878 <_printf_float+0x198>
 80088b6:	6823      	ldr	r3, [r4, #0]
 80088b8:	055a      	lsls	r2, r3, #21
 80088ba:	d407      	bmi.n	80088cc <_printf_float+0x1ec>
 80088bc:	6923      	ldr	r3, [r4, #16]
 80088be:	4642      	mov	r2, r8
 80088c0:	4631      	mov	r1, r6
 80088c2:	4628      	mov	r0, r5
 80088c4:	47b8      	blx	r7
 80088c6:	3001      	adds	r0, #1
 80088c8:	d12b      	bne.n	8008922 <_printf_float+0x242>
 80088ca:	e764      	b.n	8008796 <_printf_float+0xb6>
 80088cc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80088d0:	f240 80dc 	bls.w	8008a8c <_printf_float+0x3ac>
 80088d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80088d8:	2200      	movs	r2, #0
 80088da:	2300      	movs	r3, #0
 80088dc:	f7f8 f864 	bl	80009a8 <__aeabi_dcmpeq>
 80088e0:	2800      	cmp	r0, #0
 80088e2:	d033      	beq.n	800894c <_printf_float+0x26c>
 80088e4:	2301      	movs	r3, #1
 80088e6:	4631      	mov	r1, r6
 80088e8:	4628      	mov	r0, r5
 80088ea:	4a35      	ldr	r2, [pc, #212]	@ (80089c0 <_printf_float+0x2e0>)
 80088ec:	47b8      	blx	r7
 80088ee:	3001      	adds	r0, #1
 80088f0:	f43f af51 	beq.w	8008796 <_printf_float+0xb6>
 80088f4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80088f8:	4543      	cmp	r3, r8
 80088fa:	db02      	blt.n	8008902 <_printf_float+0x222>
 80088fc:	6823      	ldr	r3, [r4, #0]
 80088fe:	07d8      	lsls	r0, r3, #31
 8008900:	d50f      	bpl.n	8008922 <_printf_float+0x242>
 8008902:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008906:	4631      	mov	r1, r6
 8008908:	4628      	mov	r0, r5
 800890a:	47b8      	blx	r7
 800890c:	3001      	adds	r0, #1
 800890e:	f43f af42 	beq.w	8008796 <_printf_float+0xb6>
 8008912:	f04f 0900 	mov.w	r9, #0
 8008916:	f108 38ff 	add.w	r8, r8, #4294967295
 800891a:	f104 0a1a 	add.w	sl, r4, #26
 800891e:	45c8      	cmp	r8, r9
 8008920:	dc09      	bgt.n	8008936 <_printf_float+0x256>
 8008922:	6823      	ldr	r3, [r4, #0]
 8008924:	079b      	lsls	r3, r3, #30
 8008926:	f100 8102 	bmi.w	8008b2e <_printf_float+0x44e>
 800892a:	68e0      	ldr	r0, [r4, #12]
 800892c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800892e:	4298      	cmp	r0, r3
 8008930:	bfb8      	it	lt
 8008932:	4618      	movlt	r0, r3
 8008934:	e731      	b.n	800879a <_printf_float+0xba>
 8008936:	2301      	movs	r3, #1
 8008938:	4652      	mov	r2, sl
 800893a:	4631      	mov	r1, r6
 800893c:	4628      	mov	r0, r5
 800893e:	47b8      	blx	r7
 8008940:	3001      	adds	r0, #1
 8008942:	f43f af28 	beq.w	8008796 <_printf_float+0xb6>
 8008946:	f109 0901 	add.w	r9, r9, #1
 800894a:	e7e8      	b.n	800891e <_printf_float+0x23e>
 800894c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800894e:	2b00      	cmp	r3, #0
 8008950:	dc38      	bgt.n	80089c4 <_printf_float+0x2e4>
 8008952:	2301      	movs	r3, #1
 8008954:	4631      	mov	r1, r6
 8008956:	4628      	mov	r0, r5
 8008958:	4a19      	ldr	r2, [pc, #100]	@ (80089c0 <_printf_float+0x2e0>)
 800895a:	47b8      	blx	r7
 800895c:	3001      	adds	r0, #1
 800895e:	f43f af1a 	beq.w	8008796 <_printf_float+0xb6>
 8008962:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8008966:	ea59 0303 	orrs.w	r3, r9, r3
 800896a:	d102      	bne.n	8008972 <_printf_float+0x292>
 800896c:	6823      	ldr	r3, [r4, #0]
 800896e:	07d9      	lsls	r1, r3, #31
 8008970:	d5d7      	bpl.n	8008922 <_printf_float+0x242>
 8008972:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008976:	4631      	mov	r1, r6
 8008978:	4628      	mov	r0, r5
 800897a:	47b8      	blx	r7
 800897c:	3001      	adds	r0, #1
 800897e:	f43f af0a 	beq.w	8008796 <_printf_float+0xb6>
 8008982:	f04f 0a00 	mov.w	sl, #0
 8008986:	f104 0b1a 	add.w	fp, r4, #26
 800898a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800898c:	425b      	negs	r3, r3
 800898e:	4553      	cmp	r3, sl
 8008990:	dc01      	bgt.n	8008996 <_printf_float+0x2b6>
 8008992:	464b      	mov	r3, r9
 8008994:	e793      	b.n	80088be <_printf_float+0x1de>
 8008996:	2301      	movs	r3, #1
 8008998:	465a      	mov	r2, fp
 800899a:	4631      	mov	r1, r6
 800899c:	4628      	mov	r0, r5
 800899e:	47b8      	blx	r7
 80089a0:	3001      	adds	r0, #1
 80089a2:	f43f aef8 	beq.w	8008796 <_printf_float+0xb6>
 80089a6:	f10a 0a01 	add.w	sl, sl, #1
 80089aa:	e7ee      	b.n	800898a <_printf_float+0x2aa>
 80089ac:	7fefffff 	.word	0x7fefffff
 80089b0:	0800bd74 	.word	0x0800bd74
 80089b4:	0800bd78 	.word	0x0800bd78
 80089b8:	0800bd7c 	.word	0x0800bd7c
 80089bc:	0800bd80 	.word	0x0800bd80
 80089c0:	0800bd84 	.word	0x0800bd84
 80089c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80089c6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80089ca:	4553      	cmp	r3, sl
 80089cc:	bfa8      	it	ge
 80089ce:	4653      	movge	r3, sl
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	4699      	mov	r9, r3
 80089d4:	dc36      	bgt.n	8008a44 <_printf_float+0x364>
 80089d6:	f04f 0b00 	mov.w	fp, #0
 80089da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80089de:	f104 021a 	add.w	r2, r4, #26
 80089e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80089e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80089e6:	eba3 0309 	sub.w	r3, r3, r9
 80089ea:	455b      	cmp	r3, fp
 80089ec:	dc31      	bgt.n	8008a52 <_printf_float+0x372>
 80089ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80089f0:	459a      	cmp	sl, r3
 80089f2:	dc3a      	bgt.n	8008a6a <_printf_float+0x38a>
 80089f4:	6823      	ldr	r3, [r4, #0]
 80089f6:	07da      	lsls	r2, r3, #31
 80089f8:	d437      	bmi.n	8008a6a <_printf_float+0x38a>
 80089fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80089fc:	ebaa 0903 	sub.w	r9, sl, r3
 8008a00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a02:	ebaa 0303 	sub.w	r3, sl, r3
 8008a06:	4599      	cmp	r9, r3
 8008a08:	bfa8      	it	ge
 8008a0a:	4699      	movge	r9, r3
 8008a0c:	f1b9 0f00 	cmp.w	r9, #0
 8008a10:	dc33      	bgt.n	8008a7a <_printf_float+0x39a>
 8008a12:	f04f 0800 	mov.w	r8, #0
 8008a16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a1a:	f104 0b1a 	add.w	fp, r4, #26
 8008a1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a20:	ebaa 0303 	sub.w	r3, sl, r3
 8008a24:	eba3 0309 	sub.w	r3, r3, r9
 8008a28:	4543      	cmp	r3, r8
 8008a2a:	f77f af7a 	ble.w	8008922 <_printf_float+0x242>
 8008a2e:	2301      	movs	r3, #1
 8008a30:	465a      	mov	r2, fp
 8008a32:	4631      	mov	r1, r6
 8008a34:	4628      	mov	r0, r5
 8008a36:	47b8      	blx	r7
 8008a38:	3001      	adds	r0, #1
 8008a3a:	f43f aeac 	beq.w	8008796 <_printf_float+0xb6>
 8008a3e:	f108 0801 	add.w	r8, r8, #1
 8008a42:	e7ec      	b.n	8008a1e <_printf_float+0x33e>
 8008a44:	4642      	mov	r2, r8
 8008a46:	4631      	mov	r1, r6
 8008a48:	4628      	mov	r0, r5
 8008a4a:	47b8      	blx	r7
 8008a4c:	3001      	adds	r0, #1
 8008a4e:	d1c2      	bne.n	80089d6 <_printf_float+0x2f6>
 8008a50:	e6a1      	b.n	8008796 <_printf_float+0xb6>
 8008a52:	2301      	movs	r3, #1
 8008a54:	4631      	mov	r1, r6
 8008a56:	4628      	mov	r0, r5
 8008a58:	920a      	str	r2, [sp, #40]	@ 0x28
 8008a5a:	47b8      	blx	r7
 8008a5c:	3001      	adds	r0, #1
 8008a5e:	f43f ae9a 	beq.w	8008796 <_printf_float+0xb6>
 8008a62:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a64:	f10b 0b01 	add.w	fp, fp, #1
 8008a68:	e7bb      	b.n	80089e2 <_printf_float+0x302>
 8008a6a:	4631      	mov	r1, r6
 8008a6c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008a70:	4628      	mov	r0, r5
 8008a72:	47b8      	blx	r7
 8008a74:	3001      	adds	r0, #1
 8008a76:	d1c0      	bne.n	80089fa <_printf_float+0x31a>
 8008a78:	e68d      	b.n	8008796 <_printf_float+0xb6>
 8008a7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a7c:	464b      	mov	r3, r9
 8008a7e:	4631      	mov	r1, r6
 8008a80:	4628      	mov	r0, r5
 8008a82:	4442      	add	r2, r8
 8008a84:	47b8      	blx	r7
 8008a86:	3001      	adds	r0, #1
 8008a88:	d1c3      	bne.n	8008a12 <_printf_float+0x332>
 8008a8a:	e684      	b.n	8008796 <_printf_float+0xb6>
 8008a8c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8008a90:	f1ba 0f01 	cmp.w	sl, #1
 8008a94:	dc01      	bgt.n	8008a9a <_printf_float+0x3ba>
 8008a96:	07db      	lsls	r3, r3, #31
 8008a98:	d536      	bpl.n	8008b08 <_printf_float+0x428>
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	4642      	mov	r2, r8
 8008a9e:	4631      	mov	r1, r6
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	47b8      	blx	r7
 8008aa4:	3001      	adds	r0, #1
 8008aa6:	f43f ae76 	beq.w	8008796 <_printf_float+0xb6>
 8008aaa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008aae:	4631      	mov	r1, r6
 8008ab0:	4628      	mov	r0, r5
 8008ab2:	47b8      	blx	r7
 8008ab4:	3001      	adds	r0, #1
 8008ab6:	f43f ae6e 	beq.w	8008796 <_printf_float+0xb6>
 8008aba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008abe:	2200      	movs	r2, #0
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ac6:	f7f7 ff6f 	bl	80009a8 <__aeabi_dcmpeq>
 8008aca:	b9c0      	cbnz	r0, 8008afe <_printf_float+0x41e>
 8008acc:	4653      	mov	r3, sl
 8008ace:	f108 0201 	add.w	r2, r8, #1
 8008ad2:	4631      	mov	r1, r6
 8008ad4:	4628      	mov	r0, r5
 8008ad6:	47b8      	blx	r7
 8008ad8:	3001      	adds	r0, #1
 8008ada:	d10c      	bne.n	8008af6 <_printf_float+0x416>
 8008adc:	e65b      	b.n	8008796 <_printf_float+0xb6>
 8008ade:	2301      	movs	r3, #1
 8008ae0:	465a      	mov	r2, fp
 8008ae2:	4631      	mov	r1, r6
 8008ae4:	4628      	mov	r0, r5
 8008ae6:	47b8      	blx	r7
 8008ae8:	3001      	adds	r0, #1
 8008aea:	f43f ae54 	beq.w	8008796 <_printf_float+0xb6>
 8008aee:	f108 0801 	add.w	r8, r8, #1
 8008af2:	45d0      	cmp	r8, sl
 8008af4:	dbf3      	blt.n	8008ade <_printf_float+0x3fe>
 8008af6:	464b      	mov	r3, r9
 8008af8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008afc:	e6e0      	b.n	80088c0 <_printf_float+0x1e0>
 8008afe:	f04f 0800 	mov.w	r8, #0
 8008b02:	f104 0b1a 	add.w	fp, r4, #26
 8008b06:	e7f4      	b.n	8008af2 <_printf_float+0x412>
 8008b08:	2301      	movs	r3, #1
 8008b0a:	4642      	mov	r2, r8
 8008b0c:	e7e1      	b.n	8008ad2 <_printf_float+0x3f2>
 8008b0e:	2301      	movs	r3, #1
 8008b10:	464a      	mov	r2, r9
 8008b12:	4631      	mov	r1, r6
 8008b14:	4628      	mov	r0, r5
 8008b16:	47b8      	blx	r7
 8008b18:	3001      	adds	r0, #1
 8008b1a:	f43f ae3c 	beq.w	8008796 <_printf_float+0xb6>
 8008b1e:	f108 0801 	add.w	r8, r8, #1
 8008b22:	68e3      	ldr	r3, [r4, #12]
 8008b24:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008b26:	1a5b      	subs	r3, r3, r1
 8008b28:	4543      	cmp	r3, r8
 8008b2a:	dcf0      	bgt.n	8008b0e <_printf_float+0x42e>
 8008b2c:	e6fd      	b.n	800892a <_printf_float+0x24a>
 8008b2e:	f04f 0800 	mov.w	r8, #0
 8008b32:	f104 0919 	add.w	r9, r4, #25
 8008b36:	e7f4      	b.n	8008b22 <_printf_float+0x442>

08008b38 <__sfputc_r>:
 8008b38:	6893      	ldr	r3, [r2, #8]
 8008b3a:	b410      	push	{r4}
 8008b3c:	3b01      	subs	r3, #1
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	6093      	str	r3, [r2, #8]
 8008b42:	da07      	bge.n	8008b54 <__sfputc_r+0x1c>
 8008b44:	6994      	ldr	r4, [r2, #24]
 8008b46:	42a3      	cmp	r3, r4
 8008b48:	db01      	blt.n	8008b4e <__sfputc_r+0x16>
 8008b4a:	290a      	cmp	r1, #10
 8008b4c:	d102      	bne.n	8008b54 <__sfputc_r+0x1c>
 8008b4e:	bc10      	pop	{r4}
 8008b50:	f000 bc83 	b.w	800945a <__swbuf_r>
 8008b54:	6813      	ldr	r3, [r2, #0]
 8008b56:	1c58      	adds	r0, r3, #1
 8008b58:	6010      	str	r0, [r2, #0]
 8008b5a:	7019      	strb	r1, [r3, #0]
 8008b5c:	4608      	mov	r0, r1
 8008b5e:	bc10      	pop	{r4}
 8008b60:	4770      	bx	lr

08008b62 <__sfputs_r>:
 8008b62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b64:	4606      	mov	r6, r0
 8008b66:	460f      	mov	r7, r1
 8008b68:	4614      	mov	r4, r2
 8008b6a:	18d5      	adds	r5, r2, r3
 8008b6c:	42ac      	cmp	r4, r5
 8008b6e:	d101      	bne.n	8008b74 <__sfputs_r+0x12>
 8008b70:	2000      	movs	r0, #0
 8008b72:	e007      	b.n	8008b84 <__sfputs_r+0x22>
 8008b74:	463a      	mov	r2, r7
 8008b76:	4630      	mov	r0, r6
 8008b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b7c:	f7ff ffdc 	bl	8008b38 <__sfputc_r>
 8008b80:	1c43      	adds	r3, r0, #1
 8008b82:	d1f3      	bne.n	8008b6c <__sfputs_r+0xa>
 8008b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008b88 <_vfiprintf_r>:
 8008b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b8c:	460d      	mov	r5, r1
 8008b8e:	4614      	mov	r4, r2
 8008b90:	4698      	mov	r8, r3
 8008b92:	4606      	mov	r6, r0
 8008b94:	b09d      	sub	sp, #116	@ 0x74
 8008b96:	b118      	cbz	r0, 8008ba0 <_vfiprintf_r+0x18>
 8008b98:	6a03      	ldr	r3, [r0, #32]
 8008b9a:	b90b      	cbnz	r3, 8008ba0 <_vfiprintf_r+0x18>
 8008b9c:	f000 fbd2 	bl	8009344 <__sinit>
 8008ba0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ba2:	07d9      	lsls	r1, r3, #31
 8008ba4:	d405      	bmi.n	8008bb2 <_vfiprintf_r+0x2a>
 8008ba6:	89ab      	ldrh	r3, [r5, #12]
 8008ba8:	059a      	lsls	r2, r3, #22
 8008baa:	d402      	bmi.n	8008bb2 <_vfiprintf_r+0x2a>
 8008bac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bae:	f000 fdd4 	bl	800975a <__retarget_lock_acquire_recursive>
 8008bb2:	89ab      	ldrh	r3, [r5, #12]
 8008bb4:	071b      	lsls	r3, r3, #28
 8008bb6:	d501      	bpl.n	8008bbc <_vfiprintf_r+0x34>
 8008bb8:	692b      	ldr	r3, [r5, #16]
 8008bba:	b99b      	cbnz	r3, 8008be4 <_vfiprintf_r+0x5c>
 8008bbc:	4629      	mov	r1, r5
 8008bbe:	4630      	mov	r0, r6
 8008bc0:	f000 fc8a 	bl	80094d8 <__swsetup_r>
 8008bc4:	b170      	cbz	r0, 8008be4 <_vfiprintf_r+0x5c>
 8008bc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008bc8:	07dc      	lsls	r4, r3, #31
 8008bca:	d504      	bpl.n	8008bd6 <_vfiprintf_r+0x4e>
 8008bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8008bd0:	b01d      	add	sp, #116	@ 0x74
 8008bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bd6:	89ab      	ldrh	r3, [r5, #12]
 8008bd8:	0598      	lsls	r0, r3, #22
 8008bda:	d4f7      	bmi.n	8008bcc <_vfiprintf_r+0x44>
 8008bdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bde:	f000 fdbd 	bl	800975c <__retarget_lock_release_recursive>
 8008be2:	e7f3      	b.n	8008bcc <_vfiprintf_r+0x44>
 8008be4:	2300      	movs	r3, #0
 8008be6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008be8:	2320      	movs	r3, #32
 8008bea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008bee:	2330      	movs	r3, #48	@ 0x30
 8008bf0:	f04f 0901 	mov.w	r9, #1
 8008bf4:	f8cd 800c 	str.w	r8, [sp, #12]
 8008bf8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008da4 <_vfiprintf_r+0x21c>
 8008bfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008c00:	4623      	mov	r3, r4
 8008c02:	469a      	mov	sl, r3
 8008c04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c08:	b10a      	cbz	r2, 8008c0e <_vfiprintf_r+0x86>
 8008c0a:	2a25      	cmp	r2, #37	@ 0x25
 8008c0c:	d1f9      	bne.n	8008c02 <_vfiprintf_r+0x7a>
 8008c0e:	ebba 0b04 	subs.w	fp, sl, r4
 8008c12:	d00b      	beq.n	8008c2c <_vfiprintf_r+0xa4>
 8008c14:	465b      	mov	r3, fp
 8008c16:	4622      	mov	r2, r4
 8008c18:	4629      	mov	r1, r5
 8008c1a:	4630      	mov	r0, r6
 8008c1c:	f7ff ffa1 	bl	8008b62 <__sfputs_r>
 8008c20:	3001      	adds	r0, #1
 8008c22:	f000 80a7 	beq.w	8008d74 <_vfiprintf_r+0x1ec>
 8008c26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c28:	445a      	add	r2, fp
 8008c2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	f000 809f 	beq.w	8008d74 <_vfiprintf_r+0x1ec>
 8008c36:	2300      	movs	r3, #0
 8008c38:	f04f 32ff 	mov.w	r2, #4294967295
 8008c3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c40:	f10a 0a01 	add.w	sl, sl, #1
 8008c44:	9304      	str	r3, [sp, #16]
 8008c46:	9307      	str	r3, [sp, #28]
 8008c48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008c4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c4e:	4654      	mov	r4, sl
 8008c50:	2205      	movs	r2, #5
 8008c52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c56:	4853      	ldr	r0, [pc, #332]	@ (8008da4 <_vfiprintf_r+0x21c>)
 8008c58:	f000 fd81 	bl	800975e <memchr>
 8008c5c:	9a04      	ldr	r2, [sp, #16]
 8008c5e:	b9d8      	cbnz	r0, 8008c98 <_vfiprintf_r+0x110>
 8008c60:	06d1      	lsls	r1, r2, #27
 8008c62:	bf44      	itt	mi
 8008c64:	2320      	movmi	r3, #32
 8008c66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c6a:	0713      	lsls	r3, r2, #28
 8008c6c:	bf44      	itt	mi
 8008c6e:	232b      	movmi	r3, #43	@ 0x2b
 8008c70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c74:	f89a 3000 	ldrb.w	r3, [sl]
 8008c78:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c7a:	d015      	beq.n	8008ca8 <_vfiprintf_r+0x120>
 8008c7c:	4654      	mov	r4, sl
 8008c7e:	2000      	movs	r0, #0
 8008c80:	f04f 0c0a 	mov.w	ip, #10
 8008c84:	9a07      	ldr	r2, [sp, #28]
 8008c86:	4621      	mov	r1, r4
 8008c88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c8c:	3b30      	subs	r3, #48	@ 0x30
 8008c8e:	2b09      	cmp	r3, #9
 8008c90:	d94b      	bls.n	8008d2a <_vfiprintf_r+0x1a2>
 8008c92:	b1b0      	cbz	r0, 8008cc2 <_vfiprintf_r+0x13a>
 8008c94:	9207      	str	r2, [sp, #28]
 8008c96:	e014      	b.n	8008cc2 <_vfiprintf_r+0x13a>
 8008c98:	eba0 0308 	sub.w	r3, r0, r8
 8008c9c:	fa09 f303 	lsl.w	r3, r9, r3
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	46a2      	mov	sl, r4
 8008ca4:	9304      	str	r3, [sp, #16]
 8008ca6:	e7d2      	b.n	8008c4e <_vfiprintf_r+0xc6>
 8008ca8:	9b03      	ldr	r3, [sp, #12]
 8008caa:	1d19      	adds	r1, r3, #4
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	9103      	str	r1, [sp, #12]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	bfbb      	ittet	lt
 8008cb4:	425b      	neglt	r3, r3
 8008cb6:	f042 0202 	orrlt.w	r2, r2, #2
 8008cba:	9307      	strge	r3, [sp, #28]
 8008cbc:	9307      	strlt	r3, [sp, #28]
 8008cbe:	bfb8      	it	lt
 8008cc0:	9204      	strlt	r2, [sp, #16]
 8008cc2:	7823      	ldrb	r3, [r4, #0]
 8008cc4:	2b2e      	cmp	r3, #46	@ 0x2e
 8008cc6:	d10a      	bne.n	8008cde <_vfiprintf_r+0x156>
 8008cc8:	7863      	ldrb	r3, [r4, #1]
 8008cca:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ccc:	d132      	bne.n	8008d34 <_vfiprintf_r+0x1ac>
 8008cce:	9b03      	ldr	r3, [sp, #12]
 8008cd0:	3402      	adds	r4, #2
 8008cd2:	1d1a      	adds	r2, r3, #4
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	9203      	str	r2, [sp, #12]
 8008cd8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008cdc:	9305      	str	r3, [sp, #20]
 8008cde:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008da8 <_vfiprintf_r+0x220>
 8008ce2:	2203      	movs	r2, #3
 8008ce4:	4650      	mov	r0, sl
 8008ce6:	7821      	ldrb	r1, [r4, #0]
 8008ce8:	f000 fd39 	bl	800975e <memchr>
 8008cec:	b138      	cbz	r0, 8008cfe <_vfiprintf_r+0x176>
 8008cee:	2240      	movs	r2, #64	@ 0x40
 8008cf0:	9b04      	ldr	r3, [sp, #16]
 8008cf2:	eba0 000a 	sub.w	r0, r0, sl
 8008cf6:	4082      	lsls	r2, r0
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	3401      	adds	r4, #1
 8008cfc:	9304      	str	r3, [sp, #16]
 8008cfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d02:	2206      	movs	r2, #6
 8008d04:	4829      	ldr	r0, [pc, #164]	@ (8008dac <_vfiprintf_r+0x224>)
 8008d06:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d0a:	f000 fd28 	bl	800975e <memchr>
 8008d0e:	2800      	cmp	r0, #0
 8008d10:	d03f      	beq.n	8008d92 <_vfiprintf_r+0x20a>
 8008d12:	4b27      	ldr	r3, [pc, #156]	@ (8008db0 <_vfiprintf_r+0x228>)
 8008d14:	bb1b      	cbnz	r3, 8008d5e <_vfiprintf_r+0x1d6>
 8008d16:	9b03      	ldr	r3, [sp, #12]
 8008d18:	3307      	adds	r3, #7
 8008d1a:	f023 0307 	bic.w	r3, r3, #7
 8008d1e:	3308      	adds	r3, #8
 8008d20:	9303      	str	r3, [sp, #12]
 8008d22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d24:	443b      	add	r3, r7
 8008d26:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d28:	e76a      	b.n	8008c00 <_vfiprintf_r+0x78>
 8008d2a:	460c      	mov	r4, r1
 8008d2c:	2001      	movs	r0, #1
 8008d2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d32:	e7a8      	b.n	8008c86 <_vfiprintf_r+0xfe>
 8008d34:	2300      	movs	r3, #0
 8008d36:	f04f 0c0a 	mov.w	ip, #10
 8008d3a:	4619      	mov	r1, r3
 8008d3c:	3401      	adds	r4, #1
 8008d3e:	9305      	str	r3, [sp, #20]
 8008d40:	4620      	mov	r0, r4
 8008d42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d46:	3a30      	subs	r2, #48	@ 0x30
 8008d48:	2a09      	cmp	r2, #9
 8008d4a:	d903      	bls.n	8008d54 <_vfiprintf_r+0x1cc>
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d0c6      	beq.n	8008cde <_vfiprintf_r+0x156>
 8008d50:	9105      	str	r1, [sp, #20]
 8008d52:	e7c4      	b.n	8008cde <_vfiprintf_r+0x156>
 8008d54:	4604      	mov	r4, r0
 8008d56:	2301      	movs	r3, #1
 8008d58:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d5c:	e7f0      	b.n	8008d40 <_vfiprintf_r+0x1b8>
 8008d5e:	ab03      	add	r3, sp, #12
 8008d60:	9300      	str	r3, [sp, #0]
 8008d62:	462a      	mov	r2, r5
 8008d64:	4630      	mov	r0, r6
 8008d66:	4b13      	ldr	r3, [pc, #76]	@ (8008db4 <_vfiprintf_r+0x22c>)
 8008d68:	a904      	add	r1, sp, #16
 8008d6a:	f7ff fcb9 	bl	80086e0 <_printf_float>
 8008d6e:	4607      	mov	r7, r0
 8008d70:	1c78      	adds	r0, r7, #1
 8008d72:	d1d6      	bne.n	8008d22 <_vfiprintf_r+0x19a>
 8008d74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d76:	07d9      	lsls	r1, r3, #31
 8008d78:	d405      	bmi.n	8008d86 <_vfiprintf_r+0x1fe>
 8008d7a:	89ab      	ldrh	r3, [r5, #12]
 8008d7c:	059a      	lsls	r2, r3, #22
 8008d7e:	d402      	bmi.n	8008d86 <_vfiprintf_r+0x1fe>
 8008d80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d82:	f000 fceb 	bl	800975c <__retarget_lock_release_recursive>
 8008d86:	89ab      	ldrh	r3, [r5, #12]
 8008d88:	065b      	lsls	r3, r3, #25
 8008d8a:	f53f af1f 	bmi.w	8008bcc <_vfiprintf_r+0x44>
 8008d8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008d90:	e71e      	b.n	8008bd0 <_vfiprintf_r+0x48>
 8008d92:	ab03      	add	r3, sp, #12
 8008d94:	9300      	str	r3, [sp, #0]
 8008d96:	462a      	mov	r2, r5
 8008d98:	4630      	mov	r0, r6
 8008d9a:	4b06      	ldr	r3, [pc, #24]	@ (8008db4 <_vfiprintf_r+0x22c>)
 8008d9c:	a904      	add	r1, sp, #16
 8008d9e:	f000 f87d 	bl	8008e9c <_printf_i>
 8008da2:	e7e4      	b.n	8008d6e <_vfiprintf_r+0x1e6>
 8008da4:	0800bd86 	.word	0x0800bd86
 8008da8:	0800bd8c 	.word	0x0800bd8c
 8008dac:	0800bd90 	.word	0x0800bd90
 8008db0:	080086e1 	.word	0x080086e1
 8008db4:	08008b63 	.word	0x08008b63

08008db8 <_printf_common>:
 8008db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dbc:	4616      	mov	r6, r2
 8008dbe:	4698      	mov	r8, r3
 8008dc0:	688a      	ldr	r2, [r1, #8]
 8008dc2:	690b      	ldr	r3, [r1, #16]
 8008dc4:	4607      	mov	r7, r0
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	bfb8      	it	lt
 8008dca:	4613      	movlt	r3, r2
 8008dcc:	6033      	str	r3, [r6, #0]
 8008dce:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008dd2:	460c      	mov	r4, r1
 8008dd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008dd8:	b10a      	cbz	r2, 8008dde <_printf_common+0x26>
 8008dda:	3301      	adds	r3, #1
 8008ddc:	6033      	str	r3, [r6, #0]
 8008dde:	6823      	ldr	r3, [r4, #0]
 8008de0:	0699      	lsls	r1, r3, #26
 8008de2:	bf42      	ittt	mi
 8008de4:	6833      	ldrmi	r3, [r6, #0]
 8008de6:	3302      	addmi	r3, #2
 8008de8:	6033      	strmi	r3, [r6, #0]
 8008dea:	6825      	ldr	r5, [r4, #0]
 8008dec:	f015 0506 	ands.w	r5, r5, #6
 8008df0:	d106      	bne.n	8008e00 <_printf_common+0x48>
 8008df2:	f104 0a19 	add.w	sl, r4, #25
 8008df6:	68e3      	ldr	r3, [r4, #12]
 8008df8:	6832      	ldr	r2, [r6, #0]
 8008dfa:	1a9b      	subs	r3, r3, r2
 8008dfc:	42ab      	cmp	r3, r5
 8008dfe:	dc2b      	bgt.n	8008e58 <_printf_common+0xa0>
 8008e00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008e04:	6822      	ldr	r2, [r4, #0]
 8008e06:	3b00      	subs	r3, #0
 8008e08:	bf18      	it	ne
 8008e0a:	2301      	movne	r3, #1
 8008e0c:	0692      	lsls	r2, r2, #26
 8008e0e:	d430      	bmi.n	8008e72 <_printf_common+0xba>
 8008e10:	4641      	mov	r1, r8
 8008e12:	4638      	mov	r0, r7
 8008e14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008e18:	47c8      	blx	r9
 8008e1a:	3001      	adds	r0, #1
 8008e1c:	d023      	beq.n	8008e66 <_printf_common+0xae>
 8008e1e:	6823      	ldr	r3, [r4, #0]
 8008e20:	6922      	ldr	r2, [r4, #16]
 8008e22:	f003 0306 	and.w	r3, r3, #6
 8008e26:	2b04      	cmp	r3, #4
 8008e28:	bf14      	ite	ne
 8008e2a:	2500      	movne	r5, #0
 8008e2c:	6833      	ldreq	r3, [r6, #0]
 8008e2e:	f04f 0600 	mov.w	r6, #0
 8008e32:	bf08      	it	eq
 8008e34:	68e5      	ldreq	r5, [r4, #12]
 8008e36:	f104 041a 	add.w	r4, r4, #26
 8008e3a:	bf08      	it	eq
 8008e3c:	1aed      	subeq	r5, r5, r3
 8008e3e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008e42:	bf08      	it	eq
 8008e44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	bfc4      	itt	gt
 8008e4c:	1a9b      	subgt	r3, r3, r2
 8008e4e:	18ed      	addgt	r5, r5, r3
 8008e50:	42b5      	cmp	r5, r6
 8008e52:	d11a      	bne.n	8008e8a <_printf_common+0xd2>
 8008e54:	2000      	movs	r0, #0
 8008e56:	e008      	b.n	8008e6a <_printf_common+0xb2>
 8008e58:	2301      	movs	r3, #1
 8008e5a:	4652      	mov	r2, sl
 8008e5c:	4641      	mov	r1, r8
 8008e5e:	4638      	mov	r0, r7
 8008e60:	47c8      	blx	r9
 8008e62:	3001      	adds	r0, #1
 8008e64:	d103      	bne.n	8008e6e <_printf_common+0xb6>
 8008e66:	f04f 30ff 	mov.w	r0, #4294967295
 8008e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e6e:	3501      	adds	r5, #1
 8008e70:	e7c1      	b.n	8008df6 <_printf_common+0x3e>
 8008e72:	2030      	movs	r0, #48	@ 0x30
 8008e74:	18e1      	adds	r1, r4, r3
 8008e76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008e7a:	1c5a      	adds	r2, r3, #1
 8008e7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008e80:	4422      	add	r2, r4
 8008e82:	3302      	adds	r3, #2
 8008e84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008e88:	e7c2      	b.n	8008e10 <_printf_common+0x58>
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	4622      	mov	r2, r4
 8008e8e:	4641      	mov	r1, r8
 8008e90:	4638      	mov	r0, r7
 8008e92:	47c8      	blx	r9
 8008e94:	3001      	adds	r0, #1
 8008e96:	d0e6      	beq.n	8008e66 <_printf_common+0xae>
 8008e98:	3601      	adds	r6, #1
 8008e9a:	e7d9      	b.n	8008e50 <_printf_common+0x98>

08008e9c <_printf_i>:
 8008e9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ea0:	7e0f      	ldrb	r7, [r1, #24]
 8008ea2:	4691      	mov	r9, r2
 8008ea4:	2f78      	cmp	r7, #120	@ 0x78
 8008ea6:	4680      	mov	r8, r0
 8008ea8:	460c      	mov	r4, r1
 8008eaa:	469a      	mov	sl, r3
 8008eac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008eae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008eb2:	d807      	bhi.n	8008ec4 <_printf_i+0x28>
 8008eb4:	2f62      	cmp	r7, #98	@ 0x62
 8008eb6:	d80a      	bhi.n	8008ece <_printf_i+0x32>
 8008eb8:	2f00      	cmp	r7, #0
 8008eba:	f000 80d3 	beq.w	8009064 <_printf_i+0x1c8>
 8008ebe:	2f58      	cmp	r7, #88	@ 0x58
 8008ec0:	f000 80ba 	beq.w	8009038 <_printf_i+0x19c>
 8008ec4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ec8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008ecc:	e03a      	b.n	8008f44 <_printf_i+0xa8>
 8008ece:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008ed2:	2b15      	cmp	r3, #21
 8008ed4:	d8f6      	bhi.n	8008ec4 <_printf_i+0x28>
 8008ed6:	a101      	add	r1, pc, #4	@ (adr r1, 8008edc <_printf_i+0x40>)
 8008ed8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008edc:	08008f35 	.word	0x08008f35
 8008ee0:	08008f49 	.word	0x08008f49
 8008ee4:	08008ec5 	.word	0x08008ec5
 8008ee8:	08008ec5 	.word	0x08008ec5
 8008eec:	08008ec5 	.word	0x08008ec5
 8008ef0:	08008ec5 	.word	0x08008ec5
 8008ef4:	08008f49 	.word	0x08008f49
 8008ef8:	08008ec5 	.word	0x08008ec5
 8008efc:	08008ec5 	.word	0x08008ec5
 8008f00:	08008ec5 	.word	0x08008ec5
 8008f04:	08008ec5 	.word	0x08008ec5
 8008f08:	0800904b 	.word	0x0800904b
 8008f0c:	08008f73 	.word	0x08008f73
 8008f10:	08009005 	.word	0x08009005
 8008f14:	08008ec5 	.word	0x08008ec5
 8008f18:	08008ec5 	.word	0x08008ec5
 8008f1c:	0800906d 	.word	0x0800906d
 8008f20:	08008ec5 	.word	0x08008ec5
 8008f24:	08008f73 	.word	0x08008f73
 8008f28:	08008ec5 	.word	0x08008ec5
 8008f2c:	08008ec5 	.word	0x08008ec5
 8008f30:	0800900d 	.word	0x0800900d
 8008f34:	6833      	ldr	r3, [r6, #0]
 8008f36:	1d1a      	adds	r2, r3, #4
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	6032      	str	r2, [r6, #0]
 8008f3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008f44:	2301      	movs	r3, #1
 8008f46:	e09e      	b.n	8009086 <_printf_i+0x1ea>
 8008f48:	6833      	ldr	r3, [r6, #0]
 8008f4a:	6820      	ldr	r0, [r4, #0]
 8008f4c:	1d19      	adds	r1, r3, #4
 8008f4e:	6031      	str	r1, [r6, #0]
 8008f50:	0606      	lsls	r6, r0, #24
 8008f52:	d501      	bpl.n	8008f58 <_printf_i+0xbc>
 8008f54:	681d      	ldr	r5, [r3, #0]
 8008f56:	e003      	b.n	8008f60 <_printf_i+0xc4>
 8008f58:	0645      	lsls	r5, r0, #25
 8008f5a:	d5fb      	bpl.n	8008f54 <_printf_i+0xb8>
 8008f5c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008f60:	2d00      	cmp	r5, #0
 8008f62:	da03      	bge.n	8008f6c <_printf_i+0xd0>
 8008f64:	232d      	movs	r3, #45	@ 0x2d
 8008f66:	426d      	negs	r5, r5
 8008f68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f6c:	230a      	movs	r3, #10
 8008f6e:	4859      	ldr	r0, [pc, #356]	@ (80090d4 <_printf_i+0x238>)
 8008f70:	e011      	b.n	8008f96 <_printf_i+0xfa>
 8008f72:	6821      	ldr	r1, [r4, #0]
 8008f74:	6833      	ldr	r3, [r6, #0]
 8008f76:	0608      	lsls	r0, r1, #24
 8008f78:	f853 5b04 	ldr.w	r5, [r3], #4
 8008f7c:	d402      	bmi.n	8008f84 <_printf_i+0xe8>
 8008f7e:	0649      	lsls	r1, r1, #25
 8008f80:	bf48      	it	mi
 8008f82:	b2ad      	uxthmi	r5, r5
 8008f84:	2f6f      	cmp	r7, #111	@ 0x6f
 8008f86:	6033      	str	r3, [r6, #0]
 8008f88:	bf14      	ite	ne
 8008f8a:	230a      	movne	r3, #10
 8008f8c:	2308      	moveq	r3, #8
 8008f8e:	4851      	ldr	r0, [pc, #324]	@ (80090d4 <_printf_i+0x238>)
 8008f90:	2100      	movs	r1, #0
 8008f92:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008f96:	6866      	ldr	r6, [r4, #4]
 8008f98:	2e00      	cmp	r6, #0
 8008f9a:	bfa8      	it	ge
 8008f9c:	6821      	ldrge	r1, [r4, #0]
 8008f9e:	60a6      	str	r6, [r4, #8]
 8008fa0:	bfa4      	itt	ge
 8008fa2:	f021 0104 	bicge.w	r1, r1, #4
 8008fa6:	6021      	strge	r1, [r4, #0]
 8008fa8:	b90d      	cbnz	r5, 8008fae <_printf_i+0x112>
 8008faa:	2e00      	cmp	r6, #0
 8008fac:	d04b      	beq.n	8009046 <_printf_i+0x1aa>
 8008fae:	4616      	mov	r6, r2
 8008fb0:	fbb5 f1f3 	udiv	r1, r5, r3
 8008fb4:	fb03 5711 	mls	r7, r3, r1, r5
 8008fb8:	5dc7      	ldrb	r7, [r0, r7]
 8008fba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008fbe:	462f      	mov	r7, r5
 8008fc0:	42bb      	cmp	r3, r7
 8008fc2:	460d      	mov	r5, r1
 8008fc4:	d9f4      	bls.n	8008fb0 <_printf_i+0x114>
 8008fc6:	2b08      	cmp	r3, #8
 8008fc8:	d10b      	bne.n	8008fe2 <_printf_i+0x146>
 8008fca:	6823      	ldr	r3, [r4, #0]
 8008fcc:	07df      	lsls	r7, r3, #31
 8008fce:	d508      	bpl.n	8008fe2 <_printf_i+0x146>
 8008fd0:	6923      	ldr	r3, [r4, #16]
 8008fd2:	6861      	ldr	r1, [r4, #4]
 8008fd4:	4299      	cmp	r1, r3
 8008fd6:	bfde      	ittt	le
 8008fd8:	2330      	movle	r3, #48	@ 0x30
 8008fda:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008fde:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008fe2:	1b92      	subs	r2, r2, r6
 8008fe4:	6122      	str	r2, [r4, #16]
 8008fe6:	464b      	mov	r3, r9
 8008fe8:	4621      	mov	r1, r4
 8008fea:	4640      	mov	r0, r8
 8008fec:	f8cd a000 	str.w	sl, [sp]
 8008ff0:	aa03      	add	r2, sp, #12
 8008ff2:	f7ff fee1 	bl	8008db8 <_printf_common>
 8008ff6:	3001      	adds	r0, #1
 8008ff8:	d14a      	bne.n	8009090 <_printf_i+0x1f4>
 8008ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8008ffe:	b004      	add	sp, #16
 8009000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009004:	6823      	ldr	r3, [r4, #0]
 8009006:	f043 0320 	orr.w	r3, r3, #32
 800900a:	6023      	str	r3, [r4, #0]
 800900c:	2778      	movs	r7, #120	@ 0x78
 800900e:	4832      	ldr	r0, [pc, #200]	@ (80090d8 <_printf_i+0x23c>)
 8009010:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009014:	6823      	ldr	r3, [r4, #0]
 8009016:	6831      	ldr	r1, [r6, #0]
 8009018:	061f      	lsls	r7, r3, #24
 800901a:	f851 5b04 	ldr.w	r5, [r1], #4
 800901e:	d402      	bmi.n	8009026 <_printf_i+0x18a>
 8009020:	065f      	lsls	r7, r3, #25
 8009022:	bf48      	it	mi
 8009024:	b2ad      	uxthmi	r5, r5
 8009026:	6031      	str	r1, [r6, #0]
 8009028:	07d9      	lsls	r1, r3, #31
 800902a:	bf44      	itt	mi
 800902c:	f043 0320 	orrmi.w	r3, r3, #32
 8009030:	6023      	strmi	r3, [r4, #0]
 8009032:	b11d      	cbz	r5, 800903c <_printf_i+0x1a0>
 8009034:	2310      	movs	r3, #16
 8009036:	e7ab      	b.n	8008f90 <_printf_i+0xf4>
 8009038:	4826      	ldr	r0, [pc, #152]	@ (80090d4 <_printf_i+0x238>)
 800903a:	e7e9      	b.n	8009010 <_printf_i+0x174>
 800903c:	6823      	ldr	r3, [r4, #0]
 800903e:	f023 0320 	bic.w	r3, r3, #32
 8009042:	6023      	str	r3, [r4, #0]
 8009044:	e7f6      	b.n	8009034 <_printf_i+0x198>
 8009046:	4616      	mov	r6, r2
 8009048:	e7bd      	b.n	8008fc6 <_printf_i+0x12a>
 800904a:	6833      	ldr	r3, [r6, #0]
 800904c:	6825      	ldr	r5, [r4, #0]
 800904e:	1d18      	adds	r0, r3, #4
 8009050:	6961      	ldr	r1, [r4, #20]
 8009052:	6030      	str	r0, [r6, #0]
 8009054:	062e      	lsls	r6, r5, #24
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	d501      	bpl.n	800905e <_printf_i+0x1c2>
 800905a:	6019      	str	r1, [r3, #0]
 800905c:	e002      	b.n	8009064 <_printf_i+0x1c8>
 800905e:	0668      	lsls	r0, r5, #25
 8009060:	d5fb      	bpl.n	800905a <_printf_i+0x1be>
 8009062:	8019      	strh	r1, [r3, #0]
 8009064:	2300      	movs	r3, #0
 8009066:	4616      	mov	r6, r2
 8009068:	6123      	str	r3, [r4, #16]
 800906a:	e7bc      	b.n	8008fe6 <_printf_i+0x14a>
 800906c:	6833      	ldr	r3, [r6, #0]
 800906e:	2100      	movs	r1, #0
 8009070:	1d1a      	adds	r2, r3, #4
 8009072:	6032      	str	r2, [r6, #0]
 8009074:	681e      	ldr	r6, [r3, #0]
 8009076:	6862      	ldr	r2, [r4, #4]
 8009078:	4630      	mov	r0, r6
 800907a:	f000 fb70 	bl	800975e <memchr>
 800907e:	b108      	cbz	r0, 8009084 <_printf_i+0x1e8>
 8009080:	1b80      	subs	r0, r0, r6
 8009082:	6060      	str	r0, [r4, #4]
 8009084:	6863      	ldr	r3, [r4, #4]
 8009086:	6123      	str	r3, [r4, #16]
 8009088:	2300      	movs	r3, #0
 800908a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800908e:	e7aa      	b.n	8008fe6 <_printf_i+0x14a>
 8009090:	4632      	mov	r2, r6
 8009092:	4649      	mov	r1, r9
 8009094:	4640      	mov	r0, r8
 8009096:	6923      	ldr	r3, [r4, #16]
 8009098:	47d0      	blx	sl
 800909a:	3001      	adds	r0, #1
 800909c:	d0ad      	beq.n	8008ffa <_printf_i+0x15e>
 800909e:	6823      	ldr	r3, [r4, #0]
 80090a0:	079b      	lsls	r3, r3, #30
 80090a2:	d413      	bmi.n	80090cc <_printf_i+0x230>
 80090a4:	68e0      	ldr	r0, [r4, #12]
 80090a6:	9b03      	ldr	r3, [sp, #12]
 80090a8:	4298      	cmp	r0, r3
 80090aa:	bfb8      	it	lt
 80090ac:	4618      	movlt	r0, r3
 80090ae:	e7a6      	b.n	8008ffe <_printf_i+0x162>
 80090b0:	2301      	movs	r3, #1
 80090b2:	4632      	mov	r2, r6
 80090b4:	4649      	mov	r1, r9
 80090b6:	4640      	mov	r0, r8
 80090b8:	47d0      	blx	sl
 80090ba:	3001      	adds	r0, #1
 80090bc:	d09d      	beq.n	8008ffa <_printf_i+0x15e>
 80090be:	3501      	adds	r5, #1
 80090c0:	68e3      	ldr	r3, [r4, #12]
 80090c2:	9903      	ldr	r1, [sp, #12]
 80090c4:	1a5b      	subs	r3, r3, r1
 80090c6:	42ab      	cmp	r3, r5
 80090c8:	dcf2      	bgt.n	80090b0 <_printf_i+0x214>
 80090ca:	e7eb      	b.n	80090a4 <_printf_i+0x208>
 80090cc:	2500      	movs	r5, #0
 80090ce:	f104 0619 	add.w	r6, r4, #25
 80090d2:	e7f5      	b.n	80090c0 <_printf_i+0x224>
 80090d4:	0800bd97 	.word	0x0800bd97
 80090d8:	0800bda8 	.word	0x0800bda8

080090dc <__sflush_r>:
 80090dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80090e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090e2:	0716      	lsls	r6, r2, #28
 80090e4:	4605      	mov	r5, r0
 80090e6:	460c      	mov	r4, r1
 80090e8:	d454      	bmi.n	8009194 <__sflush_r+0xb8>
 80090ea:	684b      	ldr	r3, [r1, #4]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	dc02      	bgt.n	80090f6 <__sflush_r+0x1a>
 80090f0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	dd48      	ble.n	8009188 <__sflush_r+0xac>
 80090f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80090f8:	2e00      	cmp	r6, #0
 80090fa:	d045      	beq.n	8009188 <__sflush_r+0xac>
 80090fc:	2300      	movs	r3, #0
 80090fe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009102:	682f      	ldr	r7, [r5, #0]
 8009104:	6a21      	ldr	r1, [r4, #32]
 8009106:	602b      	str	r3, [r5, #0]
 8009108:	d030      	beq.n	800916c <__sflush_r+0x90>
 800910a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800910c:	89a3      	ldrh	r3, [r4, #12]
 800910e:	0759      	lsls	r1, r3, #29
 8009110:	d505      	bpl.n	800911e <__sflush_r+0x42>
 8009112:	6863      	ldr	r3, [r4, #4]
 8009114:	1ad2      	subs	r2, r2, r3
 8009116:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009118:	b10b      	cbz	r3, 800911e <__sflush_r+0x42>
 800911a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800911c:	1ad2      	subs	r2, r2, r3
 800911e:	2300      	movs	r3, #0
 8009120:	4628      	mov	r0, r5
 8009122:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009124:	6a21      	ldr	r1, [r4, #32]
 8009126:	47b0      	blx	r6
 8009128:	1c43      	adds	r3, r0, #1
 800912a:	89a3      	ldrh	r3, [r4, #12]
 800912c:	d106      	bne.n	800913c <__sflush_r+0x60>
 800912e:	6829      	ldr	r1, [r5, #0]
 8009130:	291d      	cmp	r1, #29
 8009132:	d82b      	bhi.n	800918c <__sflush_r+0xb0>
 8009134:	4a28      	ldr	r2, [pc, #160]	@ (80091d8 <__sflush_r+0xfc>)
 8009136:	410a      	asrs	r2, r1
 8009138:	07d6      	lsls	r6, r2, #31
 800913a:	d427      	bmi.n	800918c <__sflush_r+0xb0>
 800913c:	2200      	movs	r2, #0
 800913e:	6062      	str	r2, [r4, #4]
 8009140:	6922      	ldr	r2, [r4, #16]
 8009142:	04d9      	lsls	r1, r3, #19
 8009144:	6022      	str	r2, [r4, #0]
 8009146:	d504      	bpl.n	8009152 <__sflush_r+0x76>
 8009148:	1c42      	adds	r2, r0, #1
 800914a:	d101      	bne.n	8009150 <__sflush_r+0x74>
 800914c:	682b      	ldr	r3, [r5, #0]
 800914e:	b903      	cbnz	r3, 8009152 <__sflush_r+0x76>
 8009150:	6560      	str	r0, [r4, #84]	@ 0x54
 8009152:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009154:	602f      	str	r7, [r5, #0]
 8009156:	b1b9      	cbz	r1, 8009188 <__sflush_r+0xac>
 8009158:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800915c:	4299      	cmp	r1, r3
 800915e:	d002      	beq.n	8009166 <__sflush_r+0x8a>
 8009160:	4628      	mov	r0, r5
 8009162:	f001 f969 	bl	800a438 <_free_r>
 8009166:	2300      	movs	r3, #0
 8009168:	6363      	str	r3, [r4, #52]	@ 0x34
 800916a:	e00d      	b.n	8009188 <__sflush_r+0xac>
 800916c:	2301      	movs	r3, #1
 800916e:	4628      	mov	r0, r5
 8009170:	47b0      	blx	r6
 8009172:	4602      	mov	r2, r0
 8009174:	1c50      	adds	r0, r2, #1
 8009176:	d1c9      	bne.n	800910c <__sflush_r+0x30>
 8009178:	682b      	ldr	r3, [r5, #0]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d0c6      	beq.n	800910c <__sflush_r+0x30>
 800917e:	2b1d      	cmp	r3, #29
 8009180:	d001      	beq.n	8009186 <__sflush_r+0xaa>
 8009182:	2b16      	cmp	r3, #22
 8009184:	d11d      	bne.n	80091c2 <__sflush_r+0xe6>
 8009186:	602f      	str	r7, [r5, #0]
 8009188:	2000      	movs	r0, #0
 800918a:	e021      	b.n	80091d0 <__sflush_r+0xf4>
 800918c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009190:	b21b      	sxth	r3, r3
 8009192:	e01a      	b.n	80091ca <__sflush_r+0xee>
 8009194:	690f      	ldr	r7, [r1, #16]
 8009196:	2f00      	cmp	r7, #0
 8009198:	d0f6      	beq.n	8009188 <__sflush_r+0xac>
 800919a:	0793      	lsls	r3, r2, #30
 800919c:	bf18      	it	ne
 800919e:	2300      	movne	r3, #0
 80091a0:	680e      	ldr	r6, [r1, #0]
 80091a2:	bf08      	it	eq
 80091a4:	694b      	ldreq	r3, [r1, #20]
 80091a6:	1bf6      	subs	r6, r6, r7
 80091a8:	600f      	str	r7, [r1, #0]
 80091aa:	608b      	str	r3, [r1, #8]
 80091ac:	2e00      	cmp	r6, #0
 80091ae:	ddeb      	ble.n	8009188 <__sflush_r+0xac>
 80091b0:	4633      	mov	r3, r6
 80091b2:	463a      	mov	r2, r7
 80091b4:	4628      	mov	r0, r5
 80091b6:	6a21      	ldr	r1, [r4, #32]
 80091b8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80091bc:	47e0      	blx	ip
 80091be:	2800      	cmp	r0, #0
 80091c0:	dc07      	bgt.n	80091d2 <__sflush_r+0xf6>
 80091c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091ca:	f04f 30ff 	mov.w	r0, #4294967295
 80091ce:	81a3      	strh	r3, [r4, #12]
 80091d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091d2:	4407      	add	r7, r0
 80091d4:	1a36      	subs	r6, r6, r0
 80091d6:	e7e9      	b.n	80091ac <__sflush_r+0xd0>
 80091d8:	dfbffffe 	.word	0xdfbffffe

080091dc <_fflush_r>:
 80091dc:	b538      	push	{r3, r4, r5, lr}
 80091de:	690b      	ldr	r3, [r1, #16]
 80091e0:	4605      	mov	r5, r0
 80091e2:	460c      	mov	r4, r1
 80091e4:	b913      	cbnz	r3, 80091ec <_fflush_r+0x10>
 80091e6:	2500      	movs	r5, #0
 80091e8:	4628      	mov	r0, r5
 80091ea:	bd38      	pop	{r3, r4, r5, pc}
 80091ec:	b118      	cbz	r0, 80091f6 <_fflush_r+0x1a>
 80091ee:	6a03      	ldr	r3, [r0, #32]
 80091f0:	b90b      	cbnz	r3, 80091f6 <_fflush_r+0x1a>
 80091f2:	f000 f8a7 	bl	8009344 <__sinit>
 80091f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d0f3      	beq.n	80091e6 <_fflush_r+0xa>
 80091fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009200:	07d0      	lsls	r0, r2, #31
 8009202:	d404      	bmi.n	800920e <_fflush_r+0x32>
 8009204:	0599      	lsls	r1, r3, #22
 8009206:	d402      	bmi.n	800920e <_fflush_r+0x32>
 8009208:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800920a:	f000 faa6 	bl	800975a <__retarget_lock_acquire_recursive>
 800920e:	4628      	mov	r0, r5
 8009210:	4621      	mov	r1, r4
 8009212:	f7ff ff63 	bl	80090dc <__sflush_r>
 8009216:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009218:	4605      	mov	r5, r0
 800921a:	07da      	lsls	r2, r3, #31
 800921c:	d4e4      	bmi.n	80091e8 <_fflush_r+0xc>
 800921e:	89a3      	ldrh	r3, [r4, #12]
 8009220:	059b      	lsls	r3, r3, #22
 8009222:	d4e1      	bmi.n	80091e8 <_fflush_r+0xc>
 8009224:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009226:	f000 fa99 	bl	800975c <__retarget_lock_release_recursive>
 800922a:	e7dd      	b.n	80091e8 <_fflush_r+0xc>

0800922c <std>:
 800922c:	2300      	movs	r3, #0
 800922e:	b510      	push	{r4, lr}
 8009230:	4604      	mov	r4, r0
 8009232:	e9c0 3300 	strd	r3, r3, [r0]
 8009236:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800923a:	6083      	str	r3, [r0, #8]
 800923c:	8181      	strh	r1, [r0, #12]
 800923e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009240:	81c2      	strh	r2, [r0, #14]
 8009242:	6183      	str	r3, [r0, #24]
 8009244:	4619      	mov	r1, r3
 8009246:	2208      	movs	r2, #8
 8009248:	305c      	adds	r0, #92	@ 0x5c
 800924a:	f000 f9b5 	bl	80095b8 <memset>
 800924e:	4b0d      	ldr	r3, [pc, #52]	@ (8009284 <std+0x58>)
 8009250:	6224      	str	r4, [r4, #32]
 8009252:	6263      	str	r3, [r4, #36]	@ 0x24
 8009254:	4b0c      	ldr	r3, [pc, #48]	@ (8009288 <std+0x5c>)
 8009256:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009258:	4b0c      	ldr	r3, [pc, #48]	@ (800928c <std+0x60>)
 800925a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800925c:	4b0c      	ldr	r3, [pc, #48]	@ (8009290 <std+0x64>)
 800925e:	6323      	str	r3, [r4, #48]	@ 0x30
 8009260:	4b0c      	ldr	r3, [pc, #48]	@ (8009294 <std+0x68>)
 8009262:	429c      	cmp	r4, r3
 8009264:	d006      	beq.n	8009274 <std+0x48>
 8009266:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800926a:	4294      	cmp	r4, r2
 800926c:	d002      	beq.n	8009274 <std+0x48>
 800926e:	33d0      	adds	r3, #208	@ 0xd0
 8009270:	429c      	cmp	r4, r3
 8009272:	d105      	bne.n	8009280 <std+0x54>
 8009274:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009278:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800927c:	f000 ba6c 	b.w	8009758 <__retarget_lock_init_recursive>
 8009280:	bd10      	pop	{r4, pc}
 8009282:	bf00      	nop
 8009284:	080093d5 	.word	0x080093d5
 8009288:	080093f7 	.word	0x080093f7
 800928c:	0800942f 	.word	0x0800942f
 8009290:	08009453 	.word	0x08009453
 8009294:	20000370 	.word	0x20000370

08009298 <stdio_exit_handler>:
 8009298:	4a02      	ldr	r2, [pc, #8]	@ (80092a4 <stdio_exit_handler+0xc>)
 800929a:	4903      	ldr	r1, [pc, #12]	@ (80092a8 <stdio_exit_handler+0x10>)
 800929c:	4803      	ldr	r0, [pc, #12]	@ (80092ac <stdio_exit_handler+0x14>)
 800929e:	f000 b87b 	b.w	8009398 <_fwalk_sglue>
 80092a2:	bf00      	nop
 80092a4:	2000000c 	.word	0x2000000c
 80092a8:	080091dd 	.word	0x080091dd
 80092ac:	2000001c 	.word	0x2000001c

080092b0 <cleanup_stdio>:
 80092b0:	6841      	ldr	r1, [r0, #4]
 80092b2:	4b0c      	ldr	r3, [pc, #48]	@ (80092e4 <cleanup_stdio+0x34>)
 80092b4:	b510      	push	{r4, lr}
 80092b6:	4299      	cmp	r1, r3
 80092b8:	4604      	mov	r4, r0
 80092ba:	d001      	beq.n	80092c0 <cleanup_stdio+0x10>
 80092bc:	f7ff ff8e 	bl	80091dc <_fflush_r>
 80092c0:	68a1      	ldr	r1, [r4, #8]
 80092c2:	4b09      	ldr	r3, [pc, #36]	@ (80092e8 <cleanup_stdio+0x38>)
 80092c4:	4299      	cmp	r1, r3
 80092c6:	d002      	beq.n	80092ce <cleanup_stdio+0x1e>
 80092c8:	4620      	mov	r0, r4
 80092ca:	f7ff ff87 	bl	80091dc <_fflush_r>
 80092ce:	68e1      	ldr	r1, [r4, #12]
 80092d0:	4b06      	ldr	r3, [pc, #24]	@ (80092ec <cleanup_stdio+0x3c>)
 80092d2:	4299      	cmp	r1, r3
 80092d4:	d004      	beq.n	80092e0 <cleanup_stdio+0x30>
 80092d6:	4620      	mov	r0, r4
 80092d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092dc:	f7ff bf7e 	b.w	80091dc <_fflush_r>
 80092e0:	bd10      	pop	{r4, pc}
 80092e2:	bf00      	nop
 80092e4:	20000370 	.word	0x20000370
 80092e8:	200003d8 	.word	0x200003d8
 80092ec:	20000440 	.word	0x20000440

080092f0 <global_stdio_init.part.0>:
 80092f0:	b510      	push	{r4, lr}
 80092f2:	4b0b      	ldr	r3, [pc, #44]	@ (8009320 <global_stdio_init.part.0+0x30>)
 80092f4:	4c0b      	ldr	r4, [pc, #44]	@ (8009324 <global_stdio_init.part.0+0x34>)
 80092f6:	4a0c      	ldr	r2, [pc, #48]	@ (8009328 <global_stdio_init.part.0+0x38>)
 80092f8:	4620      	mov	r0, r4
 80092fa:	601a      	str	r2, [r3, #0]
 80092fc:	2104      	movs	r1, #4
 80092fe:	2200      	movs	r2, #0
 8009300:	f7ff ff94 	bl	800922c <std>
 8009304:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009308:	2201      	movs	r2, #1
 800930a:	2109      	movs	r1, #9
 800930c:	f7ff ff8e 	bl	800922c <std>
 8009310:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009314:	2202      	movs	r2, #2
 8009316:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800931a:	2112      	movs	r1, #18
 800931c:	f7ff bf86 	b.w	800922c <std>
 8009320:	200004a8 	.word	0x200004a8
 8009324:	20000370 	.word	0x20000370
 8009328:	08009299 	.word	0x08009299

0800932c <__sfp_lock_acquire>:
 800932c:	4801      	ldr	r0, [pc, #4]	@ (8009334 <__sfp_lock_acquire+0x8>)
 800932e:	f000 ba14 	b.w	800975a <__retarget_lock_acquire_recursive>
 8009332:	bf00      	nop
 8009334:	200004b1 	.word	0x200004b1

08009338 <__sfp_lock_release>:
 8009338:	4801      	ldr	r0, [pc, #4]	@ (8009340 <__sfp_lock_release+0x8>)
 800933a:	f000 ba0f 	b.w	800975c <__retarget_lock_release_recursive>
 800933e:	bf00      	nop
 8009340:	200004b1 	.word	0x200004b1

08009344 <__sinit>:
 8009344:	b510      	push	{r4, lr}
 8009346:	4604      	mov	r4, r0
 8009348:	f7ff fff0 	bl	800932c <__sfp_lock_acquire>
 800934c:	6a23      	ldr	r3, [r4, #32]
 800934e:	b11b      	cbz	r3, 8009358 <__sinit+0x14>
 8009350:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009354:	f7ff bff0 	b.w	8009338 <__sfp_lock_release>
 8009358:	4b04      	ldr	r3, [pc, #16]	@ (800936c <__sinit+0x28>)
 800935a:	6223      	str	r3, [r4, #32]
 800935c:	4b04      	ldr	r3, [pc, #16]	@ (8009370 <__sinit+0x2c>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d1f5      	bne.n	8009350 <__sinit+0xc>
 8009364:	f7ff ffc4 	bl	80092f0 <global_stdio_init.part.0>
 8009368:	e7f2      	b.n	8009350 <__sinit+0xc>
 800936a:	bf00      	nop
 800936c:	080092b1 	.word	0x080092b1
 8009370:	200004a8 	.word	0x200004a8

08009374 <fiprintf>:
 8009374:	b40e      	push	{r1, r2, r3}
 8009376:	b503      	push	{r0, r1, lr}
 8009378:	4601      	mov	r1, r0
 800937a:	ab03      	add	r3, sp, #12
 800937c:	4805      	ldr	r0, [pc, #20]	@ (8009394 <fiprintf+0x20>)
 800937e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009382:	6800      	ldr	r0, [r0, #0]
 8009384:	9301      	str	r3, [sp, #4]
 8009386:	f7ff fbff 	bl	8008b88 <_vfiprintf_r>
 800938a:	b002      	add	sp, #8
 800938c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009390:	b003      	add	sp, #12
 8009392:	4770      	bx	lr
 8009394:	20000018 	.word	0x20000018

08009398 <_fwalk_sglue>:
 8009398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800939c:	4607      	mov	r7, r0
 800939e:	4688      	mov	r8, r1
 80093a0:	4614      	mov	r4, r2
 80093a2:	2600      	movs	r6, #0
 80093a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80093a8:	f1b9 0901 	subs.w	r9, r9, #1
 80093ac:	d505      	bpl.n	80093ba <_fwalk_sglue+0x22>
 80093ae:	6824      	ldr	r4, [r4, #0]
 80093b0:	2c00      	cmp	r4, #0
 80093b2:	d1f7      	bne.n	80093a4 <_fwalk_sglue+0xc>
 80093b4:	4630      	mov	r0, r6
 80093b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093ba:	89ab      	ldrh	r3, [r5, #12]
 80093bc:	2b01      	cmp	r3, #1
 80093be:	d907      	bls.n	80093d0 <_fwalk_sglue+0x38>
 80093c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80093c4:	3301      	adds	r3, #1
 80093c6:	d003      	beq.n	80093d0 <_fwalk_sglue+0x38>
 80093c8:	4629      	mov	r1, r5
 80093ca:	4638      	mov	r0, r7
 80093cc:	47c0      	blx	r8
 80093ce:	4306      	orrs	r6, r0
 80093d0:	3568      	adds	r5, #104	@ 0x68
 80093d2:	e7e9      	b.n	80093a8 <_fwalk_sglue+0x10>

080093d4 <__sread>:
 80093d4:	b510      	push	{r4, lr}
 80093d6:	460c      	mov	r4, r1
 80093d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093dc:	f000 f94a 	bl	8009674 <_read_r>
 80093e0:	2800      	cmp	r0, #0
 80093e2:	bfab      	itete	ge
 80093e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80093e6:	89a3      	ldrhlt	r3, [r4, #12]
 80093e8:	181b      	addge	r3, r3, r0
 80093ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80093ee:	bfac      	ite	ge
 80093f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80093f2:	81a3      	strhlt	r3, [r4, #12]
 80093f4:	bd10      	pop	{r4, pc}

080093f6 <__swrite>:
 80093f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093fa:	461f      	mov	r7, r3
 80093fc:	898b      	ldrh	r3, [r1, #12]
 80093fe:	4605      	mov	r5, r0
 8009400:	05db      	lsls	r3, r3, #23
 8009402:	460c      	mov	r4, r1
 8009404:	4616      	mov	r6, r2
 8009406:	d505      	bpl.n	8009414 <__swrite+0x1e>
 8009408:	2302      	movs	r3, #2
 800940a:	2200      	movs	r2, #0
 800940c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009410:	f000 f91e 	bl	8009650 <_lseek_r>
 8009414:	89a3      	ldrh	r3, [r4, #12]
 8009416:	4632      	mov	r2, r6
 8009418:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800941c:	81a3      	strh	r3, [r4, #12]
 800941e:	4628      	mov	r0, r5
 8009420:	463b      	mov	r3, r7
 8009422:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009426:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800942a:	f000 b959 	b.w	80096e0 <_write_r>

0800942e <__sseek>:
 800942e:	b510      	push	{r4, lr}
 8009430:	460c      	mov	r4, r1
 8009432:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009436:	f000 f90b 	bl	8009650 <_lseek_r>
 800943a:	1c43      	adds	r3, r0, #1
 800943c:	89a3      	ldrh	r3, [r4, #12]
 800943e:	bf15      	itete	ne
 8009440:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009442:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009446:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800944a:	81a3      	strheq	r3, [r4, #12]
 800944c:	bf18      	it	ne
 800944e:	81a3      	strhne	r3, [r4, #12]
 8009450:	bd10      	pop	{r4, pc}

08009452 <__sclose>:
 8009452:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009456:	f000 b8eb 	b.w	8009630 <_close_r>

0800945a <__swbuf_r>:
 800945a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800945c:	460e      	mov	r6, r1
 800945e:	4614      	mov	r4, r2
 8009460:	4605      	mov	r5, r0
 8009462:	b118      	cbz	r0, 800946c <__swbuf_r+0x12>
 8009464:	6a03      	ldr	r3, [r0, #32]
 8009466:	b90b      	cbnz	r3, 800946c <__swbuf_r+0x12>
 8009468:	f7ff ff6c 	bl	8009344 <__sinit>
 800946c:	69a3      	ldr	r3, [r4, #24]
 800946e:	60a3      	str	r3, [r4, #8]
 8009470:	89a3      	ldrh	r3, [r4, #12]
 8009472:	071a      	lsls	r2, r3, #28
 8009474:	d501      	bpl.n	800947a <__swbuf_r+0x20>
 8009476:	6923      	ldr	r3, [r4, #16]
 8009478:	b943      	cbnz	r3, 800948c <__swbuf_r+0x32>
 800947a:	4621      	mov	r1, r4
 800947c:	4628      	mov	r0, r5
 800947e:	f000 f82b 	bl	80094d8 <__swsetup_r>
 8009482:	b118      	cbz	r0, 800948c <__swbuf_r+0x32>
 8009484:	f04f 37ff 	mov.w	r7, #4294967295
 8009488:	4638      	mov	r0, r7
 800948a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800948c:	6823      	ldr	r3, [r4, #0]
 800948e:	6922      	ldr	r2, [r4, #16]
 8009490:	b2f6      	uxtb	r6, r6
 8009492:	1a98      	subs	r0, r3, r2
 8009494:	6963      	ldr	r3, [r4, #20]
 8009496:	4637      	mov	r7, r6
 8009498:	4283      	cmp	r3, r0
 800949a:	dc05      	bgt.n	80094a8 <__swbuf_r+0x4e>
 800949c:	4621      	mov	r1, r4
 800949e:	4628      	mov	r0, r5
 80094a0:	f7ff fe9c 	bl	80091dc <_fflush_r>
 80094a4:	2800      	cmp	r0, #0
 80094a6:	d1ed      	bne.n	8009484 <__swbuf_r+0x2a>
 80094a8:	68a3      	ldr	r3, [r4, #8]
 80094aa:	3b01      	subs	r3, #1
 80094ac:	60a3      	str	r3, [r4, #8]
 80094ae:	6823      	ldr	r3, [r4, #0]
 80094b0:	1c5a      	adds	r2, r3, #1
 80094b2:	6022      	str	r2, [r4, #0]
 80094b4:	701e      	strb	r6, [r3, #0]
 80094b6:	6962      	ldr	r2, [r4, #20]
 80094b8:	1c43      	adds	r3, r0, #1
 80094ba:	429a      	cmp	r2, r3
 80094bc:	d004      	beq.n	80094c8 <__swbuf_r+0x6e>
 80094be:	89a3      	ldrh	r3, [r4, #12]
 80094c0:	07db      	lsls	r3, r3, #31
 80094c2:	d5e1      	bpl.n	8009488 <__swbuf_r+0x2e>
 80094c4:	2e0a      	cmp	r6, #10
 80094c6:	d1df      	bne.n	8009488 <__swbuf_r+0x2e>
 80094c8:	4621      	mov	r1, r4
 80094ca:	4628      	mov	r0, r5
 80094cc:	f7ff fe86 	bl	80091dc <_fflush_r>
 80094d0:	2800      	cmp	r0, #0
 80094d2:	d0d9      	beq.n	8009488 <__swbuf_r+0x2e>
 80094d4:	e7d6      	b.n	8009484 <__swbuf_r+0x2a>
	...

080094d8 <__swsetup_r>:
 80094d8:	b538      	push	{r3, r4, r5, lr}
 80094da:	4b29      	ldr	r3, [pc, #164]	@ (8009580 <__swsetup_r+0xa8>)
 80094dc:	4605      	mov	r5, r0
 80094de:	6818      	ldr	r0, [r3, #0]
 80094e0:	460c      	mov	r4, r1
 80094e2:	b118      	cbz	r0, 80094ec <__swsetup_r+0x14>
 80094e4:	6a03      	ldr	r3, [r0, #32]
 80094e6:	b90b      	cbnz	r3, 80094ec <__swsetup_r+0x14>
 80094e8:	f7ff ff2c 	bl	8009344 <__sinit>
 80094ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094f0:	0719      	lsls	r1, r3, #28
 80094f2:	d422      	bmi.n	800953a <__swsetup_r+0x62>
 80094f4:	06da      	lsls	r2, r3, #27
 80094f6:	d407      	bmi.n	8009508 <__swsetup_r+0x30>
 80094f8:	2209      	movs	r2, #9
 80094fa:	602a      	str	r2, [r5, #0]
 80094fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009500:	f04f 30ff 	mov.w	r0, #4294967295
 8009504:	81a3      	strh	r3, [r4, #12]
 8009506:	e033      	b.n	8009570 <__swsetup_r+0x98>
 8009508:	0758      	lsls	r0, r3, #29
 800950a:	d512      	bpl.n	8009532 <__swsetup_r+0x5a>
 800950c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800950e:	b141      	cbz	r1, 8009522 <__swsetup_r+0x4a>
 8009510:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009514:	4299      	cmp	r1, r3
 8009516:	d002      	beq.n	800951e <__swsetup_r+0x46>
 8009518:	4628      	mov	r0, r5
 800951a:	f000 ff8d 	bl	800a438 <_free_r>
 800951e:	2300      	movs	r3, #0
 8009520:	6363      	str	r3, [r4, #52]	@ 0x34
 8009522:	89a3      	ldrh	r3, [r4, #12]
 8009524:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009528:	81a3      	strh	r3, [r4, #12]
 800952a:	2300      	movs	r3, #0
 800952c:	6063      	str	r3, [r4, #4]
 800952e:	6923      	ldr	r3, [r4, #16]
 8009530:	6023      	str	r3, [r4, #0]
 8009532:	89a3      	ldrh	r3, [r4, #12]
 8009534:	f043 0308 	orr.w	r3, r3, #8
 8009538:	81a3      	strh	r3, [r4, #12]
 800953a:	6923      	ldr	r3, [r4, #16]
 800953c:	b94b      	cbnz	r3, 8009552 <__swsetup_r+0x7a>
 800953e:	89a3      	ldrh	r3, [r4, #12]
 8009540:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009548:	d003      	beq.n	8009552 <__swsetup_r+0x7a>
 800954a:	4621      	mov	r1, r4
 800954c:	4628      	mov	r0, r5
 800954e:	f001 fb60 	bl	800ac12 <__smakebuf_r>
 8009552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009556:	f013 0201 	ands.w	r2, r3, #1
 800955a:	d00a      	beq.n	8009572 <__swsetup_r+0x9a>
 800955c:	2200      	movs	r2, #0
 800955e:	60a2      	str	r2, [r4, #8]
 8009560:	6962      	ldr	r2, [r4, #20]
 8009562:	4252      	negs	r2, r2
 8009564:	61a2      	str	r2, [r4, #24]
 8009566:	6922      	ldr	r2, [r4, #16]
 8009568:	b942      	cbnz	r2, 800957c <__swsetup_r+0xa4>
 800956a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800956e:	d1c5      	bne.n	80094fc <__swsetup_r+0x24>
 8009570:	bd38      	pop	{r3, r4, r5, pc}
 8009572:	0799      	lsls	r1, r3, #30
 8009574:	bf58      	it	pl
 8009576:	6962      	ldrpl	r2, [r4, #20]
 8009578:	60a2      	str	r2, [r4, #8]
 800957a:	e7f4      	b.n	8009566 <__swsetup_r+0x8e>
 800957c:	2000      	movs	r0, #0
 800957e:	e7f7      	b.n	8009570 <__swsetup_r+0x98>
 8009580:	20000018 	.word	0x20000018

08009584 <memmove>:
 8009584:	4288      	cmp	r0, r1
 8009586:	b510      	push	{r4, lr}
 8009588:	eb01 0402 	add.w	r4, r1, r2
 800958c:	d902      	bls.n	8009594 <memmove+0x10>
 800958e:	4284      	cmp	r4, r0
 8009590:	4623      	mov	r3, r4
 8009592:	d807      	bhi.n	80095a4 <memmove+0x20>
 8009594:	1e43      	subs	r3, r0, #1
 8009596:	42a1      	cmp	r1, r4
 8009598:	d008      	beq.n	80095ac <memmove+0x28>
 800959a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800959e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80095a2:	e7f8      	b.n	8009596 <memmove+0x12>
 80095a4:	4601      	mov	r1, r0
 80095a6:	4402      	add	r2, r0
 80095a8:	428a      	cmp	r2, r1
 80095aa:	d100      	bne.n	80095ae <memmove+0x2a>
 80095ac:	bd10      	pop	{r4, pc}
 80095ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80095b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80095b6:	e7f7      	b.n	80095a8 <memmove+0x24>

080095b8 <memset>:
 80095b8:	4603      	mov	r3, r0
 80095ba:	4402      	add	r2, r0
 80095bc:	4293      	cmp	r3, r2
 80095be:	d100      	bne.n	80095c2 <memset+0xa>
 80095c0:	4770      	bx	lr
 80095c2:	f803 1b01 	strb.w	r1, [r3], #1
 80095c6:	e7f9      	b.n	80095bc <memset+0x4>

080095c8 <_raise_r>:
 80095c8:	291f      	cmp	r1, #31
 80095ca:	b538      	push	{r3, r4, r5, lr}
 80095cc:	4605      	mov	r5, r0
 80095ce:	460c      	mov	r4, r1
 80095d0:	d904      	bls.n	80095dc <_raise_r+0x14>
 80095d2:	2316      	movs	r3, #22
 80095d4:	6003      	str	r3, [r0, #0]
 80095d6:	f04f 30ff 	mov.w	r0, #4294967295
 80095da:	bd38      	pop	{r3, r4, r5, pc}
 80095dc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80095de:	b112      	cbz	r2, 80095e6 <_raise_r+0x1e>
 80095e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80095e4:	b94b      	cbnz	r3, 80095fa <_raise_r+0x32>
 80095e6:	4628      	mov	r0, r5
 80095e8:	f000 f868 	bl	80096bc <_getpid_r>
 80095ec:	4622      	mov	r2, r4
 80095ee:	4601      	mov	r1, r0
 80095f0:	4628      	mov	r0, r5
 80095f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095f6:	f000 b84f 	b.w	8009698 <_kill_r>
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d00a      	beq.n	8009614 <_raise_r+0x4c>
 80095fe:	1c59      	adds	r1, r3, #1
 8009600:	d103      	bne.n	800960a <_raise_r+0x42>
 8009602:	2316      	movs	r3, #22
 8009604:	6003      	str	r3, [r0, #0]
 8009606:	2001      	movs	r0, #1
 8009608:	e7e7      	b.n	80095da <_raise_r+0x12>
 800960a:	2100      	movs	r1, #0
 800960c:	4620      	mov	r0, r4
 800960e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009612:	4798      	blx	r3
 8009614:	2000      	movs	r0, #0
 8009616:	e7e0      	b.n	80095da <_raise_r+0x12>

08009618 <raise>:
 8009618:	4b02      	ldr	r3, [pc, #8]	@ (8009624 <raise+0xc>)
 800961a:	4601      	mov	r1, r0
 800961c:	6818      	ldr	r0, [r3, #0]
 800961e:	f7ff bfd3 	b.w	80095c8 <_raise_r>
 8009622:	bf00      	nop
 8009624:	20000018 	.word	0x20000018

08009628 <_localeconv_r>:
 8009628:	4800      	ldr	r0, [pc, #0]	@ (800962c <_localeconv_r+0x4>)
 800962a:	4770      	bx	lr
 800962c:	20000158 	.word	0x20000158

08009630 <_close_r>:
 8009630:	b538      	push	{r3, r4, r5, lr}
 8009632:	2300      	movs	r3, #0
 8009634:	4d05      	ldr	r5, [pc, #20]	@ (800964c <_close_r+0x1c>)
 8009636:	4604      	mov	r4, r0
 8009638:	4608      	mov	r0, r1
 800963a:	602b      	str	r3, [r5, #0]
 800963c:	f7f8 f895 	bl	800176a <_close>
 8009640:	1c43      	adds	r3, r0, #1
 8009642:	d102      	bne.n	800964a <_close_r+0x1a>
 8009644:	682b      	ldr	r3, [r5, #0]
 8009646:	b103      	cbz	r3, 800964a <_close_r+0x1a>
 8009648:	6023      	str	r3, [r4, #0]
 800964a:	bd38      	pop	{r3, r4, r5, pc}
 800964c:	200004ac 	.word	0x200004ac

08009650 <_lseek_r>:
 8009650:	b538      	push	{r3, r4, r5, lr}
 8009652:	4604      	mov	r4, r0
 8009654:	4608      	mov	r0, r1
 8009656:	4611      	mov	r1, r2
 8009658:	2200      	movs	r2, #0
 800965a:	4d05      	ldr	r5, [pc, #20]	@ (8009670 <_lseek_r+0x20>)
 800965c:	602a      	str	r2, [r5, #0]
 800965e:	461a      	mov	r2, r3
 8009660:	f7f8 f8a7 	bl	80017b2 <_lseek>
 8009664:	1c43      	adds	r3, r0, #1
 8009666:	d102      	bne.n	800966e <_lseek_r+0x1e>
 8009668:	682b      	ldr	r3, [r5, #0]
 800966a:	b103      	cbz	r3, 800966e <_lseek_r+0x1e>
 800966c:	6023      	str	r3, [r4, #0]
 800966e:	bd38      	pop	{r3, r4, r5, pc}
 8009670:	200004ac 	.word	0x200004ac

08009674 <_read_r>:
 8009674:	b538      	push	{r3, r4, r5, lr}
 8009676:	4604      	mov	r4, r0
 8009678:	4608      	mov	r0, r1
 800967a:	4611      	mov	r1, r2
 800967c:	2200      	movs	r2, #0
 800967e:	4d05      	ldr	r5, [pc, #20]	@ (8009694 <_read_r+0x20>)
 8009680:	602a      	str	r2, [r5, #0]
 8009682:	461a      	mov	r2, r3
 8009684:	f7f8 f854 	bl	8001730 <_read>
 8009688:	1c43      	adds	r3, r0, #1
 800968a:	d102      	bne.n	8009692 <_read_r+0x1e>
 800968c:	682b      	ldr	r3, [r5, #0]
 800968e:	b103      	cbz	r3, 8009692 <_read_r+0x1e>
 8009690:	6023      	str	r3, [r4, #0]
 8009692:	bd38      	pop	{r3, r4, r5, pc}
 8009694:	200004ac 	.word	0x200004ac

08009698 <_kill_r>:
 8009698:	b538      	push	{r3, r4, r5, lr}
 800969a:	2300      	movs	r3, #0
 800969c:	4d06      	ldr	r5, [pc, #24]	@ (80096b8 <_kill_r+0x20>)
 800969e:	4604      	mov	r4, r0
 80096a0:	4608      	mov	r0, r1
 80096a2:	4611      	mov	r1, r2
 80096a4:	602b      	str	r3, [r5, #0]
 80096a6:	f7f8 f828 	bl	80016fa <_kill>
 80096aa:	1c43      	adds	r3, r0, #1
 80096ac:	d102      	bne.n	80096b4 <_kill_r+0x1c>
 80096ae:	682b      	ldr	r3, [r5, #0]
 80096b0:	b103      	cbz	r3, 80096b4 <_kill_r+0x1c>
 80096b2:	6023      	str	r3, [r4, #0]
 80096b4:	bd38      	pop	{r3, r4, r5, pc}
 80096b6:	bf00      	nop
 80096b8:	200004ac 	.word	0x200004ac

080096bc <_getpid_r>:
 80096bc:	f7f8 b816 	b.w	80016ec <_getpid>

080096c0 <_sbrk_r>:
 80096c0:	b538      	push	{r3, r4, r5, lr}
 80096c2:	2300      	movs	r3, #0
 80096c4:	4d05      	ldr	r5, [pc, #20]	@ (80096dc <_sbrk_r+0x1c>)
 80096c6:	4604      	mov	r4, r0
 80096c8:	4608      	mov	r0, r1
 80096ca:	602b      	str	r3, [r5, #0]
 80096cc:	f7f8 f87e 	bl	80017cc <_sbrk>
 80096d0:	1c43      	adds	r3, r0, #1
 80096d2:	d102      	bne.n	80096da <_sbrk_r+0x1a>
 80096d4:	682b      	ldr	r3, [r5, #0]
 80096d6:	b103      	cbz	r3, 80096da <_sbrk_r+0x1a>
 80096d8:	6023      	str	r3, [r4, #0]
 80096da:	bd38      	pop	{r3, r4, r5, pc}
 80096dc:	200004ac 	.word	0x200004ac

080096e0 <_write_r>:
 80096e0:	b538      	push	{r3, r4, r5, lr}
 80096e2:	4604      	mov	r4, r0
 80096e4:	4608      	mov	r0, r1
 80096e6:	4611      	mov	r1, r2
 80096e8:	2200      	movs	r2, #0
 80096ea:	4d05      	ldr	r5, [pc, #20]	@ (8009700 <_write_r+0x20>)
 80096ec:	602a      	str	r2, [r5, #0]
 80096ee:	461a      	mov	r2, r3
 80096f0:	f7fd fae2 	bl	8006cb8 <_write>
 80096f4:	1c43      	adds	r3, r0, #1
 80096f6:	d102      	bne.n	80096fe <_write_r+0x1e>
 80096f8:	682b      	ldr	r3, [r5, #0]
 80096fa:	b103      	cbz	r3, 80096fe <_write_r+0x1e>
 80096fc:	6023      	str	r3, [r4, #0]
 80096fe:	bd38      	pop	{r3, r4, r5, pc}
 8009700:	200004ac 	.word	0x200004ac

08009704 <__errno>:
 8009704:	4b01      	ldr	r3, [pc, #4]	@ (800970c <__errno+0x8>)
 8009706:	6818      	ldr	r0, [r3, #0]
 8009708:	4770      	bx	lr
 800970a:	bf00      	nop
 800970c:	20000018 	.word	0x20000018

08009710 <__libc_init_array>:
 8009710:	b570      	push	{r4, r5, r6, lr}
 8009712:	2600      	movs	r6, #0
 8009714:	4d0c      	ldr	r5, [pc, #48]	@ (8009748 <__libc_init_array+0x38>)
 8009716:	4c0d      	ldr	r4, [pc, #52]	@ (800974c <__libc_init_array+0x3c>)
 8009718:	1b64      	subs	r4, r4, r5
 800971a:	10a4      	asrs	r4, r4, #2
 800971c:	42a6      	cmp	r6, r4
 800971e:	d109      	bne.n	8009734 <__libc_init_array+0x24>
 8009720:	f001 faf6 	bl	800ad10 <_init>
 8009724:	2600      	movs	r6, #0
 8009726:	4d0a      	ldr	r5, [pc, #40]	@ (8009750 <__libc_init_array+0x40>)
 8009728:	4c0a      	ldr	r4, [pc, #40]	@ (8009754 <__libc_init_array+0x44>)
 800972a:	1b64      	subs	r4, r4, r5
 800972c:	10a4      	asrs	r4, r4, #2
 800972e:	42a6      	cmp	r6, r4
 8009730:	d105      	bne.n	800973e <__libc_init_array+0x2e>
 8009732:	bd70      	pop	{r4, r5, r6, pc}
 8009734:	f855 3b04 	ldr.w	r3, [r5], #4
 8009738:	4798      	blx	r3
 800973a:	3601      	adds	r6, #1
 800973c:	e7ee      	b.n	800971c <__libc_init_array+0xc>
 800973e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009742:	4798      	blx	r3
 8009744:	3601      	adds	r6, #1
 8009746:	e7f2      	b.n	800972e <__libc_init_array+0x1e>
 8009748:	0800c0b4 	.word	0x0800c0b4
 800974c:	0800c0b4 	.word	0x0800c0b4
 8009750:	0800c0b4 	.word	0x0800c0b4
 8009754:	0800c0bc 	.word	0x0800c0bc

08009758 <__retarget_lock_init_recursive>:
 8009758:	4770      	bx	lr

0800975a <__retarget_lock_acquire_recursive>:
 800975a:	4770      	bx	lr

0800975c <__retarget_lock_release_recursive>:
 800975c:	4770      	bx	lr

0800975e <memchr>:
 800975e:	4603      	mov	r3, r0
 8009760:	b510      	push	{r4, lr}
 8009762:	b2c9      	uxtb	r1, r1
 8009764:	4402      	add	r2, r0
 8009766:	4293      	cmp	r3, r2
 8009768:	4618      	mov	r0, r3
 800976a:	d101      	bne.n	8009770 <memchr+0x12>
 800976c:	2000      	movs	r0, #0
 800976e:	e003      	b.n	8009778 <memchr+0x1a>
 8009770:	7804      	ldrb	r4, [r0, #0]
 8009772:	3301      	adds	r3, #1
 8009774:	428c      	cmp	r4, r1
 8009776:	d1f6      	bne.n	8009766 <memchr+0x8>
 8009778:	bd10      	pop	{r4, pc}

0800977a <memcpy>:
 800977a:	440a      	add	r2, r1
 800977c:	4291      	cmp	r1, r2
 800977e:	f100 33ff 	add.w	r3, r0, #4294967295
 8009782:	d100      	bne.n	8009786 <memcpy+0xc>
 8009784:	4770      	bx	lr
 8009786:	b510      	push	{r4, lr}
 8009788:	f811 4b01 	ldrb.w	r4, [r1], #1
 800978c:	4291      	cmp	r1, r2
 800978e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009792:	d1f9      	bne.n	8009788 <memcpy+0xe>
 8009794:	bd10      	pop	{r4, pc}

08009796 <quorem>:
 8009796:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800979a:	6903      	ldr	r3, [r0, #16]
 800979c:	690c      	ldr	r4, [r1, #16]
 800979e:	4607      	mov	r7, r0
 80097a0:	42a3      	cmp	r3, r4
 80097a2:	db7e      	blt.n	80098a2 <quorem+0x10c>
 80097a4:	3c01      	subs	r4, #1
 80097a6:	00a3      	lsls	r3, r4, #2
 80097a8:	f100 0514 	add.w	r5, r0, #20
 80097ac:	f101 0814 	add.w	r8, r1, #20
 80097b0:	9300      	str	r3, [sp, #0]
 80097b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80097b6:	9301      	str	r3, [sp, #4]
 80097b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80097bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80097c0:	3301      	adds	r3, #1
 80097c2:	429a      	cmp	r2, r3
 80097c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80097c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80097cc:	d32e      	bcc.n	800982c <quorem+0x96>
 80097ce:	f04f 0a00 	mov.w	sl, #0
 80097d2:	46c4      	mov	ip, r8
 80097d4:	46ae      	mov	lr, r5
 80097d6:	46d3      	mov	fp, sl
 80097d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80097dc:	b298      	uxth	r0, r3
 80097de:	fb06 a000 	mla	r0, r6, r0, sl
 80097e2:	0c1b      	lsrs	r3, r3, #16
 80097e4:	0c02      	lsrs	r2, r0, #16
 80097e6:	fb06 2303 	mla	r3, r6, r3, r2
 80097ea:	f8de 2000 	ldr.w	r2, [lr]
 80097ee:	b280      	uxth	r0, r0
 80097f0:	b292      	uxth	r2, r2
 80097f2:	1a12      	subs	r2, r2, r0
 80097f4:	445a      	add	r2, fp
 80097f6:	f8de 0000 	ldr.w	r0, [lr]
 80097fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80097fe:	b29b      	uxth	r3, r3
 8009800:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009804:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009808:	b292      	uxth	r2, r2
 800980a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800980e:	45e1      	cmp	r9, ip
 8009810:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009814:	f84e 2b04 	str.w	r2, [lr], #4
 8009818:	d2de      	bcs.n	80097d8 <quorem+0x42>
 800981a:	9b00      	ldr	r3, [sp, #0]
 800981c:	58eb      	ldr	r3, [r5, r3]
 800981e:	b92b      	cbnz	r3, 800982c <quorem+0x96>
 8009820:	9b01      	ldr	r3, [sp, #4]
 8009822:	3b04      	subs	r3, #4
 8009824:	429d      	cmp	r5, r3
 8009826:	461a      	mov	r2, r3
 8009828:	d32f      	bcc.n	800988a <quorem+0xf4>
 800982a:	613c      	str	r4, [r7, #16]
 800982c:	4638      	mov	r0, r7
 800982e:	f001 f8c3 	bl	800a9b8 <__mcmp>
 8009832:	2800      	cmp	r0, #0
 8009834:	db25      	blt.n	8009882 <quorem+0xec>
 8009836:	4629      	mov	r1, r5
 8009838:	2000      	movs	r0, #0
 800983a:	f858 2b04 	ldr.w	r2, [r8], #4
 800983e:	f8d1 c000 	ldr.w	ip, [r1]
 8009842:	fa1f fe82 	uxth.w	lr, r2
 8009846:	fa1f f38c 	uxth.w	r3, ip
 800984a:	eba3 030e 	sub.w	r3, r3, lr
 800984e:	4403      	add	r3, r0
 8009850:	0c12      	lsrs	r2, r2, #16
 8009852:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009856:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800985a:	b29b      	uxth	r3, r3
 800985c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009860:	45c1      	cmp	r9, r8
 8009862:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009866:	f841 3b04 	str.w	r3, [r1], #4
 800986a:	d2e6      	bcs.n	800983a <quorem+0xa4>
 800986c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009870:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009874:	b922      	cbnz	r2, 8009880 <quorem+0xea>
 8009876:	3b04      	subs	r3, #4
 8009878:	429d      	cmp	r5, r3
 800987a:	461a      	mov	r2, r3
 800987c:	d30b      	bcc.n	8009896 <quorem+0x100>
 800987e:	613c      	str	r4, [r7, #16]
 8009880:	3601      	adds	r6, #1
 8009882:	4630      	mov	r0, r6
 8009884:	b003      	add	sp, #12
 8009886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800988a:	6812      	ldr	r2, [r2, #0]
 800988c:	3b04      	subs	r3, #4
 800988e:	2a00      	cmp	r2, #0
 8009890:	d1cb      	bne.n	800982a <quorem+0x94>
 8009892:	3c01      	subs	r4, #1
 8009894:	e7c6      	b.n	8009824 <quorem+0x8e>
 8009896:	6812      	ldr	r2, [r2, #0]
 8009898:	3b04      	subs	r3, #4
 800989a:	2a00      	cmp	r2, #0
 800989c:	d1ef      	bne.n	800987e <quorem+0xe8>
 800989e:	3c01      	subs	r4, #1
 80098a0:	e7ea      	b.n	8009878 <quorem+0xe2>
 80098a2:	2000      	movs	r0, #0
 80098a4:	e7ee      	b.n	8009884 <quorem+0xee>
	...

080098a8 <_dtoa_r>:
 80098a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098ac:	4614      	mov	r4, r2
 80098ae:	461d      	mov	r5, r3
 80098b0:	69c7      	ldr	r7, [r0, #28]
 80098b2:	b097      	sub	sp, #92	@ 0x5c
 80098b4:	4683      	mov	fp, r0
 80098b6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80098ba:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80098bc:	b97f      	cbnz	r7, 80098de <_dtoa_r+0x36>
 80098be:	2010      	movs	r0, #16
 80098c0:	f7fe fdb2 	bl	8008428 <malloc>
 80098c4:	4602      	mov	r2, r0
 80098c6:	f8cb 001c 	str.w	r0, [fp, #28]
 80098ca:	b920      	cbnz	r0, 80098d6 <_dtoa_r+0x2e>
 80098cc:	21ef      	movs	r1, #239	@ 0xef
 80098ce:	4ba8      	ldr	r3, [pc, #672]	@ (8009b70 <_dtoa_r+0x2c8>)
 80098d0:	48a8      	ldr	r0, [pc, #672]	@ (8009b74 <_dtoa_r+0x2cc>)
 80098d2:	f7fe fd6f 	bl	80083b4 <__assert_func>
 80098d6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80098da:	6007      	str	r7, [r0, #0]
 80098dc:	60c7      	str	r7, [r0, #12]
 80098de:	f8db 301c 	ldr.w	r3, [fp, #28]
 80098e2:	6819      	ldr	r1, [r3, #0]
 80098e4:	b159      	cbz	r1, 80098fe <_dtoa_r+0x56>
 80098e6:	685a      	ldr	r2, [r3, #4]
 80098e8:	2301      	movs	r3, #1
 80098ea:	4093      	lsls	r3, r2
 80098ec:	604a      	str	r2, [r1, #4]
 80098ee:	608b      	str	r3, [r1, #8]
 80098f0:	4658      	mov	r0, fp
 80098f2:	f000 fe29 	bl	800a548 <_Bfree>
 80098f6:	2200      	movs	r2, #0
 80098f8:	f8db 301c 	ldr.w	r3, [fp, #28]
 80098fc:	601a      	str	r2, [r3, #0]
 80098fe:	1e2b      	subs	r3, r5, #0
 8009900:	bfaf      	iteee	ge
 8009902:	2300      	movge	r3, #0
 8009904:	2201      	movlt	r2, #1
 8009906:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800990a:	9303      	strlt	r3, [sp, #12]
 800990c:	bfa8      	it	ge
 800990e:	6033      	strge	r3, [r6, #0]
 8009910:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009914:	4b98      	ldr	r3, [pc, #608]	@ (8009b78 <_dtoa_r+0x2d0>)
 8009916:	bfb8      	it	lt
 8009918:	6032      	strlt	r2, [r6, #0]
 800991a:	ea33 0308 	bics.w	r3, r3, r8
 800991e:	d112      	bne.n	8009946 <_dtoa_r+0x9e>
 8009920:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009924:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009926:	6013      	str	r3, [r2, #0]
 8009928:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800992c:	4323      	orrs	r3, r4
 800992e:	f000 8550 	beq.w	800a3d2 <_dtoa_r+0xb2a>
 8009932:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009934:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8009b7c <_dtoa_r+0x2d4>
 8009938:	2b00      	cmp	r3, #0
 800993a:	f000 8552 	beq.w	800a3e2 <_dtoa_r+0xb3a>
 800993e:	f10a 0303 	add.w	r3, sl, #3
 8009942:	f000 bd4c 	b.w	800a3de <_dtoa_r+0xb36>
 8009946:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800994a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800994e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009952:	2200      	movs	r2, #0
 8009954:	2300      	movs	r3, #0
 8009956:	f7f7 f827 	bl	80009a8 <__aeabi_dcmpeq>
 800995a:	4607      	mov	r7, r0
 800995c:	b158      	cbz	r0, 8009976 <_dtoa_r+0xce>
 800995e:	2301      	movs	r3, #1
 8009960:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009962:	6013      	str	r3, [r2, #0]
 8009964:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009966:	b113      	cbz	r3, 800996e <_dtoa_r+0xc6>
 8009968:	4b85      	ldr	r3, [pc, #532]	@ (8009b80 <_dtoa_r+0x2d8>)
 800996a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800996c:	6013      	str	r3, [r2, #0]
 800996e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8009b84 <_dtoa_r+0x2dc>
 8009972:	f000 bd36 	b.w	800a3e2 <_dtoa_r+0xb3a>
 8009976:	ab14      	add	r3, sp, #80	@ 0x50
 8009978:	9301      	str	r3, [sp, #4]
 800997a:	ab15      	add	r3, sp, #84	@ 0x54
 800997c:	9300      	str	r3, [sp, #0]
 800997e:	4658      	mov	r0, fp
 8009980:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009984:	f001 f8c8 	bl	800ab18 <__d2b>
 8009988:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800998c:	4681      	mov	r9, r0
 800998e:	2e00      	cmp	r6, #0
 8009990:	d077      	beq.n	8009a82 <_dtoa_r+0x1da>
 8009992:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009996:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009998:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800999c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80099a0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80099a4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80099a8:	9712      	str	r7, [sp, #72]	@ 0x48
 80099aa:	4619      	mov	r1, r3
 80099ac:	2200      	movs	r2, #0
 80099ae:	4b76      	ldr	r3, [pc, #472]	@ (8009b88 <_dtoa_r+0x2e0>)
 80099b0:	f7f6 fbda 	bl	8000168 <__aeabi_dsub>
 80099b4:	a368      	add	r3, pc, #416	@ (adr r3, 8009b58 <_dtoa_r+0x2b0>)
 80099b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ba:	f7f6 fd8d 	bl	80004d8 <__aeabi_dmul>
 80099be:	a368      	add	r3, pc, #416	@ (adr r3, 8009b60 <_dtoa_r+0x2b8>)
 80099c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c4:	f7f6 fbd2 	bl	800016c <__adddf3>
 80099c8:	4604      	mov	r4, r0
 80099ca:	4630      	mov	r0, r6
 80099cc:	460d      	mov	r5, r1
 80099ce:	f7f6 fd19 	bl	8000404 <__aeabi_i2d>
 80099d2:	a365      	add	r3, pc, #404	@ (adr r3, 8009b68 <_dtoa_r+0x2c0>)
 80099d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d8:	f7f6 fd7e 	bl	80004d8 <__aeabi_dmul>
 80099dc:	4602      	mov	r2, r0
 80099de:	460b      	mov	r3, r1
 80099e0:	4620      	mov	r0, r4
 80099e2:	4629      	mov	r1, r5
 80099e4:	f7f6 fbc2 	bl	800016c <__adddf3>
 80099e8:	4604      	mov	r4, r0
 80099ea:	460d      	mov	r5, r1
 80099ec:	f7f7 f824 	bl	8000a38 <__aeabi_d2iz>
 80099f0:	2200      	movs	r2, #0
 80099f2:	4607      	mov	r7, r0
 80099f4:	2300      	movs	r3, #0
 80099f6:	4620      	mov	r0, r4
 80099f8:	4629      	mov	r1, r5
 80099fa:	f7f6 ffdf 	bl	80009bc <__aeabi_dcmplt>
 80099fe:	b140      	cbz	r0, 8009a12 <_dtoa_r+0x16a>
 8009a00:	4638      	mov	r0, r7
 8009a02:	f7f6 fcff 	bl	8000404 <__aeabi_i2d>
 8009a06:	4622      	mov	r2, r4
 8009a08:	462b      	mov	r3, r5
 8009a0a:	f7f6 ffcd 	bl	80009a8 <__aeabi_dcmpeq>
 8009a0e:	b900      	cbnz	r0, 8009a12 <_dtoa_r+0x16a>
 8009a10:	3f01      	subs	r7, #1
 8009a12:	2f16      	cmp	r7, #22
 8009a14:	d853      	bhi.n	8009abe <_dtoa_r+0x216>
 8009a16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a1a:	4b5c      	ldr	r3, [pc, #368]	@ (8009b8c <_dtoa_r+0x2e4>)
 8009a1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a24:	f7f6 ffca 	bl	80009bc <__aeabi_dcmplt>
 8009a28:	2800      	cmp	r0, #0
 8009a2a:	d04a      	beq.n	8009ac2 <_dtoa_r+0x21a>
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	3f01      	subs	r7, #1
 8009a30:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009a32:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009a34:	1b9b      	subs	r3, r3, r6
 8009a36:	1e5a      	subs	r2, r3, #1
 8009a38:	bf46      	itte	mi
 8009a3a:	f1c3 0801 	rsbmi	r8, r3, #1
 8009a3e:	2300      	movmi	r3, #0
 8009a40:	f04f 0800 	movpl.w	r8, #0
 8009a44:	9209      	str	r2, [sp, #36]	@ 0x24
 8009a46:	bf48      	it	mi
 8009a48:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8009a4a:	2f00      	cmp	r7, #0
 8009a4c:	db3b      	blt.n	8009ac6 <_dtoa_r+0x21e>
 8009a4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a50:	970e      	str	r7, [sp, #56]	@ 0x38
 8009a52:	443b      	add	r3, r7
 8009a54:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a56:	2300      	movs	r3, #0
 8009a58:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a5a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009a5c:	2b09      	cmp	r3, #9
 8009a5e:	d866      	bhi.n	8009b2e <_dtoa_r+0x286>
 8009a60:	2b05      	cmp	r3, #5
 8009a62:	bfc4      	itt	gt
 8009a64:	3b04      	subgt	r3, #4
 8009a66:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8009a68:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009a6a:	bfc8      	it	gt
 8009a6c:	2400      	movgt	r4, #0
 8009a6e:	f1a3 0302 	sub.w	r3, r3, #2
 8009a72:	bfd8      	it	le
 8009a74:	2401      	movle	r4, #1
 8009a76:	2b03      	cmp	r3, #3
 8009a78:	d864      	bhi.n	8009b44 <_dtoa_r+0x29c>
 8009a7a:	e8df f003 	tbb	[pc, r3]
 8009a7e:	382b      	.short	0x382b
 8009a80:	5636      	.short	0x5636
 8009a82:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009a86:	441e      	add	r6, r3
 8009a88:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009a8c:	2b20      	cmp	r3, #32
 8009a8e:	bfc1      	itttt	gt
 8009a90:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009a94:	fa08 f803 	lslgt.w	r8, r8, r3
 8009a98:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009a9c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009aa0:	bfd6      	itet	le
 8009aa2:	f1c3 0320 	rsble	r3, r3, #32
 8009aa6:	ea48 0003 	orrgt.w	r0, r8, r3
 8009aaa:	fa04 f003 	lslle.w	r0, r4, r3
 8009aae:	f7f6 fc99 	bl	80003e4 <__aeabi_ui2d>
 8009ab2:	2201      	movs	r2, #1
 8009ab4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009ab8:	3e01      	subs	r6, #1
 8009aba:	9212      	str	r2, [sp, #72]	@ 0x48
 8009abc:	e775      	b.n	80099aa <_dtoa_r+0x102>
 8009abe:	2301      	movs	r3, #1
 8009ac0:	e7b6      	b.n	8009a30 <_dtoa_r+0x188>
 8009ac2:	900f      	str	r0, [sp, #60]	@ 0x3c
 8009ac4:	e7b5      	b.n	8009a32 <_dtoa_r+0x18a>
 8009ac6:	427b      	negs	r3, r7
 8009ac8:	930a      	str	r3, [sp, #40]	@ 0x28
 8009aca:	2300      	movs	r3, #0
 8009acc:	eba8 0807 	sub.w	r8, r8, r7
 8009ad0:	930e      	str	r3, [sp, #56]	@ 0x38
 8009ad2:	e7c2      	b.n	8009a5a <_dtoa_r+0x1b2>
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009ad8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	dc35      	bgt.n	8009b4a <_dtoa_r+0x2a2>
 8009ade:	2301      	movs	r3, #1
 8009ae0:	461a      	mov	r2, r3
 8009ae2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009ae6:	9221      	str	r2, [sp, #132]	@ 0x84
 8009ae8:	e00b      	b.n	8009b02 <_dtoa_r+0x25a>
 8009aea:	2301      	movs	r3, #1
 8009aec:	e7f3      	b.n	8009ad6 <_dtoa_r+0x22e>
 8009aee:	2300      	movs	r3, #0
 8009af0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009af2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009af4:	18fb      	adds	r3, r7, r3
 8009af6:	9308      	str	r3, [sp, #32]
 8009af8:	3301      	adds	r3, #1
 8009afa:	2b01      	cmp	r3, #1
 8009afc:	9307      	str	r3, [sp, #28]
 8009afe:	bfb8      	it	lt
 8009b00:	2301      	movlt	r3, #1
 8009b02:	2100      	movs	r1, #0
 8009b04:	2204      	movs	r2, #4
 8009b06:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009b0a:	f102 0514 	add.w	r5, r2, #20
 8009b0e:	429d      	cmp	r5, r3
 8009b10:	d91f      	bls.n	8009b52 <_dtoa_r+0x2aa>
 8009b12:	6041      	str	r1, [r0, #4]
 8009b14:	4658      	mov	r0, fp
 8009b16:	f000 fcd7 	bl	800a4c8 <_Balloc>
 8009b1a:	4682      	mov	sl, r0
 8009b1c:	2800      	cmp	r0, #0
 8009b1e:	d139      	bne.n	8009b94 <_dtoa_r+0x2ec>
 8009b20:	4602      	mov	r2, r0
 8009b22:	f240 11af 	movw	r1, #431	@ 0x1af
 8009b26:	4b1a      	ldr	r3, [pc, #104]	@ (8009b90 <_dtoa_r+0x2e8>)
 8009b28:	e6d2      	b.n	80098d0 <_dtoa_r+0x28>
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	e7e0      	b.n	8009af0 <_dtoa_r+0x248>
 8009b2e:	2401      	movs	r4, #1
 8009b30:	2300      	movs	r3, #0
 8009b32:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009b34:	9320      	str	r3, [sp, #128]	@ 0x80
 8009b36:	f04f 33ff 	mov.w	r3, #4294967295
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009b40:	2312      	movs	r3, #18
 8009b42:	e7d0      	b.n	8009ae6 <_dtoa_r+0x23e>
 8009b44:	2301      	movs	r3, #1
 8009b46:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009b48:	e7f5      	b.n	8009b36 <_dtoa_r+0x28e>
 8009b4a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009b4c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009b50:	e7d7      	b.n	8009b02 <_dtoa_r+0x25a>
 8009b52:	3101      	adds	r1, #1
 8009b54:	0052      	lsls	r2, r2, #1
 8009b56:	e7d8      	b.n	8009b0a <_dtoa_r+0x262>
 8009b58:	636f4361 	.word	0x636f4361
 8009b5c:	3fd287a7 	.word	0x3fd287a7
 8009b60:	8b60c8b3 	.word	0x8b60c8b3
 8009b64:	3fc68a28 	.word	0x3fc68a28
 8009b68:	509f79fb 	.word	0x509f79fb
 8009b6c:	3fd34413 	.word	0x3fd34413
 8009b70:	0800bdc6 	.word	0x0800bdc6
 8009b74:	0800bddd 	.word	0x0800bddd
 8009b78:	7ff00000 	.word	0x7ff00000
 8009b7c:	0800bdc2 	.word	0x0800bdc2
 8009b80:	0800bd85 	.word	0x0800bd85
 8009b84:	0800bd84 	.word	0x0800bd84
 8009b88:	3ff80000 	.word	0x3ff80000
 8009b8c:	0800bed8 	.word	0x0800bed8
 8009b90:	0800be35 	.word	0x0800be35
 8009b94:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009b98:	6018      	str	r0, [r3, #0]
 8009b9a:	9b07      	ldr	r3, [sp, #28]
 8009b9c:	2b0e      	cmp	r3, #14
 8009b9e:	f200 80a4 	bhi.w	8009cea <_dtoa_r+0x442>
 8009ba2:	2c00      	cmp	r4, #0
 8009ba4:	f000 80a1 	beq.w	8009cea <_dtoa_r+0x442>
 8009ba8:	2f00      	cmp	r7, #0
 8009baa:	dd33      	ble.n	8009c14 <_dtoa_r+0x36c>
 8009bac:	4b86      	ldr	r3, [pc, #536]	@ (8009dc8 <_dtoa_r+0x520>)
 8009bae:	f007 020f 	and.w	r2, r7, #15
 8009bb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009bb6:	05f8      	lsls	r0, r7, #23
 8009bb8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009bbc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009bc0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009bc4:	d516      	bpl.n	8009bf4 <_dtoa_r+0x34c>
 8009bc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009bca:	4b80      	ldr	r3, [pc, #512]	@ (8009dcc <_dtoa_r+0x524>)
 8009bcc:	2603      	movs	r6, #3
 8009bce:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009bd2:	f7f6 fdab 	bl	800072c <__aeabi_ddiv>
 8009bd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009bda:	f004 040f 	and.w	r4, r4, #15
 8009bde:	4d7b      	ldr	r5, [pc, #492]	@ (8009dcc <_dtoa_r+0x524>)
 8009be0:	b954      	cbnz	r4, 8009bf8 <_dtoa_r+0x350>
 8009be2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009be6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bea:	f7f6 fd9f 	bl	800072c <__aeabi_ddiv>
 8009bee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009bf2:	e028      	b.n	8009c46 <_dtoa_r+0x39e>
 8009bf4:	2602      	movs	r6, #2
 8009bf6:	e7f2      	b.n	8009bde <_dtoa_r+0x336>
 8009bf8:	07e1      	lsls	r1, r4, #31
 8009bfa:	d508      	bpl.n	8009c0e <_dtoa_r+0x366>
 8009bfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009c04:	f7f6 fc68 	bl	80004d8 <__aeabi_dmul>
 8009c08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c0c:	3601      	adds	r6, #1
 8009c0e:	1064      	asrs	r4, r4, #1
 8009c10:	3508      	adds	r5, #8
 8009c12:	e7e5      	b.n	8009be0 <_dtoa_r+0x338>
 8009c14:	f000 80d2 	beq.w	8009dbc <_dtoa_r+0x514>
 8009c18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c1c:	427c      	negs	r4, r7
 8009c1e:	4b6a      	ldr	r3, [pc, #424]	@ (8009dc8 <_dtoa_r+0x520>)
 8009c20:	f004 020f 	and.w	r2, r4, #15
 8009c24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c2c:	f7f6 fc54 	bl	80004d8 <__aeabi_dmul>
 8009c30:	2602      	movs	r6, #2
 8009c32:	2300      	movs	r3, #0
 8009c34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c38:	4d64      	ldr	r5, [pc, #400]	@ (8009dcc <_dtoa_r+0x524>)
 8009c3a:	1124      	asrs	r4, r4, #4
 8009c3c:	2c00      	cmp	r4, #0
 8009c3e:	f040 80b2 	bne.w	8009da6 <_dtoa_r+0x4fe>
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d1d3      	bne.n	8009bee <_dtoa_r+0x346>
 8009c46:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009c4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	f000 80b7 	beq.w	8009dc0 <_dtoa_r+0x518>
 8009c52:	2200      	movs	r2, #0
 8009c54:	4620      	mov	r0, r4
 8009c56:	4629      	mov	r1, r5
 8009c58:	4b5d      	ldr	r3, [pc, #372]	@ (8009dd0 <_dtoa_r+0x528>)
 8009c5a:	f7f6 feaf 	bl	80009bc <__aeabi_dcmplt>
 8009c5e:	2800      	cmp	r0, #0
 8009c60:	f000 80ae 	beq.w	8009dc0 <_dtoa_r+0x518>
 8009c64:	9b07      	ldr	r3, [sp, #28]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	f000 80aa 	beq.w	8009dc0 <_dtoa_r+0x518>
 8009c6c:	9b08      	ldr	r3, [sp, #32]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	dd37      	ble.n	8009ce2 <_dtoa_r+0x43a>
 8009c72:	1e7b      	subs	r3, r7, #1
 8009c74:	4620      	mov	r0, r4
 8009c76:	9304      	str	r3, [sp, #16]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	4629      	mov	r1, r5
 8009c7c:	4b55      	ldr	r3, [pc, #340]	@ (8009dd4 <_dtoa_r+0x52c>)
 8009c7e:	f7f6 fc2b 	bl	80004d8 <__aeabi_dmul>
 8009c82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c86:	9c08      	ldr	r4, [sp, #32]
 8009c88:	3601      	adds	r6, #1
 8009c8a:	4630      	mov	r0, r6
 8009c8c:	f7f6 fbba 	bl	8000404 <__aeabi_i2d>
 8009c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c94:	f7f6 fc20 	bl	80004d8 <__aeabi_dmul>
 8009c98:	2200      	movs	r2, #0
 8009c9a:	4b4f      	ldr	r3, [pc, #316]	@ (8009dd8 <_dtoa_r+0x530>)
 8009c9c:	f7f6 fa66 	bl	800016c <__adddf3>
 8009ca0:	4605      	mov	r5, r0
 8009ca2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009ca6:	2c00      	cmp	r4, #0
 8009ca8:	f040 809a 	bne.w	8009de0 <_dtoa_r+0x538>
 8009cac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	4b4a      	ldr	r3, [pc, #296]	@ (8009ddc <_dtoa_r+0x534>)
 8009cb4:	f7f6 fa58 	bl	8000168 <__aeabi_dsub>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	460b      	mov	r3, r1
 8009cbc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009cc0:	462a      	mov	r2, r5
 8009cc2:	4633      	mov	r3, r6
 8009cc4:	f7f6 fe98 	bl	80009f8 <__aeabi_dcmpgt>
 8009cc8:	2800      	cmp	r0, #0
 8009cca:	f040 828e 	bne.w	800a1ea <_dtoa_r+0x942>
 8009cce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009cd2:	462a      	mov	r2, r5
 8009cd4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009cd8:	f7f6 fe70 	bl	80009bc <__aeabi_dcmplt>
 8009cdc:	2800      	cmp	r0, #0
 8009cde:	f040 8127 	bne.w	8009f30 <_dtoa_r+0x688>
 8009ce2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009ce6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009cea:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	f2c0 8163 	blt.w	8009fb8 <_dtoa_r+0x710>
 8009cf2:	2f0e      	cmp	r7, #14
 8009cf4:	f300 8160 	bgt.w	8009fb8 <_dtoa_r+0x710>
 8009cf8:	4b33      	ldr	r3, [pc, #204]	@ (8009dc8 <_dtoa_r+0x520>)
 8009cfa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009cfe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009d02:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009d06:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	da03      	bge.n	8009d14 <_dtoa_r+0x46c>
 8009d0c:	9b07      	ldr	r3, [sp, #28]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	f340 8100 	ble.w	8009f14 <_dtoa_r+0x66c>
 8009d14:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009d18:	4656      	mov	r6, sl
 8009d1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d1e:	4620      	mov	r0, r4
 8009d20:	4629      	mov	r1, r5
 8009d22:	f7f6 fd03 	bl	800072c <__aeabi_ddiv>
 8009d26:	f7f6 fe87 	bl	8000a38 <__aeabi_d2iz>
 8009d2a:	4680      	mov	r8, r0
 8009d2c:	f7f6 fb6a 	bl	8000404 <__aeabi_i2d>
 8009d30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d34:	f7f6 fbd0 	bl	80004d8 <__aeabi_dmul>
 8009d38:	4602      	mov	r2, r0
 8009d3a:	460b      	mov	r3, r1
 8009d3c:	4620      	mov	r0, r4
 8009d3e:	4629      	mov	r1, r5
 8009d40:	f7f6 fa12 	bl	8000168 <__aeabi_dsub>
 8009d44:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009d48:	9d07      	ldr	r5, [sp, #28]
 8009d4a:	f806 4b01 	strb.w	r4, [r6], #1
 8009d4e:	eba6 040a 	sub.w	r4, r6, sl
 8009d52:	42a5      	cmp	r5, r4
 8009d54:	4602      	mov	r2, r0
 8009d56:	460b      	mov	r3, r1
 8009d58:	f040 8116 	bne.w	8009f88 <_dtoa_r+0x6e0>
 8009d5c:	f7f6 fa06 	bl	800016c <__adddf3>
 8009d60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d64:	4604      	mov	r4, r0
 8009d66:	460d      	mov	r5, r1
 8009d68:	f7f6 fe46 	bl	80009f8 <__aeabi_dcmpgt>
 8009d6c:	2800      	cmp	r0, #0
 8009d6e:	f040 80f8 	bne.w	8009f62 <_dtoa_r+0x6ba>
 8009d72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d76:	4620      	mov	r0, r4
 8009d78:	4629      	mov	r1, r5
 8009d7a:	f7f6 fe15 	bl	80009a8 <__aeabi_dcmpeq>
 8009d7e:	b118      	cbz	r0, 8009d88 <_dtoa_r+0x4e0>
 8009d80:	f018 0f01 	tst.w	r8, #1
 8009d84:	f040 80ed 	bne.w	8009f62 <_dtoa_r+0x6ba>
 8009d88:	4649      	mov	r1, r9
 8009d8a:	4658      	mov	r0, fp
 8009d8c:	f000 fbdc 	bl	800a548 <_Bfree>
 8009d90:	2300      	movs	r3, #0
 8009d92:	7033      	strb	r3, [r6, #0]
 8009d94:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009d96:	3701      	adds	r7, #1
 8009d98:	601f      	str	r7, [r3, #0]
 8009d9a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	f000 8320 	beq.w	800a3e2 <_dtoa_r+0xb3a>
 8009da2:	601e      	str	r6, [r3, #0]
 8009da4:	e31d      	b.n	800a3e2 <_dtoa_r+0xb3a>
 8009da6:	07e2      	lsls	r2, r4, #31
 8009da8:	d505      	bpl.n	8009db6 <_dtoa_r+0x50e>
 8009daa:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009dae:	f7f6 fb93 	bl	80004d8 <__aeabi_dmul>
 8009db2:	2301      	movs	r3, #1
 8009db4:	3601      	adds	r6, #1
 8009db6:	1064      	asrs	r4, r4, #1
 8009db8:	3508      	adds	r5, #8
 8009dba:	e73f      	b.n	8009c3c <_dtoa_r+0x394>
 8009dbc:	2602      	movs	r6, #2
 8009dbe:	e742      	b.n	8009c46 <_dtoa_r+0x39e>
 8009dc0:	9c07      	ldr	r4, [sp, #28]
 8009dc2:	9704      	str	r7, [sp, #16]
 8009dc4:	e761      	b.n	8009c8a <_dtoa_r+0x3e2>
 8009dc6:	bf00      	nop
 8009dc8:	0800bed8 	.word	0x0800bed8
 8009dcc:	0800beb0 	.word	0x0800beb0
 8009dd0:	3ff00000 	.word	0x3ff00000
 8009dd4:	40240000 	.word	0x40240000
 8009dd8:	401c0000 	.word	0x401c0000
 8009ddc:	40140000 	.word	0x40140000
 8009de0:	4b70      	ldr	r3, [pc, #448]	@ (8009fa4 <_dtoa_r+0x6fc>)
 8009de2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009de4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009de8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009dec:	4454      	add	r4, sl
 8009dee:	2900      	cmp	r1, #0
 8009df0:	d045      	beq.n	8009e7e <_dtoa_r+0x5d6>
 8009df2:	2000      	movs	r0, #0
 8009df4:	496c      	ldr	r1, [pc, #432]	@ (8009fa8 <_dtoa_r+0x700>)
 8009df6:	f7f6 fc99 	bl	800072c <__aeabi_ddiv>
 8009dfa:	4633      	mov	r3, r6
 8009dfc:	462a      	mov	r2, r5
 8009dfe:	f7f6 f9b3 	bl	8000168 <__aeabi_dsub>
 8009e02:	4656      	mov	r6, sl
 8009e04:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009e08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e0c:	f7f6 fe14 	bl	8000a38 <__aeabi_d2iz>
 8009e10:	4605      	mov	r5, r0
 8009e12:	f7f6 faf7 	bl	8000404 <__aeabi_i2d>
 8009e16:	4602      	mov	r2, r0
 8009e18:	460b      	mov	r3, r1
 8009e1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e1e:	f7f6 f9a3 	bl	8000168 <__aeabi_dsub>
 8009e22:	4602      	mov	r2, r0
 8009e24:	460b      	mov	r3, r1
 8009e26:	3530      	adds	r5, #48	@ 0x30
 8009e28:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009e2c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009e30:	f806 5b01 	strb.w	r5, [r6], #1
 8009e34:	f7f6 fdc2 	bl	80009bc <__aeabi_dcmplt>
 8009e38:	2800      	cmp	r0, #0
 8009e3a:	d163      	bne.n	8009f04 <_dtoa_r+0x65c>
 8009e3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e40:	2000      	movs	r0, #0
 8009e42:	495a      	ldr	r1, [pc, #360]	@ (8009fac <_dtoa_r+0x704>)
 8009e44:	f7f6 f990 	bl	8000168 <__aeabi_dsub>
 8009e48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009e4c:	f7f6 fdb6 	bl	80009bc <__aeabi_dcmplt>
 8009e50:	2800      	cmp	r0, #0
 8009e52:	f040 8087 	bne.w	8009f64 <_dtoa_r+0x6bc>
 8009e56:	42a6      	cmp	r6, r4
 8009e58:	f43f af43 	beq.w	8009ce2 <_dtoa_r+0x43a>
 8009e5c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009e60:	2200      	movs	r2, #0
 8009e62:	4b53      	ldr	r3, [pc, #332]	@ (8009fb0 <_dtoa_r+0x708>)
 8009e64:	f7f6 fb38 	bl	80004d8 <__aeabi_dmul>
 8009e68:	2200      	movs	r2, #0
 8009e6a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009e6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e72:	4b4f      	ldr	r3, [pc, #316]	@ (8009fb0 <_dtoa_r+0x708>)
 8009e74:	f7f6 fb30 	bl	80004d8 <__aeabi_dmul>
 8009e78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e7c:	e7c4      	b.n	8009e08 <_dtoa_r+0x560>
 8009e7e:	4631      	mov	r1, r6
 8009e80:	4628      	mov	r0, r5
 8009e82:	f7f6 fb29 	bl	80004d8 <__aeabi_dmul>
 8009e86:	4656      	mov	r6, sl
 8009e88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009e8c:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009e8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e92:	f7f6 fdd1 	bl	8000a38 <__aeabi_d2iz>
 8009e96:	4605      	mov	r5, r0
 8009e98:	f7f6 fab4 	bl	8000404 <__aeabi_i2d>
 8009e9c:	4602      	mov	r2, r0
 8009e9e:	460b      	mov	r3, r1
 8009ea0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ea4:	f7f6 f960 	bl	8000168 <__aeabi_dsub>
 8009ea8:	4602      	mov	r2, r0
 8009eaa:	460b      	mov	r3, r1
 8009eac:	3530      	adds	r5, #48	@ 0x30
 8009eae:	f806 5b01 	strb.w	r5, [r6], #1
 8009eb2:	42a6      	cmp	r6, r4
 8009eb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009eb8:	f04f 0200 	mov.w	r2, #0
 8009ebc:	d124      	bne.n	8009f08 <_dtoa_r+0x660>
 8009ebe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009ec2:	4b39      	ldr	r3, [pc, #228]	@ (8009fa8 <_dtoa_r+0x700>)
 8009ec4:	f7f6 f952 	bl	800016c <__adddf3>
 8009ec8:	4602      	mov	r2, r0
 8009eca:	460b      	mov	r3, r1
 8009ecc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ed0:	f7f6 fd92 	bl	80009f8 <__aeabi_dcmpgt>
 8009ed4:	2800      	cmp	r0, #0
 8009ed6:	d145      	bne.n	8009f64 <_dtoa_r+0x6bc>
 8009ed8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009edc:	2000      	movs	r0, #0
 8009ede:	4932      	ldr	r1, [pc, #200]	@ (8009fa8 <_dtoa_r+0x700>)
 8009ee0:	f7f6 f942 	bl	8000168 <__aeabi_dsub>
 8009ee4:	4602      	mov	r2, r0
 8009ee6:	460b      	mov	r3, r1
 8009ee8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009eec:	f7f6 fd66 	bl	80009bc <__aeabi_dcmplt>
 8009ef0:	2800      	cmp	r0, #0
 8009ef2:	f43f aef6 	beq.w	8009ce2 <_dtoa_r+0x43a>
 8009ef6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009ef8:	1e73      	subs	r3, r6, #1
 8009efa:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009efc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009f00:	2b30      	cmp	r3, #48	@ 0x30
 8009f02:	d0f8      	beq.n	8009ef6 <_dtoa_r+0x64e>
 8009f04:	9f04      	ldr	r7, [sp, #16]
 8009f06:	e73f      	b.n	8009d88 <_dtoa_r+0x4e0>
 8009f08:	4b29      	ldr	r3, [pc, #164]	@ (8009fb0 <_dtoa_r+0x708>)
 8009f0a:	f7f6 fae5 	bl	80004d8 <__aeabi_dmul>
 8009f0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f12:	e7bc      	b.n	8009e8e <_dtoa_r+0x5e6>
 8009f14:	d10c      	bne.n	8009f30 <_dtoa_r+0x688>
 8009f16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	4b25      	ldr	r3, [pc, #148]	@ (8009fb4 <_dtoa_r+0x70c>)
 8009f1e:	f7f6 fadb 	bl	80004d8 <__aeabi_dmul>
 8009f22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f26:	f7f6 fd5d 	bl	80009e4 <__aeabi_dcmpge>
 8009f2a:	2800      	cmp	r0, #0
 8009f2c:	f000 815b 	beq.w	800a1e6 <_dtoa_r+0x93e>
 8009f30:	2400      	movs	r4, #0
 8009f32:	4625      	mov	r5, r4
 8009f34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009f36:	4656      	mov	r6, sl
 8009f38:	43db      	mvns	r3, r3
 8009f3a:	9304      	str	r3, [sp, #16]
 8009f3c:	2700      	movs	r7, #0
 8009f3e:	4621      	mov	r1, r4
 8009f40:	4658      	mov	r0, fp
 8009f42:	f000 fb01 	bl	800a548 <_Bfree>
 8009f46:	2d00      	cmp	r5, #0
 8009f48:	d0dc      	beq.n	8009f04 <_dtoa_r+0x65c>
 8009f4a:	b12f      	cbz	r7, 8009f58 <_dtoa_r+0x6b0>
 8009f4c:	42af      	cmp	r7, r5
 8009f4e:	d003      	beq.n	8009f58 <_dtoa_r+0x6b0>
 8009f50:	4639      	mov	r1, r7
 8009f52:	4658      	mov	r0, fp
 8009f54:	f000 faf8 	bl	800a548 <_Bfree>
 8009f58:	4629      	mov	r1, r5
 8009f5a:	4658      	mov	r0, fp
 8009f5c:	f000 faf4 	bl	800a548 <_Bfree>
 8009f60:	e7d0      	b.n	8009f04 <_dtoa_r+0x65c>
 8009f62:	9704      	str	r7, [sp, #16]
 8009f64:	4633      	mov	r3, r6
 8009f66:	461e      	mov	r6, r3
 8009f68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f6c:	2a39      	cmp	r2, #57	@ 0x39
 8009f6e:	d107      	bne.n	8009f80 <_dtoa_r+0x6d8>
 8009f70:	459a      	cmp	sl, r3
 8009f72:	d1f8      	bne.n	8009f66 <_dtoa_r+0x6be>
 8009f74:	9a04      	ldr	r2, [sp, #16]
 8009f76:	3201      	adds	r2, #1
 8009f78:	9204      	str	r2, [sp, #16]
 8009f7a:	2230      	movs	r2, #48	@ 0x30
 8009f7c:	f88a 2000 	strb.w	r2, [sl]
 8009f80:	781a      	ldrb	r2, [r3, #0]
 8009f82:	3201      	adds	r2, #1
 8009f84:	701a      	strb	r2, [r3, #0]
 8009f86:	e7bd      	b.n	8009f04 <_dtoa_r+0x65c>
 8009f88:	2200      	movs	r2, #0
 8009f8a:	4b09      	ldr	r3, [pc, #36]	@ (8009fb0 <_dtoa_r+0x708>)
 8009f8c:	f7f6 faa4 	bl	80004d8 <__aeabi_dmul>
 8009f90:	2200      	movs	r2, #0
 8009f92:	2300      	movs	r3, #0
 8009f94:	4604      	mov	r4, r0
 8009f96:	460d      	mov	r5, r1
 8009f98:	f7f6 fd06 	bl	80009a8 <__aeabi_dcmpeq>
 8009f9c:	2800      	cmp	r0, #0
 8009f9e:	f43f aebc 	beq.w	8009d1a <_dtoa_r+0x472>
 8009fa2:	e6f1      	b.n	8009d88 <_dtoa_r+0x4e0>
 8009fa4:	0800bed8 	.word	0x0800bed8
 8009fa8:	3fe00000 	.word	0x3fe00000
 8009fac:	3ff00000 	.word	0x3ff00000
 8009fb0:	40240000 	.word	0x40240000
 8009fb4:	40140000 	.word	0x40140000
 8009fb8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009fba:	2a00      	cmp	r2, #0
 8009fbc:	f000 80db 	beq.w	800a176 <_dtoa_r+0x8ce>
 8009fc0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009fc2:	2a01      	cmp	r2, #1
 8009fc4:	f300 80bf 	bgt.w	800a146 <_dtoa_r+0x89e>
 8009fc8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009fca:	2a00      	cmp	r2, #0
 8009fcc:	f000 80b7 	beq.w	800a13e <_dtoa_r+0x896>
 8009fd0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009fd4:	4646      	mov	r6, r8
 8009fd6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009fd8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009fda:	2101      	movs	r1, #1
 8009fdc:	441a      	add	r2, r3
 8009fde:	4658      	mov	r0, fp
 8009fe0:	4498      	add	r8, r3
 8009fe2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009fe4:	f000 fb64 	bl	800a6b0 <__i2b>
 8009fe8:	4605      	mov	r5, r0
 8009fea:	b15e      	cbz	r6, 800a004 <_dtoa_r+0x75c>
 8009fec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	dd08      	ble.n	800a004 <_dtoa_r+0x75c>
 8009ff2:	42b3      	cmp	r3, r6
 8009ff4:	bfa8      	it	ge
 8009ff6:	4633      	movge	r3, r6
 8009ff8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ffa:	eba8 0803 	sub.w	r8, r8, r3
 8009ffe:	1af6      	subs	r6, r6, r3
 800a000:	1ad3      	subs	r3, r2, r3
 800a002:	9309      	str	r3, [sp, #36]	@ 0x24
 800a004:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a006:	b1f3      	cbz	r3, 800a046 <_dtoa_r+0x79e>
 800a008:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	f000 80b7 	beq.w	800a17e <_dtoa_r+0x8d6>
 800a010:	b18c      	cbz	r4, 800a036 <_dtoa_r+0x78e>
 800a012:	4629      	mov	r1, r5
 800a014:	4622      	mov	r2, r4
 800a016:	4658      	mov	r0, fp
 800a018:	f000 fc08 	bl	800a82c <__pow5mult>
 800a01c:	464a      	mov	r2, r9
 800a01e:	4601      	mov	r1, r0
 800a020:	4605      	mov	r5, r0
 800a022:	4658      	mov	r0, fp
 800a024:	f000 fb5a 	bl	800a6dc <__multiply>
 800a028:	4649      	mov	r1, r9
 800a02a:	9004      	str	r0, [sp, #16]
 800a02c:	4658      	mov	r0, fp
 800a02e:	f000 fa8b 	bl	800a548 <_Bfree>
 800a032:	9b04      	ldr	r3, [sp, #16]
 800a034:	4699      	mov	r9, r3
 800a036:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a038:	1b1a      	subs	r2, r3, r4
 800a03a:	d004      	beq.n	800a046 <_dtoa_r+0x79e>
 800a03c:	4649      	mov	r1, r9
 800a03e:	4658      	mov	r0, fp
 800a040:	f000 fbf4 	bl	800a82c <__pow5mult>
 800a044:	4681      	mov	r9, r0
 800a046:	2101      	movs	r1, #1
 800a048:	4658      	mov	r0, fp
 800a04a:	f000 fb31 	bl	800a6b0 <__i2b>
 800a04e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a050:	4604      	mov	r4, r0
 800a052:	2b00      	cmp	r3, #0
 800a054:	f000 81c9 	beq.w	800a3ea <_dtoa_r+0xb42>
 800a058:	461a      	mov	r2, r3
 800a05a:	4601      	mov	r1, r0
 800a05c:	4658      	mov	r0, fp
 800a05e:	f000 fbe5 	bl	800a82c <__pow5mult>
 800a062:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a064:	4604      	mov	r4, r0
 800a066:	2b01      	cmp	r3, #1
 800a068:	f300 808f 	bgt.w	800a18a <_dtoa_r+0x8e2>
 800a06c:	9b02      	ldr	r3, [sp, #8]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	f040 8087 	bne.w	800a182 <_dtoa_r+0x8da>
 800a074:	9b03      	ldr	r3, [sp, #12]
 800a076:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	f040 8083 	bne.w	800a186 <_dtoa_r+0x8de>
 800a080:	9b03      	ldr	r3, [sp, #12]
 800a082:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a086:	0d1b      	lsrs	r3, r3, #20
 800a088:	051b      	lsls	r3, r3, #20
 800a08a:	b12b      	cbz	r3, 800a098 <_dtoa_r+0x7f0>
 800a08c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a08e:	f108 0801 	add.w	r8, r8, #1
 800a092:	3301      	adds	r3, #1
 800a094:	9309      	str	r3, [sp, #36]	@ 0x24
 800a096:	2301      	movs	r3, #1
 800a098:	930a      	str	r3, [sp, #40]	@ 0x28
 800a09a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	f000 81aa 	beq.w	800a3f6 <_dtoa_r+0xb4e>
 800a0a2:	6923      	ldr	r3, [r4, #16]
 800a0a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a0a8:	6918      	ldr	r0, [r3, #16]
 800a0aa:	f000 fab5 	bl	800a618 <__hi0bits>
 800a0ae:	f1c0 0020 	rsb	r0, r0, #32
 800a0b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0b4:	4418      	add	r0, r3
 800a0b6:	f010 001f 	ands.w	r0, r0, #31
 800a0ba:	d071      	beq.n	800a1a0 <_dtoa_r+0x8f8>
 800a0bc:	f1c0 0320 	rsb	r3, r0, #32
 800a0c0:	2b04      	cmp	r3, #4
 800a0c2:	dd65      	ble.n	800a190 <_dtoa_r+0x8e8>
 800a0c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0c6:	f1c0 001c 	rsb	r0, r0, #28
 800a0ca:	4403      	add	r3, r0
 800a0cc:	4480      	add	r8, r0
 800a0ce:	4406      	add	r6, r0
 800a0d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0d2:	f1b8 0f00 	cmp.w	r8, #0
 800a0d6:	dd05      	ble.n	800a0e4 <_dtoa_r+0x83c>
 800a0d8:	4649      	mov	r1, r9
 800a0da:	4642      	mov	r2, r8
 800a0dc:	4658      	mov	r0, fp
 800a0de:	f000 fbff 	bl	800a8e0 <__lshift>
 800a0e2:	4681      	mov	r9, r0
 800a0e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	dd05      	ble.n	800a0f6 <_dtoa_r+0x84e>
 800a0ea:	4621      	mov	r1, r4
 800a0ec:	461a      	mov	r2, r3
 800a0ee:	4658      	mov	r0, fp
 800a0f0:	f000 fbf6 	bl	800a8e0 <__lshift>
 800a0f4:	4604      	mov	r4, r0
 800a0f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d053      	beq.n	800a1a4 <_dtoa_r+0x8fc>
 800a0fc:	4621      	mov	r1, r4
 800a0fe:	4648      	mov	r0, r9
 800a100:	f000 fc5a 	bl	800a9b8 <__mcmp>
 800a104:	2800      	cmp	r0, #0
 800a106:	da4d      	bge.n	800a1a4 <_dtoa_r+0x8fc>
 800a108:	1e7b      	subs	r3, r7, #1
 800a10a:	4649      	mov	r1, r9
 800a10c:	9304      	str	r3, [sp, #16]
 800a10e:	220a      	movs	r2, #10
 800a110:	2300      	movs	r3, #0
 800a112:	4658      	mov	r0, fp
 800a114:	f000 fa3a 	bl	800a58c <__multadd>
 800a118:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a11a:	4681      	mov	r9, r0
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	f000 816c 	beq.w	800a3fa <_dtoa_r+0xb52>
 800a122:	2300      	movs	r3, #0
 800a124:	4629      	mov	r1, r5
 800a126:	220a      	movs	r2, #10
 800a128:	4658      	mov	r0, fp
 800a12a:	f000 fa2f 	bl	800a58c <__multadd>
 800a12e:	9b08      	ldr	r3, [sp, #32]
 800a130:	4605      	mov	r5, r0
 800a132:	2b00      	cmp	r3, #0
 800a134:	dc61      	bgt.n	800a1fa <_dtoa_r+0x952>
 800a136:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a138:	2b02      	cmp	r3, #2
 800a13a:	dc3b      	bgt.n	800a1b4 <_dtoa_r+0x90c>
 800a13c:	e05d      	b.n	800a1fa <_dtoa_r+0x952>
 800a13e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a140:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a144:	e746      	b.n	8009fd4 <_dtoa_r+0x72c>
 800a146:	9b07      	ldr	r3, [sp, #28]
 800a148:	1e5c      	subs	r4, r3, #1
 800a14a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a14c:	42a3      	cmp	r3, r4
 800a14e:	bfbf      	itttt	lt
 800a150:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a152:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800a154:	1ae3      	sublt	r3, r4, r3
 800a156:	18d2      	addlt	r2, r2, r3
 800a158:	bfa8      	it	ge
 800a15a:	1b1c      	subge	r4, r3, r4
 800a15c:	9b07      	ldr	r3, [sp, #28]
 800a15e:	bfbe      	ittt	lt
 800a160:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a162:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800a164:	2400      	movlt	r4, #0
 800a166:	2b00      	cmp	r3, #0
 800a168:	bfb5      	itete	lt
 800a16a:	eba8 0603 	sublt.w	r6, r8, r3
 800a16e:	4646      	movge	r6, r8
 800a170:	2300      	movlt	r3, #0
 800a172:	9b07      	ldrge	r3, [sp, #28]
 800a174:	e730      	b.n	8009fd8 <_dtoa_r+0x730>
 800a176:	4646      	mov	r6, r8
 800a178:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a17a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a17c:	e735      	b.n	8009fea <_dtoa_r+0x742>
 800a17e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a180:	e75c      	b.n	800a03c <_dtoa_r+0x794>
 800a182:	2300      	movs	r3, #0
 800a184:	e788      	b.n	800a098 <_dtoa_r+0x7f0>
 800a186:	9b02      	ldr	r3, [sp, #8]
 800a188:	e786      	b.n	800a098 <_dtoa_r+0x7f0>
 800a18a:	2300      	movs	r3, #0
 800a18c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a18e:	e788      	b.n	800a0a2 <_dtoa_r+0x7fa>
 800a190:	d09f      	beq.n	800a0d2 <_dtoa_r+0x82a>
 800a192:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a194:	331c      	adds	r3, #28
 800a196:	441a      	add	r2, r3
 800a198:	4498      	add	r8, r3
 800a19a:	441e      	add	r6, r3
 800a19c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a19e:	e798      	b.n	800a0d2 <_dtoa_r+0x82a>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	e7f6      	b.n	800a192 <_dtoa_r+0x8ea>
 800a1a4:	9b07      	ldr	r3, [sp, #28]
 800a1a6:	9704      	str	r7, [sp, #16]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	dc20      	bgt.n	800a1ee <_dtoa_r+0x946>
 800a1ac:	9308      	str	r3, [sp, #32]
 800a1ae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a1b0:	2b02      	cmp	r3, #2
 800a1b2:	dd1e      	ble.n	800a1f2 <_dtoa_r+0x94a>
 800a1b4:	9b08      	ldr	r3, [sp, #32]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	f47f aebc 	bne.w	8009f34 <_dtoa_r+0x68c>
 800a1bc:	4621      	mov	r1, r4
 800a1be:	2205      	movs	r2, #5
 800a1c0:	4658      	mov	r0, fp
 800a1c2:	f000 f9e3 	bl	800a58c <__multadd>
 800a1c6:	4601      	mov	r1, r0
 800a1c8:	4604      	mov	r4, r0
 800a1ca:	4648      	mov	r0, r9
 800a1cc:	f000 fbf4 	bl	800a9b8 <__mcmp>
 800a1d0:	2800      	cmp	r0, #0
 800a1d2:	f77f aeaf 	ble.w	8009f34 <_dtoa_r+0x68c>
 800a1d6:	2331      	movs	r3, #49	@ 0x31
 800a1d8:	4656      	mov	r6, sl
 800a1da:	f806 3b01 	strb.w	r3, [r6], #1
 800a1de:	9b04      	ldr	r3, [sp, #16]
 800a1e0:	3301      	adds	r3, #1
 800a1e2:	9304      	str	r3, [sp, #16]
 800a1e4:	e6aa      	b.n	8009f3c <_dtoa_r+0x694>
 800a1e6:	9c07      	ldr	r4, [sp, #28]
 800a1e8:	9704      	str	r7, [sp, #16]
 800a1ea:	4625      	mov	r5, r4
 800a1ec:	e7f3      	b.n	800a1d6 <_dtoa_r+0x92e>
 800a1ee:	9b07      	ldr	r3, [sp, #28]
 800a1f0:	9308      	str	r3, [sp, #32]
 800a1f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	f000 8104 	beq.w	800a402 <_dtoa_r+0xb5a>
 800a1fa:	2e00      	cmp	r6, #0
 800a1fc:	dd05      	ble.n	800a20a <_dtoa_r+0x962>
 800a1fe:	4629      	mov	r1, r5
 800a200:	4632      	mov	r2, r6
 800a202:	4658      	mov	r0, fp
 800a204:	f000 fb6c 	bl	800a8e0 <__lshift>
 800a208:	4605      	mov	r5, r0
 800a20a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d05a      	beq.n	800a2c6 <_dtoa_r+0xa1e>
 800a210:	4658      	mov	r0, fp
 800a212:	6869      	ldr	r1, [r5, #4]
 800a214:	f000 f958 	bl	800a4c8 <_Balloc>
 800a218:	4606      	mov	r6, r0
 800a21a:	b928      	cbnz	r0, 800a228 <_dtoa_r+0x980>
 800a21c:	4602      	mov	r2, r0
 800a21e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a222:	4b83      	ldr	r3, [pc, #524]	@ (800a430 <_dtoa_r+0xb88>)
 800a224:	f7ff bb54 	b.w	80098d0 <_dtoa_r+0x28>
 800a228:	692a      	ldr	r2, [r5, #16]
 800a22a:	f105 010c 	add.w	r1, r5, #12
 800a22e:	3202      	adds	r2, #2
 800a230:	0092      	lsls	r2, r2, #2
 800a232:	300c      	adds	r0, #12
 800a234:	f7ff faa1 	bl	800977a <memcpy>
 800a238:	2201      	movs	r2, #1
 800a23a:	4631      	mov	r1, r6
 800a23c:	4658      	mov	r0, fp
 800a23e:	f000 fb4f 	bl	800a8e0 <__lshift>
 800a242:	462f      	mov	r7, r5
 800a244:	4605      	mov	r5, r0
 800a246:	f10a 0301 	add.w	r3, sl, #1
 800a24a:	9307      	str	r3, [sp, #28]
 800a24c:	9b08      	ldr	r3, [sp, #32]
 800a24e:	4453      	add	r3, sl
 800a250:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a252:	9b02      	ldr	r3, [sp, #8]
 800a254:	f003 0301 	and.w	r3, r3, #1
 800a258:	930a      	str	r3, [sp, #40]	@ 0x28
 800a25a:	9b07      	ldr	r3, [sp, #28]
 800a25c:	4621      	mov	r1, r4
 800a25e:	3b01      	subs	r3, #1
 800a260:	4648      	mov	r0, r9
 800a262:	9302      	str	r3, [sp, #8]
 800a264:	f7ff fa97 	bl	8009796 <quorem>
 800a268:	4639      	mov	r1, r7
 800a26a:	9008      	str	r0, [sp, #32]
 800a26c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a270:	4648      	mov	r0, r9
 800a272:	f000 fba1 	bl	800a9b8 <__mcmp>
 800a276:	462a      	mov	r2, r5
 800a278:	9009      	str	r0, [sp, #36]	@ 0x24
 800a27a:	4621      	mov	r1, r4
 800a27c:	4658      	mov	r0, fp
 800a27e:	f000 fbb7 	bl	800a9f0 <__mdiff>
 800a282:	68c2      	ldr	r2, [r0, #12]
 800a284:	4606      	mov	r6, r0
 800a286:	bb02      	cbnz	r2, 800a2ca <_dtoa_r+0xa22>
 800a288:	4601      	mov	r1, r0
 800a28a:	4648      	mov	r0, r9
 800a28c:	f000 fb94 	bl	800a9b8 <__mcmp>
 800a290:	4602      	mov	r2, r0
 800a292:	4631      	mov	r1, r6
 800a294:	4658      	mov	r0, fp
 800a296:	920c      	str	r2, [sp, #48]	@ 0x30
 800a298:	f000 f956 	bl	800a548 <_Bfree>
 800a29c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a29e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a2a0:	9e07      	ldr	r6, [sp, #28]
 800a2a2:	ea43 0102 	orr.w	r1, r3, r2
 800a2a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2a8:	4319      	orrs	r1, r3
 800a2aa:	d110      	bne.n	800a2ce <_dtoa_r+0xa26>
 800a2ac:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a2b0:	d029      	beq.n	800a306 <_dtoa_r+0xa5e>
 800a2b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	dd02      	ble.n	800a2be <_dtoa_r+0xa16>
 800a2b8:	9b08      	ldr	r3, [sp, #32]
 800a2ba:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a2be:	9b02      	ldr	r3, [sp, #8]
 800a2c0:	f883 8000 	strb.w	r8, [r3]
 800a2c4:	e63b      	b.n	8009f3e <_dtoa_r+0x696>
 800a2c6:	4628      	mov	r0, r5
 800a2c8:	e7bb      	b.n	800a242 <_dtoa_r+0x99a>
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	e7e1      	b.n	800a292 <_dtoa_r+0x9ea>
 800a2ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	db04      	blt.n	800a2de <_dtoa_r+0xa36>
 800a2d4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800a2d6:	430b      	orrs	r3, r1
 800a2d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a2da:	430b      	orrs	r3, r1
 800a2dc:	d120      	bne.n	800a320 <_dtoa_r+0xa78>
 800a2de:	2a00      	cmp	r2, #0
 800a2e0:	dded      	ble.n	800a2be <_dtoa_r+0xa16>
 800a2e2:	4649      	mov	r1, r9
 800a2e4:	2201      	movs	r2, #1
 800a2e6:	4658      	mov	r0, fp
 800a2e8:	f000 fafa 	bl	800a8e0 <__lshift>
 800a2ec:	4621      	mov	r1, r4
 800a2ee:	4681      	mov	r9, r0
 800a2f0:	f000 fb62 	bl	800a9b8 <__mcmp>
 800a2f4:	2800      	cmp	r0, #0
 800a2f6:	dc03      	bgt.n	800a300 <_dtoa_r+0xa58>
 800a2f8:	d1e1      	bne.n	800a2be <_dtoa_r+0xa16>
 800a2fa:	f018 0f01 	tst.w	r8, #1
 800a2fe:	d0de      	beq.n	800a2be <_dtoa_r+0xa16>
 800a300:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a304:	d1d8      	bne.n	800a2b8 <_dtoa_r+0xa10>
 800a306:	2339      	movs	r3, #57	@ 0x39
 800a308:	9a02      	ldr	r2, [sp, #8]
 800a30a:	7013      	strb	r3, [r2, #0]
 800a30c:	4633      	mov	r3, r6
 800a30e:	461e      	mov	r6, r3
 800a310:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a314:	3b01      	subs	r3, #1
 800a316:	2a39      	cmp	r2, #57	@ 0x39
 800a318:	d052      	beq.n	800a3c0 <_dtoa_r+0xb18>
 800a31a:	3201      	adds	r2, #1
 800a31c:	701a      	strb	r2, [r3, #0]
 800a31e:	e60e      	b.n	8009f3e <_dtoa_r+0x696>
 800a320:	2a00      	cmp	r2, #0
 800a322:	dd07      	ble.n	800a334 <_dtoa_r+0xa8c>
 800a324:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a328:	d0ed      	beq.n	800a306 <_dtoa_r+0xa5e>
 800a32a:	9a02      	ldr	r2, [sp, #8]
 800a32c:	f108 0301 	add.w	r3, r8, #1
 800a330:	7013      	strb	r3, [r2, #0]
 800a332:	e604      	b.n	8009f3e <_dtoa_r+0x696>
 800a334:	9b07      	ldr	r3, [sp, #28]
 800a336:	9a07      	ldr	r2, [sp, #28]
 800a338:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a33c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a33e:	4293      	cmp	r3, r2
 800a340:	d028      	beq.n	800a394 <_dtoa_r+0xaec>
 800a342:	4649      	mov	r1, r9
 800a344:	2300      	movs	r3, #0
 800a346:	220a      	movs	r2, #10
 800a348:	4658      	mov	r0, fp
 800a34a:	f000 f91f 	bl	800a58c <__multadd>
 800a34e:	42af      	cmp	r7, r5
 800a350:	4681      	mov	r9, r0
 800a352:	f04f 0300 	mov.w	r3, #0
 800a356:	f04f 020a 	mov.w	r2, #10
 800a35a:	4639      	mov	r1, r7
 800a35c:	4658      	mov	r0, fp
 800a35e:	d107      	bne.n	800a370 <_dtoa_r+0xac8>
 800a360:	f000 f914 	bl	800a58c <__multadd>
 800a364:	4607      	mov	r7, r0
 800a366:	4605      	mov	r5, r0
 800a368:	9b07      	ldr	r3, [sp, #28]
 800a36a:	3301      	adds	r3, #1
 800a36c:	9307      	str	r3, [sp, #28]
 800a36e:	e774      	b.n	800a25a <_dtoa_r+0x9b2>
 800a370:	f000 f90c 	bl	800a58c <__multadd>
 800a374:	4629      	mov	r1, r5
 800a376:	4607      	mov	r7, r0
 800a378:	2300      	movs	r3, #0
 800a37a:	220a      	movs	r2, #10
 800a37c:	4658      	mov	r0, fp
 800a37e:	f000 f905 	bl	800a58c <__multadd>
 800a382:	4605      	mov	r5, r0
 800a384:	e7f0      	b.n	800a368 <_dtoa_r+0xac0>
 800a386:	9b08      	ldr	r3, [sp, #32]
 800a388:	2700      	movs	r7, #0
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	bfcc      	ite	gt
 800a38e:	461e      	movgt	r6, r3
 800a390:	2601      	movle	r6, #1
 800a392:	4456      	add	r6, sl
 800a394:	4649      	mov	r1, r9
 800a396:	2201      	movs	r2, #1
 800a398:	4658      	mov	r0, fp
 800a39a:	f000 faa1 	bl	800a8e0 <__lshift>
 800a39e:	4621      	mov	r1, r4
 800a3a0:	4681      	mov	r9, r0
 800a3a2:	f000 fb09 	bl	800a9b8 <__mcmp>
 800a3a6:	2800      	cmp	r0, #0
 800a3a8:	dcb0      	bgt.n	800a30c <_dtoa_r+0xa64>
 800a3aa:	d102      	bne.n	800a3b2 <_dtoa_r+0xb0a>
 800a3ac:	f018 0f01 	tst.w	r8, #1
 800a3b0:	d1ac      	bne.n	800a30c <_dtoa_r+0xa64>
 800a3b2:	4633      	mov	r3, r6
 800a3b4:	461e      	mov	r6, r3
 800a3b6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a3ba:	2a30      	cmp	r2, #48	@ 0x30
 800a3bc:	d0fa      	beq.n	800a3b4 <_dtoa_r+0xb0c>
 800a3be:	e5be      	b.n	8009f3e <_dtoa_r+0x696>
 800a3c0:	459a      	cmp	sl, r3
 800a3c2:	d1a4      	bne.n	800a30e <_dtoa_r+0xa66>
 800a3c4:	9b04      	ldr	r3, [sp, #16]
 800a3c6:	3301      	adds	r3, #1
 800a3c8:	9304      	str	r3, [sp, #16]
 800a3ca:	2331      	movs	r3, #49	@ 0x31
 800a3cc:	f88a 3000 	strb.w	r3, [sl]
 800a3d0:	e5b5      	b.n	8009f3e <_dtoa_r+0x696>
 800a3d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a3d4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a434 <_dtoa_r+0xb8c>
 800a3d8:	b11b      	cbz	r3, 800a3e2 <_dtoa_r+0xb3a>
 800a3da:	f10a 0308 	add.w	r3, sl, #8
 800a3de:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a3e0:	6013      	str	r3, [r2, #0]
 800a3e2:	4650      	mov	r0, sl
 800a3e4:	b017      	add	sp, #92	@ 0x5c
 800a3e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3ea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a3ec:	2b01      	cmp	r3, #1
 800a3ee:	f77f ae3d 	ble.w	800a06c <_dtoa_r+0x7c4>
 800a3f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3f4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3f6:	2001      	movs	r0, #1
 800a3f8:	e65b      	b.n	800a0b2 <_dtoa_r+0x80a>
 800a3fa:	9b08      	ldr	r3, [sp, #32]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	f77f aed6 	ble.w	800a1ae <_dtoa_r+0x906>
 800a402:	4656      	mov	r6, sl
 800a404:	4621      	mov	r1, r4
 800a406:	4648      	mov	r0, r9
 800a408:	f7ff f9c5 	bl	8009796 <quorem>
 800a40c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a410:	9b08      	ldr	r3, [sp, #32]
 800a412:	f806 8b01 	strb.w	r8, [r6], #1
 800a416:	eba6 020a 	sub.w	r2, r6, sl
 800a41a:	4293      	cmp	r3, r2
 800a41c:	ddb3      	ble.n	800a386 <_dtoa_r+0xade>
 800a41e:	4649      	mov	r1, r9
 800a420:	2300      	movs	r3, #0
 800a422:	220a      	movs	r2, #10
 800a424:	4658      	mov	r0, fp
 800a426:	f000 f8b1 	bl	800a58c <__multadd>
 800a42a:	4681      	mov	r9, r0
 800a42c:	e7ea      	b.n	800a404 <_dtoa_r+0xb5c>
 800a42e:	bf00      	nop
 800a430:	0800be35 	.word	0x0800be35
 800a434:	0800bdb9 	.word	0x0800bdb9

0800a438 <_free_r>:
 800a438:	b538      	push	{r3, r4, r5, lr}
 800a43a:	4605      	mov	r5, r0
 800a43c:	2900      	cmp	r1, #0
 800a43e:	d040      	beq.n	800a4c2 <_free_r+0x8a>
 800a440:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a444:	1f0c      	subs	r4, r1, #4
 800a446:	2b00      	cmp	r3, #0
 800a448:	bfb8      	it	lt
 800a44a:	18e4      	addlt	r4, r4, r3
 800a44c:	f7fe f89e 	bl	800858c <__malloc_lock>
 800a450:	4a1c      	ldr	r2, [pc, #112]	@ (800a4c4 <_free_r+0x8c>)
 800a452:	6813      	ldr	r3, [r2, #0]
 800a454:	b933      	cbnz	r3, 800a464 <_free_r+0x2c>
 800a456:	6063      	str	r3, [r4, #4]
 800a458:	6014      	str	r4, [r2, #0]
 800a45a:	4628      	mov	r0, r5
 800a45c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a460:	f7fe b89a 	b.w	8008598 <__malloc_unlock>
 800a464:	42a3      	cmp	r3, r4
 800a466:	d908      	bls.n	800a47a <_free_r+0x42>
 800a468:	6820      	ldr	r0, [r4, #0]
 800a46a:	1821      	adds	r1, r4, r0
 800a46c:	428b      	cmp	r3, r1
 800a46e:	bf01      	itttt	eq
 800a470:	6819      	ldreq	r1, [r3, #0]
 800a472:	685b      	ldreq	r3, [r3, #4]
 800a474:	1809      	addeq	r1, r1, r0
 800a476:	6021      	streq	r1, [r4, #0]
 800a478:	e7ed      	b.n	800a456 <_free_r+0x1e>
 800a47a:	461a      	mov	r2, r3
 800a47c:	685b      	ldr	r3, [r3, #4]
 800a47e:	b10b      	cbz	r3, 800a484 <_free_r+0x4c>
 800a480:	42a3      	cmp	r3, r4
 800a482:	d9fa      	bls.n	800a47a <_free_r+0x42>
 800a484:	6811      	ldr	r1, [r2, #0]
 800a486:	1850      	adds	r0, r2, r1
 800a488:	42a0      	cmp	r0, r4
 800a48a:	d10b      	bne.n	800a4a4 <_free_r+0x6c>
 800a48c:	6820      	ldr	r0, [r4, #0]
 800a48e:	4401      	add	r1, r0
 800a490:	1850      	adds	r0, r2, r1
 800a492:	4283      	cmp	r3, r0
 800a494:	6011      	str	r1, [r2, #0]
 800a496:	d1e0      	bne.n	800a45a <_free_r+0x22>
 800a498:	6818      	ldr	r0, [r3, #0]
 800a49a:	685b      	ldr	r3, [r3, #4]
 800a49c:	4408      	add	r0, r1
 800a49e:	6010      	str	r0, [r2, #0]
 800a4a0:	6053      	str	r3, [r2, #4]
 800a4a2:	e7da      	b.n	800a45a <_free_r+0x22>
 800a4a4:	d902      	bls.n	800a4ac <_free_r+0x74>
 800a4a6:	230c      	movs	r3, #12
 800a4a8:	602b      	str	r3, [r5, #0]
 800a4aa:	e7d6      	b.n	800a45a <_free_r+0x22>
 800a4ac:	6820      	ldr	r0, [r4, #0]
 800a4ae:	1821      	adds	r1, r4, r0
 800a4b0:	428b      	cmp	r3, r1
 800a4b2:	bf01      	itttt	eq
 800a4b4:	6819      	ldreq	r1, [r3, #0]
 800a4b6:	685b      	ldreq	r3, [r3, #4]
 800a4b8:	1809      	addeq	r1, r1, r0
 800a4ba:	6021      	streq	r1, [r4, #0]
 800a4bc:	6063      	str	r3, [r4, #4]
 800a4be:	6054      	str	r4, [r2, #4]
 800a4c0:	e7cb      	b.n	800a45a <_free_r+0x22>
 800a4c2:	bd38      	pop	{r3, r4, r5, pc}
 800a4c4:	2000036c 	.word	0x2000036c

0800a4c8 <_Balloc>:
 800a4c8:	b570      	push	{r4, r5, r6, lr}
 800a4ca:	69c6      	ldr	r6, [r0, #28]
 800a4cc:	4604      	mov	r4, r0
 800a4ce:	460d      	mov	r5, r1
 800a4d0:	b976      	cbnz	r6, 800a4f0 <_Balloc+0x28>
 800a4d2:	2010      	movs	r0, #16
 800a4d4:	f7fd ffa8 	bl	8008428 <malloc>
 800a4d8:	4602      	mov	r2, r0
 800a4da:	61e0      	str	r0, [r4, #28]
 800a4dc:	b920      	cbnz	r0, 800a4e8 <_Balloc+0x20>
 800a4de:	216b      	movs	r1, #107	@ 0x6b
 800a4e0:	4b17      	ldr	r3, [pc, #92]	@ (800a540 <_Balloc+0x78>)
 800a4e2:	4818      	ldr	r0, [pc, #96]	@ (800a544 <_Balloc+0x7c>)
 800a4e4:	f7fd ff66 	bl	80083b4 <__assert_func>
 800a4e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a4ec:	6006      	str	r6, [r0, #0]
 800a4ee:	60c6      	str	r6, [r0, #12]
 800a4f0:	69e6      	ldr	r6, [r4, #28]
 800a4f2:	68f3      	ldr	r3, [r6, #12]
 800a4f4:	b183      	cbz	r3, 800a518 <_Balloc+0x50>
 800a4f6:	69e3      	ldr	r3, [r4, #28]
 800a4f8:	68db      	ldr	r3, [r3, #12]
 800a4fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a4fe:	b9b8      	cbnz	r0, 800a530 <_Balloc+0x68>
 800a500:	2101      	movs	r1, #1
 800a502:	fa01 f605 	lsl.w	r6, r1, r5
 800a506:	1d72      	adds	r2, r6, #5
 800a508:	4620      	mov	r0, r4
 800a50a:	0092      	lsls	r2, r2, #2
 800a50c:	f7fd ff78 	bl	8008400 <_calloc_r>
 800a510:	b160      	cbz	r0, 800a52c <_Balloc+0x64>
 800a512:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a516:	e00e      	b.n	800a536 <_Balloc+0x6e>
 800a518:	2221      	movs	r2, #33	@ 0x21
 800a51a:	2104      	movs	r1, #4
 800a51c:	4620      	mov	r0, r4
 800a51e:	f7fd ff6f 	bl	8008400 <_calloc_r>
 800a522:	69e3      	ldr	r3, [r4, #28]
 800a524:	60f0      	str	r0, [r6, #12]
 800a526:	68db      	ldr	r3, [r3, #12]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d1e4      	bne.n	800a4f6 <_Balloc+0x2e>
 800a52c:	2000      	movs	r0, #0
 800a52e:	bd70      	pop	{r4, r5, r6, pc}
 800a530:	6802      	ldr	r2, [r0, #0]
 800a532:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a536:	2300      	movs	r3, #0
 800a538:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a53c:	e7f7      	b.n	800a52e <_Balloc+0x66>
 800a53e:	bf00      	nop
 800a540:	0800bdc6 	.word	0x0800bdc6
 800a544:	0800be46 	.word	0x0800be46

0800a548 <_Bfree>:
 800a548:	b570      	push	{r4, r5, r6, lr}
 800a54a:	69c6      	ldr	r6, [r0, #28]
 800a54c:	4605      	mov	r5, r0
 800a54e:	460c      	mov	r4, r1
 800a550:	b976      	cbnz	r6, 800a570 <_Bfree+0x28>
 800a552:	2010      	movs	r0, #16
 800a554:	f7fd ff68 	bl	8008428 <malloc>
 800a558:	4602      	mov	r2, r0
 800a55a:	61e8      	str	r0, [r5, #28]
 800a55c:	b920      	cbnz	r0, 800a568 <_Bfree+0x20>
 800a55e:	218f      	movs	r1, #143	@ 0x8f
 800a560:	4b08      	ldr	r3, [pc, #32]	@ (800a584 <_Bfree+0x3c>)
 800a562:	4809      	ldr	r0, [pc, #36]	@ (800a588 <_Bfree+0x40>)
 800a564:	f7fd ff26 	bl	80083b4 <__assert_func>
 800a568:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a56c:	6006      	str	r6, [r0, #0]
 800a56e:	60c6      	str	r6, [r0, #12]
 800a570:	b13c      	cbz	r4, 800a582 <_Bfree+0x3a>
 800a572:	69eb      	ldr	r3, [r5, #28]
 800a574:	6862      	ldr	r2, [r4, #4]
 800a576:	68db      	ldr	r3, [r3, #12]
 800a578:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a57c:	6021      	str	r1, [r4, #0]
 800a57e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a582:	bd70      	pop	{r4, r5, r6, pc}
 800a584:	0800bdc6 	.word	0x0800bdc6
 800a588:	0800be46 	.word	0x0800be46

0800a58c <__multadd>:
 800a58c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a590:	4607      	mov	r7, r0
 800a592:	460c      	mov	r4, r1
 800a594:	461e      	mov	r6, r3
 800a596:	2000      	movs	r0, #0
 800a598:	690d      	ldr	r5, [r1, #16]
 800a59a:	f101 0c14 	add.w	ip, r1, #20
 800a59e:	f8dc 3000 	ldr.w	r3, [ip]
 800a5a2:	3001      	adds	r0, #1
 800a5a4:	b299      	uxth	r1, r3
 800a5a6:	fb02 6101 	mla	r1, r2, r1, r6
 800a5aa:	0c1e      	lsrs	r6, r3, #16
 800a5ac:	0c0b      	lsrs	r3, r1, #16
 800a5ae:	fb02 3306 	mla	r3, r2, r6, r3
 800a5b2:	b289      	uxth	r1, r1
 800a5b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a5b8:	4285      	cmp	r5, r0
 800a5ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a5be:	f84c 1b04 	str.w	r1, [ip], #4
 800a5c2:	dcec      	bgt.n	800a59e <__multadd+0x12>
 800a5c4:	b30e      	cbz	r6, 800a60a <__multadd+0x7e>
 800a5c6:	68a3      	ldr	r3, [r4, #8]
 800a5c8:	42ab      	cmp	r3, r5
 800a5ca:	dc19      	bgt.n	800a600 <__multadd+0x74>
 800a5cc:	6861      	ldr	r1, [r4, #4]
 800a5ce:	4638      	mov	r0, r7
 800a5d0:	3101      	adds	r1, #1
 800a5d2:	f7ff ff79 	bl	800a4c8 <_Balloc>
 800a5d6:	4680      	mov	r8, r0
 800a5d8:	b928      	cbnz	r0, 800a5e6 <__multadd+0x5a>
 800a5da:	4602      	mov	r2, r0
 800a5dc:	21ba      	movs	r1, #186	@ 0xba
 800a5de:	4b0c      	ldr	r3, [pc, #48]	@ (800a610 <__multadd+0x84>)
 800a5e0:	480c      	ldr	r0, [pc, #48]	@ (800a614 <__multadd+0x88>)
 800a5e2:	f7fd fee7 	bl	80083b4 <__assert_func>
 800a5e6:	6922      	ldr	r2, [r4, #16]
 800a5e8:	f104 010c 	add.w	r1, r4, #12
 800a5ec:	3202      	adds	r2, #2
 800a5ee:	0092      	lsls	r2, r2, #2
 800a5f0:	300c      	adds	r0, #12
 800a5f2:	f7ff f8c2 	bl	800977a <memcpy>
 800a5f6:	4621      	mov	r1, r4
 800a5f8:	4638      	mov	r0, r7
 800a5fa:	f7ff ffa5 	bl	800a548 <_Bfree>
 800a5fe:	4644      	mov	r4, r8
 800a600:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a604:	3501      	adds	r5, #1
 800a606:	615e      	str	r6, [r3, #20]
 800a608:	6125      	str	r5, [r4, #16]
 800a60a:	4620      	mov	r0, r4
 800a60c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a610:	0800be35 	.word	0x0800be35
 800a614:	0800be46 	.word	0x0800be46

0800a618 <__hi0bits>:
 800a618:	4603      	mov	r3, r0
 800a61a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a61e:	bf3a      	itte	cc
 800a620:	0403      	lslcc	r3, r0, #16
 800a622:	2010      	movcc	r0, #16
 800a624:	2000      	movcs	r0, #0
 800a626:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a62a:	bf3c      	itt	cc
 800a62c:	021b      	lslcc	r3, r3, #8
 800a62e:	3008      	addcc	r0, #8
 800a630:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a634:	bf3c      	itt	cc
 800a636:	011b      	lslcc	r3, r3, #4
 800a638:	3004      	addcc	r0, #4
 800a63a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a63e:	bf3c      	itt	cc
 800a640:	009b      	lslcc	r3, r3, #2
 800a642:	3002      	addcc	r0, #2
 800a644:	2b00      	cmp	r3, #0
 800a646:	db05      	blt.n	800a654 <__hi0bits+0x3c>
 800a648:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a64c:	f100 0001 	add.w	r0, r0, #1
 800a650:	bf08      	it	eq
 800a652:	2020      	moveq	r0, #32
 800a654:	4770      	bx	lr

0800a656 <__lo0bits>:
 800a656:	6803      	ldr	r3, [r0, #0]
 800a658:	4602      	mov	r2, r0
 800a65a:	f013 0007 	ands.w	r0, r3, #7
 800a65e:	d00b      	beq.n	800a678 <__lo0bits+0x22>
 800a660:	07d9      	lsls	r1, r3, #31
 800a662:	d421      	bmi.n	800a6a8 <__lo0bits+0x52>
 800a664:	0798      	lsls	r0, r3, #30
 800a666:	bf49      	itett	mi
 800a668:	085b      	lsrmi	r3, r3, #1
 800a66a:	089b      	lsrpl	r3, r3, #2
 800a66c:	2001      	movmi	r0, #1
 800a66e:	6013      	strmi	r3, [r2, #0]
 800a670:	bf5c      	itt	pl
 800a672:	2002      	movpl	r0, #2
 800a674:	6013      	strpl	r3, [r2, #0]
 800a676:	4770      	bx	lr
 800a678:	b299      	uxth	r1, r3
 800a67a:	b909      	cbnz	r1, 800a680 <__lo0bits+0x2a>
 800a67c:	2010      	movs	r0, #16
 800a67e:	0c1b      	lsrs	r3, r3, #16
 800a680:	b2d9      	uxtb	r1, r3
 800a682:	b909      	cbnz	r1, 800a688 <__lo0bits+0x32>
 800a684:	3008      	adds	r0, #8
 800a686:	0a1b      	lsrs	r3, r3, #8
 800a688:	0719      	lsls	r1, r3, #28
 800a68a:	bf04      	itt	eq
 800a68c:	091b      	lsreq	r3, r3, #4
 800a68e:	3004      	addeq	r0, #4
 800a690:	0799      	lsls	r1, r3, #30
 800a692:	bf04      	itt	eq
 800a694:	089b      	lsreq	r3, r3, #2
 800a696:	3002      	addeq	r0, #2
 800a698:	07d9      	lsls	r1, r3, #31
 800a69a:	d403      	bmi.n	800a6a4 <__lo0bits+0x4e>
 800a69c:	085b      	lsrs	r3, r3, #1
 800a69e:	f100 0001 	add.w	r0, r0, #1
 800a6a2:	d003      	beq.n	800a6ac <__lo0bits+0x56>
 800a6a4:	6013      	str	r3, [r2, #0]
 800a6a6:	4770      	bx	lr
 800a6a8:	2000      	movs	r0, #0
 800a6aa:	4770      	bx	lr
 800a6ac:	2020      	movs	r0, #32
 800a6ae:	4770      	bx	lr

0800a6b0 <__i2b>:
 800a6b0:	b510      	push	{r4, lr}
 800a6b2:	460c      	mov	r4, r1
 800a6b4:	2101      	movs	r1, #1
 800a6b6:	f7ff ff07 	bl	800a4c8 <_Balloc>
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	b928      	cbnz	r0, 800a6ca <__i2b+0x1a>
 800a6be:	f240 1145 	movw	r1, #325	@ 0x145
 800a6c2:	4b04      	ldr	r3, [pc, #16]	@ (800a6d4 <__i2b+0x24>)
 800a6c4:	4804      	ldr	r0, [pc, #16]	@ (800a6d8 <__i2b+0x28>)
 800a6c6:	f7fd fe75 	bl	80083b4 <__assert_func>
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	6144      	str	r4, [r0, #20]
 800a6ce:	6103      	str	r3, [r0, #16]
 800a6d0:	bd10      	pop	{r4, pc}
 800a6d2:	bf00      	nop
 800a6d4:	0800be35 	.word	0x0800be35
 800a6d8:	0800be46 	.word	0x0800be46

0800a6dc <__multiply>:
 800a6dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6e0:	4614      	mov	r4, r2
 800a6e2:	690a      	ldr	r2, [r1, #16]
 800a6e4:	6923      	ldr	r3, [r4, #16]
 800a6e6:	460f      	mov	r7, r1
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	bfa2      	ittt	ge
 800a6ec:	4623      	movge	r3, r4
 800a6ee:	460c      	movge	r4, r1
 800a6f0:	461f      	movge	r7, r3
 800a6f2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a6f6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a6fa:	68a3      	ldr	r3, [r4, #8]
 800a6fc:	6861      	ldr	r1, [r4, #4]
 800a6fe:	eb0a 0609 	add.w	r6, sl, r9
 800a702:	42b3      	cmp	r3, r6
 800a704:	b085      	sub	sp, #20
 800a706:	bfb8      	it	lt
 800a708:	3101      	addlt	r1, #1
 800a70a:	f7ff fedd 	bl	800a4c8 <_Balloc>
 800a70e:	b930      	cbnz	r0, 800a71e <__multiply+0x42>
 800a710:	4602      	mov	r2, r0
 800a712:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a716:	4b43      	ldr	r3, [pc, #268]	@ (800a824 <__multiply+0x148>)
 800a718:	4843      	ldr	r0, [pc, #268]	@ (800a828 <__multiply+0x14c>)
 800a71a:	f7fd fe4b 	bl	80083b4 <__assert_func>
 800a71e:	f100 0514 	add.w	r5, r0, #20
 800a722:	462b      	mov	r3, r5
 800a724:	2200      	movs	r2, #0
 800a726:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a72a:	4543      	cmp	r3, r8
 800a72c:	d321      	bcc.n	800a772 <__multiply+0x96>
 800a72e:	f107 0114 	add.w	r1, r7, #20
 800a732:	f104 0214 	add.w	r2, r4, #20
 800a736:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a73a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a73e:	9302      	str	r3, [sp, #8]
 800a740:	1b13      	subs	r3, r2, r4
 800a742:	3b15      	subs	r3, #21
 800a744:	f023 0303 	bic.w	r3, r3, #3
 800a748:	3304      	adds	r3, #4
 800a74a:	f104 0715 	add.w	r7, r4, #21
 800a74e:	42ba      	cmp	r2, r7
 800a750:	bf38      	it	cc
 800a752:	2304      	movcc	r3, #4
 800a754:	9301      	str	r3, [sp, #4]
 800a756:	9b02      	ldr	r3, [sp, #8]
 800a758:	9103      	str	r1, [sp, #12]
 800a75a:	428b      	cmp	r3, r1
 800a75c:	d80c      	bhi.n	800a778 <__multiply+0x9c>
 800a75e:	2e00      	cmp	r6, #0
 800a760:	dd03      	ble.n	800a76a <__multiply+0x8e>
 800a762:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a766:	2b00      	cmp	r3, #0
 800a768:	d05a      	beq.n	800a820 <__multiply+0x144>
 800a76a:	6106      	str	r6, [r0, #16]
 800a76c:	b005      	add	sp, #20
 800a76e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a772:	f843 2b04 	str.w	r2, [r3], #4
 800a776:	e7d8      	b.n	800a72a <__multiply+0x4e>
 800a778:	f8b1 a000 	ldrh.w	sl, [r1]
 800a77c:	f1ba 0f00 	cmp.w	sl, #0
 800a780:	d023      	beq.n	800a7ca <__multiply+0xee>
 800a782:	46a9      	mov	r9, r5
 800a784:	f04f 0c00 	mov.w	ip, #0
 800a788:	f104 0e14 	add.w	lr, r4, #20
 800a78c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a790:	f8d9 3000 	ldr.w	r3, [r9]
 800a794:	fa1f fb87 	uxth.w	fp, r7
 800a798:	b29b      	uxth	r3, r3
 800a79a:	fb0a 330b 	mla	r3, sl, fp, r3
 800a79e:	4463      	add	r3, ip
 800a7a0:	f8d9 c000 	ldr.w	ip, [r9]
 800a7a4:	0c3f      	lsrs	r7, r7, #16
 800a7a6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a7aa:	fb0a c707 	mla	r7, sl, r7, ip
 800a7ae:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a7b2:	b29b      	uxth	r3, r3
 800a7b4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a7b8:	4572      	cmp	r2, lr
 800a7ba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a7be:	f849 3b04 	str.w	r3, [r9], #4
 800a7c2:	d8e3      	bhi.n	800a78c <__multiply+0xb0>
 800a7c4:	9b01      	ldr	r3, [sp, #4]
 800a7c6:	f845 c003 	str.w	ip, [r5, r3]
 800a7ca:	9b03      	ldr	r3, [sp, #12]
 800a7cc:	3104      	adds	r1, #4
 800a7ce:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a7d2:	f1b9 0f00 	cmp.w	r9, #0
 800a7d6:	d021      	beq.n	800a81c <__multiply+0x140>
 800a7d8:	46ae      	mov	lr, r5
 800a7da:	f04f 0a00 	mov.w	sl, #0
 800a7de:	682b      	ldr	r3, [r5, #0]
 800a7e0:	f104 0c14 	add.w	ip, r4, #20
 800a7e4:	f8bc b000 	ldrh.w	fp, [ip]
 800a7e8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a7ec:	b29b      	uxth	r3, r3
 800a7ee:	fb09 770b 	mla	r7, r9, fp, r7
 800a7f2:	4457      	add	r7, sl
 800a7f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a7f8:	f84e 3b04 	str.w	r3, [lr], #4
 800a7fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a800:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a804:	f8be 3000 	ldrh.w	r3, [lr]
 800a808:	4562      	cmp	r2, ip
 800a80a:	fb09 330a 	mla	r3, r9, sl, r3
 800a80e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a812:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a816:	d8e5      	bhi.n	800a7e4 <__multiply+0x108>
 800a818:	9f01      	ldr	r7, [sp, #4]
 800a81a:	51eb      	str	r3, [r5, r7]
 800a81c:	3504      	adds	r5, #4
 800a81e:	e79a      	b.n	800a756 <__multiply+0x7a>
 800a820:	3e01      	subs	r6, #1
 800a822:	e79c      	b.n	800a75e <__multiply+0x82>
 800a824:	0800be35 	.word	0x0800be35
 800a828:	0800be46 	.word	0x0800be46

0800a82c <__pow5mult>:
 800a82c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a830:	4615      	mov	r5, r2
 800a832:	f012 0203 	ands.w	r2, r2, #3
 800a836:	4607      	mov	r7, r0
 800a838:	460e      	mov	r6, r1
 800a83a:	d007      	beq.n	800a84c <__pow5mult+0x20>
 800a83c:	4c25      	ldr	r4, [pc, #148]	@ (800a8d4 <__pow5mult+0xa8>)
 800a83e:	3a01      	subs	r2, #1
 800a840:	2300      	movs	r3, #0
 800a842:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a846:	f7ff fea1 	bl	800a58c <__multadd>
 800a84a:	4606      	mov	r6, r0
 800a84c:	10ad      	asrs	r5, r5, #2
 800a84e:	d03d      	beq.n	800a8cc <__pow5mult+0xa0>
 800a850:	69fc      	ldr	r4, [r7, #28]
 800a852:	b97c      	cbnz	r4, 800a874 <__pow5mult+0x48>
 800a854:	2010      	movs	r0, #16
 800a856:	f7fd fde7 	bl	8008428 <malloc>
 800a85a:	4602      	mov	r2, r0
 800a85c:	61f8      	str	r0, [r7, #28]
 800a85e:	b928      	cbnz	r0, 800a86c <__pow5mult+0x40>
 800a860:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a864:	4b1c      	ldr	r3, [pc, #112]	@ (800a8d8 <__pow5mult+0xac>)
 800a866:	481d      	ldr	r0, [pc, #116]	@ (800a8dc <__pow5mult+0xb0>)
 800a868:	f7fd fda4 	bl	80083b4 <__assert_func>
 800a86c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a870:	6004      	str	r4, [r0, #0]
 800a872:	60c4      	str	r4, [r0, #12]
 800a874:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a878:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a87c:	b94c      	cbnz	r4, 800a892 <__pow5mult+0x66>
 800a87e:	f240 2171 	movw	r1, #625	@ 0x271
 800a882:	4638      	mov	r0, r7
 800a884:	f7ff ff14 	bl	800a6b0 <__i2b>
 800a888:	2300      	movs	r3, #0
 800a88a:	4604      	mov	r4, r0
 800a88c:	f8c8 0008 	str.w	r0, [r8, #8]
 800a890:	6003      	str	r3, [r0, #0]
 800a892:	f04f 0900 	mov.w	r9, #0
 800a896:	07eb      	lsls	r3, r5, #31
 800a898:	d50a      	bpl.n	800a8b0 <__pow5mult+0x84>
 800a89a:	4631      	mov	r1, r6
 800a89c:	4622      	mov	r2, r4
 800a89e:	4638      	mov	r0, r7
 800a8a0:	f7ff ff1c 	bl	800a6dc <__multiply>
 800a8a4:	4680      	mov	r8, r0
 800a8a6:	4631      	mov	r1, r6
 800a8a8:	4638      	mov	r0, r7
 800a8aa:	f7ff fe4d 	bl	800a548 <_Bfree>
 800a8ae:	4646      	mov	r6, r8
 800a8b0:	106d      	asrs	r5, r5, #1
 800a8b2:	d00b      	beq.n	800a8cc <__pow5mult+0xa0>
 800a8b4:	6820      	ldr	r0, [r4, #0]
 800a8b6:	b938      	cbnz	r0, 800a8c8 <__pow5mult+0x9c>
 800a8b8:	4622      	mov	r2, r4
 800a8ba:	4621      	mov	r1, r4
 800a8bc:	4638      	mov	r0, r7
 800a8be:	f7ff ff0d 	bl	800a6dc <__multiply>
 800a8c2:	6020      	str	r0, [r4, #0]
 800a8c4:	f8c0 9000 	str.w	r9, [r0]
 800a8c8:	4604      	mov	r4, r0
 800a8ca:	e7e4      	b.n	800a896 <__pow5mult+0x6a>
 800a8cc:	4630      	mov	r0, r6
 800a8ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8d2:	bf00      	nop
 800a8d4:	0800bea0 	.word	0x0800bea0
 800a8d8:	0800bdc6 	.word	0x0800bdc6
 800a8dc:	0800be46 	.word	0x0800be46

0800a8e0 <__lshift>:
 800a8e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8e4:	460c      	mov	r4, r1
 800a8e6:	4607      	mov	r7, r0
 800a8e8:	4691      	mov	r9, r2
 800a8ea:	6923      	ldr	r3, [r4, #16]
 800a8ec:	6849      	ldr	r1, [r1, #4]
 800a8ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a8f2:	68a3      	ldr	r3, [r4, #8]
 800a8f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a8f8:	f108 0601 	add.w	r6, r8, #1
 800a8fc:	42b3      	cmp	r3, r6
 800a8fe:	db0b      	blt.n	800a918 <__lshift+0x38>
 800a900:	4638      	mov	r0, r7
 800a902:	f7ff fde1 	bl	800a4c8 <_Balloc>
 800a906:	4605      	mov	r5, r0
 800a908:	b948      	cbnz	r0, 800a91e <__lshift+0x3e>
 800a90a:	4602      	mov	r2, r0
 800a90c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a910:	4b27      	ldr	r3, [pc, #156]	@ (800a9b0 <__lshift+0xd0>)
 800a912:	4828      	ldr	r0, [pc, #160]	@ (800a9b4 <__lshift+0xd4>)
 800a914:	f7fd fd4e 	bl	80083b4 <__assert_func>
 800a918:	3101      	adds	r1, #1
 800a91a:	005b      	lsls	r3, r3, #1
 800a91c:	e7ee      	b.n	800a8fc <__lshift+0x1c>
 800a91e:	2300      	movs	r3, #0
 800a920:	f100 0114 	add.w	r1, r0, #20
 800a924:	f100 0210 	add.w	r2, r0, #16
 800a928:	4618      	mov	r0, r3
 800a92a:	4553      	cmp	r3, sl
 800a92c:	db33      	blt.n	800a996 <__lshift+0xb6>
 800a92e:	6920      	ldr	r0, [r4, #16]
 800a930:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a934:	f104 0314 	add.w	r3, r4, #20
 800a938:	f019 091f 	ands.w	r9, r9, #31
 800a93c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a940:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a944:	d02b      	beq.n	800a99e <__lshift+0xbe>
 800a946:	468a      	mov	sl, r1
 800a948:	2200      	movs	r2, #0
 800a94a:	f1c9 0e20 	rsb	lr, r9, #32
 800a94e:	6818      	ldr	r0, [r3, #0]
 800a950:	fa00 f009 	lsl.w	r0, r0, r9
 800a954:	4310      	orrs	r0, r2
 800a956:	f84a 0b04 	str.w	r0, [sl], #4
 800a95a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a95e:	459c      	cmp	ip, r3
 800a960:	fa22 f20e 	lsr.w	r2, r2, lr
 800a964:	d8f3      	bhi.n	800a94e <__lshift+0x6e>
 800a966:	ebac 0304 	sub.w	r3, ip, r4
 800a96a:	3b15      	subs	r3, #21
 800a96c:	f023 0303 	bic.w	r3, r3, #3
 800a970:	3304      	adds	r3, #4
 800a972:	f104 0015 	add.w	r0, r4, #21
 800a976:	4584      	cmp	ip, r0
 800a978:	bf38      	it	cc
 800a97a:	2304      	movcc	r3, #4
 800a97c:	50ca      	str	r2, [r1, r3]
 800a97e:	b10a      	cbz	r2, 800a984 <__lshift+0xa4>
 800a980:	f108 0602 	add.w	r6, r8, #2
 800a984:	3e01      	subs	r6, #1
 800a986:	4638      	mov	r0, r7
 800a988:	4621      	mov	r1, r4
 800a98a:	612e      	str	r6, [r5, #16]
 800a98c:	f7ff fddc 	bl	800a548 <_Bfree>
 800a990:	4628      	mov	r0, r5
 800a992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a996:	f842 0f04 	str.w	r0, [r2, #4]!
 800a99a:	3301      	adds	r3, #1
 800a99c:	e7c5      	b.n	800a92a <__lshift+0x4a>
 800a99e:	3904      	subs	r1, #4
 800a9a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9a4:	459c      	cmp	ip, r3
 800a9a6:	f841 2f04 	str.w	r2, [r1, #4]!
 800a9aa:	d8f9      	bhi.n	800a9a0 <__lshift+0xc0>
 800a9ac:	e7ea      	b.n	800a984 <__lshift+0xa4>
 800a9ae:	bf00      	nop
 800a9b0:	0800be35 	.word	0x0800be35
 800a9b4:	0800be46 	.word	0x0800be46

0800a9b8 <__mcmp>:
 800a9b8:	4603      	mov	r3, r0
 800a9ba:	690a      	ldr	r2, [r1, #16]
 800a9bc:	6900      	ldr	r0, [r0, #16]
 800a9be:	b530      	push	{r4, r5, lr}
 800a9c0:	1a80      	subs	r0, r0, r2
 800a9c2:	d10e      	bne.n	800a9e2 <__mcmp+0x2a>
 800a9c4:	3314      	adds	r3, #20
 800a9c6:	3114      	adds	r1, #20
 800a9c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a9cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a9d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a9d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a9d8:	4295      	cmp	r5, r2
 800a9da:	d003      	beq.n	800a9e4 <__mcmp+0x2c>
 800a9dc:	d205      	bcs.n	800a9ea <__mcmp+0x32>
 800a9de:	f04f 30ff 	mov.w	r0, #4294967295
 800a9e2:	bd30      	pop	{r4, r5, pc}
 800a9e4:	42a3      	cmp	r3, r4
 800a9e6:	d3f3      	bcc.n	800a9d0 <__mcmp+0x18>
 800a9e8:	e7fb      	b.n	800a9e2 <__mcmp+0x2a>
 800a9ea:	2001      	movs	r0, #1
 800a9ec:	e7f9      	b.n	800a9e2 <__mcmp+0x2a>
	...

0800a9f0 <__mdiff>:
 800a9f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f4:	4689      	mov	r9, r1
 800a9f6:	4606      	mov	r6, r0
 800a9f8:	4611      	mov	r1, r2
 800a9fa:	4648      	mov	r0, r9
 800a9fc:	4614      	mov	r4, r2
 800a9fe:	f7ff ffdb 	bl	800a9b8 <__mcmp>
 800aa02:	1e05      	subs	r5, r0, #0
 800aa04:	d112      	bne.n	800aa2c <__mdiff+0x3c>
 800aa06:	4629      	mov	r1, r5
 800aa08:	4630      	mov	r0, r6
 800aa0a:	f7ff fd5d 	bl	800a4c8 <_Balloc>
 800aa0e:	4602      	mov	r2, r0
 800aa10:	b928      	cbnz	r0, 800aa1e <__mdiff+0x2e>
 800aa12:	f240 2137 	movw	r1, #567	@ 0x237
 800aa16:	4b3e      	ldr	r3, [pc, #248]	@ (800ab10 <__mdiff+0x120>)
 800aa18:	483e      	ldr	r0, [pc, #248]	@ (800ab14 <__mdiff+0x124>)
 800aa1a:	f7fd fccb 	bl	80083b4 <__assert_func>
 800aa1e:	2301      	movs	r3, #1
 800aa20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aa24:	4610      	mov	r0, r2
 800aa26:	b003      	add	sp, #12
 800aa28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa2c:	bfbc      	itt	lt
 800aa2e:	464b      	movlt	r3, r9
 800aa30:	46a1      	movlt	r9, r4
 800aa32:	4630      	mov	r0, r6
 800aa34:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aa38:	bfba      	itte	lt
 800aa3a:	461c      	movlt	r4, r3
 800aa3c:	2501      	movlt	r5, #1
 800aa3e:	2500      	movge	r5, #0
 800aa40:	f7ff fd42 	bl	800a4c8 <_Balloc>
 800aa44:	4602      	mov	r2, r0
 800aa46:	b918      	cbnz	r0, 800aa50 <__mdiff+0x60>
 800aa48:	f240 2145 	movw	r1, #581	@ 0x245
 800aa4c:	4b30      	ldr	r3, [pc, #192]	@ (800ab10 <__mdiff+0x120>)
 800aa4e:	e7e3      	b.n	800aa18 <__mdiff+0x28>
 800aa50:	f100 0b14 	add.w	fp, r0, #20
 800aa54:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800aa58:	f109 0310 	add.w	r3, r9, #16
 800aa5c:	60c5      	str	r5, [r0, #12]
 800aa5e:	f04f 0c00 	mov.w	ip, #0
 800aa62:	f109 0514 	add.w	r5, r9, #20
 800aa66:	46d9      	mov	r9, fp
 800aa68:	6926      	ldr	r6, [r4, #16]
 800aa6a:	f104 0e14 	add.w	lr, r4, #20
 800aa6e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800aa72:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800aa76:	9301      	str	r3, [sp, #4]
 800aa78:	9b01      	ldr	r3, [sp, #4]
 800aa7a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800aa7e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800aa82:	b281      	uxth	r1, r0
 800aa84:	9301      	str	r3, [sp, #4]
 800aa86:	fa1f f38a 	uxth.w	r3, sl
 800aa8a:	1a5b      	subs	r3, r3, r1
 800aa8c:	0c00      	lsrs	r0, r0, #16
 800aa8e:	4463      	add	r3, ip
 800aa90:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800aa94:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800aa98:	b29b      	uxth	r3, r3
 800aa9a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800aa9e:	4576      	cmp	r6, lr
 800aaa0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aaa4:	f849 3b04 	str.w	r3, [r9], #4
 800aaa8:	d8e6      	bhi.n	800aa78 <__mdiff+0x88>
 800aaaa:	1b33      	subs	r3, r6, r4
 800aaac:	3b15      	subs	r3, #21
 800aaae:	f023 0303 	bic.w	r3, r3, #3
 800aab2:	3415      	adds	r4, #21
 800aab4:	3304      	adds	r3, #4
 800aab6:	42a6      	cmp	r6, r4
 800aab8:	bf38      	it	cc
 800aaba:	2304      	movcc	r3, #4
 800aabc:	441d      	add	r5, r3
 800aabe:	445b      	add	r3, fp
 800aac0:	461e      	mov	r6, r3
 800aac2:	462c      	mov	r4, r5
 800aac4:	4544      	cmp	r4, r8
 800aac6:	d30e      	bcc.n	800aae6 <__mdiff+0xf6>
 800aac8:	f108 0103 	add.w	r1, r8, #3
 800aacc:	1b49      	subs	r1, r1, r5
 800aace:	f021 0103 	bic.w	r1, r1, #3
 800aad2:	3d03      	subs	r5, #3
 800aad4:	45a8      	cmp	r8, r5
 800aad6:	bf38      	it	cc
 800aad8:	2100      	movcc	r1, #0
 800aada:	440b      	add	r3, r1
 800aadc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aae0:	b199      	cbz	r1, 800ab0a <__mdiff+0x11a>
 800aae2:	6117      	str	r7, [r2, #16]
 800aae4:	e79e      	b.n	800aa24 <__mdiff+0x34>
 800aae6:	46e6      	mov	lr, ip
 800aae8:	f854 1b04 	ldr.w	r1, [r4], #4
 800aaec:	fa1f fc81 	uxth.w	ip, r1
 800aaf0:	44f4      	add	ip, lr
 800aaf2:	0c08      	lsrs	r0, r1, #16
 800aaf4:	4471      	add	r1, lr
 800aaf6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800aafa:	b289      	uxth	r1, r1
 800aafc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ab00:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ab04:	f846 1b04 	str.w	r1, [r6], #4
 800ab08:	e7dc      	b.n	800aac4 <__mdiff+0xd4>
 800ab0a:	3f01      	subs	r7, #1
 800ab0c:	e7e6      	b.n	800aadc <__mdiff+0xec>
 800ab0e:	bf00      	nop
 800ab10:	0800be35 	.word	0x0800be35
 800ab14:	0800be46 	.word	0x0800be46

0800ab18 <__d2b>:
 800ab18:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800ab1c:	2101      	movs	r1, #1
 800ab1e:	4690      	mov	r8, r2
 800ab20:	4699      	mov	r9, r3
 800ab22:	9e08      	ldr	r6, [sp, #32]
 800ab24:	f7ff fcd0 	bl	800a4c8 <_Balloc>
 800ab28:	4604      	mov	r4, r0
 800ab2a:	b930      	cbnz	r0, 800ab3a <__d2b+0x22>
 800ab2c:	4602      	mov	r2, r0
 800ab2e:	f240 310f 	movw	r1, #783	@ 0x30f
 800ab32:	4b23      	ldr	r3, [pc, #140]	@ (800abc0 <__d2b+0xa8>)
 800ab34:	4823      	ldr	r0, [pc, #140]	@ (800abc4 <__d2b+0xac>)
 800ab36:	f7fd fc3d 	bl	80083b4 <__assert_func>
 800ab3a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ab3e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab42:	b10d      	cbz	r5, 800ab48 <__d2b+0x30>
 800ab44:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab48:	9301      	str	r3, [sp, #4]
 800ab4a:	f1b8 0300 	subs.w	r3, r8, #0
 800ab4e:	d024      	beq.n	800ab9a <__d2b+0x82>
 800ab50:	4668      	mov	r0, sp
 800ab52:	9300      	str	r3, [sp, #0]
 800ab54:	f7ff fd7f 	bl	800a656 <__lo0bits>
 800ab58:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ab5c:	b1d8      	cbz	r0, 800ab96 <__d2b+0x7e>
 800ab5e:	f1c0 0320 	rsb	r3, r0, #32
 800ab62:	fa02 f303 	lsl.w	r3, r2, r3
 800ab66:	430b      	orrs	r3, r1
 800ab68:	40c2      	lsrs	r2, r0
 800ab6a:	6163      	str	r3, [r4, #20]
 800ab6c:	9201      	str	r2, [sp, #4]
 800ab6e:	9b01      	ldr	r3, [sp, #4]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	bf0c      	ite	eq
 800ab74:	2201      	moveq	r2, #1
 800ab76:	2202      	movne	r2, #2
 800ab78:	61a3      	str	r3, [r4, #24]
 800ab7a:	6122      	str	r2, [r4, #16]
 800ab7c:	b1ad      	cbz	r5, 800abaa <__d2b+0x92>
 800ab7e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ab82:	4405      	add	r5, r0
 800ab84:	6035      	str	r5, [r6, #0]
 800ab86:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ab8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab8c:	6018      	str	r0, [r3, #0]
 800ab8e:	4620      	mov	r0, r4
 800ab90:	b002      	add	sp, #8
 800ab92:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800ab96:	6161      	str	r1, [r4, #20]
 800ab98:	e7e9      	b.n	800ab6e <__d2b+0x56>
 800ab9a:	a801      	add	r0, sp, #4
 800ab9c:	f7ff fd5b 	bl	800a656 <__lo0bits>
 800aba0:	9b01      	ldr	r3, [sp, #4]
 800aba2:	2201      	movs	r2, #1
 800aba4:	6163      	str	r3, [r4, #20]
 800aba6:	3020      	adds	r0, #32
 800aba8:	e7e7      	b.n	800ab7a <__d2b+0x62>
 800abaa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800abae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800abb2:	6030      	str	r0, [r6, #0]
 800abb4:	6918      	ldr	r0, [r3, #16]
 800abb6:	f7ff fd2f 	bl	800a618 <__hi0bits>
 800abba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800abbe:	e7e4      	b.n	800ab8a <__d2b+0x72>
 800abc0:	0800be35 	.word	0x0800be35
 800abc4:	0800be46 	.word	0x0800be46

0800abc8 <__swhatbuf_r>:
 800abc8:	b570      	push	{r4, r5, r6, lr}
 800abca:	460c      	mov	r4, r1
 800abcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abd0:	4615      	mov	r5, r2
 800abd2:	2900      	cmp	r1, #0
 800abd4:	461e      	mov	r6, r3
 800abd6:	b096      	sub	sp, #88	@ 0x58
 800abd8:	da0c      	bge.n	800abf4 <__swhatbuf_r+0x2c>
 800abda:	89a3      	ldrh	r3, [r4, #12]
 800abdc:	2100      	movs	r1, #0
 800abde:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800abe2:	bf14      	ite	ne
 800abe4:	2340      	movne	r3, #64	@ 0x40
 800abe6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800abea:	2000      	movs	r0, #0
 800abec:	6031      	str	r1, [r6, #0]
 800abee:	602b      	str	r3, [r5, #0]
 800abf0:	b016      	add	sp, #88	@ 0x58
 800abf2:	bd70      	pop	{r4, r5, r6, pc}
 800abf4:	466a      	mov	r2, sp
 800abf6:	f000 f849 	bl	800ac8c <_fstat_r>
 800abfa:	2800      	cmp	r0, #0
 800abfc:	dbed      	blt.n	800abda <__swhatbuf_r+0x12>
 800abfe:	9901      	ldr	r1, [sp, #4]
 800ac00:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ac04:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ac08:	4259      	negs	r1, r3
 800ac0a:	4159      	adcs	r1, r3
 800ac0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac10:	e7eb      	b.n	800abea <__swhatbuf_r+0x22>

0800ac12 <__smakebuf_r>:
 800ac12:	898b      	ldrh	r3, [r1, #12]
 800ac14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac16:	079d      	lsls	r5, r3, #30
 800ac18:	4606      	mov	r6, r0
 800ac1a:	460c      	mov	r4, r1
 800ac1c:	d507      	bpl.n	800ac2e <__smakebuf_r+0x1c>
 800ac1e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ac22:	6023      	str	r3, [r4, #0]
 800ac24:	6123      	str	r3, [r4, #16]
 800ac26:	2301      	movs	r3, #1
 800ac28:	6163      	str	r3, [r4, #20]
 800ac2a:	b003      	add	sp, #12
 800ac2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac2e:	466a      	mov	r2, sp
 800ac30:	ab01      	add	r3, sp, #4
 800ac32:	f7ff ffc9 	bl	800abc8 <__swhatbuf_r>
 800ac36:	9f00      	ldr	r7, [sp, #0]
 800ac38:	4605      	mov	r5, r0
 800ac3a:	4639      	mov	r1, r7
 800ac3c:	4630      	mov	r0, r6
 800ac3e:	f7fd fc25 	bl	800848c <_malloc_r>
 800ac42:	b948      	cbnz	r0, 800ac58 <__smakebuf_r+0x46>
 800ac44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac48:	059a      	lsls	r2, r3, #22
 800ac4a:	d4ee      	bmi.n	800ac2a <__smakebuf_r+0x18>
 800ac4c:	f023 0303 	bic.w	r3, r3, #3
 800ac50:	f043 0302 	orr.w	r3, r3, #2
 800ac54:	81a3      	strh	r3, [r4, #12]
 800ac56:	e7e2      	b.n	800ac1e <__smakebuf_r+0xc>
 800ac58:	89a3      	ldrh	r3, [r4, #12]
 800ac5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ac5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac62:	81a3      	strh	r3, [r4, #12]
 800ac64:	9b01      	ldr	r3, [sp, #4]
 800ac66:	6020      	str	r0, [r4, #0]
 800ac68:	b15b      	cbz	r3, 800ac82 <__smakebuf_r+0x70>
 800ac6a:	4630      	mov	r0, r6
 800ac6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac70:	f000 f81e 	bl	800acb0 <_isatty_r>
 800ac74:	b128      	cbz	r0, 800ac82 <__smakebuf_r+0x70>
 800ac76:	89a3      	ldrh	r3, [r4, #12]
 800ac78:	f023 0303 	bic.w	r3, r3, #3
 800ac7c:	f043 0301 	orr.w	r3, r3, #1
 800ac80:	81a3      	strh	r3, [r4, #12]
 800ac82:	89a3      	ldrh	r3, [r4, #12]
 800ac84:	431d      	orrs	r5, r3
 800ac86:	81a5      	strh	r5, [r4, #12]
 800ac88:	e7cf      	b.n	800ac2a <__smakebuf_r+0x18>
	...

0800ac8c <_fstat_r>:
 800ac8c:	b538      	push	{r3, r4, r5, lr}
 800ac8e:	2300      	movs	r3, #0
 800ac90:	4d06      	ldr	r5, [pc, #24]	@ (800acac <_fstat_r+0x20>)
 800ac92:	4604      	mov	r4, r0
 800ac94:	4608      	mov	r0, r1
 800ac96:	4611      	mov	r1, r2
 800ac98:	602b      	str	r3, [r5, #0]
 800ac9a:	f7f6 fd71 	bl	8001780 <_fstat>
 800ac9e:	1c43      	adds	r3, r0, #1
 800aca0:	d102      	bne.n	800aca8 <_fstat_r+0x1c>
 800aca2:	682b      	ldr	r3, [r5, #0]
 800aca4:	b103      	cbz	r3, 800aca8 <_fstat_r+0x1c>
 800aca6:	6023      	str	r3, [r4, #0]
 800aca8:	bd38      	pop	{r3, r4, r5, pc}
 800acaa:	bf00      	nop
 800acac:	200004ac 	.word	0x200004ac

0800acb0 <_isatty_r>:
 800acb0:	b538      	push	{r3, r4, r5, lr}
 800acb2:	2300      	movs	r3, #0
 800acb4:	4d05      	ldr	r5, [pc, #20]	@ (800accc <_isatty_r+0x1c>)
 800acb6:	4604      	mov	r4, r0
 800acb8:	4608      	mov	r0, r1
 800acba:	602b      	str	r3, [r5, #0]
 800acbc:	f7f6 fd6f 	bl	800179e <_isatty>
 800acc0:	1c43      	adds	r3, r0, #1
 800acc2:	d102      	bne.n	800acca <_isatty_r+0x1a>
 800acc4:	682b      	ldr	r3, [r5, #0]
 800acc6:	b103      	cbz	r3, 800acca <_isatty_r+0x1a>
 800acc8:	6023      	str	r3, [r4, #0]
 800acca:	bd38      	pop	{r3, r4, r5, pc}
 800accc:	200004ac 	.word	0x200004ac

0800acd0 <__ascii_mbtowc>:
 800acd0:	b082      	sub	sp, #8
 800acd2:	b901      	cbnz	r1, 800acd6 <__ascii_mbtowc+0x6>
 800acd4:	a901      	add	r1, sp, #4
 800acd6:	b142      	cbz	r2, 800acea <__ascii_mbtowc+0x1a>
 800acd8:	b14b      	cbz	r3, 800acee <__ascii_mbtowc+0x1e>
 800acda:	7813      	ldrb	r3, [r2, #0]
 800acdc:	600b      	str	r3, [r1, #0]
 800acde:	7812      	ldrb	r2, [r2, #0]
 800ace0:	1e10      	subs	r0, r2, #0
 800ace2:	bf18      	it	ne
 800ace4:	2001      	movne	r0, #1
 800ace6:	b002      	add	sp, #8
 800ace8:	4770      	bx	lr
 800acea:	4610      	mov	r0, r2
 800acec:	e7fb      	b.n	800ace6 <__ascii_mbtowc+0x16>
 800acee:	f06f 0001 	mvn.w	r0, #1
 800acf2:	e7f8      	b.n	800ace6 <__ascii_mbtowc+0x16>

0800acf4 <__ascii_wctomb>:
 800acf4:	4603      	mov	r3, r0
 800acf6:	4608      	mov	r0, r1
 800acf8:	b141      	cbz	r1, 800ad0c <__ascii_wctomb+0x18>
 800acfa:	2aff      	cmp	r2, #255	@ 0xff
 800acfc:	d904      	bls.n	800ad08 <__ascii_wctomb+0x14>
 800acfe:	228a      	movs	r2, #138	@ 0x8a
 800ad00:	f04f 30ff 	mov.w	r0, #4294967295
 800ad04:	601a      	str	r2, [r3, #0]
 800ad06:	4770      	bx	lr
 800ad08:	2001      	movs	r0, #1
 800ad0a:	700a      	strb	r2, [r1, #0]
 800ad0c:	4770      	bx	lr
	...

0800ad10 <_init>:
 800ad10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad12:	bf00      	nop
 800ad14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad16:	bc08      	pop	{r3}
 800ad18:	469e      	mov	lr, r3
 800ad1a:	4770      	bx	lr

0800ad1c <_fini>:
 800ad1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad1e:	bf00      	nop
 800ad20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad22:	bc08      	pop	{r3}
 800ad24:	469e      	mov	lr, r3
 800ad26:	4770      	bx	lr
