<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a35t-cpg236-1</Part>
        <TopModelName>mnist_inference</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.225</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>11041</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>526582</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.110 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>5.266 ms</Worst-caseRealTimeLatency>
            <Interval-min>11042</Interval-min>
            <Interval-max>526583</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_27_2>
                <Slack>7.30</Slack>
                <TripCount>13</TripCount>
                <Latency>
                    <range>
                        <min>11024</min>
                        <max>526565</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>110240</min>
                        <max>5265650</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>848</min>
                        <max>40505</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_43_6>
                    <Slack>7.30</Slack>
                    <TripCount>10</TripCount>
                    <Latency>
                        <range>
                            <min>820</min>
                            <max>39220</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>8200</min>
                            <max>392200</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>82</min>
                            <max>3922</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_45_7>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>16</min>
                                <max>784</max>
                            </range>
                        </TripCount>
                        <Latency>
                            <range>
                                <min>79</min>
                                <max>3919</max>
                            </range>
                        </Latency>
                        <AbsoluteTimeLatency>
                            <range>
                                <min>790</min>
                                <max>39190</max>
                            </range>
                        </AbsoluteTimeLatency>
                        <IterationLatency>5</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_45_7>
                </VITIS_LOOP_43_6>
            </VITIS_LOOP_27_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>18</BRAM_18K>
            <DSP>2</DSP>
            <FF>4402</FF>
            <LUT>12644</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>90</DSP>
            <FF>41600</FF>
            <LUT>20800</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mnist_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>mnist_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>mnist_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>mnist_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>mnist_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>mnist_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>mnist_inference</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489</InstName>
                    <ModuleName>mnist_inference_Pipeline_VITIS_LOOP_29_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>489</ID>
                    <BindInstances>add_ln29_fu_145_p2 add_ln31_fu_151_p2 sub_ln31_fu_215_p2 sub_ln31_1_fu_233_p2 add_ln31_1_fu_245_p2 sub_ln31_2_fu_251_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498</InstName>
                    <ModuleName>mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>498</ID>
                    <BindInstances>add_ln35_2_fu_192_p2 add_ln35_fu_201_p2 mac_muladd_4ns_10ns_10ns_13_4_1_U8 add_ln38_1_fu_502_p2 add_ln36_fu_251_p2 mac_muladd_4ns_10ns_10ns_13_4_1_U8 sub_ln38_fu_308_p2 sub_ln38_1_fu_326_p2 add_ln38_fu_338_p2 sub_ln38_2_fu_344_p2 add_ln36_1_fu_227_p2 weights_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>input_tile_U weight_tile_U sum_U add_ln27_3_fu_614_p2 sub_ln27_fu_626_p2 sub_ln27_1_fu_673_p2 add_ln35_1_fu_662_p2 add_ln43_fu_692_p2 add_ln47_1_fu_746_p2 mac_muladd_16s_16s_24ns_24_4_1_U17 mac_muladd_16s_16s_24ns_24_4_1_U17 add_ln45_fu_756_p2 add_ln27_fu_703_p2 add_ln27_1_fu_708_p2 add_ln27_2_fu_713_p2 grp_fu_526_p2 sub_ln55_1_fu_830_p2 add_ln55_fu_931_p2 sub_ln55_40_fu_952_p2 add_ln55_1_fu_844_p2 add_ln55_2_fu_1026_p2 sub_ln55_2_fu_1041_p2 add_ln55_3_fu_1327_p2 grp_fu_540_p2 sub_ln55_4_fu_899_p2 add_ln55_5_fu_1056_p2 sub_ln55_41_fu_1077_p2 add_ln55_6_fu_913_p2 add_ln55_7_fu_1151_p2 sub_ln55_5_fu_1166_p2 add_ln55_8_fu_1359_p2 grp_fu_526_p2 sub_ln55_7_fu_1218_p2 add_ln55_10_fu_1383_p2 sub_ln55_42_fu_1404_p2 add_ln55_11_fu_1232_p2 add_ln55_12_fu_1478_p2 sub_ln55_8_fu_1493_p2 add_ln55_13_fu_1889_p2 grp_fu_540_p2 sub_ln55_10_fu_1287_p2 add_ln55_15_fu_1508_p2 sub_ln55_43_fu_1529_p2 add_ln55_16_fu_1301_p2 add_ln55_17_fu_1603_p2 sub_ln55_11_fu_1618_p2 add_ln55_18_fu_1921_p2 grp_fu_526_p2 sub_ln55_13_fu_1670_p2 add_ln55_20_fu_1945_p2 sub_ln55_44_fu_1966_p2 add_ln55_21_fu_1684_p2 add_ln55_22_fu_2040_p2 sub_ln55_14_fu_2055_p2 add_ln55_23_fu_2451_p2 grp_fu_540_p2 sub_ln55_16_fu_1739_p2 add_ln55_25_fu_2070_p2 sub_ln55_45_fu_2091_p2 add_ln55_26_fu_1753_p2 add_ln55_27_fu_2165_p2 sub_ln55_17_fu_2180_p2 add_ln55_28_fu_2483_p2 grp_fu_526_p2 sub_ln55_19_fu_2232_p2 add_ln55_30_fu_2507_p2 sub_ln55_46_fu_2528_p2 add_ln55_31_fu_2246_p2 add_ln55_32_fu_2602_p2 sub_ln55_20_fu_2617_p2 add_ln55_33_fu_3111_p2 grp_fu_540_p2 sub_ln55_22_fu_2301_p2 add_ln55_35_fu_2632_p2 sub_ln55_47_fu_2653_p2 add_ln55_36_fu_2315_p2 add_ln55_37_fu_2727_p2 sub_ln55_23_fu_2742_p2 add_ln55_38_fu_3143_p2 grp_fu_526_p2 sub_ln55_25_fu_2794_p2 add_ln55_40_fu_3167_p2 sub_ln55_48_fu_3188_p2 add_ln55_41_fu_2808_p2 add_ln55_42_fu_3262_p2 sub_ln55_26_fu_3277_p2 add_ln55_43_fu_3633_p2 grp_fu_540_p2 sub_ln55_28_fu_2863_p2 add_ln55_45_fu_3292_p2 sub_ln55_49_fu_3313_p2 add_ln55_46_fu_2877_p2 add_ln55_47_fu_3387_p2 sub_ln55_29_fu_3402_p2 add_ln55_48_fu_3665_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mnist_inference_Pipeline_VITIS_LOOP_29_3</Name>
            <Loops>
                <VITIS_LOOP_29_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.058</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>791</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.230 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23 ~ 791</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_3>
                        <Name>VITIS_LOOP_29_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>16</min>
                                <max>784</max>
                            </range>
                        </TripCount>
                        <Latency>21 ~ 789</Latency>
                        <AbsoluteTimeLatency>0.210 us ~ 7.890 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_29_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>416</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>764</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_145_p2" SOURCE="fcnn.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_151_p2" SOURCE="fcnn.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln31_fu_215_p2" SOURCE="fcnn.cpp:31" URAM="0" VARIABLE="sub_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln31_1_fu_233_p2" SOURCE="fcnn.cpp:31" URAM="0" VARIABLE="sub_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_245_p2" SOURCE="fcnn.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln31_2_fu_251_p2" SOURCE="fcnn.cpp:31" URAM="0" VARIABLE="sub_ln31_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5</Name>
            <Loops>
                <VITIS_LOOP_35_4_VITIS_LOOP_36_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.058</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>1280</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 1280</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_35_4_VITIS_LOOP_36_5>
                        <Name>VITIS_LOOP_35_4_VITIS_LOOP_36_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1270</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1278</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.780 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_35_4_VITIS_LOOP_36_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>16</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>522</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>915</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_4_VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_2_fu_192_p2" SOURCE="fcnn.cpp:35" URAM="0" VARIABLE="add_ln35_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_4_VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_201_p2" SOURCE="fcnn.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_35_4_VITIS_LOOP_36_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_10ns_10ns_13_4_1_U8" SOURCE="fcnn.cpp:38" URAM="0" VARIABLE="mul_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_4_VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_502_p2" SOURCE="fcnn.cpp:38" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_4_VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_251_p2" SOURCE="fcnn.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_35_4_VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_10ns_10ns_13_4_1_U8" SOURCE="fcnn.cpp:38" URAM="0" VARIABLE="add_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_4_VITIS_LOOP_36_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_fu_308_p2" SOURCE="fcnn.cpp:38" URAM="0" VARIABLE="sub_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_4_VITIS_LOOP_36_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_1_fu_326_p2" SOURCE="fcnn.cpp:38" URAM="0" VARIABLE="sub_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_4_VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_338_p2" SOURCE="fcnn.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_4_VITIS_LOOP_36_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_2_fu_344_p2" SOURCE="fcnn.cpp:38" URAM="0" VARIABLE="sub_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_4_VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_227_p2" SOURCE="fcnn.cpp:36" URAM="0" VARIABLE="add_ln36_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="weights_U" SOURCE="" URAM="0" VARIABLE="weights"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mnist_inference</Name>
            <Loops>
                <VITIS_LOOP_27_2>
                    <VITIS_LOOP_43_6>
                        <VITIS_LOOP_45_7/>
                    </VITIS_LOOP_43_6>
                </VITIS_LOOP_27_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.225</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11041</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>526582</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.266 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11042 ~ 526583</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_2>
                        <Name>VITIS_LOOP_27_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>13</TripCount>
                        <Latency>11024 ~ 526565</Latency>
                        <AbsoluteTimeLatency>0.110 ms ~ 5.266 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>848</min>
                                <max>40505</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>848 ~ 40505</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489</Instance>
                            <Instance>grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498</Instance>
                        </InstanceList>
                        <VITIS_LOOP_43_6>
                            <Name>VITIS_LOOP_43_6</Name>
                            <Slack>7.30</Slack>
                            <TripCount>10</TripCount>
                            <Latency>820 ~ 39220</Latency>
                            <AbsoluteTimeLatency>8.200 us ~ 0.392 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>82</min>
                                    <max>3922</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>82 ~ 3922</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_45_7>
                                <Name>VITIS_LOOP_45_7</Name>
                                <Slack>7.30</Slack>
                                <TripCount>
                                    <range>
                                        <min>16</min>
                                        <max>784</max>
                                    </range>
                                </TripCount>
                                <Latency>79 ~ 3919</Latency>
                                <AbsoluteTimeLatency>0.790 us ~ 39.190 us</AbsoluteTimeLatency>
                                <IterationLatency>5</IterationLatency>
                                <PipelineDepth>5</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_45_7>
                        </VITIS_LOOP_43_6>
                    </VITIS_LOOP_27_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>18</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>18</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>4402</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>12644</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>60</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_tile_U" SOURCE="fcnn.cpp:16" URAM="0" VARIABLE="input_tile"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_tile_U" SOURCE="fcnn.cpp:17" URAM="0" VARIABLE="weight_tile"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sum_U" SOURCE="fcnn.cpp:18" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_3_fu_614_p2" SOURCE="fcnn.cpp:27" URAM="0" VARIABLE="add_ln27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln27_fu_626_p2" SOURCE="fcnn.cpp:27" URAM="0" VARIABLE="sub_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln27_1_fu_673_p2" SOURCE="fcnn.cpp:27" URAM="0" VARIABLE="sub_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_662_p2" SOURCE="fcnn.cpp:35" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_692_p2" SOURCE="fcnn.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_746_p2" SOURCE="fcnn.cpp:47" URAM="0" VARIABLE="add_ln47_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_45_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U17" SOURCE="fcnn.cpp:47" URAM="0" VARIABLE="mul_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_45_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U17" SOURCE="fcnn.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_756_p2" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_703_p2" SOURCE="fcnn.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_708_p2" SOURCE="fcnn.cpp:27" URAM="0" VARIABLE="add_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_2_fu_713_p2" SOURCE="fcnn.cpp:27" URAM="0" VARIABLE="add_ln27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_526_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_1_fu_830_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_931_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_40_fu_952_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_844_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_2_fu_1026_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_2_fu_1041_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_3_fu_1327_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_540_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_4_fu_899_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_5_fu_1056_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_41_fu_1077_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_6_fu_913_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_7_fu_1151_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_5_fu_1166_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_8_fu_1359_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_526_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_7_fu_1218_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_10_fu_1383_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_42_fu_1404_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_11_fu_1232_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_12_fu_1478_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_8_fu_1493_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_13_fu_1889_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_540_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_10_fu_1287_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_15_fu_1508_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_43_fu_1529_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_16_fu_1301_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_17_fu_1603_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_11_fu_1618_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_18_fu_1921_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_526_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_13_fu_1670_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_20_fu_1945_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_44_fu_1966_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_21_fu_1684_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_22_fu_2040_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_14_fu_2055_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_23_fu_2451_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_540_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_16_fu_1739_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_25_fu_2070_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_45_fu_2091_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_26_fu_1753_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_27_fu_2165_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_17_fu_2180_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_28_fu_2483_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_526_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_19_fu_2232_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_30_fu_2507_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_46_fu_2528_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_31_fu_2246_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_32_fu_2602_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_20_fu_2617_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_33_fu_3111_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_540_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_22_fu_2301_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_35_fu_2632_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_47_fu_2653_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_36_fu_2315_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_37_fu_2727_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_23_fu_2742_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_38_fu_3143_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_526_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_25_fu_2794_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_40_fu_3167_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_48_fu_3188_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_41_fu_2808_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_42_fu_3262_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_26_fu_3277_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_43_fu_3633_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_540_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_28_fu_2863_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_45_fu_3292_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_49_fu_3313_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_46_fu_2877_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_47_fu_3387_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_29_fu_3402_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="sub_ln55_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_48_fu_3665_p2" SOURCE="fcnn.cpp:55" URAM="0" VARIABLE="add_ln55_48"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_r_address0" name="input_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce0" name="input_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_q0" name="input_r_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_r_address0" name="output_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce0" name="output_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_we0" name="output_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d0" name="output_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_r_address1" name="output_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce1" name="output_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_we1" name="output_r_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d1" name="output_r_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="input_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="output_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="output_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="input_r_address0">out, 10</column>
                    <column name="input_r_q0">in, 32</column>
                    <column name="output_r_address0">out, 4</column>
                    <column name="output_r_address1">out, 4</column>
                    <column name="output_r_d0">out, 32</column>
                    <column name="output_r_d1">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, float*</column>
                    <column name="output">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input">input_r_address0, port, offset</column>
                    <column name="input">input_r_ce0, port, </column>
                    <column name="input">input_r_q0, port, </column>
                    <column name="output">output_r_address0, port, offset</column>
                    <column name="output">output_r_ce0, port, </column>
                    <column name="output">output_r_we0, port, </column>
                    <column name="output">output_r_d0, port, </column>
                    <column name="output">output_r_address1, port, offset</column>
                    <column name="output">output_r_ce1, port, </column>
                    <column name="output">output_r_we1, port, </column>
                    <column name="output">output_r_d1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="fcnn.cpp:13" status="valid" parentFunction="mnist_inference" variable="input" isDirective="0" options="ap_none port=input"/>
        <Pragma type="interface" location="fcnn.cpp:14" status="valid" parentFunction="mnist_inference" variable="output" isDirective="0" options="ap_none port=output"/>
        <Pragma type="unroll" location="fcnn.cpp:22" status="valid" parentFunction="mnist_inference" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fcnn.cpp:30" status="valid" parentFunction="mnist_inference" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fcnn.cpp:37" status="valid" parentFunction="mnist_inference" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fcnn.cpp:44" status="valid" parentFunction="mnist_inference" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="fcnn.cpp:46" status="valid" parentFunction="mnist_inference" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="unroll" location="fcnn.cpp:54" status="valid" parentFunction="mnist_inference" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

