// Seed: 2512297369
module module_0 ();
  genvar id_1, id_2;
  wire id_3, id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd97
) (
    input tri0 _id_0,
    input tri  id_1
);
  wire [id_0 : id_0] id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_6 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4[-1 :-1'b0],
    id_5
);
  output wire id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  _id_6(
      id_2, id_4, id_4, id_3
  );
  assign id_2[id_6] = id_3;
  module_0 modCall_1 ();
  wire id_7;
endmodule
