<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_R_U_cbef4870</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_R_U_cbef4870'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_R_U_cbef4870')">rsnoc_z_H_R_G_G2_R_U_cbef4870</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.52</td>
<td class="s5 cl rt"><a href="mod127.html#Line" > 56.41</a></td>
<td class="s4 cl rt"><a href="mod127.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod127.html#Toggle" >  0.66</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod127.html#Branch" > 45.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod127.html#inst_tag_27647"  onclick="showContent('inst_tag_27647')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ir</a></td>
<td class="s3 cl rt"> 35.52</td>
<td class="s5 cl rt"><a href="mod127.html#Line" > 56.41</a></td>
<td class="s4 cl rt"><a href="mod127.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod127.html#Toggle" >  0.66</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod127.html#Branch" > 45.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_R_U_cbef4870'>
<hr>
<a name="inst_tag_27647"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_27647" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ir</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.52</td>
<td class="s5 cl rt"><a href="mod127.html#Line" > 56.41</a></td>
<td class="s4 cl rt"><a href="mod127.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod127.html#Toggle" >  0.66</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod127.html#Branch" > 45.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"> 56.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.82</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 29.96</td>
<td class="s6 cl rt"> 66.12</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.27</td>
<td class="wht cl rt"></td>
<td><a href="mod3.html#inst_tag_190" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254265" id="tag_urg_inst_254265">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254266" id="tag_urg_inst_254266">ud25</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254264" id="tag_urg_inst_254264">ud59</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod87.html#inst_tag_17789" id="tag_urg_inst_17789">unc4b9b294</a></td>
<td class="s0 cl rt">  4.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod557.html#inst_tag_190025" id="tag_urg_inst_190025">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_R_U_cbef4870'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod127.html" >rsnoc_z_H_R_G_G2_R_U_cbef4870</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>39</td><td>22</td><td>56.41</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>121489</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>121495</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>121504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>121509</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>121515</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>121522</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>121534</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>121615</td><td>7</td><td>3</td><td>42.86</td></tr>
</table>
<pre class="code"><br clear=all>
121488                  	,	.Tx_18( u_6389_18 )
121489     1/1          	,	.Tx_19( u_6389_19 )
121490     1/1          	,	.Tx_2( u_6389_2 )
121491     1/1          	,	.Tx_20( u_6389_20 )
121492     <font color = "red">0/1     ==>  	,	.Tx_21( u_6389_21 )</font>
                        MISSING_ELSE
121493                  	,	.Tx_3( u_6389_3 )
121494                  	,	.Tx_4( u_6389_4 )
121495     1/1          	,	.Tx_7( u_6389_7 )
121496     <font color = "red">0/1     ==>  	,	.Tx_8( u_6389_8 )</font>
121497     <font color = "red">0/1     ==>  	,	.TxRdy( ResponseP_GenTx_Rsp_Rdy )</font>
121498     <font color = "red">0/1     ==>  	,	.TxVld( TxVldResponseP )</font>
121499     <font color = "red">0/1     ==>  	);</font>
121500     1/1          	assign ResponseP_DataMaskErr = u_6389_4;
121501                  	assign GenData = ResponseP_DataMaskErr;
121502                  	assign ResponseP_WordErrDflt = u_6389_21;
121503                  	assign WdErr = ResponseP_WordErrDflt;
121504     1/1          	assign ResponseP_RxErr = u_6389_19;
121505     1/1          	assign GenTx_Rsp_Data = GenData &amp; ~ { 32 { ( WdErr | ResponseP_RxErr ) }  };
121506     1/1          	assign ResponseP_GenTx_Rsp_Last = u_6389_7;
121507     <font color = "red">0/1     ==>  	assign GenTx_Rsp_Last = ResponseP_GenTx_Rsp_Last;</font>
                        MISSING_ELSE
121508                  	assign ResponseP_GenTx_Rsp_Opc = u_6389_8;
121509     1/1          	assign GenTx_Rsp_Opc = ResponseP_GenTx_Rsp_Opc;
121510     1/1          	assign ResponseP_GenTx_Rsp_SeqId = u_6389_10;
121511     1/1          	assign GenTx_Rsp_SeqId = ResponseP_GenTx_Rsp_SeqId;
121512     <font color = "red">0/1     ==>  	assign GenTx_Rsp_SeqUnOrdered = 1'b0;</font>
                        MISSING_ELSE
121513                  	assign ResponseP_CondL = u_6389_0;
121514                  	assign ResponseP_RxRdCont = u_6389_20;
121515     1/1          	assign ResponseP_RdRspData = u_6389_15;
121516     1/1          	assign ResponseP_GenTx_Rsp_Status = u_6389_11;
121517     1/1          	assign uGenTx_Rsp_Status_caseSel =
121518     <font color = "red">0/1     ==>  		{	ResponseP_CondL</font>
                        MISSING_ELSE
121519                  			,	ResponseP_RxRdCont &amp; WdErr
121520                  			,	ResponseP_RxRdCont &amp; ~ WdErr
121521                  			,	ResponseP_RdRspData &amp; WdErr
121522     1/1          			,	ResponseP_RdRspData &amp; ~ WdErr
121523     1/1          		}
121524     1/1          		;
121525     <font color = "red">0/1     ==>  	always @( ResponseP_GenTx_Rsp_Status or uGenTx_Rsp_Status_caseSel ) begin</font>
                        MISSING_ELSE
121526                  		case ( uGenTx_Rsp_Status_caseSel )
121527                  			5'b00001 : GenTx_Rsp_Status = 2'b00 ;
121528                  			5'b00010 : GenTx_Rsp_Status = 2'b01 ;
121529                  			5'b00100 : GenTx_Rsp_Status = 2'b00 ;
121530                  			5'b01000 : GenTx_Rsp_Status = 2'b01 ;
121531                  			5'b10000 : GenTx_Rsp_Status = ResponseP_GenTx_Rsp_Status ;
121532                  			default  : GenTx_Rsp_Status = 2'b00 ;
121533                  		endcase
121534     1/1          	end
121535     1/1          	assign ResponseP_Cxt_StrmLen1wOrAddrw = u_6389_1;
121536     <font color = "red">0/1     ==>  	assign ResponsePipe_Cxt_StrmLen1wOrAddrw = ResponseP_Cxt_StrmLen1wOrAddrw;</font>
121537     <font color = "red">0/1     ==>  	assign ResponseP_Cxt_StrmRatio = u_6389_2;</font>
121538     <font color = "red">0/1     ==>  	assign ResponsePipe_Cxt_StrmRatio = ResponseP_Cxt_StrmRatio;</font>
121539     <font color = "red">0/1     ==>  	assign ResponseP_Cxt_StrmType = u_6389_3;</font>
121540                  	assign ResponsePipe_Cxt_StrmType = ResponseP_Cxt_StrmType;
121541                  	assign ResponseP_Rsp_CxtId = u_6389_16;
121542                  	assign ResponsePipe_Rsp_CxtId = ResponseP_Rsp_CxtId;
121543                  	assign ResponseP_Rsp_LastFrag = u_6389_18;
121544                  	assign ResponsePipe_Rsp_LastFrag = ResponseP_Rsp_LastFrag;
121545                  	assign Rsp_ErrCode = 3'b000;
121546                  	assign Rsp_HeadVld = Rx_Head &amp; Rx_Vld;
121547                  	assign Rsp_IsErr = RxErr;
121548                  	assign Rsp_IsWr = RxWr;
121549                  	assign Rsp_OrdPtr = Cxt_OrdPtr;
121550                  	assign Sys_Pwr_Idle = ResponsePwr_Fwd_Idle;
121551                  	assign Sys_Pwr_WakeUp = Rx_Vld;
121552                  endmodule
121553                  
121554                  `timescale 1ps/1ps
121555                  module rsnoc_z_H_R_G_G2_S_U_2883cf11_0 (
121556                  	CmdRx_ApertureId
121557                  ,	CmdRx_CxtId
121558                  ,	CmdRx_Err
121559                  ,	CmdRx_MatchId
121560                  ,	CmdRx_Split
121561                  ,	CmdRx_StrmLen1MSB
121562                  ,	CmdRx_StrmValid
121563                  ,	CmdRx_Vld
121564                  ,	ErrPld
121565                  ,	GenRx_Req_Addr
121566                  ,	GenRx_Req_Be
121567                  ,	GenRx_Req_BurstType
121568                  ,	GenRx_Req_Data
121569                  ,	GenRx_Req_Last
121570                  ,	GenRx_Req_Len1
121571                  ,	GenRx_Req_Lock
121572                  ,	GenRx_Req_Opc
121573                  ,	GenRx_Req_Rdy
121574                  ,	GenRx_Req_SeqId
121575                  ,	GenRx_Req_SeqUnOrdered
121576                  ,	GenRx_Req_SeqUnique
121577                  ,	GenRx_Req_User
121578                  ,	GenRx_Req_Vld
121579                  ,	Sys_Clk
121580                  ,	Sys_Clk_ClkS
121581                  ,	Sys_Clk_En
121582                  ,	Sys_Clk_EnS
121583                  ,	Sys_Clk_RetRstN
121584                  ,	Sys_Clk_RstN
121585                  ,	Sys_Clk_Tm
121586                  ,	Sys_Pwr_Idle
121587                  ,	Sys_Pwr_WakeUp
121588                  ,	Tx_Data
121589                  ,	Tx_Head
121590                  ,	Tx_Rdy
121591                  ,	Tx_Tail
121592                  ,	Tx_Vld
121593                  );
121594                  	input  [8:0]   CmdRx_ApertureId       ;
121595                  	input  [2:0]   CmdRx_CxtId            ;
121596                  	input          CmdRx_Err              ;
121597                  	input  [4:0]   CmdRx_MatchId          ;
121598                  	input          CmdRx_Split            ;
121599                  	input  [1:0]   CmdRx_StrmLen1MSB      ;
121600                  	input          CmdRx_StrmValid        ;
121601                  	input          CmdRx_Vld              ;
121602                  	output         ErrPld                 ;
121603                  	input  [31:0]  GenRx_Req_Addr         ;
121604                  	input  [3:0]   GenRx_Req_Be           ;
121605                  	input          GenRx_Req_BurstType    ;
121606                  	input  [31:0]  GenRx_Req_Data         ;
121607                  	input          GenRx_Req_Last         ;
121608                  	input  [5:0]   GenRx_Req_Len1         ;
121609                  	input          GenRx_Req_Lock         ;
121610                  	input  [2:0]   GenRx_Req_Opc          ;
121611                  	output         GenRx_Req_Rdy          ;
121612                  	input  [3:0]   GenRx_Req_SeqId        ;
121613                  	input          GenRx_Req_SeqUnOrdered ;
121614                  	input          GenRx_Req_SeqUnique    ;
121615     1/1          	input  [7:0]   GenRx_Req_User         ;
121616     1/1          	input          GenRx_Req_Vld          ;
121617     <font color = "red">0/1     ==>  	input          Sys_Clk                ;</font>
121618     <font color = "red">0/1     ==>  	input          Sys_Clk_ClkS           ;</font>
121619     <font color = "red">0/1     ==>  	input          Sys_Clk_En             ;</font>
121620     <font color = "red">0/1     ==>  	input          Sys_Clk_EnS            ;</font>
121621     1/1          	input          Sys_Clk_RetRstN        ;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod127.html" >rsnoc_z_H_R_G_G2_R_U_cbef4870</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       121428
 EXPRESSION (u_1036 ? u_4f86 : u_db7b)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       121441
 EXPRESSION (u_ba23 ? u_7d1d : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       121447
 EXPRESSION (RxHead ? u_c4ee : u_51f2)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       121483
 EXPRESSION (u_d54f ? u_a203 : u_44bc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       121507
 EXPRESSION (RxHead ? ((u_c4ee - 6'b1)) : ((RdCnt - 6'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod127.html" >rsnoc_z_H_R_G_G2_R_U_cbef4870</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">169</td>
<td class="rt">4</td>
<td class="rt">2.37  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1518</td>
<td class="rt">10</td>
<td class="rt">0.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">759</td>
<td class="rt">6</td>
<td class="rt">0.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">759</td>
<td class="rt">4</td>
<td class="rt">0.53  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">48</td>
<td class="rt">4</td>
<td class="rt">8.33  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">446</td>
<td class="rt">10</td>
<td class="rt">2.24  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">223</td>
<td class="rt">6</td>
<td class="rt">2.69  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">223</td>
<td class="rt">4</td>
<td class="rt">1.79  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">121</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1072</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">536</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">536</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Cxt_First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_PktCnt1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_WrInErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtOpen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ErrPld[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1036</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2c77[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35b1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_44bc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4f86[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_51f2[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5ba9[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_624f[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_10[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_11[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_13</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_16[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_18</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_19</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_21</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_4[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6a3d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_786a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8b6a[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bcb[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9505[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a1a5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a203[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ba23</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc61[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc76[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d54f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_db7b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_de78[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_10[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_11[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_13</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_16[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_18</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_19</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_21</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_4[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_eeda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fd5e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DataMaskErr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Expand</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LastWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCnt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_CondL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_DataMaskErr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RdRspData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RxRdCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_WordErrDflt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_CondL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_DataMaskErr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RdRspData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RxRdCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_WordErrDflt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponsePwr_Fwd_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponsePwr_Fwd_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxFail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxTail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxUrg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxVldResponseP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WordErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrErrRet</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGenTx_Rsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uResponse_GenTx_Rsp_Opc_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uResponse_GenTx_Rsp_Status_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod127.html" >rsnoc_z_H_R_G_G2_R_U_cbef4870</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">40</td>
<td class="rt">18</td>
<td class="rt">45.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">121428</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">121441</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">121447</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">121483</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">121489</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">121495</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">121504</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">121509</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">121515</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">121522</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">121534</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">121615</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121428     		else if ( Rsp_GenNext | Rsp_PktNext )
           		                                     
121429     			RxHead <= #1.0 ( RxTail );
           			                          
121430     	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud( .I( Rsp_CxtId ) , .O( u_4c36 ) );
           	                                                                  
121431     	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud25( .I( Rsp_CxtId ) , .O( u_5ba9 ) );
           	                                                                    
121432     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
121433     		if ( ! Sys_Clk_RstN )
           		                     
121434     			u_44bc <= #1.0 ( 4'b0 );
           			                        
121435     		else if ( u_d54f )
           		                  
121436     			u_44bc <= #1.0 ( u_a203 );
           			                          
121437     	assign uResponse_GenTx_Rsp_Opc_caseSel =
           	                                        
121438     		{		Rsp_Opc == 4'b0110
           		 		                  
121439     			,	Rsp_Opc == 4'b0010
           			 	                  
121440     			,	( Rsp_Opc == 4'b0100 | Rsp_Opc == 4'b0101 )
           			 	                                           
121441     			,	( Rsp_Opc == 4'b0000 | Rsp_Opc == 4'b0001 )
           			 	                                           
121442     		}
           		 
121443     		;
           		 
121444     	always @( uResponse_GenTx_Rsp_Opc_caseSel ) begin
           	                                                 
121445     		case ( uResponse_GenTx_Rsp_Opc_caseSel )
           		                                        
121446     			4'b0001 : Response_GenTx_Rsp_Opc = 3'b000 ;
           			                                           
121447     			4'b0010 : Response_GenTx_Rsp_Opc = 3'b100 ;
           			                                           
121448     			4'b0100 : Response_GenTx_Rsp_Opc = 3'b010 ;
           			                                           
121449     			4'b1000 : Response_GenTx_Rsp_Opc = 3'b101 ;
           			                                           
121450     			default : Response_GenTx_Rsp_Opc = 3'b000 ;
           			                                           
121451     		endcase
           		       
121452     	end
           	   
121453     	rsnoc_z_H_R_U_P_N_c4b9b294_A1221320013420101301111 unc4b9b294(
           	                                                              
121454     		.Rx_0( u_df6b_0 )
           		                 
121455     	,	.Rx_1( u_df6b_1 )
           	 	                 
121456     	,	.Rx_10( u_df6b_10 )
           	 	                   
121457     	,	.Rx_11( u_df6b_11 )
           	 	                   
121458     	,	.Rx_13( u_df6b_13 )
           	 	                   
121459     	,	.Rx_15( u_df6b_15 )
           	 	                   
121460     	,	.Rx_16( u_df6b_16 )
           	 	                   
121461     	,	.Rx_18( u_df6b_18 )
           	 	                   
121462     	,	.Rx_19( u_df6b_19 )
           	 	                   
121463     	,	.Rx_2( u_df6b_2 )
           	 	                 
121464     	,	.Rx_20( u_df6b_20 )
           	 	                   
121465     	,	.Rx_21( u_df6b_21 )
           	 	                   
121466     	,	.Rx_3( u_df6b_3 )
           	 	                 
121467     	,	.Rx_4( u_df6b_4 )
           	 	                 
121468     	,	.Rx_7( u_df6b_7 )
           	 	                 
121469     	,	.Rx_8( u_df6b_8 )
           	 	                 
121470     	,	.RxRdy( Response_GenTx_Rsp_Rdy )
           	 	                                
121471     	,	.RxVld( Rx_Vld )
           	 	                
121472     	,	.Sys_Clk( Sys_Clk )
           	 	                   
121473     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
121474     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
121475     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
121476     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
121477     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
121478     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
121479     	,	.Sys_Pwr_Idle( ResponsePwr_Fwd_Idle )
           	 	                                     
121480     	,	.Sys_Pwr_WakeUp( ResponsePwr_Fwd_WakeUp )
           	 	                                         
121481     	,	.Tx_0( u_6389_0 )
           	 	                 
121482     	,	.Tx_1( u_6389_1 )
           	 	                 
121483     	,	.Tx_10( u_6389_10 )
           	 	                   
121484     	,	.Tx_11( u_6389_11 )
           	 	                   
121485     	,	.Tx_13( u_6389_13 )
           	 	                   
121486     	,	.Tx_15( u_6389_15 )
           	 	                   
121487     	,	.Tx_16( u_6389_16 )
           	 	                   
121488     	,	.Tx_18( u_6389_18 )
           	 	                   
121489     	,	.Tx_19( u_6389_19 )
           	 	                   
121490     	,	.Tx_2( u_6389_2 )
           	 	                 
121491     	,	.Tx_20( u_6389_20 )
           	 	                   
121492     	,	.Tx_21( u_6389_21 )
           	 	                   
121493     	,	.Tx_3( u_6389_3 )
           	 	                 
121494     	,	.Tx_4( u_6389_4 )
           	 	                 
121495     	,	.Tx_7( u_6389_7 )
           	 	                 
121496     	,	.Tx_8( u_6389_8 )
           	 	                 
121497     	,	.TxRdy( ResponseP_GenTx_Rsp_Rdy )
           	 	                                 
121498     	,	.TxVld( TxVldResponseP )
           	 	                        
121499     	);
           	  
121500     	assign ResponseP_DataMaskErr = u_6389_4;
           	                                        
121501     	assign GenData = ResponseP_DataMaskErr;
           	                                       
121502     	assign ResponseP_WordErrDflt = u_6389_21;
           	                                         
121503     	assign WdErr = ResponseP_WordErrDflt;
           	                                     
121504     	assign ResponseP_RxErr = u_6389_19;
           	                                   
121505     	assign GenTx_Rsp_Data = GenData & ~ { 32 { ( WdErr | ResponseP_RxErr ) }  };
           	                                                                            
121506     	assign ResponseP_GenTx_Rsp_Last = u_6389_7;
           	                                           
121507     	assign GenTx_Rsp_Last = ResponseP_GenTx_Rsp_Last;
           	                                                 
121508     	assign ResponseP_GenTx_Rsp_Opc = u_6389_8;
           	                                          
121509     	assign GenTx_Rsp_Opc = ResponseP_GenTx_Rsp_Opc;
           	                                               
121510     	assign ResponseP_GenTx_Rsp_SeqId = u_6389_10;
           	                                             
121511     	assign GenTx_Rsp_SeqId = ResponseP_GenTx_Rsp_SeqId;
           	                                                   
121512     	assign GenTx_Rsp_SeqUnOrdered = 1'b0;
           	                                     
121513     	assign ResponseP_CondL = u_6389_0;
           	                                  
121514     	assign ResponseP_RxRdCont = u_6389_20;
           	                                      
121515     	assign ResponseP_RdRspData = u_6389_15;
           	                                       
121516     	assign ResponseP_GenTx_Rsp_Status = u_6389_11;
           	                                              
121517     	assign uGenTx_Rsp_Status_caseSel =
           	                                  
121518     		{	ResponseP_CondL
           		 	               
121519     			,	ResponseP_RxRdCont & WdErr
           			 	                          
121520     			,	ResponseP_RxRdCont & ~ WdErr
           			 	                            
121521     			,	ResponseP_RdRspData & WdErr
           			 	                           
121522     			,	ResponseP_RdRspData & ~ WdErr
           			 	                             
121523     		}
           		 
121524     		;
           		 
121525     	always @( ResponseP_GenTx_Rsp_Status or uGenTx_Rsp_Status_caseSel ) begin
           	                                                                         
121526     		case ( uGenTx_Rsp_Status_caseSel )
           		                                  
121527     			5'b00001 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
121528     			5'b00010 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
121529     			5'b00100 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
121530     			5'b01000 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
121531     			5'b10000 : GenTx_Rsp_Status = ResponseP_GenTx_Rsp_Status ;
           			                                                          
121532     			default  : GenTx_Rsp_Status = 2'b00 ;
           			                                     
121533     		endcase
           		       
121534     	end
           	   
121535     	assign ResponseP_Cxt_StrmLen1wOrAddrw = u_6389_1;
           	                                                 
121536     	assign ResponsePipe_Cxt_StrmLen1wOrAddrw = ResponseP_Cxt_StrmLen1wOrAddrw;
           	                                                                          
121537     	assign ResponseP_Cxt_StrmRatio = u_6389_2;
           	                                          
121538     	assign ResponsePipe_Cxt_StrmRatio = ResponseP_Cxt_StrmRatio;
           	                                                            
121539     	assign ResponseP_Cxt_StrmType = u_6389_3;
           	                                         
121540     	assign ResponsePipe_Cxt_StrmType = ResponseP_Cxt_StrmType;
           	                                                          
121541     	assign ResponseP_Rsp_CxtId = u_6389_16;
           	                                       
121542     	assign ResponsePipe_Rsp_CxtId = ResponseP_Rsp_CxtId;
           	                                                    
121543     	assign ResponseP_Rsp_LastFrag = u_6389_18;
           	                                          
121544     	assign ResponsePipe_Rsp_LastFrag = ResponseP_Rsp_LastFrag;
           	                                                          
121545     	assign Rsp_ErrCode = 3'b000;
           	                            
121546     	assign Rsp_HeadVld = Rx_Head & Rx_Vld;
           	                                      
121547     	assign Rsp_IsErr = RxErr;
           	                         
121548     	assign Rsp_IsWr = RxWr;
           	                       
121549     	assign Rsp_OrdPtr = Cxt_OrdPtr;
           	                               
121550     	assign Sys_Pwr_Idle = ResponsePwr_Fwd_Idle;
           	                                           
121551     	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
121552     endmodule
                    
121553     
           
121554     `timescale 1ps/1ps
                             
121555     module rsnoc_z_H_R_G_G2_S_U_2883cf11_0 (
                                                   
121556     	CmdRx_ApertureId
           	                
121557     ,	CmdRx_CxtId
            	           
121558     ,	CmdRx_Err
            	         
121559     ,	CmdRx_MatchId
            	             
121560     ,	CmdRx_Split
            	           
121561     ,	CmdRx_StrmLen1MSB
            	                 
121562     ,	CmdRx_StrmValid
            	               
121563     ,	CmdRx_Vld
            	         
121564     ,	ErrPld
            	      
121565     ,	GenRx_Req_Addr
            	              
121566     ,	GenRx_Req_Be
            	            
121567     ,	GenRx_Req_BurstType
            	                   
121568     ,	GenRx_Req_Data
            	              
121569     ,	GenRx_Req_Last
            	              
121570     ,	GenRx_Req_Len1
            	              
121571     ,	GenRx_Req_Lock
            	              
121572     ,	GenRx_Req_Opc
            	             
121573     ,	GenRx_Req_Rdy
            	             
121574     ,	GenRx_Req_SeqId
            	               
121575     ,	GenRx_Req_SeqUnOrdered
            	                      
121576     ,	GenRx_Req_SeqUnique
            	                   
121577     ,	GenRx_Req_User
            	              
121578     ,	GenRx_Req_Vld
            	             
121579     ,	Sys_Clk
            	       
121580     ,	Sys_Clk_ClkS
            	            
121581     ,	Sys_Clk_En
            	          
121582     ,	Sys_Clk_EnS
            	           
121583     ,	Sys_Clk_RetRstN
            	               
121584     ,	Sys_Clk_RstN
            	            
121585     ,	Sys_Clk_Tm
            	          
121586     ,	Sys_Pwr_Idle
            	            
121587     ,	Sys_Pwr_WakeUp
            	              
121588     ,	Tx_Data
            	       
121589     ,	Tx_Head
            	       
121590     ,	Tx_Rdy
            	      
121591     ,	Tx_Tail
            	       
121592     ,	Tx_Vld
            	      
121593     );
             
121594     	input  [8:0]   CmdRx_ApertureId       ;
           	                                       
121595     	input  [2:0]   CmdRx_CxtId            ;
           	                                       
121596     	input          CmdRx_Err              ;
           	                                       
121597     	input  [4:0]   CmdRx_MatchId          ;
           	                                       
121598     	input          CmdRx_Split            ;
           	                                       
121599     	input  [1:0]   CmdRx_StrmLen1MSB      ;
           	                                       
121600     	input          CmdRx_StrmValid        ;
           	                                       
121601     	input          CmdRx_Vld              ;
           	                                       
121602     	output         ErrPld                 ;
           	                                       
121603     	input  [31:0]  GenRx_Req_Addr         ;
           	                                       
121604     	input  [3:0]   GenRx_Req_Be           ;
           	                                       
121605     	input          GenRx_Req_BurstType    ;
           	                                       
121606     	input  [31:0]  GenRx_Req_Data         ;
           	                                       
121607     	input          GenRx_Req_Last         ;
           	                                       
121608     	input  [5:0]   GenRx_Req_Len1         ;
           	                                       
121609     	input          GenRx_Req_Lock         ;
           	                                       
121610     	input  [2:0]   GenRx_Req_Opc          ;
           	                                       
121611     	output         GenRx_Req_Rdy          ;
           	                                       
121612     	input  [3:0]   GenRx_Req_SeqId        ;
           	                                       
121613     	input          GenRx_Req_SeqUnOrdered ;
           	                                       
121614     	input          GenRx_Req_SeqUnique    ;
           	                                       
121615     	input  [7:0]   GenRx_Req_User         ;
           	                                       
121616     	input          GenRx_Req_Vld          ;
           	                                       
121617     	input          Sys_Clk                ;
           	                                       
121618     	input          Sys_Clk_ClkS           ;
           	                                       
121619     	input          Sys_Clk_En             ;
           	                                       
121620     	input          Sys_Clk_EnS            ;
           	                                       
121621     	input          Sys_Clk_RetRstN        ;
           	                                       
121622     	input          Sys_Clk_RstN           ;
           	                                       
121623     	input          Sys_Clk_Tm             ;
           	                                       
121624     	output         Sys_Pwr_Idle           ;
           	                                       
121625     	output         Sys_Pwr_WakeUp         ;
           	                                       
121626     	output [107:0] Tx_Data                ;
           	                                       
121627     	output         Tx_Head                ;
           	                                       
121628     	input          Tx_Rdy                 ;
           	                                       
121629     	output         Tx_Tail                ;
           	                                       
121630     	output         Tx_Vld                 ;
           	                                       
121631     	wire [7:0]  u_6dba               ;
           	                                  
121632     	wire        u_751f               ;
           	                                  
121633     	reg         u_7c15               ;
           	                                  
121634     	wire [3:0]  u_b175               ;
           	                                  
121635     	wire [13:0] u_ba1c               ;
           	                                  
121636     	reg  [8:0]  ApertureIdR          ;
           	                                  
121637     	wire        Err_Decode           ;
           	                                  
121638     	wire        Err_Split            ;
           	                                  
121639     	wire        Err_StrmW            ;
           	                                  
121640     	wire [30:0] Hdr_Addr             ;
           	                                  
121641     	wire [2:0]  Hdr_Echo             ;
           	                                  
121642     	wire [6:0]  Hdr_Len1             ;
           	                                  
121643     	wire        Hdr_Lock             ;
           	                                  
121644     	reg  [3:0]  Hdr_Opc              ;
           	                                  
121645     	reg  [13:0] Hdr_RouteId          ;
           	                                  
121646     	wire [1:0]  Hdr_Status           ;
           	                                  
121647     	wire [7:0]  Hdr_User             ;
           	                                  
121648     	wire        NextRx               ;
           	                                  
121649     	wire [13:0] RouteId              ;
           	                                  
121650     	reg         Strm_Is              ;
           	                                  
121651     	wire        TxAbort              ;
           	                                  
121652     	wire [37:0] TxData               ;
           	                                  
121653     	wire [69:0] TxHdr                ;
           	                                  
121654     	wire [6:0]  uHdr_Opc_caseSel     ;
           	                                  
121655     	wire        uHdr_RouteId_caseSel ;
           	                                  
121656     	assign GenRx_Req_Rdy = Tx_Rdy | ErrPld;
           	                                       
121657     	assign NextRx = GenRx_Req_Vld & GenRx_Req_Rdy;
           	                                              
121658     	assign Tx_Head = CmdRx_Vld;
           	                           
121659     	assign Err_Decode = CmdRx_MatchId == 5'b11111;
           	                                              
121660     	assign Err_Split = CmdRx_Err;
           	                             
121661     	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
121662     	assign Err_StrmW = u_7c15 & Strm_Is;
           	                                    
121663     	assign u_751f = ( Err_Decode | Err_Split | Err_StrmW ) & ~ ( Hdr_Opc == 4'b1000 );
           	                                                                                  
121664     	assign Hdr_Status = u_751f ? 2'b01 : 2'b00;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121441     			,	( Rsp_Opc == 4'b0000 | Rsp_Opc == 4'b0001 )
           			 	                                           
121442     		}
           		 
121443     		;
           		 
121444     	always @( uResponse_GenTx_Rsp_Opc_caseSel ) begin
           	                                                 
121445     		case ( uResponse_GenTx_Rsp_Opc_caseSel )
           		                                        
121446     			4'b0001 : Response_GenTx_Rsp_Opc = 3'b000 ;
           			                                           
121447     			4'b0010 : Response_GenTx_Rsp_Opc = 3'b100 ;
           			                                           
121448     			4'b0100 : Response_GenTx_Rsp_Opc = 3'b010 ;
           			                                           
121449     			4'b1000 : Response_GenTx_Rsp_Opc = 3'b101 ;
           			                                           
121450     			default : Response_GenTx_Rsp_Opc = 3'b000 ;
           			                                           
121451     		endcase
           		       
121452     	end
           	   
121453     	rsnoc_z_H_R_U_P_N_c4b9b294_A1221320013420101301111 unc4b9b294(
           	                                                              
121454     		.Rx_0( u_df6b_0 )
           		                 
121455     	,	.Rx_1( u_df6b_1 )
           	 	                 
121456     	,	.Rx_10( u_df6b_10 )
           	 	                   
121457     	,	.Rx_11( u_df6b_11 )
           	 	                   
121458     	,	.Rx_13( u_df6b_13 )
           	 	                   
121459     	,	.Rx_15( u_df6b_15 )
           	 	                   
121460     	,	.Rx_16( u_df6b_16 )
           	 	                   
121461     	,	.Rx_18( u_df6b_18 )
           	 	                   
121462     	,	.Rx_19( u_df6b_19 )
           	 	                   
121463     	,	.Rx_2( u_df6b_2 )
           	 	                 
121464     	,	.Rx_20( u_df6b_20 )
           	 	                   
121465     	,	.Rx_21( u_df6b_21 )
           	 	                   
121466     	,	.Rx_3( u_df6b_3 )
           	 	                 
121467     	,	.Rx_4( u_df6b_4 )
           	 	                 
121468     	,	.Rx_7( u_df6b_7 )
           	 	                 
121469     	,	.Rx_8( u_df6b_8 )
           	 	                 
121470     	,	.RxRdy( Response_GenTx_Rsp_Rdy )
           	 	                                
121471     	,	.RxVld( Rx_Vld )
           	 	                
121472     	,	.Sys_Clk( Sys_Clk )
           	 	                   
121473     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
121474     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
121475     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
121476     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
121477     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
121478     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
121479     	,	.Sys_Pwr_Idle( ResponsePwr_Fwd_Idle )
           	 	                                     
121480     	,	.Sys_Pwr_WakeUp( ResponsePwr_Fwd_WakeUp )
           	 	                                         
121481     	,	.Tx_0( u_6389_0 )
           	 	                 
121482     	,	.Tx_1( u_6389_1 )
           	 	                 
121483     	,	.Tx_10( u_6389_10 )
           	 	                   
121484     	,	.Tx_11( u_6389_11 )
           	 	                   
121485     	,	.Tx_13( u_6389_13 )
           	 	                   
121486     	,	.Tx_15( u_6389_15 )
           	 	                   
121487     	,	.Tx_16( u_6389_16 )
           	 	                   
121488     	,	.Tx_18( u_6389_18 )
           	 	                   
121489     	,	.Tx_19( u_6389_19 )
           	 	                   
121490     	,	.Tx_2( u_6389_2 )
           	 	                 
121491     	,	.Tx_20( u_6389_20 )
           	 	                   
121492     	,	.Tx_21( u_6389_21 )
           	 	                   
121493     	,	.Tx_3( u_6389_3 )
           	 	                 
121494     	,	.Tx_4( u_6389_4 )
           	 	                 
121495     	,	.Tx_7( u_6389_7 )
           	 	                 
121496     	,	.Tx_8( u_6389_8 )
           	 	                 
121497     	,	.TxRdy( ResponseP_GenTx_Rsp_Rdy )
           	 	                                 
121498     	,	.TxVld( TxVldResponseP )
           	 	                        
121499     	);
           	  
121500     	assign ResponseP_DataMaskErr = u_6389_4;
           	                                        
121501     	assign GenData = ResponseP_DataMaskErr;
           	                                       
121502     	assign ResponseP_WordErrDflt = u_6389_21;
           	                                         
121503     	assign WdErr = ResponseP_WordErrDflt;
           	                                     
121504     	assign ResponseP_RxErr = u_6389_19;
           	                                   
121505     	assign GenTx_Rsp_Data = GenData & ~ { 32 { ( WdErr | ResponseP_RxErr ) }  };
           	                                                                            
121506     	assign ResponseP_GenTx_Rsp_Last = u_6389_7;
           	                                           
121507     	assign GenTx_Rsp_Last = ResponseP_GenTx_Rsp_Last;
           	                                                 
121508     	assign ResponseP_GenTx_Rsp_Opc = u_6389_8;
           	                                          
121509     	assign GenTx_Rsp_Opc = ResponseP_GenTx_Rsp_Opc;
           	                                               
121510     	assign ResponseP_GenTx_Rsp_SeqId = u_6389_10;
           	                                             
121511     	assign GenTx_Rsp_SeqId = ResponseP_GenTx_Rsp_SeqId;
           	                                                   
121512     	assign GenTx_Rsp_SeqUnOrdered = 1'b0;
           	                                     
121513     	assign ResponseP_CondL = u_6389_0;
           	                                  
121514     	assign ResponseP_RxRdCont = u_6389_20;
           	                                      
121515     	assign ResponseP_RdRspData = u_6389_15;
           	                                       
121516     	assign ResponseP_GenTx_Rsp_Status = u_6389_11;
           	                                              
121517     	assign uGenTx_Rsp_Status_caseSel =
           	                                  
121518     		{	ResponseP_CondL
           		 	               
121519     			,	ResponseP_RxRdCont & WdErr
           			 	                          
121520     			,	ResponseP_RxRdCont & ~ WdErr
           			 	                            
121521     			,	ResponseP_RdRspData & WdErr
           			 	                           
121522     			,	ResponseP_RdRspData & ~ WdErr
           			 	                             
121523     		}
           		 
121524     		;
           		 
121525     	always @( ResponseP_GenTx_Rsp_Status or uGenTx_Rsp_Status_caseSel ) begin
           	                                                                         
121526     		case ( uGenTx_Rsp_Status_caseSel )
           		                                  
121527     			5'b00001 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
121528     			5'b00010 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
121529     			5'b00100 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
121530     			5'b01000 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
121531     			5'b10000 : GenTx_Rsp_Status = ResponseP_GenTx_Rsp_Status ;
           			                                                          
121532     			default  : GenTx_Rsp_Status = 2'b00 ;
           			                                     
121533     		endcase
           		       
121534     	end
           	   
121535     	assign ResponseP_Cxt_StrmLen1wOrAddrw = u_6389_1;
           	                                                 
121536     	assign ResponsePipe_Cxt_StrmLen1wOrAddrw = ResponseP_Cxt_StrmLen1wOrAddrw;
           	                                                                          
121537     	assign ResponseP_Cxt_StrmRatio = u_6389_2;
           	                                          
121538     	assign ResponsePipe_Cxt_StrmRatio = ResponseP_Cxt_StrmRatio;
           	                                                            
121539     	assign ResponseP_Cxt_StrmType = u_6389_3;
           	                                         
121540     	assign ResponsePipe_Cxt_StrmType = ResponseP_Cxt_StrmType;
           	                                                          
121541     	assign ResponseP_Rsp_CxtId = u_6389_16;
           	                                       
121542     	assign ResponsePipe_Rsp_CxtId = ResponseP_Rsp_CxtId;
           	                                                    
121543     	assign ResponseP_Rsp_LastFrag = u_6389_18;
           	                                          
121544     	assign ResponsePipe_Rsp_LastFrag = ResponseP_Rsp_LastFrag;
           	                                                          
121545     	assign Rsp_ErrCode = 3'b000;
           	                            
121546     	assign Rsp_HeadVld = Rx_Head & Rx_Vld;
           	                                      
121547     	assign Rsp_IsErr = RxErr;
           	                         
121548     	assign Rsp_IsWr = RxWr;
           	                       
121549     	assign Rsp_OrdPtr = Cxt_OrdPtr;
           	                               
121550     	assign Sys_Pwr_Idle = ResponsePwr_Fwd_Idle;
           	                                           
121551     	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
121552     endmodule
                    
121553     
           
121554     `timescale 1ps/1ps
                             
121555     module rsnoc_z_H_R_G_G2_S_U_2883cf11_0 (
                                                   
121556     	CmdRx_ApertureId
           	                
121557     ,	CmdRx_CxtId
            	           
121558     ,	CmdRx_Err
            	         
121559     ,	CmdRx_MatchId
            	             
121560     ,	CmdRx_Split
            	           
121561     ,	CmdRx_StrmLen1MSB
            	                 
121562     ,	CmdRx_StrmValid
            	               
121563     ,	CmdRx_Vld
            	         
121564     ,	ErrPld
            	      
121565     ,	GenRx_Req_Addr
            	              
121566     ,	GenRx_Req_Be
            	            
121567     ,	GenRx_Req_BurstType
            	                   
121568     ,	GenRx_Req_Data
            	              
121569     ,	GenRx_Req_Last
            	              
121570     ,	GenRx_Req_Len1
            	              
121571     ,	GenRx_Req_Lock
            	              
121572     ,	GenRx_Req_Opc
            	             
121573     ,	GenRx_Req_Rdy
            	             
121574     ,	GenRx_Req_SeqId
            	               
121575     ,	GenRx_Req_SeqUnOrdered
            	                      
121576     ,	GenRx_Req_SeqUnique
            	                   
121577     ,	GenRx_Req_User
            	              
121578     ,	GenRx_Req_Vld
            	             
121579     ,	Sys_Clk
            	       
121580     ,	Sys_Clk_ClkS
            	            
121581     ,	Sys_Clk_En
            	          
121582     ,	Sys_Clk_EnS
            	           
121583     ,	Sys_Clk_RetRstN
            	               
121584     ,	Sys_Clk_RstN
            	            
121585     ,	Sys_Clk_Tm
            	          
121586     ,	Sys_Pwr_Idle
            	            
121587     ,	Sys_Pwr_WakeUp
            	              
121588     ,	Tx_Data
            	       
121589     ,	Tx_Head
            	       
121590     ,	Tx_Rdy
            	      
121591     ,	Tx_Tail
            	       
121592     ,	Tx_Vld
            	      
121593     );
             
121594     	input  [8:0]   CmdRx_ApertureId       ;
           	                                       
121595     	input  [2:0]   CmdRx_CxtId            ;
           	                                       
121596     	input          CmdRx_Err              ;
           	                                       
121597     	input  [4:0]   CmdRx_MatchId          ;
           	                                       
121598     	input          CmdRx_Split            ;
           	                                       
121599     	input  [1:0]   CmdRx_StrmLen1MSB      ;
           	                                       
121600     	input          CmdRx_StrmValid        ;
           	                                       
121601     	input          CmdRx_Vld              ;
           	                                       
121602     	output         ErrPld                 ;
           	                                       
121603     	input  [31:0]  GenRx_Req_Addr         ;
           	                                       
121604     	input  [3:0]   GenRx_Req_Be           ;
           	                                       
121605     	input          GenRx_Req_BurstType    ;
           	                                       
121606     	input  [31:0]  GenRx_Req_Data         ;
           	                                       
121607     	input          GenRx_Req_Last         ;
           	                                       
121608     	input  [5:0]   GenRx_Req_Len1         ;
           	                                       
121609     	input          GenRx_Req_Lock         ;
           	                                       
121610     	input  [2:0]   GenRx_Req_Opc          ;
           	                                       
121611     	output         GenRx_Req_Rdy          ;
           	                                       
121612     	input  [3:0]   GenRx_Req_SeqId        ;
           	                                       
121613     	input          GenRx_Req_SeqUnOrdered ;
           	                                       
121614     	input          GenRx_Req_SeqUnique    ;
           	                                       
121615     	input  [7:0]   GenRx_Req_User         ;
           	                                       
121616     	input          GenRx_Req_Vld          ;
           	                                       
121617     	input          Sys_Clk                ;
           	                                       
121618     	input          Sys_Clk_ClkS           ;
           	                                       
121619     	input          Sys_Clk_En             ;
           	                                       
121620     	input          Sys_Clk_EnS            ;
           	                                       
121621     	input          Sys_Clk_RetRstN        ;
           	                                       
121622     	input          Sys_Clk_RstN           ;
           	                                       
121623     	input          Sys_Clk_Tm             ;
           	                                       
121624     	output         Sys_Pwr_Idle           ;
           	                                       
121625     	output         Sys_Pwr_WakeUp         ;
           	                                       
121626     	output [107:0] Tx_Data                ;
           	                                       
121627     	output         Tx_Head                ;
           	                                       
121628     	input          Tx_Rdy                 ;
           	                                       
121629     	output         Tx_Tail                ;
           	                                       
121630     	output         Tx_Vld                 ;
           	                                       
121631     	wire [7:0]  u_6dba               ;
           	                                  
121632     	wire        u_751f               ;
           	                                  
121633     	reg         u_7c15               ;
           	                                  
121634     	wire [3:0]  u_b175               ;
           	                                  
121635     	wire [13:0] u_ba1c               ;
           	                                  
121636     	reg  [8:0]  ApertureIdR          ;
           	                                  
121637     	wire        Err_Decode           ;
           	                                  
121638     	wire        Err_Split            ;
           	                                  
121639     	wire        Err_StrmW            ;
           	                                  
121640     	wire [30:0] Hdr_Addr             ;
           	                                  
121641     	wire [2:0]  Hdr_Echo             ;
           	                                  
121642     	wire [6:0]  Hdr_Len1             ;
           	                                  
121643     	wire        Hdr_Lock             ;
           	                                  
121644     	reg  [3:0]  Hdr_Opc              ;
           	                                  
121645     	reg  [13:0] Hdr_RouteId          ;
           	                                  
121646     	wire [1:0]  Hdr_Status           ;
           	                                  
121647     	wire [7:0]  Hdr_User             ;
           	                                  
121648     	wire        NextRx               ;
           	                                  
121649     	wire [13:0] RouteId              ;
           	                                  
121650     	reg         Strm_Is              ;
           	                                  
121651     	wire        TxAbort              ;
           	                                  
121652     	wire [37:0] TxData               ;
           	                                  
121653     	wire [69:0] TxHdr                ;
           	                                  
121654     	wire [6:0]  uHdr_Opc_caseSel     ;
           	                                  
121655     	wire        uHdr_RouteId_caseSel ;
           	                                  
121656     	assign GenRx_Req_Rdy = Tx_Rdy | ErrPld;
           	                                       
121657     	assign NextRx = GenRx_Req_Vld & GenRx_Req_Rdy;
           	                                              
121658     	assign Tx_Head = CmdRx_Vld;
           	                           
121659     	assign Err_Decode = CmdRx_MatchId == 5'b11111;
           	                                              
121660     	assign Err_Split = CmdRx_Err;
           	                             
121661     	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
121662     	assign Err_StrmW = u_7c15 & Strm_Is;
           	                                    
121663     	assign u_751f = ( Err_Decode | Err_Split | Err_StrmW ) & ~ ( Hdr_Opc == 4'b1000 );
           	                                                                                  
121664     	assign Hdr_Status = u_751f ? 2'b01 : 2'b00;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121447     			4'b0010 : Response_GenTx_Rsp_Opc = 3'b100 ;
           			                                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RxHead) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121483     	,	.Tx_10( u_6389_10 )
           	 	                   
121484     	,	.Tx_11( u_6389_11 )
           	 	                   
121485     	,	.Tx_13( u_6389_13 )
           	 	                   
121486     	,	.Tx_15( u_6389_15 )
           	 	                   
121487     	,	.Tx_16( u_6389_16 )
           	 	                   
121488     	,	.Tx_18( u_6389_18 )
           	 	                   
121489     	,	.Tx_19( u_6389_19 )
           	 	                   
121490     	,	.Tx_2( u_6389_2 )
           	 	                 
121491     	,	.Tx_20( u_6389_20 )
           	 	                   
121492     	,	.Tx_21( u_6389_21 )
           	 	                   
121493     	,	.Tx_3( u_6389_3 )
           	 	                 
121494     	,	.Tx_4( u_6389_4 )
           	 	                 
121495     	,	.Tx_7( u_6389_7 )
           	 	                 
121496     	,	.Tx_8( u_6389_8 )
           	 	                 
121497     	,	.TxRdy( ResponseP_GenTx_Rsp_Rdy )
           	 	                                 
121498     	,	.TxVld( TxVldResponseP )
           	 	                        
121499     	);
           	  
121500     	assign ResponseP_DataMaskErr = u_6389_4;
           	                                        
121501     	assign GenData = ResponseP_DataMaskErr;
           	                                       
121502     	assign ResponseP_WordErrDflt = u_6389_21;
           	                                         
121503     	assign WdErr = ResponseP_WordErrDflt;
           	                                     
121504     	assign ResponseP_RxErr = u_6389_19;
           	                                   
121505     	assign GenTx_Rsp_Data = GenData & ~ { 32 { ( WdErr | ResponseP_RxErr ) }  };
           	                                                                            
121506     	assign ResponseP_GenTx_Rsp_Last = u_6389_7;
           	                                           
121507     	assign GenTx_Rsp_Last = ResponseP_GenTx_Rsp_Last;
           	                                                 
121508     	assign ResponseP_GenTx_Rsp_Opc = u_6389_8;
           	                                          
121509     	assign GenTx_Rsp_Opc = ResponseP_GenTx_Rsp_Opc;
           	                                               
121510     	assign ResponseP_GenTx_Rsp_SeqId = u_6389_10;
           	                                             
121511     	assign GenTx_Rsp_SeqId = ResponseP_GenTx_Rsp_SeqId;
           	                                                   
121512     	assign GenTx_Rsp_SeqUnOrdered = 1'b0;
           	                                     
121513     	assign ResponseP_CondL = u_6389_0;
           	                                  
121514     	assign ResponseP_RxRdCont = u_6389_20;
           	                                      
121515     	assign ResponseP_RdRspData = u_6389_15;
           	                                       
121516     	assign ResponseP_GenTx_Rsp_Status = u_6389_11;
           	                                              
121517     	assign uGenTx_Rsp_Status_caseSel =
           	                                  
121518     		{	ResponseP_CondL
           		 	               
121519     			,	ResponseP_RxRdCont & WdErr
           			 	                          
121520     			,	ResponseP_RxRdCont & ~ WdErr
           			 	                            
121521     			,	ResponseP_RdRspData & WdErr
           			 	                           
121522     			,	ResponseP_RdRspData & ~ WdErr
           			 	                             
121523     		}
           		 
121524     		;
           		 
121525     	always @( ResponseP_GenTx_Rsp_Status or uGenTx_Rsp_Status_caseSel ) begin
           	                                                                         
121526     		case ( uGenTx_Rsp_Status_caseSel )
           		                                  
121527     			5'b00001 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
121528     			5'b00010 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
121529     			5'b00100 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
121530     			5'b01000 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
121531     			5'b10000 : GenTx_Rsp_Status = ResponseP_GenTx_Rsp_Status ;
           			                                                          
121532     			default  : GenTx_Rsp_Status = 2'b00 ;
           			                                     
121533     		endcase
           		       
121534     	end
           	   
121535     	assign ResponseP_Cxt_StrmLen1wOrAddrw = u_6389_1;
           	                                                 
121536     	assign ResponsePipe_Cxt_StrmLen1wOrAddrw = ResponseP_Cxt_StrmLen1wOrAddrw;
           	                                                                          
121537     	assign ResponseP_Cxt_StrmRatio = u_6389_2;
           	                                          
121538     	assign ResponsePipe_Cxt_StrmRatio = ResponseP_Cxt_StrmRatio;
           	                                                            
121539     	assign ResponseP_Cxt_StrmType = u_6389_3;
           	                                         
121540     	assign ResponsePipe_Cxt_StrmType = ResponseP_Cxt_StrmType;
           	                                                          
121541     	assign ResponseP_Rsp_CxtId = u_6389_16;
           	                                       
121542     	assign ResponsePipe_Rsp_CxtId = ResponseP_Rsp_CxtId;
           	                                                    
121543     	assign ResponseP_Rsp_LastFrag = u_6389_18;
           	                                          
121544     	assign ResponsePipe_Rsp_LastFrag = ResponseP_Rsp_LastFrag;
           	                                                          
121545     	assign Rsp_ErrCode = 3'b000;
           	                            
121546     	assign Rsp_HeadVld = Rx_Head & Rx_Vld;
           	                                      
121547     	assign Rsp_IsErr = RxErr;
           	                         
121548     	assign Rsp_IsWr = RxWr;
           	                       
121549     	assign Rsp_OrdPtr = Cxt_OrdPtr;
           	                               
121550     	assign Sys_Pwr_Idle = ResponsePwr_Fwd_Idle;
           	                                           
121551     	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
121552     endmodule
                    
121553     
           
121554     `timescale 1ps/1ps
                             
121555     module rsnoc_z_H_R_G_G2_S_U_2883cf11_0 (
                                                   
121556     	CmdRx_ApertureId
           	                
121557     ,	CmdRx_CxtId
            	           
121558     ,	CmdRx_Err
            	         
121559     ,	CmdRx_MatchId
            	             
121560     ,	CmdRx_Split
            	           
121561     ,	CmdRx_StrmLen1MSB
            	                 
121562     ,	CmdRx_StrmValid
            	               
121563     ,	CmdRx_Vld
            	         
121564     ,	ErrPld
            	      
121565     ,	GenRx_Req_Addr
            	              
121566     ,	GenRx_Req_Be
            	            
121567     ,	GenRx_Req_BurstType
            	                   
121568     ,	GenRx_Req_Data
            	              
121569     ,	GenRx_Req_Last
            	              
121570     ,	GenRx_Req_Len1
            	              
121571     ,	GenRx_Req_Lock
            	              
121572     ,	GenRx_Req_Opc
            	             
121573     ,	GenRx_Req_Rdy
            	             
121574     ,	GenRx_Req_SeqId
            	               
121575     ,	GenRx_Req_SeqUnOrdered
            	                      
121576     ,	GenRx_Req_SeqUnique
            	                   
121577     ,	GenRx_Req_User
            	              
121578     ,	GenRx_Req_Vld
            	             
121579     ,	Sys_Clk
            	       
121580     ,	Sys_Clk_ClkS
            	            
121581     ,	Sys_Clk_En
            	          
121582     ,	Sys_Clk_EnS
            	           
121583     ,	Sys_Clk_RetRstN
            	               
121584     ,	Sys_Clk_RstN
            	            
121585     ,	Sys_Clk_Tm
            	          
121586     ,	Sys_Pwr_Idle
            	            
121587     ,	Sys_Pwr_WakeUp
            	              
121588     ,	Tx_Data
            	       
121589     ,	Tx_Head
            	       
121590     ,	Tx_Rdy
            	      
121591     ,	Tx_Tail
            	       
121592     ,	Tx_Vld
            	      
121593     );
             
121594     	input  [8:0]   CmdRx_ApertureId       ;
           	                                       
121595     	input  [2:0]   CmdRx_CxtId            ;
           	                                       
121596     	input          CmdRx_Err              ;
           	                                       
121597     	input  [4:0]   CmdRx_MatchId          ;
           	                                       
121598     	input          CmdRx_Split            ;
           	                                       
121599     	input  [1:0]   CmdRx_StrmLen1MSB      ;
           	                                       
121600     	input          CmdRx_StrmValid        ;
           	                                       
121601     	input          CmdRx_Vld              ;
           	                                       
121602     	output         ErrPld                 ;
           	                                       
121603     	input  [31:0]  GenRx_Req_Addr         ;
           	                                       
121604     	input  [3:0]   GenRx_Req_Be           ;
           	                                       
121605     	input          GenRx_Req_BurstType    ;
           	                                       
121606     	input  [31:0]  GenRx_Req_Data         ;
           	                                       
121607     	input          GenRx_Req_Last         ;
           	                                       
121608     	input  [5:0]   GenRx_Req_Len1         ;
           	                                       
121609     	input          GenRx_Req_Lock         ;
           	                                       
121610     	input  [2:0]   GenRx_Req_Opc          ;
           	                                       
121611     	output         GenRx_Req_Rdy          ;
           	                                       
121612     	input  [3:0]   GenRx_Req_SeqId        ;
           	                                       
121613     	input          GenRx_Req_SeqUnOrdered ;
           	                                       
121614     	input          GenRx_Req_SeqUnique    ;
           	                                       
121615     	input  [7:0]   GenRx_Req_User         ;
           	                                       
121616     	input          GenRx_Req_Vld          ;
           	                                       
121617     	input          Sys_Clk                ;
           	                                       
121618     	input          Sys_Clk_ClkS           ;
           	                                       
121619     	input          Sys_Clk_En             ;
           	                                       
121620     	input          Sys_Clk_EnS            ;
           	                                       
121621     	input          Sys_Clk_RetRstN        ;
           	                                       
121622     	input          Sys_Clk_RstN           ;
           	                                       
121623     	input          Sys_Clk_Tm             ;
           	                                       
121624     	output         Sys_Pwr_Idle           ;
           	                                       
121625     	output         Sys_Pwr_WakeUp         ;
           	                                       
121626     	output [107:0] Tx_Data                ;
           	                                       
121627     	output         Tx_Head                ;
           	                                       
121628     	input          Tx_Rdy                 ;
           	                                       
121629     	output         Tx_Tail                ;
           	                                       
121630     	output         Tx_Vld                 ;
           	                                       
121631     	wire [7:0]  u_6dba               ;
           	                                  
121632     	wire        u_751f               ;
           	                                  
121633     	reg         u_7c15               ;
           	                                  
121634     	wire [3:0]  u_b175               ;
           	                                  
121635     	wire [13:0] u_ba1c               ;
           	                                  
121636     	reg  [8:0]  ApertureIdR          ;
           	                                  
121637     	wire        Err_Decode           ;
           	                                  
121638     	wire        Err_Split            ;
           	                                  
121639     	wire        Err_StrmW            ;
           	                                  
121640     	wire [30:0] Hdr_Addr             ;
           	                                  
121641     	wire [2:0]  Hdr_Echo             ;
           	                                  
121642     	wire [6:0]  Hdr_Len1             ;
           	                                  
121643     	wire        Hdr_Lock             ;
           	                                  
121644     	reg  [3:0]  Hdr_Opc              ;
           	                                  
121645     	reg  [13:0] Hdr_RouteId          ;
           	                                  
121646     	wire [1:0]  Hdr_Status           ;
           	                                  
121647     	wire [7:0]  Hdr_User             ;
           	                                  
121648     	wire        NextRx               ;
           	                                  
121649     	wire [13:0] RouteId              ;
           	                                  
121650     	reg         Strm_Is              ;
           	                                  
121651     	wire        TxAbort              ;
           	                                  
121652     	wire [37:0] TxData               ;
           	                                  
121653     	wire [69:0] TxHdr                ;
           	                                  
121654     	wire [6:0]  uHdr_Opc_caseSel     ;
           	                                  
121655     	wire        uHdr_RouteId_caseSel ;
           	                                  
121656     	assign GenRx_Req_Rdy = Tx_Rdy | ErrPld;
           	                                       
121657     	assign NextRx = GenRx_Req_Vld & GenRx_Req_Rdy;
           	                                              
121658     	assign Tx_Head = CmdRx_Vld;
           	                           
121659     	assign Err_Decode = CmdRx_MatchId == 5'b11111;
           	                                              
121660     	assign Err_Split = CmdRx_Err;
           	                             
121661     	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
121662     	assign Err_StrmW = u_7c15 & Strm_Is;
           	                                    
121663     	assign u_751f = ( Err_Decode | Err_Split | Err_StrmW ) & ~ ( Hdr_Opc == 4'b1000 );
           	                                                                                  
121664     	assign Hdr_Status = u_751f ? 2'b01 : 2'b00;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121489     	,	.Tx_19( u_6389_19 )
           	<font color = "green">-1-</font> 	                   
121490     	,	.Tx_2( u_6389_2 )
           <font color = "green">	==></font>
121491     	,	.Tx_20( u_6389_20 )
           	<font color = "red">-2-</font> 	                   
121492     	,	.Tx_21( u_6389_21 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121495     	,	.Tx_7( u_6389_7 )
           	<font color = "red">-1-</font> 	                 
121496     	,	.Tx_8( u_6389_8 )
           <font color = "red">	==></font>
121497     	,	.TxRdy( ResponseP_GenTx_Rsp_Rdy )
           <font color = "red">	==></font>
121498     	,	.TxVld( TxVldResponseP )
           <font color = "red">	==></font>
121499     	);
           <font color = "red">	==></font>
121500     	assign ResponseP_DataMaskErr = u_6389_4;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121504     	assign ResponseP_RxErr = u_6389_19;
           	<font color = "green">-1-</font>                                   
121505     	assign GenTx_Rsp_Data = GenData & ~ { 32 { ( WdErr | ResponseP_RxErr ) }  };
           <font color = "green">	==></font>
121506     	assign ResponseP_GenTx_Rsp_Last = u_6389_7;
           	<font color = "red">-2-</font>                                           
121507     	assign GenTx_Rsp_Last = ResponseP_GenTx_Rsp_Last;
           	                                                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (RxHead) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121509     	assign GenTx_Rsp_Opc = ResponseP_GenTx_Rsp_Opc;
           	<font color = "green">-1-</font>                                               
121510     	assign ResponseP_GenTx_Rsp_SeqId = u_6389_10;
           <font color = "green">	==></font>
121511     	assign GenTx_Rsp_SeqId = ResponseP_GenTx_Rsp_SeqId;
           	<font color = "red">-2-</font>                                                   
121512     	assign GenTx_Rsp_SeqUnOrdered = 1'b0;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121515     	assign ResponseP_RdRspData = u_6389_15;
           	<font color = "green">-1-</font>                                       
121516     	assign ResponseP_GenTx_Rsp_Status = u_6389_11;
           <font color = "green">	==></font>
121517     	assign uGenTx_Rsp_Status_caseSel =
           	<font color = "red">-2-</font>                                  
121518     		{	ResponseP_CondL
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121522     			,	ResponseP_RdRspData & ~ WdErr
           			<font color = "green">-1-</font> 	                             
121523     		}
           <font color = "green">		==></font>
121524     		;
           		<font color = "red">-2-</font> 
121525     	always @( ResponseP_GenTx_Rsp_Status or uGenTx_Rsp_Status_caseSel ) begin
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121534     	end
           	<font color = "red">-1-</font>   
121535     	assign ResponseP_Cxt_StrmLen1wOrAddrw = u_6389_1;
           <font color = "green">	==></font>
121536     	assign ResponsePipe_Cxt_StrmLen1wOrAddrw = ResponseP_Cxt_StrmLen1wOrAddrw;
           <font color = "red">	==></font>
121537     	assign ResponseP_Cxt_StrmRatio = u_6389_2;
           <font color = "red">	==></font>
121538     	assign ResponsePipe_Cxt_StrmRatio = ResponseP_Cxt_StrmRatio;
           <font color = "red">	==></font>
121539     	assign ResponseP_Cxt_StrmType = u_6389_3;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121615     	input  [7:0]   GenRx_Req_User         ;
           	<font color = "red">-1-</font>                                       
121616     	input          GenRx_Req_Vld          ;
           <font color = "green">	==></font>
121617     	input          Sys_Clk                ;
           <font color = "red">	==></font>
121618     	input          Sys_Clk_ClkS           ;
           <font color = "red">	==></font>
121619     	input          Sys_Clk_En             ;
           <font color = "red">	==></font>
121620     	input          Sys_Clk_EnS            ;
           <font color = "red">	==></font>
121621     	input          Sys_Clk_RetRstN        ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_27647">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_R_U_cbef4870">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
