Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Wed Feb 12 09:53:18 2020
| Host              : server-hostname running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.27 08-13-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.184        0.000                      0                 2374        0.033        0.000                      0                 2374        1.968        0.000                       0                  1024  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.184        0.000                      0                 2374        0.033        0.000                      0                 2374        1.968        0.000                       0                  1024  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 dout_shr_reg[306]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            do
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 2.391ns (82.764%)  route 0.498ns (17.236%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.010ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.024     1.024 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.024    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.024 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.228    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.256 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.635     1.891    clk_IBUF_BUFG
    SLICE_X42Y112        FDRE                                         r  dout_shr_reg[306]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.969 r  dout_shr_reg[306]/Q
                         net (fo=1, routed)           0.498     2.467    do_OBUF
    W9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.313     4.780 r  do_OBUF_inst/O
                         net (fo=0)                   0.000     4.780    do
    W9                                                                r  do (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -0.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 stb
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dout_shr_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.140ns (25.922%)  route 3.257ns (74.078%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.556ns (routing 0.009ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W10                                               0.000     0.000 r  stb (IN)
                         net (fo=0)                   0.000     0.000    stb_IBUF_inst/I
    W10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  stb_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    stb_IBUF_inst/OUT
    W10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  stb_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=309, routed)         3.206     4.222    dut/stb_IBUF
    SLICE_X45Y93         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.346 r  dut/dout_shr[116]_i_1/O
                         net (fo=1, routed)           0.051     4.397    p_0_in[116]
    SLICE_X45Y93         FDRE                                         r  dout_shr_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AA10                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     5.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.556     6.266    clk_IBUF_BUFG
    SLICE_X45Y93         FDRE                                         r  dout_shr_reg[116]/C
                         clock pessimism              0.000     6.266    
                         clock uncertainty           -0.035     6.230    
    SLICE_X45Y93         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.255    dout_shr_reg[116]
  -------------------------------------------------------------------
                         required time                          6.255    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 stb
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dout_shr_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.140ns (26.208%)  route 3.209ns (73.792%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 6.264 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.554ns (routing 0.009ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W10                                               0.000     0.000 r  stb (IN)
                         net (fo=0)                   0.000     0.000    stb_IBUF_inst/I
    W10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  stb_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    stb_IBUF_inst/OUT
    W10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  stb_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=309, routed)         3.160     4.176    dut/stb_IBUF
    SLICE_X45Y93         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.300 r  dut/dout_shr[63]_i_1/O
                         net (fo=1, routed)           0.049     4.349    p_0_in[63]
    SLICE_X45Y93         FDRE                                         r  dout_shr_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AA10                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     5.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.554     6.264    clk_IBUF_BUFG
    SLICE_X45Y93         FDRE                                         r  dout_shr_reg[63]/C
                         clock pessimism              0.000     6.264    
                         clock uncertainty           -0.035     6.228    
    SLICE_X45Y93         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.253    dout_shr_reg[63]
  -------------------------------------------------------------------
                         required time                          6.253    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 stb
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dout_shr_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.157ns (26.685%)  route 3.178ns (73.315%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 6.264 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.554ns (routing 0.009ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W10                                               0.000     0.000 r  stb (IN)
                         net (fo=0)                   0.000     0.000    stb_IBUF_inst/I
    W10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  stb_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    stb_IBUF_inst/OUT
    W10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  stb_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=309, routed)         3.160     4.176    dut/stb_IBUF
    SLICE_X45Y93         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     4.317 r  dut/dout_shr[89]_i_1/O
                         net (fo=1, routed)           0.018     4.335    p_0_in[89]
    SLICE_X45Y93         FDRE                                         r  dout_shr_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AA10                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     5.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.554     6.264    clk_IBUF_BUFG
    SLICE_X45Y93         FDRE                                         r  dout_shr_reg[89]/C
                         clock pessimism              0.000     6.264    
                         clock uncertainty           -0.035     6.228    
    SLICE_X45Y93         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.253    dout_shr_reg[89]
  -------------------------------------------------------------------
                         required time                          6.253    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 stb
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dout_shr_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.114ns (25.752%)  route 3.211ns (74.248%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 6.265 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.555ns (routing 0.009ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W10                                               0.000     0.000 r  stb (IN)
                         net (fo=0)                   0.000     0.000    stb_IBUF_inst/I
    W10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  stb_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    stb_IBUF_inst/OUT
    W10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  stb_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=309, routed)         3.163     4.179    dut/stb_IBUF
    SLICE_X46Y93         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     4.277 r  dut/dout_shr[61]_i_1/O
                         net (fo=1, routed)           0.048     4.325    p_0_in[61]
    SLICE_X46Y93         FDRE                                         r  dout_shr_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AA10                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     5.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.555     6.265    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  dout_shr_reg[61]/C
                         clock pessimism              0.000     6.265    
                         clock uncertainty           -0.035     6.229    
    SLICE_X46Y93         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.254    dout_shr_reg[61]
  -------------------------------------------------------------------
                         required time                          6.254    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 stb
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dout_shr_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.113ns (25.795%)  route 3.201ns (74.205%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.556ns (routing 0.009ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W10                                               0.000     0.000 r  stb (IN)
                         net (fo=0)                   0.000     0.000    stb_IBUF_inst/I
    W10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  stb_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    stb_IBUF_inst/OUT
    W10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  stb_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=309, routed)         3.153     4.169    dut/stb_IBUF
    SLICE_X45Y93         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     4.266 r  dut/dout_shr[118]_i_1/O
                         net (fo=1, routed)           0.048     4.314    p_0_in[118]
    SLICE_X45Y93         FDRE                                         r  dout_shr_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AA10                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     5.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.556     6.266    clk_IBUF_BUFG
    SLICE_X45Y93         FDRE                                         r  dout_shr_reg[118]/C
                         clock pessimism              0.000     6.266    
                         clock uncertainty           -0.035     6.230    
    SLICE_X45Y93         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.255    dout_shr_reg[118]
  -------------------------------------------------------------------
                         required time                          6.255    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 stb
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dout_shr_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.105ns (25.615%)  route 3.208ns (74.385%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 6.265 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.555ns (routing 0.009ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W10                                               0.000     0.000 r  stb (IN)
                         net (fo=0)                   0.000     0.000    stb_IBUF_inst/I
    W10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  stb_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    stb_IBUF_inst/OUT
    W10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  stb_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=309, routed)         3.159     4.175    dut/stb_IBUF
    SLICE_X46Y93         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.264 r  dut/dout_shr[41]_i_1/O
                         net (fo=1, routed)           0.049     4.313    p_0_in[41]
    SLICE_X46Y93         FDRE                                         r  dout_shr_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AA10                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     5.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.555     6.265    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  dout_shr_reg[41]/C
                         clock pessimism              0.000     6.265    
                         clock uncertainty           -0.035     6.229    
    SLICE_X46Y93         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.254    dout_shr_reg[41]
  -------------------------------------------------------------------
                         required time                          6.254    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 stb
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dout_shr_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.162ns (26.949%)  route 3.149ns (73.051%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 6.264 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.554ns (routing 0.009ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W10                                               0.000     0.000 r  stb (IN)
                         net (fo=0)                   0.000     0.000    stb_IBUF_inst/I
    W10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  stb_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    stb_IBUF_inst/OUT
    W10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  stb_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=309, routed)         3.100     4.116    dut/stb_IBUF
    SLICE_X45Y93         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     4.262 r  dut/dout_shr[117]_i_1/O
                         net (fo=1, routed)           0.049     4.311    p_0_in[117]
    SLICE_X45Y93         FDRE                                         r  dout_shr_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AA10                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     5.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.554     6.264    clk_IBUF_BUFG
    SLICE_X45Y93         FDRE                                         r  dout_shr_reg[117]/C
                         clock pessimism              0.000     6.264    
                         clock uncertainty           -0.035     6.228    
    SLICE_X45Y93         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.253    dout_shr_reg[117]
  -------------------------------------------------------------------
                         required time                          6.253    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 stb
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dout_shr_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.128ns (26.179%)  route 3.180ns (73.821%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 6.265 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.555ns (routing 0.009ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W10                                               0.000     0.000 r  stb (IN)
                         net (fo=0)                   0.000     0.000    stb_IBUF_inst/I
    W10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  stb_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    stb_IBUF_inst/OUT
    W10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  stb_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=309, routed)         3.163     4.179    dut/stb_IBUF
    SLICE_X46Y93         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.112     4.291 r  dut/dout_shr[94]_i_1/O
                         net (fo=1, routed)           0.017     4.308    p_0_in[94]
    SLICE_X46Y93         FDRE                                         r  dout_shr_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AA10                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     5.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.555     6.265    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  dout_shr_reg[94]/C
                         clock pessimism              0.000     6.265    
                         clock uncertainty           -0.035     6.229    
    SLICE_X46Y93         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     6.254    dout_shr_reg[94]
  -------------------------------------------------------------------
                         required time                          6.254    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 stb
                            (input port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dout_shr_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.140ns (26.464%)  route 3.167ns (73.536%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 6.265 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.555ns (routing 0.009ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W10                                               0.000     0.000 r  stb (IN)
                         net (fo=0)                   0.000     0.000    stb_IBUF_inst/I
    W10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  stb_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    stb_IBUF_inst/OUT
    W10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  stb_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=309, routed)         3.118     4.134    dut/stb_IBUF
    SLICE_X46Y93         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.258 r  dut/dout_shr[43]_i_1/O
                         net (fo=1, routed)           0.049     4.307    p_0_in[43]
    SLICE_X46Y93         FDRE                                         r  dout_shr_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AA10                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     5.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.555     6.265    clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  dout_shr_reg[43]/C
                         clock pessimism              0.000     6.265    
                         clock uncertainty           -0.035     6.229    
    SLICE_X46Y93         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.254    dout_shr_reg[43]
  -------------------------------------------------------------------
                         required time                          6.254    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  1.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 din_shr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            din_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.059ns (30.729%)  route 0.133ns (69.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      0.555ns (routing 0.009ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.662ns (routing 0.010ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.555     1.265    clk_IBUF_BUFG
    SLICE_X39Y78         FDRE                                         r  din_shr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.324 r  din_shr_reg[17]/Q
                         net (fo=2, routed)           0.133     1.457    din_shr[17]
    SLICE_X40Y78         FDRE                                         r  din_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.024     1.024 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.024    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.024 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.228    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.256 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.662     1.918    clk_IBUF_BUFG
    SLICE_X40Y78         FDRE                                         r  din_reg[17]/C
                         clock pessimism             -0.556     1.362    
    SLICE_X40Y78         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.424    din_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut/cpuregs_reg_r2_0_31_0_13/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.060ns (24.000%)  route 0.190ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      0.560ns (routing 0.009ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.010ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.560     1.270    dut/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  dut/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.330 r  dut/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.190     1.520    dut/cpuregs_reg_r2_0_31_0_13/ADDRH1
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.024     1.024 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.024    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.024 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.228    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.256 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.698     1.954    dut/cpuregs_reg_r2_0_31_0_13/WCLK
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.556     1.398    
    SLICE_X44Y81         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.486    dut/cpuregs_reg_r2_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut/cpuregs_reg_r2_0_31_0_13/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.060ns (24.000%)  route 0.190ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      0.560ns (routing 0.009ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.010ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.560     1.270    dut/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  dut/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.330 r  dut/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.190     1.520    dut/cpuregs_reg_r2_0_31_0_13/ADDRH1
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.024     1.024 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.024    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.024 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.228    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.256 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.698     1.954    dut/cpuregs_reg_r2_0_31_0_13/WCLK
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.556     1.398    
    SLICE_X44Y81         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.486    dut/cpuregs_reg_r2_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut/cpuregs_reg_r2_0_31_0_13/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.060ns (24.000%)  route 0.190ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      0.560ns (routing 0.009ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.010ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.560     1.270    dut/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  dut/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.330 r  dut/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.190     1.520    dut/cpuregs_reg_r2_0_31_0_13/ADDRH1
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.024     1.024 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.024    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.024 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.228    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.256 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.698     1.954    dut/cpuregs_reg_r2_0_31_0_13/WCLK
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.556     1.398    
    SLICE_X44Y81         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.486    dut/cpuregs_reg_r2_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut/cpuregs_reg_r2_0_31_0_13/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.060ns (24.000%)  route 0.190ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      0.560ns (routing 0.009ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.010ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.560     1.270    dut/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  dut/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.330 r  dut/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.190     1.520    dut/cpuregs_reg_r2_0_31_0_13/ADDRH1
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.024     1.024 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.024    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.024 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.228    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.256 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.698     1.954    dut/cpuregs_reg_r2_0_31_0_13/WCLK
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.556     1.398    
    SLICE_X44Y81         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.486    dut/cpuregs_reg_r2_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut/cpuregs_reg_r2_0_31_0_13/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.060ns (24.000%)  route 0.190ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      0.560ns (routing 0.009ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.010ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.560     1.270    dut/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  dut/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.330 r  dut/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.190     1.520    dut/cpuregs_reg_r2_0_31_0_13/ADDRH1
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.024     1.024 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.024    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.024 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.228    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.256 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.698     1.954    dut/cpuregs_reg_r2_0_31_0_13/WCLK
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMC/CLK
                         clock pessimism             -0.556     1.398    
    SLICE_X44Y81         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.486    dut/cpuregs_reg_r2_0_31_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut/cpuregs_reg_r2_0_31_0_13/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.060ns (24.000%)  route 0.190ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      0.560ns (routing 0.009ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.010ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.560     1.270    dut/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  dut/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.330 r  dut/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.190     1.520    dut/cpuregs_reg_r2_0_31_0_13/ADDRH1
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.024     1.024 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.024    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.024 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.228    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.256 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.698     1.954    dut/cpuregs_reg_r2_0_31_0_13/WCLK
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMC_D1/CLK
                         clock pessimism             -0.556     1.398    
    SLICE_X44Y81         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.486    dut/cpuregs_reg_r2_0_31_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut/cpuregs_reg_r2_0_31_0_13/RAMD/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.060ns (24.000%)  route 0.190ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      0.560ns (routing 0.009ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.010ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.560     1.270    dut/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  dut/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.330 r  dut/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.190     1.520    dut/cpuregs_reg_r2_0_31_0_13/ADDRH1
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.024     1.024 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.024    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.024 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.228    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.256 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.698     1.954    dut/cpuregs_reg_r2_0_31_0_13/WCLK
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMD/CLK
                         clock pessimism             -0.556     1.398    
    SLICE_X44Y81         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.486    dut/cpuregs_reg_r2_0_31_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut/cpuregs_reg_r2_0_31_0_13/RAMD_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.060ns (24.000%)  route 0.190ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      0.560ns (routing 0.009ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.010ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.560     1.270    dut/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  dut/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.330 r  dut/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.190     1.520    dut/cpuregs_reg_r2_0_31_0_13/ADDRH1
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMD_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.024     1.024 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.024    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.024 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.228    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.256 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.698     1.954    dut/cpuregs_reg_r2_0_31_0_13/WCLK
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAMD_D1/CLK
                         clock pessimism             -0.556     1.398    
    SLICE_X44Y81         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.486    dut/cpuregs_reg_r2_0_31_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut/cpuregs_reg_r2_0_31_0_13/RAME/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.060ns (24.000%)  route 0.190ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      0.560ns (routing 0.009ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.010ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.517    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.686    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.710 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.560     1.270    dut/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  dut/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.330 r  dut/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.190     1.520    dut/cpuregs_reg_r2_0_31_0_13/ADDRH1
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAME/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.024     1.024 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.024    clk_IBUF_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.024 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.228    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.256 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=1023, routed)        0.698     1.954    dut/cpuregs_reg_r2_0_31_0_13/WCLK
    SLICE_X44Y81         RAMD32                                       r  dut/cpuregs_reg_r2_0_31_0_13/RAME/CLK
                         clock pessimism             -0.556     1.398    
    SLICE_X44Y81         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.486    dut/cpuregs_reg_r2_0_31_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         5.000       3.710      BUFGCE_HDIO_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMD32/CLK   n/a            1.064         5.000       3.936      SLICE_X44Y82      dut/cpuregs_reg_r1_0_31_0_13/RAME_D1/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         5.000       3.936      SLICE_X44Y82      dut/cpuregs_reg_r1_0_31_0_13/RAMF/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         5.000       3.936      SLICE_X44Y82      dut/cpuregs_reg_r1_0_31_0_13/RAMF_D1/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         5.000       3.936      SLICE_X44Y82      dut/cpuregs_reg_r1_0_31_0_13/RAMG/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         5.000       3.936      SLICE_X44Y82      dut/cpuregs_reg_r1_0_31_0_13/RAMG_D1/CLK
Min Period        n/a     RAMS32/CLK   n/a            1.064         5.000       3.936      SLICE_X44Y82      dut/cpuregs_reg_r1_0_31_0_13/RAMH/CLK
Min Period        n/a     RAMS32/CLK   n/a            1.064         5.000       3.936      SLICE_X44Y82      dut/cpuregs_reg_r1_0_31_0_13/RAMH_D1/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         5.000       3.936      SLICE_X44Y85      dut/cpuregs_reg_r1_0_31_28_31/RAMA/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         5.000       3.936      SLICE_X44Y85      dut/cpuregs_reg_r1_0_31_28_31/RAMA_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            0.532         2.500       1.968      SLICE_X44Y83      dut/cpuregs_reg_r2_0_31_28_31/RAMH/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            0.532         2.500       1.968      SLICE_X44Y83      dut/cpuregs_reg_r2_0_31_28_31/RAMH_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         2.500       1.968      SLICE_X44Y81      dut/cpuregs_reg_r2_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         2.500       1.968      SLICE_X44Y81      dut/cpuregs_reg_r2_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         2.500       1.968      SLICE_X44Y81      dut/cpuregs_reg_r2_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         2.500       1.968      SLICE_X44Y81      dut/cpuregs_reg_r2_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         2.500       1.968      SLICE_X44Y81      dut/cpuregs_reg_r2_0_31_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         2.500       1.968      SLICE_X44Y81      dut/cpuregs_reg_r2_0_31_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         2.500       1.968      SLICE_X44Y81      dut/cpuregs_reg_r2_0_31_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         2.500       1.968      SLICE_X44Y81      dut/cpuregs_reg_r2_0_31_0_13/RAMD_D1/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.532         2.500       1.968      SLICE_X42Y93      dout_shr_reg[269]_srl32___dout_shr_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.532         2.500       1.968      SLICE_X42Y93      dout_shr_reg[301]_srl32___dout_shr_reg_r_62/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         2.500       1.968      SLICE_X42Y93      dout_shr_reg[304]_srl3___dout_shr_reg_r_65/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.532         2.500       1.968      SLICE_X42Y93      din_shr_reg[65]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.532         2.500       1.968      SLICE_X42Y93      din_shr_reg[97]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         2.500       1.968      SLICE_X42Y93      din_shr_reg[99]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.532         2.500       1.968      SLICE_X42Y93      dout_shr_reg[171]_srl31___dout_shr_reg_r_29/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.532         2.500       1.968      SLICE_X44Y82      dut/cpuregs_reg_r1_0_31_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.532         2.500       1.968      SLICE_X44Y82      dut/cpuregs_reg_r1_0_31_0_13/RAMF/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.532         2.500       1.968      SLICE_X44Y82      dut/cpuregs_reg_r1_0_31_0_13/RAMF_D1/CLK



