git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-devchadha-jmi.git f:/verilog_sva_gh_scraper/data/full_repos/516421977
git clone --depth 1 --no-tags https://github.com/JamesOngICL/IOT_Medusa-IO.git f:/verilog_sva_gh_scraper/data/full_repos/516379940
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-EngRaff92.git f:/verilog_sva_gh_scraper/data/full_repos/515912813
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Virender3320.git f:/verilog_sva_gh_scraper/data/full_repos/515914912
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Ravikumar0901.git f:/verilog_sva_gh_scraper/data/full_repos/516007151
git clone --depth 1 --no-tags https://github.com/zumahun/sobel_filter.git f:/verilog_sva_gh_scraper/data/full_repos/515577413
git clone --depth 1 --no-tags https://github.com/srinivas1904code/Internship_vaman.git f:/verilog_sva_gh_scraper/data/full_repos/515280949
git clone --depth 1 --no-tags https://github.com/Sidsahu4/Enhanced-8x8-Booth-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/515133384
git clone --depth 1 --no-tags https://github.com/anushagh/verilog-divisible-by-3.git f:/verilog_sva_gh_scraper/data/full_repos/515636003
git clone --depth 1 --no-tags https://github.com/JanithaVidunath/ProcessorDesign.git f:/verilog_sva_gh_scraper/data/full_repos/517399089
git clone --depth 1 --no-tags https://github.com/LingfengOvO/Test_remote_git.git f:/verilog_sva_gh_scraper/data/full_repos/516677281
git clone --depth 1 --no-tags https://github.com/tbedse12/64_tap_16_bit_FIR_filter.git f:/verilog_sva_gh_scraper/data/full_repos/516508214
git clone --depth 1 --no-tags https://github.com/Lez-3f/EDP-UART.git f:/verilog_sva_gh_scraper/data/full_repos/516697394
git clone --depth 1 --no-tags https://github.com/Navu1999/Verilog-mini-projects.git f:/verilog_sva_gh_scraper/data/full_repos/516415799
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-bhargav-vamshi.git f:/verilog_sva_gh_scraper/data/full_repos/516722782
git clone --depth 1 --no-tags https://github.com/ghubk/FPGA-getting-started.git f:/verilog_sva_gh_scraper/data/full_repos/516628617
git clone --depth 1 --no-tags https://github.com/jay-soggee/LearnVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/518280418
git clone --depth 1 --no-tags https://github.com/RohitR1301/iiitb_brg.git f:/verilog_sva_gh_scraper/data/full_repos/518307298
git clone --depth 1 --no-tags https://github.com/AmanP-IIITB/iiitb_jc.git f:/verilog_sva_gh_scraper/data/full_repos/518307247
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-AbrarShaikh.git f:/verilog_sva_gh_scraper/data/full_repos/517149118
git clone --depth 1 --no-tags https://github.com/eyesee-designer/ldo_1v_130nm.git f:/verilog_sva_gh_scraper/data/full_repos/517030909
git clone --depth 1 --no-tags https://github.com/vincentabraham/assembler-minimips.git f:/verilog_sva_gh_scraper/data/full_repos/516937461
git clone --depth 1 --no-tags https://github.com/Neginashi/FPGA_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/517566520
git clone --depth 1 --no-tags https://github.com/suryachandra949/hdlbits.git f:/verilog_sva_gh_scraper/data/full_repos/512711005
git clone --depth 1 --no-tags https://github.com/binoy01/mpw7_test.git f:/verilog_sva_gh_scraper/data/full_repos/512649487
git clone --depth 1 --no-tags https://github.com/shally520/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/514114042
git clone --depth 1 --no-tags https://github.com/Jo3Zhou/PMOD_ACL2_IP_Joe.git f:/verilog_sva_gh_scraper/data/full_repos/514419682
git clone --depth 1 --no-tags https://github.com/annapetrosyaan/Python_scripts.git f:/verilog_sva_gh_scraper/data/full_repos/513134335
git clone --depth 1 --no-tags https://github.com/nihalgeorge01/conv_accel.git f:/verilog_sva_gh_scraper/data/full_repos/514530669
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Eyantra698Sumanto.git f:/verilog_sva_gh_scraper/data/full_repos/513465409
git clone --depth 1 --no-tags https://github.com/CarlosM96/Proyecto_INTEGRACION_POR_PARTES.git f:/verilog_sva_gh_scraper/data/full_repos/513473160
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Rupesh5011.git f:/verilog_sva_gh_scraper/data/full_repos/515853646
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-VINUSH77.git f:/verilog_sva_gh_scraper/data/full_repos/515912346
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-NaRaK-AK47.git f:/verilog_sva_gh_scraper/data/full_repos/515903936
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-SandeepIISc.git f:/verilog_sva_gh_scraper/data/full_repos/515902976
git clone --depth 1 --no-tags https://github.com/zjwh2021/readCode.git f:/verilog_sva_gh_scraper/data/full_repos/515813242
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-sps108.git f:/verilog_sva_gh_scraper/data/full_repos/515880439
git clone --depth 1 --no-tags https://github.com/AtaberkOKLU/ARM-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/515890445
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-PankajNegi9776.git f:/verilog_sva_gh_scraper/data/full_repos/515887805
git clone --depth 1 --no-tags https://github.com/jodansweenman/ECE540-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/514942134
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-tushar-wiz.git f:/verilog_sva_gh_scraper/data/full_repos/516041445
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-tanujsindhwani1992.git f:/verilog_sva_gh_scraper/data/full_repos/515953887
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-ThomasMJosline.git f:/verilog_sva_gh_scraper/data/full_repos/515955853
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-venkatakrishnara.git f:/verilog_sva_gh_scraper/data/full_repos/516008879
git clone --depth 1 --no-tags https://github.com/ireneann713/FunctionalNetlistingof-VSDBABYSoC.git f:/verilog_sva_gh_scraper/data/full_repos/516027617
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-prathyushagandi.git f:/verilog_sva_gh_scraper/data/full_repos/515880081
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-tejasmal56.git f:/verilog_sva_gh_scraper/data/full_repos/515882731
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Lavanya0485.git f:/verilog_sva_gh_scraper/data/full_repos/515878308
git clone --depth 1 --no-tags https://github.com/PatelVatsalB21/8_Bit_UART.git f:/verilog_sva_gh_scraper/data/full_repos/515473261
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-BALAKRISHNA-EPPILI.git f:/verilog_sva_gh_scraper/data/full_repos/516093789
git clone --depth 1 --no-tags https://github.com/khajashaik2708/soduku.git f:/verilog_sva_gh_scraper/data/full_repos/512820122
git clone --depth 1 --no-tags https://github.com/luancarlosklein/ReconfigurableLogic_Course.git f:/verilog_sva_gh_scraper/data/full_repos/512909341
git clone --depth 1 --no-tags https://github.com/Gurubarankathirvel/univ_shift_reg.git f:/verilog_sva_gh_scraper/data/full_repos/515186003
git clone --depth 1 --no-tags https://github.com/Yash-Goklani/FIFO-16x8.git f:/verilog_sva_gh_scraper/data/full_repos/515261881
git clone --depth 1 --no-tags https://github.com/Sp1c4/SDR_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/512669357
git clone --depth 1 --no-tags https://github.com/brunoflores/florence.git f:/verilog_sva_gh_scraper/data/full_repos/513806017
git clone --depth 1 --no-tags https://github.com/masonmarnell/mmclass-ECE3331.git f:/verilog_sva_gh_scraper/data/full_repos/513375039
git clone --depth 1 --no-tags https://github.com/masonmarnell/mmclass-ECE2372.git f:/verilog_sva_gh_scraper/data/full_repos/513374617
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-aashrey24.git f:/verilog_sva_gh_scraper/data/full_repos/516081435
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Yajnesh302.git f:/verilog_sva_gh_scraper/data/full_repos/515891222
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-SINDHURAVEMU.git f:/verilog_sva_gh_scraper/data/full_repos/515911595
git clone --depth 1 --no-tags https://github.com/DikshaMishra0512/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/515919756
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Arkhan0123.git f:/verilog_sva_gh_scraper/data/full_repos/515916225
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-S-O-H-A-M.git f:/verilog_sva_gh_scraper/data/full_repos/515946422
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-singhiitmadras.git f:/verilog_sva_gh_scraper/data/full_repos/515953149
git clone --depth 1 --no-tags https://github.com/nadavfedida/SIT329---Advanced-Embedded-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/516621350
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-ManojRe.git f:/verilog_sva_gh_scraper/data/full_repos/516444513
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-chirothespearow.git f:/verilog_sva_gh_scraper/data/full_repos/516624795
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Madala-Neha03.git f:/verilog_sva_gh_scraper/data/full_repos/516936983
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-DonCabellera.git f:/verilog_sva_gh_scraper/data/full_repos/516943665
git clone --depth 1 --no-tags https://github.com/Deepanshu-Soni/microprocessor-8085.git f:/verilog_sva_gh_scraper/data/full_repos/513864227
git clone --depth 1 --no-tags https://github.com/tdharshini/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/512887925
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-arunimRay.git f:/verilog_sva_gh_scraper/data/full_repos/515854775
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-souravgec19.git f:/verilog_sva_gh_scraper/data/full_repos/515861660
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-prajwal0718.git f:/verilog_sva_gh_scraper/data/full_repos/515852299
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-krunalbadlani.git f:/verilog_sva_gh_scraper/data/full_repos/516340086
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Tarak79.git f:/verilog_sva_gh_scraper/data/full_repos/515853263
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-VaibhavHegdeR.git f:/verilog_sva_gh_scraper/data/full_repos/515865324
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-sreersr.git f:/verilog_sva_gh_scraper/data/full_repos/516010112
git clone --depth 1 --no-tags https://github.com/manishgne/AHB.git f:/verilog_sva_gh_scraper/data/full_repos/516371785
git clone --depth 1 --no-tags https://github.com/RudranshKi/Verilog-HDL-designs.git f:/verilog_sva_gh_scraper/data/full_repos/518539769
git clone --depth 1 --no-tags https://github.com/archandesai/iiitb_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/518306354
git clone --depth 1 --no-tags https://github.com/dogeMayichuan/My_shitty_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/517111795
git clone --depth 1 --no-tags https://github.com/Klesse/mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/517797145
git clone --depth 1 --no-tags https://github.com/miyo/mawg.git f:/verilog_sva_gh_scraper/data/full_repos/515099992
git clone --depth 1 --no-tags https://github.com/ankitkknight/eYANTRA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/515698691
git clone --depth 1 --no-tags https://github.com/Mazamars312/Analogue_Pocket_Neogeo.git f:/verilog_sva_gh_scraper/data/full_repos/519976326
git clone --depth 1 --no-tags https://github.com/spacemen3/PDP-1.git f:/verilog_sva_gh_scraper/data/full_repos/519183085
git clone --depth 1 --no-tags https://github.com/open-fpga/core-template.git f:/verilog_sva_gh_scraper/data/full_repos/519140306
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tinytapeout-mpw7.git f:/verilog_sva_gh_scraper/data/full_repos/520428138
git clone --depth 1 --no-tags https://github.com/hizbi-github/AXI4_Master_Interconnect_Slave.git f:/verilog_sva_gh_scraper/data/full_repos/523333430
git clone --depth 1 --no-tags https://github.com/DOUDIU/Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/518800339
git clone --depth 1 --no-tags https://github.com/ika-musume/ASIC_reverse.git f:/verilog_sva_gh_scraper/data/full_repos/521105068
git clone --depth 1 --no-tags https://github.com/accomdemy/accomdemy_rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/520523302
git clone --depth 1 --no-tags https://github.com/wbbbbbb123/Sram-controller-design-based-on-AHB-bus.git f:/verilog_sva_gh_scraper/data/full_repos/519736386
git clone --depth 1 --no-tags https://github.com/ika-musume/ikacore_Psychic5.git f:/verilog_sva_gh_scraper/data/full_repos/521104862
git clone --depth 1 --no-tags https://github.com/rstar900/Dual-Core-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/522245283
git clone --depth 1 --no-tags https://github.com/BrianHGinc/Verilog-Floating-Point-Clock-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/523146793
git clone --depth 1 --no-tags https://github.com/wbbbbbb123/UVM-based-AHB-bus-SRAM-controller-design-verification-platform-design.git f:/verilog_sva_gh_scraper/data/full_repos/523544594
git clone --depth 1 --no-tags https://github.com/zf3/some-tang-nano-9k-examples.git f:/verilog_sva_gh_scraper/data/full_repos/522149450
