; generated by Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]
; commandline ArmCC [--c99 --list --split_sections --debug -c --asm --interleave -o.\debug\output\timer3.o --asm_dir=.\Debug\Listings\ --list_dir=.\Debug\Listings\ --depend=.\debug\output\timer3.d --cpu=Cortex-M0+ --apcs=interwork -O3 -Otime --diag_suppress=9931 -I..\..\MProkaron\Include -I..\..\..\M0P0_Library\HC32L13X_DDL_V1.0\driver\inc -I..\..\..\M0P0_Library\HC32L13X_DDL_V1.0\mcu\common -I..\..\..\M0P0_Library\HC32L13X_DDL_V1.0\driver\CMSIS\Include -IF:\Code_Library\MCU\Mutatus\M5P1_MuProkaron\Project\RVMDK-HC32L136K8TA\RTE -ID:\Program_Files_x86\Keil_v5\ARM\PACK\ARM\CMSIS\5.3.0\CMSIS\Include -ID:\Program_Files_x86\Keil_v5\ARM\PACK\HDSC\HC32L13X\1.0.0\Device\Include -D__MICROLIB -D__UVISION_VERSION=520 -D_RTE_ --enum_is_int --signed_chars --omf_browse=.\debug\output\timer3.crf ..\..\..\M0P0_Library\HC32L13X_DDL_V1.0\driver\src\timer3.c]
                          THUMB

                          AREA ||i.Tim3_ClearAllIntFlag||, CODE, READONLY, ALIGN=2

                  Tim3_ClearAllIntFlag PROC
;;;136     *****************************************************************************/
;;;137    en_result_t Tim3_ClearAllIntFlag(void)
000000  491f              LDR      r1,|L1.128|
;;;138    {
;;;139        en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;140        
;;;141        M0P_TIM3_MODE23->ICLR_f.UIF  = 0;
000004  694a              LDR      r2,[r1,#0x14]
000006  0852              LSRS     r2,r2,#1
000008  0052              LSLS     r2,r2,#1
00000a  614a              STR      r2,[r1,#0x14]
;;;142        M0P_TIM3_MODE23->ICLR_f.CA0F = 0;
00000c  694a              LDR      r2,[r1,#0x14]
00000e  2304              MOVS     r3,#4
000010  439a              BICS     r2,r2,r3
000012  614a              STR      r2,[r1,#0x14]
;;;143        M0P_TIM3_MODE23->ICLR_f.CA1F = 0;
000014  694a              LDR      r2,[r1,#0x14]
000016  2308              MOVS     r3,#8
000018  439a              BICS     r2,r2,r3
00001a  614a              STR      r2,[r1,#0x14]
;;;144        M0P_TIM3_MODE23->ICLR_f.CA2F = 0;
00001c  694a              LDR      r2,[r1,#0x14]
00001e  2310              MOVS     r3,#0x10
000020  439a              BICS     r2,r2,r3
000022  614a              STR      r2,[r1,#0x14]
;;;145        M0P_TIM3_MODE23->ICLR_f.CB0F = 0;
000024  694a              LDR      r2,[r1,#0x14]
000026  2320              MOVS     r3,#0x20
000028  439a              BICS     r2,r2,r3
00002a  614a              STR      r2,[r1,#0x14]
;;;146        M0P_TIM3_MODE23->ICLR_f.CB1F = 0;
00002c  694a              LDR      r2,[r1,#0x14]
00002e  2340              MOVS     r3,#0x40
000030  439a              BICS     r2,r2,r3
000032  614a              STR      r2,[r1,#0x14]
;;;147        M0P_TIM3_MODE23->ICLR_f.CB2F = 0;
000034  694a              LDR      r2,[r1,#0x14]
000036  2380              MOVS     r3,#0x80
000038  439a              BICS     r2,r2,r3
00003a  614a              STR      r2,[r1,#0x14]
;;;148        M0P_TIM3_MODE23->ICLR_f.BIF  = 0;
00003c  694a              LDR      r2,[r1,#0x14]
00003e  140b              ASRS     r3,r1,#16
000040  439a              BICS     r2,r2,r3
000042  614a              STR      r2,[r1,#0x14]
;;;149        M0P_TIM3_MODE23->ICLR_f.TIF  = 0;
000044  694a              LDR      r2,[r1,#0x14]
000046  13cb              ASRS     r3,r1,#15
000048  439a              BICS     r2,r2,r3
00004a  614a              STR      r2,[r1,#0x14]
;;;150        M0P_TIM3_MODE23->ICLR_f.CA0E = 0;
00004c  694a              LDR      r2,[r1,#0x14]
00004e  158b              ASRS     r3,r1,#22
000050  439a              BICS     r2,r2,r3
000052  614a              STR      r2,[r1,#0x14]
;;;151        M0P_TIM3_MODE23->ICLR_f.CA1E = 0;
000054  694a              LDR      r2,[r1,#0x14]
000056  154b              ASRS     r3,r1,#21
000058  439a              BICS     r2,r2,r3
00005a  614a              STR      r2,[r1,#0x14]
;;;152        M0P_TIM3_MODE23->ICLR_f.CA2E = 0;
00005c  694a              LDR      r2,[r1,#0x14]
00005e  150b              ASRS     r3,r1,#20
000060  439a              BICS     r2,r2,r3
000062  614a              STR      r2,[r1,#0x14]
;;;153        M0P_TIM3_MODE23->ICLR_f.CB0E = 0;
000064  694a              LDR      r2,[r1,#0x14]
000066  14cb              ASRS     r3,r1,#19
000068  439a              BICS     r2,r2,r3
00006a  614a              STR      r2,[r1,#0x14]
;;;154        M0P_TIM3_MODE23->ICLR_f.CB1E = 0;
00006c  694a              LDR      r2,[r1,#0x14]
00006e  148b              ASRS     r3,r1,#18
000070  439a              BICS     r2,r2,r3
000072  614a              STR      r2,[r1,#0x14]
;;;155        M0P_TIM3_MODE23->ICLR_f.CB2E = 0;
000074  694a              LDR      r2,[r1,#0x14]
000076  144b              ASRS     r3,r1,#17
000078  439a              BICS     r2,r2,r3
00007a  614a              STR      r2,[r1,#0x14]
;;;156        
;;;157        
;;;158        return enResult;
;;;159    }
00007c  4770              BX       lr
;;;160    
                          ENDP

00007e  0000              DCW      0x0000
                  |L1.128|
                          DCD      0x40005800

                          AREA ||i.Tim3_ClearIntFlag||, CODE, READONLY, ALIGN=2

                  Tim3_ClearIntFlag PROC
;;;118     *****************************************************************************/
;;;119    en_result_t Tim3_ClearIntFlag(en_tim3_irq_type_t enTim3Irq)
000000  2201              MOVS     r2,#1
;;;120    {
;;;121        en_result_t enResult = Ok;
000002  2100              MOVS     r1,#0
;;;122            
;;;123        M0P_TIM3_MODE23->ICLR = ~(1u<<enTim3Irq);
000004  4082              LSLS     r2,r2,r0
000006  43d0              MVNS     r0,r2
000008  4a01              LDR      r2,|L2.16|
00000a  6150              STR      r0,[r2,#0x14]
;;;124        
;;;125        return enResult;
00000c  4608              MOV      r0,r1
;;;126    }
00000e  4770              BX       lr
;;;127    
                          ENDP

                  |L2.16|
                          DCD      0x40005800

                          AREA ||i.Tim3_GetIntFlag||, CODE, READONLY, ALIGN=2

                  Tim3_GetIntFlag PROC
;;;98      *****************************************************************************/
;;;99     boolean_t Tim3_GetIntFlag(en_tim3_irq_type_t enTim3Irq)
000000  4902              LDR      r1,|L3.12|
;;;100    {
;;;101        boolean_t bRetVal = FALSE;
;;;102        uint32_t u32Val;
;;;103            
;;;104        u32Val = M0P_TIM3_MODE23->IFR;
000002  6909              LDR      r1,[r1,#0x10]
;;;105        bRetVal = (u32Val>>enTim3Irq) & 0x1;
000004  40c1              LSRS     r1,r1,r0
000006  07c8              LSLS     r0,r1,#31
000008  0fc0              LSRS     r0,r0,#31
;;;106    
;;;107        return bRetVal;
;;;108    }
00000a  4770              BX       lr
;;;109    
                          ENDP

                  |L3.12|
                          DCD      0x40005800

                          AREA ||i.Tim3_M0_ARRSet||, CODE, READONLY, ALIGN=2

                  Tim3_M0_ARRSet PROC
;;;516     *****************************************************************************/
;;;517    en_result_t Tim3_M0_ARRSet(uint16_t u16Data)
000000  4904              LDR      r1,|L4.20|
;;;518    {
;;;519        en_result_t enResult = Ok;
000002  2200              MOVS     r2,#0
;;;520            
;;;521        M0P_TIM3_MODE0->ARR_f.ARR = u16Data;
000004  680b              LDR      r3,[r1,#0]
000006  0c1b              LSRS     r3,r3,#16
000008  041b              LSLS     r3,r3,#16
00000a  4303              ORRS     r3,r3,r0
00000c  600b              STR      r3,[r1,#0]
;;;522    
;;;523        return enResult; 
00000e  4610              MOV      r0,r2
;;;524    }
000010  4770              BX       lr
;;;525    
                          ENDP

000012  0000              DCW      0x0000
                  |L4.20|
                          DCD      0x40005800

                          AREA ||i.Tim3_M0_Cnt16Get||, CODE, READONLY, ALIGN=2

                  Tim3_M0_Cnt16Get PROC
;;;498     *****************************************************************************/
;;;499    uint16_t Tim3_M0_Cnt16Get(void)
000000  4801              LDR      r0,|L5.8|
;;;500    {
;;;501        uint16_t    u16CntData = 0;
;;;502          
;;;503        u16CntData = M0P_TIM3_MODE0->CNT_f.CNT;
000002  6840              LDR      r0,[r0,#4]
000004  b280              UXTH     r0,r0
;;;504        
;;;505        return u16CntData; 
;;;506    }
000006  4770              BX       lr
;;;507    
                          ENDP

                  |L5.8|
                          DCD      0x40005800

                          AREA ||i.Tim3_M0_Cnt16Set||, CODE, READONLY, ALIGN=2

                  Tim3_M0_Cnt16Set PROC
;;;480     *****************************************************************************/
;;;481    en_result_t Tim3_M0_Cnt16Set(uint16_t u16Data)
000000  4904              LDR      r1,|L6.20|
;;;482    {
;;;483        en_result_t enResult = Ok;
000002  2200              MOVS     r2,#0
;;;484            
;;;485        M0P_TIM3_MODE0->CNT_f.CNT = u16Data;
000004  684b              LDR      r3,[r1,#4]
000006  0c1b              LSRS     r3,r3,#16
000008  041b              LSLS     r3,r3,#16
00000a  4303              ORRS     r3,r3,r0
00000c  604b              STR      r3,[r1,#4]
;;;486     
;;;487        return enResult; 
00000e  4610              MOV      r0,r2
;;;488    }
000010  4770              BX       lr
;;;489    
                          ENDP

000012  0000              DCW      0x0000
                  |L6.20|
                          DCD      0x40005800

                          AREA ||i.Tim3_M0_Cnt32Get||, CODE, READONLY, ALIGN=2

                  Tim3_M0_Cnt32Get PROC
;;;552     *****************************************************************************/
;;;553    uint32_t Tim3_M0_Cnt32Get(void)
000000  4801              LDR      r0,|L7.8|
;;;554    {
;;;555        uint32_t    u32CntData = 0;
;;;556        
;;;557        u32CntData = M0P_TIM3_MODE0->CNT32_f.CNT32;
000002  6880              LDR      r0,[r0,#8]
;;;558        
;;;559        return u32CntData;
;;;560    }
000004  4770              BX       lr
;;;561    
                          ENDP

000006  0000              DCW      0x0000
                  |L7.8|
                          DCD      0x40005800

                          AREA ||i.Tim3_M0_Cnt32Set||, CODE, READONLY, ALIGN=2

                  Tim3_M0_Cnt32Set PROC
;;;534     *****************************************************************************/
;;;535    en_result_t Tim3_M0_Cnt32Set(uint32_t u32Data)
000000  4902              LDR      r1,|L8.12|
;;;536    {
;;;537        en_result_t enResult = Ok;
000002  2200              MOVS     r2,#0
;;;538        
;;;539        M0P_TIM3_MODE0->CNT32_f.CNT32 = u32Data;
000004  688b              LDR      r3,[r1,#8]
000006  6088              STR      r0,[r1,#8]
;;;540        
;;;541        return enResult; 
000008  4610              MOV      r0,r2
;;;542    }
00000a  4770              BX       lr
;;;543    
                          ENDP

                  |L8.12|
                          DCD      0x40005800

                          AREA ||i.Tim3_M0_EnTOG_Output||, CODE, READONLY, ALIGN=2

                  Tim3_M0_EnTOG_Output PROC
;;;462     *****************************************************************************/
;;;463    en_result_t Tim3_M0_EnTOG_Output(boolean_t bEnOutput)
000000  b410              PUSH     {r4}
;;;464    {
;;;465        en_result_t enResult = Ok;
;;;466        
;;;467        M0P_TIM3_MODE0->DTR_f.MOE = bEnOutput;
000002  4a06              LDR      r2,|L9.28|
000004  2300              MOVS     r3,#0                 ;465
000006  6b11              LDR      r1,[r2,#0x30]
000008  1494              ASRS     r4,r2,#18
00000a  07c0              LSLS     r0,r0,#31
00000c  43a1              BICS     r1,r1,r4
00000e  0cc0              LSRS     r0,r0,#19
000010  4301              ORRS     r1,r1,r0
000012  6311              STR      r1,[r2,#0x30]
;;;468        
;;;469        return enResult;    
;;;470    }
000014  bc10              POP      {r4}
000016  4618              MOV      r0,r3                 ;469
000018  4770              BX       lr
;;;471    
                          ENDP

00001a  0000              DCW      0x0000
                  |L9.28|
                          DCD      0x40005800

                          AREA ||i.Tim3_M0_Run||, CODE, READONLY, ALIGN=2

                  Tim3_M0_Run PROC
;;;426     *****************************************************************************/
;;;427    en_result_t Tim3_M0_Run(void)
000000  4903              LDR      r1,|L10.16|
;;;428    {
;;;429        en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;430        
;;;431        M0P_TIM3_MODE0->M0CR_f.CTEN = TRUE;
000004  68ca              LDR      r2,[r1,#0xc]
000006  2301              MOVS     r3,#1
000008  431a              ORRS     r2,r2,r3
00000a  60ca              STR      r2,[r1,#0xc]
;;;432        
;;;433        return enResult;    
;;;434    }
00000c  4770              BX       lr
;;;435    
                          ENDP

00000e  0000              DCW      0x0000
                  |L10.16|
                          DCD      0x40005800

                          AREA ||i.Tim3_M0_Stop||, CODE, READONLY, ALIGN=2

                  Tim3_M0_Stop PROC
;;;444     *****************************************************************************/
;;;445    en_result_t Tim3_M0_Stop(void)
000000  4903              LDR      r1,|L11.16|
;;;446    {
;;;447        en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;448        
;;;449        M0P_TIM3_MODE0->M0CR_f.CTEN = FALSE;
000004  68ca              LDR      r2,[r1,#0xc]
000006  0852              LSRS     r2,r2,#1
000008  0052              LSLS     r2,r2,#1
00000a  60ca              STR      r2,[r1,#0xc]
;;;450        
;;;451        return enResult;  
;;;452    }
00000c  4770              BX       lr
;;;453    
                          ENDP

00000e  0000              DCW      0x0000
                  |L11.16|
                          DCD      0x40005800

                          AREA ||i.Tim3_M1_Cnt16Get||, CODE, READONLY, ALIGN=2

                  Tim3_M1_Cnt16Get PROC
;;;710     *****************************************************************************/
;;;711    uint16_t Tim3_M1_Cnt16Get(void)
000000  4801              LDR      r0,|L12.8|
;;;712    {
;;;713        uint16_t    u16CntData = 0;
;;;714      
;;;715        u16CntData = M0P_TIM3_MODE1->CNT_f.CNT;
000002  6840              LDR      r0,[r0,#4]
000004  b280              UXTH     r0,r0
;;;716            
;;;717        return u16CntData; 
;;;718    }
000006  4770              BX       lr
;;;719    
                          ENDP

                  |L12.8|
                          DCD      0x40005800

                          AREA ||i.Tim3_M1_Cnt16Set||, CODE, READONLY, ALIGN=2

                  Tim3_M1_Cnt16Set PROC
;;;692     *****************************************************************************/
;;;693    en_result_t Tim3_M1_Cnt16Set(uint16_t u16Data)
000000  4904              LDR      r1,|L13.20|
;;;694    {
;;;695        en_result_t enResult = Ok;
000002  2200              MOVS     r2,#0
;;;696      
;;;697        M0P_TIM3_MODE1->CNT_f.CNT = u16Data;
000004  684b              LDR      r3,[r1,#4]
000006  0c1b              LSRS     r3,r3,#16
000008  041b              LSLS     r3,r3,#16
00000a  4303              ORRS     r3,r3,r0
00000c  604b              STR      r3,[r1,#4]
;;;698        
;;;699        return enResult; 
00000e  4610              MOV      r0,r2
;;;700    }
000010  4770              BX       lr
;;;701    
                          ENDP

000012  0000              DCW      0x0000
                  |L13.20|
                          DCD      0x40005800

                          AREA ||i.Tim3_M1_Input_Config||, CODE, READONLY, ALIGN=2

                  Tim3_M1_Input_Config PROC
;;;593     *****************************************************************************/
;;;594    en_result_t Tim3_M1_Input_Config(stc_tim3_pwc_input_config_t* pstcConfig)
000000  b410              PUSH     {r4}
;;;595    {
;;;596        en_result_t enResult = Ok;
;;;597        
;;;598        M0P_TIM3_MODE1->MSCR_f.TS    = pstcConfig->enTsSel;
000002  491e              LDR      r1,|L14.124|
000004  2200              MOVS     r2,#0                 ;596
000006  698b              LDR      r3,[r1,#0x18]
000008  24e0              MOVS     r4,#0xe0
00000a  43a3              BICS     r3,r3,r4
00000c  7804              LDRB     r4,[r0,#0]
00000e  0764              LSLS     r4,r4,#29
000010  0e24              LSRS     r4,r4,#24
000012  4323              ORRS     r3,r3,r4
000014  618b              STR      r3,[r1,#0x18]
;;;599        M0P_TIM3_MODE1->MSCR_f.IA0S  = pstcConfig->enIA0Sel;
000016  698b              LDR      r3,[r1,#0x18]
000018  14cc              ASRS     r4,r1,#19
00001a  43a3              BICS     r3,r3,r4
00001c  7904              LDRB     r4,[r0,#4]
00001e  07e4              LSLS     r4,r4,#31
000020  0d24              LSRS     r4,r4,#20
000022  4323              ORRS     r3,r3,r4
000024  618b              STR      r3,[r1,#0x18]
;;;600        M0P_TIM3_MODE1->MSCR_f.IB0S  = pstcConfig->enIB0Sel;
000026  698b              LDR      r3,[r1,#0x18]
000028  148c              ASRS     r4,r1,#18
00002a  43a3              BICS     r3,r3,r4
00002c  7a04              LDRB     r4,[r0,#8]
00002e  07e4              LSLS     r4,r4,#31
000030  0ce4              LSRS     r4,r4,#19
000032  4323              ORRS     r3,r3,r4
000034  618b              STR      r3,[r1,#0x18]
;;;601        M0P_TIM3_MODE1->FLTR_f.ETP   = pstcConfig->enETRPhase;
000036  69cb              LDR      r3,[r1,#0x1c]
000038  7b04              LDRB     r4,[r0,#0xc]
00003a  005b              LSLS     r3,r3,#1
00003c  085b              LSRS     r3,r3,#1
00003e  07e4              LSLS     r4,r4,#31
000040  4323              ORRS     r3,r3,r4
000042  61cb              STR      r3,[r1,#0x1c]
;;;602        M0P_TIM3_MODE1->FLTR_f.FLTET = pstcConfig->enFltETR;
000044  69cb              LDR      r3,[r1,#0x1c]
000046  2407              MOVS     r4,#7
000048  0724              LSLS     r4,r4,#28
00004a  43a3              BICS     r3,r3,r4
00004c  7c04              LDRB     r4,[r0,#0x10]
00004e  0764              LSLS     r4,r4,#29
000050  0864              LSRS     r4,r4,#1
000052  4323              ORRS     r3,r3,r4
000054  61cb              STR      r3,[r1,#0x1c]
;;;603        M0P_TIM3_MODE1->FLTR_f.FLTA0 = pstcConfig->enFltIA0;
000056  69cb              LDR      r3,[r1,#0x1c]
000058  7d04              LDRB     r4,[r0,#0x14]
00005a  08db              LSRS     r3,r3,#3
00005c  00db              LSLS     r3,r3,#3
00005e  0764              LSLS     r4,r4,#29
000060  0f64              LSRS     r4,r4,#29
000062  4323              ORRS     r3,r3,r4
000064  61cb              STR      r3,[r1,#0x1c]
;;;604        M0P_TIM3_MODE1->FLTR_f.FLTB0 = pstcConfig->enFltIB0;
000066  69cb              LDR      r3,[r1,#0x1c]
000068  7e00              LDRB     r0,[r0,#0x18]
00006a  2470              MOVS     r4,#0x70
00006c  0740              LSLS     r0,r0,#29
00006e  43a3              BICS     r3,r3,r4
000070  0e40              LSRS     r0,r0,#25
000072  4303              ORRS     r3,r3,r0
000074  61cb              STR      r3,[r1,#0x1c]
;;;605        
;;;606        return enResult;
;;;607    }
000076  bc10              POP      {r4}
000078  4610              MOV      r0,r2                 ;606
00007a  4770              BX       lr
;;;608    
                          ENDP

                  |L14.124|
                          DCD      0x40005800

                          AREA ||i.Tim3_M1_PWC_CapValueGet||, CODE, READONLY, ALIGN=2

                  Tim3_M1_PWC_CapValueGet PROC
;;;728     *****************************************************************************/
;;;729    uint16_t Tim3_M1_PWC_CapValueGet(void)
000000  4801              LDR      r0,|L15.8|
;;;730    {
;;;731        uint16_t    u16CapData = 0;
;;;732      
;;;733        u16CapData = M0P_TIM3_MODE1->CCR0A_f.CCR0A;
000002  6bc0              LDR      r0,[r0,#0x3c]
000004  b280              UXTH     r0,r0
;;;734            
;;;735        return u16CapData; 
;;;736    }
000006  4770              BX       lr
;;;737    
                          ENDP

                  |L15.8|
                          DCD      0x40005800

                          AREA ||i.Tim3_M1_PWC_Edge_Sel||, CODE, READONLY, ALIGN=2

                  Tim3_M1_PWC_Edge_Sel PROC
;;;617     *****************************************************************************/
;;;618    en_result_t Tim3_M1_PWC_Edge_Sel(en_tim3_m1cr_Edge_t enEdgeSel)
000000  b410              PUSH     {r4}
;;;619    {
;;;620        en_result_t enResult = Ok;
;;;621            
;;;622        switch (enEdgeSel)
;;;623        {
;;;624            case 0:                                 ///< 上升沿到上升沿(周期)
;;;625                M0P_TIM3_MODE1->M1CR_f.EDG1ST = 0;  //上升沿
000002  4913              LDR      r1,|L16.80|
000004  4604              MOV      r4,r0                 ;619
000006  2000              MOVS     r0,#0                 ;620
000008  158a              ASRS     r2,r1,#22
;;;626                M0P_TIM3_MODE1->M1CR_f.EDG2ND = 0;  //上升沿
00000a  154b              ASRS     r3,r1,#21
00000c  2c00              CMP      r4,#0                 ;622
00000e  d00b              BEQ      |L16.40|
000010  2c01              CMP      r4,#1                 ;622
000012  d00f              BEQ      |L16.52|
000014  2c02              CMP      r4,#2                 ;622
000016  d013              BEQ      |L16.64|
000018  2c03              CMP      r4,#3                 ;622
00001a  d117              BNE      |L16.76|
;;;627                break;
;;;628            case 1:                                 ///< 下降沿到上升沿(低电平)
;;;629                M0P_TIM3_MODE1->M1CR_f.EDG1ST = 1;  //下降沿
;;;630                M0P_TIM3_MODE1->M1CR_f.EDG2ND = 0;  //上升沿
;;;631                break;
;;;632            case 2:                                 ///< 上升沿到下降沿(高电平)
;;;633                M0P_TIM3_MODE1->M1CR_f.EDG1ST = 0;  //上升沿
;;;634                M0P_TIM3_MODE1->M1CR_f.EDG2ND = 1;  //下降沿
;;;635                break;
;;;636            case 3:                                 ///< 下降沿到下降沿(周期)
;;;637                M0P_TIM3_MODE1->M1CR_f.EDG1ST = 1;  //下降沿
00001c  68cc              LDR      r4,[r1,#0xc]
00001e  4314              ORRS     r4,r4,r2
000020  60cc              STR      r4,[r1,#0xc]
;;;638                M0P_TIM3_MODE1->M1CR_f.EDG2ND = 1;  //下降沿
000022  68ca              LDR      r2,[r1,#0xc]
000024  431a              ORRS     r2,r2,r3
;;;639                break;
000026  e010              B        |L16.74|
                  |L16.40|
000028  68cc              LDR      r4,[r1,#0xc]          ;625
00002a  4394              BICS     r4,r4,r2              ;625
00002c  60cc              STR      r4,[r1,#0xc]          ;625
00002e  68ca              LDR      r2,[r1,#0xc]          ;626
000030  439a              BICS     r2,r2,r3              ;626
000032  e00a              B        |L16.74|
                  |L16.52|
000034  68cc              LDR      r4,[r1,#0xc]          ;629
000036  4314              ORRS     r4,r4,r2              ;629
000038  60cc              STR      r4,[r1,#0xc]          ;629
00003a  68ca              LDR      r2,[r1,#0xc]          ;630
00003c  439a              BICS     r2,r2,r3              ;630
00003e  e004              B        |L16.74|
                  |L16.64|
000040  68cc              LDR      r4,[r1,#0xc]          ;633
000042  4394              BICS     r4,r4,r2              ;633
000044  60cc              STR      r4,[r1,#0xc]          ;633
000046  68ca              LDR      r2,[r1,#0xc]          ;634
000048  431a              ORRS     r2,r2,r3              ;634
                  |L16.74|
00004a  60ca              STR      r2,[r1,#0xc]          ;634
                  |L16.76|
;;;640            default:
;;;641                ;
;;;642                break;       
;;;643        }
;;;644        
;;;645        return enResult;    
;;;646    }
00004c  bc10              POP      {r4}
00004e  4770              BX       lr
;;;647    
                          ENDP

                  |L16.80|
                          DCD      0x40005800

                          AREA ||i.Tim3_M1_Run||, CODE, READONLY, ALIGN=2

                  Tim3_M1_Run PROC
;;;656     *****************************************************************************/
;;;657    en_result_t Tim3_M1_Run(void)
000000  4903              LDR      r1,|L17.16|
;;;658    {
;;;659        en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;660            
;;;661        M0P_TIM3_MODE1->M1CR_f.CTEN = TRUE;
000004  68ca              LDR      r2,[r1,#0xc]
000006  2301              MOVS     r3,#1
000008  431a              ORRS     r2,r2,r3
00000a  60ca              STR      r2,[r1,#0xc]
;;;662        
;;;663        return enResult;    
;;;664    }
00000c  4770              BX       lr
;;;665    
                          ENDP

00000e  0000              DCW      0x0000
                  |L17.16|
                          DCD      0x40005800

                          AREA ||i.Tim3_M1_Stop||, CODE, READONLY, ALIGN=2

                  Tim3_M1_Stop PROC
;;;674     *****************************************************************************/
;;;675    en_result_t Tim3_M1_Stop(void)
000000  4903              LDR      r1,|L18.16|
;;;676    {
;;;677        en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;678            
;;;679        M0P_TIM3_MODE1->M1CR_f.CTEN = FALSE;
000004  68ca              LDR      r2,[r1,#0xc]
000006  0852              LSRS     r2,r2,#1
000008  0052              LSLS     r2,r2,#1
00000a  60ca              STR      r2,[r1,#0xc]
;;;680        
;;;681        return enResult;  
;;;682    }
00000c  4770              BX       lr
;;;683    
                          ENDP

00000e  0000              DCW      0x0000
                  |L18.16|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_ARRSet||, CODE, READONLY, ALIGN=2

                  Tim3_M23_ARRSet PROC
;;;832     *****************************************************************************/
;;;833    en_result_t Tim3_M23_ARRSet(uint16_t u16Data, boolean_t bArrBufEn)
000000  b410              PUSH     {r4}
;;;834    {
;;;835        en_result_t enResult = Ok;
;;;836            
;;;837         M0P_TIM3_MODE23->ARR_f.ARR       = u16Data;
000002  4a08              LDR      r2,|L19.36|
000004  2300              MOVS     r3,#0                 ;835
000006  6814              LDR      r4,[r2,#0]
000008  0c24              LSRS     r4,r4,#16
00000a  0424              LSLS     r4,r4,#16
00000c  4304              ORRS     r4,r4,r0
00000e  6014              STR      r4,[r2,#0]
;;;838         M0P_TIM3_MODE23->M23CR_f.BUFPEN  = bArrBufEn;
000010  68d0              LDR      r0,[r2,#0xc]
000012  2480              MOVS     r4,#0x80
000014  07c9              LSLS     r1,r1,#31
000016  43a0              BICS     r0,r0,r4
000018  0e09              LSRS     r1,r1,#24
00001a  4308              ORRS     r0,r0,r1
00001c  60d0              STR      r0,[r2,#0xc]
;;;839    
;;;840        return enResult; 
;;;841    }
00001e  bc10              POP      {r4}
000020  4618              MOV      r0,r3                 ;840
000022  4770              BX       lr
;;;842    
                          ENDP

                  |L19.36|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_BrakeInput_Config||, CODE, READONLY, ALIGN=2

                  Tim3_M23_BrakeInput_Config PROC
;;;1157    *****************************************************************************/
;;;1158   en_result_t Tim3_M23_BrakeInput_Config(stc_tim3_m23_bk_input_config_t* pstcConfig)
000000  b430              PUSH     {r4,r5}
;;;1159   {
;;;1160       en_result_t enResult = Ok;
;;;1161           
;;;1162       M0P_TIM3_MODE23->DTR_f.BKE             = pstcConfig->bEnBrake;
000002  4936              LDR      r1,|L20.220|
000004  2300              MOVS     r3,#0                 ;1160
000006  6b0a              LDR      r2,[r1,#0x30]
000008  150c              ASRS     r4,r1,#20
00000a  43a2              BICS     r2,r2,r4
00000c  7804              LDRB     r4,[r0,#0]
00000e  07e4              LSLS     r4,r4,#31
000010  0d64              LSRS     r4,r4,#21
000012  4322              ORRS     r2,r2,r4
000014  630a              STR      r2,[r1,#0x30]
;;;1163       M0P_TIM3_MODE23->DTR_f.VC0E            = pstcConfig->bEnVC0Brake;
000016  6b0a              LDR      r2,[r1,#0x30]
000018  140c              ASRS     r4,r1,#16
00001a  43a2              BICS     r2,r2,r4
00001c  7844              LDRB     r4,[r0,#1]
00001e  07e4              LSLS     r4,r4,#31
000020  0c64              LSRS     r4,r4,#17
000022  4322              ORRS     r2,r2,r4
000024  630a              STR      r2,[r1,#0x30]
;;;1164       M0P_TIM3_MODE23->DTR_f.VC1E            = pstcConfig->bEnVC1Brake;
000026  6b0a              LDR      r2,[r1,#0x30]
000028  13cc              ASRS     r4,r1,#15
00002a  43a2              BICS     r2,r2,r4
00002c  7884              LDRB     r4,[r0,#2]
00002e  07e4              LSLS     r4,r4,#31
000030  0c24              LSRS     r4,r4,#16
000032  4322              ORRS     r2,r2,r4
000034  630a              STR      r2,[r1,#0x30]
;;;1165       M0P_TIM3_MODE23->DTR_f.SAFEEN          = pstcConfig->bEnSafetyBk;
000036  6b0a              LDR      r2,[r1,#0x30]
000038  144c              ASRS     r4,r1,#17
00003a  43a2              BICS     r2,r2,r4
00003c  78c4              LDRB     r4,[r0,#3]
00003e  07e4              LSLS     r4,r4,#31
000040  0ca4              LSRS     r4,r4,#18
000042  4322              ORRS     r2,r2,r4
000044  630a              STR      r2,[r1,#0x30]
;;;1166       M0P_TIM3_MODE23->DTR_f.BKSEL           = pstcConfig->bEnBKSync;
000046  6b0a              LDR      r2,[r1,#0x30]
000048  158c              ASRS     r4,r1,#22
00004a  43a2              BICS     r2,r2,r4
00004c  7904              LDRB     r4,[r0,#4]
00004e  07e4              LSLS     r4,r4,#31
000050  0de4              LSRS     r4,r4,#23
000052  4322              ORRS     r2,r2,r4
000054  630a              STR      r2,[r1,#0x30]
;;;1167       M0P_TIM3_MODE23->CRCH0_f.CFA_CRA_BKSA  = pstcConfig->enBkCH0AStat;
000056  6a4a              LDR      r2,[r1,#0x24]
000058  7a04              LDRB     r4,[r0,#8]
00005a  0892              LSRS     r2,r2,#2
00005c  0092              LSLS     r2,r2,#2
00005e  07a4              LSLS     r4,r4,#30
000060  0fa4              LSRS     r4,r4,#30
000062  4322              ORRS     r2,r2,r4
000064  624a              STR      r2,[r1,#0x24]
;;;1168       M0P_TIM3_MODE23->CRCH0_f.CFB_CRB_BKSB  = pstcConfig->enBkCH0BStat;
000066  6a4c              LDR      r4,[r1,#0x24]
000068  7b05              LDRB     r5,[r0,#0xc]
00006a  220c              MOVS     r2,#0xc
00006c  07ad              LSLS     r5,r5,#30
00006e  4394              BICS     r4,r4,r2
000070  0f2d              LSRS     r5,r5,#28
000072  432c              ORRS     r4,r4,r5
000074  624c              STR      r4,[r1,#0x24]
;;;1169       M0P_TIM3_MODE23->CRCH1_f.CFA_CRA_BKSA  = pstcConfig->enBkCH1AStat;
000076  6a8c              LDR      r4,[r1,#0x28]
000078  7c05              LDRB     r5,[r0,#0x10]
00007a  08a4              LSRS     r4,r4,#2
00007c  00a4              LSLS     r4,r4,#2
00007e  07ad              LSLS     r5,r5,#30
000080  0fad              LSRS     r5,r5,#30
000082  432c              ORRS     r4,r4,r5
000084  628c              STR      r4,[r1,#0x28]
;;;1170       M0P_TIM3_MODE23->CRCH1_f.CFB_CRB_BKSB  = pstcConfig->enBkCH1BStat;
000086  6a8c              LDR      r4,[r1,#0x28]
000088  7d05              LDRB     r5,[r0,#0x14]
00008a  4394              BICS     r4,r4,r2
00008c  07ad              LSLS     r5,r5,#30
00008e  0f2d              LSRS     r5,r5,#28
000090  432c              ORRS     r4,r4,r5
000092  628c              STR      r4,[r1,#0x28]
;;;1171       M0P_TIM3_MODE23->CRCH2_f.CFA_CRA_BKSA  = pstcConfig->enBkCH2AStat;
000094  6acc              LDR      r4,[r1,#0x2c]
000096  7e05              LDRB     r5,[r0,#0x18]
000098  08a4              LSRS     r4,r4,#2
00009a  00a4              LSLS     r4,r4,#2
00009c  07ad              LSLS     r5,r5,#30
00009e  0fad              LSRS     r5,r5,#30
0000a0  432c              ORRS     r4,r4,r5
0000a2  62cc              STR      r4,[r1,#0x2c]
;;;1172       M0P_TIM3_MODE23->CRCH2_f.CFB_CRB_BKSB  = pstcConfig->enBkCH2BStat;
0000a4  6acc              LDR      r4,[r1,#0x2c]
0000a6  4394              BICS     r4,r4,r2
0000a8  7f02              LDRB     r2,[r0,#0x1c]
0000aa  0792              LSLS     r2,r2,#30
0000ac  0f12              LSRS     r2,r2,#28
0000ae  4314              ORRS     r4,r4,r2
0000b0  62cc              STR      r4,[r1,#0x2c]
;;;1173       M0P_TIM3_MODE23->FLTR_f.BKP            = pstcConfig->enBrakePolarity;
0000b2  69ca              LDR      r2,[r1,#0x1c]
0000b4  2401              MOVS     r4,#1
0000b6  06e4              LSLS     r4,r4,#27
0000b8  43a2              BICS     r2,r2,r4
0000ba  8c04              LDRH     r4,[r0,#0x20]
0000bc  07e4              LSLS     r4,r4,#31
0000be  0924              LSRS     r4,r4,#4
0000c0  4322              ORRS     r2,r2,r4
0000c2  61ca              STR      r2,[r1,#0x1c]
;;;1174       M0P_TIM3_MODE23->FLTR_f.FLTBK          = pstcConfig->enBrakeFlt;
0000c4  69ca              LDR      r2,[r1,#0x1c]
0000c6  2407              MOVS     r4,#7
0000c8  8c80              LDRH     r0,[r0,#0x24]
0000ca  0624              LSLS     r4,r4,#24
0000cc  0740              LSLS     r0,r0,#29
0000ce  43a2              BICS     r2,r2,r4
0000d0  0940              LSRS     r0,r0,#5
0000d2  4302              ORRS     r2,r2,r0
0000d4  61ca              STR      r2,[r1,#0x1c]
;;;1175       
;;;1176       return enResult;    
;;;1177   }
0000d6  bc30              POP      {r4,r5}
0000d8  4618              MOV      r0,r3                 ;1176
0000da  4770              BX       lr
;;;1178   
                          ENDP

                  |L20.220|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_CCR_Get||, CODE, READONLY, ALIGN=2

                  Tim3_M23_CCR_Get PROC
;;;933     *****************************************************************************/
;;;934    uint16_t Tim3_M23_CCR_Get(en_tim3_m23_ccrx_t enCCRSel)
000000  4601              MOV      r1,r0
;;;935    {
;;;936        uint16_t    u16Data = 0;
000002  2000              MOVS     r0,#0
;;;937        
;;;938        if(Tim3CCR0A == enCCRSel)
000004  2900              CMP      r1,#0
000006  d00d              BEQ      |L21.36|
;;;939        {
;;;940            u16Data = M0P_TIM3_MODE23->CCR0A_f.CCR0A;
;;;941        }
;;;942        else if(Tim3CCR0B == enCCRSel)
;;;943        {
;;;944            u16Data = M0P_TIM3_MODE23->CCR0B_f.CCR0B;
000008  4a0c              LDR      r2,|L21.60|
00000a  2901              CMP      r1,#1                 ;942
00000c  d00d              BEQ      |L21.42|
;;;945        }
;;;946        else if(Tim3CCR1A == enCCRSel)
00000e  2902              CMP      r1,#2
000010  d00d              BEQ      |L21.46|
;;;947        {
;;;948            u16Data = M0P_TIM3_MODE23->CCR1A_f.CCR1A;
;;;949        }
;;;950        else if(Tim3CCR1B == enCCRSel)
000012  2903              CMP      r1,#3
000014  d00d              BEQ      |L21.50|
;;;951        {
;;;952            u16Data = M0P_TIM3_MODE23->CCR1B_f.CCR1B;
;;;953        }
;;;954        else if(Tim3CCR2A == enCCRSel)
000016  2904              CMP      r1,#4
000018  d00d              BEQ      |L21.54|
;;;955        {
;;;956            u16Data = M0P_TIM3_MODE23->CCR2A_f.CCR2A;
;;;957        }
;;;958        else if(Tim3CCR2B == enCCRSel)
00001a  2905              CMP      r1,#5
00001c  d101              BNE      |L21.34|
;;;959        {
;;;960            u16Data = M0P_TIM3_MODE23->CCR2B_f.CCR2B;
00001e  6910              LDR      r0,[r2,#0x10]
                  |L21.32|
000020  b280              UXTH     r0,r0                 ;956
                  |L21.34|
;;;961        }
;;;962        else
;;;963        {
;;;964            u16Data = 0;
;;;965        }
;;;966        
;;;967        return u16Data; 
;;;968    }
000022  4770              BX       lr
                  |L21.36|
000024  4806              LDR      r0,|L21.64|
000026  6bc0              LDR      r0,[r0,#0x3c]         ;940
000028  e7fa              B        |L21.32|
                  |L21.42|
00002a  6810              LDR      r0,[r2,#0]            ;944
00002c  e7f8              B        |L21.32|
                  |L21.46|
00002e  6850              LDR      r0,[r2,#4]            ;948
000030  e7f6              B        |L21.32|
                  |L21.50|
000032  6890              LDR      r0,[r2,#8]            ;952
000034  e7f4              B        |L21.32|
                  |L21.54|
000036  68d0              LDR      r0,[r2,#0xc]          ;956
000038  e7f2              B        |L21.32|
;;;969    
                          ENDP

00003a  0000              DCW      0x0000
                  |L21.60|
                          DCD      0x40005840
                  |L21.64|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_CCR_Set||, CODE, READONLY, ALIGN=2

                  Tim3_M23_CCR_Set PROC
;;;888     *****************************************************************************/
;;;889    en_result_t Tim3_M23_CCR_Set(en_tim3_m23_ccrx_t enCCRSel, uint16_t u16Data)
000000  2300              MOVS     r3,#0
;;;890    {
;;;891        en_result_t enResult = Ok;
;;;892            
;;;893        if(Tim3CCR0A == enCCRSel)
000002  2800              CMP      r0,#0
000004  d00d              BEQ      |L22.34|
;;;894        {
;;;895            M0P_TIM3_MODE23->CCR0A_f.CCR0A = u16Data;
;;;896        }
;;;897        else if(Tim3CCR0B == enCCRSel)
;;;898        {
;;;899            M0P_TIM3_MODE23->CCR0B_f.CCR0B = u16Data;
000006  4a19              LDR      r2,|L22.108|
000008  2801              CMP      r0,#1                 ;897
00000a  d011              BEQ      |L22.48|
;;;900        }
;;;901        else if(Tim3CCR1A == enCCRSel)
00000c  2802              CMP      r0,#2
00000e  d015              BEQ      |L22.60|
;;;902        {
;;;903            M0P_TIM3_MODE23->CCR1A_f.CCR1A = u16Data;
;;;904        }
;;;905        else if(Tim3CCR1B == enCCRSel)
000010  2803              CMP      r0,#3
000012  d019              BEQ      |L22.72|
;;;906        {
;;;907            M0P_TIM3_MODE23->CCR1B_f.CCR1B = u16Data;
;;;908        }
;;;909        else if(Tim3CCR2A == enCCRSel)
000014  2804              CMP      r0,#4
000016  d01d              BEQ      |L22.84|
;;;910        {
;;;911            M0P_TIM3_MODE23->CCR2A_f.CCR2A = u16Data;
;;;912        }
;;;913        else if(Tim3CCR2B == enCCRSel)
000018  2805              CMP      r0,#5
00001a  d021              BEQ      |L22.96|
;;;914        {
;;;915            M0P_TIM3_MODE23->CCR2B_f.CCR2B = u16Data;
;;;916        }
;;;917        else
;;;918        {
;;;919            enResult = Error;
00001c  2301              MOVS     r3,#1
                  |L22.30|
;;;920        }
;;;921        
;;;922        return enResult;
00001e  4618              MOV      r0,r3
;;;923    }
000020  4770              BX       lr
                  |L22.34|
000022  4813              LDR      r0,|L22.112|
000024  6bc2              LDR      r2,[r0,#0x3c]         ;895
000026  0c12              LSRS     r2,r2,#16             ;895
000028  0412              LSLS     r2,r2,#16             ;895
00002a  430a              ORRS     r2,r2,r1              ;895
00002c  63c2              STR      r2,[r0,#0x3c]         ;895
00002e  e7f6              B        |L22.30|
                  |L22.48|
000030  6810              LDR      r0,[r2,#0]            ;899
000032  0c00              LSRS     r0,r0,#16             ;899
000034  0400              LSLS     r0,r0,#16             ;899
000036  4308              ORRS     r0,r0,r1              ;899
000038  6010              STR      r0,[r2,#0]            ;899
00003a  e7f0              B        |L22.30|
                  |L22.60|
00003c  6850              LDR      r0,[r2,#4]            ;903
00003e  0c00              LSRS     r0,r0,#16             ;903
000040  0400              LSLS     r0,r0,#16             ;903
000042  4308              ORRS     r0,r0,r1              ;903
000044  6050              STR      r0,[r2,#4]            ;903
000046  e7ea              B        |L22.30|
                  |L22.72|
000048  6890              LDR      r0,[r2,#8]            ;907
00004a  0c00              LSRS     r0,r0,#16             ;907
00004c  0400              LSLS     r0,r0,#16             ;907
00004e  4308              ORRS     r0,r0,r1              ;907
000050  6090              STR      r0,[r2,#8]            ;907
000052  e7e4              B        |L22.30|
                  |L22.84|
000054  68d0              LDR      r0,[r2,#0xc]          ;911
000056  0c00              LSRS     r0,r0,#16             ;911
000058  0400              LSLS     r0,r0,#16             ;911
00005a  4308              ORRS     r0,r0,r1              ;911
00005c  60d0              STR      r0,[r2,#0xc]          ;911
00005e  e7de              B        |L22.30|
                  |L22.96|
000060  6910              LDR      r0,[r2,#0x10]         ;915
000062  0c00              LSRS     r0,r0,#16             ;915
000064  0400              LSLS     r0,r0,#16             ;915
000066  4308              ORRS     r0,r0,r1              ;915
000068  6110              STR      r0,[r2,#0x10]         ;915
00006a  e7d8              B        |L22.30|
;;;924    
                          ENDP

                  |L22.108|
                          DCD      0x40005840
                  |L22.112|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_Cnt16Get||, CODE, READONLY, ALIGN=2

                  Tim3_M23_Cnt16Get PROC
;;;869     *****************************************************************************/
;;;870    uint16_t Tim3_M23_Cnt16Get(void)
000000  4801              LDR      r0,|L23.8|
;;;871    {
;;;872        uint16_t    u16CntData = 0;
;;;873            
;;;874        u16CntData = M0P_TIM3_MODE23->CNT_f.CNT;
000002  6840              LDR      r0,[r0,#4]
000004  b280              UXTH     r0,r0
;;;875        
;;;876        return u16CntData; 
;;;877    }
000006  4770              BX       lr
;;;878    
                          ENDP

                  |L23.8|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_Cnt16Set||, CODE, READONLY, ALIGN=2

                  Tim3_M23_Cnt16Set PROC
;;;851     *****************************************************************************/
;;;852    en_result_t Tim3_M23_Cnt16Set(uint16_t u16Data)
000000  4904              LDR      r1,|L24.20|
;;;853    {
;;;854        en_result_t enResult = Ok;
000002  2200              MOVS     r2,#0
;;;855            
;;;856        M0P_TIM3_MODE23->CNT_f.CNT = u16Data;
000004  684b              LDR      r3,[r1,#4]
000006  0c1b              LSRS     r3,r3,#16
000008  041b              LSLS     r3,r3,#16
00000a  4303              ORRS     r3,r3,r0
00000c  604b              STR      r3,[r1,#4]
;;;857    
;;;858        return enResult; 
00000e  4610              MOV      r0,r2
;;;859    }
000010  4770              BX       lr
;;;860    
                          ENDP

000012  0000              DCW      0x0000
                  |L24.20|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_DT_Config||, CODE, READONLY, ALIGN=2

                  Tim3_M23_DT_Config PROC
;;;1211    *****************************************************************************/
;;;1212   en_result_t Tim3_M23_DT_Config(stc_tim3_m23_dt_config_t* pstcConfig)
000000  b410              PUSH     {r4}
;;;1213   {
;;;1214       en_result_t enResult = Ok;
;;;1215           
;;;1216       M0P_TIM3_MODE23->DTR_f.DTEN = pstcConfig->bEnDeadTime;
000002  4909              LDR      r1,|L25.40|
000004  2300              MOVS     r3,#0                 ;1214
000006  6b0a              LDR      r2,[r1,#0x30]
000008  154c              ASRS     r4,r1,#21
00000a  43a2              BICS     r2,r2,r4
00000c  7804              LDRB     r4,[r0,#0]
00000e  07e4              LSLS     r4,r4,#31
000010  0da4              LSRS     r4,r4,#22
000012  4322              ORRS     r2,r2,r4
000014  630a              STR      r2,[r1,#0x30]
;;;1217       M0P_TIM3_MODE23->DTR_f.DTR  = pstcConfig->u8DeadTimeValue;
000016  6b0a              LDR      r2,[r1,#0x30]
000018  7840              LDRB     r0,[r0,#1]
00001a  0a12              LSRS     r2,r2,#8
00001c  0212              LSLS     r2,r2,#8
00001e  4302              ORRS     r2,r2,r0
000020  630a              STR      r2,[r1,#0x30]
;;;1218       
;;;1219       return enResult;    
;;;1220   }
000022  bc10              POP      {r4}
000024  4618              MOV      r0,r3                 ;1219
000026  4770              BX       lr
;;;1221   
                          ENDP

                  |L25.40|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_ETRInput_Config||, CODE, READONLY, ALIGN=2

                  Tim3_M23_ETRInput_Config PROC
;;;1138    *****************************************************************************/
;;;1139   en_result_t Tim3_M23_ETRInput_Config(stc_tim3_m23_etr_input_config_t* pstcConfig)
000000  b410              PUSH     {r4}
;;;1140   {
;;;1141       en_result_t enResult = Ok;
;;;1142           
;;;1143       M0P_TIM3_MODE23->FLTR_f.ETP    = pstcConfig->enETRPolarity;
000002  490a              LDR      r1,|L26.44|
000004  2300              MOVS     r3,#0                 ;1141
000006  69ca              LDR      r2,[r1,#0x1c]
000008  7804              LDRB     r4,[r0,#0]
00000a  0052              LSLS     r2,r2,#1
00000c  0852              LSRS     r2,r2,#1
00000e  07e4              LSLS     r4,r4,#31
000010  4322              ORRS     r2,r2,r4
000012  61ca              STR      r2,[r1,#0x1c]
;;;1144       M0P_TIM3_MODE23->FLTR_f.FLTET  = pstcConfig->enETRFlt;
000014  69ca              LDR      r2,[r1,#0x1c]
000016  2407              MOVS     r4,#7
000018  7900              LDRB     r0,[r0,#4]
00001a  0724              LSLS     r4,r4,#28
00001c  0740              LSLS     r0,r0,#29
00001e  43a2              BICS     r2,r2,r4
000020  0840              LSRS     r0,r0,#1
000022  4302              ORRS     r2,r2,r0
000024  61ca              STR      r2,[r1,#0x1c]
;;;1145       
;;;1146       return enResult;    
;;;1147   }
000026  bc10              POP      {r4}
000028  4618              MOV      r0,r3                 ;1146
00002a  4770              BX       lr
;;;1148   
                          ENDP

                  |L26.44|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_EnDMA||, CODE, READONLY, ALIGN=2

                  Tim3_M23_EnDMA PROC
;;;1267    *****************************************************************************/
;;;1268   en_result_t Tim3_M23_EnDMA(stc_tim3_m23_trig_dma_config_t* pstcConfig)
000000  b470              PUSH     {r4-r6}
;;;1269   {
;;;1270       en_result_t enResult = Ok;
;;;1271           
;;;1272       M0P_TIM3_MODE23->M23CR_f.UDE  = pstcConfig->bUevTrigDMA;
000002  4924              LDR      r1,|L27.148|
000004  2400              MOVS     r4,#0                 ;1270
000006  68cb              LDR      r3,[r1,#0xc]
000008  7805              LDRB     r5,[r0,#0]
00000a  14ca              ASRS     r2,r1,#19
00000c  07ed              LSLS     r5,r5,#31
00000e  4393              BICS     r3,r3,r2
000010  0d2d              LSRS     r5,r5,#20
000012  432b              ORRS     r3,r3,r5
000014  60cb              STR      r3,[r1,#0xc]
;;;1273       M0P_TIM3_MODE23->M23CR_f.TDE  = pstcConfig->bTITrigDMA;
000016  68cb              LDR      r3,[r1,#0xc]
000018  01d5              LSLS     r5,r2,#7
00001a  43ab              BICS     r3,r3,r5
00001c  7845              LDRB     r5,[r0,#1]
00001e  07ed              LSLS     r5,r5,#31
000020  0b6d              LSRS     r5,r5,#13
000022  432b              ORRS     r3,r3,r5
000024  60cb              STR      r3,[r1,#0xc]
;;;1274       M0P_TIM3_MODE23->CRCH0_f.CDEA = pstcConfig->bCmpA0TrigDMA;
000026  6a4d              LDR      r5,[r1,#0x24]
000028  7886              LDRB     r6,[r0,#2]
00002a  150b              ASRS     r3,r1,#20
00002c  07f6              LSLS     r6,r6,#31
00002e  439d              BICS     r5,r5,r3
000030  0d76              LSRS     r6,r6,#21
000032  4335              ORRS     r5,r5,r6
000034  624d              STR      r5,[r1,#0x24]
;;;1275       M0P_TIM3_MODE23->CRCH0_f.CDEB = pstcConfig->bCmpB0TrigDMA;
000036  6a4d              LDR      r5,[r1,#0x24]
000038  78c6              LDRB     r6,[r0,#3]
00003a  4395              BICS     r5,r5,r2
00003c  07f6              LSLS     r6,r6,#31
00003e  0d36              LSRS     r6,r6,#20
000040  4335              ORRS     r5,r5,r6
000042  624d              STR      r5,[r1,#0x24]
;;;1276       M0P_TIM3_MODE23->CRCH1_f.CDEA = pstcConfig->bCmpA1TrigDMA;
000044  6a8d              LDR      r5,[r1,#0x28]
000046  7906              LDRB     r6,[r0,#4]
000048  439d              BICS     r5,r5,r3
00004a  07f6              LSLS     r6,r6,#31
00004c  0d76              LSRS     r6,r6,#21
00004e  4335              ORRS     r5,r5,r6
000050  628d              STR      r5,[r1,#0x28]
;;;1277       M0P_TIM3_MODE23->CRCH1_f.CDEB = pstcConfig->bCmpB1TrigDMA;
000052  6a8d              LDR      r5,[r1,#0x28]
000054  7946              LDRB     r6,[r0,#5]
000056  4395              BICS     r5,r5,r2
000058  07f6              LSLS     r6,r6,#31
00005a  0d36              LSRS     r6,r6,#20
00005c  4335              ORRS     r5,r5,r6
00005e  628d              STR      r5,[r1,#0x28]
;;;1278       M0P_TIM3_MODE23->CRCH2_f.CDEA = pstcConfig->bCmpA2TrigDMA;
000060  6acd              LDR      r5,[r1,#0x2c]
000062  439d              BICS     r5,r5,r3
000064  7983              LDRB     r3,[r0,#6]
000066  07db              LSLS     r3,r3,#31
000068  0d5b              LSRS     r3,r3,#21
00006a  431d              ORRS     r5,r5,r3
00006c  62cd              STR      r5,[r1,#0x2c]
;;;1279       M0P_TIM3_MODE23->CRCH2_f.CDEB = pstcConfig->bCmpB2TrigDMA;
00006e  6acb              LDR      r3,[r1,#0x2c]
000070  4393              BICS     r3,r3,r2
000072  79c2              LDRB     r2,[r0,#7]
000074  07d2              LSLS     r2,r2,#31
000076  0d12              LSRS     r2,r2,#20
000078  4313              ORRS     r3,r3,r2
00007a  62cb              STR      r3,[r1,#0x2c]
;;;1280       M0P_TIM3_MODE23->MSCR_f.CCDS  = pstcConfig->enCmpUevTrigDMA;
00007c  698a              LDR      r2,[r1,#0x18]
00007e  7a00              LDRB     r0,[r0,#8]
000080  2308              MOVS     r3,#8
000082  07c0              LSLS     r0,r0,#31
000084  439a              BICS     r2,r2,r3
000086  0f00              LSRS     r0,r0,#28
000088  4302              ORRS     r2,r2,r0
00008a  618a              STR      r2,[r1,#0x18]
;;;1281       
;;;1282       return enResult;    
00008c  4620              MOV      r0,r4
;;;1283   }
00008e  bc70              POP      {r4-r6}
000090  4770              BX       lr
;;;1284   
                          ENDP

000092  0000              DCW      0x0000
                  |L27.148|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_EnPWM_Output||, CODE, READONLY, ALIGN=2

                  Tim3_M23_EnPWM_Output PROC
;;;775     *****************************************************************************/
;;;776    en_result_t Tim3_M23_EnPWM_Output(boolean_t bEnOutput, boolean_t bEnAutoOutput)
000000  b430              PUSH     {r4,r5}
;;;777    {
;;;778        en_result_t enResult = Ok;
;;;779            
;;;780        M0P_TIM3_MODE23->DTR_f.MOE = bEnOutput;
000002  4a09              LDR      r2,|L28.40|
000004  2300              MOVS     r3,#0                 ;778
000006  6b14              LDR      r4,[r2,#0x30]
000008  1495              ASRS     r5,r2,#18
00000a  07c0              LSLS     r0,r0,#31
00000c  43ac              BICS     r4,r4,r5
00000e  0cc0              LSRS     r0,r0,#19
000010  4304              ORRS     r4,r4,r0
000012  6314              STR      r4,[r2,#0x30]
;;;781        M0P_TIM3_MODE23->DTR_f.AOE = bEnAutoOutput;
000014  6b10              LDR      r0,[r2,#0x30]
000016  14d4              ASRS     r4,r2,#19
000018  07c9              LSLS     r1,r1,#31
00001a  43a0              BICS     r0,r0,r4
00001c  0d09              LSRS     r1,r1,#20
00001e  4308              ORRS     r0,r0,r1
000020  6310              STR      r0,[r2,#0x30]
;;;782        
;;;783        return enResult;
;;;784    }
000022  bc30              POP      {r4,r5}
000024  4618              MOV      r0,r3                 ;783
000026  4770              BX       lr
;;;785    
                          ENDP

                  |L28.40|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_EnSwBk||, CODE, READONLY, ALIGN=2

                  Tim3_M23_EnSwBk PROC
;;;1391    *****************************************************************************/
;;;1392   en_result_t Tim3_M23_EnSwBk(void)
000000  4903              LDR      r1,|L29.16|
;;;1393   {
;;;1394       en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;1395           
;;;1396       M0P_TIM3_MODE23->M23CR_f.BG = TRUE;
000004  68ca              LDR      r2,[r1,#0xc]
000006  2301              MOVS     r3,#1
000008  069b              LSLS     r3,r3,#26
00000a  431a              ORRS     r2,r2,r3
00000c  60ca              STR      r2,[r1,#0xc]
;;;1397       
;;;1398       return enResult;    
;;;1399   }
00000e  4770              BX       lr
;;;1400   
                          ENDP

                  |L29.16|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_EnSwTrig||, CODE, READONLY, ALIGN=2

                  Tim3_M23_EnSwTrig PROC
;;;1373    *****************************************************************************/
;;;1374   en_result_t Tim3_M23_EnSwTrig(void)
000000  4903              LDR      r1,|L30.16|
;;;1375   {
;;;1376       en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;1377           
;;;1378       M0P_TIM3_MODE23->M23CR_f.TG = TRUE;
000004  68ca              LDR      r2,[r1,#0xc]
000006  2301              MOVS     r3,#1
000008  061b              LSLS     r3,r3,#24
00000a  431a              ORRS     r2,r2,r3
00000c  60ca              STR      r2,[r1,#0xc]
;;;1379       
;;;1380       return enResult;    
;;;1381   }
00000e  4770              BX       lr
;;;1382   
                          ENDP

                  |L30.16|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_EnSwTrigCapCmpA||, CODE, READONLY, ALIGN=2

                  Tim3_M23_EnSwTrigCapCmpA PROC
;;;1293    *****************************************************************************/
;;;1294   en_result_t Tim3_M23_EnSwTrigCapCmpA(en_tim3_channel_t enTim3Chx)
000000  490b              LDR      r1,|L31.48|
;;;1295   {
;;;1296       en_result_t enResult = Ok;
000002  2300              MOVS     r3,#0
;;;1297       if(Tim3CH0 == enTim3Chx)
;;;1298       {
;;;1299           M0P_TIM3_MODE23->CRCH0_f.CCGA = TRUE;
000004  140a              ASRS     r2,r1,#16
000006  2800              CMP      r0,#0                 ;1297
000008  d006              BEQ      |L31.24|
;;;1300       }
;;;1301       else if(Tim3CH1 == enTim3Chx)
00000a  2801              CMP      r0,#1
00000c  d008              BEQ      |L31.32|
;;;1302       {
;;;1303           M0P_TIM3_MODE23->CRCH1_f.CCGA = TRUE;
;;;1304       }
;;;1305       else if(Tim3CH2 == enTim3Chx)
00000e  2802              CMP      r0,#2
000010  d00a              BEQ      |L31.40|
;;;1306       {
;;;1307           M0P_TIM3_MODE23->CRCH2_f.CCGA = TRUE;
;;;1308       }
;;;1309       else
;;;1310       {
;;;1311           enResult = Error;
000012  2301              MOVS     r3,#1
                  |L31.20|
;;;1312       }
;;;1313       return enResult;    
000014  4618              MOV      r0,r3
;;;1314   }
000016  4770              BX       lr
                  |L31.24|
000018  6a48              LDR      r0,[r1,#0x24]         ;1299
00001a  4310              ORRS     r0,r0,r2              ;1299
00001c  6248              STR      r0,[r1,#0x24]         ;1299
00001e  e7f9              B        |L31.20|
                  |L31.32|
000020  6a88              LDR      r0,[r1,#0x28]         ;1303
000022  4310              ORRS     r0,r0,r2              ;1303
000024  6288              STR      r0,[r1,#0x28]         ;1303
000026  e7f5              B        |L31.20|
                  |L31.40|
000028  6ac8              LDR      r0,[r1,#0x2c]         ;1307
00002a  4310              ORRS     r0,r0,r2              ;1307
00002c  62c8              STR      r0,[r1,#0x2c]         ;1307
00002e  e7f1              B        |L31.20|
;;;1315   
                          ENDP

                  |L31.48|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_EnSwTrigCapCmpB||, CODE, READONLY, ALIGN=2

                  Tim3_M23_EnSwTrigCapCmpB PROC
;;;1324    *****************************************************************************/
;;;1325   en_result_t Tim3_M23_EnSwTrigCapCmpB(en_tim3_channel_t enTim3Chx)
000000  490b              LDR      r1,|L32.48|
;;;1326   {
;;;1327       en_result_t enResult = Ok;
000002  2300              MOVS     r3,#0
;;;1328       if(Tim3CH0 == enTim3Chx)
;;;1329       {
;;;1330           M0P_TIM3_MODE23->CRCH0_f.CCGB = TRUE;
000004  13ca              ASRS     r2,r1,#15
000006  2800              CMP      r0,#0                 ;1328
000008  d006              BEQ      |L32.24|
;;;1331       }
;;;1332       else if(Tim3CH1 == enTim3Chx)
00000a  2801              CMP      r0,#1
00000c  d008              BEQ      |L32.32|
;;;1333       {
;;;1334           M0P_TIM3_MODE23->CRCH1_f.CCGB = TRUE;
;;;1335       }
;;;1336       else if(Tim3CH2 == enTim3Chx)
00000e  2802              CMP      r0,#2
000010  d00a              BEQ      |L32.40|
;;;1337       {
;;;1338           M0P_TIM3_MODE23->CRCH2_f.CCGB = TRUE;
;;;1339       }
;;;1340       else
;;;1341       {
;;;1342           enResult = Error;
000012  2301              MOVS     r3,#1
                  |L32.20|
;;;1343       }
;;;1344       return enResult;    
000014  4618              MOV      r0,r3
;;;1345   }
000016  4770              BX       lr
                  |L32.24|
000018  6a48              LDR      r0,[r1,#0x24]         ;1330
00001a  4310              ORRS     r0,r0,r2              ;1330
00001c  6248              STR      r0,[r1,#0x24]         ;1330
00001e  e7f9              B        |L32.20|
                  |L32.32|
000020  6a88              LDR      r0,[r1,#0x28]         ;1334
000022  4310              ORRS     r0,r0,r2              ;1334
000024  6288              STR      r0,[r1,#0x28]         ;1334
000026  e7f5              B        |L32.20|
                  |L32.40|
000028  6ac8              LDR      r0,[r1,#0x2c]         ;1338
00002a  4310              ORRS     r0,r0,r2              ;1338
00002c  62c8              STR      r0,[r1,#0x2c]         ;1338
00002e  e7f1              B        |L32.20|
;;;1346   
                          ENDP

                  |L32.48|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_EnSwUev||, CODE, READONLY, ALIGN=2

                  Tim3_M23_EnSwUev PROC
;;;1355    *****************************************************************************/
;;;1356   en_result_t Tim3_M23_EnSwUev(void)
000000  4903              LDR      r1,|L33.16|
;;;1357   {
;;;1358       en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;1359       
;;;1360       M0P_TIM3_MODE23->M23CR_f.UG = TRUE;
000004  68ca              LDR      r2,[r1,#0xc]
000006  2301              MOVS     r3,#1
000008  065b              LSLS     r3,r3,#25
00000a  431a              ORRS     r2,r2,r3
00000c  60ca              STR      r2,[r1,#0xc]
;;;1361       
;;;1362       return enResult;    
;;;1363   }
00000e  4770              BX       lr
;;;1364   
                          ENDP

                  |L33.16|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_GateFuncSel||, CODE, READONLY, ALIGN=2

                  Tim3_M23_GateFuncSel PROC
;;;978     *****************************************************************************/
;;;979    en_result_t Tim3_M23_GateFuncSel(stc_tim3_m23_gate_config_t* pstcConfig)
000000  b410              PUSH     {r4}
;;;980    {
;;;981        en_result_t enResult = Ok;
;;;982            
;;;983        M0P_TIM3_MODE23->M23CR_f.CSG = pstcConfig->enGateFuncSel;
000002  490e              LDR      r1,|L34.60|
000004  2300              MOVS     r3,#0                 ;981
000006  68ca              LDR      r2,[r1,#0xc]
000008  13cc              ASRS     r4,r1,#15
00000a  43a2              BICS     r2,r2,r4
00000c  7804              LDRB     r4,[r0,#0]
00000e  07e4              LSLS     r4,r4,#31
000010  0c24              LSRS     r4,r4,#16
000012  4322              ORRS     r2,r2,r4
000014  60ca              STR      r2,[r1,#0xc]
;;;984        M0P_TIM3_MODE23->M23CR_f.CRG = pstcConfig->bGateRiseCap;
000016  68ca              LDR      r2,[r1,#0xc]
000018  158c              ASRS     r4,r1,#22
00001a  43a2              BICS     r2,r2,r4
00001c  7904              LDRB     r4,[r0,#4]
00001e  07e4              LSLS     r4,r4,#31
000020  0de4              LSRS     r4,r4,#23
000022  4322              ORRS     r2,r2,r4
000024  60ca              STR      r2,[r1,#0xc]
;;;985        M0P_TIM3_MODE23->M23CR_f.CFG = pstcConfig->bGateFallCap;
000026  68ca              LDR      r2,[r1,#0xc]
000028  7940              LDRB     r0,[r0,#5]
00002a  154c              ASRS     r4,r1,#21
00002c  07c0              LSLS     r0,r0,#31
00002e  43a2              BICS     r2,r2,r4
000030  0d80              LSRS     r0,r0,#22
000032  4302              ORRS     r2,r2,r0
000034  60ca              STR      r2,[r1,#0xc]
;;;986        
;;;987        return enResult;    
;;;988    }
000036  bc10              POP      {r4}
000038  4618              MOV      r0,r3                 ;987
00003a  4770              BX       lr
;;;989    
                          ENDP

                  |L34.60|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_MasterSlave_Set||, CODE, READONLY, ALIGN=2

                  Tim3_M23_MasterSlave_Set PROC
;;;998     *****************************************************************************/
;;;999    en_result_t Tim3_M23_MasterSlave_Set(stc_tim3_m23_master_slave_config_t* pstcConfig)
000000  b410              PUSH     {r4}
;;;1000   {
;;;1001       en_result_t enResult = Ok;
;;;1002       
;;;1003       M0P_TIM3_MODE23->MSCR_f.MSM = pstcConfig->enMasterSlaveSel;
000002  4913              LDR      r1,|L35.80|
000004  2300              MOVS     r3,#0                 ;1001
000006  698a              LDR      r2,[r1,#0x18]
000008  2410              MOVS     r4,#0x10
00000a  43a2              BICS     r2,r2,r4
00000c  7804              LDRB     r4,[r0,#0]
00000e  07e4              LSLS     r4,r4,#31
000010  0ee4              LSRS     r4,r4,#27
000012  4322              ORRS     r2,r2,r4
000014  618a              STR      r2,[r1,#0x18]
;;;1004       M0P_TIM3_MODE23->MSCR_f.MMS = pstcConfig->enMasterSrc;
000016  698a              LDR      r2,[r1,#0x18]
000018  7904              LDRB     r4,[r0,#4]
00001a  08d2              LSRS     r2,r2,#3
00001c  00d2              LSLS     r2,r2,#3
00001e  0764              LSLS     r4,r4,#29
000020  0f64              LSRS     r4,r4,#29
000022  4322              ORRS     r2,r2,r4
000024  618a              STR      r2,[r1,#0x18]
;;;1005       M0P_TIM3_MODE23->MSCR_f.SMS = pstcConfig->enSlaveModeSel;
000026  698a              LDR      r2,[r1,#0x18]
000028  2407              MOVS     r4,#7
00002a  0224              LSLS     r4,r4,#8
00002c  43a2              BICS     r2,r2,r4
00002e  7a04              LDRB     r4,[r0,#8]
000030  0764              LSLS     r4,r4,#29
000032  0d64              LSRS     r4,r4,#21
000034  4322              ORRS     r2,r2,r4
000036  618a              STR      r2,[r1,#0x18]
;;;1006       M0P_TIM3_MODE23->MSCR_f.TS  = pstcConfig->enTsSel;
000038  698a              LDR      r2,[r1,#0x18]
00003a  7b00              LDRB     r0,[r0,#0xc]
00003c  24e0              MOVS     r4,#0xe0
00003e  0740              LSLS     r0,r0,#29
000040  43a2              BICS     r2,r2,r4
000042  0e00              LSRS     r0,r0,#24
000044  4302              ORRS     r2,r2,r0
000046  618a              STR      r2,[r1,#0x18]
;;;1007       
;;;1008       return enResult;    
;;;1009   }
000048  bc10              POP      {r4}
00004a  4618              MOV      r0,r3                 ;1008
00004c  4770              BX       lr
;;;1010   
                          ENDP

00004e  0000              DCW      0x0000
                  |L35.80|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_OCRefClr||, CODE, READONLY, ALIGN=2

                  Tim3_M23_OCRefClr PROC
;;;1248    *****************************************************************************/
;;;1249   en_result_t Tim3_M23_OCRefClr(stc_tim3_m23_OCREF_Clr_config_t* pstcConfig)
000000  b410              PUSH     {r4}
;;;1250   {
;;;1251       en_result_t enResult = Ok;
;;;1252           
;;;1253       M0P_TIM3_MODE23->M23CR_f.OCCS = pstcConfig->enOCRefClrSrcSel;
000002  490b              LDR      r1,|L36.48|
000004  2200              MOVS     r2,#0                 ;1251
000006  68cb              LDR      r3,[r1,#0xc]
000008  2401              MOVS     r4,#1
00000a  0424              LSLS     r4,r4,#16
00000c  43a3              BICS     r3,r3,r4
00000e  7804              LDRB     r4,[r0,#0]
000010  07e4              LSLS     r4,r4,#31
000012  0be4              LSRS     r4,r4,#15
000014  4323              ORRS     r3,r3,r4
000016  60cb              STR      r3,[r1,#0xc]
;;;1254       M0P_TIM3_MODE23->M23CR_f.OCCE = pstcConfig->bVCClrEn;
000018  68cb              LDR      r3,[r1,#0xc]
00001a  2401              MOVS     r4,#1
00001c  7900              LDRB     r0,[r0,#4]
00001e  05e4              LSLS     r4,r4,#23
000020  07c0              LSLS     r0,r0,#31
000022  43a3              BICS     r3,r3,r4
000024  0a00              LSRS     r0,r0,#8
000026  4303              ORRS     r3,r3,r0
000028  60cb              STR      r3,[r1,#0xc]
;;;1255       
;;;1256       return enResult;    
;;;1257   }
00002a  bc10              POP      {r4}
00002c  4610              MOV      r0,r2                 ;1256
00002e  4770              BX       lr
;;;1258   
                          ENDP

                  |L36.48|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_PortInput_Config||, CODE, READONLY, ALIGN=2

                  Tim3_M23_PortInput_Config PROC
;;;1083    *****************************************************************************/
;;;1084   en_result_t Tim3_M23_PortInput_Config(en_tim3_channel_t enTim3Chx, stc_tim3_m23_input_config_t* pstcConfig)
000000  b470              PUSH     {r4-r6}
;;;1085   {
000002  4606              MOV      r6,r0
;;;1086       en_result_t enResult = Ok;
000004  2000              MOVS     r0,#0
;;;1087   
;;;1088       switch (enTim3Chx)
;;;1089       {
;;;1090           case Tim3CH0:
;;;1091               M0P_TIM3_MODE23->CRCH0_f.CSA           = 1;
000006  4a5d              LDR      r2,|L37.380|
000008  2310              MOVS     r3,#0x10
;;;1092               M0P_TIM3_MODE23->CRCH0_f.CFA_CRA_BKSA  = pstcConfig->enCHxACapSel;
;;;1093               M0P_TIM3_MODE23->FLTR_f.OCMA0_FLTA0    = pstcConfig->enCHxAInFlt;
;;;1094               M0P_TIM3_MODE23->FLTR_f.CCPA0          = pstcConfig->enCHxAPolarity;
;;;1095       
;;;1096               M0P_TIM3_MODE23->CRCH0_f.CSB           = 1;
00000a  2420              MOVS     r4,#0x20
;;;1097               M0P_TIM3_MODE23->CRCH0_f.CFB_CRB_BKSB  = pstcConfig->enCHxBCapSel;
00000c  250c              MOVS     r5,#0xc
00000e  2e00              CMP      r6,#0                 ;1088
000010  d006              BEQ      |L37.32|
000012  2e01              CMP      r6,#1                 ;1088
000014  d03b              BEQ      |L37.142|
000016  2e02              CMP      r6,#2                 ;1088
000018  d075              BEQ      |L37.262|
;;;1098               M0P_TIM3_MODE23->FLTR_f.OCMB0_FLTB0    = pstcConfig->enCHxBInFlt;
;;;1099               M0P_TIM3_MODE23->FLTR_f.CCPB0          = pstcConfig->enCHxBPolarity;
;;;1100             break;
;;;1101           case Tim3CH1:
;;;1102               M0P_TIM3_MODE23->CRCH1_f.CSA           = 1;
;;;1103               M0P_TIM3_MODE23->CRCH1_f.CFA_CRA_BKSA  = pstcConfig->enCHxACapSel;
;;;1104               M0P_TIM3_MODE23->FLTR_f.OCMA1_FLTA1    = pstcConfig->enCHxAInFlt;
;;;1105               M0P_TIM3_MODE23->FLTR_f.CCPA1          = pstcConfig->enCHxAPolarity;
;;;1106       
;;;1107               M0P_TIM3_MODE23->CRCH1_f.CSB           = 1;
;;;1108               M0P_TIM3_MODE23->CRCH1_f.CFB_CRB_BKSB  = pstcConfig->enCHxBCapSel;
;;;1109               M0P_TIM3_MODE23->FLTR_f.OCMB1_FLTB1    = pstcConfig->enCHxBInFlt;
;;;1110               M0P_TIM3_MODE23->FLTR_f.CCPB1          = pstcConfig->enCHxBPolarity;
;;;1111             break;
;;;1112           case Tim3CH2:
;;;1113               M0P_TIM3_MODE23->CRCH2_f.CSA           = 1;
;;;1114               M0P_TIM3_MODE23->CRCH2_f.CFA_CRA_BKSA  = pstcConfig->enCHxACapSel;
;;;1115               M0P_TIM3_MODE23->FLTR_f.OCMA2_FLTA2    = pstcConfig->enCHxAInFlt;
;;;1116               M0P_TIM3_MODE23->FLTR_f.CCPA2          = pstcConfig->enCHxAPolarity;
;;;1117       
;;;1118               M0P_TIM3_MODE23->CRCH2_f.CSB           = 1;
;;;1119               M0P_TIM3_MODE23->CRCH2_f.CFB_CRB_BKSB  = pstcConfig->enCHxBCapSel;
;;;1120               M0P_TIM3_MODE23->FLTR_f.OCMB2_FLTB2    = pstcConfig->enCHxBInFlt;
;;;1121               M0P_TIM3_MODE23->FLTR_f.CCPB2          = pstcConfig->enCHxBPolarity;
;;;1122             break;
;;;1123           default:
;;;1124               enResult = Error;
;;;1125             break;
;;;1126       }
;;;1127       return enResult;    
;;;1128   }
00001a  bc70              POP      {r4-r6}
00001c  2001              MOVS     r0,#1                 ;1124
00001e  4770              BX       lr
                  |L37.32|
000020  6a56              LDR      r6,[r2,#0x24]         ;1091
000022  431e              ORRS     r6,r6,r3              ;1091
000024  6256              STR      r6,[r2,#0x24]         ;1091
000026  6a53              LDR      r3,[r2,#0x24]         ;1092
000028  790e              LDRB     r6,[r1,#4]            ;1092
00002a  089b              LSRS     r3,r3,#2              ;1092
00002c  009b              LSLS     r3,r3,#2              ;1092
00002e  07b6              LSLS     r6,r6,#30             ;1092
000030  0fb6              LSRS     r6,r6,#30             ;1092
000032  4333              ORRS     r3,r3,r6              ;1092
000034  6253              STR      r3,[r2,#0x24]         ;1092
000036  69d3              LDR      r3,[r2,#0x1c]         ;1093
000038  7a0e              LDRB     r6,[r1,#8]            ;1093
00003a  08db              LSRS     r3,r3,#3              ;1093
00003c  00db              LSLS     r3,r3,#3              ;1093
00003e  0776              LSLS     r6,r6,#29             ;1093
000040  0f76              LSRS     r6,r6,#29             ;1093
000042  4333              ORRS     r3,r3,r6              ;1093
000044  61d3              STR      r3,[r2,#0x1c]         ;1093
000046  69d3              LDR      r3,[r2,#0x1c]         ;1094
000048  2608              MOVS     r6,#8                 ;1094
00004a  43b3              BICS     r3,r3,r6              ;1094
00004c  7b0e              LDRB     r6,[r1,#0xc]          ;1094
00004e  07f6              LSLS     r6,r6,#31             ;1094
000050  0f36              LSRS     r6,r6,#28             ;1094
000052  4333              ORRS     r3,r3,r6              ;1094
000054  61d3              STR      r3,[r2,#0x1c]         ;1094
000056  6a53              LDR      r3,[r2,#0x24]         ;1096
000058  4323              ORRS     r3,r3,r4              ;1096
00005a  6253              STR      r3,[r2,#0x24]         ;1096
00005c  6a53              LDR      r3,[r2,#0x24]         ;1097
00005e  7d0c              LDRB     r4,[r1,#0x14]         ;1097
000060  43ab              BICS     r3,r3,r5              ;1097
000062  07a4              LSLS     r4,r4,#30             ;1097
000064  0f24              LSRS     r4,r4,#28             ;1097
000066  4323              ORRS     r3,r3,r4              ;1097
000068  6253              STR      r3,[r2,#0x24]         ;1097
00006a  69d3              LDR      r3,[r2,#0x1c]         ;1098
00006c  2470              MOVS     r4,#0x70              ;1098
00006e  43a3              BICS     r3,r3,r4              ;1098
000070  7e0c              LDRB     r4,[r1,#0x18]         ;1098
000072  0764              LSLS     r4,r4,#29             ;1098
000074  0e64              LSRS     r4,r4,#25             ;1098
000076  4323              ORRS     r3,r3,r4              ;1098
000078  61d3              STR      r3,[r2,#0x1c]         ;1098
00007a  69d3              LDR      r3,[r2,#0x1c]         ;1099
00007c  7f09              LDRB     r1,[r1,#0x1c]         ;1099
00007e  2480              MOVS     r4,#0x80              ;1099
000080  07c9              LSLS     r1,r1,#31             ;1099
000082  43a3              BICS     r3,r3,r4              ;1099
000084  0e09              LSRS     r1,r1,#24             ;1099
000086  430b              ORRS     r3,r3,r1              ;1099
000088  61d3              STR      r3,[r2,#0x1c]         ;1099
00008a  bc70              POP      {r4-r6}
00008c  4770              BX       lr
                  |L37.142|
00008e  6a96              LDR      r6,[r2,#0x28]         ;1102
000090  431e              ORRS     r6,r6,r3              ;1102
000092  6296              STR      r6,[r2,#0x28]         ;1102
000094  6a93              LDR      r3,[r2,#0x28]         ;1103
000096  790e              LDRB     r6,[r1,#4]            ;1103
000098  089b              LSRS     r3,r3,#2              ;1103
00009a  009b              LSLS     r3,r3,#2              ;1103
00009c  07b6              LSLS     r6,r6,#30             ;1103
00009e  0fb6              LSRS     r6,r6,#30             ;1103
0000a0  4333              ORRS     r3,r3,r6              ;1103
0000a2  6293              STR      r3,[r2,#0x28]         ;1103
0000a4  69d3              LDR      r3,[r2,#0x1c]         ;1104
0000a6  2607              MOVS     r6,#7                 ;1104
0000a8  0236              LSLS     r6,r6,#8              ;1104
0000aa  43b3              BICS     r3,r3,r6              ;1104
0000ac  7a0e              LDRB     r6,[r1,#8]            ;1104
0000ae  0776              LSLS     r6,r6,#29             ;1104
0000b0  0d76              LSRS     r6,r6,#21             ;1104
0000b2  4333              ORRS     r3,r3,r6              ;1104
0000b4  61d3              STR      r3,[r2,#0x1c]         ;1104
0000b6  69d3              LDR      r3,[r2,#0x1c]         ;1105
0000b8  2601              MOVS     r6,#1                 ;1105
0000ba  02f6              LSLS     r6,r6,#11             ;1105
0000bc  43b3              BICS     r3,r3,r6              ;1105
0000be  7b0e              LDRB     r6,[r1,#0xc]          ;1105
0000c0  07f6              LSLS     r6,r6,#31             ;1105
0000c2  0d36              LSRS     r6,r6,#20             ;1105
0000c4  4333              ORRS     r3,r3,r6              ;1105
0000c6  61d3              STR      r3,[r2,#0x1c]         ;1105
0000c8  6a93              LDR      r3,[r2,#0x28]         ;1107
0000ca  4323              ORRS     r3,r3,r4              ;1107
0000cc  6293              STR      r3,[r2,#0x28]         ;1107
0000ce  6a93              LDR      r3,[r2,#0x28]         ;1108
0000d0  7d0c              LDRB     r4,[r1,#0x14]         ;1108
0000d2  43ab              BICS     r3,r3,r5              ;1108
0000d4  07a4              LSLS     r4,r4,#30             ;1108
0000d6  0f24              LSRS     r4,r4,#28             ;1108
0000d8  4323              ORRS     r3,r3,r4              ;1108
0000da  6293              STR      r3,[r2,#0x28]         ;1108
0000dc  69d3              LDR      r3,[r2,#0x1c]         ;1109
0000de  2407              MOVS     r4,#7                 ;1109
0000e0  0324              LSLS     r4,r4,#12             ;1109
0000e2  43a3              BICS     r3,r3,r4              ;1109
0000e4  7e0c              LDRB     r4,[r1,#0x18]         ;1109
0000e6  0764              LSLS     r4,r4,#29             ;1109
0000e8  0c64              LSRS     r4,r4,#17             ;1109
0000ea  4323              ORRS     r3,r3,r4              ;1109
0000ec  61d3              STR      r3,[r2,#0x1c]         ;1109
0000ee  69d3              LDR      r3,[r2,#0x1c]         ;1110
0000f0  2401              MOVS     r4,#1                 ;1110
0000f2  7f09              LDRB     r1,[r1,#0x1c]         ;1110
0000f4  03e4              LSLS     r4,r4,#15             ;1110
0000f6  07c9              LSLS     r1,r1,#31             ;1110
0000f8  43a3              BICS     r3,r3,r4              ;1110
0000fa  0c09              LSRS     r1,r1,#16             ;1110
0000fc  430b              ORRS     r3,r3,r1              ;1110
0000fe  61d3              STR      r3,[r2,#0x1c]         ;1110
000100  bc70              POP      {r4-r6}
000102  4770              BX       lr
000104  e7ff              B        |L37.262|
                  |L37.262|
000106  6ad6              LDR      r6,[r2,#0x2c]         ;1113
000108  431e              ORRS     r6,r6,r3              ;1113
00010a  62d6              STR      r6,[r2,#0x2c]         ;1113
00010c  6ad3              LDR      r3,[r2,#0x2c]         ;1114
00010e  790e              LDRB     r6,[r1,#4]            ;1114
000110  089b              LSRS     r3,r3,#2              ;1114
000112  009b              LSLS     r3,r3,#2              ;1114
000114  07b6              LSLS     r6,r6,#30             ;1114
000116  0fb6              LSRS     r6,r6,#30             ;1114
000118  4333              ORRS     r3,r3,r6              ;1114
00011a  62d3              STR      r3,[r2,#0x2c]         ;1114
00011c  69d3              LDR      r3,[r2,#0x1c]         ;1115
00011e  2607              MOVS     r6,#7                 ;1115
000120  0436              LSLS     r6,r6,#16             ;1115
000122  43b3              BICS     r3,r3,r6              ;1115
000124  7a0e              LDRB     r6,[r1,#8]            ;1115
000126  0776              LSLS     r6,r6,#29             ;1115
000128  0b76              LSRS     r6,r6,#13             ;1115
00012a  4333              ORRS     r3,r3,r6              ;1115
00012c  61d3              STR      r3,[r2,#0x1c]         ;1115
00012e  69d3              LDR      r3,[r2,#0x1c]         ;1116
000130  2601              MOVS     r6,#1                 ;1116
000132  04f6              LSLS     r6,r6,#19             ;1116
000134  43b3              BICS     r3,r3,r6              ;1116
000136  7b0e              LDRB     r6,[r1,#0xc]          ;1116
000138  07f6              LSLS     r6,r6,#31             ;1116
00013a  0b36              LSRS     r6,r6,#12             ;1116
00013c  4333              ORRS     r3,r3,r6              ;1116
00013e  61d3              STR      r3,[r2,#0x1c]         ;1116
000140  6ad3              LDR      r3,[r2,#0x2c]         ;1118
000142  4323              ORRS     r3,r3,r4              ;1118
000144  62d3              STR      r3,[r2,#0x2c]         ;1118
000146  6ad3              LDR      r3,[r2,#0x2c]         ;1119
000148  7d0c              LDRB     r4,[r1,#0x14]         ;1119
00014a  43ab              BICS     r3,r3,r5              ;1119
00014c  07a4              LSLS     r4,r4,#30             ;1119
00014e  0f24              LSRS     r4,r4,#28             ;1119
000150  4323              ORRS     r3,r3,r4              ;1119
000152  62d3              STR      r3,[r2,#0x2c]         ;1119
000154  69d3              LDR      r3,[r2,#0x1c]         ;1120
000156  2407              MOVS     r4,#7                 ;1120
000158  0524              LSLS     r4,r4,#20             ;1120
00015a  43a3              BICS     r3,r3,r4              ;1120
00015c  7e0c              LDRB     r4,[r1,#0x18]         ;1120
00015e  0764              LSLS     r4,r4,#29             ;1120
000160  0a64              LSRS     r4,r4,#9              ;1120
000162  4323              ORRS     r3,r3,r4              ;1120
000164  61d3              STR      r3,[r2,#0x1c]         ;1120
000166  69d3              LDR      r3,[r2,#0x1c]         ;1121
000168  2401              MOVS     r4,#1                 ;1121
00016a  7f09              LDRB     r1,[r1,#0x1c]         ;1121
00016c  05e4              LSLS     r4,r4,#23             ;1121
00016e  07c9              LSLS     r1,r1,#31             ;1121
000170  43a3              BICS     r3,r3,r4              ;1121
000172  0a09              LSRS     r1,r1,#8              ;1121
000174  430b              ORRS     r3,r3,r1              ;1121
000176  61d3              STR      r3,[r2,#0x1c]         ;1121
000178  bc70              POP      {r4-r6}
00017a  4770              BX       lr
;;;1129   
                          ENDP

                  |L37.380|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_PortOutput_Config||, CODE, READONLY, ALIGN=2

                  Tim3_M23_PortOutput_Config PROC
;;;1020    *****************************************************************************/
;;;1021   en_result_t Tim3_M23_PortOutput_Config(en_tim3_channel_t enTim3Chx, stc_tim3_m23_compare_config_t* pstcConfig)
000000  b4f0              PUSH     {r4-r7}
;;;1022   {
000002  4607              MOV      r7,r0
;;;1023       en_result_t enResult = Ok;
;;;1024       
;;;1025       switch (enTim3Chx)
;;;1026       {
;;;1027           case Tim3CH0:
;;;1028               M0P_TIM3_MODE23->CRCH0_f.CSA         = 0;
;;;1029               M0P_TIM3_MODE23->FLTR_f.OCMA0_FLTA0  = pstcConfig->enCHxACmpCtrl;
;;;1030               M0P_TIM3_MODE23->FLTR_f.CCPA0        = pstcConfig->enCHxAPolarity;
;;;1031               M0P_TIM3_MODE23->CRCH0_f.BUFEA       = pstcConfig->bCHxACmpBufEn;
;;;1032               M0P_TIM3_MODE23->M23CR_f.CIS         = pstcConfig->enCHxACmpIntSel;
;;;1033       
;;;1034               M0P_TIM3_MODE23->CRCH0_f.CSB         = 0;
000004  2620              MOVS     r6,#0x20
000006  2000              MOVS     r0,#0                 ;1023
000008  4a78              LDR      r2,|L38.492|
00000a  2510              MOVS     r5,#0x10              ;1028
;;;1035               M0P_TIM3_MODE23->FLTR_f.OCMB0_FLTB0  = pstcConfig->enCHxBCmpCtrl;
;;;1036               M0P_TIM3_MODE23->FLTR_f.CCPB0        = pstcConfig->enCHxBPolarity;
00000c  2480              MOVS     r4,#0x80
;;;1037               M0P_TIM3_MODE23->CRCH0_f.BUFEB       = pstcConfig->bCHxBCmpBufEn;
00000e  198b              ADDS     r3,r1,r6
000010  2f00              CMP      r7,#0                 ;1025
000012  d006              BEQ      |L38.34|
000014  2f01              CMP      r7,#1                 ;1025
000016  d04c              BEQ      |L38.178|
000018  2f02              CMP      r7,#2                 ;1025
00001a  d07d              BEQ      |L38.280|
;;;1038               M0P_TIM3_MODE23->CRCH0_f.CISB        = pstcConfig->enCHxBCmpIntSel;
;;;1039             break;
;;;1040           case Tim3CH1:
;;;1041               M0P_TIM3_MODE23->CRCH1_f.CSA         = 0;
;;;1042               M0P_TIM3_MODE23->FLTR_f.OCMA1_FLTA1  = pstcConfig->enCHxACmpCtrl;
;;;1043               M0P_TIM3_MODE23->FLTR_f.CCPA1        = pstcConfig->enCHxAPolarity;
;;;1044               M0P_TIM3_MODE23->CRCH1_f.BUFEA       = pstcConfig->bCHxACmpBufEn;
;;;1045               M0P_TIM3_MODE23->M23CR_f.CIS         = pstcConfig->enCHxACmpIntSel;
;;;1046       
;;;1047               M0P_TIM3_MODE23->CRCH1_f.CSB         = 0;
;;;1048               M0P_TIM3_MODE23->FLTR_f.OCMB1_FLTB1  = pstcConfig->enCHxBCmpCtrl;
;;;1049               M0P_TIM3_MODE23->FLTR_f.CCPB1        = pstcConfig->enCHxBPolarity;
;;;1050               M0P_TIM3_MODE23->CRCH1_f.BUFEB       = pstcConfig->bCHxBCmpBufEn;
;;;1051               M0P_TIM3_MODE23->CRCH1_f.CISB        = pstcConfig->enCHxBCmpIntSel;
;;;1052             break;
;;;1053           case Tim3CH2:
;;;1054               M0P_TIM3_MODE23->CRCH2_f.CSA         = 0;
;;;1055               M0P_TIM3_MODE23->FLTR_f.OCMA2_FLTA2  = pstcConfig->enCHxACmpCtrl;
;;;1056               M0P_TIM3_MODE23->FLTR_f.CCPA2        = pstcConfig->enCHxAPolarity;
;;;1057               M0P_TIM3_MODE23->CRCH2_f.BUFEA       = pstcConfig->bCHxACmpBufEn;
;;;1058               M0P_TIM3_MODE23->M23CR_f.CIS         = pstcConfig->enCHxACmpIntSel;
;;;1059       
;;;1060               M0P_TIM3_MODE23->CRCH2_f.CSB         = 0;
;;;1061               M0P_TIM3_MODE23->FLTR_f.OCMB2_FLTB2  = pstcConfig->enCHxBCmpCtrl;
;;;1062               M0P_TIM3_MODE23->FLTR_f.CCPB2        = pstcConfig->enCHxBPolarity;
;;;1063               M0P_TIM3_MODE23->CRCH2_f.BUFEB       = pstcConfig->bCHxBCmpBufEn;
;;;1064               M0P_TIM3_MODE23->CRCH2_f.CISB        = pstcConfig->enCHxBCmpIntSel;
;;;1065             break;
;;;1066           default:
;;;1067               enResult = Error;
;;;1068             break;
;;;1069       }
;;;1070       
;;;1071       return enResult;    
;;;1072   }
00001c  bcf0              POP      {r4-r7}
00001e  2001              MOVS     r0,#1                 ;1067
000020  4770              BX       lr
                  |L38.34|
000022  6a57              LDR      r7,[r2,#0x24]         ;1028
000024  43af              BICS     r7,r7,r5              ;1028
000026  6257              STR      r7,[r2,#0x24]         ;1028
000028  69d5              LDR      r5,[r2,#0x1c]         ;1029
00002a  790f              LDRB     r7,[r1,#4]            ;1029
00002c  08ed              LSRS     r5,r5,#3              ;1029
00002e  00ed              LSLS     r5,r5,#3              ;1029
000030  077f              LSLS     r7,r7,#29             ;1029
000032  0f7f              LSRS     r7,r7,#29             ;1029
000034  433d              ORRS     r5,r5,r7              ;1029
000036  61d5              STR      r5,[r2,#0x1c]         ;1029
000038  69d5              LDR      r5,[r2,#0x1c]         ;1030
00003a  2708              MOVS     r7,#8                 ;1030
00003c  43bd              BICS     r5,r5,r7              ;1030
00003e  7a0f              LDRB     r7,[r1,#8]            ;1030
000040  07ff              LSLS     r7,r7,#31             ;1030
000042  0f3f              LSRS     r7,r7,#28             ;1030
000044  433d              ORRS     r5,r5,r7              ;1030
000046  61d5              STR      r5,[r2,#0x1c]         ;1030
000048  6a55              LDR      r5,[r2,#0x24]         ;1031
00004a  2740              MOVS     r7,#0x40              ;1031
00004c  43bd              BICS     r5,r5,r7              ;1031
00004e  7b0f              LDRB     r7,[r1,#0xc]          ;1031
000050  07ff              LSLS     r7,r7,#31             ;1031
000052  0e7f              LSRS     r7,r7,#25             ;1031
000054  433d              ORRS     r5,r5,r7              ;1031
000056  6255              STR      r5,[r2,#0x24]         ;1031
000058  68d5              LDR      r5,[r2,#0xc]          ;1032
00005a  2703              MOVS     r7,#3                 ;1032
00005c  057f              LSLS     r7,r7,#21             ;1032
00005e  43bd              BICS     r5,r5,r7              ;1032
000060  7c0f              LDRB     r7,[r1,#0x10]         ;1032
000062  07bf              LSLS     r7,r7,#30             ;1032
000064  0a7f              LSRS     r7,r7,#9              ;1032
000066  433d              ORRS     r5,r5,r7              ;1032
000068  60d5              STR      r5,[r2,#0xc]          ;1032
00006a  6a55              LDR      r5,[r2,#0x24]         ;1034
00006c  43b5              BICS     r5,r5,r6              ;1034
00006e  6255              STR      r5,[r2,#0x24]         ;1034
000070  69d5              LDR      r5,[r2,#0x1c]         ;1035
000072  2670              MOVS     r6,#0x70              ;1035
000074  43b5              BICS     r5,r5,r6              ;1035
000076  7e0e              LDRB     r6,[r1,#0x18]         ;1035
000078  0776              LSLS     r6,r6,#29             ;1035
00007a  0e76              LSRS     r6,r6,#25             ;1035
00007c  4335              ORRS     r5,r5,r6              ;1035
00007e  61d5              STR      r5,[r2,#0x1c]         ;1035
000080  69d5              LDR      r5,[r2,#0x1c]         ;1036
000082  7f0e              LDRB     r6,[r1,#0x1c]         ;1036
000084  43a5              BICS     r5,r5,r4              ;1036
000086  07f6              LSLS     r6,r6,#31             ;1036
000088  0e36              LSRS     r6,r6,#24             ;1036
00008a  4335              ORRS     r5,r5,r6              ;1036
00008c  61d5              STR      r5,[r2,#0x1c]         ;1036
00008e  6a55              LDR      r5,[r2,#0x24]         ;1037
000090  781b              LDRB     r3,[r3,#0]            ;1037
000092  43a5              BICS     r5,r5,r4              ;1037
000094  07db              LSLS     r3,r3,#31             ;1037
000096  0e1b              LSRS     r3,r3,#24             ;1037
000098  431d              ORRS     r5,r5,r3              ;1037
00009a  6255              STR      r5,[r2,#0x24]         ;1037
00009c  6a53              LDR      r3,[r2,#0x24]         ;1038
00009e  2403              MOVS     r4,#3                 ;1038
0000a0  8c89              LDRH     r1,[r1,#0x24]         ;1038
0000a2  0324              LSLS     r4,r4,#12             ;1038
0000a4  0789              LSLS     r1,r1,#30             ;1038
0000a6  43a3              BICS     r3,r3,r4              ;1038
0000a8  0c89              LSRS     r1,r1,#18             ;1038
0000aa  430b              ORRS     r3,r3,r1              ;1038
0000ac  6253              STR      r3,[r2,#0x24]         ;1038
0000ae  bcf0              POP      {r4-r7}
0000b0  4770              BX       lr
                  |L38.178|
0000b2  6a97              LDR      r7,[r2,#0x28]         ;1041
0000b4  43af              BICS     r7,r7,r5              ;1041
0000b6  6297              STR      r7,[r2,#0x28]         ;1041
0000b8  69d5              LDR      r5,[r2,#0x1c]         ;1042
0000ba  2707              MOVS     r7,#7                 ;1042
0000bc  023f              LSLS     r7,r7,#8              ;1042
0000be  43bd              BICS     r5,r5,r7              ;1042
0000c0  790f              LDRB     r7,[r1,#4]            ;1042
0000c2  077f              LSLS     r7,r7,#29             ;1042
0000c4  0d7f              LSRS     r7,r7,#21             ;1042
0000c6  433d              ORRS     r5,r5,r7              ;1042
0000c8  61d5              STR      r5,[r2,#0x1c]         ;1042
0000ca  69d5              LDR      r5,[r2,#0x1c]         ;1043
0000cc  2701              MOVS     r7,#1                 ;1043
0000ce  02ff              LSLS     r7,r7,#11             ;1043
0000d0  43bd              BICS     r5,r5,r7              ;1043
0000d2  7a0f              LDRB     r7,[r1,#8]            ;1043
0000d4  07ff              LSLS     r7,r7,#31             ;1043
0000d6  0d3f              LSRS     r7,r7,#20             ;1043
0000d8  433d              ORRS     r5,r5,r7              ;1043
0000da  61d5              STR      r5,[r2,#0x1c]         ;1043
0000dc  6a95              LDR      r5,[r2,#0x28]         ;1044
0000de  2740              MOVS     r7,#0x40              ;1044
0000e0  43bd              BICS     r5,r5,r7              ;1044
0000e2  7b0f              LDRB     r7,[r1,#0xc]          ;1044
0000e4  07ff              LSLS     r7,r7,#31             ;1044
0000e6  0e7f              LSRS     r7,r7,#25             ;1044
0000e8  433d              ORRS     r5,r5,r7              ;1044
0000ea  6295              STR      r5,[r2,#0x28]         ;1044
0000ec  68d5              LDR      r5,[r2,#0xc]          ;1045
0000ee  2703              MOVS     r7,#3                 ;1045
0000f0  057f              LSLS     r7,r7,#21             ;1045
0000f2  43bd              BICS     r5,r5,r7              ;1045
0000f4  7c0f              LDRB     r7,[r1,#0x10]         ;1045
0000f6  07bf              LSLS     r7,r7,#30             ;1045
0000f8  0a7f              LSRS     r7,r7,#9              ;1045
0000fa  433d              ORRS     r5,r5,r7              ;1045
0000fc  60d5              STR      r5,[r2,#0xc]          ;1045
0000fe  6a95              LDR      r5,[r2,#0x28]         ;1047
000100  43b5              BICS     r5,r5,r6              ;1047
000102  6295              STR      r5,[r2,#0x28]         ;1047
000104  69d5              LDR      r5,[r2,#0x1c]         ;1048
000106  2607              MOVS     r6,#7                 ;1048
000108  0336              LSLS     r6,r6,#12             ;1048
00010a  43b5              BICS     r5,r5,r6              ;1048
00010c  7e0e              LDRB     r6,[r1,#0x18]         ;1048
00010e  0776              LSLS     r6,r6,#29             ;1048
000110  0c76              LSRS     r6,r6,#17             ;1048
000112  4335              ORRS     r5,r5,r6              ;1048
000114  61d5              STR      r5,[r2,#0x1c]         ;1048
000116  e000              B        |L38.282|
                  |L38.280|
000118  e01a              B        |L38.336|
                  |L38.282|
00011a  69d5              LDR      r5,[r2,#0x1c]         ;1049
00011c  2601              MOVS     r6,#1                 ;1049
00011e  03f6              LSLS     r6,r6,#15             ;1049
000120  43b5              BICS     r5,r5,r6              ;1049
000122  7f0e              LDRB     r6,[r1,#0x1c]         ;1049
000124  07f6              LSLS     r6,r6,#31             ;1049
000126  0c36              LSRS     r6,r6,#16             ;1049
000128  4335              ORRS     r5,r5,r6              ;1049
00012a  61d5              STR      r5,[r2,#0x1c]         ;1049
00012c  6a95              LDR      r5,[r2,#0x28]         ;1050
00012e  781b              LDRB     r3,[r3,#0]            ;1050
000130  43a5              BICS     r5,r5,r4              ;1050
000132  07db              LSLS     r3,r3,#31             ;1050
000134  0e1b              LSRS     r3,r3,#24             ;1050
000136  431d              ORRS     r5,r5,r3              ;1050
000138  6295              STR      r5,[r2,#0x28]         ;1050
00013a  6a93              LDR      r3,[r2,#0x28]         ;1051
00013c  2403              MOVS     r4,#3                 ;1051
00013e  8c89              LDRH     r1,[r1,#0x24]         ;1051
000140  0324              LSLS     r4,r4,#12             ;1051
000142  0789              LSLS     r1,r1,#30             ;1051
000144  43a3              BICS     r3,r3,r4              ;1051
000146  0c89              LSRS     r1,r1,#18             ;1051
000148  430b              ORRS     r3,r3,r1              ;1051
00014a  6293              STR      r3,[r2,#0x28]         ;1051
00014c  bcf0              POP      {r4-r7}
00014e  4770              BX       lr
                  |L38.336|
000150  6ad7              LDR      r7,[r2,#0x2c]         ;1054
000152  43af              BICS     r7,r7,r5              ;1054
000154  62d7              STR      r7,[r2,#0x2c]         ;1054
000156  69d5              LDR      r5,[r2,#0x1c]         ;1055
000158  2707              MOVS     r7,#7                 ;1055
00015a  043f              LSLS     r7,r7,#16             ;1055
00015c  43bd              BICS     r5,r5,r7              ;1055
00015e  790f              LDRB     r7,[r1,#4]            ;1055
000160  077f              LSLS     r7,r7,#29             ;1055
000162  0b7f              LSRS     r7,r7,#13             ;1055
000164  433d              ORRS     r5,r5,r7              ;1055
000166  61d5              STR      r5,[r2,#0x1c]         ;1055
000168  69d5              LDR      r5,[r2,#0x1c]         ;1056
00016a  2701              MOVS     r7,#1                 ;1056
00016c  04ff              LSLS     r7,r7,#19             ;1056
00016e  43bd              BICS     r5,r5,r7              ;1056
000170  7a0f              LDRB     r7,[r1,#8]            ;1056
000172  07ff              LSLS     r7,r7,#31             ;1056
000174  0b3f              LSRS     r7,r7,#12             ;1056
000176  433d              ORRS     r5,r5,r7              ;1056
000178  61d5              STR      r5,[r2,#0x1c]         ;1056
00017a  6ad5              LDR      r5,[r2,#0x2c]         ;1057
00017c  2740              MOVS     r7,#0x40              ;1057
00017e  43bd              BICS     r5,r5,r7              ;1057
000180  7b0f              LDRB     r7,[r1,#0xc]          ;1057
000182  07ff              LSLS     r7,r7,#31             ;1057
000184  0e7f              LSRS     r7,r7,#25             ;1057
000186  433d              ORRS     r5,r5,r7              ;1057
000188  62d5              STR      r5,[r2,#0x2c]         ;1057
00018a  68d5              LDR      r5,[r2,#0xc]          ;1058
00018c  2703              MOVS     r7,#3                 ;1058
00018e  057f              LSLS     r7,r7,#21             ;1058
000190  43bd              BICS     r5,r5,r7              ;1058
000192  7c0f              LDRB     r7,[r1,#0x10]         ;1058
000194  07bf              LSLS     r7,r7,#30             ;1058
000196  0a7f              LSRS     r7,r7,#9              ;1058
000198  433d              ORRS     r5,r5,r7              ;1058
00019a  60d5              STR      r5,[r2,#0xc]          ;1058
00019c  6ad5              LDR      r5,[r2,#0x2c]         ;1060
00019e  43b5              BICS     r5,r5,r6              ;1060
0001a0  62d5              STR      r5,[r2,#0x2c]         ;1060
0001a2  69d5              LDR      r5,[r2,#0x1c]         ;1061
0001a4  2607              MOVS     r6,#7                 ;1061
0001a6  0536              LSLS     r6,r6,#20             ;1061
0001a8  43b5              BICS     r5,r5,r6              ;1061
0001aa  7e0e              LDRB     r6,[r1,#0x18]         ;1061
0001ac  0776              LSLS     r6,r6,#29             ;1061
0001ae  0a76              LSRS     r6,r6,#9              ;1061
0001b0  4335              ORRS     r5,r5,r6              ;1061
0001b2  61d5              STR      r5,[r2,#0x1c]         ;1061
0001b4  69d5              LDR      r5,[r2,#0x1c]         ;1062
0001b6  2601              MOVS     r6,#1                 ;1062
0001b8  05f6              LSLS     r6,r6,#23             ;1062
0001ba  43b5              BICS     r5,r5,r6              ;1062
0001bc  7f0e              LDRB     r6,[r1,#0x1c]         ;1062
0001be  07f6              LSLS     r6,r6,#31             ;1062
0001c0  0a36              LSRS     r6,r6,#8              ;1062
0001c2  4335              ORRS     r5,r5,r6              ;1062
0001c4  61d5              STR      r5,[r2,#0x1c]         ;1062
0001c6  6ad5              LDR      r5,[r2,#0x2c]         ;1063
0001c8  781b              LDRB     r3,[r3,#0]            ;1063
0001ca  43a5              BICS     r5,r5,r4              ;1063
0001cc  07db              LSLS     r3,r3,#31             ;1063
0001ce  0e1b              LSRS     r3,r3,#24             ;1063
0001d0  431d              ORRS     r5,r5,r3              ;1063
0001d2  62d5              STR      r5,[r2,#0x2c]         ;1063
0001d4  6ad3              LDR      r3,[r2,#0x2c]         ;1064
0001d6  2403              MOVS     r4,#3                 ;1064
0001d8  8c89              LDRH     r1,[r1,#0x24]         ;1064
0001da  0324              LSLS     r4,r4,#12             ;1064
0001dc  0789              LSLS     r1,r1,#30             ;1064
0001de  43a3              BICS     r3,r3,r4              ;1064
0001e0  0c89              LSRS     r1,r1,#18             ;1064
0001e2  430b              ORRS     r3,r3,r1              ;1064
0001e4  62d3              STR      r3,[r2,#0x2c]         ;1064
0001e6  bcf0              POP      {r4-r7}
0001e8  4770              BX       lr
;;;1073   
                          ENDP

0001ea  0000              DCW      0x0000
                  |L38.492|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_Run||, CODE, READONLY, ALIGN=2

                  Tim3_M23_Run PROC
;;;795     *****************************************************************************/
;;;796    en_result_t Tim3_M23_Run(void)
000000  4903              LDR      r1,|L39.16|
;;;797    {
;;;798        en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;799            
;;;800        M0P_TIM3_MODE23->M23CR_f.CTEN = TRUE;
000004  68ca              LDR      r2,[r1,#0xc]
000006  2301              MOVS     r3,#1
000008  431a              ORRS     r2,r2,r3
00000a  60ca              STR      r2,[r1,#0xc]
;;;801        
;;;802        return enResult;
;;;803    }
00000c  4770              BX       lr
;;;804    
                          ENDP

00000e  0000              DCW      0x0000
                  |L39.16|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_SetValidPeriod||, CODE, READONLY, ALIGN=2

                  Tim3_M23_SetValidPeriod PROC
;;;1230    *****************************************************************************/
;;;1231   en_result_t Tim3_M23_SetValidPeriod(uint8_t u8ValidPeriod)
000000  4904              LDR      r1,|L40.20|
;;;1232   {
;;;1233       en_result_t enResult = Ok;
000002  2200              MOVS     r2,#0
;;;1234           
;;;1235       M0P_TIM3_MODE23->RCR_f.RCR = u8ValidPeriod;
000004  6b4b              LDR      r3,[r1,#0x34]
000006  0a1b              LSRS     r3,r3,#8
000008  021b              LSLS     r3,r3,#8
00000a  4303              ORRS     r3,r3,r0
00000c  634b              STR      r3,[r1,#0x34]
;;;1236       
;;;1237       return enResult;    
00000e  4610              MOV      r0,r2
;;;1238   }
000010  4770              BX       lr
;;;1239   
                          ENDP

000012  0000              DCW      0x0000
                  |L40.20|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_Stop||, CODE, READONLY, ALIGN=2

                  Tim3_M23_Stop PROC
;;;813     *****************************************************************************/
;;;814    en_result_t Tim3_M23_Stop(void)
000000  4903              LDR      r1,|L41.16|
;;;815    {
;;;816        en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;817            
;;;818        M0P_TIM3_MODE23->M23CR_f.CTEN = FALSE;
000004  68ca              LDR      r2,[r1,#0xc]
000006  0852              LSRS     r2,r2,#1
000008  0052              LSLS     r2,r2,#1
00000a  60ca              STR      r2,[r1,#0xc]
;;;819        
;;;820        return enResult;  
;;;821    }
00000c  4770              BX       lr
;;;822    
                          ENDP

00000e  0000              DCW      0x0000
                  |L41.16|
                          DCD      0x40005800

                          AREA ||i.Tim3_M23_TrigADC_Config||, CODE, READONLY, ALIGN=2

                  Tim3_M23_TrigADC_Config PROC
;;;1187    *****************************************************************************/
;;;1188   en_result_t Tim3_M23_TrigADC_Config(stc_tim3_m23_adc_trig_config_t* pstcConfig)
000000  b410              PUSH     {r4}
;;;1189   {
;;;1190       en_result_t enResult = Ok;
;;;1191           
;;;1192       M0P_TIM3_MODE23->ADTR_f.ADTE   = pstcConfig->bEnTrigADC;
000002  4922              LDR      r1,|L42.140|
000004  2200              MOVS     r2,#0                 ;1190
000006  6a0b              LDR      r3,[r1,#0x20]
000008  2480              MOVS     r4,#0x80
00000a  43a3              BICS     r3,r3,r4
00000c  7804              LDRB     r4,[r0,#0]
00000e  07e4              LSLS     r4,r4,#31
000010  0e24              LSRS     r4,r4,#24
000012  4323              ORRS     r3,r3,r4
000014  620b              STR      r3,[r1,#0x20]
;;;1193       M0P_TIM3_MODE23->ADTR_f.UEVE   = pstcConfig->bEnUevTrigADC;
000016  6a0b              LDR      r3,[r1,#0x20]
000018  7844              LDRB     r4,[r0,#1]
00001a  085b              LSRS     r3,r3,#1
00001c  005b              LSLS     r3,r3,#1
00001e  07e4              LSLS     r4,r4,#31
000020  0fe4              LSRS     r4,r4,#31
000022  4323              ORRS     r3,r3,r4
000024  620b              STR      r3,[r1,#0x20]
;;;1194       M0P_TIM3_MODE23->ADTR_f.CMA0E  = pstcConfig->bEnCH0ACmpTrigADC;
000026  6a0b              LDR      r3,[r1,#0x20]
000028  2402              MOVS     r4,#2
00002a  43a3              BICS     r3,r3,r4
00002c  7884              LDRB     r4,[r0,#2]
00002e  07e4              LSLS     r4,r4,#31
000030  0fa4              LSRS     r4,r4,#30
000032  4323              ORRS     r3,r3,r4
000034  620b              STR      r3,[r1,#0x20]
;;;1195       M0P_TIM3_MODE23->ADTR_f.CMB0E  = pstcConfig->bEnCH0BCmpTrigADC;
000036  6a0b              LDR      r3,[r1,#0x20]
000038  2410              MOVS     r4,#0x10
00003a  43a3              BICS     r3,r3,r4
00003c  78c4              LDRB     r4,[r0,#3]
00003e  07e4              LSLS     r4,r4,#31
000040  0ee4              LSRS     r4,r4,#27
000042  4323              ORRS     r3,r3,r4
000044  620b              STR      r3,[r1,#0x20]
;;;1196       M0P_TIM3_MODE23->ADTR_f.CMA1E  = pstcConfig->bEnCH1ACmpTrigADC;
000046  6a0b              LDR      r3,[r1,#0x20]
000048  2404              MOVS     r4,#4
00004a  43a3              BICS     r3,r3,r4
00004c  7904              LDRB     r4,[r0,#4]
00004e  07e4              LSLS     r4,r4,#31
000050  0f64              LSRS     r4,r4,#29
000052  4323              ORRS     r3,r3,r4
000054  620b              STR      r3,[r1,#0x20]
;;;1197       M0P_TIM3_MODE23->ADTR_f.CMB1E  = pstcConfig->bEnCH1BCmpTrigADC;
000056  6a0b              LDR      r3,[r1,#0x20]
000058  2420              MOVS     r4,#0x20
00005a  43a3              BICS     r3,r3,r4
00005c  7944              LDRB     r4,[r0,#5]
00005e  07e4              LSLS     r4,r4,#31
000060  0ea4              LSRS     r4,r4,#26
000062  4323              ORRS     r3,r3,r4
000064  620b              STR      r3,[r1,#0x20]
;;;1198       M0P_TIM3_MODE23->ADTR_f.CMA2E  = pstcConfig->bEnCH2ACmpTrigADC;
000066  6a0b              LDR      r3,[r1,#0x20]
000068  2408              MOVS     r4,#8
00006a  43a3              BICS     r3,r3,r4
00006c  7984              LDRB     r4,[r0,#6]
00006e  07e4              LSLS     r4,r4,#31
000070  0f24              LSRS     r4,r4,#28
000072  4323              ORRS     r3,r3,r4
000074  620b              STR      r3,[r1,#0x20]
;;;1199       M0P_TIM3_MODE23->ADTR_f.CMB2E  = pstcConfig->bEnCH2BCmpTrigADC;
000076  6a0b              LDR      r3,[r1,#0x20]
000078  79c0              LDRB     r0,[r0,#7]
00007a  2440              MOVS     r4,#0x40
00007c  07c0              LSLS     r0,r0,#31
00007e  43a3              BICS     r3,r3,r4
000080  0e40              LSRS     r0,r0,#25
000082  4303              ORRS     r3,r3,r0
000084  620b              STR      r3,[r1,#0x20]
;;;1200       return enResult;    
;;;1201   }
000086  bc10              POP      {r4}
000088  4610              MOV      r0,r2                 ;1200
00008a  4770              BX       lr
;;;1202   
                          ENDP

                  |L42.140|
                          DCD      0x40005800

                          AREA ||i.Tim3_Mode0_DisableIrq||, CODE, READONLY, ALIGN=2

                  Tim3_Mode0_DisableIrq PROC
;;;187     *****************************************************************************/
;;;188    en_result_t Tim3_Mode0_DisableIrq(void)
000000  4903              LDR      r1,|L43.16|
;;;189    {
;;;190        en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;191        
;;;192        M0P_TIM3_MODE0->M0CR_f.UIE = FALSE;
000004  68ca              LDR      r2,[r1,#0xc]
000006  150b              ASRS     r3,r1,#20
000008  439a              BICS     r2,r2,r3
00000a  60ca              STR      r2,[r1,#0xc]
;;;193    
;;;194        return enResult;
;;;195    }
00000c  4770              BX       lr
;;;196    
                          ENDP

00000e  0000              DCW      0x0000
                  |L43.16|
                          DCD      0x40005800

                          AREA ||i.Tim3_Mode0_EnableIrq||, CODE, READONLY, ALIGN=2

                  Tim3_Mode0_EnableIrq PROC
;;;169     *****************************************************************************/
;;;170    en_result_t Tim3_Mode0_EnableIrq(void)
000000  4903              LDR      r1,|L44.16|
;;;171    {
;;;172        en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;173        
;;;174        M0P_TIM3_MODE0->M0CR_f.UIE = TRUE;
000004  68ca              LDR      r2,[r1,#0xc]
000006  150b              ASRS     r3,r1,#20
000008  431a              ORRS     r2,r2,r3
00000a  60ca              STR      r2,[r1,#0xc]
;;;175    
;;;176        return enResult;
;;;177    }
00000c  4770              BX       lr
;;;178    
                          ENDP

00000e  0000              DCW      0x0000
                  |L44.16|
                          DCD      0x40005800

                          AREA ||i.Tim3_Mode0_Init||, CODE, READONLY, ALIGN=2

                  Tim3_Mode0_Init PROC
;;;400     *****************************************************************************/
;;;401    en_result_t Tim3_Mode0_Init(stc_tim3_mode0_config_t* pstcConfig)
000000  b410              PUSH     {r4}
;;;402    {
;;;403        en_result_t enResult = Ok;
;;;404      
;;;405        M0P_TIM3_MODE0->M0CR_f.MODE   = pstcConfig->enWorkMode;
000002  4920              LDR      r1,|L45.132|
000004  2200              MOVS     r2,#0                 ;403
000006  68cb              LDR      r3,[r1,#0xc]
000008  2403              MOVS     r4,#3
00000a  0324              LSLS     r4,r4,#12
00000c  43a3              BICS     r3,r3,r4
00000e  7804              LDRB     r4,[r0,#0]
000010  07a4              LSLS     r4,r4,#30
000012  0ca4              LSRS     r4,r4,#18
000014  4323              ORRS     r3,r3,r4
000016  60cb              STR      r3,[r1,#0xc]
;;;406        M0P_TIM3_MODE0->M0CR_f.GATEP  = pstcConfig->enGateP;
000018  68cb              LDR      r3,[r1,#0xc]
00001a  154c              ASRS     r4,r1,#21
00001c  43a3              BICS     r3,r3,r4
00001e  7904              LDRB     r4,[r0,#4]
000020  07e4              LSLS     r4,r4,#31
000022  0da4              LSRS     r4,r4,#22
000024  4323              ORRS     r3,r3,r4
000026  60cb              STR      r3,[r1,#0xc]
;;;407        M0P_TIM3_MODE0->M0CR_f.GATE   = pstcConfig->bEnGate;
000028  68cb              LDR      r3,[r1,#0xc]
00002a  158c              ASRS     r4,r1,#22
00002c  43a3              BICS     r3,r3,r4
00002e  7a04              LDRB     r4,[r0,#8]
000030  07e4              LSLS     r4,r4,#31
000032  0de4              LSRS     r4,r4,#23
000034  4323              ORRS     r3,r3,r4
000036  60cb              STR      r3,[r1,#0xc]
;;;408        M0P_TIM3_MODE0->M0CR_f.PRS    = pstcConfig->enPRS;
000038  68cb              LDR      r3,[r1,#0xc]
00003a  2470              MOVS     r4,#0x70
00003c  43a3              BICS     r3,r3,r4
00003e  7b04              LDRB     r4,[r0,#0xc]
000040  0764              LSLS     r4,r4,#29
000042  0e64              LSRS     r4,r4,#25
000044  4323              ORRS     r3,r3,r4
000046  60cb              STR      r3,[r1,#0xc]
;;;409        M0P_TIM3_MODE0->M0CR_f.TOGEN  = pstcConfig->bEnTog;
000048  68cb              LDR      r3,[r1,#0xc]
00004a  2408              MOVS     r4,#8
00004c  43a3              BICS     r3,r3,r4
00004e  7c04              LDRB     r4,[r0,#0x10]
000050  07e4              LSLS     r4,r4,#31
000052  0f24              LSRS     r4,r4,#28
000054  4323              ORRS     r3,r3,r4
000056  60cb              STR      r3,[r1,#0xc]
;;;410        M0P_TIM3_MODE0->M0CR_f.CT     = pstcConfig->enCT;
000058  68cb              LDR      r3,[r1,#0xc]
00005a  2404              MOVS     r4,#4
00005c  43a3              BICS     r3,r3,r4
00005e  7d04              LDRB     r4,[r0,#0x14]
000060  07e4              LSLS     r4,r4,#31
000062  0f64              LSRS     r4,r4,#29
000064  4323              ORRS     r3,r3,r4
000066  60cb              STR      r3,[r1,#0xc]
;;;411        M0P_TIM3_MODE0->M0CR_f.MD     = pstcConfig->enCntMode; 
000068  68cb              LDR      r3,[r1,#0xc]
00006a  2402              MOVS     r4,#2
00006c  43a3              BICS     r3,r3,r4
00006e  7e04              LDRB     r4,[r0,#0x18]
000070  07e4              LSLS     r4,r4,#31
000072  0fa4              LSRS     r4,r4,#30
000074  4323              ORRS     r3,r3,r4
000076  60cb              STR      r3,[r1,#0xc]
;;;412                    
;;;413        pfnTim3Callback      = pstcConfig->pfnTim3Cb;
000078  4903              LDR      r1,|L45.136|
00007a  69c0              LDR      r0,[r0,#0x1c]
;;;414        
;;;415        return enResult;
00007c  6008              STR      r0,[r1,#0]  ; pfnTim3Callback
;;;416    }
00007e  bc10              POP      {r4}
000080  4610              MOV      r0,r2                 ;415
000082  4770              BX       lr
;;;417    
                          ENDP

                  |L45.132|
                          DCD      0x40005800
                  |L45.136|
                          DCD      ||.data||

                          AREA ||i.Tim3_Mode1_DisableIrq||, CODE, READONLY, ALIGN=2

                  Tim3_Mode1_DisableIrq PROC
;;;235     *****************************************************************************/
;;;236    en_result_t Tim3_Mode1_DisableIrq (en_tim3_irq_type_t enTim3Irq)
000000  4602              MOV      r2,r0
;;;237    {
;;;238        en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;239        
;;;240            
;;;241        switch (enTim3Irq)
;;;242        {
;;;243            case Tim3UevIrq:
;;;244                M0P_TIM3_MODE1->M1CR_f.UIE = FALSE;
000004  4909              LDR      r1,|L46.44|
000006  2a00              CMP      r2,#0                 ;241
000008  d003              BEQ      |L46.18|
00000a  2a02              CMP      r2,#2                 ;241
00000c  d007              BEQ      |L46.30|
;;;245                break;
;;;246            case Tim3CA0Irq:
;;;247                M0P_TIM3_MODE1->CR0_f.CIEA = FALSE;
;;;248                break;
;;;249            default:
;;;250                enResult = Error;
00000e  2001              MOVS     r0,#1
;;;251                break;
;;;252        }
;;;253        
;;;254        return enResult;
;;;255    }
000010  4770              BX       lr
                  |L46.18|
000012  68ca              LDR      r2,[r1,#0xc]          ;244
000014  2301              MOVS     r3,#1                 ;244
000016  029b              LSLS     r3,r3,#10             ;244
000018  439a              BICS     r2,r2,r3              ;244
00001a  60ca              STR      r2,[r1,#0xc]          ;244
00001c  4770              BX       lr
                  |L46.30|
00001e  6a4a              LDR      r2,[r1,#0x24]         ;247
000020  23ff              MOVS     r3,#0xff              ;247
000022  3301              ADDS     r3,#1                 ;247
000024  439a              BICS     r2,r2,r3              ;247
000026  624a              STR      r2,[r1,#0x24]         ;247
000028  4770              BX       lr
;;;256    
                          ENDP

00002a  0000              DCW      0x0000
                  |L46.44|
                          DCD      0x40005800

                          AREA ||i.Tim3_Mode1_EnableIrq||, CODE, READONLY, ALIGN=2

                  Tim3_Mode1_EnableIrq PROC
;;;205     *****************************************************************************/
;;;206    en_result_t Tim3_Mode1_EnableIrq (en_tim3_irq_type_t enTim3Irq)
000000  4602              MOV      r2,r0
;;;207    {
;;;208        en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;209        
;;;210            
;;;211        switch (enTim3Irq)
;;;212        {
;;;213            case Tim3UevIrq:
;;;214                M0P_TIM3_MODE1->M1CR_f.UIE = TRUE;
000004  4909              LDR      r1,|L47.44|
000006  2a00              CMP      r2,#0                 ;211
000008  d003              BEQ      |L47.18|
00000a  2a02              CMP      r2,#2                 ;211
00000c  d007              BEQ      |L47.30|
;;;215                break;
;;;216            case Tim3CA0Irq:
;;;217                M0P_TIM3_MODE1->CR0_f.CIEA = TRUE;
;;;218                break;
;;;219            default:
;;;220                enResult = Error;
00000e  2001              MOVS     r0,#1
;;;221                break;
;;;222        }
;;;223        
;;;224        return enResult;
;;;225    }
000010  4770              BX       lr
                  |L47.18|
000012  68ca              LDR      r2,[r1,#0xc]          ;214
000014  2301              MOVS     r3,#1                 ;214
000016  029b              LSLS     r3,r3,#10             ;214
000018  431a              ORRS     r2,r2,r3              ;214
00001a  60ca              STR      r2,[r1,#0xc]          ;214
00001c  4770              BX       lr
                  |L47.30|
00001e  6a4a              LDR      r2,[r1,#0x24]         ;217
000020  23ff              MOVS     r3,#0xff              ;217
000022  3301              ADDS     r3,#1                 ;217
000024  431a              ORRS     r2,r2,r3              ;217
000026  624a              STR      r2,[r1,#0x24]         ;217
000028  4770              BX       lr
;;;226    
                          ENDP

00002a  0000              DCW      0x0000
                  |L47.44|
                          DCD      0x40005800

                          AREA ||i.Tim3_Mode1_Init||, CODE, READONLY, ALIGN=2

                  Tim3_Mode1_Init PROC
;;;570     *****************************************************************************/
;;;571    en_result_t Tim3_Mode1_Init(stc_tim3_mode1_config_t* pstcConfig)
000000  b410              PUSH     {r4}
;;;572    {
;;;573        en_result_t enResult = Ok;
;;;574      
;;;575        M0P_TIM3_MODE1->M1CR_f.MODE    = pstcConfig->enWorkMode;
000002  4914              LDR      r1,|L48.84|
000004  2200              MOVS     r2,#0                 ;573
000006  68cb              LDR      r3,[r1,#0xc]
000008  2403              MOVS     r4,#3
00000a  0324              LSLS     r4,r4,#12
00000c  43a3              BICS     r3,r3,r4
00000e  7804              LDRB     r4,[r0,#0]
000010  07a4              LSLS     r4,r4,#30
000012  0ca4              LSRS     r4,r4,#18
000014  4323              ORRS     r3,r3,r4
000016  60cb              STR      r3,[r1,#0xc]
;;;576        M0P_TIM3_MODE1->M1CR_f.PRS     = pstcConfig->enPRS;
000018  68cb              LDR      r3,[r1,#0xc]
00001a  2470              MOVS     r4,#0x70
00001c  43a3              BICS     r3,r3,r4
00001e  7904              LDRB     r4,[r0,#4]
000020  0764              LSLS     r4,r4,#29
000022  0e64              LSRS     r4,r4,#25
000024  4323              ORRS     r3,r3,r4
000026  60cb              STR      r3,[r1,#0xc]
;;;577        M0P_TIM3_MODE1->M1CR_f.CT      = pstcConfig->enCT;
000028  68cb              LDR      r3,[r1,#0xc]
00002a  2404              MOVS     r4,#4
00002c  43a3              BICS     r3,r3,r4
00002e  7a04              LDRB     r4,[r0,#8]
000030  07e4              LSLS     r4,r4,#31
000032  0f64              LSRS     r4,r4,#29
000034  4323              ORRS     r3,r3,r4
000036  60cb              STR      r3,[r1,#0xc]
;;;578        M0P_TIM3_MODE1->M1CR_f.ONESHOT = pstcConfig->enOneShot;
000038  68cb              LDR      r3,[r1,#0xc]
00003a  140c              ASRS     r4,r1,#16
00003c  43a3              BICS     r3,r3,r4
00003e  7b04              LDRB     r4,[r0,#0xc]
000040  07e4              LSLS     r4,r4,#31
000042  0c64              LSRS     r4,r4,#17
000044  4323              ORRS     r3,r3,r4
000046  60cb              STR      r3,[r1,#0xc]
;;;579                    
;;;580        pfnTim3Callback      = pstcConfig->pfnTim3Cb;
000048  4903              LDR      r1,|L48.88|
00004a  6900              LDR      r0,[r0,#0x10]
;;;581        
;;;582        return enResult;
00004c  6008              STR      r0,[r1,#0]  ; pfnTim3Callback
;;;583    }
00004e  bc10              POP      {r4}
000050  4610              MOV      r0,r2                 ;582
000052  4770              BX       lr
;;;584    
                          ENDP

                  |L48.84|
                          DCD      0x40005800
                  |L48.88|
                          DCD      ||.data||

                          AREA ||i.Tim3_Mode23_DisableIrq||, CODE, READONLY, ALIGN=2

                  Tim3_Mode23_DisableIrq PROC
;;;316     *****************************************************************************/
;;;317    en_result_t Tim3_Mode23_DisableIrq (en_tim3_irq_type_t enTim3Irq)
000000  4601              MOV      r1,r0
;;;318    {
;;;319        en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;320        
;;;321            
;;;322        switch (enTim3Irq)
000004  2910              CMP      r1,#0x10
000006  d244              BCS      |L49.146|
000008  000a              MOVS     r2,r1
00000a  447a              ADD      r2,r2,pc
00000c  7912              LDRB     r2,[r2,#4]
00000e  1892              ADDS     r2,r2,r2
000010  4497              ADD      pc,pc,r2
000012  073f              DCB      0x07,0x3f
000014  0d192513          DCB      0x0d,0x19,0x25,0x13
000018  1f2b3f3f          DCB      0x1f,0x2b,0x3f,0x3f
00001c  3f3f3f3f          DCB      0x3f,0x3f,0x3f,0x3f
000020  3138              DCB      0x31,0x38
;;;323        {
;;;324            case Tim3UevIrq:
;;;325                M0P_TIM3_MODE23->M23CR_f.UIE = FALSE;
000022  491d              LDR      r1,|L49.152|
000024  68ca              LDR      r2,[r1,#0xc]
000026  150b              ASRS     r3,r1,#20
000028  439a              BICS     r2,r2,r3
00002a  60ca              STR      r2,[r1,#0xc]
;;;326                break;
;;;327            case Tim3CA0Irq:
;;;328                M0P_TIM3_MODE23->CRCH0_f.CIEA = FALSE;
;;;329                break;
;;;330            case Tim3CB0Irq:
;;;331                M0P_TIM3_MODE23->CRCH0_f.CIEB = FALSE;
;;;332                break;
;;;333            case Tim3CA1Irq:
;;;334                M0P_TIM3_MODE23->CRCH1_f.CIEA = FALSE;
;;;335                break;
;;;336            case Tim3CB1Irq:
;;;337                M0P_TIM3_MODE23->CRCH1_f.CIEB = FALSE;
;;;338                break;
;;;339            case Tim3CA2Irq:
;;;340                M0P_TIM3_MODE23->CRCH2_f.CIEA = FALSE;
;;;341                break;
;;;342            case Tim3CB2Irq:
;;;343                M0P_TIM3_MODE23->CRCH2_f.CIEB = FALSE;
;;;344                break;
;;;345            case Tim3BkIrq:
;;;346                M0P_TIM3_MODE23->M23CR_f.BIE = FALSE;
;;;347                break;
;;;348            case Tim3TrigIrq:
;;;349                M0P_TIM3_MODE23->M23CR_f.TIE = FALSE;
;;;350                break;
;;;351            default:
;;;352                enResult = Error;
;;;353                break;
;;;354        }
;;;355        
;;;356        return enResult;
;;;357    }
00002c  4770              BX       lr
00002e  491a              LDR      r1,|L49.152|
000030  6a4a              LDR      r2,[r1,#0x24]         ;328
000032  158b              ASRS     r3,r1,#22             ;328
000034  439a              BICS     r2,r2,r3              ;328
000036  624a              STR      r2,[r1,#0x24]         ;328
000038  4770              BX       lr
00003a  4917              LDR      r1,|L49.152|
00003c  6a4a              LDR      r2,[r1,#0x24]         ;331
00003e  154b              ASRS     r3,r1,#21             ;331
000040  439a              BICS     r2,r2,r3              ;331
000042  624a              STR      r2,[r1,#0x24]         ;331
000044  4770              BX       lr
000046  4914              LDR      r1,|L49.152|
000048  6a8a              LDR      r2,[r1,#0x28]         ;334
00004a  158b              ASRS     r3,r1,#22             ;334
00004c  439a              BICS     r2,r2,r3              ;334
00004e  628a              STR      r2,[r1,#0x28]         ;334
000050  4770              BX       lr
000052  4911              LDR      r1,|L49.152|
000054  6a8a              LDR      r2,[r1,#0x28]         ;337
000056  154b              ASRS     r3,r1,#21             ;337
000058  439a              BICS     r2,r2,r3              ;337
00005a  628a              STR      r2,[r1,#0x28]         ;337
00005c  4770              BX       lr
00005e  490e              LDR      r1,|L49.152|
000060  6aca              LDR      r2,[r1,#0x2c]         ;340
000062  158b              ASRS     r3,r1,#22             ;340
000064  439a              BICS     r2,r2,r3              ;340
000066  62ca              STR      r2,[r1,#0x2c]         ;340
000068  4770              BX       lr
00006a  490b              LDR      r1,|L49.152|
00006c  6aca              LDR      r2,[r1,#0x2c]         ;343
00006e  154b              ASRS     r3,r1,#21             ;343
000070  439a              BICS     r2,r2,r3              ;343
000072  62ca              STR      r2,[r1,#0x2c]         ;343
000074  4770              BX       lr
000076  4908              LDR      r1,|L49.152|
000078  68ca              LDR      r2,[r1,#0xc]          ;346
00007a  2301              MOVS     r3,#1                 ;346
00007c  051b              LSLS     r3,r3,#20             ;346
00007e  439a              BICS     r2,r2,r3              ;346
000080  60ca              STR      r2,[r1,#0xc]          ;346
000082  4770              BX       lr
000084  4904              LDR      r1,|L49.152|
000086  68ca              LDR      r2,[r1,#0xc]          ;349
000088  2301              MOVS     r3,#1                 ;349
00008a  04db              LSLS     r3,r3,#19             ;349
00008c  439a              BICS     r2,r2,r3              ;349
00008e  60ca              STR      r2,[r1,#0xc]          ;349
000090  4770              BX       lr
                  |L49.146|
000092  2001              MOVS     r0,#1                 ;352
000094  4770              BX       lr
;;;358    
                          ENDP

000096  0000              DCW      0x0000
                  |L49.152|
                          DCD      0x40005800

                          AREA ||i.Tim3_Mode23_EnableIrq||, CODE, READONLY, ALIGN=2

                  Tim3_Mode23_EnableIrq PROC
;;;265     *****************************************************************************/
;;;266    en_result_t Tim3_Mode23_EnableIrq (en_tim3_irq_type_t enTim3Irq)
000000  4601              MOV      r1,r0
;;;267    {
;;;268        en_result_t enResult = Ok;
000002  2000              MOVS     r0,#0
;;;269        
;;;270            
;;;271        switch (enTim3Irq)
000004  2910              CMP      r1,#0x10
000006  d244              BCS      |L50.146|
000008  000a              MOVS     r2,r1
00000a  447a              ADD      r2,r2,pc
00000c  7912              LDRB     r2,[r2,#4]
00000e  1892              ADDS     r2,r2,r2
000010  4497              ADD      pc,pc,r2
000012  073f              DCB      0x07,0x3f
000014  0d192513          DCB      0x0d,0x19,0x25,0x13
000018  1f2b3f3f          DCB      0x1f,0x2b,0x3f,0x3f
00001c  3f3f3f3f          DCB      0x3f,0x3f,0x3f,0x3f
000020  3138              DCB      0x31,0x38
;;;272        {
;;;273            case Tim3UevIrq:
;;;274                M0P_TIM3_MODE23->M23CR_f.UIE = TRUE;
000022  491d              LDR      r1,|L50.152|
000024  68ca              LDR      r2,[r1,#0xc]
000026  150b              ASRS     r3,r1,#20
000028  431a              ORRS     r2,r2,r3
00002a  60ca              STR      r2,[r1,#0xc]
;;;275                break;
;;;276            case Tim3CA0Irq:
;;;277                M0P_TIM3_MODE23->CRCH0_f.CIEA = TRUE;
;;;278                break;
;;;279            case Tim3CB0Irq:
;;;280                M0P_TIM3_MODE23->CRCH0_f.CIEB = TRUE;
;;;281                break;
;;;282            case Tim3CA1Irq:
;;;283                M0P_TIM3_MODE23->CRCH1_f.CIEA = TRUE;
;;;284                break;
;;;285            case Tim3CB1Irq:
;;;286                M0P_TIM3_MODE23->CRCH1_f.CIEB = TRUE;
;;;287                break;
;;;288            case Tim3CA2Irq:
;;;289                M0P_TIM3_MODE23->CRCH2_f.CIEA = TRUE;
;;;290                break;
;;;291            case Tim3CB2Irq:
;;;292                M0P_TIM3_MODE23->CRCH2_f.CIEB = TRUE;
;;;293                break;
;;;294            case Tim3BkIrq:
;;;295                M0P_TIM3_MODE23->M23CR_f.BIE = TRUE;
;;;296                break;
;;;297            case Tim3TrigIrq:
;;;298                M0P_TIM3_MODE23->M23CR_f.TIE = TRUE;
;;;299                break;
;;;300            default:
;;;301                enResult = Error;
;;;302                break;
;;;303        }
;;;304        
;;;305        return enResult;
;;;306    }
00002c  4770              BX       lr
00002e  491a              LDR      r1,|L50.152|
000030  6a4a              LDR      r2,[r1,#0x24]         ;277
000032  158b              ASRS     r3,r1,#22             ;277
000034  431a              ORRS     r2,r2,r3              ;277
000036  624a              STR      r2,[r1,#0x24]         ;277
000038  4770              BX       lr
00003a  4917              LDR      r1,|L50.152|
00003c  6a4a              LDR      r2,[r1,#0x24]         ;280
00003e  154b              ASRS     r3,r1,#21             ;280
000040  431a              ORRS     r2,r2,r3              ;280
000042  624a              STR      r2,[r1,#0x24]         ;280
000044  4770              BX       lr
000046  4914              LDR      r1,|L50.152|
000048  6a8a              LDR      r2,[r1,#0x28]         ;283
00004a  158b              ASRS     r3,r1,#22             ;283
00004c  431a              ORRS     r2,r2,r3              ;283
00004e  628a              STR      r2,[r1,#0x28]         ;283
000050  4770              BX       lr
000052  4911              LDR      r1,|L50.152|
000054  6a8a              LDR      r2,[r1,#0x28]         ;286
000056  154b              ASRS     r3,r1,#21             ;286
000058  431a              ORRS     r2,r2,r3              ;286
00005a  628a              STR      r2,[r1,#0x28]         ;286
00005c  4770              BX       lr
00005e  490e              LDR      r1,|L50.152|
000060  6aca              LDR      r2,[r1,#0x2c]         ;289
000062  158b              ASRS     r3,r1,#22             ;289
000064  431a              ORRS     r2,r2,r3              ;289
000066  62ca              STR      r2,[r1,#0x2c]         ;289
000068  4770              BX       lr
00006a  490b              LDR      r1,|L50.152|
00006c  6aca              LDR      r2,[r1,#0x2c]         ;292
00006e  154b              ASRS     r3,r1,#21             ;292
000070  431a              ORRS     r2,r2,r3              ;292
000072  62ca              STR      r2,[r1,#0x2c]         ;292
000074  4770              BX       lr
000076  4908              LDR      r1,|L50.152|
000078  68ca              LDR      r2,[r1,#0xc]          ;295
00007a  2301              MOVS     r3,#1                 ;295
00007c  051b              LSLS     r3,r3,#20             ;295
00007e  431a              ORRS     r2,r2,r3              ;295
000080  60ca              STR      r2,[r1,#0xc]          ;295
000082  4770              BX       lr
000084  4904              LDR      r1,|L50.152|
000086  68ca              LDR      r2,[r1,#0xc]          ;298
000088  2301              MOVS     r3,#1                 ;298
00008a  04db              LSLS     r3,r3,#19             ;298
00008c  431a              ORRS     r2,r2,r3              ;298
00008e  60ca              STR      r2,[r1,#0xc]          ;298
000090  4770              BX       lr
                  |L50.146|
000092  2001              MOVS     r0,#1                 ;301
000094  4770              BX       lr
;;;307    
                          ENDP

000096  0000              DCW      0x0000
                  |L50.152|
                          DCD      0x40005800

                          AREA ||i.Tim3_Mode23_Init||, CODE, READONLY, ALIGN=2

                  Tim3_Mode23_Init PROC
;;;746     *****************************************************************************/
;;;747    en_result_t Tim3_Mode23_Init(stc_tim3_mode23_config_t* pstcConfig)
000000  b410              PUSH     {r4}
;;;748    {
;;;749        en_result_t enResult = Ok;
;;;750      
;;;751        M0P_TIM3_MODE23->M23CR_f.MODE    = pstcConfig->enWorkMode;
000002  4925              LDR      r1,|L51.152|
000004  2200              MOVS     r2,#0                 ;749
000006  68cb              LDR      r3,[r1,#0xc]
000008  2403              MOVS     r4,#3
00000a  0324              LSLS     r4,r4,#12
00000c  43a3              BICS     r3,r3,r4
00000e  7804              LDRB     r4,[r0,#0]
000010  07a4              LSLS     r4,r4,#30
000012  0ca4              LSRS     r4,r4,#18
000014  4323              ORRS     r3,r3,r4
000016  60cb              STR      r3,[r1,#0xc]
;;;752        
;;;753        M0P_TIM3_MODE23->M23CR_f.PRS     = pstcConfig->enPRS;
000018  68cb              LDR      r3,[r1,#0xc]
00001a  2470              MOVS     r4,#0x70
00001c  43a3              BICS     r3,r3,r4
00001e  7a04              LDRB     r4,[r0,#8]
000020  0764              LSLS     r4,r4,#29
000022  0e64              LSRS     r4,r4,#25
000024  4323              ORRS     r3,r3,r4
000026  60cb              STR      r3,[r1,#0xc]
;;;754        M0P_TIM3_MODE23->M23CR_f.CT      = pstcConfig->enCT;
000028  68cb              LDR      r3,[r1,#0xc]
00002a  2404              MOVS     r4,#4
00002c  43a3              BICS     r3,r3,r4
00002e  7b04              LDRB     r4,[r0,#0xc]
000030  07e4              LSLS     r4,r4,#31
000032  0f64              LSRS     r4,r4,#29
000034  4323              ORRS     r3,r3,r4
000036  60cb              STR      r3,[r1,#0xc]
;;;755        M0P_TIM3_MODE23->M23CR_f.COMP    = pstcConfig->enPWMTypeSel;
000038  68cb              LDR      r3,[r1,#0xc]
00003a  2402              MOVS     r4,#2
00003c  43a3              BICS     r3,r3,r4
00003e  7c04              LDRB     r4,[r0,#0x10]
000040  07e4              LSLS     r4,r4,#31
000042  0fa4              LSRS     r4,r4,#30
000044  4323              ORRS     r3,r3,r4
000046  60cb              STR      r3,[r1,#0xc]
;;;756        M0P_TIM3_MODE23->M23CR_f.PWM2S   = pstcConfig->enPWM2sSel;
000048  68cb              LDR      r3,[r1,#0xc]
00004a  2408              MOVS     r4,#8
00004c  43a3              BICS     r3,r3,r4
00004e  7d04              LDRB     r4,[r0,#0x14]
000050  07e4              LSLS     r4,r4,#31
000052  0f24              LSRS     r4,r4,#28
000054  4323              ORRS     r3,r3,r4
000056  60cb              STR      r3,[r1,#0xc]
;;;757        M0P_TIM3_MODE23->M23CR_f.ONESHOT = pstcConfig->bOneShot;
000058  68cb              LDR      r3,[r1,#0xc]
00005a  140c              ASRS     r4,r1,#16
00005c  43a3              BICS     r3,r3,r4
00005e  7e04              LDRB     r4,[r0,#0x18]
000060  07e4              LSLS     r4,r4,#31
000062  0c64              LSRS     r4,r4,#17
000064  4323              ORRS     r3,r3,r4
000066  60cb              STR      r3,[r1,#0xc]
;;;758        M0P_TIM3_MODE23->M23CR_f.URS     = pstcConfig->bURSSel;
000068  68cb              LDR      r3,[r1,#0xc]
00006a  2401              MOVS     r4,#1
00006c  0464              LSLS     r4,r4,#17
00006e  43a3              BICS     r3,r3,r4
000070  7e44              LDRB     r4,[r0,#0x19]
000072  07e4              LSLS     r4,r4,#31
000074  0ba4              LSRS     r4,r4,#14
000076  4323              ORRS     r3,r3,r4
000078  60cb              STR      r3,[r1,#0xc]
;;;759        M0P_TIM3_MODE23->M23CR_f.DIR     = pstcConfig->enCntDir;
00007a  68cb              LDR      r3,[r1,#0xc]
00007c  2401              MOVS     r4,#1
00007e  06e4              LSLS     r4,r4,#27
000080  43a3              BICS     r3,r3,r4
000082  7904              LDRB     r4,[r0,#4]
000084  07e4              LSLS     r4,r4,#31
000086  0924              LSRS     r4,r4,#4
000088  4323              ORRS     r3,r3,r4
00008a  60cb              STR      r3,[r1,#0xc]
;;;760                    
;;;761        pfnTim3Callback      = pstcConfig->pfnTim3Cb;
00008c  4903              LDR      r1,|L51.156|
00008e  69c0              LDR      r0,[r0,#0x1c]
;;;762            
;;;763        return enResult;
000090  6008              STR      r0,[r1,#0]  ; pfnTim3Callback
;;;764    }
000092  bc10              POP      {r4}
000094  4610              MOV      r0,r2                 ;763
000096  4770              BX       lr
;;;765    
                          ENDP

                  |L51.152|
                          DCD      0x40005800
                  |L51.156|
                          DCD      ||.data||

                          AREA ||i.Tim_IRQHandler||, CODE, READONLY, ALIGN=2

                  Tim_IRQHandler PROC
;;;367     *****************************************************************************/
;;;368    void Tim_IRQHandler(uint8_t u8Param)
000000  2800              CMP      r0,#0
;;;369    {
000002  d008              BEQ      |L52.22|
;;;370        switch (u8Param)
000004  2801              CMP      r0,#1
000006  d006              BEQ      |L52.22|
000008  2802              CMP      r0,#2
00000a  d004              BEQ      |L52.22|
00000c  2803              CMP      r0,#3
00000e  d102              BNE      |L52.22|
;;;371        {
;;;372            case 0:
;;;373                
;;;374                break;
;;;375            case 1:
;;;376                
;;;377                break;
;;;378            case 2:
;;;379                
;;;380                break;
;;;381            case 3:
;;;382                pfnTim3Callback();
000010  4801              LDR      r0,|L52.24|
000012  6800              LDR      r0,[r0,#0]  ; pfnTim3Callback
000014  4700              BX       r0
                  |L52.22|
;;;383                break;
;;;384            default:
;;;385                ;
;;;386                break;       
;;;387        }
;;;388    }
000016  4770              BX       lr
;;;389    
                          ENDP

                  |L52.24|
                          DCD      ||.data||

                          AREA ||.data||, DATA, ALIGN=2

                  pfnTim3Callback
                          DCD      0x00000000

;*** Start embedded assembler ***

#line 1 "..\\..\\..\\M0P0_Library\\HC32L13X_DDL_V1.0\\driver\\src\\timer3.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___8_timer3_c_cda64186____REV16|
#line 388 "..\\..\\..\\M0P0_Library\\HC32L13X_DDL_V1.0\\driver\\CMSIS\\Include\\cmsis_armcc.h"
|__asm___8_timer3_c_cda64186____REV16| PROC
#line 389

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___8_timer3_c_cda64186____REVSH|
#line 402
|__asm___8_timer3_c_cda64186____REVSH| PROC
#line 403

 revsh r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
