designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
addfile C:/Users/Z585/Desktop/LD1sl/LD1/dekoderis.vhd
# Adding file C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd ... Done
addfile C:/Users/Z585/Desktop/LD1sl/LD1/dekoderis2.vhd
# Adding file C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis2.vhd ... Done
addfile C:/Users/Z585/Desktop/LD1sl/LD1/dekoderis3.vhd
# Adding file C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis3.vhd ... Done
vlib C:/Users/Z585/Desktop/LD1sl/Klasika/work
# Warning: Library work already exists
adel -all
# Library contents cleared.
vcom -dbg -work work C:/Users/Z585/Desktop/LD1sl/LD1/dekoderis.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd
# Compile Entity "DEKODERIS"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -dbg -work work C:/Users/Z585/Desktop/LD1sl/LD1/dekoderis2.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis2.vhd
# Compile Entity "DEKODERIS2"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS2"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
vcom -dbg -work work C:/Users/Z585/Desktop/LD1sl/LD1/dekoderis3.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis3.vhd
# Compile Entity "DEKODERIS3"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS3"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
entity DEKODERIS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r DEKODERIS -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Error: You do not have a valid license to simulate VHDL unit 'work.DEKODERIS'.
# Contact Aldec for ordering information - sales@aldec.com.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Error: vsim: cannot select specified top-level
add wave *
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD1sl/Klasika/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /* not found in C:/Users/Z585/Desktop/LD1sl/Klasika/src/wave.asdb.
# Error: Simulation not initialized.
#     while executing
# "error "Simulation not initialized.""
#     (procedure "run" line 6)
#     invoked from within
# "run 1000ns"
#     (file "C:/Users/Z585/Desktop/LD1sl/Klasika/Klasika.ado" line 30)
#     invoked from within
# "source {C:/Users/Z585/Desktop/LD1sl/Klasika/Klasika.ado}"
#     invoked from within
# "interp eval $slave "source $source_file""
acom -O3 -work work -2002  $dsn/../LD1/dekoderis.vhd $dsn/../LD1/dekoderis2.vhd $dsn/../LD1/dekoderis3.vhd $dsn/src/TestBench/dekoderis_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd
# Compile Entity "DEKODERIS"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS"
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis2.vhd
# Compile Entity "DEKODERIS2"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS2"
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis3.vhd
# Compile Entity "DEKODERIS3"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS3"
# File: C:\Users\Z585\Desktop\LD1sl\Klasika\src\TestBench\dekoderis_TB.vhd
# Compile Entity "dekoderis_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dekoderis_tb"
# Compile Configuration "TESTBENCH_FOR_dekoderis"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
SetActiveLib -work
comp -include "C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd
# Compile Entity "DEKODERIS"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
comp -include "$dsn\src\TestBench\dekoderis_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD1sl\Klasika\src\TestBench\dekoderis_TB.vhd
# Compile Entity "dekoderis_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dekoderis_tb"
# Compile Configuration "TESTBENCH_FOR_dekoderis"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_dekoderis 
# ELBREAD: Elaboration process.
# ELBREAD: Error: You do not have a valid license to simulate VHDL unit 'work.testbench_for_dekoderis'.
# Contact Aldec for ordering information - sales@aldec.com.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Error: asim: cannot select specified top-level
# Error: DO_001 in file C:\Users\Z585\Desktop\LD1sl\Klasika\src\TestBench\dekoderis_TB_runtest.do line 4
# Error: Cannot run C:\Users\Z585\Desktop\LD1sl\Klasika\src\TestBench\dekoderis_TB_runtest.do
