{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732598053895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732598053896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 00:14:13 2024 " "Processing started: Tue Nov 26 00:14:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732598053896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732598053896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732598053896 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732598054188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg/sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg/sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg/sseg.vhd" "" { Text "C:/altera/13.0sp1/LAB6FINAL/sseg/sseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732598054521 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg/sseg.vhd" "" { Text "C:/altera/13.0sp1/LAB6FINAL/sseg/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732598054521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732598054521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "registers/reg.vhd" "" { Text "C:/altera/13.0sp1/LAB6FINAL/registers/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732598054523 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "registers/reg.vhd" "" { Text "C:/altera/13.0sp1/LAB6FINAL/registers/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732598054523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732598054523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-fsm " "Found design unit 1: FSM-fsm" {  } { { "FSM/FSM.vhd" "" { Text "C:/altera/13.0sp1/LAB6FINAL/FSM/FSM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732598054525 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM/FSM.vhd" "" { Text "C:/altera/13.0sp1/LAB6FINAL/FSM/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732598054525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732598054525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavior " "Found design unit 1: decoder-Behavior" {  } { { "decoder/decoder.vhd" "" { Text "C:/altera/13.0sp1/LAB6FINAL/decoder/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732598054527 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder/decoder.vhd" "" { Text "C:/altera/13.0sp1/LAB6FINAL/decoder/decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732598054527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732598054527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU/ALU.vhd" "" { Text "C:/altera/13.0sp1/LAB6FINAL/ALU/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732598054529 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.vhd" "" { Text "C:/altera/13.0sp1/LAB6FINAL/ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732598054529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732598054529 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sseg/CPU.bdf " "Can't analyze file -- file sseg/CPU.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1732598054532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/LAB6FINAL/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732598054534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732598054534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732598054558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/altera/13.0sp1/LAB6FINAL/CPU.bdf" { { 280 568 720 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732598054565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst2 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/altera/13.0sp1/LAB6FINAL/CPU.bdf" { { 232 288 488 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732598054575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst3 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/altera/13.0sp1/LAB6FINAL/CPU.bdf" { { 40 1104 1288 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732598054584 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leds4 sseg.vhd(12) " "VHDL Process Statement warning at sseg.vhd(12): inferring latch(es) for signal or variable \"leds4\", which holds its previous value in one or more paths through the process" {  } { { "sseg/sseg.vhd" "" { Text "C:/altera/13.0sp1/LAB6FINAL/sseg/sseg.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1732598054592 "|sseg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/altera/13.0sp1/LAB6FINAL/CPU.bdf" { { 40 832 1024 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732598054593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst4 " "Elaborating entity \"reg\" for hierarchy \"reg:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/altera/13.0sp1/LAB6FINAL/CPU.bdf" { { -96 336 496 16 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732598054596 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[0\] VCC " "Pin \"sign\[0\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/LAB6FINAL/CPU.bdf" { { 112 1304 1480 128 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732598054923 "|CPU|sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[1\] VCC " "Pin \"sign\[1\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/LAB6FINAL/CPU.bdf" { { 112 1304 1480 128 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732598054923 "|CPU|sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[2\] VCC " "Pin \"sign\[2\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/LAB6FINAL/CPU.bdf" { { 112 1304 1480 128 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732598054923 "|CPU|sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[3\] VCC " "Pin \"sign\[3\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/LAB6FINAL/CPU.bdf" { { 112 1304 1480 128 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732598054923 "|CPU|sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[4\] VCC " "Pin \"sign\[4\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/LAB6FINAL/CPU.bdf" { { 112 1304 1480 128 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732598054923 "|CPU|sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[5\] VCC " "Pin \"sign\[5\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/LAB6FINAL/CPU.bdf" { { 112 1304 1480 128 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732598054923 "|CPU|sign[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1732598054923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732598055143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732598055143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732598055168 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732598055168 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732598055168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732598055168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732598055183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 00:14:15 2024 " "Processing ended: Tue Nov 26 00:14:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732598055183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732598055183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732598055183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732598055183 ""}
