Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Control.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Control"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Register.v" in library work
Compiling verilog file "PC.v" in library work
Module <Register> compiled
Compiling verilog file "Mux.v" in library work
Module <PC> compiled
Compiling verilog file "ipcore_dir/rom.v" in library work
Module <DataSelector> compiled
Compiling verilog file "ipcore_dir/Ram.v" in library work
Module <rom> compiled
Compiling verilog file "ImmExtender.v" in library work
Module <Ram> compiled
Compiling verilog file "ALU.v" in library work
Module <ImmExtender> compiled
Compiling verilog file "Control.v" in library work
Module <ALU> compiled
Module <Control> compiled
No errors in compilation
Analysis of file <"Control.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Control> in library <work>.

Analyzing hierarchy for module <PC> in library <work>.

Analyzing hierarchy for module <Register> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <ImmExtender> in library <work>.

Analyzing hierarchy for module <DataSelector> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Control>.
WARNING:Xst:905 - "Control.v" line 80: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <JImme>, <ALUResult>, <Imme>, <addr>
WARNING:Xst:2211 - "ipcore_dir/rom.v" line 71: Instantiating black box module <rom>.
WARNING:Xst:2211 - "ipcore_dir/Ram.v" line 76: Instantiating black box module <Ram>.
Module <Control> is correct for synthesis.
 
Analyzing module <PC> in library <work>.
Module <PC> is correct for synthesis.
 
Analyzing module <Register> in library <work>.
Module <Register> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <ImmExtender> in library <work>.
Module <ImmExtender> is correct for synthesis.
 
Analyzing module <DataSelector> in library <work>.
Module <DataSelector> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <Register> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <PC>.
    Related source file is "PC.v".
    Found 9-bit register for signal <address>.
    Found 9-bit adder for signal <address$addsub0000> created at line 40.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <PC> synthesized.


Synthesizing Unit <Register>.
    Related source file is "Register.v".
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 35.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 36.
    Found 1024-bit register for signal <regs>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <regs>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <Register> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:646 - Signal <subRes> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 8-to-1 multiplexer for signal <Result>.
    Found 32-bit subtractor for signal <old_subRes_1$sub0000> created at line 38.
    Found 32-bit adder for signal <Result$addsub0000> created at line 33.
    Found 32-bit comparator equal for signal <Result$cmp_eq0000> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <ImmExtender>.
    Related source file is "ImmExtender.v".
    Found 32-bit 4-to-1 multiplexer for signal <Res>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <ImmExtender> synthesized.


Synthesizing Unit <DataSelector>.
    Related source file is "Mux.v".
Unit <DataSelector> synthesized.


Synthesizing Unit <Control>.
    Related source file is "Control.v".
WARNING:Xst:646 - Signal <writeAddr<31:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <JImme<25:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <JImme<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <muxCtrl1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <muxCtrl2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <muxCtrl3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <ALUCtrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ramCtrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <regCtrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <pcCtrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ImmCtrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 9-bit latch for signal <newAddr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 9-bit adder for signal <newAddr$addsub0000> created at line 149.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Control> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 9-bit adder                                           : 2
# Registers                                            : 33
 32-bit register                                       : 32
 9-bit register                                        : 1
# Latches                                              : 9
 1-bit latch                                           : 7
 3-bit latch                                           : 1
 9-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 4
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/rom.ngc>.
Reading core <ipcore_dir/Ram.ngc>.
Loading core <rom> for timing and area information for instance <mem>.
Loading core <Ram> for timing and area information for instance <ram>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 9-bit adder                                           : 2
# Registers                                            : 1033
 Flip-Flops                                            : 1033
# Latches                                              : 9
 1-bit latch                                           : 7
 3-bit latch                                           : 1
 9-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 66
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Control> ...

Optimizing unit <PC> ...

Optimizing unit <Register> ...

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <newAddr_0> of sequential type is unconnected in block <Control>.
WARNING:Xst:2677 - Node <newAddr_1> of sequential type is unconnected in block <Control>.
WARNING:Xst:2677 - Node <pCounter/address_1> of sequential type is unconnected in block <Control>.
WARNING:Xst:2677 - Node <pCounter/address_0> of sequential type is unconnected in block <Control>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Control, actual ratio is 142.
Optimizing block <Control> to meet ratio 100 (+ 5) of 960 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <Control>, final ratio is 139.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1031
 Flip-Flops                                            : 1031

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Control.ngr
Top Level Output File Name         : Control
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 2

Cell Usage :
# BELS                             : 2671
#      GND                         : 2
#      INV                         : 2
#      LUT2                        : 113
#      LUT2_D                      : 1
#      LUT3                        : 1183
#      LUT4                        : 183
#      LUT4_D                      : 58
#      MUXCY                       : 84
#      MUXF5                       : 525
#      MUXF6                       : 257
#      MUXF7                       : 128
#      MUXF8                       : 63
#      VCC                         : 1
#      XORCY                       : 71
# FlipFlops/Latches                : 1087
#      FD                          : 39
#      FDR                         : 7
#      FDRE_1                      : 896
#      FDSE_1                      : 128
#      LD                          : 17
# RAMS                             : 64
#      RAM32X1S                    : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      IBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                     1325  out of    960   138% (*) 
 Number of Slice Flip Flops:           1087  out of   1920    56%  
 Number of 4 input LUTs:               1668  out of   1920    86%  
    Number used as logic:              1540
    Number used as RAMs:                128
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of     83     2%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------+-------+
Clock Signal                         | Clock buffer(FF name)  | Load  |
-------------------------------------+------------------------+-------+
clk                                  | BUFGP                  | 1134  |
ImmCtrl_not0001(ImmCtrl_not00011:O)  | NONE(*)(ImmCtrl)       | 1     |
muxCtrl1_not0001(muxCtrl1_not00011:O)| NONE(*)(pcCtrl)        | 6     |
ALUCtrl_not0001(ALUCtrl_not000184:O) | NONE(*)(ALUCtrl_0)     | 3     |
newAddr_not0001(newAddr_not000121:O) | NONE(*)(newAddr_2)     | 7     |
-------------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 39.115ns (Maximum Frequency: 25.566MHz)
   Minimum input arrival time before clock: 4.663ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 39.115ns (frequency: 25.566MHz)
  Total number of paths / destination ports: 89396453 / 2542
-------------------------------------------------------------------------
Delay:               19.557ns (Levels of Logic = 24)
  Source:            mem/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/a_reg_2 (FF)
  Destination:       register/regs_31_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: mem/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/a_reg_2 to register/regs_31_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/a_reg_2 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/a_reg<2>)
     LUT4:I0->O            1   0.704   0.000  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom000091111 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom00009111)
     MUXF5:I0->O           7   0.321   0.743  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom00009111_f5 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/N2)
     LUT3:I2->O          514   0.704   1.445  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom000021111 (spo<16>)
     end scope: 'mem'
     LUT3:I2->O            1   0.704   0.000  register/mux32_6 (register/mux32_6)
     MUXF5:I1->O           1   0.321   0.000  register/mux32_5_f5 (register/mux32_5_f5)
     MUXF6:I1->O           1   0.521   0.000  register/mux32_4_f6 (register/mux32_4_f6)
     MUXF7:I1->O           1   0.521   0.000  register/mux32_3_f7 (register/mux32_3_f7)
     MUXF8:I1->O           2   0.521   0.451  register/mux32_2_f8 (register/_varindex0001<0>)
     LUT4:I3->O            5   0.704   0.712  MUX1/Res<0>1 (parameterT<0>)
     LUT2:I1->O            1   0.704   0.000  alu/Madd_Result_addsub0000_lut<0> (alu/Madd_Result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  alu/Madd_Result_addsub0000_cy<0> (alu/Madd_Result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  alu/Madd_Result_addsub0000_cy<1> (alu/Madd_Result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  alu/Madd_Result_addsub0000_cy<2> (alu/Madd_Result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  alu/Madd_Result_addsub0000_cy<3> (alu/Madd_Result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  alu/Madd_Result_addsub0000_cy<4> (alu/Madd_Result_addsub0000_cy<4>)
     XORCY:CI->O           1   0.804   0.499  alu/Madd_Result_addsub0000_xor<5> (alu/Result_addsub0000<5>)
     LUT2:I1->O            1   0.704   0.000  alu/Ctr<2>_725 (alu/Ctr<2>_725)
     MUXF5:I0->O           1   0.321   0.424  alu/Ctr<2>_5_f5_24 (alu/Ctr<2>_5_f525)
     LUT4:I3->O          257   0.704   1.333  alu/Ctr<2>26 (ALUResult<5>)
     begin scope: 'ram'
     RAM32X1S:A3->O        1   1.025   0.499  U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram1 (U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N4)
     LUT3:I1->O            3   0.704   0.566  U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX11 (spo<0>)
     end scope: 'ram'
     LUT3:I2->O           16   0.704   0.000  MUX2/Res<0>1 (writeData<0>)
     FDSE_1:D                  0.308          register/regs_16_0
    ----------------------------------------
    Total                     19.557ns (12.290ns logic, 7.267ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'muxCtrl1_not0001'
  Clock period: 11.561ns (frequency: 86.501MHz)
  Total number of paths / destination ports: 100 / 1
-------------------------------------------------------------------------
Delay:               11.561ns (Levels of Logic = 23)
  Source:            muxCtrl1 (LATCH)
  Destination:       pcCtrl (LATCH)
  Source Clock:      muxCtrl1_not0001 falling
  Destination Clock: muxCtrl1_not0001 falling

  Data Path: muxCtrl1 to pcCtrl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              33   0.676   1.298  muxCtrl1 (muxCtrl1)
     LUT3:I2->O           16   0.704   1.113  MUX1/Res<16>11 (N13)
     LUT4:I1->O            5   0.704   0.668  MUX1/Res<16>1 (parameterT<16>)
     LUT3:I2->O            1   0.704   0.000  alu/Msub_old_subRes_1_sub0000_lut<16> (alu/Msub_old_subRes_1_sub0000_lut<16>)
     MUXCY:S->O            1   0.464   0.000  alu/Msub_old_subRes_1_sub0000_cy<16> (alu/Msub_old_subRes_1_sub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  alu/Msub_old_subRes_1_sub0000_cy<17> (alu/Msub_old_subRes_1_sub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  alu/Msub_old_subRes_1_sub0000_cy<18> (alu/Msub_old_subRes_1_sub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  alu/Msub_old_subRes_1_sub0000_cy<19> (alu/Msub_old_subRes_1_sub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  alu/Msub_old_subRes_1_sub0000_cy<20> (alu/Msub_old_subRes_1_sub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  alu/Msub_old_subRes_1_sub0000_cy<21> (alu/Msub_old_subRes_1_sub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  alu/Msub_old_subRes_1_sub0000_cy<22> (alu/Msub_old_subRes_1_sub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  alu/Msub_old_subRes_1_sub0000_cy<23> (alu/Msub_old_subRes_1_sub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  alu/Msub_old_subRes_1_sub0000_cy<24> (alu/Msub_old_subRes_1_sub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  alu/Msub_old_subRes_1_sub0000_cy<25> (alu/Msub_old_subRes_1_sub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  alu/Msub_old_subRes_1_sub0000_cy<26> (alu/Msub_old_subRes_1_sub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  alu/Msub_old_subRes_1_sub0000_cy<27> (alu/Msub_old_subRes_1_sub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  alu/Msub_old_subRes_1_sub0000_cy<28> (alu/Msub_old_subRes_1_sub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  alu/Msub_old_subRes_1_sub0000_cy<29> (alu/Msub_old_subRes_1_sub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  alu/Msub_old_subRes_1_sub0000_cy<30> (alu/Msub_old_subRes_1_sub0000_cy<30>)
     XORCY:CI->O           2   0.804   0.451  alu/Msub_old_subRes_1_sub0000_xor<31> (alu/old_subRes_1_sub0000<31>)
     LUT4:I3->O            1   0.704   0.000  alu/Mmux_Result_5 (alu/Mmux_Result_5)
     MUXF5:I0->O           1   0.321   0.000  alu/Mmux_Result_3_f5 (alu/Mmux_Result_3_f5)
     MUXF6:I1->O           4   0.521   0.591  alu/Mmux_Result_2_f6 (ALUResult<0>)
     LUT4:I3->O            8   0.704   0.000  newAddr_not000121 (newAddr_not0001)
     LD:D                      0.308          pcCtrl
    ----------------------------------------
    Total                     11.561ns (7.440ns logic, 4.121ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1031 / 1031
-------------------------------------------------------------------------
Offset:              4.663ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       pCounter/address_8 (FF)
  Destination Clock: clk rising

  Data Path: reset to pCounter/address_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  reset_IBUF (reset_IBUF)
     INV:I->O           1031   0.704   1.410  register/reset_inv321_INV_0 (pCounter/reset_inv)
     FDR:R                     0.911          pCounter/address_2
    ----------------------------------------
    Total                      4.663ns (2.833ns logic, 1.830ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.00 secs
 
--> 

Total memory usage is 336312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :   12 (   0 filtered)

