#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov  2 14:44:38 2022
# Process ID: 54816
# Current directory: b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex
# Command line: vivado.exe -notrace -source b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/fh1159_z9es1_demo/fl1159_demo.srcs/sources_1/ip/ibert_ultrascale_gth_0/ibert_ultrascale_gth_0_ex.tcl
# Log file: b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/vivado.log
# Journal file: b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/fh1159_z9es1_demo/fl1159_demo.srcs/sources_1/ip/ibert_ultrascale_gth_0/ibert_ultrascale_gth_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx_2020.1/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1078.598 ; gain = 0.000
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/data/mb_bootloop_le.elf'.
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/data/mb_bootloop_le.elf'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xsim/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xsim/quad_pblock.tcl'
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/modelsim/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/modelsim/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/questa/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/questa/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/ies/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/ies/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/vcs/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/vcs/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/riviera/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/riviera/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/activehdl/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/activehdl/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xcelium/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xcelium/quad_pblock.tcl'
export_ip_user_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1078.598 ; gain = 0.000
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Nov  2 14:45:46 2022] Launched synth_1...
Run output will be captured here: b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/synth_1/runme.log
[Wed Nov  2 14:45:46 2022] Launched impl_1...
Run output will be captured here: b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1078.598 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2332.895 ; gain = 1254.297
set_property PROGRAM.FILE {b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.bit} [get_hw_devices xczu19_0]
set_property PROBES.FILE {b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.ltx} [get_hw_devices xczu19_0]
set_property FULL_PROBES.FILE {b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.ltx} [get_hw_devices xczu19_0]
current_hw_device [get_hw_devices xczu19_0]
refresh_hw_device [lindex [get_hw_devices xczu19_0] 0]
INFO: [Labtools 27-1435] Device xczu19 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu19_0]
set_property PROBES.FILE {b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.ltx} [get_hw_devices xczu19_0]
set_property FULL_PROBES.FILE {b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.ltx} [get_hw_devices xczu19_0]
set_property PROGRAM.FILE {b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.bit} [get_hw_devices xczu19_0]
program_hw_devices [get_hw_devices xczu19_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2397.371 ; gain = 0.230
refresh_hw_device [lindex [get_hw_devices xczu19_0] 0]
INFO: [Labtools 27-2302] Device xczu19 (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
detect_hw_sio_links
INFO: [Labtools 27-2267] Found 2 links.
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y27/TX->localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y25/RX}]
commit_hw_sio [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y27/TX->localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y25/RX}]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y27/TX->localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y25/RX}]
commit_hw_sio [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y27/TX->localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y25/RX}]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y25/TX->localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y27/RX}]
commit_hw_sio [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y25/TX->localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y27/RX}]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y25/TX->localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y27/RX}]
commit_hw_sio [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y25/TX->localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_230/MGT_X0Y27/RX}]
