Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 16 15:03:20 2018
| Host         : DESKTOP-ECK2RKS running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/convolve_timing_synth.rpt
| Design       : convolve
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 r1_reg_122_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 5.585ns (77.738%)  route 1.599ns (22.262%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1099, unset)         0.973     0.973    ap_clk
                         FDRE                                         r  r1_reg_122_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.340     1.313 r  r1_reg_122_reg[5]/Q
                         net (fo=15, unplaced)        0.800     2.113    convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/Q[5]
                         DSP48E1 (Prop_dsp48e1_D[5]_P[7])
                                                      5.245     7.358 r  convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/p/P[7]
                         net (fo=2, unplaced)         0.800     8.157    convolve_conv_s_axi_U/int_in_r/address0[6]
                         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1099, unset)         0.924     8.924    convolve_conv_s_axi_U/int_in_r/ap_clk
                         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.323    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                  0.166    




