<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::R600InstrInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a54891e94b588b8ba0ba2586547e17e31">addFlag</a>(MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">ALU_VEC_201</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">ALU_VEC_210</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a086f43049b2d52208b7727be22f5e604">analyzeBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> enum name</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">buildDefaultInstruction</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab0a25e05dcbec8a3858a648945334b51">buildIndirectRead</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a63d622b0faab0d2ae06922e2e5747b2f">buildIndirectWrite</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a3b92da744ddde099abc9476ceca6a26a">buildMovImm</a>(MachineBasicBlock &amp;BB, MachineBasicBlock::iterator I, unsigned DstReg, uint64_t Imm) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#afa59b61d712578092c3cb3cc7f960498">buildMovInstr</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aca2b6568c134ce283d74d23db8d6b665">buildSlotOfVectorInstruction</a>(MachineBasicBlock &amp;MBB, MachineInstr *MI, unsigned Slot, unsigned DstReg) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0bd21a3c7db6ec5b26c776c6b5fe4b13">calculateIndirectAddress</a>(unsigned RegIndex, unsigned Channel) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a507703ee09a583ff911a8d09cd409b68">canBeConsideredALU</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#afb8b734da10672ff4ffc3ec7bf04ec1d">clearFlag</a>(MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a09a1b90115b4aac78077a61018aa7f40">copyPhysReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a74e6aef88dec63b3e87ab2a3fc6f9c78">CreateTargetScheduleState</a>(const TargetSubtargetInfo &amp;) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a3f981149d5958196da00178c5640d576">definesAddressRegister</a>(MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a55ba3430477fde4a6a57537f5d7ea405">DefinesPredicate</a>(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab4c95ecc60411327fd2f6c5d0664224c">expandPostRAPseudo</a>(MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#accae71a18e9054f96a7919785976ee15">FindSwizzleForVectorSlot</a>(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a37b6db57d242415d13b5801a1cf36b1a">fitsConstReadLimitations</a>(const std::vector&lt; MachineInstr *&gt; &amp;) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad2602638ef43bcf2b073625f2bd0d9c8">fitsConstReadLimitations</a>(const std::vector&lt; unsigned &gt; &amp;) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6960d5cf84ae4fef4055e531ed687425">fitsReadPortLimitations</a>(const std::vector&lt; MachineInstr *&gt; &amp;MIs, const DenseMap&lt; unsigned, unsigned &gt; &amp;PV, std::vector&lt; BankSwizzle &gt; &amp;BS, bool isLastAluTrans) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a11cffe1c421ec06252714db83ea2bf5b">getAddressSpaceForPseudoSourceKind</a>(unsigned Kind) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#abe6350749fb33b3fb889a5cb8b5d4ba4">getFlagOp</a>(MachineInstr &amp;MI, unsigned SrcIdx=0, unsigned Flag=0) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a3a65fc2e57549e3d7a37ad516d6523f0">getIndirectAddrRegClass</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a2666dab43798128db9f7c436090e2d64">getIndirectIndexBegin</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6963ee4846a440960af3393b33d4e8b0">getIndirectIndexEnd</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a3317ad36612bd0a93dad2af012182dc7">getInstrLatency</a>(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a426079288663f8c9a5cad471d1f08f7c">getMaxAlusPerClause</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(const MachineInstr &amp;MI, unsigned Op) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#acb5d76d41819d66002d2e29ffdd5aabe">getOperandIdx</a>(unsigned Opcode, unsigned Op) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ac39a8558f3e2c9d7806eab38a2bc3fa6">getPredicationCost</a>(const MachineInstr &amp;) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad5ee507c2b97d4f500c7baa5f7652ed7">getRegisterInfo</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab858beae728e107227a9e07759588087">getSelIdx</a>(unsigned Opcode, unsigned SrcIdx) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae6f1cb7931164d888acd081fa41e6246">getSrcs</a>(MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1215beb8e209f4246f9809770be405d9">hasInstrModifiers</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a648e69f41d62376b996b0b5209022fbd">insertBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad80e1e5645d57c506cb63732f576ce81">isALUInstr</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a891797e1ad8f29e9ed5d3443f10dc82e">isCubeOp</a>(unsigned opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#add24e1463a36a613e008ed84227b4785">isExport</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a55db1c9534c0011ebc83c1c5776bed98">isFlagSet</a>(const MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a89de148c8666da38bdf2b414f9e254ec">isLDSInstr</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab64e90b1e671bf82b2dbcc831d63ddbf">isLDSRetInstr</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">isLegalToSplitMBBAt</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a2fce8516b6f35622360433c3bae2b70c">isLegalUpTo</a>(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, const std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;Swz, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1fddf85baa47d23103126f2a45ea3a4e">isMov</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab334b6a433595c3b14311e50ed433119">isPredicable</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab39a8eb989f01d8ed539a6fe6a210ba6">isPredicated</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a2700054a144dc843858ac4954f53e2b4">isProfitableToDupForIfCvt</a>(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa83513847e40eb20946e50e05d50fc3b">isProfitableToIfCvt</a>(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a49fa0640f041ac13c4f7d6eacf03278b">isProfitableToIfCvt</a>(MachineBasicBlock &amp;TMBB, unsigned NumTCycles, unsigned ExtraTCycles, MachineBasicBlock &amp;FMBB, unsigned NumFCycles, unsigned ExtraFCycles, BranchProbability Probability) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">isProfitableToUnpredicate</a>(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a7f44398d0ba1f70349d99b68940febde">isReductionOp</a>(unsigned opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a203427996c21180b34137c06cad60897">isRegisterLoad</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a8666942835ab1d1420a6cf1d83ff5262">isRegisterStore</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">isTransOnly</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae4040056c150bccdd7d14849ffa9486d">isTransOnly</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a5bad3393698345347bc9ef02419fd8cd">isVector</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">isVectorOnly</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0aa7e2ed9eabcb9cc26a590209d53d9d">isVectorOnly</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6051ea915d00d989d449bb69ab996d4b">mustBeLastInClause</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4501178e61d2f154d7b9bc4fc519fe68">PredicateInstruction</a>(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1f6b4a34f38efcec5ce770e58c69220f">R600InstrInfo</a>(const R600Subtarget &amp;)</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#acbfbaa0e925b1f975b016053d752e899">readsLDSSrcReg</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a80b011db3b1da37d9792a8f95fd3069e">removeBranch</a>(MachineBasicBlock &amp;MBB, int *BytesRemvoed=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa21fe05557eb564cf547a20ccf43d9f5">reserveIndirectRegisters</a>(BitVector &amp;Reserved, const MachineFunction &amp;MF, const R600RegisterInfo &amp;TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a03c6876ed7ada0d971240509db503dc0">reverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1">setImmOperand</a>(MachineInstr &amp;MI, unsigned Op, int64_t Imm) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0aa3d48f55eef628d97bb21156177f19">usesAddressRegister</a>(MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">usesTextureCache</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a228e67ed635dc4282489be7f3fc1c2e8">usesTextureCache</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">usesVertexCache</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#abbae172c51615eb52ec12f0af642de64">usesVertexCache</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:22:25 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
