{
  "module_name": "r8192U_dm.h",
  "hash_id": "f2e572aa17361ebc3dbc7ec5cb8063724076508b5aab5fe809b338e1fef0440c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8192u/r8192U_dm.h",
  "human_readable_source": " \n \n  \n#ifndef\t__R8192UDM_H__\n#define __R8192UDM_H__\n\n \n#define         DM_DIG_THRESH_HIGH                      40\n#define         DM_DIG_THRESH_LOW                       35\n\n#define         DM_DIG_HIGH_PWR_THRESH_HIGH             75\n#define         DM_DIG_HIGH_PWR_THRESH_LOW              70\n\n#define         BW_AUTO_SWITCH_HIGH_LOW                 25\n#define         BW_AUTO_SWITCH_LOW_HIGH                 30\n\n#define         DM_DIG_BACKOFF                          12\n#define         DM_DIG_MAX                            0x36\n#define         DM_DIG_MIN                            0x1c\n#define         DM_DIG_MIN_NETCORE                    0x12\n\n#define         RX_PATH_SELECTION_SS_TH_LOW             30\n#define         RX_PATH_SELECTION_DIFF_TH               18\n\n#define         RATE_ADAPTIVE_TH_HIGH                   50\n#define         RATE_ADAPTIVE_TH_LOW_20M                30\n#define         RATE_ADAPTIVE_TH_LOW_40M                10\n#define         VERY_LOW_RSSI                           15\n#define         CTS_TO_SELF_TH_VAL                      30\n\n \n#define         E_FOR_TX_POWER_TRACK                   300\n \n#define         TX_POWER_NEAR_FIELD_THRESH_HIGH         68\n#define         TX_POWER_NEAR_FIELD_THRESH_LOW          62\n \n#define         TX_POWER_ATHEROAP_THRESH_HIGH           78\n#define         TX_POWER_ATHEROAP_THRESH_LOW            72\n\n \n#define         CURRENT_TX_RATE_REG                  0x1b8\n#define         INITIAL_TX_RATE_REG                  0x1b9\n#define         TX_RETRY_COUNT_REG                   0x1ac\n#define         REG_C38_TH                              20\n \n\n \n\nenum dig_algorithm {\n\tDIG_ALGO_BY_FALSE_ALARM = 0,\n\tDIG_ALGO_BY_RSSI\t= 1,\n};\n\nenum dynamic_init_gain_state {\n\tDM_STA_DIG_OFF = 0,\n\tDM_STA_DIG_ON,\n\tDM_STA_DIG_MAX\n};\n\nenum dig_connect {\n\tDIG_DISCONNECT = 0,\n\tDIG_CONNECT    = 1,\n};\n\nenum dig_pkt_detection_threshold {\n\tDIG_PD_AT_LOW_POWER    = 0,\n\tDIG_PD_AT_NORMAL_POWER = 1,\n\tDIG_PD_AT_HIGH_POWER   = 2,\n};\n\nenum dig_cck_cs_ratio_state {\n\tDIG_CS_RATIO_LOWER  = 0,\n\tDIG_CS_RATIO_HIGHER = 1,\n};\n\n \nstruct dig {\n\tu8                                 dig_enable_flag;\n\tenum dig_algorithm                 dig_algorithm;\n\tu8                                 dig_algorithm_switch;\n\n\tlong                               rssi_low_thresh;\n\tlong                               rssi_high_thresh;\n\n\tlong                               rssi_high_power_lowthresh;\n\tlong                               rssi_high_power_highthresh;\n\n\tenum dynamic_init_gain_state       dig_state;\n\tenum dynamic_init_gain_state       dig_highpwr_state;\n\tenum dig_connect                   cur_connect_state;\n\tenum dig_connect                   pre_connect_state;\n\n\tenum dig_pkt_detection_threshold   curpd_thstate;\n\tenum dig_pkt_detection_threshold   prepd_thstate;\n\tenum dig_cck_cs_ratio_state        curcs_ratio_state;\n\tenum dig_cck_cs_ratio_state        precs_ratio_state;\n\n\tu32                                pre_ig_value;\n\tu32                                cur_ig_value;\n\n\tu8                                 backoff_val;\n\tu8                                 rx_gain_range_min;\n\n\tlong                               rssi_val;\n};\n\nenum cck_rx_path_method {\n\tCCK_RX_VERSION_1 = 0,\n\tCCK_RX_VERSION_2 = 1,\n};\n\nstruct dynamic_rx_path_sel {\n\tenum cck_rx_path_method            cck_method;\n\tu8                                 cck_rx_path;\n\n\tu8                                 disabled_rf;\n\n\tu8                                 rf_rssi[4];\n\tu8                                 rf_enable_rssi_th[4];\n\tlong                               cck_pwdb_sta[4];\n};\n\nstruct tx_config_cmd {\n\tu32     cmd_op;         \n\tu32     cmd_length;     \n\tu32     cmd_value;\n};\n\n \n\n \nextern struct dig dm_digtable;\nextern u8 dm_shadow[16][256];\n \n\n \n\n \n\n \nvoid init_hal_dm(struct net_device *dev);\nvoid deinit_hal_dm(struct net_device *dev);\nvoid hal_dm_watchdog(struct net_device *dev);\nvoid init_rate_adaptive(struct net_device *dev);\nvoid dm_txpower_trackingcallback(struct work_struct *work);\nvoid dm_restore_dynamic_mechanism_state(struct net_device *dev);\nvoid dm_force_tx_fw_info(struct net_device *dev,\n\t\t\t u32 force_type, u32 force_value);\nvoid dm_init_edca_turbo(struct net_device *dev);\nvoid dm_rf_operation_test_callback(unsigned long data);\nvoid dm_rf_pathcheck_workitemcallback(struct work_struct *work);\nvoid dm_fsync_work_callback(struct work_struct *work);\nvoid dm_cck_txpower_adjust(struct net_device *dev, bool  binch14);\nvoid dm_initialize_txpower_tracking(struct net_device *dev);\n \n\n#endif\t \n\n \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}