`timescale 1ns / 1ps
module d_ff (
     input clk,
     input clr,
     input d,
     output reg o
);
endmodule