## Introduction (Round 0)


<br>

<b>Discipline | <b> Engineering
:--|:--|
<b> Lab | <b> Digital Electronics
<b> Experiment|     <b> 9. Implementation of 4x1 multiplexer and 1x4 demultiplexer using logic gates.

<h5> About the Experiment : </h5> <br>

This experiment is to analyse the truth table and working of 1x4 De-Multiplexer by using 3-input NAND and 1-input NOT logic gate ICs and 4x1 Multiplexer by using 3-input AND, 3-input OR, and 1-input NOT logic gate ICs.

<b>Name of Developer | <b> R.S. Anand
:--|:--|
<b> Institute | <b> IIT Roorkee
<b> Email id|     <b> anandfee@gmail.com
<b> Department | Electrical Engineering

#### Contributors List

SrNo | Name | Faculty or Student | Department| Institute | Email id
:--|:--|:--|:--|:--|:--|
1 | R.S. Anand | Faculty | Electrical Engineering | IIT Roorkee, Roorkee | anandfee@gmail.com
2 | Jasbir Singh | Research Fellow | Electrical Engineering | IIT Roorkee, Roorkee | jasbirjassy6@gmail.com 
3 | Rajeev Kumar | Research Fellow | Electrical Engineering | IIT Roorkee, Roorkee | rajeevkumar.rke@gmail.com
4 | Priyanshi Agarwal | Research Fellow | Electrical Engineering | IIT Roorkee, Roorkee | priyanshi.a07@gmail.com


<br>
