TITLE "Test Logic";

%
	Unit Test for logic operations
%

SUBDESIGN (
	led[1] : OUTPUT;
)

VARIABLE
	a[4..1] : NODE;
	b[4..1] : NODE;
BEGIN
	led[1] = 
END;