# DE1-SoC
The objective of the lab is to create a hardware prototype in VHDL for the Cyclone V using Quartus II and Qsys. The FPGA hardware is controlled through embedded C programs running on a Yocto Linux OS.
# Default FPGA 7-seg Output
![default by output](https://user-images.githubusercontent.com/96636782/157384366-e51bf1a2-232a-4930-b0aa-f9442ff0de87.jpg)
# Added Switch block as I/O ports
![qsys connection](https://user-images.githubusercontent.com/96636782/157384386-786da03c-da68-4037-9afd-463890c75508.jpg)
# Modified Output
![modified output](https://user-images.githubusercontent.com/96636782/157384379-7a5fda4d-fd88-4244-afed-cfbf36391b3c.jpg)
# Terminal Execution
![terminal execution](https://user-images.githubusercontent.com/96636782/157384394-36041892-01d3-4b4f-9cdc-41db42f5c90e.jpg)
