
motor_driver_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000103ac  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000019f0  08010580  08010580  00020580  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011f70  08011f70  00030220  2**0
                  CONTENTS
  4 .ARM          00000008  08011f70  08011f70  00021f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011f78  08011f78  00030220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011f78  08011f78  00021f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011f7c  08011f7c  00021f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08011f80  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009484  20000220  080121a0  00030220  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200096a4  080121a0  000396a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ea3c  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048e4  00000000  00000000  0004ec8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017d0  00000000  00000000  00053570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001608  00000000  00000000  00054d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029088  00000000  00000000  00056348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000222e5  00000000  00000000  0007f3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e76a7  00000000  00000000  000a16b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00188d5c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a54  00000000  00000000  00188dac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010564 	.word	0x08010564

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	08010564 	.word	0x08010564

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103e:	f107 0314 	add.w	r3, r7, #20
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
 8001048:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800104a:	1d3b      	adds	r3, r7, #4
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001056:	4b2a      	ldr	r3, [pc, #168]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001058:	4a2a      	ldr	r2, [pc, #168]	; (8001104 <MX_ADC1_Init+0xcc>)
 800105a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800105c:	4b28      	ldr	r3, [pc, #160]	; (8001100 <MX_ADC1_Init+0xc8>)
 800105e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001062:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001064:	4b26      	ldr	r3, [pc, #152]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800106a:	4b25      	ldr	r3, [pc, #148]	; (8001100 <MX_ADC1_Init+0xc8>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001070:	4b23      	ldr	r3, [pc, #140]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001072:	2200      	movs	r2, #0
 8001074:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001076:	4b22      	ldr	r3, [pc, #136]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001078:	2200      	movs	r2, #0
 800107a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800107e:	4b20      	ldr	r3, [pc, #128]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001080:	2200      	movs	r2, #0
 8001082:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001084:	4b1e      	ldr	r3, [pc, #120]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001086:	4a20      	ldr	r2, [pc, #128]	; (8001108 <MX_ADC1_Init+0xd0>)
 8001088:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800108a:	4b1d      	ldr	r3, [pc, #116]	; (8001100 <MX_ADC1_Init+0xc8>)
 800108c:	2200      	movs	r2, #0
 800108e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001090:	4b1b      	ldr	r3, [pc, #108]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001092:	2201      	movs	r2, #1
 8001094:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001096:	4b1a      	ldr	r3, [pc, #104]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001098:	2200      	movs	r2, #0
 800109a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800109e:	4b18      	ldr	r3, [pc, #96]	; (8001100 <MX_ADC1_Init+0xc8>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010a4:	4816      	ldr	r0, [pc, #88]	; (8001100 <MX_ADC1_Init+0xc8>)
 80010a6:	f005 ff71 	bl	8006f8c <HAL_ADC_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 80010b0:	f004 fa28 	bl	8005504 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_TRIPLEMODE_REGSIMULT;
 80010b4:	2316      	movs	r3, #22
 80010b6:	617b      	str	r3, [r7, #20]
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_DISABLED;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61bb      	str	r3, [r7, #24]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 80010bc:	2300      	movs	r3, #0
 80010be:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	4619      	mov	r1, r3
 80010c6:	480e      	ldr	r0, [pc, #56]	; (8001100 <MX_ADC1_Init+0xc8>)
 80010c8:	f006 fb3c 	bl	8007744 <HAL_ADCEx_MultiModeConfigChannel>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80010d2:	f004 fa17 	bl	8005504 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80010d6:	230a      	movs	r3, #10
 80010d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 80010da:	2301      	movs	r3, #1
 80010dc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	4619      	mov	r1, r3
 80010e6:	4806      	ldr	r0, [pc, #24]	; (8001100 <MX_ADC1_Init+0xc8>)
 80010e8:	f006 f8fe 	bl	80072e8 <HAL_ADC_ConfigChannel>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 80010f2:	f004 fa07 	bl	8005504 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010f6:	bf00      	nop
 80010f8:	3720      	adds	r7, #32
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	2000023c 	.word	0x2000023c
 8001104:	40012000 	.word	0x40012000
 8001108:	0f000001 	.word	0x0f000001

0800110c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001112:	463b      	mov	r3, r7
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800111e:	4b1e      	ldr	r3, [pc, #120]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001120:	4a1e      	ldr	r2, [pc, #120]	; (800119c <MX_ADC2_Init+0x90>)
 8001122:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001124:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001126:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800112a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800112c:	4b1a      	ldr	r3, [pc, #104]	; (8001198 <MX_ADC2_Init+0x8c>)
 800112e:	2200      	movs	r2, #0
 8001130:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001132:	4b19      	ldr	r3, [pc, #100]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001138:	4b17      	ldr	r3, [pc, #92]	; (8001198 <MX_ADC2_Init+0x8c>)
 800113a:	2200      	movs	r2, #0
 800113c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800113e:	4b16      	ldr	r3, [pc, #88]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001140:	2200      	movs	r2, #0
 8001142:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001146:	4b14      	ldr	r3, [pc, #80]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001148:	2200      	movs	r2, #0
 800114a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800114c:	4b12      	ldr	r3, [pc, #72]	; (8001198 <MX_ADC2_Init+0x8c>)
 800114e:	2201      	movs	r2, #1
 8001150:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001152:	4b11      	ldr	r3, [pc, #68]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001154:	2200      	movs	r2, #0
 8001156:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <MX_ADC2_Init+0x8c>)
 800115c:	2201      	movs	r2, #1
 800115e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001160:	480d      	ldr	r0, [pc, #52]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001162:	f005 ff13 	bl	8006f8c <HAL_ADC_Init>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_ADC2_Init+0x64>
  {
    Error_Handler();
 800116c:	f004 f9ca 	bl	8005504 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001170:	230b      	movs	r3, #11
 8001172:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001174:	2301      	movs	r3, #1
 8001176:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001178:	2300      	movs	r3, #0
 800117a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800117c:	463b      	mov	r3, r7
 800117e:	4619      	mov	r1, r3
 8001180:	4805      	ldr	r0, [pc, #20]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001182:	f006 f8b1 	bl	80072e8 <HAL_ADC_ConfigChannel>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 800118c:	f004 f9ba 	bl	8005504 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001190:	bf00      	nop
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000284 	.word	0x20000284
 800119c:	40012100 	.word	0x40012100

080011a0 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011a6:	463b      	mov	r3, r7
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80011b2:	4b1e      	ldr	r3, [pc, #120]	; (800122c <MX_ADC3_Init+0x8c>)
 80011b4:	4a1e      	ldr	r2, [pc, #120]	; (8001230 <MX_ADC3_Init+0x90>)
 80011b6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011b8:	4b1c      	ldr	r3, [pc, #112]	; (800122c <MX_ADC3_Init+0x8c>)
 80011ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011be:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80011c0:	4b1a      	ldr	r3, [pc, #104]	; (800122c <MX_ADC3_Init+0x8c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80011c6:	4b19      	ldr	r3, [pc, #100]	; (800122c <MX_ADC3_Init+0x8c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80011cc:	4b17      	ldr	r3, [pc, #92]	; (800122c <MX_ADC3_Init+0x8c>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80011d2:	4b16      	ldr	r3, [pc, #88]	; (800122c <MX_ADC3_Init+0x8c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011da:	4b14      	ldr	r3, [pc, #80]	; (800122c <MX_ADC3_Init+0x8c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80011e0:	4b12      	ldr	r3, [pc, #72]	; (800122c <MX_ADC3_Init+0x8c>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80011e6:	4b11      	ldr	r3, [pc, #68]	; (800122c <MX_ADC3_Init+0x8c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011ee:	4b0f      	ldr	r3, [pc, #60]	; (800122c <MX_ADC3_Init+0x8c>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80011f4:	480d      	ldr	r0, [pc, #52]	; (800122c <MX_ADC3_Init+0x8c>)
 80011f6:	f005 fec9 	bl	8006f8c <HAL_ADC_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_ADC3_Init+0x64>
  {
    Error_Handler();
 8001200:	f004 f980 	bl	8005504 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001204:	2300      	movs	r3, #0
 8001206:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001208:	2301      	movs	r3, #1
 800120a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800120c:	2300      	movs	r3, #0
 800120e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001210:	463b      	mov	r3, r7
 8001212:	4619      	mov	r1, r3
 8001214:	4805      	ldr	r0, [pc, #20]	; (800122c <MX_ADC3_Init+0x8c>)
 8001216:	f006 f867 	bl	80072e8 <HAL_ADC_ConfigChannel>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 8001220:	f004 f970 	bl	8005504 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001224:	bf00      	nop
 8001226:	3710      	adds	r7, #16
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	200002cc 	.word	0x200002cc
 8001230:	40012200 	.word	0x40012200

08001234 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08e      	sub	sp, #56	; 0x38
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a45      	ldr	r2, [pc, #276]	; (8001368 <HAL_ADC_MspInit+0x134>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d128      	bne.n	80012a8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	623b      	str	r3, [r7, #32]
 800125a:	4b44      	ldr	r3, [pc, #272]	; (800136c <HAL_ADC_MspInit+0x138>)
 800125c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125e:	4a43      	ldr	r2, [pc, #268]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001260:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001264:	6453      	str	r3, [r2, #68]	; 0x44
 8001266:	4b41      	ldr	r3, [pc, #260]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800126a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800126e:	623b      	str	r3, [r7, #32]
 8001270:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	61fb      	str	r3, [r7, #28]
 8001276:	4b3d      	ldr	r3, [pc, #244]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	4a3c      	ldr	r2, [pc, #240]	; (800136c <HAL_ADC_MspInit+0x138>)
 800127c:	f043 0304 	orr.w	r3, r3, #4
 8001280:	6313      	str	r3, [r2, #48]	; 0x30
 8001282:	4b3a      	ldr	r3, [pc, #232]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001286:	f003 0304 	and.w	r3, r3, #4
 800128a:	61fb      	str	r3, [r7, #28]
 800128c:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800128e:	2301      	movs	r3, #1
 8001290:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001292:	2303      	movs	r3, #3
 8001294:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800129a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800129e:	4619      	mov	r1, r3
 80012a0:	4833      	ldr	r0, [pc, #204]	; (8001370 <HAL_ADC_MspInit+0x13c>)
 80012a2:	f007 f847 	bl	8008334 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80012a6:	e05a      	b.n	800135e <HAL_ADC_MspInit+0x12a>
  else if(adcHandle->Instance==ADC2)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a31      	ldr	r2, [pc, #196]	; (8001374 <HAL_ADC_MspInit+0x140>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d128      	bne.n	8001304 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	61bb      	str	r3, [r7, #24]
 80012b6:	4b2d      	ldr	r3, [pc, #180]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ba:	4a2c      	ldr	r2, [pc, #176]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012c0:	6453      	str	r3, [r2, #68]	; 0x44
 80012c2:	4b2a      	ldr	r3, [pc, #168]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012ca:	61bb      	str	r3, [r7, #24]
 80012cc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
 80012d2:	4b26      	ldr	r3, [pc, #152]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	4a25      	ldr	r2, [pc, #148]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012d8:	f043 0304 	orr.w	r3, r3, #4
 80012dc:	6313      	str	r3, [r2, #48]	; 0x30
 80012de:	4b23      	ldr	r3, [pc, #140]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	f003 0304 	and.w	r3, r3, #4
 80012e6:	617b      	str	r3, [r7, #20]
 80012e8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012ea:	2302      	movs	r3, #2
 80012ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ee:	2303      	movs	r3, #3
 80012f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012fa:	4619      	mov	r1, r3
 80012fc:	481c      	ldr	r0, [pc, #112]	; (8001370 <HAL_ADC_MspInit+0x13c>)
 80012fe:	f007 f819 	bl	8008334 <HAL_GPIO_Init>
}
 8001302:	e02c      	b.n	800135e <HAL_ADC_MspInit+0x12a>
  else if(adcHandle->Instance==ADC3)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a1b      	ldr	r2, [pc, #108]	; (8001378 <HAL_ADC_MspInit+0x144>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d127      	bne.n	800135e <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	613b      	str	r3, [r7, #16]
 8001312:	4b16      	ldr	r3, [pc, #88]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001316:	4a15      	ldr	r2, [pc, #84]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001318:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800131c:	6453      	str	r3, [r2, #68]	; 0x44
 800131e:	4b13      	ldr	r3, [pc, #76]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001322:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001326:	613b      	str	r3, [r7, #16]
 8001328:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	60fb      	str	r3, [r7, #12]
 800132e:	4b0f      	ldr	r3, [pc, #60]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	4a0e      	ldr	r2, [pc, #56]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	6313      	str	r3, [r2, #48]	; 0x30
 800133a:	4b0c      	ldr	r3, [pc, #48]	; (800136c <HAL_ADC_MspInit+0x138>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001346:	2301      	movs	r3, #1
 8001348:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800134a:	2303      	movs	r3, #3
 800134c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134e:	2300      	movs	r3, #0
 8001350:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001352:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001356:	4619      	mov	r1, r3
 8001358:	4808      	ldr	r0, [pc, #32]	; (800137c <HAL_ADC_MspInit+0x148>)
 800135a:	f006 ffeb 	bl	8008334 <HAL_GPIO_Init>
}
 800135e:	bf00      	nop
 8001360:	3738      	adds	r7, #56	; 0x38
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40012000 	.word	0x40012000
 800136c:	40023800 	.word	0x40023800
 8001370:	40020800 	.word	0x40020800
 8001374:	40012100 	.word	0x40012100
 8001378:	40012200 	.word	0x40012200
 800137c:	40020000 	.word	0x40020000

08001380 <order_phases>:
#include <stdio.h>
#include <stdlib.h>
#include "usart.h"
#include "math_ops.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001380:	b5b0      	push	{r4, r5, r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af02      	add	r7, sp, #8
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
 800138c:	603b      	str	r3, [r7, #0]
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */
	PHASE_ORDER = 0;
 800138e:	4b76      	ldr	r3, [pc, #472]	; (8001568 <order_phases+0x1e8>)
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]

	if(!cal->started){
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	7c1b      	ldrb	r3, [r3, #16]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d108      	bne.n	80013ae <order_phases+0x2e>
		printf("\n\r\n\rChecking phase sign, pole pairs\r\n");
 800139c:	4873      	ldr	r0, [pc, #460]	; (800156c <order_phases+0x1ec>)
 800139e:	f00b f955 	bl	800c64c <puts>
		cal->started = 1;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2201      	movs	r2, #1
 80013a6:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	683a      	ldr	r2, [r7, #0]
 80013ac:	60da      	str	r2, [r3, #12]
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	68db      	ldr	r3, [r3, #12]
 80013b2:	683a      	ldr	r2, [r7, #0]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	ee07 3a90 	vmov	s15, r3
 80013ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013be:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8001570 <order_phases+0x1f0>
 80013c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	edd3 7a05 	vldr	s15, [r3, #20]
 80013d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013de:	d529      	bpl.n	8001434 <order_phases+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 80013f2:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
        cal->cal_position.elec_velocity = 0;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80013fc:	461a      	mov	r2, r3
 80013fe:	f04f 0300 	mov.w	r3, #0
 8001402:	f8c2 3298 	str.w	r3, [r2, #664]	; 0x298
        controller->i_d_des = I_CAL;
 8001406:	4b5b      	ldr	r3, [pc, #364]	; (8001574 <order_phases+0x1f4>)
 8001408:	695a      	ldr	r2, [r3, #20]
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        controller->i_q_des = 0.0f;
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        commutate(controller, &cal->cal_position);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001420:	332c      	adds	r3, #44	; 0x2c
 8001422:	4619      	mov	r1, r3
 8001424:	68b8      	ldr	r0, [r7, #8]
 8001426:	f001 fe05 	bl	8003034 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	695a      	ldr	r2, [r3, #20]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	619a      	str	r2, [r3, #24]
    	return;
 8001432:	e096      	b.n	8001562 <order_phases+0x1e2>
    }

    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	edd3 7a05 	vldr	s15, [r3, #20]
 800143a:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8001578 <order_phases+0x1f8>
 800143e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001446:	d51d      	bpl.n	8001484 <order_phases+0x104>
    	// rotate voltage vector through one electrical cycle
    	cal->theta_ref = W_CAL*(cal->time-T1);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	edd3 7a05 	vldr	s15, [r3, #20]
 800144e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001452:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001456:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800145a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	edc3 7a02 	vstr	s15, [r3, #8]
    	cal->cal_position.elec_angle = cal->theta_ref;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 800146e:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		commutate(controller, &cal->cal_position);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001478:	332c      	adds	r3, #44	; 0x2c
 800147a:	4619      	mov	r1, r3
 800147c:	68b8      	ldr	r0, [r7, #8]
 800147e:	f001 fdd9 	bl	8003034 <commutate>
    	return;
 8001482:	e06e      	b.n	8001562 <order_phases+0x1e2>
    }

	reset_foc(controller);
 8001484:	68b8      	ldr	r0, [r7, #8]
 8001486:	f001 fd61 	bl	8002f4c <reset_foc>

	float theta_end = encoder->angle_multiturn[0];
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	617b      	str	r3, [r7, #20]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	edd3 7a06 	vldr	s15, [r3, #24]
 8001496:	ed97 7a05 	vldr	s14, [r7, #20]
 800149a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800149e:	eef0 7ae7 	vabs.f32	s15, s15
 80014a2:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800157c <order_phases+0x1fc>
 80014a6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014aa:	ee16 0a90 	vmov	r0, s13
 80014ae:	f7ff f86b 	bl	8000588 <__aeabi_f2d>
 80014b2:	4602      	mov	r2, r0
 80014b4:	460b      	mov	r3, r1
 80014b6:	ec43 2b10 	vmov	d0, r2, r3
 80014ba:	f00e fcf1 	bl	800fea0 <round>
 80014be:	ec53 2b10 	vmov	r2, r3, d0
 80014c2:	4610      	mov	r0, r2
 80014c4:	4619      	mov	r1, r3
 80014c6:	f7ff fb8f 	bl	8000be8 <__aeabi_d2uiz>
 80014ca:	4603      	mov	r3, r0
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	701a      	strb	r2, [r3, #0]

	if(cal->theta_start < theta_end){
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	edd3 7a06 	vldr	s15, [r3, #24]
 80014d8:	ed97 7a05 	vldr	s14, [r7, #20]
 80014dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e4:	dd07      	ble.n	80014f6 <order_phases+0x176>
		cal->phase_order = 0;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2200      	movs	r2, #0
 80014ea:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Phase order correct\r\n");
 80014ee:	4824      	ldr	r0, [pc, #144]	; (8001580 <order_phases+0x200>)
 80014f0:	f00b f8ac 	bl	800c64c <puts>
 80014f4:	e006      	b.n	8001504 <order_phases+0x184>
	}
	else{
		cal->phase_order = 1;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2201      	movs	r2, #1
 80014fa:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Swapping phase sign\r\n");
 80014fe:	4821      	ldr	r0, [pc, #132]	; (8001584 <order_phases+0x204>)
 8001500:	f00b f8a4 	bl	800c64c <puts>
	}
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	4619      	mov	r1, r3
 800150a:	481f      	ldr	r0, [pc, #124]	; (8001588 <order_phases+0x208>)
 800150c:	f00b f818 	bl	800c540 <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff f837 	bl	8000588 <__aeabi_f2d>
 800151a:	4604      	mov	r4, r0
 800151c:	460d      	mov	r5, r1
 800151e:	6978      	ldr	r0, [r7, #20]
 8001520:	f7ff f832 	bl	8000588 <__aeabi_f2d>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	e9cd 2300 	strd	r2, r3, [sp]
 800152c:	4622      	mov	r2, r4
 800152e:	462b      	mov	r3, r5
 8001530:	4816      	ldr	r0, [pc, #88]	; (800158c <order_phases+0x20c>)
 8001532:	f00b f805 	bl	800c540 <iprintf>
    PHASE_ORDER = cal->phase_order;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	f893 3020 	ldrb.w	r3, [r3, #32]
 800153c:	461a      	mov	r2, r3
 800153e:	4b0a      	ldr	r3, [pc, #40]	; (8001568 <order_phases+0x1e8>)
 8001540:	601a      	str	r2, [r3, #0]
    PPAIRS = (float)cal->ppairs;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	ee07 3a90 	vmov	s15, r3
 800154a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <order_phases+0x1f4>)
 8001550:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    cal->started = 0;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	741a      	strb	r2, [r3, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2201      	movs	r2, #1
 800155e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8001562:	3718      	adds	r7, #24
 8001564:	46bd      	mov	sp, r7
 8001566:	bdb0      	pop	{r4, r5, r7, pc}
 8001568:	2000043c 	.word	0x2000043c
 800156c:	08010580 	.word	0x08010580
 8001570:	3851b717 	.word	0x3851b717
 8001574:	2000033c 	.word	0x2000033c
 8001578:	3fd06cbe 	.word	0x3fd06cbe
 800157c:	40c90fdb 	.word	0x40c90fdb
 8001580:	080105a8 	.word	0x080105a8
 8001584:	080105c0 	.word	0x080105c0
 8001588:	080105d8 	.word	0x080105d8
 800158c:	080105ec 	.word	0x080105ec

08001590 <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001590:	b580      	push	{r7, lr}
 8001592:	b094      	sub	sp, #80	; 0x50
 8001594:	af02      	add	r7, sp, #8
 8001596:	60f8      	str	r0, [r7, #12]
 8001598:	60b9      	str	r1, [r7, #8]
 800159a:	607a      	str	r2, [r7, #4]
 800159c:	603b      	str	r3, [r7, #0]
	/* Calibrates e-zero and encoder nonlinearity */

	if(!cal->started){
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	7c1b      	ldrb	r3, [r3, #16]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d10f      	bne.n	80015c6 <calibrate_encoder+0x36>
			printf("Starting offset cal and linearization\r\n");
 80015a6:	489c      	ldr	r0, [pc, #624]	; (8001818 <calibrate_encoder+0x288>)
 80015a8:	f00b f850 	bl	800c64c <puts>
			cal->started = 1;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2201      	movs	r2, #1
 80015b0:	741a      	strb	r2, [r3, #16]
			cal->start_count = loop_count;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	683a      	ldr	r2, [r7, #0]
 80015b6:	60da      	str	r2, [r3, #12]
			cal->next_sample_time = T1;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80015be:	629a      	str	r2, [r3, #40]	; 0x28
			cal->sample_count = 0;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2200      	movs	r2, #0
 80015c4:	84da      	strh	r2, [r3, #38]	; 0x26
		}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	68db      	ldr	r3, [r3, #12]
 80015ca:	683a      	ldr	r2, [r7, #0]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	ee07 3a90 	vmov	s15, r3
 80015d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015d6:	ed9f 7a91 	vldr	s14, [pc, #580]	; 800181c <calibrate_encoder+0x28c>
 80015da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	edd3 7a05 	vldr	s15, [r3, #20]
 80015ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80015ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f6:	d525      	bpl.n	8001644 <calibrate_encoder+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f04f 0200 	mov.w	r2, #0
 80015fe:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 800160a:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
        controller->i_d_des = I_CAL;
 800160e:	4b84      	ldr	r3, [pc, #528]	; (8001820 <calibrate_encoder+0x290>)
 8001610:	695a      	ldr	r2, [r3, #20]
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        controller->i_q_des = 0.0f;
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	f04f 0200 	mov.w	r2, #0
 800161e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        commutate(controller, &cal->cal_position);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001628:	332c      	adds	r3, #44	; 0x2c
 800162a:	4619      	mov	r1, r3
 800162c:	68b8      	ldr	r0, [r7, #8]
 800162e:	f001 fd01 	bl	8003034 <commutate>

    	cal->theta_start = encoder->angle_multiturn[0];
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	695a      	ldr	r2, [r3, #20]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	619a      	str	r2, [r3, #24]
    	cal->next_sample_time = cal->time;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	695a      	ldr	r2, [r3, #20]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	629a      	str	r2, [r3, #40]	; 0x28
    	return;
 8001642:	e26b      	b.n	8001b1c <calibrate_encoder+0x58c>
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	ed93 7a05 	vldr	s14, [r3, #20]
 800164a:	4b75      	ldr	r3, [pc, #468]	; (8001820 <calibrate_encoder+0x290>)
 800164c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001650:	eddf 6a74 	vldr	s13, [pc, #464]	; 8001824 <calibrate_encoder+0x294>
 8001654:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001658:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 800165c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001660:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001664:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001668:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800166c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001670:	f140 808a 	bpl.w	8001788 <calibrate_encoder+0x1f8>
    	// rotate voltage vector through one mechanical rotation in the positive direction
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	edd3 7a02 	vldr	s15, [r3, #8]
 800167a:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001828 <calibrate_encoder+0x298>
 800167e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	edc3 7a02 	vstr	s15, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001692:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		commutate(controller, &cal->cal_position);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 800169c:	332c      	adds	r3, #44	; 0x2c
 800169e:	4619      	mov	r1, r3
 80016a0:	68b8      	ldr	r0, [r7, #8]
 80016a2:	f001 fcc7 	bl	8003034 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if(cal->time > cal->next_sample_time){
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	ed93 7a05 	vldr	s14, [r3, #20]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80016b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ba:	dc00      	bgt.n	80016be <calibrate_encoder+0x12e>
				return;
			}
			cal->sample_count++;

		}
		return;
 80016bc:	e22e      	b.n	8001b1c <calibrate_encoder+0x58c>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80016c4:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 800183c <calibrate_encoder+0x2ac>
 80016c8:	ee67 6a87 	vmul.f32	s13, s15, s14
 80016cc:	4b54      	ldr	r3, [pc, #336]	; (8001820 <calibrate_encoder+0x290>)
 80016ce:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80016d2:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001824 <calibrate_encoder+0x294>
 80016d6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016e2:	ee17 3a90 	vmov	r3, s15
 80016e6:	61bb      	str	r3, [r7, #24]
			int error = encoder->raw - count_ref;//- encoder->raw;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	689a      	ldr	r2, [r3, #8]
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	617b      	str	r3, [r7, #20]
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	131b      	asrs	r3, r3, #12
 80016f6:	f403 2200 	and.w	r2, r3, #524288	; 0x80000
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80016fe:	4618      	mov	r0, r3
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	441a      	add	r2, r3
 8001704:	6879      	ldr	r1, [r7, #4]
 8001706:	f100 030a 	add.w	r3, r0, #10
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	440b      	add	r3, r1
 800170e:	605a      	str	r2, [r3, #4]
			printf("%.3f %d %d\r\n", cal->theta_ref, count_ref, cal->error_arr[cal->sample_count]);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe ff37 	bl	8000588 <__aeabi_f2d>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	330a      	adds	r3, #10
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	4413      	add	r3, r2
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	9301      	str	r3, [sp, #4]
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	9300      	str	r3, [sp, #0]
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	483e      	ldr	r0, [pc, #248]	; (800182c <calibrate_encoder+0x29c>)
 8001734:	f00a ff04 	bl	800c540 <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800173e:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8001830 <calibrate_encoder+0x2a0>
 8001742:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001750:	ee07 3a90 	vmov	s15, r3
 8001754:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001758:	4b31      	ldr	r3, [pc, #196]	; (8001820 <calibrate_encoder+0x290>)
 800175a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800175e:	eddf 6a35 	vldr	s13, [pc, #212]	; 8001834 <calibrate_encoder+0x2a4>
 8001762:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001766:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800176a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800176e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001776:	f000 81ce 	beq.w	8001b16 <calibrate_encoder+0x586>
			cal->sample_count++;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800177e:	3301      	adds	r3, #1
 8001780:	b29a      	uxth	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	84da      	strh	r2, [r3, #38]	; 0x26
		return;
 8001786:	e1c9      	b.n	8001b1c <calibrate_encoder+0x58c>
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	ed93 7a05 	vldr	s14, [r3, #20]
 800178e:	4b24      	ldr	r3, [pc, #144]	; (8001820 <calibrate_encoder+0x290>)
 8001790:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001794:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001838 <calibrate_encoder+0x2a8>
 8001798:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800179c:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 80017a0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80017a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80017a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80017ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b4:	f140 80a5 	bpl.w	8001902 <calibrate_encoder+0x372>
		// rotate voltage vector through one mechanical rotation in the negative direction
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	edd3 7a02 	vldr	s15, [r3, #8]
 80017be:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001828 <calibrate_encoder+0x298>
 80017c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	edc3 7a02 	vstr	s15, [r3, #8]
		controller->i_d_des = I_CAL;
 80017cc:	4b14      	ldr	r3, [pc, #80]	; (8001820 <calibrate_encoder+0x290>)
 80017ce:	695a      	ldr	r2, [r3, #20]
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		controller->i_q_des = 0.0f;
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		cal->cal_position.elec_angle = cal->theta_ref;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 80017ea:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		commutate(controller, &cal->cal_position);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80017f4:	332c      	adds	r3, #44	; 0x2c
 80017f6:	4619      	mov	r1, r3
 80017f8:	68b8      	ldr	r0, [r7, #8]
 80017fa:	f001 fc1b 	bl	8003034 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	ed93 7a05 	vldr	s14, [r3, #20]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800180a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800180e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001812:	dc15      	bgt.n	8001840 <calibrate_encoder+0x2b0>
			printf("%.3f %d %d\r\n", cal->theta_ref, count_ref, cal->error_arr[cal->sample_count]);

			cal->sample_count--;
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
 8001814:	e181      	b.n	8001b1a <calibrate_encoder+0x58a>
 8001816:	bf00      	nop
 8001818:	08010608 	.word	0x08010608
 800181c:	3851b717 	.word	0x3851b717
 8001820:	2000033c 	.word	0x2000033c
 8001824:	40c90fdb 	.word	0x40c90fdb
 8001828:	3a03126e 	.word	0x3a03126e
 800182c:	08010630 	.word	0x08010630
 8001830:	3ba0d97c 	.word	0x3ba0d97c
 8001834:	43000000 	.word	0x43000000
 8001838:	41490fdb 	.word	0x41490fdb
 800183c:	49000000 	.word	0x49000000
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001844:	2b00      	cmp	r3, #0
 8001846:	f000 8168 	beq.w	8001b1a <calibrate_encoder+0x58a>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001850:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 800183c <calibrate_encoder+0x2ac>
 8001854:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001858:	4bb2      	ldr	r3, [pc, #712]	; (8001b24 <calibrate_encoder+0x594>)
 800185a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800185e:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 8001b28 <calibrate_encoder+0x598>
 8001862:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001866:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800186a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800186e:	ee17 3a90 	vmov	r3, s15
 8001872:	623b      	str	r3, [r7, #32]
			int error = encoder->raw - count_ref;// - encoder->raw;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	689a      	ldr	r2, [r3, #8]
 8001878:	6a3b      	ldr	r3, [r7, #32]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	61fb      	str	r3, [r7, #28]
			error = error + ENC_CPR*(error<0);
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	131b      	asrs	r3, r3, #12
 8001882:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001886:	69fa      	ldr	r2, [r7, #28]
 8001888:	4413      	add	r3, r2
 800188a:	61fb      	str	r3, [r7, #28]
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	330a      	adds	r3, #10
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4413      	add	r3, r2
 8001898:	685a      	ldr	r2, [r3, #4]
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	4413      	add	r3, r2
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 80018a2:	4610      	mov	r0, r2
 80018a4:	0fda      	lsrs	r2, r3, #31
 80018a6:	4413      	add	r3, r2
 80018a8:	105b      	asrs	r3, r3, #1
 80018aa:	4619      	mov	r1, r3
 80018ac:	687a      	ldr	r2, [r7, #4]
 80018ae:	f100 030a 	add.w	r3, r0, #10
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	4413      	add	r3, r2
 80018b6:	6059      	str	r1, [r3, #4]
			printf("%.3f %d %d\r\n", cal->theta_ref, count_ref, cal->error_arr[cal->sample_count]);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	4618      	mov	r0, r3
 80018be:	f7fe fe63 	bl	8000588 <__aeabi_f2d>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	330a      	adds	r3, #10
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	4413      	add	r3, r2
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	9301      	str	r3, [sp, #4]
 80018d2:	6a3b      	ldr	r3, [r7, #32]
 80018d4:	9300      	str	r3, [sp, #0]
 80018d6:	4602      	mov	r2, r0
 80018d8:	460b      	mov	r3, r1
 80018da:	4894      	ldr	r0, [pc, #592]	; (8001b2c <calibrate_encoder+0x59c>)
 80018dc:	f00a fe30 	bl	800c540 <iprintf>
			cal->sample_count--;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80018e4:	3b01      	subs	r3, #1
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	84da      	strh	r2, [r3, #38]	; 0x26
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80018f2:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8001b30 <calibrate_encoder+0x5a0>
 80018f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		return;
 8001900:	e10b      	b.n	8001b1a <calibrate_encoder+0x58a>
    }

    reset_foc(controller);
 8001902:	68b8      	ldr	r0, [r7, #8]
 8001904:	f001 fb22 	bl	8002f4c <reset_foc>

    // Calculate average offset
    int ezero_mean = 0;
 8001908:	2300      	movs	r3, #0
 800190a:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 800190c:	2300      	movs	r3, #0
 800190e:	643b      	str	r3, [r7, #64]	; 0x40
 8001910:	e00b      	b.n	800192a <calibrate_encoder+0x39a>
		ezero_mean += cal->error_arr[i];
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001916:	330a      	adds	r3, #10
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	4413      	add	r3, r2
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001920:	4413      	add	r3, r2
 8001922:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001924:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001926:	3301      	adds	r3, #1
 8001928:	643b      	str	r3, [r7, #64]	; 0x40
 800192a:	4b7e      	ldr	r3, [pc, #504]	; (8001b24 <calibrate_encoder+0x594>)
 800192c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001930:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001934:	ee17 3a90 	vmov	r3, s15
 8001938:	01db      	lsls	r3, r3, #7
 800193a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800193c:	429a      	cmp	r2, r3
 800193e:	dbe8      	blt.n	8001912 <calibrate_encoder+0x382>
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 8001940:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001942:	ee07 3a90 	vmov	s15, r3
 8001946:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800194a:	4b76      	ldr	r3, [pc, #472]	; (8001b24 <calibrate_encoder+0x594>)
 800194c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001950:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8001b34 <calibrate_encoder+0x5a4>
 8001954:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001958:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800195c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001960:	ee17 2a90 	vmov	r2, s15
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	61da      	str	r2, [r3, #28]

	// check for valid calibration...ezero mean is in counts, should be less than CPR
	if (cal->ezero < ENC_CPR){
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	69db      	ldr	r3, [r3, #28]
 800196c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001970:	f280 80bf 	bge.w	8001af2 <calibrate_encoder+0x562>
		printf("Valid calibration. Mean elec zero: %d\n\r", cal->ezero);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	69db      	ldr	r3, [r3, #28]
 8001978:	4619      	mov	r1, r3
 800197a:	486f      	ldr	r0, [pc, #444]	; (8001b38 <calibrate_encoder+0x5a8>)
 800197c:	f00a fde0 	bl	800c540 <iprintf>
		cal->valid_cal = 1;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2201      	movs	r2, #1
 8001984:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

		// Moving average to filter out cogging ripple
		int window = SAMPLES_PER_PPAIR;
 8001988:	2380      	movs	r3, #128	; 0x80
 800198a:	62bb      	str	r3, [r7, #40]	; 0x28
		int lut_offset = (ENC_CPR-cal->error_arr[0])*N_LUT/ENC_CPR;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001990:	f5c3 2300 	rsb	r3, r3, #524288	; 0x80000
 8001994:	2b00      	cmp	r3, #0
 8001996:	da01      	bge.n	800199c <calibrate_encoder+0x40c>
 8001998:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800199c:	131b      	asrs	r3, r3, #12
 800199e:	627b      	str	r3, [r7, #36]	; 0x24
		for(int i = 0; i<N_LUT; i++){
 80019a0:	2300      	movs	r3, #0
 80019a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019a4:	e0a0      	b.n	8001ae8 <calibrate_encoder+0x558>
				int moving_avg = 0;
 80019a6:	2300      	movs	r3, #0
 80019a8:	63bb      	str	r3, [r7, #56]	; 0x38
				for(int j = (-window)/2; j<(window)/2; j++){
 80019aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019ac:	0fda      	lsrs	r2, r3, #31
 80019ae:	4413      	add	r3, r2
 80019b0:	105b      	asrs	r3, r3, #1
 80019b2:	425b      	negs	r3, r3
 80019b4:	637b      	str	r3, [r7, #52]	; 0x34
 80019b6:	e068      	b.n	8001a8a <calibrate_encoder+0x4fa>
					int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 80019b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019ba:	ee07 3a90 	vmov	s15, r3
 80019be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019c2:	4b58      	ldr	r3, [pc, #352]	; (8001b24 <calibrate_encoder+0x594>)
 80019c4:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80019c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019cc:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8001b34 <calibrate_encoder+0x5a4>
 80019d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019d4:	eddf 6a57 	vldr	s13, [pc, #348]	; 8001b34 <calibrate_encoder+0x5a4>
 80019d8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80019dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019de:	ee07 3a90 	vmov	s15, r3
 80019e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019ee:	ee17 3a90 	vmov	r3, s15
 80019f2:	633b      	str	r3, [r7, #48]	; 0x30
					if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 80019f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	da13      	bge.n	8001a22 <calibrate_encoder+0x492>
 80019fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019fc:	ee07 3a90 	vmov	s15, r3
 8001a00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a04:	4b47      	ldr	r3, [pc, #284]	; (8001b24 <calibrate_encoder+0x594>)
 8001a06:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001a0a:	eddf 6a4a 	vldr	s13, [pc, #296]	; 8001b34 <calibrate_encoder+0x5a4>
 8001a0e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a1a:	ee17 3a90 	vmov	r3, s15
 8001a1e:	633b      	str	r3, [r7, #48]	; 0x30
 8001a20:	e027      	b.n	8001a72 <calibrate_encoder+0x4e2>
					else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a24:	ee07 3a90 	vmov	s15, r3
 8001a28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a2c:	4b3d      	ldr	r3, [pc, #244]	; (8001b24 <calibrate_encoder+0x594>)
 8001a2e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001a32:	eddf 6a40 	vldr	s13, [pc, #256]	; 8001b34 <calibrate_encoder+0x5a4>
 8001a36:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001a3e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001a42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a4a:	dd12      	ble.n	8001a72 <calibrate_encoder+0x4e2>
 8001a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a4e:	ee07 3a90 	vmov	s15, r3
 8001a52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a56:	4b33      	ldr	r3, [pc, #204]	; (8001b24 <calibrate_encoder+0x594>)
 8001a58:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001a5c:	eddf 6a35 	vldr	s13, [pc, #212]	; 8001b34 <calibrate_encoder+0x5a4>
 8001a60:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a6c:	ee17 3a90 	vmov	r3, s15
 8001a70:	633b      	str	r3, [r7, #48]	; 0x30
					moving_avg += cal->error_arr[index];
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a76:	330a      	adds	r3, #10
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	4413      	add	r3, r2
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a80:	4413      	add	r3, r2
 8001a82:	63bb      	str	r3, [r7, #56]	; 0x38
				for(int j = (-window)/2; j<(window)/2; j++){
 8001a84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a86:	3301      	adds	r3, #1
 8001a88:	637b      	str	r3, [r7, #52]	; 0x34
 8001a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a8c:	0fda      	lsrs	r2, r3, #31
 8001a8e:	4413      	add	r3, r2
 8001a90:	105b      	asrs	r3, r3, #1
 8001a92:	461a      	mov	r2, r3
 8001a94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a96:	4293      	cmp	r3, r2
 8001a98:	db8e      	blt.n	80019b8 <calibrate_encoder+0x428>
				}
				moving_avg = moving_avg/window;
 8001a9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a9e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001aa2:	63bb      	str	r3, [r7, #56]	; 0x38
				int lut_index = lut_offset + i;
 8001aa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001aa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aa8:	4413      	add	r3, r2
 8001aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
				if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8001aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aae:	2b7f      	cmp	r3, #127	; 0x7f
 8001ab0:	dd02      	ble.n	8001ab8 <calibrate_encoder+0x528>
 8001ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ab4:	3b80      	subs	r3, #128	; 0x80
 8001ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
				cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	69db      	ldr	r3, [r3, #28]
 8001abc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001abe:	1ad2      	subs	r2, r2, r3
 8001ac0:	6879      	ldr	r1, [r7, #4]
 8001ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ac4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001ac8:	330a      	adds	r3, #10
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	440b      	add	r3, r1
 8001ace:	605a      	str	r2, [r3, #4]
				printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	69db      	ldr	r3, [r3, #28]
 8001ad4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	461a      	mov	r2, r3
 8001ada:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001adc:	4817      	ldr	r0, [pc, #92]	; (8001b3c <calibrate_encoder+0x5ac>)
 8001ade:	f00a fd2f 	bl	800c540 <iprintf>
		for(int i = 0; i<N_LUT; i++){
 8001ae2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ae8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aea:	2b7f      	cmp	r3, #127	; 0x7f
 8001aec:	f77f af5b 	ble.w	80019a6 <calibrate_encoder+0x416>
 8001af0:	e009      	b.n	8001b06 <calibrate_encoder+0x576>
			}

	} else {
		printf("Bad calibration, won't save the data. Mean elec zero: %d\n\r", cal->ezero);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	4619      	mov	r1, r3
 8001af8:	4811      	ldr	r0, [pc, #68]	; (8001b40 <calibrate_encoder+0x5b0>)
 8001afa:	f00a fd21 	bl	800c540 <iprintf>
		cal->valid_cal = 0;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2200      	movs	r2, #0
 8001b02:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

	}

	cal->started = 0;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	741a      	strb	r2, [r3, #16]
	cal->done_cal = 1;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2201      	movs	r2, #1
 8001b10:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001b14:	e002      	b.n	8001b1c <calibrate_encoder+0x58c>
				return;
 8001b16:	bf00      	nop
 8001b18:	e000      	b.n	8001b1c <calibrate_encoder+0x58c>
		return;
 8001b1a:	bf00      	nop

}
 8001b1c:	3748      	adds	r7, #72	; 0x48
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	2000033c 	.word	0x2000033c
 8001b28:	40c90fdb 	.word	0x40c90fdb
 8001b2c:	08010630 	.word	0x08010630
 8001b30:	3ba0d97c 	.word	0x3ba0d97c
 8001b34:	43000000 	.word	0x43000000
 8001b38:	08010640 	.word	0x08010640
 8001b3c:	08010668 	.word	0x08010668
 8001b40:	08010674 	.word	0x08010674

08001b44 <check_encoder_init>:
void measure_lr(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
	// TODO: implement this?
}


int check_encoder_init(EncoderStruct *encoder, ControllerStruct *controller, CalStruct *cal){
 8001b44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b46:	b091      	sub	sp, #68	; 0x44
 8001b48:	af04      	add	r7, sp, #16
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	60b9      	str	r1, [r7, #8]
 8001b4e:	607a      	str	r2, [r7, #4]

	printf("\n\r Checking encoder initialization\n\r");
 8001b50:	4892      	ldr	r0, [pc, #584]	; (8001d9c <check_encoder_init+0x258>)
 8001b52:	f00a fcf5 	bl	800c540 <iprintf>

	float theta_elec_read = 0.0f;
 8001b56:	f04f 0300 	mov.w	r3, #0
 8001b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
	float theta_elec_err = 0.0f;
 8001b5c:	f04f 0300 	mov.w	r3, #0
 8001b60:	62bb      	str	r3, [r7, #40]	; 0x28
	int theta_elec_counts = 0;
 8001b62:	2300      	movs	r3, #0
 8001b64:	627b      	str	r3, [r7, #36]	; 0x24

	for(int i = 0; i<10000; i++){		// Set voltage angle to zero, wait for rotor position to settle
 8001b66:	2300      	movs	r3, #0
 8001b68:	623b      	str	r3, [r7, #32]
 8001b6a:	e026      	b.n	8001bba <check_encoder_init+0x76>
		cal->theta_ref = PI_F/2.0f;//W_CAL*cal->time;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	4a8c      	ldr	r2, [pc, #560]	; (8001da0 <check_encoder_init+0x25c>)
 8001b70:	609a      	str	r2, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	687a      	ldr	r2, [r7, #4]
 8001b78:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001b7c:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		cal->cal_position.elec_velocity = 0;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001b86:	461a      	mov	r2, r3
 8001b88:	f04f 0300 	mov.w	r3, #0
 8001b8c:	f8c2 3298 	str.w	r3, [r2, #664]	; 0x298
		controller->i_d_des = I_CAL;
 8001b90:	4b84      	ldr	r3, [pc, #528]	; (8001da4 <check_encoder_init+0x260>)
 8001b92:	695a      	ldr	r2, [r3, #20]
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		controller->i_q_des = 0.0f;
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	f04f 0200 	mov.w	r2, #0
 8001ba0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		commutate(controller, &cal->cal_position);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001baa:	332c      	adds	r3, #44	; 0x2c
 8001bac:	4619      	mov	r1, r3
 8001bae:	68b8      	ldr	r0, [r7, #8]
 8001bb0:	f001 fa40 	bl	8003034 <commutate>
	for(int i = 0; i<10000; i++){		// Set voltage angle to zero, wait for rotor position to settle
 8001bb4:	6a3b      	ldr	r3, [r7, #32]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	623b      	str	r3, [r7, #32]
 8001bba:	6a3b      	ldr	r3, [r7, #32]
 8001bbc:	f242 720f 	movw	r2, #9999	; 0x270f
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	ddd3      	ble.n	8001b6c <check_encoder_init+0x28>
	}

	for(int i = 0; i<20000; i++){		// Set voltage angle to zero, wait for rotor position to settle
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	61fb      	str	r3, [r7, #28]
 8001bc8:	e033      	b.n	8001c32 <check_encoder_init+0xee>
		cal->theta_ref = 0.0f;//W_CAL*cal->time;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	609a      	str	r2, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001bdc:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		cal->cal_position.elec_velocity = 0;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001be6:	461a      	mov	r2, r3
 8001be8:	f04f 0300 	mov.w	r3, #0
 8001bec:	f8c2 3298 	str.w	r3, [r2, #664]	; 0x298
		controller->i_d_des = I_CAL;
 8001bf0:	4b6c      	ldr	r3, [pc, #432]	; (8001da4 <check_encoder_init+0x260>)
 8001bf2:	695a      	ldr	r2, [r3, #20]
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		controller->i_q_des = 0.0f;
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		commutate(controller, &cal->cal_position);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001c0a:	332c      	adds	r3, #44	; 0x2c
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	68b8      	ldr	r0, [r7, #8]
 8001c10:	f001 fa10 	bl	8003034 <commutate>
		if (i==15000) {
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d106      	bne.n	8001c2c <check_encoder_init+0xe8>
			theta_elec_read = encoder->elec_angle;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001c22:	62fb      	str	r3, [r7, #44]	; 0x2c
			theta_elec_counts = encoder->count;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001c2a:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i<20000; i++){		// Set voltage angle to zero, wait for rotor position to settle
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	61fb      	str	r3, [r7, #28]
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	ddc6      	ble.n	8001bca <check_encoder_init+0x86>
		}
	}

	// how far from elec angle of 0?
	if (theta_elec_read > PI_F) { theta_elec_err = theta_elec_read - 2.0f*PI_F; } // wrap from -PI to PI instead of 0 to 2*PI
 8001c3c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c40:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8001da8 <check_encoder_init+0x264>
 8001c44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c4c:	dd08      	ble.n	8001c60 <check_encoder_init+0x11c>
 8001c4e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c52:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001dac <check_encoder_init+0x268>
 8001c56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c5a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 8001c5e:	e001      	b.n	8001c64 <check_encoder_init+0x120>
	else { theta_elec_err = theta_elec_read; };
 8001c60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c62:	62bb      	str	r3, [r7, #40]	; 0x28

	float diff_zeros = ((float)(theta_elec_counts-E_ZERO))*PPAIRS/((float)ENC_CPR);
 8001c64:	4b52      	ldr	r3, [pc, #328]	; (8001db0 <check_encoder_init+0x26c>)
 8001c66:	69db      	ldr	r3, [r3, #28]
 8001c68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	ee07 3a90 	vmov	s15, r3
 8001c70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c74:	4b4b      	ldr	r3, [pc, #300]	; (8001da4 <check_encoder_init+0x260>)
 8001c76:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001c7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c7e:	eddf 6a4d 	vldr	s13, [pc, #308]	; 8001db4 <check_encoder_init+0x270>
 8001c82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c86:	edc7 7a06 	vstr	s15, [r7, #24]
	int diff_int = diff_zeros;
 8001c8a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c92:	ee17 3a90 	vmov	r3, s15
 8001c96:	617b      	str	r3, [r7, #20]
	diff_zeros = diff_zeros - (float)diff_int;
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	ee07 3a90 	vmov	s15, r3
 8001c9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ca2:	ed97 7a06 	vldr	s14, [r7, #24]
 8001ca6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001caa:	edc7 7a06 	vstr	s15, [r7, #24]
	diff_zeros = diff_zeros>0.5 ? diff_zeros-1.0 : diff_zeros<-0.5 ? diff_zeros+1.0 : diff_zeros;
 8001cae:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cb2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001cb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cbe:	dd06      	ble.n	8001cce <check_encoder_init+0x18a>
 8001cc0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cc4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001cc8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ccc:	e011      	b.n	8001cf2 <check_encoder_init+0x1ae>
 8001cce:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cd2:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8001cd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cde:	d506      	bpl.n	8001cee <check_encoder_init+0x1aa>
 8001ce0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ce4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001ce8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001cec:	e001      	b.n	8001cf2 <check_encoder_init+0x1ae>
 8001cee:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cf2:	edc7 7a06 	vstr	s15, [r7, #24]

	// Print difference and status of initialization
	if ((theta_elec_err < (PI_F/2.0f)) && (theta_elec_err > (-PI_F/2.0f)) ) { // initialization is good
 8001cf6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001cfa:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001db8 <check_encoder_init+0x274>
 8001cfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d06:	d526      	bpl.n	8001d56 <check_encoder_init+0x212>
 8001d08:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001d0c:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001dbc <check_encoder_init+0x278>
 8001d10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d18:	dd1d      	ble.n	8001d56 <check_encoder_init+0x212>
		printf(" Good initialization! \n\r");
 8001d1a:	4829      	ldr	r0, [pc, #164]	; (8001dc0 <check_encoder_init+0x27c>)
 8001d1c:	f00a fc10 	bl	800c540 <iprintf>
		printf(" Angle Error = %.2f, Old Zero = %d, New Zero = %d, Zero Diff (Elec Rots) = %.2f\r\n", theta_elec_err, E_ZERO, theta_elec_counts, diff_zeros);
 8001d20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d22:	f7fe fc31 	bl	8000588 <__aeabi_f2d>
 8001d26:	4604      	mov	r4, r0
 8001d28:	460d      	mov	r5, r1
 8001d2a:	4b21      	ldr	r3, [pc, #132]	; (8001db0 <check_encoder_init+0x26c>)
 8001d2c:	69de      	ldr	r6, [r3, #28]
 8001d2e:	69b8      	ldr	r0, [r7, #24]
 8001d30:	f7fe fc2a 	bl	8000588 <__aeabi_f2d>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3e:	9301      	str	r3, [sp, #4]
 8001d40:	9600      	str	r6, [sp, #0]
 8001d42:	4622      	mov	r2, r4
 8001d44:	462b      	mov	r3, r5
 8001d46:	481f      	ldr	r0, [pc, #124]	; (8001dc4 <check_encoder_init+0x280>)
 8001d48:	f00a fbfa 	bl	800c540 <iprintf>
		encoder->init_status = 1;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8001d54:	e01c      	b.n	8001d90 <check_encoder_init+0x24c>
	} else { // electrical angle error is larger than 90deg
		printf(" BAD initialization! \n\r");
 8001d56:	481c      	ldr	r0, [pc, #112]	; (8001dc8 <check_encoder_init+0x284>)
 8001d58:	f00a fbf2 	bl	800c540 <iprintf>
		printf(" Angle Error = %.2f, Old Zero = %d, New Zero = %d, Zero Diff (Elec Rots) = %.2f\r\n", theta_elec_err, E_ZERO, theta_elec_counts, diff_zeros);
 8001d5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d5e:	f7fe fc13 	bl	8000588 <__aeabi_f2d>
 8001d62:	4604      	mov	r4, r0
 8001d64:	460d      	mov	r5, r1
 8001d66:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <check_encoder_init+0x26c>)
 8001d68:	69de      	ldr	r6, [r3, #28]
 8001d6a:	69b8      	ldr	r0, [r7, #24]
 8001d6c:	f7fe fc0c 	bl	8000588 <__aeabi_f2d>
 8001d70:	4602      	mov	r2, r0
 8001d72:	460b      	mov	r3, r1
 8001d74:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7a:	9301      	str	r3, [sp, #4]
 8001d7c:	9600      	str	r6, [sp, #0]
 8001d7e:	4622      	mov	r2, r4
 8001d80:	462b      	mov	r3, r5
 8001d82:	4810      	ldr	r0, [pc, #64]	; (8001dc4 <check_encoder_init+0x280>)
 8001d84:	f00a fbdc 	bl	800c540 <iprintf>
		encoder->init_status = 0;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	}

	// return encoder->elec_angle? encoder->count?
	return theta_elec_counts; //theta_elec_read;
 8001d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24

} // end check_encoder_init function
 8001d92:	4618      	mov	r0, r3
 8001d94:	3734      	adds	r7, #52	; 0x34
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	080106b0 	.word	0x080106b0
 8001da0:	3fc90fdb 	.word	0x3fc90fdb
 8001da4:	2000033c 	.word	0x2000033c
 8001da8:	40490fdb 	.word	0x40490fdb
 8001dac:	40c90fdb 	.word	0x40c90fdb
 8001db0:	2000043c 	.word	0x2000043c
 8001db4:	49000000 	.word	0x49000000
 8001db8:	3fc90fdb 	.word	0x3fc90fdb
 8001dbc:	bfc90fdb 	.word	0xbfc90fdb
 8001dc0:	080106d8 	.word	0x080106d8
 8001dc4:	080106f4 	.word	0x080106f4
 8001dc8:	08010748 	.word	0x08010748

08001dcc <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001dd0:	4b18      	ldr	r3, [pc, #96]	; (8001e34 <MX_CAN1_Init+0x68>)
 8001dd2:	4a19      	ldr	r2, [pc, #100]	; (8001e38 <MX_CAN1_Init+0x6c>)
 8001dd4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8001dd6:	4b17      	ldr	r3, [pc, #92]	; (8001e34 <MX_CAN1_Init+0x68>)
 8001dd8:	2205      	movs	r2, #5
 8001dda:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001ddc:	4b15      	ldr	r3, [pc, #84]	; (8001e34 <MX_CAN1_Init+0x68>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8001de2:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <MX_CAN1_Init+0x68>)
 8001de4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001de8:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 8001dea:	4b12      	ldr	r3, [pc, #72]	; (8001e34 <MX_CAN1_Init+0x68>)
 8001dec:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001df0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001df2:	4b10      	ldr	r3, [pc, #64]	; (8001e34 <MX_CAN1_Init+0x68>)
 8001df4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001df8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	; (8001e34 <MX_CAN1_Init+0x68>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001e00:	4b0c      	ldr	r3, [pc, #48]	; (8001e34 <MX_CAN1_Init+0x68>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001e06:	4b0b      	ldr	r3, [pc, #44]	; (8001e34 <MX_CAN1_Init+0x68>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001e0c:	4b09      	ldr	r3, [pc, #36]	; (8001e34 <MX_CAN1_Init+0x68>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001e12:	4b08      	ldr	r3, [pc, #32]	; (8001e34 <MX_CAN1_Init+0x68>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001e18:	4b06      	ldr	r3, [pc, #24]	; (8001e34 <MX_CAN1_Init+0x68>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001e1e:	4805      	ldr	r0, [pc, #20]	; (8001e34 <MX_CAN1_Init+0x68>)
 8001e20:	f005 fcd6 	bl	80077d0 <HAL_CAN_Init>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001e2a:	f003 fb6b 	bl	8005504 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20000314 	.word	0x20000314
 8001e38:	40006400 	.word	0x40006400

08001e3c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b08a      	sub	sp, #40	; 0x28
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e44:	f107 0314 	add.w	r3, r7, #20
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	605a      	str	r2, [r3, #4]
 8001e4e:	609a      	str	r2, [r3, #8]
 8001e50:	60da      	str	r2, [r3, #12]
 8001e52:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a19      	ldr	r2, [pc, #100]	; (8001ec0 <HAL_CAN_MspInit+0x84>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d12c      	bne.n	8001eb8 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001e5e:	2300      	movs	r3, #0
 8001e60:	613b      	str	r3, [r7, #16]
 8001e62:	4b18      	ldr	r3, [pc, #96]	; (8001ec4 <HAL_CAN_MspInit+0x88>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e66:	4a17      	ldr	r2, [pc, #92]	; (8001ec4 <HAL_CAN_MspInit+0x88>)
 8001e68:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e6e:	4b15      	ldr	r3, [pc, #84]	; (8001ec4 <HAL_CAN_MspInit+0x88>)
 8001e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e76:	613b      	str	r3, [r7, #16]
 8001e78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	60fb      	str	r3, [r7, #12]
 8001e7e:	4b11      	ldr	r3, [pc, #68]	; (8001ec4 <HAL_CAN_MspInit+0x88>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	4a10      	ldr	r2, [pc, #64]	; (8001ec4 <HAL_CAN_MspInit+0x88>)
 8001e84:	f043 0302 	orr.w	r3, r3, #2
 8001e88:	6313      	str	r3, [r2, #48]	; 0x30
 8001e8a:	4b0e      	ldr	r3, [pc, #56]	; (8001ec4 <HAL_CAN_MspInit+0x88>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8e:	f003 0302 	and.w	r3, r3, #2
 8001e92:	60fb      	str	r3, [r7, #12]
 8001e94:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e96:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001ea8:	2309      	movs	r3, #9
 8001eaa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eac:	f107 0314 	add.w	r3, r7, #20
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4805      	ldr	r0, [pc, #20]	; (8001ec8 <HAL_CAN_MspInit+0x8c>)
 8001eb4:	f006 fa3e 	bl	8008334 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001eb8:	bf00      	nop
 8001eba:	3728      	adds	r7, #40	; 0x28
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	40006400 	.word	0x40006400
 8001ec4:	40023800 	.word	0x40023800
 8001ec8:	40020400 	.word	0x40020400

08001ecc <can_rx_init>:
  }
}

/* USER CODE BEGIN 1 */

void can_rx_init(CANRxMessage *msg){
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
	msg->filter.FilterFIFOAssignment=CAN_FILTER_FIFO0; 	// set fifo assignment
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	639a      	str	r2, [r3, #56]	; 0x38
	msg->filter.FilterIdHigh=CAN_ID<<5; 				// CAN ID
 8001eda:	4b11      	ldr	r3, [pc, #68]	; (8001f20 <can_rx_init+0x54>)
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	015b      	lsls	r3, r3, #5
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	629a      	str	r2, [r3, #40]	; 0x28
	msg->filter.FilterIdLow=0x0;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	62da      	str	r2, [r3, #44]	; 0x2c
	msg->filter.FilterMaskIdHigh=0xFFF;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001ef2:	631a      	str	r2, [r3, #48]	; 0x30
	msg->filter.FilterMaskIdLow=0;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	635a      	str	r2, [r3, #52]	; 0x34
	msg->filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	641a      	str	r2, [r3, #64]	; 0x40
	msg->filter.FilterScale=CAN_FILTERSCALE_32BIT;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	645a      	str	r2, [r3, #68]	; 0x44
	msg->filter.FilterActivation=ENABLE;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	649a      	str	r2, [r3, #72]	; 0x48
	HAL_CAN_ConfigFilter(&CAN_H, &msg->filter);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	3328      	adds	r3, #40	; 0x28
 8001f10:	4619      	mov	r1, r3
 8001f12:	4804      	ldr	r0, [pc, #16]	; (8001f24 <can_rx_init+0x58>)
 8001f14:	f005 fd58 	bl	80079c8 <HAL_CAN_ConfigFilter>
}
 8001f18:	bf00      	nop
 8001f1a:	3708      	adds	r7, #8
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	2000043c 	.word	0x2000043c
 8001f24:	20000314 	.word	0x20000314

08001f28 <can_tx_init>:

void can_tx_init(CANTxMessage *msg){
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
	msg->tx_header.DLC = 6; 			// message size of 8 byte
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2206      	movs	r2, #6
 8001f34:	619a      	str	r2, [r3, #24]
	msg->tx_header.IDE=CAN_ID_STD; 		// set identifier to standard
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	611a      	str	r2, [r3, #16]
	msg->tx_header.RTR=CAN_RTR_DATA; 	// set data type to remote transmission request?
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	615a      	str	r2, [r3, #20]
	msg->tx_header.StdId = CAN_MASTER;  // recipient CAN ID
 8001f42:	4b05      	ldr	r3, [pc, #20]	; (8001f58 <can_tx_init+0x30>)
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	461a      	mov	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	609a      	str	r2, [r3, #8]
}
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr
 8001f58:	2000043c 	.word	0x2000043c

08001f5c <pack_reply>:
/// 0: [position[15-8]]
/// 1: [position[7-0]]
/// 2: [velocity[11-4]]
/// 3: [velocity[3-0], current[11-8]]
/// 4: [current[7-0]]
void pack_reply(CANTxMessage *msg, uint8_t id, float p, float v, float t){
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b08a      	sub	sp, #40	; 0x28
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6178      	str	r0, [r7, #20]
 8001f64:	460b      	mov	r3, r1
 8001f66:	ed87 0a03 	vstr	s0, [r7, #12]
 8001f6a:	edc7 0a02 	vstr	s1, [r7, #8]
 8001f6e:	ed87 1a01 	vstr	s2, [r7, #4]
 8001f72:	74fb      	strb	r3, [r7, #19]
    int p_int = float_to_uint(p, P_MIN, P_MAX, 16);
 8001f74:	4b29      	ldr	r3, [pc, #164]	; (800201c <pack_reply+0xc0>)
 8001f76:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8001f7a:	4b28      	ldr	r3, [pc, #160]	; (800201c <pack_reply+0xc0>)
 8001f7c:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8001f80:	2010      	movs	r0, #16
 8001f82:	eeb0 1a47 	vmov.f32	s2, s14
 8001f86:	eef0 0a67 	vmov.f32	s1, s15
 8001f8a:	ed97 0a03 	vldr	s0, [r7, #12]
 8001f8e:	f003 fba9 	bl	80056e4 <float_to_uint>
 8001f92:	6278      	str	r0, [r7, #36]	; 0x24
    int v_int = float_to_uint(v, V_MIN, V_MAX, 12);
 8001f94:	4b21      	ldr	r3, [pc, #132]	; (800201c <pack_reply+0xc0>)
 8001f96:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8001f9a:	4b20      	ldr	r3, [pc, #128]	; (800201c <pack_reply+0xc0>)
 8001f9c:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 8001fa0:	200c      	movs	r0, #12
 8001fa2:	eeb0 1a47 	vmov.f32	s2, s14
 8001fa6:	eef0 0a67 	vmov.f32	s1, s15
 8001faa:	ed97 0a02 	vldr	s0, [r7, #8]
 8001fae:	f003 fb99 	bl	80056e4 <float_to_uint>
 8001fb2:	6238      	str	r0, [r7, #32]
    int t_int = float_to_uint(t, T_MIN, T_MAX, 12); //-I_MAX*KT*GR, I_MAX*KT*GR, 12);
 8001fb4:	4b19      	ldr	r3, [pc, #100]	; (800201c <pack_reply+0xc0>)
 8001fb6:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8001fba:	4b18      	ldr	r3, [pc, #96]	; (800201c <pack_reply+0xc0>)
 8001fbc:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8001fc0:	200c      	movs	r0, #12
 8001fc2:	eeb0 1a47 	vmov.f32	s2, s14
 8001fc6:	eef0 0a67 	vmov.f32	s1, s15
 8001fca:	ed97 0a01 	vldr	s0, [r7, #4]
 8001fce:	f003 fb89 	bl	80056e4 <float_to_uint>
 8001fd2:	61f8      	str	r0, [r7, #28]
    msg->data[0] = id;
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	7cfa      	ldrb	r2, [r7, #19]
 8001fd8:	705a      	strb	r2, [r3, #1]
    msg->data[1] = p_int>>8;
 8001fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fdc:	121b      	asrs	r3, r3, #8
 8001fde:	b2da      	uxtb	r2, r3
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	709a      	strb	r2, [r3, #2]
    msg->data[2] = p_int&0xFF;
 8001fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe6:	b2da      	uxtb	r2, r3
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	70da      	strb	r2, [r3, #3]
    msg->data[3] = v_int>>4;
 8001fec:	6a3b      	ldr	r3, [r7, #32]
 8001fee:	111b      	asrs	r3, r3, #4
 8001ff0:	b2da      	uxtb	r2, r3
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	711a      	strb	r2, [r3, #4]
    msg->data[4] = ((v_int&0xF)<<4) + (t_int>>8);
 8001ff6:	6a3b      	ldr	r3, [r7, #32]
 8001ff8:	011b      	lsls	r3, r3, #4
 8001ffa:	b2da      	uxtb	r2, r3
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	121b      	asrs	r3, r3, #8
 8002000:	b2db      	uxtb	r3, r3
 8002002:	4413      	add	r3, r2
 8002004:	b2da      	uxtb	r2, r3
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	715a      	strb	r2, [r3, #5]
    msg->data[5] = t_int&0xFF;
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	b2da      	uxtb	r2, r3
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	719a      	strb	r2, [r3, #6]
    }
 8002012:	bf00      	nop
 8002014:	3728      	adds	r7, #40	; 0x28
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	2000033c 	.word	0x2000033c

08002020 <unpack_cmd>:
/// 3: [velocity[3-0], kp[11-8]]
/// 4: [kp[7-0]]
/// 5: [kd[11-4]]
/// 6: [kd[3-0], torque[11-8]]
/// 7: [torque[7-0]]
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 8002020:	b084      	sub	sp, #16
 8002022:	b590      	push	{r4, r7, lr}
 8002024:	b087      	sub	sp, #28
 8002026:	af00      	add	r7, sp, #0
 8002028:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800202c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        int p_int = (msg.data[0]<<8)|msg.data[1];
 8002030:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002034:	021b      	lsls	r3, r3, #8
 8002036:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 800203a:	4313      	orrs	r3, r2
 800203c:	617b      	str	r3, [r7, #20]
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 800203e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002042:	011b      	lsls	r3, r3, #4
 8002044:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002048:	0912      	lsrs	r2, r2, #4
 800204a:	b2d2      	uxtb	r2, r2
 800204c:	4313      	orrs	r3, r2
 800204e:	613b      	str	r3, [r7, #16]
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8002050:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002054:	021b      	lsls	r3, r3, #8
 8002056:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800205a:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800205e:	4313      	orrs	r3, r2
 8002060:	60fb      	str	r3, [r7, #12]
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 8002062:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002066:	011b      	lsls	r3, r3, #4
 8002068:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800206c:	0912      	lsrs	r2, r2, #4
 800206e:	b2d2      	uxtb	r2, r2
 8002070:	4313      	orrs	r3, r2
 8002072:	60bb      	str	r3, [r7, #8]
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8002074:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002078:	021b      	lsls	r3, r3, #8
 800207a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800207e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002082:	4313      	orrs	r3, r2
 8002084:	607b      	str	r3, [r7, #4]

        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8002086:	4b33      	ldr	r3, [pc, #204]	; (8002154 <unpack_cmd+0x134>)
 8002088:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800208c:	4b31      	ldr	r3, [pc, #196]	; (8002154 <unpack_cmd+0x134>)
 800208e:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8002092:	2110      	movs	r1, #16
 8002094:	eef0 0a47 	vmov.f32	s1, s14
 8002098:	eeb0 0a67 	vmov.f32	s0, s15
 800209c:	6978      	ldr	r0, [r7, #20]
 800209e:	f003 fb54 	bl	800574a <uint_to_float>
 80020a2:	eef0 7a40 	vmov.f32	s15, s0
 80020a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80020a8:	edc3 7a00 	vstr	s15, [r3]
        commands[1] = uint_to_float(v_int, V_MIN, V_MAX, 12);
 80020ac:	4b29      	ldr	r3, [pc, #164]	; (8002154 <unpack_cmd+0x134>)
 80020ae:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80020b2:	4b28      	ldr	r3, [pc, #160]	; (8002154 <unpack_cmd+0x134>)
 80020b4:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 80020b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80020ba:	1d1c      	adds	r4, r3, #4
 80020bc:	210c      	movs	r1, #12
 80020be:	eef0 0a47 	vmov.f32	s1, s14
 80020c2:	eeb0 0a67 	vmov.f32	s0, s15
 80020c6:	6938      	ldr	r0, [r7, #16]
 80020c8:	f003 fb3f 	bl	800574a <uint_to_float>
 80020cc:	eef0 7a40 	vmov.f32	s15, s0
 80020d0:	edc4 7a00 	vstr	s15, [r4]
        commands[2] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 80020d4:	4b1f      	ldr	r3, [pc, #124]	; (8002154 <unpack_cmd+0x134>)
 80020d6:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80020da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80020dc:	f103 0408 	add.w	r4, r3, #8
 80020e0:	210c      	movs	r1, #12
 80020e2:	eef0 0a67 	vmov.f32	s1, s15
 80020e6:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8002158 <unpack_cmd+0x138>
 80020ea:	68f8      	ldr	r0, [r7, #12]
 80020ec:	f003 fb2d 	bl	800574a <uint_to_float>
 80020f0:	eef0 7a40 	vmov.f32	s15, s0
 80020f4:	edc4 7a00 	vstr	s15, [r4]
        commands[3] = uint_to_float(kd_int, KD_MIN, KD_MAX, 12);
 80020f8:	4b16      	ldr	r3, [pc, #88]	; (8002154 <unpack_cmd+0x134>)
 80020fa:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80020fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002100:	f103 040c 	add.w	r4, r3, #12
 8002104:	210c      	movs	r1, #12
 8002106:	eef0 0a67 	vmov.f32	s1, s15
 800210a:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8002158 <unpack_cmd+0x138>
 800210e:	68b8      	ldr	r0, [r7, #8]
 8002110:	f003 fb1b 	bl	800574a <uint_to_float>
 8002114:	eef0 7a40 	vmov.f32	s15, s0
 8002118:	edc4 7a00 	vstr	s15, [r4]
        commands[4] = uint_to_float(t_int, T_MIN, T_MAX, 12); //-I_MAX*KT*GR, I_MAX*KT*GR, 12);
 800211c:	4b0d      	ldr	r3, [pc, #52]	; (8002154 <unpack_cmd+0x134>)
 800211e:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002122:	4b0c      	ldr	r3, [pc, #48]	; (8002154 <unpack_cmd+0x134>)
 8002124:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8002128:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800212a:	f103 0410 	add.w	r4, r3, #16
 800212e:	210c      	movs	r1, #12
 8002130:	eef0 0a47 	vmov.f32	s1, s14
 8002134:	eeb0 0a67 	vmov.f32	s0, s15
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f003 fb06 	bl	800574a <uint_to_float>
 800213e:	eef0 7a40 	vmov.f32	s15, s0
 8002142:	edc4 7a00 	vstr	s15, [r4]
    //printf("Received   ");
    //printf("%.3f  %.3f  %.3f  %.3f  %.3f   %.3f", controller->p_des, controller->v_des, controller->kp, controller->kd, controller->t_ff, controller->i_q_ref);
    //printf("\n\r");
    }
 8002146:	bf00      	nop
 8002148:	371c      	adds	r7, #28
 800214a:	46bd      	mov	sp, r7
 800214c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002150:	b004      	add	sp, #16
 8002152:	4770      	bx	lr
 8002154:	2000033c 	.word	0x2000033c
 8002158:	00000000 	.word	0x00000000

0800215c <drv_spi_write>:
#include "drv8323.h"
#include <stdio.h>
#include "usart.h"
#include "hw_config.h"

uint16_t drv_spi_write(DRVStruct * drv, uint16_t val){
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af02      	add	r7, sp, #8
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	460b      	mov	r3, r1
 8002166:	807b      	strh	r3, [r7, #2]
	drv->spi_tx_word = val;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	887a      	ldrh	r2, [r7, #2]
 800216c:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 800216e:	2200      	movs	r2, #0
 8002170:	2110      	movs	r1, #16
 8002172:	480f      	ldr	r0, [pc, #60]	; (80021b0 <drv_spi_write+0x54>)
 8002174:	f006 fa72 	bl	800865c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8002178:	6879      	ldr	r1, [r7, #4]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	1c9a      	adds	r2, r3, #2
 800217e:	2364      	movs	r3, #100	; 0x64
 8002180:	9300      	str	r3, [sp, #0]
 8002182:	2301      	movs	r3, #1
 8002184:	480b      	ldr	r0, [pc, #44]	; (80021b4 <drv_spi_write+0x58>)
 8002186:	f007 f944 	bl	8009412 <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 800218a:	bf00      	nop
 800218c:	4b09      	ldr	r3, [pc, #36]	; (80021b4 <drv_spi_write+0x58>)
 800218e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002192:	b2db      	uxtb	r3, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d0f9      	beq.n	800218c <drv_spi_write+0x30>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8002198:	2201      	movs	r2, #1
 800219a:	2110      	movs	r1, #16
 800219c:	4804      	ldr	r0, [pc, #16]	; (80021b0 <drv_spi_write+0x54>)
 800219e:	f006 fa5d 	bl	800865c <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	885b      	ldrh	r3, [r3, #2]
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	40020000 	.word	0x40020000
 80021b4:	200094c0 	.word	0x200094c0

080021b8 <drv_read_FSR1>:
uint16_t drv_read_FSR1(DRVStruct drv){
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	463b      	mov	r3, r7
 80021c0:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR1);
 80021c4:	463b      	mov	r3, r7
 80021c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7ff ffc6 	bl	800215c <drv_spi_write>
 80021d0:	4603      	mov	r3, r0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <drv_read_FSR2>:

uint16_t drv_read_FSR2(DRVStruct drv){
 80021da:	b580      	push	{r7, lr}
 80021dc:	b082      	sub	sp, #8
 80021de:	af00      	add	r7, sp, #0
 80021e0:	463b      	mov	r3, r7
 80021e2:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR2);
 80021e6:	463b      	mov	r3, r7
 80021e8:	f248 0101 	movw	r1, #32769	; 0x8001
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff ffb5 	bl	800215c <drv_spi_write>
 80021f2:	4603      	mov	r3, r0
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <drv_read_register>:

uint16_t drv_read_register(DRVStruct drv, int reg){
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	f107 0308 	add.w	r3, r7, #8
 8002206:	e883 0003 	stmia.w	r3, {r0, r1}
 800220a:	607a      	str	r2, [r7, #4]
	return drv_spi_write(&drv, (1<<15)|(reg<<11));
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	02db      	lsls	r3, r3, #11
 8002210:	b21b      	sxth	r3, r3
 8002212:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002216:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800221a:	b21b      	sxth	r3, r3
 800221c:	b29a      	uxth	r2, r3
 800221e:	f107 0308 	add.w	r3, r7, #8
 8002222:	4611      	mov	r1, r2
 8002224:	4618      	mov	r0, r3
 8002226:	f7ff ff99 	bl	800215c <drv_spi_write>
 800222a:	4603      	mov	r3, r0
}
 800222c:	4618      	mov	r0, r3
 800222e:	3710      	adds	r7, #16
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <drv_write_register>:
void drv_write_register(DRVStruct drv, int reg, int val){
 8002234:	b590      	push	{r4, r7, lr}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
 800223a:	f107 0408 	add.w	r4, r7, #8
 800223e:	e884 0003 	stmia.w	r4, {r0, r1}
 8002242:	607a      	str	r2, [r7, #4]
 8002244:	603b      	str	r3, [r7, #0]
	drv_spi_write(&drv, (reg<<11)|val);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	02db      	lsls	r3, r3, #11
 800224a:	b21a      	sxth	r2, r3
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	b21b      	sxth	r3, r3
 8002250:	4313      	orrs	r3, r2
 8002252:	b21b      	sxth	r3, r3
 8002254:	b29a      	uxth	r2, r3
 8002256:	f107 0308 	add.w	r3, r7, #8
 800225a:	4611      	mov	r1, r2
 800225c:	4618      	mov	r0, r3
 800225e:	f7ff ff7d 	bl	800215c <drv_spi_write>
}
 8002262:	bf00      	nop
 8002264:	3714      	adds	r7, #20
 8002266:	46bd      	mov	sp, r7
 8002268:	bd90      	pop	{r4, r7, pc}

0800226a <drv_write_DCR>:
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 800226a:	b590      	push	{r4, r7, lr}
 800226c:	b087      	sub	sp, #28
 800226e:	af00      	add	r7, sp, #0
 8002270:	f107 0408 	add.w	r4, r7, #8
 8002274:	e884 0003 	stmia.w	r4, {r0, r1}
 8002278:	607a      	str	r2, [r7, #4]
 800227a:	603b      	str	r3, [r7, #0]
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	025b      	lsls	r3, r3, #9
 8002280:	b21b      	sxth	r3, r3
 8002282:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002286:	b21a      	sxth	r2, r3
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	021b      	lsls	r3, r3, #8
 800228c:	b21b      	sxth	r3, r3
 800228e:	4313      	orrs	r3, r2
 8002290:	b21a      	sxth	r2, r3
 8002292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002294:	01db      	lsls	r3, r3, #7
 8002296:	b21b      	sxth	r3, r3
 8002298:	4313      	orrs	r3, r2
 800229a:	b21a      	sxth	r2, r3
 800229c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800229e:	015b      	lsls	r3, r3, #5
 80022a0:	b21b      	sxth	r3, r3
 80022a2:	4313      	orrs	r3, r2
 80022a4:	b21a      	sxth	r2, r3
 80022a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022a8:	011b      	lsls	r3, r3, #4
 80022aa:	b21b      	sxth	r3, r3
 80022ac:	4313      	orrs	r3, r2
 80022ae:	b21a      	sxth	r2, r3
 80022b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	b21b      	sxth	r3, r3
 80022b6:	4313      	orrs	r3, r2
 80022b8:	b21a      	sxth	r2, r3
 80022ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	b21b      	sxth	r3, r3
 80022c0:	4313      	orrs	r3, r2
 80022c2:	b21a      	sxth	r2, r3
 80022c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	b21b      	sxth	r3, r3
 80022ca:	4313      	orrs	r3, r2
 80022cc:	b21a      	sxth	r2, r3
 80022ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022d0:	b21b      	sxth	r3, r3
 80022d2:	4313      	orrs	r3, r2
 80022d4:	b21b      	sxth	r3, r3
 80022d6:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 80022d8:	8afa      	ldrh	r2, [r7, #22]
 80022da:	f107 0308 	add.w	r3, r7, #8
 80022de:	4611      	mov	r1, r2
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff ff3b 	bl	800215c <drv_spi_write>
}
 80022e6:	bf00      	nop
 80022e8:	371c      	adds	r7, #28
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd90      	pop	{r4, r7, pc}

080022ee <drv_write_OCPCR>:
}
void drv_write_LSR(DRVStruct drv, int CBC, int TDRIVE, int IDRIVEP_LS, int IDRIVEN_LS){
	uint16_t val = (LSR<<11) | (CBC<<10) | (TDRIVE<<8) | (IDRIVEP_LS<<4) | IDRIVEN_LS;
	drv_spi_write(&drv, val);
}
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 80022ee:	b590      	push	{r4, r7, lr}
 80022f0:	b087      	sub	sp, #28
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	f107 0408 	add.w	r4, r7, #8
 80022f8:	e884 0003 	stmia.w	r4, {r0, r1}
 80022fc:	607a      	str	r2, [r7, #4]
 80022fe:	603b      	str	r3, [r7, #0]
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	029b      	lsls	r3, r3, #10
 8002304:	b21b      	sxth	r3, r3
 8002306:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800230a:	b21a      	sxth	r2, r3
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	021b      	lsls	r3, r3, #8
 8002310:	b21b      	sxth	r3, r3
 8002312:	4313      	orrs	r3, r2
 8002314:	b21a      	sxth	r2, r3
 8002316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002318:	019b      	lsls	r3, r3, #6
 800231a:	b21b      	sxth	r3, r3
 800231c:	4313      	orrs	r3, r2
 800231e:	b21a      	sxth	r2, r3
 8002320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002322:	011b      	lsls	r3, r3, #4
 8002324:	b21b      	sxth	r3, r3
 8002326:	4313      	orrs	r3, r2
 8002328:	b21a      	sxth	r2, r3
 800232a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800232c:	b21b      	sxth	r3, r3
 800232e:	4313      	orrs	r3, r2
 8002330:	b21b      	sxth	r3, r3
 8002332:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 8002334:	8afa      	ldrh	r2, [r7, #22]
 8002336:	f107 0308 	add.w	r3, r7, #8
 800233a:	4611      	mov	r1, r2
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff ff0d 	bl	800215c <drv_spi_write>
}
 8002342:	bf00      	nop
 8002344:	371c      	adds	r7, #28
 8002346:	46bd      	mov	sp, r7
 8002348:	bd90      	pop	{r4, r7, pc}

0800234a <drv_write_CSACR>:
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 800234a:	b590      	push	{r4, r7, lr}
 800234c:	b087      	sub	sp, #28
 800234e:	af00      	add	r7, sp, #0
 8002350:	f107 0408 	add.w	r4, r7, #8
 8002354:	e884 0003 	stmia.w	r4, {r0, r1}
 8002358:	607a      	str	r2, [r7, #4]
 800235a:	603b      	str	r3, [r7, #0]
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	029b      	lsls	r3, r3, #10
 8002360:	b21b      	sxth	r3, r3
 8002362:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8002366:	b21a      	sxth	r2, r3
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	025b      	lsls	r3, r3, #9
 800236c:	b21b      	sxth	r3, r3
 800236e:	4313      	orrs	r3, r2
 8002370:	b21a      	sxth	r2, r3
 8002372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002374:	021b      	lsls	r3, r3, #8
 8002376:	b21b      	sxth	r3, r3
 8002378:	4313      	orrs	r3, r2
 800237a:	b21a      	sxth	r2, r3
 800237c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800237e:	019b      	lsls	r3, r3, #6
 8002380:	b21b      	sxth	r3, r3
 8002382:	4313      	orrs	r3, r2
 8002384:	b21a      	sxth	r2, r3
 8002386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002388:	015b      	lsls	r3, r3, #5
 800238a:	b21b      	sxth	r3, r3
 800238c:	4313      	orrs	r3, r2
 800238e:	b21a      	sxth	r2, r3
 8002390:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002392:	011b      	lsls	r3, r3, #4
 8002394:	b21b      	sxth	r3, r3
 8002396:	4313      	orrs	r3, r2
 8002398:	b21a      	sxth	r2, r3
 800239a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800239c:	00db      	lsls	r3, r3, #3
 800239e:	b21b      	sxth	r3, r3
 80023a0:	4313      	orrs	r3, r2
 80023a2:	b21a      	sxth	r2, r3
 80023a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	b21b      	sxth	r3, r3
 80023aa:	4313      	orrs	r3, r2
 80023ac:	b21a      	sxth	r2, r3
 80023ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023b0:	b21b      	sxth	r3, r3
 80023b2:	4313      	orrs	r3, r2
 80023b4:	b21b      	sxth	r3, r3
 80023b6:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 80023b8:	8afa      	ldrh	r2, [r7, #22]
 80023ba:	f107 0308 	add.w	r3, r7, #8
 80023be:	4611      	mov	r1, r2
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff fecb 	bl	800215c <drv_spi_write>
}
 80023c6:	bf00      	nop
 80023c8:	371c      	adds	r7, #28
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd90      	pop	{r4, r7, pc}

080023ce <drv_enable_gd>:
void drv_enable_gd(DRVStruct drv){
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b084      	sub	sp, #16
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	463b      	mov	r3, r7
 80023d6:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
 80023da:	2202      	movs	r2, #2
 80023dc:	463b      	mov	r3, r7
 80023de:	e893 0003 	ldmia.w	r3, {r0, r1}
 80023e2:	f7ff ff0b 	bl	80021fc <drv_read_register>
 80023e6:	4603      	mov	r3, r0
 80023e8:	f023 0304 	bic.w	r3, r3, #4
 80023ec:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 80023ee:	89fb      	ldrh	r3, [r7, #14]
 80023f0:	2202      	movs	r2, #2
 80023f2:	4639      	mov	r1, r7
 80023f4:	c903      	ldmia	r1, {r0, r1}
 80023f6:	f7ff ff1d 	bl	8002234 <drv_write_register>
}
 80023fa:	bf00      	nop
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <drv_disable_gd>:
void drv_disable_gd(DRVStruct drv){
 8002402:	b580      	push	{r7, lr}
 8002404:	b084      	sub	sp, #16
 8002406:	af00      	add	r7, sp, #0
 8002408:	463b      	mov	r3, r7
 800240a:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) | (0x1<<2);
 800240e:	2202      	movs	r2, #2
 8002410:	463b      	mov	r3, r7
 8002412:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002416:	f7ff fef1 	bl	80021fc <drv_read_register>
 800241a:	4603      	mov	r3, r0
 800241c:	f043 0304 	orr.w	r3, r3, #4
 8002420:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 8002422:	89fb      	ldrh	r3, [r7, #14]
 8002424:	2202      	movs	r2, #2
 8002426:	4639      	mov	r1, r7
 8002428:	c903      	ldmia	r1, {r0, r1}
 800242a:	f7ff ff03 	bl	8002234 <drv_write_register>
}
 800242e:	bf00      	nop
 8002430:	3710      	adds	r7, #16
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
	...

08002438 <drv_check_faults>:
void drv_calibrate(DRVStruct drv){
	uint16_t val = (0x1<<4) + (0x1<<3) + (0x1<<2);
	drv_write_register(drv, CSACR, val);
}
void drv_check_faults(DRVStruct drv, FSMStruct* fsmstate){
 8002438:	b580      	push	{r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af00      	add	r7, sp, #0
 800243e:	f107 0308 	add.w	r3, r7, #8
 8002442:	e883 0003 	stmia.w	r3, {r0, r1}
 8002446:	607a      	str	r2, [r7, #4]
    uint16_t val1 = drv_read_FSR1(drv);
 8002448:	f107 0308 	add.w	r3, r7, #8
 800244c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002450:	f7ff feb2 	bl	80021b8 <drv_read_FSR1>
 8002454:	4603      	mov	r3, r0
 8002456:	82fb      	strh	r3, [r7, #22]
    uint16_t val2 = drv_read_FSR2(drv);
 8002458:	f107 0308 	add.w	r3, r7, #8
 800245c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002460:	f7ff febb 	bl	80021da <drv_read_FSR2>
 8002464:	4603      	mov	r3, r0
 8002466:	82bb      	strh	r3, [r7, #20]

    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");} // fault value
 8002468:	8afb      	ldrh	r3, [r7, #22]
 800246a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800246e:	2b00      	cmp	r3, #0
 8002470:	d002      	beq.n	8002478 <drv_check_faults+0x40>
 8002472:	4857      	ldr	r0, [pc, #348]	; (80025d0 <drv_check_faults+0x198>)
 8002474:	f00a f864 	bl	800c540 <iprintf>

    if(val1 & (1<<9)){printf("VDS_OCP\n\r");} // VDS monitor overcurrent
 8002478:	8afb      	ldrh	r3, [r7, #22]
 800247a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800247e:	2b00      	cmp	r3, #0
 8002480:	d002      	beq.n	8002488 <drv_check_faults+0x50>
 8002482:	4854      	ldr	r0, [pc, #336]	; (80025d4 <drv_check_faults+0x19c>)
 8002484:	f00a f85c 	bl	800c540 <iprintf>
    if(val1 & (1<<8)){printf("GDF\n\r");} // gate drive fault condition
 8002488:	8afb      	ldrh	r3, [r7, #22]
 800248a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800248e:	2b00      	cmp	r3, #0
 8002490:	d002      	beq.n	8002498 <drv_check_faults+0x60>
 8002492:	4851      	ldr	r0, [pc, #324]	; (80025d8 <drv_check_faults+0x1a0>)
 8002494:	f00a f854 	bl	800c540 <iprintf>
    if(val1 & (1<<7)){printf("UVLO\n\r");} // undervoltage lockout fault condition
 8002498:	8afb      	ldrh	r3, [r7, #22]
 800249a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d002      	beq.n	80024a8 <drv_check_faults+0x70>
 80024a2:	484e      	ldr	r0, [pc, #312]	; (80025dc <drv_check_faults+0x1a4>)
 80024a4:	f00a f84c 	bl	800c540 <iprintf>
    if(val1 & (1<<6)){printf("OTSD\n\r");} // overtemperature shutdown
 80024a8:	8afb      	ldrh	r3, [r7, #22]
 80024aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d002      	beq.n	80024b8 <drv_check_faults+0x80>
 80024b2:	484b      	ldr	r0, [pc, #300]	; (80025e0 <drv_check_faults+0x1a8>)
 80024b4:	f00a f844 	bl	800c540 <iprintf>
    if(val1 & (1<<5)){printf("VDS_HA\n\r");} // VDS overcurrent, A high-side
 80024b8:	8afb      	ldrh	r3, [r7, #22]
 80024ba:	f003 0320 	and.w	r3, r3, #32
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d002      	beq.n	80024c8 <drv_check_faults+0x90>
 80024c2:	4848      	ldr	r0, [pc, #288]	; (80025e4 <drv_check_faults+0x1ac>)
 80024c4:	f00a f83c 	bl	800c540 <iprintf>
    if(val1 & (1<<4)){printf("VDS_LA\n\r");} // VDS overcurrent, A low-side
 80024c8:	8afb      	ldrh	r3, [r7, #22]
 80024ca:	f003 0310 	and.w	r3, r3, #16
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d002      	beq.n	80024d8 <drv_check_faults+0xa0>
 80024d2:	4845      	ldr	r0, [pc, #276]	; (80025e8 <drv_check_faults+0x1b0>)
 80024d4:	f00a f834 	bl	800c540 <iprintf>
    if(val1 & (1<<3)){printf("VDS_HB\n\r");} // VDS overcurrent, B high-side
 80024d8:	8afb      	ldrh	r3, [r7, #22]
 80024da:	f003 0308 	and.w	r3, r3, #8
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d002      	beq.n	80024e8 <drv_check_faults+0xb0>
 80024e2:	4842      	ldr	r0, [pc, #264]	; (80025ec <drv_check_faults+0x1b4>)
 80024e4:	f00a f82c 	bl	800c540 <iprintf>
    if(val1 & (1<<2)){printf("VDS_LB\n\r");} // VDS overcurrent, B low-side
 80024e8:	8afb      	ldrh	r3, [r7, #22]
 80024ea:	f003 0304 	and.w	r3, r3, #4
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d002      	beq.n	80024f8 <drv_check_faults+0xc0>
 80024f2:	483f      	ldr	r0, [pc, #252]	; (80025f0 <drv_check_faults+0x1b8>)
 80024f4:	f00a f824 	bl	800c540 <iprintf>
    if(val1 & (1<<1)){printf("VDS_HC\n\r");} // VDS overcurrent, C high-side
 80024f8:	8afb      	ldrh	r3, [r7, #22]
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d002      	beq.n	8002508 <drv_check_faults+0xd0>
 8002502:	483c      	ldr	r0, [pc, #240]	; (80025f4 <drv_check_faults+0x1bc>)
 8002504:	f00a f81c 	bl	800c540 <iprintf>
    if(val1 & (1)){printf("VDS_LC\n\r");} // VDS overcurrent, C low-side
 8002508:	8afb      	ldrh	r3, [r7, #22]
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	2b00      	cmp	r3, #0
 8002510:	d002      	beq.n	8002518 <drv_check_faults+0xe0>
 8002512:	4839      	ldr	r0, [pc, #228]	; (80025f8 <drv_check_faults+0x1c0>)
 8002514:	f00a f814 	bl	800c540 <iprintf>

    if(val2 & (1<<10)){printf("SA_OC\n\r");} // overcurrent phase A sense amplifier
 8002518:	8abb      	ldrh	r3, [r7, #20]
 800251a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800251e:	2b00      	cmp	r3, #0
 8002520:	d002      	beq.n	8002528 <drv_check_faults+0xf0>
 8002522:	4836      	ldr	r0, [pc, #216]	; (80025fc <drv_check_faults+0x1c4>)
 8002524:	f00a f80c 	bl	800c540 <iprintf>
    if(val2 & (1<<9)){printf("SB_OC\n\r");} // overcurrent phase B sense amplifier
 8002528:	8abb      	ldrh	r3, [r7, #20]
 800252a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800252e:	2b00      	cmp	r3, #0
 8002530:	d002      	beq.n	8002538 <drv_check_faults+0x100>
 8002532:	4833      	ldr	r0, [pc, #204]	; (8002600 <drv_check_faults+0x1c8>)
 8002534:	f00a f804 	bl	800c540 <iprintf>
    if(val2 & (1<<8)){printf("SC_OC\n\r");} // overcurrent phase C sense amplifier
 8002538:	8abb      	ldrh	r3, [r7, #20]
 800253a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800253e:	2b00      	cmp	r3, #0
 8002540:	d002      	beq.n	8002548 <drv_check_faults+0x110>
 8002542:	4830      	ldr	r0, [pc, #192]	; (8002604 <drv_check_faults+0x1cc>)
 8002544:	f009 fffc 	bl	800c540 <iprintf>
    if(val2 & (1<<7)){printf("OTW\n\r");} // overtemperature warning
 8002548:	8abb      	ldrh	r3, [r7, #20]
 800254a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800254e:	2b00      	cmp	r3, #0
 8002550:	d002      	beq.n	8002558 <drv_check_faults+0x120>
 8002552:	482d      	ldr	r0, [pc, #180]	; (8002608 <drv_check_faults+0x1d0>)
 8002554:	f009 fff4 	bl	800c540 <iprintf>
    if(val2 & (1<<6)){printf("CPUV\n\r");} // VCP charge pump and/or VGLS undervoltage fault
 8002558:	8abb      	ldrh	r3, [r7, #20]
 800255a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800255e:	2b00      	cmp	r3, #0
 8002560:	d002      	beq.n	8002568 <drv_check_faults+0x130>
 8002562:	482a      	ldr	r0, [pc, #168]	; (800260c <drv_check_faults+0x1d4>)
 8002564:	f009 ffec 	bl	800c540 <iprintf>
    if(val2 & (1<<5)){printf("VGS_HA\n\r");} // gate drive fault, A high-side
 8002568:	8abb      	ldrh	r3, [r7, #20]
 800256a:	f003 0320 	and.w	r3, r3, #32
 800256e:	2b00      	cmp	r3, #0
 8002570:	d002      	beq.n	8002578 <drv_check_faults+0x140>
 8002572:	4827      	ldr	r0, [pc, #156]	; (8002610 <drv_check_faults+0x1d8>)
 8002574:	f009 ffe4 	bl	800c540 <iprintf>
    if(val2 & (1<<4)){printf("VGS_LA\n\r");} // gate drive fault, A low-side
 8002578:	8abb      	ldrh	r3, [r7, #20]
 800257a:	f003 0310 	and.w	r3, r3, #16
 800257e:	2b00      	cmp	r3, #0
 8002580:	d002      	beq.n	8002588 <drv_check_faults+0x150>
 8002582:	4824      	ldr	r0, [pc, #144]	; (8002614 <drv_check_faults+0x1dc>)
 8002584:	f009 ffdc 	bl	800c540 <iprintf>
    if(val2 & (1<<3)){printf("VGS_HB\n\r");} // gate drive fault, B high-side
 8002588:	8abb      	ldrh	r3, [r7, #20]
 800258a:	f003 0308 	and.w	r3, r3, #8
 800258e:	2b00      	cmp	r3, #0
 8002590:	d002      	beq.n	8002598 <drv_check_faults+0x160>
 8002592:	4821      	ldr	r0, [pc, #132]	; (8002618 <drv_check_faults+0x1e0>)
 8002594:	f009 ffd4 	bl	800c540 <iprintf>
    if(val2 & (1<<2)){printf("VGS_LB\n\r");} // gate drive fault, B low-side
 8002598:	8abb      	ldrh	r3, [r7, #20]
 800259a:	f003 0304 	and.w	r3, r3, #4
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d002      	beq.n	80025a8 <drv_check_faults+0x170>
 80025a2:	481e      	ldr	r0, [pc, #120]	; (800261c <drv_check_faults+0x1e4>)
 80025a4:	f009 ffcc 	bl	800c540 <iprintf>
    if(val2 & (1<<1)){printf("VGS_HC\n\r");} // gate drive fault, C high-side
 80025a8:	8abb      	ldrh	r3, [r7, #20]
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d002      	beq.n	80025b8 <drv_check_faults+0x180>
 80025b2:	481b      	ldr	r0, [pc, #108]	; (8002620 <drv_check_faults+0x1e8>)
 80025b4:	f009 ffc4 	bl	800c540 <iprintf>
    if(val2 & (1)){printf("VGS_LC\n\r");} // gate drive fault, C low-side
 80025b8:	8abb      	ldrh	r3, [r7, #20]
 80025ba:	f003 0301 	and.w	r3, r3, #1
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d002      	beq.n	80025c8 <drv_check_faults+0x190>
 80025c2:	4818      	ldr	r0, [pc, #96]	; (8002624 <drv_check_faults+0x1ec>)
 80025c4:	f009 ffbc 	bl	800c540 <iprintf>
    // TODO: store fault values for using in fault mode?
//    if(val1 & (1<<10)){ // fault bit is set
//    	fsmstate->next_state = FAULT_MODE;
//    }

}
 80025c8:	bf00      	nop
 80025ca:	3718      	adds	r7, #24
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	08010760 	.word	0x08010760
 80025d4:	0801076c 	.word	0x0801076c
 80025d8:	08010778 	.word	0x08010778
 80025dc:	08010780 	.word	0x08010780
 80025e0:	08010788 	.word	0x08010788
 80025e4:	08010790 	.word	0x08010790
 80025e8:	0801079c 	.word	0x0801079c
 80025ec:	080107a8 	.word	0x080107a8
 80025f0:	080107b4 	.word	0x080107b4
 80025f4:	080107c0 	.word	0x080107c0
 80025f8:	080107cc 	.word	0x080107cc
 80025fc:	080107d8 	.word	0x080107d8
 8002600:	080107e0 	.word	0x080107e0
 8002604:	080107e8 	.word	0x080107e8
 8002608:	080107f0 	.word	0x080107f0
 800260c:	080107f8 	.word	0x080107f8
 8002610:	08010800 	.word	0x08010800
 8002614:	0801080c 	.word	0x0801080c
 8002618:	08010818 	.word	0x08010818
 800261c:	08010824 	.word	0x08010824
 8002620:	08010830 	.word	0x08010830
 8002624:	0801083c 	.word	0x0801083c

08002628 <flash_writer_init>:
#include "flash_writer.h"




void flash_writer_init(FlashWriter *fw, uint32_t sector) {
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
	if(sector>7) sector = 7;
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	2b07      	cmp	r3, #7
 8002636:	d901      	bls.n	800263c <flash_writer_init+0x14>
 8002638:	2307      	movs	r3, #7
 800263a:	603b      	str	r3, [r7, #0]
	fw->sector = sector;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	609a      	str	r2, [r3, #8]
	fw->base = __SECTOR_ADDRS[sector];
 8002642:	4a07      	ldr	r2, [pc, #28]	; (8002660 <flash_writer_init+0x38>)
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	605a      	str	r2, [r3, #4]
	fw->ready = false;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	701a      	strb	r2, [r3, #0]
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr
 8002660:	20000000 	.word	0x20000000

08002664 <flash_writer_open>:
bool flash_writer_ready(FlashWriter fw) {
    return fw.ready;
}

void flash_writer_open(FlashWriter * fw) {
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
    FLASH_Unlock();
 800266c:	f003 fd78 	bl	8006160 <FLASH_Unlock>
    FLASH_ClearFlag( FLASH_FLAG_EOP |  FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
 8002670:	20f1      	movs	r0, #241	; 0xf1
 8002672:	f003 fe31 	bl	80062d8 <FLASH_ClearFlag>
    FLASH_EraseSector(__SECTORS[fw->sector], VoltageRange_3);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	4a07      	ldr	r2, [pc, #28]	; (8002698 <flash_writer_open+0x34>)
 800267c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002680:	2102      	movs	r1, #2
 8002682:	4618      	mov	r0, r3
 8002684:	f003 fd94 	bl	80061b0 <FLASH_EraseSector>
    fw->ready = true;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	701a      	strb	r2, [r3, #0]
}
 800268e:	bf00      	nop
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	20000020 	.word	0x20000020

0800269c <flash_writer_write_int>:

void flash_writer_write_int(FlashWriter fw, uint32_t index, int x) {
 800269c:	b590      	push	{r4, r7, lr}
 800269e:	b087      	sub	sp, #28
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	1d3c      	adds	r4, r7, #4
 80026a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80026a8:	603b      	str	r3, [r7, #0]
    union UN {int a; uint32_t b;};
    union UN un;
    un.a = x;
 80026aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026ac:	617b      	str	r3, [r7, #20]
    FLASH_ProgramWord(fw.base + 4 * index, un.b);
 80026ae:	68ba      	ldr	r2, [r7, #8]
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	4413      	add	r3, r2
 80026b6:	697a      	ldr	r2, [r7, #20]
 80026b8:	4611      	mov	r1, r2
 80026ba:	4618      	mov	r0, r3
 80026bc:	f003 fdd8 	bl	8006270 <FLASH_ProgramWord>
}
 80026c0:	bf00      	nop
 80026c2:	371c      	adds	r7, #28
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd90      	pop	{r4, r7, pc}

080026c8 <flash_writer_write_float>:

void flash_writer_write_uint(FlashWriter fw, uint32_t index, unsigned int x) {
    FLASH_ProgramWord(fw.base + 4 * index, x);
}

void flash_writer_write_float(FlashWriter fw, uint32_t index, float x) {
 80026c8:	b590      	push	{r4, r7, lr}
 80026ca:	b089      	sub	sp, #36	; 0x24
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	f107 040c 	add.w	r4, r7, #12
 80026d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80026d6:	60bb      	str	r3, [r7, #8]
 80026d8:	ed87 0a01 	vstr	s0, [r7, #4]
    union UN {float a; uint32_t b;};
    union UN un;
    un.a = x;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	61fb      	str	r3, [r7, #28]
    FLASH_ProgramWord(fw.base + 4 * index, un.b);
 80026e0:	693a      	ldr	r2, [r7, #16]
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	4413      	add	r3, r2
 80026e8:	69fa      	ldr	r2, [r7, #28]
 80026ea:	4611      	mov	r1, r2
 80026ec:	4618      	mov	r0, r3
 80026ee:	f003 fdbf 	bl	8006270 <FLASH_ProgramWord>
}
 80026f2:	bf00      	nop
 80026f4:	3724      	adds	r7, #36	; 0x24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd90      	pop	{r4, r7, pc}

080026fa <flash_writer_close>:

void flash_writer_close(FlashWriter * fw) {
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
    FLASH_Lock();
 8002702:	f003 fd45 	bl	8006190 <FLASH_Lock>
    fw->ready = false;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	701a      	strb	r2, [r3, #0]
}
 800270c:	bf00      	nop
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <flash_read_int>:

int flash_read_int(FlashWriter fw, uint32_t index) {
 8002714:	b490      	push	{r4, r7}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	1d3c      	adds	r4, r7, #4
 800271c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002720:	603b      	str	r3, [r7, #0]
    return *(int*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	4a05      	ldr	r2, [pc, #20]	; (800273c <flash_read_int+0x28>)
 8002726:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	4413      	add	r3, r2
 8002730:	681b      	ldr	r3, [r3, #0]
}
 8002732:	4618      	mov	r0, r3
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bc90      	pop	{r4, r7}
 800273a:	4770      	bx	lr
 800273c:	20000000 	.word	0x20000000

08002740 <flash_read_float>:

uint32_t flash_read_uint(FlashWriter fw, uint32_t index) {
    return *(uint32_t*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
}

float flash_read_float(FlashWriter fw, uint32_t index) {
 8002740:	b490      	push	{r4, r7}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	1d3c      	adds	r4, r7, #4
 8002748:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800274c:	603b      	str	r3, [r7, #0]
    return *(float*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	4a07      	ldr	r2, [pc, #28]	; (8002770 <flash_read_float+0x30>)
 8002752:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	4413      	add	r3, r2
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	ee07 3a90 	vmov	s15, r3
}
 8002762:	eeb0 0a67 	vmov.f32	s0, s15
 8002766:	3710      	adds	r7, #16
 8002768:	46bd      	mov	sp, r7
 800276a:	bc90      	pop	{r4, r7}
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	20000000 	.word	0x20000000

08002774 <set_dtc>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void set_dtc(ControllerStruct *controller){
 8002774:	b480      	push	{r7}
 8002776:	b087      	sub	sp, #28
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]

	/* Invert duty cycle if that's how hardware is configured */

	float dtc_u = controller->dtc_u;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002780:	617b      	str	r3, [r7, #20]
	float dtc_v = controller->dtc_v;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002786:	613b      	str	r3, [r7, #16]
	float dtc_w = controller->dtc_w;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800278c:	60fb      	str	r3, [r7, #12]

	if(INVERT_DTC){
		dtc_u = 1.0f - controller->dtc_u;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002794:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002798:	ee77 7a67 	vsub.f32	s15, s14, s15
 800279c:	edc7 7a05 	vstr	s15, [r7, #20]
		dtc_v = 1.0f - controller->dtc_v;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80027a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80027aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027ae:	edc7 7a04 	vstr	s15, [r7, #16]
		dtc_w = 1.0f - controller->dtc_w;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80027b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80027bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027c0:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 80027c4:	4b3b      	ldr	r3, [pc, #236]	; (80028b4 <set_dtc+0x140>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d136      	bne.n	800283a <set_dtc+0xc6>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 80027cc:	4b3a      	ldr	r3, [pc, #232]	; (80028b8 <set_dtc+0x144>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d2:	ee07 3a90 	vmov	s15, r3
 80027d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027da:	edd7 7a05 	vldr	s15, [r7, #20]
 80027de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027e2:	4b35      	ldr	r3, [pc, #212]	; (80028b8 <set_dtc+0x144>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027ea:	ee17 2a90 	vmov	r2, s15
 80027ee:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_v);
 80027f0:	4b31      	ldr	r3, [pc, #196]	; (80028b8 <set_dtc+0x144>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f6:	ee07 3a90 	vmov	s15, r3
 80027fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8002802:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002806:	4b2c      	ldr	r3, [pc, #176]	; (80028b8 <set_dtc+0x144>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800280e:	ee17 2a90 	vmov	r2, s15
 8002812:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 8002814:	4b28      	ldr	r3, [pc, #160]	; (80028b8 <set_dtc+0x144>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281a:	ee07 3a90 	vmov	s15, r3
 800281e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002822:	edd7 7a03 	vldr	s15, [r7, #12]
 8002826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800282a:	4b23      	ldr	r3, [pc, #140]	; (80028b8 <set_dtc+0x144>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002832:	ee17 2a90 	vmov	r2, s15
 8002836:	63da      	str	r2, [r3, #60]	; 0x3c
	else{
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
	}
}
 8002838:	e035      	b.n	80028a6 <set_dtc+0x132>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
 800283a:	4b1f      	ldr	r3, [pc, #124]	; (80028b8 <set_dtc+0x144>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002840:	ee07 3a90 	vmov	s15, r3
 8002844:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002848:	edd7 7a05 	vldr	s15, [r7, #20]
 800284c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002850:	4b19      	ldr	r3, [pc, #100]	; (80028b8 <set_dtc+0x144>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002858:	ee17 2a90 	vmov	r2, s15
 800285c:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
 800285e:	4b16      	ldr	r3, [pc, #88]	; (80028b8 <set_dtc+0x144>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002864:	ee07 3a90 	vmov	s15, r3
 8002868:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800286c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002870:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002874:	4b10      	ldr	r3, [pc, #64]	; (80028b8 <set_dtc+0x144>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800287c:	ee17 2a90 	vmov	r2, s15
 8002880:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 8002882:	4b0d      	ldr	r3, [pc, #52]	; (80028b8 <set_dtc+0x144>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002888:	ee07 3a90 	vmov	s15, r3
 800288c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002890:	edd7 7a03 	vldr	s15, [r7, #12]
 8002894:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002898:	4b07      	ldr	r3, [pc, #28]	; (80028b8 <set_dtc+0x144>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028a0:	ee17 2a90 	vmov	r2, s15
 80028a4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80028a6:	bf00      	nop
 80028a8:	371c      	adds	r7, #28
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	2000043c 	.word	0x2000043c
 80028b8:	20009574 	.word	0x20009574

080028bc <analog_sample>:

void analog_sample (ControllerStruct *controller){
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
	/* Sampe ADCs */
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 80028c4:	4b38      	ldr	r3, [pc, #224]	; (80029a8 <analog_sample+0xec>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d10e      	bne.n	80028ea <analog_sample+0x2e>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 80028cc:	4837      	ldr	r0, [pc, #220]	; (80029ac <analog_sample+0xf0>)
 80028ce:	f004 fcfe 	bl	80072ce <HAL_ADC_GetValue>
 80028d2:	4603      	mov	r3, r0
 80028d4:	461a      	mov	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 80028da:	4835      	ldr	r0, [pc, #212]	; (80029b0 <analog_sample+0xf4>)
 80028dc:	f004 fcf7 	bl	80072ce <HAL_ADC_GetValue>
 80028e0:	4603      	mov	r3, r0
 80028e2:	461a      	mov	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	609a      	str	r2, [r3, #8]
 80028e8:	e00d      	b.n	8002906 <analog_sample+0x4a>
		//adc_ch_ic = ADC_CH_IC;
	}
	else{
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 80028ea:	4831      	ldr	r0, [pc, #196]	; (80029b0 <analog_sample+0xf4>)
 80028ec:	f004 fcef 	bl	80072ce <HAL_ADC_GetValue>
 80028f0:	4603      	mov	r3, r0
 80028f2:	461a      	mov	r2, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 80028f8:	482c      	ldr	r0, [pc, #176]	; (80029ac <analog_sample+0xf0>)
 80028fa:	f004 fce8 	bl	80072ce <HAL_ADC_GetValue>
 80028fe:	4603      	mov	r3, r0
 8002900:	461a      	mov	r2, r3
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	609a      	str	r2, [r3, #8]
		//adc_ch_ic = ADC_CH_IB;
	}


	HAL_ADC_Start(&ADC_CH_MAIN);
 8002906:	4829      	ldr	r0, [pc, #164]	; (80029ac <analog_sample+0xf0>)
 8002908:	f004 fb84 	bl	8007014 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&ADC_CH_MAIN, HAL_MAX_DELAY);
 800290c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002910:	4826      	ldr	r0, [pc, #152]	; (80029ac <analog_sample+0xf0>)
 8002912:	f004 fc51 	bl	80071b8 <HAL_ADC_PollForConversion>

	controller->adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
 8002916:	4827      	ldr	r0, [pc, #156]	; (80029b4 <analog_sample+0xf8>)
 8002918:	f004 fcd9 	bl	80072ce <HAL_ADC_GetValue>
 800291c:	4603      	mov	r3, r0
 800291e:	461a      	mov	r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	611a      	str	r2, [r3, #16]
	controller->v_bus = (float)controller->adc_vbus_raw*V_SCALE;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	691b      	ldr	r3, [r3, #16]
 8002928:	ee07 3a90 	vmov	s15, r3
 800292c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002930:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80029b8 <analog_sample+0xfc>
 8002934:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	edc3 7a08 	vstr	s15, [r3, #32]

    controller->i_a = controller->i_scale*(float)(controller->adc_a_raw - controller->adc_a_offset);    // Calculate phase currents from ADC readings
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	685a      	ldr	r2, [r3, #4]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	ee07 3a90 	vmov	s15, r3
 8002954:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002958:	ee67 7a27 	vmul.f32	s15, s14, s15
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	edc3 7a05 	vstr	s15, [r3, #20]
    controller->i_b = controller->i_scale*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	ee07 3a90 	vmov	s15, r3
 8002978:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800297c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	edc3 7a06 	vstr	s15, [r3, #24]
    controller->i_c = -controller->i_a - controller->i_b;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	edd3 7a05 	vldr	s15, [r3, #20]
 800298c:	eeb1 7a67 	vneg.f32	s14, s15
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	edd3 7a06 	vldr	s15, [r3, #24]
 8002996:	ee77 7a67 	vsub.f32	s15, s14, s15
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	edc3 7a07 	vstr	s15, [r3, #28]

}
 80029a0:	bf00      	nop
 80029a2:	3708      	adds	r7, #8
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	2000043c 	.word	0x2000043c
 80029ac:	2000023c 	.word	0x2000023c
 80029b0:	20000284 	.word	0x20000284
 80029b4:	200002cc 	.word	0x200002cc
 80029b8:	3c533318 	.word	0x3c533318

080029bc <abc>:

void abc( float theta, float d, float q, float *a, float *b, float *c){
 80029bc:	b580      	push	{r7, lr}
 80029be:	b088      	sub	sp, #32
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	ed87 0a05 	vstr	s0, [r7, #20]
 80029c6:	edc7 0a04 	vstr	s1, [r7, #16]
 80029ca:	ed87 1a03 	vstr	s2, [r7, #12]
 80029ce:	60b8      	str	r0, [r7, #8]
 80029d0:	6079      	str	r1, [r7, #4]
 80029d2:	603a      	str	r2, [r7, #0]
    /* Inverse DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1 */

    float cf = cos_lut(theta);
 80029d4:	ed97 0a05 	vldr	s0, [r7, #20]
 80029d8:	f002 ff24 	bl	8005824 <cos_lut>
 80029dc:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 80029e0:	ed97 0a05 	vldr	s0, [r7, #20]
 80029e4:	f002 fee4 	bl	80057b0 <sin_lut>
 80029e8:	ed87 0a06 	vstr	s0, [r7, #24]

    *a = cf*d - sf*q;
 80029ec:	ed97 7a07 	vldr	s14, [r7, #28]
 80029f0:	edd7 7a04 	vldr	s15, [r7, #16]
 80029f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029f8:	edd7 6a06 	vldr	s13, [r7, #24]
 80029fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	edc3 7a00 	vstr	s15, [r3]
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 8002a0e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a12:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002abc <abc+0x100>
 8002a16:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a1a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a1e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002a22:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002a26:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a2a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a32:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a36:	eddf 6a22 	vldr	s13, [pc, #136]	; 8002ac0 <abc+0x104>
 8002a3a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002a3e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a42:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002a46:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002a4a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002a4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	edc3 7a00 	vstr	s15, [r3]
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 8002a60:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a64:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002ac0 <abc+0x104>
 8002a68:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a6c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a70:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002a74:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002a78:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a7c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a84:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a88:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8002abc <abc+0x100>
 8002a8c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002a90:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a94:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002a98:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002a9c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002aa0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002aa4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aa8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	edc3 7a00 	vstr	s15, [r3]
    }
 8002ab2:	bf00      	nop
 8002ab4:	3720      	adds	r7, #32
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	3f5db3d7 	.word	0x3f5db3d7
 8002ac0:	bf5db3d7 	.word	0xbf5db3d7

08002ac4 <dq0>:


void dq0(float theta, float a, float b, float c, float *d, float *q){
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b088      	sub	sp, #32
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	ed87 0a05 	vstr	s0, [r7, #20]
 8002ace:	edc7 0a04 	vstr	s1, [r7, #16]
 8002ad2:	ed87 1a03 	vstr	s2, [r7, #12]
 8002ad6:	edc7 1a02 	vstr	s3, [r7, #8]
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
    /* DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1*/

    float cf = cos_lut(theta);
 8002ade:	ed97 0a05 	vldr	s0, [r7, #20]
 8002ae2:	f002 fe9f 	bl	8005824 <cos_lut>
 8002ae6:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 8002aea:	ed97 0a05 	vldr	s0, [r7, #20]
 8002aee:	f002 fe5f 	bl	80057b0 <sin_lut>
 8002af2:	ed87 0a06 	vstr	s0, [r7, #24]

    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 8002af6:	ed97 7a07 	vldr	s14, [r7, #28]
 8002afa:	edd7 7a04 	vldr	s15, [r7, #16]
 8002afe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b02:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b06:	eddf 6a34 	vldr	s13, [pc, #208]	; 8002bd8 <dq0+0x114>
 8002b0a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002b0e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b12:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002b16:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002b1a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b1e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b2a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b2e:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8002bdc <dq0+0x118>
 8002b32:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002b36:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b3a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002b3e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002b42:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b46:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b52:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002be0 <dq0+0x11c>
 8002b56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 8002b60:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b64:	eeb1 7a67 	vneg.f32	s14, s15
 8002b68:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b70:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b74:	eddf 6a19 	vldr	s13, [pc, #100]	; 8002bdc <dq0+0x118>
 8002b78:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002b7c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b80:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002b84:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002b88:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b94:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b98:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b9c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002bd8 <dq0+0x114>
 8002ba0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002ba4:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ba8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002bac:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002bb0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002bb4:	edd7 7a02 	vldr	s15, [r7, #8]
 8002bb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bc0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002be0 <dq0+0x11c>
 8002bc4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	edc3 7a00 	vstr	s15, [r3]

    }
 8002bce:	bf00      	nop
 8002bd0:	3720      	adds	r7, #32
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	3f5db3d7 	.word	0x3f5db3d7
 8002bdc:	bf5db3d7 	.word	0xbf5db3d7
 8002be0:	3f2aaaab 	.word	0x3f2aaaab

08002be4 <svm>:

void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 8002be4:	b580      	push	{r7, lr}
 8002be6:	ed2d 8b02 	vpush	{d8}
 8002bea:	b08a      	sub	sp, #40	; 0x28
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	ed87 0a07 	vstr	s0, [r7, #28]
 8002bf2:	edc7 0a06 	vstr	s1, [r7, #24]
 8002bf6:	ed87 1a05 	vstr	s2, [r7, #20]
 8002bfa:	edc7 1a04 	vstr	s3, [r7, #16]
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	60b9      	str	r1, [r7, #8]
 8002c02:	607a      	str	r2, [r7, #4]
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 8002c04:	ed97 1a04 	vldr	s2, [r7, #16]
 8002c08:	edd7 0a05 	vldr	s1, [r7, #20]
 8002c0c:	ed97 0a06 	vldr	s0, [r7, #24]
 8002c10:	f002 fceb 	bl	80055ea <fminf3>
 8002c14:	eeb0 8a40 	vmov.f32	s16, s0
 8002c18:	ed97 1a04 	vldr	s2, [r7, #16]
 8002c1c:	edd7 0a05 	vldr	s1, [r7, #20]
 8002c20:	ed97 0a06 	vldr	s0, [r7, #24]
 8002c24:	f002 fcad 	bl	8005582 <fmaxf3>
 8002c28:	eef0 7a40 	vmov.f32	s15, s0
 8002c2c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002c30:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002c34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c38:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);
 8002c3c:	4b41      	ldr	r3, [pc, #260]	; (8002d44 <svm+0x160>)
 8002c3e:	623b      	str	r3, [r7, #32]
//    // Dead-time compensation
//	float u_comp = DTC_COMP*(-(i_sector==4) + (i_sector==3));
//	float v_comp = DTC_COMP*(-(i_sector==2) + (i_sector==5));
//	float w_comp = DTC_COMP*((i_sector==6) - (i_sector==1));

    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002c40:	ed97 7a06 	vldr	s14, [r7, #24]
 8002c44:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002c48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c4c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002c50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c54:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002d48 <svm+0x164>
 8002c58:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002c5c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c64:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c6c:	eddf 0a37 	vldr	s1, [pc, #220]	; 8002d4c <svm+0x168>
 8002c70:	eeb0 0a67 	vmov.f32	s0, s15
 8002c74:	f002 fc4d 	bl	8005512 <fast_fmaxf>
 8002c78:	eef0 7a40 	vmov.f32	s15, s0
 8002c7c:	eddf 0a34 	vldr	s1, [pc, #208]	; 8002d50 <svm+0x16c>
 8002c80:	eeb0 0a67 	vmov.f32	s0, s15
 8002c84:	f002 fc61 	bl	800554a <fast_fminf>
 8002c88:	eef0 7a40 	vmov.f32	s15, s0
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	edc3 7a00 	vstr	s15, [r3]
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002c92:	ed97 7a05 	vldr	s14, [r7, #20]
 8002c96:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002c9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c9e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002ca2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ca6:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002d48 <svm+0x164>
 8002caa:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002cae:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002cb6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cbe:	eddf 0a23 	vldr	s1, [pc, #140]	; 8002d4c <svm+0x168>
 8002cc2:	eeb0 0a67 	vmov.f32	s0, s15
 8002cc6:	f002 fc24 	bl	8005512 <fast_fmaxf>
 8002cca:	eef0 7a40 	vmov.f32	s15, s0
 8002cce:	eddf 0a20 	vldr	s1, [pc, #128]	; 8002d50 <svm+0x16c>
 8002cd2:	eeb0 0a67 	vmov.f32	s0, s15
 8002cd6:	f002 fc38 	bl	800554a <fast_fminf>
 8002cda:	eef0 7a40 	vmov.f32	s15, s0
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	edc3 7a00 	vstr	s15, [r3]
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002ce4:	ed97 7a04 	vldr	s14, [r7, #16]
 8002ce8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002cec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cf0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002cf4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cf8:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002d48 <svm+0x164>
 8002cfc:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002d00:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d08:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d10:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8002d4c <svm+0x168>
 8002d14:	eeb0 0a67 	vmov.f32	s0, s15
 8002d18:	f002 fbfb 	bl	8005512 <fast_fmaxf>
 8002d1c:	eef0 7a40 	vmov.f32	s15, s0
 8002d20:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002d50 <svm+0x16c>
 8002d24:	eeb0 0a67 	vmov.f32	s0, s15
 8002d28:	f002 fc0f 	bl	800554a <fast_fminf>
 8002d2c:	eef0 7a40 	vmov.f32	s15, s0
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	edc3 7a00 	vstr	s15, [r3]
//	*dtc_v = fminf(fmaxf((v/v_bus + .5f), DTC_MIN), DTC_MAX);
//	*dtc_w = fminf(fmaxf((w/v_bus + .5f), DTC_MIN), DTC_MAX);
//	*/


    }
 8002d36:	bf00      	nop
 8002d38:	3728      	adds	r7, #40	; 0x28
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	ecbd 8b02 	vpop	{d8}
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	3ef0a3d7 	.word	0x3ef0a3d7
 8002d48:	3f933333 	.word	0x3f933333
 8002d4c:	00000000 	.word	0x00000000
 8002d50:	3f70a3d7 	.word	0x3f70a3d7

08002d54 <zero_current>:

void zero_current(ControllerStruct *controller){
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b086      	sub	sp, #24
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	617b      	str	r3, [r7, #20]
    int adc_b_offset = 0;
 8002d60:	2300      	movs	r3, #0
 8002d62:	613b      	str	r3, [r7, #16]
    int n = 1000;
 8002d64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d68:	60bb      	str	r3, [r7, #8]
    controller->dtc_u = 0.f;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f04f 0200 	mov.w	r2, #0
 8002d70:	659a      	str	r2, [r3, #88]	; 0x58
    controller->dtc_v = 0.f;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f04f 0200 	mov.w	r2, #0
 8002d78:	65da      	str	r2, [r3, #92]	; 0x5c
    controller->dtc_w = 0.f;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f04f 0200 	mov.w	r2, #0
 8002d80:	661a      	str	r2, [r3, #96]	; 0x60
    set_dtc(controller);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7ff fcf6 	bl	8002774 <set_dtc>

    for (int i = 0; i<n; i++){               // Average n samples
 8002d88:	2300      	movs	r3, #0
 8002d8a:	60fb      	str	r3, [r7, #12]
 8002d8c:	e00f      	b.n	8002dae <zero_current+0x5a>
    	analog_sample(controller);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7ff fd94 	bl	80028bc <analog_sample>
    	adc_a_offset +=  controller->adc_a_raw;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	4413      	add	r3, r2
 8002d9c:	617b      	str	r3, [r7, #20]
    	adc_b_offset += controller->adc_b_raw;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	4413      	add	r3, r2
 8002da6:	613b      	str	r3, [r7, #16]
    for (int i = 0; i<n; i++){               // Average n samples
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	3301      	adds	r3, #1
 8002dac:	60fb      	str	r3, [r7, #12]
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	429a      	cmp	r2, r3
 8002db4:	dbeb      	blt.n	8002d8e <zero_current+0x3a>
     }
    controller->adc_a_offset = adc_a_offset/n;
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	fb92 f2f3 	sdiv	r2, r2, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    controller->adc_b_offset = adc_b_offset/n;
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	fb92 f2f3 	sdiv	r2, r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    }
 8002dd2:	bf00      	nop
 8002dd4:	3718      	adds	r7, #24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
	...

08002ddc <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]

	controller->ki_d = KI_D;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	4a4b      	ldr	r2, [pc, #300]	; (8002f14 <init_controller_params+0x138>)
 8002de8:	67da      	str	r2, [r3, #124]	; 0x7c
    controller->ki_q = KI_Q;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a49      	ldr	r2, [pc, #292]	; (8002f14 <init_controller_params+0x138>)
 8002dee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    controller->k_d = K_SCALE*I_BW;
 8002df2:	4b49      	ldr	r3, [pc, #292]	; (8002f18 <init_controller_params+0x13c>)
 8002df4:	edd3 7a02 	vldr	s15, [r3, #8]
 8002df8:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002f1c <init_controller_params+0x140>
 8002dfc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
    controller->k_q = K_SCALE*I_BW;
 8002e06:	4b44      	ldr	r3, [pc, #272]	; (8002f18 <init_controller_params+0x13c>)
 8002e08:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e0c:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8002f1c <init_controller_params+0x140>
 8002e10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8002e1a:	4b3f      	ldr	r3, [pc, #252]	; (8002f18 <init_controller_params+0x13c>)
 8002e1c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e20:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8002f20 <init_controller_params+0x144>
 8002e24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e28:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8002f24 <init_controller_params+0x148>
 8002e2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e30:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002e34:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e38:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002e3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e40:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002e44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
    controller->ki_fw = .1f*controller->ki_d;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8002e54:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8002f28 <init_controller_params+0x14c>
 8002e58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    controller->phase_order = PHASE_ORDER;
 8002e62:	4b32      	ldr	r3, [pc, #200]	; (8002f2c <init_controller_params+0x150>)
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    if(I_MAX <= 40.0f){controller->i_scale = I_SCALE;}
 8002e6c:	4b2a      	ldr	r3, [pc, #168]	; (8002f18 <init_controller_params+0x13c>)
 8002e6e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002e72:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002f30 <init_controller_params+0x154>
 8002e76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e7e:	d803      	bhi.n	8002e88 <init_controller_params+0xac>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	4a2c      	ldr	r2, [pc, #176]	; (8002f34 <init_controller_params+0x158>)
 8002e84:	671a      	str	r2, [r3, #112]	; 0x70
 8002e86:	e002      	b.n	8002e8e <init_controller_params+0xb2>
    else{controller->i_scale = 2.0f*I_SCALE;}
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	4a2b      	ldr	r2, [pc, #172]	; (8002f38 <init_controller_params+0x15c>)
 8002e8c:	671a      	str	r2, [r3, #112]	; 0x70
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002e8e:	2300      	movs	r3, #0
 8002e90:	60fb      	str	r3, [r7, #12]
 8002e92:	e037      	b.n	8002f04 <init_controller_params+0x128>
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	ee07 3a90 	vmov	s15, r3
 8002e9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e9e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002f3c <init_controller_params+0x160>
 8002ea2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ea6:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002f40 <init_controller_params+0x164>
 8002eaa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002eae:	ee16 0a90 	vmov	r0, s13
 8002eb2:	f7fd fb69 	bl	8000588 <__aeabi_f2d>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	460b      	mov	r3, r1
 8002eba:	ec43 2b10 	vmov	d0, r2, r3
 8002ebe:	f00d f887 	bl	800ffd0 <exp>
 8002ec2:	ec51 0b10 	vmov	r0, r1, d0
 8002ec6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002eca:	4b1e      	ldr	r3, [pc, #120]	; (8002f44 <init_controller_params+0x168>)
 8002ecc:	f7fd fbb4 	bl	8000638 <__aeabi_dmul>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	4610      	mov	r0, r2
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	f04f 0200 	mov.w	r2, #0
 8002edc:	4b1a      	ldr	r3, [pc, #104]	; (8002f48 <init_controller_params+0x16c>)
 8002ede:	f7fd f9f5 	bl	80002cc <__adddf3>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	4610      	mov	r0, r2
 8002ee8:	4619      	mov	r1, r3
 8002eea:	f7fd fe9d 	bl	8000c28 <__aeabi_d2f>
 8002eee:	4601      	mov	r1, r0
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	333c      	adds	r3, #60	; 0x3c
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	4413      	add	r3, r2
 8002efa:	3304      	adds	r3, #4
 8002efc:	6019      	str	r1, [r3, #0]
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	3301      	adds	r3, #1
 8002f02:	60fb      	str	r3, [r7, #12]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2b7f      	cmp	r3, #127	; 0x7f
 8002f08:	ddc4      	ble.n	8002e94 <init_controller_params+0xb8>
    }

    }
 8002f0a:	bf00      	nop
 8002f0c:	bf00      	nop
 8002f0e:	3710      	adds	r7, #16
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	3d18c7e3 	.word	0x3d18c7e3
 8002f18:	2000033c 	.word	0x2000033c
 8002f1c:	390b75ea 	.word	0x390b75ea
 8002f20:	3851b717 	.word	0x3851b717
 8002f24:	40c90fdb 	.word	0x40c90fdb
 8002f28:	3dcccccd 	.word	0x3dcccccd
 8002f2c:	2000043c 	.word	0x2000043c
 8002f30:	42200000 	.word	0x42200000
 8002f34:	3ca4ffff 	.word	0x3ca4ffff
 8002f38:	3d24ffff 	.word	0x3d24ffff
 8002f3c:	bc000000 	.word	0xbc000000
 8002f40:	3d03126f 	.word	0x3d03126f
 8002f44:	3ff33333 	.word	0x3ff33333
 8002f48:	3ff00000 	.word	0x3ff00000

08002f4c <reset_foc>:

void reset_foc(ControllerStruct *controller){
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]

	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002f54:	4b36      	ldr	r3, [pc, #216]	; (8003030 <reset_foc+0xe4>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f5a:	ee07 3a90 	vmov	s15, r3
 8002f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f62:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002f66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f6a:	4b31      	ldr	r3, [pc, #196]	; (8003030 <reset_foc+0xe4>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f72:	ee17 2a90 	vmov	r2, s15
 8002f76:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002f78:	4b2d      	ldr	r3, [pc, #180]	; (8003030 <reset_foc+0xe4>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f7e:	ee07 3a90 	vmov	s15, r3
 8002f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f86:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002f8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f8e:	4b28      	ldr	r3, [pc, #160]	; (8003030 <reset_foc+0xe4>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f96:	ee17 2a90 	vmov	r2, s15
 8002f9a:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002f9c:	4b24      	ldr	r3, [pc, #144]	; (8003030 <reset_foc+0xe4>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fa2:	ee07 3a90 	vmov	s15, r3
 8002fa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002faa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002fae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fb2:	4b1f      	ldr	r3, [pc, #124]	; (8003030 <reset_foc+0xe4>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fba:	ee17 2a90 	vmov	r2, s15
 8002fbe:	639a      	str	r2, [r3, #56]	; 0x38
    controller->i_d_des = 0;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f04f 0200 	mov.w	r2, #0
 8002fc6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    controller->i_q_des = 0;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f04f 0200 	mov.w	r2, #0
 8002fd0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    controller->i_d = 0;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f04f 0200 	mov.w	r2, #0
 8002fda:	63da      	str	r2, [r3, #60]	; 0x3c
    controller->i_q = 0;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f04f 0200 	mov.w	r2, #0
 8002fe2:	641a      	str	r2, [r3, #64]	; 0x40
    controller->i_q_filt = 0;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f04f 0200 	mov.w	r2, #0
 8002fea:	645a      	str	r2, [r3, #68]	; 0x44
    controller->q_int = 0;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f04f 0200 	mov.w	r2, #0
 8002ff2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    controller->d_int = 0;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f04f 0200 	mov.w	r2, #0
 8002ffc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    controller->v_q = 0;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f04f 0200 	mov.w	r2, #0
 8003006:	655a      	str	r2, [r3, #84]	; 0x54
    controller->v_d = 0;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f04f 0200 	mov.w	r2, #0
 800300e:	651a      	str	r2, [r3, #80]	; 0x50
    controller->fw_int = 0;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f04f 0200 	mov.w	r2, #0
 8003016:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    controller->otw_flag = 0;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec

    }
 8003022:	bf00      	nop
 8003024:	370c      	adds	r7, #12
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	20009574 	.word	0x20009574

08003034 <commutate>:
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);


}
void commutate(ControllerStruct *controller, EncoderStruct *encoder)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b088      	sub	sp, #32
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
 800303c:	6039      	str	r1, [r7, #0]
	/* Do Field Oriented Control */

		controller->theta_elec = encoder->elec_angle;
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	62da      	str	r2, [r3, #44]	; 0x2c
		controller->dtheta_elec = encoder->elec_velocity;
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	635a      	str	r2, [r3, #52]	; 0x34
		controller->dtheta_mech = encoder->velocity/GR;
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8003054:	4bd7      	ldr	r3, [pc, #860]	; (80033b4 <commutate+0x380>)
 8003056:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800305a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	edd3 6a05 	vldr	s13, [r3, #20]
 800306a:	4bd2      	ldr	r3, [pc, #840]	; (80033b4 <commutate+0x380>)
 800306c:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8003070:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

       /// Commutation  ///
       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents - 3.8 us
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	ed93 7a05 	vldr	s14, [r3, #20]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	edd3 6a06 	vldr	s13, [r3, #24]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	ed93 6a07 	vldr	s12, [r3, #28]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	3340      	adds	r3, #64	; 0x40
 800309c:	4619      	mov	r1, r3
 800309e:	4610      	mov	r0, r2
 80030a0:	eef0 1a46 	vmov.f32	s3, s12
 80030a4:	eeb0 1a66 	vmov.f32	s2, s13
 80030a8:	eef0 0a47 	vmov.f32	s1, s14
 80030ac:	eeb0 0a67 	vmov.f32	s0, s15
 80030b0:	f7ff fd08 	bl	8002ac4 <dq0>

       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80030ba:	ed9f 7abf 	vldr	s14, [pc, #764]	; 80033b8 <commutate+0x384>
 80030be:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80030c8:	eddf 6abc 	vldr	s13, [pc, #752]	; 80033bc <commutate+0x388>
 80030cc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80030e0:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 80033b8 <commutate+0x384>
 80030e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80030ee:	eddf 6ab3 	vldr	s13, [pc, #716]	; 80033bc <commutate+0x388>
 80030f2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003106:	ed9f 7aac 	vldr	s14, [pc, #688]	; 80033b8 <commutate+0x384>
 800310a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	edd3 7a08 	vldr	s15, [r3, #32]
 8003114:	eddf 6aa9 	vldr	s13, [pc, #676]	; 80033bc <commutate+0x388>
 8003118:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800311c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800312c:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 80033c0 <commutate+0x38c>
 8003130:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003134:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 80033c4 <commutate+0x390>
 8003138:	ee67 7a87 	vmul.f32	s15, s15, s14
 800313c:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 80033c8 <commutate+0x394>
 8003140:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 800314a:	4b9a      	ldr	r3, [pc, #616]	; (80033b4 <commutate+0x380>)
 800314c:	68da      	ldr	r2, [r3, #12]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f103 02a4 	add.w	r2, r3, #164	; 0xa4
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f103 01a8 	add.w	r1, r3, #168	; 0xa8
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 8003166:	eeb0 0a67 	vmov.f32	s0, s15
 800316a:	4610      	mov	r0, r2
 800316c:	f002 fa71 	bl	8005652 <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	ed93 7a29 	vldr	s14, [r3, #164]	; 0xa4
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800317c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003180:	edc7 7a07 	vstr	s15, [r7, #28]
       float i_q_error = controller->i_q_des - controller->i_q;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003190:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003194:	edc7 7a06 	vstr	s15, [r7, #24]


       // Calculate decoupling feed-forward voltages //
       float v_d_ff = 0.0f;//-controller->dtheta_elec*L_Q*controller->i_q;
 8003198:	f04f 0300 	mov.w	r3, #0
 800319c:	617b      	str	r3, [r7, #20]
       float v_q_ff = 0.0f;//controller->dtheta_elec*L_D*controller->i_d;
 800319e:	f04f 0300 	mov.w	r3, #0
 80031a2:	613b      	str	r3, [r7, #16]

       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 80031aa:	edd7 7a07 	vldr	s15, [r7, #28]
 80031ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80031b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80031c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 80031d6:	eef0 0a47 	vmov.f32	s1, s14
 80031da:	eeb0 0a67 	vmov.f32	s0, s15
 80031de:	f002 f9b4 	bl	800554a <fast_fminf>
 80031e2:	eeb0 7a40 	vmov.f32	s14, s0
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 80031ec:	eef1 7a67 	vneg.f32	s15, s15
 80031f0:	eef0 0a67 	vmov.f32	s1, s15
 80031f4:	eeb0 0a47 	vmov.f32	s0, s14
 80031f8:	f002 f98b 	bl	8005512 <fast_fmaxf>
 80031fc:	eef0 7a40 	vmov.f32	s15, s0
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8003218:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800321c:	edd7 7a07 	vldr	s15, [r7, #28]
 8003220:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003224:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 800323a:	eef0 0a47 	vmov.f32	s1, s14
 800323e:	eeb0 0a67 	vmov.f32	s0, s15
 8003242:	f002 f982 	bl	800554a <fast_fminf>
 8003246:	eeb0 7a40 	vmov.f32	s14, s0
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003250:	eef1 7a67 	vneg.f32	s15, s15
 8003254:	eef0 0a67 	vmov.f32	s1, s15
 8003258:	eeb0 0a47 	vmov.f32	s0, s14
 800325c:	f002 f959 	bl	8005512 <fast_fmaxf>
 8003260:	eef0 7a40 	vmov.f32	s15, s0
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003276:	ee27 7a27 	vmul.f32	s14, s14, s15
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003286:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800328a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800328e:	eeb0 0a67 	vmov.f32	s0, s15
 8003292:	f00c ff05 	bl	80100a0 <sqrtf>
 8003296:	ed87 0a03 	vstr	s0, [r7, #12]

       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 80032a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80032a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80032ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80032b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80032d2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80032d6:	edd7 7a06 	vldr	s15, [r7, #24]
 80032da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 80032f4:	eef0 0a47 	vmov.f32	s1, s14
 80032f8:	eeb0 0a67 	vmov.f32	s0, s15
 80032fc:	f002 f925 	bl	800554a <fast_fminf>
 8003300:	eeb0 7a40 	vmov.f32	s14, s0
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 800330a:	eef1 7a67 	vneg.f32	s15, s15
 800330e:	eef0 0a67 	vmov.f32	s1, s15
 8003312:	eeb0 0a47 	vmov.f32	s0, s14
 8003316:	f002 f8fc 	bl	8005512 <fast_fmaxf>
 800331a:	eef0 7a40 	vmov.f32	s15, s0
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003330:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003340:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003344:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003348:	eeb0 0a67 	vmov.f32	s0, s15
 800334c:	f00c fea8 	bl	80100a0 <sqrtf>
 8003350:	eef0 7a40 	vmov.f32	s15, s0
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003360:	edd7 0a03 	vldr	s1, [r7, #12]
 8003364:	eeb0 0a67 	vmov.f32	s0, s15
 8003368:	f002 f8ef 	bl	800554a <fast_fminf>
 800336c:	eeb0 7a40 	vmov.f32	s14, s0
 8003370:	edd7 7a03 	vldr	s15, [r7, #12]
 8003374:	eef1 7a67 	vneg.f32	s15, s15
 8003378:	eef0 0a67 	vmov.f32	s1, s15
 800337c:	eeb0 0a47 	vmov.f32	s0, s14
 8003380:	f002 f8c7 	bl	8005512 <fast_fmaxf>
 8003384:	eef0 7a40 	vmov.f32	s15, s0
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 80033a0:	eeb0 0a67 	vmov.f32	s0, s15
 80033a4:	4610      	mov	r0, r2
 80033a6:	f002 f954 	bl	8005652 <limit_norm>

       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	e00d      	b.n	80033d0 <commutate+0x39c>
 80033b4:	2000033c 	.word	0x2000033c
 80033b8:	3f733333 	.word	0x3f733333
 80033bc:	3d4ccccd 	.word	0x3d4ccccd
 80033c0:	3f933333 	.word	0x3f933333
 80033c4:	3f70a3d7 	.word	0x3f70a3d7
 80033c8:	3f13cd3a 	.word	0x3f13cd3a
 80033cc:	389d4951 	.word	0x389d4951
 80033d0:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80033d4:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 80033cc <commutate+0x398>
 80033d8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80033dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f103 0064 	add.w	r0, r3, #100	; 0x64
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f103 0168 	add.w	r1, r3, #104	; 0x68
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	336c      	adds	r3, #108	; 0x6c
 80033fc:	461a      	mov	r2, r3
 80033fe:	eeb0 1a66 	vmov.f32	s2, s13
 8003402:	eef0 0a47 	vmov.f32	s1, s14
 8003406:	eeb0 0a67 	vmov.f32	s0, s15
 800340a:	f7ff fad7 	bl	80029bc <abc>
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	ed93 6a1b 	vldr	s12, [r3, #108]	; 0x6c
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f103 0058 	add.w	r0, r3, #88	; 0x58
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	3360      	adds	r3, #96	; 0x60
 8003436:	461a      	mov	r2, r3
 8003438:	eef0 1a46 	vmov.f32	s3, s12
 800343c:	eeb0 1a66 	vmov.f32	s2, s13
 8003440:	eef0 0a47 	vmov.f32	s1, s14
 8003444:	eeb0 0a67 	vmov.f32	s0, s15
 8003448:	f7ff fbcc 	bl	8002be4 <svm>

       set_dtc(controller);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f7ff f991 	bl	8002774 <set_dtc>

    }
 8003452:	bf00      	nop
 8003454:	3720      	adds	r7, #32
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop

0800345c <torque_control>:


void torque_control(ControllerStruct *controller){
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]

    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	edd3 6a33 	vldr	s13, [r3, #204]	; 0xcc
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003476:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800347a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003484:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	ed93 6a34 	vldr	s12, [r3, #208]	; 0xd0
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800349a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800349e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034a6:	edc7 7a03 	vstr	s15, [r7, #12]
    controller->i_q_des = fast_fmaxf(fast_fminf(torque_des/(KT*GR), controller->i_max), -controller->i_max);
 80034aa:	4b18      	ldr	r3, [pc, #96]	; (800350c <torque_control+0xb0>)
 80034ac:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 80034b0:	4b16      	ldr	r3, [pc, #88]	; (800350c <torque_control+0xb0>)
 80034b2:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80034b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034ba:	ed97 7a03 	vldr	s14, [r7, #12]
 80034be:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 80034c8:	eef0 0a67 	vmov.f32	s1, s15
 80034cc:	eeb0 0a66 	vmov.f32	s0, s13
 80034d0:	f002 f83b 	bl	800554a <fast_fminf>
 80034d4:	eeb0 7a40 	vmov.f32	s14, s0
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 80034de:	eef1 7a67 	vneg.f32	s15, s15
 80034e2:	eef0 0a67 	vmov.f32	s1, s15
 80034e6:	eeb0 0a47 	vmov.f32	s0, s14
 80034ea:	f002 f812 	bl	8005512 <fast_fmaxf>
 80034ee:	eef0 7a40 	vmov.f32	s15, s0
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
    controller->i_d_des = 0.0f;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f04f 0200 	mov.w	r2, #0
 80034fe:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    }
 8003502:	bf00      	nop
 8003504:	3710      	adds	r7, #16
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	2000033c 	.word	0x2000033c

08003510 <zero_commands>:



void zero_commands(ControllerStruct * controller){
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
	controller->t_ff = 0;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f04f 0200 	mov.w	r2, #0
 800351e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	controller->kp = 0;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f04f 0200 	mov.w	r2, #0
 8003528:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	controller->kd = 0;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f04f 0200 	mov.w	r2, #0
 8003532:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	controller->p_des = 0;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f04f 0200 	mov.w	r2, #0
 800353c:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	controller->v_des = 0;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f04f 0200 	mov.w	r2, #0
 8003546:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	controller->i_q_des = 0;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f04f 0200 	mov.w	r2, #0
 8003550:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <run_fsm>:
#include "foc.h"
#include "math_ops.h"
#include "position_sensor.h"
#include "drv8323.h"

 void run_fsm(FSMStruct * fsmstate){
 8003560:	b590      	push	{r4, r7, lr}
 8003562:	b085      	sub	sp, #20
 8003564:	af02      	add	r7, sp, #8
 8003566:	6078      	str	r0, [r7, #4]
	 /* run_fsm is run every commutation interrupt cycle */

	 /* state transition management */
	 if(fsmstate->next_state != fsmstate->state){
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	785a      	ldrb	r2, [r3, #1]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	429a      	cmp	r2, r3
 8003572:	d00d      	beq.n	8003590 <run_fsm+0x30>
		 fsm_exit_state(fsmstate);		// safely exit the old state
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 f9a7 	bl	80038c8 <fsm_exit_state>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	78db      	ldrb	r3, [r3, #3]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d006      	beq.n	8003590 <run_fsm+0x30>
			 fsmstate->state = fsmstate->next_state;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	785a      	ldrb	r2, [r3, #1]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	701a      	strb	r2, [r3, #0]
			 fsm_enter_state(fsmstate);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 f91a 	bl	80037c4 <fsm_enter_state>
		 }
	 }

	 switch(fsmstate->state){
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	2b07      	cmp	r3, #7
 8003596:	f200 80fc 	bhi.w	8003792 <run_fsm+0x232>
 800359a:	a201      	add	r2, pc, #4	; (adr r2, 80035a0 <run_fsm+0x40>)
 800359c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a0:	0800378d 	.word	0x0800378d
 80035a4:	080035c1 	.word	0x080035c1
 80035a8:	080036d1 	.word	0x080036d1
 80035ac:	08003793 	.word	0x08003793
 80035b0:	0800378d 	.word	0x0800378d
 80035b4:	0800370d 	.word	0x0800370d
 80035b8:	0800378d 	.word	0x0800378d
 80035bc:	08003731 	.word	0x08003731
		 case MENU_MODE:
			 break;

		 case CALIBRATION_MODE:
			 if(!comm_encoder_cal.done_ordering){
 80035c0:	4b76      	ldr	r3, [pc, #472]	; (800379c <run_fsm+0x23c>)
 80035c2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d108      	bne.n	80035dc <run_fsm+0x7c>
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 80035ca:	4b75      	ldr	r3, [pc, #468]	; (80037a0 <run_fsm+0x240>)
 80035cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80035d0:	4a72      	ldr	r2, [pc, #456]	; (800379c <run_fsm+0x23c>)
 80035d2:	4973      	ldr	r1, [pc, #460]	; (80037a0 <run_fsm+0x240>)
 80035d4:	4873      	ldr	r0, [pc, #460]	; (80037a4 <run_fsm+0x244>)
 80035d6:	f7fd fed3 	bl	8001380 <order_phases>
				 // exit to menu state
				 fsmstate->next_state = MENU_MODE;
				 fsmstate->ready = 0;
			 }

			 break;
 80035da:	e0da      	b.n	8003792 <run_fsm+0x232>
			 else if(!comm_encoder_cal.done_cal){
 80035dc:	4b6f      	ldr	r3, [pc, #444]	; (800379c <run_fsm+0x23c>)
 80035de:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d108      	bne.n	80035f8 <run_fsm+0x98>
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 80035e6:	4b6e      	ldr	r3, [pc, #440]	; (80037a0 <run_fsm+0x240>)
 80035e8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80035ec:	4a6b      	ldr	r2, [pc, #428]	; (800379c <run_fsm+0x23c>)
 80035ee:	496c      	ldr	r1, [pc, #432]	; (80037a0 <run_fsm+0x240>)
 80035f0:	486c      	ldr	r0, [pc, #432]	; (80037a4 <run_fsm+0x244>)
 80035f2:	f7fd ffcd 	bl	8001590 <calibrate_encoder>
			 break;
 80035f6:	e0cc      	b.n	8003792 <run_fsm+0x232>
				 if (comm_encoder_cal.valid_cal == 1){
 80035f8:	4b68      	ldr	r3, [pc, #416]	; (800379c <run_fsm+0x23c>)
 80035fa:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d15f      	bne.n	80036c2 <run_fsm+0x162>
					 E_ZERO = comm_encoder_cal.ezero;
 8003602:	4b66      	ldr	r3, [pc, #408]	; (800379c <run_fsm+0x23c>)
 8003604:	69db      	ldr	r3, [r3, #28]
 8003606:	4a68      	ldr	r2, [pc, #416]	; (80037a8 <run_fsm+0x248>)
 8003608:	61d3      	str	r3, [r2, #28]
					 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 800360a:	4b67      	ldr	r3, [pc, #412]	; (80037a8 <run_fsm+0x248>)
 800360c:	69dc      	ldr	r4, [r3, #28]
 800360e:	4b65      	ldr	r3, [pc, #404]	; (80037a4 <run_fsm+0x244>)
 8003610:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8003614:	4b64      	ldr	r3, [pc, #400]	; (80037a8 <run_fsm+0x248>)
 8003616:	69db      	ldr	r3, [r3, #28]
 8003618:	425b      	negs	r3, r3
 800361a:	ee07 3a90 	vmov	s15, r3
 800361e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003622:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003626:	eddf 6a61 	vldr	s13, [pc, #388]	; 80037ac <run_fsm+0x24c>
 800362a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800362e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003632:	eeb0 0a47 	vmov.f32	s0, s14
 8003636:	f00c fd13 	bl	8010060 <fmodf>
 800363a:	eef0 7a40 	vmov.f32	s15, s0
 800363e:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 80037b0 <run_fsm+0x250>
 8003642:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003646:	ee17 0a90 	vmov	r0, s15
 800364a:	f7fc ff9d 	bl	8000588 <__aeabi_f2d>
 800364e:	4602      	mov	r2, r0
 8003650:	460b      	mov	r3, r1
 8003652:	4621      	mov	r1, r4
 8003654:	4857      	ldr	r0, [pc, #348]	; (80037b4 <run_fsm+0x254>)
 8003656:	f008 ff73 	bl	800c540 <iprintf>
					 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 800365a:	4b52      	ldr	r3, [pc, #328]	; (80037a4 <run_fsm+0x244>)
 800365c:	4a4f      	ldr	r2, [pc, #316]	; (800379c <run_fsm+0x23c>)
 800365e:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8003662:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8003666:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 800366a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800366e:	4618      	mov	r0, r3
 8003670:	f008 fae6 	bl	800bc40 <memcpy>
					 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 8003674:	4b4c      	ldr	r3, [pc, #304]	; (80037a8 <run_fsm+0x248>)
 8003676:	4a49      	ldr	r2, [pc, #292]	; (800379c <run_fsm+0x23c>)
 8003678:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 800367c:	3320      	adds	r3, #32
 800367e:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 8003682:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003686:	4618      	mov	r0, r3
 8003688:	f008 fada 	bl	800bc40 <memcpy>
					 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 800368c:	4b4a      	ldr	r3, [pc, #296]	; (80037b8 <run_fsm+0x258>)
 800368e:	691a      	ldr	r2, [r3, #16]
 8003690:	9200      	str	r2, [sp, #0]
 8003692:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003694:	f002 fbdd 	bl	8005e52 <preference_writer_ready>
 8003698:	4603      	mov	r3, r0
 800369a:	f083 0301 	eor.w	r3, r3, #1
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d002      	beq.n	80036aa <run_fsm+0x14a>
 80036a4:	4844      	ldr	r0, [pc, #272]	; (80037b8 <run_fsm+0x258>)
 80036a6:	f002 fbc5 	bl	8005e34 <preference_writer_open>
					 preference_writer_flush(&prefs);
 80036aa:	4843      	ldr	r0, [pc, #268]	; (80037b8 <run_fsm+0x258>)
 80036ac:	f002 fbde 	bl	8005e6c <preference_writer_flush>
					 preference_writer_close(&prefs);
 80036b0:	4841      	ldr	r0, [pc, #260]	; (80037b8 <run_fsm+0x258>)
 80036b2:	f002 fc59 	bl	8005f68 <preference_writer_close>
					 preference_writer_load(prefs);
 80036b6:	4b40      	ldr	r3, [pc, #256]	; (80037b8 <run_fsm+0x258>)
 80036b8:	691a      	ldr	r2, [r3, #16]
 80036ba:	9200      	str	r2, [sp, #0]
 80036bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036be:	f002 fc11 	bl	8005ee4 <preference_writer_load>
				 fsmstate->next_state = MENU_MODE;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	705a      	strb	r2, [r3, #1]
				 fsmstate->ready = 0;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2200      	movs	r2, #0
 80036cc:	70da      	strb	r2, [r3, #3]
			 break;
 80036ce:	e060      	b.n	8003792 <run_fsm+0x232>

		 case MOTOR_MODE:
			 /* If CAN has timed out, reset all commands */
			 if((CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 80036d0:	4b35      	ldr	r3, [pc, #212]	; (80037a8 <run_fsm+0x248>)
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	dd0a      	ble.n	80036ee <run_fsm+0x18e>
 80036d8:	4b31      	ldr	r3, [pc, #196]	; (80037a0 <run_fsm+0x240>)
 80036da:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80036de:	4b32      	ldr	r3, [pc, #200]	; (80037a8 <run_fsm+0x248>)
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	dd03      	ble.n	80036ee <run_fsm+0x18e>
				 zero_commands(&controller);
 80036e6:	482e      	ldr	r0, [pc, #184]	; (80037a0 <run_fsm+0x240>)
 80036e8:	f7ff ff12 	bl	8003510 <zero_commands>
 80036ec:	e006      	b.n	80036fc <run_fsm+0x19c>
			 }
			 /* Otherwise, commutate */
			 else{
				 torque_control(&controller);
 80036ee:	482c      	ldr	r0, [pc, #176]	; (80037a0 <run_fsm+0x240>)
 80036f0:	f7ff feb4 	bl	800345c <torque_control>
				 //field_weaken(&controller); // TODO: add field-weakening back at some point
				 commutate(&controller, &comm_encoder);
 80036f4:	492b      	ldr	r1, [pc, #172]	; (80037a4 <run_fsm+0x244>)
 80036f6:	482a      	ldr	r0, [pc, #168]	; (80037a0 <run_fsm+0x240>)
 80036f8:	f7ff fc9c 	bl	8003034 <commutate>
			 }
			 controller.timeout ++;
 80036fc:	4b28      	ldr	r3, [pc, #160]	; (80037a0 <run_fsm+0x240>)
 80036fe:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003702:	3301      	adds	r3, #1
 8003704:	4a26      	ldr	r2, [pc, #152]	; (80037a0 <run_fsm+0x240>)
 8003706:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
			 break;
 800370a:	e042      	b.n	8003792 <run_fsm+0x232>

		 case SETUP_MODE:
			 break;

		 case ENCODER_MODE:
			 if (fsmstate->print_iter == 800){
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8003714:	d106      	bne.n	8003724 <run_fsm+0x1c4>
				 ps_print(&comm_encoder);
 8003716:	4823      	ldr	r0, [pc, #140]	; (80037a4 <run_fsm+0x244>)
 8003718:	f002 fb12 	bl	8005d40 <ps_print>
				 fsmstate->print_iter = 0;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	605a      	str	r2, [r3, #4]
			 } else {
				 fsmstate->print_iter +=1;
			 }
			 break;
 8003722:	e036      	b.n	8003792 <run_fsm+0x232>
				 fsmstate->print_iter +=1;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	1c5a      	adds	r2, r3, #1
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	605a      	str	r2, [r3, #4]
			 break;
 800372e:	e030      	b.n	8003792 <run_fsm+0x232>
			 break;

		 case FAULT_MODE:
			 // depending on fault, display different LED blink patterns

			 if((controller.loop_count%5000)==0){
 8003730:	4b1b      	ldr	r3, [pc, #108]	; (80037a0 <run_fsm+0x240>)
 8003732:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8003736:	4b21      	ldr	r3, [pc, #132]	; (80037bc <run_fsm+0x25c>)
 8003738:	fb83 1302 	smull	r1, r3, r3, r2
 800373c:	12d9      	asrs	r1, r3, #11
 800373e:	17d3      	asrs	r3, r2, #31
 8003740:	1acb      	subs	r3, r1, r3
 8003742:	f241 3188 	movw	r1, #5000	; 0x1388
 8003746:	fb01 f303 	mul.w	r3, r1, r3
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	2b00      	cmp	r3, #0
 800374e:	d105      	bne.n	800375c <run_fsm+0x1fc>
				 HAL_GPIO_WritePin(LED, GPIO_PIN_SET );
 8003750:	2201      	movs	r2, #1
 8003752:	2120      	movs	r1, #32
 8003754:	481a      	ldr	r0, [pc, #104]	; (80037c0 <run_fsm+0x260>)
 8003756:	f004 ff81 	bl	800865c <HAL_GPIO_WritePin>
			 } else if ((controller.loop_count%5000)==2500){
				 HAL_GPIO_WritePin(LED, GPIO_PIN_RESET);
			 }

			 break;
 800375a:	e019      	b.n	8003790 <run_fsm+0x230>
			 } else if ((controller.loop_count%5000)==2500){
 800375c:	4b10      	ldr	r3, [pc, #64]	; (80037a0 <run_fsm+0x240>)
 800375e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8003762:	4b16      	ldr	r3, [pc, #88]	; (80037bc <run_fsm+0x25c>)
 8003764:	fb83 1302 	smull	r1, r3, r3, r2
 8003768:	12d9      	asrs	r1, r3, #11
 800376a:	17d3      	asrs	r3, r2, #31
 800376c:	1acb      	subs	r3, r1, r3
 800376e:	f241 3188 	movw	r1, #5000	; 0x1388
 8003772:	fb01 f303 	mul.w	r3, r1, r3
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800377c:	4293      	cmp	r3, r2
 800377e:	d107      	bne.n	8003790 <run_fsm+0x230>
				 HAL_GPIO_WritePin(LED, GPIO_PIN_RESET);
 8003780:	2200      	movs	r2, #0
 8003782:	2120      	movs	r1, #32
 8003784:	480e      	ldr	r0, [pc, #56]	; (80037c0 <run_fsm+0x260>)
 8003786:	f004 ff69 	bl	800865c <HAL_GPIO_WritePin>
			 break;
 800378a:	e001      	b.n	8003790 <run_fsm+0x230>
			 break;
 800378c:	bf00      	nop
 800378e:	e000      	b.n	8003792 <run_fsm+0x232>
			 break;
 8003790:	bf00      	nop
	 }

 }
 8003792:	bf00      	nop
 8003794:	370c      	adds	r7, #12
 8003796:	46bd      	mov	sp, r7
 8003798:	bd90      	pop	{r4, r7, pc}
 800379a:	bf00      	nop
 800379c:	20000ec0 	.word	0x20000ec0
 80037a0:	20000850 	.word	0x20000850
 80037a4:	20000b5c 	.word	0x20000b5c
 80037a8:	2000043c 	.word	0x2000043c
 80037ac:	49000000 	.word	0x49000000
 80037b0:	40c90fdb 	.word	0x40c90fdb
 80037b4:	08010848 	.word	0x08010848
 80037b8:	2000083c 	.word	0x2000083c
 80037bc:	68db8bad 	.word	0x68db8bad
 80037c0:	40020800 	.word	0x40020800

080037c4 <fsm_enter_state>:

 void fsm_enter_state(FSMStruct * fsmstate){
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
	 /* Called when entering a new state
	  * Do necessary setup   */

		switch(fsmstate->state){
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	2b07      	cmp	r3, #7
 80037d2:	d865      	bhi.n	80038a0 <fsm_enter_state+0xdc>
 80037d4:	a201      	add	r2, pc, #4	; (adr r2, 80037dc <fsm_enter_state+0x18>)
 80037d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037da:	bf00      	nop
 80037dc:	080037fd 	.word	0x080037fd
 80037e0:	08003847 	.word	0x08003847
 80037e4:	08003819 	.word	0x08003819
 80037e8:	080038a1 	.word	0x080038a1
 80037ec:	08003803 	.word	0x08003803
 80037f0:	08003809 	.word	0x08003809
 80037f4:	080038a1 	.word	0x080038a1
 80037f8:	08003899 	.word	0x08003899
			case MENU_MODE:
				//printf("Entering Main Menu\r\n");
				enter_menu_state();
 80037fc:	f000 f9c0 	bl	8003b80 <enter_menu_state>
				break;
 8003800:	e04e      	b.n	80038a0 <fsm_enter_state+0xdc>
			case SETUP_MODE:
				//printf("Entering Setup\r\n");
				enter_setup_state();
 8003802:	f000 f9f1 	bl	8003be8 <enter_setup_state>
				break;
 8003806:	e04b      	b.n	80038a0 <fsm_enter_state+0xdc>
			case ENCODER_MODE:
				//printf("Entering Encoder Mode\r\n");
				fsmstate->print_iter = 0;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	605a      	str	r2, [r3, #4]
				comm_encoder.filt_enable = 0;
 800380e:	4b26      	ldr	r3, [pc, #152]	; (80038a8 <fsm_enter_state+0xe4>)
 8003810:	2200      	movs	r2, #0
 8003812:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
				break;
 8003816:	e043      	b.n	80038a0 <fsm_enter_state+0xdc>
			case MOTOR_MODE:
				printf("\n\r\n\r Entering Motor Mode\r\n");
 8003818:	4824      	ldr	r0, [pc, #144]	; (80038ac <fsm_enter_state+0xe8>)
 800381a:	f008 ff17 	bl	800c64c <puts>
				HAL_GPIO_WritePin(LED, GPIO_PIN_SET );
 800381e:	2201      	movs	r2, #1
 8003820:	2120      	movs	r1, #32
 8003822:	4823      	ldr	r0, [pc, #140]	; (80038b0 <fsm_enter_state+0xec>)
 8003824:	f004 ff1a 	bl	800865c <HAL_GPIO_WritePin>
				reset_foc(&controller);
 8003828:	4822      	ldr	r0, [pc, #136]	; (80038b4 <fsm_enter_state+0xf0>)
 800382a:	f7ff fb8f 	bl	8002f4c <reset_foc>
				drv_enable_gd(drv);
 800382e:	4b22      	ldr	r3, [pc, #136]	; (80038b8 <fsm_enter_state+0xf4>)
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	4611      	mov	r1, r2
 8003834:	889a      	ldrh	r2, [r3, #4]
 8003836:	2300      	movs	r3, #0
 8003838:	f362 030f 	bfi	r3, r2, #0, #16
 800383c:	4608      	mov	r0, r1
 800383e:	4619      	mov	r1, r3
 8003840:	f7fe fdc5 	bl	80023ce <drv_enable_gd>
				break;
 8003844:	e02c      	b.n	80038a0 <fsm_enter_state+0xdc>
			case CALIBRATION_MODE:
				//printf("Entering Calibration Mode\r\n");
				/* zero out all calibrations before starting */
				comm_encoder_cal.done_cal = 0;
 8003846:	4b1d      	ldr	r3, [pc, #116]	; (80038bc <fsm_enter_state+0xf8>)
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				comm_encoder_cal.done_ordering = 0;
 800384e:	4b1b      	ldr	r3, [pc, #108]	; (80038bc <fsm_enter_state+0xf8>)
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				comm_encoder_cal.valid_cal = 0;
 8003856:	4b19      	ldr	r3, [pc, #100]	; (80038bc <fsm_enter_state+0xf8>)
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				comm_encoder_cal.started = 0;
 800385e:	4b17      	ldr	r3, [pc, #92]	; (80038bc <fsm_enter_state+0xf8>)
 8003860:	2200      	movs	r2, #0
 8003862:	741a      	strb	r2, [r3, #16]
				// reset electrical zero and encoder filter
				comm_encoder.e_zero = 0;
 8003864:	4b10      	ldr	r3, [pc, #64]	; (80038a8 <fsm_enter_state+0xe4>)
 8003866:	2200      	movs	r2, #0
 8003868:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
				comm_encoder.filt_enable = 0;
 800386c:	4b0e      	ldr	r3, [pc, #56]	; (80038a8 <fsm_enter_state+0xe4>)
 800386e:	2200      	movs	r2, #0
 8003870:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
				// clear lookup table
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 8003874:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003878:	2100      	movs	r1, #0
 800387a:	4811      	ldr	r0, [pc, #68]	; (80038c0 <fsm_enter_state+0xfc>)
 800387c:	f008 f9ee 	bl	800bc5c <memset>
				drv_enable_gd(drv);
 8003880:	4b0d      	ldr	r3, [pc, #52]	; (80038b8 <fsm_enter_state+0xf4>)
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	4611      	mov	r1, r2
 8003886:	889a      	ldrh	r2, [r3, #4]
 8003888:	2300      	movs	r3, #0
 800388a:	f362 030f 	bfi	r3, r2, #0, #16
 800388e:	4608      	mov	r0, r1
 8003890:	4619      	mov	r1, r3
 8003892:	f7fe fd9c 	bl	80023ce <drv_enable_gd>
				break;
 8003896:	e003      	b.n	80038a0 <fsm_enter_state+0xdc>
			case FAULT_MODE:
				printf("\n\r\n\r Entering Fault Mode\n\r");
 8003898:	480a      	ldr	r0, [pc, #40]	; (80038c4 <fsm_enter_state+0x100>)
 800389a:	f008 fe51 	bl	800c540 <iprintf>
				break;
 800389e:	bf00      	nop

		}
 }
 80038a0:	bf00      	nop
 80038a2:	3708      	adds	r7, #8
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	20000b5c 	.word	0x20000b5c
 80038ac:	0801085c 	.word	0x0801085c
 80038b0:	40020800 	.word	0x40020800
 80038b4:	20000850 	.word	0x20000850
 80038b8:	20000eb8 	.word	0x20000eb8
 80038bc:	20000ec0 	.word	0x20000ec0
 80038c0:	20000cb4 	.word	0x20000cb4
 80038c4:	08010878 	.word	0x08010878

080038c8 <fsm_exit_state>:

 void fsm_exit_state(FSMStruct * fsmstate){
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
	 /* Called when exiting the current state
	  * Do necessary cleanup  */

		switch(fsmstate->state){
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	2b05      	cmp	r3, #5
 80038d6:	d857      	bhi.n	8003988 <fsm_exit_state+0xc0>
 80038d8:	a201      	add	r2, pc, #4	; (adr r2, 80038e0 <fsm_exit_state+0x18>)
 80038da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038de:	bf00      	nop
 80038e0:	080038f9 	.word	0x080038f9
 80038e4:	0800395b 	.word	0x0800395b
 80038e8:	08003921 	.word	0x08003921
 80038ec:	08003989 	.word	0x08003989
 80038f0:	08003901 	.word	0x08003901
 80038f4:	08003909 	.word	0x08003909
			case MENU_MODE:
				//printf("Leaving Main Menu\r\n");
				fsmstate->ready = 1;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	70da      	strb	r2, [r3, #3]
				break;
 80038fe:	e043      	b.n	8003988 <fsm_exit_state+0xc0>
			case SETUP_MODE:
				//printf("Leaving Setup Menu\r\n");
				fsmstate->ready = 1;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	70da      	strb	r2, [r3, #3]
				break;
 8003906:	e03f      	b.n	8003988 <fsm_exit_state+0xc0>
			case ENCODER_MODE:
				//printf("Leaving Encoder Mode\r\n");
				if (EN_ENC_FILTER == 1){
 8003908:	4b21      	ldr	r3, [pc, #132]	; (8003990 <fsm_exit_state+0xc8>)
 800390a:	691b      	ldr	r3, [r3, #16]
 800390c:	2b01      	cmp	r3, #1
 800390e:	d103      	bne.n	8003918 <fsm_exit_state+0x50>
					comm_encoder.filt_enable = 1;
 8003910:	4b20      	ldr	r3, [pc, #128]	; (8003994 <fsm_exit_state+0xcc>)
 8003912:	2201      	movs	r2, #1
 8003914:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
				}
				fsmstate->ready = 1;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	70da      	strb	r2, [r3, #3]
				break;
 800391e:	e033      	b.n	8003988 <fsm_exit_state+0xc0>
			case MOTOR_MODE:
				/* Don't stop commutating if there are high currents or FW happening */
				//if( (fabs(controller.i_q_filt)<1.0f) && (fabs(controller.i_d_filt)<1.0f) ){
				fsmstate->ready = 1;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	70da      	strb	r2, [r3, #3]
				drv_disable_gd(drv);
 8003926:	4b1c      	ldr	r3, [pc, #112]	; (8003998 <fsm_exit_state+0xd0>)
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	4611      	mov	r1, r2
 800392c:	889a      	ldrh	r2, [r3, #4]
 800392e:	2300      	movs	r3, #0
 8003930:	f362 030f 	bfi	r3, r2, #0, #16
 8003934:	4608      	mov	r0, r1
 8003936:	4619      	mov	r1, r3
 8003938:	f7fe fd63 	bl	8002402 <drv_disable_gd>
				reset_foc(&controller);
 800393c:	4817      	ldr	r0, [pc, #92]	; (800399c <fsm_exit_state+0xd4>)
 800393e:	f7ff fb05 	bl	8002f4c <reset_foc>
				printf("\n\r Leaving Motor Mode\r\n");
 8003942:	4817      	ldr	r0, [pc, #92]	; (80039a0 <fsm_exit_state+0xd8>)
 8003944:	f008 fe82 	bl	800c64c <puts>
				HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );
 8003948:	2200      	movs	r2, #0
 800394a:	2120      	movs	r1, #32
 800394c:	4815      	ldr	r0, [pc, #84]	; (80039a4 <fsm_exit_state+0xdc>)
 800394e:	f004 fe85 	bl	800865c <HAL_GPIO_WritePin>
				//}
				zero_commands(&controller);		// Set commands to zero
 8003952:	4812      	ldr	r0, [pc, #72]	; (800399c <fsm_exit_state+0xd4>)
 8003954:	f7ff fddc 	bl	8003510 <zero_commands>
				break;
 8003958:	e016      	b.n	8003988 <fsm_exit_state+0xc0>
			case CALIBRATION_MODE:
				//printf("Exiting Calibration Mode\r\n");
				drv_disable_gd(drv);
 800395a:	4b0f      	ldr	r3, [pc, #60]	; (8003998 <fsm_exit_state+0xd0>)
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	4611      	mov	r1, r2
 8003960:	889a      	ldrh	r2, [r3, #4]
 8003962:	2300      	movs	r3, #0
 8003964:	f362 030f 	bfi	r3, r2, #0, #16
 8003968:	4608      	mov	r0, r1
 800396a:	4619      	mov	r1, r3
 800396c:	f7fe fd49 	bl	8002402 <drv_disable_gd>
				if (EN_ENC_FILTER == 1){
 8003970:	4b07      	ldr	r3, [pc, #28]	; (8003990 <fsm_exit_state+0xc8>)
 8003972:	691b      	ldr	r3, [r3, #16]
 8003974:	2b01      	cmp	r3, #1
 8003976:	d103      	bne.n	8003980 <fsm_exit_state+0xb8>
					comm_encoder.filt_enable = 1;
 8003978:	4b06      	ldr	r3, [pc, #24]	; (8003994 <fsm_exit_state+0xcc>)
 800397a:	2201      	movs	r2, #1
 800397c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
				}
				//free(error_array);
				//free(lut_array);

				fsmstate->ready = 1;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	70da      	strb	r2, [r3, #3]
				break;
 8003986:	bf00      	nop
		}

 }
 8003988:	bf00      	nop
 800398a:	3708      	adds	r7, #8
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	2000043c 	.word	0x2000043c
 8003994:	20000b5c 	.word	0x20000b5c
 8003998:	20000eb8 	.word	0x20000eb8
 800399c:	20000850 	.word	0x20000850
 80039a0:	08010894 	.word	0x08010894
 80039a4:	40020800 	.word	0x40020800

080039a8 <update_fsm>:

 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af02      	add	r7, sp, #8
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	460b      	mov	r3, r1
 80039b2:	70fb      	strb	r3, [r7, #3]
	 /*update_fsm is only run when new state-change information is received
	  * on serial terminal input or CAN input
	  */
	if(fsm_input == MENU_CMD){	// escape to exit to rest mode
 80039b4:	78fb      	ldrb	r3, [r7, #3]
 80039b6:	2b1b      	cmp	r3, #27
 80039b8:	d10d      	bne.n	80039d6 <update_fsm+0x2e>
		fsmstate->next_state = MENU_MODE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	705a      	strb	r2, [r3, #1]
		fsmstate->ready = 0;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	70da      	strb	r2, [r3, #3]
		if (fsmstate->state == MENU_MODE){
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	f040 80c6 	bne.w	8003b5c <update_fsm+0x1b4>
			enter_menu_state(); // re-print menu
 80039d0:	f000 f8d6 	bl	8003b80 <enter_menu_state>
		}
		return;
 80039d4:	e0c2      	b.n	8003b5c <update_fsm+0x1b4>
	}
	switch(fsmstate->state){
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	2b05      	cmp	r3, #5
 80039dc:	f200 80c1 	bhi.w	8003b62 <update_fsm+0x1ba>
 80039e0:	a201      	add	r2, pc, #4	; (adr r2, 80039e8 <update_fsm+0x40>)
 80039e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039e6:	bf00      	nop
 80039e8:	08003a01 	.word	0x08003a01
 80039ec:	08003b63 	.word	0x08003b63
 80039f0:	08003b63 	.word	0x08003b63
 80039f4:	08003b63 	.word	0x08003b63
 80039f8:	08003b23 	.word	0x08003b23
 80039fc:	08003b63 	.word	0x08003b63
		case MENU_MODE:
			switch (fsm_input){
 8003a00:	78fb      	ldrb	r3, [r7, #3]
 8003a02:	3b63      	subs	r3, #99	; 0x63
 8003a04:	2b17      	cmp	r3, #23
 8003a06:	f200 80ab 	bhi.w	8003b60 <update_fsm+0x1b8>
 8003a0a:	a201      	add	r2, pc, #4	; (adr r2, 8003a10 <update_fsm+0x68>)
 8003a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a10:	08003a71 	.word	0x08003a71
 8003a14:	08003b61 	.word	0x08003b61
 8003a18:	08003a8d 	.word	0x08003a8d
 8003a1c:	08003b61 	.word	0x08003b61
 8003a20:	08003b61 	.word	0x08003b61
 8003a24:	08003b61 	.word	0x08003b61
 8003a28:	08003b61 	.word	0x08003b61
 8003a2c:	08003b61 	.word	0x08003b61
 8003a30:	08003b61 	.word	0x08003b61
 8003a34:	08003b61 	.word	0x08003b61
 8003a38:	08003a7f 	.word	0x08003a7f
 8003a3c:	08003b61 	.word	0x08003b61
 8003a40:	08003b61 	.word	0x08003b61
 8003a44:	08003b11 	.word	0x08003b11
 8003a48:	08003b61 	.word	0x08003b61
 8003a4c:	08003b61 	.word	0x08003b61
 8003a50:	08003a9b 	.word	0x08003a9b
 8003a54:	08003b61 	.word	0x08003b61
 8003a58:	08003b61 	.word	0x08003b61
 8003a5c:	08003b61 	.word	0x08003b61
 8003a60:	08003b61 	.word	0x08003b61
 8003a64:	08003b61 	.word	0x08003b61
 8003a68:	08003b61 	.word	0x08003b61
 8003a6c:	08003aa9 	.word	0x08003aa9
				case CAL_CMD:
					fsmstate->next_state = CALIBRATION_MODE;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	70da      	strb	r2, [r3, #3]
					break;
 8003a7c:	e050      	b.n	8003b20 <update_fsm+0x178>
				case MOTOR_CMD:
					fsmstate->next_state = MOTOR_MODE;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2202      	movs	r2, #2
 8003a82:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	70da      	strb	r2, [r3, #3]
					break;
 8003a8a:	e049      	b.n	8003b20 <update_fsm+0x178>
				case ENCODER_CMD:
					fsmstate->next_state = ENCODER_MODE;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2205      	movs	r2, #5
 8003a90:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	70da      	strb	r2, [r3, #3]
					break;
 8003a98:	e042      	b.n	8003b20 <update_fsm+0x178>
				case SETUP_CMD:
					fsmstate->next_state = SETUP_MODE;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2204      	movs	r2, #4
 8003a9e:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	70da      	strb	r2, [r3, #3]
					break;
 8003aa6:	e03b      	b.n	8003b20 <update_fsm+0x178>
				case ZERO_CMD:
					comm_encoder.m_zero = 0;
 8003aa8:	4b2f      	ldr	r3, [pc, #188]	; (8003b68 <update_fsm+0x1c0>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
					ps_sample(&comm_encoder, DT);
 8003ab0:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 8003b6c <update_fsm+0x1c4>
 8003ab4:	482c      	ldr	r0, [pc, #176]	; (8003b68 <update_fsm+0x1c0>)
 8003ab6:	f001 ff13 	bl	80058e0 <ps_sample>
					int zero_count = comm_encoder.count;
 8003aba:	4b2b      	ldr	r3, [pc, #172]	; (8003b68 <update_fsm+0x1c0>)
 8003abc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003ac0:	60fb      	str	r3, [r7, #12]
					M_ZERO = zero_count;
 8003ac2:	4a2b      	ldr	r2, [pc, #172]	; (8003b70 <update_fsm+0x1c8>)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6193      	str	r3, [r2, #24]
					if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 8003ac8:	4b2a      	ldr	r3, [pc, #168]	; (8003b74 <update_fsm+0x1cc>)
 8003aca:	691a      	ldr	r2, [r3, #16]
 8003acc:	9200      	str	r2, [sp, #0]
 8003ace:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ad0:	f002 f9bf 	bl	8005e52 <preference_writer_ready>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	f083 0301 	eor.w	r3, r3, #1
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d002      	beq.n	8003ae6 <update_fsm+0x13e>
 8003ae0:	4824      	ldr	r0, [pc, #144]	; (8003b74 <update_fsm+0x1cc>)
 8003ae2:	f002 f9a7 	bl	8005e34 <preference_writer_open>
					preference_writer_flush(&prefs);
 8003ae6:	4823      	ldr	r0, [pc, #140]	; (8003b74 <update_fsm+0x1cc>)
 8003ae8:	f002 f9c0 	bl	8005e6c <preference_writer_flush>
					preference_writer_close(&prefs);
 8003aec:	4821      	ldr	r0, [pc, #132]	; (8003b74 <update_fsm+0x1cc>)
 8003aee:	f002 fa3b 	bl	8005f68 <preference_writer_close>
					preference_writer_load(prefs);
 8003af2:	4b20      	ldr	r3, [pc, #128]	; (8003b74 <update_fsm+0x1cc>)
 8003af4:	691a      	ldr	r2, [r3, #16]
 8003af6:	9200      	str	r2, [sp, #0]
 8003af8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003afa:	f002 f9f3 	bl	8005ee4 <preference_writer_load>
					printf("\n\r\n\r  Saved new zero position:  %d\n\r\n\r", M_ZERO);
 8003afe:	4b1c      	ldr	r3, [pc, #112]	; (8003b70 <update_fsm+0x1c8>)
 8003b00:	699b      	ldr	r3, [r3, #24]
 8003b02:	4619      	mov	r1, r3
 8003b04:	481c      	ldr	r0, [pc, #112]	; (8003b78 <update_fsm+0x1d0>)
 8003b06:	f008 fd1b 	bl	800c540 <iprintf>
					enter_menu_state(); // re-print menu
 8003b0a:	f000 f839 	bl	8003b80 <enter_menu_state>
					break;
 8003b0e:	e007      	b.n	8003b20 <update_fsm+0x178>
				case RESET_CMD:
					reset_flash_values();
 8003b10:	f000 ff18 	bl	8004944 <reset_flash_values>
					printf("\n\r\n\r Flash values have been reset. Power cycle to be safe! \n\r\n\r");
 8003b14:	4819      	ldr	r0, [pc, #100]	; (8003b7c <update_fsm+0x1d4>)
 8003b16:	f008 fd13 	bl	800c540 <iprintf>
					enter_menu_state(); // re-print menu
 8003b1a:	f000 f831 	bl	8003b80 <enter_menu_state>
					break;
 8003b1e:	bf00      	nop
				}
			break;
 8003b20:	e01e      	b.n	8003b60 <update_fsm+0x1b8>
		case SETUP_MODE:
			if(fsm_input == ENTER_CMD){
 8003b22:	78fb      	ldrb	r3, [r7, #3]
 8003b24:	2b0d      	cmp	r3, #13
 8003b26:	d103      	bne.n	8003b30 <update_fsm+0x188>
				process_user_input(fsmstate);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 fb27 	bl	800417c <process_user_input>
				break;
 8003b2e:	e018      	b.n	8003b62 <update_fsm+0x1ba>
			}
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	7c1b      	ldrb	r3, [r3, #16]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d103      	bne.n	8003b40 <update_fsm+0x198>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	78fa      	ldrb	r2, [r7, #3]
 8003b3c:	745a      	strb	r2, [r3, #17]
 8003b3e:	e006      	b.n	8003b4e <update_fsm+0x1a6>
			else{
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	7c1b      	ldrb	r3, [r3, #16]
 8003b44:	3b01      	subs	r3, #1
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	4413      	add	r3, r2
 8003b4a:	78fa      	ldrb	r2, [r7, #3]
 8003b4c:	721a      	strb	r2, [r3, #8]
				//fsmstate->bytecount = fsmstate->bytecount%(sizeof(fsmstate->cmd_buff)/sizeof(fsmstate->cmd_buff[0])); // reset when buffer is full
			}
			fsmstate->bytecount++;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	7c1b      	ldrb	r3, [r3, #16]
 8003b52:	3301      	adds	r3, #1
 8003b54:	b2da      	uxtb	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	741a      	strb	r2, [r3, #16]
			/* If enter is typed, process user input */

			break;
 8003b5a:	e002      	b.n	8003b62 <update_fsm+0x1ba>
		return;
 8003b5c:	bf00      	nop
 8003b5e:	e000      	b.n	8003b62 <update_fsm+0x1ba>
			break;
 8003b60:	bf00      	nop
			break;
		case MOTOR_MODE:
			break;
	}
	//printf("FSM State: %d  %d\r\n", fsmstate.state, fsmstate.state_change);
 }
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	20000b5c 	.word	0x20000b5c
 8003b6c:	3851b717 	.word	0x3851b717
 8003b70:	2000043c 	.word	0x2000043c
 8003b74:	2000083c 	.word	0x2000083c
 8003b78:	080108ac 	.word	0x080108ac
 8003b7c:	080108d4 	.word	0x080108d4

08003b80 <enter_menu_state>:


 void enter_menu_state(void){
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0
	    //drv.disable_gd();
	    //reset_foc(&controller);
	    //gpio.enable->write(0);
	    printf("\n\r\n\r");
 8003b84:	480e      	ldr	r0, [pc, #56]	; (8003bc0 <enter_menu_state+0x40>)
 8003b86:	f008 fcdb 	bl	800c540 <iprintf>
	    printf(" Commands:\n\r");
 8003b8a:	480e      	ldr	r0, [pc, #56]	; (8003bc4 <enter_menu_state+0x44>)
 8003b8c:	f008 fcd8 	bl	800c540 <iprintf>
	    printf(" m - Motor Mode\n\r");
 8003b90:	480d      	ldr	r0, [pc, #52]	; (8003bc8 <enter_menu_state+0x48>)
 8003b92:	f008 fcd5 	bl	800c540 <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 8003b96:	480d      	ldr	r0, [pc, #52]	; (8003bcc <enter_menu_state+0x4c>)
 8003b98:	f008 fcd2 	bl	800c540 <iprintf>
	    printf(" s - Setup\n\r");
 8003b9c:	480c      	ldr	r0, [pc, #48]	; (8003bd0 <enter_menu_state+0x50>)
 8003b9e:	f008 fccf 	bl	800c540 <iprintf>
	    printf(" e - Display Encoder\n\r");
 8003ba2:	480c      	ldr	r0, [pc, #48]	; (8003bd4 <enter_menu_state+0x54>)
 8003ba4:	f008 fccc 	bl	800c540 <iprintf>
	    printf(" z - Set Zero Position\n\r");
 8003ba8:	480b      	ldr	r0, [pc, #44]	; (8003bd8 <enter_menu_state+0x58>)
 8003baa:	f008 fcc9 	bl	800c540 <iprintf>
	    printf(" p - !!! Reset Flash Memory Values !!!\n\r");
 8003bae:	480b      	ldr	r0, [pc, #44]	; (8003bdc <enter_menu_state+0x5c>)
 8003bb0:	f008 fcc6 	bl	800c540 <iprintf>
	    printf(" esc - Exit to Menu\n\r");
 8003bb4:	480a      	ldr	r0, [pc, #40]	; (8003be0 <enter_menu_state+0x60>)
 8003bb6:	f008 fcc3 	bl	800c540 <iprintf>

	    //gpio.led->write(0);
 }
 8003bba:	bf00      	nop
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	08010914 	.word	0x08010914
 8003bc4:	0801091c 	.word	0x0801091c
 8003bc8:	0801092c 	.word	0x0801092c
 8003bcc:	08010940 	.word	0x08010940
 8003bd0:	0801095c 	.word	0x0801095c
 8003bd4:	0801096c 	.word	0x0801096c
 8003bd8:	08010984 	.word	0x08010984
 8003bdc:	080109a0 	.word	0x080109a0
 8003be0:	080109cc 	.word	0x080109cc
 8003be4:	00000000 	.word	0x00000000

08003be8 <enter_setup_state>:

 void enter_setup_state(void){
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af04      	add	r7, sp, #16
	    printf("\r\n Configuration Options \n\r");
 8003bee:	4898      	ldr	r0, [pc, #608]	; (8003e50 <enter_setup_state+0x268>)
 8003bf0:	f008 fca6 	bl	800c540 <iprintf>
	    printf(" %-4s %-29s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 8003bf4:	4b97      	ldr	r3, [pc, #604]	; (8003e54 <enter_setup_state+0x26c>)
 8003bf6:	9301      	str	r3, [sp, #4]
 8003bf8:	4b97      	ldr	r3, [pc, #604]	; (8003e58 <enter_setup_state+0x270>)
 8003bfa:	9300      	str	r3, [sp, #0]
 8003bfc:	4b97      	ldr	r3, [pc, #604]	; (8003e5c <enter_setup_state+0x274>)
 8003bfe:	4a98      	ldr	r2, [pc, #608]	; (8003e60 <enter_setup_state+0x278>)
 8003c00:	4998      	ldr	r1, [pc, #608]	; (8003e64 <enter_setup_state+0x27c>)
 8003c02:	4899      	ldr	r0, [pc, #612]	; (8003e68 <enter_setup_state+0x280>)
 8003c04:	f008 fc9c 	bl	800c540 <iprintf>

	    printf("\r\n Motor:\r\n");
 8003c08:	4898      	ldr	r0, [pc, #608]	; (8003e6c <enter_setup_state+0x284>)
 8003c0a:	f008 fd1f 	bl	800c64c <puts>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "-", "Encoder Mech Zero", "0", "524288", M_ZERO);
 8003c0e:	4b98      	ldr	r3, [pc, #608]	; (8003e70 <enter_setup_state+0x288>)
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	9301      	str	r3, [sp, #4]
 8003c14:	4b97      	ldr	r3, [pc, #604]	; (8003e74 <enter_setup_state+0x28c>)
 8003c16:	9300      	str	r3, [sp, #0]
 8003c18:	4b97      	ldr	r3, [pc, #604]	; (8003e78 <enter_setup_state+0x290>)
 8003c1a:	4a98      	ldr	r2, [pc, #608]	; (8003e7c <enter_setup_state+0x294>)
 8003c1c:	4998      	ldr	r1, [pc, #608]	; (8003e80 <enter_setup_state+0x298>)
 8003c1e:	4899      	ldr	r0, [pc, #612]	; (8003e84 <enter_setup_state+0x29c>)
 8003c20:	f008 fc8e 	bl	800c540 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %d\n\r", "-", "Encoder Elec Zero", "0", "524288", E_ZERO);
 8003c24:	4b92      	ldr	r3, [pc, #584]	; (8003e70 <enter_setup_state+0x288>)
 8003c26:	69db      	ldr	r3, [r3, #28]
 8003c28:	9301      	str	r3, [sp, #4]
 8003c2a:	4b92      	ldr	r3, [pc, #584]	; (8003e74 <enter_setup_state+0x28c>)
 8003c2c:	9300      	str	r3, [sp, #0]
 8003c2e:	4b92      	ldr	r3, [pc, #584]	; (8003e78 <enter_setup_state+0x290>)
 8003c30:	4a95      	ldr	r2, [pc, #596]	; (8003e88 <enter_setup_state+0x2a0>)
 8003c32:	4993      	ldr	r1, [pc, #588]	; (8003e80 <enter_setup_state+0x298>)
 8003c34:	4893      	ldr	r0, [pc, #588]	; (8003e84 <enter_setup_state+0x29c>)
 8003c36:	f008 fc83 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio", "0", "-", GR);
 8003c3a:	4b94      	ldr	r3, [pc, #592]	; (8003e8c <enter_setup_state+0x2a4>)
 8003c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7fc fca2 	bl	8000588 <__aeabi_f2d>
 8003c44:	4602      	mov	r2, r0
 8003c46:	460b      	mov	r3, r1
 8003c48:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c4c:	4b8c      	ldr	r3, [pc, #560]	; (8003e80 <enter_setup_state+0x298>)
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	4b89      	ldr	r3, [pc, #548]	; (8003e78 <enter_setup_state+0x290>)
 8003c52:	4a8f      	ldr	r2, [pc, #572]	; (8003e90 <enter_setup_state+0x2a8>)
 8003c54:	498f      	ldr	r1, [pc, #572]	; (8003e94 <enter_setup_state+0x2ac>)
 8003c56:	4890      	ldr	r0, [pc, #576]	; (8003e98 <enter_setup_state+0x2b0>)
 8003c58:	f008 fc72 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "k", "Torque Constant (N-m/A)", "0", "-", KT);
 8003c5c:	4b8b      	ldr	r3, [pc, #556]	; (8003e8c <enter_setup_state+0x2a4>)
 8003c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7fc fc91 	bl	8000588 <__aeabi_f2d>
 8003c66:	4602      	mov	r2, r0
 8003c68:	460b      	mov	r3, r1
 8003c6a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c6e:	4b84      	ldr	r3, [pc, #528]	; (8003e80 <enter_setup_state+0x298>)
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	4b81      	ldr	r3, [pc, #516]	; (8003e78 <enter_setup_state+0x290>)
 8003c74:	4a89      	ldr	r2, [pc, #548]	; (8003e9c <enter_setup_state+0x2b4>)
 8003c76:	498a      	ldr	r1, [pc, #552]	; (8003ea0 <enter_setup_state+0x2b8>)
 8003c78:	488a      	ldr	r0, [pc, #552]	; (8003ea4 <enter_setup_state+0x2bc>)
 8003c7a:	f008 fc61 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %f\n\r", "o", "Motor Phase Resistance (ohms)", "0.0", "10.0", R_PHASE);
 8003c7e:	4b83      	ldr	r3, [pc, #524]	; (8003e8c <enter_setup_state+0x2a4>)
 8003c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7fc fc80 	bl	8000588 <__aeabi_f2d>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c90:	4b85      	ldr	r3, [pc, #532]	; (8003ea8 <enter_setup_state+0x2c0>)
 8003c92:	9300      	str	r3, [sp, #0]
 8003c94:	4b85      	ldr	r3, [pc, #532]	; (8003eac <enter_setup_state+0x2c4>)
 8003c96:	4a86      	ldr	r2, [pc, #536]	; (8003eb0 <enter_setup_state+0x2c8>)
 8003c98:	4986      	ldr	r1, [pc, #536]	; (8003eb4 <enter_setup_state+0x2cc>)
 8003c9a:	4887      	ldr	r0, [pc, #540]	; (8003eb8 <enter_setup_state+0x2d0>)
 8003c9c:	f008 fc50 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %f\n\r", "j", "D-axis inductance (H)", "0", "0.1", L_D);
 8003ca0:	4b7a      	ldr	r3, [pc, #488]	; (8003e8c <enter_setup_state+0x2a4>)
 8003ca2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f7fc fc6f 	bl	8000588 <__aeabi_f2d>
 8003caa:	4602      	mov	r2, r0
 8003cac:	460b      	mov	r3, r1
 8003cae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003cb2:	4b82      	ldr	r3, [pc, #520]	; (8003ebc <enter_setup_state+0x2d4>)
 8003cb4:	9300      	str	r3, [sp, #0]
 8003cb6:	4b70      	ldr	r3, [pc, #448]	; (8003e78 <enter_setup_state+0x290>)
 8003cb8:	4a81      	ldr	r2, [pc, #516]	; (8003ec0 <enter_setup_state+0x2d8>)
 8003cba:	4982      	ldr	r1, [pc, #520]	; (8003ec4 <enter_setup_state+0x2dc>)
 8003cbc:	487e      	ldr	r0, [pc, #504]	; (8003eb8 <enter_setup_state+0x2d0>)
 8003cbe:	f008 fc3f 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %f\n\r", "e", "Q-axis inductance (H)", "0", "0.1", L_Q);
 8003cc2:	4b72      	ldr	r3, [pc, #456]	; (8003e8c <enter_setup_state+0x2a4>)
 8003cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7fc fc5e 	bl	8000588 <__aeabi_f2d>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	460b      	mov	r3, r1
 8003cd0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003cd4:	4b79      	ldr	r3, [pc, #484]	; (8003ebc <enter_setup_state+0x2d4>)
 8003cd6:	9300      	str	r3, [sp, #0]
 8003cd8:	4b67      	ldr	r3, [pc, #412]	; (8003e78 <enter_setup_state+0x290>)
 8003cda:	4a7b      	ldr	r2, [pc, #492]	; (8003ec8 <enter_setup_state+0x2e0>)
 8003cdc:	497b      	ldr	r1, [pc, #492]	; (8003ecc <enter_setup_state+0x2e4>)
 8003cde:	4876      	ldr	r0, [pc, #472]	; (8003eb8 <enter_setup_state+0x2d0>)
 8003ce0:	f008 fc2e 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %f\n\r", "n", "Number of Pole Pairs (NPP)", "0", "40", PPAIRS);
 8003ce4:	4b69      	ldr	r3, [pc, #420]	; (8003e8c <enter_setup_state+0x2a4>)
 8003ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f7fc fc4d 	bl	8000588 <__aeabi_f2d>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003cf6:	4b76      	ldr	r3, [pc, #472]	; (8003ed0 <enter_setup_state+0x2e8>)
 8003cf8:	9300      	str	r3, [sp, #0]
 8003cfa:	4b5f      	ldr	r3, [pc, #380]	; (8003e78 <enter_setup_state+0x290>)
 8003cfc:	4a75      	ldr	r2, [pc, #468]	; (8003ed4 <enter_setup_state+0x2ec>)
 8003cfe:	4976      	ldr	r1, [pc, #472]	; (8003ed8 <enter_setup_state+0x2f0>)
 8003d00:	486d      	ldr	r0, [pc, #436]	; (8003eb8 <enter_setup_state+0x2d0>)
 8003d02:	f008 fc1d 	bl	800c540 <iprintf>

	    printf("\r\n Control:\r\n");
 8003d06:	4875      	ldr	r0, [pc, #468]	; (8003edc <enter_setup_state+0x2f4>)
 8003d08:	f008 fca0 	bl	800c64c <puts>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "y", "Encoder Linearization Enable", "0", "1", EN_ENC_LINEARIZE);
 8003d0c:	4b58      	ldr	r3, [pc, #352]	; (8003e70 <enter_setup_state+0x288>)
 8003d0e:	695b      	ldr	r3, [r3, #20]
 8003d10:	9301      	str	r3, [sp, #4]
 8003d12:	4b73      	ldr	r3, [pc, #460]	; (8003ee0 <enter_setup_state+0x2f8>)
 8003d14:	9300      	str	r3, [sp, #0]
 8003d16:	4b58      	ldr	r3, [pc, #352]	; (8003e78 <enter_setup_state+0x290>)
 8003d18:	4a72      	ldr	r2, [pc, #456]	; (8003ee4 <enter_setup_state+0x2fc>)
 8003d1a:	4973      	ldr	r1, [pc, #460]	; (8003ee8 <enter_setup_state+0x300>)
 8003d1c:	4859      	ldr	r0, [pc, #356]	; (8003e84 <enter_setup_state+0x29c>)
 8003d1e:	f008 fc0f 	bl	800c540 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %d\n\r", "z", "Encoder Filter Enable", "0", "1", EN_ENC_FILTER);
 8003d22:	4b53      	ldr	r3, [pc, #332]	; (8003e70 <enter_setup_state+0x288>)
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	9301      	str	r3, [sp, #4]
 8003d28:	4b6d      	ldr	r3, [pc, #436]	; (8003ee0 <enter_setup_state+0x2f8>)
 8003d2a:	9300      	str	r3, [sp, #0]
 8003d2c:	4b52      	ldr	r3, [pc, #328]	; (8003e78 <enter_setup_state+0x290>)
 8003d2e:	4a6f      	ldr	r2, [pc, #444]	; (8003eec <enter_setup_state+0x304>)
 8003d30:	496f      	ldr	r1, [pc, #444]	; (8003ef0 <enter_setup_state+0x308>)
 8003d32:	4854      	ldr	r0, [pc, #336]	; (8003e84 <enter_setup_state+0x29c>)
 8003d34:	f008 fc04 	bl	800c540 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %d\n\r", "-", "Phase Order", "0", "1", PHASE_ORDER);
 8003d38:	4b4d      	ldr	r3, [pc, #308]	; (8003e70 <enter_setup_state+0x288>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	9301      	str	r3, [sp, #4]
 8003d3e:	4b68      	ldr	r3, [pc, #416]	; (8003ee0 <enter_setup_state+0x2f8>)
 8003d40:	9300      	str	r3, [sp, #0]
 8003d42:	4b4d      	ldr	r3, [pc, #308]	; (8003e78 <enter_setup_state+0x290>)
 8003d44:	4a6b      	ldr	r2, [pc, #428]	; (8003ef4 <enter_setup_state+0x30c>)
 8003d46:	494e      	ldr	r1, [pc, #312]	; (8003e80 <enter_setup_state+0x298>)
 8003d48:	484e      	ldr	r0, [pc, #312]	; (8003e84 <enter_setup_state+0x29c>)
 8003d4a:	f008 fbf9 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %f\n\r", "-", "Current Controller K_SCALE", "-", "-", K_SCALE); // TODO: decide if these should be in flash or not
 8003d4e:	a33c      	add	r3, pc, #240	; (adr r3, 8003e40 <enter_setup_state+0x258>)
 8003d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d58:	4b49      	ldr	r3, [pc, #292]	; (8003e80 <enter_setup_state+0x298>)
 8003d5a:	9300      	str	r3, [sp, #0]
 8003d5c:	4b48      	ldr	r3, [pc, #288]	; (8003e80 <enter_setup_state+0x298>)
 8003d5e:	4a66      	ldr	r2, [pc, #408]	; (8003ef8 <enter_setup_state+0x310>)
 8003d60:	4947      	ldr	r1, [pc, #284]	; (8003e80 <enter_setup_state+0x298>)
 8003d62:	4855      	ldr	r0, [pc, #340]	; (8003eb8 <enter_setup_state+0x2d0>)
 8003d64:	f008 fbec 	bl	800c540 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %f\n\r", "-", "Current Controller KI_D", "-", "-", KI_D);
 8003d68:	a337      	add	r3, pc, #220	; (adr r3, 8003e48 <enter_setup_state+0x260>)
 8003d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d72:	4b43      	ldr	r3, [pc, #268]	; (8003e80 <enter_setup_state+0x298>)
 8003d74:	9300      	str	r3, [sp, #0]
 8003d76:	4b42      	ldr	r3, [pc, #264]	; (8003e80 <enter_setup_state+0x298>)
 8003d78:	4a60      	ldr	r2, [pc, #384]	; (8003efc <enter_setup_state+0x314>)
 8003d7a:	4941      	ldr	r1, [pc, #260]	; (8003e80 <enter_setup_state+0x298>)
 8003d7c:	484e      	ldr	r0, [pc, #312]	; (8003eb8 <enter_setup_state+0x2d0>)
 8003d7e:	f008 fbdf 	bl	800c540 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %f\n\r", "-", "Current Controller KI_Q", "-", "-", KI_Q);
 8003d82:	a331      	add	r3, pc, #196	; (adr r3, 8003e48 <enter_setup_state+0x260>)
 8003d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d88:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d8c:	4b3c      	ldr	r3, [pc, #240]	; (8003e80 <enter_setup_state+0x298>)
 8003d8e:	9300      	str	r3, [sp, #0]
 8003d90:	4b3b      	ldr	r3, [pc, #236]	; (8003e80 <enter_setup_state+0x298>)
 8003d92:	4a5b      	ldr	r2, [pc, #364]	; (8003f00 <enter_setup_state+0x318>)
 8003d94:	493a      	ldr	r1, [pc, #232]	; (8003e80 <enter_setup_state+0x298>)
 8003d96:	4848      	ldr	r0, [pc, #288]	; (8003eb8 <enter_setup_state+0x2d0>)
 8003d98:	f008 fbd2 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 8003d9c:	4b3b      	ldr	r3, [pc, #236]	; (8003e8c <enter_setup_state+0x2a4>)
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7fc fbf1 	bl	8000588 <__aeabi_f2d>
 8003da6:	4602      	mov	r2, r0
 8003da8:	460b      	mov	r3, r1
 8003daa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003dae:	4b55      	ldr	r3, [pc, #340]	; (8003f04 <enter_setup_state+0x31c>)
 8003db0:	9300      	str	r3, [sp, #0]
 8003db2:	4b55      	ldr	r3, [pc, #340]	; (8003f08 <enter_setup_state+0x320>)
 8003db4:	4a55      	ldr	r2, [pc, #340]	; (8003f0c <enter_setup_state+0x324>)
 8003db6:	4956      	ldr	r1, [pc, #344]	; (8003f10 <enter_setup_state+0x328>)
 8003db8:	4856      	ldr	r0, [pc, #344]	; (8003f14 <enter_setup_state+0x32c>)
 8003dba:	f008 fbc1 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "60.0", I_MAX);
 8003dbe:	4b33      	ldr	r3, [pc, #204]	; (8003e8c <enter_setup_state+0x2a4>)
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7fc fbe0 	bl	8000588 <__aeabi_f2d>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	460b      	mov	r3, r1
 8003dcc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003dd0:	4b51      	ldr	r3, [pc, #324]	; (8003f18 <enter_setup_state+0x330>)
 8003dd2:	9300      	str	r3, [sp, #0]
 8003dd4:	4b35      	ldr	r3, [pc, #212]	; (8003eac <enter_setup_state+0x2c4>)
 8003dd6:	4a51      	ldr	r2, [pc, #324]	; (8003f1c <enter_setup_state+0x334>)
 8003dd8:	4951      	ldr	r1, [pc, #324]	; (8003f20 <enter_setup_state+0x338>)
 8003dda:	484e      	ldr	r0, [pc, #312]	; (8003f14 <enter_setup_state+0x32c>)
 8003ddc:	f008 fbb0 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
 8003de0:	4b2a      	ldr	r3, [pc, #168]	; (8003e8c <enter_setup_state+0x2a4>)
 8003de2:	699b      	ldr	r3, [r3, #24]
 8003de4:	4618      	mov	r0, r3
 8003de6:	f7fc fbcf 	bl	8000588 <__aeabi_f2d>
 8003dea:	4602      	mov	r2, r0
 8003dec:	460b      	mov	r3, r1
 8003dee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003df2:	4b4c      	ldr	r3, [pc, #304]	; (8003f24 <enter_setup_state+0x33c>)
 8003df4:	9300      	str	r3, [sp, #0]
 8003df6:	4b2d      	ldr	r3, [pc, #180]	; (8003eac <enter_setup_state+0x2c4>)
 8003df8:	4a4b      	ldr	r2, [pc, #300]	; (8003f28 <enter_setup_state+0x340>)
 8003dfa:	494c      	ldr	r1, [pc, #304]	; (8003f2c <enter_setup_state+0x344>)
 8003dfc:	4845      	ldr	r0, [pc, #276]	; (8003f14 <enter_setup_state+0x32c>)
 8003dfe:	f008 fb9f 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0.0", "40.0", I_MAX_CONT);
 8003e02:	4b22      	ldr	r3, [pc, #136]	; (8003e8c <enter_setup_state+0x2a4>)
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fc fbbe 	bl	8000588 <__aeabi_f2d>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	460b      	mov	r3, r1
 8003e10:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e14:	4b46      	ldr	r3, [pc, #280]	; (8003f30 <enter_setup_state+0x348>)
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	4b24      	ldr	r3, [pc, #144]	; (8003eac <enter_setup_state+0x2c4>)
 8003e1a:	4a46      	ldr	r2, [pc, #280]	; (8003f34 <enter_setup_state+0x34c>)
 8003e1c:	4946      	ldr	r1, [pc, #280]	; (8003f38 <enter_setup_state+0x350>)
 8003e1e:	483d      	ldr	r0, [pc, #244]	; (8003f14 <enter_setup_state+0x32c>)
 8003e20:	f008 fb8e 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "a", "Calibration Current (A)", "0.0", "20.0", I_CAL);
 8003e24:	4b19      	ldr	r3, [pc, #100]	; (8003e8c <enter_setup_state+0x2a4>)
 8003e26:	695b      	ldr	r3, [r3, #20]
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f7fc fbad 	bl	8000588 <__aeabi_f2d>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	460b      	mov	r3, r1
 8003e32:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e36:	4b41      	ldr	r3, [pc, #260]	; (8003f3c <enter_setup_state+0x354>)
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	4b1c      	ldr	r3, [pc, #112]	; (8003eac <enter_setup_state+0x2c4>)
 8003e3c:	e080      	b.n	8003f40 <enter_setup_state+0x358>
 8003e3e:	bf00      	nop
 8003e40:	40000000 	.word	0x40000000
 8003e44:	3f216ebd 	.word	0x3f216ebd
 8003e48:	60000000 	.word	0x60000000
 8003e4c:	3fa318fc 	.word	0x3fa318fc
 8003e50:	080109e4 	.word	0x080109e4
 8003e54:	08010a38 	.word	0x08010a38
 8003e58:	08010a48 	.word	0x08010a48
 8003e5c:	08010a00 	.word	0x08010a00
 8003e60:	08010a04 	.word	0x08010a04
 8003e64:	08010a10 	.word	0x08010a10
 8003e68:	08010a18 	.word	0x08010a18
 8003e6c:	08010a4c 	.word	0x08010a4c
 8003e70:	2000043c 	.word	0x2000043c
 8003e74:	08010a90 	.word	0x08010a90
 8003e78:	08010a58 	.word	0x08010a58
 8003e7c:	08010a5c 	.word	0x08010a5c
 8003e80:	08010a70 	.word	0x08010a70
 8003e84:	08010a74 	.word	0x08010a74
 8003e88:	08010a98 	.word	0x08010a98
 8003e8c:	2000033c 	.word	0x2000033c
 8003e90:	08010aac 	.word	0x08010aac
 8003e94:	08010ab8 	.word	0x08010ab8
 8003e98:	08010abc 	.word	0x08010abc
 8003e9c:	08010adc 	.word	0x08010adc
 8003ea0:	08010af4 	.word	0x08010af4
 8003ea4:	08010af8 	.word	0x08010af8
 8003ea8:	08010b5c 	.word	0x08010b5c
 8003eac:	08010b18 	.word	0x08010b18
 8003eb0:	08010b1c 	.word	0x08010b1c
 8003eb4:	08010b3c 	.word	0x08010b3c
 8003eb8:	08010b40 	.word	0x08010b40
 8003ebc:	08010b80 	.word	0x08010b80
 8003ec0:	08010b64 	.word	0x08010b64
 8003ec4:	08010b7c 	.word	0x08010b7c
 8003ec8:	08010b84 	.word	0x08010b84
 8003ecc:	08010b9c 	.word	0x08010b9c
 8003ed0:	08010bc0 	.word	0x08010bc0
 8003ed4:	08010ba0 	.word	0x08010ba0
 8003ed8:	08010bbc 	.word	0x08010bbc
 8003edc:	08010bc4 	.word	0x08010bc4
 8003ee0:	08010bf8 	.word	0x08010bf8
 8003ee4:	08010bd4 	.word	0x08010bd4
 8003ee8:	08010bf4 	.word	0x08010bf4
 8003eec:	08010bfc 	.word	0x08010bfc
 8003ef0:	08010c14 	.word	0x08010c14
 8003ef4:	08010c18 	.word	0x08010c18
 8003ef8:	08010c24 	.word	0x08010c24
 8003efc:	08010c40 	.word	0x08010c40
 8003f00:	08010c58 	.word	0x08010c58
 8003f04:	08010cb0 	.word	0x08010cb0
 8003f08:	08010c70 	.word	0x08010c70
 8003f0c:	08010c74 	.word	0x08010c74
 8003f10:	08010c8c 	.word	0x08010c8c
 8003f14:	08010c90 	.word	0x08010c90
 8003f18:	08010cd0 	.word	0x08010cd0
 8003f1c:	08010cb8 	.word	0x08010cb8
 8003f20:	08010ccc 	.word	0x08010ccc
 8003f24:	08010cf4 	.word	0x08010cf4
 8003f28:	08010cd8 	.word	0x08010cd8
 8003f2c:	08010cf0 	.word	0x08010cf0
 8003f30:	08010d18 	.word	0x08010d18
 8003f34:	08010cfc 	.word	0x08010cfc
 8003f38:	08010d14 	.word	0x08010d14
 8003f3c:	08010d3c 	.word	0x08010d3c
 8003f40:	4a66      	ldr	r2, [pc, #408]	; (80040dc <enter_setup_state+0x4f4>)
 8003f42:	4967      	ldr	r1, [pc, #412]	; (80040e0 <enter_setup_state+0x4f8>)
 8003f44:	4867      	ldr	r0, [pc, #412]	; (80040e4 <enter_setup_state+0x4fc>)
 8003f46:	f008 fafb 	bl	800c540 <iprintf>

	    printf("\r\n Thermal:\r\n");
 8003f4a:	4867      	ldr	r0, [pc, #412]	; (80040e8 <enter_setup_state+0x500>)
 8003f4c:	f008 fb7e 	bl	800c64c <puts>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)", "0.0", "150.0", TEMP_MAX);
 8003f50:	4b66      	ldr	r3, [pc, #408]	; (80040ec <enter_setup_state+0x504>)
 8003f52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7fc fb17 	bl	8000588 <__aeabi_f2d>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	460b      	mov	r3, r1
 8003f5e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003f62:	4b63      	ldr	r3, [pc, #396]	; (80040f0 <enter_setup_state+0x508>)
 8003f64:	9300      	str	r3, [sp, #0]
 8003f66:	4b63      	ldr	r3, [pc, #396]	; (80040f4 <enter_setup_state+0x50c>)
 8003f68:	4a63      	ldr	r2, [pc, #396]	; (80040f8 <enter_setup_state+0x510>)
 8003f6a:	4964      	ldr	r1, [pc, #400]	; (80040fc <enter_setup_state+0x514>)
 8003f6c:	485d      	ldr	r0, [pc, #372]	; (80040e4 <enter_setup_state+0x4fc>)
 8003f6e:	f008 fae7 	bl	800c540 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %.2f\n\r", "-", "Thermal Resistance (K-W/J)", "-", "-", R_TH);
 8003f72:	4b5e      	ldr	r3, [pc, #376]	; (80040ec <enter_setup_state+0x504>)
 8003f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7fc fb06 	bl	8000588 <__aeabi_f2d>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	460b      	mov	r3, r1
 8003f80:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003f84:	4b5e      	ldr	r3, [pc, #376]	; (8004100 <enter_setup_state+0x518>)
 8003f86:	9300      	str	r3, [sp, #0]
 8003f88:	4b5d      	ldr	r3, [pc, #372]	; (8004100 <enter_setup_state+0x518>)
 8003f8a:	4a5e      	ldr	r2, [pc, #376]	; (8004104 <enter_setup_state+0x51c>)
 8003f8c:	495c      	ldr	r1, [pc, #368]	; (8004100 <enter_setup_state+0x518>)
 8003f8e:	485e      	ldr	r0, [pc, #376]	; (8004108 <enter_setup_state+0x520>)
 8003f90:	f008 fad6 	bl	800c540 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %f\n\r", "-", "Observer M Matrix (K/J)", "-", "-", INV_M_TH);
 8003f94:	4b55      	ldr	r3, [pc, #340]	; (80040ec <enter_setup_state+0x504>)
 8003f96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f7fc faf5 	bl	8000588 <__aeabi_f2d>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003fa6:	4b56      	ldr	r3, [pc, #344]	; (8004100 <enter_setup_state+0x518>)
 8003fa8:	9300      	str	r3, [sp, #0]
 8003faa:	4b55      	ldr	r3, [pc, #340]	; (8004100 <enter_setup_state+0x518>)
 8003fac:	4a57      	ldr	r2, [pc, #348]	; (800410c <enter_setup_state+0x524>)
 8003fae:	4954      	ldr	r1, [pc, #336]	; (8004100 <enter_setup_state+0x518>)
 8003fb0:	4857      	ldr	r0, [pc, #348]	; (8004110 <enter_setup_state+0x528>)
 8003fb2:	f008 fac5 	bl	800c540 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "-", "Ambient Temp @ Calibration (C)", "-", "-", T_AMBIENT);
 8003fb6:	4b4d      	ldr	r3, [pc, #308]	; (80040ec <enter_setup_state+0x504>)
 8003fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7fc fae4 	bl	8000588 <__aeabi_f2d>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003fc8:	4b4d      	ldr	r3, [pc, #308]	; (8004100 <enter_setup_state+0x518>)
 8003fca:	9300      	str	r3, [sp, #0]
 8003fcc:	4b4c      	ldr	r3, [pc, #304]	; (8004100 <enter_setup_state+0x518>)
 8003fce:	4a51      	ldr	r2, [pc, #324]	; (8004114 <enter_setup_state+0x52c>)
 8003fd0:	494b      	ldr	r1, [pc, #300]	; (8004100 <enter_setup_state+0x518>)
 8003fd2:	4844      	ldr	r0, [pc, #272]	; (80040e4 <enter_setup_state+0x4fc>)
 8003fd4:	f008 fab4 	bl	800c540 <iprintf>

	    printf("\r\n CAN:\r\n");
 8003fd8:	484f      	ldr	r0, [pc, #316]	; (8004118 <enter_setup_state+0x530>)
 8003fda:	f008 fb37 	bl	800c64c <puts>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 8003fde:	4b4f      	ldr	r3, [pc, #316]	; (800411c <enter_setup_state+0x534>)
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	9301      	str	r3, [sp, #4]
 8003fe4:	4b4e      	ldr	r3, [pc, #312]	; (8004120 <enter_setup_state+0x538>)
 8003fe6:	9300      	str	r3, [sp, #0]
 8003fe8:	4b4e      	ldr	r3, [pc, #312]	; (8004124 <enter_setup_state+0x53c>)
 8003fea:	4a4f      	ldr	r2, [pc, #316]	; (8004128 <enter_setup_state+0x540>)
 8003fec:	494f      	ldr	r1, [pc, #316]	; (800412c <enter_setup_state+0x544>)
 8003fee:	4850      	ldr	r0, [pc, #320]	; (8004130 <enter_setup_state+0x548>)
 8003ff0:	f008 faa6 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN TX ID", "0", "127", CAN_MASTER);
 8003ff4:	4b49      	ldr	r3, [pc, #292]	; (800411c <enter_setup_state+0x534>)
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	9301      	str	r3, [sp, #4]
 8003ffa:	4b49      	ldr	r3, [pc, #292]	; (8004120 <enter_setup_state+0x538>)
 8003ffc:	9300      	str	r3, [sp, #0]
 8003ffe:	4b49      	ldr	r3, [pc, #292]	; (8004124 <enter_setup_state+0x53c>)
 8004000:	4a4c      	ldr	r2, [pc, #304]	; (8004134 <enter_setup_state+0x54c>)
 8004002:	494d      	ldr	r1, [pc, #308]	; (8004138 <enter_setup_state+0x550>)
 8004004:	484a      	ldr	r0, [pc, #296]	; (8004130 <enter_setup_state+0x548>)
 8004006:	f008 fa9b 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "t", "CAN Timeout (cycles)(0 = none)", "0", "100000", CAN_TIMEOUT);
 800400a:	4b44      	ldr	r3, [pc, #272]	; (800411c <enter_setup_state+0x534>)
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	9301      	str	r3, [sp, #4]
 8004010:	4b4a      	ldr	r3, [pc, #296]	; (800413c <enter_setup_state+0x554>)
 8004012:	9300      	str	r3, [sp, #0]
 8004014:	4b43      	ldr	r3, [pc, #268]	; (8004124 <enter_setup_state+0x53c>)
 8004016:	4a4a      	ldr	r2, [pc, #296]	; (8004140 <enter_setup_state+0x558>)
 8004018:	494a      	ldr	r1, [pc, #296]	; (8004144 <enter_setup_state+0x55c>)
 800401a:	484b      	ldr	r0, [pc, #300]	; (8004148 <enter_setup_state+0x560>)
 800401c:	f008 fa90 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "p", "Max Position Setpoint (rad)", "-", "-", P_MAX);
 8004020:	4b32      	ldr	r3, [pc, #200]	; (80040ec <enter_setup_state+0x504>)
 8004022:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004024:	4618      	mov	r0, r3
 8004026:	f7fc faaf 	bl	8000588 <__aeabi_f2d>
 800402a:	4602      	mov	r2, r0
 800402c:	460b      	mov	r3, r1
 800402e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004032:	4b33      	ldr	r3, [pc, #204]	; (8004100 <enter_setup_state+0x518>)
 8004034:	9300      	str	r3, [sp, #0]
 8004036:	4b32      	ldr	r3, [pc, #200]	; (8004100 <enter_setup_state+0x518>)
 8004038:	4a44      	ldr	r2, [pc, #272]	; (800414c <enter_setup_state+0x564>)
 800403a:	4945      	ldr	r1, [pc, #276]	; (8004150 <enter_setup_state+0x568>)
 800403c:	4829      	ldr	r0, [pc, #164]	; (80040e4 <enter_setup_state+0x4fc>)
 800403e:	f008 fa7f 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "v", "Max Velocity Setpoint (rad)/s", "-", "-", V_MAX);
 8004042:	4b2a      	ldr	r3, [pc, #168]	; (80040ec <enter_setup_state+0x504>)
 8004044:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004046:	4618      	mov	r0, r3
 8004048:	f7fc fa9e 	bl	8000588 <__aeabi_f2d>
 800404c:	4602      	mov	r2, r0
 800404e:	460b      	mov	r3, r1
 8004050:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004054:	4b2a      	ldr	r3, [pc, #168]	; (8004100 <enter_setup_state+0x518>)
 8004056:	9300      	str	r3, [sp, #0]
 8004058:	4b29      	ldr	r3, [pc, #164]	; (8004100 <enter_setup_state+0x518>)
 800405a:	4a3e      	ldr	r2, [pc, #248]	; (8004154 <enter_setup_state+0x56c>)
 800405c:	493e      	ldr	r1, [pc, #248]	; (8004158 <enter_setup_state+0x570>)
 800405e:	4821      	ldr	r0, [pc, #132]	; (80040e4 <enter_setup_state+0x4fc>)
 8004060:	f008 fa6e 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "x", "Max Position Gain (N-m/rad)", "-", "-", KP_MAX);
 8004064:	4b21      	ldr	r3, [pc, #132]	; (80040ec <enter_setup_state+0x504>)
 8004066:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004068:	4618      	mov	r0, r3
 800406a:	f7fc fa8d 	bl	8000588 <__aeabi_f2d>
 800406e:	4602      	mov	r2, r0
 8004070:	460b      	mov	r3, r1
 8004072:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004076:	4b22      	ldr	r3, [pc, #136]	; (8004100 <enter_setup_state+0x518>)
 8004078:	9300      	str	r3, [sp, #0]
 800407a:	4b21      	ldr	r3, [pc, #132]	; (8004100 <enter_setup_state+0x518>)
 800407c:	4a37      	ldr	r2, [pc, #220]	; (800415c <enter_setup_state+0x574>)
 800407e:	4938      	ldr	r1, [pc, #224]	; (8004160 <enter_setup_state+0x578>)
 8004080:	4818      	ldr	r0, [pc, #96]	; (80040e4 <enter_setup_state+0x4fc>)
 8004082:	f008 fa5d 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "d", "Max Velocity Gain (N-m/rad/s)", "-", "-", KD_MAX);
 8004086:	4b19      	ldr	r3, [pc, #100]	; (80040ec <enter_setup_state+0x504>)
 8004088:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800408a:	4618      	mov	r0, r3
 800408c:	f7fc fa7c 	bl	8000588 <__aeabi_f2d>
 8004090:	4602      	mov	r2, r0
 8004092:	460b      	mov	r3, r1
 8004094:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004098:	4b19      	ldr	r3, [pc, #100]	; (8004100 <enter_setup_state+0x518>)
 800409a:	9300      	str	r3, [sp, #0]
 800409c:	4b18      	ldr	r3, [pc, #96]	; (8004100 <enter_setup_state+0x518>)
 800409e:	4a31      	ldr	r2, [pc, #196]	; (8004164 <enter_setup_state+0x57c>)
 80040a0:	4931      	ldr	r1, [pc, #196]	; (8004168 <enter_setup_state+0x580>)
 80040a2:	4810      	ldr	r0, [pc, #64]	; (80040e4 <enter_setup_state+0x4fc>)
 80040a4:	f008 fa4c 	bl	800c540 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "q", "Max Torque Setpoint (Nm)", "-", "-", T_MAX);
 80040a8:	4b10      	ldr	r3, [pc, #64]	; (80040ec <enter_setup_state+0x504>)
 80040aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7fc fa6b 	bl	8000588 <__aeabi_f2d>
 80040b2:	4602      	mov	r2, r0
 80040b4:	460b      	mov	r3, r1
 80040b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80040ba:	4b11      	ldr	r3, [pc, #68]	; (8004100 <enter_setup_state+0x518>)
 80040bc:	9300      	str	r3, [sp, #0]
 80040be:	4b10      	ldr	r3, [pc, #64]	; (8004100 <enter_setup_state+0x518>)
 80040c0:	4a2a      	ldr	r2, [pc, #168]	; (800416c <enter_setup_state+0x584>)
 80040c2:	492b      	ldr	r1, [pc, #172]	; (8004170 <enter_setup_state+0x588>)
 80040c4:	4807      	ldr	r0, [pc, #28]	; (80040e4 <enter_setup_state+0x4fc>)
 80040c6:	f008 fa3b 	bl	800c540 <iprintf>

	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r e.g. 'b1000''ENTER'\r\n ");
 80040ca:	482a      	ldr	r0, [pc, #168]	; (8004174 <enter_setup_state+0x58c>)
 80040cc:	f008 fa38 	bl	800c540 <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 80040d0:	4829      	ldr	r0, [pc, #164]	; (8004178 <enter_setup_state+0x590>)
 80040d2:	f008 fa35 	bl	800c540 <iprintf>
 }
 80040d6:	bf00      	nop
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	08010d20 	.word	0x08010d20
 80040e0:	08010d38 	.word	0x08010d38
 80040e4:	08010c90 	.word	0x08010c90
 80040e8:	08010d44 	.word	0x08010d44
 80040ec:	2000033c 	.word	0x2000033c
 80040f0:	08010d74 	.word	0x08010d74
 80040f4:	08010b18 	.word	0x08010b18
 80040f8:	08010d54 	.word	0x08010d54
 80040fc:	08010d70 	.word	0x08010d70
 8004100:	08010a70 	.word	0x08010a70
 8004104:	08010d7c 	.word	0x08010d7c
 8004108:	08010d98 	.word	0x08010d98
 800410c:	08010db8 	.word	0x08010db8
 8004110:	08010b40 	.word	0x08010b40
 8004114:	08010dd0 	.word	0x08010dd0
 8004118:	08010df0 	.word	0x08010df0
 800411c:	2000043c 	.word	0x2000043c
 8004120:	08010e28 	.word	0x08010e28
 8004124:	08010a58 	.word	0x08010a58
 8004128:	08010dfc 	.word	0x08010dfc
 800412c:	08010e04 	.word	0x08010e04
 8004130:	08010e08 	.word	0x08010e08
 8004134:	08010e2c 	.word	0x08010e2c
 8004138:	08010e38 	.word	0x08010e38
 800413c:	08010e60 	.word	0x08010e60
 8004140:	08010e3c 	.word	0x08010e3c
 8004144:	08010e5c 	.word	0x08010e5c
 8004148:	08010a74 	.word	0x08010a74
 800414c:	08010e68 	.word	0x08010e68
 8004150:	08010e84 	.word	0x08010e84
 8004154:	08010e88 	.word	0x08010e88
 8004158:	08010ea8 	.word	0x08010ea8
 800415c:	08010eac 	.word	0x08010eac
 8004160:	08010ec8 	.word	0x08010ec8
 8004164:	08010ecc 	.word	0x08010ecc
 8004168:	08010eec 	.word	0x08010eec
 800416c:	08010ef0 	.word	0x08010ef0
 8004170:	08010f0c 	.word	0x08010f0c
 8004174:	08010f10 	.word	0x08010f10
 8004178:	08010f5c 	.word	0x08010f5c

0800417c <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af02      	add	r7, sp, #8
 8004182:	6078      	str	r0, [r7, #4]
	 /* Collects user input from serial (maybe eventually CAN) and updates settings */

	 switch (fsmstate->cmd_id){
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	7c5b      	ldrb	r3, [r3, #17]
 8004188:	3b61      	subs	r3, #97	; 0x61
 800418a:	2b19      	cmp	r3, #25
 800418c:	f200 83a0 	bhi.w	80048d0 <process_user_input+0x754>
 8004190:	a201      	add	r2, pc, #4	; (adr r2, 8004198 <process_user_input+0x1c>)
 8004192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004196:	bf00      	nop
 8004198:	080044ab 	.word	0x080044ab
 800419c:	080042ad 	.word	0x080042ad
 80041a0:	08004457 	.word	0x08004457
 80041a4:	0800474f 	.word	0x0800474f
 80041a8:	08004635 	.word	0x08004635
 80041ac:	08004391 	.word	0x08004391
 80041b0:	08004559 	.word	0x08004559
 80041b4:	08004403 	.word	0x08004403
 80041b8:	08004301 	.word	0x08004301
 80041bc:	080045e1 	.word	0x080045e1
 80041c0:	0800459d 	.word	0x0800459d
 80041c4:	0800433d 	.word	0x0800433d
 80041c8:	0800431f 	.word	0x0800431f
 80041cc:	08004689 	.word	0x08004689
 80041d0:	08004259 	.word	0x08004259
 80041d4:	08004793 	.word	0x08004793
 80041d8:	0800483b 	.word	0x0800483b
 80041dc:	080048d1 	.word	0x080048d1
 80041e0:	080048d1 	.word	0x080048d1
 80041e4:	080043e5 	.word	0x080043e5
 80041e8:	080048d1 	.word	0x080048d1
 80041ec:	080047e7 	.word	0x080047e7
 80041f0:	080048d1 	.word	0x080048d1
 80041f4:	0800470b 	.word	0x0800470b
 80041f8:	08004201 	.word	0x08004201
 80041fc:	0800422d 	.word	0x0800422d
//		 case 'q':
//			 KI_Q = fmaxf(fminf(atof(fsmstate->cmd_buff), 1.0f), 0.0f);
//			 printf("KI_Q set to %f\r\n", KI_Q);
//			 break;
 		 case 'y':
 			 EN_ENC_LINEARIZE = atoi(fsmstate->cmd_buff);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	3308      	adds	r3, #8
 8004204:	4618      	mov	r0, r3
 8004206:	f007 fcec 	bl	800bbe2 <atoi>
 800420a:	4603      	mov	r3, r0
 800420c:	4abc      	ldr	r2, [pc, #752]	; (8004500 <process_user_input+0x384>)
 800420e:	6153      	str	r3, [r2, #20]
 			 if (EN_ENC_LINEARIZE!=0) { EN_ENC_LINEARIZE = 1; }
 8004210:	4bbb      	ldr	r3, [pc, #748]	; (8004500 <process_user_input+0x384>)
 8004212:	695b      	ldr	r3, [r3, #20]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d002      	beq.n	800421e <process_user_input+0xa2>
 8004218:	4bb9      	ldr	r3, [pc, #740]	; (8004500 <process_user_input+0x384>)
 800421a:	2201      	movs	r2, #1
 800421c:	615a      	str	r2, [r3, #20]
 			 printf("EN_ENC_LINEARIZE set to %d\r\n", EN_ENC_LINEARIZE);
 800421e:	4bb8      	ldr	r3, [pc, #736]	; (8004500 <process_user_input+0x384>)
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	4619      	mov	r1, r3
 8004224:	48b7      	ldr	r0, [pc, #732]	; (8004504 <process_user_input+0x388>)
 8004226:	f008 f98b 	bl	800c540 <iprintf>
 			 break;
 800422a:	e358      	b.n	80048de <process_user_input+0x762>
 		 case 'z':
 			 EN_ENC_FILTER = atoi(fsmstate->cmd_buff);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	3308      	adds	r3, #8
 8004230:	4618      	mov	r0, r3
 8004232:	f007 fcd6 	bl	800bbe2 <atoi>
 8004236:	4603      	mov	r3, r0
 8004238:	4ab1      	ldr	r2, [pc, #708]	; (8004500 <process_user_input+0x384>)
 800423a:	6113      	str	r3, [r2, #16]
 			 if (EN_ENC_FILTER!=0) { EN_ENC_FILTER = 1; }
 800423c:	4bb0      	ldr	r3, [pc, #704]	; (8004500 <process_user_input+0x384>)
 800423e:	691b      	ldr	r3, [r3, #16]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d002      	beq.n	800424a <process_user_input+0xce>
 8004244:	4bae      	ldr	r3, [pc, #696]	; (8004500 <process_user_input+0x384>)
 8004246:	2201      	movs	r2, #1
 8004248:	611a      	str	r2, [r3, #16]
			 printf("EN_ENC_FILTER set to %d\r\n", EN_ENC_FILTER);
 800424a:	4bad      	ldr	r3, [pc, #692]	; (8004500 <process_user_input+0x384>)
 800424c:	691b      	ldr	r3, [r3, #16]
 800424e:	4619      	mov	r1, r3
 8004250:	48ad      	ldr	r0, [pc, #692]	; (8004508 <process_user_input+0x38c>)
 8004252:	f008 f975 	bl	800c540 <iprintf>
			 break;
 8004256:	e342      	b.n	80048de <process_user_input+0x762>
 		 case 'o':
			 R_PHASE = fmaxf(fminf(atof(fsmstate->cmd_buff), 10.0f), 0.0f);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	3308      	adds	r3, #8
 800425c:	4618      	mov	r0, r3
 800425e:	f007 fcbd 	bl	800bbdc <atof>
 8004262:	ec53 2b10 	vmov	r2, r3, d0
 8004266:	4610      	mov	r0, r2
 8004268:	4619      	mov	r1, r3
 800426a:	f7fc fcdd 	bl	8000c28 <__aeabi_d2f>
 800426e:	4603      	mov	r3, r0
 8004270:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 8004274:	ee00 3a10 	vmov	s0, r3
 8004278:	f00b fe73 	bl	800ff62 <fminf>
 800427c:	eef0 7a40 	vmov.f32	s15, s0
 8004280:	eddf 0aa2 	vldr	s1, [pc, #648]	; 800450c <process_user_input+0x390>
 8004284:	eeb0 0a67 	vmov.f32	s0, s15
 8004288:	f00b fe50 	bl	800ff2c <fmaxf>
 800428c:	eef0 7a40 	vmov.f32	s15, s0
 8004290:	4b9f      	ldr	r3, [pc, #636]	; (8004510 <process_user_input+0x394>)
 8004292:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			 printf("R_PHASE set to %f\r\n", R_PHASE);
 8004296:	4b9e      	ldr	r3, [pc, #632]	; (8004510 <process_user_input+0x394>)
 8004298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800429a:	4618      	mov	r0, r3
 800429c:	f7fc f974 	bl	8000588 <__aeabi_f2d>
 80042a0:	4602      	mov	r2, r0
 80042a2:	460b      	mov	r3, r1
 80042a4:	489b      	ldr	r0, [pc, #620]	; (8004514 <process_user_input+0x398>)
 80042a6:	f008 f94b 	bl	800c540 <iprintf>
			 break;
 80042aa:	e318      	b.n	80048de <process_user_input+0x762>
	 	 case 'b':
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	3308      	adds	r3, #8
 80042b0:	4618      	mov	r0, r3
 80042b2:	f007 fc93 	bl	800bbdc <atof>
 80042b6:	ec53 2b10 	vmov	r2, r3, d0
 80042ba:	4610      	mov	r0, r2
 80042bc:	4619      	mov	r1, r3
 80042be:	f7fc fcb3 	bl	8000c28 <__aeabi_d2f>
 80042c2:	4603      	mov	r3, r0
 80042c4:	eddf 0a94 	vldr	s1, [pc, #592]	; 8004518 <process_user_input+0x39c>
 80042c8:	ee00 3a10 	vmov	s0, r3
 80042cc:	f00b fe49 	bl	800ff62 <fminf>
 80042d0:	eef0 7a40 	vmov.f32	s15, s0
 80042d4:	eddf 0a91 	vldr	s1, [pc, #580]	; 800451c <process_user_input+0x3a0>
 80042d8:	eeb0 0a67 	vmov.f32	s0, s15
 80042dc:	f00b fe26 	bl	800ff2c <fmaxf>
 80042e0:	eef0 7a40 	vmov.f32	s15, s0
 80042e4:	4b8a      	ldr	r3, [pc, #552]	; (8004510 <process_user_input+0x394>)
 80042e6:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 80042ea:	4b89      	ldr	r3, [pc, #548]	; (8004510 <process_user_input+0x394>)
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7fc f94a 	bl	8000588 <__aeabi_f2d>
 80042f4:	4602      	mov	r2, r0
 80042f6:	460b      	mov	r3, r1
 80042f8:	4889      	ldr	r0, [pc, #548]	; (8004520 <process_user_input+0x3a4>)
 80042fa:	f008 f921 	bl	800c540 <iprintf>
			 break;
 80042fe:	e2ee      	b.n	80048de <process_user_input+0x762>
		 case 'i':
			 CAN_ID = atoi(fsmstate->cmd_buff);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	3308      	adds	r3, #8
 8004304:	4618      	mov	r0, r3
 8004306:	f007 fc6c 	bl	800bbe2 <atoi>
 800430a:	4603      	mov	r3, r0
 800430c:	4a7c      	ldr	r2, [pc, #496]	; (8004500 <process_user_input+0x384>)
 800430e:	6053      	str	r3, [r2, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 8004310:	4b7b      	ldr	r3, [pc, #492]	; (8004500 <process_user_input+0x384>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	4619      	mov	r1, r3
 8004316:	4883      	ldr	r0, [pc, #524]	; (8004524 <process_user_input+0x3a8>)
 8004318:	f008 f912 	bl	800c540 <iprintf>
			 break;
 800431c:	e2df      	b.n	80048de <process_user_input+0x762>
		 case 'm':
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	3308      	adds	r3, #8
 8004322:	4618      	mov	r0, r3
 8004324:	f007 fc5d 	bl	800bbe2 <atoi>
 8004328:	4603      	mov	r3, r0
 800432a:	4a75      	ldr	r2, [pc, #468]	; (8004500 <process_user_input+0x384>)
 800432c:	6093      	str	r3, [r2, #8]
			 printf("CAN_TX_ID set to %d\r\n", CAN_MASTER);
 800432e:	4b74      	ldr	r3, [pc, #464]	; (8004500 <process_user_input+0x384>)
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	4619      	mov	r1, r3
 8004334:	487c      	ldr	r0, [pc, #496]	; (8004528 <process_user_input+0x3ac>)
 8004336:	f008 f903 	bl	800c540 <iprintf>
			 break;
 800433a:	e2d0      	b.n	80048de <process_user_input+0x762>
		 case 'l':
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 60.0f), 0.0f);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	3308      	adds	r3, #8
 8004340:	4618      	mov	r0, r3
 8004342:	f007 fc4b 	bl	800bbdc <atof>
 8004346:	ec53 2b10 	vmov	r2, r3, d0
 800434a:	4610      	mov	r0, r2
 800434c:	4619      	mov	r1, r3
 800434e:	f7fc fc6b 	bl	8000c28 <__aeabi_d2f>
 8004352:	4603      	mov	r3, r0
 8004354:	eddf 0a75 	vldr	s1, [pc, #468]	; 800452c <process_user_input+0x3b0>
 8004358:	ee00 3a10 	vmov	s0, r3
 800435c:	f00b fe01 	bl	800ff62 <fminf>
 8004360:	eef0 7a40 	vmov.f32	s15, s0
 8004364:	eddf 0a69 	vldr	s1, [pc, #420]	; 800450c <process_user_input+0x390>
 8004368:	eeb0 0a67 	vmov.f32	s0, s15
 800436c:	f00b fdde 	bl	800ff2c <fmaxf>
 8004370:	eef0 7a40 	vmov.f32	s15, s0
 8004374:	4b66      	ldr	r3, [pc, #408]	; (8004510 <process_user_input+0x394>)
 8004376:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 800437a:	4b65      	ldr	r3, [pc, #404]	; (8004510 <process_user_input+0x394>)
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	4618      	mov	r0, r3
 8004380:	f7fc f902 	bl	8000588 <__aeabi_f2d>
 8004384:	4602      	mov	r2, r0
 8004386:	460b      	mov	r3, r1
 8004388:	4869      	ldr	r0, [pc, #420]	; (8004530 <process_user_input+0x3b4>)
 800438a:	f008 f8d9 	bl	800c540 <iprintf>
			 break;
 800438e:	e2a6      	b.n	80048de <process_user_input+0x762>
		 case 'f':
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	3308      	adds	r3, #8
 8004394:	4618      	mov	r0, r3
 8004396:	f007 fc21 	bl	800bbdc <atof>
 800439a:	ec53 2b10 	vmov	r2, r3, d0
 800439e:	4610      	mov	r0, r2
 80043a0:	4619      	mov	r1, r3
 80043a2:	f7fc fc41 	bl	8000c28 <__aeabi_d2f>
 80043a6:	4603      	mov	r3, r0
 80043a8:	eddf 0a62 	vldr	s1, [pc, #392]	; 8004534 <process_user_input+0x3b8>
 80043ac:	ee00 3a10 	vmov	s0, r3
 80043b0:	f00b fdd7 	bl	800ff62 <fminf>
 80043b4:	eef0 7a40 	vmov.f32	s15, s0
 80043b8:	eddf 0a54 	vldr	s1, [pc, #336]	; 800450c <process_user_input+0x390>
 80043bc:	eeb0 0a67 	vmov.f32	s0, s15
 80043c0:	f00b fdb4 	bl	800ff2c <fmaxf>
 80043c4:	eef0 7a40 	vmov.f32	s15, s0
 80043c8:	4b51      	ldr	r3, [pc, #324]	; (8004510 <process_user_input+0x394>)
 80043ca:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 80043ce:	4b50      	ldr	r3, [pc, #320]	; (8004510 <process_user_input+0x394>)
 80043d0:	699b      	ldr	r3, [r3, #24]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f7fc f8d8 	bl	8000588 <__aeabi_f2d>
 80043d8:	4602      	mov	r2, r0
 80043da:	460b      	mov	r3, r1
 80043dc:	4856      	ldr	r0, [pc, #344]	; (8004538 <process_user_input+0x3bc>)
 80043de:	f008 f8af 	bl	800c540 <iprintf>
			 break;
 80043e2:	e27c      	b.n	80048de <process_user_input+0x762>
		 case 't':
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	3308      	adds	r3, #8
 80043e8:	4618      	mov	r0, r3
 80043ea:	f007 fbfa 	bl	800bbe2 <atoi>
 80043ee:	4603      	mov	r3, r0
 80043f0:	4a43      	ldr	r2, [pc, #268]	; (8004500 <process_user_input+0x384>)
 80043f2:	60d3      	str	r3, [r2, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 80043f4:	4b42      	ldr	r3, [pc, #264]	; (8004500 <process_user_input+0x384>)
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	4619      	mov	r1, r3
 80043fa:	4850      	ldr	r0, [pc, #320]	; (800453c <process_user_input+0x3c0>)
 80043fc:	f008 f8a0 	bl	800c540 <iprintf>
			 break;
 8004400:	e26d      	b.n	80048de <process_user_input+0x762>
		 case 'h':
			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	3308      	adds	r3, #8
 8004406:	4618      	mov	r0, r3
 8004408:	f007 fbe8 	bl	800bbdc <atof>
 800440c:	ec53 2b10 	vmov	r2, r3, d0
 8004410:	4610      	mov	r0, r2
 8004412:	4619      	mov	r1, r3
 8004414:	f7fc fc08 	bl	8000c28 <__aeabi_d2f>
 8004418:	4603      	mov	r3, r0
 800441a:	eddf 0a49 	vldr	s1, [pc, #292]	; 8004540 <process_user_input+0x3c4>
 800441e:	ee00 3a10 	vmov	s0, r3
 8004422:	f00b fd9e 	bl	800ff62 <fminf>
 8004426:	eef0 7a40 	vmov.f32	s15, s0
 800442a:	eddf 0a38 	vldr	s1, [pc, #224]	; 800450c <process_user_input+0x390>
 800442e:	eeb0 0a67 	vmov.f32	s0, s15
 8004432:	f00b fd7b 	bl	800ff2c <fmaxf>
 8004436:	eef0 7a40 	vmov.f32	s15, s0
 800443a:	4b35      	ldr	r3, [pc, #212]	; (8004510 <process_user_input+0x394>)
 800443c:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
 8004440:	4b33      	ldr	r3, [pc, #204]	; (8004510 <process_user_input+0x394>)
 8004442:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004444:	4618      	mov	r0, r3
 8004446:	f7fc f89f 	bl	8000588 <__aeabi_f2d>
 800444a:	4602      	mov	r2, r0
 800444c:	460b      	mov	r3, r1
 800444e:	483d      	ldr	r0, [pc, #244]	; (8004544 <process_user_input+0x3c8>)
 8004450:	f008 f876 	bl	800c540 <iprintf>
			 break;
 8004454:	e243      	b.n	80048de <process_user_input+0x762>
		 case 'c':
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	3308      	adds	r3, #8
 800445a:	4618      	mov	r0, r3
 800445c:	f007 fbbe 	bl	800bbdc <atof>
 8004460:	ec53 2b10 	vmov	r2, r3, d0
 8004464:	4610      	mov	r0, r2
 8004466:	4619      	mov	r1, r3
 8004468:	f7fc fbde 	bl	8000c28 <__aeabi_d2f>
 800446c:	4603      	mov	r3, r0
 800446e:	eddf 0a36 	vldr	s1, [pc, #216]	; 8004548 <process_user_input+0x3cc>
 8004472:	ee00 3a10 	vmov	s0, r3
 8004476:	f00b fd74 	bl	800ff62 <fminf>
 800447a:	eef0 7a40 	vmov.f32	s15, s0
 800447e:	eddf 0a23 	vldr	s1, [pc, #140]	; 800450c <process_user_input+0x390>
 8004482:	eeb0 0a67 	vmov.f32	s0, s15
 8004486:	f00b fd51 	bl	800ff2c <fmaxf>
 800448a:	eef0 7a40 	vmov.f32	s15, s0
 800448e:	4b20      	ldr	r3, [pc, #128]	; (8004510 <process_user_input+0x394>)
 8004490:	edc3 7a04 	vstr	s15, [r3, #16]
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 8004494:	4b1e      	ldr	r3, [pc, #120]	; (8004510 <process_user_input+0x394>)
 8004496:	691b      	ldr	r3, [r3, #16]
 8004498:	4618      	mov	r0, r3
 800449a:	f7fc f875 	bl	8000588 <__aeabi_f2d>
 800449e:	4602      	mov	r2, r0
 80044a0:	460b      	mov	r3, r1
 80044a2:	482a      	ldr	r0, [pc, #168]	; (800454c <process_user_input+0x3d0>)
 80044a4:	f008 f84c 	bl	800c540 <iprintf>
			 break;
 80044a8:	e219      	b.n	80048de <process_user_input+0x762>
		 case 'a':
			 I_CAL = fmaxf(fminf(atof(fsmstate->cmd_buff), 20.0f), 0.0f);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	3308      	adds	r3, #8
 80044ae:	4618      	mov	r0, r3
 80044b0:	f007 fb94 	bl	800bbdc <atof>
 80044b4:	ec53 2b10 	vmov	r2, r3, d0
 80044b8:	4610      	mov	r0, r2
 80044ba:	4619      	mov	r1, r3
 80044bc:	f7fc fbb4 	bl	8000c28 <__aeabi_d2f>
 80044c0:	4603      	mov	r3, r0
 80044c2:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 80044c6:	ee00 3a10 	vmov	s0, r3
 80044ca:	f00b fd4a 	bl	800ff62 <fminf>
 80044ce:	eef0 7a40 	vmov.f32	s15, s0
 80044d2:	eddf 0a0e 	vldr	s1, [pc, #56]	; 800450c <process_user_input+0x390>
 80044d6:	eeb0 0a67 	vmov.f32	s0, s15
 80044da:	f00b fd27 	bl	800ff2c <fmaxf>
 80044de:	eef0 7a40 	vmov.f32	s15, s0
 80044e2:	4b0b      	ldr	r3, [pc, #44]	; (8004510 <process_user_input+0x394>)
 80044e4:	edc3 7a05 	vstr	s15, [r3, #20]
			 printf("I_CAL set to %f\r\n", I_CAL);
 80044e8:	4b09      	ldr	r3, [pc, #36]	; (8004510 <process_user_input+0x394>)
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	4618      	mov	r0, r3
 80044ee:	f7fc f84b 	bl	8000588 <__aeabi_f2d>
 80044f2:	4602      	mov	r2, r0
 80044f4:	460b      	mov	r3, r1
 80044f6:	4816      	ldr	r0, [pc, #88]	; (8004550 <process_user_input+0x3d4>)
 80044f8:	f008 f822 	bl	800c540 <iprintf>
			 break;
 80044fc:	e1ef      	b.n	80048de <process_user_input+0x762>
 80044fe:	bf00      	nop
 8004500:	2000043c 	.word	0x2000043c
 8004504:	08010f88 	.word	0x08010f88
 8004508:	08010fa8 	.word	0x08010fa8
 800450c:	00000000 	.word	0x00000000
 8004510:	2000033c 	.word	0x2000033c
 8004514:	08010fc4 	.word	0x08010fc4
 8004518:	44fa0000 	.word	0x44fa0000
 800451c:	42c80000 	.word	0x42c80000
 8004520:	08010fd8 	.word	0x08010fd8
 8004524:	08010fec 	.word	0x08010fec
 8004528:	08011000 	.word	0x08011000
 800452c:	42700000 	.word	0x42700000
 8004530:	08011018 	.word	0x08011018
 8004534:	42040000 	.word	0x42040000
 8004538:	0801102c 	.word	0x0801102c
 800453c:	08011044 	.word	0x08011044
 8004540:	43160000 	.word	0x43160000
 8004544:	0801105c 	.word	0x0801105c
 8004548:	42200000 	.word	0x42200000
 800454c:	08011074 	.word	0x08011074
 8004550:	0801108c 	.word	0x0801108c
 8004554:	3a83126f 	.word	0x3a83126f
		 case 'g':
			 GR = fmaxf(atof(fsmstate->cmd_buff), .001f);	// Limit prevents divide by zero if user tries to enter zero
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	3308      	adds	r3, #8
 800455c:	4618      	mov	r0, r3
 800455e:	f007 fb3d 	bl	800bbdc <atof>
 8004562:	ec53 2b10 	vmov	r2, r3, d0
 8004566:	4610      	mov	r0, r2
 8004568:	4619      	mov	r1, r3
 800456a:	f7fc fb5d 	bl	8000c28 <__aeabi_d2f>
 800456e:	4603      	mov	r3, r0
 8004570:	ed5f 0a08 	vldr	s1, [pc, #-32]	; 8004554 <process_user_input+0x3d8>
 8004574:	ee00 3a10 	vmov	s0, r3
 8004578:	f00b fcd8 	bl	800ff2c <fmaxf>
 800457c:	eef0 7a40 	vmov.f32	s15, s0
 8004580:	4bc3      	ldr	r3, [pc, #780]	; (8004890 <process_user_input+0x714>)
 8004582:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
			 printf("GR set to %f\r\n", GR);
 8004586:	4bc2      	ldr	r3, [pc, #776]	; (8004890 <process_user_input+0x714>)
 8004588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800458a:	4618      	mov	r0, r3
 800458c:	f7fb fffc 	bl	8000588 <__aeabi_f2d>
 8004590:	4602      	mov	r2, r0
 8004592:	460b      	mov	r3, r1
 8004594:	48bf      	ldr	r0, [pc, #764]	; (8004894 <process_user_input+0x718>)
 8004596:	f007 ffd3 	bl	800c540 <iprintf>
			 break;
 800459a:	e1a0      	b.n	80048de <process_user_input+0x762>
		 case 'k':
			 KT = fmaxf(atof(fsmstate->cmd_buff), 0.0001f);	// Limit prevents divide by zero.  Seems like a reasonable LB?
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	3308      	adds	r3, #8
 80045a0:	4618      	mov	r0, r3
 80045a2:	f007 fb1b 	bl	800bbdc <atof>
 80045a6:	ec53 2b10 	vmov	r2, r3, d0
 80045aa:	4610      	mov	r0, r2
 80045ac:	4619      	mov	r1, r3
 80045ae:	f7fc fb3b 	bl	8000c28 <__aeabi_d2f>
 80045b2:	4603      	mov	r3, r0
 80045b4:	eddf 0ab8 	vldr	s1, [pc, #736]	; 8004898 <process_user_input+0x71c>
 80045b8:	ee00 3a10 	vmov	s0, r3
 80045bc:	f00b fcb6 	bl	800ff2c <fmaxf>
 80045c0:	eef0 7a40 	vmov.f32	s15, s0
 80045c4:	4bb2      	ldr	r3, [pc, #712]	; (8004890 <process_user_input+0x714>)
 80045c6:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			 printf("KT set to %f\r\n", KT);
 80045ca:	4bb1      	ldr	r3, [pc, #708]	; (8004890 <process_user_input+0x714>)
 80045cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ce:	4618      	mov	r0, r3
 80045d0:	f7fb ffda 	bl	8000588 <__aeabi_f2d>
 80045d4:	4602      	mov	r2, r0
 80045d6:	460b      	mov	r3, r1
 80045d8:	48b0      	ldr	r0, [pc, #704]	; (800489c <process_user_input+0x720>)
 80045da:	f007 ffb1 	bl	800c540 <iprintf>
			 break;
 80045de:	e17e      	b.n	80048de <process_user_input+0x762>

		 case 'j':
			 L_D = fmaxf(fminf(atof(fsmstate->cmd_buff), 0.1f), 0.0f);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	3308      	adds	r3, #8
 80045e4:	4618      	mov	r0, r3
 80045e6:	f007 faf9 	bl	800bbdc <atof>
 80045ea:	ec53 2b10 	vmov	r2, r3, d0
 80045ee:	4610      	mov	r0, r2
 80045f0:	4619      	mov	r1, r3
 80045f2:	f7fc fb19 	bl	8000c28 <__aeabi_d2f>
 80045f6:	4603      	mov	r3, r0
 80045f8:	eddf 0aa9 	vldr	s1, [pc, #676]	; 80048a0 <process_user_input+0x724>
 80045fc:	ee00 3a10 	vmov	s0, r3
 8004600:	f00b fcaf 	bl	800ff62 <fminf>
 8004604:	eef0 7a40 	vmov.f32	s15, s0
 8004608:	eddf 0aa6 	vldr	s1, [pc, #664]	; 80048a4 <process_user_input+0x728>
 800460c:	eeb0 0a67 	vmov.f32	s0, s15
 8004610:	f00b fc8c 	bl	800ff2c <fmaxf>
 8004614:	eef0 7a40 	vmov.f32	s15, s0
 8004618:	4b9d      	ldr	r3, [pc, #628]	; (8004890 <process_user_input+0x714>)
 800461a:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
			 printf("L_D set to %f\r\n", L_D);
 800461e:	4b9c      	ldr	r3, [pc, #624]	; (8004890 <process_user_input+0x714>)
 8004620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004622:	4618      	mov	r0, r3
 8004624:	f7fb ffb0 	bl	8000588 <__aeabi_f2d>
 8004628:	4602      	mov	r2, r0
 800462a:	460b      	mov	r3, r1
 800462c:	489e      	ldr	r0, [pc, #632]	; (80048a8 <process_user_input+0x72c>)
 800462e:	f007 ff87 	bl	800c540 <iprintf>
			 break;
 8004632:	e154      	b.n	80048de <process_user_input+0x762>
		 case 'e':
			 L_Q = fmaxf(fminf(atof(fsmstate->cmd_buff), 0.1f), 0.0f);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	3308      	adds	r3, #8
 8004638:	4618      	mov	r0, r3
 800463a:	f007 facf 	bl	800bbdc <atof>
 800463e:	ec53 2b10 	vmov	r2, r3, d0
 8004642:	4610      	mov	r0, r2
 8004644:	4619      	mov	r1, r3
 8004646:	f7fc faef 	bl	8000c28 <__aeabi_d2f>
 800464a:	4603      	mov	r3, r0
 800464c:	eddf 0a94 	vldr	s1, [pc, #592]	; 80048a0 <process_user_input+0x724>
 8004650:	ee00 3a10 	vmov	s0, r3
 8004654:	f00b fc85 	bl	800ff62 <fminf>
 8004658:	eef0 7a40 	vmov.f32	s15, s0
 800465c:	eddf 0a91 	vldr	s1, [pc, #580]	; 80048a4 <process_user_input+0x728>
 8004660:	eeb0 0a67 	vmov.f32	s0, s15
 8004664:	f00b fc62 	bl	800ff2c <fmaxf>
 8004668:	eef0 7a40 	vmov.f32	s15, s0
 800466c:	4b88      	ldr	r3, [pc, #544]	; (8004890 <process_user_input+0x714>)
 800466e:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
			 printf("L_Q set to %f\r\n", L_Q);
 8004672:	4b87      	ldr	r3, [pc, #540]	; (8004890 <process_user_input+0x714>)
 8004674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004676:	4618      	mov	r0, r3
 8004678:	f7fb ff86 	bl	8000588 <__aeabi_f2d>
 800467c:	4602      	mov	r2, r0
 800467e:	460b      	mov	r3, r1
 8004680:	488a      	ldr	r0, [pc, #552]	; (80048ac <process_user_input+0x730>)
 8004682:	f007 ff5d 	bl	800c540 <iprintf>
			 break;
 8004686:	e12a      	b.n	80048de <process_user_input+0x762>
		 case 'n':
			 PPAIRS = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	3308      	adds	r3, #8
 800468c:	4618      	mov	r0, r3
 800468e:	f007 faa5 	bl	800bbdc <atof>
 8004692:	ec53 2b10 	vmov	r2, r3, d0
 8004696:	4610      	mov	r0, r2
 8004698:	4619      	mov	r1, r3
 800469a:	f7fc fac5 	bl	8000c28 <__aeabi_d2f>
 800469e:	4603      	mov	r3, r0
 80046a0:	eddf 0a83 	vldr	s1, [pc, #524]	; 80048b0 <process_user_input+0x734>
 80046a4:	ee00 3a10 	vmov	s0, r3
 80046a8:	f00b fc5b 	bl	800ff62 <fminf>
 80046ac:	eef0 7a40 	vmov.f32	s15, s0
 80046b0:	eddf 0a7c 	vldr	s1, [pc, #496]	; 80048a4 <process_user_input+0x728>
 80046b4:	eeb0 0a67 	vmov.f32	s0, s15
 80046b8:	f00b fc38 	bl	800ff2c <fmaxf>
 80046bc:	eef0 7a40 	vmov.f32	s15, s0
 80046c0:	4b73      	ldr	r3, [pc, #460]	; (8004890 <process_user_input+0x714>)
 80046c2:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			 if (PPAIRS>40.0) {PPAIRS=40.0f;}
 80046c6:	4b72      	ldr	r3, [pc, #456]	; (8004890 <process_user_input+0x714>)
 80046c8:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80046cc:	ed9f 7a78 	vldr	s14, [pc, #480]	; 80048b0 <process_user_input+0x734>
 80046d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046d8:	dd02      	ble.n	80046e0 <process_user_input+0x564>
 80046da:	4b6d      	ldr	r3, [pc, #436]	; (8004890 <process_user_input+0x714>)
 80046dc:	4a75      	ldr	r2, [pc, #468]	; (80048b4 <process_user_input+0x738>)
 80046de:	631a      	str	r2, [r3, #48]	; 0x30
			 PPAIRS = (float)( (int)PPAIRS ); // remove any decimal part
 80046e0:	4b6b      	ldr	r3, [pc, #428]	; (8004890 <process_user_input+0x714>)
 80046e2:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80046e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80046ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80046ee:	4b68      	ldr	r3, [pc, #416]	; (8004890 <process_user_input+0x714>)
 80046f0:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			 printf("PPAIRS set to %f\r\n", PPAIRS);
 80046f4:	4b66      	ldr	r3, [pc, #408]	; (8004890 <process_user_input+0x714>)
 80046f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7fb ff45 	bl	8000588 <__aeabi_f2d>
 80046fe:	4602      	mov	r2, r0
 8004700:	460b      	mov	r3, r1
 8004702:	486d      	ldr	r0, [pc, #436]	; (80048b8 <process_user_input+0x73c>)
 8004704:	f007 ff1c 	bl	800c540 <iprintf>
			 break;
 8004708:	e0e9      	b.n	80048de <process_user_input+0x762>

		 case 'x':
			 KP_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	3308      	adds	r3, #8
 800470e:	4618      	mov	r0, r3
 8004710:	f007 fa64 	bl	800bbdc <atof>
 8004714:	ec53 2b10 	vmov	r2, r3, d0
 8004718:	4610      	mov	r0, r2
 800471a:	4619      	mov	r1, r3
 800471c:	f7fc fa84 	bl	8000c28 <__aeabi_d2f>
 8004720:	4603      	mov	r3, r0
 8004722:	eddf 0a60 	vldr	s1, [pc, #384]	; 80048a4 <process_user_input+0x728>
 8004726:	ee00 3a10 	vmov	s0, r3
 800472a:	f00b fbff 	bl	800ff2c <fmaxf>
 800472e:	eef0 7a40 	vmov.f32	s15, s0
 8004732:	4b57      	ldr	r3, [pc, #348]	; (8004890 <process_user_input+0x714>)
 8004734:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
			 printf("KP_MAX set to %f\r\n", KP_MAX);
 8004738:	4b55      	ldr	r3, [pc, #340]	; (8004890 <process_user_input+0x714>)
 800473a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800473c:	4618      	mov	r0, r3
 800473e:	f7fb ff23 	bl	8000588 <__aeabi_f2d>
 8004742:	4602      	mov	r2, r0
 8004744:	460b      	mov	r3, r1
 8004746:	485d      	ldr	r0, [pc, #372]	; (80048bc <process_user_input+0x740>)
 8004748:	f007 fefa 	bl	800c540 <iprintf>
			 break;
 800474c:	e0c7      	b.n	80048de <process_user_input+0x762>
		 case 'd':
			 KD_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	3308      	adds	r3, #8
 8004752:	4618      	mov	r0, r3
 8004754:	f007 fa42 	bl	800bbdc <atof>
 8004758:	ec53 2b10 	vmov	r2, r3, d0
 800475c:	4610      	mov	r0, r2
 800475e:	4619      	mov	r1, r3
 8004760:	f7fc fa62 	bl	8000c28 <__aeabi_d2f>
 8004764:	4603      	mov	r3, r0
 8004766:	eddf 0a4f 	vldr	s1, [pc, #316]	; 80048a4 <process_user_input+0x728>
 800476a:	ee00 3a10 	vmov	s0, r3
 800476e:	f00b fbdd 	bl	800ff2c <fmaxf>
 8004772:	eef0 7a40 	vmov.f32	s15, s0
 8004776:	4b46      	ldr	r3, [pc, #280]	; (8004890 <process_user_input+0x714>)
 8004778:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
			 printf("KD_MAX set to %f\r\n", KD_MAX);
 800477c:	4b44      	ldr	r3, [pc, #272]	; (8004890 <process_user_input+0x714>)
 800477e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004780:	4618      	mov	r0, r3
 8004782:	f7fb ff01 	bl	8000588 <__aeabi_f2d>
 8004786:	4602      	mov	r2, r0
 8004788:	460b      	mov	r3, r1
 800478a:	484d      	ldr	r0, [pc, #308]	; (80048c0 <process_user_input+0x744>)
 800478c:	f007 fed8 	bl	800c540 <iprintf>
			 break;
 8004790:	e0a5      	b.n	80048de <process_user_input+0x762>
		 case 'p':
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	3308      	adds	r3, #8
 8004796:	4618      	mov	r0, r3
 8004798:	f007 fa20 	bl	800bbdc <atof>
 800479c:	ec53 2b10 	vmov	r2, r3, d0
 80047a0:	4610      	mov	r0, r2
 80047a2:	4619      	mov	r1, r3
 80047a4:	f7fc fa40 	bl	8000c28 <__aeabi_d2f>
 80047a8:	4603      	mov	r3, r0
 80047aa:	eddf 0a3e 	vldr	s1, [pc, #248]	; 80048a4 <process_user_input+0x728>
 80047ae:	ee00 3a10 	vmov	s0, r3
 80047b2:	f00b fbbb 	bl	800ff2c <fmaxf>
 80047b6:	eef0 7a40 	vmov.f32	s15, s0
 80047ba:	4b35      	ldr	r3, [pc, #212]	; (8004890 <process_user_input+0x714>)
 80047bc:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
			 P_MIN = -P_MAX;
 80047c0:	4b33      	ldr	r3, [pc, #204]	; (8004890 <process_user_input+0x714>)
 80047c2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80047c6:	eef1 7a67 	vneg.f32	s15, s15
 80047ca:	4b31      	ldr	r3, [pc, #196]	; (8004890 <process_user_input+0x714>)
 80047cc:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			 printf("P_MAX set to %f\r\n", P_MAX);
 80047d0:	4b2f      	ldr	r3, [pc, #188]	; (8004890 <process_user_input+0x714>)
 80047d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7fb fed7 	bl	8000588 <__aeabi_f2d>
 80047da:	4602      	mov	r2, r0
 80047dc:	460b      	mov	r3, r1
 80047de:	4839      	ldr	r0, [pc, #228]	; (80048c4 <process_user_input+0x748>)
 80047e0:	f007 feae 	bl	800c540 <iprintf>
			 break;
 80047e4:	e07b      	b.n	80048de <process_user_input+0x762>
		 case 'v':
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	3308      	adds	r3, #8
 80047ea:	4618      	mov	r0, r3
 80047ec:	f007 f9f6 	bl	800bbdc <atof>
 80047f0:	ec53 2b10 	vmov	r2, r3, d0
 80047f4:	4610      	mov	r0, r2
 80047f6:	4619      	mov	r1, r3
 80047f8:	f7fc fa16 	bl	8000c28 <__aeabi_d2f>
 80047fc:	4603      	mov	r3, r0
 80047fe:	eddf 0a29 	vldr	s1, [pc, #164]	; 80048a4 <process_user_input+0x728>
 8004802:	ee00 3a10 	vmov	s0, r3
 8004806:	f00b fb91 	bl	800ff2c <fmaxf>
 800480a:	eef0 7a40 	vmov.f32	s15, s0
 800480e:	4b20      	ldr	r3, [pc, #128]	; (8004890 <process_user_input+0x714>)
 8004810:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
			 V_MIN = -V_MAX;
 8004814:	4b1e      	ldr	r3, [pc, #120]	; (8004890 <process_user_input+0x714>)
 8004816:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800481a:	eef1 7a67 	vneg.f32	s15, s15
 800481e:	4b1c      	ldr	r3, [pc, #112]	; (8004890 <process_user_input+0x714>)
 8004820:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			 printf("V_MAX set to %f\r\n", V_MAX);
 8004824:	4b1a      	ldr	r3, [pc, #104]	; (8004890 <process_user_input+0x714>)
 8004826:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004828:	4618      	mov	r0, r3
 800482a:	f7fb fead 	bl	8000588 <__aeabi_f2d>
 800482e:	4602      	mov	r2, r0
 8004830:	460b      	mov	r3, r1
 8004832:	4825      	ldr	r0, [pc, #148]	; (80048c8 <process_user_input+0x74c>)
 8004834:	f007 fe84 	bl	800c540 <iprintf>
			 break;
 8004838:	e051      	b.n	80048de <process_user_input+0x762>
		 case 'q':
			 T_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	3308      	adds	r3, #8
 800483e:	4618      	mov	r0, r3
 8004840:	f007 f9cc 	bl	800bbdc <atof>
 8004844:	ec53 2b10 	vmov	r2, r3, d0
 8004848:	4610      	mov	r0, r2
 800484a:	4619      	mov	r1, r3
 800484c:	f7fc f9ec 	bl	8000c28 <__aeabi_d2f>
 8004850:	4603      	mov	r3, r0
 8004852:	eddf 0a14 	vldr	s1, [pc, #80]	; 80048a4 <process_user_input+0x728>
 8004856:	ee00 3a10 	vmov	s0, r3
 800485a:	f00b fb67 	bl	800ff2c <fmaxf>
 800485e:	eef0 7a40 	vmov.f32	s15, s0
 8004862:	4b0b      	ldr	r3, [pc, #44]	; (8004890 <process_user_input+0x714>)
 8004864:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
			 T_MIN = -T_MAX;
 8004868:	4b09      	ldr	r3, [pc, #36]	; (8004890 <process_user_input+0x714>)
 800486a:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 800486e:	eef1 7a67 	vneg.f32	s15, s15
 8004872:	4b07      	ldr	r3, [pc, #28]	; (8004890 <process_user_input+0x714>)
 8004874:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
			 printf("T_MAX set to %f\r\n", T_MAX);
 8004878:	4b05      	ldr	r3, [pc, #20]	; (8004890 <process_user_input+0x714>)
 800487a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800487c:	4618      	mov	r0, r3
 800487e:	f7fb fe83 	bl	8000588 <__aeabi_f2d>
 8004882:	4602      	mov	r2, r0
 8004884:	460b      	mov	r3, r1
 8004886:	4811      	ldr	r0, [pc, #68]	; (80048cc <process_user_input+0x750>)
 8004888:	f007 fe5a 	bl	800c540 <iprintf>
			 break;
 800488c:	e027      	b.n	80048de <process_user_input+0x762>
 800488e:	bf00      	nop
 8004890:	2000033c 	.word	0x2000033c
 8004894:	080110a0 	.word	0x080110a0
 8004898:	38d1b717 	.word	0x38d1b717
 800489c:	080110b0 	.word	0x080110b0
 80048a0:	3dcccccd 	.word	0x3dcccccd
 80048a4:	00000000 	.word	0x00000000
 80048a8:	080110c0 	.word	0x080110c0
 80048ac:	080110d0 	.word	0x080110d0
 80048b0:	42200000 	.word	0x42200000
 80048b4:	42200000 	.word	0x42200000
 80048b8:	080110e0 	.word	0x080110e0
 80048bc:	080110f4 	.word	0x080110f4
 80048c0:	08011108 	.word	0x08011108
 80048c4:	0801111c 	.word	0x0801111c
 80048c8:	08011130 	.word	0x08011130
 80048cc:	08011144 	.word	0x08011144
		 default:
			 printf("\n\r '%c' Not a valid command prefix\n\r\n\r", (char)fsmstate->cmd_buff[0]);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	7a1b      	ldrb	r3, [r3, #8]
 80048d4:	4619      	mov	r1, r3
 80048d6:	4819      	ldr	r0, [pc, #100]	; (800493c <process_user_input+0x7c0>)
 80048d8:	f007 fe32 	bl	800c540 <iprintf>
			 break;
 80048dc:	bf00      	nop

		 }

	 /* Write new settings to flash */

	 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 80048de:	4b18      	ldr	r3, [pc, #96]	; (8004940 <process_user_input+0x7c4>)
 80048e0:	691a      	ldr	r2, [r3, #16]
 80048e2:	9200      	str	r2, [sp, #0]
 80048e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80048e6:	f001 fab4 	bl	8005e52 <preference_writer_ready>
 80048ea:	4603      	mov	r3, r0
 80048ec:	f083 0301 	eor.w	r3, r3, #1
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d002      	beq.n	80048fc <process_user_input+0x780>
 80048f6:	4812      	ldr	r0, [pc, #72]	; (8004940 <process_user_input+0x7c4>)
 80048f8:	f001 fa9c 	bl	8005e34 <preference_writer_open>
	 preference_writer_flush(&prefs);
 80048fc:	4810      	ldr	r0, [pc, #64]	; (8004940 <process_user_input+0x7c4>)
 80048fe:	f001 fab5 	bl	8005e6c <preference_writer_flush>
	 preference_writer_close(&prefs);
 8004902:	480f      	ldr	r0, [pc, #60]	; (8004940 <process_user_input+0x7c4>)
 8004904:	f001 fb30 	bl	8005f68 <preference_writer_close>
	 preference_writer_load(prefs);
 8004908:	4b0d      	ldr	r3, [pc, #52]	; (8004940 <process_user_input+0x7c4>)
 800490a:	691a      	ldr	r2, [r3, #16]
 800490c:	9200      	str	r2, [sp, #0]
 800490e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004910:	f001 fae8 	bl	8005ee4 <preference_writer_load>

	 enter_setup_state();
 8004914:	f7ff f968 	bl	8003be8 <enter_setup_state>

	 fsmstate->bytecount = 0;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	741a      	strb	r2, [r3, #16]
	 fsmstate->cmd_id = 0;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	745a      	strb	r2, [r3, #17]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	3308      	adds	r3, #8
 8004928:	2208      	movs	r2, #8
 800492a:	2100      	movs	r1, #0
 800492c:	4618      	mov	r0, r3
 800492e:	f007 f995 	bl	800bc5c <memset>
 }
 8004932:	bf00      	nop
 8004934:	3708      	adds	r7, #8
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	08011158 	.word	0x08011158
 8004940:	2000083c 	.word	0x2000083c

08004944 <reset_flash_values>:


 void reset_flash_values(){
 8004944:	b580      	push	{r7, lr}
 8004946:	b082      	sub	sp, #8
 8004948:	af02      	add	r7, sp, #8

	PHASE_ORDER = 0;
 800494a:	4b43      	ldr	r3, [pc, #268]	; (8004a58 <reset_flash_values+0x114>)
 800494c:	2200      	movs	r2, #0
 800494e:	601a      	str	r2, [r3, #0]
	CAN_ID = 1;
 8004950:	4b41      	ldr	r3, [pc, #260]	; (8004a58 <reset_flash_values+0x114>)
 8004952:	2201      	movs	r2, #1
 8004954:	605a      	str	r2, [r3, #4]
	CAN_MASTER = 0;
 8004956:	4b40      	ldr	r3, [pc, #256]	; (8004a58 <reset_flash_values+0x114>)
 8004958:	2200      	movs	r2, #0
 800495a:	609a      	str	r2, [r3, #8]
	CAN_TIMEOUT = 1000;
 800495c:	4b3e      	ldr	r3, [pc, #248]	; (8004a58 <reset_flash_values+0x114>)
 800495e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004962:	60da      	str	r2, [r3, #12]
	EN_ENC_FILTER = 0;
 8004964:	4b3c      	ldr	r3, [pc, #240]	; (8004a58 <reset_flash_values+0x114>)
 8004966:	2200      	movs	r2, #0
 8004968:	611a      	str	r2, [r3, #16]
	EN_ENC_LINEARIZE = 0;
 800496a:	4b3b      	ldr	r3, [pc, #236]	; (8004a58 <reset_flash_values+0x114>)
 800496c:	2200      	movs	r2, #0
 800496e:	615a      	str	r2, [r3, #20]
	E_ZERO = 0;
 8004970:	4b39      	ldr	r3, [pc, #228]	; (8004a58 <reset_flash_values+0x114>)
 8004972:	2200      	movs	r2, #0
 8004974:	61da      	str	r2, [r3, #28]
	M_ZERO = 0;
 8004976:	4b38      	ldr	r3, [pc, #224]	; (8004a58 <reset_flash_values+0x114>)
 8004978:	2200      	movs	r2, #0
 800497a:	619a      	str	r2, [r3, #24]

	I_BW = 1000;
 800497c:	4b37      	ldr	r3, [pc, #220]	; (8004a5c <reset_flash_values+0x118>)
 800497e:	4a38      	ldr	r2, [pc, #224]	; (8004a60 <reset_flash_values+0x11c>)
 8004980:	609a      	str	r2, [r3, #8]
	I_MAX=40;
 8004982:	4b36      	ldr	r3, [pc, #216]	; (8004a5c <reset_flash_values+0x118>)
 8004984:	4a37      	ldr	r2, [pc, #220]	; (8004a64 <reset_flash_values+0x120>)
 8004986:	60da      	str	r2, [r3, #12]
	I_MAX_CONT = 14.0f;
 8004988:	4b34      	ldr	r3, [pc, #208]	; (8004a5c <reset_flash_values+0x118>)
 800498a:	4a37      	ldr	r2, [pc, #220]	; (8004a68 <reset_flash_values+0x124>)
 800498c:	611a      	str	r2, [r3, #16]
	I_CAL = 5.0f;
 800498e:	4b33      	ldr	r3, [pc, #204]	; (8004a5c <reset_flash_values+0x118>)
 8004990:	4a36      	ldr	r2, [pc, #216]	; (8004a6c <reset_flash_values+0x128>)
 8004992:	615a      	str	r2, [r3, #20]
	I_FW_MAX=0;
 8004994:	4b31      	ldr	r3, [pc, #196]	; (8004a5c <reset_flash_values+0x118>)
 8004996:	f04f 0200 	mov.w	r2, #0
 800499a:	619a      	str	r2, [r3, #24]

//	K_SCALE = 0.000133f;          // K_loop/Loop BW (Hz) 0.0042
//	KI_D = 0.0373f;                // PI zero, in radians per sample
//	KI_Q = 0.0373f;                // PI zero, in radians per sample

	PPAIRS = 21.0f;
 800499c:	4b2f      	ldr	r3, [pc, #188]	; (8004a5c <reset_flash_values+0x118>)
 800499e:	4a34      	ldr	r2, [pc, #208]	; (8004a70 <reset_flash_values+0x12c>)
 80049a0:	631a      	str	r2, [r3, #48]	; 0x30
	GR = 6.0f;
 80049a2:	4b2e      	ldr	r3, [pc, #184]	; (8004a5c <reset_flash_values+0x118>)
 80049a4:	4a33      	ldr	r2, [pc, #204]	; (8004a74 <reset_flash_values+0x130>)
 80049a6:	635a      	str	r2, [r3, #52]	; 0x34
	KT = 1.0f;
 80049a8:	4b2c      	ldr	r3, [pc, #176]	; (8004a5c <reset_flash_values+0x118>)
 80049aa:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80049ae:	639a      	str	r2, [r3, #56]	; 0x38
	L_D = 0.000003f;
 80049b0:	4b2a      	ldr	r3, [pc, #168]	; (8004a5c <reset_flash_values+0x118>)
 80049b2:	4a31      	ldr	r2, [pc, #196]	; (8004a78 <reset_flash_values+0x134>)
 80049b4:	63da      	str	r2, [r3, #60]	; 0x3c
	L_Q = 0.000003f;
 80049b6:	4b29      	ldr	r3, [pc, #164]	; (8004a5c <reset_flash_values+0x118>)
 80049b8:	4a2f      	ldr	r2, [pc, #188]	; (8004a78 <reset_flash_values+0x134>)
 80049ba:	641a      	str	r2, [r3, #64]	; 0x40
	R_PHASE = 0.433f;
 80049bc:	4b27      	ldr	r3, [pc, #156]	; (8004a5c <reset_flash_values+0x118>)
 80049be:	4a2f      	ldr	r2, [pc, #188]	; (8004a7c <reset_flash_values+0x138>)
 80049c0:	645a      	str	r2, [r3, #68]	; 0x44
	R_NOMINAL = 0.0f;
 80049c2:	4b26      	ldr	r3, [pc, #152]	; (8004a5c <reset_flash_values+0x118>)
 80049c4:	f04f 0200 	mov.w	r2, #0
 80049c8:	649a      	str	r2, [r3, #72]	; 0x48

	R_TH = 1.25f;
 80049ca:	4b24      	ldr	r3, [pc, #144]	; (8004a5c <reset_flash_values+0x118>)
 80049cc:	4a2c      	ldr	r2, [pc, #176]	; (8004a80 <reset_flash_values+0x13c>)
 80049ce:	64da      	str	r2, [r3, #76]	; 0x4c
	C_TH = 0.0f;
 80049d0:	4b22      	ldr	r3, [pc, #136]	; (8004a5c <reset_flash_values+0x118>)
 80049d2:	f04f 0200 	mov.w	r2, #0
 80049d6:	651a      	str	r2, [r3, #80]	; 0x50
	INV_M_TH = 0.02825f;
 80049d8:	4b20      	ldr	r3, [pc, #128]	; (8004a5c <reset_flash_values+0x118>)
 80049da:	4a2a      	ldr	r2, [pc, #168]	; (8004a84 <reset_flash_values+0x140>)
 80049dc:	655a      	str	r2, [r3, #84]	; 0x54
	T_AMBIENT = 25.0f;
 80049de:	4b1f      	ldr	r3, [pc, #124]	; (8004a5c <reset_flash_values+0x118>)
 80049e0:	4a29      	ldr	r2, [pc, #164]	; (8004a88 <reset_flash_values+0x144>)
 80049e2:	659a      	str	r2, [r3, #88]	; 0x58
	TEMP_MAX = 125.0f;
 80049e4:	4b1d      	ldr	r3, [pc, #116]	; (8004a5c <reset_flash_values+0x118>)
 80049e6:	4a29      	ldr	r2, [pc, #164]	; (8004a8c <reset_flash_values+0x148>)
 80049e8:	65da      	str	r2, [r3, #92]	; 0x5c

	P_MIN = -12.5f;
 80049ea:	4b1c      	ldr	r3, [pc, #112]	; (8004a5c <reset_flash_values+0x118>)
 80049ec:	4a28      	ldr	r2, [pc, #160]	; (8004a90 <reset_flash_values+0x14c>)
 80049ee:	661a      	str	r2, [r3, #96]	; 0x60
	P_MAX = 12.5f;
 80049f0:	4b1a      	ldr	r3, [pc, #104]	; (8004a5c <reset_flash_values+0x118>)
 80049f2:	4a28      	ldr	r2, [pc, #160]	; (8004a94 <reset_flash_values+0x150>)
 80049f4:	665a      	str	r2, [r3, #100]	; 0x64
	V_MIN = -65.0f;
 80049f6:	4b19      	ldr	r3, [pc, #100]	; (8004a5c <reset_flash_values+0x118>)
 80049f8:	4a27      	ldr	r2, [pc, #156]	; (8004a98 <reset_flash_values+0x154>)
 80049fa:	669a      	str	r2, [r3, #104]	; 0x68
	V_MAX = 65.0f;
 80049fc:	4b17      	ldr	r3, [pc, #92]	; (8004a5c <reset_flash_values+0x118>)
 80049fe:	4a27      	ldr	r2, [pc, #156]	; (8004a9c <reset_flash_values+0x158>)
 8004a00:	66da      	str	r2, [r3, #108]	; 0x6c
	KP_MAX = 500.0f;
 8004a02:	4b16      	ldr	r3, [pc, #88]	; (8004a5c <reset_flash_values+0x118>)
 8004a04:	4a26      	ldr	r2, [pc, #152]	; (8004aa0 <reset_flash_values+0x15c>)
 8004a06:	671a      	str	r2, [r3, #112]	; 0x70
	KD_MAX = 10.0f;
 8004a08:	4b14      	ldr	r3, [pc, #80]	; (8004a5c <reset_flash_values+0x118>)
 8004a0a:	4a26      	ldr	r2, [pc, #152]	; (8004aa4 <reset_flash_values+0x160>)
 8004a0c:	675a      	str	r2, [r3, #116]	; 0x74
	T_MIN = -72.0f;
 8004a0e:	4b13      	ldr	r3, [pc, #76]	; (8004a5c <reset_flash_values+0x118>)
 8004a10:	4a25      	ldr	r2, [pc, #148]	; (8004aa8 <reset_flash_values+0x164>)
 8004a12:	679a      	str	r2, [r3, #120]	; 0x78
	T_MAX = 72.0f;
 8004a14:	4b11      	ldr	r3, [pc, #68]	; (8004a5c <reset_flash_values+0x118>)
 8004a16:	4a25      	ldr	r2, [pc, #148]	; (8004aac <reset_flash_values+0x168>)
 8004a18:	67da      	str	r2, [r3, #124]	; 0x7c

	/* Write new settings to flash */
	if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 8004a1a:	4b25      	ldr	r3, [pc, #148]	; (8004ab0 <reset_flash_values+0x16c>)
 8004a1c:	691a      	ldr	r2, [r3, #16]
 8004a1e:	9200      	str	r2, [sp, #0]
 8004a20:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004a22:	f001 fa16 	bl	8005e52 <preference_writer_ready>
 8004a26:	4603      	mov	r3, r0
 8004a28:	f083 0301 	eor.w	r3, r3, #1
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d002      	beq.n	8004a38 <reset_flash_values+0xf4>
 8004a32:	481f      	ldr	r0, [pc, #124]	; (8004ab0 <reset_flash_values+0x16c>)
 8004a34:	f001 f9fe 	bl	8005e34 <preference_writer_open>
	preference_writer_flush(&prefs);
 8004a38:	481d      	ldr	r0, [pc, #116]	; (8004ab0 <reset_flash_values+0x16c>)
 8004a3a:	f001 fa17 	bl	8005e6c <preference_writer_flush>
	preference_writer_close(&prefs);
 8004a3e:	481c      	ldr	r0, [pc, #112]	; (8004ab0 <reset_flash_values+0x16c>)
 8004a40:	f001 fa92 	bl	8005f68 <preference_writer_close>
	preference_writer_load(prefs);
 8004a44:	4b1a      	ldr	r3, [pc, #104]	; (8004ab0 <reset_flash_values+0x16c>)
 8004a46:	691a      	ldr	r2, [r3, #16]
 8004a48:	9200      	str	r2, [sp, #0]
 8004a4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004a4c:	f001 fa4a 	bl	8005ee4 <preference_writer_load>

 }
 8004a50:	bf00      	nop
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	2000043c 	.word	0x2000043c
 8004a5c:	2000033c 	.word	0x2000033c
 8004a60:	447a0000 	.word	0x447a0000
 8004a64:	42200000 	.word	0x42200000
 8004a68:	41600000 	.word	0x41600000
 8004a6c:	40a00000 	.word	0x40a00000
 8004a70:	41a80000 	.word	0x41a80000
 8004a74:	40c00000 	.word	0x40c00000
 8004a78:	3649539c 	.word	0x3649539c
 8004a7c:	3eddb22d 	.word	0x3eddb22d
 8004a80:	3fa00000 	.word	0x3fa00000
 8004a84:	3ce76c8b 	.word	0x3ce76c8b
 8004a88:	41c80000 	.word	0x41c80000
 8004a8c:	42fa0000 	.word	0x42fa0000
 8004a90:	c1480000 	.word	0xc1480000
 8004a94:	41480000 	.word	0x41480000
 8004a98:	c2820000 	.word	0xc2820000
 8004a9c:	42820000 	.word	0x42820000
 8004aa0:	43fa0000 	.word	0x43fa0000
 8004aa4:	41200000 	.word	0x41200000
 8004aa8:	c2900000 	.word	0xc2900000
 8004aac:	42900000 	.word	0x42900000
 8004ab0:	2000083c 	.word	0x2000083c

08004ab4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b08a      	sub	sp, #40	; 0x28
 8004ab8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aba:	f107 0314 	add.w	r3, r7, #20
 8004abe:	2200      	movs	r2, #0
 8004ac0:	601a      	str	r2, [r3, #0]
 8004ac2:	605a      	str	r2, [r3, #4]
 8004ac4:	609a      	str	r2, [r3, #8]
 8004ac6:	60da      	str	r2, [r3, #12]
 8004ac8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004aca:	2300      	movs	r3, #0
 8004acc:	613b      	str	r3, [r7, #16]
 8004ace:	4b38      	ldr	r3, [pc, #224]	; (8004bb0 <MX_GPIO_Init+0xfc>)
 8004ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ad2:	4a37      	ldr	r2, [pc, #220]	; (8004bb0 <MX_GPIO_Init+0xfc>)
 8004ad4:	f043 0304 	orr.w	r3, r3, #4
 8004ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8004ada:	4b35      	ldr	r3, [pc, #212]	; (8004bb0 <MX_GPIO_Init+0xfc>)
 8004adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ade:	f003 0304 	and.w	r3, r3, #4
 8004ae2:	613b      	str	r3, [r7, #16]
 8004ae4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	60fb      	str	r3, [r7, #12]
 8004aea:	4b31      	ldr	r3, [pc, #196]	; (8004bb0 <MX_GPIO_Init+0xfc>)
 8004aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aee:	4a30      	ldr	r2, [pc, #192]	; (8004bb0 <MX_GPIO_Init+0xfc>)
 8004af0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004af4:	6313      	str	r3, [r2, #48]	; 0x30
 8004af6:	4b2e      	ldr	r3, [pc, #184]	; (8004bb0 <MX_GPIO_Init+0xfc>)
 8004af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004afe:	60fb      	str	r3, [r7, #12]
 8004b00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b02:	2300      	movs	r3, #0
 8004b04:	60bb      	str	r3, [r7, #8]
 8004b06:	4b2a      	ldr	r3, [pc, #168]	; (8004bb0 <MX_GPIO_Init+0xfc>)
 8004b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b0a:	4a29      	ldr	r2, [pc, #164]	; (8004bb0 <MX_GPIO_Init+0xfc>)
 8004b0c:	f043 0301 	orr.w	r3, r3, #1
 8004b10:	6313      	str	r3, [r2, #48]	; 0x30
 8004b12:	4b27      	ldr	r3, [pc, #156]	; (8004bb0 <MX_GPIO_Init+0xfc>)
 8004b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	60bb      	str	r3, [r7, #8]
 8004b1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b1e:	2300      	movs	r3, #0
 8004b20:	607b      	str	r3, [r7, #4]
 8004b22:	4b23      	ldr	r3, [pc, #140]	; (8004bb0 <MX_GPIO_Init+0xfc>)
 8004b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b26:	4a22      	ldr	r2, [pc, #136]	; (8004bb0 <MX_GPIO_Init+0xfc>)
 8004b28:	f043 0302 	orr.w	r3, r3, #2
 8004b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8004b2e:	4b20      	ldr	r3, [pc, #128]	; (8004bb0 <MX_GPIO_Init+0xfc>)
 8004b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b32:	f003 0302 	and.w	r3, r3, #2
 8004b36:	607b      	str	r3, [r7, #4]
 8004b38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|GPIO_PIN_11|SPI3_CS_Pin, GPIO_PIN_RESET);
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f648 0110 	movw	r1, #34832	; 0x8810
 8004b40:	481c      	ldr	r0, [pc, #112]	; (8004bb4 <MX_GPIO_Init+0x100>)
 8004b42:	f003 fd8b 	bl	800865c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8004b46:	2200      	movs	r2, #0
 8004b48:	2120      	movs	r1, #32
 8004b4a:	481b      	ldr	r0, [pc, #108]	; (8004bb8 <MX_GPIO_Init+0x104>)
 8004b4c:	f003 fd86 	bl	800865c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004b50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004b56:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8004b5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004b60:	f107 0314 	add.w	r3, r7, #20
 8004b64:	4619      	mov	r1, r3
 8004b66:	4814      	ldr	r0, [pc, #80]	; (8004bb8 <MX_GPIO_Init+0x104>)
 8004b68:	f003 fbe4 	bl	8008334 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA11 PAPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|GPIO_PIN_11|SPI3_CS_Pin;
 8004b6c:	f648 0310 	movw	r3, #34832	; 0x8810
 8004b70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b72:	2301      	movs	r3, #1
 8004b74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b76:	2300      	movs	r3, #0
 8004b78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b7e:	f107 0314 	add.w	r3, r7, #20
 8004b82:	4619      	mov	r1, r3
 8004b84:	480b      	ldr	r0, [pc, #44]	; (8004bb4 <MX_GPIO_Init+0x100>)
 8004b86:	f003 fbd5 	bl	8008334 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004b8a:	2320      	movs	r3, #32
 8004b8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b92:	2300      	movs	r3, #0
 8004b94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b96:	2303      	movs	r3, #3
 8004b98:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b9a:	f107 0314 	add.w	r3, r7, #20
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	4805      	ldr	r0, [pc, #20]	; (8004bb8 <MX_GPIO_Init+0x104>)
 8004ba2:	f003 fbc7 	bl	8008334 <HAL_GPIO_Init>

}
 8004ba6:	bf00      	nop
 8004ba8:	3728      	adds	r7, #40	; 0x28
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	40023800 	.word	0x40023800
 8004bb4:	40020000 	.word	0x40020000
 8004bb8:	40020800 	.word	0x40020800
 8004bbc:	00000000 	.word	0x00000000

08004bc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b08a      	sub	sp, #40	; 0x28
 8004bc4:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004bc6:	f002 f94b 	bl	8006e60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004bca:	f000 fc29 	bl	8005420 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004bce:	f7ff ff71 	bl	8004ab4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8004bd2:	f002 f87d 	bl	8006cd0 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8004bd6:	f001 fe83 	bl	80068e0 <MX_TIM1_Init>
  MX_CAN1_Init();
 8004bda:	f7fd f8f7 	bl	8001dcc <MX_CAN1_Init>
  MX_SPI1_Init();
 8004bde:	f001 f9d3 	bl	8005f88 <MX_SPI1_Init>
  MX_SPI3_Init();
 8004be2:	f001 fa09 	bl	8005ff8 <MX_SPI3_Init>
  MX_ADC1_Init();
 8004be6:	f7fc fa27 	bl	8001038 <MX_ADC1_Init>
  MX_ADC2_Init();
 8004bea:	f7fc fa8f 	bl	800110c <MX_ADC2_Init>
  MX_ADC3_Init();
 8004bee:	f7fc fad7 	bl	80011a0 <MX_ADC3_Init>
  MX_TIM2_Init();
 8004bf2:	f001 ff2d 	bl	8006a50 <MX_TIM2_Init>
  MX_TIM3_Init();
 8004bf6:	f001 ff77 	bl	8006ae8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2); // enable this to use delay_us() function
 8004bfa:	48ac      	ldr	r0, [pc, #688]	; (8004eac <main+0x2ec>)
 8004bfc:	f004 fec6 	bl	800998c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3); // enable this to time functions in us
 8004c00:	48ab      	ldr	r0, [pc, #684]	; (8004eb0 <main+0x2f0>)
 8004c02:	f004 fec3 	bl	800998c <HAL_TIM_Base_Start>

  /* Load settings from flash */
  preference_writer_init(&prefs, 6);
 8004c06:	2106      	movs	r1, #6
 8004c08:	48aa      	ldr	r0, [pc, #680]	; (8004eb4 <main+0x2f4>)
 8004c0a:	f001 f902 	bl	8005e12 <preference_writer_init>
  preference_writer_load(prefs);
 8004c0e:	4ba9      	ldr	r3, [pc, #676]	; (8004eb4 <main+0x2f4>)
 8004c10:	691a      	ldr	r2, [r3, #16]
 8004c12:	9200      	str	r2, [sp, #0]
 8004c14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c16:	f001 f965 	bl	8005ee4 <preference_writer_load>

  /* Sanitize configs in case flash is empty*/
  if(PHASE_ORDER==-1){PHASE_ORDER = 0;};
 8004c1a:	4ba7      	ldr	r3, [pc, #668]	; (8004eb8 <main+0x2f8>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c22:	d102      	bne.n	8004c2a <main+0x6a>
 8004c24:	4ba4      	ldr	r3, [pc, #656]	; (8004eb8 <main+0x2f8>)
 8004c26:	2200      	movs	r2, #0
 8004c28:	601a      	str	r2, [r3, #0]
  if(CAN_ID==-1){CAN_ID = 1;}
 8004c2a:	4ba3      	ldr	r3, [pc, #652]	; (8004eb8 <main+0x2f8>)
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c32:	d102      	bne.n	8004c3a <main+0x7a>
 8004c34:	4ba0      	ldr	r3, [pc, #640]	; (8004eb8 <main+0x2f8>)
 8004c36:	2201      	movs	r2, #1
 8004c38:	605a      	str	r2, [r3, #4]
  if(CAN_MASTER==-1){CAN_MASTER = 0;}
 8004c3a:	4b9f      	ldr	r3, [pc, #636]	; (8004eb8 <main+0x2f8>)
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c42:	d102      	bne.n	8004c4a <main+0x8a>
 8004c44:	4b9c      	ldr	r3, [pc, #624]	; (8004eb8 <main+0x2f8>)
 8004c46:	2200      	movs	r2, #0
 8004c48:	609a      	str	r2, [r3, #8]
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 8004c4a:	4b9b      	ldr	r3, [pc, #620]	; (8004eb8 <main+0x2f8>)
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c52:	d103      	bne.n	8004c5c <main+0x9c>
 8004c54:	4b98      	ldr	r3, [pc, #608]	; (8004eb8 <main+0x2f8>)
 8004c56:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004c5a:	60da      	str	r2, [r3, #12]
  if(EN_ENC_FILTER ==-1){EN_ENC_FILTER = 0;}
 8004c5c:	4b96      	ldr	r3, [pc, #600]	; (8004eb8 <main+0x2f8>)
 8004c5e:	691b      	ldr	r3, [r3, #16]
 8004c60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c64:	d102      	bne.n	8004c6c <main+0xac>
 8004c66:	4b94      	ldr	r3, [pc, #592]	; (8004eb8 <main+0x2f8>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	611a      	str	r2, [r3, #16]
  if(EN_ENC_LINEARIZE ==-1){EN_ENC_LINEARIZE = 0;}
 8004c6c:	4b92      	ldr	r3, [pc, #584]	; (8004eb8 <main+0x2f8>)
 8004c6e:	695b      	ldr	r3, [r3, #20]
 8004c70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c74:	d102      	bne.n	8004c7c <main+0xbc>
 8004c76:	4b90      	ldr	r3, [pc, #576]	; (8004eb8 <main+0x2f8>)
 8004c78:	2200      	movs	r2, #0
 8004c7a:	615a      	str	r2, [r3, #20]
  if(E_ZERO==-1){E_ZERO = 0;}
 8004c7c:	4b8e      	ldr	r3, [pc, #568]	; (8004eb8 <main+0x2f8>)
 8004c7e:	69db      	ldr	r3, [r3, #28]
 8004c80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c84:	d102      	bne.n	8004c8c <main+0xcc>
 8004c86:	4b8c      	ldr	r3, [pc, #560]	; (8004eb8 <main+0x2f8>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	61da      	str	r2, [r3, #28]
  if(M_ZERO==-1){M_ZERO = 0;}
 8004c8c:	4b8a      	ldr	r3, [pc, #552]	; (8004eb8 <main+0x2f8>)
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c94:	d102      	bne.n	8004c9c <main+0xdc>
 8004c96:	4b88      	ldr	r3, [pc, #544]	; (8004eb8 <main+0x2f8>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	619a      	str	r2, [r3, #24]

  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8004c9c:	4b87      	ldr	r3, [pc, #540]	; (8004ebc <main+0x2fc>)
 8004c9e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004ca2:	eef4 7a67 	vcmp.f32	s15, s15
 8004ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004caa:	d609      	bvs.n	8004cc0 <main+0x100>
 8004cac:	4b83      	ldr	r3, [pc, #524]	; (8004ebc <main+0x2fc>)
 8004cae:	edd3 7a02 	vldr	s15, [r3, #8]
 8004cb2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004cb6:	eef4 7a47 	vcmp.f32	s15, s14
 8004cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cbe:	d102      	bne.n	8004cc6 <main+0x106>
 8004cc0:	4b7e      	ldr	r3, [pc, #504]	; (8004ebc <main+0x2fc>)
 8004cc2:	4a7f      	ldr	r2, [pc, #508]	; (8004ec0 <main+0x300>)
 8004cc4:	609a      	str	r2, [r3, #8]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8004cc6:	4b7d      	ldr	r3, [pc, #500]	; (8004ebc <main+0x2fc>)
 8004cc8:	edd3 7a03 	vldr	s15, [r3, #12]
 8004ccc:	eef4 7a67 	vcmp.f32	s15, s15
 8004cd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cd4:	d609      	bvs.n	8004cea <main+0x12a>
 8004cd6:	4b79      	ldr	r3, [pc, #484]	; (8004ebc <main+0x2fc>)
 8004cd8:	edd3 7a03 	vldr	s15, [r3, #12]
 8004cdc:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004ce0:	eef4 7a47 	vcmp.f32	s15, s14
 8004ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ce8:	d102      	bne.n	8004cf0 <main+0x130>
 8004cea:	4b74      	ldr	r3, [pc, #464]	; (8004ebc <main+0x2fc>)
 8004cec:	4a75      	ldr	r2, [pc, #468]	; (8004ec4 <main+0x304>)
 8004cee:	60da      	str	r2, [r3, #12]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8004cf0:	4b72      	ldr	r3, [pc, #456]	; (8004ebc <main+0x2fc>)
 8004cf2:	edd3 7a04 	vldr	s15, [r3, #16]
 8004cf6:	eef4 7a67 	vcmp.f32	s15, s15
 8004cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cfe:	d609      	bvs.n	8004d14 <main+0x154>
 8004d00:	4b6e      	ldr	r3, [pc, #440]	; (8004ebc <main+0x2fc>)
 8004d02:	edd3 7a04 	vldr	s15, [r3, #16]
 8004d06:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004d0a:	eef4 7a47 	vcmp.f32	s15, s14
 8004d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d12:	d102      	bne.n	8004d1a <main+0x15a>
 8004d14:	4b69      	ldr	r3, [pc, #420]	; (8004ebc <main+0x2fc>)
 8004d16:	4a6c      	ldr	r2, [pc, #432]	; (8004ec8 <main+0x308>)
 8004d18:	611a      	str	r2, [r3, #16]
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8004d1a:	4b68      	ldr	r3, [pc, #416]	; (8004ebc <main+0x2fc>)
 8004d1c:	edd3 7a05 	vldr	s15, [r3, #20]
 8004d20:	eef4 7a67 	vcmp.f32	s15, s15
 8004d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d28:	d609      	bvs.n	8004d3e <main+0x17e>
 8004d2a:	4b64      	ldr	r3, [pc, #400]	; (8004ebc <main+0x2fc>)
 8004d2c:	edd3 7a05 	vldr	s15, [r3, #20]
 8004d30:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004d34:	eef4 7a47 	vcmp.f32	s15, s14
 8004d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d3c:	d102      	bne.n	8004d44 <main+0x184>
 8004d3e:	4b5f      	ldr	r3, [pc, #380]	; (8004ebc <main+0x2fc>)
 8004d40:	4a62      	ldr	r2, [pc, #392]	; (8004ecc <main+0x30c>)
 8004d42:	615a      	str	r2, [r3, #20]
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 8004d44:	4b5d      	ldr	r3, [pc, #372]	; (8004ebc <main+0x2fc>)
 8004d46:	edd3 7a06 	vldr	s15, [r3, #24]
 8004d4a:	eef4 7a67 	vcmp.f32	s15, s15
 8004d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d52:	d609      	bvs.n	8004d68 <main+0x1a8>
 8004d54:	4b59      	ldr	r3, [pc, #356]	; (8004ebc <main+0x2fc>)
 8004d56:	edd3 7a06 	vldr	s15, [r3, #24]
 8004d5a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004d5e:	eef4 7a47 	vcmp.f32	s15, s14
 8004d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d66:	d103      	bne.n	8004d70 <main+0x1b0>
 8004d68:	4b54      	ldr	r3, [pc, #336]	; (8004ebc <main+0x2fc>)
 8004d6a:	f04f 0200 	mov.w	r2, #0
 8004d6e:	619a      	str	r2, [r3, #24]

//  if(isnan(K_SCALE) || K_SCALE==-1){K_SCALE = 0.000133f;}
//  if(isnan(KI_D) || KI_D==-1){KI_D = 0.0373f;}
//  if(isnan(KI_Q) || KI_Q ==-1){KI_Q = 0.0373f;}

  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 8004d70:	4b52      	ldr	r3, [pc, #328]	; (8004ebc <main+0x2fc>)
 8004d72:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004d76:	eef4 7a67 	vcmp.f32	s15, s15
 8004d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d7e:	d609      	bvs.n	8004d94 <main+0x1d4>
 8004d80:	4b4e      	ldr	r3, [pc, #312]	; (8004ebc <main+0x2fc>)
 8004d82:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004d86:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004d8a:	eef4 7a47 	vcmp.f32	s15, s14
 8004d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d92:	d102      	bne.n	8004d9a <main+0x1da>
 8004d94:	4b49      	ldr	r3, [pc, #292]	; (8004ebc <main+0x2fc>)
 8004d96:	4a4e      	ldr	r2, [pc, #312]	; (8004ed0 <main+0x310>)
 8004d98:	631a      	str	r2, [r3, #48]	; 0x30
  if(isnan(GR) || GR==-1){GR = 6.0f;}
 8004d9a:	4b48      	ldr	r3, [pc, #288]	; (8004ebc <main+0x2fc>)
 8004d9c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004da0:	eef4 7a67 	vcmp.f32	s15, s15
 8004da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004da8:	d609      	bvs.n	8004dbe <main+0x1fe>
 8004daa:	4b44      	ldr	r3, [pc, #272]	; (8004ebc <main+0x2fc>)
 8004dac:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004db0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004db4:	eef4 7a47 	vcmp.f32	s15, s14
 8004db8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dbc:	d102      	bne.n	8004dc4 <main+0x204>
 8004dbe:	4b3f      	ldr	r3, [pc, #252]	; (8004ebc <main+0x2fc>)
 8004dc0:	4a44      	ldr	r2, [pc, #272]	; (8004ed4 <main+0x314>)
 8004dc2:	635a      	str	r2, [r3, #52]	; 0x34
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8004dc4:	4b3d      	ldr	r3, [pc, #244]	; (8004ebc <main+0x2fc>)
 8004dc6:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004dca:	eef4 7a67 	vcmp.f32	s15, s15
 8004dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dd2:	d609      	bvs.n	8004de8 <main+0x228>
 8004dd4:	4b39      	ldr	r3, [pc, #228]	; (8004ebc <main+0x2fc>)
 8004dd6:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004dda:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004dde:	eef4 7a47 	vcmp.f32	s15, s14
 8004de2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004de6:	d103      	bne.n	8004df0 <main+0x230>
 8004de8:	4b34      	ldr	r3, [pc, #208]	; (8004ebc <main+0x2fc>)
 8004dea:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004dee:	639a      	str	r2, [r3, #56]	; 0x38
  if(isnan(L_D) || L_D==-1){L_D = 0.000003f;}
 8004df0:	4b32      	ldr	r3, [pc, #200]	; (8004ebc <main+0x2fc>)
 8004df2:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8004df6:	eef4 7a67 	vcmp.f32	s15, s15
 8004dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dfe:	d609      	bvs.n	8004e14 <main+0x254>
 8004e00:	4b2e      	ldr	r3, [pc, #184]	; (8004ebc <main+0x2fc>)
 8004e02:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8004e06:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e0a:	eef4 7a47 	vcmp.f32	s15, s14
 8004e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e12:	d102      	bne.n	8004e1a <main+0x25a>
 8004e14:	4b29      	ldr	r3, [pc, #164]	; (8004ebc <main+0x2fc>)
 8004e16:	4a30      	ldr	r2, [pc, #192]	; (8004ed8 <main+0x318>)
 8004e18:	63da      	str	r2, [r3, #60]	; 0x3c
  if(isnan(L_Q) || L_Q==-1){L_Q = 0.000003f;}
 8004e1a:	4b28      	ldr	r3, [pc, #160]	; (8004ebc <main+0x2fc>)
 8004e1c:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8004e20:	eef4 7a67 	vcmp.f32	s15, s15
 8004e24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e28:	d609      	bvs.n	8004e3e <main+0x27e>
 8004e2a:	4b24      	ldr	r3, [pc, #144]	; (8004ebc <main+0x2fc>)
 8004e2c:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8004e30:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e34:	eef4 7a47 	vcmp.f32	s15, s14
 8004e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e3c:	d102      	bne.n	8004e44 <main+0x284>
 8004e3e:	4b1f      	ldr	r3, [pc, #124]	; (8004ebc <main+0x2fc>)
 8004e40:	4a25      	ldr	r2, [pc, #148]	; (8004ed8 <main+0x318>)
 8004e42:	641a      	str	r2, [r3, #64]	; 0x40
  if(isnan(R_PHASE) || R_PHASE==-1){R_PHASE = 0.433f;}
 8004e44:	4b1d      	ldr	r3, [pc, #116]	; (8004ebc <main+0x2fc>)
 8004e46:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004e4a:	eef4 7a67 	vcmp.f32	s15, s15
 8004e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e52:	d609      	bvs.n	8004e68 <main+0x2a8>
 8004e54:	4b19      	ldr	r3, [pc, #100]	; (8004ebc <main+0x2fc>)
 8004e56:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004e5a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e5e:	eef4 7a47 	vcmp.f32	s15, s14
 8004e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e66:	d102      	bne.n	8004e6e <main+0x2ae>
 8004e68:	4b14      	ldr	r3, [pc, #80]	; (8004ebc <main+0x2fc>)
 8004e6a:	4a1c      	ldr	r2, [pc, #112]	; (8004edc <main+0x31c>)
 8004e6c:	645a      	str	r2, [r3, #68]	; 0x44
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8004e6e:	4b13      	ldr	r3, [pc, #76]	; (8004ebc <main+0x2fc>)
 8004e70:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004e74:	eef4 7a67 	vcmp.f32	s15, s15
 8004e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e7c:	d609      	bvs.n	8004e92 <main+0x2d2>
 8004e7e:	4b0f      	ldr	r3, [pc, #60]	; (8004ebc <main+0x2fc>)
 8004e80:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004e84:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e88:	eef4 7a47 	vcmp.f32	s15, s14
 8004e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e90:	d103      	bne.n	8004e9a <main+0x2da>
 8004e92:	4b0a      	ldr	r3, [pc, #40]	; (8004ebc <main+0x2fc>)
 8004e94:	f04f 0200 	mov.w	r2, #0
 8004e98:	649a      	str	r2, [r3, #72]	; 0x48

  if(isnan(R_TH) || R_TH==-1){R_TH = 1.25f;}
 8004e9a:	4b08      	ldr	r3, [pc, #32]	; (8004ebc <main+0x2fc>)
 8004e9c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004ea0:	eef4 7a67 	vcmp.f32	s15, s15
 8004ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ea8:	e01a      	b.n	8004ee0 <main+0x320>
 8004eaa:	bf00      	nop
 8004eac:	200095bc 	.word	0x200095bc
 8004eb0:	20009604 	.word	0x20009604
 8004eb4:	2000083c 	.word	0x2000083c
 8004eb8:	2000043c 	.word	0x2000043c
 8004ebc:	2000033c 	.word	0x2000033c
 8004ec0:	447a0000 	.word	0x447a0000
 8004ec4:	42200000 	.word	0x42200000
 8004ec8:	41600000 	.word	0x41600000
 8004ecc:	40a00000 	.word	0x40a00000
 8004ed0:	41a80000 	.word	0x41a80000
 8004ed4:	40c00000 	.word	0x40c00000
 8004ed8:	3649539c 	.word	0x3649539c
 8004edc:	3eddb22d 	.word	0x3eddb22d
 8004ee0:	d609      	bvs.n	8004ef6 <main+0x336>
 8004ee2:	4bb5      	ldr	r3, [pc, #724]	; (80051b8 <main+0x5f8>)
 8004ee4:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004ee8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004eec:	eef4 7a47 	vcmp.f32	s15, s14
 8004ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ef4:	d102      	bne.n	8004efc <main+0x33c>
 8004ef6:	4bb0      	ldr	r3, [pc, #704]	; (80051b8 <main+0x5f8>)
 8004ef8:	4ab0      	ldr	r2, [pc, #704]	; (80051bc <main+0x5fc>)
 8004efa:	64da      	str	r2, [r3, #76]	; 0x4c
  if(isnan(C_TH) || C_TH==-1){C_TH = 0.0f;}
 8004efc:	4bae      	ldr	r3, [pc, #696]	; (80051b8 <main+0x5f8>)
 8004efe:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004f02:	eef4 7a67 	vcmp.f32	s15, s15
 8004f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f0a:	d609      	bvs.n	8004f20 <main+0x360>
 8004f0c:	4baa      	ldr	r3, [pc, #680]	; (80051b8 <main+0x5f8>)
 8004f0e:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004f12:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004f16:	eef4 7a47 	vcmp.f32	s15, s14
 8004f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f1e:	d103      	bne.n	8004f28 <main+0x368>
 8004f20:	4ba5      	ldr	r3, [pc, #660]	; (80051b8 <main+0x5f8>)
 8004f22:	f04f 0200 	mov.w	r2, #0
 8004f26:	651a      	str	r2, [r3, #80]	; 0x50
  if(isnan(INV_M_TH) || INV_M_TH==-1){INV_M_TH = 0.02825f;}
 8004f28:	4ba3      	ldr	r3, [pc, #652]	; (80051b8 <main+0x5f8>)
 8004f2a:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004f2e:	eef4 7a67 	vcmp.f32	s15, s15
 8004f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f36:	d609      	bvs.n	8004f4c <main+0x38c>
 8004f38:	4b9f      	ldr	r3, [pc, #636]	; (80051b8 <main+0x5f8>)
 8004f3a:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004f3e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004f42:	eef4 7a47 	vcmp.f32	s15, s14
 8004f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f4a:	d102      	bne.n	8004f52 <main+0x392>
 8004f4c:	4b9a      	ldr	r3, [pc, #616]	; (80051b8 <main+0x5f8>)
 8004f4e:	4a9c      	ldr	r2, [pc, #624]	; (80051c0 <main+0x600>)
 8004f50:	655a      	str	r2, [r3, #84]	; 0x54
  if(isnan(T_AMBIENT) || T_AMBIENT==-1){T_AMBIENT = 25.0f;}
 8004f52:	4b99      	ldr	r3, [pc, #612]	; (80051b8 <main+0x5f8>)
 8004f54:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004f58:	eef4 7a67 	vcmp.f32	s15, s15
 8004f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f60:	d609      	bvs.n	8004f76 <main+0x3b6>
 8004f62:	4b95      	ldr	r3, [pc, #596]	; (80051b8 <main+0x5f8>)
 8004f64:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004f68:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004f6c:	eef4 7a47 	vcmp.f32	s15, s14
 8004f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f74:	d102      	bne.n	8004f7c <main+0x3bc>
 8004f76:	4b90      	ldr	r3, [pc, #576]	; (80051b8 <main+0x5f8>)
 8004f78:	4a92      	ldr	r2, [pc, #584]	; (80051c4 <main+0x604>)
 8004f7a:	659a      	str	r2, [r3, #88]	; 0x58
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 8004f7c:	4b8e      	ldr	r3, [pc, #568]	; (80051b8 <main+0x5f8>)
 8004f7e:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004f82:	eef4 7a67 	vcmp.f32	s15, s15
 8004f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f8a:	d609      	bvs.n	8004fa0 <main+0x3e0>
 8004f8c:	4b8a      	ldr	r3, [pc, #552]	; (80051b8 <main+0x5f8>)
 8004f8e:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004f92:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004f96:	eef4 7a47 	vcmp.f32	s15, s14
 8004f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f9e:	d102      	bne.n	8004fa6 <main+0x3e6>
 8004fa0:	4b85      	ldr	r3, [pc, #532]	; (80051b8 <main+0x5f8>)
 8004fa2:	4a89      	ldr	r2, [pc, #548]	; (80051c8 <main+0x608>)
 8004fa4:	65da      	str	r2, [r3, #92]	; 0x5c

  if(isnan(P_MIN) || P_MIN==-1){P_MIN = -12.5f;}
 8004fa6:	4b84      	ldr	r3, [pc, #528]	; (80051b8 <main+0x5f8>)
 8004fa8:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004fac:	eef4 7a67 	vcmp.f32	s15, s15
 8004fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fb4:	d609      	bvs.n	8004fca <main+0x40a>
 8004fb6:	4b80      	ldr	r3, [pc, #512]	; (80051b8 <main+0x5f8>)
 8004fb8:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004fbc:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004fc0:	eef4 7a47 	vcmp.f32	s15, s14
 8004fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fc8:	d102      	bne.n	8004fd0 <main+0x410>
 8004fca:	4b7b      	ldr	r3, [pc, #492]	; (80051b8 <main+0x5f8>)
 8004fcc:	4a7f      	ldr	r2, [pc, #508]	; (80051cc <main+0x60c>)
 8004fce:	661a      	str	r2, [r3, #96]	; 0x60
  if(isnan(P_MAX) || P_MAX==-1){P_MAX = 12.5f;}
 8004fd0:	4b79      	ldr	r3, [pc, #484]	; (80051b8 <main+0x5f8>)
 8004fd2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8004fd6:	eef4 7a67 	vcmp.f32	s15, s15
 8004fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fde:	d609      	bvs.n	8004ff4 <main+0x434>
 8004fe0:	4b75      	ldr	r3, [pc, #468]	; (80051b8 <main+0x5f8>)
 8004fe2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8004fe6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004fea:	eef4 7a47 	vcmp.f32	s15, s14
 8004fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ff2:	d102      	bne.n	8004ffa <main+0x43a>
 8004ff4:	4b70      	ldr	r3, [pc, #448]	; (80051b8 <main+0x5f8>)
 8004ff6:	4a76      	ldr	r2, [pc, #472]	; (80051d0 <main+0x610>)
 8004ff8:	665a      	str	r2, [r3, #100]	; 0x64
  if(isnan(V_MIN) || V_MIN==-1){V_MIN = -65.0f;}
 8004ffa:	4b6f      	ldr	r3, [pc, #444]	; (80051b8 <main+0x5f8>)
 8004ffc:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8005000:	eef4 7a67 	vcmp.f32	s15, s15
 8005004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005008:	d609      	bvs.n	800501e <main+0x45e>
 800500a:	4b6b      	ldr	r3, [pc, #428]	; (80051b8 <main+0x5f8>)
 800500c:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8005010:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8005014:	eef4 7a47 	vcmp.f32	s15, s14
 8005018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800501c:	d102      	bne.n	8005024 <main+0x464>
 800501e:	4b66      	ldr	r3, [pc, #408]	; (80051b8 <main+0x5f8>)
 8005020:	4a6c      	ldr	r2, [pc, #432]	; (80051d4 <main+0x614>)
 8005022:	669a      	str	r2, [r3, #104]	; 0x68
  if(isnan(V_MAX) || V_MAX==-1){V_MAX = 65.0f;}
 8005024:	4b64      	ldr	r3, [pc, #400]	; (80051b8 <main+0x5f8>)
 8005026:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800502a:	eef4 7a67 	vcmp.f32	s15, s15
 800502e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005032:	d609      	bvs.n	8005048 <main+0x488>
 8005034:	4b60      	ldr	r3, [pc, #384]	; (80051b8 <main+0x5f8>)
 8005036:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800503a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800503e:	eef4 7a47 	vcmp.f32	s15, s14
 8005042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005046:	d102      	bne.n	800504e <main+0x48e>
 8005048:	4b5b      	ldr	r3, [pc, #364]	; (80051b8 <main+0x5f8>)
 800504a:	4a63      	ldr	r2, [pc, #396]	; (80051d8 <main+0x618>)
 800504c:	66da      	str	r2, [r3, #108]	; 0x6c
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 800504e:	4b5a      	ldr	r3, [pc, #360]	; (80051b8 <main+0x5f8>)
 8005050:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8005054:	eef4 7a67 	vcmp.f32	s15, s15
 8005058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800505c:	d609      	bvs.n	8005072 <main+0x4b2>
 800505e:	4b56      	ldr	r3, [pc, #344]	; (80051b8 <main+0x5f8>)
 8005060:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8005064:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8005068:	eef4 7a47 	vcmp.f32	s15, s14
 800506c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005070:	d102      	bne.n	8005078 <main+0x4b8>
 8005072:	4b51      	ldr	r3, [pc, #324]	; (80051b8 <main+0x5f8>)
 8005074:	4a59      	ldr	r2, [pc, #356]	; (80051dc <main+0x61c>)
 8005076:	671a      	str	r2, [r3, #112]	; 0x70
  if(isnan(KD_MAX) || KD_MAX==-1){KD_MAX = 10.0f;}
 8005078:	4b4f      	ldr	r3, [pc, #316]	; (80051b8 <main+0x5f8>)
 800507a:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 800507e:	eef4 7a67 	vcmp.f32	s15, s15
 8005082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005086:	d609      	bvs.n	800509c <main+0x4dc>
 8005088:	4b4b      	ldr	r3, [pc, #300]	; (80051b8 <main+0x5f8>)
 800508a:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 800508e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8005092:	eef4 7a47 	vcmp.f32	s15, s14
 8005096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800509a:	d102      	bne.n	80050a2 <main+0x4e2>
 800509c:	4b46      	ldr	r3, [pc, #280]	; (80051b8 <main+0x5f8>)
 800509e:	4a50      	ldr	r2, [pc, #320]	; (80051e0 <main+0x620>)
 80050a0:	675a      	str	r2, [r3, #116]	; 0x74
  if(isnan(T_MIN) || T_MIN==-1){T_MIN = -72.0f;}
 80050a2:	4b45      	ldr	r3, [pc, #276]	; (80051b8 <main+0x5f8>)
 80050a4:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 80050a8:	eef4 7a67 	vcmp.f32	s15, s15
 80050ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050b0:	d609      	bvs.n	80050c6 <main+0x506>
 80050b2:	4b41      	ldr	r3, [pc, #260]	; (80051b8 <main+0x5f8>)
 80050b4:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 80050b8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80050bc:	eef4 7a47 	vcmp.f32	s15, s14
 80050c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050c4:	d102      	bne.n	80050cc <main+0x50c>
 80050c6:	4b3c      	ldr	r3, [pc, #240]	; (80051b8 <main+0x5f8>)
 80050c8:	4a46      	ldr	r2, [pc, #280]	; (80051e4 <main+0x624>)
 80050ca:	679a      	str	r2, [r3, #120]	; 0x78
  if(isnan(T_MAX) || T_MAX==-1){T_MAX = 72.0f;}
 80050cc:	4b3a      	ldr	r3, [pc, #232]	; (80051b8 <main+0x5f8>)
 80050ce:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80050d2:	eef4 7a67 	vcmp.f32	s15, s15
 80050d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050da:	d609      	bvs.n	80050f0 <main+0x530>
 80050dc:	4b36      	ldr	r3, [pc, #216]	; (80051b8 <main+0x5f8>)
 80050de:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80050e2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80050e6:	eef4 7a47 	vcmp.f32	s15, s14
 80050ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050ee:	d102      	bne.n	80050f6 <main+0x536>
 80050f0:	4b31      	ldr	r3, [pc, #196]	; (80051b8 <main+0x5f8>)
 80050f2:	4a3d      	ldr	r2, [pc, #244]	; (80051e8 <main+0x628>)
 80050f4:	67da      	str	r2, [r3, #124]	; 0x7c

  printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 80050f6:	a32e      	add	r3, pc, #184	; (adr r3, 80051b0 <main+0x5f0>)
 80050f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050fc:	483b      	ldr	r0, [pc, #236]	; (80051ec <main+0x62c>)
 80050fe:	f007 fa1f 	bl	800c540 <iprintf>
  }
  else{

  }

  init_controller_params(&controller);
 8005102:	483b      	ldr	r0, [pc, #236]	; (80051f0 <main+0x630>)
 8005104:	f7fd fe6a 	bl	8002ddc <init_controller_params>

  /* calibration "encoder" zeroing */
  memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 8005108:	f44f 7257 	mov.w	r2, #860	; 0x35c
 800510c:	2100      	movs	r1, #0
 800510e:	4839      	ldr	r0, [pc, #228]	; (80051f4 <main+0x634>)
 8005110:	f006 fda4 	bl	800bc5c <memset>

  /* commutation encoder setup */
  comm_encoder.m_zero = M_ZERO;
 8005114:	4b38      	ldr	r3, [pc, #224]	; (80051f8 <main+0x638>)
 8005116:	699b      	ldr	r3, [r3, #24]
 8005118:	4a38      	ldr	r2, [pc, #224]	; (80051fc <main+0x63c>)
 800511a:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
  comm_encoder.e_zero = E_ZERO;
 800511e:	4b36      	ldr	r3, [pc, #216]	; (80051f8 <main+0x638>)
 8005120:	69db      	ldr	r3, [r3, #28]
 8005122:	4a36      	ldr	r2, [pc, #216]	; (80051fc <main+0x63c>)
 8005124:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
  comm_encoder.ppairs = PPAIRS;
 8005128:	4b23      	ldr	r3, [pc, #140]	; (80051b8 <main+0x5f8>)
 800512a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800512c:	4a33      	ldr	r2, [pc, #204]	; (80051fc <main+0x63c>)
 800512e:	6713      	str	r3, [r2, #112]	; 0x70
  ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 8005130:	2164      	movs	r1, #100	; 0x64
 8005132:	4832      	ldr	r0, [pc, #200]	; (80051fc <main+0x63c>)
 8005134:	f000 fb8e 	bl	8005854 <ps_warmup>

  memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));	// Copy the linearization lookup table
 8005138:	4b30      	ldr	r3, [pc, #192]	; (80051fc <main+0x63c>)
 800513a:	4a2f      	ldr	r2, [pc, #188]	; (80051f8 <main+0x638>)
 800513c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8005140:	f102 0120 	add.w	r1, r2, #32
 8005144:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005148:	4618      	mov	r0, r3
 800514a:	f006 fd79 	bl	800bc40 <memcpy>
  //for(int i = 0; i<128; i++){printf("%d\r\n", comm_encoder.offset_lut[i]);}

  /* Turn on ADCs */
  HAL_ADC_Start(&hadc1);
 800514e:	482c      	ldr	r0, [pc, #176]	; (8005200 <main+0x640>)
 8005150:	f001 ff60 	bl	8007014 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8005154:	482b      	ldr	r0, [pc, #172]	; (8005204 <main+0x644>)
 8005156:	f001 ff5d 	bl	8007014 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 800515a:	482b      	ldr	r0, [pc, #172]	; (8005208 <main+0x648>)
 800515c:	f001 ff5a 	bl	8007014 <HAL_ADC_Start>

  /* DRV8323 setup */
  HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8005160:	2201      	movs	r2, #1
 8005162:	2110      	movs	r1, #16
 8005164:	4829      	ldr	r0, [pc, #164]	; (800520c <main+0x64c>)
 8005166:	f003 fa79 	bl	800865c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
 800516a:	2201      	movs	r2, #1
 800516c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005170:	4826      	ldr	r0, [pc, #152]	; (800520c <main+0x64c>)
 8005172:	f003 fa73 	bl	800865c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8005176:	2001      	movs	r0, #1
 8005178:	f001 fee4 	bl	8006f44 <HAL_Delay>
  //drv_calibrate(drv);
  HAL_Delay(1);
 800517c:	2001      	movs	r0, #1
 800517e:	f001 fee1 	bl	8006f44 <HAL_Delay>
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 8005182:	4923      	ldr	r1, [pc, #140]	; (8005210 <main+0x650>)
 8005184:	2301      	movs	r3, #1
 8005186:	9306      	str	r3, [sp, #24]
 8005188:	2300      	movs	r3, #0
 800518a:	9305      	str	r3, [sp, #20]
 800518c:	2300      	movs	r3, #0
 800518e:	9304      	str	r3, [sp, #16]
 8005190:	2300      	movs	r3, #0
 8005192:	9303      	str	r3, [sp, #12]
 8005194:	2300      	movs	r3, #0
 8005196:	9302      	str	r3, [sp, #8]
 8005198:	2301      	movs	r3, #1
 800519a:	9301      	str	r3, [sp, #4]
 800519c:	2300      	movs	r3, #0
 800519e:	9300      	str	r3, [sp, #0]
 80051a0:	2300      	movs	r3, #0
 80051a2:	2200      	movs	r2, #0
 80051a4:	c903      	ldmia	r1, {r0, r1}
 80051a6:	f7fd f860 	bl	800226a <drv_write_DCR>
  HAL_Delay(1);
 80051aa:	2001      	movs	r0, #1
 80051ac:	e032      	b.n	8005214 <main+0x654>
 80051ae:	bf00      	nop
 80051b0:	a0000000 	.word	0xa0000000
 80051b4:	40019999 	.word	0x40019999
 80051b8:	2000033c 	.word	0x2000033c
 80051bc:	3fa00000 	.word	0x3fa00000
 80051c0:	3ce76c8b 	.word	0x3ce76c8b
 80051c4:	41c80000 	.word	0x41c80000
 80051c8:	42fa0000 	.word	0x42fa0000
 80051cc:	c1480000 	.word	0xc1480000
 80051d0:	41480000 	.word	0x41480000
 80051d4:	c2820000 	.word	0xc2820000
 80051d8:	42820000 	.word	0x42820000
 80051dc:	43fa0000 	.word	0x43fa0000
 80051e0:	41200000 	.word	0x41200000
 80051e4:	c2900000 	.word	0xc2900000
 80051e8:	42900000 	.word	0x42900000
 80051ec:	08011180 	.word	0x08011180
 80051f0:	20000850 	.word	0x20000850
 80051f4:	200090ec 	.word	0x200090ec
 80051f8:	2000043c 	.word	0x2000043c
 80051fc:	20000b5c 	.word	0x20000b5c
 8005200:	2000023c 	.word	0x2000023c
 8005204:	20000284 	.word	0x20000284
 8005208:	200002cc 	.word	0x200002cc
 800520c:	40020000 	.word	0x40020000
 8005210:	20000eb8 	.word	0x20000eb8
 8005214:	f001 fe96 	bl	8006f44 <HAL_Delay>
  int CSA_GAIN;
  if(I_MAX <= 40.0f){CSA_GAIN = CSA_GAIN_40;}	// Up to 40A use 40X amplifier gain
 8005218:	4b6f      	ldr	r3, [pc, #444]	; (80053d8 <main+0x818>)
 800521a:	edd3 7a03 	vldr	s15, [r3, #12]
 800521e:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 80053dc <main+0x81c>
 8005222:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800522a:	d802      	bhi.n	8005232 <main+0x672>
 800522c:	2303      	movs	r3, #3
 800522e:	607b      	str	r3, [r7, #4]
 8005230:	e001      	b.n	8005236 <main+0x676>
  else{CSA_GAIN = CSA_GAIN_20;}					// From 40-60A use 20X amplifier gain.  (Make this generic in the future)
 8005232:	2302      	movs	r3, #2
 8005234:	607b      	str	r3, [r7, #4]
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x0, 0x1, 0x1, 0x1, SEN_LVL_0_25);
 8005236:	496a      	ldr	r1, [pc, #424]	; (80053e0 <main+0x820>)
 8005238:	2300      	movs	r3, #0
 800523a:	9306      	str	r3, [sp, #24]
 800523c:	2301      	movs	r3, #1
 800523e:	9305      	str	r3, [sp, #20]
 8005240:	2301      	movs	r3, #1
 8005242:	9304      	str	r3, [sp, #16]
 8005244:	2301      	movs	r3, #1
 8005246:	9303      	str	r3, [sp, #12]
 8005248:	2300      	movs	r3, #0
 800524a:	9302      	str	r3, [sp, #8]
 800524c:	2303      	movs	r3, #3
 800524e:	9301      	str	r3, [sp, #4]
 8005250:	2300      	movs	r3, #0
 8005252:	9300      	str	r3, [sp, #0]
 8005254:	2301      	movs	r3, #1
 8005256:	2200      	movs	r2, #0
 8005258:	c903      	ldmia	r1, {r0, r1}
 800525a:	f7fd f876 	bl	800234a <drv_write_CSACR>
  HAL_Delay(1);
 800525e:	2001      	movs	r0, #1
 8005260:	f001 fe70 	bl	8006f44 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN, 0x1, 0x0, 0x0, 0x0, SEN_LVL_0_25);
 8005264:	495e      	ldr	r1, [pc, #376]	; (80053e0 <main+0x820>)
 8005266:	2300      	movs	r3, #0
 8005268:	9306      	str	r3, [sp, #24]
 800526a:	2300      	movs	r3, #0
 800526c:	9305      	str	r3, [sp, #20]
 800526e:	2300      	movs	r3, #0
 8005270:	9304      	str	r3, [sp, #16]
 8005272:	2300      	movs	r3, #0
 8005274:	9303      	str	r3, [sp, #12]
 8005276:	2301      	movs	r3, #1
 8005278:	9302      	str	r3, [sp, #8]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	9301      	str	r3, [sp, #4]
 800527e:	2300      	movs	r3, #0
 8005280:	9300      	str	r3, [sp, #0]
 8005282:	2301      	movs	r3, #1
 8005284:	2200      	movs	r2, #0
 8005286:	c903      	ldmia	r1, {r0, r1}
 8005288:	f7fd f85f 	bl	800234a <drv_write_CSACR>
  HAL_Delay(1);
 800528c:	2001      	movs	r0, #1
 800528e:	f001 fe59 	bl	8006f44 <HAL_Delay>
  zero_current(&controller);
 8005292:	4854      	ldr	r0, [pc, #336]	; (80053e4 <main+0x824>)
 8005294:	f7fd fd5e 	bl	8002d54 <zero_current>
  HAL_Delay(1);
 8005298:	2001      	movs	r0, #1
 800529a:	f001 fe53 	bl	8006f44 <HAL_Delay>
  drv_write_OCPCR(drv, TRETRY_50US, DEADTIME_50NS, OCP_RETRY, OCP_DEG_4US, VDS_LVL_0_45);
 800529e:	4950      	ldr	r1, [pc, #320]	; (80053e0 <main+0x820>)
 80052a0:	2305      	movs	r3, #5
 80052a2:	9302      	str	r3, [sp, #8]
 80052a4:	2301      	movs	r3, #1
 80052a6:	9301      	str	r3, [sp, #4]
 80052a8:	2301      	movs	r3, #1
 80052aa:	9300      	str	r3, [sp, #0]
 80052ac:	2300      	movs	r3, #0
 80052ae:	2201      	movs	r2, #1
 80052b0:	c903      	ldmia	r1, {r0, r1}
 80052b2:	f7fd f81c 	bl	80022ee <drv_write_OCPCR>
  HAL_Delay(1);
 80052b6:	2001      	movs	r0, #1
 80052b8:	f001 fe44 	bl	8006f44 <HAL_Delay>
  drv_disable_gd(drv);
 80052bc:	4b48      	ldr	r3, [pc, #288]	; (80053e0 <main+0x820>)
 80052be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80052c2:	f7fd f89e 	bl	8002402 <drv_disable_gd>
  HAL_Delay(1);
 80052c6:	2001      	movs	r0, #1
 80052c8:	f001 fe3c 	bl	8006f44 <HAL_Delay>
  //drv_enable_gd(drv);   */
  printf("ADC A OFFSET: %d     ADC B OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset);
 80052cc:	4b45      	ldr	r3, [pc, #276]	; (80053e4 <main+0x824>)
 80052ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052d2:	4a44      	ldr	r2, [pc, #272]	; (80053e4 <main+0x824>)
 80052d4:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
 80052d8:	4619      	mov	r1, r3
 80052da:	4843      	ldr	r0, [pc, #268]	; (80053e8 <main+0x828>)
 80052dc:	f007 f930 	bl	800c540 <iprintf>

  /* Turn on PWM */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80052e0:	2100      	movs	r1, #0
 80052e2:	4842      	ldr	r0, [pc, #264]	; (80053ec <main+0x82c>)
 80052e4:	f004 fc84 	bl	8009bf0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80052e8:	2104      	movs	r1, #4
 80052ea:	4840      	ldr	r0, [pc, #256]	; (80053ec <main+0x82c>)
 80052ec:	f004 fc80 	bl	8009bf0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80052f0:	2108      	movs	r1, #8
 80052f2:	483e      	ldr	r0, [pc, #248]	; (80053ec <main+0x82c>)
 80052f4:	f004 fc7c 	bl	8009bf0 <HAL_TIM_PWM_Start>

  /* CAN setup */
  can_rx_init(&can_rx);
 80052f8:	483d      	ldr	r0, [pc, #244]	; (80053f0 <main+0x830>)
 80052fa:	f7fc fde7 	bl	8001ecc <can_rx_init>
  can_tx_init(&can_tx);
 80052fe:	483d      	ldr	r0, [pc, #244]	; (80053f4 <main+0x834>)
 8005300:	f7fc fe12 	bl	8001f28 <can_tx_init>
  HAL_CAN_Start(&CAN_H); //start CAN
 8005304:	483c      	ldr	r0, [pc, #240]	; (80053f8 <main+0x838>)
 8005306:	f002 fc3f 	bl	8007b88 <HAL_CAN_Start>
  //__HAL_CAN_ENABLE_IT(&CAN_H, CAN_IT_RX_FIFO0_MSG_PENDING); // Start can interrupt

  /* Set Interrupt Priorities */
  HAL_NVIC_SetPriority(PWM_ISR, 0x01,0x01); // commutation > communication
 800530a:	2201      	movs	r2, #1
 800530c:	2101      	movs	r1, #1
 800530e:	2019      	movs	r0, #25
 8005310:	f002 ff47 	bl	80081a2 <HAL_NVIC_SetPriority>
//  HAL_NVIC_SetPriority(CAN_ISR, 0x02, 0x02);

  /* Turn on interrupts */
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8005314:	2201      	movs	r2, #1
 8005316:	4939      	ldr	r1, [pc, #228]	; (80053fc <main+0x83c>)
 8005318:	4839      	ldr	r0, [pc, #228]	; (8005400 <main+0x840>)
 800531a:	f005 fcc6 	bl	800acaa <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim1); // start main control interrupt
 800531e:	4833      	ldr	r0, [pc, #204]	; (80053ec <main+0x82c>)
 8005320:	f004 fb9c 	bl	8009a5c <HAL_TIM_Base_Start_IT>

  // Check encoder initialization here
  int new_offset = 0;
 8005324:	2300      	movs	r3, #0
 8005326:	603b      	str	r3, [r7, #0]
  ps_sample(&comm_encoder, 0.001);
 8005328:	ed9f 0a36 	vldr	s0, [pc, #216]	; 8005404 <main+0x844>
 800532c:	4836      	ldr	r0, [pc, #216]	; (8005408 <main+0x848>)
 800532e:	f000 fad7 	bl	80058e0 <ps_sample>
  HAL_GPIO_WritePin(LED, GPIO_PIN_SET );
 8005332:	2201      	movs	r2, #1
 8005334:	2120      	movs	r1, #32
 8005336:	4835      	ldr	r0, [pc, #212]	; (800540c <main+0x84c>)
 8005338:	f003 f990 	bl	800865c <HAL_GPIO_WritePin>
  drv_enable_gd(drv);
 800533c:	4b28      	ldr	r3, [pc, #160]	; (80053e0 <main+0x820>)
 800533e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005342:	f7fd f844 	bl	80023ce <drv_enable_gd>
  new_offset = check_encoder_init(&comm_encoder, &controller, &comm_encoder_cal);             // status = 1 is good
 8005346:	4a32      	ldr	r2, [pc, #200]	; (8005410 <main+0x850>)
 8005348:	4926      	ldr	r1, [pc, #152]	; (80053e4 <main+0x824>)
 800534a:	482f      	ldr	r0, [pc, #188]	; (8005408 <main+0x848>)
 800534c:	f7fc fbfa 	bl	8001b44 <check_encoder_init>
 8005350:	6038      	str	r0, [r7, #0]
  HAL_Delay(100);
 8005352:	2064      	movs	r0, #100	; 0x64
 8005354:	f001 fdf6 	bl	8006f44 <HAL_Delay>
  drv_disable_gd(drv);
 8005358:	4b21      	ldr	r3, [pc, #132]	; (80053e0 <main+0x820>)
 800535a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800535e:	f7fd f850 	bl	8002402 <drv_disable_gd>
  HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );
 8005362:	2200      	movs	r2, #0
 8005364:	2120      	movs	r1, #32
 8005366:	4829      	ldr	r0, [pc, #164]	; (800540c <main+0x84c>)
 8005368:	f003 f978 	bl	800865c <HAL_GPIO_WritePin>

  E_ZERO = new_offset;
 800536c:	4a29      	ldr	r2, [pc, #164]	; (8005414 <main+0x854>)
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	61d3      	str	r3, [r2, #28]
  comm_encoder.e_zero = E_ZERO;
 8005372:	4b28      	ldr	r3, [pc, #160]	; (8005414 <main+0x854>)
 8005374:	69db      	ldr	r3, [r3, #28]
 8005376:	4a24      	ldr	r2, [pc, #144]	; (8005408 <main+0x848>)
 8005378:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
  printf(" Position Sensor Electrical Offset: %d\n\r", E_ZERO);
 800537c:	4b25      	ldr	r3, [pc, #148]	; (8005414 <main+0x854>)
 800537e:	69db      	ldr	r3, [r3, #28]
 8005380:	4619      	mov	r1, r3
 8005382:	4825      	ldr	r0, [pc, #148]	; (8005418 <main+0x858>)
 8005384:	f007 f8dc 	bl	800c540 <iprintf>

  // initialize filter here for position sensor
  HAL_Delay(100);
 8005388:	2064      	movs	r0, #100	; 0x64
 800538a:	f001 fddb 	bl	8006f44 <HAL_Delay>
  ps_filter_init(&comm_encoder);
 800538e:	481e      	ldr	r0, [pc, #120]	; (8005408 <main+0x848>)
 8005390:	f000 fd2c 	bl	8005dec <ps_filter_init>
  if (EN_ENC_FILTER == 1){
 8005394:	4b1f      	ldr	r3, [pc, #124]	; (8005414 <main+0x854>)
 8005396:	691b      	ldr	r3, [r3, #16]
 8005398:	2b01      	cmp	r3, #1
 800539a:	d103      	bne.n	80053a4 <main+0x7e4>
	  comm_encoder.filt_enable = 1;
 800539c:	4b1a      	ldr	r3, [pc, #104]	; (8005408 <main+0x848>)
 800539e:	2201      	movs	r2, #1
 80053a0:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  }
  // reset encoder sample count
  comm_encoder.first_sample = 0;
 80053a4:	4b18      	ldr	r3, [pc, #96]	; (8005408 <main+0x848>)
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 2358 	strb.w	r2, [r3, #856]	; 0x358

  /* Start the FSM */
  state.state = MENU_MODE;
 80053ac:	4b1b      	ldr	r3, [pc, #108]	; (800541c <main+0x85c>)
 80053ae:	2200      	movs	r2, #0
 80053b0:	701a      	strb	r2, [r3, #0]
  state.next_state = MENU_MODE;
 80053b2:	4b1a      	ldr	r3, [pc, #104]	; (800541c <main+0x85c>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	705a      	strb	r2, [r3, #1]
  state.ready = 1;
 80053b8:	4b18      	ldr	r3, [pc, #96]	; (800541c <main+0x85c>)
 80053ba:	2201      	movs	r2, #1
 80053bc:	70da      	strb	r2, [r3, #3]
  fsm_enter_state(&state);
 80053be:	4817      	ldr	r0, [pc, #92]	; (800541c <main+0x85c>)
 80053c0:	f7fe fa00 	bl	80037c4 <fsm_enter_state>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(100);
 80053c4:	2064      	movs	r0, #100	; 0x64
 80053c6:	f001 fdbd 	bl	8006f44 <HAL_Delay>
//	  printf("%d\n\r", loop_time);
	  drv_check_faults(drv, &state);
 80053ca:	4b05      	ldr	r3, [pc, #20]	; (80053e0 <main+0x820>)
 80053cc:	4a13      	ldr	r2, [pc, #76]	; (800541c <main+0x85c>)
 80053ce:	e893 0003 	ldmia.w	r3, {r0, r1}
 80053d2:	f7fd f831 	bl	8002438 <drv_check_faults>
	  HAL_Delay(100);
 80053d6:	e7f5      	b.n	80053c4 <main+0x804>
 80053d8:	2000033c 	.word	0x2000033c
 80053dc:	42200000 	.word	0x42200000
 80053e0:	20000eb8 	.word	0x20000eb8
 80053e4:	20000850 	.word	0x20000850
 80053e8:	080111a4 	.word	0x080111a4
 80053ec:	20009574 	.word	0x20009574
 80053f0:	20009468 	.word	0x20009468
 80053f4:	20009448 	.word	0x20009448
 80053f8:	20000314 	.word	0x20000314
 80053fc:	200094b8 	.word	0x200094b8
 8005400:	2000964c 	.word	0x2000964c
 8005404:	3a83126f 	.word	0x3a83126f
 8005408:	20000b5c 	.word	0x20000b5c
 800540c:	40020800 	.word	0x40020800
 8005410:	20000ec0 	.word	0x20000ec0
 8005414:	2000043c 	.word	0x2000043c
 8005418:	080111cc 	.word	0x080111cc
 800541c:	20000b48 	.word	0x20000b48

08005420 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b094      	sub	sp, #80	; 0x50
 8005424:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005426:	f107 031c 	add.w	r3, r7, #28
 800542a:	2234      	movs	r2, #52	; 0x34
 800542c:	2100      	movs	r1, #0
 800542e:	4618      	mov	r0, r3
 8005430:	f006 fc14 	bl	800bc5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005434:	f107 0308 	add.w	r3, r7, #8
 8005438:	2200      	movs	r2, #0
 800543a:	601a      	str	r2, [r3, #0]
 800543c:	605a      	str	r2, [r3, #4]
 800543e:	609a      	str	r2, [r3, #8]
 8005440:	60da      	str	r2, [r3, #12]
 8005442:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005444:	2300      	movs	r3, #0
 8005446:	607b      	str	r3, [r7, #4]
 8005448:	4b2c      	ldr	r3, [pc, #176]	; (80054fc <SystemClock_Config+0xdc>)
 800544a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544c:	4a2b      	ldr	r2, [pc, #172]	; (80054fc <SystemClock_Config+0xdc>)
 800544e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005452:	6413      	str	r3, [r2, #64]	; 0x40
 8005454:	4b29      	ldr	r3, [pc, #164]	; (80054fc <SystemClock_Config+0xdc>)
 8005456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005458:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800545c:	607b      	str	r3, [r7, #4]
 800545e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005460:	2300      	movs	r3, #0
 8005462:	603b      	str	r3, [r7, #0]
 8005464:	4b26      	ldr	r3, [pc, #152]	; (8005500 <SystemClock_Config+0xe0>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a25      	ldr	r2, [pc, #148]	; (8005500 <SystemClock_Config+0xe0>)
 800546a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800546e:	6013      	str	r3, [r2, #0]
 8005470:	4b23      	ldr	r3, [pc, #140]	; (8005500 <SystemClock_Config+0xe0>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005478:	603b      	str	r3, [r7, #0]
 800547a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800547c:	2301      	movs	r3, #1
 800547e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005480:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005484:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005486:	2302      	movs	r3, #2
 8005488:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800548a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800548e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005490:	2304      	movs	r3, #4
 8005492:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8005494:	23b4      	movs	r3, #180	; 0xb4
 8005496:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005498:	2302      	movs	r3, #2
 800549a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800549c:	2302      	movs	r3, #2
 800549e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80054a0:	2302      	movs	r3, #2
 80054a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80054a4:	f107 031c 	add.w	r3, r7, #28
 80054a8:	4618      	mov	r0, r3
 80054aa:	f003 fc8b 	bl	8008dc4 <HAL_RCC_OscConfig>
 80054ae:	4603      	mov	r3, r0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d001      	beq.n	80054b8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80054b4:	f000 f826 	bl	8005504 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80054b8:	f003 f8ea 	bl	8008690 <HAL_PWREx_EnableOverDrive>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d001      	beq.n	80054c6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80054c2:	f000 f81f 	bl	8005504 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80054c6:	230f      	movs	r3, #15
 80054c8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80054ca:	2302      	movs	r3, #2
 80054cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80054ce:	2300      	movs	r3, #0
 80054d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80054d2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80054d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80054d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80054dc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80054de:	f107 0308 	add.w	r3, r7, #8
 80054e2:	2105      	movs	r1, #5
 80054e4:	4618      	mov	r0, r3
 80054e6:	f003 f923 	bl	8008730 <HAL_RCC_ClockConfig>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d001      	beq.n	80054f4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80054f0:	f000 f808 	bl	8005504 <Error_Handler>
  }
}
 80054f4:	bf00      	nop
 80054f6:	3750      	adds	r7, #80	; 0x50
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	40023800 	.word	0x40023800
 8005500:	40007000 	.word	0x40007000

08005504 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005504:	b480      	push	{r7}
 8005506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005508:	bf00      	nop
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr

08005512 <fast_fmaxf>:

#include "math_ops.h"
#include "lookup.h"


float fast_fmaxf(float x, float y){
 8005512:	b480      	push	{r7}
 8005514:	b083      	sub	sp, #12
 8005516:	af00      	add	r7, sp, #0
 8005518:	ed87 0a01 	vstr	s0, [r7, #4]
 800551c:	edc7 0a00 	vstr	s1, [r7]
    /// Returns maximum of x, y ///
    return (((x)>(y))?(x):(y));
 8005520:	ed97 7a01 	vldr	s14, [r7, #4]
 8005524:	edd7 7a00 	vldr	s15, [r7]
 8005528:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800552c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005530:	dd01      	ble.n	8005536 <fast_fmaxf+0x24>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	e000      	b.n	8005538 <fast_fmaxf+0x26>
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	ee07 3a90 	vmov	s15, r3
    }
 800553c:	eeb0 0a67 	vmov.f32	s0, s15
 8005540:	370c      	adds	r7, #12
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr

0800554a <fast_fminf>:

float fast_fminf(float x, float y){
 800554a:	b480      	push	{r7}
 800554c:	b083      	sub	sp, #12
 800554e:	af00      	add	r7, sp, #0
 8005550:	ed87 0a01 	vstr	s0, [r7, #4]
 8005554:	edc7 0a00 	vstr	s1, [r7]
    /// Returns minimum of x, y ///
    return (((x)<(y))?(x):(y));
 8005558:	ed97 7a01 	vldr	s14, [r7, #4]
 800555c:	edd7 7a00 	vldr	s15, [r7]
 8005560:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005568:	d501      	bpl.n	800556e <fast_fminf+0x24>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	e000      	b.n	8005570 <fast_fminf+0x26>
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	ee07 3a90 	vmov	s15, r3
    }
 8005574:	eeb0 0a67 	vmov.f32	s0, s15
 8005578:	370c      	adds	r7, #12
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr

08005582 <fmaxf3>:

float fmaxf3(float x, float y, float z){
 8005582:	b480      	push	{r7}
 8005584:	b085      	sub	sp, #20
 8005586:	af00      	add	r7, sp, #0
 8005588:	ed87 0a03 	vstr	s0, [r7, #12]
 800558c:	edc7 0a02 	vstr	s1, [r7, #8]
 8005590:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns maximum of x, y, z ///
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
 8005594:	ed97 7a03 	vldr	s14, [r7, #12]
 8005598:	edd7 7a02 	vldr	s15, [r7, #8]
 800559c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80055a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055a4:	dd0c      	ble.n	80055c0 <fmaxf3+0x3e>
 80055a6:	ed97 7a03 	vldr	s14, [r7, #12]
 80055aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80055ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80055b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055b6:	dd01      	ble.n	80055bc <fmaxf3+0x3a>
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	e00d      	b.n	80055d8 <fmaxf3+0x56>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	e00b      	b.n	80055d8 <fmaxf3+0x56>
 80055c0:	ed97 7a02 	vldr	s14, [r7, #8]
 80055c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80055c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80055cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055d0:	dd01      	ble.n	80055d6 <fmaxf3+0x54>
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	e000      	b.n	80055d8 <fmaxf3+0x56>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	ee07 3a90 	vmov	s15, r3
    }
 80055dc:	eeb0 0a67 	vmov.f32	s0, s15
 80055e0:	3714      	adds	r7, #20
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr

080055ea <fminf3>:

float fminf3(float x, float y, float z){
 80055ea:	b480      	push	{r7}
 80055ec:	b085      	sub	sp, #20
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	ed87 0a03 	vstr	s0, [r7, #12]
 80055f4:	edc7 0a02 	vstr	s1, [r7, #8]
 80055f8:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns minimum of x, y, z ///
    return (x < y ? (x < z ? x : z) : (y < z ? y : z));
 80055fc:	ed97 7a03 	vldr	s14, [r7, #12]
 8005600:	edd7 7a02 	vldr	s15, [r7, #8]
 8005604:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800560c:	d50c      	bpl.n	8005628 <fminf3+0x3e>
 800560e:	ed97 7a03 	vldr	s14, [r7, #12]
 8005612:	edd7 7a01 	vldr	s15, [r7, #4]
 8005616:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800561a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800561e:	d501      	bpl.n	8005624 <fminf3+0x3a>
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	e00d      	b.n	8005640 <fminf3+0x56>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	e00b      	b.n	8005640 <fminf3+0x56>
 8005628:	ed97 7a02 	vldr	s14, [r7, #8]
 800562c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005630:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005638:	d501      	bpl.n	800563e <fminf3+0x54>
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	e000      	b.n	8005640 <fminf3+0x56>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	ee07 3a90 	vmov	s15, r3
    }
 8005644:	eeb0 0a67 	vmov.f32	s0, s15
 8005648:	3714      	adds	r7, #20
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr

08005652 <limit_norm>:
float roundf(float x){
    /// Returns nearest integer ///
    return x < 0.0f ? ceilf(x - 0.5f) : floorf(x + 0.5f);
    }
  */
void limit_norm(float *x, float *y, float limit){
 8005652:	b580      	push	{r7, lr}
 8005654:	b086      	sub	sp, #24
 8005656:	af00      	add	r7, sp, #0
 8005658:	60f8      	str	r0, [r7, #12]
 800565a:	60b9      	str	r1, [r7, #8]
 800565c:	ed87 0a01 	vstr	s0, [r7, #4]
    /// Scales the lenght of vector (x, y) to be <= limit ///
    float norm = sqrtf(*x * *x + *y * *y);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	ed93 7a00 	vldr	s14, [r3]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	edd3 7a00 	vldr	s15, [r3]
 800566c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	edd3 6a00 	vldr	s13, [r3]
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	edd3 7a00 	vldr	s15, [r3]
 800567c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005680:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005684:	eeb0 0a67 	vmov.f32	s0, s15
 8005688:	f00a fd0a 	bl	80100a0 <sqrtf>
 800568c:	ed87 0a05 	vstr	s0, [r7, #20]
    if(norm > limit){
 8005690:	ed97 7a05 	vldr	s14, [r7, #20]
 8005694:	edd7 7a01 	vldr	s15, [r7, #4]
 8005698:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800569c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056a0:	dc00      	bgt.n	80056a4 <limit_norm+0x52>
        *x = *x * limit/norm;
        *y = *y * limit/norm;
        }
    }
 80056a2:	e01b      	b.n	80056dc <limit_norm+0x8a>
        *x = *x * limit/norm;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	ed93 7a00 	vldr	s14, [r3]
 80056aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80056ae:	ee67 6a27 	vmul.f32	s13, s14, s15
 80056b2:	ed97 7a05 	vldr	s14, [r7, #20]
 80056b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	edc3 7a00 	vstr	s15, [r3]
        *y = *y * limit/norm;
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	ed93 7a00 	vldr	s14, [r3]
 80056c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80056ca:	ee67 6a27 	vmul.f32	s13, s14, s15
 80056ce:	ed97 7a05 	vldr	s14, [r7, #20]
 80056d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	edc3 7a00 	vstr	s15, [r3]
    }
 80056dc:	bf00      	nop
 80056de:	3718      	adds	r7, #24
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <float_to_uint>:
    
void limit(float *x, float min, float max){
    *x = fast_fmaxf(fast_fminf(*x, max), min);
    }

int float_to_uint(float x, float x_min, float x_max, int bits){
 80056e4:	b480      	push	{r7}
 80056e6:	b087      	sub	sp, #28
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	ed87 0a03 	vstr	s0, [r7, #12]
 80056ee:	edc7 0a02 	vstr	s1, [r7, #8]
 80056f2:	ed87 1a01 	vstr	s2, [r7, #4]
 80056f6:	6038      	str	r0, [r7, #0]
    /// Converts a float to an unsigned int, given range and number of bits ///
    float span = x_max - x_min;
 80056f8:	ed97 7a01 	vldr	s14, [r7, #4]
 80056fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8005700:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005704:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	613b      	str	r3, [r7, #16]
    return (int) ((x-offset)*((float)((1<<bits)-1))/span);
 800570c:	ed97 7a03 	vldr	s14, [r7, #12]
 8005710:	edd7 7a04 	vldr	s15, [r7, #16]
 8005714:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005718:	2201      	movs	r2, #1
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	fa02 f303 	lsl.w	r3, r2, r3
 8005720:	3b01      	subs	r3, #1
 8005722:	ee07 3a90 	vmov	s15, r3
 8005726:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800572a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800572e:	ed97 7a05 	vldr	s14, [r7, #20]
 8005732:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005736:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800573a:	ee17 3a90 	vmov	r3, s15
    }
 800573e:	4618      	mov	r0, r3
 8005740:	371c      	adds	r7, #28
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr

0800574a <uint_to_float>:
    
    
float uint_to_float(int x_int, float x_min, float x_max, int bits){
 800574a:	b480      	push	{r7}
 800574c:	b087      	sub	sp, #28
 800574e:	af00      	add	r7, sp, #0
 8005750:	60f8      	str	r0, [r7, #12]
 8005752:	ed87 0a02 	vstr	s0, [r7, #8]
 8005756:	edc7 0a01 	vstr	s1, [r7, #4]
 800575a:	6039      	str	r1, [r7, #0]
    /// converts unsigned int to float, given range and number of bits ///
    float span = x_max - x_min;
 800575c:	ed97 7a01 	vldr	s14, [r7, #4]
 8005760:	edd7 7a02 	vldr	s15, [r7, #8]
 8005764:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005768:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	613b      	str	r3, [r7, #16]
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	ee07 3a90 	vmov	s15, r3
 8005776:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800577a:	edd7 7a05 	vldr	s15, [r7, #20]
 800577e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005782:	2201      	movs	r2, #1
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	fa02 f303 	lsl.w	r3, r2, r3
 800578a:	3b01      	subs	r3, #1
 800578c:	ee07 3a90 	vmov	s15, r3
 8005790:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005794:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005798:	edd7 7a04 	vldr	s15, [r7, #16]
 800579c:	ee77 7a27 	vadd.f32	s15, s14, s15
    }
 80057a0:	eeb0 0a67 	vmov.f32	s0, s15
 80057a4:	371c      	adds	r7, #28
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr
	...

080057b0 <sin_lut>:

float sin_lut(float theta){
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b082      	sub	sp, #8
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWO_PI_F);
 80057ba:	eddf 0a17 	vldr	s1, [pc, #92]	; 8005818 <sin_lut+0x68>
 80057be:	ed97 0a01 	vldr	s0, [r7, #4]
 80057c2:	f00a fc4d 	bl	8010060 <fmodf>
 80057c6:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = theta<0 ? theta + TWO_PI_F : theta;
 80057ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80057ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80057d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057d6:	d506      	bpl.n	80057e6 <sin_lut+0x36>
 80057d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80057dc:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8005818 <sin_lut+0x68>
 80057e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80057e4:	e001      	b.n	80057ea <sin_lut+0x3a>
 80057e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80057ea:	edc7 7a01 	vstr	s15, [r7, #4]

	return sin_tab[(int) (LUT_MULT*theta)];
 80057ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80057f2:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 800581c <sin_lut+0x6c>
 80057f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80057fe:	ee17 3a90 	vmov	r3, s15
 8005802:	4a07      	ldr	r2, [pc, #28]	; (8005820 <sin_lut+0x70>)
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4413      	add	r3, r2
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	ee07 3a90 	vmov	s15, r3
}
 800580e:	eeb0 0a67 	vmov.f32	s0, s15
 8005812:	3708      	adds	r7, #8
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	40c90fdb 	.word	0x40c90fdb
 800581c:	42a2f983 	.word	0x42a2f983
 8005820:	08011278 	.word	0x08011278

08005824 <cos_lut>:

float cos_lut(float theta){
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lut(PI_OVER_2_F - theta);
 800582e:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8005850 <cos_lut+0x2c>
 8005832:	edd7 7a01 	vldr	s15, [r7, #4]
 8005836:	ee77 7a67 	vsub.f32	s15, s14, s15
 800583a:	eeb0 0a67 	vmov.f32	s0, s15
 800583e:	f7ff ffb7 	bl	80057b0 <sin_lut>
 8005842:	eef0 7a40 	vmov.f32	s15, s0
}
 8005846:	eeb0 0a67 	vmov.f32	s0, s15
 800584a:	3708      	adds	r7, #8
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}
 8005850:	3fc90fdb 	.word	0x3fc90fdb

08005854 <ps_warmup>:
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"


void ps_warmup(EncoderStruct * encoder, int n){
 8005854:	b580      	push	{r7, lr}
 8005856:	b086      	sub	sp, #24
 8005858:	af02      	add	r7, sp, #8
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	6039      	str	r1, [r7, #0]
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
//	int raw;
	for(int i = 0; i<n; i++){
 800585e:	2300      	movs	r3, #0
 8005860:	60fb      	str	r3, [r7, #12]
 8005862:	e030      	b.n	80058c6 <ps_warmup+0x72>
		encoder->spi_tx_buff[0] = 0xA6;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	22a6      	movs	r2, #166	; 0xa6
 8005868:	701a      	strb	r2, [r3, #0]
		encoder->spi_tx_buff[1] = 0x00;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	705a      	strb	r2, [r3, #1]
		encoder->spi_tx_buff[2] = 0x00;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2200      	movs	r2, #0
 8005874:	709a      	strb	r2, [r3, #2]
		encoder->spi_tx_buff[3] = 0x00;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	70da      	strb	r2, [r3, #3]
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 800587c:	2200      	movs	r2, #0
 800587e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005882:	4815      	ldr	r0, [pc, #84]	; (80058d8 <ps_warmup+0x84>)
 8005884:	f002 feea 	bl	800865c <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&ENC_SPI, encoder->spi_tx_buff, encoder->spi_rx_buff, 4, 100);
 8005888:	6879      	ldr	r1, [r7, #4]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	1d1a      	adds	r2, r3, #4
 800588e:	2364      	movs	r3, #100	; 0x64
 8005890:	9300      	str	r3, [sp, #0]
 8005892:	2304      	movs	r3, #4
 8005894:	4811      	ldr	r0, [pc, #68]	; (80058dc <ps_warmup+0x88>)
 8005896:	f003 fdbc 	bl	8009412 <HAL_SPI_TransmitReceive>
		while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 800589a:	bf00      	nop
 800589c:	4b0f      	ldr	r3, [pc, #60]	; (80058dc <ps_warmup+0x88>)
 800589e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	2b02      	cmp	r3, #2
 80058a6:	d0f9      	beq.n	800589c <ps_warmup+0x48>
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 80058a8:	2201      	movs	r2, #1
 80058aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80058ae:	480a      	ldr	r0, [pc, #40]	; (80058d8 <ps_warmup+0x84>)
 80058b0:	f002 fed4 	bl	800865c <HAL_GPIO_WritePin>
		delay_us(100);
 80058b4:	2064      	movs	r0, #100	; 0x64
 80058b6:	f001 f9f1 	bl	8006c9c <delay_us>
//		raw = ((encoder->spi_rx_buff[1]<<16)|(encoder->spi_rx_buff[2]<<8)|(encoder->spi_rx_buff[3]))>>5;
//		printf("%d\n\r", raw);
		delay_us(100);
 80058ba:	2064      	movs	r0, #100	; 0x64
 80058bc:	f001 f9ee 	bl	8006c9c <delay_us>
	for(int i = 0; i<n; i++){
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	3301      	adds	r3, #1
 80058c4:	60fb      	str	r3, [r7, #12]
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	dbca      	blt.n	8005864 <ps_warmup+0x10>
	}
}
 80058ce:	bf00      	nop
 80058d0:	bf00      	nop
 80058d2:	3710      	adds	r7, #16
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	40020000 	.word	0x40020000
 80058dc:	20009518 	.word	0x20009518

080058e0 <ps_sample>:

void ps_sample(EncoderStruct * encoder, float dt){
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b08c      	sub	sp, #48	; 0x30
 80058e4:	af02      	add	r7, sp, #8
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	ed87 0a00 	vstr	s0, [r7]
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_angle = encoder->angle_singleturn;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	68da      	ldr	r2, [r3, #12]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	611a      	str	r2, [r3, #16]
	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
 80058f4:	2313      	movs	r3, #19
 80058f6:	627b      	str	r3, [r7, #36]	; 0x24
 80058f8:	e011      	b.n	800591e <ps_sample+0x3e>
 80058fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fc:	3b01      	subs	r3, #1
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	3304      	adds	r3, #4
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	4413      	add	r3, r2
 8005906:	3304      	adds	r3, #4
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	6879      	ldr	r1, [r7, #4]
 800590c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590e:	3304      	adds	r3, #4
 8005910:	009b      	lsls	r3, r3, #2
 8005912:	440b      	add	r3, r1
 8005914:	3304      	adds	r3, #4
 8005916:	601a      	str	r2, [r3, #0]
 8005918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591a:	3b01      	subs	r3, #1
 800591c:	627b      	str	r3, [r7, #36]	; 0x24
 800591e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005920:	2b00      	cmp	r3, #0
 8005922:	dcea      	bgt.n	80058fa <ps_sample+0x1a>
	//for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->count_buff[i] = encoder->count_buff[i-1];}
	//memmove(&encoder->angle_multiturn[1], &encoder->angle_multiturn[0], (N_POS_SAMPLES-1)*sizeof(float)); // this is much slower for some reason

	/* SPI read/write */
	encoder->spi_tx_buff[0] = 0xA6;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	22a6      	movs	r2, #166	; 0xa6
 8005928:	701a      	strb	r2, [r3, #0]
	encoder->spi_tx_buff[1] = 0x00;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	705a      	strb	r2, [r3, #1]
	encoder->spi_tx_buff[2] = 0x00;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	709a      	strb	r2, [r3, #2]
	encoder->spi_tx_buff[3] = 0x00;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	70da      	strb	r2, [r3, #3]
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 800593c:	2200      	movs	r2, #0
 800593e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005942:	489d      	ldr	r0, [pc, #628]	; (8005bb8 <ps_sample+0x2d8>)
 8005944:	f002 fe8a 	bl	800865c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&ENC_SPI, encoder->spi_tx_buff, encoder->spi_rx_buff, 4, 100);
 8005948:	6879      	ldr	r1, [r7, #4]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	1d1a      	adds	r2, r3, #4
 800594e:	2364      	movs	r3, #100	; 0x64
 8005950:	9300      	str	r3, [sp, #0]
 8005952:	2304      	movs	r3, #4
 8005954:	4899      	ldr	r0, [pc, #612]	; (8005bbc <ps_sample+0x2dc>)
 8005956:	f003 fd5c 	bl	8009412 <HAL_SPI_TransmitReceive>
	while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 800595a:	bf00      	nop
 800595c:	4b97      	ldr	r3, [pc, #604]	; (8005bbc <ps_sample+0x2dc>)
 800595e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2b02      	cmp	r3, #2
 8005966:	d0f9      	beq.n	800595c <ps_sample+0x7c>
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 8005968:	2201      	movs	r2, #1
 800596a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800596e:	4892      	ldr	r0, [pc, #584]	; (8005bb8 <ps_sample+0x2d8>)
 8005970:	f002 fe74 	bl	800865c <HAL_GPIO_WritePin>

	encoder->raw = ((encoder->spi_rx_buff[1]<<16)|(encoder->spi_rx_buff[2]<<8)|(encoder->spi_rx_buff[3]))>>5;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	795b      	ldrb	r3, [r3, #5]
 8005978:	041a      	lsls	r2, r3, #16
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	799b      	ldrb	r3, [r3, #6]
 800597e:	021b      	lsls	r3, r3, #8
 8005980:	4313      	orrs	r3, r2
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	79d2      	ldrb	r2, [r2, #7]
 8005986:	4313      	orrs	r3, r2
 8005988:	115b      	asrs	r3, r3, #5
 800598a:	461a      	mov	r2, r3
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	609a      	str	r2, [r3, #8]

	/* Linearization */
	encoder->offset_ind1 = (encoder->raw)>>LUT_SHIFT;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	0b1b      	lsrs	r3, r3, #12
 8005996:	461a      	mov	r2, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	encoder->offset_ind2 = ((encoder->raw>>LUT_SHIFT)+1)%128;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	0b1b      	lsrs	r3, r3, #12
 80059a4:	3301      	adds	r3, #1
 80059a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	encoder->offset1 = encoder->offset_lut[(encoder->raw)>>LUT_SHIFT];				// lookup table lower entry
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	0b1a      	lsrs	r2, r3, #12
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	3256      	adds	r2, #86	; 0x56
 80059ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	encoder->offset2 = encoder->offset_lut[((encoder->raw>>LUT_SHIFT)+1)%128];		// lookup table higher entry
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	0b1b      	lsrs	r3, r3, #12
 80059ca:	3301      	adds	r3, #1
 80059cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	3256      	adds	r2, #86	; 0x56
 80059d4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	int raw_mod = encoder->raw & LUT_MASK;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059e6:	617b      	str	r3, [r7, #20]
	encoder->offset_interp = encoder->offset1 + ( (encoder->offset2-encoder->offset1) * raw_mod / (1<<LUT_SHIFT) );     // Interpolate between lookup table entries
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f8d3 10e8 	ldr.w	r1, [r3, #232]	; 0xe8
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80059fa:	1acb      	subs	r3, r1, r3
 80059fc:	6979      	ldr	r1, [r7, #20]
 80059fe:	fb01 f303 	mul.w	r3, r1, r3
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	da01      	bge.n	8005a0a <ps_sample+0x12a>
 8005a06:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005a0a:	131b      	asrs	r3, r3, #12
 8005a0c:	441a      	add	r2, r3
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0


	if (EN_ENC_LINEARIZE == 1){
 8005a14:	4b6a      	ldr	r3, [pc, #424]	; (8005bc0 <ps_sample+0x2e0>)
 8005a16:	695b      	ldr	r3, [r3, #20]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d10a      	bne.n	8005a32 <ps_sample+0x152>
		encoder->count = encoder->raw + encoder->offset_interp;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	f8d2 20e0 	ldr.w	r2, [r2, #224]	; 0xe0
 8005a26:	4413      	add	r3, r2
 8005a28:	461a      	mov	r2, r3
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8005a30:	e005      	b.n	8005a3e <ps_sample+0x15e>
	} else {
		encoder->count = encoder->raw;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	461a      	mov	r2, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	}

	/* Real angles in radians */
	// MAPPED FROM -PI to PI, instead of 0 to 2*PI
	encoder->angle_singleturn = TWO_PI_F*((float)(encoder->count-M_ZERO))/((float)ENC_CPR);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8005a44:	4b5e      	ldr	r3, [pc, #376]	; (8005bc0 <ps_sample+0x2e0>)
 8005a46:	699b      	ldr	r3, [r3, #24]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	ee07 3a90 	vmov	s15, r3
 8005a4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a52:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8005bd0 <ps_sample+0x2f0>
 8005a56:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005a5a:	eddf 6a5a 	vldr	s13, [pc, #360]	; 8005bc4 <ps_sample+0x2e4>
 8005a5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	edc3 7a03 	vstr	s15, [r3, #12]
//	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
	encoder->angle_singleturn = encoder->angle_singleturn<-PI_F ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	edd3 7a03 	vldr	s15, [r3, #12]
 8005a6e:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8005bc8 <ps_sample+0x2e8>
 8005a72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a7a:	d507      	bpl.n	8005a8c <ps_sample+0x1ac>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	edd3 7a03 	vldr	s15, [r3, #12]
 8005a82:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8005bd0 <ps_sample+0x2f0>
 8005a86:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a8a:	e002      	b.n	8005a92 <ps_sample+0x1b2>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	edd3 7a03 	vldr	s15, [r3, #12]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	edc3 7a03 	vstr	s15, [r3, #12]
	encoder->angle_singleturn = encoder->angle_singleturn>PI_F  ? encoder->angle_singleturn - TWO_PI_F : encoder->angle_singleturn;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	edd3 7a03 	vldr	s15, [r3, #12]
 8005a9e:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8005bcc <ps_sample+0x2ec>
 8005aa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aaa:	dd07      	ble.n	8005abc <ps_sample+0x1dc>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	edd3 7a03 	vldr	s15, [r3, #12]
 8005ab2:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8005bd0 <ps_sample+0x2f0>
 8005ab6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005aba:	e002      	b.n	8005ac2 <ps_sample+0x1e2>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	edd3 7a03 	vldr	s15, [r3, #12]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	edc3 7a03 	vstr	s15, [r3, #12]

	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8005ad4:	4b3a      	ldr	r3, [pc, #232]	; (8005bc0 <ps_sample+0x2e0>)
 8005ad6:	69db      	ldr	r3, [r3, #28]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	ee07 3a90 	vmov	s15, r3
 8005ade:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ae2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ae6:	eddf 6a37 	vldr	s13, [pc, #220]	; 8005bc4 <ps_sample+0x2e4>
 8005aea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
	int mod_angle = (int)encoder->elec_angle;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8005afa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005afe:	ee17 3a90 	vmov	r3, s15
 8005b02:	613b      	str	r3, [r7, #16]
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)mod_angle);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	ee07 3a90 	vmov	s15, r3
 8005b10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b18:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8005bd0 <ps_sample+0x2f0>
 8005b1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8005b2c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b34:	d507      	bpl.n	8005b46 <ps_sample+0x266>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8005b3c:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8005bd0 <ps_sample+0x2f0>
 8005b40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005b44:	e002      	b.n	8005b4c <ps_sample+0x26c>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

	/* Rollover */
	int rollover = 0;
 8005b52:	2300      	movs	r3, #0
 8005b54:	623b      	str	r3, [r7, #32]
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	ed93 7a03 	vldr	s14, [r3, #12]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	edd3 7a04 	vldr	s15, [r3, #16]
 8005b62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b66:	edc7 7a03 	vstr	s15, [r7, #12]
	if(angle_diff > PI_F){rollover = -1;}
 8005b6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b6e:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8005bcc <ps_sample+0x2ec>
 8005b72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b7a:	dd03      	ble.n	8005b84 <ps_sample+0x2a4>
 8005b7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005b80:	623b      	str	r3, [r7, #32]
 8005b82:	e00a      	b.n	8005b9a <ps_sample+0x2ba>
	else if(angle_diff < -PI_F){rollover = 1;}
 8005b84:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b88:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8005bc8 <ps_sample+0x2e8>
 8005b8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b94:	d501      	bpl.n	8005b9a <ps_sample+0x2ba>
 8005b96:	2301      	movs	r3, #1
 8005b98:	623b      	str	r3, [r7, #32]
	if(!encoder->first_sample){
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f893 3358 	ldrb.w	r3, [r3, #856]	; 0x358
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d117      	bne.n	8005bd4 <ps_sample+0x2f4>
		encoder->turns = 0;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
		encoder->first_sample = 1;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 2358 	strb.w	r2, [r3, #856]	; 0x358
 8005bb4:	e016      	b.n	8005be4 <ps_sample+0x304>
 8005bb6:	bf00      	nop
 8005bb8:	40020000 	.word	0x40020000
 8005bbc:	20009518 	.word	0x20009518
 8005bc0:	2000043c 	.word	0x2000043c
 8005bc4:	49000000 	.word	0x49000000
 8005bc8:	c0490fdb 	.word	0xc0490fdb
 8005bcc:	40490fdb 	.word	0x40490fdb
 8005bd0:	40c90fdb 	.word	0x40c90fdb
	} else {
		encoder->turns += rollover;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 8005bda:	6a3b      	ldr	r3, [r7, #32]
 8005bdc:	441a      	add	r2, r3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	}

	/* Multi-turn position */
	encoder->angle_multiturn[0] = encoder->angle_singleturn + TWO_PI_F*(float)encoder->turns;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	ed93 7a03 	vldr	s14, [r3, #12]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005bf0:	ee07 3a90 	vmov	s15, r3
 8005bf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bf8:	ed5f 6a0b 	vldr	s13, [pc, #-44]	; 8005bd0 <ps_sample+0x2f0>
 8005bfc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005c00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	edc3 7a05 	vstr	s15, [r3, #20]

	/* Velocity */

	// old velocity calculation modified to match MBed code calculation of velocity!
	//encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
	encoder->single_vel = (encoder->angle_multiturn[0] - encoder->angle_multiturn[1])/dt;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	ed93 7a05 	vldr	s14, [r3, #20]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	edd3 7a06 	vldr	s15, [r3, #24]
 8005c16:	ee77 6a67 	vsub.f32	s13, s14, s15
 8005c1a:	ed97 7a00 	vldr	s14, [r7]
 8005c1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4

	// Filter out bad position samples
	if ( (encoder->filt_enable==1) && ((encoder->single_vel > (V_MAX*GR)) || (encoder->single_vel < (V_MIN*GR))) ) {
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d12e      	bne.n	8005c90 <ps_sample+0x3b0>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 8005c38:	4b40      	ldr	r3, [pc, #256]	; (8005d3c <ps_sample+0x45c>)
 8005c3a:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 8005c3e:	4b3f      	ldr	r3, [pc, #252]	; (8005d3c <ps_sample+0x45c>)
 8005c40:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8005c44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c50:	dc0f      	bgt.n	8005c72 <ps_sample+0x392>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 8005c58:	4b38      	ldr	r3, [pc, #224]	; (8005d3c <ps_sample+0x45c>)
 8005c5a:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8005c5e:	4b37      	ldr	r3, [pc, #220]	; (8005d3c <ps_sample+0x45c>)
 8005c60:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8005c64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c70:	d50e      	bpl.n	8005c90 <ps_sample+0x3b0>
		encoder->angle_multiturn[0] = encoder->filt_prev_mech;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	615a      	str	r2, [r3, #20]
		encoder->elec_angle = encoder->filt_prev_elec;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	665a      	str	r2, [r3, #100]	; 0x64
		encoder->single_vel = 0.0;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f04f 0200 	mov.w	r2, #0
 8005c8a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8005c8e:	e008      	b.n	8005ca2 <ps_sample+0x3c2>
	}
	else {
		encoder->filt_prev_mech = encoder->angle_multiturn[0];
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	695a      	ldr	r2, [r3, #20]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	67da      	str	r2, [r3, #124]	; 0x7c
		encoder->filt_prev_elec = encoder->elec_angle;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}

	float sum = encoder->single_vel;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005ca8:	61fb      	str	r3, [r7, #28]
	for (int i = 1; i < N_POS_SAMPLES; i++){
 8005caa:	2301      	movs	r3, #1
 8005cac:	61bb      	str	r3, [r7, #24]
 8005cae:	e024      	b.n	8005cfa <ps_sample+0x41a>
		encoder->vel_vec[N_POS_SAMPLES - i] = encoder->vel_vec[N_POS_SAMPLES-i-1];
 8005cb0:	69bb      	ldr	r3, [r7, #24]
 8005cb2:	f1c3 0213 	rsb	r2, r3, #19
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	f1c3 0314 	rsb	r3, r3, #20
 8005cbc:	6879      	ldr	r1, [r7, #4]
 8005cbe:	3220      	adds	r2, #32
 8005cc0:	0092      	lsls	r2, r2, #2
 8005cc2:	440a      	add	r2, r1
 8005cc4:	3204      	adds	r2, #4
 8005cc6:	6812      	ldr	r2, [r2, #0]
 8005cc8:	6879      	ldr	r1, [r7, #4]
 8005cca:	3320      	adds	r3, #32
 8005ccc:	009b      	lsls	r3, r3, #2
 8005cce:	440b      	add	r3, r1
 8005cd0:	3304      	adds	r3, #4
 8005cd2:	601a      	str	r2, [r3, #0]
		sum += encoder->vel_vec[N_POS_SAMPLES-i];
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	f1c3 0314 	rsb	r3, r3, #20
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	3320      	adds	r3, #32
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	4413      	add	r3, r2
 8005ce2:	3304      	adds	r3, #4
 8005ce4:	edd3 7a00 	vldr	s15, [r3]
 8005ce8:	ed97 7a07 	vldr	s14, [r7, #28]
 8005cec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005cf0:	edc7 7a07 	vstr	s15, [r7, #28]
	for (int i = 1; i < N_POS_SAMPLES; i++){
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	61bb      	str	r3, [r7, #24]
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	2b13      	cmp	r3, #19
 8005cfe:	ddd7      	ble.n	8005cb0 <ps_sample+0x3d0>
		}
	encoder->vel_vec[0] = encoder->single_vel;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	encoder->velocity =  sum/((float)N_POS_SAMPLES);
 8005d0c:	ed97 7a07 	vldr	s14, [r7, #28]
 8005d10:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8005d14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8005d2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

}
 8005d34:	bf00      	nop
 8005d36:	3728      	adds	r7, #40	; 0x28
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}
 8005d3c:	2000033c 	.word	0x2000033c

08005d40 <ps_print>:

void ps_print(EncoderStruct * encoder){
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
	printf("   Raw: %u", (unsigned int)encoder->raw);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	4619      	mov	r1, r3
 8005d4e:	4820      	ldr	r0, [pc, #128]	; (8005dd0 <ps_print+0x90>)
 8005d50:	f006 fbf6 	bl	800c540 <iprintf>
//	printf("   LUT ind 1: %d", encoder->offset_ind1);
//	printf("   LUT ind 2: %d", encoder->offset_ind2);
//	printf("   Offset 1: %d", encoder->offset1);
//	printf("   Offset 2: %d", encoder->offset2);
//	printf("   Offset Interp: %d", encoder->offset_interp);
	printf("   Linearized: %d", encoder->count);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005d5a:	4619      	mov	r1, r3
 8005d5c:	481d      	ldr	r0, [pc, #116]	; (8005dd4 <ps_print+0x94>)
 8005d5e:	f006 fbef 	bl	800c540 <iprintf>
	printf("   Single Turn: %.3f", encoder->angle_singleturn);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68db      	ldr	r3, [r3, #12]
 8005d66:	4618      	mov	r0, r3
 8005d68:	f7fa fc0e 	bl	8000588 <__aeabi_f2d>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	460b      	mov	r3, r1
 8005d70:	4819      	ldr	r0, [pc, #100]	; (8005dd8 <ps_print+0x98>)
 8005d72:	f006 fbe5 	bl	800c540 <iprintf>
	printf("   Multiturn: %.3f", encoder->angle_multiturn[0]);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	695b      	ldr	r3, [r3, #20]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f7fa fc04 	bl	8000588 <__aeabi_f2d>
 8005d80:	4602      	mov	r2, r0
 8005d82:	460b      	mov	r3, r1
 8005d84:	4815      	ldr	r0, [pc, #84]	; (8005ddc <ps_print+0x9c>)
 8005d86:	f006 fbdb 	bl	800c540 <iprintf>
	printf("   Electrical: %.3f", encoder->elec_angle);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f7fa fbfa 	bl	8000588 <__aeabi_f2d>
 8005d94:	4602      	mov	r2, r0
 8005d96:	460b      	mov	r3, r1
 8005d98:	4811      	ldr	r0, [pc, #68]	; (8005de0 <ps_print+0xa0>)
 8005d9a:	f006 fbd1 	bl	800c540 <iprintf>
	printf("   Turns:  %d", encoder->turns);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005da4:	4619      	mov	r1, r3
 8005da6:	480f      	ldr	r0, [pc, #60]	; (8005de4 <ps_print+0xa4>)
 8005da8:	f006 fbca 	bl	800c540 <iprintf>
	printf("   Vel: %.4f\n\r", encoder->velocity);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005db0:	4618      	mov	r0, r3
 8005db2:	f7fa fbe9 	bl	8000588 <__aeabi_f2d>
 8005db6:	4602      	mov	r2, r0
 8005db8:	460b      	mov	r3, r1
 8005dba:	480b      	ldr	r0, [pc, #44]	; (8005de8 <ps_print+0xa8>)
 8005dbc:	f006 fbc0 	bl	800c540 <iprintf>
	delay_us(10000);
 8005dc0:	f242 7010 	movw	r0, #10000	; 0x2710
 8005dc4:	f000 ff6a 	bl	8006c9c <delay_us>
}
 8005dc8:	bf00      	nop
 8005dca:	3708      	adds	r7, #8
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	080111f8 	.word	0x080111f8
 8005dd4:	08011204 	.word	0x08011204
 8005dd8:	08011218 	.word	0x08011218
 8005ddc:	08011230 	.word	0x08011230
 8005de0:	08011244 	.word	0x08011244
 8005de4:	08011258 	.word	0x08011258
 8005de8:	08011268 	.word	0x08011268

08005dec <ps_filter_init>:

void WriteLUT(EncoderStruct * encoder,  int new_lut[N_LUT]){
	memcpy(encoder->offset_lut, new_lut, sizeof(encoder->offset_lut));
}

void ps_filter_init(EncoderStruct * encoder){
 8005dec:	b480      	push	{r7}
 8005dee:	b083      	sub	sp, #12
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
	encoder->filt_prev_mech = encoder->angle_multiturn[0];
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	695a      	ldr	r2, [r3, #20]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	67da      	str	r2, [r3, #124]	; 0x7c
	encoder->filt_prev_elec = encoder->elec_angle;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 8005e06:	bf00      	nop
 8005e08:	370c      	adds	r7, #12
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr

08005e12 <preference_writer_init>:
    __sector = sector;
    __ready = false;
}
*/

void preference_writer_init(PreferenceWriter * pr, uint32_t sector){
 8005e12:	b580      	push	{r7, lr}
 8005e14:	b082      	sub	sp, #8
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
 8005e1a:	6039      	str	r1, [r7, #0]
	flash_writer_init(&pr->fw, sector);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6839      	ldr	r1, [r7, #0]
 8005e20:	4618      	mov	r0, r3
 8005e22:	f7fc fc01 	bl	8002628 <flash_writer_init>
	pr->sector = sector;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	683a      	ldr	r2, [r7, #0]
 8005e2a:	60da      	str	r2, [r3, #12]
}
 8005e2c:	bf00      	nop
 8005e2e:	3708      	adds	r7, #8
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}

08005e34 <preference_writer_open>:


void preference_writer_open(PreferenceWriter * pr) {
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b082      	sub	sp, #8
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
    flash_writer_open(&pr->fw);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f7fc fc10 	bl	8002664 <flash_writer_open>
    pr->ready = true;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	741a      	strb	r2, [r3, #16]
}
 8005e4a:	bf00      	nop
 8005e4c:	3708      	adds	r7, #8
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}

08005e52 <preference_writer_ready>:

bool  preference_writer_ready(PreferenceWriter pr) {
 8005e52:	b084      	sub	sp, #16
 8005e54:	b490      	push	{r4, r7}
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	f107 0408 	add.w	r4, r7, #8
 8005e5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return pr.ready;
 8005e60:	7e3b      	ldrb	r3, [r7, #24]
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bc90      	pop	{r4, r7}
 8005e68:	b004      	add	sp, #16
 8005e6a:	4770      	bx	lr

08005e6c <preference_writer_flush>:

void preference_writer_write_float(float x, int index) {
    __float_reg[index] = x;
}

void preference_writer_flush(PreferenceWriter * pr) {
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b086      	sub	sp, #24
 8005e70:	af02      	add	r7, sp, #8
 8005e72:	6078      	str	r0, [r7, #4]
    int offs;
    for (offs = 0; offs < 256; offs++) {
 8005e74:	2300      	movs	r3, #0
 8005e76:	60fb      	str	r3, [r7, #12]
 8005e78:	e00d      	b.n	8005e96 <preference_writer_flush+0x2a>
        flash_writer_write_int(pr->fw, offs, __int_reg[offs]);
 8005e7a:	68f9      	ldr	r1, [r7, #12]
 8005e7c:	4a17      	ldr	r2, [pc, #92]	; (8005edc <preference_writer_flush+0x70>)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	460b      	mov	r3, r1
 8005e8a:	ca07      	ldmia	r2, {r0, r1, r2}
 8005e8c:	f7fc fc06 	bl	800269c <flash_writer_write_int>
    for (offs = 0; offs < 256; offs++) {
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	3301      	adds	r3, #1
 8005e94:	60fb      	str	r3, [r7, #12]
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2bff      	cmp	r3, #255	; 0xff
 8005e9a:	ddee      	ble.n	8005e7a <preference_writer_flush+0xe>
    }
    for (; offs < 320; offs++) {
 8005e9c:	e012      	b.n	8005ec4 <preference_writer_flush+0x58>
        flash_writer_write_float(pr->fw, offs, __float_reg[offs - 256]);
 8005e9e:	68f9      	ldr	r1, [r7, #12]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005ea6:	4a0e      	ldr	r2, [pc, #56]	; (8005ee0 <preference_writer_flush+0x74>)
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	4413      	add	r3, r2
 8005eac:	edd3 7a00 	vldr	s15, [r3]
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	eeb0 0a67 	vmov.f32	s0, s15
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	ca07      	ldmia	r2, {r0, r1, r2}
 8005eba:	f7fc fc05 	bl	80026c8 <flash_writer_write_float>
    for (; offs < 320; offs++) {
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	60fb      	str	r3, [r7, #12]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8005eca:	dbe8      	blt.n	8005e9e <preference_writer_flush+0x32>
    }
    pr->ready = false;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	741a      	strb	r2, [r3, #16]
}
 8005ed2:	bf00      	nop
 8005ed4:	3710      	adds	r7, #16
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	2000043c 	.word	0x2000043c
 8005ee0:	2000033c 	.word	0x2000033c

08005ee4 <preference_writer_load>:

void preference_writer_load(PreferenceWriter pr) {
 8005ee4:	b084      	sub	sp, #16
 8005ee6:	b590      	push	{r4, r7, lr}
 8005ee8:	b083      	sub	sp, #12
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	f107 0418 	add.w	r4, r7, #24
 8005ef0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int offs;
    for (offs = 0; offs < 256; offs++) {
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	607b      	str	r3, [r7, #4]
 8005ef8:	e00d      	b.n	8005f16 <preference_writer_load+0x32>
        __int_reg[offs] = flash_read_int(pr.fw, offs);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f107 0218 	add.w	r2, r7, #24
 8005f00:	ca07      	ldmia	r2, {r0, r1, r2}
 8005f02:	f7fc fc07 	bl	8002714 <flash_read_int>
 8005f06:	4602      	mov	r2, r0
 8005f08:	4915      	ldr	r1, [pc, #84]	; (8005f60 <preference_writer_load+0x7c>)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (offs = 0; offs < 256; offs++) {
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	3301      	adds	r3, #1
 8005f14:	607b      	str	r3, [r7, #4]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2bff      	cmp	r3, #255	; 0xff
 8005f1a:	ddee      	ble.n	8005efa <preference_writer_load+0x16>
    }
    for(; offs < 320; offs++) {
 8005f1c:	e013      	b.n	8005f46 <preference_writer_load+0x62>
        __float_reg[offs - 256] = flash_read_float(pr.fw, offs);
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f5a3 7480 	sub.w	r4, r3, #256	; 0x100
 8005f26:	4613      	mov	r3, r2
 8005f28:	f107 0218 	add.w	r2, r7, #24
 8005f2c:	ca07      	ldmia	r2, {r0, r1, r2}
 8005f2e:	f7fc fc07 	bl	8002740 <flash_read_float>
 8005f32:	eef0 7a40 	vmov.f32	s15, s0
 8005f36:	4a0b      	ldr	r2, [pc, #44]	; (8005f64 <preference_writer_load+0x80>)
 8005f38:	00a3      	lsls	r3, r4, #2
 8005f3a:	4413      	add	r3, r2
 8005f3c:	edc3 7a00 	vstr	s15, [r3]
    for(; offs < 320; offs++) {
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	3301      	adds	r3, #1
 8005f44:	607b      	str	r3, [r7, #4]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8005f4c:	dbe7      	blt.n	8005f1e <preference_writer_load+0x3a>
    }
}
 8005f4e:	bf00      	nop
 8005f50:	bf00      	nop
 8005f52:	370c      	adds	r7, #12
 8005f54:	46bd      	mov	sp, r7
 8005f56:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005f5a:	b004      	add	sp, #16
 8005f5c:	4770      	bx	lr
 8005f5e:	bf00      	nop
 8005f60:	2000043c 	.word	0x2000043c
 8005f64:	2000033c 	.word	0x2000033c

08005f68 <preference_writer_close>:

void preference_writer_close(PreferenceWriter *pr) {
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
    pr->ready = false;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	741a      	strb	r2, [r3, #16]
    flash_writer_close(&pr->fw);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4618      	mov	r0, r3
 8005f7a:	f7fc fbbe 	bl	80026fa <flash_writer_close>
}
 8005f7e:	bf00      	nop
 8005f80:	3708      	adds	r7, #8
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
	...

08005f88 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005f8c:	4b18      	ldr	r3, [pc, #96]	; (8005ff0 <MX_SPI1_Init+0x68>)
 8005f8e:	4a19      	ldr	r2, [pc, #100]	; (8005ff4 <MX_SPI1_Init+0x6c>)
 8005f90:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005f92:	4b17      	ldr	r3, [pc, #92]	; (8005ff0 <MX_SPI1_Init+0x68>)
 8005f94:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005f98:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005f9a:	4b15      	ldr	r3, [pc, #84]	; (8005ff0 <MX_SPI1_Init+0x68>)
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8005fa0:	4b13      	ldr	r3, [pc, #76]	; (8005ff0 <MX_SPI1_Init+0x68>)
 8005fa2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005fa6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005fa8:	4b11      	ldr	r3, [pc, #68]	; (8005ff0 <MX_SPI1_Init+0x68>)
 8005faa:	2200      	movs	r2, #0
 8005fac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005fae:	4b10      	ldr	r3, [pc, #64]	; (8005ff0 <MX_SPI1_Init+0x68>)
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005fb4:	4b0e      	ldr	r3, [pc, #56]	; (8005ff0 <MX_SPI1_Init+0x68>)
 8005fb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005fba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005fbc:	4b0c      	ldr	r3, [pc, #48]	; (8005ff0 <MX_SPI1_Init+0x68>)
 8005fbe:	2228      	movs	r2, #40	; 0x28
 8005fc0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005fc2:	4b0b      	ldr	r3, [pc, #44]	; (8005ff0 <MX_SPI1_Init+0x68>)
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005fc8:	4b09      	ldr	r3, [pc, #36]	; (8005ff0 <MX_SPI1_Init+0x68>)
 8005fca:	2200      	movs	r2, #0
 8005fcc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fce:	4b08      	ldr	r3, [pc, #32]	; (8005ff0 <MX_SPI1_Init+0x68>)
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8005fd4:	4b06      	ldr	r3, [pc, #24]	; (8005ff0 <MX_SPI1_Init+0x68>)
 8005fd6:	220a      	movs	r2, #10
 8005fd8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005fda:	4805      	ldr	r0, [pc, #20]	; (8005ff0 <MX_SPI1_Init+0x68>)
 8005fdc:	f003 f990 	bl	8009300 <HAL_SPI_Init>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d001      	beq.n	8005fea <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8005fe6:	f7ff fa8d 	bl	8005504 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005fea:	bf00      	nop
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	200094c0 	.word	0x200094c0
 8005ff4:	40013000 	.word	0x40013000

08005ff8 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8005ffc:	4b17      	ldr	r3, [pc, #92]	; (800605c <MX_SPI3_Init+0x64>)
 8005ffe:	4a18      	ldr	r2, [pc, #96]	; (8006060 <MX_SPI3_Init+0x68>)
 8006000:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8006002:	4b16      	ldr	r3, [pc, #88]	; (800605c <MX_SPI3_Init+0x64>)
 8006004:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006008:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800600a:	4b14      	ldr	r3, [pc, #80]	; (800605c <MX_SPI3_Init+0x64>)
 800600c:	2200      	movs	r2, #0
 800600e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8006010:	4b12      	ldr	r3, [pc, #72]	; (800605c <MX_SPI3_Init+0x64>)
 8006012:	2200      	movs	r2, #0
 8006014:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006016:	4b11      	ldr	r3, [pc, #68]	; (800605c <MX_SPI3_Init+0x64>)
 8006018:	2200      	movs	r2, #0
 800601a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800601c:	4b0f      	ldr	r3, [pc, #60]	; (800605c <MX_SPI3_Init+0x64>)
 800601e:	2200      	movs	r2, #0
 8006020:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8006022:	4b0e      	ldr	r3, [pc, #56]	; (800605c <MX_SPI3_Init+0x64>)
 8006024:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006028:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800602a:	4b0c      	ldr	r3, [pc, #48]	; (800605c <MX_SPI3_Init+0x64>)
 800602c:	2200      	movs	r2, #0
 800602e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006030:	4b0a      	ldr	r3, [pc, #40]	; (800605c <MX_SPI3_Init+0x64>)
 8006032:	2200      	movs	r2, #0
 8006034:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8006036:	4b09      	ldr	r3, [pc, #36]	; (800605c <MX_SPI3_Init+0x64>)
 8006038:	2200      	movs	r2, #0
 800603a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800603c:	4b07      	ldr	r3, [pc, #28]	; (800605c <MX_SPI3_Init+0x64>)
 800603e:	2200      	movs	r2, #0
 8006040:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8006042:	4b06      	ldr	r3, [pc, #24]	; (800605c <MX_SPI3_Init+0x64>)
 8006044:	220a      	movs	r2, #10
 8006046:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8006048:	4804      	ldr	r0, [pc, #16]	; (800605c <MX_SPI3_Init+0x64>)
 800604a:	f003 f959 	bl	8009300 <HAL_SPI_Init>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d001      	beq.n	8006058 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8006054:	f7ff fa56 	bl	8005504 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8006058:	bf00      	nop
 800605a:	bd80      	pop	{r7, pc}
 800605c:	20009518 	.word	0x20009518
 8006060:	40003c00 	.word	0x40003c00

08006064 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b08c      	sub	sp, #48	; 0x30
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800606c:	f107 031c 	add.w	r3, r7, #28
 8006070:	2200      	movs	r2, #0
 8006072:	601a      	str	r2, [r3, #0]
 8006074:	605a      	str	r2, [r3, #4]
 8006076:	609a      	str	r2, [r3, #8]
 8006078:	60da      	str	r2, [r3, #12]
 800607a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a32      	ldr	r2, [pc, #200]	; (800614c <HAL_SPI_MspInit+0xe8>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d12c      	bne.n	80060e0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006086:	2300      	movs	r3, #0
 8006088:	61bb      	str	r3, [r7, #24]
 800608a:	4b31      	ldr	r3, [pc, #196]	; (8006150 <HAL_SPI_MspInit+0xec>)
 800608c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800608e:	4a30      	ldr	r2, [pc, #192]	; (8006150 <HAL_SPI_MspInit+0xec>)
 8006090:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006094:	6453      	str	r3, [r2, #68]	; 0x44
 8006096:	4b2e      	ldr	r3, [pc, #184]	; (8006150 <HAL_SPI_MspInit+0xec>)
 8006098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800609a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800609e:	61bb      	str	r3, [r7, #24]
 80060a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80060a2:	2300      	movs	r3, #0
 80060a4:	617b      	str	r3, [r7, #20]
 80060a6:	4b2a      	ldr	r3, [pc, #168]	; (8006150 <HAL_SPI_MspInit+0xec>)
 80060a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060aa:	4a29      	ldr	r2, [pc, #164]	; (8006150 <HAL_SPI_MspInit+0xec>)
 80060ac:	f043 0301 	orr.w	r3, r3, #1
 80060b0:	6313      	str	r3, [r2, #48]	; 0x30
 80060b2:	4b27      	ldr	r3, [pc, #156]	; (8006150 <HAL_SPI_MspInit+0xec>)
 80060b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	617b      	str	r3, [r7, #20]
 80060bc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80060be:	23e0      	movs	r3, #224	; 0xe0
 80060c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060c2:	2302      	movs	r3, #2
 80060c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060c6:	2300      	movs	r3, #0
 80060c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060ca:	2303      	movs	r3, #3
 80060cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80060ce:	2305      	movs	r3, #5
 80060d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060d2:	f107 031c 	add.w	r3, r7, #28
 80060d6:	4619      	mov	r1, r3
 80060d8:	481e      	ldr	r0, [pc, #120]	; (8006154 <HAL_SPI_MspInit+0xf0>)
 80060da:	f002 f92b 	bl	8008334 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80060de:	e031      	b.n	8006144 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI3)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a1c      	ldr	r2, [pc, #112]	; (8006158 <HAL_SPI_MspInit+0xf4>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d12c      	bne.n	8006144 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80060ea:	2300      	movs	r3, #0
 80060ec:	613b      	str	r3, [r7, #16]
 80060ee:	4b18      	ldr	r3, [pc, #96]	; (8006150 <HAL_SPI_MspInit+0xec>)
 80060f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f2:	4a17      	ldr	r2, [pc, #92]	; (8006150 <HAL_SPI_MspInit+0xec>)
 80060f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060f8:	6413      	str	r3, [r2, #64]	; 0x40
 80060fa:	4b15      	ldr	r3, [pc, #84]	; (8006150 <HAL_SPI_MspInit+0xec>)
 80060fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006102:	613b      	str	r3, [r7, #16]
 8006104:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006106:	2300      	movs	r3, #0
 8006108:	60fb      	str	r3, [r7, #12]
 800610a:	4b11      	ldr	r3, [pc, #68]	; (8006150 <HAL_SPI_MspInit+0xec>)
 800610c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800610e:	4a10      	ldr	r2, [pc, #64]	; (8006150 <HAL_SPI_MspInit+0xec>)
 8006110:	f043 0304 	orr.w	r3, r3, #4
 8006114:	6313      	str	r3, [r2, #48]	; 0x30
 8006116:	4b0e      	ldr	r3, [pc, #56]	; (8006150 <HAL_SPI_MspInit+0xec>)
 8006118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800611a:	f003 0304 	and.w	r3, r3, #4
 800611e:	60fb      	str	r3, [r7, #12]
 8006120:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8006122:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8006126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006128:	2302      	movs	r3, #2
 800612a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800612c:	2300      	movs	r3, #0
 800612e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006130:	2303      	movs	r3, #3
 8006132:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006134:	2306      	movs	r3, #6
 8006136:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006138:	f107 031c 	add.w	r3, r7, #28
 800613c:	4619      	mov	r1, r3
 800613e:	4807      	ldr	r0, [pc, #28]	; (800615c <HAL_SPI_MspInit+0xf8>)
 8006140:	f002 f8f8 	bl	8008334 <HAL_GPIO_Init>
}
 8006144:	bf00      	nop
 8006146:	3730      	adds	r7, #48	; 0x30
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}
 800614c:	40013000 	.word	0x40013000
 8006150:	40023800 	.word	0x40023800
 8006154:	40020000 	.word	0x40020000
 8006158:	40003c00 	.word	0x40003c00
 800615c:	40020800 	.word	0x40020800

08006160 <FLASH_Unlock>:
  * @brief  Unlocks the FLASH control register access
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 8006160:	b480      	push	{r7}
 8006162:	af00      	add	r7, sp, #0
  if((FLASH->CR & FLASH_CR_LOCK) != RESET)
 8006164:	4b07      	ldr	r3, [pc, #28]	; (8006184 <FLASH_Unlock+0x24>)
 8006166:	691b      	ldr	r3, [r3, #16]
 8006168:	2b00      	cmp	r3, #0
 800616a:	da05      	bge.n	8006178 <FLASH_Unlock+0x18>
  {
    /* Authorize the FLASH Registers access */
    FLASH->KEYR = FLASH_KEY1;
 800616c:	4b05      	ldr	r3, [pc, #20]	; (8006184 <FLASH_Unlock+0x24>)
 800616e:	4a06      	ldr	r2, [pc, #24]	; (8006188 <FLASH_Unlock+0x28>)
 8006170:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = FLASH_KEY2;
 8006172:	4b04      	ldr	r3, [pc, #16]	; (8006184 <FLASH_Unlock+0x24>)
 8006174:	4a05      	ldr	r2, [pc, #20]	; (800618c <FLASH_Unlock+0x2c>)
 8006176:	605a      	str	r2, [r3, #4]
  }  
}
 8006178:	bf00      	nop
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	40023c00 	.word	0x40023c00
 8006188:	45670123 	.word	0x45670123
 800618c:	cdef89ab 	.word	0xcdef89ab

08006190 <FLASH_Lock>:
  * @brief  Locks the FLASH control register access
  * @param  None
  * @retval None
  */
void FLASH_Lock(void)
{
 8006190:	b480      	push	{r7}
 8006192:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8006194:	4b05      	ldr	r3, [pc, #20]	; (80061ac <FLASH_Lock+0x1c>)
 8006196:	691b      	ldr	r3, [r3, #16]
 8006198:	4a04      	ldr	r2, [pc, #16]	; (80061ac <FLASH_Lock+0x1c>)
 800619a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800619e:	6113      	str	r3, [r2, #16]
}
 80061a0:	bf00      	nop
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
 80061aa:	bf00      	nop
 80061ac:	40023c00 	.word	0x40023c00

080061b0 <FLASH_EraseSector>:
  *       
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b084      	sub	sp, #16
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	460b      	mov	r3, r1
 80061ba:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0x0;
 80061bc:	2300      	movs	r3, #0
 80061be:	60fb      	str	r3, [r7, #12]
  FLASH_Status status = FLASH_COMPLETE2;
 80061c0:	2309      	movs	r3, #9
 80061c2:	72fb      	strb	r3, [r7, #11]
 
  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
 80061c4:	78fb      	ldrb	r3, [r7, #3]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d102      	bne.n	80061d0 <FLASH_EraseSector+0x20>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80061ca:	2300      	movs	r3, #0
 80061cc:	60fb      	str	r3, [r7, #12]
 80061ce:	e010      	b.n	80061f2 <FLASH_EraseSector+0x42>
  }
  else if(VoltageRange == VoltageRange_2)
 80061d0:	78fb      	ldrb	r3, [r7, #3]
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d103      	bne.n	80061de <FLASH_EraseSector+0x2e>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80061d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80061da:	60fb      	str	r3, [r7, #12]
 80061dc:	e009      	b.n	80061f2 <FLASH_EraseSector+0x42>
  }
  else if(VoltageRange == VoltageRange_3)
 80061de:	78fb      	ldrb	r3, [r7, #3]
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	d103      	bne.n	80061ec <FLASH_EraseSector+0x3c>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80061e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061e8:	60fb      	str	r3, [r7, #12]
 80061ea:	e002      	b.n	80061f2 <FLASH_EraseSector+0x42>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80061ec:	f44f 7340 	mov.w	r3, #768	; 0x300
 80061f0:	60fb      	str	r3, [r7, #12]
  }
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation2();
 80061f2:	f000 f8bf 	bl	8006374 <FLASH_WaitForLastOperation2>
 80061f6:	4603      	mov	r3, r0
 80061f8:	72fb      	strb	r3, [r7, #11]
  
  if(status == FLASH_COMPLETE2)
 80061fa:	7afb      	ldrb	r3, [r7, #11]
 80061fc:	2b09      	cmp	r3, #9
 80061fe:	d12f      	bne.n	8006260 <FLASH_EraseSector+0xb0>
  { 
    /* if the previous operation is completed, proceed to erase the sector */
    FLASH->CR &= CR_PSIZE_MASK;
 8006200:	4b1a      	ldr	r3, [pc, #104]	; (800626c <FLASH_EraseSector+0xbc>)
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	4a19      	ldr	r2, [pc, #100]	; (800626c <FLASH_EraseSector+0xbc>)
 8006206:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800620a:	6113      	str	r3, [r2, #16]
    FLASH->CR |= tmp_psize;
 800620c:	4b17      	ldr	r3, [pc, #92]	; (800626c <FLASH_EraseSector+0xbc>)
 800620e:	691a      	ldr	r2, [r3, #16]
 8006210:	4916      	ldr	r1, [pc, #88]	; (800626c <FLASH_EraseSector+0xbc>)
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	4313      	orrs	r3, r2
 8006216:	610b      	str	r3, [r1, #16]
    FLASH->CR &= SECTOR_MASK;
 8006218:	4b14      	ldr	r3, [pc, #80]	; (800626c <FLASH_EraseSector+0xbc>)
 800621a:	691b      	ldr	r3, [r3, #16]
 800621c:	4a13      	ldr	r2, [pc, #76]	; (800626c <FLASH_EraseSector+0xbc>)
 800621e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006222:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 8006224:	4b11      	ldr	r3, [pc, #68]	; (800626c <FLASH_EraseSector+0xbc>)
 8006226:	691a      	ldr	r2, [r3, #16]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4313      	orrs	r3, r2
 800622c:	4a0f      	ldr	r2, [pc, #60]	; (800626c <FLASH_EraseSector+0xbc>)
 800622e:	f043 0302 	orr.w	r3, r3, #2
 8006232:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_STRT;
 8006234:	4b0d      	ldr	r3, [pc, #52]	; (800626c <FLASH_EraseSector+0xbc>)
 8006236:	691b      	ldr	r3, [r3, #16]
 8006238:	4a0c      	ldr	r2, [pc, #48]	; (800626c <FLASH_EraseSector+0xbc>)
 800623a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800623e:	6113      	str	r3, [r2, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation2();
 8006240:	f000 f898 	bl	8006374 <FLASH_WaitForLastOperation2>
 8006244:	4603      	mov	r3, r0
 8006246:	72fb      	strb	r3, [r7, #11]
    
    /* if the erase operation is completed, disable the SER Bit */
    FLASH->CR &= (~FLASH_CR_SER);
 8006248:	4b08      	ldr	r3, [pc, #32]	; (800626c <FLASH_EraseSector+0xbc>)
 800624a:	691b      	ldr	r3, [r3, #16]
 800624c:	4a07      	ldr	r2, [pc, #28]	; (800626c <FLASH_EraseSector+0xbc>)
 800624e:	f023 0302 	bic.w	r3, r3, #2
 8006252:	6113      	str	r3, [r2, #16]
    FLASH->CR &= SECTOR_MASK; 
 8006254:	4b05      	ldr	r3, [pc, #20]	; (800626c <FLASH_EraseSector+0xbc>)
 8006256:	691b      	ldr	r3, [r3, #16]
 8006258:	4a04      	ldr	r2, [pc, #16]	; (800626c <FLASH_EraseSector+0xbc>)
 800625a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800625e:	6113      	str	r3, [r2, #16]
  }
  /* Return the Erase Status */
  return status;
 8006260:	7afb      	ldrb	r3, [r7, #11]
}
 8006262:	4618      	mov	r0, r3
 8006264:	3710      	adds	r7, #16
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
 800626a:	bf00      	nop
 800626c:	40023c00 	.word	0x40023c00

08006270 <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE2;
 800627a:	2309      	movs	r3, #9
 800627c:	73fb      	strb	r3, [r7, #15]
 
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation2();
 800627e:	f000 f879 	bl	8006374 <FLASH_WaitForLastOperation2>
 8006282:	4603      	mov	r3, r0
 8006284:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE2)
 8006286:	7bfb      	ldrb	r3, [r7, #15]
 8006288:	2b09      	cmp	r3, #9
 800628a:	d11e      	bne.n	80062ca <FLASH_ProgramWord+0x5a>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 800628c:	4b11      	ldr	r3, [pc, #68]	; (80062d4 <FLASH_ProgramWord+0x64>)
 800628e:	691b      	ldr	r3, [r3, #16]
 8006290:	4a10      	ldr	r2, [pc, #64]	; (80062d4 <FLASH_ProgramWord+0x64>)
 8006292:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006296:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_PSIZE_WORD;
 8006298:	4b0e      	ldr	r3, [pc, #56]	; (80062d4 <FLASH_ProgramWord+0x64>)
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	4a0d      	ldr	r2, [pc, #52]	; (80062d4 <FLASH_ProgramWord+0x64>)
 800629e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80062a2:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_PG;
 80062a4:	4b0b      	ldr	r3, [pc, #44]	; (80062d4 <FLASH_ProgramWord+0x64>)
 80062a6:	691b      	ldr	r3, [r3, #16]
 80062a8:	4a0a      	ldr	r2, [pc, #40]	; (80062d4 <FLASH_ProgramWord+0x64>)
 80062aa:	f043 0301 	orr.w	r3, r3, #1
 80062ae:	6113      	str	r3, [r2, #16]
  
    *(__IO uint32_t*)Address = Data;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	683a      	ldr	r2, [r7, #0]
 80062b4:	601a      	str	r2, [r3, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation2();
 80062b6:	f000 f85d 	bl	8006374 <FLASH_WaitForLastOperation2>
 80062ba:	4603      	mov	r3, r0
 80062bc:	73fb      	strb	r3, [r7, #15]
 
    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80062be:	4b05      	ldr	r3, [pc, #20]	; (80062d4 <FLASH_ProgramWord+0x64>)
 80062c0:	691b      	ldr	r3, [r3, #16]
 80062c2:	4a04      	ldr	r2, [pc, #16]	; (80062d4 <FLASH_ProgramWord+0x64>)
 80062c4:	f023 0301 	bic.w	r3, r3, #1
 80062c8:	6113      	str	r3, [r2, #16]
  } 
  /* Return the Program Status */
  return status;
 80062ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3710      	adds	r7, #16
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}
 80062d4:	40023c00 	.word	0x40023c00

080062d8 <FLASH_ClearFlag>:
  *            @arg FLASH_FLAG_PGSERR: FLASH Programming Sequence error flag
  *            @arg FLASH_FLAG_RDERR: FLASH Read Protection error flag (STM32F42xx/43xxx and STM32F401xx/411xE devices)   
  * @retval None
  */
void FLASH_ClearFlag(uint32_t FLASH_FLAG)
{
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG));
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80062e0:	4a04      	ldr	r2, [pc, #16]	; (80062f4 <FLASH_ClearFlag+0x1c>)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	60d3      	str	r3, [r2, #12]
}
 80062e6:	bf00      	nop
 80062e8:	370c      	adds	r7, #12
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	40023c00 	.word	0x40023c00

080062f8 <FLASH_GetStatus>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_RD2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_GetStatus(void)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE2;
 80062fe:	2309      	movs	r3, #9
 8006300:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8006302:	4b1b      	ldr	r3, [pc, #108]	; (8006370 <FLASH_GetStatus+0x78>)
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800630a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800630e:	d102      	bne.n	8006316 <FLASH_GetStatus+0x1e>
  {
    flashstatus = FLASH_BUSY2;
 8006310:	2301      	movs	r3, #1
 8006312:	71fb      	strb	r3, [r7, #7]
 8006314:	e025      	b.n	8006362 <FLASH_GetStatus+0x6a>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
 8006316:	4b16      	ldr	r3, [pc, #88]	; (8006370 <FLASH_GetStatus+0x78>)
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	f003 0310 	and.w	r3, r3, #16
 800631e:	2b00      	cmp	r3, #0
 8006320:	d002      	beq.n	8006328 <FLASH_GetStatus+0x30>
    { 
      flashstatus = FLASH_ERROR_WRP2;
 8006322:	2306      	movs	r3, #6
 8006324:	71fb      	strb	r3, [r7, #7]
 8006326:	e01c      	b.n	8006362 <FLASH_GetStatus+0x6a>
    }
    else
    {
      if((FLASH->SR & FLASH_FLAG_RDERR) != (uint32_t)0x00)
 8006328:	4b11      	ldr	r3, [pc, #68]	; (8006370 <FLASH_GetStatus+0x78>)
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006330:	2b00      	cmp	r3, #0
 8006332:	d002      	beq.n	800633a <FLASH_GetStatus+0x42>
      { 
        flashstatus = FLASH_ERROR_RD2;
 8006334:	2302      	movs	r3, #2
 8006336:	71fb      	strb	r3, [r7, #7]
 8006338:	e013      	b.n	8006362 <FLASH_GetStatus+0x6a>
      } 
      else 
      {
        if((FLASH->SR & (uint32_t)0xE0) != (uint32_t)0x00)
 800633a:	4b0d      	ldr	r3, [pc, #52]	; (8006370 <FLASH_GetStatus+0x78>)
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d002      	beq.n	800634c <FLASH_GetStatus+0x54>
        {
          flashstatus = FLASH_ERROR_PROGRAM2; 
 8006346:	2307      	movs	r3, #7
 8006348:	71fb      	strb	r3, [r7, #7]
 800634a:	e00a      	b.n	8006362 <FLASH_GetStatus+0x6a>
        }
        else
        {
          if((FLASH->SR & FLASH_FLAG_OPERR) != (uint32_t)0x00)
 800634c:	4b08      	ldr	r3, [pc, #32]	; (8006370 <FLASH_GetStatus+0x78>)
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	f003 0302 	and.w	r3, r3, #2
 8006354:	2b00      	cmp	r3, #0
 8006356:	d002      	beq.n	800635e <FLASH_GetStatus+0x66>
          {
            flashstatus = FLASH_ERROR_OPERATION2;
 8006358:	2308      	movs	r3, #8
 800635a:	71fb      	strb	r3, [r7, #7]
 800635c:	e001      	b.n	8006362 <FLASH_GetStatus+0x6a>
          }
          else
          {
            flashstatus = FLASH_COMPLETE2;
 800635e:	2309      	movs	r3, #9
 8006360:	71fb      	strb	r3, [r7, #7]
        }
      }
    }
  }
  /* Return the FLASH Status */
  return flashstatus;
 8006362:	79fb      	ldrb	r3, [r7, #7]
}
 8006364:	4618      	mov	r0, r3
 8006366:	370c      	adds	r7, #12
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr
 8006370:	40023c00 	.word	0x40023c00

08006374 <FLASH_WaitForLastOperation2>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_WaitForLastOperation2(void)
{ 
 8006374:	b580      	push	{r7, lr}
 8006376:	b082      	sub	sp, #8
 8006378:	af00      	add	r7, sp, #0
  __IO FLASH_Status status = FLASH_COMPLETE2;
 800637a:	2309      	movs	r3, #9
 800637c:	71fb      	strb	r3, [r7, #7]
   
  /* Check for the FLASH Status */
  status = FLASH_GetStatus();
 800637e:	f7ff ffbb 	bl	80062f8 <FLASH_GetStatus>
 8006382:	4603      	mov	r3, r0
 8006384:	71fb      	strb	r3, [r7, #7]
 
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while(status == FLASH_BUSY2)
 8006386:	e003      	b.n	8006390 <FLASH_WaitForLastOperation2+0x1c>
  {
    status = FLASH_GetStatus();
 8006388:	f7ff ffb6 	bl	80062f8 <FLASH_GetStatus>
 800638c:	4603      	mov	r3, r0
 800638e:	71fb      	strb	r3, [r7, #7]
  while(status == FLASH_BUSY2)
 8006390:	79fb      	ldrb	r3, [r7, #7]
 8006392:	b2db      	uxtb	r3, r3
 8006394:	2b01      	cmp	r3, #1
 8006396:	d0f7      	beq.n	8006388 <FLASH_WaitForLastOperation2+0x14>
  }
  /* Return the operation status */
  return status;
 8006398:	79fb      	ldrb	r3, [r7, #7]
 800639a:	b2db      	uxtb	r3, r3
}
 800639c:	4618      	mov	r0, r3
 800639e:	3708      	adds	r7, #8
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80063aa:	2300      	movs	r3, #0
 80063ac:	607b      	str	r3, [r7, #4]
 80063ae:	4b10      	ldr	r3, [pc, #64]	; (80063f0 <HAL_MspInit+0x4c>)
 80063b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063b2:	4a0f      	ldr	r2, [pc, #60]	; (80063f0 <HAL_MspInit+0x4c>)
 80063b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80063b8:	6453      	str	r3, [r2, #68]	; 0x44
 80063ba:	4b0d      	ldr	r3, [pc, #52]	; (80063f0 <HAL_MspInit+0x4c>)
 80063bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80063c2:	607b      	str	r3, [r7, #4]
 80063c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80063c6:	2300      	movs	r3, #0
 80063c8:	603b      	str	r3, [r7, #0]
 80063ca:	4b09      	ldr	r3, [pc, #36]	; (80063f0 <HAL_MspInit+0x4c>)
 80063cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ce:	4a08      	ldr	r2, [pc, #32]	; (80063f0 <HAL_MspInit+0x4c>)
 80063d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063d4:	6413      	str	r3, [r2, #64]	; 0x40
 80063d6:	4b06      	ldr	r3, [pc, #24]	; (80063f0 <HAL_MspInit+0x4c>)
 80063d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063de:	603b      	str	r3, [r7, #0]
 80063e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80063e2:	2005      	movs	r0, #5
 80063e4:	f001 fed2 	bl	800818c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80063e8:	bf00      	nop
 80063ea:	3708      	adds	r7, #8
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	40023800 	.word	0x40023800

080063f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80063f4:	b480      	push	{r7}
 80063f6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80063f8:	bf00      	nop
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr

08006402 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006402:	b480      	push	{r7}
 8006404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006406:	e7fe      	b.n	8006406 <HardFault_Handler+0x4>

08006408 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006408:	b480      	push	{r7}
 800640a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800640c:	e7fe      	b.n	800640c <MemManage_Handler+0x4>

0800640e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800640e:	b480      	push	{r7}
 8006410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006412:	e7fe      	b.n	8006412 <BusFault_Handler+0x4>

08006414 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006414:	b480      	push	{r7}
 8006416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006418:	e7fe      	b.n	8006418 <UsageFault_Handler+0x4>

0800641a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800641a:	b480      	push	{r7}
 800641c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800641e:	bf00      	nop
 8006420:	46bd      	mov	sp, r7
 8006422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006426:	4770      	bx	lr

08006428 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006428:	b480      	push	{r7}
 800642a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800642c:	bf00      	nop
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr

08006436 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006436:	b480      	push	{r7}
 8006438:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800643a:	bf00      	nop
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr

08006444 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006448:	f000 fd5c 	bl	8006f04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800644c:	bf00      	nop
 800644e:	bd80      	pop	{r7, pc}

08006450 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	//HAL_GPIO_WritePin(LED, GPIO_PIN_SET );	// Useful for timing

	// grab timer value and reset
	loop_time = __HAL_TIM_GET_COUNTER(&htim3);
 8006454:	4b11      	ldr	r3, [pc, #68]	; (800649c <TIM1_UP_TIM10_IRQHandler+0x4c>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645a:	461a      	mov	r2, r3
 800645c:	4b10      	ldr	r3, [pc, #64]	; (80064a0 <TIM1_UP_TIM10_IRQHandler+0x50>)
 800645e:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim3,0);  // set the counter value a 0
 8006460:	4b0e      	ldr	r3, [pc, #56]	; (800649c <TIM1_UP_TIM10_IRQHandler+0x4c>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	2200      	movs	r2, #0
 8006466:	625a      	str	r2, [r3, #36]	; 0x24

	/* Sample ADCs */
	analog_sample(&controller);
 8006468:	480e      	ldr	r0, [pc, #56]	; (80064a4 <TIM1_UP_TIM10_IRQHandler+0x54>)
 800646a:	f7fc fa27 	bl	80028bc <analog_sample>

	/* Sample position sensor */
	ps_sample(&comm_encoder, DT);
 800646e:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80064a8 <TIM1_UP_TIM10_IRQHandler+0x58>
 8006472:	480e      	ldr	r0, [pc, #56]	; (80064ac <TIM1_UP_TIM10_IRQHandler+0x5c>)
 8006474:	f7ff fa34 	bl	80058e0 <ps_sample>

	/* Run Finite State Machine */
	run_fsm(&state);
 8006478:	480d      	ldr	r0, [pc, #52]	; (80064b0 <TIM1_UP_TIM10_IRQHandler+0x60>)
 800647a:	f7fd f871 	bl	8003560 <run_fsm>

	/* Check for CAN messages */
	can_tx_rx();
 800647e:	f000 f837 	bl	80064f0 <can_tx_rx>

	/* increment loop count */
	controller.loop_count++;
 8006482:	4b08      	ldr	r3, [pc, #32]	; (80064a4 <TIM1_UP_TIM10_IRQHandler+0x54>)
 8006484:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006488:	3301      	adds	r3, #1
 800648a:	4a06      	ldr	r2, [pc, #24]	; (80064a4 <TIM1_UP_TIM10_IRQHandler+0x54>)
 800648c:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
	//HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006490:	4808      	ldr	r0, [pc, #32]	; (80064b4 <TIM1_UP_TIM10_IRQHandler+0x64>)
 8006492:	f003 fc75 	bl	8009d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */



  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8006496:	bf00      	nop
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	20009604 	.word	0x20009604
 80064a0:	200094bc 	.word	0x200094bc
 80064a4:	20000850 	.word	0x20000850
 80064a8:	3851b717 	.word	0x3851b717
 80064ac:	20000b5c 	.word	0x20000b5c
 80064b0:	20000b48 	.word	0x20000b48
 80064b4:	20009574 	.word	0x20009574

080064b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 80064be:	4809      	ldr	r0, [pc, #36]	; (80064e4 <USART2_IRQHandler+0x2c>)
 80064c0:	f004 fc24 	bl	800ad0c <HAL_UART_IRQHandler>

	char c = Serial2RxBuffer[0];
 80064c4:	4b08      	ldr	r3, [pc, #32]	; (80064e8 <USART2_IRQHandler+0x30>)
 80064c6:	781b      	ldrb	r3, [r3, #0]
 80064c8:	71fb      	strb	r3, [r7, #7]
	update_fsm(&state, c);
 80064ca:	79fb      	ldrb	r3, [r7, #7]
 80064cc:	4619      	mov	r1, r3
 80064ce:	4807      	ldr	r0, [pc, #28]	; (80064ec <USART2_IRQHandler+0x34>)
 80064d0:	f7fd fa6a 	bl	80039a8 <update_fsm>

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80064d4:	4803      	ldr	r0, [pc, #12]	; (80064e4 <USART2_IRQHandler+0x2c>)
 80064d6:	f004 fc19 	bl	800ad0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 80064da:	bf00      	nop
 80064dc:	3708      	adds	r7, #8
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}
 80064e2:	bf00      	nop
 80064e4:	2000964c 	.word	0x2000964c
 80064e8:	200094b8 	.word	0x200094b8
 80064ec:	20000b48 	.word	0x20000b48

080064f0 <can_tx_rx>:

/* USER CODE BEGIN 1 */

void can_tx_rx(void){
 80064f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064f2:	b095      	sub	sp, #84	; 0x54
 80064f4:	af12      	add	r7, sp, #72	; 0x48

	int no_mesage = HAL_CAN_GetRxMessage(&CAN_H, CAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
 80064f6:	4b84      	ldr	r3, [pc, #528]	; (8006708 <can_tx_rx+0x218>)
 80064f8:	4a84      	ldr	r2, [pc, #528]	; (800670c <can_tx_rx+0x21c>)
 80064fa:	2100      	movs	r1, #0
 80064fc:	4884      	ldr	r0, [pc, #528]	; (8006710 <can_tx_rx+0x220>)
 80064fe:	f001 fc62 	bl	8007dc6 <HAL_CAN_GetRxMessage>
 8006502:	4603      	mov	r3, r0
 8006504:	607b      	str	r3, [r7, #4]
	if(!no_mesage){
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2b00      	cmp	r3, #0
 800650a:	f040 80f9 	bne.w	8006700 <can_tx_rx+0x210>
//		printf("RX: %X, %X, %X, %X, %X, %X, %X, %X\n\r", can_rx.data[0], can_rx.data[1], can_rx.data[2], can_rx.data[3], can_rx.data[4], can_rx.data[5], can_rx.data[6], can_rx.data[7]);
//		HAL_GPIO_TogglePin(LED); //Toggle the state of led on can rx
		uint32_t TxMailbox;
		pack_reply(&can_tx, CAN_ID,  comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR);	// Pack response
 800650e:	4b81      	ldr	r3, [pc, #516]	; (8006714 <can_tx_rx+0x224>)
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	b2db      	uxtb	r3, r3
 8006514:	4a80      	ldr	r2, [pc, #512]	; (8006718 <can_tx_rx+0x228>)
 8006516:	ed92 7a05 	vldr	s14, [r2, #20]
 800651a:	4a80      	ldr	r2, [pc, #512]	; (800671c <can_tx_rx+0x22c>)
 800651c:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 8006520:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006524:	4a7c      	ldr	r2, [pc, #496]	; (8006718 <can_tx_rx+0x228>)
 8006526:	ed92 7a1a 	vldr	s14, [r2, #104]	; 0x68
 800652a:	4a7c      	ldr	r2, [pc, #496]	; (800671c <can_tx_rx+0x22c>)
 800652c:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 8006530:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006534:	4a7a      	ldr	r2, [pc, #488]	; (8006720 <can_tx_rx+0x230>)
 8006536:	ed92 7a11 	vldr	s14, [r2, #68]	; 0x44
 800653a:	4a78      	ldr	r2, [pc, #480]	; (800671c <can_tx_rx+0x22c>)
 800653c:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8006540:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006544:	4a75      	ldr	r2, [pc, #468]	; (800671c <can_tx_rx+0x22c>)
 8006546:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 800654a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800654e:	eeb0 1a67 	vmov.f32	s2, s15
 8006552:	eef0 0a46 	vmov.f32	s1, s12
 8006556:	eeb0 0a66 	vmov.f32	s0, s13
 800655a:	4619      	mov	r1, r3
 800655c:	4871      	ldr	r0, [pc, #452]	; (8006724 <can_tx_rx+0x234>)
 800655e:	f7fb fcfd 	bl	8001f5c <pack_reply>
		HAL_CAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response
 8006562:	463b      	mov	r3, r7
 8006564:	4a70      	ldr	r2, [pc, #448]	; (8006728 <can_tx_rx+0x238>)
 8006566:	4971      	ldr	r1, [pc, #452]	; (800672c <can_tx_rx+0x23c>)
 8006568:	4869      	ldr	r0, [pc, #420]	; (8006710 <can_tx_rx+0x220>)
 800656a:	f001 fb51 	bl	8007c10 <HAL_CAN_AddTxMessage>

		/* Check for special Commands */
		if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 800656e:	4b70      	ldr	r3, [pc, #448]	; (8006730 <can_tx_rx+0x240>)
 8006570:	785a      	ldrb	r2, [r3, #1]
 8006572:	4b6f      	ldr	r3, [pc, #444]	; (8006730 <can_tx_rx+0x240>)
 8006574:	789b      	ldrb	r3, [r3, #2]
 8006576:	4013      	ands	r3, r2
 8006578:	b2da      	uxtb	r2, r3
 800657a:	4b6d      	ldr	r3, [pc, #436]	; (8006730 <can_tx_rx+0x240>)
 800657c:	78db      	ldrb	r3, [r3, #3]
 800657e:	4013      	ands	r3, r2
 8006580:	b2da      	uxtb	r2, r3
 8006582:	4b6b      	ldr	r3, [pc, #428]	; (8006730 <can_tx_rx+0x240>)
 8006584:	791b      	ldrb	r3, [r3, #4]
 8006586:	4013      	ands	r3, r2
 8006588:	b2da      	uxtb	r2, r3
 800658a:	4b69      	ldr	r3, [pc, #420]	; (8006730 <can_tx_rx+0x240>)
 800658c:	795b      	ldrb	r3, [r3, #5]
 800658e:	4013      	ands	r3, r2
 8006590:	b2da      	uxtb	r2, r3
 8006592:	4b67      	ldr	r3, [pc, #412]	; (8006730 <can_tx_rx+0x240>)
 8006594:	799b      	ldrb	r3, [r3, #6]
 8006596:	4013      	ands	r3, r2
 8006598:	b2da      	uxtb	r2, r3
 800659a:	4b65      	ldr	r3, [pc, #404]	; (8006730 <can_tx_rx+0x240>)
 800659c:	79db      	ldrb	r3, [r3, #7]
 800659e:	4013      	ands	r3, r2
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	2bff      	cmp	r3, #255	; 0xff
 80065a4:	bf0c      	ite	eq
 80065a6:	2301      	moveq	r3, #1
 80065a8:	2300      	movne	r3, #0
 80065aa:	b2da      	uxtb	r2, r3
 80065ac:	4b60      	ldr	r3, [pc, #384]	; (8006730 <can_tx_rx+0x240>)
 80065ae:	7a1b      	ldrb	r3, [r3, #8]
 80065b0:	2bfc      	cmp	r3, #252	; 0xfc
 80065b2:	bf0c      	ite	eq
 80065b4:	2301      	moveq	r3, #1
 80065b6:	2300      	movne	r3, #0
 80065b8:	b2db      	uxtb	r3, r3
 80065ba:	4013      	ands	r3, r2
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d004      	beq.n	80065cc <can_tx_rx+0xdc>
			  update_fsm(&state, MOTOR_CMD);
 80065c2:	216d      	movs	r1, #109	; 0x6d
 80065c4:	485b      	ldr	r0, [pc, #364]	; (8006734 <can_tx_rx+0x244>)
 80065c6:	f7fd f9ef 	bl	80039a8 <update_fsm>
			  unpack_cmd(can_rx, controller.commands);	// Unpack commands
			  controller.timeout = 0;					// Reset timeout counter
		}
	}

}
 80065ca:	e099      	b.n	8006700 <can_tx_rx+0x210>
		else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFD))){
 80065cc:	4b58      	ldr	r3, [pc, #352]	; (8006730 <can_tx_rx+0x240>)
 80065ce:	785a      	ldrb	r2, [r3, #1]
 80065d0:	4b57      	ldr	r3, [pc, #348]	; (8006730 <can_tx_rx+0x240>)
 80065d2:	789b      	ldrb	r3, [r3, #2]
 80065d4:	4013      	ands	r3, r2
 80065d6:	b2da      	uxtb	r2, r3
 80065d8:	4b55      	ldr	r3, [pc, #340]	; (8006730 <can_tx_rx+0x240>)
 80065da:	78db      	ldrb	r3, [r3, #3]
 80065dc:	4013      	ands	r3, r2
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	2bff      	cmp	r3, #255	; 0xff
 80065e2:	bf0c      	ite	eq
 80065e4:	2301      	moveq	r3, #1
 80065e6:	2300      	movne	r3, #0
 80065e8:	b2db      	uxtb	r3, r3
 80065ea:	461a      	mov	r2, r3
 80065ec:	4b50      	ldr	r3, [pc, #320]	; (8006730 <can_tx_rx+0x240>)
 80065ee:	791b      	ldrb	r3, [r3, #4]
 80065f0:	2bff      	cmp	r3, #255	; 0xff
 80065f2:	bf0c      	ite	eq
 80065f4:	2301      	moveq	r3, #1
 80065f6:	2300      	movne	r3, #0
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	4619      	mov	r1, r3
 80065fc:	4b4c      	ldr	r3, [pc, #304]	; (8006730 <can_tx_rx+0x240>)
 80065fe:	795b      	ldrb	r3, [r3, #5]
 8006600:	2bff      	cmp	r3, #255	; 0xff
 8006602:	bf0c      	ite	eq
 8006604:	2301      	moveq	r3, #1
 8006606:	2300      	movne	r3, #0
 8006608:	b2db      	uxtb	r3, r3
 800660a:	fb01 f303 	mul.w	r3, r1, r3
 800660e:	4013      	ands	r3, r2
 8006610:	4a47      	ldr	r2, [pc, #284]	; (8006730 <can_tx_rx+0x240>)
 8006612:	7992      	ldrb	r2, [r2, #6]
 8006614:	2aff      	cmp	r2, #255	; 0xff
 8006616:	bf0c      	ite	eq
 8006618:	2201      	moveq	r2, #1
 800661a:	2200      	movne	r2, #0
 800661c:	b2d2      	uxtb	r2, r2
 800661e:	4013      	ands	r3, r2
 8006620:	4a43      	ldr	r2, [pc, #268]	; (8006730 <can_tx_rx+0x240>)
 8006622:	79d2      	ldrb	r2, [r2, #7]
 8006624:	2aff      	cmp	r2, #255	; 0xff
 8006626:	bf0c      	ite	eq
 8006628:	2201      	moveq	r2, #1
 800662a:	2200      	movne	r2, #0
 800662c:	b2d2      	uxtb	r2, r2
 800662e:	4013      	ands	r3, r2
 8006630:	4a3f      	ldr	r2, [pc, #252]	; (8006730 <can_tx_rx+0x240>)
 8006632:	7a12      	ldrb	r2, [r2, #8]
 8006634:	2afd      	cmp	r2, #253	; 0xfd
 8006636:	bf0c      	ite	eq
 8006638:	2201      	moveq	r2, #1
 800663a:	2200      	movne	r2, #0
 800663c:	b2d2      	uxtb	r2, r2
 800663e:	4013      	ands	r3, r2
 8006640:	2b00      	cmp	r3, #0
 8006642:	d004      	beq.n	800664e <can_tx_rx+0x15e>
			update_fsm(&state, MENU_CMD);
 8006644:	211b      	movs	r1, #27
 8006646:	483b      	ldr	r0, [pc, #236]	; (8006734 <can_tx_rx+0x244>)
 8006648:	f7fd f9ae 	bl	80039a8 <update_fsm>
}
 800664c:	e058      	b.n	8006700 <can_tx_rx+0x210>
		else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFE))){
 800664e:	4b38      	ldr	r3, [pc, #224]	; (8006730 <can_tx_rx+0x240>)
 8006650:	785a      	ldrb	r2, [r3, #1]
 8006652:	4b37      	ldr	r3, [pc, #220]	; (8006730 <can_tx_rx+0x240>)
 8006654:	789b      	ldrb	r3, [r3, #2]
 8006656:	4013      	ands	r3, r2
 8006658:	b2da      	uxtb	r2, r3
 800665a:	4b35      	ldr	r3, [pc, #212]	; (8006730 <can_tx_rx+0x240>)
 800665c:	78db      	ldrb	r3, [r3, #3]
 800665e:	4013      	ands	r3, r2
 8006660:	b2db      	uxtb	r3, r3
 8006662:	2bff      	cmp	r3, #255	; 0xff
 8006664:	bf0c      	ite	eq
 8006666:	2301      	moveq	r3, #1
 8006668:	2300      	movne	r3, #0
 800666a:	b2db      	uxtb	r3, r3
 800666c:	461a      	mov	r2, r3
 800666e:	4b30      	ldr	r3, [pc, #192]	; (8006730 <can_tx_rx+0x240>)
 8006670:	791b      	ldrb	r3, [r3, #4]
 8006672:	2bff      	cmp	r3, #255	; 0xff
 8006674:	bf0c      	ite	eq
 8006676:	2301      	moveq	r3, #1
 8006678:	2300      	movne	r3, #0
 800667a:	b2db      	uxtb	r3, r3
 800667c:	4619      	mov	r1, r3
 800667e:	4b2c      	ldr	r3, [pc, #176]	; (8006730 <can_tx_rx+0x240>)
 8006680:	795b      	ldrb	r3, [r3, #5]
 8006682:	2bff      	cmp	r3, #255	; 0xff
 8006684:	bf0c      	ite	eq
 8006686:	2301      	moveq	r3, #1
 8006688:	2300      	movne	r3, #0
 800668a:	b2db      	uxtb	r3, r3
 800668c:	fb01 f303 	mul.w	r3, r1, r3
 8006690:	4013      	ands	r3, r2
 8006692:	4a27      	ldr	r2, [pc, #156]	; (8006730 <can_tx_rx+0x240>)
 8006694:	7992      	ldrb	r2, [r2, #6]
 8006696:	2aff      	cmp	r2, #255	; 0xff
 8006698:	bf0c      	ite	eq
 800669a:	2201      	moveq	r2, #1
 800669c:	2200      	movne	r2, #0
 800669e:	b2d2      	uxtb	r2, r2
 80066a0:	4013      	ands	r3, r2
 80066a2:	4a23      	ldr	r2, [pc, #140]	; (8006730 <can_tx_rx+0x240>)
 80066a4:	79d2      	ldrb	r2, [r2, #7]
 80066a6:	2aff      	cmp	r2, #255	; 0xff
 80066a8:	bf0c      	ite	eq
 80066aa:	2201      	moveq	r2, #1
 80066ac:	2200      	movne	r2, #0
 80066ae:	b2d2      	uxtb	r2, r2
 80066b0:	4013      	ands	r3, r2
 80066b2:	4a1f      	ldr	r2, [pc, #124]	; (8006730 <can_tx_rx+0x240>)
 80066b4:	7a12      	ldrb	r2, [r2, #8]
 80066b6:	2afe      	cmp	r2, #254	; 0xfe
 80066b8:	bf0c      	ite	eq
 80066ba:	2201      	moveq	r2, #1
 80066bc:	2200      	movne	r2, #0
 80066be:	b2d2      	uxtb	r2, r2
 80066c0:	4013      	ands	r3, r2
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d004      	beq.n	80066d0 <can_tx_rx+0x1e0>
			  update_fsm(&state, ZERO_CMD);
 80066c6:	217a      	movs	r1, #122	; 0x7a
 80066c8:	481a      	ldr	r0, [pc, #104]	; (8006734 <can_tx_rx+0x244>)
 80066ca:	f7fd f96d 	bl	80039a8 <update_fsm>
}
 80066ce:	e017      	b.n	8006700 <can_tx_rx+0x210>
			  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 80066d0:	4e17      	ldr	r6, [pc, #92]	; (8006730 <can_tx_rx+0x240>)
 80066d2:	4b19      	ldr	r3, [pc, #100]	; (8006738 <can_tx_rx+0x248>)
 80066d4:	9310      	str	r3, [sp, #64]	; 0x40
 80066d6:	466d      	mov	r5, sp
 80066d8:	f106 0410 	add.w	r4, r6, #16
 80066dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80066e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80066e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80066e8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80066ec:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80066f0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80066f4:	f7fb fc94 	bl	8002020 <unpack_cmd>
			  controller.timeout = 0;					// Reset timeout counter
 80066f8:	4b09      	ldr	r3, [pc, #36]	; (8006720 <can_tx_rx+0x230>)
 80066fa:	2200      	movs	r2, #0
 80066fc:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
}
 8006700:	bf00      	nop
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006708:	20009469 	.word	0x20009469
 800670c:	20009474 	.word	0x20009474
 8006710:	20000314 	.word	0x20000314
 8006714:	2000043c 	.word	0x2000043c
 8006718:	20000b5c 	.word	0x20000b5c
 800671c:	2000033c 	.word	0x2000033c
 8006720:	20000850 	.word	0x20000850
 8006724:	20009448 	.word	0x20009448
 8006728:	20009449 	.word	0x20009449
 800672c:	20009450 	.word	0x20009450
 8006730:	20009468 	.word	0x20009468
 8006734:	20000b48 	.word	0x20000b48
 8006738:	2000091c 	.word	0x2000091c

0800673c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800673c:	b480      	push	{r7}
 800673e:	af00      	add	r7, sp, #0
	return 1;
 8006740:	2301      	movs	r3, #1
}
 8006742:	4618      	mov	r0, r3
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <_kill>:

int _kill(int pid, int sig)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b082      	sub	sp, #8
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8006756:	f005 fa49 	bl	800bbec <__errno>
 800675a:	4603      	mov	r3, r0
 800675c:	2216      	movs	r2, #22
 800675e:	601a      	str	r2, [r3, #0]
	return -1;
 8006760:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8006764:	4618      	mov	r0, r3
 8006766:	3708      	adds	r7, #8
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}

0800676c <_exit>:

void _exit (int status)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b082      	sub	sp, #8
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006774:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f7ff ffe7 	bl	800674c <_kill>
	while (1) {}		/* Make sure we hang here */
 800677e:	e7fe      	b.n	800677e <_exit+0x12>

08006780 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b086      	sub	sp, #24
 8006784:	af00      	add	r7, sp, #0
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	60b9      	str	r1, [r7, #8]
 800678a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800678c:	2300      	movs	r3, #0
 800678e:	617b      	str	r3, [r7, #20]
 8006790:	e00a      	b.n	80067a8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006792:	f3af 8000 	nop.w
 8006796:	4601      	mov	r1, r0
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	1c5a      	adds	r2, r3, #1
 800679c:	60ba      	str	r2, [r7, #8]
 800679e:	b2ca      	uxtb	r2, r1
 80067a0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	3301      	adds	r3, #1
 80067a6:	617b      	str	r3, [r7, #20]
 80067a8:	697a      	ldr	r2, [r7, #20]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	dbf0      	blt.n	8006792 <_read+0x12>
	}

return len;
 80067b0:	687b      	ldr	r3, [r7, #4]
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3718      	adds	r7, #24
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}

080067ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80067ba:	b580      	push	{r7, lr}
 80067bc:	b086      	sub	sp, #24
 80067be:	af00      	add	r7, sp, #0
 80067c0:	60f8      	str	r0, [r7, #12]
 80067c2:	60b9      	str	r1, [r7, #8]
 80067c4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80067c6:	2300      	movs	r3, #0
 80067c8:	617b      	str	r3, [r7, #20]
 80067ca:	e009      	b.n	80067e0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	1c5a      	adds	r2, r3, #1
 80067d0:	60ba      	str	r2, [r7, #8]
 80067d2:	781b      	ldrb	r3, [r3, #0]
 80067d4:	4618      	mov	r0, r3
 80067d6:	f000 faf5 	bl	8006dc4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	3301      	adds	r3, #1
 80067de:	617b      	str	r3, [r7, #20]
 80067e0:	697a      	ldr	r2, [r7, #20]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	429a      	cmp	r2, r3
 80067e6:	dbf1      	blt.n	80067cc <_write+0x12>
	}
	return len;
 80067e8:	687b      	ldr	r3, [r7, #4]
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3718      	adds	r7, #24
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}

080067f2 <_close>:

int _close(int file)
{
 80067f2:	b480      	push	{r7}
 80067f4:	b083      	sub	sp, #12
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
	return -1;
 80067fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80067fe:	4618      	mov	r0, r3
 8006800:	370c      	adds	r7, #12
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800680a:	b480      	push	{r7}
 800680c:	b083      	sub	sp, #12
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
 8006812:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800681a:	605a      	str	r2, [r3, #4]
	return 0;
 800681c:	2300      	movs	r3, #0
}
 800681e:	4618      	mov	r0, r3
 8006820:	370c      	adds	r7, #12
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr

0800682a <_isatty>:

int _isatty(int file)
{
 800682a:	b480      	push	{r7}
 800682c:	b083      	sub	sp, #12
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
	return 1;
 8006832:	2301      	movs	r3, #1
}
 8006834:	4618      	mov	r0, r3
 8006836:	370c      	adds	r7, #12
 8006838:	46bd      	mov	sp, r7
 800683a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683e:	4770      	bx	lr

08006840 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006840:	b480      	push	{r7}
 8006842:	b085      	sub	sp, #20
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	60b9      	str	r1, [r7, #8]
 800684a:	607a      	str	r2, [r7, #4]
	return 0;
 800684c:	2300      	movs	r3, #0
}
 800684e:	4618      	mov	r0, r3
 8006850:	3714      	adds	r7, #20
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr
	...

0800685c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b084      	sub	sp, #16
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006864:	4b11      	ldr	r3, [pc, #68]	; (80068ac <_sbrk+0x50>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d102      	bne.n	8006872 <_sbrk+0x16>
		heap_end = &end;
 800686c:	4b0f      	ldr	r3, [pc, #60]	; (80068ac <_sbrk+0x50>)
 800686e:	4a10      	ldr	r2, [pc, #64]	; (80068b0 <_sbrk+0x54>)
 8006870:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8006872:	4b0e      	ldr	r3, [pc, #56]	; (80068ac <_sbrk+0x50>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8006878:	4b0c      	ldr	r3, [pc, #48]	; (80068ac <_sbrk+0x50>)
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	4413      	add	r3, r2
 8006880:	466a      	mov	r2, sp
 8006882:	4293      	cmp	r3, r2
 8006884:	d907      	bls.n	8006896 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8006886:	f005 f9b1 	bl	800bbec <__errno>
 800688a:	4603      	mov	r3, r0
 800688c:	220c      	movs	r2, #12
 800688e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8006890:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006894:	e006      	b.n	80068a4 <_sbrk+0x48>
	}

	heap_end += incr;
 8006896:	4b05      	ldr	r3, [pc, #20]	; (80068ac <_sbrk+0x50>)
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4413      	add	r3, r2
 800689e:	4a03      	ldr	r2, [pc, #12]	; (80068ac <_sbrk+0x50>)
 80068a0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80068a2:	68fb      	ldr	r3, [r7, #12]
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3710      	adds	r7, #16
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}
 80068ac:	20009570 	.word	0x20009570
 80068b0:	200096a8 	.word	0x200096a8

080068b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80068b4:	b480      	push	{r7}
 80068b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80068b8:	4b08      	ldr	r3, [pc, #32]	; (80068dc <SystemInit+0x28>)
 80068ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068be:	4a07      	ldr	r2, [pc, #28]	; (80068dc <SystemInit+0x28>)
 80068c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80068c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80068c8:	4b04      	ldr	r3, [pc, #16]	; (80068dc <SystemInit+0x28>)
 80068ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80068ce:	609a      	str	r2, [r3, #8]
#endif
}
 80068d0:	bf00      	nop
 80068d2:	46bd      	mov	sp, r7
 80068d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d8:	4770      	bx	lr
 80068da:	bf00      	nop
 80068dc:	e000ed00 	.word	0xe000ed00

080068e0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b096      	sub	sp, #88	; 0x58
 80068e4:	af00      	add	r7, sp, #0
	// - 40kHz loop timing is 2250 timer period


  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80068e6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80068ea:	2200      	movs	r2, #0
 80068ec:	601a      	str	r2, [r3, #0]
 80068ee:	605a      	str	r2, [r3, #4]
 80068f0:	609a      	str	r2, [r3, #8]
 80068f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80068f4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80068f8:	2200      	movs	r2, #0
 80068fa:	601a      	str	r2, [r3, #0]
 80068fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80068fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006902:	2200      	movs	r2, #0
 8006904:	601a      	str	r2, [r3, #0]
 8006906:	605a      	str	r2, [r3, #4]
 8006908:	609a      	str	r2, [r3, #8]
 800690a:	60da      	str	r2, [r3, #12]
 800690c:	611a      	str	r2, [r3, #16]
 800690e:	615a      	str	r2, [r3, #20]
 8006910:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006912:	1d3b      	adds	r3, r7, #4
 8006914:	2220      	movs	r2, #32
 8006916:	2100      	movs	r1, #0
 8006918:	4618      	mov	r0, r3
 800691a:	f005 f99f 	bl	800bc5c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800691e:	4b4a      	ldr	r3, [pc, #296]	; (8006a48 <MX_TIM1_Init+0x168>)
 8006920:	4a4a      	ldr	r2, [pc, #296]	; (8006a4c <MX_TIM1_Init+0x16c>)
 8006922:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8006924:	4b48      	ldr	r3, [pc, #288]	; (8006a48 <MX_TIM1_Init+0x168>)
 8006926:	2200      	movs	r2, #0
 8006928:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800692a:	4b47      	ldr	r3, [pc, #284]	; (8006a48 <MX_TIM1_Init+0x168>)
 800692c:	2220      	movs	r2, #32
 800692e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4500;
 8006930:	4b45      	ldr	r3, [pc, #276]	; (8006a48 <MX_TIM1_Init+0x168>)
 8006932:	f241 1294 	movw	r2, #4500	; 0x1194
 8006936:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006938:	4b43      	ldr	r3, [pc, #268]	; (8006a48 <MX_TIM1_Init+0x168>)
 800693a:	2200      	movs	r2, #0
 800693c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 800693e:	4b42      	ldr	r3, [pc, #264]	; (8006a48 <MX_TIM1_Init+0x168>)
 8006940:	2201      	movs	r2, #1
 8006942:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006944:	4b40      	ldr	r3, [pc, #256]	; (8006a48 <MX_TIM1_Init+0x168>)
 8006946:	2280      	movs	r2, #128	; 0x80
 8006948:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800694a:	483f      	ldr	r0, [pc, #252]	; (8006a48 <MX_TIM1_Init+0x168>)
 800694c:	f002 ffce 	bl	80098ec <HAL_TIM_Base_Init>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d001      	beq.n	800695a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8006956:	f7fe fdd5 	bl	8005504 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800695a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800695e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8006960:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006964:	4619      	mov	r1, r3
 8006966:	4838      	ldr	r0, [pc, #224]	; (8006a48 <MX_TIM1_Init+0x168>)
 8006968:	f003 fbd4 	bl	800a114 <HAL_TIM_ConfigClockSource>
 800696c:	4603      	mov	r3, r0
 800696e:	2b00      	cmp	r3, #0
 8006970:	d001      	beq.n	8006976 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8006972:	f7fe fdc7 	bl	8005504 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006976:	4834      	ldr	r0, [pc, #208]	; (8006a48 <MX_TIM1_Init+0x168>)
 8006978:	f003 f8e0 	bl	8009b3c <HAL_TIM_PWM_Init>
 800697c:	4603      	mov	r3, r0
 800697e:	2b00      	cmp	r3, #0
 8006980:	d001      	beq.n	8006986 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8006982:	f7fe fdbf 	bl	8005504 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006986:	2300      	movs	r3, #0
 8006988:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800698a:	2300      	movs	r3, #0
 800698c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800698e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006992:	4619      	mov	r1, r3
 8006994:	482c      	ldr	r0, [pc, #176]	; (8006a48 <MX_TIM1_Init+0x168>)
 8006996:	f003 ffc7 	bl	800a928 <HAL_TIMEx_MasterConfigSynchronization>
 800699a:	4603      	mov	r3, r0
 800699c:	2b00      	cmp	r3, #0
 800699e:	d001      	beq.n	80069a4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80069a0:	f7fe fdb0 	bl	8005504 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80069a4:	2360      	movs	r3, #96	; 0x60
 80069a6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80069a8:	2300      	movs	r3, #0
 80069aa:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80069ac:	2302      	movs	r3, #2
 80069ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80069b0:	2300      	movs	r3, #0
 80069b2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80069b4:	2304      	movs	r3, #4
 80069b6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80069b8:	2300      	movs	r3, #0
 80069ba:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80069bc:	2300      	movs	r3, #0
 80069be:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80069c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80069c4:	2200      	movs	r2, #0
 80069c6:	4619      	mov	r1, r3
 80069c8:	481f      	ldr	r0, [pc, #124]	; (8006a48 <MX_TIM1_Init+0x168>)
 80069ca:	f003 fae1 	bl	8009f90 <HAL_TIM_PWM_ConfigChannel>
 80069ce:	4603      	mov	r3, r0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d001      	beq.n	80069d8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80069d4:	f7fe fd96 	bl	8005504 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80069d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80069dc:	2204      	movs	r2, #4
 80069de:	4619      	mov	r1, r3
 80069e0:	4819      	ldr	r0, [pc, #100]	; (8006a48 <MX_TIM1_Init+0x168>)
 80069e2:	f003 fad5 	bl	8009f90 <HAL_TIM_PWM_ConfigChannel>
 80069e6:	4603      	mov	r3, r0
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d001      	beq.n	80069f0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80069ec:	f7fe fd8a 	bl	8005504 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80069f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80069f4:	2208      	movs	r2, #8
 80069f6:	4619      	mov	r1, r3
 80069f8:	4813      	ldr	r0, [pc, #76]	; (8006a48 <MX_TIM1_Init+0x168>)
 80069fa:	f003 fac9 	bl	8009f90 <HAL_TIM_PWM_ConfigChannel>
 80069fe:	4603      	mov	r3, r0
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d001      	beq.n	8006a08 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8006a04:	f7fe fd7e 	bl	8005504 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006a10:	2300      	movs	r3, #0
 8006a12:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006a14:	2300      	movs	r3, #0
 8006a16:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006a1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006a20:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006a22:	2300      	movs	r3, #0
 8006a24:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006a26:	1d3b      	adds	r3, r7, #4
 8006a28:	4619      	mov	r1, r3
 8006a2a:	4807      	ldr	r0, [pc, #28]	; (8006a48 <MX_TIM1_Init+0x168>)
 8006a2c:	f003 fff8 	bl	800aa20 <HAL_TIMEx_ConfigBreakDeadTime>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d001      	beq.n	8006a3a <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8006a36:	f7fe fd65 	bl	8005504 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8006a3a:	4803      	ldr	r0, [pc, #12]	; (8006a48 <MX_TIM1_Init+0x168>)
 8006a3c:	f000 f8f4 	bl	8006c28 <HAL_TIM_MspPostInit>

}
 8006a40:	bf00      	nop
 8006a42:	3758      	adds	r7, #88	; 0x58
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}
 8006a48:	20009574 	.word	0x20009574
 8006a4c:	40010000 	.word	0x40010000

08006a50 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b086      	sub	sp, #24
 8006a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006a56:	f107 0308 	add.w	r3, r7, #8
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	601a      	str	r2, [r3, #0]
 8006a5e:	605a      	str	r2, [r3, #4]
 8006a60:	609a      	str	r2, [r3, #8]
 8006a62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006a64:	463b      	mov	r3, r7
 8006a66:	2200      	movs	r2, #0
 8006a68:	601a      	str	r2, [r3, #0]
 8006a6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006a6c:	4b1d      	ldr	r3, [pc, #116]	; (8006ae4 <MX_TIM2_Init+0x94>)
 8006a6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006a72:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90;
 8006a74:	4b1b      	ldr	r3, [pc, #108]	; (8006ae4 <MX_TIM2_Init+0x94>)
 8006a76:	225a      	movs	r2, #90	; 0x5a
 8006a78:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006a7a:	4b1a      	ldr	r3, [pc, #104]	; (8006ae4 <MX_TIM2_Init+0x94>)
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8006a80:	4b18      	ldr	r3, [pc, #96]	; (8006ae4 <MX_TIM2_Init+0x94>)
 8006a82:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a86:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006a88:	4b16      	ldr	r3, [pc, #88]	; (8006ae4 <MX_TIM2_Init+0x94>)
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006a8e:	4b15      	ldr	r3, [pc, #84]	; (8006ae4 <MX_TIM2_Init+0x94>)
 8006a90:	2200      	movs	r2, #0
 8006a92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006a94:	4813      	ldr	r0, [pc, #76]	; (8006ae4 <MX_TIM2_Init+0x94>)
 8006a96:	f002 ff29 	bl	80098ec <HAL_TIM_Base_Init>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d001      	beq.n	8006aa4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8006aa0:	f7fe fd30 	bl	8005504 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006aa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006aa8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006aaa:	f107 0308 	add.w	r3, r7, #8
 8006aae:	4619      	mov	r1, r3
 8006ab0:	480c      	ldr	r0, [pc, #48]	; (8006ae4 <MX_TIM2_Init+0x94>)
 8006ab2:	f003 fb2f 	bl	800a114 <HAL_TIM_ConfigClockSource>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d001      	beq.n	8006ac0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8006abc:	f7fe fd22 	bl	8005504 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006ac8:	463b      	mov	r3, r7
 8006aca:	4619      	mov	r1, r3
 8006acc:	4805      	ldr	r0, [pc, #20]	; (8006ae4 <MX_TIM2_Init+0x94>)
 8006ace:	f003 ff2b 	bl	800a928 <HAL_TIMEx_MasterConfigSynchronization>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d001      	beq.n	8006adc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8006ad8:	f7fe fd14 	bl	8005504 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8006adc:	bf00      	nop
 8006ade:	3718      	adds	r7, #24
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}
 8006ae4:	200095bc 	.word	0x200095bc

08006ae8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b086      	sub	sp, #24
 8006aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006aee:	f107 0308 	add.w	r3, r7, #8
 8006af2:	2200      	movs	r2, #0
 8006af4:	601a      	str	r2, [r3, #0]
 8006af6:	605a      	str	r2, [r3, #4]
 8006af8:	609a      	str	r2, [r3, #8]
 8006afa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006afc:	463b      	mov	r3, r7
 8006afe:	2200      	movs	r2, #0
 8006b00:	601a      	str	r2, [r3, #0]
 8006b02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006b04:	4b1d      	ldr	r3, [pc, #116]	; (8006b7c <MX_TIM3_Init+0x94>)
 8006b06:	4a1e      	ldr	r2, [pc, #120]	; (8006b80 <MX_TIM3_Init+0x98>)
 8006b08:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90;
 8006b0a:	4b1c      	ldr	r3, [pc, #112]	; (8006b7c <MX_TIM3_Init+0x94>)
 8006b0c:	225a      	movs	r2, #90	; 0x5a
 8006b0e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b10:	4b1a      	ldr	r3, [pc, #104]	; (8006b7c <MX_TIM3_Init+0x94>)
 8006b12:	2200      	movs	r2, #0
 8006b14:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8006b16:	4b19      	ldr	r3, [pc, #100]	; (8006b7c <MX_TIM3_Init+0x94>)
 8006b18:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006b1c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006b1e:	4b17      	ldr	r3, [pc, #92]	; (8006b7c <MX_TIM3_Init+0x94>)
 8006b20:	2200      	movs	r2, #0
 8006b22:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006b24:	4b15      	ldr	r3, [pc, #84]	; (8006b7c <MX_TIM3_Init+0x94>)
 8006b26:	2200      	movs	r2, #0
 8006b28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8006b2a:	4814      	ldr	r0, [pc, #80]	; (8006b7c <MX_TIM3_Init+0x94>)
 8006b2c:	f002 fede 	bl	80098ec <HAL_TIM_Base_Init>
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d001      	beq.n	8006b3a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8006b36:	f7fe fce5 	bl	8005504 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006b3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b3e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8006b40:	f107 0308 	add.w	r3, r7, #8
 8006b44:	4619      	mov	r1, r3
 8006b46:	480d      	ldr	r0, [pc, #52]	; (8006b7c <MX_TIM3_Init+0x94>)
 8006b48:	f003 fae4 	bl	800a114 <HAL_TIM_ConfigClockSource>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d001      	beq.n	8006b56 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8006b52:	f7fe fcd7 	bl	8005504 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006b56:	2300      	movs	r3, #0
 8006b58:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006b5e:	463b      	mov	r3, r7
 8006b60:	4619      	mov	r1, r3
 8006b62:	4806      	ldr	r0, [pc, #24]	; (8006b7c <MX_TIM3_Init+0x94>)
 8006b64:	f003 fee0 	bl	800a928 <HAL_TIMEx_MasterConfigSynchronization>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d001      	beq.n	8006b72 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8006b6e:	f7fe fcc9 	bl	8005504 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8006b72:	bf00      	nop
 8006b74:	3718      	adds	r7, #24
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	20009604 	.word	0x20009604
 8006b80:	40000400 	.word	0x40000400

08006b84 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b086      	sub	sp, #24
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a22      	ldr	r2, [pc, #136]	; (8006c1c <HAL_TIM_Base_MspInit+0x98>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d116      	bne.n	8006bc4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006b96:	2300      	movs	r3, #0
 8006b98:	617b      	str	r3, [r7, #20]
 8006b9a:	4b21      	ldr	r3, [pc, #132]	; (8006c20 <HAL_TIM_Base_MspInit+0x9c>)
 8006b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b9e:	4a20      	ldr	r2, [pc, #128]	; (8006c20 <HAL_TIM_Base_MspInit+0x9c>)
 8006ba0:	f043 0301 	orr.w	r3, r3, #1
 8006ba4:	6453      	str	r3, [r2, #68]	; 0x44
 8006ba6:	4b1e      	ldr	r3, [pc, #120]	; (8006c20 <HAL_TIM_Base_MspInit+0x9c>)
 8006ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006baa:	f003 0301 	and.w	r3, r3, #1
 8006bae:	617b      	str	r3, [r7, #20]
 8006bb0:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	2101      	movs	r1, #1
 8006bb6:	2019      	movs	r0, #25
 8006bb8:	f001 faf3 	bl	80081a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8006bbc:	2019      	movs	r0, #25
 8006bbe:	f001 fb0c 	bl	80081da <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8006bc2:	e026      	b.n	8006c12 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bcc:	d10e      	bne.n	8006bec <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006bce:	2300      	movs	r3, #0
 8006bd0:	613b      	str	r3, [r7, #16]
 8006bd2:	4b13      	ldr	r3, [pc, #76]	; (8006c20 <HAL_TIM_Base_MspInit+0x9c>)
 8006bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd6:	4a12      	ldr	r2, [pc, #72]	; (8006c20 <HAL_TIM_Base_MspInit+0x9c>)
 8006bd8:	f043 0301 	orr.w	r3, r3, #1
 8006bdc:	6413      	str	r3, [r2, #64]	; 0x40
 8006bde:	4b10      	ldr	r3, [pc, #64]	; (8006c20 <HAL_TIM_Base_MspInit+0x9c>)
 8006be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be2:	f003 0301 	and.w	r3, r3, #1
 8006be6:	613b      	str	r3, [r7, #16]
 8006be8:	693b      	ldr	r3, [r7, #16]
}
 8006bea:	e012      	b.n	8006c12 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM3)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a0c      	ldr	r2, [pc, #48]	; (8006c24 <HAL_TIM_Base_MspInit+0xa0>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d10d      	bne.n	8006c12 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	60fb      	str	r3, [r7, #12]
 8006bfa:	4b09      	ldr	r3, [pc, #36]	; (8006c20 <HAL_TIM_Base_MspInit+0x9c>)
 8006bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bfe:	4a08      	ldr	r2, [pc, #32]	; (8006c20 <HAL_TIM_Base_MspInit+0x9c>)
 8006c00:	f043 0302 	orr.w	r3, r3, #2
 8006c04:	6413      	str	r3, [r2, #64]	; 0x40
 8006c06:	4b06      	ldr	r3, [pc, #24]	; (8006c20 <HAL_TIM_Base_MspInit+0x9c>)
 8006c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c0a:	f003 0302 	and.w	r3, r3, #2
 8006c0e:	60fb      	str	r3, [r7, #12]
 8006c10:	68fb      	ldr	r3, [r7, #12]
}
 8006c12:	bf00      	nop
 8006c14:	3718      	adds	r7, #24
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	40010000 	.word	0x40010000
 8006c20:	40023800 	.word	0x40023800
 8006c24:	40000400 	.word	0x40000400

08006c28 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b088      	sub	sp, #32
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c30:	f107 030c 	add.w	r3, r7, #12
 8006c34:	2200      	movs	r2, #0
 8006c36:	601a      	str	r2, [r3, #0]
 8006c38:	605a      	str	r2, [r3, #4]
 8006c3a:	609a      	str	r2, [r3, #8]
 8006c3c:	60da      	str	r2, [r3, #12]
 8006c3e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a12      	ldr	r2, [pc, #72]	; (8006c90 <HAL_TIM_MspPostInit+0x68>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d11e      	bne.n	8006c88 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	60bb      	str	r3, [r7, #8]
 8006c4e:	4b11      	ldr	r3, [pc, #68]	; (8006c94 <HAL_TIM_MspPostInit+0x6c>)
 8006c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c52:	4a10      	ldr	r2, [pc, #64]	; (8006c94 <HAL_TIM_MspPostInit+0x6c>)
 8006c54:	f043 0301 	orr.w	r3, r3, #1
 8006c58:	6313      	str	r3, [r2, #48]	; 0x30
 8006c5a:	4b0e      	ldr	r3, [pc, #56]	; (8006c94 <HAL_TIM_MspPostInit+0x6c>)
 8006c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c5e:	f003 0301 	and.w	r3, r3, #1
 8006c62:	60bb      	str	r3, [r7, #8]
 8006c64:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8006c66:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8006c6a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c6c:	2302      	movs	r3, #2
 8006c6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c70:	2300      	movs	r3, #0
 8006c72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c74:	2303      	movs	r3, #3
 8006c76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c7c:	f107 030c 	add.w	r3, r7, #12
 8006c80:	4619      	mov	r1, r3
 8006c82:	4805      	ldr	r0, [pc, #20]	; (8006c98 <HAL_TIM_MspPostInit+0x70>)
 8006c84:	f001 fb56 	bl	8008334 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8006c88:	bf00      	nop
 8006c8a:	3720      	adds	r7, #32
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}
 8006c90:	40010000 	.word	0x40010000
 8006c94:	40023800 	.word	0x40023800
 8006c98:	40020000 	.word	0x40020000

08006c9c <delay_us>:
}

/* USER CODE BEGIN 1 */

void delay_us (uint16_t us)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b083      	sub	sp, #12
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2,0);  // set the counter value a 0
 8006ca6:	4b09      	ldr	r3, [pc, #36]	; (8006ccc <delay_us+0x30>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	2200      	movs	r2, #0
 8006cac:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < us);  // wait for the counter to reach the us input in the parameter
 8006cae:	bf00      	nop
 8006cb0:	4b06      	ldr	r3, [pc, #24]	; (8006ccc <delay_us+0x30>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006cb6:	88fb      	ldrh	r3, [r7, #6]
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d3f9      	bcc.n	8006cb0 <delay_us+0x14>
}
 8006cbc:	bf00      	nop
 8006cbe:	bf00      	nop
 8006cc0:	370c      	adds	r7, #12
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	200095bc 	.word	0x200095bc

08006cd0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006cd4:	4b11      	ldr	r3, [pc, #68]	; (8006d1c <MX_USART2_UART_Init+0x4c>)
 8006cd6:	4a12      	ldr	r2, [pc, #72]	; (8006d20 <MX_USART2_UART_Init+0x50>)
 8006cd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 460800;
 8006cda:	4b10      	ldr	r3, [pc, #64]	; (8006d1c <MX_USART2_UART_Init+0x4c>)
 8006cdc:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 8006ce0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006ce2:	4b0e      	ldr	r3, [pc, #56]	; (8006d1c <MX_USART2_UART_Init+0x4c>)
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006ce8:	4b0c      	ldr	r3, [pc, #48]	; (8006d1c <MX_USART2_UART_Init+0x4c>)
 8006cea:	2200      	movs	r2, #0
 8006cec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006cee:	4b0b      	ldr	r3, [pc, #44]	; (8006d1c <MX_USART2_UART_Init+0x4c>)
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006cf4:	4b09      	ldr	r3, [pc, #36]	; (8006d1c <MX_USART2_UART_Init+0x4c>)
 8006cf6:	220c      	movs	r2, #12
 8006cf8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006cfa:	4b08      	ldr	r3, [pc, #32]	; (8006d1c <MX_USART2_UART_Init+0x4c>)
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006d00:	4b06      	ldr	r3, [pc, #24]	; (8006d1c <MX_USART2_UART_Init+0x4c>)
 8006d02:	2200      	movs	r2, #0
 8006d04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006d06:	4805      	ldr	r0, [pc, #20]	; (8006d1c <MX_USART2_UART_Init+0x4c>)
 8006d08:	f003 fef0 	bl	800aaec <HAL_UART_Init>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d001      	beq.n	8006d16 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006d12:	f7fe fbf7 	bl	8005504 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006d16:	bf00      	nop
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	2000964c 	.word	0x2000964c
 8006d20:	40004400 	.word	0x40004400

08006d24 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b08a      	sub	sp, #40	; 0x28
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d2c:	f107 0314 	add.w	r3, r7, #20
 8006d30:	2200      	movs	r2, #0
 8006d32:	601a      	str	r2, [r3, #0]
 8006d34:	605a      	str	r2, [r3, #4]
 8006d36:	609a      	str	r2, [r3, #8]
 8006d38:	60da      	str	r2, [r3, #12]
 8006d3a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a1d      	ldr	r2, [pc, #116]	; (8006db8 <HAL_UART_MspInit+0x94>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d133      	bne.n	8006dae <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006d46:	2300      	movs	r3, #0
 8006d48:	613b      	str	r3, [r7, #16]
 8006d4a:	4b1c      	ldr	r3, [pc, #112]	; (8006dbc <HAL_UART_MspInit+0x98>)
 8006d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d4e:	4a1b      	ldr	r2, [pc, #108]	; (8006dbc <HAL_UART_MspInit+0x98>)
 8006d50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d54:	6413      	str	r3, [r2, #64]	; 0x40
 8006d56:	4b19      	ldr	r3, [pc, #100]	; (8006dbc <HAL_UART_MspInit+0x98>)
 8006d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d5e:	613b      	str	r3, [r7, #16]
 8006d60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d62:	2300      	movs	r3, #0
 8006d64:	60fb      	str	r3, [r7, #12]
 8006d66:	4b15      	ldr	r3, [pc, #84]	; (8006dbc <HAL_UART_MspInit+0x98>)
 8006d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d6a:	4a14      	ldr	r2, [pc, #80]	; (8006dbc <HAL_UART_MspInit+0x98>)
 8006d6c:	f043 0301 	orr.w	r3, r3, #1
 8006d70:	6313      	str	r3, [r2, #48]	; 0x30
 8006d72:	4b12      	ldr	r3, [pc, #72]	; (8006dbc <HAL_UART_MspInit+0x98>)
 8006d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d76:	f003 0301 	and.w	r3, r3, #1
 8006d7a:	60fb      	str	r3, [r7, #12]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8006d7e:	230c      	movs	r3, #12
 8006d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d82:	2302      	movs	r3, #2
 8006d84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d86:	2300      	movs	r3, #0
 8006d88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d8a:	2303      	movs	r3, #3
 8006d8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006d8e:	2307      	movs	r3, #7
 8006d90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d92:	f107 0314 	add.w	r3, r7, #20
 8006d96:	4619      	mov	r1, r3
 8006d98:	4809      	ldr	r0, [pc, #36]	; (8006dc0 <HAL_UART_MspInit+0x9c>)
 8006d9a:	f001 facb 	bl	8008334 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8006d9e:	2200      	movs	r2, #0
 8006da0:	2102      	movs	r1, #2
 8006da2:	2026      	movs	r0, #38	; 0x26
 8006da4:	f001 f9fd 	bl	80081a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006da8:	2026      	movs	r0, #38	; 0x26
 8006daa:	f001 fa16 	bl	80081da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006dae:	bf00      	nop
 8006db0:	3728      	adds	r7, #40	; 0x28
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop
 8006db8:	40004400 	.word	0x40004400
 8006dbc:	40023800 	.word	0x40023800
 8006dc0:	40020000 	.word	0x40020000

08006dc4 <__io_putchar>:
  }
}

/* USER CODE BEGIN 1 */
PUTCHAR_PROTOTYPE
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b082      	sub	sp, #8
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8006dcc:	1d39      	adds	r1, r7, #4
 8006dce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	4803      	ldr	r0, [pc, #12]	; (8006de4 <__io_putchar+0x20>)
 8006dd6:	f003 fed6 	bl	800ab86 <HAL_UART_Transmit>
  return ch;
 8006dda:	687b      	ldr	r3, [r7, #4]
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	3708      	adds	r7, #8
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}
 8006de4:	2000964c 	.word	0x2000964c

08006de8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b082      	sub	sp, #8
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8006df0:	2201      	movs	r2, #1
 8006df2:	4904      	ldr	r1, [pc, #16]	; (8006e04 <HAL_UART_RxCpltCallback+0x1c>)
 8006df4:	4804      	ldr	r0, [pc, #16]	; (8006e08 <HAL_UART_RxCpltCallback+0x20>)
 8006df6:	f003 ff58 	bl	800acaa <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006dfa:	bf00      	nop
 8006dfc:	3708      	adds	r7, #8
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	200094b8 	.word	0x200094b8
 8006e08:	2000964c 	.word	0x2000964c

08006e0c <Reset_Handler>:
 8006e0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006e44 <LoopFillZerobss+0x12>
 8006e10:	480d      	ldr	r0, [pc, #52]	; (8006e48 <LoopFillZerobss+0x16>)
 8006e12:	490e      	ldr	r1, [pc, #56]	; (8006e4c <LoopFillZerobss+0x1a>)
 8006e14:	4a0e      	ldr	r2, [pc, #56]	; (8006e50 <LoopFillZerobss+0x1e>)
 8006e16:	2300      	movs	r3, #0
 8006e18:	e002      	b.n	8006e20 <LoopCopyDataInit>

08006e1a <CopyDataInit>:
 8006e1a:	58d4      	ldr	r4, [r2, r3]
 8006e1c:	50c4      	str	r4, [r0, r3]
 8006e1e:	3304      	adds	r3, #4

08006e20 <LoopCopyDataInit>:
 8006e20:	18c4      	adds	r4, r0, r3
 8006e22:	428c      	cmp	r4, r1
 8006e24:	d3f9      	bcc.n	8006e1a <CopyDataInit>
 8006e26:	4a0b      	ldr	r2, [pc, #44]	; (8006e54 <LoopFillZerobss+0x22>)
 8006e28:	4c0b      	ldr	r4, [pc, #44]	; (8006e58 <LoopFillZerobss+0x26>)
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	e001      	b.n	8006e32 <LoopFillZerobss>

08006e2e <FillZerobss>:
 8006e2e:	6013      	str	r3, [r2, #0]
 8006e30:	3204      	adds	r2, #4

08006e32 <LoopFillZerobss>:
 8006e32:	42a2      	cmp	r2, r4
 8006e34:	d3fb      	bcc.n	8006e2e <FillZerobss>
 8006e36:	f7ff fd3d 	bl	80068b4 <SystemInit>
 8006e3a:	f004 fedd 	bl	800bbf8 <__libc_init_array>
 8006e3e:	f7fd febf 	bl	8004bc0 <main>
 8006e42:	4770      	bx	lr
 8006e44:	20020000 	.word	0x20020000
 8006e48:	20000000 	.word	0x20000000
 8006e4c:	20000220 	.word	0x20000220
 8006e50:	08011f80 	.word	0x08011f80
 8006e54:	20000220 	.word	0x20000220
 8006e58:	200096a4 	.word	0x200096a4

08006e5c <ADC_IRQHandler>:
 8006e5c:	e7fe      	b.n	8006e5c <ADC_IRQHandler>
	...

08006e60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006e64:	4b0e      	ldr	r3, [pc, #56]	; (8006ea0 <HAL_Init+0x40>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a0d      	ldr	r2, [pc, #52]	; (8006ea0 <HAL_Init+0x40>)
 8006e6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006e70:	4b0b      	ldr	r3, [pc, #44]	; (8006ea0 <HAL_Init+0x40>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a0a      	ldr	r2, [pc, #40]	; (8006ea0 <HAL_Init+0x40>)
 8006e76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006e7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006e7c:	4b08      	ldr	r3, [pc, #32]	; (8006ea0 <HAL_Init+0x40>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a07      	ldr	r2, [pc, #28]	; (8006ea0 <HAL_Init+0x40>)
 8006e82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006e88:	2003      	movs	r0, #3
 8006e8a:	f001 f97f 	bl	800818c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006e8e:	2000      	movs	r0, #0
 8006e90:	f000 f808 	bl	8006ea4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006e94:	f7ff fa86 	bl	80063a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	40023c00 	.word	0x40023c00

08006ea4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b082      	sub	sp, #8
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006eac:	4b12      	ldr	r3, [pc, #72]	; (8006ef8 <HAL_InitTick+0x54>)
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	4b12      	ldr	r3, [pc, #72]	; (8006efc <HAL_InitTick+0x58>)
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	4619      	mov	r1, r3
 8006eb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006eba:	fbb3 f3f1 	udiv	r3, r3, r1
 8006ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f001 f997 	bl	80081f6 <HAL_SYSTICK_Config>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d001      	beq.n	8006ed2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e00e      	b.n	8006ef0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2b0f      	cmp	r3, #15
 8006ed6:	d80a      	bhi.n	8006eee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006ed8:	2200      	movs	r2, #0
 8006eda:	6879      	ldr	r1, [r7, #4]
 8006edc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ee0:	f001 f95f 	bl	80081a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006ee4:	4a06      	ldr	r2, [pc, #24]	; (8006f00 <HAL_InitTick+0x5c>)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006eea:	2300      	movs	r3, #0
 8006eec:	e000      	b.n	8006ef0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006eee:	2301      	movs	r3, #1
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3708      	adds	r7, #8
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}
 8006ef8:	20000040 	.word	0x20000040
 8006efc:	20000048 	.word	0x20000048
 8006f00:	20000044 	.word	0x20000044

08006f04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006f04:	b480      	push	{r7}
 8006f06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006f08:	4b06      	ldr	r3, [pc, #24]	; (8006f24 <HAL_IncTick+0x20>)
 8006f0a:	781b      	ldrb	r3, [r3, #0]
 8006f0c:	461a      	mov	r2, r3
 8006f0e:	4b06      	ldr	r3, [pc, #24]	; (8006f28 <HAL_IncTick+0x24>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4413      	add	r3, r2
 8006f14:	4a04      	ldr	r2, [pc, #16]	; (8006f28 <HAL_IncTick+0x24>)
 8006f16:	6013      	str	r3, [r2, #0]
}
 8006f18:	bf00      	nop
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop
 8006f24:	20000048 	.word	0x20000048
 8006f28:	20009690 	.word	0x20009690

08006f2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8006f30:	4b03      	ldr	r3, [pc, #12]	; (8006f40 <HAL_GetTick+0x14>)
 8006f32:	681b      	ldr	r3, [r3, #0]
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr
 8006f3e:	bf00      	nop
 8006f40:	20009690 	.word	0x20009690

08006f44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006f4c:	f7ff ffee 	bl	8006f2c <HAL_GetTick>
 8006f50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f5c:	d005      	beq.n	8006f6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006f5e:	4b0a      	ldr	r3, [pc, #40]	; (8006f88 <HAL_Delay+0x44>)
 8006f60:	781b      	ldrb	r3, [r3, #0]
 8006f62:	461a      	mov	r2, r3
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	4413      	add	r3, r2
 8006f68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006f6a:	bf00      	nop
 8006f6c:	f7ff ffde 	bl	8006f2c <HAL_GetTick>
 8006f70:	4602      	mov	r2, r0
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	1ad3      	subs	r3, r2, r3
 8006f76:	68fa      	ldr	r2, [r7, #12]
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d8f7      	bhi.n	8006f6c <HAL_Delay+0x28>
  {
  }
}
 8006f7c:	bf00      	nop
 8006f7e:	bf00      	nop
 8006f80:	3710      	adds	r7, #16
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}
 8006f86:	bf00      	nop
 8006f88:	20000048 	.word	0x20000048

08006f8c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b084      	sub	sp, #16
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f94:	2300      	movs	r3, #0
 8006f96:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d101      	bne.n	8006fa2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e033      	b.n	800700a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d109      	bne.n	8006fbe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f7fa f942 	bl	8001234 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fc2:	f003 0310 	and.w	r3, r3, #16
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d118      	bne.n	8006ffc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006fd2:	f023 0302 	bic.w	r3, r3, #2
 8006fd6:	f043 0202 	orr.w	r2, r3, #2
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 fab4 	bl	800754c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fee:	f023 0303 	bic.w	r3, r3, #3
 8006ff2:	f043 0201 	orr.w	r2, r3, #1
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	641a      	str	r2, [r3, #64]	; 0x40
 8006ffa:	e001      	b.n	8007000 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007008:	7bfb      	ldrb	r3, [r7, #15]
}
 800700a:	4618      	mov	r0, r3
 800700c:	3710      	adds	r7, #16
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}
	...

08007014 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8007014:	b480      	push	{r7}
 8007016:	b085      	sub	sp, #20
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800701c:	2300      	movs	r3, #0
 800701e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007026:	2b01      	cmp	r3, #1
 8007028:	d101      	bne.n	800702e <HAL_ADC_Start+0x1a>
 800702a:	2302      	movs	r3, #2
 800702c:	e0b2      	b.n	8007194 <HAL_ADC_Start+0x180>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2201      	movs	r2, #1
 8007032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	f003 0301 	and.w	r3, r3, #1
 8007040:	2b01      	cmp	r3, #1
 8007042:	d018      	beq.n	8007076 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	689a      	ldr	r2, [r3, #8]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f042 0201 	orr.w	r2, r2, #1
 8007052:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007054:	4b52      	ldr	r3, [pc, #328]	; (80071a0 <HAL_ADC_Start+0x18c>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a52      	ldr	r2, [pc, #328]	; (80071a4 <HAL_ADC_Start+0x190>)
 800705a:	fba2 2303 	umull	r2, r3, r2, r3
 800705e:	0c9a      	lsrs	r2, r3, #18
 8007060:	4613      	mov	r3, r2
 8007062:	005b      	lsls	r3, r3, #1
 8007064:	4413      	add	r3, r2
 8007066:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8007068:	e002      	b.n	8007070 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	3b01      	subs	r3, #1
 800706e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d1f9      	bne.n	800706a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	f003 0301 	and.w	r3, r3, #1
 8007080:	2b01      	cmp	r3, #1
 8007082:	d17a      	bne.n	800717a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007088:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800708c:	f023 0301 	bic.w	r3, r3, #1
 8007090:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d007      	beq.n	80070b6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80070ae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80070be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070c2:	d106      	bne.n	80070d2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070c8:	f023 0206 	bic.w	r2, r3, #6
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	645a      	str	r2, [r3, #68]	; 0x44
 80070d0:	e002      	b.n	80070d8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2200      	movs	r2, #0
 80070dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80070e0:	4b31      	ldr	r3, [pc, #196]	; (80071a8 <HAL_ADC_Start+0x194>)
 80070e2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80070ec:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	f003 031f 	and.w	r3, r3, #31
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d12a      	bne.n	8007150 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a2b      	ldr	r2, [pc, #172]	; (80071ac <HAL_ADC_Start+0x198>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d015      	beq.n	8007130 <HAL_ADC_Start+0x11c>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a29      	ldr	r2, [pc, #164]	; (80071b0 <HAL_ADC_Start+0x19c>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d105      	bne.n	800711a <HAL_ADC_Start+0x106>
 800710e:	4b26      	ldr	r3, [pc, #152]	; (80071a8 <HAL_ADC_Start+0x194>)
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	f003 031f 	and.w	r3, r3, #31
 8007116:	2b00      	cmp	r3, #0
 8007118:	d00a      	beq.n	8007130 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a25      	ldr	r2, [pc, #148]	; (80071b4 <HAL_ADC_Start+0x1a0>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d136      	bne.n	8007192 <HAL_ADC_Start+0x17e>
 8007124:	4b20      	ldr	r3, [pc, #128]	; (80071a8 <HAL_ADC_Start+0x194>)
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	f003 0310 	and.w	r3, r3, #16
 800712c:	2b00      	cmp	r3, #0
 800712e:	d130      	bne.n	8007192 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800713a:	2b00      	cmp	r3, #0
 800713c:	d129      	bne.n	8007192 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	689a      	ldr	r2, [r3, #8]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800714c:	609a      	str	r2, [r3, #8]
 800714e:	e020      	b.n	8007192 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a15      	ldr	r2, [pc, #84]	; (80071ac <HAL_ADC_Start+0x198>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d11b      	bne.n	8007192 <HAL_ADC_Start+0x17e>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007164:	2b00      	cmp	r3, #0
 8007166:	d114      	bne.n	8007192 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	689a      	ldr	r2, [r3, #8]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007176:	609a      	str	r2, [r3, #8]
 8007178:	e00b      	b.n	8007192 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800717e:	f043 0210 	orr.w	r2, r3, #16
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800718a:	f043 0201 	orr.w	r2, r3, #1
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8007192:	2300      	movs	r3, #0
}
 8007194:	4618      	mov	r0, r3
 8007196:	3714      	adds	r7, #20
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr
 80071a0:	20000040 	.word	0x20000040
 80071a4:	431bde83 	.word	0x431bde83
 80071a8:	40012300 	.word	0x40012300
 80071ac:	40012000 	.word	0x40012000
 80071b0:	40012100 	.word	0x40012100
 80071b4:	40012200 	.word	0x40012200

080071b8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b084      	sub	sp, #16
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80071c2:	2300      	movs	r3, #0
 80071c4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071d4:	d113      	bne.n	80071fe <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80071e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071e4:	d10b      	bne.n	80071fe <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ea:	f043 0220 	orr.w	r2, r3, #32
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	e063      	b.n	80072c6 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80071fe:	f7ff fe95 	bl	8006f2c <HAL_GetTick>
 8007202:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007204:	e021      	b.n	800724a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800720c:	d01d      	beq.n	800724a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d007      	beq.n	8007224 <HAL_ADC_PollForConversion+0x6c>
 8007214:	f7ff fe8a 	bl	8006f2c <HAL_GetTick>
 8007218:	4602      	mov	r2, r0
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	1ad3      	subs	r3, r2, r3
 800721e:	683a      	ldr	r2, [r7, #0]
 8007220:	429a      	cmp	r2, r3
 8007222:	d212      	bcs.n	800724a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f003 0302 	and.w	r3, r3, #2
 800722e:	2b02      	cmp	r3, #2
 8007230:	d00b      	beq.n	800724a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007236:	f043 0204 	orr.w	r2, r3, #4
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2200      	movs	r2, #0
 8007242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8007246:	2303      	movs	r3, #3
 8007248:	e03d      	b.n	80072c6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f003 0302 	and.w	r3, r3, #2
 8007254:	2b02      	cmp	r3, #2
 8007256:	d1d6      	bne.n	8007206 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f06f 0212 	mvn.w	r2, #18
 8007260:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007266:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007278:	2b00      	cmp	r3, #0
 800727a:	d123      	bne.n	80072c4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007280:	2b00      	cmp	r3, #0
 8007282:	d11f      	bne.n	80072c4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800728a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800728e:	2b00      	cmp	r3, #0
 8007290:	d006      	beq.n	80072a0 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	689b      	ldr	r3, [r3, #8]
 8007298:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800729c:	2b00      	cmp	r3, #0
 800729e:	d111      	bne.n	80072c4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d105      	bne.n	80072c4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072bc:	f043 0201 	orr.w	r2, r3, #1
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80072c4:	2300      	movs	r3, #0
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3710      	adds	r7, #16
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}

080072ce <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80072ce:	b480      	push	{r7}
 80072d0:	b083      	sub	sp, #12
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80072dc:	4618      	mov	r0, r3
 80072de:	370c      	adds	r7, #12
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr

080072e8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b085      	sub	sp, #20
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80072f2:	2300      	movs	r3, #0
 80072f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	d101      	bne.n	8007304 <HAL_ADC_ConfigChannel+0x1c>
 8007300:	2302      	movs	r3, #2
 8007302:	e113      	b.n	800752c <HAL_ADC_ConfigChannel+0x244>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2201      	movs	r2, #1
 8007308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	2b09      	cmp	r3, #9
 8007312:	d925      	bls.n	8007360 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	68d9      	ldr	r1, [r3, #12]
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	b29b      	uxth	r3, r3
 8007320:	461a      	mov	r2, r3
 8007322:	4613      	mov	r3, r2
 8007324:	005b      	lsls	r3, r3, #1
 8007326:	4413      	add	r3, r2
 8007328:	3b1e      	subs	r3, #30
 800732a:	2207      	movs	r2, #7
 800732c:	fa02 f303 	lsl.w	r3, r2, r3
 8007330:	43da      	mvns	r2, r3
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	400a      	ands	r2, r1
 8007338:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	68d9      	ldr	r1, [r3, #12]
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	689a      	ldr	r2, [r3, #8]
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	b29b      	uxth	r3, r3
 800734a:	4618      	mov	r0, r3
 800734c:	4603      	mov	r3, r0
 800734e:	005b      	lsls	r3, r3, #1
 8007350:	4403      	add	r3, r0
 8007352:	3b1e      	subs	r3, #30
 8007354:	409a      	lsls	r2, r3
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	430a      	orrs	r2, r1
 800735c:	60da      	str	r2, [r3, #12]
 800735e:	e022      	b.n	80073a6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	6919      	ldr	r1, [r3, #16]
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	b29b      	uxth	r3, r3
 800736c:	461a      	mov	r2, r3
 800736e:	4613      	mov	r3, r2
 8007370:	005b      	lsls	r3, r3, #1
 8007372:	4413      	add	r3, r2
 8007374:	2207      	movs	r2, #7
 8007376:	fa02 f303 	lsl.w	r3, r2, r3
 800737a:	43da      	mvns	r2, r3
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	400a      	ands	r2, r1
 8007382:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	6919      	ldr	r1, [r3, #16]
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	689a      	ldr	r2, [r3, #8]
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	b29b      	uxth	r3, r3
 8007394:	4618      	mov	r0, r3
 8007396:	4603      	mov	r3, r0
 8007398:	005b      	lsls	r3, r3, #1
 800739a:	4403      	add	r3, r0
 800739c:	409a      	lsls	r2, r3
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	430a      	orrs	r2, r1
 80073a4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	2b06      	cmp	r3, #6
 80073ac:	d824      	bhi.n	80073f8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	685a      	ldr	r2, [r3, #4]
 80073b8:	4613      	mov	r3, r2
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	4413      	add	r3, r2
 80073be:	3b05      	subs	r3, #5
 80073c0:	221f      	movs	r2, #31
 80073c2:	fa02 f303 	lsl.w	r3, r2, r3
 80073c6:	43da      	mvns	r2, r3
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	400a      	ands	r2, r1
 80073ce:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	b29b      	uxth	r3, r3
 80073dc:	4618      	mov	r0, r3
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	685a      	ldr	r2, [r3, #4]
 80073e2:	4613      	mov	r3, r2
 80073e4:	009b      	lsls	r3, r3, #2
 80073e6:	4413      	add	r3, r2
 80073e8:	3b05      	subs	r3, #5
 80073ea:	fa00 f203 	lsl.w	r2, r0, r3
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	430a      	orrs	r2, r1
 80073f4:	635a      	str	r2, [r3, #52]	; 0x34
 80073f6:	e04c      	b.n	8007492 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	2b0c      	cmp	r3, #12
 80073fe:	d824      	bhi.n	800744a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	685a      	ldr	r2, [r3, #4]
 800740a:	4613      	mov	r3, r2
 800740c:	009b      	lsls	r3, r3, #2
 800740e:	4413      	add	r3, r2
 8007410:	3b23      	subs	r3, #35	; 0x23
 8007412:	221f      	movs	r2, #31
 8007414:	fa02 f303 	lsl.w	r3, r2, r3
 8007418:	43da      	mvns	r2, r3
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	400a      	ands	r2, r1
 8007420:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	b29b      	uxth	r3, r3
 800742e:	4618      	mov	r0, r3
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	685a      	ldr	r2, [r3, #4]
 8007434:	4613      	mov	r3, r2
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	4413      	add	r3, r2
 800743a:	3b23      	subs	r3, #35	; 0x23
 800743c:	fa00 f203 	lsl.w	r2, r0, r3
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	430a      	orrs	r2, r1
 8007446:	631a      	str	r2, [r3, #48]	; 0x30
 8007448:	e023      	b.n	8007492 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	685a      	ldr	r2, [r3, #4]
 8007454:	4613      	mov	r3, r2
 8007456:	009b      	lsls	r3, r3, #2
 8007458:	4413      	add	r3, r2
 800745a:	3b41      	subs	r3, #65	; 0x41
 800745c:	221f      	movs	r2, #31
 800745e:	fa02 f303 	lsl.w	r3, r2, r3
 8007462:	43da      	mvns	r2, r3
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	400a      	ands	r2, r1
 800746a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	b29b      	uxth	r3, r3
 8007478:	4618      	mov	r0, r3
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	685a      	ldr	r2, [r3, #4]
 800747e:	4613      	mov	r3, r2
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	4413      	add	r3, r2
 8007484:	3b41      	subs	r3, #65	; 0x41
 8007486:	fa00 f203 	lsl.w	r2, r0, r3
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	430a      	orrs	r2, r1
 8007490:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007492:	4b29      	ldr	r3, [pc, #164]	; (8007538 <HAL_ADC_ConfigChannel+0x250>)
 8007494:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a28      	ldr	r2, [pc, #160]	; (800753c <HAL_ADC_ConfigChannel+0x254>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d10f      	bne.n	80074c0 <HAL_ADC_ConfigChannel+0x1d8>
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	2b12      	cmp	r3, #18
 80074a6:	d10b      	bne.n	80074c0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a1d      	ldr	r2, [pc, #116]	; (800753c <HAL_ADC_ConfigChannel+0x254>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d12b      	bne.n	8007522 <HAL_ADC_ConfigChannel+0x23a>
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a1c      	ldr	r2, [pc, #112]	; (8007540 <HAL_ADC_ConfigChannel+0x258>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d003      	beq.n	80074dc <HAL_ADC_ConfigChannel+0x1f4>
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2b11      	cmp	r3, #17
 80074da:	d122      	bne.n	8007522 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a11      	ldr	r2, [pc, #68]	; (8007540 <HAL_ADC_ConfigChannel+0x258>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d111      	bne.n	8007522 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80074fe:	4b11      	ldr	r3, [pc, #68]	; (8007544 <HAL_ADC_ConfigChannel+0x25c>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a11      	ldr	r2, [pc, #68]	; (8007548 <HAL_ADC_ConfigChannel+0x260>)
 8007504:	fba2 2303 	umull	r2, r3, r2, r3
 8007508:	0c9a      	lsrs	r2, r3, #18
 800750a:	4613      	mov	r3, r2
 800750c:	009b      	lsls	r3, r3, #2
 800750e:	4413      	add	r3, r2
 8007510:	005b      	lsls	r3, r3, #1
 8007512:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007514:	e002      	b.n	800751c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	3b01      	subs	r3, #1
 800751a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d1f9      	bne.n	8007516 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2200      	movs	r2, #0
 8007526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800752a:	2300      	movs	r3, #0
}
 800752c:	4618      	mov	r0, r3
 800752e:	3714      	adds	r7, #20
 8007530:	46bd      	mov	sp, r7
 8007532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007536:	4770      	bx	lr
 8007538:	40012300 	.word	0x40012300
 800753c:	40012000 	.word	0x40012000
 8007540:	10000012 	.word	0x10000012
 8007544:	20000040 	.word	0x20000040
 8007548:	431bde83 	.word	0x431bde83

0800754c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800754c:	b480      	push	{r7}
 800754e:	b085      	sub	sp, #20
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007554:	4b79      	ldr	r3, [pc, #484]	; (800773c <ADC_Init+0x1f0>)
 8007556:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	685a      	ldr	r2, [r3, #4]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	685b      	ldr	r3, [r3, #4]
 800756c:	431a      	orrs	r2, r3
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	685a      	ldr	r2, [r3, #4]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007580:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	6859      	ldr	r1, [r3, #4]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	691b      	ldr	r3, [r3, #16]
 800758c:	021a      	lsls	r2, r3, #8
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	430a      	orrs	r2, r1
 8007594:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	685a      	ldr	r2, [r3, #4]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80075a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	6859      	ldr	r1, [r3, #4]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	689a      	ldr	r2, [r3, #8]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	430a      	orrs	r2, r1
 80075b6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	689a      	ldr	r2, [r3, #8]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	6899      	ldr	r1, [r3, #8]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	68da      	ldr	r2, [r3, #12]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	430a      	orrs	r2, r1
 80075d8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075de:	4a58      	ldr	r2, [pc, #352]	; (8007740 <ADC_Init+0x1f4>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d022      	beq.n	800762a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	689a      	ldr	r2, [r3, #8]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80075f2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	6899      	ldr	r1, [r3, #8]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	430a      	orrs	r2, r1
 8007604:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	689a      	ldr	r2, [r3, #8]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007614:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	6899      	ldr	r1, [r3, #8]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	430a      	orrs	r2, r1
 8007626:	609a      	str	r2, [r3, #8]
 8007628:	e00f      	b.n	800764a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	689a      	ldr	r2, [r3, #8]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007638:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	689a      	ldr	r2, [r3, #8]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007648:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	689a      	ldr	r2, [r3, #8]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f022 0202 	bic.w	r2, r2, #2
 8007658:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	6899      	ldr	r1, [r3, #8]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	7e1b      	ldrb	r3, [r3, #24]
 8007664:	005a      	lsls	r2, r3, #1
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	430a      	orrs	r2, r1
 800766c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d01b      	beq.n	80076b0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	685a      	ldr	r2, [r3, #4]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007686:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	685a      	ldr	r2, [r3, #4]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8007696:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	6859      	ldr	r1, [r3, #4]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076a2:	3b01      	subs	r3, #1
 80076a4:	035a      	lsls	r2, r3, #13
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	430a      	orrs	r2, r1
 80076ac:	605a      	str	r2, [r3, #4]
 80076ae:	e007      	b.n	80076c0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	685a      	ldr	r2, [r3, #4]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80076be:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80076ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	69db      	ldr	r3, [r3, #28]
 80076da:	3b01      	subs	r3, #1
 80076dc:	051a      	lsls	r2, r3, #20
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	430a      	orrs	r2, r1
 80076e4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	689a      	ldr	r2, [r3, #8]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80076f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	6899      	ldr	r1, [r3, #8]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007702:	025a      	lsls	r2, r3, #9
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	430a      	orrs	r2, r1
 800770a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	689a      	ldr	r2, [r3, #8]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800771a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	6899      	ldr	r1, [r3, #8]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	695b      	ldr	r3, [r3, #20]
 8007726:	029a      	lsls	r2, r3, #10
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	430a      	orrs	r2, r1
 800772e:	609a      	str	r2, [r3, #8]
}
 8007730:	bf00      	nop
 8007732:	3714      	adds	r7, #20
 8007734:	46bd      	mov	sp, r7
 8007736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773a:	4770      	bx	lr
 800773c:	40012300 	.word	0x40012300
 8007740:	0f000001 	.word	0x0f000001

08007744 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  multimode  pointer to an ADC_MultiModeTypeDef structure that contains 
  *                     the configuration information for  multimode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8007744:	b480      	push	{r7}
 8007746:	b085      	sub	sp, #20
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_MODE(multimode->Mode));
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007754:	2b01      	cmp	r3, #1
 8007756:	d101      	bne.n	800775c <HAL_ADCEx_MultiModeConfigChannel+0x18>
 8007758:	2302      	movs	r3, #2
 800775a:	e031      	b.n	80077c0 <HAL_ADCEx_MultiModeConfigChannel+0x7c>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2201      	movs	r2, #1
 8007760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007764:	4b19      	ldr	r3, [pc, #100]	; (80077cc <HAL_ADCEx_MultiModeConfigChannel+0x88>)
 8007766:	60fb      	str	r3, [r7, #12]

  /* Set ADC mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_MULTI);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	f023 021f 	bic.w	r2, r3, #31
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->Mode;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	685a      	ldr	r2, [r3, #4]
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	431a      	orrs	r2, r3
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	605a      	str	r2, [r3, #4]
  
  /* Set the ADC DMA access mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_DMA);
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->DMAAccessMode;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	685a      	ldr	r2, [r3, #4]
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	431a      	orrs	r2, r3
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	605a      	str	r2, [r3, #4]
  
  /* Set delay between two sampling phases */
  tmpADC_Common->CCR &= ~(ADC_CCR_DELAY);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->TwoSamplingDelay;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	685a      	ldr	r2, [r3, #4]
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	431a      	orrs	r2, r3
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	605a      	str	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80077be:	2300      	movs	r3, #0
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3714      	adds	r7, #20
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr
 80077cc:	40012300 	.word	0x40012300

080077d0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d101      	bne.n	80077e2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80077de:	2301      	movs	r3, #1
 80077e0:	e0ed      	b.n	80079be <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d102      	bne.n	80077f4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f7fa fb24 	bl	8001e3c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681a      	ldr	r2, [r3, #0]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f042 0201 	orr.w	r2, r2, #1
 8007802:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007804:	f7ff fb92 	bl	8006f2c <HAL_GetTick>
 8007808:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800780a:	e012      	b.n	8007832 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800780c:	f7ff fb8e 	bl	8006f2c <HAL_GetTick>
 8007810:	4602      	mov	r2, r0
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	1ad3      	subs	r3, r2, r3
 8007816:	2b0a      	cmp	r3, #10
 8007818:	d90b      	bls.n	8007832 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800781e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2205      	movs	r2, #5
 800782a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e0c5      	b.n	80079be <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	f003 0301 	and.w	r3, r3, #1
 800783c:	2b00      	cmp	r3, #0
 800783e:	d0e5      	beq.n	800780c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	681a      	ldr	r2, [r3, #0]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f022 0202 	bic.w	r2, r2, #2
 800784e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007850:	f7ff fb6c 	bl	8006f2c <HAL_GetTick>
 8007854:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8007856:	e012      	b.n	800787e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007858:	f7ff fb68 	bl	8006f2c <HAL_GetTick>
 800785c:	4602      	mov	r2, r0
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	1ad3      	subs	r3, r2, r3
 8007862:	2b0a      	cmp	r3, #10
 8007864:	d90b      	bls.n	800787e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800786a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2205      	movs	r2, #5
 8007876:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	e09f      	b.n	80079be <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	f003 0302 	and.w	r3, r3, #2
 8007888:	2b00      	cmp	r3, #0
 800788a:	d1e5      	bne.n	8007858 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	7e1b      	ldrb	r3, [r3, #24]
 8007890:	2b01      	cmp	r3, #1
 8007892:	d108      	bne.n	80078a6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80078a2:	601a      	str	r2, [r3, #0]
 80078a4:	e007      	b.n	80078b6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80078b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	7e5b      	ldrb	r3, [r3, #25]
 80078ba:	2b01      	cmp	r3, #1
 80078bc:	d108      	bne.n	80078d0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	681a      	ldr	r2, [r3, #0]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80078cc:	601a      	str	r2, [r3, #0]
 80078ce:	e007      	b.n	80078e0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078de:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	7e9b      	ldrb	r3, [r3, #26]
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d108      	bne.n	80078fa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	681a      	ldr	r2, [r3, #0]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f042 0220 	orr.w	r2, r2, #32
 80078f6:	601a      	str	r2, [r3, #0]
 80078f8:	e007      	b.n	800790a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f022 0220 	bic.w	r2, r2, #32
 8007908:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	7edb      	ldrb	r3, [r3, #27]
 800790e:	2b01      	cmp	r3, #1
 8007910:	d108      	bne.n	8007924 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	681a      	ldr	r2, [r3, #0]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f022 0210 	bic.w	r2, r2, #16
 8007920:	601a      	str	r2, [r3, #0]
 8007922:	e007      	b.n	8007934 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f042 0210 	orr.w	r2, r2, #16
 8007932:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	7f1b      	ldrb	r3, [r3, #28]
 8007938:	2b01      	cmp	r3, #1
 800793a:	d108      	bne.n	800794e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f042 0208 	orr.w	r2, r2, #8
 800794a:	601a      	str	r2, [r3, #0]
 800794c:	e007      	b.n	800795e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	681a      	ldr	r2, [r3, #0]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f022 0208 	bic.w	r2, r2, #8
 800795c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	7f5b      	ldrb	r3, [r3, #29]
 8007962:	2b01      	cmp	r3, #1
 8007964:	d108      	bne.n	8007978 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	681a      	ldr	r2, [r3, #0]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f042 0204 	orr.w	r2, r2, #4
 8007974:	601a      	str	r2, [r3, #0]
 8007976:	e007      	b.n	8007988 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	681a      	ldr	r2, [r3, #0]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f022 0204 	bic.w	r2, r2, #4
 8007986:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	689a      	ldr	r2, [r3, #8]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	431a      	orrs	r2, r3
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	691b      	ldr	r3, [r3, #16]
 8007996:	431a      	orrs	r2, r3
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	695b      	ldr	r3, [r3, #20]
 800799c:	ea42 0103 	orr.w	r1, r2, r3
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	1e5a      	subs	r2, r3, #1
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	430a      	orrs	r2, r1
 80079ac:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2201      	movs	r2, #1
 80079b8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80079bc:	2300      	movs	r3, #0
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3710      	adds	r7, #16
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
	...

080079c8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b087      	sub	sp, #28
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
 80079d0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80079de:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80079e0:	7cfb      	ldrb	r3, [r7, #19]
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d003      	beq.n	80079ee <HAL_CAN_ConfigFilter+0x26>
 80079e6:	7cfb      	ldrb	r3, [r7, #19]
 80079e8:	2b02      	cmp	r3, #2
 80079ea:	f040 80be 	bne.w	8007b6a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80079ee:	4b65      	ldr	r3, [pc, #404]	; (8007b84 <HAL_CAN_ConfigFilter+0x1bc>)
 80079f0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80079f8:	f043 0201 	orr.w	r2, r3, #1
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007a08:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a1c:	021b      	lsls	r3, r3, #8
 8007a1e:	431a      	orrs	r2, r3
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	695b      	ldr	r3, [r3, #20]
 8007a2a:	f003 031f 	and.w	r3, r3, #31
 8007a2e:	2201      	movs	r2, #1
 8007a30:	fa02 f303 	lsl.w	r3, r2, r3
 8007a34:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	43db      	mvns	r3, r3
 8007a40:	401a      	ands	r2, r3
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	69db      	ldr	r3, [r3, #28]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d123      	bne.n	8007a98 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	43db      	mvns	r3, r3
 8007a5a:	401a      	ands	r2, r3
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	68db      	ldr	r3, [r3, #12]
 8007a66:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007a6e:	683a      	ldr	r2, [r7, #0]
 8007a70:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8007a72:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	3248      	adds	r2, #72	; 0x48
 8007a78:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007a8c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007a8e:	6979      	ldr	r1, [r7, #20]
 8007a90:	3348      	adds	r3, #72	; 0x48
 8007a92:	00db      	lsls	r3, r3, #3
 8007a94:	440b      	add	r3, r1
 8007a96:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	69db      	ldr	r3, [r3, #28]
 8007a9c:	2b01      	cmp	r3, #1
 8007a9e:	d122      	bne.n	8007ae6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	431a      	orrs	r2, r3
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007abc:	683a      	ldr	r2, [r7, #0]
 8007abe:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8007ac0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	3248      	adds	r2, #72	; 0x48
 8007ac6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	68db      	ldr	r3, [r3, #12]
 8007ad4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007ada:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007adc:	6979      	ldr	r1, [r7, #20]
 8007ade:	3348      	adds	r3, #72	; 0x48
 8007ae0:	00db      	lsls	r3, r3, #3
 8007ae2:	440b      	add	r3, r1
 8007ae4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	699b      	ldr	r3, [r3, #24]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d109      	bne.n	8007b02 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	43db      	mvns	r3, r3
 8007af8:	401a      	ands	r2, r3
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8007b00:	e007      	b.n	8007b12 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	431a      	orrs	r2, r3
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	691b      	ldr	r3, [r3, #16]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d109      	bne.n	8007b2e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	43db      	mvns	r3, r3
 8007b24:	401a      	ands	r2, r3
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8007b2c:	e007      	b.n	8007b3e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	431a      	orrs	r2, r3
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	6a1b      	ldr	r3, [r3, #32]
 8007b42:	2b01      	cmp	r3, #1
 8007b44:	d107      	bne.n	8007b56 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	431a      	orrs	r2, r3
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007b5c:	f023 0201 	bic.w	r2, r3, #1
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8007b66:	2300      	movs	r3, #0
 8007b68:	e006      	b.n	8007b78 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b6e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007b76:	2301      	movs	r3, #1
  }
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	371c      	adds	r7, #28
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b82:	4770      	bx	lr
 8007b84:	40006400 	.word	0x40006400

08007b88 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b96:	b2db      	uxtb	r3, r3
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d12e      	bne.n	8007bfa <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2202      	movs	r2, #2
 8007ba0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f022 0201 	bic.w	r2, r2, #1
 8007bb2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007bb4:	f7ff f9ba 	bl	8006f2c <HAL_GetTick>
 8007bb8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8007bba:	e012      	b.n	8007be2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007bbc:	f7ff f9b6 	bl	8006f2c <HAL_GetTick>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	2b0a      	cmp	r3, #10
 8007bc8:	d90b      	bls.n	8007be2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bce:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2205      	movs	r2, #5
 8007bda:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8007bde:	2301      	movs	r3, #1
 8007be0:	e012      	b.n	8007c08 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	f003 0301 	and.w	r3, r3, #1
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d1e5      	bne.n	8007bbc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	e006      	b.n	8007c08 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bfe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007c06:	2301      	movs	r3, #1
  }
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3710      	adds	r7, #16
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b089      	sub	sp, #36	; 0x24
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	607a      	str	r2, [r7, #4]
 8007c1c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007c24:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	689b      	ldr	r3, [r3, #8]
 8007c2c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8007c2e:	7ffb      	ldrb	r3, [r7, #31]
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	d003      	beq.n	8007c3c <HAL_CAN_AddTxMessage+0x2c>
 8007c34:	7ffb      	ldrb	r3, [r7, #31]
 8007c36:	2b02      	cmp	r3, #2
 8007c38:	f040 80b8 	bne.w	8007dac <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007c3c:	69bb      	ldr	r3, [r7, #24]
 8007c3e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d10a      	bne.n	8007c5c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d105      	bne.n	8007c5c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8007c50:	69bb      	ldr	r3, [r7, #24]
 8007c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	f000 80a0 	beq.w	8007d9c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8007c5c:	69bb      	ldr	r3, [r7, #24]
 8007c5e:	0e1b      	lsrs	r3, r3, #24
 8007c60:	f003 0303 	and.w	r3, r3, #3
 8007c64:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	2b02      	cmp	r3, #2
 8007c6a:	d907      	bls.n	8007c7c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c70:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	e09e      	b.n	8007dba <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8007c7c:	2201      	movs	r2, #1
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	409a      	lsls	r2, r3
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d10d      	bne.n	8007caa <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007c98:	68f9      	ldr	r1, [r7, #12]
 8007c9a:	6809      	ldr	r1, [r1, #0]
 8007c9c:	431a      	orrs	r2, r3
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	3318      	adds	r3, #24
 8007ca2:	011b      	lsls	r3, r3, #4
 8007ca4:	440b      	add	r3, r1
 8007ca6:	601a      	str	r2, [r3, #0]
 8007ca8:	e00f      	b.n	8007cca <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007cb4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007cba:	68f9      	ldr	r1, [r7, #12]
 8007cbc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8007cbe:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	3318      	adds	r3, #24
 8007cc4:	011b      	lsls	r3, r3, #4
 8007cc6:	440b      	add	r3, r1
 8007cc8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	6819      	ldr	r1, [r3, #0]
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	691a      	ldr	r2, [r3, #16]
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	3318      	adds	r3, #24
 8007cd6:	011b      	lsls	r3, r3, #4
 8007cd8:	440b      	add	r3, r1
 8007cda:	3304      	adds	r3, #4
 8007cdc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	7d1b      	ldrb	r3, [r3, #20]
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	d111      	bne.n	8007d0a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681a      	ldr	r2, [r3, #0]
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	3318      	adds	r3, #24
 8007cee:	011b      	lsls	r3, r3, #4
 8007cf0:	4413      	add	r3, r2
 8007cf2:	3304      	adds	r3, #4
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	68fa      	ldr	r2, [r7, #12]
 8007cf8:	6811      	ldr	r1, [r2, #0]
 8007cfa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	3318      	adds	r3, #24
 8007d02:	011b      	lsls	r3, r3, #4
 8007d04:	440b      	add	r3, r1
 8007d06:	3304      	adds	r3, #4
 8007d08:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	3307      	adds	r3, #7
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	061a      	lsls	r2, r3, #24
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	3306      	adds	r3, #6
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	041b      	lsls	r3, r3, #16
 8007d1a:	431a      	orrs	r2, r3
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	3305      	adds	r3, #5
 8007d20:	781b      	ldrb	r3, [r3, #0]
 8007d22:	021b      	lsls	r3, r3, #8
 8007d24:	4313      	orrs	r3, r2
 8007d26:	687a      	ldr	r2, [r7, #4]
 8007d28:	3204      	adds	r2, #4
 8007d2a:	7812      	ldrb	r2, [r2, #0]
 8007d2c:	4610      	mov	r0, r2
 8007d2e:	68fa      	ldr	r2, [r7, #12]
 8007d30:	6811      	ldr	r1, [r2, #0]
 8007d32:	ea43 0200 	orr.w	r2, r3, r0
 8007d36:	697b      	ldr	r3, [r7, #20]
 8007d38:	011b      	lsls	r3, r3, #4
 8007d3a:	440b      	add	r3, r1
 8007d3c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8007d40:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	3303      	adds	r3, #3
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	061a      	lsls	r2, r3, #24
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	3302      	adds	r3, #2
 8007d4e:	781b      	ldrb	r3, [r3, #0]
 8007d50:	041b      	lsls	r3, r3, #16
 8007d52:	431a      	orrs	r2, r3
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	3301      	adds	r3, #1
 8007d58:	781b      	ldrb	r3, [r3, #0]
 8007d5a:	021b      	lsls	r3, r3, #8
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	687a      	ldr	r2, [r7, #4]
 8007d60:	7812      	ldrb	r2, [r2, #0]
 8007d62:	4610      	mov	r0, r2
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	6811      	ldr	r1, [r2, #0]
 8007d68:	ea43 0200 	orr.w	r2, r3, r0
 8007d6c:	697b      	ldr	r3, [r7, #20]
 8007d6e:	011b      	lsls	r3, r3, #4
 8007d70:	440b      	add	r3, r1
 8007d72:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8007d76:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	3318      	adds	r3, #24
 8007d80:	011b      	lsls	r3, r3, #4
 8007d82:	4413      	add	r3, r2
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	68fa      	ldr	r2, [r7, #12]
 8007d88:	6811      	ldr	r1, [r2, #0]
 8007d8a:	f043 0201 	orr.w	r2, r3, #1
 8007d8e:	697b      	ldr	r3, [r7, #20]
 8007d90:	3318      	adds	r3, #24
 8007d92:	011b      	lsls	r3, r3, #4
 8007d94:	440b      	add	r3, r1
 8007d96:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	e00e      	b.n	8007dba <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	e006      	b.n	8007dba <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007db0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
  }
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3724      	adds	r7, #36	; 0x24
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc4:	4770      	bx	lr

08007dc6 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8007dc6:	b480      	push	{r7}
 8007dc8:	b087      	sub	sp, #28
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	60f8      	str	r0, [r7, #12]
 8007dce:	60b9      	str	r1, [r7, #8]
 8007dd0:	607a      	str	r2, [r7, #4]
 8007dd2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007dda:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8007ddc:	7dfb      	ldrb	r3, [r7, #23]
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d003      	beq.n	8007dea <HAL_CAN_GetRxMessage+0x24>
 8007de2:	7dfb      	ldrb	r3, [r7, #23]
 8007de4:	2b02      	cmp	r3, #2
 8007de6:	f040 80f3 	bne.w	8007fd0 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d10e      	bne.n	8007e0e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	68db      	ldr	r3, [r3, #12]
 8007df6:	f003 0303 	and.w	r3, r3, #3
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d116      	bne.n	8007e2c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e02:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e0e7      	b.n	8007fde <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	691b      	ldr	r3, [r3, #16]
 8007e14:	f003 0303 	and.w	r3, r3, #3
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d107      	bne.n	8007e2c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e20:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	e0d8      	b.n	8007fde <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	331b      	adds	r3, #27
 8007e34:	011b      	lsls	r3, r3, #4
 8007e36:	4413      	add	r3, r2
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f003 0204 	and.w	r2, r3, #4
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	689b      	ldr	r3, [r3, #8]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d10c      	bne.n	8007e64 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	331b      	adds	r3, #27
 8007e52:	011b      	lsls	r3, r3, #4
 8007e54:	4413      	add	r3, r2
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	0d5b      	lsrs	r3, r3, #21
 8007e5a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	601a      	str	r2, [r3, #0]
 8007e62:	e00b      	b.n	8007e7c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681a      	ldr	r2, [r3, #0]
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	331b      	adds	r3, #27
 8007e6c:	011b      	lsls	r3, r3, #4
 8007e6e:	4413      	add	r3, r2
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	08db      	lsrs	r3, r3, #3
 8007e74:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681a      	ldr	r2, [r3, #0]
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	331b      	adds	r3, #27
 8007e84:	011b      	lsls	r3, r3, #4
 8007e86:	4413      	add	r3, r2
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f003 0202 	and.w	r2, r3, #2
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681a      	ldr	r2, [r3, #0]
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	331b      	adds	r3, #27
 8007e9a:	011b      	lsls	r3, r3, #4
 8007e9c:	4413      	add	r3, r2
 8007e9e:	3304      	adds	r3, #4
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f003 020f 	and.w	r2, r3, #15
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	331b      	adds	r3, #27
 8007eb2:	011b      	lsls	r3, r3, #4
 8007eb4:	4413      	add	r3, r2
 8007eb6:	3304      	adds	r3, #4
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	0a1b      	lsrs	r3, r3, #8
 8007ebc:	b2da      	uxtb	r2, r3
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681a      	ldr	r2, [r3, #0]
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	331b      	adds	r3, #27
 8007eca:	011b      	lsls	r3, r3, #4
 8007ecc:	4413      	add	r3, r2
 8007ece:	3304      	adds	r3, #4
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	0c1b      	lsrs	r3, r3, #16
 8007ed4:	b29a      	uxth	r2, r3
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681a      	ldr	r2, [r3, #0]
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	011b      	lsls	r3, r3, #4
 8007ee2:	4413      	add	r3, r2
 8007ee4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	b2da      	uxtb	r2, r3
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681a      	ldr	r2, [r3, #0]
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	011b      	lsls	r3, r3, #4
 8007ef8:	4413      	add	r3, r2
 8007efa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	0a1a      	lsrs	r2, r3, #8
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	3301      	adds	r3, #1
 8007f06:	b2d2      	uxtb	r2, r2
 8007f08:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	011b      	lsls	r3, r3, #4
 8007f12:	4413      	add	r3, r2
 8007f14:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	0c1a      	lsrs	r2, r3, #16
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	3302      	adds	r3, #2
 8007f20:	b2d2      	uxtb	r2, r2
 8007f22:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681a      	ldr	r2, [r3, #0]
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	011b      	lsls	r3, r3, #4
 8007f2c:	4413      	add	r3, r2
 8007f2e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	0e1a      	lsrs	r2, r3, #24
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	3303      	adds	r3, #3
 8007f3a:	b2d2      	uxtb	r2, r2
 8007f3c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681a      	ldr	r2, [r3, #0]
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	011b      	lsls	r3, r3, #4
 8007f46:	4413      	add	r3, r2
 8007f48:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	3304      	adds	r3, #4
 8007f52:	b2d2      	uxtb	r2, r2
 8007f54:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681a      	ldr	r2, [r3, #0]
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	011b      	lsls	r3, r3, #4
 8007f5e:	4413      	add	r3, r2
 8007f60:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	0a1a      	lsrs	r2, r3, #8
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	3305      	adds	r3, #5
 8007f6c:	b2d2      	uxtb	r2, r2
 8007f6e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	011b      	lsls	r3, r3, #4
 8007f78:	4413      	add	r3, r2
 8007f7a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	0c1a      	lsrs	r2, r3, #16
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	3306      	adds	r3, #6
 8007f86:	b2d2      	uxtb	r2, r2
 8007f88:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	011b      	lsls	r3, r3, #4
 8007f92:	4413      	add	r3, r2
 8007f94:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	0e1a      	lsrs	r2, r3, #24
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	3307      	adds	r3, #7
 8007fa0:	b2d2      	uxtb	r2, r2
 8007fa2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d108      	bne.n	8007fbc <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	68da      	ldr	r2, [r3, #12]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f042 0220 	orr.w	r2, r2, #32
 8007fb8:	60da      	str	r2, [r3, #12]
 8007fba:	e007      	b.n	8007fcc <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	691a      	ldr	r2, [r3, #16]
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f042 0220 	orr.w	r2, r2, #32
 8007fca:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	e006      	b.n	8007fde <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fd4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
  }
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	371c      	adds	r7, #28
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr
	...

08007fec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b085      	sub	sp, #20
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f003 0307 	and.w	r3, r3, #7
 8007ffa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007ffc:	4b0c      	ldr	r3, [pc, #48]	; (8008030 <__NVIC_SetPriorityGrouping+0x44>)
 8007ffe:	68db      	ldr	r3, [r3, #12]
 8008000:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008002:	68ba      	ldr	r2, [r7, #8]
 8008004:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008008:	4013      	ands	r3, r2
 800800a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008014:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008018:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800801c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800801e:	4a04      	ldr	r2, [pc, #16]	; (8008030 <__NVIC_SetPriorityGrouping+0x44>)
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	60d3      	str	r3, [r2, #12]
}
 8008024:	bf00      	nop
 8008026:	3714      	adds	r7, #20
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr
 8008030:	e000ed00 	.word	0xe000ed00

08008034 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008034:	b480      	push	{r7}
 8008036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008038:	4b04      	ldr	r3, [pc, #16]	; (800804c <__NVIC_GetPriorityGrouping+0x18>)
 800803a:	68db      	ldr	r3, [r3, #12]
 800803c:	0a1b      	lsrs	r3, r3, #8
 800803e:	f003 0307 	and.w	r3, r3, #7
}
 8008042:	4618      	mov	r0, r3
 8008044:	46bd      	mov	sp, r7
 8008046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804a:	4770      	bx	lr
 800804c:	e000ed00 	.word	0xe000ed00

08008050 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008050:	b480      	push	{r7}
 8008052:	b083      	sub	sp, #12
 8008054:	af00      	add	r7, sp, #0
 8008056:	4603      	mov	r3, r0
 8008058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800805a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800805e:	2b00      	cmp	r3, #0
 8008060:	db0b      	blt.n	800807a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008062:	79fb      	ldrb	r3, [r7, #7]
 8008064:	f003 021f 	and.w	r2, r3, #31
 8008068:	4907      	ldr	r1, [pc, #28]	; (8008088 <__NVIC_EnableIRQ+0x38>)
 800806a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800806e:	095b      	lsrs	r3, r3, #5
 8008070:	2001      	movs	r0, #1
 8008072:	fa00 f202 	lsl.w	r2, r0, r2
 8008076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800807a:	bf00      	nop
 800807c:	370c      	adds	r7, #12
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr
 8008086:	bf00      	nop
 8008088:	e000e100 	.word	0xe000e100

0800808c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800808c:	b480      	push	{r7}
 800808e:	b083      	sub	sp, #12
 8008090:	af00      	add	r7, sp, #0
 8008092:	4603      	mov	r3, r0
 8008094:	6039      	str	r1, [r7, #0]
 8008096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800809c:	2b00      	cmp	r3, #0
 800809e:	db0a      	blt.n	80080b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	b2da      	uxtb	r2, r3
 80080a4:	490c      	ldr	r1, [pc, #48]	; (80080d8 <__NVIC_SetPriority+0x4c>)
 80080a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080aa:	0112      	lsls	r2, r2, #4
 80080ac:	b2d2      	uxtb	r2, r2
 80080ae:	440b      	add	r3, r1
 80080b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80080b4:	e00a      	b.n	80080cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	b2da      	uxtb	r2, r3
 80080ba:	4908      	ldr	r1, [pc, #32]	; (80080dc <__NVIC_SetPriority+0x50>)
 80080bc:	79fb      	ldrb	r3, [r7, #7]
 80080be:	f003 030f 	and.w	r3, r3, #15
 80080c2:	3b04      	subs	r3, #4
 80080c4:	0112      	lsls	r2, r2, #4
 80080c6:	b2d2      	uxtb	r2, r2
 80080c8:	440b      	add	r3, r1
 80080ca:	761a      	strb	r2, [r3, #24]
}
 80080cc:	bf00      	nop
 80080ce:	370c      	adds	r7, #12
 80080d0:	46bd      	mov	sp, r7
 80080d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d6:	4770      	bx	lr
 80080d8:	e000e100 	.word	0xe000e100
 80080dc:	e000ed00 	.word	0xe000ed00

080080e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80080e0:	b480      	push	{r7}
 80080e2:	b089      	sub	sp, #36	; 0x24
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	60b9      	str	r1, [r7, #8]
 80080ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f003 0307 	and.w	r3, r3, #7
 80080f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	f1c3 0307 	rsb	r3, r3, #7
 80080fa:	2b04      	cmp	r3, #4
 80080fc:	bf28      	it	cs
 80080fe:	2304      	movcs	r3, #4
 8008100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	3304      	adds	r3, #4
 8008106:	2b06      	cmp	r3, #6
 8008108:	d902      	bls.n	8008110 <NVIC_EncodePriority+0x30>
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	3b03      	subs	r3, #3
 800810e:	e000      	b.n	8008112 <NVIC_EncodePriority+0x32>
 8008110:	2300      	movs	r3, #0
 8008112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008114:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008118:	69bb      	ldr	r3, [r7, #24]
 800811a:	fa02 f303 	lsl.w	r3, r2, r3
 800811e:	43da      	mvns	r2, r3
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	401a      	ands	r2, r3
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008128:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	fa01 f303 	lsl.w	r3, r1, r3
 8008132:	43d9      	mvns	r1, r3
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008138:	4313      	orrs	r3, r2
         );
}
 800813a:	4618      	mov	r0, r3
 800813c:	3724      	adds	r7, #36	; 0x24
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr
	...

08008148 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b082      	sub	sp, #8
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	3b01      	subs	r3, #1
 8008154:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008158:	d301      	bcc.n	800815e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800815a:	2301      	movs	r3, #1
 800815c:	e00f      	b.n	800817e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800815e:	4a0a      	ldr	r2, [pc, #40]	; (8008188 <SysTick_Config+0x40>)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	3b01      	subs	r3, #1
 8008164:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008166:	210f      	movs	r1, #15
 8008168:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800816c:	f7ff ff8e 	bl	800808c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008170:	4b05      	ldr	r3, [pc, #20]	; (8008188 <SysTick_Config+0x40>)
 8008172:	2200      	movs	r2, #0
 8008174:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008176:	4b04      	ldr	r3, [pc, #16]	; (8008188 <SysTick_Config+0x40>)
 8008178:	2207      	movs	r2, #7
 800817a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800817c:	2300      	movs	r3, #0
}
 800817e:	4618      	mov	r0, r3
 8008180:	3708      	adds	r7, #8
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
 8008186:	bf00      	nop
 8008188:	e000e010 	.word	0xe000e010

0800818c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b082      	sub	sp, #8
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f7ff ff29 	bl	8007fec <__NVIC_SetPriorityGrouping>
}
 800819a:	bf00      	nop
 800819c:	3708      	adds	r7, #8
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}

080081a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80081a2:	b580      	push	{r7, lr}
 80081a4:	b086      	sub	sp, #24
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	4603      	mov	r3, r0
 80081aa:	60b9      	str	r1, [r7, #8]
 80081ac:	607a      	str	r2, [r7, #4]
 80081ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80081b0:	2300      	movs	r3, #0
 80081b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80081b4:	f7ff ff3e 	bl	8008034 <__NVIC_GetPriorityGrouping>
 80081b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80081ba:	687a      	ldr	r2, [r7, #4]
 80081bc:	68b9      	ldr	r1, [r7, #8]
 80081be:	6978      	ldr	r0, [r7, #20]
 80081c0:	f7ff ff8e 	bl	80080e0 <NVIC_EncodePriority>
 80081c4:	4602      	mov	r2, r0
 80081c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80081ca:	4611      	mov	r1, r2
 80081cc:	4618      	mov	r0, r3
 80081ce:	f7ff ff5d 	bl	800808c <__NVIC_SetPriority>
}
 80081d2:	bf00      	nop
 80081d4:	3718      	adds	r7, #24
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}

080081da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80081da:	b580      	push	{r7, lr}
 80081dc:	b082      	sub	sp, #8
 80081de:	af00      	add	r7, sp, #0
 80081e0:	4603      	mov	r3, r0
 80081e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80081e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081e8:	4618      	mov	r0, r3
 80081ea:	f7ff ff31 	bl	8008050 <__NVIC_EnableIRQ>
}
 80081ee:	bf00      	nop
 80081f0:	3708      	adds	r7, #8
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b082      	sub	sp, #8
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f7ff ffa2 	bl	8008148 <SysTick_Config>
 8008204:	4603      	mov	r3, r0
}
 8008206:	4618      	mov	r0, r3
 8008208:	3708      	adds	r7, #8
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}

0800820e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800820e:	b580      	push	{r7, lr}
 8008210:	b084      	sub	sp, #16
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800821a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800821c:	f7fe fe86 	bl	8006f2c <HAL_GetTick>
 8008220:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008228:	b2db      	uxtb	r3, r3
 800822a:	2b02      	cmp	r3, #2
 800822c:	d008      	beq.n	8008240 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2280      	movs	r2, #128	; 0x80
 8008232:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2200      	movs	r2, #0
 8008238:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800823c:	2301      	movs	r3, #1
 800823e:	e052      	b.n	80082e6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	681a      	ldr	r2, [r3, #0]
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f022 0216 	bic.w	r2, r2, #22
 800824e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	695a      	ldr	r2, [r3, #20]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800825e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008264:	2b00      	cmp	r3, #0
 8008266:	d103      	bne.n	8008270 <HAL_DMA_Abort+0x62>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800826c:	2b00      	cmp	r3, #0
 800826e:	d007      	beq.n	8008280 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	681a      	ldr	r2, [r3, #0]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f022 0208 	bic.w	r2, r2, #8
 800827e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	681a      	ldr	r2, [r3, #0]
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f022 0201 	bic.w	r2, r2, #1
 800828e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008290:	e013      	b.n	80082ba <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008292:	f7fe fe4b 	bl	8006f2c <HAL_GetTick>
 8008296:	4602      	mov	r2, r0
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	1ad3      	subs	r3, r2, r3
 800829c:	2b05      	cmp	r3, #5
 800829e:	d90c      	bls.n	80082ba <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2220      	movs	r2, #32
 80082a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2203      	movs	r2, #3
 80082aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2200      	movs	r2, #0
 80082b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80082b6:	2303      	movs	r3, #3
 80082b8:	e015      	b.n	80082e6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f003 0301 	and.w	r3, r3, #1
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d1e4      	bne.n	8008292 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082cc:	223f      	movs	r2, #63	; 0x3f
 80082ce:	409a      	lsls	r2, r3
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2201      	movs	r2, #1
 80082d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2200      	movs	r2, #0
 80082e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80082e4:	2300      	movs	r3, #0
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	3710      	adds	r7, #16
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}

080082ee <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80082ee:	b480      	push	{r7}
 80082f0:	b083      	sub	sp, #12
 80082f2:	af00      	add	r7, sp, #0
 80082f4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	2b02      	cmp	r3, #2
 8008300:	d004      	beq.n	800830c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2280      	movs	r2, #128	; 0x80
 8008306:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008308:	2301      	movs	r3, #1
 800830a:	e00c      	b.n	8008326 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2205      	movs	r2, #5
 8008310:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	681a      	ldr	r2, [r3, #0]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f022 0201 	bic.w	r2, r2, #1
 8008322:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008324:	2300      	movs	r3, #0
}
 8008326:	4618      	mov	r0, r3
 8008328:	370c      	adds	r7, #12
 800832a:	46bd      	mov	sp, r7
 800832c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008330:	4770      	bx	lr
	...

08008334 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008334:	b480      	push	{r7}
 8008336:	b089      	sub	sp, #36	; 0x24
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
 800833c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800833e:	2300      	movs	r3, #0
 8008340:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008342:	2300      	movs	r3, #0
 8008344:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008346:	2300      	movs	r3, #0
 8008348:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800834a:	2300      	movs	r3, #0
 800834c:	61fb      	str	r3, [r7, #28]
 800834e:	e165      	b.n	800861c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008350:	2201      	movs	r2, #1
 8008352:	69fb      	ldr	r3, [r7, #28]
 8008354:	fa02 f303 	lsl.w	r3, r2, r3
 8008358:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	697a      	ldr	r2, [r7, #20]
 8008360:	4013      	ands	r3, r2
 8008362:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008364:	693a      	ldr	r2, [r7, #16]
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	429a      	cmp	r2, r3
 800836a:	f040 8154 	bne.w	8008616 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	f003 0303 	and.w	r3, r3, #3
 8008376:	2b01      	cmp	r3, #1
 8008378:	d005      	beq.n	8008386 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008382:	2b02      	cmp	r3, #2
 8008384:	d130      	bne.n	80083e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800838c:	69fb      	ldr	r3, [r7, #28]
 800838e:	005b      	lsls	r3, r3, #1
 8008390:	2203      	movs	r2, #3
 8008392:	fa02 f303 	lsl.w	r3, r2, r3
 8008396:	43db      	mvns	r3, r3
 8008398:	69ba      	ldr	r2, [r7, #24]
 800839a:	4013      	ands	r3, r2
 800839c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	68da      	ldr	r2, [r3, #12]
 80083a2:	69fb      	ldr	r3, [r7, #28]
 80083a4:	005b      	lsls	r3, r3, #1
 80083a6:	fa02 f303 	lsl.w	r3, r2, r3
 80083aa:	69ba      	ldr	r2, [r7, #24]
 80083ac:	4313      	orrs	r3, r2
 80083ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	69ba      	ldr	r2, [r7, #24]
 80083b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80083bc:	2201      	movs	r2, #1
 80083be:	69fb      	ldr	r3, [r7, #28]
 80083c0:	fa02 f303 	lsl.w	r3, r2, r3
 80083c4:	43db      	mvns	r3, r3
 80083c6:	69ba      	ldr	r2, [r7, #24]
 80083c8:	4013      	ands	r3, r2
 80083ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	685b      	ldr	r3, [r3, #4]
 80083d0:	091b      	lsrs	r3, r3, #4
 80083d2:	f003 0201 	and.w	r2, r3, #1
 80083d6:	69fb      	ldr	r3, [r7, #28]
 80083d8:	fa02 f303 	lsl.w	r3, r2, r3
 80083dc:	69ba      	ldr	r2, [r7, #24]
 80083de:	4313      	orrs	r3, r2
 80083e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	69ba      	ldr	r2, [r7, #24]
 80083e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	f003 0303 	and.w	r3, r3, #3
 80083f0:	2b03      	cmp	r3, #3
 80083f2:	d017      	beq.n	8008424 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	68db      	ldr	r3, [r3, #12]
 80083f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80083fa:	69fb      	ldr	r3, [r7, #28]
 80083fc:	005b      	lsls	r3, r3, #1
 80083fe:	2203      	movs	r2, #3
 8008400:	fa02 f303 	lsl.w	r3, r2, r3
 8008404:	43db      	mvns	r3, r3
 8008406:	69ba      	ldr	r2, [r7, #24]
 8008408:	4013      	ands	r3, r2
 800840a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	689a      	ldr	r2, [r3, #8]
 8008410:	69fb      	ldr	r3, [r7, #28]
 8008412:	005b      	lsls	r3, r3, #1
 8008414:	fa02 f303 	lsl.w	r3, r2, r3
 8008418:	69ba      	ldr	r2, [r7, #24]
 800841a:	4313      	orrs	r3, r2
 800841c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	69ba      	ldr	r2, [r7, #24]
 8008422:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	f003 0303 	and.w	r3, r3, #3
 800842c:	2b02      	cmp	r3, #2
 800842e:	d123      	bne.n	8008478 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008430:	69fb      	ldr	r3, [r7, #28]
 8008432:	08da      	lsrs	r2, r3, #3
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	3208      	adds	r2, #8
 8008438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800843c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800843e:	69fb      	ldr	r3, [r7, #28]
 8008440:	f003 0307 	and.w	r3, r3, #7
 8008444:	009b      	lsls	r3, r3, #2
 8008446:	220f      	movs	r2, #15
 8008448:	fa02 f303 	lsl.w	r3, r2, r3
 800844c:	43db      	mvns	r3, r3
 800844e:	69ba      	ldr	r2, [r7, #24]
 8008450:	4013      	ands	r3, r2
 8008452:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	691a      	ldr	r2, [r3, #16]
 8008458:	69fb      	ldr	r3, [r7, #28]
 800845a:	f003 0307 	and.w	r3, r3, #7
 800845e:	009b      	lsls	r3, r3, #2
 8008460:	fa02 f303 	lsl.w	r3, r2, r3
 8008464:	69ba      	ldr	r2, [r7, #24]
 8008466:	4313      	orrs	r3, r2
 8008468:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800846a:	69fb      	ldr	r3, [r7, #28]
 800846c:	08da      	lsrs	r2, r3, #3
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	3208      	adds	r2, #8
 8008472:	69b9      	ldr	r1, [r7, #24]
 8008474:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800847e:	69fb      	ldr	r3, [r7, #28]
 8008480:	005b      	lsls	r3, r3, #1
 8008482:	2203      	movs	r2, #3
 8008484:	fa02 f303 	lsl.w	r3, r2, r3
 8008488:	43db      	mvns	r3, r3
 800848a:	69ba      	ldr	r2, [r7, #24]
 800848c:	4013      	ands	r3, r2
 800848e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	f003 0203 	and.w	r2, r3, #3
 8008498:	69fb      	ldr	r3, [r7, #28]
 800849a:	005b      	lsls	r3, r3, #1
 800849c:	fa02 f303 	lsl.w	r3, r2, r3
 80084a0:	69ba      	ldr	r2, [r7, #24]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	69ba      	ldr	r2, [r7, #24]
 80084aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	f000 80ae 	beq.w	8008616 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80084ba:	2300      	movs	r3, #0
 80084bc:	60fb      	str	r3, [r7, #12]
 80084be:	4b5d      	ldr	r3, [pc, #372]	; (8008634 <HAL_GPIO_Init+0x300>)
 80084c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084c2:	4a5c      	ldr	r2, [pc, #368]	; (8008634 <HAL_GPIO_Init+0x300>)
 80084c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80084c8:	6453      	str	r3, [r2, #68]	; 0x44
 80084ca:	4b5a      	ldr	r3, [pc, #360]	; (8008634 <HAL_GPIO_Init+0x300>)
 80084cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80084d2:	60fb      	str	r3, [r7, #12]
 80084d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80084d6:	4a58      	ldr	r2, [pc, #352]	; (8008638 <HAL_GPIO_Init+0x304>)
 80084d8:	69fb      	ldr	r3, [r7, #28]
 80084da:	089b      	lsrs	r3, r3, #2
 80084dc:	3302      	adds	r3, #2
 80084de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80084e4:	69fb      	ldr	r3, [r7, #28]
 80084e6:	f003 0303 	and.w	r3, r3, #3
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	220f      	movs	r2, #15
 80084ee:	fa02 f303 	lsl.w	r3, r2, r3
 80084f2:	43db      	mvns	r3, r3
 80084f4:	69ba      	ldr	r2, [r7, #24]
 80084f6:	4013      	ands	r3, r2
 80084f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	4a4f      	ldr	r2, [pc, #316]	; (800863c <HAL_GPIO_Init+0x308>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d025      	beq.n	800854e <HAL_GPIO_Init+0x21a>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	4a4e      	ldr	r2, [pc, #312]	; (8008640 <HAL_GPIO_Init+0x30c>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d01f      	beq.n	800854a <HAL_GPIO_Init+0x216>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	4a4d      	ldr	r2, [pc, #308]	; (8008644 <HAL_GPIO_Init+0x310>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d019      	beq.n	8008546 <HAL_GPIO_Init+0x212>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	4a4c      	ldr	r2, [pc, #304]	; (8008648 <HAL_GPIO_Init+0x314>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d013      	beq.n	8008542 <HAL_GPIO_Init+0x20e>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	4a4b      	ldr	r2, [pc, #300]	; (800864c <HAL_GPIO_Init+0x318>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d00d      	beq.n	800853e <HAL_GPIO_Init+0x20a>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	4a4a      	ldr	r2, [pc, #296]	; (8008650 <HAL_GPIO_Init+0x31c>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d007      	beq.n	800853a <HAL_GPIO_Init+0x206>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a49      	ldr	r2, [pc, #292]	; (8008654 <HAL_GPIO_Init+0x320>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d101      	bne.n	8008536 <HAL_GPIO_Init+0x202>
 8008532:	2306      	movs	r3, #6
 8008534:	e00c      	b.n	8008550 <HAL_GPIO_Init+0x21c>
 8008536:	2307      	movs	r3, #7
 8008538:	e00a      	b.n	8008550 <HAL_GPIO_Init+0x21c>
 800853a:	2305      	movs	r3, #5
 800853c:	e008      	b.n	8008550 <HAL_GPIO_Init+0x21c>
 800853e:	2304      	movs	r3, #4
 8008540:	e006      	b.n	8008550 <HAL_GPIO_Init+0x21c>
 8008542:	2303      	movs	r3, #3
 8008544:	e004      	b.n	8008550 <HAL_GPIO_Init+0x21c>
 8008546:	2302      	movs	r3, #2
 8008548:	e002      	b.n	8008550 <HAL_GPIO_Init+0x21c>
 800854a:	2301      	movs	r3, #1
 800854c:	e000      	b.n	8008550 <HAL_GPIO_Init+0x21c>
 800854e:	2300      	movs	r3, #0
 8008550:	69fa      	ldr	r2, [r7, #28]
 8008552:	f002 0203 	and.w	r2, r2, #3
 8008556:	0092      	lsls	r2, r2, #2
 8008558:	4093      	lsls	r3, r2
 800855a:	69ba      	ldr	r2, [r7, #24]
 800855c:	4313      	orrs	r3, r2
 800855e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008560:	4935      	ldr	r1, [pc, #212]	; (8008638 <HAL_GPIO_Init+0x304>)
 8008562:	69fb      	ldr	r3, [r7, #28]
 8008564:	089b      	lsrs	r3, r3, #2
 8008566:	3302      	adds	r3, #2
 8008568:	69ba      	ldr	r2, [r7, #24]
 800856a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800856e:	4b3a      	ldr	r3, [pc, #232]	; (8008658 <HAL_GPIO_Init+0x324>)
 8008570:	689b      	ldr	r3, [r3, #8]
 8008572:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008574:	693b      	ldr	r3, [r7, #16]
 8008576:	43db      	mvns	r3, r3
 8008578:	69ba      	ldr	r2, [r7, #24]
 800857a:	4013      	ands	r3, r2
 800857c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008586:	2b00      	cmp	r3, #0
 8008588:	d003      	beq.n	8008592 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800858a:	69ba      	ldr	r2, [r7, #24]
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	4313      	orrs	r3, r2
 8008590:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008592:	4a31      	ldr	r2, [pc, #196]	; (8008658 <HAL_GPIO_Init+0x324>)
 8008594:	69bb      	ldr	r3, [r7, #24]
 8008596:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008598:	4b2f      	ldr	r3, [pc, #188]	; (8008658 <HAL_GPIO_Init+0x324>)
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	43db      	mvns	r3, r3
 80085a2:	69ba      	ldr	r2, [r7, #24]
 80085a4:	4013      	ands	r3, r2
 80085a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d003      	beq.n	80085bc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80085b4:	69ba      	ldr	r2, [r7, #24]
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	4313      	orrs	r3, r2
 80085ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80085bc:	4a26      	ldr	r2, [pc, #152]	; (8008658 <HAL_GPIO_Init+0x324>)
 80085be:	69bb      	ldr	r3, [r7, #24]
 80085c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80085c2:	4b25      	ldr	r3, [pc, #148]	; (8008658 <HAL_GPIO_Init+0x324>)
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	43db      	mvns	r3, r3
 80085cc:	69ba      	ldr	r2, [r7, #24]
 80085ce:	4013      	ands	r3, r2
 80085d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d003      	beq.n	80085e6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80085de:	69ba      	ldr	r2, [r7, #24]
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	4313      	orrs	r3, r2
 80085e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80085e6:	4a1c      	ldr	r2, [pc, #112]	; (8008658 <HAL_GPIO_Init+0x324>)
 80085e8:	69bb      	ldr	r3, [r7, #24]
 80085ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80085ec:	4b1a      	ldr	r3, [pc, #104]	; (8008658 <HAL_GPIO_Init+0x324>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	43db      	mvns	r3, r3
 80085f6:	69ba      	ldr	r2, [r7, #24]
 80085f8:	4013      	ands	r3, r2
 80085fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	685b      	ldr	r3, [r3, #4]
 8008600:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008604:	2b00      	cmp	r3, #0
 8008606:	d003      	beq.n	8008610 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008608:	69ba      	ldr	r2, [r7, #24]
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	4313      	orrs	r3, r2
 800860e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008610:	4a11      	ldr	r2, [pc, #68]	; (8008658 <HAL_GPIO_Init+0x324>)
 8008612:	69bb      	ldr	r3, [r7, #24]
 8008614:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008616:	69fb      	ldr	r3, [r7, #28]
 8008618:	3301      	adds	r3, #1
 800861a:	61fb      	str	r3, [r7, #28]
 800861c:	69fb      	ldr	r3, [r7, #28]
 800861e:	2b0f      	cmp	r3, #15
 8008620:	f67f ae96 	bls.w	8008350 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008624:	bf00      	nop
 8008626:	bf00      	nop
 8008628:	3724      	adds	r7, #36	; 0x24
 800862a:	46bd      	mov	sp, r7
 800862c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008630:	4770      	bx	lr
 8008632:	bf00      	nop
 8008634:	40023800 	.word	0x40023800
 8008638:	40013800 	.word	0x40013800
 800863c:	40020000 	.word	0x40020000
 8008640:	40020400 	.word	0x40020400
 8008644:	40020800 	.word	0x40020800
 8008648:	40020c00 	.word	0x40020c00
 800864c:	40021000 	.word	0x40021000
 8008650:	40021400 	.word	0x40021400
 8008654:	40021800 	.word	0x40021800
 8008658:	40013c00 	.word	0x40013c00

0800865c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
 8008664:	460b      	mov	r3, r1
 8008666:	807b      	strh	r3, [r7, #2]
 8008668:	4613      	mov	r3, r2
 800866a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800866c:	787b      	ldrb	r3, [r7, #1]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d003      	beq.n	800867a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008672:	887a      	ldrh	r2, [r7, #2]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008678:	e003      	b.n	8008682 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800867a:	887b      	ldrh	r3, [r7, #2]
 800867c:	041a      	lsls	r2, r3, #16
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	619a      	str	r2, [r3, #24]
}
 8008682:	bf00      	nop
 8008684:	370c      	adds	r7, #12
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr
	...

08008690 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b082      	sub	sp, #8
 8008694:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8008696:	2300      	movs	r3, #0
 8008698:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800869a:	2300      	movs	r3, #0
 800869c:	603b      	str	r3, [r7, #0]
 800869e:	4b20      	ldr	r3, [pc, #128]	; (8008720 <HAL_PWREx_EnableOverDrive+0x90>)
 80086a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086a2:	4a1f      	ldr	r2, [pc, #124]	; (8008720 <HAL_PWREx_EnableOverDrive+0x90>)
 80086a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086a8:	6413      	str	r3, [r2, #64]	; 0x40
 80086aa:	4b1d      	ldr	r3, [pc, #116]	; (8008720 <HAL_PWREx_EnableOverDrive+0x90>)
 80086ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086b2:	603b      	str	r3, [r7, #0]
 80086b4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80086b6:	4b1b      	ldr	r3, [pc, #108]	; (8008724 <HAL_PWREx_EnableOverDrive+0x94>)
 80086b8:	2201      	movs	r2, #1
 80086ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80086bc:	f7fe fc36 	bl	8006f2c <HAL_GetTick>
 80086c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80086c2:	e009      	b.n	80086d8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80086c4:	f7fe fc32 	bl	8006f2c <HAL_GetTick>
 80086c8:	4602      	mov	r2, r0
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	1ad3      	subs	r3, r2, r3
 80086ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80086d2:	d901      	bls.n	80086d8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80086d4:	2303      	movs	r3, #3
 80086d6:	e01f      	b.n	8008718 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80086d8:	4b13      	ldr	r3, [pc, #76]	; (8008728 <HAL_PWREx_EnableOverDrive+0x98>)
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80086e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086e4:	d1ee      	bne.n	80086c4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80086e6:	4b11      	ldr	r3, [pc, #68]	; (800872c <HAL_PWREx_EnableOverDrive+0x9c>)
 80086e8:	2201      	movs	r2, #1
 80086ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80086ec:	f7fe fc1e 	bl	8006f2c <HAL_GetTick>
 80086f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80086f2:	e009      	b.n	8008708 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80086f4:	f7fe fc1a 	bl	8006f2c <HAL_GetTick>
 80086f8:	4602      	mov	r2, r0
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	1ad3      	subs	r3, r2, r3
 80086fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008702:	d901      	bls.n	8008708 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8008704:	2303      	movs	r3, #3
 8008706:	e007      	b.n	8008718 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008708:	4b07      	ldr	r3, [pc, #28]	; (8008728 <HAL_PWREx_EnableOverDrive+0x98>)
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008710:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008714:	d1ee      	bne.n	80086f4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8008716:	2300      	movs	r3, #0
}
 8008718:	4618      	mov	r0, r3
 800871a:	3708      	adds	r7, #8
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}
 8008720:	40023800 	.word	0x40023800
 8008724:	420e0040 	.word	0x420e0040
 8008728:	40007000 	.word	0x40007000
 800872c:	420e0044 	.word	0x420e0044

08008730 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b084      	sub	sp, #16
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d101      	bne.n	8008744 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	e0cc      	b.n	80088de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008744:	4b68      	ldr	r3, [pc, #416]	; (80088e8 <HAL_RCC_ClockConfig+0x1b8>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f003 030f 	and.w	r3, r3, #15
 800874c:	683a      	ldr	r2, [r7, #0]
 800874e:	429a      	cmp	r2, r3
 8008750:	d90c      	bls.n	800876c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008752:	4b65      	ldr	r3, [pc, #404]	; (80088e8 <HAL_RCC_ClockConfig+0x1b8>)
 8008754:	683a      	ldr	r2, [r7, #0]
 8008756:	b2d2      	uxtb	r2, r2
 8008758:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800875a:	4b63      	ldr	r3, [pc, #396]	; (80088e8 <HAL_RCC_ClockConfig+0x1b8>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f003 030f 	and.w	r3, r3, #15
 8008762:	683a      	ldr	r2, [r7, #0]
 8008764:	429a      	cmp	r2, r3
 8008766:	d001      	beq.n	800876c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008768:	2301      	movs	r3, #1
 800876a:	e0b8      	b.n	80088de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f003 0302 	and.w	r3, r3, #2
 8008774:	2b00      	cmp	r3, #0
 8008776:	d020      	beq.n	80087ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f003 0304 	and.w	r3, r3, #4
 8008780:	2b00      	cmp	r3, #0
 8008782:	d005      	beq.n	8008790 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008784:	4b59      	ldr	r3, [pc, #356]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	4a58      	ldr	r2, [pc, #352]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 800878a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800878e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f003 0308 	and.w	r3, r3, #8
 8008798:	2b00      	cmp	r3, #0
 800879a:	d005      	beq.n	80087a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800879c:	4b53      	ldr	r3, [pc, #332]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	4a52      	ldr	r2, [pc, #328]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 80087a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80087a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80087a8:	4b50      	ldr	r3, [pc, #320]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	689b      	ldr	r3, [r3, #8]
 80087b4:	494d      	ldr	r1, [pc, #308]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 80087b6:	4313      	orrs	r3, r2
 80087b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f003 0301 	and.w	r3, r3, #1
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d044      	beq.n	8008850 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	685b      	ldr	r3, [r3, #4]
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	d107      	bne.n	80087de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80087ce:	4b47      	ldr	r3, [pc, #284]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d119      	bne.n	800880e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80087da:	2301      	movs	r3, #1
 80087dc:	e07f      	b.n	80088de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	2b02      	cmp	r3, #2
 80087e4:	d003      	beq.n	80087ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80087ea:	2b03      	cmp	r3, #3
 80087ec:	d107      	bne.n	80087fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80087ee:	4b3f      	ldr	r3, [pc, #252]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d109      	bne.n	800880e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	e06f      	b.n	80088de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80087fe:	4b3b      	ldr	r3, [pc, #236]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f003 0302 	and.w	r3, r3, #2
 8008806:	2b00      	cmp	r3, #0
 8008808:	d101      	bne.n	800880e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800880a:	2301      	movs	r3, #1
 800880c:	e067      	b.n	80088de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800880e:	4b37      	ldr	r3, [pc, #220]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	f023 0203 	bic.w	r2, r3, #3
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	685b      	ldr	r3, [r3, #4]
 800881a:	4934      	ldr	r1, [pc, #208]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 800881c:	4313      	orrs	r3, r2
 800881e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008820:	f7fe fb84 	bl	8006f2c <HAL_GetTick>
 8008824:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008826:	e00a      	b.n	800883e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008828:	f7fe fb80 	bl	8006f2c <HAL_GetTick>
 800882c:	4602      	mov	r2, r0
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	1ad3      	subs	r3, r2, r3
 8008832:	f241 3288 	movw	r2, #5000	; 0x1388
 8008836:	4293      	cmp	r3, r2
 8008838:	d901      	bls.n	800883e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800883a:	2303      	movs	r3, #3
 800883c:	e04f      	b.n	80088de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800883e:	4b2b      	ldr	r3, [pc, #172]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 8008840:	689b      	ldr	r3, [r3, #8]
 8008842:	f003 020c 	and.w	r2, r3, #12
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	429a      	cmp	r2, r3
 800884e:	d1eb      	bne.n	8008828 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008850:	4b25      	ldr	r3, [pc, #148]	; (80088e8 <HAL_RCC_ClockConfig+0x1b8>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f003 030f 	and.w	r3, r3, #15
 8008858:	683a      	ldr	r2, [r7, #0]
 800885a:	429a      	cmp	r2, r3
 800885c:	d20c      	bcs.n	8008878 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800885e:	4b22      	ldr	r3, [pc, #136]	; (80088e8 <HAL_RCC_ClockConfig+0x1b8>)
 8008860:	683a      	ldr	r2, [r7, #0]
 8008862:	b2d2      	uxtb	r2, r2
 8008864:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008866:	4b20      	ldr	r3, [pc, #128]	; (80088e8 <HAL_RCC_ClockConfig+0x1b8>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f003 030f 	and.w	r3, r3, #15
 800886e:	683a      	ldr	r2, [r7, #0]
 8008870:	429a      	cmp	r2, r3
 8008872:	d001      	beq.n	8008878 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008874:	2301      	movs	r3, #1
 8008876:	e032      	b.n	80088de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f003 0304 	and.w	r3, r3, #4
 8008880:	2b00      	cmp	r3, #0
 8008882:	d008      	beq.n	8008896 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008884:	4b19      	ldr	r3, [pc, #100]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	68db      	ldr	r3, [r3, #12]
 8008890:	4916      	ldr	r1, [pc, #88]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 8008892:	4313      	orrs	r3, r2
 8008894:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f003 0308 	and.w	r3, r3, #8
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d009      	beq.n	80088b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80088a2:	4b12      	ldr	r3, [pc, #72]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 80088a4:	689b      	ldr	r3, [r3, #8]
 80088a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	691b      	ldr	r3, [r3, #16]
 80088ae:	00db      	lsls	r3, r3, #3
 80088b0:	490e      	ldr	r1, [pc, #56]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 80088b2:	4313      	orrs	r3, r2
 80088b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80088b6:	f000 f855 	bl	8008964 <HAL_RCC_GetSysClockFreq>
 80088ba:	4602      	mov	r2, r0
 80088bc:	4b0b      	ldr	r3, [pc, #44]	; (80088ec <HAL_RCC_ClockConfig+0x1bc>)
 80088be:	689b      	ldr	r3, [r3, #8]
 80088c0:	091b      	lsrs	r3, r3, #4
 80088c2:	f003 030f 	and.w	r3, r3, #15
 80088c6:	490a      	ldr	r1, [pc, #40]	; (80088f0 <HAL_RCC_ClockConfig+0x1c0>)
 80088c8:	5ccb      	ldrb	r3, [r1, r3]
 80088ca:	fa22 f303 	lsr.w	r3, r2, r3
 80088ce:	4a09      	ldr	r2, [pc, #36]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 80088d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80088d2:	4b09      	ldr	r3, [pc, #36]	; (80088f8 <HAL_RCC_ClockConfig+0x1c8>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4618      	mov	r0, r3
 80088d8:	f7fe fae4 	bl	8006ea4 <HAL_InitTick>

  return HAL_OK;
 80088dc:	2300      	movs	r3, #0
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3710      	adds	r7, #16
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}
 80088e6:	bf00      	nop
 80088e8:	40023c00 	.word	0x40023c00
 80088ec:	40023800 	.word	0x40023800
 80088f0:	08011a78 	.word	0x08011a78
 80088f4:	20000040 	.word	0x20000040
 80088f8:	20000044 	.word	0x20000044

080088fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80088fc:	b480      	push	{r7}
 80088fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008900:	4b03      	ldr	r3, [pc, #12]	; (8008910 <HAL_RCC_GetHCLKFreq+0x14>)
 8008902:	681b      	ldr	r3, [r3, #0]
}
 8008904:	4618      	mov	r0, r3
 8008906:	46bd      	mov	sp, r7
 8008908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890c:	4770      	bx	lr
 800890e:	bf00      	nop
 8008910:	20000040 	.word	0x20000040

08008914 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008918:	f7ff fff0 	bl	80088fc <HAL_RCC_GetHCLKFreq>
 800891c:	4602      	mov	r2, r0
 800891e:	4b05      	ldr	r3, [pc, #20]	; (8008934 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008920:	689b      	ldr	r3, [r3, #8]
 8008922:	0a9b      	lsrs	r3, r3, #10
 8008924:	f003 0307 	and.w	r3, r3, #7
 8008928:	4903      	ldr	r1, [pc, #12]	; (8008938 <HAL_RCC_GetPCLK1Freq+0x24>)
 800892a:	5ccb      	ldrb	r3, [r1, r3]
 800892c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008930:	4618      	mov	r0, r3
 8008932:	bd80      	pop	{r7, pc}
 8008934:	40023800 	.word	0x40023800
 8008938:	08011a88 	.word	0x08011a88

0800893c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008940:	f7ff ffdc 	bl	80088fc <HAL_RCC_GetHCLKFreq>
 8008944:	4602      	mov	r2, r0
 8008946:	4b05      	ldr	r3, [pc, #20]	; (800895c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008948:	689b      	ldr	r3, [r3, #8]
 800894a:	0b5b      	lsrs	r3, r3, #13
 800894c:	f003 0307 	and.w	r3, r3, #7
 8008950:	4903      	ldr	r1, [pc, #12]	; (8008960 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008952:	5ccb      	ldrb	r3, [r1, r3]
 8008954:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008958:	4618      	mov	r0, r3
 800895a:	bd80      	pop	{r7, pc}
 800895c:	40023800 	.word	0x40023800
 8008960:	08011a88 	.word	0x08011a88

08008964 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008964:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008968:	b0ae      	sub	sp, #184	; 0xb8
 800896a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800896c:	2300      	movs	r3, #0
 800896e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8008972:	2300      	movs	r3, #0
 8008974:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8008978:	2300      	movs	r3, #0
 800897a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800897e:	2300      	movs	r3, #0
 8008980:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8008984:	2300      	movs	r3, #0
 8008986:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800898a:	4bcb      	ldr	r3, [pc, #812]	; (8008cb8 <HAL_RCC_GetSysClockFreq+0x354>)
 800898c:	689b      	ldr	r3, [r3, #8]
 800898e:	f003 030c 	and.w	r3, r3, #12
 8008992:	2b0c      	cmp	r3, #12
 8008994:	f200 8206 	bhi.w	8008da4 <HAL_RCC_GetSysClockFreq+0x440>
 8008998:	a201      	add	r2, pc, #4	; (adr r2, 80089a0 <HAL_RCC_GetSysClockFreq+0x3c>)
 800899a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800899e:	bf00      	nop
 80089a0:	080089d5 	.word	0x080089d5
 80089a4:	08008da5 	.word	0x08008da5
 80089a8:	08008da5 	.word	0x08008da5
 80089ac:	08008da5 	.word	0x08008da5
 80089b0:	080089dd 	.word	0x080089dd
 80089b4:	08008da5 	.word	0x08008da5
 80089b8:	08008da5 	.word	0x08008da5
 80089bc:	08008da5 	.word	0x08008da5
 80089c0:	080089e5 	.word	0x080089e5
 80089c4:	08008da5 	.word	0x08008da5
 80089c8:	08008da5 	.word	0x08008da5
 80089cc:	08008da5 	.word	0x08008da5
 80089d0:	08008bd5 	.word	0x08008bd5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80089d4:	4bb9      	ldr	r3, [pc, #740]	; (8008cbc <HAL_RCC_GetSysClockFreq+0x358>)
 80089d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80089da:	e1e7      	b.n	8008dac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80089dc:	4bb8      	ldr	r3, [pc, #736]	; (8008cc0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80089de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80089e2:	e1e3      	b.n	8008dac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80089e4:	4bb4      	ldr	r3, [pc, #720]	; (8008cb8 <HAL_RCC_GetSysClockFreq+0x354>)
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80089ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80089f0:	4bb1      	ldr	r3, [pc, #708]	; (8008cb8 <HAL_RCC_GetSysClockFreq+0x354>)
 80089f2:	685b      	ldr	r3, [r3, #4]
 80089f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d071      	beq.n	8008ae0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80089fc:	4bae      	ldr	r3, [pc, #696]	; (8008cb8 <HAL_RCC_GetSysClockFreq+0x354>)
 80089fe:	685b      	ldr	r3, [r3, #4]
 8008a00:	099b      	lsrs	r3, r3, #6
 8008a02:	2200      	movs	r2, #0
 8008a04:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008a08:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8008a0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008a10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a14:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008a18:	2300      	movs	r3, #0
 8008a1a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008a1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008a22:	4622      	mov	r2, r4
 8008a24:	462b      	mov	r3, r5
 8008a26:	f04f 0000 	mov.w	r0, #0
 8008a2a:	f04f 0100 	mov.w	r1, #0
 8008a2e:	0159      	lsls	r1, r3, #5
 8008a30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008a34:	0150      	lsls	r0, r2, #5
 8008a36:	4602      	mov	r2, r0
 8008a38:	460b      	mov	r3, r1
 8008a3a:	4621      	mov	r1, r4
 8008a3c:	1a51      	subs	r1, r2, r1
 8008a3e:	6439      	str	r1, [r7, #64]	; 0x40
 8008a40:	4629      	mov	r1, r5
 8008a42:	eb63 0301 	sbc.w	r3, r3, r1
 8008a46:	647b      	str	r3, [r7, #68]	; 0x44
 8008a48:	f04f 0200 	mov.w	r2, #0
 8008a4c:	f04f 0300 	mov.w	r3, #0
 8008a50:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8008a54:	4649      	mov	r1, r9
 8008a56:	018b      	lsls	r3, r1, #6
 8008a58:	4641      	mov	r1, r8
 8008a5a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008a5e:	4641      	mov	r1, r8
 8008a60:	018a      	lsls	r2, r1, #6
 8008a62:	4641      	mov	r1, r8
 8008a64:	1a51      	subs	r1, r2, r1
 8008a66:	63b9      	str	r1, [r7, #56]	; 0x38
 8008a68:	4649      	mov	r1, r9
 8008a6a:	eb63 0301 	sbc.w	r3, r3, r1
 8008a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a70:	f04f 0200 	mov.w	r2, #0
 8008a74:	f04f 0300 	mov.w	r3, #0
 8008a78:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8008a7c:	4649      	mov	r1, r9
 8008a7e:	00cb      	lsls	r3, r1, #3
 8008a80:	4641      	mov	r1, r8
 8008a82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008a86:	4641      	mov	r1, r8
 8008a88:	00ca      	lsls	r2, r1, #3
 8008a8a:	4610      	mov	r0, r2
 8008a8c:	4619      	mov	r1, r3
 8008a8e:	4603      	mov	r3, r0
 8008a90:	4622      	mov	r2, r4
 8008a92:	189b      	adds	r3, r3, r2
 8008a94:	633b      	str	r3, [r7, #48]	; 0x30
 8008a96:	462b      	mov	r3, r5
 8008a98:	460a      	mov	r2, r1
 8008a9a:	eb42 0303 	adc.w	r3, r2, r3
 8008a9e:	637b      	str	r3, [r7, #52]	; 0x34
 8008aa0:	f04f 0200 	mov.w	r2, #0
 8008aa4:	f04f 0300 	mov.w	r3, #0
 8008aa8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008aac:	4629      	mov	r1, r5
 8008aae:	024b      	lsls	r3, r1, #9
 8008ab0:	4621      	mov	r1, r4
 8008ab2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008ab6:	4621      	mov	r1, r4
 8008ab8:	024a      	lsls	r2, r1, #9
 8008aba:	4610      	mov	r0, r2
 8008abc:	4619      	mov	r1, r3
 8008abe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008ac8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008acc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8008ad0:	f7f8 f8fa 	bl	8000cc8 <__aeabi_uldivmod>
 8008ad4:	4602      	mov	r2, r0
 8008ad6:	460b      	mov	r3, r1
 8008ad8:	4613      	mov	r3, r2
 8008ada:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008ade:	e067      	b.n	8008bb0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008ae0:	4b75      	ldr	r3, [pc, #468]	; (8008cb8 <HAL_RCC_GetSysClockFreq+0x354>)
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	099b      	lsrs	r3, r3, #6
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008aec:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8008af0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008af4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008af8:	67bb      	str	r3, [r7, #120]	; 0x78
 8008afa:	2300      	movs	r3, #0
 8008afc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008afe:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8008b02:	4622      	mov	r2, r4
 8008b04:	462b      	mov	r3, r5
 8008b06:	f04f 0000 	mov.w	r0, #0
 8008b0a:	f04f 0100 	mov.w	r1, #0
 8008b0e:	0159      	lsls	r1, r3, #5
 8008b10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008b14:	0150      	lsls	r0, r2, #5
 8008b16:	4602      	mov	r2, r0
 8008b18:	460b      	mov	r3, r1
 8008b1a:	4621      	mov	r1, r4
 8008b1c:	1a51      	subs	r1, r2, r1
 8008b1e:	62b9      	str	r1, [r7, #40]	; 0x28
 8008b20:	4629      	mov	r1, r5
 8008b22:	eb63 0301 	sbc.w	r3, r3, r1
 8008b26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b28:	f04f 0200 	mov.w	r2, #0
 8008b2c:	f04f 0300 	mov.w	r3, #0
 8008b30:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8008b34:	4649      	mov	r1, r9
 8008b36:	018b      	lsls	r3, r1, #6
 8008b38:	4641      	mov	r1, r8
 8008b3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008b3e:	4641      	mov	r1, r8
 8008b40:	018a      	lsls	r2, r1, #6
 8008b42:	4641      	mov	r1, r8
 8008b44:	ebb2 0a01 	subs.w	sl, r2, r1
 8008b48:	4649      	mov	r1, r9
 8008b4a:	eb63 0b01 	sbc.w	fp, r3, r1
 8008b4e:	f04f 0200 	mov.w	r2, #0
 8008b52:	f04f 0300 	mov.w	r3, #0
 8008b56:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008b5a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008b5e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008b62:	4692      	mov	sl, r2
 8008b64:	469b      	mov	fp, r3
 8008b66:	4623      	mov	r3, r4
 8008b68:	eb1a 0303 	adds.w	r3, sl, r3
 8008b6c:	623b      	str	r3, [r7, #32]
 8008b6e:	462b      	mov	r3, r5
 8008b70:	eb4b 0303 	adc.w	r3, fp, r3
 8008b74:	627b      	str	r3, [r7, #36]	; 0x24
 8008b76:	f04f 0200 	mov.w	r2, #0
 8008b7a:	f04f 0300 	mov.w	r3, #0
 8008b7e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8008b82:	4629      	mov	r1, r5
 8008b84:	028b      	lsls	r3, r1, #10
 8008b86:	4621      	mov	r1, r4
 8008b88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008b8c:	4621      	mov	r1, r4
 8008b8e:	028a      	lsls	r2, r1, #10
 8008b90:	4610      	mov	r0, r2
 8008b92:	4619      	mov	r1, r3
 8008b94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008b98:	2200      	movs	r2, #0
 8008b9a:	673b      	str	r3, [r7, #112]	; 0x70
 8008b9c:	677a      	str	r2, [r7, #116]	; 0x74
 8008b9e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008ba2:	f7f8 f891 	bl	8000cc8 <__aeabi_uldivmod>
 8008ba6:	4602      	mov	r2, r0
 8008ba8:	460b      	mov	r3, r1
 8008baa:	4613      	mov	r3, r2
 8008bac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008bb0:	4b41      	ldr	r3, [pc, #260]	; (8008cb8 <HAL_RCC_GetSysClockFreq+0x354>)
 8008bb2:	685b      	ldr	r3, [r3, #4]
 8008bb4:	0c1b      	lsrs	r3, r3, #16
 8008bb6:	f003 0303 	and.w	r3, r3, #3
 8008bba:	3301      	adds	r3, #1
 8008bbc:	005b      	lsls	r3, r3, #1
 8008bbe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8008bc2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008bc6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008bd2:	e0eb      	b.n	8008dac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008bd4:	4b38      	ldr	r3, [pc, #224]	; (8008cb8 <HAL_RCC_GetSysClockFreq+0x354>)
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008bdc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008be0:	4b35      	ldr	r3, [pc, #212]	; (8008cb8 <HAL_RCC_GetSysClockFreq+0x354>)
 8008be2:	685b      	ldr	r3, [r3, #4]
 8008be4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d06b      	beq.n	8008cc4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008bec:	4b32      	ldr	r3, [pc, #200]	; (8008cb8 <HAL_RCC_GetSysClockFreq+0x354>)
 8008bee:	685b      	ldr	r3, [r3, #4]
 8008bf0:	099b      	lsrs	r3, r3, #6
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	66bb      	str	r3, [r7, #104]	; 0x68
 8008bf6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008bf8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bfe:	663b      	str	r3, [r7, #96]	; 0x60
 8008c00:	2300      	movs	r3, #0
 8008c02:	667b      	str	r3, [r7, #100]	; 0x64
 8008c04:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8008c08:	4622      	mov	r2, r4
 8008c0a:	462b      	mov	r3, r5
 8008c0c:	f04f 0000 	mov.w	r0, #0
 8008c10:	f04f 0100 	mov.w	r1, #0
 8008c14:	0159      	lsls	r1, r3, #5
 8008c16:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008c1a:	0150      	lsls	r0, r2, #5
 8008c1c:	4602      	mov	r2, r0
 8008c1e:	460b      	mov	r3, r1
 8008c20:	4621      	mov	r1, r4
 8008c22:	1a51      	subs	r1, r2, r1
 8008c24:	61b9      	str	r1, [r7, #24]
 8008c26:	4629      	mov	r1, r5
 8008c28:	eb63 0301 	sbc.w	r3, r3, r1
 8008c2c:	61fb      	str	r3, [r7, #28]
 8008c2e:	f04f 0200 	mov.w	r2, #0
 8008c32:	f04f 0300 	mov.w	r3, #0
 8008c36:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8008c3a:	4659      	mov	r1, fp
 8008c3c:	018b      	lsls	r3, r1, #6
 8008c3e:	4651      	mov	r1, sl
 8008c40:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008c44:	4651      	mov	r1, sl
 8008c46:	018a      	lsls	r2, r1, #6
 8008c48:	4651      	mov	r1, sl
 8008c4a:	ebb2 0801 	subs.w	r8, r2, r1
 8008c4e:	4659      	mov	r1, fp
 8008c50:	eb63 0901 	sbc.w	r9, r3, r1
 8008c54:	f04f 0200 	mov.w	r2, #0
 8008c58:	f04f 0300 	mov.w	r3, #0
 8008c5c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008c60:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008c64:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008c68:	4690      	mov	r8, r2
 8008c6a:	4699      	mov	r9, r3
 8008c6c:	4623      	mov	r3, r4
 8008c6e:	eb18 0303 	adds.w	r3, r8, r3
 8008c72:	613b      	str	r3, [r7, #16]
 8008c74:	462b      	mov	r3, r5
 8008c76:	eb49 0303 	adc.w	r3, r9, r3
 8008c7a:	617b      	str	r3, [r7, #20]
 8008c7c:	f04f 0200 	mov.w	r2, #0
 8008c80:	f04f 0300 	mov.w	r3, #0
 8008c84:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8008c88:	4629      	mov	r1, r5
 8008c8a:	024b      	lsls	r3, r1, #9
 8008c8c:	4621      	mov	r1, r4
 8008c8e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008c92:	4621      	mov	r1, r4
 8008c94:	024a      	lsls	r2, r1, #9
 8008c96:	4610      	mov	r0, r2
 8008c98:	4619      	mov	r1, r3
 8008c9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	65bb      	str	r3, [r7, #88]	; 0x58
 8008ca2:	65fa      	str	r2, [r7, #92]	; 0x5c
 8008ca4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008ca8:	f7f8 f80e 	bl	8000cc8 <__aeabi_uldivmod>
 8008cac:	4602      	mov	r2, r0
 8008cae:	460b      	mov	r3, r1
 8008cb0:	4613      	mov	r3, r2
 8008cb2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008cb6:	e065      	b.n	8008d84 <HAL_RCC_GetSysClockFreq+0x420>
 8008cb8:	40023800 	.word	0x40023800
 8008cbc:	00f42400 	.word	0x00f42400
 8008cc0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008cc4:	4b3d      	ldr	r3, [pc, #244]	; (8008dbc <HAL_RCC_GetSysClockFreq+0x458>)
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	099b      	lsrs	r3, r3, #6
 8008cca:	2200      	movs	r2, #0
 8008ccc:	4618      	mov	r0, r3
 8008cce:	4611      	mov	r1, r2
 8008cd0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008cd4:	653b      	str	r3, [r7, #80]	; 0x50
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	657b      	str	r3, [r7, #84]	; 0x54
 8008cda:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8008cde:	4642      	mov	r2, r8
 8008ce0:	464b      	mov	r3, r9
 8008ce2:	f04f 0000 	mov.w	r0, #0
 8008ce6:	f04f 0100 	mov.w	r1, #0
 8008cea:	0159      	lsls	r1, r3, #5
 8008cec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008cf0:	0150      	lsls	r0, r2, #5
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	460b      	mov	r3, r1
 8008cf6:	4641      	mov	r1, r8
 8008cf8:	1a51      	subs	r1, r2, r1
 8008cfa:	60b9      	str	r1, [r7, #8]
 8008cfc:	4649      	mov	r1, r9
 8008cfe:	eb63 0301 	sbc.w	r3, r3, r1
 8008d02:	60fb      	str	r3, [r7, #12]
 8008d04:	f04f 0200 	mov.w	r2, #0
 8008d08:	f04f 0300 	mov.w	r3, #0
 8008d0c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008d10:	4659      	mov	r1, fp
 8008d12:	018b      	lsls	r3, r1, #6
 8008d14:	4651      	mov	r1, sl
 8008d16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008d1a:	4651      	mov	r1, sl
 8008d1c:	018a      	lsls	r2, r1, #6
 8008d1e:	4651      	mov	r1, sl
 8008d20:	1a54      	subs	r4, r2, r1
 8008d22:	4659      	mov	r1, fp
 8008d24:	eb63 0501 	sbc.w	r5, r3, r1
 8008d28:	f04f 0200 	mov.w	r2, #0
 8008d2c:	f04f 0300 	mov.w	r3, #0
 8008d30:	00eb      	lsls	r3, r5, #3
 8008d32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d36:	00e2      	lsls	r2, r4, #3
 8008d38:	4614      	mov	r4, r2
 8008d3a:	461d      	mov	r5, r3
 8008d3c:	4643      	mov	r3, r8
 8008d3e:	18e3      	adds	r3, r4, r3
 8008d40:	603b      	str	r3, [r7, #0]
 8008d42:	464b      	mov	r3, r9
 8008d44:	eb45 0303 	adc.w	r3, r5, r3
 8008d48:	607b      	str	r3, [r7, #4]
 8008d4a:	f04f 0200 	mov.w	r2, #0
 8008d4e:	f04f 0300 	mov.w	r3, #0
 8008d52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008d56:	4629      	mov	r1, r5
 8008d58:	028b      	lsls	r3, r1, #10
 8008d5a:	4621      	mov	r1, r4
 8008d5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008d60:	4621      	mov	r1, r4
 8008d62:	028a      	lsls	r2, r1, #10
 8008d64:	4610      	mov	r0, r2
 8008d66:	4619      	mov	r1, r3
 8008d68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d70:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008d72:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008d76:	f7f7 ffa7 	bl	8000cc8 <__aeabi_uldivmod>
 8008d7a:	4602      	mov	r2, r0
 8008d7c:	460b      	mov	r3, r1
 8008d7e:	4613      	mov	r3, r2
 8008d80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008d84:	4b0d      	ldr	r3, [pc, #52]	; (8008dbc <HAL_RCC_GetSysClockFreq+0x458>)
 8008d86:	685b      	ldr	r3, [r3, #4]
 8008d88:	0f1b      	lsrs	r3, r3, #28
 8008d8a:	f003 0307 	and.w	r3, r3, #7
 8008d8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8008d92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008d96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d9e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008da2:	e003      	b.n	8008dac <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008da4:	4b06      	ldr	r3, [pc, #24]	; (8008dc0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8008da6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008daa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008dac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	37b8      	adds	r7, #184	; 0xb8
 8008db4:	46bd      	mov	sp, r7
 8008db6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008dba:	bf00      	nop
 8008dbc:	40023800 	.word	0x40023800
 8008dc0:	00f42400 	.word	0x00f42400

08008dc4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b086      	sub	sp, #24
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d101      	bne.n	8008dd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	e28d      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f003 0301 	and.w	r3, r3, #1
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	f000 8083 	beq.w	8008eea <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008de4:	4b94      	ldr	r3, [pc, #592]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008de6:	689b      	ldr	r3, [r3, #8]
 8008de8:	f003 030c 	and.w	r3, r3, #12
 8008dec:	2b04      	cmp	r3, #4
 8008dee:	d019      	beq.n	8008e24 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008df0:	4b91      	ldr	r3, [pc, #580]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008df2:	689b      	ldr	r3, [r3, #8]
 8008df4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008df8:	2b08      	cmp	r3, #8
 8008dfa:	d106      	bne.n	8008e0a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008dfc:	4b8e      	ldr	r3, [pc, #568]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008e04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e08:	d00c      	beq.n	8008e24 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008e0a:	4b8b      	ldr	r3, [pc, #556]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008e0c:	689b      	ldr	r3, [r3, #8]
 8008e0e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008e12:	2b0c      	cmp	r3, #12
 8008e14:	d112      	bne.n	8008e3c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008e16:	4b88      	ldr	r3, [pc, #544]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008e18:	685b      	ldr	r3, [r3, #4]
 8008e1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008e1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e22:	d10b      	bne.n	8008e3c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e24:	4b84      	ldr	r3, [pc, #528]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d05b      	beq.n	8008ee8 <HAL_RCC_OscConfig+0x124>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d157      	bne.n	8008ee8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8008e38:	2301      	movs	r3, #1
 8008e3a:	e25a      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e44:	d106      	bne.n	8008e54 <HAL_RCC_OscConfig+0x90>
 8008e46:	4b7c      	ldr	r3, [pc, #496]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a7b      	ldr	r2, [pc, #492]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008e4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e50:	6013      	str	r3, [r2, #0]
 8008e52:	e01d      	b.n	8008e90 <HAL_RCC_OscConfig+0xcc>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008e5c:	d10c      	bne.n	8008e78 <HAL_RCC_OscConfig+0xb4>
 8008e5e:	4b76      	ldr	r3, [pc, #472]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	4a75      	ldr	r2, [pc, #468]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008e64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e68:	6013      	str	r3, [r2, #0]
 8008e6a:	4b73      	ldr	r3, [pc, #460]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a72      	ldr	r2, [pc, #456]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008e70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e74:	6013      	str	r3, [r2, #0]
 8008e76:	e00b      	b.n	8008e90 <HAL_RCC_OscConfig+0xcc>
 8008e78:	4b6f      	ldr	r3, [pc, #444]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a6e      	ldr	r2, [pc, #440]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008e7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e82:	6013      	str	r3, [r2, #0]
 8008e84:	4b6c      	ldr	r3, [pc, #432]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4a6b      	ldr	r2, [pc, #428]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008e8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008e8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d013      	beq.n	8008ec0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e98:	f7fe f848 	bl	8006f2c <HAL_GetTick>
 8008e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008e9e:	e008      	b.n	8008eb2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008ea0:	f7fe f844 	bl	8006f2c <HAL_GetTick>
 8008ea4:	4602      	mov	r2, r0
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	1ad3      	subs	r3, r2, r3
 8008eaa:	2b64      	cmp	r3, #100	; 0x64
 8008eac:	d901      	bls.n	8008eb2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8008eae:	2303      	movs	r3, #3
 8008eb0:	e21f      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008eb2:	4b61      	ldr	r3, [pc, #388]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d0f0      	beq.n	8008ea0 <HAL_RCC_OscConfig+0xdc>
 8008ebe:	e014      	b.n	8008eea <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ec0:	f7fe f834 	bl	8006f2c <HAL_GetTick>
 8008ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008ec6:	e008      	b.n	8008eda <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008ec8:	f7fe f830 	bl	8006f2c <HAL_GetTick>
 8008ecc:	4602      	mov	r2, r0
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	1ad3      	subs	r3, r2, r3
 8008ed2:	2b64      	cmp	r3, #100	; 0x64
 8008ed4:	d901      	bls.n	8008eda <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8008ed6:	2303      	movs	r3, #3
 8008ed8:	e20b      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008eda:	4b57      	ldr	r3, [pc, #348]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d1f0      	bne.n	8008ec8 <HAL_RCC_OscConfig+0x104>
 8008ee6:	e000      	b.n	8008eea <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ee8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f003 0302 	and.w	r3, r3, #2
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d06f      	beq.n	8008fd6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008ef6:	4b50      	ldr	r3, [pc, #320]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008ef8:	689b      	ldr	r3, [r3, #8]
 8008efa:	f003 030c 	and.w	r3, r3, #12
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d017      	beq.n	8008f32 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008f02:	4b4d      	ldr	r3, [pc, #308]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008f04:	689b      	ldr	r3, [r3, #8]
 8008f06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008f0a:	2b08      	cmp	r3, #8
 8008f0c:	d105      	bne.n	8008f1a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008f0e:	4b4a      	ldr	r3, [pc, #296]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d00b      	beq.n	8008f32 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008f1a:	4b47      	ldr	r3, [pc, #284]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008f1c:	689b      	ldr	r3, [r3, #8]
 8008f1e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008f22:	2b0c      	cmp	r3, #12
 8008f24:	d11c      	bne.n	8008f60 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008f26:	4b44      	ldr	r3, [pc, #272]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d116      	bne.n	8008f60 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008f32:	4b41      	ldr	r3, [pc, #260]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f003 0302 	and.w	r3, r3, #2
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d005      	beq.n	8008f4a <HAL_RCC_OscConfig+0x186>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	68db      	ldr	r3, [r3, #12]
 8008f42:	2b01      	cmp	r3, #1
 8008f44:	d001      	beq.n	8008f4a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8008f46:	2301      	movs	r3, #1
 8008f48:	e1d3      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f4a:	4b3b      	ldr	r3, [pc, #236]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	691b      	ldr	r3, [r3, #16]
 8008f56:	00db      	lsls	r3, r3, #3
 8008f58:	4937      	ldr	r1, [pc, #220]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008f5a:	4313      	orrs	r3, r2
 8008f5c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008f5e:	e03a      	b.n	8008fd6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	68db      	ldr	r3, [r3, #12]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d020      	beq.n	8008faa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008f68:	4b34      	ldr	r3, [pc, #208]	; (800903c <HAL_RCC_OscConfig+0x278>)
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f6e:	f7fd ffdd 	bl	8006f2c <HAL_GetTick>
 8008f72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f74:	e008      	b.n	8008f88 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008f76:	f7fd ffd9 	bl	8006f2c <HAL_GetTick>
 8008f7a:	4602      	mov	r2, r0
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	1ad3      	subs	r3, r2, r3
 8008f80:	2b02      	cmp	r3, #2
 8008f82:	d901      	bls.n	8008f88 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008f84:	2303      	movs	r3, #3
 8008f86:	e1b4      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f88:	4b2b      	ldr	r3, [pc, #172]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f003 0302 	and.w	r3, r3, #2
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d0f0      	beq.n	8008f76 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f94:	4b28      	ldr	r3, [pc, #160]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	691b      	ldr	r3, [r3, #16]
 8008fa0:	00db      	lsls	r3, r3, #3
 8008fa2:	4925      	ldr	r1, [pc, #148]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008fa4:	4313      	orrs	r3, r2
 8008fa6:	600b      	str	r3, [r1, #0]
 8008fa8:	e015      	b.n	8008fd6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008faa:	4b24      	ldr	r3, [pc, #144]	; (800903c <HAL_RCC_OscConfig+0x278>)
 8008fac:	2200      	movs	r2, #0
 8008fae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fb0:	f7fd ffbc 	bl	8006f2c <HAL_GetTick>
 8008fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008fb6:	e008      	b.n	8008fca <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008fb8:	f7fd ffb8 	bl	8006f2c <HAL_GetTick>
 8008fbc:	4602      	mov	r2, r0
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	1ad3      	subs	r3, r2, r3
 8008fc2:	2b02      	cmp	r3, #2
 8008fc4:	d901      	bls.n	8008fca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008fc6:	2303      	movs	r3, #3
 8008fc8:	e193      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008fca:	4b1b      	ldr	r3, [pc, #108]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f003 0302 	and.w	r3, r3, #2
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d1f0      	bne.n	8008fb8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f003 0308 	and.w	r3, r3, #8
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d036      	beq.n	8009050 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	695b      	ldr	r3, [r3, #20]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d016      	beq.n	8009018 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008fea:	4b15      	ldr	r3, [pc, #84]	; (8009040 <HAL_RCC_OscConfig+0x27c>)
 8008fec:	2201      	movs	r2, #1
 8008fee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ff0:	f7fd ff9c 	bl	8006f2c <HAL_GetTick>
 8008ff4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008ff6:	e008      	b.n	800900a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008ff8:	f7fd ff98 	bl	8006f2c <HAL_GetTick>
 8008ffc:	4602      	mov	r2, r0
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	1ad3      	subs	r3, r2, r3
 8009002:	2b02      	cmp	r3, #2
 8009004:	d901      	bls.n	800900a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8009006:	2303      	movs	r3, #3
 8009008:	e173      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800900a:	4b0b      	ldr	r3, [pc, #44]	; (8009038 <HAL_RCC_OscConfig+0x274>)
 800900c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800900e:	f003 0302 	and.w	r3, r3, #2
 8009012:	2b00      	cmp	r3, #0
 8009014:	d0f0      	beq.n	8008ff8 <HAL_RCC_OscConfig+0x234>
 8009016:	e01b      	b.n	8009050 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009018:	4b09      	ldr	r3, [pc, #36]	; (8009040 <HAL_RCC_OscConfig+0x27c>)
 800901a:	2200      	movs	r2, #0
 800901c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800901e:	f7fd ff85 	bl	8006f2c <HAL_GetTick>
 8009022:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009024:	e00e      	b.n	8009044 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009026:	f7fd ff81 	bl	8006f2c <HAL_GetTick>
 800902a:	4602      	mov	r2, r0
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	1ad3      	subs	r3, r2, r3
 8009030:	2b02      	cmp	r3, #2
 8009032:	d907      	bls.n	8009044 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8009034:	2303      	movs	r3, #3
 8009036:	e15c      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
 8009038:	40023800 	.word	0x40023800
 800903c:	42470000 	.word	0x42470000
 8009040:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009044:	4b8a      	ldr	r3, [pc, #552]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009046:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009048:	f003 0302 	and.w	r3, r3, #2
 800904c:	2b00      	cmp	r3, #0
 800904e:	d1ea      	bne.n	8009026 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f003 0304 	and.w	r3, r3, #4
 8009058:	2b00      	cmp	r3, #0
 800905a:	f000 8097 	beq.w	800918c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800905e:	2300      	movs	r3, #0
 8009060:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009062:	4b83      	ldr	r3, [pc, #524]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800906a:	2b00      	cmp	r3, #0
 800906c:	d10f      	bne.n	800908e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800906e:	2300      	movs	r3, #0
 8009070:	60bb      	str	r3, [r7, #8]
 8009072:	4b7f      	ldr	r3, [pc, #508]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009076:	4a7e      	ldr	r2, [pc, #504]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009078:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800907c:	6413      	str	r3, [r2, #64]	; 0x40
 800907e:	4b7c      	ldr	r3, [pc, #496]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009086:	60bb      	str	r3, [r7, #8]
 8009088:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800908a:	2301      	movs	r3, #1
 800908c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800908e:	4b79      	ldr	r3, [pc, #484]	; (8009274 <HAL_RCC_OscConfig+0x4b0>)
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009096:	2b00      	cmp	r3, #0
 8009098:	d118      	bne.n	80090cc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800909a:	4b76      	ldr	r3, [pc, #472]	; (8009274 <HAL_RCC_OscConfig+0x4b0>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	4a75      	ldr	r2, [pc, #468]	; (8009274 <HAL_RCC_OscConfig+0x4b0>)
 80090a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80090a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80090a6:	f7fd ff41 	bl	8006f2c <HAL_GetTick>
 80090aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090ac:	e008      	b.n	80090c0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80090ae:	f7fd ff3d 	bl	8006f2c <HAL_GetTick>
 80090b2:	4602      	mov	r2, r0
 80090b4:	693b      	ldr	r3, [r7, #16]
 80090b6:	1ad3      	subs	r3, r2, r3
 80090b8:	2b02      	cmp	r3, #2
 80090ba:	d901      	bls.n	80090c0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80090bc:	2303      	movs	r3, #3
 80090be:	e118      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090c0:	4b6c      	ldr	r3, [pc, #432]	; (8009274 <HAL_RCC_OscConfig+0x4b0>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d0f0      	beq.n	80090ae <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	689b      	ldr	r3, [r3, #8]
 80090d0:	2b01      	cmp	r3, #1
 80090d2:	d106      	bne.n	80090e2 <HAL_RCC_OscConfig+0x31e>
 80090d4:	4b66      	ldr	r3, [pc, #408]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 80090d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090d8:	4a65      	ldr	r2, [pc, #404]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 80090da:	f043 0301 	orr.w	r3, r3, #1
 80090de:	6713      	str	r3, [r2, #112]	; 0x70
 80090e0:	e01c      	b.n	800911c <HAL_RCC_OscConfig+0x358>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	689b      	ldr	r3, [r3, #8]
 80090e6:	2b05      	cmp	r3, #5
 80090e8:	d10c      	bne.n	8009104 <HAL_RCC_OscConfig+0x340>
 80090ea:	4b61      	ldr	r3, [pc, #388]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 80090ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090ee:	4a60      	ldr	r2, [pc, #384]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 80090f0:	f043 0304 	orr.w	r3, r3, #4
 80090f4:	6713      	str	r3, [r2, #112]	; 0x70
 80090f6:	4b5e      	ldr	r3, [pc, #376]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 80090f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090fa:	4a5d      	ldr	r2, [pc, #372]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 80090fc:	f043 0301 	orr.w	r3, r3, #1
 8009100:	6713      	str	r3, [r2, #112]	; 0x70
 8009102:	e00b      	b.n	800911c <HAL_RCC_OscConfig+0x358>
 8009104:	4b5a      	ldr	r3, [pc, #360]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009108:	4a59      	ldr	r2, [pc, #356]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 800910a:	f023 0301 	bic.w	r3, r3, #1
 800910e:	6713      	str	r3, [r2, #112]	; 0x70
 8009110:	4b57      	ldr	r3, [pc, #348]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009112:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009114:	4a56      	ldr	r2, [pc, #344]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009116:	f023 0304 	bic.w	r3, r3, #4
 800911a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	689b      	ldr	r3, [r3, #8]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d015      	beq.n	8009150 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009124:	f7fd ff02 	bl	8006f2c <HAL_GetTick>
 8009128:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800912a:	e00a      	b.n	8009142 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800912c:	f7fd fefe 	bl	8006f2c <HAL_GetTick>
 8009130:	4602      	mov	r2, r0
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	1ad3      	subs	r3, r2, r3
 8009136:	f241 3288 	movw	r2, #5000	; 0x1388
 800913a:	4293      	cmp	r3, r2
 800913c:	d901      	bls.n	8009142 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800913e:	2303      	movs	r3, #3
 8009140:	e0d7      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009142:	4b4b      	ldr	r3, [pc, #300]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009146:	f003 0302 	and.w	r3, r3, #2
 800914a:	2b00      	cmp	r3, #0
 800914c:	d0ee      	beq.n	800912c <HAL_RCC_OscConfig+0x368>
 800914e:	e014      	b.n	800917a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009150:	f7fd feec 	bl	8006f2c <HAL_GetTick>
 8009154:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009156:	e00a      	b.n	800916e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009158:	f7fd fee8 	bl	8006f2c <HAL_GetTick>
 800915c:	4602      	mov	r2, r0
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	1ad3      	subs	r3, r2, r3
 8009162:	f241 3288 	movw	r2, #5000	; 0x1388
 8009166:	4293      	cmp	r3, r2
 8009168:	d901      	bls.n	800916e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800916a:	2303      	movs	r3, #3
 800916c:	e0c1      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800916e:	4b40      	ldr	r3, [pc, #256]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009172:	f003 0302 	and.w	r3, r3, #2
 8009176:	2b00      	cmp	r3, #0
 8009178:	d1ee      	bne.n	8009158 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800917a:	7dfb      	ldrb	r3, [r7, #23]
 800917c:	2b01      	cmp	r3, #1
 800917e:	d105      	bne.n	800918c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009180:	4b3b      	ldr	r3, [pc, #236]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009184:	4a3a      	ldr	r2, [pc, #232]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009186:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800918a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	699b      	ldr	r3, [r3, #24]
 8009190:	2b00      	cmp	r3, #0
 8009192:	f000 80ad 	beq.w	80092f0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009196:	4b36      	ldr	r3, [pc, #216]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009198:	689b      	ldr	r3, [r3, #8]
 800919a:	f003 030c 	and.w	r3, r3, #12
 800919e:	2b08      	cmp	r3, #8
 80091a0:	d060      	beq.n	8009264 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	699b      	ldr	r3, [r3, #24]
 80091a6:	2b02      	cmp	r3, #2
 80091a8:	d145      	bne.n	8009236 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80091aa:	4b33      	ldr	r3, [pc, #204]	; (8009278 <HAL_RCC_OscConfig+0x4b4>)
 80091ac:	2200      	movs	r2, #0
 80091ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091b0:	f7fd febc 	bl	8006f2c <HAL_GetTick>
 80091b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80091b6:	e008      	b.n	80091ca <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80091b8:	f7fd feb8 	bl	8006f2c <HAL_GetTick>
 80091bc:	4602      	mov	r2, r0
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	1ad3      	subs	r3, r2, r3
 80091c2:	2b02      	cmp	r3, #2
 80091c4:	d901      	bls.n	80091ca <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80091c6:	2303      	movs	r3, #3
 80091c8:	e093      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80091ca:	4b29      	ldr	r3, [pc, #164]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d1f0      	bne.n	80091b8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	69da      	ldr	r2, [r3, #28]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6a1b      	ldr	r3, [r3, #32]
 80091de:	431a      	orrs	r2, r3
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091e4:	019b      	lsls	r3, r3, #6
 80091e6:	431a      	orrs	r2, r3
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091ec:	085b      	lsrs	r3, r3, #1
 80091ee:	3b01      	subs	r3, #1
 80091f0:	041b      	lsls	r3, r3, #16
 80091f2:	431a      	orrs	r2, r3
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091f8:	061b      	lsls	r3, r3, #24
 80091fa:	431a      	orrs	r2, r3
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009200:	071b      	lsls	r3, r3, #28
 8009202:	491b      	ldr	r1, [pc, #108]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009204:	4313      	orrs	r3, r2
 8009206:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009208:	4b1b      	ldr	r3, [pc, #108]	; (8009278 <HAL_RCC_OscConfig+0x4b4>)
 800920a:	2201      	movs	r2, #1
 800920c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800920e:	f7fd fe8d 	bl	8006f2c <HAL_GetTick>
 8009212:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009214:	e008      	b.n	8009228 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009216:	f7fd fe89 	bl	8006f2c <HAL_GetTick>
 800921a:	4602      	mov	r2, r0
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	1ad3      	subs	r3, r2, r3
 8009220:	2b02      	cmp	r3, #2
 8009222:	d901      	bls.n	8009228 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8009224:	2303      	movs	r3, #3
 8009226:	e064      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009228:	4b11      	ldr	r3, [pc, #68]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009230:	2b00      	cmp	r3, #0
 8009232:	d0f0      	beq.n	8009216 <HAL_RCC_OscConfig+0x452>
 8009234:	e05c      	b.n	80092f0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009236:	4b10      	ldr	r3, [pc, #64]	; (8009278 <HAL_RCC_OscConfig+0x4b4>)
 8009238:	2200      	movs	r2, #0
 800923a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800923c:	f7fd fe76 	bl	8006f2c <HAL_GetTick>
 8009240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009242:	e008      	b.n	8009256 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009244:	f7fd fe72 	bl	8006f2c <HAL_GetTick>
 8009248:	4602      	mov	r2, r0
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	1ad3      	subs	r3, r2, r3
 800924e:	2b02      	cmp	r3, #2
 8009250:	d901      	bls.n	8009256 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8009252:	2303      	movs	r3, #3
 8009254:	e04d      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009256:	4b06      	ldr	r3, [pc, #24]	; (8009270 <HAL_RCC_OscConfig+0x4ac>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800925e:	2b00      	cmp	r3, #0
 8009260:	d1f0      	bne.n	8009244 <HAL_RCC_OscConfig+0x480>
 8009262:	e045      	b.n	80092f0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	699b      	ldr	r3, [r3, #24]
 8009268:	2b01      	cmp	r3, #1
 800926a:	d107      	bne.n	800927c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800926c:	2301      	movs	r3, #1
 800926e:	e040      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
 8009270:	40023800 	.word	0x40023800
 8009274:	40007000 	.word	0x40007000
 8009278:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800927c:	4b1f      	ldr	r3, [pc, #124]	; (80092fc <HAL_RCC_OscConfig+0x538>)
 800927e:	685b      	ldr	r3, [r3, #4]
 8009280:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	699b      	ldr	r3, [r3, #24]
 8009286:	2b01      	cmp	r3, #1
 8009288:	d030      	beq.n	80092ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009294:	429a      	cmp	r2, r3
 8009296:	d129      	bne.n	80092ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d122      	bne.n	80092ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80092a6:	68fa      	ldr	r2, [r7, #12]
 80092a8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80092ac:	4013      	ands	r3, r2
 80092ae:	687a      	ldr	r2, [r7, #4]
 80092b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80092b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d119      	bne.n	80092ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092c2:	085b      	lsrs	r3, r3, #1
 80092c4:	3b01      	subs	r3, #1
 80092c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80092c8:	429a      	cmp	r2, r3
 80092ca:	d10f      	bne.n	80092ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80092d8:	429a      	cmp	r2, r3
 80092da:	d107      	bne.n	80092ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092e6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d001      	beq.n	80092f0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80092ec:	2301      	movs	r3, #1
 80092ee:	e000      	b.n	80092f2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80092f0:	2300      	movs	r3, #0
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3718      	adds	r7, #24
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}
 80092fa:	bf00      	nop
 80092fc:	40023800 	.word	0x40023800

08009300 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b082      	sub	sp, #8
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d101      	bne.n	8009312 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800930e:	2301      	movs	r3, #1
 8009310:	e07b      	b.n	800940a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009316:	2b00      	cmp	r3, #0
 8009318:	d108      	bne.n	800932c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	685b      	ldr	r3, [r3, #4]
 800931e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009322:	d009      	beq.n	8009338 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2200      	movs	r2, #0
 8009328:	61da      	str	r2, [r3, #28]
 800932a:	e005      	b.n	8009338 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2200      	movs	r2, #0
 8009330:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2200      	movs	r2, #0
 8009336:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2200      	movs	r2, #0
 800933c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009344:	b2db      	uxtb	r3, r3
 8009346:	2b00      	cmp	r3, #0
 8009348:	d106      	bne.n	8009358 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2200      	movs	r2, #0
 800934e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f7fc fe86 	bl	8006064 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2202      	movs	r2, #2
 800935c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	681a      	ldr	r2, [r3, #0]
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800936e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009380:	431a      	orrs	r2, r3
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	68db      	ldr	r3, [r3, #12]
 8009386:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800938a:	431a      	orrs	r2, r3
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	691b      	ldr	r3, [r3, #16]
 8009390:	f003 0302 	and.w	r3, r3, #2
 8009394:	431a      	orrs	r2, r3
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	695b      	ldr	r3, [r3, #20]
 800939a:	f003 0301 	and.w	r3, r3, #1
 800939e:	431a      	orrs	r2, r3
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	699b      	ldr	r3, [r3, #24]
 80093a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80093a8:	431a      	orrs	r2, r3
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	69db      	ldr	r3, [r3, #28]
 80093ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80093b2:	431a      	orrs	r2, r3
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6a1b      	ldr	r3, [r3, #32]
 80093b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093bc:	ea42 0103 	orr.w	r1, r2, r3
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093c4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	430a      	orrs	r2, r1
 80093ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	699b      	ldr	r3, [r3, #24]
 80093d4:	0c1b      	lsrs	r3, r3, #16
 80093d6:	f003 0104 	and.w	r1, r3, #4
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093de:	f003 0210 	and.w	r2, r3, #16
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	430a      	orrs	r2, r1
 80093e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	69da      	ldr	r2, [r3, #28]
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80093f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2200      	movs	r2, #0
 80093fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2201      	movs	r2, #1
 8009404:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009408:	2300      	movs	r3, #0
}
 800940a:	4618      	mov	r0, r3
 800940c:	3708      	adds	r7, #8
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}

08009412 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009412:	b580      	push	{r7, lr}
 8009414:	b08c      	sub	sp, #48	; 0x30
 8009416:	af00      	add	r7, sp, #0
 8009418:	60f8      	str	r0, [r7, #12]
 800941a:	60b9      	str	r1, [r7, #8]
 800941c:	607a      	str	r2, [r7, #4]
 800941e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009420:	2301      	movs	r3, #1
 8009422:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009424:	2300      	movs	r3, #0
 8009426:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009430:	2b01      	cmp	r3, #1
 8009432:	d101      	bne.n	8009438 <HAL_SPI_TransmitReceive+0x26>
 8009434:	2302      	movs	r3, #2
 8009436:	e18a      	b.n	800974e <HAL_SPI_TransmitReceive+0x33c>
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2201      	movs	r2, #1
 800943c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009440:	f7fd fd74 	bl	8006f2c <HAL_GetTick>
 8009444:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800944c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	685b      	ldr	r3, [r3, #4]
 8009454:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009456:	887b      	ldrh	r3, [r7, #2]
 8009458:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800945a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800945e:	2b01      	cmp	r3, #1
 8009460:	d00f      	beq.n	8009482 <HAL_SPI_TransmitReceive+0x70>
 8009462:	69fb      	ldr	r3, [r7, #28]
 8009464:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009468:	d107      	bne.n	800947a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	689b      	ldr	r3, [r3, #8]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d103      	bne.n	800947a <HAL_SPI_TransmitReceive+0x68>
 8009472:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009476:	2b04      	cmp	r3, #4
 8009478:	d003      	beq.n	8009482 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800947a:	2302      	movs	r3, #2
 800947c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009480:	e15b      	b.n	800973a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d005      	beq.n	8009494 <HAL_SPI_TransmitReceive+0x82>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d002      	beq.n	8009494 <HAL_SPI_TransmitReceive+0x82>
 800948e:	887b      	ldrh	r3, [r7, #2]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d103      	bne.n	800949c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009494:	2301      	movs	r3, #1
 8009496:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800949a:	e14e      	b.n	800973a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	2b04      	cmp	r3, #4
 80094a6:	d003      	beq.n	80094b0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	2205      	movs	r2, #5
 80094ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2200      	movs	r2, #0
 80094b4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	687a      	ldr	r2, [r7, #4]
 80094ba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	887a      	ldrh	r2, [r7, #2]
 80094c0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	887a      	ldrh	r2, [r7, #2]
 80094c6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	68ba      	ldr	r2, [r7, #8]
 80094cc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	887a      	ldrh	r2, [r7, #2]
 80094d2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	887a      	ldrh	r2, [r7, #2]
 80094d8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2200      	movs	r2, #0
 80094de:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	2200      	movs	r2, #0
 80094e4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094f0:	2b40      	cmp	r3, #64	; 0x40
 80094f2:	d007      	beq.n	8009504 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	681a      	ldr	r2, [r3, #0]
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009502:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	68db      	ldr	r3, [r3, #12]
 8009508:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800950c:	d178      	bne.n	8009600 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d002      	beq.n	800951c <HAL_SPI_TransmitReceive+0x10a>
 8009516:	8b7b      	ldrh	r3, [r7, #26]
 8009518:	2b01      	cmp	r3, #1
 800951a:	d166      	bne.n	80095ea <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009520:	881a      	ldrh	r2, [r3, #0]
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800952c:	1c9a      	adds	r2, r3, #2
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009536:	b29b      	uxth	r3, r3
 8009538:	3b01      	subs	r3, #1
 800953a:	b29a      	uxth	r2, r3
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009540:	e053      	b.n	80095ea <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	689b      	ldr	r3, [r3, #8]
 8009548:	f003 0302 	and.w	r3, r3, #2
 800954c:	2b02      	cmp	r3, #2
 800954e:	d11b      	bne.n	8009588 <HAL_SPI_TransmitReceive+0x176>
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009554:	b29b      	uxth	r3, r3
 8009556:	2b00      	cmp	r3, #0
 8009558:	d016      	beq.n	8009588 <HAL_SPI_TransmitReceive+0x176>
 800955a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800955c:	2b01      	cmp	r3, #1
 800955e:	d113      	bne.n	8009588 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009564:	881a      	ldrh	r2, [r3, #0]
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009570:	1c9a      	adds	r2, r3, #2
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800957a:	b29b      	uxth	r3, r3
 800957c:	3b01      	subs	r3, #1
 800957e:	b29a      	uxth	r2, r3
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009584:	2300      	movs	r3, #0
 8009586:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	689b      	ldr	r3, [r3, #8]
 800958e:	f003 0301 	and.w	r3, r3, #1
 8009592:	2b01      	cmp	r3, #1
 8009594:	d119      	bne.n	80095ca <HAL_SPI_TransmitReceive+0x1b8>
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800959a:	b29b      	uxth	r3, r3
 800959c:	2b00      	cmp	r3, #0
 800959e:	d014      	beq.n	80095ca <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	68da      	ldr	r2, [r3, #12]
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095aa:	b292      	uxth	r2, r2
 80095ac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095b2:	1c9a      	adds	r2, r3, #2
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095bc:	b29b      	uxth	r3, r3
 80095be:	3b01      	subs	r3, #1
 80095c0:	b29a      	uxth	r2, r3
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80095c6:	2301      	movs	r3, #1
 80095c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80095ca:	f7fd fcaf 	bl	8006f2c <HAL_GetTick>
 80095ce:	4602      	mov	r2, r0
 80095d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095d2:	1ad3      	subs	r3, r2, r3
 80095d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80095d6:	429a      	cmp	r2, r3
 80095d8:	d807      	bhi.n	80095ea <HAL_SPI_TransmitReceive+0x1d8>
 80095da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80095e0:	d003      	beq.n	80095ea <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80095e2:	2303      	movs	r3, #3
 80095e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80095e8:	e0a7      	b.n	800973a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80095ee:	b29b      	uxth	r3, r3
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d1a6      	bne.n	8009542 <HAL_SPI_TransmitReceive+0x130>
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095f8:	b29b      	uxth	r3, r3
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d1a1      	bne.n	8009542 <HAL_SPI_TransmitReceive+0x130>
 80095fe:	e07c      	b.n	80096fa <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	685b      	ldr	r3, [r3, #4]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d002      	beq.n	800960e <HAL_SPI_TransmitReceive+0x1fc>
 8009608:	8b7b      	ldrh	r3, [r7, #26]
 800960a:	2b01      	cmp	r3, #1
 800960c:	d16b      	bne.n	80096e6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	330c      	adds	r3, #12
 8009618:	7812      	ldrb	r2, [r2, #0]
 800961a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009620:	1c5a      	adds	r2, r3, #1
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800962a:	b29b      	uxth	r3, r3
 800962c:	3b01      	subs	r3, #1
 800962e:	b29a      	uxth	r2, r3
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009634:	e057      	b.n	80096e6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	689b      	ldr	r3, [r3, #8]
 800963c:	f003 0302 	and.w	r3, r3, #2
 8009640:	2b02      	cmp	r3, #2
 8009642:	d11c      	bne.n	800967e <HAL_SPI_TransmitReceive+0x26c>
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009648:	b29b      	uxth	r3, r3
 800964a:	2b00      	cmp	r3, #0
 800964c:	d017      	beq.n	800967e <HAL_SPI_TransmitReceive+0x26c>
 800964e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009650:	2b01      	cmp	r3, #1
 8009652:	d114      	bne.n	800967e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	330c      	adds	r3, #12
 800965e:	7812      	ldrb	r2, [r2, #0]
 8009660:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009666:	1c5a      	adds	r2, r3, #1
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009670:	b29b      	uxth	r3, r3
 8009672:	3b01      	subs	r3, #1
 8009674:	b29a      	uxth	r2, r3
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800967a:	2300      	movs	r3, #0
 800967c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	689b      	ldr	r3, [r3, #8]
 8009684:	f003 0301 	and.w	r3, r3, #1
 8009688:	2b01      	cmp	r3, #1
 800968a:	d119      	bne.n	80096c0 <HAL_SPI_TransmitReceive+0x2ae>
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009690:	b29b      	uxth	r3, r3
 8009692:	2b00      	cmp	r3, #0
 8009694:	d014      	beq.n	80096c0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	68da      	ldr	r2, [r3, #12]
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096a0:	b2d2      	uxtb	r2, r2
 80096a2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096a8:	1c5a      	adds	r2, r3, #1
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80096b2:	b29b      	uxth	r3, r3
 80096b4:	3b01      	subs	r3, #1
 80096b6:	b29a      	uxth	r2, r3
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80096bc:	2301      	movs	r3, #1
 80096be:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80096c0:	f7fd fc34 	bl	8006f2c <HAL_GetTick>
 80096c4:	4602      	mov	r2, r0
 80096c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096c8:	1ad3      	subs	r3, r2, r3
 80096ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80096cc:	429a      	cmp	r2, r3
 80096ce:	d803      	bhi.n	80096d8 <HAL_SPI_TransmitReceive+0x2c6>
 80096d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80096d6:	d102      	bne.n	80096de <HAL_SPI_TransmitReceive+0x2cc>
 80096d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d103      	bne.n	80096e6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80096de:	2303      	movs	r3, #3
 80096e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80096e4:	e029      	b.n	800973a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80096ea:	b29b      	uxth	r3, r3
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d1a2      	bne.n	8009636 <HAL_SPI_TransmitReceive+0x224>
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80096f4:	b29b      	uxth	r3, r3
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d19d      	bne.n	8009636 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80096fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096fc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80096fe:	68f8      	ldr	r0, [r7, #12]
 8009700:	f000 f8b2 	bl	8009868 <SPI_EndRxTxTransaction>
 8009704:	4603      	mov	r3, r0
 8009706:	2b00      	cmp	r3, #0
 8009708:	d006      	beq.n	8009718 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800970a:	2301      	movs	r3, #1
 800970c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	2220      	movs	r2, #32
 8009714:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009716:	e010      	b.n	800973a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	689b      	ldr	r3, [r3, #8]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d10b      	bne.n	8009738 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009720:	2300      	movs	r3, #0
 8009722:	617b      	str	r3, [r7, #20]
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	68db      	ldr	r3, [r3, #12]
 800972a:	617b      	str	r3, [r7, #20]
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	689b      	ldr	r3, [r3, #8]
 8009732:	617b      	str	r3, [r7, #20]
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	e000      	b.n	800973a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009738:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2201      	movs	r2, #1
 800973e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	2200      	movs	r2, #0
 8009746:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800974a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800974e:	4618      	mov	r0, r3
 8009750:	3730      	adds	r7, #48	; 0x30
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
	...

08009758 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b088      	sub	sp, #32
 800975c:	af00      	add	r7, sp, #0
 800975e:	60f8      	str	r0, [r7, #12]
 8009760:	60b9      	str	r1, [r7, #8]
 8009762:	603b      	str	r3, [r7, #0]
 8009764:	4613      	mov	r3, r2
 8009766:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009768:	f7fd fbe0 	bl	8006f2c <HAL_GetTick>
 800976c:	4602      	mov	r2, r0
 800976e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009770:	1a9b      	subs	r3, r3, r2
 8009772:	683a      	ldr	r2, [r7, #0]
 8009774:	4413      	add	r3, r2
 8009776:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009778:	f7fd fbd8 	bl	8006f2c <HAL_GetTick>
 800977c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800977e:	4b39      	ldr	r3, [pc, #228]	; (8009864 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	015b      	lsls	r3, r3, #5
 8009784:	0d1b      	lsrs	r3, r3, #20
 8009786:	69fa      	ldr	r2, [r7, #28]
 8009788:	fb02 f303 	mul.w	r3, r2, r3
 800978c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800978e:	e054      	b.n	800983a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009796:	d050      	beq.n	800983a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009798:	f7fd fbc8 	bl	8006f2c <HAL_GetTick>
 800979c:	4602      	mov	r2, r0
 800979e:	69bb      	ldr	r3, [r7, #24]
 80097a0:	1ad3      	subs	r3, r2, r3
 80097a2:	69fa      	ldr	r2, [r7, #28]
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d902      	bls.n	80097ae <SPI_WaitFlagStateUntilTimeout+0x56>
 80097a8:	69fb      	ldr	r3, [r7, #28]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d13d      	bne.n	800982a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	685a      	ldr	r2, [r3, #4]
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80097bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80097c6:	d111      	bne.n	80097ec <SPI_WaitFlagStateUntilTimeout+0x94>
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80097d0:	d004      	beq.n	80097dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	689b      	ldr	r3, [r3, #8]
 80097d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097da:	d107      	bne.n	80097ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	681a      	ldr	r2, [r3, #0]
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80097f4:	d10f      	bne.n	8009816 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	681a      	ldr	r2, [r3, #0]
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009804:	601a      	str	r2, [r3, #0]
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	681a      	ldr	r2, [r3, #0]
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009814:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	2201      	movs	r2, #1
 800981a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	2200      	movs	r2, #0
 8009822:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009826:	2303      	movs	r3, #3
 8009828:	e017      	b.n	800985a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d101      	bne.n	8009834 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009830:	2300      	movs	r3, #0
 8009832:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009834:	697b      	ldr	r3, [r7, #20]
 8009836:	3b01      	subs	r3, #1
 8009838:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	689a      	ldr	r2, [r3, #8]
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	4013      	ands	r3, r2
 8009844:	68ba      	ldr	r2, [r7, #8]
 8009846:	429a      	cmp	r2, r3
 8009848:	bf0c      	ite	eq
 800984a:	2301      	moveq	r3, #1
 800984c:	2300      	movne	r3, #0
 800984e:	b2db      	uxtb	r3, r3
 8009850:	461a      	mov	r2, r3
 8009852:	79fb      	ldrb	r3, [r7, #7]
 8009854:	429a      	cmp	r2, r3
 8009856:	d19b      	bne.n	8009790 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009858:	2300      	movs	r3, #0
}
 800985a:	4618      	mov	r0, r3
 800985c:	3720      	adds	r7, #32
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}
 8009862:	bf00      	nop
 8009864:	20000040 	.word	0x20000040

08009868 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b088      	sub	sp, #32
 800986c:	af02      	add	r7, sp, #8
 800986e:	60f8      	str	r0, [r7, #12]
 8009870:	60b9      	str	r1, [r7, #8]
 8009872:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009874:	4b1b      	ldr	r3, [pc, #108]	; (80098e4 <SPI_EndRxTxTransaction+0x7c>)
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	4a1b      	ldr	r2, [pc, #108]	; (80098e8 <SPI_EndRxTxTransaction+0x80>)
 800987a:	fba2 2303 	umull	r2, r3, r2, r3
 800987e:	0d5b      	lsrs	r3, r3, #21
 8009880:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009884:	fb02 f303 	mul.w	r3, r2, r3
 8009888:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	685b      	ldr	r3, [r3, #4]
 800988e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009892:	d112      	bne.n	80098ba <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	9300      	str	r3, [sp, #0]
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	2200      	movs	r2, #0
 800989c:	2180      	movs	r1, #128	; 0x80
 800989e:	68f8      	ldr	r0, [r7, #12]
 80098a0:	f7ff ff5a 	bl	8009758 <SPI_WaitFlagStateUntilTimeout>
 80098a4:	4603      	mov	r3, r0
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d016      	beq.n	80098d8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098ae:	f043 0220 	orr.w	r2, r3, #32
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80098b6:	2303      	movs	r3, #3
 80098b8:	e00f      	b.n	80098da <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d00a      	beq.n	80098d6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80098c0:	697b      	ldr	r3, [r7, #20]
 80098c2:	3b01      	subs	r3, #1
 80098c4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	689b      	ldr	r3, [r3, #8]
 80098cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098d0:	2b80      	cmp	r3, #128	; 0x80
 80098d2:	d0f2      	beq.n	80098ba <SPI_EndRxTxTransaction+0x52>
 80098d4:	e000      	b.n	80098d8 <SPI_EndRxTxTransaction+0x70>
        break;
 80098d6:	bf00      	nop
  }

  return HAL_OK;
 80098d8:	2300      	movs	r3, #0
}
 80098da:	4618      	mov	r0, r3
 80098dc:	3718      	adds	r7, #24
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}
 80098e2:	bf00      	nop
 80098e4:	20000040 	.word	0x20000040
 80098e8:	165e9f81 	.word	0x165e9f81

080098ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b082      	sub	sp, #8
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d101      	bne.n	80098fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80098fa:	2301      	movs	r3, #1
 80098fc:	e041      	b.n	8009982 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009904:	b2db      	uxtb	r3, r3
 8009906:	2b00      	cmp	r3, #0
 8009908:	d106      	bne.n	8009918 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2200      	movs	r2, #0
 800990e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009912:	6878      	ldr	r0, [r7, #4]
 8009914:	f7fd f936 	bl	8006b84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2202      	movs	r2, #2
 800991c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681a      	ldr	r2, [r3, #0]
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	3304      	adds	r3, #4
 8009928:	4619      	mov	r1, r3
 800992a:	4610      	mov	r0, r2
 800992c:	f000 fcec 	bl	800a308 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2201      	movs	r2, #1
 8009934:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2201      	movs	r2, #1
 800993c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2201      	movs	r2, #1
 8009944:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2201      	movs	r2, #1
 800994c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2201      	movs	r2, #1
 8009954:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2201      	movs	r2, #1
 800995c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2201      	movs	r2, #1
 8009964:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2201      	movs	r2, #1
 800996c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2201      	movs	r2, #1
 8009974:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2201      	movs	r2, #1
 800997c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009980:	2300      	movs	r3, #0
}
 8009982:	4618      	mov	r0, r3
 8009984:	3708      	adds	r7, #8
 8009986:	46bd      	mov	sp, r7
 8009988:	bd80      	pop	{r7, pc}
	...

0800998c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800998c:	b480      	push	{r7}
 800998e:	b085      	sub	sp, #20
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800999a:	b2db      	uxtb	r3, r3
 800999c:	2b01      	cmp	r3, #1
 800999e:	d001      	beq.n	80099a4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80099a0:	2301      	movs	r3, #1
 80099a2:	e046      	b.n	8009a32 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2202      	movs	r2, #2
 80099a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	4a23      	ldr	r2, [pc, #140]	; (8009a40 <HAL_TIM_Base_Start+0xb4>)
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d022      	beq.n	80099fc <HAL_TIM_Base_Start+0x70>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099be:	d01d      	beq.n	80099fc <HAL_TIM_Base_Start+0x70>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	4a1f      	ldr	r2, [pc, #124]	; (8009a44 <HAL_TIM_Base_Start+0xb8>)
 80099c6:	4293      	cmp	r3, r2
 80099c8:	d018      	beq.n	80099fc <HAL_TIM_Base_Start+0x70>
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	4a1e      	ldr	r2, [pc, #120]	; (8009a48 <HAL_TIM_Base_Start+0xbc>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d013      	beq.n	80099fc <HAL_TIM_Base_Start+0x70>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	4a1c      	ldr	r2, [pc, #112]	; (8009a4c <HAL_TIM_Base_Start+0xc0>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d00e      	beq.n	80099fc <HAL_TIM_Base_Start+0x70>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	4a1b      	ldr	r2, [pc, #108]	; (8009a50 <HAL_TIM_Base_Start+0xc4>)
 80099e4:	4293      	cmp	r3, r2
 80099e6:	d009      	beq.n	80099fc <HAL_TIM_Base_Start+0x70>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4a19      	ldr	r2, [pc, #100]	; (8009a54 <HAL_TIM_Base_Start+0xc8>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d004      	beq.n	80099fc <HAL_TIM_Base_Start+0x70>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	4a18      	ldr	r2, [pc, #96]	; (8009a58 <HAL_TIM_Base_Start+0xcc>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d111      	bne.n	8009a20 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	689b      	ldr	r3, [r3, #8]
 8009a02:	f003 0307 	and.w	r3, r3, #7
 8009a06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	2b06      	cmp	r3, #6
 8009a0c:	d010      	beq.n	8009a30 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	681a      	ldr	r2, [r3, #0]
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f042 0201 	orr.w	r2, r2, #1
 8009a1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a1e:	e007      	b.n	8009a30 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	681a      	ldr	r2, [r3, #0]
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f042 0201 	orr.w	r2, r2, #1
 8009a2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009a30:	2300      	movs	r3, #0
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3714      	adds	r7, #20
 8009a36:	46bd      	mov	sp, r7
 8009a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3c:	4770      	bx	lr
 8009a3e:	bf00      	nop
 8009a40:	40010000 	.word	0x40010000
 8009a44:	40000400 	.word	0x40000400
 8009a48:	40000800 	.word	0x40000800
 8009a4c:	40000c00 	.word	0x40000c00
 8009a50:	40010400 	.word	0x40010400
 8009a54:	40014000 	.word	0x40014000
 8009a58:	40001800 	.word	0x40001800

08009a5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b085      	sub	sp, #20
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a6a:	b2db      	uxtb	r3, r3
 8009a6c:	2b01      	cmp	r3, #1
 8009a6e:	d001      	beq.n	8009a74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009a70:	2301      	movs	r3, #1
 8009a72:	e04e      	b.n	8009b12 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2202      	movs	r2, #2
 8009a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	68da      	ldr	r2, [r3, #12]
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f042 0201 	orr.w	r2, r2, #1
 8009a8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a23      	ldr	r2, [pc, #140]	; (8009b20 <HAL_TIM_Base_Start_IT+0xc4>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d022      	beq.n	8009adc <HAL_TIM_Base_Start_IT+0x80>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a9e:	d01d      	beq.n	8009adc <HAL_TIM_Base_Start_IT+0x80>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	4a1f      	ldr	r2, [pc, #124]	; (8009b24 <HAL_TIM_Base_Start_IT+0xc8>)
 8009aa6:	4293      	cmp	r3, r2
 8009aa8:	d018      	beq.n	8009adc <HAL_TIM_Base_Start_IT+0x80>
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	4a1e      	ldr	r2, [pc, #120]	; (8009b28 <HAL_TIM_Base_Start_IT+0xcc>)
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	d013      	beq.n	8009adc <HAL_TIM_Base_Start_IT+0x80>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	4a1c      	ldr	r2, [pc, #112]	; (8009b2c <HAL_TIM_Base_Start_IT+0xd0>)
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d00e      	beq.n	8009adc <HAL_TIM_Base_Start_IT+0x80>
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	4a1b      	ldr	r2, [pc, #108]	; (8009b30 <HAL_TIM_Base_Start_IT+0xd4>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d009      	beq.n	8009adc <HAL_TIM_Base_Start_IT+0x80>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	4a19      	ldr	r2, [pc, #100]	; (8009b34 <HAL_TIM_Base_Start_IT+0xd8>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d004      	beq.n	8009adc <HAL_TIM_Base_Start_IT+0x80>
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4a18      	ldr	r2, [pc, #96]	; (8009b38 <HAL_TIM_Base_Start_IT+0xdc>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d111      	bne.n	8009b00 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	689b      	ldr	r3, [r3, #8]
 8009ae2:	f003 0307 	and.w	r3, r3, #7
 8009ae6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	2b06      	cmp	r3, #6
 8009aec:	d010      	beq.n	8009b10 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	681a      	ldr	r2, [r3, #0]
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f042 0201 	orr.w	r2, r2, #1
 8009afc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009afe:	e007      	b.n	8009b10 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	681a      	ldr	r2, [r3, #0]
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f042 0201 	orr.w	r2, r2, #1
 8009b0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009b10:	2300      	movs	r3, #0
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3714      	adds	r7, #20
 8009b16:	46bd      	mov	sp, r7
 8009b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1c:	4770      	bx	lr
 8009b1e:	bf00      	nop
 8009b20:	40010000 	.word	0x40010000
 8009b24:	40000400 	.word	0x40000400
 8009b28:	40000800 	.word	0x40000800
 8009b2c:	40000c00 	.word	0x40000c00
 8009b30:	40010400 	.word	0x40010400
 8009b34:	40014000 	.word	0x40014000
 8009b38:	40001800 	.word	0x40001800

08009b3c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b082      	sub	sp, #8
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d101      	bne.n	8009b4e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	e041      	b.n	8009bd2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b54:	b2db      	uxtb	r3, r3
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d106      	bne.n	8009b68 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f000 f839 	bl	8009bda <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2202      	movs	r2, #2
 8009b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681a      	ldr	r2, [r3, #0]
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	3304      	adds	r3, #4
 8009b78:	4619      	mov	r1, r3
 8009b7a:	4610      	mov	r0, r2
 8009b7c:	f000 fbc4 	bl	800a308 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2201      	movs	r2, #1
 8009b84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2201      	movs	r2, #1
 8009b94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2201      	movs	r2, #1
 8009bac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2201      	movs	r2, #1
 8009bb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2201      	movs	r2, #1
 8009bbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2201      	movs	r2, #1
 8009bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009bd0:	2300      	movs	r3, #0
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3708      	adds	r7, #8
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}

08009bda <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009bda:	b480      	push	{r7}
 8009bdc:	b083      	sub	sp, #12
 8009bde:	af00      	add	r7, sp, #0
 8009be0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009be2:	bf00      	nop
 8009be4:	370c      	adds	r7, #12
 8009be6:	46bd      	mov	sp, r7
 8009be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bec:	4770      	bx	lr
	...

08009bf0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b084      	sub	sp, #16
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
 8009bf8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d109      	bne.n	8009c14 <HAL_TIM_PWM_Start+0x24>
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009c06:	b2db      	uxtb	r3, r3
 8009c08:	2b01      	cmp	r3, #1
 8009c0a:	bf14      	ite	ne
 8009c0c:	2301      	movne	r3, #1
 8009c0e:	2300      	moveq	r3, #0
 8009c10:	b2db      	uxtb	r3, r3
 8009c12:	e022      	b.n	8009c5a <HAL_TIM_PWM_Start+0x6a>
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	2b04      	cmp	r3, #4
 8009c18:	d109      	bne.n	8009c2e <HAL_TIM_PWM_Start+0x3e>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009c20:	b2db      	uxtb	r3, r3
 8009c22:	2b01      	cmp	r3, #1
 8009c24:	bf14      	ite	ne
 8009c26:	2301      	movne	r3, #1
 8009c28:	2300      	moveq	r3, #0
 8009c2a:	b2db      	uxtb	r3, r3
 8009c2c:	e015      	b.n	8009c5a <HAL_TIM_PWM_Start+0x6a>
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	2b08      	cmp	r3, #8
 8009c32:	d109      	bne.n	8009c48 <HAL_TIM_PWM_Start+0x58>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009c3a:	b2db      	uxtb	r3, r3
 8009c3c:	2b01      	cmp	r3, #1
 8009c3e:	bf14      	ite	ne
 8009c40:	2301      	movne	r3, #1
 8009c42:	2300      	moveq	r3, #0
 8009c44:	b2db      	uxtb	r3, r3
 8009c46:	e008      	b.n	8009c5a <HAL_TIM_PWM_Start+0x6a>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	2b01      	cmp	r3, #1
 8009c52:	bf14      	ite	ne
 8009c54:	2301      	movne	r3, #1
 8009c56:	2300      	moveq	r3, #0
 8009c58:	b2db      	uxtb	r3, r3
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d001      	beq.n	8009c62 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009c5e:	2301      	movs	r3, #1
 8009c60:	e07c      	b.n	8009d5c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d104      	bne.n	8009c72 <HAL_TIM_PWM_Start+0x82>
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2202      	movs	r2, #2
 8009c6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009c70:	e013      	b.n	8009c9a <HAL_TIM_PWM_Start+0xaa>
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	2b04      	cmp	r3, #4
 8009c76:	d104      	bne.n	8009c82 <HAL_TIM_PWM_Start+0x92>
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2202      	movs	r2, #2
 8009c7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009c80:	e00b      	b.n	8009c9a <HAL_TIM_PWM_Start+0xaa>
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	2b08      	cmp	r3, #8
 8009c86:	d104      	bne.n	8009c92 <HAL_TIM_PWM_Start+0xa2>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2202      	movs	r2, #2
 8009c8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009c90:	e003      	b.n	8009c9a <HAL_TIM_PWM_Start+0xaa>
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2202      	movs	r2, #2
 8009c96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	6839      	ldr	r1, [r7, #0]
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f000 fe1a 	bl	800a8dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a2d      	ldr	r2, [pc, #180]	; (8009d64 <HAL_TIM_PWM_Start+0x174>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d004      	beq.n	8009cbc <HAL_TIM_PWM_Start+0xcc>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4a2c      	ldr	r2, [pc, #176]	; (8009d68 <HAL_TIM_PWM_Start+0x178>)
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	d101      	bne.n	8009cc0 <HAL_TIM_PWM_Start+0xd0>
 8009cbc:	2301      	movs	r3, #1
 8009cbe:	e000      	b.n	8009cc2 <HAL_TIM_PWM_Start+0xd2>
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d007      	beq.n	8009cd6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009cd4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	4a22      	ldr	r2, [pc, #136]	; (8009d64 <HAL_TIM_PWM_Start+0x174>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d022      	beq.n	8009d26 <HAL_TIM_PWM_Start+0x136>
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ce8:	d01d      	beq.n	8009d26 <HAL_TIM_PWM_Start+0x136>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	4a1f      	ldr	r2, [pc, #124]	; (8009d6c <HAL_TIM_PWM_Start+0x17c>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d018      	beq.n	8009d26 <HAL_TIM_PWM_Start+0x136>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	4a1d      	ldr	r2, [pc, #116]	; (8009d70 <HAL_TIM_PWM_Start+0x180>)
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d013      	beq.n	8009d26 <HAL_TIM_PWM_Start+0x136>
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	4a1c      	ldr	r2, [pc, #112]	; (8009d74 <HAL_TIM_PWM_Start+0x184>)
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d00e      	beq.n	8009d26 <HAL_TIM_PWM_Start+0x136>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	4a16      	ldr	r2, [pc, #88]	; (8009d68 <HAL_TIM_PWM_Start+0x178>)
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d009      	beq.n	8009d26 <HAL_TIM_PWM_Start+0x136>
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4a18      	ldr	r2, [pc, #96]	; (8009d78 <HAL_TIM_PWM_Start+0x188>)
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d004      	beq.n	8009d26 <HAL_TIM_PWM_Start+0x136>
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4a16      	ldr	r2, [pc, #88]	; (8009d7c <HAL_TIM_PWM_Start+0x18c>)
 8009d22:	4293      	cmp	r3, r2
 8009d24:	d111      	bne.n	8009d4a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	689b      	ldr	r3, [r3, #8]
 8009d2c:	f003 0307 	and.w	r3, r3, #7
 8009d30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	2b06      	cmp	r3, #6
 8009d36:	d010      	beq.n	8009d5a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	681a      	ldr	r2, [r3, #0]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f042 0201 	orr.w	r2, r2, #1
 8009d46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d48:	e007      	b.n	8009d5a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	681a      	ldr	r2, [r3, #0]
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f042 0201 	orr.w	r2, r2, #1
 8009d58:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009d5a:	2300      	movs	r3, #0
}
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	3710      	adds	r7, #16
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}
 8009d64:	40010000 	.word	0x40010000
 8009d68:	40010400 	.word	0x40010400
 8009d6c:	40000400 	.word	0x40000400
 8009d70:	40000800 	.word	0x40000800
 8009d74:	40000c00 	.word	0x40000c00
 8009d78:	40014000 	.word	0x40014000
 8009d7c:	40001800 	.word	0x40001800

08009d80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b082      	sub	sp, #8
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	691b      	ldr	r3, [r3, #16]
 8009d8e:	f003 0302 	and.w	r3, r3, #2
 8009d92:	2b02      	cmp	r3, #2
 8009d94:	d122      	bne.n	8009ddc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	68db      	ldr	r3, [r3, #12]
 8009d9c:	f003 0302 	and.w	r3, r3, #2
 8009da0:	2b02      	cmp	r3, #2
 8009da2:	d11b      	bne.n	8009ddc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f06f 0202 	mvn.w	r2, #2
 8009dac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2201      	movs	r2, #1
 8009db2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	699b      	ldr	r3, [r3, #24]
 8009dba:	f003 0303 	and.w	r3, r3, #3
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d003      	beq.n	8009dca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f000 fa81 	bl	800a2ca <HAL_TIM_IC_CaptureCallback>
 8009dc8:	e005      	b.n	8009dd6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f000 fa73 	bl	800a2b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f000 fa84 	bl	800a2de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	691b      	ldr	r3, [r3, #16]
 8009de2:	f003 0304 	and.w	r3, r3, #4
 8009de6:	2b04      	cmp	r3, #4
 8009de8:	d122      	bne.n	8009e30 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	68db      	ldr	r3, [r3, #12]
 8009df0:	f003 0304 	and.w	r3, r3, #4
 8009df4:	2b04      	cmp	r3, #4
 8009df6:	d11b      	bne.n	8009e30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f06f 0204 	mvn.w	r2, #4
 8009e00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2202      	movs	r2, #2
 8009e06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	699b      	ldr	r3, [r3, #24]
 8009e0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d003      	beq.n	8009e1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f000 fa57 	bl	800a2ca <HAL_TIM_IC_CaptureCallback>
 8009e1c:	e005      	b.n	8009e2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 fa49 	bl	800a2b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f000 fa5a 	bl	800a2de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	691b      	ldr	r3, [r3, #16]
 8009e36:	f003 0308 	and.w	r3, r3, #8
 8009e3a:	2b08      	cmp	r3, #8
 8009e3c:	d122      	bne.n	8009e84 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	68db      	ldr	r3, [r3, #12]
 8009e44:	f003 0308 	and.w	r3, r3, #8
 8009e48:	2b08      	cmp	r3, #8
 8009e4a:	d11b      	bne.n	8009e84 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f06f 0208 	mvn.w	r2, #8
 8009e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2204      	movs	r2, #4
 8009e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	69db      	ldr	r3, [r3, #28]
 8009e62:	f003 0303 	and.w	r3, r3, #3
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d003      	beq.n	8009e72 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	f000 fa2d 	bl	800a2ca <HAL_TIM_IC_CaptureCallback>
 8009e70:	e005      	b.n	8009e7e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e72:	6878      	ldr	r0, [r7, #4]
 8009e74:	f000 fa1f 	bl	800a2b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f000 fa30 	bl	800a2de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2200      	movs	r2, #0
 8009e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	691b      	ldr	r3, [r3, #16]
 8009e8a:	f003 0310 	and.w	r3, r3, #16
 8009e8e:	2b10      	cmp	r3, #16
 8009e90:	d122      	bne.n	8009ed8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	68db      	ldr	r3, [r3, #12]
 8009e98:	f003 0310 	and.w	r3, r3, #16
 8009e9c:	2b10      	cmp	r3, #16
 8009e9e:	d11b      	bne.n	8009ed8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	f06f 0210 	mvn.w	r2, #16
 8009ea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2208      	movs	r2, #8
 8009eae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	69db      	ldr	r3, [r3, #28]
 8009eb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d003      	beq.n	8009ec6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f000 fa03 	bl	800a2ca <HAL_TIM_IC_CaptureCallback>
 8009ec4:	e005      	b.n	8009ed2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	f000 f9f5 	bl	800a2b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	f000 fa06 	bl	800a2de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	691b      	ldr	r3, [r3, #16]
 8009ede:	f003 0301 	and.w	r3, r3, #1
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	d10e      	bne.n	8009f04 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	68db      	ldr	r3, [r3, #12]
 8009eec:	f003 0301 	and.w	r3, r3, #1
 8009ef0:	2b01      	cmp	r3, #1
 8009ef2:	d107      	bne.n	8009f04 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f06f 0201 	mvn.w	r2, #1
 8009efc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009efe:	6878      	ldr	r0, [r7, #4]
 8009f00:	f000 f9cf 	bl	800a2a2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	691b      	ldr	r3, [r3, #16]
 8009f0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f0e:	2b80      	cmp	r3, #128	; 0x80
 8009f10:	d10e      	bne.n	8009f30 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	68db      	ldr	r3, [r3, #12]
 8009f18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f1c:	2b80      	cmp	r3, #128	; 0x80
 8009f1e:	d107      	bne.n	8009f30 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009f2a:	6878      	ldr	r0, [r7, #4]
 8009f2c:	f000 fdd4 	bl	800aad8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	691b      	ldr	r3, [r3, #16]
 8009f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f3a:	2b40      	cmp	r3, #64	; 0x40
 8009f3c:	d10e      	bne.n	8009f5c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	68db      	ldr	r3, [r3, #12]
 8009f44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f48:	2b40      	cmp	r3, #64	; 0x40
 8009f4a:	d107      	bne.n	8009f5c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f000 f9cb 	bl	800a2f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	691b      	ldr	r3, [r3, #16]
 8009f62:	f003 0320 	and.w	r3, r3, #32
 8009f66:	2b20      	cmp	r3, #32
 8009f68:	d10e      	bne.n	8009f88 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	68db      	ldr	r3, [r3, #12]
 8009f70:	f003 0320 	and.w	r3, r3, #32
 8009f74:	2b20      	cmp	r3, #32
 8009f76:	d107      	bne.n	8009f88 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f06f 0220 	mvn.w	r2, #32
 8009f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f000 fd9e 	bl	800aac4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009f88:	bf00      	nop
 8009f8a:	3708      	adds	r7, #8
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}

08009f90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b086      	sub	sp, #24
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	60f8      	str	r0, [r7, #12]
 8009f98:	60b9      	str	r1, [r7, #8]
 8009f9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009fa6:	2b01      	cmp	r3, #1
 8009fa8:	d101      	bne.n	8009fae <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009faa:	2302      	movs	r3, #2
 8009fac:	e0ae      	b.n	800a10c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2b0c      	cmp	r3, #12
 8009fba:	f200 809f 	bhi.w	800a0fc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009fbe:	a201      	add	r2, pc, #4	; (adr r2, 8009fc4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fc4:	08009ff9 	.word	0x08009ff9
 8009fc8:	0800a0fd 	.word	0x0800a0fd
 8009fcc:	0800a0fd 	.word	0x0800a0fd
 8009fd0:	0800a0fd 	.word	0x0800a0fd
 8009fd4:	0800a039 	.word	0x0800a039
 8009fd8:	0800a0fd 	.word	0x0800a0fd
 8009fdc:	0800a0fd 	.word	0x0800a0fd
 8009fe0:	0800a0fd 	.word	0x0800a0fd
 8009fe4:	0800a07b 	.word	0x0800a07b
 8009fe8:	0800a0fd 	.word	0x0800a0fd
 8009fec:	0800a0fd 	.word	0x0800a0fd
 8009ff0:	0800a0fd 	.word	0x0800a0fd
 8009ff4:	0800a0bb 	.word	0x0800a0bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	68b9      	ldr	r1, [r7, #8]
 8009ffe:	4618      	mov	r0, r3
 800a000:	f000 fa22 	bl	800a448 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	699a      	ldr	r2, [r3, #24]
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f042 0208 	orr.w	r2, r2, #8
 800a012:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	699a      	ldr	r2, [r3, #24]
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f022 0204 	bic.w	r2, r2, #4
 800a022:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	6999      	ldr	r1, [r3, #24]
 800a02a:	68bb      	ldr	r3, [r7, #8]
 800a02c:	691a      	ldr	r2, [r3, #16]
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	430a      	orrs	r2, r1
 800a034:	619a      	str	r2, [r3, #24]
      break;
 800a036:	e064      	b.n	800a102 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	68b9      	ldr	r1, [r7, #8]
 800a03e:	4618      	mov	r0, r3
 800a040:	f000 fa72 	bl	800a528 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	699a      	ldr	r2, [r3, #24]
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a052:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	699a      	ldr	r2, [r3, #24]
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a062:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	6999      	ldr	r1, [r3, #24]
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	691b      	ldr	r3, [r3, #16]
 800a06e:	021a      	lsls	r2, r3, #8
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	430a      	orrs	r2, r1
 800a076:	619a      	str	r2, [r3, #24]
      break;
 800a078:	e043      	b.n	800a102 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	68b9      	ldr	r1, [r7, #8]
 800a080:	4618      	mov	r0, r3
 800a082:	f000 fac7 	bl	800a614 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	69da      	ldr	r2, [r3, #28]
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	f042 0208 	orr.w	r2, r2, #8
 800a094:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	69da      	ldr	r2, [r3, #28]
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f022 0204 	bic.w	r2, r2, #4
 800a0a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	69d9      	ldr	r1, [r3, #28]
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	691a      	ldr	r2, [r3, #16]
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	430a      	orrs	r2, r1
 800a0b6:	61da      	str	r2, [r3, #28]
      break;
 800a0b8:	e023      	b.n	800a102 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	68b9      	ldr	r1, [r7, #8]
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f000 fb1b 	bl	800a6fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	69da      	ldr	r2, [r3, #28]
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a0d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	69da      	ldr	r2, [r3, #28]
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a0e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	69d9      	ldr	r1, [r3, #28]
 800a0ec:	68bb      	ldr	r3, [r7, #8]
 800a0ee:	691b      	ldr	r3, [r3, #16]
 800a0f0:	021a      	lsls	r2, r3, #8
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	430a      	orrs	r2, r1
 800a0f8:	61da      	str	r2, [r3, #28]
      break;
 800a0fa:	e002      	b.n	800a102 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	75fb      	strb	r3, [r7, #23]
      break;
 800a100:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2200      	movs	r2, #0
 800a106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a10a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3718      	adds	r7, #24
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b084      	sub	sp, #16
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
 800a11c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a11e:	2300      	movs	r3, #0
 800a120:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a128:	2b01      	cmp	r3, #1
 800a12a:	d101      	bne.n	800a130 <HAL_TIM_ConfigClockSource+0x1c>
 800a12c:	2302      	movs	r3, #2
 800a12e:	e0b4      	b.n	800a29a <HAL_TIM_ConfigClockSource+0x186>
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2201      	movs	r2, #1
 800a134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2202      	movs	r2, #2
 800a13c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	689b      	ldr	r3, [r3, #8]
 800a146:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a14e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a156:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	68ba      	ldr	r2, [r7, #8]
 800a15e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a168:	d03e      	beq.n	800a1e8 <HAL_TIM_ConfigClockSource+0xd4>
 800a16a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a16e:	f200 8087 	bhi.w	800a280 <HAL_TIM_ConfigClockSource+0x16c>
 800a172:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a176:	f000 8086 	beq.w	800a286 <HAL_TIM_ConfigClockSource+0x172>
 800a17a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a17e:	d87f      	bhi.n	800a280 <HAL_TIM_ConfigClockSource+0x16c>
 800a180:	2b70      	cmp	r3, #112	; 0x70
 800a182:	d01a      	beq.n	800a1ba <HAL_TIM_ConfigClockSource+0xa6>
 800a184:	2b70      	cmp	r3, #112	; 0x70
 800a186:	d87b      	bhi.n	800a280 <HAL_TIM_ConfigClockSource+0x16c>
 800a188:	2b60      	cmp	r3, #96	; 0x60
 800a18a:	d050      	beq.n	800a22e <HAL_TIM_ConfigClockSource+0x11a>
 800a18c:	2b60      	cmp	r3, #96	; 0x60
 800a18e:	d877      	bhi.n	800a280 <HAL_TIM_ConfigClockSource+0x16c>
 800a190:	2b50      	cmp	r3, #80	; 0x50
 800a192:	d03c      	beq.n	800a20e <HAL_TIM_ConfigClockSource+0xfa>
 800a194:	2b50      	cmp	r3, #80	; 0x50
 800a196:	d873      	bhi.n	800a280 <HAL_TIM_ConfigClockSource+0x16c>
 800a198:	2b40      	cmp	r3, #64	; 0x40
 800a19a:	d058      	beq.n	800a24e <HAL_TIM_ConfigClockSource+0x13a>
 800a19c:	2b40      	cmp	r3, #64	; 0x40
 800a19e:	d86f      	bhi.n	800a280 <HAL_TIM_ConfigClockSource+0x16c>
 800a1a0:	2b30      	cmp	r3, #48	; 0x30
 800a1a2:	d064      	beq.n	800a26e <HAL_TIM_ConfigClockSource+0x15a>
 800a1a4:	2b30      	cmp	r3, #48	; 0x30
 800a1a6:	d86b      	bhi.n	800a280 <HAL_TIM_ConfigClockSource+0x16c>
 800a1a8:	2b20      	cmp	r3, #32
 800a1aa:	d060      	beq.n	800a26e <HAL_TIM_ConfigClockSource+0x15a>
 800a1ac:	2b20      	cmp	r3, #32
 800a1ae:	d867      	bhi.n	800a280 <HAL_TIM_ConfigClockSource+0x16c>
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d05c      	beq.n	800a26e <HAL_TIM_ConfigClockSource+0x15a>
 800a1b4:	2b10      	cmp	r3, #16
 800a1b6:	d05a      	beq.n	800a26e <HAL_TIM_ConfigClockSource+0x15a>
 800a1b8:	e062      	b.n	800a280 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6818      	ldr	r0, [r3, #0]
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	6899      	ldr	r1, [r3, #8]
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	685a      	ldr	r2, [r3, #4]
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	68db      	ldr	r3, [r3, #12]
 800a1ca:	f000 fb67 	bl	800a89c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	689b      	ldr	r3, [r3, #8]
 800a1d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a1d6:	68bb      	ldr	r3, [r7, #8]
 800a1d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a1dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	68ba      	ldr	r2, [r7, #8]
 800a1e4:	609a      	str	r2, [r3, #8]
      break;
 800a1e6:	e04f      	b.n	800a288 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	6818      	ldr	r0, [r3, #0]
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	6899      	ldr	r1, [r3, #8]
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	685a      	ldr	r2, [r3, #4]
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	68db      	ldr	r3, [r3, #12]
 800a1f8:	f000 fb50 	bl	800a89c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	689a      	ldr	r2, [r3, #8]
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a20a:	609a      	str	r2, [r3, #8]
      break;
 800a20c:	e03c      	b.n	800a288 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6818      	ldr	r0, [r3, #0]
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	6859      	ldr	r1, [r3, #4]
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	68db      	ldr	r3, [r3, #12]
 800a21a:	461a      	mov	r2, r3
 800a21c:	f000 fac4 	bl	800a7a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	2150      	movs	r1, #80	; 0x50
 800a226:	4618      	mov	r0, r3
 800a228:	f000 fb1d 	bl	800a866 <TIM_ITRx_SetConfig>
      break;
 800a22c:	e02c      	b.n	800a288 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6818      	ldr	r0, [r3, #0]
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	6859      	ldr	r1, [r3, #4]
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	68db      	ldr	r3, [r3, #12]
 800a23a:	461a      	mov	r2, r3
 800a23c:	f000 fae3 	bl	800a806 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	2160      	movs	r1, #96	; 0x60
 800a246:	4618      	mov	r0, r3
 800a248:	f000 fb0d 	bl	800a866 <TIM_ITRx_SetConfig>
      break;
 800a24c:	e01c      	b.n	800a288 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6818      	ldr	r0, [r3, #0]
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	6859      	ldr	r1, [r3, #4]
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	68db      	ldr	r3, [r3, #12]
 800a25a:	461a      	mov	r2, r3
 800a25c:	f000 faa4 	bl	800a7a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	2140      	movs	r1, #64	; 0x40
 800a266:	4618      	mov	r0, r3
 800a268:	f000 fafd 	bl	800a866 <TIM_ITRx_SetConfig>
      break;
 800a26c:	e00c      	b.n	800a288 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681a      	ldr	r2, [r3, #0]
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4619      	mov	r1, r3
 800a278:	4610      	mov	r0, r2
 800a27a:	f000 faf4 	bl	800a866 <TIM_ITRx_SetConfig>
      break;
 800a27e:	e003      	b.n	800a288 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a280:	2301      	movs	r3, #1
 800a282:	73fb      	strb	r3, [r7, #15]
      break;
 800a284:	e000      	b.n	800a288 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a286:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2201      	movs	r2, #1
 800a28c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2200      	movs	r2, #0
 800a294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a298:	7bfb      	ldrb	r3, [r7, #15]
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3710      	adds	r7, #16
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}

0800a2a2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a2a2:	b480      	push	{r7}
 800a2a4:	b083      	sub	sp, #12
 800a2a6:	af00      	add	r7, sp, #0
 800a2a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a2aa:	bf00      	nop
 800a2ac:	370c      	adds	r7, #12
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b4:	4770      	bx	lr

0800a2b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a2b6:	b480      	push	{r7}
 800a2b8:	b083      	sub	sp, #12
 800a2ba:	af00      	add	r7, sp, #0
 800a2bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a2be:	bf00      	nop
 800a2c0:	370c      	adds	r7, #12
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c8:	4770      	bx	lr

0800a2ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a2ca:	b480      	push	{r7}
 800a2cc:	b083      	sub	sp, #12
 800a2ce:	af00      	add	r7, sp, #0
 800a2d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a2d2:	bf00      	nop
 800a2d4:	370c      	adds	r7, #12
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2dc:	4770      	bx	lr

0800a2de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a2de:	b480      	push	{r7}
 800a2e0:	b083      	sub	sp, #12
 800a2e2:	af00      	add	r7, sp, #0
 800a2e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a2e6:	bf00      	nop
 800a2e8:	370c      	adds	r7, #12
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f0:	4770      	bx	lr

0800a2f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a2f2:	b480      	push	{r7}
 800a2f4:	b083      	sub	sp, #12
 800a2f6:	af00      	add	r7, sp, #0
 800a2f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a2fa:	bf00      	nop
 800a2fc:	370c      	adds	r7, #12
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr
	...

0800a308 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a308:	b480      	push	{r7}
 800a30a:	b085      	sub	sp, #20
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
 800a310:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	4a40      	ldr	r2, [pc, #256]	; (800a41c <TIM_Base_SetConfig+0x114>)
 800a31c:	4293      	cmp	r3, r2
 800a31e:	d013      	beq.n	800a348 <TIM_Base_SetConfig+0x40>
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a326:	d00f      	beq.n	800a348 <TIM_Base_SetConfig+0x40>
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	4a3d      	ldr	r2, [pc, #244]	; (800a420 <TIM_Base_SetConfig+0x118>)
 800a32c:	4293      	cmp	r3, r2
 800a32e:	d00b      	beq.n	800a348 <TIM_Base_SetConfig+0x40>
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	4a3c      	ldr	r2, [pc, #240]	; (800a424 <TIM_Base_SetConfig+0x11c>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d007      	beq.n	800a348 <TIM_Base_SetConfig+0x40>
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	4a3b      	ldr	r2, [pc, #236]	; (800a428 <TIM_Base_SetConfig+0x120>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d003      	beq.n	800a348 <TIM_Base_SetConfig+0x40>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	4a3a      	ldr	r2, [pc, #232]	; (800a42c <TIM_Base_SetConfig+0x124>)
 800a344:	4293      	cmp	r3, r2
 800a346:	d108      	bne.n	800a35a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a34e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	685b      	ldr	r3, [r3, #4]
 800a354:	68fa      	ldr	r2, [r7, #12]
 800a356:	4313      	orrs	r3, r2
 800a358:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	4a2f      	ldr	r2, [pc, #188]	; (800a41c <TIM_Base_SetConfig+0x114>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d02b      	beq.n	800a3ba <TIM_Base_SetConfig+0xb2>
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a368:	d027      	beq.n	800a3ba <TIM_Base_SetConfig+0xb2>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	4a2c      	ldr	r2, [pc, #176]	; (800a420 <TIM_Base_SetConfig+0x118>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d023      	beq.n	800a3ba <TIM_Base_SetConfig+0xb2>
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	4a2b      	ldr	r2, [pc, #172]	; (800a424 <TIM_Base_SetConfig+0x11c>)
 800a376:	4293      	cmp	r3, r2
 800a378:	d01f      	beq.n	800a3ba <TIM_Base_SetConfig+0xb2>
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	4a2a      	ldr	r2, [pc, #168]	; (800a428 <TIM_Base_SetConfig+0x120>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	d01b      	beq.n	800a3ba <TIM_Base_SetConfig+0xb2>
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	4a29      	ldr	r2, [pc, #164]	; (800a42c <TIM_Base_SetConfig+0x124>)
 800a386:	4293      	cmp	r3, r2
 800a388:	d017      	beq.n	800a3ba <TIM_Base_SetConfig+0xb2>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	4a28      	ldr	r2, [pc, #160]	; (800a430 <TIM_Base_SetConfig+0x128>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d013      	beq.n	800a3ba <TIM_Base_SetConfig+0xb2>
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	4a27      	ldr	r2, [pc, #156]	; (800a434 <TIM_Base_SetConfig+0x12c>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d00f      	beq.n	800a3ba <TIM_Base_SetConfig+0xb2>
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	4a26      	ldr	r2, [pc, #152]	; (800a438 <TIM_Base_SetConfig+0x130>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d00b      	beq.n	800a3ba <TIM_Base_SetConfig+0xb2>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	4a25      	ldr	r2, [pc, #148]	; (800a43c <TIM_Base_SetConfig+0x134>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d007      	beq.n	800a3ba <TIM_Base_SetConfig+0xb2>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	4a24      	ldr	r2, [pc, #144]	; (800a440 <TIM_Base_SetConfig+0x138>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d003      	beq.n	800a3ba <TIM_Base_SetConfig+0xb2>
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	4a23      	ldr	r2, [pc, #140]	; (800a444 <TIM_Base_SetConfig+0x13c>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d108      	bne.n	800a3cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a3c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	68db      	ldr	r3, [r3, #12]
 800a3c6:	68fa      	ldr	r2, [r7, #12]
 800a3c8:	4313      	orrs	r3, r2
 800a3ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	695b      	ldr	r3, [r3, #20]
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	68fa      	ldr	r2, [r7, #12]
 800a3de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	689a      	ldr	r2, [r3, #8]
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	681a      	ldr	r2, [r3, #0]
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	4a0a      	ldr	r2, [pc, #40]	; (800a41c <TIM_Base_SetConfig+0x114>)
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d003      	beq.n	800a400 <TIM_Base_SetConfig+0xf8>
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	4a0c      	ldr	r2, [pc, #48]	; (800a42c <TIM_Base_SetConfig+0x124>)
 800a3fc:	4293      	cmp	r3, r2
 800a3fe:	d103      	bne.n	800a408 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	691a      	ldr	r2, [r3, #16]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2201      	movs	r2, #1
 800a40c:	615a      	str	r2, [r3, #20]
}
 800a40e:	bf00      	nop
 800a410:	3714      	adds	r7, #20
 800a412:	46bd      	mov	sp, r7
 800a414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a418:	4770      	bx	lr
 800a41a:	bf00      	nop
 800a41c:	40010000 	.word	0x40010000
 800a420:	40000400 	.word	0x40000400
 800a424:	40000800 	.word	0x40000800
 800a428:	40000c00 	.word	0x40000c00
 800a42c:	40010400 	.word	0x40010400
 800a430:	40014000 	.word	0x40014000
 800a434:	40014400 	.word	0x40014400
 800a438:	40014800 	.word	0x40014800
 800a43c:	40001800 	.word	0x40001800
 800a440:	40001c00 	.word	0x40001c00
 800a444:	40002000 	.word	0x40002000

0800a448 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a448:	b480      	push	{r7}
 800a44a:	b087      	sub	sp, #28
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
 800a450:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	6a1b      	ldr	r3, [r3, #32]
 800a456:	f023 0201 	bic.w	r2, r3, #1
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6a1b      	ldr	r3, [r3, #32]
 800a462:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	685b      	ldr	r3, [r3, #4]
 800a468:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	699b      	ldr	r3, [r3, #24]
 800a46e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a476:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	f023 0303 	bic.w	r3, r3, #3
 800a47e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a480:	683b      	ldr	r3, [r7, #0]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	68fa      	ldr	r2, [r7, #12]
 800a486:	4313      	orrs	r3, r2
 800a488:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a48a:	697b      	ldr	r3, [r7, #20]
 800a48c:	f023 0302 	bic.w	r3, r3, #2
 800a490:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	689b      	ldr	r3, [r3, #8]
 800a496:	697a      	ldr	r2, [r7, #20]
 800a498:	4313      	orrs	r3, r2
 800a49a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	4a20      	ldr	r2, [pc, #128]	; (800a520 <TIM_OC1_SetConfig+0xd8>)
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d003      	beq.n	800a4ac <TIM_OC1_SetConfig+0x64>
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	4a1f      	ldr	r2, [pc, #124]	; (800a524 <TIM_OC1_SetConfig+0xdc>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d10c      	bne.n	800a4c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a4ac:	697b      	ldr	r3, [r7, #20]
 800a4ae:	f023 0308 	bic.w	r3, r3, #8
 800a4b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	68db      	ldr	r3, [r3, #12]
 800a4b8:	697a      	ldr	r2, [r7, #20]
 800a4ba:	4313      	orrs	r3, r2
 800a4bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a4be:	697b      	ldr	r3, [r7, #20]
 800a4c0:	f023 0304 	bic.w	r3, r3, #4
 800a4c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	4a15      	ldr	r2, [pc, #84]	; (800a520 <TIM_OC1_SetConfig+0xd8>)
 800a4ca:	4293      	cmp	r3, r2
 800a4cc:	d003      	beq.n	800a4d6 <TIM_OC1_SetConfig+0x8e>
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	4a14      	ldr	r2, [pc, #80]	; (800a524 <TIM_OC1_SetConfig+0xdc>)
 800a4d2:	4293      	cmp	r3, r2
 800a4d4:	d111      	bne.n	800a4fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a4d6:	693b      	ldr	r3, [r7, #16]
 800a4d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a4dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a4e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	695b      	ldr	r3, [r3, #20]
 800a4ea:	693a      	ldr	r2, [r7, #16]
 800a4ec:	4313      	orrs	r3, r2
 800a4ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	699b      	ldr	r3, [r3, #24]
 800a4f4:	693a      	ldr	r2, [r7, #16]
 800a4f6:	4313      	orrs	r3, r2
 800a4f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	693a      	ldr	r2, [r7, #16]
 800a4fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	68fa      	ldr	r2, [r7, #12]
 800a504:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	685a      	ldr	r2, [r3, #4]
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	697a      	ldr	r2, [r7, #20]
 800a512:	621a      	str	r2, [r3, #32]
}
 800a514:	bf00      	nop
 800a516:	371c      	adds	r7, #28
 800a518:	46bd      	mov	sp, r7
 800a51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51e:	4770      	bx	lr
 800a520:	40010000 	.word	0x40010000
 800a524:	40010400 	.word	0x40010400

0800a528 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a528:	b480      	push	{r7}
 800a52a:	b087      	sub	sp, #28
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
 800a530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6a1b      	ldr	r3, [r3, #32]
 800a536:	f023 0210 	bic.w	r2, r3, #16
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6a1b      	ldr	r3, [r3, #32]
 800a542:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	685b      	ldr	r3, [r3, #4]
 800a548:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	699b      	ldr	r3, [r3, #24]
 800a54e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a556:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a55e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	021b      	lsls	r3, r3, #8
 800a566:	68fa      	ldr	r2, [r7, #12]
 800a568:	4313      	orrs	r3, r2
 800a56a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a56c:	697b      	ldr	r3, [r7, #20]
 800a56e:	f023 0320 	bic.w	r3, r3, #32
 800a572:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	689b      	ldr	r3, [r3, #8]
 800a578:	011b      	lsls	r3, r3, #4
 800a57a:	697a      	ldr	r2, [r7, #20]
 800a57c:	4313      	orrs	r3, r2
 800a57e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	4a22      	ldr	r2, [pc, #136]	; (800a60c <TIM_OC2_SetConfig+0xe4>)
 800a584:	4293      	cmp	r3, r2
 800a586:	d003      	beq.n	800a590 <TIM_OC2_SetConfig+0x68>
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	4a21      	ldr	r2, [pc, #132]	; (800a610 <TIM_OC2_SetConfig+0xe8>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d10d      	bne.n	800a5ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a590:	697b      	ldr	r3, [r7, #20]
 800a592:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a596:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	68db      	ldr	r3, [r3, #12]
 800a59c:	011b      	lsls	r3, r3, #4
 800a59e:	697a      	ldr	r2, [r7, #20]
 800a5a0:	4313      	orrs	r3, r2
 800a5a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a5a4:	697b      	ldr	r3, [r7, #20]
 800a5a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a5aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	4a17      	ldr	r2, [pc, #92]	; (800a60c <TIM_OC2_SetConfig+0xe4>)
 800a5b0:	4293      	cmp	r3, r2
 800a5b2:	d003      	beq.n	800a5bc <TIM_OC2_SetConfig+0x94>
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	4a16      	ldr	r2, [pc, #88]	; (800a610 <TIM_OC2_SetConfig+0xe8>)
 800a5b8:	4293      	cmp	r3, r2
 800a5ba:	d113      	bne.n	800a5e4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a5bc:	693b      	ldr	r3, [r7, #16]
 800a5be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a5c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a5c4:	693b      	ldr	r3, [r7, #16]
 800a5c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a5ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	695b      	ldr	r3, [r3, #20]
 800a5d0:	009b      	lsls	r3, r3, #2
 800a5d2:	693a      	ldr	r2, [r7, #16]
 800a5d4:	4313      	orrs	r3, r2
 800a5d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	699b      	ldr	r3, [r3, #24]
 800a5dc:	009b      	lsls	r3, r3, #2
 800a5de:	693a      	ldr	r2, [r7, #16]
 800a5e0:	4313      	orrs	r3, r2
 800a5e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	693a      	ldr	r2, [r7, #16]
 800a5e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	68fa      	ldr	r2, [r7, #12]
 800a5ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	685a      	ldr	r2, [r3, #4]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	697a      	ldr	r2, [r7, #20]
 800a5fc:	621a      	str	r2, [r3, #32]
}
 800a5fe:	bf00      	nop
 800a600:	371c      	adds	r7, #28
 800a602:	46bd      	mov	sp, r7
 800a604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a608:	4770      	bx	lr
 800a60a:	bf00      	nop
 800a60c:	40010000 	.word	0x40010000
 800a610:	40010400 	.word	0x40010400

0800a614 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a614:	b480      	push	{r7}
 800a616:	b087      	sub	sp, #28
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
 800a61c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6a1b      	ldr	r3, [r3, #32]
 800a622:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	6a1b      	ldr	r3, [r3, #32]
 800a62e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	69db      	ldr	r3, [r3, #28]
 800a63a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a642:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	f023 0303 	bic.w	r3, r3, #3
 800a64a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	68fa      	ldr	r2, [r7, #12]
 800a652:	4313      	orrs	r3, r2
 800a654:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a656:	697b      	ldr	r3, [r7, #20]
 800a658:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a65c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	689b      	ldr	r3, [r3, #8]
 800a662:	021b      	lsls	r3, r3, #8
 800a664:	697a      	ldr	r2, [r7, #20]
 800a666:	4313      	orrs	r3, r2
 800a668:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	4a21      	ldr	r2, [pc, #132]	; (800a6f4 <TIM_OC3_SetConfig+0xe0>)
 800a66e:	4293      	cmp	r3, r2
 800a670:	d003      	beq.n	800a67a <TIM_OC3_SetConfig+0x66>
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	4a20      	ldr	r2, [pc, #128]	; (800a6f8 <TIM_OC3_SetConfig+0xe4>)
 800a676:	4293      	cmp	r3, r2
 800a678:	d10d      	bne.n	800a696 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a67a:	697b      	ldr	r3, [r7, #20]
 800a67c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a680:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	68db      	ldr	r3, [r3, #12]
 800a686:	021b      	lsls	r3, r3, #8
 800a688:	697a      	ldr	r2, [r7, #20]
 800a68a:	4313      	orrs	r3, r2
 800a68c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a68e:	697b      	ldr	r3, [r7, #20]
 800a690:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a694:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	4a16      	ldr	r2, [pc, #88]	; (800a6f4 <TIM_OC3_SetConfig+0xe0>)
 800a69a:	4293      	cmp	r3, r2
 800a69c:	d003      	beq.n	800a6a6 <TIM_OC3_SetConfig+0x92>
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	4a15      	ldr	r2, [pc, #84]	; (800a6f8 <TIM_OC3_SetConfig+0xe4>)
 800a6a2:	4293      	cmp	r3, r2
 800a6a4:	d113      	bne.n	800a6ce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a6a6:	693b      	ldr	r3, [r7, #16]
 800a6a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a6ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a6ae:	693b      	ldr	r3, [r7, #16]
 800a6b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a6b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	695b      	ldr	r3, [r3, #20]
 800a6ba:	011b      	lsls	r3, r3, #4
 800a6bc:	693a      	ldr	r2, [r7, #16]
 800a6be:	4313      	orrs	r3, r2
 800a6c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	699b      	ldr	r3, [r3, #24]
 800a6c6:	011b      	lsls	r3, r3, #4
 800a6c8:	693a      	ldr	r2, [r7, #16]
 800a6ca:	4313      	orrs	r3, r2
 800a6cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	693a      	ldr	r2, [r7, #16]
 800a6d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	68fa      	ldr	r2, [r7, #12]
 800a6d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a6da:	683b      	ldr	r3, [r7, #0]
 800a6dc:	685a      	ldr	r2, [r3, #4]
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	697a      	ldr	r2, [r7, #20]
 800a6e6:	621a      	str	r2, [r3, #32]
}
 800a6e8:	bf00      	nop
 800a6ea:	371c      	adds	r7, #28
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f2:	4770      	bx	lr
 800a6f4:	40010000 	.word	0x40010000
 800a6f8:	40010400 	.word	0x40010400

0800a6fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	b087      	sub	sp, #28
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6a1b      	ldr	r3, [r3, #32]
 800a70a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6a1b      	ldr	r3, [r3, #32]
 800a716:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	685b      	ldr	r3, [r3, #4]
 800a71c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	69db      	ldr	r3, [r3, #28]
 800a722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a72a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a732:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	021b      	lsls	r3, r3, #8
 800a73a:	68fa      	ldr	r2, [r7, #12]
 800a73c:	4313      	orrs	r3, r2
 800a73e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a740:	693b      	ldr	r3, [r7, #16]
 800a742:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a746:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	689b      	ldr	r3, [r3, #8]
 800a74c:	031b      	lsls	r3, r3, #12
 800a74e:	693a      	ldr	r2, [r7, #16]
 800a750:	4313      	orrs	r3, r2
 800a752:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	4a12      	ldr	r2, [pc, #72]	; (800a7a0 <TIM_OC4_SetConfig+0xa4>)
 800a758:	4293      	cmp	r3, r2
 800a75a:	d003      	beq.n	800a764 <TIM_OC4_SetConfig+0x68>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	4a11      	ldr	r2, [pc, #68]	; (800a7a4 <TIM_OC4_SetConfig+0xa8>)
 800a760:	4293      	cmp	r3, r2
 800a762:	d109      	bne.n	800a778 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a764:	697b      	ldr	r3, [r7, #20]
 800a766:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a76a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	695b      	ldr	r3, [r3, #20]
 800a770:	019b      	lsls	r3, r3, #6
 800a772:	697a      	ldr	r2, [r7, #20]
 800a774:	4313      	orrs	r3, r2
 800a776:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	697a      	ldr	r2, [r7, #20]
 800a77c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	68fa      	ldr	r2, [r7, #12]
 800a782:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	685a      	ldr	r2, [r3, #4]
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	693a      	ldr	r2, [r7, #16]
 800a790:	621a      	str	r2, [r3, #32]
}
 800a792:	bf00      	nop
 800a794:	371c      	adds	r7, #28
 800a796:	46bd      	mov	sp, r7
 800a798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79c:	4770      	bx	lr
 800a79e:	bf00      	nop
 800a7a0:	40010000 	.word	0x40010000
 800a7a4:	40010400 	.word	0x40010400

0800a7a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b087      	sub	sp, #28
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	60f8      	str	r0, [r7, #12]
 800a7b0:	60b9      	str	r1, [r7, #8]
 800a7b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	6a1b      	ldr	r3, [r3, #32]
 800a7b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	6a1b      	ldr	r3, [r3, #32]
 800a7be:	f023 0201 	bic.w	r2, r3, #1
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	699b      	ldr	r3, [r3, #24]
 800a7ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a7d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	011b      	lsls	r3, r3, #4
 800a7d8:	693a      	ldr	r2, [r7, #16]
 800a7da:	4313      	orrs	r3, r2
 800a7dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	f023 030a 	bic.w	r3, r3, #10
 800a7e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a7e6:	697a      	ldr	r2, [r7, #20]
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	4313      	orrs	r3, r2
 800a7ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	693a      	ldr	r2, [r7, #16]
 800a7f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	697a      	ldr	r2, [r7, #20]
 800a7f8:	621a      	str	r2, [r3, #32]
}
 800a7fa:	bf00      	nop
 800a7fc:	371c      	adds	r7, #28
 800a7fe:	46bd      	mov	sp, r7
 800a800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a804:	4770      	bx	lr

0800a806 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a806:	b480      	push	{r7}
 800a808:	b087      	sub	sp, #28
 800a80a:	af00      	add	r7, sp, #0
 800a80c:	60f8      	str	r0, [r7, #12]
 800a80e:	60b9      	str	r1, [r7, #8]
 800a810:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	6a1b      	ldr	r3, [r3, #32]
 800a816:	f023 0210 	bic.w	r2, r3, #16
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	699b      	ldr	r3, [r3, #24]
 800a822:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	6a1b      	ldr	r3, [r3, #32]
 800a828:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a82a:	697b      	ldr	r3, [r7, #20]
 800a82c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a830:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	031b      	lsls	r3, r3, #12
 800a836:	697a      	ldr	r2, [r7, #20]
 800a838:	4313      	orrs	r3, r2
 800a83a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a83c:	693b      	ldr	r3, [r7, #16]
 800a83e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a842:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	011b      	lsls	r3, r3, #4
 800a848:	693a      	ldr	r2, [r7, #16]
 800a84a:	4313      	orrs	r3, r2
 800a84c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	697a      	ldr	r2, [r7, #20]
 800a852:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	693a      	ldr	r2, [r7, #16]
 800a858:	621a      	str	r2, [r3, #32]
}
 800a85a:	bf00      	nop
 800a85c:	371c      	adds	r7, #28
 800a85e:	46bd      	mov	sp, r7
 800a860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a864:	4770      	bx	lr

0800a866 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a866:	b480      	push	{r7}
 800a868:	b085      	sub	sp, #20
 800a86a:	af00      	add	r7, sp, #0
 800a86c:	6078      	str	r0, [r7, #4]
 800a86e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	689b      	ldr	r3, [r3, #8]
 800a874:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a87c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a87e:	683a      	ldr	r2, [r7, #0]
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	4313      	orrs	r3, r2
 800a884:	f043 0307 	orr.w	r3, r3, #7
 800a888:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	68fa      	ldr	r2, [r7, #12]
 800a88e:	609a      	str	r2, [r3, #8]
}
 800a890:	bf00      	nop
 800a892:	3714      	adds	r7, #20
 800a894:	46bd      	mov	sp, r7
 800a896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89a:	4770      	bx	lr

0800a89c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b087      	sub	sp, #28
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	60f8      	str	r0, [r7, #12]
 800a8a4:	60b9      	str	r1, [r7, #8]
 800a8a6:	607a      	str	r2, [r7, #4]
 800a8a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	689b      	ldr	r3, [r3, #8]
 800a8ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a8b0:	697b      	ldr	r3, [r7, #20]
 800a8b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a8b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	021a      	lsls	r2, r3, #8
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	431a      	orrs	r2, r3
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	697a      	ldr	r2, [r7, #20]
 800a8c6:	4313      	orrs	r3, r2
 800a8c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	697a      	ldr	r2, [r7, #20]
 800a8ce:	609a      	str	r2, [r3, #8]
}
 800a8d0:	bf00      	nop
 800a8d2:	371c      	adds	r7, #28
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8da:	4770      	bx	lr

0800a8dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b087      	sub	sp, #28
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	60f8      	str	r0, [r7, #12]
 800a8e4:	60b9      	str	r1, [r7, #8]
 800a8e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a8e8:	68bb      	ldr	r3, [r7, #8]
 800a8ea:	f003 031f 	and.w	r3, r3, #31
 800a8ee:	2201      	movs	r2, #1
 800a8f0:	fa02 f303 	lsl.w	r3, r2, r3
 800a8f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	6a1a      	ldr	r2, [r3, #32]
 800a8fa:	697b      	ldr	r3, [r7, #20]
 800a8fc:	43db      	mvns	r3, r3
 800a8fe:	401a      	ands	r2, r3
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	6a1a      	ldr	r2, [r3, #32]
 800a908:	68bb      	ldr	r3, [r7, #8]
 800a90a:	f003 031f 	and.w	r3, r3, #31
 800a90e:	6879      	ldr	r1, [r7, #4]
 800a910:	fa01 f303 	lsl.w	r3, r1, r3
 800a914:	431a      	orrs	r2, r3
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	621a      	str	r2, [r3, #32]
}
 800a91a:	bf00      	nop
 800a91c:	371c      	adds	r7, #28
 800a91e:	46bd      	mov	sp, r7
 800a920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a924:	4770      	bx	lr
	...

0800a928 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a928:	b480      	push	{r7}
 800a92a:	b085      	sub	sp, #20
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
 800a930:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a938:	2b01      	cmp	r3, #1
 800a93a:	d101      	bne.n	800a940 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a93c:	2302      	movs	r3, #2
 800a93e:	e05a      	b.n	800a9f6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2201      	movs	r2, #1
 800a944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2202      	movs	r2, #2
 800a94c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	685b      	ldr	r3, [r3, #4]
 800a956:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	689b      	ldr	r3, [r3, #8]
 800a95e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a966:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	68fa      	ldr	r2, [r7, #12]
 800a96e:	4313      	orrs	r3, r2
 800a970:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	68fa      	ldr	r2, [r7, #12]
 800a978:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	4a21      	ldr	r2, [pc, #132]	; (800aa04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d022      	beq.n	800a9ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a98c:	d01d      	beq.n	800a9ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	4a1d      	ldr	r2, [pc, #116]	; (800aa08 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a994:	4293      	cmp	r3, r2
 800a996:	d018      	beq.n	800a9ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	4a1b      	ldr	r2, [pc, #108]	; (800aa0c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d013      	beq.n	800a9ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	4a1a      	ldr	r2, [pc, #104]	; (800aa10 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a9a8:	4293      	cmp	r3, r2
 800a9aa:	d00e      	beq.n	800a9ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	4a18      	ldr	r2, [pc, #96]	; (800aa14 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d009      	beq.n	800a9ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	4a17      	ldr	r2, [pc, #92]	; (800aa18 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a9bc:	4293      	cmp	r3, r2
 800a9be:	d004      	beq.n	800a9ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	4a15      	ldr	r2, [pc, #84]	; (800aa1c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a9c6:	4293      	cmp	r3, r2
 800a9c8:	d10c      	bne.n	800a9e4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a9ca:	68bb      	ldr	r3, [r7, #8]
 800a9cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a9d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	685b      	ldr	r3, [r3, #4]
 800a9d6:	68ba      	ldr	r2, [r7, #8]
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	68ba      	ldr	r2, [r7, #8]
 800a9e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2201      	movs	r2, #1
 800a9e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a9f4:	2300      	movs	r3, #0
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	3714      	adds	r7, #20
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa00:	4770      	bx	lr
 800aa02:	bf00      	nop
 800aa04:	40010000 	.word	0x40010000
 800aa08:	40000400 	.word	0x40000400
 800aa0c:	40000800 	.word	0x40000800
 800aa10:	40000c00 	.word	0x40000c00
 800aa14:	40010400 	.word	0x40010400
 800aa18:	40014000 	.word	0x40014000
 800aa1c:	40001800 	.word	0x40001800

0800aa20 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b085      	sub	sp, #20
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
 800aa28:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa34:	2b01      	cmp	r3, #1
 800aa36:	d101      	bne.n	800aa3c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800aa38:	2302      	movs	r3, #2
 800aa3a:	e03d      	b.n	800aab8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2201      	movs	r2, #1
 800aa40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	68db      	ldr	r3, [r3, #12]
 800aa4e:	4313      	orrs	r3, r2
 800aa50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	689b      	ldr	r3, [r3, #8]
 800aa5c:	4313      	orrs	r3, r2
 800aa5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	685b      	ldr	r3, [r3, #4]
 800aa6a:	4313      	orrs	r3, r2
 800aa6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	691b      	ldr	r3, [r3, #16]
 800aa86:	4313      	orrs	r3, r2
 800aa88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	695b      	ldr	r3, [r3, #20]
 800aa94:	4313      	orrs	r3, r2
 800aa96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	69db      	ldr	r3, [r3, #28]
 800aaa2:	4313      	orrs	r3, r2
 800aaa4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	68fa      	ldr	r2, [r7, #12]
 800aaac:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2200      	movs	r2, #0
 800aab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aab6:	2300      	movs	r3, #0
}
 800aab8:	4618      	mov	r0, r3
 800aaba:	3714      	adds	r7, #20
 800aabc:	46bd      	mov	sp, r7
 800aabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac2:	4770      	bx	lr

0800aac4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aac4:	b480      	push	{r7}
 800aac6:	b083      	sub	sp, #12
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aacc:	bf00      	nop
 800aace:	370c      	adds	r7, #12
 800aad0:	46bd      	mov	sp, r7
 800aad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad6:	4770      	bx	lr

0800aad8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aad8:	b480      	push	{r7}
 800aada:	b083      	sub	sp, #12
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aae0:	bf00      	nop
 800aae2:	370c      	adds	r7, #12
 800aae4:	46bd      	mov	sp, r7
 800aae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaea:	4770      	bx	lr

0800aaec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b082      	sub	sp, #8
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d101      	bne.n	800aafe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aafa:	2301      	movs	r3, #1
 800aafc:	e03f      	b.n	800ab7e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab04:	b2db      	uxtb	r3, r3
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d106      	bne.n	800ab18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ab12:	6878      	ldr	r0, [r7, #4]
 800ab14:	f7fc f906 	bl	8006d24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2224      	movs	r2, #36	; 0x24
 800ab1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	68da      	ldr	r2, [r3, #12]
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ab2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f000 fddf 	bl	800b6f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	691a      	ldr	r2, [r3, #16]
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ab44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	695a      	ldr	r2, [r3, #20]
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ab54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	68da      	ldr	r2, [r3, #12]
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ab64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2200      	movs	r2, #0
 800ab6a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	2220      	movs	r2, #32
 800ab70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2220      	movs	r2, #32
 800ab78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ab7c:	2300      	movs	r3, #0
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	3708      	adds	r7, #8
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}

0800ab86 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab86:	b580      	push	{r7, lr}
 800ab88:	b08a      	sub	sp, #40	; 0x28
 800ab8a:	af02      	add	r7, sp, #8
 800ab8c:	60f8      	str	r0, [r7, #12]
 800ab8e:	60b9      	str	r1, [r7, #8]
 800ab90:	603b      	str	r3, [r7, #0]
 800ab92:	4613      	mov	r3, r2
 800ab94:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ab96:	2300      	movs	r3, #0
 800ab98:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aba0:	b2db      	uxtb	r3, r3
 800aba2:	2b20      	cmp	r3, #32
 800aba4:	d17c      	bne.n	800aca0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800aba6:	68bb      	ldr	r3, [r7, #8]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d002      	beq.n	800abb2 <HAL_UART_Transmit+0x2c>
 800abac:	88fb      	ldrh	r3, [r7, #6]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d101      	bne.n	800abb6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800abb2:	2301      	movs	r3, #1
 800abb4:	e075      	b.n	800aca2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800abbc:	2b01      	cmp	r3, #1
 800abbe:	d101      	bne.n	800abc4 <HAL_UART_Transmit+0x3e>
 800abc0:	2302      	movs	r3, #2
 800abc2:	e06e      	b.n	800aca2 <HAL_UART_Transmit+0x11c>
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	2201      	movs	r2, #1
 800abc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2200      	movs	r2, #0
 800abd0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	2221      	movs	r2, #33	; 0x21
 800abd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800abda:	f7fc f9a7 	bl	8006f2c <HAL_GetTick>
 800abde:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	88fa      	ldrh	r2, [r7, #6]
 800abe4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	88fa      	ldrh	r2, [r7, #6]
 800abea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	689b      	ldr	r3, [r3, #8]
 800abf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abf4:	d108      	bne.n	800ac08 <HAL_UART_Transmit+0x82>
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	691b      	ldr	r3, [r3, #16]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d104      	bne.n	800ac08 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800abfe:	2300      	movs	r3, #0
 800ac00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	61bb      	str	r3, [r7, #24]
 800ac06:	e003      	b.n	800ac10 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	2200      	movs	r2, #0
 800ac14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800ac18:	e02a      	b.n	800ac70 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	9300      	str	r3, [sp, #0]
 800ac1e:	697b      	ldr	r3, [r7, #20]
 800ac20:	2200      	movs	r2, #0
 800ac22:	2180      	movs	r1, #128	; 0x80
 800ac24:	68f8      	ldr	r0, [r7, #12]
 800ac26:	f000 fb1f 	bl	800b268 <UART_WaitOnFlagUntilTimeout>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d001      	beq.n	800ac34 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800ac30:	2303      	movs	r3, #3
 800ac32:	e036      	b.n	800aca2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800ac34:	69fb      	ldr	r3, [r7, #28]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d10b      	bne.n	800ac52 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ac3a:	69bb      	ldr	r3, [r7, #24]
 800ac3c:	881b      	ldrh	r3, [r3, #0]
 800ac3e:	461a      	mov	r2, r3
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ac48:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800ac4a:	69bb      	ldr	r3, [r7, #24]
 800ac4c:	3302      	adds	r3, #2
 800ac4e:	61bb      	str	r3, [r7, #24]
 800ac50:	e007      	b.n	800ac62 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ac52:	69fb      	ldr	r3, [r7, #28]
 800ac54:	781a      	ldrb	r2, [r3, #0]
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800ac5c:	69fb      	ldr	r3, [r7, #28]
 800ac5e:	3301      	adds	r3, #1
 800ac60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ac66:	b29b      	uxth	r3, r3
 800ac68:	3b01      	subs	r3, #1
 800ac6a:	b29a      	uxth	r2, r3
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ac74:	b29b      	uxth	r3, r3
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d1cf      	bne.n	800ac1a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	9300      	str	r3, [sp, #0]
 800ac7e:	697b      	ldr	r3, [r7, #20]
 800ac80:	2200      	movs	r2, #0
 800ac82:	2140      	movs	r1, #64	; 0x40
 800ac84:	68f8      	ldr	r0, [r7, #12]
 800ac86:	f000 faef 	bl	800b268 <UART_WaitOnFlagUntilTimeout>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d001      	beq.n	800ac94 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800ac90:	2303      	movs	r3, #3
 800ac92:	e006      	b.n	800aca2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2220      	movs	r2, #32
 800ac98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	e000      	b.n	800aca2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800aca0:	2302      	movs	r3, #2
  }
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3720      	adds	r7, #32
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}

0800acaa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800acaa:	b580      	push	{r7, lr}
 800acac:	b084      	sub	sp, #16
 800acae:	af00      	add	r7, sp, #0
 800acb0:	60f8      	str	r0, [r7, #12]
 800acb2:	60b9      	str	r1, [r7, #8]
 800acb4:	4613      	mov	r3, r2
 800acb6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800acbe:	b2db      	uxtb	r3, r3
 800acc0:	2b20      	cmp	r3, #32
 800acc2:	d11d      	bne.n	800ad00 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800acc4:	68bb      	ldr	r3, [r7, #8]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d002      	beq.n	800acd0 <HAL_UART_Receive_IT+0x26>
 800acca:	88fb      	ldrh	r3, [r7, #6]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d101      	bne.n	800acd4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800acd0:	2301      	movs	r3, #1
 800acd2:	e016      	b.n	800ad02 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800acda:	2b01      	cmp	r3, #1
 800acdc:	d101      	bne.n	800ace2 <HAL_UART_Receive_IT+0x38>
 800acde:	2302      	movs	r3, #2
 800ace0:	e00f      	b.n	800ad02 <HAL_UART_Receive_IT+0x58>
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	2201      	movs	r2, #1
 800ace6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	2200      	movs	r2, #0
 800acee:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800acf0:	88fb      	ldrh	r3, [r7, #6]
 800acf2:	461a      	mov	r2, r3
 800acf4:	68b9      	ldr	r1, [r7, #8]
 800acf6:	68f8      	ldr	r0, [r7, #12]
 800acf8:	f000 fb24 	bl	800b344 <UART_Start_Receive_IT>
 800acfc:	4603      	mov	r3, r0
 800acfe:	e000      	b.n	800ad02 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800ad00:	2302      	movs	r3, #2
  }
}
 800ad02:	4618      	mov	r0, r3
 800ad04:	3710      	adds	r7, #16
 800ad06:	46bd      	mov	sp, r7
 800ad08:	bd80      	pop	{r7, pc}
	...

0800ad0c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b0ba      	sub	sp, #232	; 0xe8
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	68db      	ldr	r3, [r3, #12]
 800ad24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	695b      	ldr	r3, [r3, #20]
 800ad2e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800ad32:	2300      	movs	r3, #0
 800ad34:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800ad38:	2300      	movs	r3, #0
 800ad3a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ad3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad42:	f003 030f 	and.w	r3, r3, #15
 800ad46:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800ad4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d10f      	bne.n	800ad72 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ad52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad56:	f003 0320 	and.w	r3, r3, #32
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d009      	beq.n	800ad72 <HAL_UART_IRQHandler+0x66>
 800ad5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad62:	f003 0320 	and.w	r3, r3, #32
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d003      	beq.n	800ad72 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	f000 fc07 	bl	800b57e <UART_Receive_IT>
      return;
 800ad70:	e256      	b.n	800b220 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ad72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	f000 80de 	beq.w	800af38 <HAL_UART_IRQHandler+0x22c>
 800ad7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ad80:	f003 0301 	and.w	r3, r3, #1
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d106      	bne.n	800ad96 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ad88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad8c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	f000 80d1 	beq.w	800af38 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ad96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad9a:	f003 0301 	and.w	r3, r3, #1
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d00b      	beq.n	800adba <HAL_UART_IRQHandler+0xae>
 800ada2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ada6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d005      	beq.n	800adba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adb2:	f043 0201 	orr.w	r2, r3, #1
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800adba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800adbe:	f003 0304 	and.w	r3, r3, #4
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d00b      	beq.n	800adde <HAL_UART_IRQHandler+0xd2>
 800adc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800adca:	f003 0301 	and.w	r3, r3, #1
 800adce:	2b00      	cmp	r3, #0
 800add0:	d005      	beq.n	800adde <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800add6:	f043 0202 	orr.w	r2, r3, #2
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800adde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ade2:	f003 0302 	and.w	r3, r3, #2
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d00b      	beq.n	800ae02 <HAL_UART_IRQHandler+0xf6>
 800adea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800adee:	f003 0301 	and.w	r3, r3, #1
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d005      	beq.n	800ae02 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adfa:	f043 0204 	orr.w	r2, r3, #4
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ae02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae06:	f003 0308 	and.w	r3, r3, #8
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d011      	beq.n	800ae32 <HAL_UART_IRQHandler+0x126>
 800ae0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae12:	f003 0320 	and.w	r3, r3, #32
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d105      	bne.n	800ae26 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ae1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ae1e:	f003 0301 	and.w	r3, r3, #1
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d005      	beq.n	800ae32 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae2a:	f043 0208 	orr.w	r2, r3, #8
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	f000 81ed 	beq.w	800b216 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ae3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae40:	f003 0320 	and.w	r3, r3, #32
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d008      	beq.n	800ae5a <HAL_UART_IRQHandler+0x14e>
 800ae48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae4c:	f003 0320 	and.w	r3, r3, #32
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d002      	beq.n	800ae5a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f000 fb92 	bl	800b57e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	695b      	ldr	r3, [r3, #20]
 800ae60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae64:	2b40      	cmp	r3, #64	; 0x40
 800ae66:	bf0c      	ite	eq
 800ae68:	2301      	moveq	r3, #1
 800ae6a:	2300      	movne	r3, #0
 800ae6c:	b2db      	uxtb	r3, r3
 800ae6e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae76:	f003 0308 	and.w	r3, r3, #8
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d103      	bne.n	800ae86 <HAL_UART_IRQHandler+0x17a>
 800ae7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d04f      	beq.n	800af26 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ae86:	6878      	ldr	r0, [r7, #4]
 800ae88:	f000 fa9a 	bl	800b3c0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	695b      	ldr	r3, [r3, #20]
 800ae92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae96:	2b40      	cmp	r3, #64	; 0x40
 800ae98:	d141      	bne.n	800af1e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	3314      	adds	r3, #20
 800aea0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aea4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800aea8:	e853 3f00 	ldrex	r3, [r3]
 800aeac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800aeb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800aeb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aeb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	3314      	adds	r3, #20
 800aec2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800aec6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800aeca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aece:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800aed2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800aed6:	e841 2300 	strex	r3, r2, [r1]
 800aeda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800aede:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d1d9      	bne.n	800ae9a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d013      	beq.n	800af16 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aef2:	4a7d      	ldr	r2, [pc, #500]	; (800b0e8 <HAL_UART_IRQHandler+0x3dc>)
 800aef4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aefa:	4618      	mov	r0, r3
 800aefc:	f7fd f9f7 	bl	80082ee <HAL_DMA_Abort_IT>
 800af00:	4603      	mov	r3, r0
 800af02:	2b00      	cmp	r3, #0
 800af04:	d016      	beq.n	800af34 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800af10:	4610      	mov	r0, r2
 800af12:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af14:	e00e      	b.n	800af34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f000 f990 	bl	800b23c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af1c:	e00a      	b.n	800af34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800af1e:	6878      	ldr	r0, [r7, #4]
 800af20:	f000 f98c 	bl	800b23c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af24:	e006      	b.n	800af34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f000 f988 	bl	800b23c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2200      	movs	r2, #0
 800af30:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800af32:	e170      	b.n	800b216 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af34:	bf00      	nop
    return;
 800af36:	e16e      	b.n	800b216 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af3c:	2b01      	cmp	r3, #1
 800af3e:	f040 814a 	bne.w	800b1d6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800af42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af46:	f003 0310 	and.w	r3, r3, #16
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	f000 8143 	beq.w	800b1d6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800af50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800af54:	f003 0310 	and.w	r3, r3, #16
 800af58:	2b00      	cmp	r3, #0
 800af5a:	f000 813c 	beq.w	800b1d6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800af5e:	2300      	movs	r3, #0
 800af60:	60bb      	str	r3, [r7, #8]
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	60bb      	str	r3, [r7, #8]
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	685b      	ldr	r3, [r3, #4]
 800af70:	60bb      	str	r3, [r7, #8]
 800af72:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	695b      	ldr	r3, [r3, #20]
 800af7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af7e:	2b40      	cmp	r3, #64	; 0x40
 800af80:	f040 80b4 	bne.w	800b0ec <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	685b      	ldr	r3, [r3, #4]
 800af8c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800af90:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800af94:	2b00      	cmp	r3, #0
 800af96:	f000 8140 	beq.w	800b21a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800af9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800afa2:	429a      	cmp	r2, r3
 800afa4:	f080 8139 	bcs.w	800b21a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800afae:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afb4:	69db      	ldr	r3, [r3, #28]
 800afb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800afba:	f000 8088 	beq.w	800b0ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	330c      	adds	r3, #12
 800afc4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afc8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800afcc:	e853 3f00 	ldrex	r3, [r3]
 800afd0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800afd4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800afd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800afdc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	330c      	adds	r3, #12
 800afe6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800afea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800afee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aff2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800aff6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800affa:	e841 2300 	strex	r3, r2, [r1]
 800affe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b002:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b006:	2b00      	cmp	r3, #0
 800b008:	d1d9      	bne.n	800afbe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	3314      	adds	r3, #20
 800b010:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b012:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b014:	e853 3f00 	ldrex	r3, [r3]
 800b018:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b01a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b01c:	f023 0301 	bic.w	r3, r3, #1
 800b020:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	3314      	adds	r3, #20
 800b02a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b02e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b032:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b034:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b036:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b03a:	e841 2300 	strex	r3, r2, [r1]
 800b03e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b040:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b042:	2b00      	cmp	r3, #0
 800b044:	d1e1      	bne.n	800b00a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	3314      	adds	r3, #20
 800b04c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b04e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b050:	e853 3f00 	ldrex	r3, [r3]
 800b054:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b056:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b058:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b05c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	3314      	adds	r3, #20
 800b066:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b06a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b06c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b06e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b070:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b072:	e841 2300 	strex	r3, r2, [r1]
 800b076:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b078:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d1e3      	bne.n	800b046 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	2220      	movs	r2, #32
 800b082:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2200      	movs	r2, #0
 800b08a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	330c      	adds	r3, #12
 800b092:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b094:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b096:	e853 3f00 	ldrex	r3, [r3]
 800b09a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b09c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b09e:	f023 0310 	bic.w	r3, r3, #16
 800b0a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	330c      	adds	r3, #12
 800b0ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b0b0:	65ba      	str	r2, [r7, #88]	; 0x58
 800b0b2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0b4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b0b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b0b8:	e841 2300 	strex	r3, r2, [r1]
 800b0bc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b0be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d1e3      	bne.n	800b08c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f7fd f8a0 	bl	800820e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b0d6:	b29b      	uxth	r3, r3
 800b0d8:	1ad3      	subs	r3, r2, r3
 800b0da:	b29b      	uxth	r3, r3
 800b0dc:	4619      	mov	r1, r3
 800b0de:	6878      	ldr	r0, [r7, #4]
 800b0e0:	f000 f8b6 	bl	800b250 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b0e4:	e099      	b.n	800b21a <HAL_UART_IRQHandler+0x50e>
 800b0e6:	bf00      	nop
 800b0e8:	0800b487 	.word	0x0800b487
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b0f4:	b29b      	uxth	r3, r3
 800b0f6:	1ad3      	subs	r3, r2, r3
 800b0f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b100:	b29b      	uxth	r3, r3
 800b102:	2b00      	cmp	r3, #0
 800b104:	f000 808b 	beq.w	800b21e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800b108:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	f000 8086 	beq.w	800b21e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	330c      	adds	r3, #12
 800b118:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b11a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b11c:	e853 3f00 	ldrex	r3, [r3]
 800b120:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b124:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b128:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	330c      	adds	r3, #12
 800b132:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800b136:	647a      	str	r2, [r7, #68]	; 0x44
 800b138:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b13a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b13c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b13e:	e841 2300 	strex	r3, r2, [r1]
 800b142:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b144:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b146:	2b00      	cmp	r3, #0
 800b148:	d1e3      	bne.n	800b112 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	3314      	adds	r3, #20
 800b150:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b154:	e853 3f00 	ldrex	r3, [r3]
 800b158:	623b      	str	r3, [r7, #32]
   return(result);
 800b15a:	6a3b      	ldr	r3, [r7, #32]
 800b15c:	f023 0301 	bic.w	r3, r3, #1
 800b160:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	3314      	adds	r3, #20
 800b16a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b16e:	633a      	str	r2, [r7, #48]	; 0x30
 800b170:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b172:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b174:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b176:	e841 2300 	strex	r3, r2, [r1]
 800b17a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b17c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d1e3      	bne.n	800b14a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	2220      	movs	r2, #32
 800b186:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	2200      	movs	r2, #0
 800b18e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	330c      	adds	r3, #12
 800b196:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b198:	693b      	ldr	r3, [r7, #16]
 800b19a:	e853 3f00 	ldrex	r3, [r3]
 800b19e:	60fb      	str	r3, [r7, #12]
   return(result);
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	f023 0310 	bic.w	r3, r3, #16
 800b1a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	330c      	adds	r3, #12
 800b1b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800b1b4:	61fa      	str	r2, [r7, #28]
 800b1b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1b8:	69b9      	ldr	r1, [r7, #24]
 800b1ba:	69fa      	ldr	r2, [r7, #28]
 800b1bc:	e841 2300 	strex	r3, r2, [r1]
 800b1c0:	617b      	str	r3, [r7, #20]
   return(result);
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d1e3      	bne.n	800b190 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b1c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b1cc:	4619      	mov	r1, r3
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	f000 f83e 	bl	800b250 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b1d4:	e023      	b.n	800b21e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b1d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b1da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d009      	beq.n	800b1f6 <HAL_UART_IRQHandler+0x4ea>
 800b1e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b1e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d003      	beq.n	800b1f6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	f000 f95d 	bl	800b4ae <UART_Transmit_IT>
    return;
 800b1f4:	e014      	b.n	800b220 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b1f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b1fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d00e      	beq.n	800b220 <HAL_UART_IRQHandler+0x514>
 800b202:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b206:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d008      	beq.n	800b220 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800b20e:	6878      	ldr	r0, [r7, #4]
 800b210:	f000 f99d 	bl	800b54e <UART_EndTransmit_IT>
    return;
 800b214:	e004      	b.n	800b220 <HAL_UART_IRQHandler+0x514>
    return;
 800b216:	bf00      	nop
 800b218:	e002      	b.n	800b220 <HAL_UART_IRQHandler+0x514>
      return;
 800b21a:	bf00      	nop
 800b21c:	e000      	b.n	800b220 <HAL_UART_IRQHandler+0x514>
      return;
 800b21e:	bf00      	nop
  }
}
 800b220:	37e8      	adds	r7, #232	; 0xe8
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}
 800b226:	bf00      	nop

0800b228 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b228:	b480      	push	{r7}
 800b22a:	b083      	sub	sp, #12
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b230:	bf00      	nop
 800b232:	370c      	adds	r7, #12
 800b234:	46bd      	mov	sp, r7
 800b236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23a:	4770      	bx	lr

0800b23c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b23c:	b480      	push	{r7}
 800b23e:	b083      	sub	sp, #12
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b244:	bf00      	nop
 800b246:	370c      	adds	r7, #12
 800b248:	46bd      	mov	sp, r7
 800b24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24e:	4770      	bx	lr

0800b250 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b250:	b480      	push	{r7}
 800b252:	b083      	sub	sp, #12
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
 800b258:	460b      	mov	r3, r1
 800b25a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b25c:	bf00      	nop
 800b25e:	370c      	adds	r7, #12
 800b260:	46bd      	mov	sp, r7
 800b262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b266:	4770      	bx	lr

0800b268 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b090      	sub	sp, #64	; 0x40
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	60f8      	str	r0, [r7, #12]
 800b270:	60b9      	str	r1, [r7, #8]
 800b272:	603b      	str	r3, [r7, #0]
 800b274:	4613      	mov	r3, r2
 800b276:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b278:	e050      	b.n	800b31c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b27a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b27c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b280:	d04c      	beq.n	800b31c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b282:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b284:	2b00      	cmp	r3, #0
 800b286:	d007      	beq.n	800b298 <UART_WaitOnFlagUntilTimeout+0x30>
 800b288:	f7fb fe50 	bl	8006f2c <HAL_GetTick>
 800b28c:	4602      	mov	r2, r0
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	1ad3      	subs	r3, r2, r3
 800b292:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b294:	429a      	cmp	r2, r3
 800b296:	d241      	bcs.n	800b31c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	330c      	adds	r3, #12
 800b29e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2a2:	e853 3f00 	ldrex	r3, [r3]
 800b2a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b2a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2aa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b2ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	330c      	adds	r3, #12
 800b2b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b2b8:	637a      	str	r2, [r7, #52]	; 0x34
 800b2ba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b2be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b2c0:	e841 2300 	strex	r3, r2, [r1]
 800b2c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b2c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d1e5      	bne.n	800b298 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	3314      	adds	r3, #20
 800b2d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2d4:	697b      	ldr	r3, [r7, #20]
 800b2d6:	e853 3f00 	ldrex	r3, [r3]
 800b2da:	613b      	str	r3, [r7, #16]
   return(result);
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	f023 0301 	bic.w	r3, r3, #1
 800b2e2:	63bb      	str	r3, [r7, #56]	; 0x38
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	3314      	adds	r3, #20
 800b2ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b2ec:	623a      	str	r2, [r7, #32]
 800b2ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2f0:	69f9      	ldr	r1, [r7, #28]
 800b2f2:	6a3a      	ldr	r2, [r7, #32]
 800b2f4:	e841 2300 	strex	r3, r2, [r1]
 800b2f8:	61bb      	str	r3, [r7, #24]
   return(result);
 800b2fa:	69bb      	ldr	r3, [r7, #24]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d1e5      	bne.n	800b2cc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	2220      	movs	r2, #32
 800b304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	2220      	movs	r2, #32
 800b30c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	2200      	movs	r2, #0
 800b314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800b318:	2303      	movs	r3, #3
 800b31a:	e00f      	b.n	800b33c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	681a      	ldr	r2, [r3, #0]
 800b322:	68bb      	ldr	r3, [r7, #8]
 800b324:	4013      	ands	r3, r2
 800b326:	68ba      	ldr	r2, [r7, #8]
 800b328:	429a      	cmp	r2, r3
 800b32a:	bf0c      	ite	eq
 800b32c:	2301      	moveq	r3, #1
 800b32e:	2300      	movne	r3, #0
 800b330:	b2db      	uxtb	r3, r3
 800b332:	461a      	mov	r2, r3
 800b334:	79fb      	ldrb	r3, [r7, #7]
 800b336:	429a      	cmp	r2, r3
 800b338:	d09f      	beq.n	800b27a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b33a:	2300      	movs	r3, #0
}
 800b33c:	4618      	mov	r0, r3
 800b33e:	3740      	adds	r7, #64	; 0x40
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}

0800b344 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b344:	b480      	push	{r7}
 800b346:	b085      	sub	sp, #20
 800b348:	af00      	add	r7, sp, #0
 800b34a:	60f8      	str	r0, [r7, #12]
 800b34c:	60b9      	str	r1, [r7, #8]
 800b34e:	4613      	mov	r3, r2
 800b350:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	68ba      	ldr	r2, [r7, #8]
 800b356:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	88fa      	ldrh	r2, [r7, #6]
 800b35c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	88fa      	ldrh	r2, [r7, #6]
 800b362:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	2200      	movs	r2, #0
 800b368:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	2222      	movs	r2, #34	; 0x22
 800b36e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	2200      	movs	r2, #0
 800b376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	691b      	ldr	r3, [r3, #16]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d007      	beq.n	800b392 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	68da      	ldr	r2, [r3, #12]
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b390:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	695a      	ldr	r2, [r3, #20]
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	f042 0201 	orr.w	r2, r2, #1
 800b3a0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	68da      	ldr	r2, [r3, #12]
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	f042 0220 	orr.w	r2, r2, #32
 800b3b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b3b2:	2300      	movs	r3, #0
}
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	3714      	adds	r7, #20
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3be:	4770      	bx	lr

0800b3c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b3c0:	b480      	push	{r7}
 800b3c2:	b095      	sub	sp, #84	; 0x54
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	330c      	adds	r3, #12
 800b3ce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3d2:	e853 3f00 	ldrex	r3, [r3]
 800b3d6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b3d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b3de:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	330c      	adds	r3, #12
 800b3e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b3e8:	643a      	str	r2, [r7, #64]	; 0x40
 800b3ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b3ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b3f0:	e841 2300 	strex	r3, r2, [r1]
 800b3f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b3f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d1e5      	bne.n	800b3c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	3314      	adds	r3, #20
 800b402:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b404:	6a3b      	ldr	r3, [r7, #32]
 800b406:	e853 3f00 	ldrex	r3, [r3]
 800b40a:	61fb      	str	r3, [r7, #28]
   return(result);
 800b40c:	69fb      	ldr	r3, [r7, #28]
 800b40e:	f023 0301 	bic.w	r3, r3, #1
 800b412:	64bb      	str	r3, [r7, #72]	; 0x48
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	3314      	adds	r3, #20
 800b41a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b41c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b41e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b420:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b422:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b424:	e841 2300 	strex	r3, r2, [r1]
 800b428:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b42a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d1e5      	bne.n	800b3fc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b434:	2b01      	cmp	r3, #1
 800b436:	d119      	bne.n	800b46c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	330c      	adds	r3, #12
 800b43e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	e853 3f00 	ldrex	r3, [r3]
 800b446:	60bb      	str	r3, [r7, #8]
   return(result);
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	f023 0310 	bic.w	r3, r3, #16
 800b44e:	647b      	str	r3, [r7, #68]	; 0x44
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	330c      	adds	r3, #12
 800b456:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b458:	61ba      	str	r2, [r7, #24]
 800b45a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b45c:	6979      	ldr	r1, [r7, #20]
 800b45e:	69ba      	ldr	r2, [r7, #24]
 800b460:	e841 2300 	strex	r3, r2, [r1]
 800b464:	613b      	str	r3, [r7, #16]
   return(result);
 800b466:	693b      	ldr	r3, [r7, #16]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d1e5      	bne.n	800b438 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2220      	movs	r2, #32
 800b470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2200      	movs	r2, #0
 800b478:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b47a:	bf00      	nop
 800b47c:	3754      	adds	r7, #84	; 0x54
 800b47e:	46bd      	mov	sp, r7
 800b480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b484:	4770      	bx	lr

0800b486 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b486:	b580      	push	{r7, lr}
 800b488:	b084      	sub	sp, #16
 800b48a:	af00      	add	r7, sp, #0
 800b48c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b492:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	2200      	movs	r2, #0
 800b498:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	2200      	movs	r2, #0
 800b49e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b4a0:	68f8      	ldr	r0, [r7, #12]
 800b4a2:	f7ff fecb 	bl	800b23c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b4a6:	bf00      	nop
 800b4a8:	3710      	adds	r7, #16
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	bd80      	pop	{r7, pc}

0800b4ae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b4ae:	b480      	push	{r7}
 800b4b0:	b085      	sub	sp, #20
 800b4b2:	af00      	add	r7, sp, #0
 800b4b4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b4bc:	b2db      	uxtb	r3, r3
 800b4be:	2b21      	cmp	r3, #33	; 0x21
 800b4c0:	d13e      	bne.n	800b540 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	689b      	ldr	r3, [r3, #8]
 800b4c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b4ca:	d114      	bne.n	800b4f6 <UART_Transmit_IT+0x48>
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	691b      	ldr	r3, [r3, #16]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d110      	bne.n	800b4f6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6a1b      	ldr	r3, [r3, #32]
 800b4d8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	881b      	ldrh	r3, [r3, #0]
 800b4de:	461a      	mov	r2, r3
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b4e8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	6a1b      	ldr	r3, [r3, #32]
 800b4ee:	1c9a      	adds	r2, r3, #2
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	621a      	str	r2, [r3, #32]
 800b4f4:	e008      	b.n	800b508 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	6a1b      	ldr	r3, [r3, #32]
 800b4fa:	1c59      	adds	r1, r3, #1
 800b4fc:	687a      	ldr	r2, [r7, #4]
 800b4fe:	6211      	str	r1, [r2, #32]
 800b500:	781a      	ldrb	r2, [r3, #0]
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b50c:	b29b      	uxth	r3, r3
 800b50e:	3b01      	subs	r3, #1
 800b510:	b29b      	uxth	r3, r3
 800b512:	687a      	ldr	r2, [r7, #4]
 800b514:	4619      	mov	r1, r3
 800b516:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d10f      	bne.n	800b53c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	68da      	ldr	r2, [r3, #12]
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b52a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	68da      	ldr	r2, [r3, #12]
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b53a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b53c:	2300      	movs	r3, #0
 800b53e:	e000      	b.n	800b542 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b540:	2302      	movs	r3, #2
  }
}
 800b542:	4618      	mov	r0, r3
 800b544:	3714      	adds	r7, #20
 800b546:	46bd      	mov	sp, r7
 800b548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54c:	4770      	bx	lr

0800b54e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b54e:	b580      	push	{r7, lr}
 800b550:	b082      	sub	sp, #8
 800b552:	af00      	add	r7, sp, #0
 800b554:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	68da      	ldr	r2, [r3, #12]
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b564:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	2220      	movs	r2, #32
 800b56a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b56e:	6878      	ldr	r0, [r7, #4]
 800b570:	f7ff fe5a 	bl	800b228 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b574:	2300      	movs	r3, #0
}
 800b576:	4618      	mov	r0, r3
 800b578:	3708      	adds	r7, #8
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}

0800b57e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b57e:	b580      	push	{r7, lr}
 800b580:	b08c      	sub	sp, #48	; 0x30
 800b582:	af00      	add	r7, sp, #0
 800b584:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b58c:	b2db      	uxtb	r3, r3
 800b58e:	2b22      	cmp	r3, #34	; 0x22
 800b590:	f040 80ab 	bne.w	800b6ea <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	689b      	ldr	r3, [r3, #8]
 800b598:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b59c:	d117      	bne.n	800b5ce <UART_Receive_IT+0x50>
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	691b      	ldr	r3, [r3, #16]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d113      	bne.n	800b5ce <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5ae:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	b29b      	uxth	r3, r3
 800b5b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5bc:	b29a      	uxth	r2, r3
 800b5be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5c0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5c6:	1c9a      	adds	r2, r3, #2
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	629a      	str	r2, [r3, #40]	; 0x28
 800b5cc:	e026      	b.n	800b61c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5d2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	689b      	ldr	r3, [r3, #8]
 800b5dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b5e0:	d007      	beq.n	800b5f2 <UART_Receive_IT+0x74>
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	689b      	ldr	r3, [r3, #8]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d10a      	bne.n	800b600 <UART_Receive_IT+0x82>
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	691b      	ldr	r3, [r3, #16]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d106      	bne.n	800b600 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	685b      	ldr	r3, [r3, #4]
 800b5f8:	b2da      	uxtb	r2, r3
 800b5fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5fc:	701a      	strb	r2, [r3, #0]
 800b5fe:	e008      	b.n	800b612 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	685b      	ldr	r3, [r3, #4]
 800b606:	b2db      	uxtb	r3, r3
 800b608:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b60c:	b2da      	uxtb	r2, r3
 800b60e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b610:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b616:	1c5a      	adds	r2, r3, #1
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b620:	b29b      	uxth	r3, r3
 800b622:	3b01      	subs	r3, #1
 800b624:	b29b      	uxth	r3, r3
 800b626:	687a      	ldr	r2, [r7, #4]
 800b628:	4619      	mov	r1, r3
 800b62a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d15a      	bne.n	800b6e6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	68da      	ldr	r2, [r3, #12]
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	f022 0220 	bic.w	r2, r2, #32
 800b63e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	68da      	ldr	r2, [r3, #12]
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b64e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	695a      	ldr	r2, [r3, #20]
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	f022 0201 	bic.w	r2, r2, #1
 800b65e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	2220      	movs	r2, #32
 800b664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b66c:	2b01      	cmp	r3, #1
 800b66e:	d135      	bne.n	800b6dc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	2200      	movs	r2, #0
 800b674:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	330c      	adds	r3, #12
 800b67c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b67e:	697b      	ldr	r3, [r7, #20]
 800b680:	e853 3f00 	ldrex	r3, [r3]
 800b684:	613b      	str	r3, [r7, #16]
   return(result);
 800b686:	693b      	ldr	r3, [r7, #16]
 800b688:	f023 0310 	bic.w	r3, r3, #16
 800b68c:	627b      	str	r3, [r7, #36]	; 0x24
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	330c      	adds	r3, #12
 800b694:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b696:	623a      	str	r2, [r7, #32]
 800b698:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b69a:	69f9      	ldr	r1, [r7, #28]
 800b69c:	6a3a      	ldr	r2, [r7, #32]
 800b69e:	e841 2300 	strex	r3, r2, [r1]
 800b6a2:	61bb      	str	r3, [r7, #24]
   return(result);
 800b6a4:	69bb      	ldr	r3, [r7, #24]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d1e5      	bne.n	800b676 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	f003 0310 	and.w	r3, r3, #16
 800b6b4:	2b10      	cmp	r3, #16
 800b6b6:	d10a      	bne.n	800b6ce <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	60fb      	str	r3, [r7, #12]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	60fb      	str	r3, [r7, #12]
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	685b      	ldr	r3, [r3, #4]
 800b6ca:	60fb      	str	r3, [r7, #12]
 800b6cc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b6d2:	4619      	mov	r1, r3
 800b6d4:	6878      	ldr	r0, [r7, #4]
 800b6d6:	f7ff fdbb 	bl	800b250 <HAL_UARTEx_RxEventCallback>
 800b6da:	e002      	b.n	800b6e2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b6dc:	6878      	ldr	r0, [r7, #4]
 800b6de:	f7fb fb83 	bl	8006de8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	e002      	b.n	800b6ec <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	e000      	b.n	800b6ec <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800b6ea:	2302      	movs	r3, #2
  }
}
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	3730      	adds	r7, #48	; 0x30
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	bd80      	pop	{r7, pc}

0800b6f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b6f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b6f8:	b0c0      	sub	sp, #256	; 0x100
 800b6fa:	af00      	add	r7, sp, #0
 800b6fc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	691b      	ldr	r3, [r3, #16]
 800b708:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b70c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b710:	68d9      	ldr	r1, [r3, #12]
 800b712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b716:	681a      	ldr	r2, [r3, #0]
 800b718:	ea40 0301 	orr.w	r3, r0, r1
 800b71c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b71e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b722:	689a      	ldr	r2, [r3, #8]
 800b724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b728:	691b      	ldr	r3, [r3, #16]
 800b72a:	431a      	orrs	r2, r3
 800b72c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b730:	695b      	ldr	r3, [r3, #20]
 800b732:	431a      	orrs	r2, r3
 800b734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b738:	69db      	ldr	r3, [r3, #28]
 800b73a:	4313      	orrs	r3, r2
 800b73c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	68db      	ldr	r3, [r3, #12]
 800b748:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b74c:	f021 010c 	bic.w	r1, r1, #12
 800b750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b754:	681a      	ldr	r2, [r3, #0]
 800b756:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b75a:	430b      	orrs	r3, r1
 800b75c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b75e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	695b      	ldr	r3, [r3, #20]
 800b766:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b76a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b76e:	6999      	ldr	r1, [r3, #24]
 800b770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b774:	681a      	ldr	r2, [r3, #0]
 800b776:	ea40 0301 	orr.w	r3, r0, r1
 800b77a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b77c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b780:	681a      	ldr	r2, [r3, #0]
 800b782:	4b8f      	ldr	r3, [pc, #572]	; (800b9c0 <UART_SetConfig+0x2cc>)
 800b784:	429a      	cmp	r2, r3
 800b786:	d005      	beq.n	800b794 <UART_SetConfig+0xa0>
 800b788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b78c:	681a      	ldr	r2, [r3, #0]
 800b78e:	4b8d      	ldr	r3, [pc, #564]	; (800b9c4 <UART_SetConfig+0x2d0>)
 800b790:	429a      	cmp	r2, r3
 800b792:	d104      	bne.n	800b79e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b794:	f7fd f8d2 	bl	800893c <HAL_RCC_GetPCLK2Freq>
 800b798:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b79c:	e003      	b.n	800b7a6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b79e:	f7fd f8b9 	bl	8008914 <HAL_RCC_GetPCLK1Freq>
 800b7a2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b7a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b7aa:	69db      	ldr	r3, [r3, #28]
 800b7ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b7b0:	f040 810c 	bne.w	800b9cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b7b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b7be:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b7c2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b7c6:	4622      	mov	r2, r4
 800b7c8:	462b      	mov	r3, r5
 800b7ca:	1891      	adds	r1, r2, r2
 800b7cc:	65b9      	str	r1, [r7, #88]	; 0x58
 800b7ce:	415b      	adcs	r3, r3
 800b7d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b7d2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b7d6:	4621      	mov	r1, r4
 800b7d8:	eb12 0801 	adds.w	r8, r2, r1
 800b7dc:	4629      	mov	r1, r5
 800b7de:	eb43 0901 	adc.w	r9, r3, r1
 800b7e2:	f04f 0200 	mov.w	r2, #0
 800b7e6:	f04f 0300 	mov.w	r3, #0
 800b7ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b7ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b7f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b7f6:	4690      	mov	r8, r2
 800b7f8:	4699      	mov	r9, r3
 800b7fa:	4623      	mov	r3, r4
 800b7fc:	eb18 0303 	adds.w	r3, r8, r3
 800b800:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b804:	462b      	mov	r3, r5
 800b806:	eb49 0303 	adc.w	r3, r9, r3
 800b80a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b80e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b812:	685b      	ldr	r3, [r3, #4]
 800b814:	2200      	movs	r2, #0
 800b816:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b81a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b81e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b822:	460b      	mov	r3, r1
 800b824:	18db      	adds	r3, r3, r3
 800b826:	653b      	str	r3, [r7, #80]	; 0x50
 800b828:	4613      	mov	r3, r2
 800b82a:	eb42 0303 	adc.w	r3, r2, r3
 800b82e:	657b      	str	r3, [r7, #84]	; 0x54
 800b830:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b834:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b838:	f7f5 fa46 	bl	8000cc8 <__aeabi_uldivmod>
 800b83c:	4602      	mov	r2, r0
 800b83e:	460b      	mov	r3, r1
 800b840:	4b61      	ldr	r3, [pc, #388]	; (800b9c8 <UART_SetConfig+0x2d4>)
 800b842:	fba3 2302 	umull	r2, r3, r3, r2
 800b846:	095b      	lsrs	r3, r3, #5
 800b848:	011c      	lsls	r4, r3, #4
 800b84a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b84e:	2200      	movs	r2, #0
 800b850:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b854:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b858:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b85c:	4642      	mov	r2, r8
 800b85e:	464b      	mov	r3, r9
 800b860:	1891      	adds	r1, r2, r2
 800b862:	64b9      	str	r1, [r7, #72]	; 0x48
 800b864:	415b      	adcs	r3, r3
 800b866:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b868:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b86c:	4641      	mov	r1, r8
 800b86e:	eb12 0a01 	adds.w	sl, r2, r1
 800b872:	4649      	mov	r1, r9
 800b874:	eb43 0b01 	adc.w	fp, r3, r1
 800b878:	f04f 0200 	mov.w	r2, #0
 800b87c:	f04f 0300 	mov.w	r3, #0
 800b880:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b884:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b888:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b88c:	4692      	mov	sl, r2
 800b88e:	469b      	mov	fp, r3
 800b890:	4643      	mov	r3, r8
 800b892:	eb1a 0303 	adds.w	r3, sl, r3
 800b896:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b89a:	464b      	mov	r3, r9
 800b89c:	eb4b 0303 	adc.w	r3, fp, r3
 800b8a0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b8a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b8a8:	685b      	ldr	r3, [r3, #4]
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b8b0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b8b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b8b8:	460b      	mov	r3, r1
 800b8ba:	18db      	adds	r3, r3, r3
 800b8bc:	643b      	str	r3, [r7, #64]	; 0x40
 800b8be:	4613      	mov	r3, r2
 800b8c0:	eb42 0303 	adc.w	r3, r2, r3
 800b8c4:	647b      	str	r3, [r7, #68]	; 0x44
 800b8c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b8ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b8ce:	f7f5 f9fb 	bl	8000cc8 <__aeabi_uldivmod>
 800b8d2:	4602      	mov	r2, r0
 800b8d4:	460b      	mov	r3, r1
 800b8d6:	4611      	mov	r1, r2
 800b8d8:	4b3b      	ldr	r3, [pc, #236]	; (800b9c8 <UART_SetConfig+0x2d4>)
 800b8da:	fba3 2301 	umull	r2, r3, r3, r1
 800b8de:	095b      	lsrs	r3, r3, #5
 800b8e0:	2264      	movs	r2, #100	; 0x64
 800b8e2:	fb02 f303 	mul.w	r3, r2, r3
 800b8e6:	1acb      	subs	r3, r1, r3
 800b8e8:	00db      	lsls	r3, r3, #3
 800b8ea:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b8ee:	4b36      	ldr	r3, [pc, #216]	; (800b9c8 <UART_SetConfig+0x2d4>)
 800b8f0:	fba3 2302 	umull	r2, r3, r3, r2
 800b8f4:	095b      	lsrs	r3, r3, #5
 800b8f6:	005b      	lsls	r3, r3, #1
 800b8f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b8fc:	441c      	add	r4, r3
 800b8fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b902:	2200      	movs	r2, #0
 800b904:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b908:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b90c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b910:	4642      	mov	r2, r8
 800b912:	464b      	mov	r3, r9
 800b914:	1891      	adds	r1, r2, r2
 800b916:	63b9      	str	r1, [r7, #56]	; 0x38
 800b918:	415b      	adcs	r3, r3
 800b91a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b91c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b920:	4641      	mov	r1, r8
 800b922:	1851      	adds	r1, r2, r1
 800b924:	6339      	str	r1, [r7, #48]	; 0x30
 800b926:	4649      	mov	r1, r9
 800b928:	414b      	adcs	r3, r1
 800b92a:	637b      	str	r3, [r7, #52]	; 0x34
 800b92c:	f04f 0200 	mov.w	r2, #0
 800b930:	f04f 0300 	mov.w	r3, #0
 800b934:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b938:	4659      	mov	r1, fp
 800b93a:	00cb      	lsls	r3, r1, #3
 800b93c:	4651      	mov	r1, sl
 800b93e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b942:	4651      	mov	r1, sl
 800b944:	00ca      	lsls	r2, r1, #3
 800b946:	4610      	mov	r0, r2
 800b948:	4619      	mov	r1, r3
 800b94a:	4603      	mov	r3, r0
 800b94c:	4642      	mov	r2, r8
 800b94e:	189b      	adds	r3, r3, r2
 800b950:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b954:	464b      	mov	r3, r9
 800b956:	460a      	mov	r2, r1
 800b958:	eb42 0303 	adc.w	r3, r2, r3
 800b95c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b964:	685b      	ldr	r3, [r3, #4]
 800b966:	2200      	movs	r2, #0
 800b968:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b96c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b970:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b974:	460b      	mov	r3, r1
 800b976:	18db      	adds	r3, r3, r3
 800b978:	62bb      	str	r3, [r7, #40]	; 0x28
 800b97a:	4613      	mov	r3, r2
 800b97c:	eb42 0303 	adc.w	r3, r2, r3
 800b980:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b982:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b986:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b98a:	f7f5 f99d 	bl	8000cc8 <__aeabi_uldivmod>
 800b98e:	4602      	mov	r2, r0
 800b990:	460b      	mov	r3, r1
 800b992:	4b0d      	ldr	r3, [pc, #52]	; (800b9c8 <UART_SetConfig+0x2d4>)
 800b994:	fba3 1302 	umull	r1, r3, r3, r2
 800b998:	095b      	lsrs	r3, r3, #5
 800b99a:	2164      	movs	r1, #100	; 0x64
 800b99c:	fb01 f303 	mul.w	r3, r1, r3
 800b9a0:	1ad3      	subs	r3, r2, r3
 800b9a2:	00db      	lsls	r3, r3, #3
 800b9a4:	3332      	adds	r3, #50	; 0x32
 800b9a6:	4a08      	ldr	r2, [pc, #32]	; (800b9c8 <UART_SetConfig+0x2d4>)
 800b9a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b9ac:	095b      	lsrs	r3, r3, #5
 800b9ae:	f003 0207 	and.w	r2, r3, #7
 800b9b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	4422      	add	r2, r4
 800b9ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b9bc:	e105      	b.n	800bbca <UART_SetConfig+0x4d6>
 800b9be:	bf00      	nop
 800b9c0:	40011000 	.word	0x40011000
 800b9c4:	40011400 	.word	0x40011400
 800b9c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b9cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b9d0:	2200      	movs	r2, #0
 800b9d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b9d6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b9da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b9de:	4642      	mov	r2, r8
 800b9e0:	464b      	mov	r3, r9
 800b9e2:	1891      	adds	r1, r2, r2
 800b9e4:	6239      	str	r1, [r7, #32]
 800b9e6:	415b      	adcs	r3, r3
 800b9e8:	627b      	str	r3, [r7, #36]	; 0x24
 800b9ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b9ee:	4641      	mov	r1, r8
 800b9f0:	1854      	adds	r4, r2, r1
 800b9f2:	4649      	mov	r1, r9
 800b9f4:	eb43 0501 	adc.w	r5, r3, r1
 800b9f8:	f04f 0200 	mov.w	r2, #0
 800b9fc:	f04f 0300 	mov.w	r3, #0
 800ba00:	00eb      	lsls	r3, r5, #3
 800ba02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ba06:	00e2      	lsls	r2, r4, #3
 800ba08:	4614      	mov	r4, r2
 800ba0a:	461d      	mov	r5, r3
 800ba0c:	4643      	mov	r3, r8
 800ba0e:	18e3      	adds	r3, r4, r3
 800ba10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800ba14:	464b      	mov	r3, r9
 800ba16:	eb45 0303 	adc.w	r3, r5, r3
 800ba1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800ba1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba22:	685b      	ldr	r3, [r3, #4]
 800ba24:	2200      	movs	r2, #0
 800ba26:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ba2a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ba2e:	f04f 0200 	mov.w	r2, #0
 800ba32:	f04f 0300 	mov.w	r3, #0
 800ba36:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800ba3a:	4629      	mov	r1, r5
 800ba3c:	008b      	lsls	r3, r1, #2
 800ba3e:	4621      	mov	r1, r4
 800ba40:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ba44:	4621      	mov	r1, r4
 800ba46:	008a      	lsls	r2, r1, #2
 800ba48:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800ba4c:	f7f5 f93c 	bl	8000cc8 <__aeabi_uldivmod>
 800ba50:	4602      	mov	r2, r0
 800ba52:	460b      	mov	r3, r1
 800ba54:	4b60      	ldr	r3, [pc, #384]	; (800bbd8 <UART_SetConfig+0x4e4>)
 800ba56:	fba3 2302 	umull	r2, r3, r3, r2
 800ba5a:	095b      	lsrs	r3, r3, #5
 800ba5c:	011c      	lsls	r4, r3, #4
 800ba5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ba62:	2200      	movs	r2, #0
 800ba64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ba68:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ba6c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800ba70:	4642      	mov	r2, r8
 800ba72:	464b      	mov	r3, r9
 800ba74:	1891      	adds	r1, r2, r2
 800ba76:	61b9      	str	r1, [r7, #24]
 800ba78:	415b      	adcs	r3, r3
 800ba7a:	61fb      	str	r3, [r7, #28]
 800ba7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ba80:	4641      	mov	r1, r8
 800ba82:	1851      	adds	r1, r2, r1
 800ba84:	6139      	str	r1, [r7, #16]
 800ba86:	4649      	mov	r1, r9
 800ba88:	414b      	adcs	r3, r1
 800ba8a:	617b      	str	r3, [r7, #20]
 800ba8c:	f04f 0200 	mov.w	r2, #0
 800ba90:	f04f 0300 	mov.w	r3, #0
 800ba94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ba98:	4659      	mov	r1, fp
 800ba9a:	00cb      	lsls	r3, r1, #3
 800ba9c:	4651      	mov	r1, sl
 800ba9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800baa2:	4651      	mov	r1, sl
 800baa4:	00ca      	lsls	r2, r1, #3
 800baa6:	4610      	mov	r0, r2
 800baa8:	4619      	mov	r1, r3
 800baaa:	4603      	mov	r3, r0
 800baac:	4642      	mov	r2, r8
 800baae:	189b      	adds	r3, r3, r2
 800bab0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bab4:	464b      	mov	r3, r9
 800bab6:	460a      	mov	r2, r1
 800bab8:	eb42 0303 	adc.w	r3, r2, r3
 800babc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bac4:	685b      	ldr	r3, [r3, #4]
 800bac6:	2200      	movs	r2, #0
 800bac8:	67bb      	str	r3, [r7, #120]	; 0x78
 800baca:	67fa      	str	r2, [r7, #124]	; 0x7c
 800bacc:	f04f 0200 	mov.w	r2, #0
 800bad0:	f04f 0300 	mov.w	r3, #0
 800bad4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800bad8:	4649      	mov	r1, r9
 800bada:	008b      	lsls	r3, r1, #2
 800badc:	4641      	mov	r1, r8
 800bade:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bae2:	4641      	mov	r1, r8
 800bae4:	008a      	lsls	r2, r1, #2
 800bae6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800baea:	f7f5 f8ed 	bl	8000cc8 <__aeabi_uldivmod>
 800baee:	4602      	mov	r2, r0
 800baf0:	460b      	mov	r3, r1
 800baf2:	4b39      	ldr	r3, [pc, #228]	; (800bbd8 <UART_SetConfig+0x4e4>)
 800baf4:	fba3 1302 	umull	r1, r3, r3, r2
 800baf8:	095b      	lsrs	r3, r3, #5
 800bafa:	2164      	movs	r1, #100	; 0x64
 800bafc:	fb01 f303 	mul.w	r3, r1, r3
 800bb00:	1ad3      	subs	r3, r2, r3
 800bb02:	011b      	lsls	r3, r3, #4
 800bb04:	3332      	adds	r3, #50	; 0x32
 800bb06:	4a34      	ldr	r2, [pc, #208]	; (800bbd8 <UART_SetConfig+0x4e4>)
 800bb08:	fba2 2303 	umull	r2, r3, r2, r3
 800bb0c:	095b      	lsrs	r3, r3, #5
 800bb0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bb12:	441c      	add	r4, r3
 800bb14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bb18:	2200      	movs	r2, #0
 800bb1a:	673b      	str	r3, [r7, #112]	; 0x70
 800bb1c:	677a      	str	r2, [r7, #116]	; 0x74
 800bb1e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800bb22:	4642      	mov	r2, r8
 800bb24:	464b      	mov	r3, r9
 800bb26:	1891      	adds	r1, r2, r2
 800bb28:	60b9      	str	r1, [r7, #8]
 800bb2a:	415b      	adcs	r3, r3
 800bb2c:	60fb      	str	r3, [r7, #12]
 800bb2e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bb32:	4641      	mov	r1, r8
 800bb34:	1851      	adds	r1, r2, r1
 800bb36:	6039      	str	r1, [r7, #0]
 800bb38:	4649      	mov	r1, r9
 800bb3a:	414b      	adcs	r3, r1
 800bb3c:	607b      	str	r3, [r7, #4]
 800bb3e:	f04f 0200 	mov.w	r2, #0
 800bb42:	f04f 0300 	mov.w	r3, #0
 800bb46:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800bb4a:	4659      	mov	r1, fp
 800bb4c:	00cb      	lsls	r3, r1, #3
 800bb4e:	4651      	mov	r1, sl
 800bb50:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bb54:	4651      	mov	r1, sl
 800bb56:	00ca      	lsls	r2, r1, #3
 800bb58:	4610      	mov	r0, r2
 800bb5a:	4619      	mov	r1, r3
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	4642      	mov	r2, r8
 800bb60:	189b      	adds	r3, r3, r2
 800bb62:	66bb      	str	r3, [r7, #104]	; 0x68
 800bb64:	464b      	mov	r3, r9
 800bb66:	460a      	mov	r2, r1
 800bb68:	eb42 0303 	adc.w	r3, r2, r3
 800bb6c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bb6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb72:	685b      	ldr	r3, [r3, #4]
 800bb74:	2200      	movs	r2, #0
 800bb76:	663b      	str	r3, [r7, #96]	; 0x60
 800bb78:	667a      	str	r2, [r7, #100]	; 0x64
 800bb7a:	f04f 0200 	mov.w	r2, #0
 800bb7e:	f04f 0300 	mov.w	r3, #0
 800bb82:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800bb86:	4649      	mov	r1, r9
 800bb88:	008b      	lsls	r3, r1, #2
 800bb8a:	4641      	mov	r1, r8
 800bb8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bb90:	4641      	mov	r1, r8
 800bb92:	008a      	lsls	r2, r1, #2
 800bb94:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800bb98:	f7f5 f896 	bl	8000cc8 <__aeabi_uldivmod>
 800bb9c:	4602      	mov	r2, r0
 800bb9e:	460b      	mov	r3, r1
 800bba0:	4b0d      	ldr	r3, [pc, #52]	; (800bbd8 <UART_SetConfig+0x4e4>)
 800bba2:	fba3 1302 	umull	r1, r3, r3, r2
 800bba6:	095b      	lsrs	r3, r3, #5
 800bba8:	2164      	movs	r1, #100	; 0x64
 800bbaa:	fb01 f303 	mul.w	r3, r1, r3
 800bbae:	1ad3      	subs	r3, r2, r3
 800bbb0:	011b      	lsls	r3, r3, #4
 800bbb2:	3332      	adds	r3, #50	; 0x32
 800bbb4:	4a08      	ldr	r2, [pc, #32]	; (800bbd8 <UART_SetConfig+0x4e4>)
 800bbb6:	fba2 2303 	umull	r2, r3, r2, r3
 800bbba:	095b      	lsrs	r3, r3, #5
 800bbbc:	f003 020f 	and.w	r2, r3, #15
 800bbc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	4422      	add	r2, r4
 800bbc8:	609a      	str	r2, [r3, #8]
}
 800bbca:	bf00      	nop
 800bbcc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bbd6:	bf00      	nop
 800bbd8:	51eb851f 	.word	0x51eb851f

0800bbdc <atof>:
 800bbdc:	2100      	movs	r1, #0
 800bbde:	f001 bb61 	b.w	800d2a4 <strtod>

0800bbe2 <atoi>:
 800bbe2:	220a      	movs	r2, #10
 800bbe4:	2100      	movs	r1, #0
 800bbe6:	f001 bbeb 	b.w	800d3c0 <strtol>
	...

0800bbec <__errno>:
 800bbec:	4b01      	ldr	r3, [pc, #4]	; (800bbf4 <__errno+0x8>)
 800bbee:	6818      	ldr	r0, [r3, #0]
 800bbf0:	4770      	bx	lr
 800bbf2:	bf00      	nop
 800bbf4:	2000004c 	.word	0x2000004c

0800bbf8 <__libc_init_array>:
 800bbf8:	b570      	push	{r4, r5, r6, lr}
 800bbfa:	4d0d      	ldr	r5, [pc, #52]	; (800bc30 <__libc_init_array+0x38>)
 800bbfc:	4c0d      	ldr	r4, [pc, #52]	; (800bc34 <__libc_init_array+0x3c>)
 800bbfe:	1b64      	subs	r4, r4, r5
 800bc00:	10a4      	asrs	r4, r4, #2
 800bc02:	2600      	movs	r6, #0
 800bc04:	42a6      	cmp	r6, r4
 800bc06:	d109      	bne.n	800bc1c <__libc_init_array+0x24>
 800bc08:	4d0b      	ldr	r5, [pc, #44]	; (800bc38 <__libc_init_array+0x40>)
 800bc0a:	4c0c      	ldr	r4, [pc, #48]	; (800bc3c <__libc_init_array+0x44>)
 800bc0c:	f004 fcaa 	bl	8010564 <_init>
 800bc10:	1b64      	subs	r4, r4, r5
 800bc12:	10a4      	asrs	r4, r4, #2
 800bc14:	2600      	movs	r6, #0
 800bc16:	42a6      	cmp	r6, r4
 800bc18:	d105      	bne.n	800bc26 <__libc_init_array+0x2e>
 800bc1a:	bd70      	pop	{r4, r5, r6, pc}
 800bc1c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc20:	4798      	blx	r3
 800bc22:	3601      	adds	r6, #1
 800bc24:	e7ee      	b.n	800bc04 <__libc_init_array+0xc>
 800bc26:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc2a:	4798      	blx	r3
 800bc2c:	3601      	adds	r6, #1
 800bc2e:	e7f2      	b.n	800bc16 <__libc_init_array+0x1e>
 800bc30:	08011f78 	.word	0x08011f78
 800bc34:	08011f78 	.word	0x08011f78
 800bc38:	08011f78 	.word	0x08011f78
 800bc3c:	08011f7c 	.word	0x08011f7c

0800bc40 <memcpy>:
 800bc40:	440a      	add	r2, r1
 800bc42:	4291      	cmp	r1, r2
 800bc44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bc48:	d100      	bne.n	800bc4c <memcpy+0xc>
 800bc4a:	4770      	bx	lr
 800bc4c:	b510      	push	{r4, lr}
 800bc4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc52:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc56:	4291      	cmp	r1, r2
 800bc58:	d1f9      	bne.n	800bc4e <memcpy+0xe>
 800bc5a:	bd10      	pop	{r4, pc}

0800bc5c <memset>:
 800bc5c:	4402      	add	r2, r0
 800bc5e:	4603      	mov	r3, r0
 800bc60:	4293      	cmp	r3, r2
 800bc62:	d100      	bne.n	800bc66 <memset+0xa>
 800bc64:	4770      	bx	lr
 800bc66:	f803 1b01 	strb.w	r1, [r3], #1
 800bc6a:	e7f9      	b.n	800bc60 <memset+0x4>

0800bc6c <__cvt>:
 800bc6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc70:	ec55 4b10 	vmov	r4, r5, d0
 800bc74:	2d00      	cmp	r5, #0
 800bc76:	460e      	mov	r6, r1
 800bc78:	4619      	mov	r1, r3
 800bc7a:	462b      	mov	r3, r5
 800bc7c:	bfbb      	ittet	lt
 800bc7e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bc82:	461d      	movlt	r5, r3
 800bc84:	2300      	movge	r3, #0
 800bc86:	232d      	movlt	r3, #45	; 0x2d
 800bc88:	700b      	strb	r3, [r1, #0]
 800bc8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc8c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bc90:	4691      	mov	r9, r2
 800bc92:	f023 0820 	bic.w	r8, r3, #32
 800bc96:	bfbc      	itt	lt
 800bc98:	4622      	movlt	r2, r4
 800bc9a:	4614      	movlt	r4, r2
 800bc9c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bca0:	d005      	beq.n	800bcae <__cvt+0x42>
 800bca2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bca6:	d100      	bne.n	800bcaa <__cvt+0x3e>
 800bca8:	3601      	adds	r6, #1
 800bcaa:	2102      	movs	r1, #2
 800bcac:	e000      	b.n	800bcb0 <__cvt+0x44>
 800bcae:	2103      	movs	r1, #3
 800bcb0:	ab03      	add	r3, sp, #12
 800bcb2:	9301      	str	r3, [sp, #4]
 800bcb4:	ab02      	add	r3, sp, #8
 800bcb6:	9300      	str	r3, [sp, #0]
 800bcb8:	ec45 4b10 	vmov	d0, r4, r5
 800bcbc:	4653      	mov	r3, sl
 800bcbe:	4632      	mov	r2, r6
 800bcc0:	f001 fcd6 	bl	800d670 <_dtoa_r>
 800bcc4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bcc8:	4607      	mov	r7, r0
 800bcca:	d102      	bne.n	800bcd2 <__cvt+0x66>
 800bccc:	f019 0f01 	tst.w	r9, #1
 800bcd0:	d022      	beq.n	800bd18 <__cvt+0xac>
 800bcd2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bcd6:	eb07 0906 	add.w	r9, r7, r6
 800bcda:	d110      	bne.n	800bcfe <__cvt+0x92>
 800bcdc:	783b      	ldrb	r3, [r7, #0]
 800bcde:	2b30      	cmp	r3, #48	; 0x30
 800bce0:	d10a      	bne.n	800bcf8 <__cvt+0x8c>
 800bce2:	2200      	movs	r2, #0
 800bce4:	2300      	movs	r3, #0
 800bce6:	4620      	mov	r0, r4
 800bce8:	4629      	mov	r1, r5
 800bcea:	f7f4 ff0d 	bl	8000b08 <__aeabi_dcmpeq>
 800bcee:	b918      	cbnz	r0, 800bcf8 <__cvt+0x8c>
 800bcf0:	f1c6 0601 	rsb	r6, r6, #1
 800bcf4:	f8ca 6000 	str.w	r6, [sl]
 800bcf8:	f8da 3000 	ldr.w	r3, [sl]
 800bcfc:	4499      	add	r9, r3
 800bcfe:	2200      	movs	r2, #0
 800bd00:	2300      	movs	r3, #0
 800bd02:	4620      	mov	r0, r4
 800bd04:	4629      	mov	r1, r5
 800bd06:	f7f4 feff 	bl	8000b08 <__aeabi_dcmpeq>
 800bd0a:	b108      	cbz	r0, 800bd10 <__cvt+0xa4>
 800bd0c:	f8cd 900c 	str.w	r9, [sp, #12]
 800bd10:	2230      	movs	r2, #48	; 0x30
 800bd12:	9b03      	ldr	r3, [sp, #12]
 800bd14:	454b      	cmp	r3, r9
 800bd16:	d307      	bcc.n	800bd28 <__cvt+0xbc>
 800bd18:	9b03      	ldr	r3, [sp, #12]
 800bd1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bd1c:	1bdb      	subs	r3, r3, r7
 800bd1e:	4638      	mov	r0, r7
 800bd20:	6013      	str	r3, [r2, #0]
 800bd22:	b004      	add	sp, #16
 800bd24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd28:	1c59      	adds	r1, r3, #1
 800bd2a:	9103      	str	r1, [sp, #12]
 800bd2c:	701a      	strb	r2, [r3, #0]
 800bd2e:	e7f0      	b.n	800bd12 <__cvt+0xa6>

0800bd30 <__exponent>:
 800bd30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd32:	4603      	mov	r3, r0
 800bd34:	2900      	cmp	r1, #0
 800bd36:	bfb8      	it	lt
 800bd38:	4249      	neglt	r1, r1
 800bd3a:	f803 2b02 	strb.w	r2, [r3], #2
 800bd3e:	bfb4      	ite	lt
 800bd40:	222d      	movlt	r2, #45	; 0x2d
 800bd42:	222b      	movge	r2, #43	; 0x2b
 800bd44:	2909      	cmp	r1, #9
 800bd46:	7042      	strb	r2, [r0, #1]
 800bd48:	dd2a      	ble.n	800bda0 <__exponent+0x70>
 800bd4a:	f10d 0407 	add.w	r4, sp, #7
 800bd4e:	46a4      	mov	ip, r4
 800bd50:	270a      	movs	r7, #10
 800bd52:	46a6      	mov	lr, r4
 800bd54:	460a      	mov	r2, r1
 800bd56:	fb91 f6f7 	sdiv	r6, r1, r7
 800bd5a:	fb07 1516 	mls	r5, r7, r6, r1
 800bd5e:	3530      	adds	r5, #48	; 0x30
 800bd60:	2a63      	cmp	r2, #99	; 0x63
 800bd62:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800bd66:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800bd6a:	4631      	mov	r1, r6
 800bd6c:	dcf1      	bgt.n	800bd52 <__exponent+0x22>
 800bd6e:	3130      	adds	r1, #48	; 0x30
 800bd70:	f1ae 0502 	sub.w	r5, lr, #2
 800bd74:	f804 1c01 	strb.w	r1, [r4, #-1]
 800bd78:	1c44      	adds	r4, r0, #1
 800bd7a:	4629      	mov	r1, r5
 800bd7c:	4561      	cmp	r1, ip
 800bd7e:	d30a      	bcc.n	800bd96 <__exponent+0x66>
 800bd80:	f10d 0209 	add.w	r2, sp, #9
 800bd84:	eba2 020e 	sub.w	r2, r2, lr
 800bd88:	4565      	cmp	r5, ip
 800bd8a:	bf88      	it	hi
 800bd8c:	2200      	movhi	r2, #0
 800bd8e:	4413      	add	r3, r2
 800bd90:	1a18      	subs	r0, r3, r0
 800bd92:	b003      	add	sp, #12
 800bd94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd96:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd9a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800bd9e:	e7ed      	b.n	800bd7c <__exponent+0x4c>
 800bda0:	2330      	movs	r3, #48	; 0x30
 800bda2:	3130      	adds	r1, #48	; 0x30
 800bda4:	7083      	strb	r3, [r0, #2]
 800bda6:	70c1      	strb	r1, [r0, #3]
 800bda8:	1d03      	adds	r3, r0, #4
 800bdaa:	e7f1      	b.n	800bd90 <__exponent+0x60>

0800bdac <_printf_float>:
 800bdac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdb0:	ed2d 8b02 	vpush	{d8}
 800bdb4:	b08d      	sub	sp, #52	; 0x34
 800bdb6:	460c      	mov	r4, r1
 800bdb8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800bdbc:	4616      	mov	r6, r2
 800bdbe:	461f      	mov	r7, r3
 800bdc0:	4605      	mov	r5, r0
 800bdc2:	f002 ff69 	bl	800ec98 <_localeconv_r>
 800bdc6:	f8d0 a000 	ldr.w	sl, [r0]
 800bdca:	4650      	mov	r0, sl
 800bdcc:	f7f4 fa20 	bl	8000210 <strlen>
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	930a      	str	r3, [sp, #40]	; 0x28
 800bdd4:	6823      	ldr	r3, [r4, #0]
 800bdd6:	9305      	str	r3, [sp, #20]
 800bdd8:	f8d8 3000 	ldr.w	r3, [r8]
 800bddc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800bde0:	3307      	adds	r3, #7
 800bde2:	f023 0307 	bic.w	r3, r3, #7
 800bde6:	f103 0208 	add.w	r2, r3, #8
 800bdea:	f8c8 2000 	str.w	r2, [r8]
 800bdee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800bdf6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800bdfa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bdfe:	9307      	str	r3, [sp, #28]
 800be00:	f8cd 8018 	str.w	r8, [sp, #24]
 800be04:	ee08 0a10 	vmov	s16, r0
 800be08:	4b9f      	ldr	r3, [pc, #636]	; (800c088 <_printf_float+0x2dc>)
 800be0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be0e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be12:	f7f4 feab 	bl	8000b6c <__aeabi_dcmpun>
 800be16:	bb88      	cbnz	r0, 800be7c <_printf_float+0xd0>
 800be18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be1c:	4b9a      	ldr	r3, [pc, #616]	; (800c088 <_printf_float+0x2dc>)
 800be1e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be22:	f7f4 fe85 	bl	8000b30 <__aeabi_dcmple>
 800be26:	bb48      	cbnz	r0, 800be7c <_printf_float+0xd0>
 800be28:	2200      	movs	r2, #0
 800be2a:	2300      	movs	r3, #0
 800be2c:	4640      	mov	r0, r8
 800be2e:	4649      	mov	r1, r9
 800be30:	f7f4 fe74 	bl	8000b1c <__aeabi_dcmplt>
 800be34:	b110      	cbz	r0, 800be3c <_printf_float+0x90>
 800be36:	232d      	movs	r3, #45	; 0x2d
 800be38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be3c:	4b93      	ldr	r3, [pc, #588]	; (800c08c <_printf_float+0x2e0>)
 800be3e:	4894      	ldr	r0, [pc, #592]	; (800c090 <_printf_float+0x2e4>)
 800be40:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800be44:	bf94      	ite	ls
 800be46:	4698      	movls	r8, r3
 800be48:	4680      	movhi	r8, r0
 800be4a:	2303      	movs	r3, #3
 800be4c:	6123      	str	r3, [r4, #16]
 800be4e:	9b05      	ldr	r3, [sp, #20]
 800be50:	f023 0204 	bic.w	r2, r3, #4
 800be54:	6022      	str	r2, [r4, #0]
 800be56:	f04f 0900 	mov.w	r9, #0
 800be5a:	9700      	str	r7, [sp, #0]
 800be5c:	4633      	mov	r3, r6
 800be5e:	aa0b      	add	r2, sp, #44	; 0x2c
 800be60:	4621      	mov	r1, r4
 800be62:	4628      	mov	r0, r5
 800be64:	f000 f9d8 	bl	800c218 <_printf_common>
 800be68:	3001      	adds	r0, #1
 800be6a:	f040 8090 	bne.w	800bf8e <_printf_float+0x1e2>
 800be6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be72:	b00d      	add	sp, #52	; 0x34
 800be74:	ecbd 8b02 	vpop	{d8}
 800be78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be7c:	4642      	mov	r2, r8
 800be7e:	464b      	mov	r3, r9
 800be80:	4640      	mov	r0, r8
 800be82:	4649      	mov	r1, r9
 800be84:	f7f4 fe72 	bl	8000b6c <__aeabi_dcmpun>
 800be88:	b140      	cbz	r0, 800be9c <_printf_float+0xf0>
 800be8a:	464b      	mov	r3, r9
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	bfbc      	itt	lt
 800be90:	232d      	movlt	r3, #45	; 0x2d
 800be92:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800be96:	487f      	ldr	r0, [pc, #508]	; (800c094 <_printf_float+0x2e8>)
 800be98:	4b7f      	ldr	r3, [pc, #508]	; (800c098 <_printf_float+0x2ec>)
 800be9a:	e7d1      	b.n	800be40 <_printf_float+0x94>
 800be9c:	6863      	ldr	r3, [r4, #4]
 800be9e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800bea2:	9206      	str	r2, [sp, #24]
 800bea4:	1c5a      	adds	r2, r3, #1
 800bea6:	d13f      	bne.n	800bf28 <_printf_float+0x17c>
 800bea8:	2306      	movs	r3, #6
 800beaa:	6063      	str	r3, [r4, #4]
 800beac:	9b05      	ldr	r3, [sp, #20]
 800beae:	6861      	ldr	r1, [r4, #4]
 800beb0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800beb4:	2300      	movs	r3, #0
 800beb6:	9303      	str	r3, [sp, #12]
 800beb8:	ab0a      	add	r3, sp, #40	; 0x28
 800beba:	e9cd b301 	strd	fp, r3, [sp, #4]
 800bebe:	ab09      	add	r3, sp, #36	; 0x24
 800bec0:	ec49 8b10 	vmov	d0, r8, r9
 800bec4:	9300      	str	r3, [sp, #0]
 800bec6:	6022      	str	r2, [r4, #0]
 800bec8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800becc:	4628      	mov	r0, r5
 800bece:	f7ff fecd 	bl	800bc6c <__cvt>
 800bed2:	9b06      	ldr	r3, [sp, #24]
 800bed4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bed6:	2b47      	cmp	r3, #71	; 0x47
 800bed8:	4680      	mov	r8, r0
 800beda:	d108      	bne.n	800beee <_printf_float+0x142>
 800bedc:	1cc8      	adds	r0, r1, #3
 800bede:	db02      	blt.n	800bee6 <_printf_float+0x13a>
 800bee0:	6863      	ldr	r3, [r4, #4]
 800bee2:	4299      	cmp	r1, r3
 800bee4:	dd41      	ble.n	800bf6a <_printf_float+0x1be>
 800bee6:	f1ab 0b02 	sub.w	fp, fp, #2
 800beea:	fa5f fb8b 	uxtb.w	fp, fp
 800beee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bef2:	d820      	bhi.n	800bf36 <_printf_float+0x18a>
 800bef4:	3901      	subs	r1, #1
 800bef6:	465a      	mov	r2, fp
 800bef8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800befc:	9109      	str	r1, [sp, #36]	; 0x24
 800befe:	f7ff ff17 	bl	800bd30 <__exponent>
 800bf02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bf04:	1813      	adds	r3, r2, r0
 800bf06:	2a01      	cmp	r2, #1
 800bf08:	4681      	mov	r9, r0
 800bf0a:	6123      	str	r3, [r4, #16]
 800bf0c:	dc02      	bgt.n	800bf14 <_printf_float+0x168>
 800bf0e:	6822      	ldr	r2, [r4, #0]
 800bf10:	07d2      	lsls	r2, r2, #31
 800bf12:	d501      	bpl.n	800bf18 <_printf_float+0x16c>
 800bf14:	3301      	adds	r3, #1
 800bf16:	6123      	str	r3, [r4, #16]
 800bf18:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d09c      	beq.n	800be5a <_printf_float+0xae>
 800bf20:	232d      	movs	r3, #45	; 0x2d
 800bf22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf26:	e798      	b.n	800be5a <_printf_float+0xae>
 800bf28:	9a06      	ldr	r2, [sp, #24]
 800bf2a:	2a47      	cmp	r2, #71	; 0x47
 800bf2c:	d1be      	bne.n	800beac <_printf_float+0x100>
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d1bc      	bne.n	800beac <_printf_float+0x100>
 800bf32:	2301      	movs	r3, #1
 800bf34:	e7b9      	b.n	800beaa <_printf_float+0xfe>
 800bf36:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800bf3a:	d118      	bne.n	800bf6e <_printf_float+0x1c2>
 800bf3c:	2900      	cmp	r1, #0
 800bf3e:	6863      	ldr	r3, [r4, #4]
 800bf40:	dd0b      	ble.n	800bf5a <_printf_float+0x1ae>
 800bf42:	6121      	str	r1, [r4, #16]
 800bf44:	b913      	cbnz	r3, 800bf4c <_printf_float+0x1a0>
 800bf46:	6822      	ldr	r2, [r4, #0]
 800bf48:	07d0      	lsls	r0, r2, #31
 800bf4a:	d502      	bpl.n	800bf52 <_printf_float+0x1a6>
 800bf4c:	3301      	adds	r3, #1
 800bf4e:	440b      	add	r3, r1
 800bf50:	6123      	str	r3, [r4, #16]
 800bf52:	65a1      	str	r1, [r4, #88]	; 0x58
 800bf54:	f04f 0900 	mov.w	r9, #0
 800bf58:	e7de      	b.n	800bf18 <_printf_float+0x16c>
 800bf5a:	b913      	cbnz	r3, 800bf62 <_printf_float+0x1b6>
 800bf5c:	6822      	ldr	r2, [r4, #0]
 800bf5e:	07d2      	lsls	r2, r2, #31
 800bf60:	d501      	bpl.n	800bf66 <_printf_float+0x1ba>
 800bf62:	3302      	adds	r3, #2
 800bf64:	e7f4      	b.n	800bf50 <_printf_float+0x1a4>
 800bf66:	2301      	movs	r3, #1
 800bf68:	e7f2      	b.n	800bf50 <_printf_float+0x1a4>
 800bf6a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800bf6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf70:	4299      	cmp	r1, r3
 800bf72:	db05      	blt.n	800bf80 <_printf_float+0x1d4>
 800bf74:	6823      	ldr	r3, [r4, #0]
 800bf76:	6121      	str	r1, [r4, #16]
 800bf78:	07d8      	lsls	r0, r3, #31
 800bf7a:	d5ea      	bpl.n	800bf52 <_printf_float+0x1a6>
 800bf7c:	1c4b      	adds	r3, r1, #1
 800bf7e:	e7e7      	b.n	800bf50 <_printf_float+0x1a4>
 800bf80:	2900      	cmp	r1, #0
 800bf82:	bfd4      	ite	le
 800bf84:	f1c1 0202 	rsble	r2, r1, #2
 800bf88:	2201      	movgt	r2, #1
 800bf8a:	4413      	add	r3, r2
 800bf8c:	e7e0      	b.n	800bf50 <_printf_float+0x1a4>
 800bf8e:	6823      	ldr	r3, [r4, #0]
 800bf90:	055a      	lsls	r2, r3, #21
 800bf92:	d407      	bmi.n	800bfa4 <_printf_float+0x1f8>
 800bf94:	6923      	ldr	r3, [r4, #16]
 800bf96:	4642      	mov	r2, r8
 800bf98:	4631      	mov	r1, r6
 800bf9a:	4628      	mov	r0, r5
 800bf9c:	47b8      	blx	r7
 800bf9e:	3001      	adds	r0, #1
 800bfa0:	d12c      	bne.n	800bffc <_printf_float+0x250>
 800bfa2:	e764      	b.n	800be6e <_printf_float+0xc2>
 800bfa4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bfa8:	f240 80e0 	bls.w	800c16c <_printf_float+0x3c0>
 800bfac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	f7f4 fda8 	bl	8000b08 <__aeabi_dcmpeq>
 800bfb8:	2800      	cmp	r0, #0
 800bfba:	d034      	beq.n	800c026 <_printf_float+0x27a>
 800bfbc:	4a37      	ldr	r2, [pc, #220]	; (800c09c <_printf_float+0x2f0>)
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	4631      	mov	r1, r6
 800bfc2:	4628      	mov	r0, r5
 800bfc4:	47b8      	blx	r7
 800bfc6:	3001      	adds	r0, #1
 800bfc8:	f43f af51 	beq.w	800be6e <_printf_float+0xc2>
 800bfcc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bfd0:	429a      	cmp	r2, r3
 800bfd2:	db02      	blt.n	800bfda <_printf_float+0x22e>
 800bfd4:	6823      	ldr	r3, [r4, #0]
 800bfd6:	07d8      	lsls	r0, r3, #31
 800bfd8:	d510      	bpl.n	800bffc <_printf_float+0x250>
 800bfda:	ee18 3a10 	vmov	r3, s16
 800bfde:	4652      	mov	r2, sl
 800bfe0:	4631      	mov	r1, r6
 800bfe2:	4628      	mov	r0, r5
 800bfe4:	47b8      	blx	r7
 800bfe6:	3001      	adds	r0, #1
 800bfe8:	f43f af41 	beq.w	800be6e <_printf_float+0xc2>
 800bfec:	f04f 0800 	mov.w	r8, #0
 800bff0:	f104 091a 	add.w	r9, r4, #26
 800bff4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bff6:	3b01      	subs	r3, #1
 800bff8:	4543      	cmp	r3, r8
 800bffa:	dc09      	bgt.n	800c010 <_printf_float+0x264>
 800bffc:	6823      	ldr	r3, [r4, #0]
 800bffe:	079b      	lsls	r3, r3, #30
 800c000:	f100 8105 	bmi.w	800c20e <_printf_float+0x462>
 800c004:	68e0      	ldr	r0, [r4, #12]
 800c006:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c008:	4298      	cmp	r0, r3
 800c00a:	bfb8      	it	lt
 800c00c:	4618      	movlt	r0, r3
 800c00e:	e730      	b.n	800be72 <_printf_float+0xc6>
 800c010:	2301      	movs	r3, #1
 800c012:	464a      	mov	r2, r9
 800c014:	4631      	mov	r1, r6
 800c016:	4628      	mov	r0, r5
 800c018:	47b8      	blx	r7
 800c01a:	3001      	adds	r0, #1
 800c01c:	f43f af27 	beq.w	800be6e <_printf_float+0xc2>
 800c020:	f108 0801 	add.w	r8, r8, #1
 800c024:	e7e6      	b.n	800bff4 <_printf_float+0x248>
 800c026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c028:	2b00      	cmp	r3, #0
 800c02a:	dc39      	bgt.n	800c0a0 <_printf_float+0x2f4>
 800c02c:	4a1b      	ldr	r2, [pc, #108]	; (800c09c <_printf_float+0x2f0>)
 800c02e:	2301      	movs	r3, #1
 800c030:	4631      	mov	r1, r6
 800c032:	4628      	mov	r0, r5
 800c034:	47b8      	blx	r7
 800c036:	3001      	adds	r0, #1
 800c038:	f43f af19 	beq.w	800be6e <_printf_float+0xc2>
 800c03c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c040:	4313      	orrs	r3, r2
 800c042:	d102      	bne.n	800c04a <_printf_float+0x29e>
 800c044:	6823      	ldr	r3, [r4, #0]
 800c046:	07d9      	lsls	r1, r3, #31
 800c048:	d5d8      	bpl.n	800bffc <_printf_float+0x250>
 800c04a:	ee18 3a10 	vmov	r3, s16
 800c04e:	4652      	mov	r2, sl
 800c050:	4631      	mov	r1, r6
 800c052:	4628      	mov	r0, r5
 800c054:	47b8      	blx	r7
 800c056:	3001      	adds	r0, #1
 800c058:	f43f af09 	beq.w	800be6e <_printf_float+0xc2>
 800c05c:	f04f 0900 	mov.w	r9, #0
 800c060:	f104 0a1a 	add.w	sl, r4, #26
 800c064:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c066:	425b      	negs	r3, r3
 800c068:	454b      	cmp	r3, r9
 800c06a:	dc01      	bgt.n	800c070 <_printf_float+0x2c4>
 800c06c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c06e:	e792      	b.n	800bf96 <_printf_float+0x1ea>
 800c070:	2301      	movs	r3, #1
 800c072:	4652      	mov	r2, sl
 800c074:	4631      	mov	r1, r6
 800c076:	4628      	mov	r0, r5
 800c078:	47b8      	blx	r7
 800c07a:	3001      	adds	r0, #1
 800c07c:	f43f aef7 	beq.w	800be6e <_printf_float+0xc2>
 800c080:	f109 0901 	add.w	r9, r9, #1
 800c084:	e7ee      	b.n	800c064 <_printf_float+0x2b8>
 800c086:	bf00      	nop
 800c088:	7fefffff 	.word	0x7fefffff
 800c08c:	08011a94 	.word	0x08011a94
 800c090:	08011a98 	.word	0x08011a98
 800c094:	08011aa0 	.word	0x08011aa0
 800c098:	08011a9c 	.word	0x08011a9c
 800c09c:	08011aa4 	.word	0x08011aa4
 800c0a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c0a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c0a4:	429a      	cmp	r2, r3
 800c0a6:	bfa8      	it	ge
 800c0a8:	461a      	movge	r2, r3
 800c0aa:	2a00      	cmp	r2, #0
 800c0ac:	4691      	mov	r9, r2
 800c0ae:	dc37      	bgt.n	800c120 <_printf_float+0x374>
 800c0b0:	f04f 0b00 	mov.w	fp, #0
 800c0b4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c0b8:	f104 021a 	add.w	r2, r4, #26
 800c0bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c0be:	9305      	str	r3, [sp, #20]
 800c0c0:	eba3 0309 	sub.w	r3, r3, r9
 800c0c4:	455b      	cmp	r3, fp
 800c0c6:	dc33      	bgt.n	800c130 <_printf_float+0x384>
 800c0c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c0cc:	429a      	cmp	r2, r3
 800c0ce:	db3b      	blt.n	800c148 <_printf_float+0x39c>
 800c0d0:	6823      	ldr	r3, [r4, #0]
 800c0d2:	07da      	lsls	r2, r3, #31
 800c0d4:	d438      	bmi.n	800c148 <_printf_float+0x39c>
 800c0d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0d8:	9a05      	ldr	r2, [sp, #20]
 800c0da:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c0dc:	1a9a      	subs	r2, r3, r2
 800c0de:	eba3 0901 	sub.w	r9, r3, r1
 800c0e2:	4591      	cmp	r9, r2
 800c0e4:	bfa8      	it	ge
 800c0e6:	4691      	movge	r9, r2
 800c0e8:	f1b9 0f00 	cmp.w	r9, #0
 800c0ec:	dc35      	bgt.n	800c15a <_printf_float+0x3ae>
 800c0ee:	f04f 0800 	mov.w	r8, #0
 800c0f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c0f6:	f104 0a1a 	add.w	sl, r4, #26
 800c0fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c0fe:	1a9b      	subs	r3, r3, r2
 800c100:	eba3 0309 	sub.w	r3, r3, r9
 800c104:	4543      	cmp	r3, r8
 800c106:	f77f af79 	ble.w	800bffc <_printf_float+0x250>
 800c10a:	2301      	movs	r3, #1
 800c10c:	4652      	mov	r2, sl
 800c10e:	4631      	mov	r1, r6
 800c110:	4628      	mov	r0, r5
 800c112:	47b8      	blx	r7
 800c114:	3001      	adds	r0, #1
 800c116:	f43f aeaa 	beq.w	800be6e <_printf_float+0xc2>
 800c11a:	f108 0801 	add.w	r8, r8, #1
 800c11e:	e7ec      	b.n	800c0fa <_printf_float+0x34e>
 800c120:	4613      	mov	r3, r2
 800c122:	4631      	mov	r1, r6
 800c124:	4642      	mov	r2, r8
 800c126:	4628      	mov	r0, r5
 800c128:	47b8      	blx	r7
 800c12a:	3001      	adds	r0, #1
 800c12c:	d1c0      	bne.n	800c0b0 <_printf_float+0x304>
 800c12e:	e69e      	b.n	800be6e <_printf_float+0xc2>
 800c130:	2301      	movs	r3, #1
 800c132:	4631      	mov	r1, r6
 800c134:	4628      	mov	r0, r5
 800c136:	9205      	str	r2, [sp, #20]
 800c138:	47b8      	blx	r7
 800c13a:	3001      	adds	r0, #1
 800c13c:	f43f ae97 	beq.w	800be6e <_printf_float+0xc2>
 800c140:	9a05      	ldr	r2, [sp, #20]
 800c142:	f10b 0b01 	add.w	fp, fp, #1
 800c146:	e7b9      	b.n	800c0bc <_printf_float+0x310>
 800c148:	ee18 3a10 	vmov	r3, s16
 800c14c:	4652      	mov	r2, sl
 800c14e:	4631      	mov	r1, r6
 800c150:	4628      	mov	r0, r5
 800c152:	47b8      	blx	r7
 800c154:	3001      	adds	r0, #1
 800c156:	d1be      	bne.n	800c0d6 <_printf_float+0x32a>
 800c158:	e689      	b.n	800be6e <_printf_float+0xc2>
 800c15a:	9a05      	ldr	r2, [sp, #20]
 800c15c:	464b      	mov	r3, r9
 800c15e:	4442      	add	r2, r8
 800c160:	4631      	mov	r1, r6
 800c162:	4628      	mov	r0, r5
 800c164:	47b8      	blx	r7
 800c166:	3001      	adds	r0, #1
 800c168:	d1c1      	bne.n	800c0ee <_printf_float+0x342>
 800c16a:	e680      	b.n	800be6e <_printf_float+0xc2>
 800c16c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c16e:	2a01      	cmp	r2, #1
 800c170:	dc01      	bgt.n	800c176 <_printf_float+0x3ca>
 800c172:	07db      	lsls	r3, r3, #31
 800c174:	d538      	bpl.n	800c1e8 <_printf_float+0x43c>
 800c176:	2301      	movs	r3, #1
 800c178:	4642      	mov	r2, r8
 800c17a:	4631      	mov	r1, r6
 800c17c:	4628      	mov	r0, r5
 800c17e:	47b8      	blx	r7
 800c180:	3001      	adds	r0, #1
 800c182:	f43f ae74 	beq.w	800be6e <_printf_float+0xc2>
 800c186:	ee18 3a10 	vmov	r3, s16
 800c18a:	4652      	mov	r2, sl
 800c18c:	4631      	mov	r1, r6
 800c18e:	4628      	mov	r0, r5
 800c190:	47b8      	blx	r7
 800c192:	3001      	adds	r0, #1
 800c194:	f43f ae6b 	beq.w	800be6e <_printf_float+0xc2>
 800c198:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c19c:	2200      	movs	r2, #0
 800c19e:	2300      	movs	r3, #0
 800c1a0:	f7f4 fcb2 	bl	8000b08 <__aeabi_dcmpeq>
 800c1a4:	b9d8      	cbnz	r0, 800c1de <_printf_float+0x432>
 800c1a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1a8:	f108 0201 	add.w	r2, r8, #1
 800c1ac:	3b01      	subs	r3, #1
 800c1ae:	4631      	mov	r1, r6
 800c1b0:	4628      	mov	r0, r5
 800c1b2:	47b8      	blx	r7
 800c1b4:	3001      	adds	r0, #1
 800c1b6:	d10e      	bne.n	800c1d6 <_printf_float+0x42a>
 800c1b8:	e659      	b.n	800be6e <_printf_float+0xc2>
 800c1ba:	2301      	movs	r3, #1
 800c1bc:	4652      	mov	r2, sl
 800c1be:	4631      	mov	r1, r6
 800c1c0:	4628      	mov	r0, r5
 800c1c2:	47b8      	blx	r7
 800c1c4:	3001      	adds	r0, #1
 800c1c6:	f43f ae52 	beq.w	800be6e <_printf_float+0xc2>
 800c1ca:	f108 0801 	add.w	r8, r8, #1
 800c1ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1d0:	3b01      	subs	r3, #1
 800c1d2:	4543      	cmp	r3, r8
 800c1d4:	dcf1      	bgt.n	800c1ba <_printf_float+0x40e>
 800c1d6:	464b      	mov	r3, r9
 800c1d8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c1dc:	e6dc      	b.n	800bf98 <_printf_float+0x1ec>
 800c1de:	f04f 0800 	mov.w	r8, #0
 800c1e2:	f104 0a1a 	add.w	sl, r4, #26
 800c1e6:	e7f2      	b.n	800c1ce <_printf_float+0x422>
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	4642      	mov	r2, r8
 800c1ec:	e7df      	b.n	800c1ae <_printf_float+0x402>
 800c1ee:	2301      	movs	r3, #1
 800c1f0:	464a      	mov	r2, r9
 800c1f2:	4631      	mov	r1, r6
 800c1f4:	4628      	mov	r0, r5
 800c1f6:	47b8      	blx	r7
 800c1f8:	3001      	adds	r0, #1
 800c1fa:	f43f ae38 	beq.w	800be6e <_printf_float+0xc2>
 800c1fe:	f108 0801 	add.w	r8, r8, #1
 800c202:	68e3      	ldr	r3, [r4, #12]
 800c204:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c206:	1a5b      	subs	r3, r3, r1
 800c208:	4543      	cmp	r3, r8
 800c20a:	dcf0      	bgt.n	800c1ee <_printf_float+0x442>
 800c20c:	e6fa      	b.n	800c004 <_printf_float+0x258>
 800c20e:	f04f 0800 	mov.w	r8, #0
 800c212:	f104 0919 	add.w	r9, r4, #25
 800c216:	e7f4      	b.n	800c202 <_printf_float+0x456>

0800c218 <_printf_common>:
 800c218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c21c:	4616      	mov	r6, r2
 800c21e:	4699      	mov	r9, r3
 800c220:	688a      	ldr	r2, [r1, #8]
 800c222:	690b      	ldr	r3, [r1, #16]
 800c224:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c228:	4293      	cmp	r3, r2
 800c22a:	bfb8      	it	lt
 800c22c:	4613      	movlt	r3, r2
 800c22e:	6033      	str	r3, [r6, #0]
 800c230:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c234:	4607      	mov	r7, r0
 800c236:	460c      	mov	r4, r1
 800c238:	b10a      	cbz	r2, 800c23e <_printf_common+0x26>
 800c23a:	3301      	adds	r3, #1
 800c23c:	6033      	str	r3, [r6, #0]
 800c23e:	6823      	ldr	r3, [r4, #0]
 800c240:	0699      	lsls	r1, r3, #26
 800c242:	bf42      	ittt	mi
 800c244:	6833      	ldrmi	r3, [r6, #0]
 800c246:	3302      	addmi	r3, #2
 800c248:	6033      	strmi	r3, [r6, #0]
 800c24a:	6825      	ldr	r5, [r4, #0]
 800c24c:	f015 0506 	ands.w	r5, r5, #6
 800c250:	d106      	bne.n	800c260 <_printf_common+0x48>
 800c252:	f104 0a19 	add.w	sl, r4, #25
 800c256:	68e3      	ldr	r3, [r4, #12]
 800c258:	6832      	ldr	r2, [r6, #0]
 800c25a:	1a9b      	subs	r3, r3, r2
 800c25c:	42ab      	cmp	r3, r5
 800c25e:	dc26      	bgt.n	800c2ae <_printf_common+0x96>
 800c260:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c264:	1e13      	subs	r3, r2, #0
 800c266:	6822      	ldr	r2, [r4, #0]
 800c268:	bf18      	it	ne
 800c26a:	2301      	movne	r3, #1
 800c26c:	0692      	lsls	r2, r2, #26
 800c26e:	d42b      	bmi.n	800c2c8 <_printf_common+0xb0>
 800c270:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c274:	4649      	mov	r1, r9
 800c276:	4638      	mov	r0, r7
 800c278:	47c0      	blx	r8
 800c27a:	3001      	adds	r0, #1
 800c27c:	d01e      	beq.n	800c2bc <_printf_common+0xa4>
 800c27e:	6823      	ldr	r3, [r4, #0]
 800c280:	68e5      	ldr	r5, [r4, #12]
 800c282:	6832      	ldr	r2, [r6, #0]
 800c284:	f003 0306 	and.w	r3, r3, #6
 800c288:	2b04      	cmp	r3, #4
 800c28a:	bf08      	it	eq
 800c28c:	1aad      	subeq	r5, r5, r2
 800c28e:	68a3      	ldr	r3, [r4, #8]
 800c290:	6922      	ldr	r2, [r4, #16]
 800c292:	bf0c      	ite	eq
 800c294:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c298:	2500      	movne	r5, #0
 800c29a:	4293      	cmp	r3, r2
 800c29c:	bfc4      	itt	gt
 800c29e:	1a9b      	subgt	r3, r3, r2
 800c2a0:	18ed      	addgt	r5, r5, r3
 800c2a2:	2600      	movs	r6, #0
 800c2a4:	341a      	adds	r4, #26
 800c2a6:	42b5      	cmp	r5, r6
 800c2a8:	d11a      	bne.n	800c2e0 <_printf_common+0xc8>
 800c2aa:	2000      	movs	r0, #0
 800c2ac:	e008      	b.n	800c2c0 <_printf_common+0xa8>
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	4652      	mov	r2, sl
 800c2b2:	4649      	mov	r1, r9
 800c2b4:	4638      	mov	r0, r7
 800c2b6:	47c0      	blx	r8
 800c2b8:	3001      	adds	r0, #1
 800c2ba:	d103      	bne.n	800c2c4 <_printf_common+0xac>
 800c2bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c2c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2c4:	3501      	adds	r5, #1
 800c2c6:	e7c6      	b.n	800c256 <_printf_common+0x3e>
 800c2c8:	18e1      	adds	r1, r4, r3
 800c2ca:	1c5a      	adds	r2, r3, #1
 800c2cc:	2030      	movs	r0, #48	; 0x30
 800c2ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c2d2:	4422      	add	r2, r4
 800c2d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c2d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c2dc:	3302      	adds	r3, #2
 800c2de:	e7c7      	b.n	800c270 <_printf_common+0x58>
 800c2e0:	2301      	movs	r3, #1
 800c2e2:	4622      	mov	r2, r4
 800c2e4:	4649      	mov	r1, r9
 800c2e6:	4638      	mov	r0, r7
 800c2e8:	47c0      	blx	r8
 800c2ea:	3001      	adds	r0, #1
 800c2ec:	d0e6      	beq.n	800c2bc <_printf_common+0xa4>
 800c2ee:	3601      	adds	r6, #1
 800c2f0:	e7d9      	b.n	800c2a6 <_printf_common+0x8e>
	...

0800c2f4 <_printf_i>:
 800c2f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c2f8:	7e0f      	ldrb	r7, [r1, #24]
 800c2fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c2fc:	2f78      	cmp	r7, #120	; 0x78
 800c2fe:	4691      	mov	r9, r2
 800c300:	4680      	mov	r8, r0
 800c302:	460c      	mov	r4, r1
 800c304:	469a      	mov	sl, r3
 800c306:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c30a:	d807      	bhi.n	800c31c <_printf_i+0x28>
 800c30c:	2f62      	cmp	r7, #98	; 0x62
 800c30e:	d80a      	bhi.n	800c326 <_printf_i+0x32>
 800c310:	2f00      	cmp	r7, #0
 800c312:	f000 80d8 	beq.w	800c4c6 <_printf_i+0x1d2>
 800c316:	2f58      	cmp	r7, #88	; 0x58
 800c318:	f000 80a3 	beq.w	800c462 <_printf_i+0x16e>
 800c31c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c320:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c324:	e03a      	b.n	800c39c <_printf_i+0xa8>
 800c326:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c32a:	2b15      	cmp	r3, #21
 800c32c:	d8f6      	bhi.n	800c31c <_printf_i+0x28>
 800c32e:	a101      	add	r1, pc, #4	; (adr r1, 800c334 <_printf_i+0x40>)
 800c330:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c334:	0800c38d 	.word	0x0800c38d
 800c338:	0800c3a1 	.word	0x0800c3a1
 800c33c:	0800c31d 	.word	0x0800c31d
 800c340:	0800c31d 	.word	0x0800c31d
 800c344:	0800c31d 	.word	0x0800c31d
 800c348:	0800c31d 	.word	0x0800c31d
 800c34c:	0800c3a1 	.word	0x0800c3a1
 800c350:	0800c31d 	.word	0x0800c31d
 800c354:	0800c31d 	.word	0x0800c31d
 800c358:	0800c31d 	.word	0x0800c31d
 800c35c:	0800c31d 	.word	0x0800c31d
 800c360:	0800c4ad 	.word	0x0800c4ad
 800c364:	0800c3d1 	.word	0x0800c3d1
 800c368:	0800c48f 	.word	0x0800c48f
 800c36c:	0800c31d 	.word	0x0800c31d
 800c370:	0800c31d 	.word	0x0800c31d
 800c374:	0800c4cf 	.word	0x0800c4cf
 800c378:	0800c31d 	.word	0x0800c31d
 800c37c:	0800c3d1 	.word	0x0800c3d1
 800c380:	0800c31d 	.word	0x0800c31d
 800c384:	0800c31d 	.word	0x0800c31d
 800c388:	0800c497 	.word	0x0800c497
 800c38c:	682b      	ldr	r3, [r5, #0]
 800c38e:	1d1a      	adds	r2, r3, #4
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	602a      	str	r2, [r5, #0]
 800c394:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c398:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c39c:	2301      	movs	r3, #1
 800c39e:	e0a3      	b.n	800c4e8 <_printf_i+0x1f4>
 800c3a0:	6820      	ldr	r0, [r4, #0]
 800c3a2:	6829      	ldr	r1, [r5, #0]
 800c3a4:	0606      	lsls	r6, r0, #24
 800c3a6:	f101 0304 	add.w	r3, r1, #4
 800c3aa:	d50a      	bpl.n	800c3c2 <_printf_i+0xce>
 800c3ac:	680e      	ldr	r6, [r1, #0]
 800c3ae:	602b      	str	r3, [r5, #0]
 800c3b0:	2e00      	cmp	r6, #0
 800c3b2:	da03      	bge.n	800c3bc <_printf_i+0xc8>
 800c3b4:	232d      	movs	r3, #45	; 0x2d
 800c3b6:	4276      	negs	r6, r6
 800c3b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c3bc:	485e      	ldr	r0, [pc, #376]	; (800c538 <_printf_i+0x244>)
 800c3be:	230a      	movs	r3, #10
 800c3c0:	e019      	b.n	800c3f6 <_printf_i+0x102>
 800c3c2:	680e      	ldr	r6, [r1, #0]
 800c3c4:	602b      	str	r3, [r5, #0]
 800c3c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c3ca:	bf18      	it	ne
 800c3cc:	b236      	sxthne	r6, r6
 800c3ce:	e7ef      	b.n	800c3b0 <_printf_i+0xbc>
 800c3d0:	682b      	ldr	r3, [r5, #0]
 800c3d2:	6820      	ldr	r0, [r4, #0]
 800c3d4:	1d19      	adds	r1, r3, #4
 800c3d6:	6029      	str	r1, [r5, #0]
 800c3d8:	0601      	lsls	r1, r0, #24
 800c3da:	d501      	bpl.n	800c3e0 <_printf_i+0xec>
 800c3dc:	681e      	ldr	r6, [r3, #0]
 800c3de:	e002      	b.n	800c3e6 <_printf_i+0xf2>
 800c3e0:	0646      	lsls	r6, r0, #25
 800c3e2:	d5fb      	bpl.n	800c3dc <_printf_i+0xe8>
 800c3e4:	881e      	ldrh	r6, [r3, #0]
 800c3e6:	4854      	ldr	r0, [pc, #336]	; (800c538 <_printf_i+0x244>)
 800c3e8:	2f6f      	cmp	r7, #111	; 0x6f
 800c3ea:	bf0c      	ite	eq
 800c3ec:	2308      	moveq	r3, #8
 800c3ee:	230a      	movne	r3, #10
 800c3f0:	2100      	movs	r1, #0
 800c3f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c3f6:	6865      	ldr	r5, [r4, #4]
 800c3f8:	60a5      	str	r5, [r4, #8]
 800c3fa:	2d00      	cmp	r5, #0
 800c3fc:	bfa2      	ittt	ge
 800c3fe:	6821      	ldrge	r1, [r4, #0]
 800c400:	f021 0104 	bicge.w	r1, r1, #4
 800c404:	6021      	strge	r1, [r4, #0]
 800c406:	b90e      	cbnz	r6, 800c40c <_printf_i+0x118>
 800c408:	2d00      	cmp	r5, #0
 800c40a:	d04d      	beq.n	800c4a8 <_printf_i+0x1b4>
 800c40c:	4615      	mov	r5, r2
 800c40e:	fbb6 f1f3 	udiv	r1, r6, r3
 800c412:	fb03 6711 	mls	r7, r3, r1, r6
 800c416:	5dc7      	ldrb	r7, [r0, r7]
 800c418:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c41c:	4637      	mov	r7, r6
 800c41e:	42bb      	cmp	r3, r7
 800c420:	460e      	mov	r6, r1
 800c422:	d9f4      	bls.n	800c40e <_printf_i+0x11a>
 800c424:	2b08      	cmp	r3, #8
 800c426:	d10b      	bne.n	800c440 <_printf_i+0x14c>
 800c428:	6823      	ldr	r3, [r4, #0]
 800c42a:	07de      	lsls	r6, r3, #31
 800c42c:	d508      	bpl.n	800c440 <_printf_i+0x14c>
 800c42e:	6923      	ldr	r3, [r4, #16]
 800c430:	6861      	ldr	r1, [r4, #4]
 800c432:	4299      	cmp	r1, r3
 800c434:	bfde      	ittt	le
 800c436:	2330      	movle	r3, #48	; 0x30
 800c438:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c43c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c440:	1b52      	subs	r2, r2, r5
 800c442:	6122      	str	r2, [r4, #16]
 800c444:	f8cd a000 	str.w	sl, [sp]
 800c448:	464b      	mov	r3, r9
 800c44a:	aa03      	add	r2, sp, #12
 800c44c:	4621      	mov	r1, r4
 800c44e:	4640      	mov	r0, r8
 800c450:	f7ff fee2 	bl	800c218 <_printf_common>
 800c454:	3001      	adds	r0, #1
 800c456:	d14c      	bne.n	800c4f2 <_printf_i+0x1fe>
 800c458:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c45c:	b004      	add	sp, #16
 800c45e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c462:	4835      	ldr	r0, [pc, #212]	; (800c538 <_printf_i+0x244>)
 800c464:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c468:	6829      	ldr	r1, [r5, #0]
 800c46a:	6823      	ldr	r3, [r4, #0]
 800c46c:	f851 6b04 	ldr.w	r6, [r1], #4
 800c470:	6029      	str	r1, [r5, #0]
 800c472:	061d      	lsls	r5, r3, #24
 800c474:	d514      	bpl.n	800c4a0 <_printf_i+0x1ac>
 800c476:	07df      	lsls	r7, r3, #31
 800c478:	bf44      	itt	mi
 800c47a:	f043 0320 	orrmi.w	r3, r3, #32
 800c47e:	6023      	strmi	r3, [r4, #0]
 800c480:	b91e      	cbnz	r6, 800c48a <_printf_i+0x196>
 800c482:	6823      	ldr	r3, [r4, #0]
 800c484:	f023 0320 	bic.w	r3, r3, #32
 800c488:	6023      	str	r3, [r4, #0]
 800c48a:	2310      	movs	r3, #16
 800c48c:	e7b0      	b.n	800c3f0 <_printf_i+0xfc>
 800c48e:	6823      	ldr	r3, [r4, #0]
 800c490:	f043 0320 	orr.w	r3, r3, #32
 800c494:	6023      	str	r3, [r4, #0]
 800c496:	2378      	movs	r3, #120	; 0x78
 800c498:	4828      	ldr	r0, [pc, #160]	; (800c53c <_printf_i+0x248>)
 800c49a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c49e:	e7e3      	b.n	800c468 <_printf_i+0x174>
 800c4a0:	0659      	lsls	r1, r3, #25
 800c4a2:	bf48      	it	mi
 800c4a4:	b2b6      	uxthmi	r6, r6
 800c4a6:	e7e6      	b.n	800c476 <_printf_i+0x182>
 800c4a8:	4615      	mov	r5, r2
 800c4aa:	e7bb      	b.n	800c424 <_printf_i+0x130>
 800c4ac:	682b      	ldr	r3, [r5, #0]
 800c4ae:	6826      	ldr	r6, [r4, #0]
 800c4b0:	6961      	ldr	r1, [r4, #20]
 800c4b2:	1d18      	adds	r0, r3, #4
 800c4b4:	6028      	str	r0, [r5, #0]
 800c4b6:	0635      	lsls	r5, r6, #24
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	d501      	bpl.n	800c4c0 <_printf_i+0x1cc>
 800c4bc:	6019      	str	r1, [r3, #0]
 800c4be:	e002      	b.n	800c4c6 <_printf_i+0x1d2>
 800c4c0:	0670      	lsls	r0, r6, #25
 800c4c2:	d5fb      	bpl.n	800c4bc <_printf_i+0x1c8>
 800c4c4:	8019      	strh	r1, [r3, #0]
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	6123      	str	r3, [r4, #16]
 800c4ca:	4615      	mov	r5, r2
 800c4cc:	e7ba      	b.n	800c444 <_printf_i+0x150>
 800c4ce:	682b      	ldr	r3, [r5, #0]
 800c4d0:	1d1a      	adds	r2, r3, #4
 800c4d2:	602a      	str	r2, [r5, #0]
 800c4d4:	681d      	ldr	r5, [r3, #0]
 800c4d6:	6862      	ldr	r2, [r4, #4]
 800c4d8:	2100      	movs	r1, #0
 800c4da:	4628      	mov	r0, r5
 800c4dc:	f7f3 fea0 	bl	8000220 <memchr>
 800c4e0:	b108      	cbz	r0, 800c4e6 <_printf_i+0x1f2>
 800c4e2:	1b40      	subs	r0, r0, r5
 800c4e4:	6060      	str	r0, [r4, #4]
 800c4e6:	6863      	ldr	r3, [r4, #4]
 800c4e8:	6123      	str	r3, [r4, #16]
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c4f0:	e7a8      	b.n	800c444 <_printf_i+0x150>
 800c4f2:	6923      	ldr	r3, [r4, #16]
 800c4f4:	462a      	mov	r2, r5
 800c4f6:	4649      	mov	r1, r9
 800c4f8:	4640      	mov	r0, r8
 800c4fa:	47d0      	blx	sl
 800c4fc:	3001      	adds	r0, #1
 800c4fe:	d0ab      	beq.n	800c458 <_printf_i+0x164>
 800c500:	6823      	ldr	r3, [r4, #0]
 800c502:	079b      	lsls	r3, r3, #30
 800c504:	d413      	bmi.n	800c52e <_printf_i+0x23a>
 800c506:	68e0      	ldr	r0, [r4, #12]
 800c508:	9b03      	ldr	r3, [sp, #12]
 800c50a:	4298      	cmp	r0, r3
 800c50c:	bfb8      	it	lt
 800c50e:	4618      	movlt	r0, r3
 800c510:	e7a4      	b.n	800c45c <_printf_i+0x168>
 800c512:	2301      	movs	r3, #1
 800c514:	4632      	mov	r2, r6
 800c516:	4649      	mov	r1, r9
 800c518:	4640      	mov	r0, r8
 800c51a:	47d0      	blx	sl
 800c51c:	3001      	adds	r0, #1
 800c51e:	d09b      	beq.n	800c458 <_printf_i+0x164>
 800c520:	3501      	adds	r5, #1
 800c522:	68e3      	ldr	r3, [r4, #12]
 800c524:	9903      	ldr	r1, [sp, #12]
 800c526:	1a5b      	subs	r3, r3, r1
 800c528:	42ab      	cmp	r3, r5
 800c52a:	dcf2      	bgt.n	800c512 <_printf_i+0x21e>
 800c52c:	e7eb      	b.n	800c506 <_printf_i+0x212>
 800c52e:	2500      	movs	r5, #0
 800c530:	f104 0619 	add.w	r6, r4, #25
 800c534:	e7f5      	b.n	800c522 <_printf_i+0x22e>
 800c536:	bf00      	nop
 800c538:	08011aa6 	.word	0x08011aa6
 800c53c:	08011ab7 	.word	0x08011ab7

0800c540 <iprintf>:
 800c540:	b40f      	push	{r0, r1, r2, r3}
 800c542:	4b0a      	ldr	r3, [pc, #40]	; (800c56c <iprintf+0x2c>)
 800c544:	b513      	push	{r0, r1, r4, lr}
 800c546:	681c      	ldr	r4, [r3, #0]
 800c548:	b124      	cbz	r4, 800c554 <iprintf+0x14>
 800c54a:	69a3      	ldr	r3, [r4, #24]
 800c54c:	b913      	cbnz	r3, 800c554 <iprintf+0x14>
 800c54e:	4620      	mov	r0, r4
 800c550:	f001 ff96 	bl	800e480 <__sinit>
 800c554:	ab05      	add	r3, sp, #20
 800c556:	9a04      	ldr	r2, [sp, #16]
 800c558:	68a1      	ldr	r1, [r4, #8]
 800c55a:	9301      	str	r3, [sp, #4]
 800c55c:	4620      	mov	r0, r4
 800c55e:	f003 fa03 	bl	800f968 <_vfiprintf_r>
 800c562:	b002      	add	sp, #8
 800c564:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c568:	b004      	add	sp, #16
 800c56a:	4770      	bx	lr
 800c56c:	2000004c 	.word	0x2000004c

0800c570 <_puts_r>:
 800c570:	b570      	push	{r4, r5, r6, lr}
 800c572:	460e      	mov	r6, r1
 800c574:	4605      	mov	r5, r0
 800c576:	b118      	cbz	r0, 800c580 <_puts_r+0x10>
 800c578:	6983      	ldr	r3, [r0, #24]
 800c57a:	b90b      	cbnz	r3, 800c580 <_puts_r+0x10>
 800c57c:	f001 ff80 	bl	800e480 <__sinit>
 800c580:	69ab      	ldr	r3, [r5, #24]
 800c582:	68ac      	ldr	r4, [r5, #8]
 800c584:	b913      	cbnz	r3, 800c58c <_puts_r+0x1c>
 800c586:	4628      	mov	r0, r5
 800c588:	f001 ff7a 	bl	800e480 <__sinit>
 800c58c:	4b2c      	ldr	r3, [pc, #176]	; (800c640 <_puts_r+0xd0>)
 800c58e:	429c      	cmp	r4, r3
 800c590:	d120      	bne.n	800c5d4 <_puts_r+0x64>
 800c592:	686c      	ldr	r4, [r5, #4]
 800c594:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c596:	07db      	lsls	r3, r3, #31
 800c598:	d405      	bmi.n	800c5a6 <_puts_r+0x36>
 800c59a:	89a3      	ldrh	r3, [r4, #12]
 800c59c:	0598      	lsls	r0, r3, #22
 800c59e:	d402      	bmi.n	800c5a6 <_puts_r+0x36>
 800c5a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c5a2:	f002 fb7e 	bl	800eca2 <__retarget_lock_acquire_recursive>
 800c5a6:	89a3      	ldrh	r3, [r4, #12]
 800c5a8:	0719      	lsls	r1, r3, #28
 800c5aa:	d51d      	bpl.n	800c5e8 <_puts_r+0x78>
 800c5ac:	6923      	ldr	r3, [r4, #16]
 800c5ae:	b1db      	cbz	r3, 800c5e8 <_puts_r+0x78>
 800c5b0:	3e01      	subs	r6, #1
 800c5b2:	68a3      	ldr	r3, [r4, #8]
 800c5b4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c5b8:	3b01      	subs	r3, #1
 800c5ba:	60a3      	str	r3, [r4, #8]
 800c5bc:	bb39      	cbnz	r1, 800c60e <_puts_r+0x9e>
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	da38      	bge.n	800c634 <_puts_r+0xc4>
 800c5c2:	4622      	mov	r2, r4
 800c5c4:	210a      	movs	r1, #10
 800c5c6:	4628      	mov	r0, r5
 800c5c8:	f000 ff04 	bl	800d3d4 <__swbuf_r>
 800c5cc:	3001      	adds	r0, #1
 800c5ce:	d011      	beq.n	800c5f4 <_puts_r+0x84>
 800c5d0:	250a      	movs	r5, #10
 800c5d2:	e011      	b.n	800c5f8 <_puts_r+0x88>
 800c5d4:	4b1b      	ldr	r3, [pc, #108]	; (800c644 <_puts_r+0xd4>)
 800c5d6:	429c      	cmp	r4, r3
 800c5d8:	d101      	bne.n	800c5de <_puts_r+0x6e>
 800c5da:	68ac      	ldr	r4, [r5, #8]
 800c5dc:	e7da      	b.n	800c594 <_puts_r+0x24>
 800c5de:	4b1a      	ldr	r3, [pc, #104]	; (800c648 <_puts_r+0xd8>)
 800c5e0:	429c      	cmp	r4, r3
 800c5e2:	bf08      	it	eq
 800c5e4:	68ec      	ldreq	r4, [r5, #12]
 800c5e6:	e7d5      	b.n	800c594 <_puts_r+0x24>
 800c5e8:	4621      	mov	r1, r4
 800c5ea:	4628      	mov	r0, r5
 800c5ec:	f000 ff44 	bl	800d478 <__swsetup_r>
 800c5f0:	2800      	cmp	r0, #0
 800c5f2:	d0dd      	beq.n	800c5b0 <_puts_r+0x40>
 800c5f4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c5f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c5fa:	07da      	lsls	r2, r3, #31
 800c5fc:	d405      	bmi.n	800c60a <_puts_r+0x9a>
 800c5fe:	89a3      	ldrh	r3, [r4, #12]
 800c600:	059b      	lsls	r3, r3, #22
 800c602:	d402      	bmi.n	800c60a <_puts_r+0x9a>
 800c604:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c606:	f002 fb4d 	bl	800eca4 <__retarget_lock_release_recursive>
 800c60a:	4628      	mov	r0, r5
 800c60c:	bd70      	pop	{r4, r5, r6, pc}
 800c60e:	2b00      	cmp	r3, #0
 800c610:	da04      	bge.n	800c61c <_puts_r+0xac>
 800c612:	69a2      	ldr	r2, [r4, #24]
 800c614:	429a      	cmp	r2, r3
 800c616:	dc06      	bgt.n	800c626 <_puts_r+0xb6>
 800c618:	290a      	cmp	r1, #10
 800c61a:	d004      	beq.n	800c626 <_puts_r+0xb6>
 800c61c:	6823      	ldr	r3, [r4, #0]
 800c61e:	1c5a      	adds	r2, r3, #1
 800c620:	6022      	str	r2, [r4, #0]
 800c622:	7019      	strb	r1, [r3, #0]
 800c624:	e7c5      	b.n	800c5b2 <_puts_r+0x42>
 800c626:	4622      	mov	r2, r4
 800c628:	4628      	mov	r0, r5
 800c62a:	f000 fed3 	bl	800d3d4 <__swbuf_r>
 800c62e:	3001      	adds	r0, #1
 800c630:	d1bf      	bne.n	800c5b2 <_puts_r+0x42>
 800c632:	e7df      	b.n	800c5f4 <_puts_r+0x84>
 800c634:	6823      	ldr	r3, [r4, #0]
 800c636:	250a      	movs	r5, #10
 800c638:	1c5a      	adds	r2, r3, #1
 800c63a:	6022      	str	r2, [r4, #0]
 800c63c:	701d      	strb	r5, [r3, #0]
 800c63e:	e7db      	b.n	800c5f8 <_puts_r+0x88>
 800c640:	08011ccc 	.word	0x08011ccc
 800c644:	08011cec 	.word	0x08011cec
 800c648:	08011cac 	.word	0x08011cac

0800c64c <puts>:
 800c64c:	4b02      	ldr	r3, [pc, #8]	; (800c658 <puts+0xc>)
 800c64e:	4601      	mov	r1, r0
 800c650:	6818      	ldr	r0, [r3, #0]
 800c652:	f7ff bf8d 	b.w	800c570 <_puts_r>
 800c656:	bf00      	nop
 800c658:	2000004c 	.word	0x2000004c

0800c65c <sulp>:
 800c65c:	b570      	push	{r4, r5, r6, lr}
 800c65e:	4604      	mov	r4, r0
 800c660:	460d      	mov	r5, r1
 800c662:	ec45 4b10 	vmov	d0, r4, r5
 800c666:	4616      	mov	r6, r2
 800c668:	f002 ff0e 	bl	800f488 <__ulp>
 800c66c:	ec51 0b10 	vmov	r0, r1, d0
 800c670:	b17e      	cbz	r6, 800c692 <sulp+0x36>
 800c672:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c676:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	dd09      	ble.n	800c692 <sulp+0x36>
 800c67e:	051b      	lsls	r3, r3, #20
 800c680:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c684:	2400      	movs	r4, #0
 800c686:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c68a:	4622      	mov	r2, r4
 800c68c:	462b      	mov	r3, r5
 800c68e:	f7f3 ffd3 	bl	8000638 <__aeabi_dmul>
 800c692:	bd70      	pop	{r4, r5, r6, pc}
 800c694:	0000      	movs	r0, r0
	...

0800c698 <_strtod_l>:
 800c698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c69c:	ed2d 8b02 	vpush	{d8}
 800c6a0:	b09d      	sub	sp, #116	; 0x74
 800c6a2:	461f      	mov	r7, r3
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	9318      	str	r3, [sp, #96]	; 0x60
 800c6a8:	4ba2      	ldr	r3, [pc, #648]	; (800c934 <_strtod_l+0x29c>)
 800c6aa:	9213      	str	r2, [sp, #76]	; 0x4c
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	9305      	str	r3, [sp, #20]
 800c6b0:	4604      	mov	r4, r0
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	4688      	mov	r8, r1
 800c6b6:	f7f3 fdab 	bl	8000210 <strlen>
 800c6ba:	f04f 0a00 	mov.w	sl, #0
 800c6be:	4605      	mov	r5, r0
 800c6c0:	f04f 0b00 	mov.w	fp, #0
 800c6c4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c6c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c6ca:	781a      	ldrb	r2, [r3, #0]
 800c6cc:	2a2b      	cmp	r2, #43	; 0x2b
 800c6ce:	d04e      	beq.n	800c76e <_strtod_l+0xd6>
 800c6d0:	d83b      	bhi.n	800c74a <_strtod_l+0xb2>
 800c6d2:	2a0d      	cmp	r2, #13
 800c6d4:	d834      	bhi.n	800c740 <_strtod_l+0xa8>
 800c6d6:	2a08      	cmp	r2, #8
 800c6d8:	d834      	bhi.n	800c744 <_strtod_l+0xac>
 800c6da:	2a00      	cmp	r2, #0
 800c6dc:	d03e      	beq.n	800c75c <_strtod_l+0xc4>
 800c6de:	2300      	movs	r3, #0
 800c6e0:	930a      	str	r3, [sp, #40]	; 0x28
 800c6e2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c6e4:	7833      	ldrb	r3, [r6, #0]
 800c6e6:	2b30      	cmp	r3, #48	; 0x30
 800c6e8:	f040 80b0 	bne.w	800c84c <_strtod_l+0x1b4>
 800c6ec:	7873      	ldrb	r3, [r6, #1]
 800c6ee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c6f2:	2b58      	cmp	r3, #88	; 0x58
 800c6f4:	d168      	bne.n	800c7c8 <_strtod_l+0x130>
 800c6f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6f8:	9301      	str	r3, [sp, #4]
 800c6fa:	ab18      	add	r3, sp, #96	; 0x60
 800c6fc:	9702      	str	r7, [sp, #8]
 800c6fe:	9300      	str	r3, [sp, #0]
 800c700:	4a8d      	ldr	r2, [pc, #564]	; (800c938 <_strtod_l+0x2a0>)
 800c702:	ab19      	add	r3, sp, #100	; 0x64
 800c704:	a917      	add	r1, sp, #92	; 0x5c
 800c706:	4620      	mov	r0, r4
 800c708:	f001 ffbe 	bl	800e688 <__gethex>
 800c70c:	f010 0707 	ands.w	r7, r0, #7
 800c710:	4605      	mov	r5, r0
 800c712:	d005      	beq.n	800c720 <_strtod_l+0x88>
 800c714:	2f06      	cmp	r7, #6
 800c716:	d12c      	bne.n	800c772 <_strtod_l+0xda>
 800c718:	3601      	adds	r6, #1
 800c71a:	2300      	movs	r3, #0
 800c71c:	9617      	str	r6, [sp, #92]	; 0x5c
 800c71e:	930a      	str	r3, [sp, #40]	; 0x28
 800c720:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c722:	2b00      	cmp	r3, #0
 800c724:	f040 8590 	bne.w	800d248 <_strtod_l+0xbb0>
 800c728:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c72a:	b1eb      	cbz	r3, 800c768 <_strtod_l+0xd0>
 800c72c:	4652      	mov	r2, sl
 800c72e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c732:	ec43 2b10 	vmov	d0, r2, r3
 800c736:	b01d      	add	sp, #116	; 0x74
 800c738:	ecbd 8b02 	vpop	{d8}
 800c73c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c740:	2a20      	cmp	r2, #32
 800c742:	d1cc      	bne.n	800c6de <_strtod_l+0x46>
 800c744:	3301      	adds	r3, #1
 800c746:	9317      	str	r3, [sp, #92]	; 0x5c
 800c748:	e7be      	b.n	800c6c8 <_strtod_l+0x30>
 800c74a:	2a2d      	cmp	r2, #45	; 0x2d
 800c74c:	d1c7      	bne.n	800c6de <_strtod_l+0x46>
 800c74e:	2201      	movs	r2, #1
 800c750:	920a      	str	r2, [sp, #40]	; 0x28
 800c752:	1c5a      	adds	r2, r3, #1
 800c754:	9217      	str	r2, [sp, #92]	; 0x5c
 800c756:	785b      	ldrb	r3, [r3, #1]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d1c2      	bne.n	800c6e2 <_strtod_l+0x4a>
 800c75c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c75e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c762:	2b00      	cmp	r3, #0
 800c764:	f040 856e 	bne.w	800d244 <_strtod_l+0xbac>
 800c768:	4652      	mov	r2, sl
 800c76a:	465b      	mov	r3, fp
 800c76c:	e7e1      	b.n	800c732 <_strtod_l+0x9a>
 800c76e:	2200      	movs	r2, #0
 800c770:	e7ee      	b.n	800c750 <_strtod_l+0xb8>
 800c772:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c774:	b13a      	cbz	r2, 800c786 <_strtod_l+0xee>
 800c776:	2135      	movs	r1, #53	; 0x35
 800c778:	a81a      	add	r0, sp, #104	; 0x68
 800c77a:	f002 ff90 	bl	800f69e <__copybits>
 800c77e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c780:	4620      	mov	r0, r4
 800c782:	f002 fb4f 	bl	800ee24 <_Bfree>
 800c786:	3f01      	subs	r7, #1
 800c788:	2f04      	cmp	r7, #4
 800c78a:	d806      	bhi.n	800c79a <_strtod_l+0x102>
 800c78c:	e8df f007 	tbb	[pc, r7]
 800c790:	1714030a 	.word	0x1714030a
 800c794:	0a          	.byte	0x0a
 800c795:	00          	.byte	0x00
 800c796:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800c79a:	0728      	lsls	r0, r5, #28
 800c79c:	d5c0      	bpl.n	800c720 <_strtod_l+0x88>
 800c79e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c7a2:	e7bd      	b.n	800c720 <_strtod_l+0x88>
 800c7a4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800c7a8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c7aa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c7ae:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c7b2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c7b6:	e7f0      	b.n	800c79a <_strtod_l+0x102>
 800c7b8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c93c <_strtod_l+0x2a4>
 800c7bc:	e7ed      	b.n	800c79a <_strtod_l+0x102>
 800c7be:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c7c2:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800c7c6:	e7e8      	b.n	800c79a <_strtod_l+0x102>
 800c7c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c7ca:	1c5a      	adds	r2, r3, #1
 800c7cc:	9217      	str	r2, [sp, #92]	; 0x5c
 800c7ce:	785b      	ldrb	r3, [r3, #1]
 800c7d0:	2b30      	cmp	r3, #48	; 0x30
 800c7d2:	d0f9      	beq.n	800c7c8 <_strtod_l+0x130>
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d0a3      	beq.n	800c720 <_strtod_l+0x88>
 800c7d8:	2301      	movs	r3, #1
 800c7da:	f04f 0900 	mov.w	r9, #0
 800c7de:	9304      	str	r3, [sp, #16]
 800c7e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c7e2:	9308      	str	r3, [sp, #32]
 800c7e4:	f8cd 901c 	str.w	r9, [sp, #28]
 800c7e8:	464f      	mov	r7, r9
 800c7ea:	220a      	movs	r2, #10
 800c7ec:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c7ee:	7806      	ldrb	r6, [r0, #0]
 800c7f0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c7f4:	b2d9      	uxtb	r1, r3
 800c7f6:	2909      	cmp	r1, #9
 800c7f8:	d92a      	bls.n	800c850 <_strtod_l+0x1b8>
 800c7fa:	9905      	ldr	r1, [sp, #20]
 800c7fc:	462a      	mov	r2, r5
 800c7fe:	f003 fa3e 	bl	800fc7e <strncmp>
 800c802:	b398      	cbz	r0, 800c86c <_strtod_l+0x1d4>
 800c804:	2000      	movs	r0, #0
 800c806:	4632      	mov	r2, r6
 800c808:	463d      	mov	r5, r7
 800c80a:	9005      	str	r0, [sp, #20]
 800c80c:	4603      	mov	r3, r0
 800c80e:	2a65      	cmp	r2, #101	; 0x65
 800c810:	d001      	beq.n	800c816 <_strtod_l+0x17e>
 800c812:	2a45      	cmp	r2, #69	; 0x45
 800c814:	d118      	bne.n	800c848 <_strtod_l+0x1b0>
 800c816:	b91d      	cbnz	r5, 800c820 <_strtod_l+0x188>
 800c818:	9a04      	ldr	r2, [sp, #16]
 800c81a:	4302      	orrs	r2, r0
 800c81c:	d09e      	beq.n	800c75c <_strtod_l+0xc4>
 800c81e:	2500      	movs	r5, #0
 800c820:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800c824:	f108 0201 	add.w	r2, r8, #1
 800c828:	9217      	str	r2, [sp, #92]	; 0x5c
 800c82a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c82e:	2a2b      	cmp	r2, #43	; 0x2b
 800c830:	d075      	beq.n	800c91e <_strtod_l+0x286>
 800c832:	2a2d      	cmp	r2, #45	; 0x2d
 800c834:	d07b      	beq.n	800c92e <_strtod_l+0x296>
 800c836:	f04f 0c00 	mov.w	ip, #0
 800c83a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c83e:	2909      	cmp	r1, #9
 800c840:	f240 8082 	bls.w	800c948 <_strtod_l+0x2b0>
 800c844:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c848:	2600      	movs	r6, #0
 800c84a:	e09d      	b.n	800c988 <_strtod_l+0x2f0>
 800c84c:	2300      	movs	r3, #0
 800c84e:	e7c4      	b.n	800c7da <_strtod_l+0x142>
 800c850:	2f08      	cmp	r7, #8
 800c852:	bfd8      	it	le
 800c854:	9907      	ldrle	r1, [sp, #28]
 800c856:	f100 0001 	add.w	r0, r0, #1
 800c85a:	bfda      	itte	le
 800c85c:	fb02 3301 	mlale	r3, r2, r1, r3
 800c860:	9307      	strle	r3, [sp, #28]
 800c862:	fb02 3909 	mlagt	r9, r2, r9, r3
 800c866:	3701      	adds	r7, #1
 800c868:	9017      	str	r0, [sp, #92]	; 0x5c
 800c86a:	e7bf      	b.n	800c7ec <_strtod_l+0x154>
 800c86c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c86e:	195a      	adds	r2, r3, r5
 800c870:	9217      	str	r2, [sp, #92]	; 0x5c
 800c872:	5d5a      	ldrb	r2, [r3, r5]
 800c874:	2f00      	cmp	r7, #0
 800c876:	d037      	beq.n	800c8e8 <_strtod_l+0x250>
 800c878:	9005      	str	r0, [sp, #20]
 800c87a:	463d      	mov	r5, r7
 800c87c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c880:	2b09      	cmp	r3, #9
 800c882:	d912      	bls.n	800c8aa <_strtod_l+0x212>
 800c884:	2301      	movs	r3, #1
 800c886:	e7c2      	b.n	800c80e <_strtod_l+0x176>
 800c888:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c88a:	1c5a      	adds	r2, r3, #1
 800c88c:	9217      	str	r2, [sp, #92]	; 0x5c
 800c88e:	785a      	ldrb	r2, [r3, #1]
 800c890:	3001      	adds	r0, #1
 800c892:	2a30      	cmp	r2, #48	; 0x30
 800c894:	d0f8      	beq.n	800c888 <_strtod_l+0x1f0>
 800c896:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c89a:	2b08      	cmp	r3, #8
 800c89c:	f200 84d9 	bhi.w	800d252 <_strtod_l+0xbba>
 800c8a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c8a2:	9005      	str	r0, [sp, #20]
 800c8a4:	2000      	movs	r0, #0
 800c8a6:	9308      	str	r3, [sp, #32]
 800c8a8:	4605      	mov	r5, r0
 800c8aa:	3a30      	subs	r2, #48	; 0x30
 800c8ac:	f100 0301 	add.w	r3, r0, #1
 800c8b0:	d014      	beq.n	800c8dc <_strtod_l+0x244>
 800c8b2:	9905      	ldr	r1, [sp, #20]
 800c8b4:	4419      	add	r1, r3
 800c8b6:	9105      	str	r1, [sp, #20]
 800c8b8:	462b      	mov	r3, r5
 800c8ba:	eb00 0e05 	add.w	lr, r0, r5
 800c8be:	210a      	movs	r1, #10
 800c8c0:	4573      	cmp	r3, lr
 800c8c2:	d113      	bne.n	800c8ec <_strtod_l+0x254>
 800c8c4:	182b      	adds	r3, r5, r0
 800c8c6:	2b08      	cmp	r3, #8
 800c8c8:	f105 0501 	add.w	r5, r5, #1
 800c8cc:	4405      	add	r5, r0
 800c8ce:	dc1c      	bgt.n	800c90a <_strtod_l+0x272>
 800c8d0:	9907      	ldr	r1, [sp, #28]
 800c8d2:	230a      	movs	r3, #10
 800c8d4:	fb03 2301 	mla	r3, r3, r1, r2
 800c8d8:	9307      	str	r3, [sp, #28]
 800c8da:	2300      	movs	r3, #0
 800c8dc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c8de:	1c51      	adds	r1, r2, #1
 800c8e0:	9117      	str	r1, [sp, #92]	; 0x5c
 800c8e2:	7852      	ldrb	r2, [r2, #1]
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	e7c9      	b.n	800c87c <_strtod_l+0x1e4>
 800c8e8:	4638      	mov	r0, r7
 800c8ea:	e7d2      	b.n	800c892 <_strtod_l+0x1fa>
 800c8ec:	2b08      	cmp	r3, #8
 800c8ee:	dc04      	bgt.n	800c8fa <_strtod_l+0x262>
 800c8f0:	9e07      	ldr	r6, [sp, #28]
 800c8f2:	434e      	muls	r6, r1
 800c8f4:	9607      	str	r6, [sp, #28]
 800c8f6:	3301      	adds	r3, #1
 800c8f8:	e7e2      	b.n	800c8c0 <_strtod_l+0x228>
 800c8fa:	f103 0c01 	add.w	ip, r3, #1
 800c8fe:	f1bc 0f10 	cmp.w	ip, #16
 800c902:	bfd8      	it	le
 800c904:	fb01 f909 	mulle.w	r9, r1, r9
 800c908:	e7f5      	b.n	800c8f6 <_strtod_l+0x25e>
 800c90a:	2d10      	cmp	r5, #16
 800c90c:	bfdc      	itt	le
 800c90e:	230a      	movle	r3, #10
 800c910:	fb03 2909 	mlale	r9, r3, r9, r2
 800c914:	e7e1      	b.n	800c8da <_strtod_l+0x242>
 800c916:	2300      	movs	r3, #0
 800c918:	9305      	str	r3, [sp, #20]
 800c91a:	2301      	movs	r3, #1
 800c91c:	e77c      	b.n	800c818 <_strtod_l+0x180>
 800c91e:	f04f 0c00 	mov.w	ip, #0
 800c922:	f108 0202 	add.w	r2, r8, #2
 800c926:	9217      	str	r2, [sp, #92]	; 0x5c
 800c928:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c92c:	e785      	b.n	800c83a <_strtod_l+0x1a2>
 800c92e:	f04f 0c01 	mov.w	ip, #1
 800c932:	e7f6      	b.n	800c922 <_strtod_l+0x28a>
 800c934:	08011d74 	.word	0x08011d74
 800c938:	08011ac8 	.word	0x08011ac8
 800c93c:	7ff00000 	.word	0x7ff00000
 800c940:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c942:	1c51      	adds	r1, r2, #1
 800c944:	9117      	str	r1, [sp, #92]	; 0x5c
 800c946:	7852      	ldrb	r2, [r2, #1]
 800c948:	2a30      	cmp	r2, #48	; 0x30
 800c94a:	d0f9      	beq.n	800c940 <_strtod_l+0x2a8>
 800c94c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c950:	2908      	cmp	r1, #8
 800c952:	f63f af79 	bhi.w	800c848 <_strtod_l+0x1b0>
 800c956:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c95a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c95c:	9206      	str	r2, [sp, #24]
 800c95e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c960:	1c51      	adds	r1, r2, #1
 800c962:	9117      	str	r1, [sp, #92]	; 0x5c
 800c964:	7852      	ldrb	r2, [r2, #1]
 800c966:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c96a:	2e09      	cmp	r6, #9
 800c96c:	d937      	bls.n	800c9de <_strtod_l+0x346>
 800c96e:	9e06      	ldr	r6, [sp, #24]
 800c970:	1b89      	subs	r1, r1, r6
 800c972:	2908      	cmp	r1, #8
 800c974:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c978:	dc02      	bgt.n	800c980 <_strtod_l+0x2e8>
 800c97a:	4576      	cmp	r6, lr
 800c97c:	bfa8      	it	ge
 800c97e:	4676      	movge	r6, lr
 800c980:	f1bc 0f00 	cmp.w	ip, #0
 800c984:	d000      	beq.n	800c988 <_strtod_l+0x2f0>
 800c986:	4276      	negs	r6, r6
 800c988:	2d00      	cmp	r5, #0
 800c98a:	d14d      	bne.n	800ca28 <_strtod_l+0x390>
 800c98c:	9904      	ldr	r1, [sp, #16]
 800c98e:	4301      	orrs	r1, r0
 800c990:	f47f aec6 	bne.w	800c720 <_strtod_l+0x88>
 800c994:	2b00      	cmp	r3, #0
 800c996:	f47f aee1 	bne.w	800c75c <_strtod_l+0xc4>
 800c99a:	2a69      	cmp	r2, #105	; 0x69
 800c99c:	d027      	beq.n	800c9ee <_strtod_l+0x356>
 800c99e:	dc24      	bgt.n	800c9ea <_strtod_l+0x352>
 800c9a0:	2a49      	cmp	r2, #73	; 0x49
 800c9a2:	d024      	beq.n	800c9ee <_strtod_l+0x356>
 800c9a4:	2a4e      	cmp	r2, #78	; 0x4e
 800c9a6:	f47f aed9 	bne.w	800c75c <_strtod_l+0xc4>
 800c9aa:	499f      	ldr	r1, [pc, #636]	; (800cc28 <_strtod_l+0x590>)
 800c9ac:	a817      	add	r0, sp, #92	; 0x5c
 800c9ae:	f002 f8c3 	bl	800eb38 <__match>
 800c9b2:	2800      	cmp	r0, #0
 800c9b4:	f43f aed2 	beq.w	800c75c <_strtod_l+0xc4>
 800c9b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c9ba:	781b      	ldrb	r3, [r3, #0]
 800c9bc:	2b28      	cmp	r3, #40	; 0x28
 800c9be:	d12d      	bne.n	800ca1c <_strtod_l+0x384>
 800c9c0:	499a      	ldr	r1, [pc, #616]	; (800cc2c <_strtod_l+0x594>)
 800c9c2:	aa1a      	add	r2, sp, #104	; 0x68
 800c9c4:	a817      	add	r0, sp, #92	; 0x5c
 800c9c6:	f002 f8cb 	bl	800eb60 <__hexnan>
 800c9ca:	2805      	cmp	r0, #5
 800c9cc:	d126      	bne.n	800ca1c <_strtod_l+0x384>
 800c9ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c9d0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c9d4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c9d8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c9dc:	e6a0      	b.n	800c720 <_strtod_l+0x88>
 800c9de:	210a      	movs	r1, #10
 800c9e0:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c9e4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c9e8:	e7b9      	b.n	800c95e <_strtod_l+0x2c6>
 800c9ea:	2a6e      	cmp	r2, #110	; 0x6e
 800c9ec:	e7db      	b.n	800c9a6 <_strtod_l+0x30e>
 800c9ee:	4990      	ldr	r1, [pc, #576]	; (800cc30 <_strtod_l+0x598>)
 800c9f0:	a817      	add	r0, sp, #92	; 0x5c
 800c9f2:	f002 f8a1 	bl	800eb38 <__match>
 800c9f6:	2800      	cmp	r0, #0
 800c9f8:	f43f aeb0 	beq.w	800c75c <_strtod_l+0xc4>
 800c9fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c9fe:	498d      	ldr	r1, [pc, #564]	; (800cc34 <_strtod_l+0x59c>)
 800ca00:	3b01      	subs	r3, #1
 800ca02:	a817      	add	r0, sp, #92	; 0x5c
 800ca04:	9317      	str	r3, [sp, #92]	; 0x5c
 800ca06:	f002 f897 	bl	800eb38 <__match>
 800ca0a:	b910      	cbnz	r0, 800ca12 <_strtod_l+0x37a>
 800ca0c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ca0e:	3301      	adds	r3, #1
 800ca10:	9317      	str	r3, [sp, #92]	; 0x5c
 800ca12:	f8df b230 	ldr.w	fp, [pc, #560]	; 800cc44 <_strtod_l+0x5ac>
 800ca16:	f04f 0a00 	mov.w	sl, #0
 800ca1a:	e681      	b.n	800c720 <_strtod_l+0x88>
 800ca1c:	4886      	ldr	r0, [pc, #536]	; (800cc38 <_strtod_l+0x5a0>)
 800ca1e:	f003 f8d3 	bl	800fbc8 <nan>
 800ca22:	ec5b ab10 	vmov	sl, fp, d0
 800ca26:	e67b      	b.n	800c720 <_strtod_l+0x88>
 800ca28:	9b05      	ldr	r3, [sp, #20]
 800ca2a:	9807      	ldr	r0, [sp, #28]
 800ca2c:	1af3      	subs	r3, r6, r3
 800ca2e:	2f00      	cmp	r7, #0
 800ca30:	bf08      	it	eq
 800ca32:	462f      	moveq	r7, r5
 800ca34:	2d10      	cmp	r5, #16
 800ca36:	9306      	str	r3, [sp, #24]
 800ca38:	46a8      	mov	r8, r5
 800ca3a:	bfa8      	it	ge
 800ca3c:	f04f 0810 	movge.w	r8, #16
 800ca40:	f7f3 fd80 	bl	8000544 <__aeabi_ui2d>
 800ca44:	2d09      	cmp	r5, #9
 800ca46:	4682      	mov	sl, r0
 800ca48:	468b      	mov	fp, r1
 800ca4a:	dd13      	ble.n	800ca74 <_strtod_l+0x3dc>
 800ca4c:	4b7b      	ldr	r3, [pc, #492]	; (800cc3c <_strtod_l+0x5a4>)
 800ca4e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ca52:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ca56:	f7f3 fdef 	bl	8000638 <__aeabi_dmul>
 800ca5a:	4682      	mov	sl, r0
 800ca5c:	4648      	mov	r0, r9
 800ca5e:	468b      	mov	fp, r1
 800ca60:	f7f3 fd70 	bl	8000544 <__aeabi_ui2d>
 800ca64:	4602      	mov	r2, r0
 800ca66:	460b      	mov	r3, r1
 800ca68:	4650      	mov	r0, sl
 800ca6a:	4659      	mov	r1, fp
 800ca6c:	f7f3 fc2e 	bl	80002cc <__adddf3>
 800ca70:	4682      	mov	sl, r0
 800ca72:	468b      	mov	fp, r1
 800ca74:	2d0f      	cmp	r5, #15
 800ca76:	dc38      	bgt.n	800caea <_strtod_l+0x452>
 800ca78:	9b06      	ldr	r3, [sp, #24]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	f43f ae50 	beq.w	800c720 <_strtod_l+0x88>
 800ca80:	dd24      	ble.n	800cacc <_strtod_l+0x434>
 800ca82:	2b16      	cmp	r3, #22
 800ca84:	dc0b      	bgt.n	800ca9e <_strtod_l+0x406>
 800ca86:	496d      	ldr	r1, [pc, #436]	; (800cc3c <_strtod_l+0x5a4>)
 800ca88:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ca8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca90:	4652      	mov	r2, sl
 800ca92:	465b      	mov	r3, fp
 800ca94:	f7f3 fdd0 	bl	8000638 <__aeabi_dmul>
 800ca98:	4682      	mov	sl, r0
 800ca9a:	468b      	mov	fp, r1
 800ca9c:	e640      	b.n	800c720 <_strtod_l+0x88>
 800ca9e:	9a06      	ldr	r2, [sp, #24]
 800caa0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800caa4:	4293      	cmp	r3, r2
 800caa6:	db20      	blt.n	800caea <_strtod_l+0x452>
 800caa8:	4c64      	ldr	r4, [pc, #400]	; (800cc3c <_strtod_l+0x5a4>)
 800caaa:	f1c5 050f 	rsb	r5, r5, #15
 800caae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cab2:	4652      	mov	r2, sl
 800cab4:	465b      	mov	r3, fp
 800cab6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800caba:	f7f3 fdbd 	bl	8000638 <__aeabi_dmul>
 800cabe:	9b06      	ldr	r3, [sp, #24]
 800cac0:	1b5d      	subs	r5, r3, r5
 800cac2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cac6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800caca:	e7e3      	b.n	800ca94 <_strtod_l+0x3fc>
 800cacc:	9b06      	ldr	r3, [sp, #24]
 800cace:	3316      	adds	r3, #22
 800cad0:	db0b      	blt.n	800caea <_strtod_l+0x452>
 800cad2:	9b05      	ldr	r3, [sp, #20]
 800cad4:	1b9e      	subs	r6, r3, r6
 800cad6:	4b59      	ldr	r3, [pc, #356]	; (800cc3c <_strtod_l+0x5a4>)
 800cad8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800cadc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cae0:	4650      	mov	r0, sl
 800cae2:	4659      	mov	r1, fp
 800cae4:	f7f3 fed2 	bl	800088c <__aeabi_ddiv>
 800cae8:	e7d6      	b.n	800ca98 <_strtod_l+0x400>
 800caea:	9b06      	ldr	r3, [sp, #24]
 800caec:	eba5 0808 	sub.w	r8, r5, r8
 800caf0:	4498      	add	r8, r3
 800caf2:	f1b8 0f00 	cmp.w	r8, #0
 800caf6:	dd74      	ble.n	800cbe2 <_strtod_l+0x54a>
 800caf8:	f018 030f 	ands.w	r3, r8, #15
 800cafc:	d00a      	beq.n	800cb14 <_strtod_l+0x47c>
 800cafe:	494f      	ldr	r1, [pc, #316]	; (800cc3c <_strtod_l+0x5a4>)
 800cb00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cb04:	4652      	mov	r2, sl
 800cb06:	465b      	mov	r3, fp
 800cb08:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb0c:	f7f3 fd94 	bl	8000638 <__aeabi_dmul>
 800cb10:	4682      	mov	sl, r0
 800cb12:	468b      	mov	fp, r1
 800cb14:	f038 080f 	bics.w	r8, r8, #15
 800cb18:	d04f      	beq.n	800cbba <_strtod_l+0x522>
 800cb1a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800cb1e:	dd22      	ble.n	800cb66 <_strtod_l+0x4ce>
 800cb20:	2500      	movs	r5, #0
 800cb22:	462e      	mov	r6, r5
 800cb24:	9507      	str	r5, [sp, #28]
 800cb26:	9505      	str	r5, [sp, #20]
 800cb28:	2322      	movs	r3, #34	; 0x22
 800cb2a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800cc44 <_strtod_l+0x5ac>
 800cb2e:	6023      	str	r3, [r4, #0]
 800cb30:	f04f 0a00 	mov.w	sl, #0
 800cb34:	9b07      	ldr	r3, [sp, #28]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	f43f adf2 	beq.w	800c720 <_strtod_l+0x88>
 800cb3c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cb3e:	4620      	mov	r0, r4
 800cb40:	f002 f970 	bl	800ee24 <_Bfree>
 800cb44:	9905      	ldr	r1, [sp, #20]
 800cb46:	4620      	mov	r0, r4
 800cb48:	f002 f96c 	bl	800ee24 <_Bfree>
 800cb4c:	4631      	mov	r1, r6
 800cb4e:	4620      	mov	r0, r4
 800cb50:	f002 f968 	bl	800ee24 <_Bfree>
 800cb54:	9907      	ldr	r1, [sp, #28]
 800cb56:	4620      	mov	r0, r4
 800cb58:	f002 f964 	bl	800ee24 <_Bfree>
 800cb5c:	4629      	mov	r1, r5
 800cb5e:	4620      	mov	r0, r4
 800cb60:	f002 f960 	bl	800ee24 <_Bfree>
 800cb64:	e5dc      	b.n	800c720 <_strtod_l+0x88>
 800cb66:	4b36      	ldr	r3, [pc, #216]	; (800cc40 <_strtod_l+0x5a8>)
 800cb68:	9304      	str	r3, [sp, #16]
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800cb70:	4650      	mov	r0, sl
 800cb72:	4659      	mov	r1, fp
 800cb74:	4699      	mov	r9, r3
 800cb76:	f1b8 0f01 	cmp.w	r8, #1
 800cb7a:	dc21      	bgt.n	800cbc0 <_strtod_l+0x528>
 800cb7c:	b10b      	cbz	r3, 800cb82 <_strtod_l+0x4ea>
 800cb7e:	4682      	mov	sl, r0
 800cb80:	468b      	mov	fp, r1
 800cb82:	4b2f      	ldr	r3, [pc, #188]	; (800cc40 <_strtod_l+0x5a8>)
 800cb84:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800cb88:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800cb8c:	4652      	mov	r2, sl
 800cb8e:	465b      	mov	r3, fp
 800cb90:	e9d9 0100 	ldrd	r0, r1, [r9]
 800cb94:	f7f3 fd50 	bl	8000638 <__aeabi_dmul>
 800cb98:	4b2a      	ldr	r3, [pc, #168]	; (800cc44 <_strtod_l+0x5ac>)
 800cb9a:	460a      	mov	r2, r1
 800cb9c:	400b      	ands	r3, r1
 800cb9e:	492a      	ldr	r1, [pc, #168]	; (800cc48 <_strtod_l+0x5b0>)
 800cba0:	428b      	cmp	r3, r1
 800cba2:	4682      	mov	sl, r0
 800cba4:	d8bc      	bhi.n	800cb20 <_strtod_l+0x488>
 800cba6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800cbaa:	428b      	cmp	r3, r1
 800cbac:	bf86      	itte	hi
 800cbae:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800cc4c <_strtod_l+0x5b4>
 800cbb2:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800cbb6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800cbba:	2300      	movs	r3, #0
 800cbbc:	9304      	str	r3, [sp, #16]
 800cbbe:	e084      	b.n	800ccca <_strtod_l+0x632>
 800cbc0:	f018 0f01 	tst.w	r8, #1
 800cbc4:	d005      	beq.n	800cbd2 <_strtod_l+0x53a>
 800cbc6:	9b04      	ldr	r3, [sp, #16]
 800cbc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbcc:	f7f3 fd34 	bl	8000638 <__aeabi_dmul>
 800cbd0:	2301      	movs	r3, #1
 800cbd2:	9a04      	ldr	r2, [sp, #16]
 800cbd4:	3208      	adds	r2, #8
 800cbd6:	f109 0901 	add.w	r9, r9, #1
 800cbda:	ea4f 0868 	mov.w	r8, r8, asr #1
 800cbde:	9204      	str	r2, [sp, #16]
 800cbe0:	e7c9      	b.n	800cb76 <_strtod_l+0x4de>
 800cbe2:	d0ea      	beq.n	800cbba <_strtod_l+0x522>
 800cbe4:	f1c8 0800 	rsb	r8, r8, #0
 800cbe8:	f018 020f 	ands.w	r2, r8, #15
 800cbec:	d00a      	beq.n	800cc04 <_strtod_l+0x56c>
 800cbee:	4b13      	ldr	r3, [pc, #76]	; (800cc3c <_strtod_l+0x5a4>)
 800cbf0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cbf4:	4650      	mov	r0, sl
 800cbf6:	4659      	mov	r1, fp
 800cbf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbfc:	f7f3 fe46 	bl	800088c <__aeabi_ddiv>
 800cc00:	4682      	mov	sl, r0
 800cc02:	468b      	mov	fp, r1
 800cc04:	ea5f 1828 	movs.w	r8, r8, asr #4
 800cc08:	d0d7      	beq.n	800cbba <_strtod_l+0x522>
 800cc0a:	f1b8 0f1f 	cmp.w	r8, #31
 800cc0e:	dd1f      	ble.n	800cc50 <_strtod_l+0x5b8>
 800cc10:	2500      	movs	r5, #0
 800cc12:	462e      	mov	r6, r5
 800cc14:	9507      	str	r5, [sp, #28]
 800cc16:	9505      	str	r5, [sp, #20]
 800cc18:	2322      	movs	r3, #34	; 0x22
 800cc1a:	f04f 0a00 	mov.w	sl, #0
 800cc1e:	f04f 0b00 	mov.w	fp, #0
 800cc22:	6023      	str	r3, [r4, #0]
 800cc24:	e786      	b.n	800cb34 <_strtod_l+0x49c>
 800cc26:	bf00      	nop
 800cc28:	08011aa1 	.word	0x08011aa1
 800cc2c:	08011adc 	.word	0x08011adc
 800cc30:	08011a99 	.word	0x08011a99
 800cc34:	08011c1c 	.word	0x08011c1c
 800cc38:	08011f30 	.word	0x08011f30
 800cc3c:	08011e10 	.word	0x08011e10
 800cc40:	08011de8 	.word	0x08011de8
 800cc44:	7ff00000 	.word	0x7ff00000
 800cc48:	7ca00000 	.word	0x7ca00000
 800cc4c:	7fefffff 	.word	0x7fefffff
 800cc50:	f018 0310 	ands.w	r3, r8, #16
 800cc54:	bf18      	it	ne
 800cc56:	236a      	movne	r3, #106	; 0x6a
 800cc58:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800d008 <_strtod_l+0x970>
 800cc5c:	9304      	str	r3, [sp, #16]
 800cc5e:	4650      	mov	r0, sl
 800cc60:	4659      	mov	r1, fp
 800cc62:	2300      	movs	r3, #0
 800cc64:	f018 0f01 	tst.w	r8, #1
 800cc68:	d004      	beq.n	800cc74 <_strtod_l+0x5dc>
 800cc6a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800cc6e:	f7f3 fce3 	bl	8000638 <__aeabi_dmul>
 800cc72:	2301      	movs	r3, #1
 800cc74:	ea5f 0868 	movs.w	r8, r8, asr #1
 800cc78:	f109 0908 	add.w	r9, r9, #8
 800cc7c:	d1f2      	bne.n	800cc64 <_strtod_l+0x5cc>
 800cc7e:	b10b      	cbz	r3, 800cc84 <_strtod_l+0x5ec>
 800cc80:	4682      	mov	sl, r0
 800cc82:	468b      	mov	fp, r1
 800cc84:	9b04      	ldr	r3, [sp, #16]
 800cc86:	b1c3      	cbz	r3, 800ccba <_strtod_l+0x622>
 800cc88:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cc8c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	4659      	mov	r1, fp
 800cc94:	dd11      	ble.n	800ccba <_strtod_l+0x622>
 800cc96:	2b1f      	cmp	r3, #31
 800cc98:	f340 8124 	ble.w	800cee4 <_strtod_l+0x84c>
 800cc9c:	2b34      	cmp	r3, #52	; 0x34
 800cc9e:	bfde      	ittt	le
 800cca0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800cca4:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 800cca8:	fa03 f202 	lslle.w	r2, r3, r2
 800ccac:	f04f 0a00 	mov.w	sl, #0
 800ccb0:	bfcc      	ite	gt
 800ccb2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ccb6:	ea02 0b01 	andle.w	fp, r2, r1
 800ccba:	2200      	movs	r2, #0
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	4650      	mov	r0, sl
 800ccc0:	4659      	mov	r1, fp
 800ccc2:	f7f3 ff21 	bl	8000b08 <__aeabi_dcmpeq>
 800ccc6:	2800      	cmp	r0, #0
 800ccc8:	d1a2      	bne.n	800cc10 <_strtod_l+0x578>
 800ccca:	9b07      	ldr	r3, [sp, #28]
 800cccc:	9300      	str	r3, [sp, #0]
 800ccce:	9908      	ldr	r1, [sp, #32]
 800ccd0:	462b      	mov	r3, r5
 800ccd2:	463a      	mov	r2, r7
 800ccd4:	4620      	mov	r0, r4
 800ccd6:	f002 f90d 	bl	800eef4 <__s2b>
 800ccda:	9007      	str	r0, [sp, #28]
 800ccdc:	2800      	cmp	r0, #0
 800ccde:	f43f af1f 	beq.w	800cb20 <_strtod_l+0x488>
 800cce2:	9b05      	ldr	r3, [sp, #20]
 800cce4:	1b9e      	subs	r6, r3, r6
 800cce6:	9b06      	ldr	r3, [sp, #24]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	bfb4      	ite	lt
 800ccec:	4633      	movlt	r3, r6
 800ccee:	2300      	movge	r3, #0
 800ccf0:	930c      	str	r3, [sp, #48]	; 0x30
 800ccf2:	9b06      	ldr	r3, [sp, #24]
 800ccf4:	2500      	movs	r5, #0
 800ccf6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ccfa:	9312      	str	r3, [sp, #72]	; 0x48
 800ccfc:	462e      	mov	r6, r5
 800ccfe:	9b07      	ldr	r3, [sp, #28]
 800cd00:	4620      	mov	r0, r4
 800cd02:	6859      	ldr	r1, [r3, #4]
 800cd04:	f002 f84e 	bl	800eda4 <_Balloc>
 800cd08:	9005      	str	r0, [sp, #20]
 800cd0a:	2800      	cmp	r0, #0
 800cd0c:	f43f af0c 	beq.w	800cb28 <_strtod_l+0x490>
 800cd10:	9b07      	ldr	r3, [sp, #28]
 800cd12:	691a      	ldr	r2, [r3, #16]
 800cd14:	3202      	adds	r2, #2
 800cd16:	f103 010c 	add.w	r1, r3, #12
 800cd1a:	0092      	lsls	r2, r2, #2
 800cd1c:	300c      	adds	r0, #12
 800cd1e:	f7fe ff8f 	bl	800bc40 <memcpy>
 800cd22:	ec4b ab10 	vmov	d0, sl, fp
 800cd26:	aa1a      	add	r2, sp, #104	; 0x68
 800cd28:	a919      	add	r1, sp, #100	; 0x64
 800cd2a:	4620      	mov	r0, r4
 800cd2c:	f002 fc28 	bl	800f580 <__d2b>
 800cd30:	ec4b ab18 	vmov	d8, sl, fp
 800cd34:	9018      	str	r0, [sp, #96]	; 0x60
 800cd36:	2800      	cmp	r0, #0
 800cd38:	f43f aef6 	beq.w	800cb28 <_strtod_l+0x490>
 800cd3c:	2101      	movs	r1, #1
 800cd3e:	4620      	mov	r0, r4
 800cd40:	f002 f972 	bl	800f028 <__i2b>
 800cd44:	4606      	mov	r6, r0
 800cd46:	2800      	cmp	r0, #0
 800cd48:	f43f aeee 	beq.w	800cb28 <_strtod_l+0x490>
 800cd4c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cd4e:	9904      	ldr	r1, [sp, #16]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	bfab      	itete	ge
 800cd54:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800cd56:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800cd58:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800cd5a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800cd5e:	bfac      	ite	ge
 800cd60:	eb03 0902 	addge.w	r9, r3, r2
 800cd64:	1ad7      	sublt	r7, r2, r3
 800cd66:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800cd68:	eba3 0801 	sub.w	r8, r3, r1
 800cd6c:	4490      	add	r8, r2
 800cd6e:	4ba1      	ldr	r3, [pc, #644]	; (800cff4 <_strtod_l+0x95c>)
 800cd70:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800cd74:	4598      	cmp	r8, r3
 800cd76:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800cd7a:	f280 80c7 	bge.w	800cf0c <_strtod_l+0x874>
 800cd7e:	eba3 0308 	sub.w	r3, r3, r8
 800cd82:	2b1f      	cmp	r3, #31
 800cd84:	eba2 0203 	sub.w	r2, r2, r3
 800cd88:	f04f 0101 	mov.w	r1, #1
 800cd8c:	f300 80b1 	bgt.w	800cef2 <_strtod_l+0x85a>
 800cd90:	fa01 f303 	lsl.w	r3, r1, r3
 800cd94:	930d      	str	r3, [sp, #52]	; 0x34
 800cd96:	2300      	movs	r3, #0
 800cd98:	9308      	str	r3, [sp, #32]
 800cd9a:	eb09 0802 	add.w	r8, r9, r2
 800cd9e:	9b04      	ldr	r3, [sp, #16]
 800cda0:	45c1      	cmp	r9, r8
 800cda2:	4417      	add	r7, r2
 800cda4:	441f      	add	r7, r3
 800cda6:	464b      	mov	r3, r9
 800cda8:	bfa8      	it	ge
 800cdaa:	4643      	movge	r3, r8
 800cdac:	42bb      	cmp	r3, r7
 800cdae:	bfa8      	it	ge
 800cdb0:	463b      	movge	r3, r7
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	bfc2      	ittt	gt
 800cdb6:	eba8 0803 	subgt.w	r8, r8, r3
 800cdba:	1aff      	subgt	r7, r7, r3
 800cdbc:	eba9 0903 	subgt.w	r9, r9, r3
 800cdc0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	dd17      	ble.n	800cdf6 <_strtod_l+0x75e>
 800cdc6:	4631      	mov	r1, r6
 800cdc8:	461a      	mov	r2, r3
 800cdca:	4620      	mov	r0, r4
 800cdcc:	f002 f9ec 	bl	800f1a8 <__pow5mult>
 800cdd0:	4606      	mov	r6, r0
 800cdd2:	2800      	cmp	r0, #0
 800cdd4:	f43f aea8 	beq.w	800cb28 <_strtod_l+0x490>
 800cdd8:	4601      	mov	r1, r0
 800cdda:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cddc:	4620      	mov	r0, r4
 800cdde:	f002 f939 	bl	800f054 <__multiply>
 800cde2:	900b      	str	r0, [sp, #44]	; 0x2c
 800cde4:	2800      	cmp	r0, #0
 800cde6:	f43f ae9f 	beq.w	800cb28 <_strtod_l+0x490>
 800cdea:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cdec:	4620      	mov	r0, r4
 800cdee:	f002 f819 	bl	800ee24 <_Bfree>
 800cdf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cdf4:	9318      	str	r3, [sp, #96]	; 0x60
 800cdf6:	f1b8 0f00 	cmp.w	r8, #0
 800cdfa:	f300 808c 	bgt.w	800cf16 <_strtod_l+0x87e>
 800cdfe:	9b06      	ldr	r3, [sp, #24]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	dd08      	ble.n	800ce16 <_strtod_l+0x77e>
 800ce04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ce06:	9905      	ldr	r1, [sp, #20]
 800ce08:	4620      	mov	r0, r4
 800ce0a:	f002 f9cd 	bl	800f1a8 <__pow5mult>
 800ce0e:	9005      	str	r0, [sp, #20]
 800ce10:	2800      	cmp	r0, #0
 800ce12:	f43f ae89 	beq.w	800cb28 <_strtod_l+0x490>
 800ce16:	2f00      	cmp	r7, #0
 800ce18:	dd08      	ble.n	800ce2c <_strtod_l+0x794>
 800ce1a:	9905      	ldr	r1, [sp, #20]
 800ce1c:	463a      	mov	r2, r7
 800ce1e:	4620      	mov	r0, r4
 800ce20:	f002 fa1c 	bl	800f25c <__lshift>
 800ce24:	9005      	str	r0, [sp, #20]
 800ce26:	2800      	cmp	r0, #0
 800ce28:	f43f ae7e 	beq.w	800cb28 <_strtod_l+0x490>
 800ce2c:	f1b9 0f00 	cmp.w	r9, #0
 800ce30:	dd08      	ble.n	800ce44 <_strtod_l+0x7ac>
 800ce32:	4631      	mov	r1, r6
 800ce34:	464a      	mov	r2, r9
 800ce36:	4620      	mov	r0, r4
 800ce38:	f002 fa10 	bl	800f25c <__lshift>
 800ce3c:	4606      	mov	r6, r0
 800ce3e:	2800      	cmp	r0, #0
 800ce40:	f43f ae72 	beq.w	800cb28 <_strtod_l+0x490>
 800ce44:	9a05      	ldr	r2, [sp, #20]
 800ce46:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ce48:	4620      	mov	r0, r4
 800ce4a:	f002 fa93 	bl	800f374 <__mdiff>
 800ce4e:	4605      	mov	r5, r0
 800ce50:	2800      	cmp	r0, #0
 800ce52:	f43f ae69 	beq.w	800cb28 <_strtod_l+0x490>
 800ce56:	68c3      	ldr	r3, [r0, #12]
 800ce58:	930b      	str	r3, [sp, #44]	; 0x2c
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	60c3      	str	r3, [r0, #12]
 800ce5e:	4631      	mov	r1, r6
 800ce60:	f002 fa6c 	bl	800f33c <__mcmp>
 800ce64:	2800      	cmp	r0, #0
 800ce66:	da60      	bge.n	800cf2a <_strtod_l+0x892>
 800ce68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce6a:	ea53 030a 	orrs.w	r3, r3, sl
 800ce6e:	f040 8082 	bne.w	800cf76 <_strtod_l+0x8de>
 800ce72:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d17d      	bne.n	800cf76 <_strtod_l+0x8de>
 800ce7a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ce7e:	0d1b      	lsrs	r3, r3, #20
 800ce80:	051b      	lsls	r3, r3, #20
 800ce82:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ce86:	d976      	bls.n	800cf76 <_strtod_l+0x8de>
 800ce88:	696b      	ldr	r3, [r5, #20]
 800ce8a:	b913      	cbnz	r3, 800ce92 <_strtod_l+0x7fa>
 800ce8c:	692b      	ldr	r3, [r5, #16]
 800ce8e:	2b01      	cmp	r3, #1
 800ce90:	dd71      	ble.n	800cf76 <_strtod_l+0x8de>
 800ce92:	4629      	mov	r1, r5
 800ce94:	2201      	movs	r2, #1
 800ce96:	4620      	mov	r0, r4
 800ce98:	f002 f9e0 	bl	800f25c <__lshift>
 800ce9c:	4631      	mov	r1, r6
 800ce9e:	4605      	mov	r5, r0
 800cea0:	f002 fa4c 	bl	800f33c <__mcmp>
 800cea4:	2800      	cmp	r0, #0
 800cea6:	dd66      	ble.n	800cf76 <_strtod_l+0x8de>
 800cea8:	9904      	ldr	r1, [sp, #16]
 800ceaa:	4a53      	ldr	r2, [pc, #332]	; (800cff8 <_strtod_l+0x960>)
 800ceac:	465b      	mov	r3, fp
 800ceae:	2900      	cmp	r1, #0
 800ceb0:	f000 8081 	beq.w	800cfb6 <_strtod_l+0x91e>
 800ceb4:	ea02 010b 	and.w	r1, r2, fp
 800ceb8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800cebc:	dc7b      	bgt.n	800cfb6 <_strtod_l+0x91e>
 800cebe:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800cec2:	f77f aea9 	ble.w	800cc18 <_strtod_l+0x580>
 800cec6:	4b4d      	ldr	r3, [pc, #308]	; (800cffc <_strtod_l+0x964>)
 800cec8:	4650      	mov	r0, sl
 800ceca:	4659      	mov	r1, fp
 800cecc:	2200      	movs	r2, #0
 800cece:	f7f3 fbb3 	bl	8000638 <__aeabi_dmul>
 800ced2:	460b      	mov	r3, r1
 800ced4:	4303      	orrs	r3, r0
 800ced6:	bf08      	it	eq
 800ced8:	2322      	moveq	r3, #34	; 0x22
 800ceda:	4682      	mov	sl, r0
 800cedc:	468b      	mov	fp, r1
 800cede:	bf08      	it	eq
 800cee0:	6023      	streq	r3, [r4, #0]
 800cee2:	e62b      	b.n	800cb3c <_strtod_l+0x4a4>
 800cee4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cee8:	fa02 f303 	lsl.w	r3, r2, r3
 800ceec:	ea03 0a0a 	and.w	sl, r3, sl
 800cef0:	e6e3      	b.n	800ccba <_strtod_l+0x622>
 800cef2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800cef6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800cefa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800cefe:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800cf02:	fa01 f308 	lsl.w	r3, r1, r8
 800cf06:	9308      	str	r3, [sp, #32]
 800cf08:	910d      	str	r1, [sp, #52]	; 0x34
 800cf0a:	e746      	b.n	800cd9a <_strtod_l+0x702>
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	9308      	str	r3, [sp, #32]
 800cf10:	2301      	movs	r3, #1
 800cf12:	930d      	str	r3, [sp, #52]	; 0x34
 800cf14:	e741      	b.n	800cd9a <_strtod_l+0x702>
 800cf16:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cf18:	4642      	mov	r2, r8
 800cf1a:	4620      	mov	r0, r4
 800cf1c:	f002 f99e 	bl	800f25c <__lshift>
 800cf20:	9018      	str	r0, [sp, #96]	; 0x60
 800cf22:	2800      	cmp	r0, #0
 800cf24:	f47f af6b 	bne.w	800cdfe <_strtod_l+0x766>
 800cf28:	e5fe      	b.n	800cb28 <_strtod_l+0x490>
 800cf2a:	465f      	mov	r7, fp
 800cf2c:	d16e      	bne.n	800d00c <_strtod_l+0x974>
 800cf2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cf30:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cf34:	b342      	cbz	r2, 800cf88 <_strtod_l+0x8f0>
 800cf36:	4a32      	ldr	r2, [pc, #200]	; (800d000 <_strtod_l+0x968>)
 800cf38:	4293      	cmp	r3, r2
 800cf3a:	d128      	bne.n	800cf8e <_strtod_l+0x8f6>
 800cf3c:	9b04      	ldr	r3, [sp, #16]
 800cf3e:	4651      	mov	r1, sl
 800cf40:	b1eb      	cbz	r3, 800cf7e <_strtod_l+0x8e6>
 800cf42:	4b2d      	ldr	r3, [pc, #180]	; (800cff8 <_strtod_l+0x960>)
 800cf44:	403b      	ands	r3, r7
 800cf46:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cf4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cf4e:	d819      	bhi.n	800cf84 <_strtod_l+0x8ec>
 800cf50:	0d1b      	lsrs	r3, r3, #20
 800cf52:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cf56:	fa02 f303 	lsl.w	r3, r2, r3
 800cf5a:	4299      	cmp	r1, r3
 800cf5c:	d117      	bne.n	800cf8e <_strtod_l+0x8f6>
 800cf5e:	4b29      	ldr	r3, [pc, #164]	; (800d004 <_strtod_l+0x96c>)
 800cf60:	429f      	cmp	r7, r3
 800cf62:	d102      	bne.n	800cf6a <_strtod_l+0x8d2>
 800cf64:	3101      	adds	r1, #1
 800cf66:	f43f addf 	beq.w	800cb28 <_strtod_l+0x490>
 800cf6a:	4b23      	ldr	r3, [pc, #140]	; (800cff8 <_strtod_l+0x960>)
 800cf6c:	403b      	ands	r3, r7
 800cf6e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800cf72:	f04f 0a00 	mov.w	sl, #0
 800cf76:	9b04      	ldr	r3, [sp, #16]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d1a4      	bne.n	800cec6 <_strtod_l+0x82e>
 800cf7c:	e5de      	b.n	800cb3c <_strtod_l+0x4a4>
 800cf7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cf82:	e7ea      	b.n	800cf5a <_strtod_l+0x8c2>
 800cf84:	4613      	mov	r3, r2
 800cf86:	e7e8      	b.n	800cf5a <_strtod_l+0x8c2>
 800cf88:	ea53 030a 	orrs.w	r3, r3, sl
 800cf8c:	d08c      	beq.n	800cea8 <_strtod_l+0x810>
 800cf8e:	9b08      	ldr	r3, [sp, #32]
 800cf90:	b1db      	cbz	r3, 800cfca <_strtod_l+0x932>
 800cf92:	423b      	tst	r3, r7
 800cf94:	d0ef      	beq.n	800cf76 <_strtod_l+0x8de>
 800cf96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf98:	9a04      	ldr	r2, [sp, #16]
 800cf9a:	4650      	mov	r0, sl
 800cf9c:	4659      	mov	r1, fp
 800cf9e:	b1c3      	cbz	r3, 800cfd2 <_strtod_l+0x93a>
 800cfa0:	f7ff fb5c 	bl	800c65c <sulp>
 800cfa4:	4602      	mov	r2, r0
 800cfa6:	460b      	mov	r3, r1
 800cfa8:	ec51 0b18 	vmov	r0, r1, d8
 800cfac:	f7f3 f98e 	bl	80002cc <__adddf3>
 800cfb0:	4682      	mov	sl, r0
 800cfb2:	468b      	mov	fp, r1
 800cfb4:	e7df      	b.n	800cf76 <_strtod_l+0x8de>
 800cfb6:	4013      	ands	r3, r2
 800cfb8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800cfbc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cfc0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cfc4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800cfc8:	e7d5      	b.n	800cf76 <_strtod_l+0x8de>
 800cfca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cfcc:	ea13 0f0a 	tst.w	r3, sl
 800cfd0:	e7e0      	b.n	800cf94 <_strtod_l+0x8fc>
 800cfd2:	f7ff fb43 	bl	800c65c <sulp>
 800cfd6:	4602      	mov	r2, r0
 800cfd8:	460b      	mov	r3, r1
 800cfda:	ec51 0b18 	vmov	r0, r1, d8
 800cfde:	f7f3 f973 	bl	80002c8 <__aeabi_dsub>
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	4682      	mov	sl, r0
 800cfe8:	468b      	mov	fp, r1
 800cfea:	f7f3 fd8d 	bl	8000b08 <__aeabi_dcmpeq>
 800cfee:	2800      	cmp	r0, #0
 800cff0:	d0c1      	beq.n	800cf76 <_strtod_l+0x8de>
 800cff2:	e611      	b.n	800cc18 <_strtod_l+0x580>
 800cff4:	fffffc02 	.word	0xfffffc02
 800cff8:	7ff00000 	.word	0x7ff00000
 800cffc:	39500000 	.word	0x39500000
 800d000:	000fffff 	.word	0x000fffff
 800d004:	7fefffff 	.word	0x7fefffff
 800d008:	08011af0 	.word	0x08011af0
 800d00c:	4631      	mov	r1, r6
 800d00e:	4628      	mov	r0, r5
 800d010:	f002 fb12 	bl	800f638 <__ratio>
 800d014:	ec59 8b10 	vmov	r8, r9, d0
 800d018:	ee10 0a10 	vmov	r0, s0
 800d01c:	2200      	movs	r2, #0
 800d01e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d022:	4649      	mov	r1, r9
 800d024:	f7f3 fd84 	bl	8000b30 <__aeabi_dcmple>
 800d028:	2800      	cmp	r0, #0
 800d02a:	d07a      	beq.n	800d122 <_strtod_l+0xa8a>
 800d02c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d04a      	beq.n	800d0c8 <_strtod_l+0xa30>
 800d032:	4b95      	ldr	r3, [pc, #596]	; (800d288 <_strtod_l+0xbf0>)
 800d034:	2200      	movs	r2, #0
 800d036:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d03a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800d288 <_strtod_l+0xbf0>
 800d03e:	f04f 0800 	mov.w	r8, #0
 800d042:	4b92      	ldr	r3, [pc, #584]	; (800d28c <_strtod_l+0xbf4>)
 800d044:	403b      	ands	r3, r7
 800d046:	930d      	str	r3, [sp, #52]	; 0x34
 800d048:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d04a:	4b91      	ldr	r3, [pc, #580]	; (800d290 <_strtod_l+0xbf8>)
 800d04c:	429a      	cmp	r2, r3
 800d04e:	f040 80b0 	bne.w	800d1b2 <_strtod_l+0xb1a>
 800d052:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d056:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800d05a:	ec4b ab10 	vmov	d0, sl, fp
 800d05e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d062:	f002 fa11 	bl	800f488 <__ulp>
 800d066:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d06a:	ec53 2b10 	vmov	r2, r3, d0
 800d06e:	f7f3 fae3 	bl	8000638 <__aeabi_dmul>
 800d072:	4652      	mov	r2, sl
 800d074:	465b      	mov	r3, fp
 800d076:	f7f3 f929 	bl	80002cc <__adddf3>
 800d07a:	460b      	mov	r3, r1
 800d07c:	4983      	ldr	r1, [pc, #524]	; (800d28c <_strtod_l+0xbf4>)
 800d07e:	4a85      	ldr	r2, [pc, #532]	; (800d294 <_strtod_l+0xbfc>)
 800d080:	4019      	ands	r1, r3
 800d082:	4291      	cmp	r1, r2
 800d084:	4682      	mov	sl, r0
 800d086:	d960      	bls.n	800d14a <_strtod_l+0xab2>
 800d088:	ee18 3a90 	vmov	r3, s17
 800d08c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800d090:	4293      	cmp	r3, r2
 800d092:	d104      	bne.n	800d09e <_strtod_l+0xa06>
 800d094:	ee18 3a10 	vmov	r3, s16
 800d098:	3301      	adds	r3, #1
 800d09a:	f43f ad45 	beq.w	800cb28 <_strtod_l+0x490>
 800d09e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800d2a0 <_strtod_l+0xc08>
 800d0a2:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800d0a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d0a8:	4620      	mov	r0, r4
 800d0aa:	f001 febb 	bl	800ee24 <_Bfree>
 800d0ae:	9905      	ldr	r1, [sp, #20]
 800d0b0:	4620      	mov	r0, r4
 800d0b2:	f001 feb7 	bl	800ee24 <_Bfree>
 800d0b6:	4631      	mov	r1, r6
 800d0b8:	4620      	mov	r0, r4
 800d0ba:	f001 feb3 	bl	800ee24 <_Bfree>
 800d0be:	4629      	mov	r1, r5
 800d0c0:	4620      	mov	r0, r4
 800d0c2:	f001 feaf 	bl	800ee24 <_Bfree>
 800d0c6:	e61a      	b.n	800ccfe <_strtod_l+0x666>
 800d0c8:	f1ba 0f00 	cmp.w	sl, #0
 800d0cc:	d11b      	bne.n	800d106 <_strtod_l+0xa6e>
 800d0ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d0d2:	b9f3      	cbnz	r3, 800d112 <_strtod_l+0xa7a>
 800d0d4:	4b6c      	ldr	r3, [pc, #432]	; (800d288 <_strtod_l+0xbf0>)
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	4640      	mov	r0, r8
 800d0da:	4649      	mov	r1, r9
 800d0dc:	f7f3 fd1e 	bl	8000b1c <__aeabi_dcmplt>
 800d0e0:	b9d0      	cbnz	r0, 800d118 <_strtod_l+0xa80>
 800d0e2:	4640      	mov	r0, r8
 800d0e4:	4649      	mov	r1, r9
 800d0e6:	4b6c      	ldr	r3, [pc, #432]	; (800d298 <_strtod_l+0xc00>)
 800d0e8:	2200      	movs	r2, #0
 800d0ea:	f7f3 faa5 	bl	8000638 <__aeabi_dmul>
 800d0ee:	4680      	mov	r8, r0
 800d0f0:	4689      	mov	r9, r1
 800d0f2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d0f6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800d0fa:	9315      	str	r3, [sp, #84]	; 0x54
 800d0fc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800d100:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d104:	e79d      	b.n	800d042 <_strtod_l+0x9aa>
 800d106:	f1ba 0f01 	cmp.w	sl, #1
 800d10a:	d102      	bne.n	800d112 <_strtod_l+0xa7a>
 800d10c:	2f00      	cmp	r7, #0
 800d10e:	f43f ad83 	beq.w	800cc18 <_strtod_l+0x580>
 800d112:	4b62      	ldr	r3, [pc, #392]	; (800d29c <_strtod_l+0xc04>)
 800d114:	2200      	movs	r2, #0
 800d116:	e78e      	b.n	800d036 <_strtod_l+0x99e>
 800d118:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800d298 <_strtod_l+0xc00>
 800d11c:	f04f 0800 	mov.w	r8, #0
 800d120:	e7e7      	b.n	800d0f2 <_strtod_l+0xa5a>
 800d122:	4b5d      	ldr	r3, [pc, #372]	; (800d298 <_strtod_l+0xc00>)
 800d124:	4640      	mov	r0, r8
 800d126:	4649      	mov	r1, r9
 800d128:	2200      	movs	r2, #0
 800d12a:	f7f3 fa85 	bl	8000638 <__aeabi_dmul>
 800d12e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d130:	4680      	mov	r8, r0
 800d132:	4689      	mov	r9, r1
 800d134:	b933      	cbnz	r3, 800d144 <_strtod_l+0xaac>
 800d136:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d13a:	900e      	str	r0, [sp, #56]	; 0x38
 800d13c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d13e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d142:	e7dd      	b.n	800d100 <_strtod_l+0xa68>
 800d144:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800d148:	e7f9      	b.n	800d13e <_strtod_l+0xaa6>
 800d14a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800d14e:	9b04      	ldr	r3, [sp, #16]
 800d150:	2b00      	cmp	r3, #0
 800d152:	d1a8      	bne.n	800d0a6 <_strtod_l+0xa0e>
 800d154:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d158:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d15a:	0d1b      	lsrs	r3, r3, #20
 800d15c:	051b      	lsls	r3, r3, #20
 800d15e:	429a      	cmp	r2, r3
 800d160:	d1a1      	bne.n	800d0a6 <_strtod_l+0xa0e>
 800d162:	4640      	mov	r0, r8
 800d164:	4649      	mov	r1, r9
 800d166:	f7f3 fdc7 	bl	8000cf8 <__aeabi_d2lz>
 800d16a:	f7f3 fa37 	bl	80005dc <__aeabi_l2d>
 800d16e:	4602      	mov	r2, r0
 800d170:	460b      	mov	r3, r1
 800d172:	4640      	mov	r0, r8
 800d174:	4649      	mov	r1, r9
 800d176:	f7f3 f8a7 	bl	80002c8 <__aeabi_dsub>
 800d17a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d17c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d180:	ea43 030a 	orr.w	r3, r3, sl
 800d184:	4313      	orrs	r3, r2
 800d186:	4680      	mov	r8, r0
 800d188:	4689      	mov	r9, r1
 800d18a:	d055      	beq.n	800d238 <_strtod_l+0xba0>
 800d18c:	a336      	add	r3, pc, #216	; (adr r3, 800d268 <_strtod_l+0xbd0>)
 800d18e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d192:	f7f3 fcc3 	bl	8000b1c <__aeabi_dcmplt>
 800d196:	2800      	cmp	r0, #0
 800d198:	f47f acd0 	bne.w	800cb3c <_strtod_l+0x4a4>
 800d19c:	a334      	add	r3, pc, #208	; (adr r3, 800d270 <_strtod_l+0xbd8>)
 800d19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1a2:	4640      	mov	r0, r8
 800d1a4:	4649      	mov	r1, r9
 800d1a6:	f7f3 fcd7 	bl	8000b58 <__aeabi_dcmpgt>
 800d1aa:	2800      	cmp	r0, #0
 800d1ac:	f43f af7b 	beq.w	800d0a6 <_strtod_l+0xa0e>
 800d1b0:	e4c4      	b.n	800cb3c <_strtod_l+0x4a4>
 800d1b2:	9b04      	ldr	r3, [sp, #16]
 800d1b4:	b333      	cbz	r3, 800d204 <_strtod_l+0xb6c>
 800d1b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d1b8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d1bc:	d822      	bhi.n	800d204 <_strtod_l+0xb6c>
 800d1be:	a32e      	add	r3, pc, #184	; (adr r3, 800d278 <_strtod_l+0xbe0>)
 800d1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1c4:	4640      	mov	r0, r8
 800d1c6:	4649      	mov	r1, r9
 800d1c8:	f7f3 fcb2 	bl	8000b30 <__aeabi_dcmple>
 800d1cc:	b1a0      	cbz	r0, 800d1f8 <_strtod_l+0xb60>
 800d1ce:	4649      	mov	r1, r9
 800d1d0:	4640      	mov	r0, r8
 800d1d2:	f7f3 fd09 	bl	8000be8 <__aeabi_d2uiz>
 800d1d6:	2801      	cmp	r0, #1
 800d1d8:	bf38      	it	cc
 800d1da:	2001      	movcc	r0, #1
 800d1dc:	f7f3 f9b2 	bl	8000544 <__aeabi_ui2d>
 800d1e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d1e2:	4680      	mov	r8, r0
 800d1e4:	4689      	mov	r9, r1
 800d1e6:	bb23      	cbnz	r3, 800d232 <_strtod_l+0xb9a>
 800d1e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d1ec:	9010      	str	r0, [sp, #64]	; 0x40
 800d1ee:	9311      	str	r3, [sp, #68]	; 0x44
 800d1f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d1f4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d1f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d1fc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d200:	1a9b      	subs	r3, r3, r2
 800d202:	9309      	str	r3, [sp, #36]	; 0x24
 800d204:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d208:	eeb0 0a48 	vmov.f32	s0, s16
 800d20c:	eef0 0a68 	vmov.f32	s1, s17
 800d210:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d214:	f002 f938 	bl	800f488 <__ulp>
 800d218:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d21c:	ec53 2b10 	vmov	r2, r3, d0
 800d220:	f7f3 fa0a 	bl	8000638 <__aeabi_dmul>
 800d224:	ec53 2b18 	vmov	r2, r3, d8
 800d228:	f7f3 f850 	bl	80002cc <__adddf3>
 800d22c:	4682      	mov	sl, r0
 800d22e:	468b      	mov	fp, r1
 800d230:	e78d      	b.n	800d14e <_strtod_l+0xab6>
 800d232:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800d236:	e7db      	b.n	800d1f0 <_strtod_l+0xb58>
 800d238:	a311      	add	r3, pc, #68	; (adr r3, 800d280 <_strtod_l+0xbe8>)
 800d23a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d23e:	f7f3 fc6d 	bl	8000b1c <__aeabi_dcmplt>
 800d242:	e7b2      	b.n	800d1aa <_strtod_l+0xb12>
 800d244:	2300      	movs	r3, #0
 800d246:	930a      	str	r3, [sp, #40]	; 0x28
 800d248:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d24a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d24c:	6013      	str	r3, [r2, #0]
 800d24e:	f7ff ba6b 	b.w	800c728 <_strtod_l+0x90>
 800d252:	2a65      	cmp	r2, #101	; 0x65
 800d254:	f43f ab5f 	beq.w	800c916 <_strtod_l+0x27e>
 800d258:	2a45      	cmp	r2, #69	; 0x45
 800d25a:	f43f ab5c 	beq.w	800c916 <_strtod_l+0x27e>
 800d25e:	2301      	movs	r3, #1
 800d260:	f7ff bb94 	b.w	800c98c <_strtod_l+0x2f4>
 800d264:	f3af 8000 	nop.w
 800d268:	94a03595 	.word	0x94a03595
 800d26c:	3fdfffff 	.word	0x3fdfffff
 800d270:	35afe535 	.word	0x35afe535
 800d274:	3fe00000 	.word	0x3fe00000
 800d278:	ffc00000 	.word	0xffc00000
 800d27c:	41dfffff 	.word	0x41dfffff
 800d280:	94a03595 	.word	0x94a03595
 800d284:	3fcfffff 	.word	0x3fcfffff
 800d288:	3ff00000 	.word	0x3ff00000
 800d28c:	7ff00000 	.word	0x7ff00000
 800d290:	7fe00000 	.word	0x7fe00000
 800d294:	7c9fffff 	.word	0x7c9fffff
 800d298:	3fe00000 	.word	0x3fe00000
 800d29c:	bff00000 	.word	0xbff00000
 800d2a0:	7fefffff 	.word	0x7fefffff

0800d2a4 <strtod>:
 800d2a4:	460a      	mov	r2, r1
 800d2a6:	4601      	mov	r1, r0
 800d2a8:	4802      	ldr	r0, [pc, #8]	; (800d2b4 <strtod+0x10>)
 800d2aa:	4b03      	ldr	r3, [pc, #12]	; (800d2b8 <strtod+0x14>)
 800d2ac:	6800      	ldr	r0, [r0, #0]
 800d2ae:	f7ff b9f3 	b.w	800c698 <_strtod_l>
 800d2b2:	bf00      	nop
 800d2b4:	2000004c 	.word	0x2000004c
 800d2b8:	200000b4 	.word	0x200000b4

0800d2bc <_strtol_l.constprop.0>:
 800d2bc:	2b01      	cmp	r3, #1
 800d2be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2c2:	d001      	beq.n	800d2c8 <_strtol_l.constprop.0+0xc>
 800d2c4:	2b24      	cmp	r3, #36	; 0x24
 800d2c6:	d906      	bls.n	800d2d6 <_strtol_l.constprop.0+0x1a>
 800d2c8:	f7fe fc90 	bl	800bbec <__errno>
 800d2cc:	2316      	movs	r3, #22
 800d2ce:	6003      	str	r3, [r0, #0]
 800d2d0:	2000      	movs	r0, #0
 800d2d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2d6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800d3bc <_strtol_l.constprop.0+0x100>
 800d2da:	460d      	mov	r5, r1
 800d2dc:	462e      	mov	r6, r5
 800d2de:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d2e2:	f814 700c 	ldrb.w	r7, [r4, ip]
 800d2e6:	f017 0708 	ands.w	r7, r7, #8
 800d2ea:	d1f7      	bne.n	800d2dc <_strtol_l.constprop.0+0x20>
 800d2ec:	2c2d      	cmp	r4, #45	; 0x2d
 800d2ee:	d132      	bne.n	800d356 <_strtol_l.constprop.0+0x9a>
 800d2f0:	782c      	ldrb	r4, [r5, #0]
 800d2f2:	2701      	movs	r7, #1
 800d2f4:	1cb5      	adds	r5, r6, #2
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d05b      	beq.n	800d3b2 <_strtol_l.constprop.0+0xf6>
 800d2fa:	2b10      	cmp	r3, #16
 800d2fc:	d109      	bne.n	800d312 <_strtol_l.constprop.0+0x56>
 800d2fe:	2c30      	cmp	r4, #48	; 0x30
 800d300:	d107      	bne.n	800d312 <_strtol_l.constprop.0+0x56>
 800d302:	782c      	ldrb	r4, [r5, #0]
 800d304:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d308:	2c58      	cmp	r4, #88	; 0x58
 800d30a:	d14d      	bne.n	800d3a8 <_strtol_l.constprop.0+0xec>
 800d30c:	786c      	ldrb	r4, [r5, #1]
 800d30e:	2310      	movs	r3, #16
 800d310:	3502      	adds	r5, #2
 800d312:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800d316:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800d31a:	f04f 0c00 	mov.w	ip, #0
 800d31e:	fbb8 f9f3 	udiv	r9, r8, r3
 800d322:	4666      	mov	r6, ip
 800d324:	fb03 8a19 	mls	sl, r3, r9, r8
 800d328:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d32c:	f1be 0f09 	cmp.w	lr, #9
 800d330:	d816      	bhi.n	800d360 <_strtol_l.constprop.0+0xa4>
 800d332:	4674      	mov	r4, lr
 800d334:	42a3      	cmp	r3, r4
 800d336:	dd24      	ble.n	800d382 <_strtol_l.constprop.0+0xc6>
 800d338:	f1bc 0f00 	cmp.w	ip, #0
 800d33c:	db1e      	blt.n	800d37c <_strtol_l.constprop.0+0xc0>
 800d33e:	45b1      	cmp	r9, r6
 800d340:	d31c      	bcc.n	800d37c <_strtol_l.constprop.0+0xc0>
 800d342:	d101      	bne.n	800d348 <_strtol_l.constprop.0+0x8c>
 800d344:	45a2      	cmp	sl, r4
 800d346:	db19      	blt.n	800d37c <_strtol_l.constprop.0+0xc0>
 800d348:	fb06 4603 	mla	r6, r6, r3, r4
 800d34c:	f04f 0c01 	mov.w	ip, #1
 800d350:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d354:	e7e8      	b.n	800d328 <_strtol_l.constprop.0+0x6c>
 800d356:	2c2b      	cmp	r4, #43	; 0x2b
 800d358:	bf04      	itt	eq
 800d35a:	782c      	ldrbeq	r4, [r5, #0]
 800d35c:	1cb5      	addeq	r5, r6, #2
 800d35e:	e7ca      	b.n	800d2f6 <_strtol_l.constprop.0+0x3a>
 800d360:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800d364:	f1be 0f19 	cmp.w	lr, #25
 800d368:	d801      	bhi.n	800d36e <_strtol_l.constprop.0+0xb2>
 800d36a:	3c37      	subs	r4, #55	; 0x37
 800d36c:	e7e2      	b.n	800d334 <_strtol_l.constprop.0+0x78>
 800d36e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800d372:	f1be 0f19 	cmp.w	lr, #25
 800d376:	d804      	bhi.n	800d382 <_strtol_l.constprop.0+0xc6>
 800d378:	3c57      	subs	r4, #87	; 0x57
 800d37a:	e7db      	b.n	800d334 <_strtol_l.constprop.0+0x78>
 800d37c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800d380:	e7e6      	b.n	800d350 <_strtol_l.constprop.0+0x94>
 800d382:	f1bc 0f00 	cmp.w	ip, #0
 800d386:	da05      	bge.n	800d394 <_strtol_l.constprop.0+0xd8>
 800d388:	2322      	movs	r3, #34	; 0x22
 800d38a:	6003      	str	r3, [r0, #0]
 800d38c:	4646      	mov	r6, r8
 800d38e:	b942      	cbnz	r2, 800d3a2 <_strtol_l.constprop.0+0xe6>
 800d390:	4630      	mov	r0, r6
 800d392:	e79e      	b.n	800d2d2 <_strtol_l.constprop.0+0x16>
 800d394:	b107      	cbz	r7, 800d398 <_strtol_l.constprop.0+0xdc>
 800d396:	4276      	negs	r6, r6
 800d398:	2a00      	cmp	r2, #0
 800d39a:	d0f9      	beq.n	800d390 <_strtol_l.constprop.0+0xd4>
 800d39c:	f1bc 0f00 	cmp.w	ip, #0
 800d3a0:	d000      	beq.n	800d3a4 <_strtol_l.constprop.0+0xe8>
 800d3a2:	1e69      	subs	r1, r5, #1
 800d3a4:	6011      	str	r1, [r2, #0]
 800d3a6:	e7f3      	b.n	800d390 <_strtol_l.constprop.0+0xd4>
 800d3a8:	2430      	movs	r4, #48	; 0x30
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d1b1      	bne.n	800d312 <_strtol_l.constprop.0+0x56>
 800d3ae:	2308      	movs	r3, #8
 800d3b0:	e7af      	b.n	800d312 <_strtol_l.constprop.0+0x56>
 800d3b2:	2c30      	cmp	r4, #48	; 0x30
 800d3b4:	d0a5      	beq.n	800d302 <_strtol_l.constprop.0+0x46>
 800d3b6:	230a      	movs	r3, #10
 800d3b8:	e7ab      	b.n	800d312 <_strtol_l.constprop.0+0x56>
 800d3ba:	bf00      	nop
 800d3bc:	08011b19 	.word	0x08011b19

0800d3c0 <strtol>:
 800d3c0:	4613      	mov	r3, r2
 800d3c2:	460a      	mov	r2, r1
 800d3c4:	4601      	mov	r1, r0
 800d3c6:	4802      	ldr	r0, [pc, #8]	; (800d3d0 <strtol+0x10>)
 800d3c8:	6800      	ldr	r0, [r0, #0]
 800d3ca:	f7ff bf77 	b.w	800d2bc <_strtol_l.constprop.0>
 800d3ce:	bf00      	nop
 800d3d0:	2000004c 	.word	0x2000004c

0800d3d4 <__swbuf_r>:
 800d3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3d6:	460e      	mov	r6, r1
 800d3d8:	4614      	mov	r4, r2
 800d3da:	4605      	mov	r5, r0
 800d3dc:	b118      	cbz	r0, 800d3e6 <__swbuf_r+0x12>
 800d3de:	6983      	ldr	r3, [r0, #24]
 800d3e0:	b90b      	cbnz	r3, 800d3e6 <__swbuf_r+0x12>
 800d3e2:	f001 f84d 	bl	800e480 <__sinit>
 800d3e6:	4b21      	ldr	r3, [pc, #132]	; (800d46c <__swbuf_r+0x98>)
 800d3e8:	429c      	cmp	r4, r3
 800d3ea:	d12b      	bne.n	800d444 <__swbuf_r+0x70>
 800d3ec:	686c      	ldr	r4, [r5, #4]
 800d3ee:	69a3      	ldr	r3, [r4, #24]
 800d3f0:	60a3      	str	r3, [r4, #8]
 800d3f2:	89a3      	ldrh	r3, [r4, #12]
 800d3f4:	071a      	lsls	r2, r3, #28
 800d3f6:	d52f      	bpl.n	800d458 <__swbuf_r+0x84>
 800d3f8:	6923      	ldr	r3, [r4, #16]
 800d3fa:	b36b      	cbz	r3, 800d458 <__swbuf_r+0x84>
 800d3fc:	6923      	ldr	r3, [r4, #16]
 800d3fe:	6820      	ldr	r0, [r4, #0]
 800d400:	1ac0      	subs	r0, r0, r3
 800d402:	6963      	ldr	r3, [r4, #20]
 800d404:	b2f6      	uxtb	r6, r6
 800d406:	4283      	cmp	r3, r0
 800d408:	4637      	mov	r7, r6
 800d40a:	dc04      	bgt.n	800d416 <__swbuf_r+0x42>
 800d40c:	4621      	mov	r1, r4
 800d40e:	4628      	mov	r0, r5
 800d410:	f000 ffa2 	bl	800e358 <_fflush_r>
 800d414:	bb30      	cbnz	r0, 800d464 <__swbuf_r+0x90>
 800d416:	68a3      	ldr	r3, [r4, #8]
 800d418:	3b01      	subs	r3, #1
 800d41a:	60a3      	str	r3, [r4, #8]
 800d41c:	6823      	ldr	r3, [r4, #0]
 800d41e:	1c5a      	adds	r2, r3, #1
 800d420:	6022      	str	r2, [r4, #0]
 800d422:	701e      	strb	r6, [r3, #0]
 800d424:	6963      	ldr	r3, [r4, #20]
 800d426:	3001      	adds	r0, #1
 800d428:	4283      	cmp	r3, r0
 800d42a:	d004      	beq.n	800d436 <__swbuf_r+0x62>
 800d42c:	89a3      	ldrh	r3, [r4, #12]
 800d42e:	07db      	lsls	r3, r3, #31
 800d430:	d506      	bpl.n	800d440 <__swbuf_r+0x6c>
 800d432:	2e0a      	cmp	r6, #10
 800d434:	d104      	bne.n	800d440 <__swbuf_r+0x6c>
 800d436:	4621      	mov	r1, r4
 800d438:	4628      	mov	r0, r5
 800d43a:	f000 ff8d 	bl	800e358 <_fflush_r>
 800d43e:	b988      	cbnz	r0, 800d464 <__swbuf_r+0x90>
 800d440:	4638      	mov	r0, r7
 800d442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d444:	4b0a      	ldr	r3, [pc, #40]	; (800d470 <__swbuf_r+0x9c>)
 800d446:	429c      	cmp	r4, r3
 800d448:	d101      	bne.n	800d44e <__swbuf_r+0x7a>
 800d44a:	68ac      	ldr	r4, [r5, #8]
 800d44c:	e7cf      	b.n	800d3ee <__swbuf_r+0x1a>
 800d44e:	4b09      	ldr	r3, [pc, #36]	; (800d474 <__swbuf_r+0xa0>)
 800d450:	429c      	cmp	r4, r3
 800d452:	bf08      	it	eq
 800d454:	68ec      	ldreq	r4, [r5, #12]
 800d456:	e7ca      	b.n	800d3ee <__swbuf_r+0x1a>
 800d458:	4621      	mov	r1, r4
 800d45a:	4628      	mov	r0, r5
 800d45c:	f000 f80c 	bl	800d478 <__swsetup_r>
 800d460:	2800      	cmp	r0, #0
 800d462:	d0cb      	beq.n	800d3fc <__swbuf_r+0x28>
 800d464:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800d468:	e7ea      	b.n	800d440 <__swbuf_r+0x6c>
 800d46a:	bf00      	nop
 800d46c:	08011ccc 	.word	0x08011ccc
 800d470:	08011cec 	.word	0x08011cec
 800d474:	08011cac 	.word	0x08011cac

0800d478 <__swsetup_r>:
 800d478:	4b32      	ldr	r3, [pc, #200]	; (800d544 <__swsetup_r+0xcc>)
 800d47a:	b570      	push	{r4, r5, r6, lr}
 800d47c:	681d      	ldr	r5, [r3, #0]
 800d47e:	4606      	mov	r6, r0
 800d480:	460c      	mov	r4, r1
 800d482:	b125      	cbz	r5, 800d48e <__swsetup_r+0x16>
 800d484:	69ab      	ldr	r3, [r5, #24]
 800d486:	b913      	cbnz	r3, 800d48e <__swsetup_r+0x16>
 800d488:	4628      	mov	r0, r5
 800d48a:	f000 fff9 	bl	800e480 <__sinit>
 800d48e:	4b2e      	ldr	r3, [pc, #184]	; (800d548 <__swsetup_r+0xd0>)
 800d490:	429c      	cmp	r4, r3
 800d492:	d10f      	bne.n	800d4b4 <__swsetup_r+0x3c>
 800d494:	686c      	ldr	r4, [r5, #4]
 800d496:	89a3      	ldrh	r3, [r4, #12]
 800d498:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d49c:	0719      	lsls	r1, r3, #28
 800d49e:	d42c      	bmi.n	800d4fa <__swsetup_r+0x82>
 800d4a0:	06dd      	lsls	r5, r3, #27
 800d4a2:	d411      	bmi.n	800d4c8 <__swsetup_r+0x50>
 800d4a4:	2309      	movs	r3, #9
 800d4a6:	6033      	str	r3, [r6, #0]
 800d4a8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d4ac:	81a3      	strh	r3, [r4, #12]
 800d4ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d4b2:	e03e      	b.n	800d532 <__swsetup_r+0xba>
 800d4b4:	4b25      	ldr	r3, [pc, #148]	; (800d54c <__swsetup_r+0xd4>)
 800d4b6:	429c      	cmp	r4, r3
 800d4b8:	d101      	bne.n	800d4be <__swsetup_r+0x46>
 800d4ba:	68ac      	ldr	r4, [r5, #8]
 800d4bc:	e7eb      	b.n	800d496 <__swsetup_r+0x1e>
 800d4be:	4b24      	ldr	r3, [pc, #144]	; (800d550 <__swsetup_r+0xd8>)
 800d4c0:	429c      	cmp	r4, r3
 800d4c2:	bf08      	it	eq
 800d4c4:	68ec      	ldreq	r4, [r5, #12]
 800d4c6:	e7e6      	b.n	800d496 <__swsetup_r+0x1e>
 800d4c8:	0758      	lsls	r0, r3, #29
 800d4ca:	d512      	bpl.n	800d4f2 <__swsetup_r+0x7a>
 800d4cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d4ce:	b141      	cbz	r1, 800d4e2 <__swsetup_r+0x6a>
 800d4d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d4d4:	4299      	cmp	r1, r3
 800d4d6:	d002      	beq.n	800d4de <__swsetup_r+0x66>
 800d4d8:	4630      	mov	r0, r6
 800d4da:	f002 f93b 	bl	800f754 <_free_r>
 800d4de:	2300      	movs	r3, #0
 800d4e0:	6363      	str	r3, [r4, #52]	; 0x34
 800d4e2:	89a3      	ldrh	r3, [r4, #12]
 800d4e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d4e8:	81a3      	strh	r3, [r4, #12]
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	6063      	str	r3, [r4, #4]
 800d4ee:	6923      	ldr	r3, [r4, #16]
 800d4f0:	6023      	str	r3, [r4, #0]
 800d4f2:	89a3      	ldrh	r3, [r4, #12]
 800d4f4:	f043 0308 	orr.w	r3, r3, #8
 800d4f8:	81a3      	strh	r3, [r4, #12]
 800d4fa:	6923      	ldr	r3, [r4, #16]
 800d4fc:	b94b      	cbnz	r3, 800d512 <__swsetup_r+0x9a>
 800d4fe:	89a3      	ldrh	r3, [r4, #12]
 800d500:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d504:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d508:	d003      	beq.n	800d512 <__swsetup_r+0x9a>
 800d50a:	4621      	mov	r1, r4
 800d50c:	4630      	mov	r0, r6
 800d50e:	f001 fbef 	bl	800ecf0 <__smakebuf_r>
 800d512:	89a0      	ldrh	r0, [r4, #12]
 800d514:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d518:	f010 0301 	ands.w	r3, r0, #1
 800d51c:	d00a      	beq.n	800d534 <__swsetup_r+0xbc>
 800d51e:	2300      	movs	r3, #0
 800d520:	60a3      	str	r3, [r4, #8]
 800d522:	6963      	ldr	r3, [r4, #20]
 800d524:	425b      	negs	r3, r3
 800d526:	61a3      	str	r3, [r4, #24]
 800d528:	6923      	ldr	r3, [r4, #16]
 800d52a:	b943      	cbnz	r3, 800d53e <__swsetup_r+0xc6>
 800d52c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d530:	d1ba      	bne.n	800d4a8 <__swsetup_r+0x30>
 800d532:	bd70      	pop	{r4, r5, r6, pc}
 800d534:	0781      	lsls	r1, r0, #30
 800d536:	bf58      	it	pl
 800d538:	6963      	ldrpl	r3, [r4, #20]
 800d53a:	60a3      	str	r3, [r4, #8]
 800d53c:	e7f4      	b.n	800d528 <__swsetup_r+0xb0>
 800d53e:	2000      	movs	r0, #0
 800d540:	e7f7      	b.n	800d532 <__swsetup_r+0xba>
 800d542:	bf00      	nop
 800d544:	2000004c 	.word	0x2000004c
 800d548:	08011ccc 	.word	0x08011ccc
 800d54c:	08011cec 	.word	0x08011cec
 800d550:	08011cac 	.word	0x08011cac

0800d554 <quorem>:
 800d554:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d558:	6903      	ldr	r3, [r0, #16]
 800d55a:	690c      	ldr	r4, [r1, #16]
 800d55c:	42a3      	cmp	r3, r4
 800d55e:	4607      	mov	r7, r0
 800d560:	f2c0 8081 	blt.w	800d666 <quorem+0x112>
 800d564:	3c01      	subs	r4, #1
 800d566:	f101 0814 	add.w	r8, r1, #20
 800d56a:	f100 0514 	add.w	r5, r0, #20
 800d56e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d572:	9301      	str	r3, [sp, #4]
 800d574:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d578:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d57c:	3301      	adds	r3, #1
 800d57e:	429a      	cmp	r2, r3
 800d580:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d584:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d588:	fbb2 f6f3 	udiv	r6, r2, r3
 800d58c:	d331      	bcc.n	800d5f2 <quorem+0x9e>
 800d58e:	f04f 0e00 	mov.w	lr, #0
 800d592:	4640      	mov	r0, r8
 800d594:	46ac      	mov	ip, r5
 800d596:	46f2      	mov	sl, lr
 800d598:	f850 2b04 	ldr.w	r2, [r0], #4
 800d59c:	b293      	uxth	r3, r2
 800d59e:	fb06 e303 	mla	r3, r6, r3, lr
 800d5a2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d5a6:	b29b      	uxth	r3, r3
 800d5a8:	ebaa 0303 	sub.w	r3, sl, r3
 800d5ac:	f8dc a000 	ldr.w	sl, [ip]
 800d5b0:	0c12      	lsrs	r2, r2, #16
 800d5b2:	fa13 f38a 	uxtah	r3, r3, sl
 800d5b6:	fb06 e202 	mla	r2, r6, r2, lr
 800d5ba:	9300      	str	r3, [sp, #0]
 800d5bc:	9b00      	ldr	r3, [sp, #0]
 800d5be:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d5c2:	b292      	uxth	r2, r2
 800d5c4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d5c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d5cc:	f8bd 3000 	ldrh.w	r3, [sp]
 800d5d0:	4581      	cmp	r9, r0
 800d5d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5d6:	f84c 3b04 	str.w	r3, [ip], #4
 800d5da:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d5de:	d2db      	bcs.n	800d598 <quorem+0x44>
 800d5e0:	f855 300b 	ldr.w	r3, [r5, fp]
 800d5e4:	b92b      	cbnz	r3, 800d5f2 <quorem+0x9e>
 800d5e6:	9b01      	ldr	r3, [sp, #4]
 800d5e8:	3b04      	subs	r3, #4
 800d5ea:	429d      	cmp	r5, r3
 800d5ec:	461a      	mov	r2, r3
 800d5ee:	d32e      	bcc.n	800d64e <quorem+0xfa>
 800d5f0:	613c      	str	r4, [r7, #16]
 800d5f2:	4638      	mov	r0, r7
 800d5f4:	f001 fea2 	bl	800f33c <__mcmp>
 800d5f8:	2800      	cmp	r0, #0
 800d5fa:	db24      	blt.n	800d646 <quorem+0xf2>
 800d5fc:	3601      	adds	r6, #1
 800d5fe:	4628      	mov	r0, r5
 800d600:	f04f 0c00 	mov.w	ip, #0
 800d604:	f858 2b04 	ldr.w	r2, [r8], #4
 800d608:	f8d0 e000 	ldr.w	lr, [r0]
 800d60c:	b293      	uxth	r3, r2
 800d60e:	ebac 0303 	sub.w	r3, ip, r3
 800d612:	0c12      	lsrs	r2, r2, #16
 800d614:	fa13 f38e 	uxtah	r3, r3, lr
 800d618:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d61c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d620:	b29b      	uxth	r3, r3
 800d622:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d626:	45c1      	cmp	r9, r8
 800d628:	f840 3b04 	str.w	r3, [r0], #4
 800d62c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d630:	d2e8      	bcs.n	800d604 <quorem+0xb0>
 800d632:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d636:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d63a:	b922      	cbnz	r2, 800d646 <quorem+0xf2>
 800d63c:	3b04      	subs	r3, #4
 800d63e:	429d      	cmp	r5, r3
 800d640:	461a      	mov	r2, r3
 800d642:	d30a      	bcc.n	800d65a <quorem+0x106>
 800d644:	613c      	str	r4, [r7, #16]
 800d646:	4630      	mov	r0, r6
 800d648:	b003      	add	sp, #12
 800d64a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d64e:	6812      	ldr	r2, [r2, #0]
 800d650:	3b04      	subs	r3, #4
 800d652:	2a00      	cmp	r2, #0
 800d654:	d1cc      	bne.n	800d5f0 <quorem+0x9c>
 800d656:	3c01      	subs	r4, #1
 800d658:	e7c7      	b.n	800d5ea <quorem+0x96>
 800d65a:	6812      	ldr	r2, [r2, #0]
 800d65c:	3b04      	subs	r3, #4
 800d65e:	2a00      	cmp	r2, #0
 800d660:	d1f0      	bne.n	800d644 <quorem+0xf0>
 800d662:	3c01      	subs	r4, #1
 800d664:	e7eb      	b.n	800d63e <quorem+0xea>
 800d666:	2000      	movs	r0, #0
 800d668:	e7ee      	b.n	800d648 <quorem+0xf4>
 800d66a:	0000      	movs	r0, r0
 800d66c:	0000      	movs	r0, r0
	...

0800d670 <_dtoa_r>:
 800d670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d674:	ed2d 8b04 	vpush	{d8-d9}
 800d678:	ec57 6b10 	vmov	r6, r7, d0
 800d67c:	b093      	sub	sp, #76	; 0x4c
 800d67e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d680:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d684:	9106      	str	r1, [sp, #24]
 800d686:	ee10 aa10 	vmov	sl, s0
 800d68a:	4604      	mov	r4, r0
 800d68c:	9209      	str	r2, [sp, #36]	; 0x24
 800d68e:	930c      	str	r3, [sp, #48]	; 0x30
 800d690:	46bb      	mov	fp, r7
 800d692:	b975      	cbnz	r5, 800d6b2 <_dtoa_r+0x42>
 800d694:	2010      	movs	r0, #16
 800d696:	f001 fb6b 	bl	800ed70 <malloc>
 800d69a:	4602      	mov	r2, r0
 800d69c:	6260      	str	r0, [r4, #36]	; 0x24
 800d69e:	b920      	cbnz	r0, 800d6aa <_dtoa_r+0x3a>
 800d6a0:	4ba7      	ldr	r3, [pc, #668]	; (800d940 <_dtoa_r+0x2d0>)
 800d6a2:	21ea      	movs	r1, #234	; 0xea
 800d6a4:	48a7      	ldr	r0, [pc, #668]	; (800d944 <_dtoa_r+0x2d4>)
 800d6a6:	f002 fb1d 	bl	800fce4 <__assert_func>
 800d6aa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d6ae:	6005      	str	r5, [r0, #0]
 800d6b0:	60c5      	str	r5, [r0, #12]
 800d6b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d6b4:	6819      	ldr	r1, [r3, #0]
 800d6b6:	b151      	cbz	r1, 800d6ce <_dtoa_r+0x5e>
 800d6b8:	685a      	ldr	r2, [r3, #4]
 800d6ba:	604a      	str	r2, [r1, #4]
 800d6bc:	2301      	movs	r3, #1
 800d6be:	4093      	lsls	r3, r2
 800d6c0:	608b      	str	r3, [r1, #8]
 800d6c2:	4620      	mov	r0, r4
 800d6c4:	f001 fbae 	bl	800ee24 <_Bfree>
 800d6c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	601a      	str	r2, [r3, #0]
 800d6ce:	1e3b      	subs	r3, r7, #0
 800d6d0:	bfaa      	itet	ge
 800d6d2:	2300      	movge	r3, #0
 800d6d4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d6d8:	f8c8 3000 	strge.w	r3, [r8]
 800d6dc:	4b9a      	ldr	r3, [pc, #616]	; (800d948 <_dtoa_r+0x2d8>)
 800d6de:	bfbc      	itt	lt
 800d6e0:	2201      	movlt	r2, #1
 800d6e2:	f8c8 2000 	strlt.w	r2, [r8]
 800d6e6:	ea33 030b 	bics.w	r3, r3, fp
 800d6ea:	d11b      	bne.n	800d724 <_dtoa_r+0xb4>
 800d6ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d6ee:	f242 730f 	movw	r3, #9999	; 0x270f
 800d6f2:	6013      	str	r3, [r2, #0]
 800d6f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d6f8:	4333      	orrs	r3, r6
 800d6fa:	f000 8592 	beq.w	800e222 <_dtoa_r+0xbb2>
 800d6fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d700:	b963      	cbnz	r3, 800d71c <_dtoa_r+0xac>
 800d702:	4b92      	ldr	r3, [pc, #584]	; (800d94c <_dtoa_r+0x2dc>)
 800d704:	e022      	b.n	800d74c <_dtoa_r+0xdc>
 800d706:	4b92      	ldr	r3, [pc, #584]	; (800d950 <_dtoa_r+0x2e0>)
 800d708:	9301      	str	r3, [sp, #4]
 800d70a:	3308      	adds	r3, #8
 800d70c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d70e:	6013      	str	r3, [r2, #0]
 800d710:	9801      	ldr	r0, [sp, #4]
 800d712:	b013      	add	sp, #76	; 0x4c
 800d714:	ecbd 8b04 	vpop	{d8-d9}
 800d718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d71c:	4b8b      	ldr	r3, [pc, #556]	; (800d94c <_dtoa_r+0x2dc>)
 800d71e:	9301      	str	r3, [sp, #4]
 800d720:	3303      	adds	r3, #3
 800d722:	e7f3      	b.n	800d70c <_dtoa_r+0x9c>
 800d724:	2200      	movs	r2, #0
 800d726:	2300      	movs	r3, #0
 800d728:	4650      	mov	r0, sl
 800d72a:	4659      	mov	r1, fp
 800d72c:	f7f3 f9ec 	bl	8000b08 <__aeabi_dcmpeq>
 800d730:	ec4b ab19 	vmov	d9, sl, fp
 800d734:	4680      	mov	r8, r0
 800d736:	b158      	cbz	r0, 800d750 <_dtoa_r+0xe0>
 800d738:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d73a:	2301      	movs	r3, #1
 800d73c:	6013      	str	r3, [r2, #0]
 800d73e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d740:	2b00      	cmp	r3, #0
 800d742:	f000 856b 	beq.w	800e21c <_dtoa_r+0xbac>
 800d746:	4883      	ldr	r0, [pc, #524]	; (800d954 <_dtoa_r+0x2e4>)
 800d748:	6018      	str	r0, [r3, #0]
 800d74a:	1e43      	subs	r3, r0, #1
 800d74c:	9301      	str	r3, [sp, #4]
 800d74e:	e7df      	b.n	800d710 <_dtoa_r+0xa0>
 800d750:	ec4b ab10 	vmov	d0, sl, fp
 800d754:	aa10      	add	r2, sp, #64	; 0x40
 800d756:	a911      	add	r1, sp, #68	; 0x44
 800d758:	4620      	mov	r0, r4
 800d75a:	f001 ff11 	bl	800f580 <__d2b>
 800d75e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d762:	ee08 0a10 	vmov	s16, r0
 800d766:	2d00      	cmp	r5, #0
 800d768:	f000 8084 	beq.w	800d874 <_dtoa_r+0x204>
 800d76c:	ee19 3a90 	vmov	r3, s19
 800d770:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d774:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d778:	4656      	mov	r6, sl
 800d77a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d77e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d782:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d786:	4b74      	ldr	r3, [pc, #464]	; (800d958 <_dtoa_r+0x2e8>)
 800d788:	2200      	movs	r2, #0
 800d78a:	4630      	mov	r0, r6
 800d78c:	4639      	mov	r1, r7
 800d78e:	f7f2 fd9b 	bl	80002c8 <__aeabi_dsub>
 800d792:	a365      	add	r3, pc, #404	; (adr r3, 800d928 <_dtoa_r+0x2b8>)
 800d794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d798:	f7f2 ff4e 	bl	8000638 <__aeabi_dmul>
 800d79c:	a364      	add	r3, pc, #400	; (adr r3, 800d930 <_dtoa_r+0x2c0>)
 800d79e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7a2:	f7f2 fd93 	bl	80002cc <__adddf3>
 800d7a6:	4606      	mov	r6, r0
 800d7a8:	4628      	mov	r0, r5
 800d7aa:	460f      	mov	r7, r1
 800d7ac:	f7f2 feda 	bl	8000564 <__aeabi_i2d>
 800d7b0:	a361      	add	r3, pc, #388	; (adr r3, 800d938 <_dtoa_r+0x2c8>)
 800d7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7b6:	f7f2 ff3f 	bl	8000638 <__aeabi_dmul>
 800d7ba:	4602      	mov	r2, r0
 800d7bc:	460b      	mov	r3, r1
 800d7be:	4630      	mov	r0, r6
 800d7c0:	4639      	mov	r1, r7
 800d7c2:	f7f2 fd83 	bl	80002cc <__adddf3>
 800d7c6:	4606      	mov	r6, r0
 800d7c8:	460f      	mov	r7, r1
 800d7ca:	f7f3 f9e5 	bl	8000b98 <__aeabi_d2iz>
 800d7ce:	2200      	movs	r2, #0
 800d7d0:	9000      	str	r0, [sp, #0]
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	4630      	mov	r0, r6
 800d7d6:	4639      	mov	r1, r7
 800d7d8:	f7f3 f9a0 	bl	8000b1c <__aeabi_dcmplt>
 800d7dc:	b150      	cbz	r0, 800d7f4 <_dtoa_r+0x184>
 800d7de:	9800      	ldr	r0, [sp, #0]
 800d7e0:	f7f2 fec0 	bl	8000564 <__aeabi_i2d>
 800d7e4:	4632      	mov	r2, r6
 800d7e6:	463b      	mov	r3, r7
 800d7e8:	f7f3 f98e 	bl	8000b08 <__aeabi_dcmpeq>
 800d7ec:	b910      	cbnz	r0, 800d7f4 <_dtoa_r+0x184>
 800d7ee:	9b00      	ldr	r3, [sp, #0]
 800d7f0:	3b01      	subs	r3, #1
 800d7f2:	9300      	str	r3, [sp, #0]
 800d7f4:	9b00      	ldr	r3, [sp, #0]
 800d7f6:	2b16      	cmp	r3, #22
 800d7f8:	d85a      	bhi.n	800d8b0 <_dtoa_r+0x240>
 800d7fa:	9a00      	ldr	r2, [sp, #0]
 800d7fc:	4b57      	ldr	r3, [pc, #348]	; (800d95c <_dtoa_r+0x2ec>)
 800d7fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d806:	ec51 0b19 	vmov	r0, r1, d9
 800d80a:	f7f3 f987 	bl	8000b1c <__aeabi_dcmplt>
 800d80e:	2800      	cmp	r0, #0
 800d810:	d050      	beq.n	800d8b4 <_dtoa_r+0x244>
 800d812:	9b00      	ldr	r3, [sp, #0]
 800d814:	3b01      	subs	r3, #1
 800d816:	9300      	str	r3, [sp, #0]
 800d818:	2300      	movs	r3, #0
 800d81a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d81c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d81e:	1b5d      	subs	r5, r3, r5
 800d820:	1e6b      	subs	r3, r5, #1
 800d822:	9305      	str	r3, [sp, #20]
 800d824:	bf45      	ittet	mi
 800d826:	f1c5 0301 	rsbmi	r3, r5, #1
 800d82a:	9304      	strmi	r3, [sp, #16]
 800d82c:	2300      	movpl	r3, #0
 800d82e:	2300      	movmi	r3, #0
 800d830:	bf4c      	ite	mi
 800d832:	9305      	strmi	r3, [sp, #20]
 800d834:	9304      	strpl	r3, [sp, #16]
 800d836:	9b00      	ldr	r3, [sp, #0]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	db3d      	blt.n	800d8b8 <_dtoa_r+0x248>
 800d83c:	9b05      	ldr	r3, [sp, #20]
 800d83e:	9a00      	ldr	r2, [sp, #0]
 800d840:	920a      	str	r2, [sp, #40]	; 0x28
 800d842:	4413      	add	r3, r2
 800d844:	9305      	str	r3, [sp, #20]
 800d846:	2300      	movs	r3, #0
 800d848:	9307      	str	r3, [sp, #28]
 800d84a:	9b06      	ldr	r3, [sp, #24]
 800d84c:	2b09      	cmp	r3, #9
 800d84e:	f200 8089 	bhi.w	800d964 <_dtoa_r+0x2f4>
 800d852:	2b05      	cmp	r3, #5
 800d854:	bfc4      	itt	gt
 800d856:	3b04      	subgt	r3, #4
 800d858:	9306      	strgt	r3, [sp, #24]
 800d85a:	9b06      	ldr	r3, [sp, #24]
 800d85c:	f1a3 0302 	sub.w	r3, r3, #2
 800d860:	bfcc      	ite	gt
 800d862:	2500      	movgt	r5, #0
 800d864:	2501      	movle	r5, #1
 800d866:	2b03      	cmp	r3, #3
 800d868:	f200 8087 	bhi.w	800d97a <_dtoa_r+0x30a>
 800d86c:	e8df f003 	tbb	[pc, r3]
 800d870:	59383a2d 	.word	0x59383a2d
 800d874:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d878:	441d      	add	r5, r3
 800d87a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d87e:	2b20      	cmp	r3, #32
 800d880:	bfc1      	itttt	gt
 800d882:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d886:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d88a:	fa0b f303 	lslgt.w	r3, fp, r3
 800d88e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d892:	bfda      	itte	le
 800d894:	f1c3 0320 	rsble	r3, r3, #32
 800d898:	fa06 f003 	lslle.w	r0, r6, r3
 800d89c:	4318      	orrgt	r0, r3
 800d89e:	f7f2 fe51 	bl	8000544 <__aeabi_ui2d>
 800d8a2:	2301      	movs	r3, #1
 800d8a4:	4606      	mov	r6, r0
 800d8a6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d8aa:	3d01      	subs	r5, #1
 800d8ac:	930e      	str	r3, [sp, #56]	; 0x38
 800d8ae:	e76a      	b.n	800d786 <_dtoa_r+0x116>
 800d8b0:	2301      	movs	r3, #1
 800d8b2:	e7b2      	b.n	800d81a <_dtoa_r+0x1aa>
 800d8b4:	900b      	str	r0, [sp, #44]	; 0x2c
 800d8b6:	e7b1      	b.n	800d81c <_dtoa_r+0x1ac>
 800d8b8:	9b04      	ldr	r3, [sp, #16]
 800d8ba:	9a00      	ldr	r2, [sp, #0]
 800d8bc:	1a9b      	subs	r3, r3, r2
 800d8be:	9304      	str	r3, [sp, #16]
 800d8c0:	4253      	negs	r3, r2
 800d8c2:	9307      	str	r3, [sp, #28]
 800d8c4:	2300      	movs	r3, #0
 800d8c6:	930a      	str	r3, [sp, #40]	; 0x28
 800d8c8:	e7bf      	b.n	800d84a <_dtoa_r+0x1da>
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	9308      	str	r3, [sp, #32]
 800d8ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	dc55      	bgt.n	800d980 <_dtoa_r+0x310>
 800d8d4:	2301      	movs	r3, #1
 800d8d6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d8da:	461a      	mov	r2, r3
 800d8dc:	9209      	str	r2, [sp, #36]	; 0x24
 800d8de:	e00c      	b.n	800d8fa <_dtoa_r+0x28a>
 800d8e0:	2301      	movs	r3, #1
 800d8e2:	e7f3      	b.n	800d8cc <_dtoa_r+0x25c>
 800d8e4:	2300      	movs	r3, #0
 800d8e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d8e8:	9308      	str	r3, [sp, #32]
 800d8ea:	9b00      	ldr	r3, [sp, #0]
 800d8ec:	4413      	add	r3, r2
 800d8ee:	9302      	str	r3, [sp, #8]
 800d8f0:	3301      	adds	r3, #1
 800d8f2:	2b01      	cmp	r3, #1
 800d8f4:	9303      	str	r3, [sp, #12]
 800d8f6:	bfb8      	it	lt
 800d8f8:	2301      	movlt	r3, #1
 800d8fa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	6042      	str	r2, [r0, #4]
 800d900:	2204      	movs	r2, #4
 800d902:	f102 0614 	add.w	r6, r2, #20
 800d906:	429e      	cmp	r6, r3
 800d908:	6841      	ldr	r1, [r0, #4]
 800d90a:	d93d      	bls.n	800d988 <_dtoa_r+0x318>
 800d90c:	4620      	mov	r0, r4
 800d90e:	f001 fa49 	bl	800eda4 <_Balloc>
 800d912:	9001      	str	r0, [sp, #4]
 800d914:	2800      	cmp	r0, #0
 800d916:	d13b      	bne.n	800d990 <_dtoa_r+0x320>
 800d918:	4b11      	ldr	r3, [pc, #68]	; (800d960 <_dtoa_r+0x2f0>)
 800d91a:	4602      	mov	r2, r0
 800d91c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d920:	e6c0      	b.n	800d6a4 <_dtoa_r+0x34>
 800d922:	2301      	movs	r3, #1
 800d924:	e7df      	b.n	800d8e6 <_dtoa_r+0x276>
 800d926:	bf00      	nop
 800d928:	636f4361 	.word	0x636f4361
 800d92c:	3fd287a7 	.word	0x3fd287a7
 800d930:	8b60c8b3 	.word	0x8b60c8b3
 800d934:	3fc68a28 	.word	0x3fc68a28
 800d938:	509f79fb 	.word	0x509f79fb
 800d93c:	3fd34413 	.word	0x3fd34413
 800d940:	08011c26 	.word	0x08011c26
 800d944:	08011c3d 	.word	0x08011c3d
 800d948:	7ff00000 	.word	0x7ff00000
 800d94c:	08011c22 	.word	0x08011c22
 800d950:	08011c19 	.word	0x08011c19
 800d954:	08011aa5 	.word	0x08011aa5
 800d958:	3ff80000 	.word	0x3ff80000
 800d95c:	08011e10 	.word	0x08011e10
 800d960:	08011c98 	.word	0x08011c98
 800d964:	2501      	movs	r5, #1
 800d966:	2300      	movs	r3, #0
 800d968:	9306      	str	r3, [sp, #24]
 800d96a:	9508      	str	r5, [sp, #32]
 800d96c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d970:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d974:	2200      	movs	r2, #0
 800d976:	2312      	movs	r3, #18
 800d978:	e7b0      	b.n	800d8dc <_dtoa_r+0x26c>
 800d97a:	2301      	movs	r3, #1
 800d97c:	9308      	str	r3, [sp, #32]
 800d97e:	e7f5      	b.n	800d96c <_dtoa_r+0x2fc>
 800d980:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d982:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d986:	e7b8      	b.n	800d8fa <_dtoa_r+0x28a>
 800d988:	3101      	adds	r1, #1
 800d98a:	6041      	str	r1, [r0, #4]
 800d98c:	0052      	lsls	r2, r2, #1
 800d98e:	e7b8      	b.n	800d902 <_dtoa_r+0x292>
 800d990:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d992:	9a01      	ldr	r2, [sp, #4]
 800d994:	601a      	str	r2, [r3, #0]
 800d996:	9b03      	ldr	r3, [sp, #12]
 800d998:	2b0e      	cmp	r3, #14
 800d99a:	f200 809d 	bhi.w	800dad8 <_dtoa_r+0x468>
 800d99e:	2d00      	cmp	r5, #0
 800d9a0:	f000 809a 	beq.w	800dad8 <_dtoa_r+0x468>
 800d9a4:	9b00      	ldr	r3, [sp, #0]
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	dd32      	ble.n	800da10 <_dtoa_r+0x3a0>
 800d9aa:	4ab7      	ldr	r2, [pc, #732]	; (800dc88 <_dtoa_r+0x618>)
 800d9ac:	f003 030f 	and.w	r3, r3, #15
 800d9b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d9b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d9b8:	9b00      	ldr	r3, [sp, #0]
 800d9ba:	05d8      	lsls	r0, r3, #23
 800d9bc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d9c0:	d516      	bpl.n	800d9f0 <_dtoa_r+0x380>
 800d9c2:	4bb2      	ldr	r3, [pc, #712]	; (800dc8c <_dtoa_r+0x61c>)
 800d9c4:	ec51 0b19 	vmov	r0, r1, d9
 800d9c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d9cc:	f7f2 ff5e 	bl	800088c <__aeabi_ddiv>
 800d9d0:	f007 070f 	and.w	r7, r7, #15
 800d9d4:	4682      	mov	sl, r0
 800d9d6:	468b      	mov	fp, r1
 800d9d8:	2503      	movs	r5, #3
 800d9da:	4eac      	ldr	r6, [pc, #688]	; (800dc8c <_dtoa_r+0x61c>)
 800d9dc:	b957      	cbnz	r7, 800d9f4 <_dtoa_r+0x384>
 800d9de:	4642      	mov	r2, r8
 800d9e0:	464b      	mov	r3, r9
 800d9e2:	4650      	mov	r0, sl
 800d9e4:	4659      	mov	r1, fp
 800d9e6:	f7f2 ff51 	bl	800088c <__aeabi_ddiv>
 800d9ea:	4682      	mov	sl, r0
 800d9ec:	468b      	mov	fp, r1
 800d9ee:	e028      	b.n	800da42 <_dtoa_r+0x3d2>
 800d9f0:	2502      	movs	r5, #2
 800d9f2:	e7f2      	b.n	800d9da <_dtoa_r+0x36a>
 800d9f4:	07f9      	lsls	r1, r7, #31
 800d9f6:	d508      	bpl.n	800da0a <_dtoa_r+0x39a>
 800d9f8:	4640      	mov	r0, r8
 800d9fa:	4649      	mov	r1, r9
 800d9fc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800da00:	f7f2 fe1a 	bl	8000638 <__aeabi_dmul>
 800da04:	3501      	adds	r5, #1
 800da06:	4680      	mov	r8, r0
 800da08:	4689      	mov	r9, r1
 800da0a:	107f      	asrs	r7, r7, #1
 800da0c:	3608      	adds	r6, #8
 800da0e:	e7e5      	b.n	800d9dc <_dtoa_r+0x36c>
 800da10:	f000 809b 	beq.w	800db4a <_dtoa_r+0x4da>
 800da14:	9b00      	ldr	r3, [sp, #0]
 800da16:	4f9d      	ldr	r7, [pc, #628]	; (800dc8c <_dtoa_r+0x61c>)
 800da18:	425e      	negs	r6, r3
 800da1a:	4b9b      	ldr	r3, [pc, #620]	; (800dc88 <_dtoa_r+0x618>)
 800da1c:	f006 020f 	and.w	r2, r6, #15
 800da20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da28:	ec51 0b19 	vmov	r0, r1, d9
 800da2c:	f7f2 fe04 	bl	8000638 <__aeabi_dmul>
 800da30:	1136      	asrs	r6, r6, #4
 800da32:	4682      	mov	sl, r0
 800da34:	468b      	mov	fp, r1
 800da36:	2300      	movs	r3, #0
 800da38:	2502      	movs	r5, #2
 800da3a:	2e00      	cmp	r6, #0
 800da3c:	d17a      	bne.n	800db34 <_dtoa_r+0x4c4>
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d1d3      	bne.n	800d9ea <_dtoa_r+0x37a>
 800da42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da44:	2b00      	cmp	r3, #0
 800da46:	f000 8082 	beq.w	800db4e <_dtoa_r+0x4de>
 800da4a:	4b91      	ldr	r3, [pc, #580]	; (800dc90 <_dtoa_r+0x620>)
 800da4c:	2200      	movs	r2, #0
 800da4e:	4650      	mov	r0, sl
 800da50:	4659      	mov	r1, fp
 800da52:	f7f3 f863 	bl	8000b1c <__aeabi_dcmplt>
 800da56:	2800      	cmp	r0, #0
 800da58:	d079      	beq.n	800db4e <_dtoa_r+0x4de>
 800da5a:	9b03      	ldr	r3, [sp, #12]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d076      	beq.n	800db4e <_dtoa_r+0x4de>
 800da60:	9b02      	ldr	r3, [sp, #8]
 800da62:	2b00      	cmp	r3, #0
 800da64:	dd36      	ble.n	800dad4 <_dtoa_r+0x464>
 800da66:	9b00      	ldr	r3, [sp, #0]
 800da68:	4650      	mov	r0, sl
 800da6a:	4659      	mov	r1, fp
 800da6c:	1e5f      	subs	r7, r3, #1
 800da6e:	2200      	movs	r2, #0
 800da70:	4b88      	ldr	r3, [pc, #544]	; (800dc94 <_dtoa_r+0x624>)
 800da72:	f7f2 fde1 	bl	8000638 <__aeabi_dmul>
 800da76:	9e02      	ldr	r6, [sp, #8]
 800da78:	4682      	mov	sl, r0
 800da7a:	468b      	mov	fp, r1
 800da7c:	3501      	adds	r5, #1
 800da7e:	4628      	mov	r0, r5
 800da80:	f7f2 fd70 	bl	8000564 <__aeabi_i2d>
 800da84:	4652      	mov	r2, sl
 800da86:	465b      	mov	r3, fp
 800da88:	f7f2 fdd6 	bl	8000638 <__aeabi_dmul>
 800da8c:	4b82      	ldr	r3, [pc, #520]	; (800dc98 <_dtoa_r+0x628>)
 800da8e:	2200      	movs	r2, #0
 800da90:	f7f2 fc1c 	bl	80002cc <__adddf3>
 800da94:	46d0      	mov	r8, sl
 800da96:	46d9      	mov	r9, fp
 800da98:	4682      	mov	sl, r0
 800da9a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800da9e:	2e00      	cmp	r6, #0
 800daa0:	d158      	bne.n	800db54 <_dtoa_r+0x4e4>
 800daa2:	4b7e      	ldr	r3, [pc, #504]	; (800dc9c <_dtoa_r+0x62c>)
 800daa4:	2200      	movs	r2, #0
 800daa6:	4640      	mov	r0, r8
 800daa8:	4649      	mov	r1, r9
 800daaa:	f7f2 fc0d 	bl	80002c8 <__aeabi_dsub>
 800daae:	4652      	mov	r2, sl
 800dab0:	465b      	mov	r3, fp
 800dab2:	4680      	mov	r8, r0
 800dab4:	4689      	mov	r9, r1
 800dab6:	f7f3 f84f 	bl	8000b58 <__aeabi_dcmpgt>
 800daba:	2800      	cmp	r0, #0
 800dabc:	f040 8295 	bne.w	800dfea <_dtoa_r+0x97a>
 800dac0:	4652      	mov	r2, sl
 800dac2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800dac6:	4640      	mov	r0, r8
 800dac8:	4649      	mov	r1, r9
 800daca:	f7f3 f827 	bl	8000b1c <__aeabi_dcmplt>
 800dace:	2800      	cmp	r0, #0
 800dad0:	f040 8289 	bne.w	800dfe6 <_dtoa_r+0x976>
 800dad4:	ec5b ab19 	vmov	sl, fp, d9
 800dad8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dada:	2b00      	cmp	r3, #0
 800dadc:	f2c0 8148 	blt.w	800dd70 <_dtoa_r+0x700>
 800dae0:	9a00      	ldr	r2, [sp, #0]
 800dae2:	2a0e      	cmp	r2, #14
 800dae4:	f300 8144 	bgt.w	800dd70 <_dtoa_r+0x700>
 800dae8:	4b67      	ldr	r3, [pc, #412]	; (800dc88 <_dtoa_r+0x618>)
 800daea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800daee:	e9d3 8900 	ldrd	r8, r9, [r3]
 800daf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	f280 80d5 	bge.w	800dca4 <_dtoa_r+0x634>
 800dafa:	9b03      	ldr	r3, [sp, #12]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	f300 80d1 	bgt.w	800dca4 <_dtoa_r+0x634>
 800db02:	f040 826f 	bne.w	800dfe4 <_dtoa_r+0x974>
 800db06:	4b65      	ldr	r3, [pc, #404]	; (800dc9c <_dtoa_r+0x62c>)
 800db08:	2200      	movs	r2, #0
 800db0a:	4640      	mov	r0, r8
 800db0c:	4649      	mov	r1, r9
 800db0e:	f7f2 fd93 	bl	8000638 <__aeabi_dmul>
 800db12:	4652      	mov	r2, sl
 800db14:	465b      	mov	r3, fp
 800db16:	f7f3 f815 	bl	8000b44 <__aeabi_dcmpge>
 800db1a:	9e03      	ldr	r6, [sp, #12]
 800db1c:	4637      	mov	r7, r6
 800db1e:	2800      	cmp	r0, #0
 800db20:	f040 8245 	bne.w	800dfae <_dtoa_r+0x93e>
 800db24:	9d01      	ldr	r5, [sp, #4]
 800db26:	2331      	movs	r3, #49	; 0x31
 800db28:	f805 3b01 	strb.w	r3, [r5], #1
 800db2c:	9b00      	ldr	r3, [sp, #0]
 800db2e:	3301      	adds	r3, #1
 800db30:	9300      	str	r3, [sp, #0]
 800db32:	e240      	b.n	800dfb6 <_dtoa_r+0x946>
 800db34:	07f2      	lsls	r2, r6, #31
 800db36:	d505      	bpl.n	800db44 <_dtoa_r+0x4d4>
 800db38:	e9d7 2300 	ldrd	r2, r3, [r7]
 800db3c:	f7f2 fd7c 	bl	8000638 <__aeabi_dmul>
 800db40:	3501      	adds	r5, #1
 800db42:	2301      	movs	r3, #1
 800db44:	1076      	asrs	r6, r6, #1
 800db46:	3708      	adds	r7, #8
 800db48:	e777      	b.n	800da3a <_dtoa_r+0x3ca>
 800db4a:	2502      	movs	r5, #2
 800db4c:	e779      	b.n	800da42 <_dtoa_r+0x3d2>
 800db4e:	9f00      	ldr	r7, [sp, #0]
 800db50:	9e03      	ldr	r6, [sp, #12]
 800db52:	e794      	b.n	800da7e <_dtoa_r+0x40e>
 800db54:	9901      	ldr	r1, [sp, #4]
 800db56:	4b4c      	ldr	r3, [pc, #304]	; (800dc88 <_dtoa_r+0x618>)
 800db58:	4431      	add	r1, r6
 800db5a:	910d      	str	r1, [sp, #52]	; 0x34
 800db5c:	9908      	ldr	r1, [sp, #32]
 800db5e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800db62:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800db66:	2900      	cmp	r1, #0
 800db68:	d043      	beq.n	800dbf2 <_dtoa_r+0x582>
 800db6a:	494d      	ldr	r1, [pc, #308]	; (800dca0 <_dtoa_r+0x630>)
 800db6c:	2000      	movs	r0, #0
 800db6e:	f7f2 fe8d 	bl	800088c <__aeabi_ddiv>
 800db72:	4652      	mov	r2, sl
 800db74:	465b      	mov	r3, fp
 800db76:	f7f2 fba7 	bl	80002c8 <__aeabi_dsub>
 800db7a:	9d01      	ldr	r5, [sp, #4]
 800db7c:	4682      	mov	sl, r0
 800db7e:	468b      	mov	fp, r1
 800db80:	4649      	mov	r1, r9
 800db82:	4640      	mov	r0, r8
 800db84:	f7f3 f808 	bl	8000b98 <__aeabi_d2iz>
 800db88:	4606      	mov	r6, r0
 800db8a:	f7f2 fceb 	bl	8000564 <__aeabi_i2d>
 800db8e:	4602      	mov	r2, r0
 800db90:	460b      	mov	r3, r1
 800db92:	4640      	mov	r0, r8
 800db94:	4649      	mov	r1, r9
 800db96:	f7f2 fb97 	bl	80002c8 <__aeabi_dsub>
 800db9a:	3630      	adds	r6, #48	; 0x30
 800db9c:	f805 6b01 	strb.w	r6, [r5], #1
 800dba0:	4652      	mov	r2, sl
 800dba2:	465b      	mov	r3, fp
 800dba4:	4680      	mov	r8, r0
 800dba6:	4689      	mov	r9, r1
 800dba8:	f7f2 ffb8 	bl	8000b1c <__aeabi_dcmplt>
 800dbac:	2800      	cmp	r0, #0
 800dbae:	d163      	bne.n	800dc78 <_dtoa_r+0x608>
 800dbb0:	4642      	mov	r2, r8
 800dbb2:	464b      	mov	r3, r9
 800dbb4:	4936      	ldr	r1, [pc, #216]	; (800dc90 <_dtoa_r+0x620>)
 800dbb6:	2000      	movs	r0, #0
 800dbb8:	f7f2 fb86 	bl	80002c8 <__aeabi_dsub>
 800dbbc:	4652      	mov	r2, sl
 800dbbe:	465b      	mov	r3, fp
 800dbc0:	f7f2 ffac 	bl	8000b1c <__aeabi_dcmplt>
 800dbc4:	2800      	cmp	r0, #0
 800dbc6:	f040 80b5 	bne.w	800dd34 <_dtoa_r+0x6c4>
 800dbca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dbcc:	429d      	cmp	r5, r3
 800dbce:	d081      	beq.n	800dad4 <_dtoa_r+0x464>
 800dbd0:	4b30      	ldr	r3, [pc, #192]	; (800dc94 <_dtoa_r+0x624>)
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	4650      	mov	r0, sl
 800dbd6:	4659      	mov	r1, fp
 800dbd8:	f7f2 fd2e 	bl	8000638 <__aeabi_dmul>
 800dbdc:	4b2d      	ldr	r3, [pc, #180]	; (800dc94 <_dtoa_r+0x624>)
 800dbde:	4682      	mov	sl, r0
 800dbe0:	468b      	mov	fp, r1
 800dbe2:	4640      	mov	r0, r8
 800dbe4:	4649      	mov	r1, r9
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	f7f2 fd26 	bl	8000638 <__aeabi_dmul>
 800dbec:	4680      	mov	r8, r0
 800dbee:	4689      	mov	r9, r1
 800dbf0:	e7c6      	b.n	800db80 <_dtoa_r+0x510>
 800dbf2:	4650      	mov	r0, sl
 800dbf4:	4659      	mov	r1, fp
 800dbf6:	f7f2 fd1f 	bl	8000638 <__aeabi_dmul>
 800dbfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dbfc:	9d01      	ldr	r5, [sp, #4]
 800dbfe:	930f      	str	r3, [sp, #60]	; 0x3c
 800dc00:	4682      	mov	sl, r0
 800dc02:	468b      	mov	fp, r1
 800dc04:	4649      	mov	r1, r9
 800dc06:	4640      	mov	r0, r8
 800dc08:	f7f2 ffc6 	bl	8000b98 <__aeabi_d2iz>
 800dc0c:	4606      	mov	r6, r0
 800dc0e:	f7f2 fca9 	bl	8000564 <__aeabi_i2d>
 800dc12:	3630      	adds	r6, #48	; 0x30
 800dc14:	4602      	mov	r2, r0
 800dc16:	460b      	mov	r3, r1
 800dc18:	4640      	mov	r0, r8
 800dc1a:	4649      	mov	r1, r9
 800dc1c:	f7f2 fb54 	bl	80002c8 <__aeabi_dsub>
 800dc20:	f805 6b01 	strb.w	r6, [r5], #1
 800dc24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dc26:	429d      	cmp	r5, r3
 800dc28:	4680      	mov	r8, r0
 800dc2a:	4689      	mov	r9, r1
 800dc2c:	f04f 0200 	mov.w	r2, #0
 800dc30:	d124      	bne.n	800dc7c <_dtoa_r+0x60c>
 800dc32:	4b1b      	ldr	r3, [pc, #108]	; (800dca0 <_dtoa_r+0x630>)
 800dc34:	4650      	mov	r0, sl
 800dc36:	4659      	mov	r1, fp
 800dc38:	f7f2 fb48 	bl	80002cc <__adddf3>
 800dc3c:	4602      	mov	r2, r0
 800dc3e:	460b      	mov	r3, r1
 800dc40:	4640      	mov	r0, r8
 800dc42:	4649      	mov	r1, r9
 800dc44:	f7f2 ff88 	bl	8000b58 <__aeabi_dcmpgt>
 800dc48:	2800      	cmp	r0, #0
 800dc4a:	d173      	bne.n	800dd34 <_dtoa_r+0x6c4>
 800dc4c:	4652      	mov	r2, sl
 800dc4e:	465b      	mov	r3, fp
 800dc50:	4913      	ldr	r1, [pc, #76]	; (800dca0 <_dtoa_r+0x630>)
 800dc52:	2000      	movs	r0, #0
 800dc54:	f7f2 fb38 	bl	80002c8 <__aeabi_dsub>
 800dc58:	4602      	mov	r2, r0
 800dc5a:	460b      	mov	r3, r1
 800dc5c:	4640      	mov	r0, r8
 800dc5e:	4649      	mov	r1, r9
 800dc60:	f7f2 ff5c 	bl	8000b1c <__aeabi_dcmplt>
 800dc64:	2800      	cmp	r0, #0
 800dc66:	f43f af35 	beq.w	800dad4 <_dtoa_r+0x464>
 800dc6a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800dc6c:	1e6b      	subs	r3, r5, #1
 800dc6e:	930f      	str	r3, [sp, #60]	; 0x3c
 800dc70:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dc74:	2b30      	cmp	r3, #48	; 0x30
 800dc76:	d0f8      	beq.n	800dc6a <_dtoa_r+0x5fa>
 800dc78:	9700      	str	r7, [sp, #0]
 800dc7a:	e049      	b.n	800dd10 <_dtoa_r+0x6a0>
 800dc7c:	4b05      	ldr	r3, [pc, #20]	; (800dc94 <_dtoa_r+0x624>)
 800dc7e:	f7f2 fcdb 	bl	8000638 <__aeabi_dmul>
 800dc82:	4680      	mov	r8, r0
 800dc84:	4689      	mov	r9, r1
 800dc86:	e7bd      	b.n	800dc04 <_dtoa_r+0x594>
 800dc88:	08011e10 	.word	0x08011e10
 800dc8c:	08011de8 	.word	0x08011de8
 800dc90:	3ff00000 	.word	0x3ff00000
 800dc94:	40240000 	.word	0x40240000
 800dc98:	401c0000 	.word	0x401c0000
 800dc9c:	40140000 	.word	0x40140000
 800dca0:	3fe00000 	.word	0x3fe00000
 800dca4:	9d01      	ldr	r5, [sp, #4]
 800dca6:	4656      	mov	r6, sl
 800dca8:	465f      	mov	r7, fp
 800dcaa:	4642      	mov	r2, r8
 800dcac:	464b      	mov	r3, r9
 800dcae:	4630      	mov	r0, r6
 800dcb0:	4639      	mov	r1, r7
 800dcb2:	f7f2 fdeb 	bl	800088c <__aeabi_ddiv>
 800dcb6:	f7f2 ff6f 	bl	8000b98 <__aeabi_d2iz>
 800dcba:	4682      	mov	sl, r0
 800dcbc:	f7f2 fc52 	bl	8000564 <__aeabi_i2d>
 800dcc0:	4642      	mov	r2, r8
 800dcc2:	464b      	mov	r3, r9
 800dcc4:	f7f2 fcb8 	bl	8000638 <__aeabi_dmul>
 800dcc8:	4602      	mov	r2, r0
 800dcca:	460b      	mov	r3, r1
 800dccc:	4630      	mov	r0, r6
 800dcce:	4639      	mov	r1, r7
 800dcd0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800dcd4:	f7f2 faf8 	bl	80002c8 <__aeabi_dsub>
 800dcd8:	f805 6b01 	strb.w	r6, [r5], #1
 800dcdc:	9e01      	ldr	r6, [sp, #4]
 800dcde:	9f03      	ldr	r7, [sp, #12]
 800dce0:	1bae      	subs	r6, r5, r6
 800dce2:	42b7      	cmp	r7, r6
 800dce4:	4602      	mov	r2, r0
 800dce6:	460b      	mov	r3, r1
 800dce8:	d135      	bne.n	800dd56 <_dtoa_r+0x6e6>
 800dcea:	f7f2 faef 	bl	80002cc <__adddf3>
 800dcee:	4642      	mov	r2, r8
 800dcf0:	464b      	mov	r3, r9
 800dcf2:	4606      	mov	r6, r0
 800dcf4:	460f      	mov	r7, r1
 800dcf6:	f7f2 ff2f 	bl	8000b58 <__aeabi_dcmpgt>
 800dcfa:	b9d0      	cbnz	r0, 800dd32 <_dtoa_r+0x6c2>
 800dcfc:	4642      	mov	r2, r8
 800dcfe:	464b      	mov	r3, r9
 800dd00:	4630      	mov	r0, r6
 800dd02:	4639      	mov	r1, r7
 800dd04:	f7f2 ff00 	bl	8000b08 <__aeabi_dcmpeq>
 800dd08:	b110      	cbz	r0, 800dd10 <_dtoa_r+0x6a0>
 800dd0a:	f01a 0f01 	tst.w	sl, #1
 800dd0e:	d110      	bne.n	800dd32 <_dtoa_r+0x6c2>
 800dd10:	4620      	mov	r0, r4
 800dd12:	ee18 1a10 	vmov	r1, s16
 800dd16:	f001 f885 	bl	800ee24 <_Bfree>
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	9800      	ldr	r0, [sp, #0]
 800dd1e:	702b      	strb	r3, [r5, #0]
 800dd20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dd22:	3001      	adds	r0, #1
 800dd24:	6018      	str	r0, [r3, #0]
 800dd26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	f43f acf1 	beq.w	800d710 <_dtoa_r+0xa0>
 800dd2e:	601d      	str	r5, [r3, #0]
 800dd30:	e4ee      	b.n	800d710 <_dtoa_r+0xa0>
 800dd32:	9f00      	ldr	r7, [sp, #0]
 800dd34:	462b      	mov	r3, r5
 800dd36:	461d      	mov	r5, r3
 800dd38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dd3c:	2a39      	cmp	r2, #57	; 0x39
 800dd3e:	d106      	bne.n	800dd4e <_dtoa_r+0x6de>
 800dd40:	9a01      	ldr	r2, [sp, #4]
 800dd42:	429a      	cmp	r2, r3
 800dd44:	d1f7      	bne.n	800dd36 <_dtoa_r+0x6c6>
 800dd46:	9901      	ldr	r1, [sp, #4]
 800dd48:	2230      	movs	r2, #48	; 0x30
 800dd4a:	3701      	adds	r7, #1
 800dd4c:	700a      	strb	r2, [r1, #0]
 800dd4e:	781a      	ldrb	r2, [r3, #0]
 800dd50:	3201      	adds	r2, #1
 800dd52:	701a      	strb	r2, [r3, #0]
 800dd54:	e790      	b.n	800dc78 <_dtoa_r+0x608>
 800dd56:	4ba6      	ldr	r3, [pc, #664]	; (800dff0 <_dtoa_r+0x980>)
 800dd58:	2200      	movs	r2, #0
 800dd5a:	f7f2 fc6d 	bl	8000638 <__aeabi_dmul>
 800dd5e:	2200      	movs	r2, #0
 800dd60:	2300      	movs	r3, #0
 800dd62:	4606      	mov	r6, r0
 800dd64:	460f      	mov	r7, r1
 800dd66:	f7f2 fecf 	bl	8000b08 <__aeabi_dcmpeq>
 800dd6a:	2800      	cmp	r0, #0
 800dd6c:	d09d      	beq.n	800dcaa <_dtoa_r+0x63a>
 800dd6e:	e7cf      	b.n	800dd10 <_dtoa_r+0x6a0>
 800dd70:	9a08      	ldr	r2, [sp, #32]
 800dd72:	2a00      	cmp	r2, #0
 800dd74:	f000 80d7 	beq.w	800df26 <_dtoa_r+0x8b6>
 800dd78:	9a06      	ldr	r2, [sp, #24]
 800dd7a:	2a01      	cmp	r2, #1
 800dd7c:	f300 80ba 	bgt.w	800def4 <_dtoa_r+0x884>
 800dd80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dd82:	2a00      	cmp	r2, #0
 800dd84:	f000 80b2 	beq.w	800deec <_dtoa_r+0x87c>
 800dd88:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dd8c:	9e07      	ldr	r6, [sp, #28]
 800dd8e:	9d04      	ldr	r5, [sp, #16]
 800dd90:	9a04      	ldr	r2, [sp, #16]
 800dd92:	441a      	add	r2, r3
 800dd94:	9204      	str	r2, [sp, #16]
 800dd96:	9a05      	ldr	r2, [sp, #20]
 800dd98:	2101      	movs	r1, #1
 800dd9a:	441a      	add	r2, r3
 800dd9c:	4620      	mov	r0, r4
 800dd9e:	9205      	str	r2, [sp, #20]
 800dda0:	f001 f942 	bl	800f028 <__i2b>
 800dda4:	4607      	mov	r7, r0
 800dda6:	2d00      	cmp	r5, #0
 800dda8:	dd0c      	ble.n	800ddc4 <_dtoa_r+0x754>
 800ddaa:	9b05      	ldr	r3, [sp, #20]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	dd09      	ble.n	800ddc4 <_dtoa_r+0x754>
 800ddb0:	42ab      	cmp	r3, r5
 800ddb2:	9a04      	ldr	r2, [sp, #16]
 800ddb4:	bfa8      	it	ge
 800ddb6:	462b      	movge	r3, r5
 800ddb8:	1ad2      	subs	r2, r2, r3
 800ddba:	9204      	str	r2, [sp, #16]
 800ddbc:	9a05      	ldr	r2, [sp, #20]
 800ddbe:	1aed      	subs	r5, r5, r3
 800ddc0:	1ad3      	subs	r3, r2, r3
 800ddc2:	9305      	str	r3, [sp, #20]
 800ddc4:	9b07      	ldr	r3, [sp, #28]
 800ddc6:	b31b      	cbz	r3, 800de10 <_dtoa_r+0x7a0>
 800ddc8:	9b08      	ldr	r3, [sp, #32]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	f000 80af 	beq.w	800df2e <_dtoa_r+0x8be>
 800ddd0:	2e00      	cmp	r6, #0
 800ddd2:	dd13      	ble.n	800ddfc <_dtoa_r+0x78c>
 800ddd4:	4639      	mov	r1, r7
 800ddd6:	4632      	mov	r2, r6
 800ddd8:	4620      	mov	r0, r4
 800ddda:	f001 f9e5 	bl	800f1a8 <__pow5mult>
 800ddde:	ee18 2a10 	vmov	r2, s16
 800dde2:	4601      	mov	r1, r0
 800dde4:	4607      	mov	r7, r0
 800dde6:	4620      	mov	r0, r4
 800dde8:	f001 f934 	bl	800f054 <__multiply>
 800ddec:	ee18 1a10 	vmov	r1, s16
 800ddf0:	4680      	mov	r8, r0
 800ddf2:	4620      	mov	r0, r4
 800ddf4:	f001 f816 	bl	800ee24 <_Bfree>
 800ddf8:	ee08 8a10 	vmov	s16, r8
 800ddfc:	9b07      	ldr	r3, [sp, #28]
 800ddfe:	1b9a      	subs	r2, r3, r6
 800de00:	d006      	beq.n	800de10 <_dtoa_r+0x7a0>
 800de02:	ee18 1a10 	vmov	r1, s16
 800de06:	4620      	mov	r0, r4
 800de08:	f001 f9ce 	bl	800f1a8 <__pow5mult>
 800de0c:	ee08 0a10 	vmov	s16, r0
 800de10:	2101      	movs	r1, #1
 800de12:	4620      	mov	r0, r4
 800de14:	f001 f908 	bl	800f028 <__i2b>
 800de18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	4606      	mov	r6, r0
 800de1e:	f340 8088 	ble.w	800df32 <_dtoa_r+0x8c2>
 800de22:	461a      	mov	r2, r3
 800de24:	4601      	mov	r1, r0
 800de26:	4620      	mov	r0, r4
 800de28:	f001 f9be 	bl	800f1a8 <__pow5mult>
 800de2c:	9b06      	ldr	r3, [sp, #24]
 800de2e:	2b01      	cmp	r3, #1
 800de30:	4606      	mov	r6, r0
 800de32:	f340 8081 	ble.w	800df38 <_dtoa_r+0x8c8>
 800de36:	f04f 0800 	mov.w	r8, #0
 800de3a:	6933      	ldr	r3, [r6, #16]
 800de3c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800de40:	6918      	ldr	r0, [r3, #16]
 800de42:	f001 f8a1 	bl	800ef88 <__hi0bits>
 800de46:	f1c0 0020 	rsb	r0, r0, #32
 800de4a:	9b05      	ldr	r3, [sp, #20]
 800de4c:	4418      	add	r0, r3
 800de4e:	f010 001f 	ands.w	r0, r0, #31
 800de52:	f000 8092 	beq.w	800df7a <_dtoa_r+0x90a>
 800de56:	f1c0 0320 	rsb	r3, r0, #32
 800de5a:	2b04      	cmp	r3, #4
 800de5c:	f340 808a 	ble.w	800df74 <_dtoa_r+0x904>
 800de60:	f1c0 001c 	rsb	r0, r0, #28
 800de64:	9b04      	ldr	r3, [sp, #16]
 800de66:	4403      	add	r3, r0
 800de68:	9304      	str	r3, [sp, #16]
 800de6a:	9b05      	ldr	r3, [sp, #20]
 800de6c:	4403      	add	r3, r0
 800de6e:	4405      	add	r5, r0
 800de70:	9305      	str	r3, [sp, #20]
 800de72:	9b04      	ldr	r3, [sp, #16]
 800de74:	2b00      	cmp	r3, #0
 800de76:	dd07      	ble.n	800de88 <_dtoa_r+0x818>
 800de78:	ee18 1a10 	vmov	r1, s16
 800de7c:	461a      	mov	r2, r3
 800de7e:	4620      	mov	r0, r4
 800de80:	f001 f9ec 	bl	800f25c <__lshift>
 800de84:	ee08 0a10 	vmov	s16, r0
 800de88:	9b05      	ldr	r3, [sp, #20]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	dd05      	ble.n	800de9a <_dtoa_r+0x82a>
 800de8e:	4631      	mov	r1, r6
 800de90:	461a      	mov	r2, r3
 800de92:	4620      	mov	r0, r4
 800de94:	f001 f9e2 	bl	800f25c <__lshift>
 800de98:	4606      	mov	r6, r0
 800de9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d06e      	beq.n	800df7e <_dtoa_r+0x90e>
 800dea0:	ee18 0a10 	vmov	r0, s16
 800dea4:	4631      	mov	r1, r6
 800dea6:	f001 fa49 	bl	800f33c <__mcmp>
 800deaa:	2800      	cmp	r0, #0
 800deac:	da67      	bge.n	800df7e <_dtoa_r+0x90e>
 800deae:	9b00      	ldr	r3, [sp, #0]
 800deb0:	3b01      	subs	r3, #1
 800deb2:	ee18 1a10 	vmov	r1, s16
 800deb6:	9300      	str	r3, [sp, #0]
 800deb8:	220a      	movs	r2, #10
 800deba:	2300      	movs	r3, #0
 800debc:	4620      	mov	r0, r4
 800debe:	f000 ffd3 	bl	800ee68 <__multadd>
 800dec2:	9b08      	ldr	r3, [sp, #32]
 800dec4:	ee08 0a10 	vmov	s16, r0
 800dec8:	2b00      	cmp	r3, #0
 800deca:	f000 81b1 	beq.w	800e230 <_dtoa_r+0xbc0>
 800dece:	2300      	movs	r3, #0
 800ded0:	4639      	mov	r1, r7
 800ded2:	220a      	movs	r2, #10
 800ded4:	4620      	mov	r0, r4
 800ded6:	f000 ffc7 	bl	800ee68 <__multadd>
 800deda:	9b02      	ldr	r3, [sp, #8]
 800dedc:	2b00      	cmp	r3, #0
 800dede:	4607      	mov	r7, r0
 800dee0:	f300 808e 	bgt.w	800e000 <_dtoa_r+0x990>
 800dee4:	9b06      	ldr	r3, [sp, #24]
 800dee6:	2b02      	cmp	r3, #2
 800dee8:	dc51      	bgt.n	800df8e <_dtoa_r+0x91e>
 800deea:	e089      	b.n	800e000 <_dtoa_r+0x990>
 800deec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800deee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800def2:	e74b      	b.n	800dd8c <_dtoa_r+0x71c>
 800def4:	9b03      	ldr	r3, [sp, #12]
 800def6:	1e5e      	subs	r6, r3, #1
 800def8:	9b07      	ldr	r3, [sp, #28]
 800defa:	42b3      	cmp	r3, r6
 800defc:	bfbf      	itttt	lt
 800defe:	9b07      	ldrlt	r3, [sp, #28]
 800df00:	9607      	strlt	r6, [sp, #28]
 800df02:	1af2      	sublt	r2, r6, r3
 800df04:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800df06:	bfb6      	itet	lt
 800df08:	189b      	addlt	r3, r3, r2
 800df0a:	1b9e      	subge	r6, r3, r6
 800df0c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800df0e:	9b03      	ldr	r3, [sp, #12]
 800df10:	bfb8      	it	lt
 800df12:	2600      	movlt	r6, #0
 800df14:	2b00      	cmp	r3, #0
 800df16:	bfb7      	itett	lt
 800df18:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800df1c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800df20:	1a9d      	sublt	r5, r3, r2
 800df22:	2300      	movlt	r3, #0
 800df24:	e734      	b.n	800dd90 <_dtoa_r+0x720>
 800df26:	9e07      	ldr	r6, [sp, #28]
 800df28:	9d04      	ldr	r5, [sp, #16]
 800df2a:	9f08      	ldr	r7, [sp, #32]
 800df2c:	e73b      	b.n	800dda6 <_dtoa_r+0x736>
 800df2e:	9a07      	ldr	r2, [sp, #28]
 800df30:	e767      	b.n	800de02 <_dtoa_r+0x792>
 800df32:	9b06      	ldr	r3, [sp, #24]
 800df34:	2b01      	cmp	r3, #1
 800df36:	dc18      	bgt.n	800df6a <_dtoa_r+0x8fa>
 800df38:	f1ba 0f00 	cmp.w	sl, #0
 800df3c:	d115      	bne.n	800df6a <_dtoa_r+0x8fa>
 800df3e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800df42:	b993      	cbnz	r3, 800df6a <_dtoa_r+0x8fa>
 800df44:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800df48:	0d1b      	lsrs	r3, r3, #20
 800df4a:	051b      	lsls	r3, r3, #20
 800df4c:	b183      	cbz	r3, 800df70 <_dtoa_r+0x900>
 800df4e:	9b04      	ldr	r3, [sp, #16]
 800df50:	3301      	adds	r3, #1
 800df52:	9304      	str	r3, [sp, #16]
 800df54:	9b05      	ldr	r3, [sp, #20]
 800df56:	3301      	adds	r3, #1
 800df58:	9305      	str	r3, [sp, #20]
 800df5a:	f04f 0801 	mov.w	r8, #1
 800df5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df60:	2b00      	cmp	r3, #0
 800df62:	f47f af6a 	bne.w	800de3a <_dtoa_r+0x7ca>
 800df66:	2001      	movs	r0, #1
 800df68:	e76f      	b.n	800de4a <_dtoa_r+0x7da>
 800df6a:	f04f 0800 	mov.w	r8, #0
 800df6e:	e7f6      	b.n	800df5e <_dtoa_r+0x8ee>
 800df70:	4698      	mov	r8, r3
 800df72:	e7f4      	b.n	800df5e <_dtoa_r+0x8ee>
 800df74:	f43f af7d 	beq.w	800de72 <_dtoa_r+0x802>
 800df78:	4618      	mov	r0, r3
 800df7a:	301c      	adds	r0, #28
 800df7c:	e772      	b.n	800de64 <_dtoa_r+0x7f4>
 800df7e:	9b03      	ldr	r3, [sp, #12]
 800df80:	2b00      	cmp	r3, #0
 800df82:	dc37      	bgt.n	800dff4 <_dtoa_r+0x984>
 800df84:	9b06      	ldr	r3, [sp, #24]
 800df86:	2b02      	cmp	r3, #2
 800df88:	dd34      	ble.n	800dff4 <_dtoa_r+0x984>
 800df8a:	9b03      	ldr	r3, [sp, #12]
 800df8c:	9302      	str	r3, [sp, #8]
 800df8e:	9b02      	ldr	r3, [sp, #8]
 800df90:	b96b      	cbnz	r3, 800dfae <_dtoa_r+0x93e>
 800df92:	4631      	mov	r1, r6
 800df94:	2205      	movs	r2, #5
 800df96:	4620      	mov	r0, r4
 800df98:	f000 ff66 	bl	800ee68 <__multadd>
 800df9c:	4601      	mov	r1, r0
 800df9e:	4606      	mov	r6, r0
 800dfa0:	ee18 0a10 	vmov	r0, s16
 800dfa4:	f001 f9ca 	bl	800f33c <__mcmp>
 800dfa8:	2800      	cmp	r0, #0
 800dfaa:	f73f adbb 	bgt.w	800db24 <_dtoa_r+0x4b4>
 800dfae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfb0:	9d01      	ldr	r5, [sp, #4]
 800dfb2:	43db      	mvns	r3, r3
 800dfb4:	9300      	str	r3, [sp, #0]
 800dfb6:	f04f 0800 	mov.w	r8, #0
 800dfba:	4631      	mov	r1, r6
 800dfbc:	4620      	mov	r0, r4
 800dfbe:	f000 ff31 	bl	800ee24 <_Bfree>
 800dfc2:	2f00      	cmp	r7, #0
 800dfc4:	f43f aea4 	beq.w	800dd10 <_dtoa_r+0x6a0>
 800dfc8:	f1b8 0f00 	cmp.w	r8, #0
 800dfcc:	d005      	beq.n	800dfda <_dtoa_r+0x96a>
 800dfce:	45b8      	cmp	r8, r7
 800dfd0:	d003      	beq.n	800dfda <_dtoa_r+0x96a>
 800dfd2:	4641      	mov	r1, r8
 800dfd4:	4620      	mov	r0, r4
 800dfd6:	f000 ff25 	bl	800ee24 <_Bfree>
 800dfda:	4639      	mov	r1, r7
 800dfdc:	4620      	mov	r0, r4
 800dfde:	f000 ff21 	bl	800ee24 <_Bfree>
 800dfe2:	e695      	b.n	800dd10 <_dtoa_r+0x6a0>
 800dfe4:	2600      	movs	r6, #0
 800dfe6:	4637      	mov	r7, r6
 800dfe8:	e7e1      	b.n	800dfae <_dtoa_r+0x93e>
 800dfea:	9700      	str	r7, [sp, #0]
 800dfec:	4637      	mov	r7, r6
 800dfee:	e599      	b.n	800db24 <_dtoa_r+0x4b4>
 800dff0:	40240000 	.word	0x40240000
 800dff4:	9b08      	ldr	r3, [sp, #32]
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	f000 80ca 	beq.w	800e190 <_dtoa_r+0xb20>
 800dffc:	9b03      	ldr	r3, [sp, #12]
 800dffe:	9302      	str	r3, [sp, #8]
 800e000:	2d00      	cmp	r5, #0
 800e002:	dd05      	ble.n	800e010 <_dtoa_r+0x9a0>
 800e004:	4639      	mov	r1, r7
 800e006:	462a      	mov	r2, r5
 800e008:	4620      	mov	r0, r4
 800e00a:	f001 f927 	bl	800f25c <__lshift>
 800e00e:	4607      	mov	r7, r0
 800e010:	f1b8 0f00 	cmp.w	r8, #0
 800e014:	d05b      	beq.n	800e0ce <_dtoa_r+0xa5e>
 800e016:	6879      	ldr	r1, [r7, #4]
 800e018:	4620      	mov	r0, r4
 800e01a:	f000 fec3 	bl	800eda4 <_Balloc>
 800e01e:	4605      	mov	r5, r0
 800e020:	b928      	cbnz	r0, 800e02e <_dtoa_r+0x9be>
 800e022:	4b87      	ldr	r3, [pc, #540]	; (800e240 <_dtoa_r+0xbd0>)
 800e024:	4602      	mov	r2, r0
 800e026:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e02a:	f7ff bb3b 	b.w	800d6a4 <_dtoa_r+0x34>
 800e02e:	693a      	ldr	r2, [r7, #16]
 800e030:	3202      	adds	r2, #2
 800e032:	0092      	lsls	r2, r2, #2
 800e034:	f107 010c 	add.w	r1, r7, #12
 800e038:	300c      	adds	r0, #12
 800e03a:	f7fd fe01 	bl	800bc40 <memcpy>
 800e03e:	2201      	movs	r2, #1
 800e040:	4629      	mov	r1, r5
 800e042:	4620      	mov	r0, r4
 800e044:	f001 f90a 	bl	800f25c <__lshift>
 800e048:	9b01      	ldr	r3, [sp, #4]
 800e04a:	f103 0901 	add.w	r9, r3, #1
 800e04e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e052:	4413      	add	r3, r2
 800e054:	9305      	str	r3, [sp, #20]
 800e056:	f00a 0301 	and.w	r3, sl, #1
 800e05a:	46b8      	mov	r8, r7
 800e05c:	9304      	str	r3, [sp, #16]
 800e05e:	4607      	mov	r7, r0
 800e060:	4631      	mov	r1, r6
 800e062:	ee18 0a10 	vmov	r0, s16
 800e066:	f7ff fa75 	bl	800d554 <quorem>
 800e06a:	4641      	mov	r1, r8
 800e06c:	9002      	str	r0, [sp, #8]
 800e06e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e072:	ee18 0a10 	vmov	r0, s16
 800e076:	f001 f961 	bl	800f33c <__mcmp>
 800e07a:	463a      	mov	r2, r7
 800e07c:	9003      	str	r0, [sp, #12]
 800e07e:	4631      	mov	r1, r6
 800e080:	4620      	mov	r0, r4
 800e082:	f001 f977 	bl	800f374 <__mdiff>
 800e086:	68c2      	ldr	r2, [r0, #12]
 800e088:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800e08c:	4605      	mov	r5, r0
 800e08e:	bb02      	cbnz	r2, 800e0d2 <_dtoa_r+0xa62>
 800e090:	4601      	mov	r1, r0
 800e092:	ee18 0a10 	vmov	r0, s16
 800e096:	f001 f951 	bl	800f33c <__mcmp>
 800e09a:	4602      	mov	r2, r0
 800e09c:	4629      	mov	r1, r5
 800e09e:	4620      	mov	r0, r4
 800e0a0:	9207      	str	r2, [sp, #28]
 800e0a2:	f000 febf 	bl	800ee24 <_Bfree>
 800e0a6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e0aa:	ea43 0102 	orr.w	r1, r3, r2
 800e0ae:	9b04      	ldr	r3, [sp, #16]
 800e0b0:	430b      	orrs	r3, r1
 800e0b2:	464d      	mov	r5, r9
 800e0b4:	d10f      	bne.n	800e0d6 <_dtoa_r+0xa66>
 800e0b6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e0ba:	d02a      	beq.n	800e112 <_dtoa_r+0xaa2>
 800e0bc:	9b03      	ldr	r3, [sp, #12]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	dd02      	ble.n	800e0c8 <_dtoa_r+0xa58>
 800e0c2:	9b02      	ldr	r3, [sp, #8]
 800e0c4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e0c8:	f88b a000 	strb.w	sl, [fp]
 800e0cc:	e775      	b.n	800dfba <_dtoa_r+0x94a>
 800e0ce:	4638      	mov	r0, r7
 800e0d0:	e7ba      	b.n	800e048 <_dtoa_r+0x9d8>
 800e0d2:	2201      	movs	r2, #1
 800e0d4:	e7e2      	b.n	800e09c <_dtoa_r+0xa2c>
 800e0d6:	9b03      	ldr	r3, [sp, #12]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	db04      	blt.n	800e0e6 <_dtoa_r+0xa76>
 800e0dc:	9906      	ldr	r1, [sp, #24]
 800e0de:	430b      	orrs	r3, r1
 800e0e0:	9904      	ldr	r1, [sp, #16]
 800e0e2:	430b      	orrs	r3, r1
 800e0e4:	d122      	bne.n	800e12c <_dtoa_r+0xabc>
 800e0e6:	2a00      	cmp	r2, #0
 800e0e8:	ddee      	ble.n	800e0c8 <_dtoa_r+0xa58>
 800e0ea:	ee18 1a10 	vmov	r1, s16
 800e0ee:	2201      	movs	r2, #1
 800e0f0:	4620      	mov	r0, r4
 800e0f2:	f001 f8b3 	bl	800f25c <__lshift>
 800e0f6:	4631      	mov	r1, r6
 800e0f8:	ee08 0a10 	vmov	s16, r0
 800e0fc:	f001 f91e 	bl	800f33c <__mcmp>
 800e100:	2800      	cmp	r0, #0
 800e102:	dc03      	bgt.n	800e10c <_dtoa_r+0xa9c>
 800e104:	d1e0      	bne.n	800e0c8 <_dtoa_r+0xa58>
 800e106:	f01a 0f01 	tst.w	sl, #1
 800e10a:	d0dd      	beq.n	800e0c8 <_dtoa_r+0xa58>
 800e10c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e110:	d1d7      	bne.n	800e0c2 <_dtoa_r+0xa52>
 800e112:	2339      	movs	r3, #57	; 0x39
 800e114:	f88b 3000 	strb.w	r3, [fp]
 800e118:	462b      	mov	r3, r5
 800e11a:	461d      	mov	r5, r3
 800e11c:	3b01      	subs	r3, #1
 800e11e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e122:	2a39      	cmp	r2, #57	; 0x39
 800e124:	d071      	beq.n	800e20a <_dtoa_r+0xb9a>
 800e126:	3201      	adds	r2, #1
 800e128:	701a      	strb	r2, [r3, #0]
 800e12a:	e746      	b.n	800dfba <_dtoa_r+0x94a>
 800e12c:	2a00      	cmp	r2, #0
 800e12e:	dd07      	ble.n	800e140 <_dtoa_r+0xad0>
 800e130:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e134:	d0ed      	beq.n	800e112 <_dtoa_r+0xaa2>
 800e136:	f10a 0301 	add.w	r3, sl, #1
 800e13a:	f88b 3000 	strb.w	r3, [fp]
 800e13e:	e73c      	b.n	800dfba <_dtoa_r+0x94a>
 800e140:	9b05      	ldr	r3, [sp, #20]
 800e142:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e146:	4599      	cmp	r9, r3
 800e148:	d047      	beq.n	800e1da <_dtoa_r+0xb6a>
 800e14a:	ee18 1a10 	vmov	r1, s16
 800e14e:	2300      	movs	r3, #0
 800e150:	220a      	movs	r2, #10
 800e152:	4620      	mov	r0, r4
 800e154:	f000 fe88 	bl	800ee68 <__multadd>
 800e158:	45b8      	cmp	r8, r7
 800e15a:	ee08 0a10 	vmov	s16, r0
 800e15e:	f04f 0300 	mov.w	r3, #0
 800e162:	f04f 020a 	mov.w	r2, #10
 800e166:	4641      	mov	r1, r8
 800e168:	4620      	mov	r0, r4
 800e16a:	d106      	bne.n	800e17a <_dtoa_r+0xb0a>
 800e16c:	f000 fe7c 	bl	800ee68 <__multadd>
 800e170:	4680      	mov	r8, r0
 800e172:	4607      	mov	r7, r0
 800e174:	f109 0901 	add.w	r9, r9, #1
 800e178:	e772      	b.n	800e060 <_dtoa_r+0x9f0>
 800e17a:	f000 fe75 	bl	800ee68 <__multadd>
 800e17e:	4639      	mov	r1, r7
 800e180:	4680      	mov	r8, r0
 800e182:	2300      	movs	r3, #0
 800e184:	220a      	movs	r2, #10
 800e186:	4620      	mov	r0, r4
 800e188:	f000 fe6e 	bl	800ee68 <__multadd>
 800e18c:	4607      	mov	r7, r0
 800e18e:	e7f1      	b.n	800e174 <_dtoa_r+0xb04>
 800e190:	9b03      	ldr	r3, [sp, #12]
 800e192:	9302      	str	r3, [sp, #8]
 800e194:	9d01      	ldr	r5, [sp, #4]
 800e196:	ee18 0a10 	vmov	r0, s16
 800e19a:	4631      	mov	r1, r6
 800e19c:	f7ff f9da 	bl	800d554 <quorem>
 800e1a0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e1a4:	9b01      	ldr	r3, [sp, #4]
 800e1a6:	f805 ab01 	strb.w	sl, [r5], #1
 800e1aa:	1aea      	subs	r2, r5, r3
 800e1ac:	9b02      	ldr	r3, [sp, #8]
 800e1ae:	4293      	cmp	r3, r2
 800e1b0:	dd09      	ble.n	800e1c6 <_dtoa_r+0xb56>
 800e1b2:	ee18 1a10 	vmov	r1, s16
 800e1b6:	2300      	movs	r3, #0
 800e1b8:	220a      	movs	r2, #10
 800e1ba:	4620      	mov	r0, r4
 800e1bc:	f000 fe54 	bl	800ee68 <__multadd>
 800e1c0:	ee08 0a10 	vmov	s16, r0
 800e1c4:	e7e7      	b.n	800e196 <_dtoa_r+0xb26>
 800e1c6:	9b02      	ldr	r3, [sp, #8]
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	bfc8      	it	gt
 800e1cc:	461d      	movgt	r5, r3
 800e1ce:	9b01      	ldr	r3, [sp, #4]
 800e1d0:	bfd8      	it	le
 800e1d2:	2501      	movle	r5, #1
 800e1d4:	441d      	add	r5, r3
 800e1d6:	f04f 0800 	mov.w	r8, #0
 800e1da:	ee18 1a10 	vmov	r1, s16
 800e1de:	2201      	movs	r2, #1
 800e1e0:	4620      	mov	r0, r4
 800e1e2:	f001 f83b 	bl	800f25c <__lshift>
 800e1e6:	4631      	mov	r1, r6
 800e1e8:	ee08 0a10 	vmov	s16, r0
 800e1ec:	f001 f8a6 	bl	800f33c <__mcmp>
 800e1f0:	2800      	cmp	r0, #0
 800e1f2:	dc91      	bgt.n	800e118 <_dtoa_r+0xaa8>
 800e1f4:	d102      	bne.n	800e1fc <_dtoa_r+0xb8c>
 800e1f6:	f01a 0f01 	tst.w	sl, #1
 800e1fa:	d18d      	bne.n	800e118 <_dtoa_r+0xaa8>
 800e1fc:	462b      	mov	r3, r5
 800e1fe:	461d      	mov	r5, r3
 800e200:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e204:	2a30      	cmp	r2, #48	; 0x30
 800e206:	d0fa      	beq.n	800e1fe <_dtoa_r+0xb8e>
 800e208:	e6d7      	b.n	800dfba <_dtoa_r+0x94a>
 800e20a:	9a01      	ldr	r2, [sp, #4]
 800e20c:	429a      	cmp	r2, r3
 800e20e:	d184      	bne.n	800e11a <_dtoa_r+0xaaa>
 800e210:	9b00      	ldr	r3, [sp, #0]
 800e212:	3301      	adds	r3, #1
 800e214:	9300      	str	r3, [sp, #0]
 800e216:	2331      	movs	r3, #49	; 0x31
 800e218:	7013      	strb	r3, [r2, #0]
 800e21a:	e6ce      	b.n	800dfba <_dtoa_r+0x94a>
 800e21c:	4b09      	ldr	r3, [pc, #36]	; (800e244 <_dtoa_r+0xbd4>)
 800e21e:	f7ff ba95 	b.w	800d74c <_dtoa_r+0xdc>
 800e222:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e224:	2b00      	cmp	r3, #0
 800e226:	f47f aa6e 	bne.w	800d706 <_dtoa_r+0x96>
 800e22a:	4b07      	ldr	r3, [pc, #28]	; (800e248 <_dtoa_r+0xbd8>)
 800e22c:	f7ff ba8e 	b.w	800d74c <_dtoa_r+0xdc>
 800e230:	9b02      	ldr	r3, [sp, #8]
 800e232:	2b00      	cmp	r3, #0
 800e234:	dcae      	bgt.n	800e194 <_dtoa_r+0xb24>
 800e236:	9b06      	ldr	r3, [sp, #24]
 800e238:	2b02      	cmp	r3, #2
 800e23a:	f73f aea8 	bgt.w	800df8e <_dtoa_r+0x91e>
 800e23e:	e7a9      	b.n	800e194 <_dtoa_r+0xb24>
 800e240:	08011c98 	.word	0x08011c98
 800e244:	08011aa4 	.word	0x08011aa4
 800e248:	08011c19 	.word	0x08011c19

0800e24c <__sflush_r>:
 800e24c:	898a      	ldrh	r2, [r1, #12]
 800e24e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e252:	4605      	mov	r5, r0
 800e254:	0710      	lsls	r0, r2, #28
 800e256:	460c      	mov	r4, r1
 800e258:	d458      	bmi.n	800e30c <__sflush_r+0xc0>
 800e25a:	684b      	ldr	r3, [r1, #4]
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	dc05      	bgt.n	800e26c <__sflush_r+0x20>
 800e260:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e262:	2b00      	cmp	r3, #0
 800e264:	dc02      	bgt.n	800e26c <__sflush_r+0x20>
 800e266:	2000      	movs	r0, #0
 800e268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e26c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e26e:	2e00      	cmp	r6, #0
 800e270:	d0f9      	beq.n	800e266 <__sflush_r+0x1a>
 800e272:	2300      	movs	r3, #0
 800e274:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e278:	682f      	ldr	r7, [r5, #0]
 800e27a:	602b      	str	r3, [r5, #0]
 800e27c:	d032      	beq.n	800e2e4 <__sflush_r+0x98>
 800e27e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e280:	89a3      	ldrh	r3, [r4, #12]
 800e282:	075a      	lsls	r2, r3, #29
 800e284:	d505      	bpl.n	800e292 <__sflush_r+0x46>
 800e286:	6863      	ldr	r3, [r4, #4]
 800e288:	1ac0      	subs	r0, r0, r3
 800e28a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e28c:	b10b      	cbz	r3, 800e292 <__sflush_r+0x46>
 800e28e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e290:	1ac0      	subs	r0, r0, r3
 800e292:	2300      	movs	r3, #0
 800e294:	4602      	mov	r2, r0
 800e296:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e298:	6a21      	ldr	r1, [r4, #32]
 800e29a:	4628      	mov	r0, r5
 800e29c:	47b0      	blx	r6
 800e29e:	1c43      	adds	r3, r0, #1
 800e2a0:	89a3      	ldrh	r3, [r4, #12]
 800e2a2:	d106      	bne.n	800e2b2 <__sflush_r+0x66>
 800e2a4:	6829      	ldr	r1, [r5, #0]
 800e2a6:	291d      	cmp	r1, #29
 800e2a8:	d82c      	bhi.n	800e304 <__sflush_r+0xb8>
 800e2aa:	4a2a      	ldr	r2, [pc, #168]	; (800e354 <__sflush_r+0x108>)
 800e2ac:	40ca      	lsrs	r2, r1
 800e2ae:	07d6      	lsls	r6, r2, #31
 800e2b0:	d528      	bpl.n	800e304 <__sflush_r+0xb8>
 800e2b2:	2200      	movs	r2, #0
 800e2b4:	6062      	str	r2, [r4, #4]
 800e2b6:	04d9      	lsls	r1, r3, #19
 800e2b8:	6922      	ldr	r2, [r4, #16]
 800e2ba:	6022      	str	r2, [r4, #0]
 800e2bc:	d504      	bpl.n	800e2c8 <__sflush_r+0x7c>
 800e2be:	1c42      	adds	r2, r0, #1
 800e2c0:	d101      	bne.n	800e2c6 <__sflush_r+0x7a>
 800e2c2:	682b      	ldr	r3, [r5, #0]
 800e2c4:	b903      	cbnz	r3, 800e2c8 <__sflush_r+0x7c>
 800e2c6:	6560      	str	r0, [r4, #84]	; 0x54
 800e2c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e2ca:	602f      	str	r7, [r5, #0]
 800e2cc:	2900      	cmp	r1, #0
 800e2ce:	d0ca      	beq.n	800e266 <__sflush_r+0x1a>
 800e2d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e2d4:	4299      	cmp	r1, r3
 800e2d6:	d002      	beq.n	800e2de <__sflush_r+0x92>
 800e2d8:	4628      	mov	r0, r5
 800e2da:	f001 fa3b 	bl	800f754 <_free_r>
 800e2de:	2000      	movs	r0, #0
 800e2e0:	6360      	str	r0, [r4, #52]	; 0x34
 800e2e2:	e7c1      	b.n	800e268 <__sflush_r+0x1c>
 800e2e4:	6a21      	ldr	r1, [r4, #32]
 800e2e6:	2301      	movs	r3, #1
 800e2e8:	4628      	mov	r0, r5
 800e2ea:	47b0      	blx	r6
 800e2ec:	1c41      	adds	r1, r0, #1
 800e2ee:	d1c7      	bne.n	800e280 <__sflush_r+0x34>
 800e2f0:	682b      	ldr	r3, [r5, #0]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d0c4      	beq.n	800e280 <__sflush_r+0x34>
 800e2f6:	2b1d      	cmp	r3, #29
 800e2f8:	d001      	beq.n	800e2fe <__sflush_r+0xb2>
 800e2fa:	2b16      	cmp	r3, #22
 800e2fc:	d101      	bne.n	800e302 <__sflush_r+0xb6>
 800e2fe:	602f      	str	r7, [r5, #0]
 800e300:	e7b1      	b.n	800e266 <__sflush_r+0x1a>
 800e302:	89a3      	ldrh	r3, [r4, #12]
 800e304:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e308:	81a3      	strh	r3, [r4, #12]
 800e30a:	e7ad      	b.n	800e268 <__sflush_r+0x1c>
 800e30c:	690f      	ldr	r7, [r1, #16]
 800e30e:	2f00      	cmp	r7, #0
 800e310:	d0a9      	beq.n	800e266 <__sflush_r+0x1a>
 800e312:	0793      	lsls	r3, r2, #30
 800e314:	680e      	ldr	r6, [r1, #0]
 800e316:	bf08      	it	eq
 800e318:	694b      	ldreq	r3, [r1, #20]
 800e31a:	600f      	str	r7, [r1, #0]
 800e31c:	bf18      	it	ne
 800e31e:	2300      	movne	r3, #0
 800e320:	eba6 0807 	sub.w	r8, r6, r7
 800e324:	608b      	str	r3, [r1, #8]
 800e326:	f1b8 0f00 	cmp.w	r8, #0
 800e32a:	dd9c      	ble.n	800e266 <__sflush_r+0x1a>
 800e32c:	6a21      	ldr	r1, [r4, #32]
 800e32e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e330:	4643      	mov	r3, r8
 800e332:	463a      	mov	r2, r7
 800e334:	4628      	mov	r0, r5
 800e336:	47b0      	blx	r6
 800e338:	2800      	cmp	r0, #0
 800e33a:	dc06      	bgt.n	800e34a <__sflush_r+0xfe>
 800e33c:	89a3      	ldrh	r3, [r4, #12]
 800e33e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e342:	81a3      	strh	r3, [r4, #12]
 800e344:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e348:	e78e      	b.n	800e268 <__sflush_r+0x1c>
 800e34a:	4407      	add	r7, r0
 800e34c:	eba8 0800 	sub.w	r8, r8, r0
 800e350:	e7e9      	b.n	800e326 <__sflush_r+0xda>
 800e352:	bf00      	nop
 800e354:	20400001 	.word	0x20400001

0800e358 <_fflush_r>:
 800e358:	b538      	push	{r3, r4, r5, lr}
 800e35a:	690b      	ldr	r3, [r1, #16]
 800e35c:	4605      	mov	r5, r0
 800e35e:	460c      	mov	r4, r1
 800e360:	b913      	cbnz	r3, 800e368 <_fflush_r+0x10>
 800e362:	2500      	movs	r5, #0
 800e364:	4628      	mov	r0, r5
 800e366:	bd38      	pop	{r3, r4, r5, pc}
 800e368:	b118      	cbz	r0, 800e372 <_fflush_r+0x1a>
 800e36a:	6983      	ldr	r3, [r0, #24]
 800e36c:	b90b      	cbnz	r3, 800e372 <_fflush_r+0x1a>
 800e36e:	f000 f887 	bl	800e480 <__sinit>
 800e372:	4b14      	ldr	r3, [pc, #80]	; (800e3c4 <_fflush_r+0x6c>)
 800e374:	429c      	cmp	r4, r3
 800e376:	d11b      	bne.n	800e3b0 <_fflush_r+0x58>
 800e378:	686c      	ldr	r4, [r5, #4]
 800e37a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d0ef      	beq.n	800e362 <_fflush_r+0xa>
 800e382:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e384:	07d0      	lsls	r0, r2, #31
 800e386:	d404      	bmi.n	800e392 <_fflush_r+0x3a>
 800e388:	0599      	lsls	r1, r3, #22
 800e38a:	d402      	bmi.n	800e392 <_fflush_r+0x3a>
 800e38c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e38e:	f000 fc88 	bl	800eca2 <__retarget_lock_acquire_recursive>
 800e392:	4628      	mov	r0, r5
 800e394:	4621      	mov	r1, r4
 800e396:	f7ff ff59 	bl	800e24c <__sflush_r>
 800e39a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e39c:	07da      	lsls	r2, r3, #31
 800e39e:	4605      	mov	r5, r0
 800e3a0:	d4e0      	bmi.n	800e364 <_fflush_r+0xc>
 800e3a2:	89a3      	ldrh	r3, [r4, #12]
 800e3a4:	059b      	lsls	r3, r3, #22
 800e3a6:	d4dd      	bmi.n	800e364 <_fflush_r+0xc>
 800e3a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e3aa:	f000 fc7b 	bl	800eca4 <__retarget_lock_release_recursive>
 800e3ae:	e7d9      	b.n	800e364 <_fflush_r+0xc>
 800e3b0:	4b05      	ldr	r3, [pc, #20]	; (800e3c8 <_fflush_r+0x70>)
 800e3b2:	429c      	cmp	r4, r3
 800e3b4:	d101      	bne.n	800e3ba <_fflush_r+0x62>
 800e3b6:	68ac      	ldr	r4, [r5, #8]
 800e3b8:	e7df      	b.n	800e37a <_fflush_r+0x22>
 800e3ba:	4b04      	ldr	r3, [pc, #16]	; (800e3cc <_fflush_r+0x74>)
 800e3bc:	429c      	cmp	r4, r3
 800e3be:	bf08      	it	eq
 800e3c0:	68ec      	ldreq	r4, [r5, #12]
 800e3c2:	e7da      	b.n	800e37a <_fflush_r+0x22>
 800e3c4:	08011ccc 	.word	0x08011ccc
 800e3c8:	08011cec 	.word	0x08011cec
 800e3cc:	08011cac 	.word	0x08011cac

0800e3d0 <std>:
 800e3d0:	2300      	movs	r3, #0
 800e3d2:	b510      	push	{r4, lr}
 800e3d4:	4604      	mov	r4, r0
 800e3d6:	e9c0 3300 	strd	r3, r3, [r0]
 800e3da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e3de:	6083      	str	r3, [r0, #8]
 800e3e0:	8181      	strh	r1, [r0, #12]
 800e3e2:	6643      	str	r3, [r0, #100]	; 0x64
 800e3e4:	81c2      	strh	r2, [r0, #14]
 800e3e6:	6183      	str	r3, [r0, #24]
 800e3e8:	4619      	mov	r1, r3
 800e3ea:	2208      	movs	r2, #8
 800e3ec:	305c      	adds	r0, #92	; 0x5c
 800e3ee:	f7fd fc35 	bl	800bc5c <memset>
 800e3f2:	4b05      	ldr	r3, [pc, #20]	; (800e408 <std+0x38>)
 800e3f4:	6263      	str	r3, [r4, #36]	; 0x24
 800e3f6:	4b05      	ldr	r3, [pc, #20]	; (800e40c <std+0x3c>)
 800e3f8:	62a3      	str	r3, [r4, #40]	; 0x28
 800e3fa:	4b05      	ldr	r3, [pc, #20]	; (800e410 <std+0x40>)
 800e3fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e3fe:	4b05      	ldr	r3, [pc, #20]	; (800e414 <std+0x44>)
 800e400:	6224      	str	r4, [r4, #32]
 800e402:	6323      	str	r3, [r4, #48]	; 0x30
 800e404:	bd10      	pop	{r4, pc}
 800e406:	bf00      	nop
 800e408:	0800fbf9 	.word	0x0800fbf9
 800e40c:	0800fc1b 	.word	0x0800fc1b
 800e410:	0800fc53 	.word	0x0800fc53
 800e414:	0800fc77 	.word	0x0800fc77

0800e418 <_cleanup_r>:
 800e418:	4901      	ldr	r1, [pc, #4]	; (800e420 <_cleanup_r+0x8>)
 800e41a:	f000 b8af 	b.w	800e57c <_fwalk_reent>
 800e41e:	bf00      	nop
 800e420:	0800e359 	.word	0x0800e359

0800e424 <__sfmoreglue>:
 800e424:	b570      	push	{r4, r5, r6, lr}
 800e426:	2268      	movs	r2, #104	; 0x68
 800e428:	1e4d      	subs	r5, r1, #1
 800e42a:	4355      	muls	r5, r2
 800e42c:	460e      	mov	r6, r1
 800e42e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e432:	f001 f9fb 	bl	800f82c <_malloc_r>
 800e436:	4604      	mov	r4, r0
 800e438:	b140      	cbz	r0, 800e44c <__sfmoreglue+0x28>
 800e43a:	2100      	movs	r1, #0
 800e43c:	e9c0 1600 	strd	r1, r6, [r0]
 800e440:	300c      	adds	r0, #12
 800e442:	60a0      	str	r0, [r4, #8]
 800e444:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e448:	f7fd fc08 	bl	800bc5c <memset>
 800e44c:	4620      	mov	r0, r4
 800e44e:	bd70      	pop	{r4, r5, r6, pc}

0800e450 <__sfp_lock_acquire>:
 800e450:	4801      	ldr	r0, [pc, #4]	; (800e458 <__sfp_lock_acquire+0x8>)
 800e452:	f000 bc26 	b.w	800eca2 <__retarget_lock_acquire_recursive>
 800e456:	bf00      	nop
 800e458:	20009695 	.word	0x20009695

0800e45c <__sfp_lock_release>:
 800e45c:	4801      	ldr	r0, [pc, #4]	; (800e464 <__sfp_lock_release+0x8>)
 800e45e:	f000 bc21 	b.w	800eca4 <__retarget_lock_release_recursive>
 800e462:	bf00      	nop
 800e464:	20009695 	.word	0x20009695

0800e468 <__sinit_lock_acquire>:
 800e468:	4801      	ldr	r0, [pc, #4]	; (800e470 <__sinit_lock_acquire+0x8>)
 800e46a:	f000 bc1a 	b.w	800eca2 <__retarget_lock_acquire_recursive>
 800e46e:	bf00      	nop
 800e470:	20009696 	.word	0x20009696

0800e474 <__sinit_lock_release>:
 800e474:	4801      	ldr	r0, [pc, #4]	; (800e47c <__sinit_lock_release+0x8>)
 800e476:	f000 bc15 	b.w	800eca4 <__retarget_lock_release_recursive>
 800e47a:	bf00      	nop
 800e47c:	20009696 	.word	0x20009696

0800e480 <__sinit>:
 800e480:	b510      	push	{r4, lr}
 800e482:	4604      	mov	r4, r0
 800e484:	f7ff fff0 	bl	800e468 <__sinit_lock_acquire>
 800e488:	69a3      	ldr	r3, [r4, #24]
 800e48a:	b11b      	cbz	r3, 800e494 <__sinit+0x14>
 800e48c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e490:	f7ff bff0 	b.w	800e474 <__sinit_lock_release>
 800e494:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e498:	6523      	str	r3, [r4, #80]	; 0x50
 800e49a:	4b13      	ldr	r3, [pc, #76]	; (800e4e8 <__sinit+0x68>)
 800e49c:	4a13      	ldr	r2, [pc, #76]	; (800e4ec <__sinit+0x6c>)
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	62a2      	str	r2, [r4, #40]	; 0x28
 800e4a2:	42a3      	cmp	r3, r4
 800e4a4:	bf04      	itt	eq
 800e4a6:	2301      	moveq	r3, #1
 800e4a8:	61a3      	streq	r3, [r4, #24]
 800e4aa:	4620      	mov	r0, r4
 800e4ac:	f000 f820 	bl	800e4f0 <__sfp>
 800e4b0:	6060      	str	r0, [r4, #4]
 800e4b2:	4620      	mov	r0, r4
 800e4b4:	f000 f81c 	bl	800e4f0 <__sfp>
 800e4b8:	60a0      	str	r0, [r4, #8]
 800e4ba:	4620      	mov	r0, r4
 800e4bc:	f000 f818 	bl	800e4f0 <__sfp>
 800e4c0:	2200      	movs	r2, #0
 800e4c2:	60e0      	str	r0, [r4, #12]
 800e4c4:	2104      	movs	r1, #4
 800e4c6:	6860      	ldr	r0, [r4, #4]
 800e4c8:	f7ff ff82 	bl	800e3d0 <std>
 800e4cc:	68a0      	ldr	r0, [r4, #8]
 800e4ce:	2201      	movs	r2, #1
 800e4d0:	2109      	movs	r1, #9
 800e4d2:	f7ff ff7d 	bl	800e3d0 <std>
 800e4d6:	68e0      	ldr	r0, [r4, #12]
 800e4d8:	2202      	movs	r2, #2
 800e4da:	2112      	movs	r1, #18
 800e4dc:	f7ff ff78 	bl	800e3d0 <std>
 800e4e0:	2301      	movs	r3, #1
 800e4e2:	61a3      	str	r3, [r4, #24]
 800e4e4:	e7d2      	b.n	800e48c <__sinit+0xc>
 800e4e6:	bf00      	nop
 800e4e8:	08011a90 	.word	0x08011a90
 800e4ec:	0800e419 	.word	0x0800e419

0800e4f0 <__sfp>:
 800e4f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4f2:	4607      	mov	r7, r0
 800e4f4:	f7ff ffac 	bl	800e450 <__sfp_lock_acquire>
 800e4f8:	4b1e      	ldr	r3, [pc, #120]	; (800e574 <__sfp+0x84>)
 800e4fa:	681e      	ldr	r6, [r3, #0]
 800e4fc:	69b3      	ldr	r3, [r6, #24]
 800e4fe:	b913      	cbnz	r3, 800e506 <__sfp+0x16>
 800e500:	4630      	mov	r0, r6
 800e502:	f7ff ffbd 	bl	800e480 <__sinit>
 800e506:	3648      	adds	r6, #72	; 0x48
 800e508:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e50c:	3b01      	subs	r3, #1
 800e50e:	d503      	bpl.n	800e518 <__sfp+0x28>
 800e510:	6833      	ldr	r3, [r6, #0]
 800e512:	b30b      	cbz	r3, 800e558 <__sfp+0x68>
 800e514:	6836      	ldr	r6, [r6, #0]
 800e516:	e7f7      	b.n	800e508 <__sfp+0x18>
 800e518:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e51c:	b9d5      	cbnz	r5, 800e554 <__sfp+0x64>
 800e51e:	4b16      	ldr	r3, [pc, #88]	; (800e578 <__sfp+0x88>)
 800e520:	60e3      	str	r3, [r4, #12]
 800e522:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e526:	6665      	str	r5, [r4, #100]	; 0x64
 800e528:	f000 fbba 	bl	800eca0 <__retarget_lock_init_recursive>
 800e52c:	f7ff ff96 	bl	800e45c <__sfp_lock_release>
 800e530:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e534:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e538:	6025      	str	r5, [r4, #0]
 800e53a:	61a5      	str	r5, [r4, #24]
 800e53c:	2208      	movs	r2, #8
 800e53e:	4629      	mov	r1, r5
 800e540:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e544:	f7fd fb8a 	bl	800bc5c <memset>
 800e548:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e54c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e550:	4620      	mov	r0, r4
 800e552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e554:	3468      	adds	r4, #104	; 0x68
 800e556:	e7d9      	b.n	800e50c <__sfp+0x1c>
 800e558:	2104      	movs	r1, #4
 800e55a:	4638      	mov	r0, r7
 800e55c:	f7ff ff62 	bl	800e424 <__sfmoreglue>
 800e560:	4604      	mov	r4, r0
 800e562:	6030      	str	r0, [r6, #0]
 800e564:	2800      	cmp	r0, #0
 800e566:	d1d5      	bne.n	800e514 <__sfp+0x24>
 800e568:	f7ff ff78 	bl	800e45c <__sfp_lock_release>
 800e56c:	230c      	movs	r3, #12
 800e56e:	603b      	str	r3, [r7, #0]
 800e570:	e7ee      	b.n	800e550 <__sfp+0x60>
 800e572:	bf00      	nop
 800e574:	08011a90 	.word	0x08011a90
 800e578:	ffff0001 	.word	0xffff0001

0800e57c <_fwalk_reent>:
 800e57c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e580:	4606      	mov	r6, r0
 800e582:	4688      	mov	r8, r1
 800e584:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e588:	2700      	movs	r7, #0
 800e58a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e58e:	f1b9 0901 	subs.w	r9, r9, #1
 800e592:	d505      	bpl.n	800e5a0 <_fwalk_reent+0x24>
 800e594:	6824      	ldr	r4, [r4, #0]
 800e596:	2c00      	cmp	r4, #0
 800e598:	d1f7      	bne.n	800e58a <_fwalk_reent+0xe>
 800e59a:	4638      	mov	r0, r7
 800e59c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5a0:	89ab      	ldrh	r3, [r5, #12]
 800e5a2:	2b01      	cmp	r3, #1
 800e5a4:	d907      	bls.n	800e5b6 <_fwalk_reent+0x3a>
 800e5a6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e5aa:	3301      	adds	r3, #1
 800e5ac:	d003      	beq.n	800e5b6 <_fwalk_reent+0x3a>
 800e5ae:	4629      	mov	r1, r5
 800e5b0:	4630      	mov	r0, r6
 800e5b2:	47c0      	blx	r8
 800e5b4:	4307      	orrs	r7, r0
 800e5b6:	3568      	adds	r5, #104	; 0x68
 800e5b8:	e7e9      	b.n	800e58e <_fwalk_reent+0x12>

0800e5ba <rshift>:
 800e5ba:	6903      	ldr	r3, [r0, #16]
 800e5bc:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e5c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e5c4:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e5c8:	f100 0414 	add.w	r4, r0, #20
 800e5cc:	dd45      	ble.n	800e65a <rshift+0xa0>
 800e5ce:	f011 011f 	ands.w	r1, r1, #31
 800e5d2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e5d6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e5da:	d10c      	bne.n	800e5f6 <rshift+0x3c>
 800e5dc:	f100 0710 	add.w	r7, r0, #16
 800e5e0:	4629      	mov	r1, r5
 800e5e2:	42b1      	cmp	r1, r6
 800e5e4:	d334      	bcc.n	800e650 <rshift+0x96>
 800e5e6:	1a9b      	subs	r3, r3, r2
 800e5e8:	009b      	lsls	r3, r3, #2
 800e5ea:	1eea      	subs	r2, r5, #3
 800e5ec:	4296      	cmp	r6, r2
 800e5ee:	bf38      	it	cc
 800e5f0:	2300      	movcc	r3, #0
 800e5f2:	4423      	add	r3, r4
 800e5f4:	e015      	b.n	800e622 <rshift+0x68>
 800e5f6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e5fa:	f1c1 0820 	rsb	r8, r1, #32
 800e5fe:	40cf      	lsrs	r7, r1
 800e600:	f105 0e04 	add.w	lr, r5, #4
 800e604:	46a1      	mov	r9, r4
 800e606:	4576      	cmp	r6, lr
 800e608:	46f4      	mov	ip, lr
 800e60a:	d815      	bhi.n	800e638 <rshift+0x7e>
 800e60c:	1a9a      	subs	r2, r3, r2
 800e60e:	0092      	lsls	r2, r2, #2
 800e610:	3a04      	subs	r2, #4
 800e612:	3501      	adds	r5, #1
 800e614:	42ae      	cmp	r6, r5
 800e616:	bf38      	it	cc
 800e618:	2200      	movcc	r2, #0
 800e61a:	18a3      	adds	r3, r4, r2
 800e61c:	50a7      	str	r7, [r4, r2]
 800e61e:	b107      	cbz	r7, 800e622 <rshift+0x68>
 800e620:	3304      	adds	r3, #4
 800e622:	1b1a      	subs	r2, r3, r4
 800e624:	42a3      	cmp	r3, r4
 800e626:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e62a:	bf08      	it	eq
 800e62c:	2300      	moveq	r3, #0
 800e62e:	6102      	str	r2, [r0, #16]
 800e630:	bf08      	it	eq
 800e632:	6143      	streq	r3, [r0, #20]
 800e634:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e638:	f8dc c000 	ldr.w	ip, [ip]
 800e63c:	fa0c fc08 	lsl.w	ip, ip, r8
 800e640:	ea4c 0707 	orr.w	r7, ip, r7
 800e644:	f849 7b04 	str.w	r7, [r9], #4
 800e648:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e64c:	40cf      	lsrs	r7, r1
 800e64e:	e7da      	b.n	800e606 <rshift+0x4c>
 800e650:	f851 cb04 	ldr.w	ip, [r1], #4
 800e654:	f847 cf04 	str.w	ip, [r7, #4]!
 800e658:	e7c3      	b.n	800e5e2 <rshift+0x28>
 800e65a:	4623      	mov	r3, r4
 800e65c:	e7e1      	b.n	800e622 <rshift+0x68>

0800e65e <__hexdig_fun>:
 800e65e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e662:	2b09      	cmp	r3, #9
 800e664:	d802      	bhi.n	800e66c <__hexdig_fun+0xe>
 800e666:	3820      	subs	r0, #32
 800e668:	b2c0      	uxtb	r0, r0
 800e66a:	4770      	bx	lr
 800e66c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e670:	2b05      	cmp	r3, #5
 800e672:	d801      	bhi.n	800e678 <__hexdig_fun+0x1a>
 800e674:	3847      	subs	r0, #71	; 0x47
 800e676:	e7f7      	b.n	800e668 <__hexdig_fun+0xa>
 800e678:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e67c:	2b05      	cmp	r3, #5
 800e67e:	d801      	bhi.n	800e684 <__hexdig_fun+0x26>
 800e680:	3827      	subs	r0, #39	; 0x27
 800e682:	e7f1      	b.n	800e668 <__hexdig_fun+0xa>
 800e684:	2000      	movs	r0, #0
 800e686:	4770      	bx	lr

0800e688 <__gethex>:
 800e688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e68c:	ed2d 8b02 	vpush	{d8}
 800e690:	b089      	sub	sp, #36	; 0x24
 800e692:	ee08 0a10 	vmov	s16, r0
 800e696:	9304      	str	r3, [sp, #16]
 800e698:	4bb4      	ldr	r3, [pc, #720]	; (800e96c <__gethex+0x2e4>)
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	9301      	str	r3, [sp, #4]
 800e69e:	4618      	mov	r0, r3
 800e6a0:	468b      	mov	fp, r1
 800e6a2:	4690      	mov	r8, r2
 800e6a4:	f7f1 fdb4 	bl	8000210 <strlen>
 800e6a8:	9b01      	ldr	r3, [sp, #4]
 800e6aa:	f8db 2000 	ldr.w	r2, [fp]
 800e6ae:	4403      	add	r3, r0
 800e6b0:	4682      	mov	sl, r0
 800e6b2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e6b6:	9305      	str	r3, [sp, #20]
 800e6b8:	1c93      	adds	r3, r2, #2
 800e6ba:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e6be:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e6c2:	32fe      	adds	r2, #254	; 0xfe
 800e6c4:	18d1      	adds	r1, r2, r3
 800e6c6:	461f      	mov	r7, r3
 800e6c8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e6cc:	9100      	str	r1, [sp, #0]
 800e6ce:	2830      	cmp	r0, #48	; 0x30
 800e6d0:	d0f8      	beq.n	800e6c4 <__gethex+0x3c>
 800e6d2:	f7ff ffc4 	bl	800e65e <__hexdig_fun>
 800e6d6:	4604      	mov	r4, r0
 800e6d8:	2800      	cmp	r0, #0
 800e6da:	d13a      	bne.n	800e752 <__gethex+0xca>
 800e6dc:	9901      	ldr	r1, [sp, #4]
 800e6de:	4652      	mov	r2, sl
 800e6e0:	4638      	mov	r0, r7
 800e6e2:	f001 facc 	bl	800fc7e <strncmp>
 800e6e6:	4605      	mov	r5, r0
 800e6e8:	2800      	cmp	r0, #0
 800e6ea:	d168      	bne.n	800e7be <__gethex+0x136>
 800e6ec:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e6f0:	eb07 060a 	add.w	r6, r7, sl
 800e6f4:	f7ff ffb3 	bl	800e65e <__hexdig_fun>
 800e6f8:	2800      	cmp	r0, #0
 800e6fa:	d062      	beq.n	800e7c2 <__gethex+0x13a>
 800e6fc:	4633      	mov	r3, r6
 800e6fe:	7818      	ldrb	r0, [r3, #0]
 800e700:	2830      	cmp	r0, #48	; 0x30
 800e702:	461f      	mov	r7, r3
 800e704:	f103 0301 	add.w	r3, r3, #1
 800e708:	d0f9      	beq.n	800e6fe <__gethex+0x76>
 800e70a:	f7ff ffa8 	bl	800e65e <__hexdig_fun>
 800e70e:	2301      	movs	r3, #1
 800e710:	fab0 f480 	clz	r4, r0
 800e714:	0964      	lsrs	r4, r4, #5
 800e716:	4635      	mov	r5, r6
 800e718:	9300      	str	r3, [sp, #0]
 800e71a:	463a      	mov	r2, r7
 800e71c:	4616      	mov	r6, r2
 800e71e:	3201      	adds	r2, #1
 800e720:	7830      	ldrb	r0, [r6, #0]
 800e722:	f7ff ff9c 	bl	800e65e <__hexdig_fun>
 800e726:	2800      	cmp	r0, #0
 800e728:	d1f8      	bne.n	800e71c <__gethex+0x94>
 800e72a:	9901      	ldr	r1, [sp, #4]
 800e72c:	4652      	mov	r2, sl
 800e72e:	4630      	mov	r0, r6
 800e730:	f001 faa5 	bl	800fc7e <strncmp>
 800e734:	b980      	cbnz	r0, 800e758 <__gethex+0xd0>
 800e736:	b94d      	cbnz	r5, 800e74c <__gethex+0xc4>
 800e738:	eb06 050a 	add.w	r5, r6, sl
 800e73c:	462a      	mov	r2, r5
 800e73e:	4616      	mov	r6, r2
 800e740:	3201      	adds	r2, #1
 800e742:	7830      	ldrb	r0, [r6, #0]
 800e744:	f7ff ff8b 	bl	800e65e <__hexdig_fun>
 800e748:	2800      	cmp	r0, #0
 800e74a:	d1f8      	bne.n	800e73e <__gethex+0xb6>
 800e74c:	1bad      	subs	r5, r5, r6
 800e74e:	00ad      	lsls	r5, r5, #2
 800e750:	e004      	b.n	800e75c <__gethex+0xd4>
 800e752:	2400      	movs	r4, #0
 800e754:	4625      	mov	r5, r4
 800e756:	e7e0      	b.n	800e71a <__gethex+0x92>
 800e758:	2d00      	cmp	r5, #0
 800e75a:	d1f7      	bne.n	800e74c <__gethex+0xc4>
 800e75c:	7833      	ldrb	r3, [r6, #0]
 800e75e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e762:	2b50      	cmp	r3, #80	; 0x50
 800e764:	d13b      	bne.n	800e7de <__gethex+0x156>
 800e766:	7873      	ldrb	r3, [r6, #1]
 800e768:	2b2b      	cmp	r3, #43	; 0x2b
 800e76a:	d02c      	beq.n	800e7c6 <__gethex+0x13e>
 800e76c:	2b2d      	cmp	r3, #45	; 0x2d
 800e76e:	d02e      	beq.n	800e7ce <__gethex+0x146>
 800e770:	1c71      	adds	r1, r6, #1
 800e772:	f04f 0900 	mov.w	r9, #0
 800e776:	7808      	ldrb	r0, [r1, #0]
 800e778:	f7ff ff71 	bl	800e65e <__hexdig_fun>
 800e77c:	1e43      	subs	r3, r0, #1
 800e77e:	b2db      	uxtb	r3, r3
 800e780:	2b18      	cmp	r3, #24
 800e782:	d82c      	bhi.n	800e7de <__gethex+0x156>
 800e784:	f1a0 0210 	sub.w	r2, r0, #16
 800e788:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e78c:	f7ff ff67 	bl	800e65e <__hexdig_fun>
 800e790:	1e43      	subs	r3, r0, #1
 800e792:	b2db      	uxtb	r3, r3
 800e794:	2b18      	cmp	r3, #24
 800e796:	d91d      	bls.n	800e7d4 <__gethex+0x14c>
 800e798:	f1b9 0f00 	cmp.w	r9, #0
 800e79c:	d000      	beq.n	800e7a0 <__gethex+0x118>
 800e79e:	4252      	negs	r2, r2
 800e7a0:	4415      	add	r5, r2
 800e7a2:	f8cb 1000 	str.w	r1, [fp]
 800e7a6:	b1e4      	cbz	r4, 800e7e2 <__gethex+0x15a>
 800e7a8:	9b00      	ldr	r3, [sp, #0]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	bf14      	ite	ne
 800e7ae:	2700      	movne	r7, #0
 800e7b0:	2706      	moveq	r7, #6
 800e7b2:	4638      	mov	r0, r7
 800e7b4:	b009      	add	sp, #36	; 0x24
 800e7b6:	ecbd 8b02 	vpop	{d8}
 800e7ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7be:	463e      	mov	r6, r7
 800e7c0:	4625      	mov	r5, r4
 800e7c2:	2401      	movs	r4, #1
 800e7c4:	e7ca      	b.n	800e75c <__gethex+0xd4>
 800e7c6:	f04f 0900 	mov.w	r9, #0
 800e7ca:	1cb1      	adds	r1, r6, #2
 800e7cc:	e7d3      	b.n	800e776 <__gethex+0xee>
 800e7ce:	f04f 0901 	mov.w	r9, #1
 800e7d2:	e7fa      	b.n	800e7ca <__gethex+0x142>
 800e7d4:	230a      	movs	r3, #10
 800e7d6:	fb03 0202 	mla	r2, r3, r2, r0
 800e7da:	3a10      	subs	r2, #16
 800e7dc:	e7d4      	b.n	800e788 <__gethex+0x100>
 800e7de:	4631      	mov	r1, r6
 800e7e0:	e7df      	b.n	800e7a2 <__gethex+0x11a>
 800e7e2:	1bf3      	subs	r3, r6, r7
 800e7e4:	3b01      	subs	r3, #1
 800e7e6:	4621      	mov	r1, r4
 800e7e8:	2b07      	cmp	r3, #7
 800e7ea:	dc0b      	bgt.n	800e804 <__gethex+0x17c>
 800e7ec:	ee18 0a10 	vmov	r0, s16
 800e7f0:	f000 fad8 	bl	800eda4 <_Balloc>
 800e7f4:	4604      	mov	r4, r0
 800e7f6:	b940      	cbnz	r0, 800e80a <__gethex+0x182>
 800e7f8:	4b5d      	ldr	r3, [pc, #372]	; (800e970 <__gethex+0x2e8>)
 800e7fa:	4602      	mov	r2, r0
 800e7fc:	21de      	movs	r1, #222	; 0xde
 800e7fe:	485d      	ldr	r0, [pc, #372]	; (800e974 <__gethex+0x2ec>)
 800e800:	f001 fa70 	bl	800fce4 <__assert_func>
 800e804:	3101      	adds	r1, #1
 800e806:	105b      	asrs	r3, r3, #1
 800e808:	e7ee      	b.n	800e7e8 <__gethex+0x160>
 800e80a:	f100 0914 	add.w	r9, r0, #20
 800e80e:	f04f 0b00 	mov.w	fp, #0
 800e812:	f1ca 0301 	rsb	r3, sl, #1
 800e816:	f8cd 9008 	str.w	r9, [sp, #8]
 800e81a:	f8cd b000 	str.w	fp, [sp]
 800e81e:	9306      	str	r3, [sp, #24]
 800e820:	42b7      	cmp	r7, r6
 800e822:	d340      	bcc.n	800e8a6 <__gethex+0x21e>
 800e824:	9802      	ldr	r0, [sp, #8]
 800e826:	9b00      	ldr	r3, [sp, #0]
 800e828:	f840 3b04 	str.w	r3, [r0], #4
 800e82c:	eba0 0009 	sub.w	r0, r0, r9
 800e830:	1080      	asrs	r0, r0, #2
 800e832:	0146      	lsls	r6, r0, #5
 800e834:	6120      	str	r0, [r4, #16]
 800e836:	4618      	mov	r0, r3
 800e838:	f000 fba6 	bl	800ef88 <__hi0bits>
 800e83c:	1a30      	subs	r0, r6, r0
 800e83e:	f8d8 6000 	ldr.w	r6, [r8]
 800e842:	42b0      	cmp	r0, r6
 800e844:	dd63      	ble.n	800e90e <__gethex+0x286>
 800e846:	1b87      	subs	r7, r0, r6
 800e848:	4639      	mov	r1, r7
 800e84a:	4620      	mov	r0, r4
 800e84c:	f000 ff4a 	bl	800f6e4 <__any_on>
 800e850:	4682      	mov	sl, r0
 800e852:	b1a8      	cbz	r0, 800e880 <__gethex+0x1f8>
 800e854:	1e7b      	subs	r3, r7, #1
 800e856:	1159      	asrs	r1, r3, #5
 800e858:	f003 021f 	and.w	r2, r3, #31
 800e85c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e860:	f04f 0a01 	mov.w	sl, #1
 800e864:	fa0a f202 	lsl.w	r2, sl, r2
 800e868:	420a      	tst	r2, r1
 800e86a:	d009      	beq.n	800e880 <__gethex+0x1f8>
 800e86c:	4553      	cmp	r3, sl
 800e86e:	dd05      	ble.n	800e87c <__gethex+0x1f4>
 800e870:	1eb9      	subs	r1, r7, #2
 800e872:	4620      	mov	r0, r4
 800e874:	f000 ff36 	bl	800f6e4 <__any_on>
 800e878:	2800      	cmp	r0, #0
 800e87a:	d145      	bne.n	800e908 <__gethex+0x280>
 800e87c:	f04f 0a02 	mov.w	sl, #2
 800e880:	4639      	mov	r1, r7
 800e882:	4620      	mov	r0, r4
 800e884:	f7ff fe99 	bl	800e5ba <rshift>
 800e888:	443d      	add	r5, r7
 800e88a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e88e:	42ab      	cmp	r3, r5
 800e890:	da4c      	bge.n	800e92c <__gethex+0x2a4>
 800e892:	ee18 0a10 	vmov	r0, s16
 800e896:	4621      	mov	r1, r4
 800e898:	f000 fac4 	bl	800ee24 <_Bfree>
 800e89c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e89e:	2300      	movs	r3, #0
 800e8a0:	6013      	str	r3, [r2, #0]
 800e8a2:	27a3      	movs	r7, #163	; 0xa3
 800e8a4:	e785      	b.n	800e7b2 <__gethex+0x12a>
 800e8a6:	1e73      	subs	r3, r6, #1
 800e8a8:	9a05      	ldr	r2, [sp, #20]
 800e8aa:	9303      	str	r3, [sp, #12]
 800e8ac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e8b0:	4293      	cmp	r3, r2
 800e8b2:	d019      	beq.n	800e8e8 <__gethex+0x260>
 800e8b4:	f1bb 0f20 	cmp.w	fp, #32
 800e8b8:	d107      	bne.n	800e8ca <__gethex+0x242>
 800e8ba:	9b02      	ldr	r3, [sp, #8]
 800e8bc:	9a00      	ldr	r2, [sp, #0]
 800e8be:	f843 2b04 	str.w	r2, [r3], #4
 800e8c2:	9302      	str	r3, [sp, #8]
 800e8c4:	2300      	movs	r3, #0
 800e8c6:	9300      	str	r3, [sp, #0]
 800e8c8:	469b      	mov	fp, r3
 800e8ca:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e8ce:	f7ff fec6 	bl	800e65e <__hexdig_fun>
 800e8d2:	9b00      	ldr	r3, [sp, #0]
 800e8d4:	f000 000f 	and.w	r0, r0, #15
 800e8d8:	fa00 f00b 	lsl.w	r0, r0, fp
 800e8dc:	4303      	orrs	r3, r0
 800e8de:	9300      	str	r3, [sp, #0]
 800e8e0:	f10b 0b04 	add.w	fp, fp, #4
 800e8e4:	9b03      	ldr	r3, [sp, #12]
 800e8e6:	e00d      	b.n	800e904 <__gethex+0x27c>
 800e8e8:	9b03      	ldr	r3, [sp, #12]
 800e8ea:	9a06      	ldr	r2, [sp, #24]
 800e8ec:	4413      	add	r3, r2
 800e8ee:	42bb      	cmp	r3, r7
 800e8f0:	d3e0      	bcc.n	800e8b4 <__gethex+0x22c>
 800e8f2:	4618      	mov	r0, r3
 800e8f4:	9901      	ldr	r1, [sp, #4]
 800e8f6:	9307      	str	r3, [sp, #28]
 800e8f8:	4652      	mov	r2, sl
 800e8fa:	f001 f9c0 	bl	800fc7e <strncmp>
 800e8fe:	9b07      	ldr	r3, [sp, #28]
 800e900:	2800      	cmp	r0, #0
 800e902:	d1d7      	bne.n	800e8b4 <__gethex+0x22c>
 800e904:	461e      	mov	r6, r3
 800e906:	e78b      	b.n	800e820 <__gethex+0x198>
 800e908:	f04f 0a03 	mov.w	sl, #3
 800e90c:	e7b8      	b.n	800e880 <__gethex+0x1f8>
 800e90e:	da0a      	bge.n	800e926 <__gethex+0x29e>
 800e910:	1a37      	subs	r7, r6, r0
 800e912:	4621      	mov	r1, r4
 800e914:	ee18 0a10 	vmov	r0, s16
 800e918:	463a      	mov	r2, r7
 800e91a:	f000 fc9f 	bl	800f25c <__lshift>
 800e91e:	1bed      	subs	r5, r5, r7
 800e920:	4604      	mov	r4, r0
 800e922:	f100 0914 	add.w	r9, r0, #20
 800e926:	f04f 0a00 	mov.w	sl, #0
 800e92a:	e7ae      	b.n	800e88a <__gethex+0x202>
 800e92c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e930:	42a8      	cmp	r0, r5
 800e932:	dd72      	ble.n	800ea1a <__gethex+0x392>
 800e934:	1b45      	subs	r5, r0, r5
 800e936:	42ae      	cmp	r6, r5
 800e938:	dc36      	bgt.n	800e9a8 <__gethex+0x320>
 800e93a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e93e:	2b02      	cmp	r3, #2
 800e940:	d02a      	beq.n	800e998 <__gethex+0x310>
 800e942:	2b03      	cmp	r3, #3
 800e944:	d02c      	beq.n	800e9a0 <__gethex+0x318>
 800e946:	2b01      	cmp	r3, #1
 800e948:	d11c      	bne.n	800e984 <__gethex+0x2fc>
 800e94a:	42ae      	cmp	r6, r5
 800e94c:	d11a      	bne.n	800e984 <__gethex+0x2fc>
 800e94e:	2e01      	cmp	r6, #1
 800e950:	d112      	bne.n	800e978 <__gethex+0x2f0>
 800e952:	9a04      	ldr	r2, [sp, #16]
 800e954:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e958:	6013      	str	r3, [r2, #0]
 800e95a:	2301      	movs	r3, #1
 800e95c:	6123      	str	r3, [r4, #16]
 800e95e:	f8c9 3000 	str.w	r3, [r9]
 800e962:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e964:	2762      	movs	r7, #98	; 0x62
 800e966:	601c      	str	r4, [r3, #0]
 800e968:	e723      	b.n	800e7b2 <__gethex+0x12a>
 800e96a:	bf00      	nop
 800e96c:	08011d74 	.word	0x08011d74
 800e970:	08011c98 	.word	0x08011c98
 800e974:	08011d0c 	.word	0x08011d0c
 800e978:	1e71      	subs	r1, r6, #1
 800e97a:	4620      	mov	r0, r4
 800e97c:	f000 feb2 	bl	800f6e4 <__any_on>
 800e980:	2800      	cmp	r0, #0
 800e982:	d1e6      	bne.n	800e952 <__gethex+0x2ca>
 800e984:	ee18 0a10 	vmov	r0, s16
 800e988:	4621      	mov	r1, r4
 800e98a:	f000 fa4b 	bl	800ee24 <_Bfree>
 800e98e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e990:	2300      	movs	r3, #0
 800e992:	6013      	str	r3, [r2, #0]
 800e994:	2750      	movs	r7, #80	; 0x50
 800e996:	e70c      	b.n	800e7b2 <__gethex+0x12a>
 800e998:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d1f2      	bne.n	800e984 <__gethex+0x2fc>
 800e99e:	e7d8      	b.n	800e952 <__gethex+0x2ca>
 800e9a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d1d5      	bne.n	800e952 <__gethex+0x2ca>
 800e9a6:	e7ed      	b.n	800e984 <__gethex+0x2fc>
 800e9a8:	1e6f      	subs	r7, r5, #1
 800e9aa:	f1ba 0f00 	cmp.w	sl, #0
 800e9ae:	d131      	bne.n	800ea14 <__gethex+0x38c>
 800e9b0:	b127      	cbz	r7, 800e9bc <__gethex+0x334>
 800e9b2:	4639      	mov	r1, r7
 800e9b4:	4620      	mov	r0, r4
 800e9b6:	f000 fe95 	bl	800f6e4 <__any_on>
 800e9ba:	4682      	mov	sl, r0
 800e9bc:	117b      	asrs	r3, r7, #5
 800e9be:	2101      	movs	r1, #1
 800e9c0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e9c4:	f007 071f 	and.w	r7, r7, #31
 800e9c8:	fa01 f707 	lsl.w	r7, r1, r7
 800e9cc:	421f      	tst	r7, r3
 800e9ce:	4629      	mov	r1, r5
 800e9d0:	4620      	mov	r0, r4
 800e9d2:	bf18      	it	ne
 800e9d4:	f04a 0a02 	orrne.w	sl, sl, #2
 800e9d8:	1b76      	subs	r6, r6, r5
 800e9da:	f7ff fdee 	bl	800e5ba <rshift>
 800e9de:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e9e2:	2702      	movs	r7, #2
 800e9e4:	f1ba 0f00 	cmp.w	sl, #0
 800e9e8:	d048      	beq.n	800ea7c <__gethex+0x3f4>
 800e9ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e9ee:	2b02      	cmp	r3, #2
 800e9f0:	d015      	beq.n	800ea1e <__gethex+0x396>
 800e9f2:	2b03      	cmp	r3, #3
 800e9f4:	d017      	beq.n	800ea26 <__gethex+0x39e>
 800e9f6:	2b01      	cmp	r3, #1
 800e9f8:	d109      	bne.n	800ea0e <__gethex+0x386>
 800e9fa:	f01a 0f02 	tst.w	sl, #2
 800e9fe:	d006      	beq.n	800ea0e <__gethex+0x386>
 800ea00:	f8d9 0000 	ldr.w	r0, [r9]
 800ea04:	ea4a 0a00 	orr.w	sl, sl, r0
 800ea08:	f01a 0f01 	tst.w	sl, #1
 800ea0c:	d10e      	bne.n	800ea2c <__gethex+0x3a4>
 800ea0e:	f047 0710 	orr.w	r7, r7, #16
 800ea12:	e033      	b.n	800ea7c <__gethex+0x3f4>
 800ea14:	f04f 0a01 	mov.w	sl, #1
 800ea18:	e7d0      	b.n	800e9bc <__gethex+0x334>
 800ea1a:	2701      	movs	r7, #1
 800ea1c:	e7e2      	b.n	800e9e4 <__gethex+0x35c>
 800ea1e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ea20:	f1c3 0301 	rsb	r3, r3, #1
 800ea24:	9315      	str	r3, [sp, #84]	; 0x54
 800ea26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d0f0      	beq.n	800ea0e <__gethex+0x386>
 800ea2c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ea30:	f104 0314 	add.w	r3, r4, #20
 800ea34:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ea38:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ea3c:	f04f 0c00 	mov.w	ip, #0
 800ea40:	4618      	mov	r0, r3
 800ea42:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea46:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800ea4a:	d01c      	beq.n	800ea86 <__gethex+0x3fe>
 800ea4c:	3201      	adds	r2, #1
 800ea4e:	6002      	str	r2, [r0, #0]
 800ea50:	2f02      	cmp	r7, #2
 800ea52:	f104 0314 	add.w	r3, r4, #20
 800ea56:	d13f      	bne.n	800ead8 <__gethex+0x450>
 800ea58:	f8d8 2000 	ldr.w	r2, [r8]
 800ea5c:	3a01      	subs	r2, #1
 800ea5e:	42b2      	cmp	r2, r6
 800ea60:	d10a      	bne.n	800ea78 <__gethex+0x3f0>
 800ea62:	1171      	asrs	r1, r6, #5
 800ea64:	2201      	movs	r2, #1
 800ea66:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ea6a:	f006 061f 	and.w	r6, r6, #31
 800ea6e:	fa02 f606 	lsl.w	r6, r2, r6
 800ea72:	421e      	tst	r6, r3
 800ea74:	bf18      	it	ne
 800ea76:	4617      	movne	r7, r2
 800ea78:	f047 0720 	orr.w	r7, r7, #32
 800ea7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ea7e:	601c      	str	r4, [r3, #0]
 800ea80:	9b04      	ldr	r3, [sp, #16]
 800ea82:	601d      	str	r5, [r3, #0]
 800ea84:	e695      	b.n	800e7b2 <__gethex+0x12a>
 800ea86:	4299      	cmp	r1, r3
 800ea88:	f843 cc04 	str.w	ip, [r3, #-4]
 800ea8c:	d8d8      	bhi.n	800ea40 <__gethex+0x3b8>
 800ea8e:	68a3      	ldr	r3, [r4, #8]
 800ea90:	459b      	cmp	fp, r3
 800ea92:	db19      	blt.n	800eac8 <__gethex+0x440>
 800ea94:	6861      	ldr	r1, [r4, #4]
 800ea96:	ee18 0a10 	vmov	r0, s16
 800ea9a:	3101      	adds	r1, #1
 800ea9c:	f000 f982 	bl	800eda4 <_Balloc>
 800eaa0:	4681      	mov	r9, r0
 800eaa2:	b918      	cbnz	r0, 800eaac <__gethex+0x424>
 800eaa4:	4b1a      	ldr	r3, [pc, #104]	; (800eb10 <__gethex+0x488>)
 800eaa6:	4602      	mov	r2, r0
 800eaa8:	2184      	movs	r1, #132	; 0x84
 800eaaa:	e6a8      	b.n	800e7fe <__gethex+0x176>
 800eaac:	6922      	ldr	r2, [r4, #16]
 800eaae:	3202      	adds	r2, #2
 800eab0:	f104 010c 	add.w	r1, r4, #12
 800eab4:	0092      	lsls	r2, r2, #2
 800eab6:	300c      	adds	r0, #12
 800eab8:	f7fd f8c2 	bl	800bc40 <memcpy>
 800eabc:	4621      	mov	r1, r4
 800eabe:	ee18 0a10 	vmov	r0, s16
 800eac2:	f000 f9af 	bl	800ee24 <_Bfree>
 800eac6:	464c      	mov	r4, r9
 800eac8:	6923      	ldr	r3, [r4, #16]
 800eaca:	1c5a      	adds	r2, r3, #1
 800eacc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ead0:	6122      	str	r2, [r4, #16]
 800ead2:	2201      	movs	r2, #1
 800ead4:	615a      	str	r2, [r3, #20]
 800ead6:	e7bb      	b.n	800ea50 <__gethex+0x3c8>
 800ead8:	6922      	ldr	r2, [r4, #16]
 800eada:	455a      	cmp	r2, fp
 800eadc:	dd0b      	ble.n	800eaf6 <__gethex+0x46e>
 800eade:	2101      	movs	r1, #1
 800eae0:	4620      	mov	r0, r4
 800eae2:	f7ff fd6a 	bl	800e5ba <rshift>
 800eae6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eaea:	3501      	adds	r5, #1
 800eaec:	42ab      	cmp	r3, r5
 800eaee:	f6ff aed0 	blt.w	800e892 <__gethex+0x20a>
 800eaf2:	2701      	movs	r7, #1
 800eaf4:	e7c0      	b.n	800ea78 <__gethex+0x3f0>
 800eaf6:	f016 061f 	ands.w	r6, r6, #31
 800eafa:	d0fa      	beq.n	800eaf2 <__gethex+0x46a>
 800eafc:	4453      	add	r3, sl
 800eafe:	f1c6 0620 	rsb	r6, r6, #32
 800eb02:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800eb06:	f000 fa3f 	bl	800ef88 <__hi0bits>
 800eb0a:	42b0      	cmp	r0, r6
 800eb0c:	dbe7      	blt.n	800eade <__gethex+0x456>
 800eb0e:	e7f0      	b.n	800eaf2 <__gethex+0x46a>
 800eb10:	08011c98 	.word	0x08011c98

0800eb14 <L_shift>:
 800eb14:	f1c2 0208 	rsb	r2, r2, #8
 800eb18:	0092      	lsls	r2, r2, #2
 800eb1a:	b570      	push	{r4, r5, r6, lr}
 800eb1c:	f1c2 0620 	rsb	r6, r2, #32
 800eb20:	6843      	ldr	r3, [r0, #4]
 800eb22:	6804      	ldr	r4, [r0, #0]
 800eb24:	fa03 f506 	lsl.w	r5, r3, r6
 800eb28:	432c      	orrs	r4, r5
 800eb2a:	40d3      	lsrs	r3, r2
 800eb2c:	6004      	str	r4, [r0, #0]
 800eb2e:	f840 3f04 	str.w	r3, [r0, #4]!
 800eb32:	4288      	cmp	r0, r1
 800eb34:	d3f4      	bcc.n	800eb20 <L_shift+0xc>
 800eb36:	bd70      	pop	{r4, r5, r6, pc}

0800eb38 <__match>:
 800eb38:	b530      	push	{r4, r5, lr}
 800eb3a:	6803      	ldr	r3, [r0, #0]
 800eb3c:	3301      	adds	r3, #1
 800eb3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eb42:	b914      	cbnz	r4, 800eb4a <__match+0x12>
 800eb44:	6003      	str	r3, [r0, #0]
 800eb46:	2001      	movs	r0, #1
 800eb48:	bd30      	pop	{r4, r5, pc}
 800eb4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eb4e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800eb52:	2d19      	cmp	r5, #25
 800eb54:	bf98      	it	ls
 800eb56:	3220      	addls	r2, #32
 800eb58:	42a2      	cmp	r2, r4
 800eb5a:	d0f0      	beq.n	800eb3e <__match+0x6>
 800eb5c:	2000      	movs	r0, #0
 800eb5e:	e7f3      	b.n	800eb48 <__match+0x10>

0800eb60 <__hexnan>:
 800eb60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb64:	680b      	ldr	r3, [r1, #0]
 800eb66:	115e      	asrs	r6, r3, #5
 800eb68:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800eb6c:	f013 031f 	ands.w	r3, r3, #31
 800eb70:	b087      	sub	sp, #28
 800eb72:	bf18      	it	ne
 800eb74:	3604      	addne	r6, #4
 800eb76:	2500      	movs	r5, #0
 800eb78:	1f37      	subs	r7, r6, #4
 800eb7a:	4690      	mov	r8, r2
 800eb7c:	6802      	ldr	r2, [r0, #0]
 800eb7e:	9301      	str	r3, [sp, #4]
 800eb80:	4682      	mov	sl, r0
 800eb82:	f846 5c04 	str.w	r5, [r6, #-4]
 800eb86:	46b9      	mov	r9, r7
 800eb88:	463c      	mov	r4, r7
 800eb8a:	9502      	str	r5, [sp, #8]
 800eb8c:	46ab      	mov	fp, r5
 800eb8e:	7851      	ldrb	r1, [r2, #1]
 800eb90:	1c53      	adds	r3, r2, #1
 800eb92:	9303      	str	r3, [sp, #12]
 800eb94:	b341      	cbz	r1, 800ebe8 <__hexnan+0x88>
 800eb96:	4608      	mov	r0, r1
 800eb98:	9205      	str	r2, [sp, #20]
 800eb9a:	9104      	str	r1, [sp, #16]
 800eb9c:	f7ff fd5f 	bl	800e65e <__hexdig_fun>
 800eba0:	2800      	cmp	r0, #0
 800eba2:	d14f      	bne.n	800ec44 <__hexnan+0xe4>
 800eba4:	9904      	ldr	r1, [sp, #16]
 800eba6:	9a05      	ldr	r2, [sp, #20]
 800eba8:	2920      	cmp	r1, #32
 800ebaa:	d818      	bhi.n	800ebde <__hexnan+0x7e>
 800ebac:	9b02      	ldr	r3, [sp, #8]
 800ebae:	459b      	cmp	fp, r3
 800ebb0:	dd13      	ble.n	800ebda <__hexnan+0x7a>
 800ebb2:	454c      	cmp	r4, r9
 800ebb4:	d206      	bcs.n	800ebc4 <__hexnan+0x64>
 800ebb6:	2d07      	cmp	r5, #7
 800ebb8:	dc04      	bgt.n	800ebc4 <__hexnan+0x64>
 800ebba:	462a      	mov	r2, r5
 800ebbc:	4649      	mov	r1, r9
 800ebbe:	4620      	mov	r0, r4
 800ebc0:	f7ff ffa8 	bl	800eb14 <L_shift>
 800ebc4:	4544      	cmp	r4, r8
 800ebc6:	d950      	bls.n	800ec6a <__hexnan+0x10a>
 800ebc8:	2300      	movs	r3, #0
 800ebca:	f1a4 0904 	sub.w	r9, r4, #4
 800ebce:	f844 3c04 	str.w	r3, [r4, #-4]
 800ebd2:	f8cd b008 	str.w	fp, [sp, #8]
 800ebd6:	464c      	mov	r4, r9
 800ebd8:	461d      	mov	r5, r3
 800ebda:	9a03      	ldr	r2, [sp, #12]
 800ebdc:	e7d7      	b.n	800eb8e <__hexnan+0x2e>
 800ebde:	2929      	cmp	r1, #41	; 0x29
 800ebe0:	d156      	bne.n	800ec90 <__hexnan+0x130>
 800ebe2:	3202      	adds	r2, #2
 800ebe4:	f8ca 2000 	str.w	r2, [sl]
 800ebe8:	f1bb 0f00 	cmp.w	fp, #0
 800ebec:	d050      	beq.n	800ec90 <__hexnan+0x130>
 800ebee:	454c      	cmp	r4, r9
 800ebf0:	d206      	bcs.n	800ec00 <__hexnan+0xa0>
 800ebf2:	2d07      	cmp	r5, #7
 800ebf4:	dc04      	bgt.n	800ec00 <__hexnan+0xa0>
 800ebf6:	462a      	mov	r2, r5
 800ebf8:	4649      	mov	r1, r9
 800ebfa:	4620      	mov	r0, r4
 800ebfc:	f7ff ff8a 	bl	800eb14 <L_shift>
 800ec00:	4544      	cmp	r4, r8
 800ec02:	d934      	bls.n	800ec6e <__hexnan+0x10e>
 800ec04:	f1a8 0204 	sub.w	r2, r8, #4
 800ec08:	4623      	mov	r3, r4
 800ec0a:	f853 1b04 	ldr.w	r1, [r3], #4
 800ec0e:	f842 1f04 	str.w	r1, [r2, #4]!
 800ec12:	429f      	cmp	r7, r3
 800ec14:	d2f9      	bcs.n	800ec0a <__hexnan+0xaa>
 800ec16:	1b3b      	subs	r3, r7, r4
 800ec18:	f023 0303 	bic.w	r3, r3, #3
 800ec1c:	3304      	adds	r3, #4
 800ec1e:	3401      	adds	r4, #1
 800ec20:	3e03      	subs	r6, #3
 800ec22:	42b4      	cmp	r4, r6
 800ec24:	bf88      	it	hi
 800ec26:	2304      	movhi	r3, #4
 800ec28:	4443      	add	r3, r8
 800ec2a:	2200      	movs	r2, #0
 800ec2c:	f843 2b04 	str.w	r2, [r3], #4
 800ec30:	429f      	cmp	r7, r3
 800ec32:	d2fb      	bcs.n	800ec2c <__hexnan+0xcc>
 800ec34:	683b      	ldr	r3, [r7, #0]
 800ec36:	b91b      	cbnz	r3, 800ec40 <__hexnan+0xe0>
 800ec38:	4547      	cmp	r7, r8
 800ec3a:	d127      	bne.n	800ec8c <__hexnan+0x12c>
 800ec3c:	2301      	movs	r3, #1
 800ec3e:	603b      	str	r3, [r7, #0]
 800ec40:	2005      	movs	r0, #5
 800ec42:	e026      	b.n	800ec92 <__hexnan+0x132>
 800ec44:	3501      	adds	r5, #1
 800ec46:	2d08      	cmp	r5, #8
 800ec48:	f10b 0b01 	add.w	fp, fp, #1
 800ec4c:	dd06      	ble.n	800ec5c <__hexnan+0xfc>
 800ec4e:	4544      	cmp	r4, r8
 800ec50:	d9c3      	bls.n	800ebda <__hexnan+0x7a>
 800ec52:	2300      	movs	r3, #0
 800ec54:	f844 3c04 	str.w	r3, [r4, #-4]
 800ec58:	2501      	movs	r5, #1
 800ec5a:	3c04      	subs	r4, #4
 800ec5c:	6822      	ldr	r2, [r4, #0]
 800ec5e:	f000 000f 	and.w	r0, r0, #15
 800ec62:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ec66:	6022      	str	r2, [r4, #0]
 800ec68:	e7b7      	b.n	800ebda <__hexnan+0x7a>
 800ec6a:	2508      	movs	r5, #8
 800ec6c:	e7b5      	b.n	800ebda <__hexnan+0x7a>
 800ec6e:	9b01      	ldr	r3, [sp, #4]
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d0df      	beq.n	800ec34 <__hexnan+0xd4>
 800ec74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ec78:	f1c3 0320 	rsb	r3, r3, #32
 800ec7c:	fa22 f303 	lsr.w	r3, r2, r3
 800ec80:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ec84:	401a      	ands	r2, r3
 800ec86:	f846 2c04 	str.w	r2, [r6, #-4]
 800ec8a:	e7d3      	b.n	800ec34 <__hexnan+0xd4>
 800ec8c:	3f04      	subs	r7, #4
 800ec8e:	e7d1      	b.n	800ec34 <__hexnan+0xd4>
 800ec90:	2004      	movs	r0, #4
 800ec92:	b007      	add	sp, #28
 800ec94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ec98 <_localeconv_r>:
 800ec98:	4800      	ldr	r0, [pc, #0]	; (800ec9c <_localeconv_r+0x4>)
 800ec9a:	4770      	bx	lr
 800ec9c:	200001a4 	.word	0x200001a4

0800eca0 <__retarget_lock_init_recursive>:
 800eca0:	4770      	bx	lr

0800eca2 <__retarget_lock_acquire_recursive>:
 800eca2:	4770      	bx	lr

0800eca4 <__retarget_lock_release_recursive>:
 800eca4:	4770      	bx	lr

0800eca6 <__swhatbuf_r>:
 800eca6:	b570      	push	{r4, r5, r6, lr}
 800eca8:	460e      	mov	r6, r1
 800ecaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecae:	2900      	cmp	r1, #0
 800ecb0:	b096      	sub	sp, #88	; 0x58
 800ecb2:	4614      	mov	r4, r2
 800ecb4:	461d      	mov	r5, r3
 800ecb6:	da08      	bge.n	800ecca <__swhatbuf_r+0x24>
 800ecb8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ecbc:	2200      	movs	r2, #0
 800ecbe:	602a      	str	r2, [r5, #0]
 800ecc0:	061a      	lsls	r2, r3, #24
 800ecc2:	d410      	bmi.n	800ece6 <__swhatbuf_r+0x40>
 800ecc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ecc8:	e00e      	b.n	800ece8 <__swhatbuf_r+0x42>
 800ecca:	466a      	mov	r2, sp
 800eccc:	f001 f84a 	bl	800fd64 <_fstat_r>
 800ecd0:	2800      	cmp	r0, #0
 800ecd2:	dbf1      	blt.n	800ecb8 <__swhatbuf_r+0x12>
 800ecd4:	9a01      	ldr	r2, [sp, #4]
 800ecd6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ecda:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ecde:	425a      	negs	r2, r3
 800ece0:	415a      	adcs	r2, r3
 800ece2:	602a      	str	r2, [r5, #0]
 800ece4:	e7ee      	b.n	800ecc4 <__swhatbuf_r+0x1e>
 800ece6:	2340      	movs	r3, #64	; 0x40
 800ece8:	2000      	movs	r0, #0
 800ecea:	6023      	str	r3, [r4, #0]
 800ecec:	b016      	add	sp, #88	; 0x58
 800ecee:	bd70      	pop	{r4, r5, r6, pc}

0800ecf0 <__smakebuf_r>:
 800ecf0:	898b      	ldrh	r3, [r1, #12]
 800ecf2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ecf4:	079d      	lsls	r5, r3, #30
 800ecf6:	4606      	mov	r6, r0
 800ecf8:	460c      	mov	r4, r1
 800ecfa:	d507      	bpl.n	800ed0c <__smakebuf_r+0x1c>
 800ecfc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ed00:	6023      	str	r3, [r4, #0]
 800ed02:	6123      	str	r3, [r4, #16]
 800ed04:	2301      	movs	r3, #1
 800ed06:	6163      	str	r3, [r4, #20]
 800ed08:	b002      	add	sp, #8
 800ed0a:	bd70      	pop	{r4, r5, r6, pc}
 800ed0c:	ab01      	add	r3, sp, #4
 800ed0e:	466a      	mov	r2, sp
 800ed10:	f7ff ffc9 	bl	800eca6 <__swhatbuf_r>
 800ed14:	9900      	ldr	r1, [sp, #0]
 800ed16:	4605      	mov	r5, r0
 800ed18:	4630      	mov	r0, r6
 800ed1a:	f000 fd87 	bl	800f82c <_malloc_r>
 800ed1e:	b948      	cbnz	r0, 800ed34 <__smakebuf_r+0x44>
 800ed20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed24:	059a      	lsls	r2, r3, #22
 800ed26:	d4ef      	bmi.n	800ed08 <__smakebuf_r+0x18>
 800ed28:	f023 0303 	bic.w	r3, r3, #3
 800ed2c:	f043 0302 	orr.w	r3, r3, #2
 800ed30:	81a3      	strh	r3, [r4, #12]
 800ed32:	e7e3      	b.n	800ecfc <__smakebuf_r+0xc>
 800ed34:	4b0d      	ldr	r3, [pc, #52]	; (800ed6c <__smakebuf_r+0x7c>)
 800ed36:	62b3      	str	r3, [r6, #40]	; 0x28
 800ed38:	89a3      	ldrh	r3, [r4, #12]
 800ed3a:	6020      	str	r0, [r4, #0]
 800ed3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ed40:	81a3      	strh	r3, [r4, #12]
 800ed42:	9b00      	ldr	r3, [sp, #0]
 800ed44:	6163      	str	r3, [r4, #20]
 800ed46:	9b01      	ldr	r3, [sp, #4]
 800ed48:	6120      	str	r0, [r4, #16]
 800ed4a:	b15b      	cbz	r3, 800ed64 <__smakebuf_r+0x74>
 800ed4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed50:	4630      	mov	r0, r6
 800ed52:	f001 f819 	bl	800fd88 <_isatty_r>
 800ed56:	b128      	cbz	r0, 800ed64 <__smakebuf_r+0x74>
 800ed58:	89a3      	ldrh	r3, [r4, #12]
 800ed5a:	f023 0303 	bic.w	r3, r3, #3
 800ed5e:	f043 0301 	orr.w	r3, r3, #1
 800ed62:	81a3      	strh	r3, [r4, #12]
 800ed64:	89a0      	ldrh	r0, [r4, #12]
 800ed66:	4305      	orrs	r5, r0
 800ed68:	81a5      	strh	r5, [r4, #12]
 800ed6a:	e7cd      	b.n	800ed08 <__smakebuf_r+0x18>
 800ed6c:	0800e419 	.word	0x0800e419

0800ed70 <malloc>:
 800ed70:	4b02      	ldr	r3, [pc, #8]	; (800ed7c <malloc+0xc>)
 800ed72:	4601      	mov	r1, r0
 800ed74:	6818      	ldr	r0, [r3, #0]
 800ed76:	f000 bd59 	b.w	800f82c <_malloc_r>
 800ed7a:	bf00      	nop
 800ed7c:	2000004c 	.word	0x2000004c

0800ed80 <__ascii_mbtowc>:
 800ed80:	b082      	sub	sp, #8
 800ed82:	b901      	cbnz	r1, 800ed86 <__ascii_mbtowc+0x6>
 800ed84:	a901      	add	r1, sp, #4
 800ed86:	b142      	cbz	r2, 800ed9a <__ascii_mbtowc+0x1a>
 800ed88:	b14b      	cbz	r3, 800ed9e <__ascii_mbtowc+0x1e>
 800ed8a:	7813      	ldrb	r3, [r2, #0]
 800ed8c:	600b      	str	r3, [r1, #0]
 800ed8e:	7812      	ldrb	r2, [r2, #0]
 800ed90:	1e10      	subs	r0, r2, #0
 800ed92:	bf18      	it	ne
 800ed94:	2001      	movne	r0, #1
 800ed96:	b002      	add	sp, #8
 800ed98:	4770      	bx	lr
 800ed9a:	4610      	mov	r0, r2
 800ed9c:	e7fb      	b.n	800ed96 <__ascii_mbtowc+0x16>
 800ed9e:	f06f 0001 	mvn.w	r0, #1
 800eda2:	e7f8      	b.n	800ed96 <__ascii_mbtowc+0x16>

0800eda4 <_Balloc>:
 800eda4:	b570      	push	{r4, r5, r6, lr}
 800eda6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800eda8:	4604      	mov	r4, r0
 800edaa:	460d      	mov	r5, r1
 800edac:	b976      	cbnz	r6, 800edcc <_Balloc+0x28>
 800edae:	2010      	movs	r0, #16
 800edb0:	f7ff ffde 	bl	800ed70 <malloc>
 800edb4:	4602      	mov	r2, r0
 800edb6:	6260      	str	r0, [r4, #36]	; 0x24
 800edb8:	b920      	cbnz	r0, 800edc4 <_Balloc+0x20>
 800edba:	4b18      	ldr	r3, [pc, #96]	; (800ee1c <_Balloc+0x78>)
 800edbc:	4818      	ldr	r0, [pc, #96]	; (800ee20 <_Balloc+0x7c>)
 800edbe:	2166      	movs	r1, #102	; 0x66
 800edc0:	f000 ff90 	bl	800fce4 <__assert_func>
 800edc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800edc8:	6006      	str	r6, [r0, #0]
 800edca:	60c6      	str	r6, [r0, #12]
 800edcc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800edce:	68f3      	ldr	r3, [r6, #12]
 800edd0:	b183      	cbz	r3, 800edf4 <_Balloc+0x50>
 800edd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800edd4:	68db      	ldr	r3, [r3, #12]
 800edd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800edda:	b9b8      	cbnz	r0, 800ee0c <_Balloc+0x68>
 800eddc:	2101      	movs	r1, #1
 800edde:	fa01 f605 	lsl.w	r6, r1, r5
 800ede2:	1d72      	adds	r2, r6, #5
 800ede4:	0092      	lsls	r2, r2, #2
 800ede6:	4620      	mov	r0, r4
 800ede8:	f000 fc9d 	bl	800f726 <_calloc_r>
 800edec:	b160      	cbz	r0, 800ee08 <_Balloc+0x64>
 800edee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800edf2:	e00e      	b.n	800ee12 <_Balloc+0x6e>
 800edf4:	2221      	movs	r2, #33	; 0x21
 800edf6:	2104      	movs	r1, #4
 800edf8:	4620      	mov	r0, r4
 800edfa:	f000 fc94 	bl	800f726 <_calloc_r>
 800edfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ee00:	60f0      	str	r0, [r6, #12]
 800ee02:	68db      	ldr	r3, [r3, #12]
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d1e4      	bne.n	800edd2 <_Balloc+0x2e>
 800ee08:	2000      	movs	r0, #0
 800ee0a:	bd70      	pop	{r4, r5, r6, pc}
 800ee0c:	6802      	ldr	r2, [r0, #0]
 800ee0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ee12:	2300      	movs	r3, #0
 800ee14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ee18:	e7f7      	b.n	800ee0a <_Balloc+0x66>
 800ee1a:	bf00      	nop
 800ee1c:	08011c26 	.word	0x08011c26
 800ee20:	08011d88 	.word	0x08011d88

0800ee24 <_Bfree>:
 800ee24:	b570      	push	{r4, r5, r6, lr}
 800ee26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ee28:	4605      	mov	r5, r0
 800ee2a:	460c      	mov	r4, r1
 800ee2c:	b976      	cbnz	r6, 800ee4c <_Bfree+0x28>
 800ee2e:	2010      	movs	r0, #16
 800ee30:	f7ff ff9e 	bl	800ed70 <malloc>
 800ee34:	4602      	mov	r2, r0
 800ee36:	6268      	str	r0, [r5, #36]	; 0x24
 800ee38:	b920      	cbnz	r0, 800ee44 <_Bfree+0x20>
 800ee3a:	4b09      	ldr	r3, [pc, #36]	; (800ee60 <_Bfree+0x3c>)
 800ee3c:	4809      	ldr	r0, [pc, #36]	; (800ee64 <_Bfree+0x40>)
 800ee3e:	218a      	movs	r1, #138	; 0x8a
 800ee40:	f000 ff50 	bl	800fce4 <__assert_func>
 800ee44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ee48:	6006      	str	r6, [r0, #0]
 800ee4a:	60c6      	str	r6, [r0, #12]
 800ee4c:	b13c      	cbz	r4, 800ee5e <_Bfree+0x3a>
 800ee4e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ee50:	6862      	ldr	r2, [r4, #4]
 800ee52:	68db      	ldr	r3, [r3, #12]
 800ee54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ee58:	6021      	str	r1, [r4, #0]
 800ee5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ee5e:	bd70      	pop	{r4, r5, r6, pc}
 800ee60:	08011c26 	.word	0x08011c26
 800ee64:	08011d88 	.word	0x08011d88

0800ee68 <__multadd>:
 800ee68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee6c:	690d      	ldr	r5, [r1, #16]
 800ee6e:	4607      	mov	r7, r0
 800ee70:	460c      	mov	r4, r1
 800ee72:	461e      	mov	r6, r3
 800ee74:	f101 0c14 	add.w	ip, r1, #20
 800ee78:	2000      	movs	r0, #0
 800ee7a:	f8dc 3000 	ldr.w	r3, [ip]
 800ee7e:	b299      	uxth	r1, r3
 800ee80:	fb02 6101 	mla	r1, r2, r1, r6
 800ee84:	0c1e      	lsrs	r6, r3, #16
 800ee86:	0c0b      	lsrs	r3, r1, #16
 800ee88:	fb02 3306 	mla	r3, r2, r6, r3
 800ee8c:	b289      	uxth	r1, r1
 800ee8e:	3001      	adds	r0, #1
 800ee90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ee94:	4285      	cmp	r5, r0
 800ee96:	f84c 1b04 	str.w	r1, [ip], #4
 800ee9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ee9e:	dcec      	bgt.n	800ee7a <__multadd+0x12>
 800eea0:	b30e      	cbz	r6, 800eee6 <__multadd+0x7e>
 800eea2:	68a3      	ldr	r3, [r4, #8]
 800eea4:	42ab      	cmp	r3, r5
 800eea6:	dc19      	bgt.n	800eedc <__multadd+0x74>
 800eea8:	6861      	ldr	r1, [r4, #4]
 800eeaa:	4638      	mov	r0, r7
 800eeac:	3101      	adds	r1, #1
 800eeae:	f7ff ff79 	bl	800eda4 <_Balloc>
 800eeb2:	4680      	mov	r8, r0
 800eeb4:	b928      	cbnz	r0, 800eec2 <__multadd+0x5a>
 800eeb6:	4602      	mov	r2, r0
 800eeb8:	4b0c      	ldr	r3, [pc, #48]	; (800eeec <__multadd+0x84>)
 800eeba:	480d      	ldr	r0, [pc, #52]	; (800eef0 <__multadd+0x88>)
 800eebc:	21b5      	movs	r1, #181	; 0xb5
 800eebe:	f000 ff11 	bl	800fce4 <__assert_func>
 800eec2:	6922      	ldr	r2, [r4, #16]
 800eec4:	3202      	adds	r2, #2
 800eec6:	f104 010c 	add.w	r1, r4, #12
 800eeca:	0092      	lsls	r2, r2, #2
 800eecc:	300c      	adds	r0, #12
 800eece:	f7fc feb7 	bl	800bc40 <memcpy>
 800eed2:	4621      	mov	r1, r4
 800eed4:	4638      	mov	r0, r7
 800eed6:	f7ff ffa5 	bl	800ee24 <_Bfree>
 800eeda:	4644      	mov	r4, r8
 800eedc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800eee0:	3501      	adds	r5, #1
 800eee2:	615e      	str	r6, [r3, #20]
 800eee4:	6125      	str	r5, [r4, #16]
 800eee6:	4620      	mov	r0, r4
 800eee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eeec:	08011c98 	.word	0x08011c98
 800eef0:	08011d88 	.word	0x08011d88

0800eef4 <__s2b>:
 800eef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eef8:	460c      	mov	r4, r1
 800eefa:	4615      	mov	r5, r2
 800eefc:	461f      	mov	r7, r3
 800eefe:	2209      	movs	r2, #9
 800ef00:	3308      	adds	r3, #8
 800ef02:	4606      	mov	r6, r0
 800ef04:	fb93 f3f2 	sdiv	r3, r3, r2
 800ef08:	2100      	movs	r1, #0
 800ef0a:	2201      	movs	r2, #1
 800ef0c:	429a      	cmp	r2, r3
 800ef0e:	db09      	blt.n	800ef24 <__s2b+0x30>
 800ef10:	4630      	mov	r0, r6
 800ef12:	f7ff ff47 	bl	800eda4 <_Balloc>
 800ef16:	b940      	cbnz	r0, 800ef2a <__s2b+0x36>
 800ef18:	4602      	mov	r2, r0
 800ef1a:	4b19      	ldr	r3, [pc, #100]	; (800ef80 <__s2b+0x8c>)
 800ef1c:	4819      	ldr	r0, [pc, #100]	; (800ef84 <__s2b+0x90>)
 800ef1e:	21ce      	movs	r1, #206	; 0xce
 800ef20:	f000 fee0 	bl	800fce4 <__assert_func>
 800ef24:	0052      	lsls	r2, r2, #1
 800ef26:	3101      	adds	r1, #1
 800ef28:	e7f0      	b.n	800ef0c <__s2b+0x18>
 800ef2a:	9b08      	ldr	r3, [sp, #32]
 800ef2c:	6143      	str	r3, [r0, #20]
 800ef2e:	2d09      	cmp	r5, #9
 800ef30:	f04f 0301 	mov.w	r3, #1
 800ef34:	6103      	str	r3, [r0, #16]
 800ef36:	dd16      	ble.n	800ef66 <__s2b+0x72>
 800ef38:	f104 0909 	add.w	r9, r4, #9
 800ef3c:	46c8      	mov	r8, r9
 800ef3e:	442c      	add	r4, r5
 800ef40:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ef44:	4601      	mov	r1, r0
 800ef46:	3b30      	subs	r3, #48	; 0x30
 800ef48:	220a      	movs	r2, #10
 800ef4a:	4630      	mov	r0, r6
 800ef4c:	f7ff ff8c 	bl	800ee68 <__multadd>
 800ef50:	45a0      	cmp	r8, r4
 800ef52:	d1f5      	bne.n	800ef40 <__s2b+0x4c>
 800ef54:	f1a5 0408 	sub.w	r4, r5, #8
 800ef58:	444c      	add	r4, r9
 800ef5a:	1b2d      	subs	r5, r5, r4
 800ef5c:	1963      	adds	r3, r4, r5
 800ef5e:	42bb      	cmp	r3, r7
 800ef60:	db04      	blt.n	800ef6c <__s2b+0x78>
 800ef62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef66:	340a      	adds	r4, #10
 800ef68:	2509      	movs	r5, #9
 800ef6a:	e7f6      	b.n	800ef5a <__s2b+0x66>
 800ef6c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ef70:	4601      	mov	r1, r0
 800ef72:	3b30      	subs	r3, #48	; 0x30
 800ef74:	220a      	movs	r2, #10
 800ef76:	4630      	mov	r0, r6
 800ef78:	f7ff ff76 	bl	800ee68 <__multadd>
 800ef7c:	e7ee      	b.n	800ef5c <__s2b+0x68>
 800ef7e:	bf00      	nop
 800ef80:	08011c98 	.word	0x08011c98
 800ef84:	08011d88 	.word	0x08011d88

0800ef88 <__hi0bits>:
 800ef88:	0c03      	lsrs	r3, r0, #16
 800ef8a:	041b      	lsls	r3, r3, #16
 800ef8c:	b9d3      	cbnz	r3, 800efc4 <__hi0bits+0x3c>
 800ef8e:	0400      	lsls	r0, r0, #16
 800ef90:	2310      	movs	r3, #16
 800ef92:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ef96:	bf04      	itt	eq
 800ef98:	0200      	lsleq	r0, r0, #8
 800ef9a:	3308      	addeq	r3, #8
 800ef9c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800efa0:	bf04      	itt	eq
 800efa2:	0100      	lsleq	r0, r0, #4
 800efa4:	3304      	addeq	r3, #4
 800efa6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800efaa:	bf04      	itt	eq
 800efac:	0080      	lsleq	r0, r0, #2
 800efae:	3302      	addeq	r3, #2
 800efb0:	2800      	cmp	r0, #0
 800efb2:	db05      	blt.n	800efc0 <__hi0bits+0x38>
 800efb4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800efb8:	f103 0301 	add.w	r3, r3, #1
 800efbc:	bf08      	it	eq
 800efbe:	2320      	moveq	r3, #32
 800efc0:	4618      	mov	r0, r3
 800efc2:	4770      	bx	lr
 800efc4:	2300      	movs	r3, #0
 800efc6:	e7e4      	b.n	800ef92 <__hi0bits+0xa>

0800efc8 <__lo0bits>:
 800efc8:	6803      	ldr	r3, [r0, #0]
 800efca:	f013 0207 	ands.w	r2, r3, #7
 800efce:	4601      	mov	r1, r0
 800efd0:	d00b      	beq.n	800efea <__lo0bits+0x22>
 800efd2:	07da      	lsls	r2, r3, #31
 800efd4:	d423      	bmi.n	800f01e <__lo0bits+0x56>
 800efd6:	0798      	lsls	r0, r3, #30
 800efd8:	bf49      	itett	mi
 800efda:	085b      	lsrmi	r3, r3, #1
 800efdc:	089b      	lsrpl	r3, r3, #2
 800efde:	2001      	movmi	r0, #1
 800efe0:	600b      	strmi	r3, [r1, #0]
 800efe2:	bf5c      	itt	pl
 800efe4:	600b      	strpl	r3, [r1, #0]
 800efe6:	2002      	movpl	r0, #2
 800efe8:	4770      	bx	lr
 800efea:	b298      	uxth	r0, r3
 800efec:	b9a8      	cbnz	r0, 800f01a <__lo0bits+0x52>
 800efee:	0c1b      	lsrs	r3, r3, #16
 800eff0:	2010      	movs	r0, #16
 800eff2:	b2da      	uxtb	r2, r3
 800eff4:	b90a      	cbnz	r2, 800effa <__lo0bits+0x32>
 800eff6:	3008      	adds	r0, #8
 800eff8:	0a1b      	lsrs	r3, r3, #8
 800effa:	071a      	lsls	r2, r3, #28
 800effc:	bf04      	itt	eq
 800effe:	091b      	lsreq	r3, r3, #4
 800f000:	3004      	addeq	r0, #4
 800f002:	079a      	lsls	r2, r3, #30
 800f004:	bf04      	itt	eq
 800f006:	089b      	lsreq	r3, r3, #2
 800f008:	3002      	addeq	r0, #2
 800f00a:	07da      	lsls	r2, r3, #31
 800f00c:	d403      	bmi.n	800f016 <__lo0bits+0x4e>
 800f00e:	085b      	lsrs	r3, r3, #1
 800f010:	f100 0001 	add.w	r0, r0, #1
 800f014:	d005      	beq.n	800f022 <__lo0bits+0x5a>
 800f016:	600b      	str	r3, [r1, #0]
 800f018:	4770      	bx	lr
 800f01a:	4610      	mov	r0, r2
 800f01c:	e7e9      	b.n	800eff2 <__lo0bits+0x2a>
 800f01e:	2000      	movs	r0, #0
 800f020:	4770      	bx	lr
 800f022:	2020      	movs	r0, #32
 800f024:	4770      	bx	lr
	...

0800f028 <__i2b>:
 800f028:	b510      	push	{r4, lr}
 800f02a:	460c      	mov	r4, r1
 800f02c:	2101      	movs	r1, #1
 800f02e:	f7ff feb9 	bl	800eda4 <_Balloc>
 800f032:	4602      	mov	r2, r0
 800f034:	b928      	cbnz	r0, 800f042 <__i2b+0x1a>
 800f036:	4b05      	ldr	r3, [pc, #20]	; (800f04c <__i2b+0x24>)
 800f038:	4805      	ldr	r0, [pc, #20]	; (800f050 <__i2b+0x28>)
 800f03a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f03e:	f000 fe51 	bl	800fce4 <__assert_func>
 800f042:	2301      	movs	r3, #1
 800f044:	6144      	str	r4, [r0, #20]
 800f046:	6103      	str	r3, [r0, #16]
 800f048:	bd10      	pop	{r4, pc}
 800f04a:	bf00      	nop
 800f04c:	08011c98 	.word	0x08011c98
 800f050:	08011d88 	.word	0x08011d88

0800f054 <__multiply>:
 800f054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f058:	4691      	mov	r9, r2
 800f05a:	690a      	ldr	r2, [r1, #16]
 800f05c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f060:	429a      	cmp	r2, r3
 800f062:	bfb8      	it	lt
 800f064:	460b      	movlt	r3, r1
 800f066:	460c      	mov	r4, r1
 800f068:	bfbc      	itt	lt
 800f06a:	464c      	movlt	r4, r9
 800f06c:	4699      	movlt	r9, r3
 800f06e:	6927      	ldr	r7, [r4, #16]
 800f070:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f074:	68a3      	ldr	r3, [r4, #8]
 800f076:	6861      	ldr	r1, [r4, #4]
 800f078:	eb07 060a 	add.w	r6, r7, sl
 800f07c:	42b3      	cmp	r3, r6
 800f07e:	b085      	sub	sp, #20
 800f080:	bfb8      	it	lt
 800f082:	3101      	addlt	r1, #1
 800f084:	f7ff fe8e 	bl	800eda4 <_Balloc>
 800f088:	b930      	cbnz	r0, 800f098 <__multiply+0x44>
 800f08a:	4602      	mov	r2, r0
 800f08c:	4b44      	ldr	r3, [pc, #272]	; (800f1a0 <__multiply+0x14c>)
 800f08e:	4845      	ldr	r0, [pc, #276]	; (800f1a4 <__multiply+0x150>)
 800f090:	f240 115d 	movw	r1, #349	; 0x15d
 800f094:	f000 fe26 	bl	800fce4 <__assert_func>
 800f098:	f100 0514 	add.w	r5, r0, #20
 800f09c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f0a0:	462b      	mov	r3, r5
 800f0a2:	2200      	movs	r2, #0
 800f0a4:	4543      	cmp	r3, r8
 800f0a6:	d321      	bcc.n	800f0ec <__multiply+0x98>
 800f0a8:	f104 0314 	add.w	r3, r4, #20
 800f0ac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f0b0:	f109 0314 	add.w	r3, r9, #20
 800f0b4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f0b8:	9202      	str	r2, [sp, #8]
 800f0ba:	1b3a      	subs	r2, r7, r4
 800f0bc:	3a15      	subs	r2, #21
 800f0be:	f022 0203 	bic.w	r2, r2, #3
 800f0c2:	3204      	adds	r2, #4
 800f0c4:	f104 0115 	add.w	r1, r4, #21
 800f0c8:	428f      	cmp	r7, r1
 800f0ca:	bf38      	it	cc
 800f0cc:	2204      	movcc	r2, #4
 800f0ce:	9201      	str	r2, [sp, #4]
 800f0d0:	9a02      	ldr	r2, [sp, #8]
 800f0d2:	9303      	str	r3, [sp, #12]
 800f0d4:	429a      	cmp	r2, r3
 800f0d6:	d80c      	bhi.n	800f0f2 <__multiply+0x9e>
 800f0d8:	2e00      	cmp	r6, #0
 800f0da:	dd03      	ble.n	800f0e4 <__multiply+0x90>
 800f0dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d05a      	beq.n	800f19a <__multiply+0x146>
 800f0e4:	6106      	str	r6, [r0, #16]
 800f0e6:	b005      	add	sp, #20
 800f0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0ec:	f843 2b04 	str.w	r2, [r3], #4
 800f0f0:	e7d8      	b.n	800f0a4 <__multiply+0x50>
 800f0f2:	f8b3 a000 	ldrh.w	sl, [r3]
 800f0f6:	f1ba 0f00 	cmp.w	sl, #0
 800f0fa:	d024      	beq.n	800f146 <__multiply+0xf2>
 800f0fc:	f104 0e14 	add.w	lr, r4, #20
 800f100:	46a9      	mov	r9, r5
 800f102:	f04f 0c00 	mov.w	ip, #0
 800f106:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f10a:	f8d9 1000 	ldr.w	r1, [r9]
 800f10e:	fa1f fb82 	uxth.w	fp, r2
 800f112:	b289      	uxth	r1, r1
 800f114:	fb0a 110b 	mla	r1, sl, fp, r1
 800f118:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f11c:	f8d9 2000 	ldr.w	r2, [r9]
 800f120:	4461      	add	r1, ip
 800f122:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f126:	fb0a c20b 	mla	r2, sl, fp, ip
 800f12a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f12e:	b289      	uxth	r1, r1
 800f130:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f134:	4577      	cmp	r7, lr
 800f136:	f849 1b04 	str.w	r1, [r9], #4
 800f13a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f13e:	d8e2      	bhi.n	800f106 <__multiply+0xb2>
 800f140:	9a01      	ldr	r2, [sp, #4]
 800f142:	f845 c002 	str.w	ip, [r5, r2]
 800f146:	9a03      	ldr	r2, [sp, #12]
 800f148:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f14c:	3304      	adds	r3, #4
 800f14e:	f1b9 0f00 	cmp.w	r9, #0
 800f152:	d020      	beq.n	800f196 <__multiply+0x142>
 800f154:	6829      	ldr	r1, [r5, #0]
 800f156:	f104 0c14 	add.w	ip, r4, #20
 800f15a:	46ae      	mov	lr, r5
 800f15c:	f04f 0a00 	mov.w	sl, #0
 800f160:	f8bc b000 	ldrh.w	fp, [ip]
 800f164:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f168:	fb09 220b 	mla	r2, r9, fp, r2
 800f16c:	4492      	add	sl, r2
 800f16e:	b289      	uxth	r1, r1
 800f170:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f174:	f84e 1b04 	str.w	r1, [lr], #4
 800f178:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f17c:	f8be 1000 	ldrh.w	r1, [lr]
 800f180:	0c12      	lsrs	r2, r2, #16
 800f182:	fb09 1102 	mla	r1, r9, r2, r1
 800f186:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800f18a:	4567      	cmp	r7, ip
 800f18c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f190:	d8e6      	bhi.n	800f160 <__multiply+0x10c>
 800f192:	9a01      	ldr	r2, [sp, #4]
 800f194:	50a9      	str	r1, [r5, r2]
 800f196:	3504      	adds	r5, #4
 800f198:	e79a      	b.n	800f0d0 <__multiply+0x7c>
 800f19a:	3e01      	subs	r6, #1
 800f19c:	e79c      	b.n	800f0d8 <__multiply+0x84>
 800f19e:	bf00      	nop
 800f1a0:	08011c98 	.word	0x08011c98
 800f1a4:	08011d88 	.word	0x08011d88

0800f1a8 <__pow5mult>:
 800f1a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f1ac:	4615      	mov	r5, r2
 800f1ae:	f012 0203 	ands.w	r2, r2, #3
 800f1b2:	4606      	mov	r6, r0
 800f1b4:	460f      	mov	r7, r1
 800f1b6:	d007      	beq.n	800f1c8 <__pow5mult+0x20>
 800f1b8:	4c25      	ldr	r4, [pc, #148]	; (800f250 <__pow5mult+0xa8>)
 800f1ba:	3a01      	subs	r2, #1
 800f1bc:	2300      	movs	r3, #0
 800f1be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f1c2:	f7ff fe51 	bl	800ee68 <__multadd>
 800f1c6:	4607      	mov	r7, r0
 800f1c8:	10ad      	asrs	r5, r5, #2
 800f1ca:	d03d      	beq.n	800f248 <__pow5mult+0xa0>
 800f1cc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f1ce:	b97c      	cbnz	r4, 800f1f0 <__pow5mult+0x48>
 800f1d0:	2010      	movs	r0, #16
 800f1d2:	f7ff fdcd 	bl	800ed70 <malloc>
 800f1d6:	4602      	mov	r2, r0
 800f1d8:	6270      	str	r0, [r6, #36]	; 0x24
 800f1da:	b928      	cbnz	r0, 800f1e8 <__pow5mult+0x40>
 800f1dc:	4b1d      	ldr	r3, [pc, #116]	; (800f254 <__pow5mult+0xac>)
 800f1de:	481e      	ldr	r0, [pc, #120]	; (800f258 <__pow5mult+0xb0>)
 800f1e0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f1e4:	f000 fd7e 	bl	800fce4 <__assert_func>
 800f1e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f1ec:	6004      	str	r4, [r0, #0]
 800f1ee:	60c4      	str	r4, [r0, #12]
 800f1f0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f1f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f1f8:	b94c      	cbnz	r4, 800f20e <__pow5mult+0x66>
 800f1fa:	f240 2171 	movw	r1, #625	; 0x271
 800f1fe:	4630      	mov	r0, r6
 800f200:	f7ff ff12 	bl	800f028 <__i2b>
 800f204:	2300      	movs	r3, #0
 800f206:	f8c8 0008 	str.w	r0, [r8, #8]
 800f20a:	4604      	mov	r4, r0
 800f20c:	6003      	str	r3, [r0, #0]
 800f20e:	f04f 0900 	mov.w	r9, #0
 800f212:	07eb      	lsls	r3, r5, #31
 800f214:	d50a      	bpl.n	800f22c <__pow5mult+0x84>
 800f216:	4639      	mov	r1, r7
 800f218:	4622      	mov	r2, r4
 800f21a:	4630      	mov	r0, r6
 800f21c:	f7ff ff1a 	bl	800f054 <__multiply>
 800f220:	4639      	mov	r1, r7
 800f222:	4680      	mov	r8, r0
 800f224:	4630      	mov	r0, r6
 800f226:	f7ff fdfd 	bl	800ee24 <_Bfree>
 800f22a:	4647      	mov	r7, r8
 800f22c:	106d      	asrs	r5, r5, #1
 800f22e:	d00b      	beq.n	800f248 <__pow5mult+0xa0>
 800f230:	6820      	ldr	r0, [r4, #0]
 800f232:	b938      	cbnz	r0, 800f244 <__pow5mult+0x9c>
 800f234:	4622      	mov	r2, r4
 800f236:	4621      	mov	r1, r4
 800f238:	4630      	mov	r0, r6
 800f23a:	f7ff ff0b 	bl	800f054 <__multiply>
 800f23e:	6020      	str	r0, [r4, #0]
 800f240:	f8c0 9000 	str.w	r9, [r0]
 800f244:	4604      	mov	r4, r0
 800f246:	e7e4      	b.n	800f212 <__pow5mult+0x6a>
 800f248:	4638      	mov	r0, r7
 800f24a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f24e:	bf00      	nop
 800f250:	08011ed8 	.word	0x08011ed8
 800f254:	08011c26 	.word	0x08011c26
 800f258:	08011d88 	.word	0x08011d88

0800f25c <__lshift>:
 800f25c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f260:	460c      	mov	r4, r1
 800f262:	6849      	ldr	r1, [r1, #4]
 800f264:	6923      	ldr	r3, [r4, #16]
 800f266:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f26a:	68a3      	ldr	r3, [r4, #8]
 800f26c:	4607      	mov	r7, r0
 800f26e:	4691      	mov	r9, r2
 800f270:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f274:	f108 0601 	add.w	r6, r8, #1
 800f278:	42b3      	cmp	r3, r6
 800f27a:	db0b      	blt.n	800f294 <__lshift+0x38>
 800f27c:	4638      	mov	r0, r7
 800f27e:	f7ff fd91 	bl	800eda4 <_Balloc>
 800f282:	4605      	mov	r5, r0
 800f284:	b948      	cbnz	r0, 800f29a <__lshift+0x3e>
 800f286:	4602      	mov	r2, r0
 800f288:	4b2a      	ldr	r3, [pc, #168]	; (800f334 <__lshift+0xd8>)
 800f28a:	482b      	ldr	r0, [pc, #172]	; (800f338 <__lshift+0xdc>)
 800f28c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f290:	f000 fd28 	bl	800fce4 <__assert_func>
 800f294:	3101      	adds	r1, #1
 800f296:	005b      	lsls	r3, r3, #1
 800f298:	e7ee      	b.n	800f278 <__lshift+0x1c>
 800f29a:	2300      	movs	r3, #0
 800f29c:	f100 0114 	add.w	r1, r0, #20
 800f2a0:	f100 0210 	add.w	r2, r0, #16
 800f2a4:	4618      	mov	r0, r3
 800f2a6:	4553      	cmp	r3, sl
 800f2a8:	db37      	blt.n	800f31a <__lshift+0xbe>
 800f2aa:	6920      	ldr	r0, [r4, #16]
 800f2ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f2b0:	f104 0314 	add.w	r3, r4, #20
 800f2b4:	f019 091f 	ands.w	r9, r9, #31
 800f2b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f2bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f2c0:	d02f      	beq.n	800f322 <__lshift+0xc6>
 800f2c2:	f1c9 0e20 	rsb	lr, r9, #32
 800f2c6:	468a      	mov	sl, r1
 800f2c8:	f04f 0c00 	mov.w	ip, #0
 800f2cc:	681a      	ldr	r2, [r3, #0]
 800f2ce:	fa02 f209 	lsl.w	r2, r2, r9
 800f2d2:	ea42 020c 	orr.w	r2, r2, ip
 800f2d6:	f84a 2b04 	str.w	r2, [sl], #4
 800f2da:	f853 2b04 	ldr.w	r2, [r3], #4
 800f2de:	4298      	cmp	r0, r3
 800f2e0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f2e4:	d8f2      	bhi.n	800f2cc <__lshift+0x70>
 800f2e6:	1b03      	subs	r3, r0, r4
 800f2e8:	3b15      	subs	r3, #21
 800f2ea:	f023 0303 	bic.w	r3, r3, #3
 800f2ee:	3304      	adds	r3, #4
 800f2f0:	f104 0215 	add.w	r2, r4, #21
 800f2f4:	4290      	cmp	r0, r2
 800f2f6:	bf38      	it	cc
 800f2f8:	2304      	movcc	r3, #4
 800f2fa:	f841 c003 	str.w	ip, [r1, r3]
 800f2fe:	f1bc 0f00 	cmp.w	ip, #0
 800f302:	d001      	beq.n	800f308 <__lshift+0xac>
 800f304:	f108 0602 	add.w	r6, r8, #2
 800f308:	3e01      	subs	r6, #1
 800f30a:	4638      	mov	r0, r7
 800f30c:	612e      	str	r6, [r5, #16]
 800f30e:	4621      	mov	r1, r4
 800f310:	f7ff fd88 	bl	800ee24 <_Bfree>
 800f314:	4628      	mov	r0, r5
 800f316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f31a:	f842 0f04 	str.w	r0, [r2, #4]!
 800f31e:	3301      	adds	r3, #1
 800f320:	e7c1      	b.n	800f2a6 <__lshift+0x4a>
 800f322:	3904      	subs	r1, #4
 800f324:	f853 2b04 	ldr.w	r2, [r3], #4
 800f328:	f841 2f04 	str.w	r2, [r1, #4]!
 800f32c:	4298      	cmp	r0, r3
 800f32e:	d8f9      	bhi.n	800f324 <__lshift+0xc8>
 800f330:	e7ea      	b.n	800f308 <__lshift+0xac>
 800f332:	bf00      	nop
 800f334:	08011c98 	.word	0x08011c98
 800f338:	08011d88 	.word	0x08011d88

0800f33c <__mcmp>:
 800f33c:	b530      	push	{r4, r5, lr}
 800f33e:	6902      	ldr	r2, [r0, #16]
 800f340:	690c      	ldr	r4, [r1, #16]
 800f342:	1b12      	subs	r2, r2, r4
 800f344:	d10e      	bne.n	800f364 <__mcmp+0x28>
 800f346:	f100 0314 	add.w	r3, r0, #20
 800f34a:	3114      	adds	r1, #20
 800f34c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f350:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f354:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f358:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f35c:	42a5      	cmp	r5, r4
 800f35e:	d003      	beq.n	800f368 <__mcmp+0x2c>
 800f360:	d305      	bcc.n	800f36e <__mcmp+0x32>
 800f362:	2201      	movs	r2, #1
 800f364:	4610      	mov	r0, r2
 800f366:	bd30      	pop	{r4, r5, pc}
 800f368:	4283      	cmp	r3, r0
 800f36a:	d3f3      	bcc.n	800f354 <__mcmp+0x18>
 800f36c:	e7fa      	b.n	800f364 <__mcmp+0x28>
 800f36e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f372:	e7f7      	b.n	800f364 <__mcmp+0x28>

0800f374 <__mdiff>:
 800f374:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f378:	460c      	mov	r4, r1
 800f37a:	4606      	mov	r6, r0
 800f37c:	4611      	mov	r1, r2
 800f37e:	4620      	mov	r0, r4
 800f380:	4690      	mov	r8, r2
 800f382:	f7ff ffdb 	bl	800f33c <__mcmp>
 800f386:	1e05      	subs	r5, r0, #0
 800f388:	d110      	bne.n	800f3ac <__mdiff+0x38>
 800f38a:	4629      	mov	r1, r5
 800f38c:	4630      	mov	r0, r6
 800f38e:	f7ff fd09 	bl	800eda4 <_Balloc>
 800f392:	b930      	cbnz	r0, 800f3a2 <__mdiff+0x2e>
 800f394:	4b3a      	ldr	r3, [pc, #232]	; (800f480 <__mdiff+0x10c>)
 800f396:	4602      	mov	r2, r0
 800f398:	f240 2132 	movw	r1, #562	; 0x232
 800f39c:	4839      	ldr	r0, [pc, #228]	; (800f484 <__mdiff+0x110>)
 800f39e:	f000 fca1 	bl	800fce4 <__assert_func>
 800f3a2:	2301      	movs	r3, #1
 800f3a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f3a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3ac:	bfa4      	itt	ge
 800f3ae:	4643      	movge	r3, r8
 800f3b0:	46a0      	movge	r8, r4
 800f3b2:	4630      	mov	r0, r6
 800f3b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f3b8:	bfa6      	itte	ge
 800f3ba:	461c      	movge	r4, r3
 800f3bc:	2500      	movge	r5, #0
 800f3be:	2501      	movlt	r5, #1
 800f3c0:	f7ff fcf0 	bl	800eda4 <_Balloc>
 800f3c4:	b920      	cbnz	r0, 800f3d0 <__mdiff+0x5c>
 800f3c6:	4b2e      	ldr	r3, [pc, #184]	; (800f480 <__mdiff+0x10c>)
 800f3c8:	4602      	mov	r2, r0
 800f3ca:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f3ce:	e7e5      	b.n	800f39c <__mdiff+0x28>
 800f3d0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f3d4:	6926      	ldr	r6, [r4, #16]
 800f3d6:	60c5      	str	r5, [r0, #12]
 800f3d8:	f104 0914 	add.w	r9, r4, #20
 800f3dc:	f108 0514 	add.w	r5, r8, #20
 800f3e0:	f100 0e14 	add.w	lr, r0, #20
 800f3e4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f3e8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f3ec:	f108 0210 	add.w	r2, r8, #16
 800f3f0:	46f2      	mov	sl, lr
 800f3f2:	2100      	movs	r1, #0
 800f3f4:	f859 3b04 	ldr.w	r3, [r9], #4
 800f3f8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f3fc:	fa1f f883 	uxth.w	r8, r3
 800f400:	fa11 f18b 	uxtah	r1, r1, fp
 800f404:	0c1b      	lsrs	r3, r3, #16
 800f406:	eba1 0808 	sub.w	r8, r1, r8
 800f40a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f40e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f412:	fa1f f888 	uxth.w	r8, r8
 800f416:	1419      	asrs	r1, r3, #16
 800f418:	454e      	cmp	r6, r9
 800f41a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f41e:	f84a 3b04 	str.w	r3, [sl], #4
 800f422:	d8e7      	bhi.n	800f3f4 <__mdiff+0x80>
 800f424:	1b33      	subs	r3, r6, r4
 800f426:	3b15      	subs	r3, #21
 800f428:	f023 0303 	bic.w	r3, r3, #3
 800f42c:	3304      	adds	r3, #4
 800f42e:	3415      	adds	r4, #21
 800f430:	42a6      	cmp	r6, r4
 800f432:	bf38      	it	cc
 800f434:	2304      	movcc	r3, #4
 800f436:	441d      	add	r5, r3
 800f438:	4473      	add	r3, lr
 800f43a:	469e      	mov	lr, r3
 800f43c:	462e      	mov	r6, r5
 800f43e:	4566      	cmp	r6, ip
 800f440:	d30e      	bcc.n	800f460 <__mdiff+0xec>
 800f442:	f10c 0203 	add.w	r2, ip, #3
 800f446:	1b52      	subs	r2, r2, r5
 800f448:	f022 0203 	bic.w	r2, r2, #3
 800f44c:	3d03      	subs	r5, #3
 800f44e:	45ac      	cmp	ip, r5
 800f450:	bf38      	it	cc
 800f452:	2200      	movcc	r2, #0
 800f454:	441a      	add	r2, r3
 800f456:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f45a:	b17b      	cbz	r3, 800f47c <__mdiff+0x108>
 800f45c:	6107      	str	r7, [r0, #16]
 800f45e:	e7a3      	b.n	800f3a8 <__mdiff+0x34>
 800f460:	f856 8b04 	ldr.w	r8, [r6], #4
 800f464:	fa11 f288 	uxtah	r2, r1, r8
 800f468:	1414      	asrs	r4, r2, #16
 800f46a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f46e:	b292      	uxth	r2, r2
 800f470:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f474:	f84e 2b04 	str.w	r2, [lr], #4
 800f478:	1421      	asrs	r1, r4, #16
 800f47a:	e7e0      	b.n	800f43e <__mdiff+0xca>
 800f47c:	3f01      	subs	r7, #1
 800f47e:	e7ea      	b.n	800f456 <__mdiff+0xe2>
 800f480:	08011c98 	.word	0x08011c98
 800f484:	08011d88 	.word	0x08011d88

0800f488 <__ulp>:
 800f488:	b082      	sub	sp, #8
 800f48a:	ed8d 0b00 	vstr	d0, [sp]
 800f48e:	9b01      	ldr	r3, [sp, #4]
 800f490:	4912      	ldr	r1, [pc, #72]	; (800f4dc <__ulp+0x54>)
 800f492:	4019      	ands	r1, r3
 800f494:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800f498:	2900      	cmp	r1, #0
 800f49a:	dd05      	ble.n	800f4a8 <__ulp+0x20>
 800f49c:	2200      	movs	r2, #0
 800f49e:	460b      	mov	r3, r1
 800f4a0:	ec43 2b10 	vmov	d0, r2, r3
 800f4a4:	b002      	add	sp, #8
 800f4a6:	4770      	bx	lr
 800f4a8:	4249      	negs	r1, r1
 800f4aa:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800f4ae:	ea4f 5021 	mov.w	r0, r1, asr #20
 800f4b2:	f04f 0200 	mov.w	r2, #0
 800f4b6:	f04f 0300 	mov.w	r3, #0
 800f4ba:	da04      	bge.n	800f4c6 <__ulp+0x3e>
 800f4bc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800f4c0:	fa41 f300 	asr.w	r3, r1, r0
 800f4c4:	e7ec      	b.n	800f4a0 <__ulp+0x18>
 800f4c6:	f1a0 0114 	sub.w	r1, r0, #20
 800f4ca:	291e      	cmp	r1, #30
 800f4cc:	bfda      	itte	le
 800f4ce:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800f4d2:	fa20 f101 	lsrle.w	r1, r0, r1
 800f4d6:	2101      	movgt	r1, #1
 800f4d8:	460a      	mov	r2, r1
 800f4da:	e7e1      	b.n	800f4a0 <__ulp+0x18>
 800f4dc:	7ff00000 	.word	0x7ff00000

0800f4e0 <__b2d>:
 800f4e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4e2:	6905      	ldr	r5, [r0, #16]
 800f4e4:	f100 0714 	add.w	r7, r0, #20
 800f4e8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800f4ec:	1f2e      	subs	r6, r5, #4
 800f4ee:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800f4f2:	4620      	mov	r0, r4
 800f4f4:	f7ff fd48 	bl	800ef88 <__hi0bits>
 800f4f8:	f1c0 0320 	rsb	r3, r0, #32
 800f4fc:	280a      	cmp	r0, #10
 800f4fe:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f57c <__b2d+0x9c>
 800f502:	600b      	str	r3, [r1, #0]
 800f504:	dc14      	bgt.n	800f530 <__b2d+0x50>
 800f506:	f1c0 0e0b 	rsb	lr, r0, #11
 800f50a:	fa24 f10e 	lsr.w	r1, r4, lr
 800f50e:	42b7      	cmp	r7, r6
 800f510:	ea41 030c 	orr.w	r3, r1, ip
 800f514:	bf34      	ite	cc
 800f516:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f51a:	2100      	movcs	r1, #0
 800f51c:	3015      	adds	r0, #21
 800f51e:	fa04 f000 	lsl.w	r0, r4, r0
 800f522:	fa21 f10e 	lsr.w	r1, r1, lr
 800f526:	ea40 0201 	orr.w	r2, r0, r1
 800f52a:	ec43 2b10 	vmov	d0, r2, r3
 800f52e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f530:	42b7      	cmp	r7, r6
 800f532:	bf3a      	itte	cc
 800f534:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f538:	f1a5 0608 	subcc.w	r6, r5, #8
 800f53c:	2100      	movcs	r1, #0
 800f53e:	380b      	subs	r0, #11
 800f540:	d017      	beq.n	800f572 <__b2d+0x92>
 800f542:	f1c0 0c20 	rsb	ip, r0, #32
 800f546:	fa04 f500 	lsl.w	r5, r4, r0
 800f54a:	42be      	cmp	r6, r7
 800f54c:	fa21 f40c 	lsr.w	r4, r1, ip
 800f550:	ea45 0504 	orr.w	r5, r5, r4
 800f554:	bf8c      	ite	hi
 800f556:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800f55a:	2400      	movls	r4, #0
 800f55c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800f560:	fa01 f000 	lsl.w	r0, r1, r0
 800f564:	fa24 f40c 	lsr.w	r4, r4, ip
 800f568:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f56c:	ea40 0204 	orr.w	r2, r0, r4
 800f570:	e7db      	b.n	800f52a <__b2d+0x4a>
 800f572:	ea44 030c 	orr.w	r3, r4, ip
 800f576:	460a      	mov	r2, r1
 800f578:	e7d7      	b.n	800f52a <__b2d+0x4a>
 800f57a:	bf00      	nop
 800f57c:	3ff00000 	.word	0x3ff00000

0800f580 <__d2b>:
 800f580:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f584:	4689      	mov	r9, r1
 800f586:	2101      	movs	r1, #1
 800f588:	ec57 6b10 	vmov	r6, r7, d0
 800f58c:	4690      	mov	r8, r2
 800f58e:	f7ff fc09 	bl	800eda4 <_Balloc>
 800f592:	4604      	mov	r4, r0
 800f594:	b930      	cbnz	r0, 800f5a4 <__d2b+0x24>
 800f596:	4602      	mov	r2, r0
 800f598:	4b25      	ldr	r3, [pc, #148]	; (800f630 <__d2b+0xb0>)
 800f59a:	4826      	ldr	r0, [pc, #152]	; (800f634 <__d2b+0xb4>)
 800f59c:	f240 310a 	movw	r1, #778	; 0x30a
 800f5a0:	f000 fba0 	bl	800fce4 <__assert_func>
 800f5a4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f5a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f5ac:	bb35      	cbnz	r5, 800f5fc <__d2b+0x7c>
 800f5ae:	2e00      	cmp	r6, #0
 800f5b0:	9301      	str	r3, [sp, #4]
 800f5b2:	d028      	beq.n	800f606 <__d2b+0x86>
 800f5b4:	4668      	mov	r0, sp
 800f5b6:	9600      	str	r6, [sp, #0]
 800f5b8:	f7ff fd06 	bl	800efc8 <__lo0bits>
 800f5bc:	9900      	ldr	r1, [sp, #0]
 800f5be:	b300      	cbz	r0, 800f602 <__d2b+0x82>
 800f5c0:	9a01      	ldr	r2, [sp, #4]
 800f5c2:	f1c0 0320 	rsb	r3, r0, #32
 800f5c6:	fa02 f303 	lsl.w	r3, r2, r3
 800f5ca:	430b      	orrs	r3, r1
 800f5cc:	40c2      	lsrs	r2, r0
 800f5ce:	6163      	str	r3, [r4, #20]
 800f5d0:	9201      	str	r2, [sp, #4]
 800f5d2:	9b01      	ldr	r3, [sp, #4]
 800f5d4:	61a3      	str	r3, [r4, #24]
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	bf14      	ite	ne
 800f5da:	2202      	movne	r2, #2
 800f5dc:	2201      	moveq	r2, #1
 800f5de:	6122      	str	r2, [r4, #16]
 800f5e0:	b1d5      	cbz	r5, 800f618 <__d2b+0x98>
 800f5e2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f5e6:	4405      	add	r5, r0
 800f5e8:	f8c9 5000 	str.w	r5, [r9]
 800f5ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f5f0:	f8c8 0000 	str.w	r0, [r8]
 800f5f4:	4620      	mov	r0, r4
 800f5f6:	b003      	add	sp, #12
 800f5f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f5fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f600:	e7d5      	b.n	800f5ae <__d2b+0x2e>
 800f602:	6161      	str	r1, [r4, #20]
 800f604:	e7e5      	b.n	800f5d2 <__d2b+0x52>
 800f606:	a801      	add	r0, sp, #4
 800f608:	f7ff fcde 	bl	800efc8 <__lo0bits>
 800f60c:	9b01      	ldr	r3, [sp, #4]
 800f60e:	6163      	str	r3, [r4, #20]
 800f610:	2201      	movs	r2, #1
 800f612:	6122      	str	r2, [r4, #16]
 800f614:	3020      	adds	r0, #32
 800f616:	e7e3      	b.n	800f5e0 <__d2b+0x60>
 800f618:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f61c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f620:	f8c9 0000 	str.w	r0, [r9]
 800f624:	6918      	ldr	r0, [r3, #16]
 800f626:	f7ff fcaf 	bl	800ef88 <__hi0bits>
 800f62a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f62e:	e7df      	b.n	800f5f0 <__d2b+0x70>
 800f630:	08011c98 	.word	0x08011c98
 800f634:	08011d88 	.word	0x08011d88

0800f638 <__ratio>:
 800f638:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f63c:	4688      	mov	r8, r1
 800f63e:	4669      	mov	r1, sp
 800f640:	4681      	mov	r9, r0
 800f642:	f7ff ff4d 	bl	800f4e0 <__b2d>
 800f646:	a901      	add	r1, sp, #4
 800f648:	4640      	mov	r0, r8
 800f64a:	ec55 4b10 	vmov	r4, r5, d0
 800f64e:	f7ff ff47 	bl	800f4e0 <__b2d>
 800f652:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f656:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f65a:	eba3 0c02 	sub.w	ip, r3, r2
 800f65e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f662:	1a9b      	subs	r3, r3, r2
 800f664:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f668:	ec51 0b10 	vmov	r0, r1, d0
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	bfd6      	itet	le
 800f670:	460a      	movle	r2, r1
 800f672:	462a      	movgt	r2, r5
 800f674:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f678:	468b      	mov	fp, r1
 800f67a:	462f      	mov	r7, r5
 800f67c:	bfd4      	ite	le
 800f67e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f682:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f686:	4620      	mov	r0, r4
 800f688:	ee10 2a10 	vmov	r2, s0
 800f68c:	465b      	mov	r3, fp
 800f68e:	4639      	mov	r1, r7
 800f690:	f7f1 f8fc 	bl	800088c <__aeabi_ddiv>
 800f694:	ec41 0b10 	vmov	d0, r0, r1
 800f698:	b003      	add	sp, #12
 800f69a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f69e <__copybits>:
 800f69e:	3901      	subs	r1, #1
 800f6a0:	b570      	push	{r4, r5, r6, lr}
 800f6a2:	1149      	asrs	r1, r1, #5
 800f6a4:	6914      	ldr	r4, [r2, #16]
 800f6a6:	3101      	adds	r1, #1
 800f6a8:	f102 0314 	add.w	r3, r2, #20
 800f6ac:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f6b0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f6b4:	1f05      	subs	r5, r0, #4
 800f6b6:	42a3      	cmp	r3, r4
 800f6b8:	d30c      	bcc.n	800f6d4 <__copybits+0x36>
 800f6ba:	1aa3      	subs	r3, r4, r2
 800f6bc:	3b11      	subs	r3, #17
 800f6be:	f023 0303 	bic.w	r3, r3, #3
 800f6c2:	3211      	adds	r2, #17
 800f6c4:	42a2      	cmp	r2, r4
 800f6c6:	bf88      	it	hi
 800f6c8:	2300      	movhi	r3, #0
 800f6ca:	4418      	add	r0, r3
 800f6cc:	2300      	movs	r3, #0
 800f6ce:	4288      	cmp	r0, r1
 800f6d0:	d305      	bcc.n	800f6de <__copybits+0x40>
 800f6d2:	bd70      	pop	{r4, r5, r6, pc}
 800f6d4:	f853 6b04 	ldr.w	r6, [r3], #4
 800f6d8:	f845 6f04 	str.w	r6, [r5, #4]!
 800f6dc:	e7eb      	b.n	800f6b6 <__copybits+0x18>
 800f6de:	f840 3b04 	str.w	r3, [r0], #4
 800f6e2:	e7f4      	b.n	800f6ce <__copybits+0x30>

0800f6e4 <__any_on>:
 800f6e4:	f100 0214 	add.w	r2, r0, #20
 800f6e8:	6900      	ldr	r0, [r0, #16]
 800f6ea:	114b      	asrs	r3, r1, #5
 800f6ec:	4298      	cmp	r0, r3
 800f6ee:	b510      	push	{r4, lr}
 800f6f0:	db11      	blt.n	800f716 <__any_on+0x32>
 800f6f2:	dd0a      	ble.n	800f70a <__any_on+0x26>
 800f6f4:	f011 011f 	ands.w	r1, r1, #31
 800f6f8:	d007      	beq.n	800f70a <__any_on+0x26>
 800f6fa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f6fe:	fa24 f001 	lsr.w	r0, r4, r1
 800f702:	fa00 f101 	lsl.w	r1, r0, r1
 800f706:	428c      	cmp	r4, r1
 800f708:	d10b      	bne.n	800f722 <__any_on+0x3e>
 800f70a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f70e:	4293      	cmp	r3, r2
 800f710:	d803      	bhi.n	800f71a <__any_on+0x36>
 800f712:	2000      	movs	r0, #0
 800f714:	bd10      	pop	{r4, pc}
 800f716:	4603      	mov	r3, r0
 800f718:	e7f7      	b.n	800f70a <__any_on+0x26>
 800f71a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f71e:	2900      	cmp	r1, #0
 800f720:	d0f5      	beq.n	800f70e <__any_on+0x2a>
 800f722:	2001      	movs	r0, #1
 800f724:	e7f6      	b.n	800f714 <__any_on+0x30>

0800f726 <_calloc_r>:
 800f726:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f728:	fba1 2402 	umull	r2, r4, r1, r2
 800f72c:	b94c      	cbnz	r4, 800f742 <_calloc_r+0x1c>
 800f72e:	4611      	mov	r1, r2
 800f730:	9201      	str	r2, [sp, #4]
 800f732:	f000 f87b 	bl	800f82c <_malloc_r>
 800f736:	9a01      	ldr	r2, [sp, #4]
 800f738:	4605      	mov	r5, r0
 800f73a:	b930      	cbnz	r0, 800f74a <_calloc_r+0x24>
 800f73c:	4628      	mov	r0, r5
 800f73e:	b003      	add	sp, #12
 800f740:	bd30      	pop	{r4, r5, pc}
 800f742:	220c      	movs	r2, #12
 800f744:	6002      	str	r2, [r0, #0]
 800f746:	2500      	movs	r5, #0
 800f748:	e7f8      	b.n	800f73c <_calloc_r+0x16>
 800f74a:	4621      	mov	r1, r4
 800f74c:	f7fc fa86 	bl	800bc5c <memset>
 800f750:	e7f4      	b.n	800f73c <_calloc_r+0x16>
	...

0800f754 <_free_r>:
 800f754:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f756:	2900      	cmp	r1, #0
 800f758:	d044      	beq.n	800f7e4 <_free_r+0x90>
 800f75a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f75e:	9001      	str	r0, [sp, #4]
 800f760:	2b00      	cmp	r3, #0
 800f762:	f1a1 0404 	sub.w	r4, r1, #4
 800f766:	bfb8      	it	lt
 800f768:	18e4      	addlt	r4, r4, r3
 800f76a:	f000 fb2f 	bl	800fdcc <__malloc_lock>
 800f76e:	4a1e      	ldr	r2, [pc, #120]	; (800f7e8 <_free_r+0x94>)
 800f770:	9801      	ldr	r0, [sp, #4]
 800f772:	6813      	ldr	r3, [r2, #0]
 800f774:	b933      	cbnz	r3, 800f784 <_free_r+0x30>
 800f776:	6063      	str	r3, [r4, #4]
 800f778:	6014      	str	r4, [r2, #0]
 800f77a:	b003      	add	sp, #12
 800f77c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f780:	f000 bb2a 	b.w	800fdd8 <__malloc_unlock>
 800f784:	42a3      	cmp	r3, r4
 800f786:	d908      	bls.n	800f79a <_free_r+0x46>
 800f788:	6825      	ldr	r5, [r4, #0]
 800f78a:	1961      	adds	r1, r4, r5
 800f78c:	428b      	cmp	r3, r1
 800f78e:	bf01      	itttt	eq
 800f790:	6819      	ldreq	r1, [r3, #0]
 800f792:	685b      	ldreq	r3, [r3, #4]
 800f794:	1949      	addeq	r1, r1, r5
 800f796:	6021      	streq	r1, [r4, #0]
 800f798:	e7ed      	b.n	800f776 <_free_r+0x22>
 800f79a:	461a      	mov	r2, r3
 800f79c:	685b      	ldr	r3, [r3, #4]
 800f79e:	b10b      	cbz	r3, 800f7a4 <_free_r+0x50>
 800f7a0:	42a3      	cmp	r3, r4
 800f7a2:	d9fa      	bls.n	800f79a <_free_r+0x46>
 800f7a4:	6811      	ldr	r1, [r2, #0]
 800f7a6:	1855      	adds	r5, r2, r1
 800f7a8:	42a5      	cmp	r5, r4
 800f7aa:	d10b      	bne.n	800f7c4 <_free_r+0x70>
 800f7ac:	6824      	ldr	r4, [r4, #0]
 800f7ae:	4421      	add	r1, r4
 800f7b0:	1854      	adds	r4, r2, r1
 800f7b2:	42a3      	cmp	r3, r4
 800f7b4:	6011      	str	r1, [r2, #0]
 800f7b6:	d1e0      	bne.n	800f77a <_free_r+0x26>
 800f7b8:	681c      	ldr	r4, [r3, #0]
 800f7ba:	685b      	ldr	r3, [r3, #4]
 800f7bc:	6053      	str	r3, [r2, #4]
 800f7be:	4421      	add	r1, r4
 800f7c0:	6011      	str	r1, [r2, #0]
 800f7c2:	e7da      	b.n	800f77a <_free_r+0x26>
 800f7c4:	d902      	bls.n	800f7cc <_free_r+0x78>
 800f7c6:	230c      	movs	r3, #12
 800f7c8:	6003      	str	r3, [r0, #0]
 800f7ca:	e7d6      	b.n	800f77a <_free_r+0x26>
 800f7cc:	6825      	ldr	r5, [r4, #0]
 800f7ce:	1961      	adds	r1, r4, r5
 800f7d0:	428b      	cmp	r3, r1
 800f7d2:	bf04      	itt	eq
 800f7d4:	6819      	ldreq	r1, [r3, #0]
 800f7d6:	685b      	ldreq	r3, [r3, #4]
 800f7d8:	6063      	str	r3, [r4, #4]
 800f7da:	bf04      	itt	eq
 800f7dc:	1949      	addeq	r1, r1, r5
 800f7de:	6021      	streq	r1, [r4, #0]
 800f7e0:	6054      	str	r4, [r2, #4]
 800f7e2:	e7ca      	b.n	800f77a <_free_r+0x26>
 800f7e4:	b003      	add	sp, #12
 800f7e6:	bd30      	pop	{r4, r5, pc}
 800f7e8:	20009698 	.word	0x20009698

0800f7ec <sbrk_aligned>:
 800f7ec:	b570      	push	{r4, r5, r6, lr}
 800f7ee:	4e0e      	ldr	r6, [pc, #56]	; (800f828 <sbrk_aligned+0x3c>)
 800f7f0:	460c      	mov	r4, r1
 800f7f2:	6831      	ldr	r1, [r6, #0]
 800f7f4:	4605      	mov	r5, r0
 800f7f6:	b911      	cbnz	r1, 800f7fe <sbrk_aligned+0x12>
 800f7f8:	f000 f9ee 	bl	800fbd8 <_sbrk_r>
 800f7fc:	6030      	str	r0, [r6, #0]
 800f7fe:	4621      	mov	r1, r4
 800f800:	4628      	mov	r0, r5
 800f802:	f000 f9e9 	bl	800fbd8 <_sbrk_r>
 800f806:	1c43      	adds	r3, r0, #1
 800f808:	d00a      	beq.n	800f820 <sbrk_aligned+0x34>
 800f80a:	1cc4      	adds	r4, r0, #3
 800f80c:	f024 0403 	bic.w	r4, r4, #3
 800f810:	42a0      	cmp	r0, r4
 800f812:	d007      	beq.n	800f824 <sbrk_aligned+0x38>
 800f814:	1a21      	subs	r1, r4, r0
 800f816:	4628      	mov	r0, r5
 800f818:	f000 f9de 	bl	800fbd8 <_sbrk_r>
 800f81c:	3001      	adds	r0, #1
 800f81e:	d101      	bne.n	800f824 <sbrk_aligned+0x38>
 800f820:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f824:	4620      	mov	r0, r4
 800f826:	bd70      	pop	{r4, r5, r6, pc}
 800f828:	2000969c 	.word	0x2000969c

0800f82c <_malloc_r>:
 800f82c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f830:	1ccd      	adds	r5, r1, #3
 800f832:	f025 0503 	bic.w	r5, r5, #3
 800f836:	3508      	adds	r5, #8
 800f838:	2d0c      	cmp	r5, #12
 800f83a:	bf38      	it	cc
 800f83c:	250c      	movcc	r5, #12
 800f83e:	2d00      	cmp	r5, #0
 800f840:	4607      	mov	r7, r0
 800f842:	db01      	blt.n	800f848 <_malloc_r+0x1c>
 800f844:	42a9      	cmp	r1, r5
 800f846:	d905      	bls.n	800f854 <_malloc_r+0x28>
 800f848:	230c      	movs	r3, #12
 800f84a:	603b      	str	r3, [r7, #0]
 800f84c:	2600      	movs	r6, #0
 800f84e:	4630      	mov	r0, r6
 800f850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f854:	4e2e      	ldr	r6, [pc, #184]	; (800f910 <_malloc_r+0xe4>)
 800f856:	f000 fab9 	bl	800fdcc <__malloc_lock>
 800f85a:	6833      	ldr	r3, [r6, #0]
 800f85c:	461c      	mov	r4, r3
 800f85e:	bb34      	cbnz	r4, 800f8ae <_malloc_r+0x82>
 800f860:	4629      	mov	r1, r5
 800f862:	4638      	mov	r0, r7
 800f864:	f7ff ffc2 	bl	800f7ec <sbrk_aligned>
 800f868:	1c43      	adds	r3, r0, #1
 800f86a:	4604      	mov	r4, r0
 800f86c:	d14d      	bne.n	800f90a <_malloc_r+0xde>
 800f86e:	6834      	ldr	r4, [r6, #0]
 800f870:	4626      	mov	r6, r4
 800f872:	2e00      	cmp	r6, #0
 800f874:	d140      	bne.n	800f8f8 <_malloc_r+0xcc>
 800f876:	6823      	ldr	r3, [r4, #0]
 800f878:	4631      	mov	r1, r6
 800f87a:	4638      	mov	r0, r7
 800f87c:	eb04 0803 	add.w	r8, r4, r3
 800f880:	f000 f9aa 	bl	800fbd8 <_sbrk_r>
 800f884:	4580      	cmp	r8, r0
 800f886:	d13a      	bne.n	800f8fe <_malloc_r+0xd2>
 800f888:	6821      	ldr	r1, [r4, #0]
 800f88a:	3503      	adds	r5, #3
 800f88c:	1a6d      	subs	r5, r5, r1
 800f88e:	f025 0503 	bic.w	r5, r5, #3
 800f892:	3508      	adds	r5, #8
 800f894:	2d0c      	cmp	r5, #12
 800f896:	bf38      	it	cc
 800f898:	250c      	movcc	r5, #12
 800f89a:	4629      	mov	r1, r5
 800f89c:	4638      	mov	r0, r7
 800f89e:	f7ff ffa5 	bl	800f7ec <sbrk_aligned>
 800f8a2:	3001      	adds	r0, #1
 800f8a4:	d02b      	beq.n	800f8fe <_malloc_r+0xd2>
 800f8a6:	6823      	ldr	r3, [r4, #0]
 800f8a8:	442b      	add	r3, r5
 800f8aa:	6023      	str	r3, [r4, #0]
 800f8ac:	e00e      	b.n	800f8cc <_malloc_r+0xa0>
 800f8ae:	6822      	ldr	r2, [r4, #0]
 800f8b0:	1b52      	subs	r2, r2, r5
 800f8b2:	d41e      	bmi.n	800f8f2 <_malloc_r+0xc6>
 800f8b4:	2a0b      	cmp	r2, #11
 800f8b6:	d916      	bls.n	800f8e6 <_malloc_r+0xba>
 800f8b8:	1961      	adds	r1, r4, r5
 800f8ba:	42a3      	cmp	r3, r4
 800f8bc:	6025      	str	r5, [r4, #0]
 800f8be:	bf18      	it	ne
 800f8c0:	6059      	strne	r1, [r3, #4]
 800f8c2:	6863      	ldr	r3, [r4, #4]
 800f8c4:	bf08      	it	eq
 800f8c6:	6031      	streq	r1, [r6, #0]
 800f8c8:	5162      	str	r2, [r4, r5]
 800f8ca:	604b      	str	r3, [r1, #4]
 800f8cc:	4638      	mov	r0, r7
 800f8ce:	f104 060b 	add.w	r6, r4, #11
 800f8d2:	f000 fa81 	bl	800fdd8 <__malloc_unlock>
 800f8d6:	f026 0607 	bic.w	r6, r6, #7
 800f8da:	1d23      	adds	r3, r4, #4
 800f8dc:	1af2      	subs	r2, r6, r3
 800f8de:	d0b6      	beq.n	800f84e <_malloc_r+0x22>
 800f8e0:	1b9b      	subs	r3, r3, r6
 800f8e2:	50a3      	str	r3, [r4, r2]
 800f8e4:	e7b3      	b.n	800f84e <_malloc_r+0x22>
 800f8e6:	6862      	ldr	r2, [r4, #4]
 800f8e8:	42a3      	cmp	r3, r4
 800f8ea:	bf0c      	ite	eq
 800f8ec:	6032      	streq	r2, [r6, #0]
 800f8ee:	605a      	strne	r2, [r3, #4]
 800f8f0:	e7ec      	b.n	800f8cc <_malloc_r+0xa0>
 800f8f2:	4623      	mov	r3, r4
 800f8f4:	6864      	ldr	r4, [r4, #4]
 800f8f6:	e7b2      	b.n	800f85e <_malloc_r+0x32>
 800f8f8:	4634      	mov	r4, r6
 800f8fa:	6876      	ldr	r6, [r6, #4]
 800f8fc:	e7b9      	b.n	800f872 <_malloc_r+0x46>
 800f8fe:	230c      	movs	r3, #12
 800f900:	603b      	str	r3, [r7, #0]
 800f902:	4638      	mov	r0, r7
 800f904:	f000 fa68 	bl	800fdd8 <__malloc_unlock>
 800f908:	e7a1      	b.n	800f84e <_malloc_r+0x22>
 800f90a:	6025      	str	r5, [r4, #0]
 800f90c:	e7de      	b.n	800f8cc <_malloc_r+0xa0>
 800f90e:	bf00      	nop
 800f910:	20009698 	.word	0x20009698

0800f914 <__sfputc_r>:
 800f914:	6893      	ldr	r3, [r2, #8]
 800f916:	3b01      	subs	r3, #1
 800f918:	2b00      	cmp	r3, #0
 800f91a:	b410      	push	{r4}
 800f91c:	6093      	str	r3, [r2, #8]
 800f91e:	da08      	bge.n	800f932 <__sfputc_r+0x1e>
 800f920:	6994      	ldr	r4, [r2, #24]
 800f922:	42a3      	cmp	r3, r4
 800f924:	db01      	blt.n	800f92a <__sfputc_r+0x16>
 800f926:	290a      	cmp	r1, #10
 800f928:	d103      	bne.n	800f932 <__sfputc_r+0x1e>
 800f92a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f92e:	f7fd bd51 	b.w	800d3d4 <__swbuf_r>
 800f932:	6813      	ldr	r3, [r2, #0]
 800f934:	1c58      	adds	r0, r3, #1
 800f936:	6010      	str	r0, [r2, #0]
 800f938:	7019      	strb	r1, [r3, #0]
 800f93a:	4608      	mov	r0, r1
 800f93c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f940:	4770      	bx	lr

0800f942 <__sfputs_r>:
 800f942:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f944:	4606      	mov	r6, r0
 800f946:	460f      	mov	r7, r1
 800f948:	4614      	mov	r4, r2
 800f94a:	18d5      	adds	r5, r2, r3
 800f94c:	42ac      	cmp	r4, r5
 800f94e:	d101      	bne.n	800f954 <__sfputs_r+0x12>
 800f950:	2000      	movs	r0, #0
 800f952:	e007      	b.n	800f964 <__sfputs_r+0x22>
 800f954:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f958:	463a      	mov	r2, r7
 800f95a:	4630      	mov	r0, r6
 800f95c:	f7ff ffda 	bl	800f914 <__sfputc_r>
 800f960:	1c43      	adds	r3, r0, #1
 800f962:	d1f3      	bne.n	800f94c <__sfputs_r+0xa>
 800f964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f968 <_vfiprintf_r>:
 800f968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f96c:	460d      	mov	r5, r1
 800f96e:	b09d      	sub	sp, #116	; 0x74
 800f970:	4614      	mov	r4, r2
 800f972:	4698      	mov	r8, r3
 800f974:	4606      	mov	r6, r0
 800f976:	b118      	cbz	r0, 800f980 <_vfiprintf_r+0x18>
 800f978:	6983      	ldr	r3, [r0, #24]
 800f97a:	b90b      	cbnz	r3, 800f980 <_vfiprintf_r+0x18>
 800f97c:	f7fe fd80 	bl	800e480 <__sinit>
 800f980:	4b89      	ldr	r3, [pc, #548]	; (800fba8 <_vfiprintf_r+0x240>)
 800f982:	429d      	cmp	r5, r3
 800f984:	d11b      	bne.n	800f9be <_vfiprintf_r+0x56>
 800f986:	6875      	ldr	r5, [r6, #4]
 800f988:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f98a:	07d9      	lsls	r1, r3, #31
 800f98c:	d405      	bmi.n	800f99a <_vfiprintf_r+0x32>
 800f98e:	89ab      	ldrh	r3, [r5, #12]
 800f990:	059a      	lsls	r2, r3, #22
 800f992:	d402      	bmi.n	800f99a <_vfiprintf_r+0x32>
 800f994:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f996:	f7ff f984 	bl	800eca2 <__retarget_lock_acquire_recursive>
 800f99a:	89ab      	ldrh	r3, [r5, #12]
 800f99c:	071b      	lsls	r3, r3, #28
 800f99e:	d501      	bpl.n	800f9a4 <_vfiprintf_r+0x3c>
 800f9a0:	692b      	ldr	r3, [r5, #16]
 800f9a2:	b9eb      	cbnz	r3, 800f9e0 <_vfiprintf_r+0x78>
 800f9a4:	4629      	mov	r1, r5
 800f9a6:	4630      	mov	r0, r6
 800f9a8:	f7fd fd66 	bl	800d478 <__swsetup_r>
 800f9ac:	b1c0      	cbz	r0, 800f9e0 <_vfiprintf_r+0x78>
 800f9ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f9b0:	07dc      	lsls	r4, r3, #31
 800f9b2:	d50e      	bpl.n	800f9d2 <_vfiprintf_r+0x6a>
 800f9b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f9b8:	b01d      	add	sp, #116	; 0x74
 800f9ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9be:	4b7b      	ldr	r3, [pc, #492]	; (800fbac <_vfiprintf_r+0x244>)
 800f9c0:	429d      	cmp	r5, r3
 800f9c2:	d101      	bne.n	800f9c8 <_vfiprintf_r+0x60>
 800f9c4:	68b5      	ldr	r5, [r6, #8]
 800f9c6:	e7df      	b.n	800f988 <_vfiprintf_r+0x20>
 800f9c8:	4b79      	ldr	r3, [pc, #484]	; (800fbb0 <_vfiprintf_r+0x248>)
 800f9ca:	429d      	cmp	r5, r3
 800f9cc:	bf08      	it	eq
 800f9ce:	68f5      	ldreq	r5, [r6, #12]
 800f9d0:	e7da      	b.n	800f988 <_vfiprintf_r+0x20>
 800f9d2:	89ab      	ldrh	r3, [r5, #12]
 800f9d4:	0598      	lsls	r0, r3, #22
 800f9d6:	d4ed      	bmi.n	800f9b4 <_vfiprintf_r+0x4c>
 800f9d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f9da:	f7ff f963 	bl	800eca4 <__retarget_lock_release_recursive>
 800f9de:	e7e9      	b.n	800f9b4 <_vfiprintf_r+0x4c>
 800f9e0:	2300      	movs	r3, #0
 800f9e2:	9309      	str	r3, [sp, #36]	; 0x24
 800f9e4:	2320      	movs	r3, #32
 800f9e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f9ea:	f8cd 800c 	str.w	r8, [sp, #12]
 800f9ee:	2330      	movs	r3, #48	; 0x30
 800f9f0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800fbb4 <_vfiprintf_r+0x24c>
 800f9f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f9f8:	f04f 0901 	mov.w	r9, #1
 800f9fc:	4623      	mov	r3, r4
 800f9fe:	469a      	mov	sl, r3
 800fa00:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa04:	b10a      	cbz	r2, 800fa0a <_vfiprintf_r+0xa2>
 800fa06:	2a25      	cmp	r2, #37	; 0x25
 800fa08:	d1f9      	bne.n	800f9fe <_vfiprintf_r+0x96>
 800fa0a:	ebba 0b04 	subs.w	fp, sl, r4
 800fa0e:	d00b      	beq.n	800fa28 <_vfiprintf_r+0xc0>
 800fa10:	465b      	mov	r3, fp
 800fa12:	4622      	mov	r2, r4
 800fa14:	4629      	mov	r1, r5
 800fa16:	4630      	mov	r0, r6
 800fa18:	f7ff ff93 	bl	800f942 <__sfputs_r>
 800fa1c:	3001      	adds	r0, #1
 800fa1e:	f000 80aa 	beq.w	800fb76 <_vfiprintf_r+0x20e>
 800fa22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fa24:	445a      	add	r2, fp
 800fa26:	9209      	str	r2, [sp, #36]	; 0x24
 800fa28:	f89a 3000 	ldrb.w	r3, [sl]
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	f000 80a2 	beq.w	800fb76 <_vfiprintf_r+0x20e>
 800fa32:	2300      	movs	r3, #0
 800fa34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fa38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa3c:	f10a 0a01 	add.w	sl, sl, #1
 800fa40:	9304      	str	r3, [sp, #16]
 800fa42:	9307      	str	r3, [sp, #28]
 800fa44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fa48:	931a      	str	r3, [sp, #104]	; 0x68
 800fa4a:	4654      	mov	r4, sl
 800fa4c:	2205      	movs	r2, #5
 800fa4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa52:	4858      	ldr	r0, [pc, #352]	; (800fbb4 <_vfiprintf_r+0x24c>)
 800fa54:	f7f0 fbe4 	bl	8000220 <memchr>
 800fa58:	9a04      	ldr	r2, [sp, #16]
 800fa5a:	b9d8      	cbnz	r0, 800fa94 <_vfiprintf_r+0x12c>
 800fa5c:	06d1      	lsls	r1, r2, #27
 800fa5e:	bf44      	itt	mi
 800fa60:	2320      	movmi	r3, #32
 800fa62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fa66:	0713      	lsls	r3, r2, #28
 800fa68:	bf44      	itt	mi
 800fa6a:	232b      	movmi	r3, #43	; 0x2b
 800fa6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fa70:	f89a 3000 	ldrb.w	r3, [sl]
 800fa74:	2b2a      	cmp	r3, #42	; 0x2a
 800fa76:	d015      	beq.n	800faa4 <_vfiprintf_r+0x13c>
 800fa78:	9a07      	ldr	r2, [sp, #28]
 800fa7a:	4654      	mov	r4, sl
 800fa7c:	2000      	movs	r0, #0
 800fa7e:	f04f 0c0a 	mov.w	ip, #10
 800fa82:	4621      	mov	r1, r4
 800fa84:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fa88:	3b30      	subs	r3, #48	; 0x30
 800fa8a:	2b09      	cmp	r3, #9
 800fa8c:	d94e      	bls.n	800fb2c <_vfiprintf_r+0x1c4>
 800fa8e:	b1b0      	cbz	r0, 800fabe <_vfiprintf_r+0x156>
 800fa90:	9207      	str	r2, [sp, #28]
 800fa92:	e014      	b.n	800fabe <_vfiprintf_r+0x156>
 800fa94:	eba0 0308 	sub.w	r3, r0, r8
 800fa98:	fa09 f303 	lsl.w	r3, r9, r3
 800fa9c:	4313      	orrs	r3, r2
 800fa9e:	9304      	str	r3, [sp, #16]
 800faa0:	46a2      	mov	sl, r4
 800faa2:	e7d2      	b.n	800fa4a <_vfiprintf_r+0xe2>
 800faa4:	9b03      	ldr	r3, [sp, #12]
 800faa6:	1d19      	adds	r1, r3, #4
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	9103      	str	r1, [sp, #12]
 800faac:	2b00      	cmp	r3, #0
 800faae:	bfbb      	ittet	lt
 800fab0:	425b      	neglt	r3, r3
 800fab2:	f042 0202 	orrlt.w	r2, r2, #2
 800fab6:	9307      	strge	r3, [sp, #28]
 800fab8:	9307      	strlt	r3, [sp, #28]
 800faba:	bfb8      	it	lt
 800fabc:	9204      	strlt	r2, [sp, #16]
 800fabe:	7823      	ldrb	r3, [r4, #0]
 800fac0:	2b2e      	cmp	r3, #46	; 0x2e
 800fac2:	d10c      	bne.n	800fade <_vfiprintf_r+0x176>
 800fac4:	7863      	ldrb	r3, [r4, #1]
 800fac6:	2b2a      	cmp	r3, #42	; 0x2a
 800fac8:	d135      	bne.n	800fb36 <_vfiprintf_r+0x1ce>
 800faca:	9b03      	ldr	r3, [sp, #12]
 800facc:	1d1a      	adds	r2, r3, #4
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	9203      	str	r2, [sp, #12]
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	bfb8      	it	lt
 800fad6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800fada:	3402      	adds	r4, #2
 800fadc:	9305      	str	r3, [sp, #20]
 800fade:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800fbc4 <_vfiprintf_r+0x25c>
 800fae2:	7821      	ldrb	r1, [r4, #0]
 800fae4:	2203      	movs	r2, #3
 800fae6:	4650      	mov	r0, sl
 800fae8:	f7f0 fb9a 	bl	8000220 <memchr>
 800faec:	b140      	cbz	r0, 800fb00 <_vfiprintf_r+0x198>
 800faee:	2340      	movs	r3, #64	; 0x40
 800faf0:	eba0 000a 	sub.w	r0, r0, sl
 800faf4:	fa03 f000 	lsl.w	r0, r3, r0
 800faf8:	9b04      	ldr	r3, [sp, #16]
 800fafa:	4303      	orrs	r3, r0
 800fafc:	3401      	adds	r4, #1
 800fafe:	9304      	str	r3, [sp, #16]
 800fb00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb04:	482c      	ldr	r0, [pc, #176]	; (800fbb8 <_vfiprintf_r+0x250>)
 800fb06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fb0a:	2206      	movs	r2, #6
 800fb0c:	f7f0 fb88 	bl	8000220 <memchr>
 800fb10:	2800      	cmp	r0, #0
 800fb12:	d03f      	beq.n	800fb94 <_vfiprintf_r+0x22c>
 800fb14:	4b29      	ldr	r3, [pc, #164]	; (800fbbc <_vfiprintf_r+0x254>)
 800fb16:	bb1b      	cbnz	r3, 800fb60 <_vfiprintf_r+0x1f8>
 800fb18:	9b03      	ldr	r3, [sp, #12]
 800fb1a:	3307      	adds	r3, #7
 800fb1c:	f023 0307 	bic.w	r3, r3, #7
 800fb20:	3308      	adds	r3, #8
 800fb22:	9303      	str	r3, [sp, #12]
 800fb24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb26:	443b      	add	r3, r7
 800fb28:	9309      	str	r3, [sp, #36]	; 0x24
 800fb2a:	e767      	b.n	800f9fc <_vfiprintf_r+0x94>
 800fb2c:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb30:	460c      	mov	r4, r1
 800fb32:	2001      	movs	r0, #1
 800fb34:	e7a5      	b.n	800fa82 <_vfiprintf_r+0x11a>
 800fb36:	2300      	movs	r3, #0
 800fb38:	3401      	adds	r4, #1
 800fb3a:	9305      	str	r3, [sp, #20]
 800fb3c:	4619      	mov	r1, r3
 800fb3e:	f04f 0c0a 	mov.w	ip, #10
 800fb42:	4620      	mov	r0, r4
 800fb44:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb48:	3a30      	subs	r2, #48	; 0x30
 800fb4a:	2a09      	cmp	r2, #9
 800fb4c:	d903      	bls.n	800fb56 <_vfiprintf_r+0x1ee>
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	d0c5      	beq.n	800fade <_vfiprintf_r+0x176>
 800fb52:	9105      	str	r1, [sp, #20]
 800fb54:	e7c3      	b.n	800fade <_vfiprintf_r+0x176>
 800fb56:	fb0c 2101 	mla	r1, ip, r1, r2
 800fb5a:	4604      	mov	r4, r0
 800fb5c:	2301      	movs	r3, #1
 800fb5e:	e7f0      	b.n	800fb42 <_vfiprintf_r+0x1da>
 800fb60:	ab03      	add	r3, sp, #12
 800fb62:	9300      	str	r3, [sp, #0]
 800fb64:	462a      	mov	r2, r5
 800fb66:	4b16      	ldr	r3, [pc, #88]	; (800fbc0 <_vfiprintf_r+0x258>)
 800fb68:	a904      	add	r1, sp, #16
 800fb6a:	4630      	mov	r0, r6
 800fb6c:	f7fc f91e 	bl	800bdac <_printf_float>
 800fb70:	4607      	mov	r7, r0
 800fb72:	1c78      	adds	r0, r7, #1
 800fb74:	d1d6      	bne.n	800fb24 <_vfiprintf_r+0x1bc>
 800fb76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fb78:	07d9      	lsls	r1, r3, #31
 800fb7a:	d405      	bmi.n	800fb88 <_vfiprintf_r+0x220>
 800fb7c:	89ab      	ldrh	r3, [r5, #12]
 800fb7e:	059a      	lsls	r2, r3, #22
 800fb80:	d402      	bmi.n	800fb88 <_vfiprintf_r+0x220>
 800fb82:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fb84:	f7ff f88e 	bl	800eca4 <__retarget_lock_release_recursive>
 800fb88:	89ab      	ldrh	r3, [r5, #12]
 800fb8a:	065b      	lsls	r3, r3, #25
 800fb8c:	f53f af12 	bmi.w	800f9b4 <_vfiprintf_r+0x4c>
 800fb90:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fb92:	e711      	b.n	800f9b8 <_vfiprintf_r+0x50>
 800fb94:	ab03      	add	r3, sp, #12
 800fb96:	9300      	str	r3, [sp, #0]
 800fb98:	462a      	mov	r2, r5
 800fb9a:	4b09      	ldr	r3, [pc, #36]	; (800fbc0 <_vfiprintf_r+0x258>)
 800fb9c:	a904      	add	r1, sp, #16
 800fb9e:	4630      	mov	r0, r6
 800fba0:	f7fc fba8 	bl	800c2f4 <_printf_i>
 800fba4:	e7e4      	b.n	800fb70 <_vfiprintf_r+0x208>
 800fba6:	bf00      	nop
 800fba8:	08011ccc 	.word	0x08011ccc
 800fbac:	08011cec 	.word	0x08011cec
 800fbb0:	08011cac 	.word	0x08011cac
 800fbb4:	08011ee4 	.word	0x08011ee4
 800fbb8:	08011eee 	.word	0x08011eee
 800fbbc:	0800bdad 	.word	0x0800bdad
 800fbc0:	0800f943 	.word	0x0800f943
 800fbc4:	08011eea 	.word	0x08011eea

0800fbc8 <nan>:
 800fbc8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800fbd0 <nan+0x8>
 800fbcc:	4770      	bx	lr
 800fbce:	bf00      	nop
 800fbd0:	00000000 	.word	0x00000000
 800fbd4:	7ff80000 	.word	0x7ff80000

0800fbd8 <_sbrk_r>:
 800fbd8:	b538      	push	{r3, r4, r5, lr}
 800fbda:	4d06      	ldr	r5, [pc, #24]	; (800fbf4 <_sbrk_r+0x1c>)
 800fbdc:	2300      	movs	r3, #0
 800fbde:	4604      	mov	r4, r0
 800fbe0:	4608      	mov	r0, r1
 800fbe2:	602b      	str	r3, [r5, #0]
 800fbe4:	f7f6 fe3a 	bl	800685c <_sbrk>
 800fbe8:	1c43      	adds	r3, r0, #1
 800fbea:	d102      	bne.n	800fbf2 <_sbrk_r+0x1a>
 800fbec:	682b      	ldr	r3, [r5, #0]
 800fbee:	b103      	cbz	r3, 800fbf2 <_sbrk_r+0x1a>
 800fbf0:	6023      	str	r3, [r4, #0]
 800fbf2:	bd38      	pop	{r3, r4, r5, pc}
 800fbf4:	200096a0 	.word	0x200096a0

0800fbf8 <__sread>:
 800fbf8:	b510      	push	{r4, lr}
 800fbfa:	460c      	mov	r4, r1
 800fbfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc00:	f000 f8f0 	bl	800fde4 <_read_r>
 800fc04:	2800      	cmp	r0, #0
 800fc06:	bfab      	itete	ge
 800fc08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fc0a:	89a3      	ldrhlt	r3, [r4, #12]
 800fc0c:	181b      	addge	r3, r3, r0
 800fc0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fc12:	bfac      	ite	ge
 800fc14:	6563      	strge	r3, [r4, #84]	; 0x54
 800fc16:	81a3      	strhlt	r3, [r4, #12]
 800fc18:	bd10      	pop	{r4, pc}

0800fc1a <__swrite>:
 800fc1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc1e:	461f      	mov	r7, r3
 800fc20:	898b      	ldrh	r3, [r1, #12]
 800fc22:	05db      	lsls	r3, r3, #23
 800fc24:	4605      	mov	r5, r0
 800fc26:	460c      	mov	r4, r1
 800fc28:	4616      	mov	r6, r2
 800fc2a:	d505      	bpl.n	800fc38 <__swrite+0x1e>
 800fc2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc30:	2302      	movs	r3, #2
 800fc32:	2200      	movs	r2, #0
 800fc34:	f000 f8b8 	bl	800fda8 <_lseek_r>
 800fc38:	89a3      	ldrh	r3, [r4, #12]
 800fc3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fc42:	81a3      	strh	r3, [r4, #12]
 800fc44:	4632      	mov	r2, r6
 800fc46:	463b      	mov	r3, r7
 800fc48:	4628      	mov	r0, r5
 800fc4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fc4e:	f000 b837 	b.w	800fcc0 <_write_r>

0800fc52 <__sseek>:
 800fc52:	b510      	push	{r4, lr}
 800fc54:	460c      	mov	r4, r1
 800fc56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc5a:	f000 f8a5 	bl	800fda8 <_lseek_r>
 800fc5e:	1c43      	adds	r3, r0, #1
 800fc60:	89a3      	ldrh	r3, [r4, #12]
 800fc62:	bf15      	itete	ne
 800fc64:	6560      	strne	r0, [r4, #84]	; 0x54
 800fc66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fc6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fc6e:	81a3      	strheq	r3, [r4, #12]
 800fc70:	bf18      	it	ne
 800fc72:	81a3      	strhne	r3, [r4, #12]
 800fc74:	bd10      	pop	{r4, pc}

0800fc76 <__sclose>:
 800fc76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc7a:	f000 b851 	b.w	800fd20 <_close_r>

0800fc7e <strncmp>:
 800fc7e:	b510      	push	{r4, lr}
 800fc80:	b17a      	cbz	r2, 800fca2 <strncmp+0x24>
 800fc82:	4603      	mov	r3, r0
 800fc84:	3901      	subs	r1, #1
 800fc86:	1884      	adds	r4, r0, r2
 800fc88:	f813 0b01 	ldrb.w	r0, [r3], #1
 800fc8c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800fc90:	4290      	cmp	r0, r2
 800fc92:	d101      	bne.n	800fc98 <strncmp+0x1a>
 800fc94:	42a3      	cmp	r3, r4
 800fc96:	d101      	bne.n	800fc9c <strncmp+0x1e>
 800fc98:	1a80      	subs	r0, r0, r2
 800fc9a:	bd10      	pop	{r4, pc}
 800fc9c:	2800      	cmp	r0, #0
 800fc9e:	d1f3      	bne.n	800fc88 <strncmp+0xa>
 800fca0:	e7fa      	b.n	800fc98 <strncmp+0x1a>
 800fca2:	4610      	mov	r0, r2
 800fca4:	e7f9      	b.n	800fc9a <strncmp+0x1c>

0800fca6 <__ascii_wctomb>:
 800fca6:	b149      	cbz	r1, 800fcbc <__ascii_wctomb+0x16>
 800fca8:	2aff      	cmp	r2, #255	; 0xff
 800fcaa:	bf85      	ittet	hi
 800fcac:	238a      	movhi	r3, #138	; 0x8a
 800fcae:	6003      	strhi	r3, [r0, #0]
 800fcb0:	700a      	strbls	r2, [r1, #0]
 800fcb2:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800fcb6:	bf98      	it	ls
 800fcb8:	2001      	movls	r0, #1
 800fcba:	4770      	bx	lr
 800fcbc:	4608      	mov	r0, r1
 800fcbe:	4770      	bx	lr

0800fcc0 <_write_r>:
 800fcc0:	b538      	push	{r3, r4, r5, lr}
 800fcc2:	4d07      	ldr	r5, [pc, #28]	; (800fce0 <_write_r+0x20>)
 800fcc4:	4604      	mov	r4, r0
 800fcc6:	4608      	mov	r0, r1
 800fcc8:	4611      	mov	r1, r2
 800fcca:	2200      	movs	r2, #0
 800fccc:	602a      	str	r2, [r5, #0]
 800fcce:	461a      	mov	r2, r3
 800fcd0:	f7f6 fd73 	bl	80067ba <_write>
 800fcd4:	1c43      	adds	r3, r0, #1
 800fcd6:	d102      	bne.n	800fcde <_write_r+0x1e>
 800fcd8:	682b      	ldr	r3, [r5, #0]
 800fcda:	b103      	cbz	r3, 800fcde <_write_r+0x1e>
 800fcdc:	6023      	str	r3, [r4, #0]
 800fcde:	bd38      	pop	{r3, r4, r5, pc}
 800fce0:	200096a0 	.word	0x200096a0

0800fce4 <__assert_func>:
 800fce4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fce6:	4614      	mov	r4, r2
 800fce8:	461a      	mov	r2, r3
 800fcea:	4b09      	ldr	r3, [pc, #36]	; (800fd10 <__assert_func+0x2c>)
 800fcec:	681b      	ldr	r3, [r3, #0]
 800fcee:	4605      	mov	r5, r0
 800fcf0:	68d8      	ldr	r0, [r3, #12]
 800fcf2:	b14c      	cbz	r4, 800fd08 <__assert_func+0x24>
 800fcf4:	4b07      	ldr	r3, [pc, #28]	; (800fd14 <__assert_func+0x30>)
 800fcf6:	9100      	str	r1, [sp, #0]
 800fcf8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fcfc:	4906      	ldr	r1, [pc, #24]	; (800fd18 <__assert_func+0x34>)
 800fcfe:	462b      	mov	r3, r5
 800fd00:	f000 f81e 	bl	800fd40 <fiprintf>
 800fd04:	f000 f880 	bl	800fe08 <abort>
 800fd08:	4b04      	ldr	r3, [pc, #16]	; (800fd1c <__assert_func+0x38>)
 800fd0a:	461c      	mov	r4, r3
 800fd0c:	e7f3      	b.n	800fcf6 <__assert_func+0x12>
 800fd0e:	bf00      	nop
 800fd10:	2000004c 	.word	0x2000004c
 800fd14:	08011ef5 	.word	0x08011ef5
 800fd18:	08011f02 	.word	0x08011f02
 800fd1c:	08011f30 	.word	0x08011f30

0800fd20 <_close_r>:
 800fd20:	b538      	push	{r3, r4, r5, lr}
 800fd22:	4d06      	ldr	r5, [pc, #24]	; (800fd3c <_close_r+0x1c>)
 800fd24:	2300      	movs	r3, #0
 800fd26:	4604      	mov	r4, r0
 800fd28:	4608      	mov	r0, r1
 800fd2a:	602b      	str	r3, [r5, #0]
 800fd2c:	f7f6 fd61 	bl	80067f2 <_close>
 800fd30:	1c43      	adds	r3, r0, #1
 800fd32:	d102      	bne.n	800fd3a <_close_r+0x1a>
 800fd34:	682b      	ldr	r3, [r5, #0]
 800fd36:	b103      	cbz	r3, 800fd3a <_close_r+0x1a>
 800fd38:	6023      	str	r3, [r4, #0]
 800fd3a:	bd38      	pop	{r3, r4, r5, pc}
 800fd3c:	200096a0 	.word	0x200096a0

0800fd40 <fiprintf>:
 800fd40:	b40e      	push	{r1, r2, r3}
 800fd42:	b503      	push	{r0, r1, lr}
 800fd44:	4601      	mov	r1, r0
 800fd46:	ab03      	add	r3, sp, #12
 800fd48:	4805      	ldr	r0, [pc, #20]	; (800fd60 <fiprintf+0x20>)
 800fd4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fd4e:	6800      	ldr	r0, [r0, #0]
 800fd50:	9301      	str	r3, [sp, #4]
 800fd52:	f7ff fe09 	bl	800f968 <_vfiprintf_r>
 800fd56:	b002      	add	sp, #8
 800fd58:	f85d eb04 	ldr.w	lr, [sp], #4
 800fd5c:	b003      	add	sp, #12
 800fd5e:	4770      	bx	lr
 800fd60:	2000004c 	.word	0x2000004c

0800fd64 <_fstat_r>:
 800fd64:	b538      	push	{r3, r4, r5, lr}
 800fd66:	4d07      	ldr	r5, [pc, #28]	; (800fd84 <_fstat_r+0x20>)
 800fd68:	2300      	movs	r3, #0
 800fd6a:	4604      	mov	r4, r0
 800fd6c:	4608      	mov	r0, r1
 800fd6e:	4611      	mov	r1, r2
 800fd70:	602b      	str	r3, [r5, #0]
 800fd72:	f7f6 fd4a 	bl	800680a <_fstat>
 800fd76:	1c43      	adds	r3, r0, #1
 800fd78:	d102      	bne.n	800fd80 <_fstat_r+0x1c>
 800fd7a:	682b      	ldr	r3, [r5, #0]
 800fd7c:	b103      	cbz	r3, 800fd80 <_fstat_r+0x1c>
 800fd7e:	6023      	str	r3, [r4, #0]
 800fd80:	bd38      	pop	{r3, r4, r5, pc}
 800fd82:	bf00      	nop
 800fd84:	200096a0 	.word	0x200096a0

0800fd88 <_isatty_r>:
 800fd88:	b538      	push	{r3, r4, r5, lr}
 800fd8a:	4d06      	ldr	r5, [pc, #24]	; (800fda4 <_isatty_r+0x1c>)
 800fd8c:	2300      	movs	r3, #0
 800fd8e:	4604      	mov	r4, r0
 800fd90:	4608      	mov	r0, r1
 800fd92:	602b      	str	r3, [r5, #0]
 800fd94:	f7f6 fd49 	bl	800682a <_isatty>
 800fd98:	1c43      	adds	r3, r0, #1
 800fd9a:	d102      	bne.n	800fda2 <_isatty_r+0x1a>
 800fd9c:	682b      	ldr	r3, [r5, #0]
 800fd9e:	b103      	cbz	r3, 800fda2 <_isatty_r+0x1a>
 800fda0:	6023      	str	r3, [r4, #0]
 800fda2:	bd38      	pop	{r3, r4, r5, pc}
 800fda4:	200096a0 	.word	0x200096a0

0800fda8 <_lseek_r>:
 800fda8:	b538      	push	{r3, r4, r5, lr}
 800fdaa:	4d07      	ldr	r5, [pc, #28]	; (800fdc8 <_lseek_r+0x20>)
 800fdac:	4604      	mov	r4, r0
 800fdae:	4608      	mov	r0, r1
 800fdb0:	4611      	mov	r1, r2
 800fdb2:	2200      	movs	r2, #0
 800fdb4:	602a      	str	r2, [r5, #0]
 800fdb6:	461a      	mov	r2, r3
 800fdb8:	f7f6 fd42 	bl	8006840 <_lseek>
 800fdbc:	1c43      	adds	r3, r0, #1
 800fdbe:	d102      	bne.n	800fdc6 <_lseek_r+0x1e>
 800fdc0:	682b      	ldr	r3, [r5, #0]
 800fdc2:	b103      	cbz	r3, 800fdc6 <_lseek_r+0x1e>
 800fdc4:	6023      	str	r3, [r4, #0]
 800fdc6:	bd38      	pop	{r3, r4, r5, pc}
 800fdc8:	200096a0 	.word	0x200096a0

0800fdcc <__malloc_lock>:
 800fdcc:	4801      	ldr	r0, [pc, #4]	; (800fdd4 <__malloc_lock+0x8>)
 800fdce:	f7fe bf68 	b.w	800eca2 <__retarget_lock_acquire_recursive>
 800fdd2:	bf00      	nop
 800fdd4:	20009694 	.word	0x20009694

0800fdd8 <__malloc_unlock>:
 800fdd8:	4801      	ldr	r0, [pc, #4]	; (800fde0 <__malloc_unlock+0x8>)
 800fdda:	f7fe bf63 	b.w	800eca4 <__retarget_lock_release_recursive>
 800fdde:	bf00      	nop
 800fde0:	20009694 	.word	0x20009694

0800fde4 <_read_r>:
 800fde4:	b538      	push	{r3, r4, r5, lr}
 800fde6:	4d07      	ldr	r5, [pc, #28]	; (800fe04 <_read_r+0x20>)
 800fde8:	4604      	mov	r4, r0
 800fdea:	4608      	mov	r0, r1
 800fdec:	4611      	mov	r1, r2
 800fdee:	2200      	movs	r2, #0
 800fdf0:	602a      	str	r2, [r5, #0]
 800fdf2:	461a      	mov	r2, r3
 800fdf4:	f7f6 fcc4 	bl	8006780 <_read>
 800fdf8:	1c43      	adds	r3, r0, #1
 800fdfa:	d102      	bne.n	800fe02 <_read_r+0x1e>
 800fdfc:	682b      	ldr	r3, [r5, #0]
 800fdfe:	b103      	cbz	r3, 800fe02 <_read_r+0x1e>
 800fe00:	6023      	str	r3, [r4, #0]
 800fe02:	bd38      	pop	{r3, r4, r5, pc}
 800fe04:	200096a0 	.word	0x200096a0

0800fe08 <abort>:
 800fe08:	b508      	push	{r3, lr}
 800fe0a:	2006      	movs	r0, #6
 800fe0c:	f000 f82c 	bl	800fe68 <raise>
 800fe10:	2001      	movs	r0, #1
 800fe12:	f7f6 fcab 	bl	800676c <_exit>

0800fe16 <_raise_r>:
 800fe16:	291f      	cmp	r1, #31
 800fe18:	b538      	push	{r3, r4, r5, lr}
 800fe1a:	4604      	mov	r4, r0
 800fe1c:	460d      	mov	r5, r1
 800fe1e:	d904      	bls.n	800fe2a <_raise_r+0x14>
 800fe20:	2316      	movs	r3, #22
 800fe22:	6003      	str	r3, [r0, #0]
 800fe24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fe28:	bd38      	pop	{r3, r4, r5, pc}
 800fe2a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fe2c:	b112      	cbz	r2, 800fe34 <_raise_r+0x1e>
 800fe2e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fe32:	b94b      	cbnz	r3, 800fe48 <_raise_r+0x32>
 800fe34:	4620      	mov	r0, r4
 800fe36:	f000 f831 	bl	800fe9c <_getpid_r>
 800fe3a:	462a      	mov	r2, r5
 800fe3c:	4601      	mov	r1, r0
 800fe3e:	4620      	mov	r0, r4
 800fe40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fe44:	f000 b818 	b.w	800fe78 <_kill_r>
 800fe48:	2b01      	cmp	r3, #1
 800fe4a:	d00a      	beq.n	800fe62 <_raise_r+0x4c>
 800fe4c:	1c59      	adds	r1, r3, #1
 800fe4e:	d103      	bne.n	800fe58 <_raise_r+0x42>
 800fe50:	2316      	movs	r3, #22
 800fe52:	6003      	str	r3, [r0, #0]
 800fe54:	2001      	movs	r0, #1
 800fe56:	e7e7      	b.n	800fe28 <_raise_r+0x12>
 800fe58:	2400      	movs	r4, #0
 800fe5a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fe5e:	4628      	mov	r0, r5
 800fe60:	4798      	blx	r3
 800fe62:	2000      	movs	r0, #0
 800fe64:	e7e0      	b.n	800fe28 <_raise_r+0x12>
	...

0800fe68 <raise>:
 800fe68:	4b02      	ldr	r3, [pc, #8]	; (800fe74 <raise+0xc>)
 800fe6a:	4601      	mov	r1, r0
 800fe6c:	6818      	ldr	r0, [r3, #0]
 800fe6e:	f7ff bfd2 	b.w	800fe16 <_raise_r>
 800fe72:	bf00      	nop
 800fe74:	2000004c 	.word	0x2000004c

0800fe78 <_kill_r>:
 800fe78:	b538      	push	{r3, r4, r5, lr}
 800fe7a:	4d07      	ldr	r5, [pc, #28]	; (800fe98 <_kill_r+0x20>)
 800fe7c:	2300      	movs	r3, #0
 800fe7e:	4604      	mov	r4, r0
 800fe80:	4608      	mov	r0, r1
 800fe82:	4611      	mov	r1, r2
 800fe84:	602b      	str	r3, [r5, #0]
 800fe86:	f7f6 fc61 	bl	800674c <_kill>
 800fe8a:	1c43      	adds	r3, r0, #1
 800fe8c:	d102      	bne.n	800fe94 <_kill_r+0x1c>
 800fe8e:	682b      	ldr	r3, [r5, #0]
 800fe90:	b103      	cbz	r3, 800fe94 <_kill_r+0x1c>
 800fe92:	6023      	str	r3, [r4, #0]
 800fe94:	bd38      	pop	{r3, r4, r5, pc}
 800fe96:	bf00      	nop
 800fe98:	200096a0 	.word	0x200096a0

0800fe9c <_getpid_r>:
 800fe9c:	f7f6 bc4e 	b.w	800673c <_getpid>

0800fea0 <round>:
 800fea0:	ec51 0b10 	vmov	r0, r1, d0
 800fea4:	b570      	push	{r4, r5, r6, lr}
 800fea6:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800feaa:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800feae:	2c13      	cmp	r4, #19
 800feb0:	ee10 2a10 	vmov	r2, s0
 800feb4:	460b      	mov	r3, r1
 800feb6:	dc19      	bgt.n	800feec <round+0x4c>
 800feb8:	2c00      	cmp	r4, #0
 800feba:	da09      	bge.n	800fed0 <round+0x30>
 800febc:	3401      	adds	r4, #1
 800febe:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800fec2:	d103      	bne.n	800fecc <round+0x2c>
 800fec4:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800fec8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800fecc:	2200      	movs	r2, #0
 800fece:	e028      	b.n	800ff22 <round+0x82>
 800fed0:	4d15      	ldr	r5, [pc, #84]	; (800ff28 <round+0x88>)
 800fed2:	4125      	asrs	r5, r4
 800fed4:	ea01 0605 	and.w	r6, r1, r5
 800fed8:	4332      	orrs	r2, r6
 800feda:	d00e      	beq.n	800fefa <round+0x5a>
 800fedc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800fee0:	fa42 f404 	asr.w	r4, r2, r4
 800fee4:	4423      	add	r3, r4
 800fee6:	ea23 0305 	bic.w	r3, r3, r5
 800feea:	e7ef      	b.n	800fecc <round+0x2c>
 800feec:	2c33      	cmp	r4, #51	; 0x33
 800feee:	dd07      	ble.n	800ff00 <round+0x60>
 800fef0:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800fef4:	d101      	bne.n	800fefa <round+0x5a>
 800fef6:	f7f0 f9e9 	bl	80002cc <__adddf3>
 800fefa:	ec41 0b10 	vmov	d0, r0, r1
 800fefe:	bd70      	pop	{r4, r5, r6, pc}
 800ff00:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800ff04:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800ff08:	40f5      	lsrs	r5, r6
 800ff0a:	4228      	tst	r0, r5
 800ff0c:	d0f5      	beq.n	800fefa <round+0x5a>
 800ff0e:	2101      	movs	r1, #1
 800ff10:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800ff14:	fa01 f404 	lsl.w	r4, r1, r4
 800ff18:	1912      	adds	r2, r2, r4
 800ff1a:	bf28      	it	cs
 800ff1c:	185b      	addcs	r3, r3, r1
 800ff1e:	ea22 0205 	bic.w	r2, r2, r5
 800ff22:	4619      	mov	r1, r3
 800ff24:	4610      	mov	r0, r2
 800ff26:	e7e8      	b.n	800fefa <round+0x5a>
 800ff28:	000fffff 	.word	0x000fffff

0800ff2c <fmaxf>:
 800ff2c:	b508      	push	{r3, lr}
 800ff2e:	ed2d 8b02 	vpush	{d8}
 800ff32:	eeb0 8a40 	vmov.f32	s16, s0
 800ff36:	eef0 8a60 	vmov.f32	s17, s1
 800ff3a:	f000 f82d 	bl	800ff98 <__fpclassifyf>
 800ff3e:	b148      	cbz	r0, 800ff54 <fmaxf+0x28>
 800ff40:	eeb0 0a68 	vmov.f32	s0, s17
 800ff44:	f000 f828 	bl	800ff98 <__fpclassifyf>
 800ff48:	b130      	cbz	r0, 800ff58 <fmaxf+0x2c>
 800ff4a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ff4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff52:	dc01      	bgt.n	800ff58 <fmaxf+0x2c>
 800ff54:	eeb0 8a68 	vmov.f32	s16, s17
 800ff58:	eeb0 0a48 	vmov.f32	s0, s16
 800ff5c:	ecbd 8b02 	vpop	{d8}
 800ff60:	bd08      	pop	{r3, pc}

0800ff62 <fminf>:
 800ff62:	b508      	push	{r3, lr}
 800ff64:	ed2d 8b02 	vpush	{d8}
 800ff68:	eeb0 8a40 	vmov.f32	s16, s0
 800ff6c:	eef0 8a60 	vmov.f32	s17, s1
 800ff70:	f000 f812 	bl	800ff98 <__fpclassifyf>
 800ff74:	b148      	cbz	r0, 800ff8a <fminf+0x28>
 800ff76:	eeb0 0a68 	vmov.f32	s0, s17
 800ff7a:	f000 f80d 	bl	800ff98 <__fpclassifyf>
 800ff7e:	b130      	cbz	r0, 800ff8e <fminf+0x2c>
 800ff80:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ff84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff88:	d401      	bmi.n	800ff8e <fminf+0x2c>
 800ff8a:	eeb0 8a68 	vmov.f32	s16, s17
 800ff8e:	eeb0 0a48 	vmov.f32	s0, s16
 800ff92:	ecbd 8b02 	vpop	{d8}
 800ff96:	bd08      	pop	{r3, pc}

0800ff98 <__fpclassifyf>:
 800ff98:	ee10 3a10 	vmov	r3, s0
 800ff9c:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 800ffa0:	d00d      	beq.n	800ffbe <__fpclassifyf+0x26>
 800ffa2:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800ffa6:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800ffaa:	d30a      	bcc.n	800ffc2 <__fpclassifyf+0x2a>
 800ffac:	4b07      	ldr	r3, [pc, #28]	; (800ffcc <__fpclassifyf+0x34>)
 800ffae:	1e42      	subs	r2, r0, #1
 800ffb0:	429a      	cmp	r2, r3
 800ffb2:	d908      	bls.n	800ffc6 <__fpclassifyf+0x2e>
 800ffb4:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 800ffb8:	4258      	negs	r0, r3
 800ffba:	4158      	adcs	r0, r3
 800ffbc:	4770      	bx	lr
 800ffbe:	2002      	movs	r0, #2
 800ffc0:	4770      	bx	lr
 800ffc2:	2004      	movs	r0, #4
 800ffc4:	4770      	bx	lr
 800ffc6:	2003      	movs	r0, #3
 800ffc8:	4770      	bx	lr
 800ffca:	bf00      	nop
 800ffcc:	007ffffe 	.word	0x007ffffe

0800ffd0 <exp>:
 800ffd0:	b538      	push	{r3, r4, r5, lr}
 800ffd2:	ed2d 8b02 	vpush	{d8}
 800ffd6:	ec55 4b10 	vmov	r4, r5, d0
 800ffda:	f000 f881 	bl	80100e0 <__ieee754_exp>
 800ffde:	eeb0 8a40 	vmov.f32	s16, s0
 800ffe2:	eef0 8a60 	vmov.f32	s17, s1
 800ffe6:	ec45 4b10 	vmov	d0, r4, r5
 800ffea:	f000 fab0 	bl	801054e <finite>
 800ffee:	b168      	cbz	r0, 801000c <exp+0x3c>
 800fff0:	a317      	add	r3, pc, #92	; (adr r3, 8010050 <exp+0x80>)
 800fff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fff6:	4620      	mov	r0, r4
 800fff8:	4629      	mov	r1, r5
 800fffa:	f7f0 fdad 	bl	8000b58 <__aeabi_dcmpgt>
 800fffe:	b160      	cbz	r0, 801001a <exp+0x4a>
 8010000:	f7fb fdf4 	bl	800bbec <__errno>
 8010004:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 8010040 <exp+0x70>
 8010008:	2322      	movs	r3, #34	; 0x22
 801000a:	6003      	str	r3, [r0, #0]
 801000c:	eeb0 0a48 	vmov.f32	s0, s16
 8010010:	eef0 0a68 	vmov.f32	s1, s17
 8010014:	ecbd 8b02 	vpop	{d8}
 8010018:	bd38      	pop	{r3, r4, r5, pc}
 801001a:	a30f      	add	r3, pc, #60	; (adr r3, 8010058 <exp+0x88>)
 801001c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010020:	4620      	mov	r0, r4
 8010022:	4629      	mov	r1, r5
 8010024:	f7f0 fd7a 	bl	8000b1c <__aeabi_dcmplt>
 8010028:	2800      	cmp	r0, #0
 801002a:	d0ef      	beq.n	801000c <exp+0x3c>
 801002c:	f7fb fdde 	bl	800bbec <__errno>
 8010030:	2322      	movs	r3, #34	; 0x22
 8010032:	ed9f 8b05 	vldr	d8, [pc, #20]	; 8010048 <exp+0x78>
 8010036:	6003      	str	r3, [r0, #0]
 8010038:	e7e8      	b.n	801000c <exp+0x3c>
 801003a:	bf00      	nop
 801003c:	f3af 8000 	nop.w
 8010040:	00000000 	.word	0x00000000
 8010044:	7ff00000 	.word	0x7ff00000
	...
 8010050:	fefa39ef 	.word	0xfefa39ef
 8010054:	40862e42 	.word	0x40862e42
 8010058:	d52d3051 	.word	0xd52d3051
 801005c:	c0874910 	.word	0xc0874910

08010060 <fmodf>:
 8010060:	b508      	push	{r3, lr}
 8010062:	ed2d 8b02 	vpush	{d8}
 8010066:	eef0 8a40 	vmov.f32	s17, s0
 801006a:	eeb0 8a60 	vmov.f32	s16, s1
 801006e:	f000 f9b9 	bl	80103e4 <__ieee754_fmodf>
 8010072:	eef4 8a48 	vcmp.f32	s17, s16
 8010076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801007a:	d60c      	bvs.n	8010096 <fmodf+0x36>
 801007c:	eddf 8a07 	vldr	s17, [pc, #28]	; 801009c <fmodf+0x3c>
 8010080:	eeb4 8a68 	vcmp.f32	s16, s17
 8010084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010088:	d105      	bne.n	8010096 <fmodf+0x36>
 801008a:	f7fb fdaf 	bl	800bbec <__errno>
 801008e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8010092:	2321      	movs	r3, #33	; 0x21
 8010094:	6003      	str	r3, [r0, #0]
 8010096:	ecbd 8b02 	vpop	{d8}
 801009a:	bd08      	pop	{r3, pc}
 801009c:	00000000 	.word	0x00000000

080100a0 <sqrtf>:
 80100a0:	b508      	push	{r3, lr}
 80100a2:	ed2d 8b02 	vpush	{d8}
 80100a6:	eeb0 8a40 	vmov.f32	s16, s0
 80100aa:	f000 fa1d 	bl	80104e8 <__ieee754_sqrtf>
 80100ae:	eeb4 8a48 	vcmp.f32	s16, s16
 80100b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100b6:	d60c      	bvs.n	80100d2 <sqrtf+0x32>
 80100b8:	eddf 8a07 	vldr	s17, [pc, #28]	; 80100d8 <sqrtf+0x38>
 80100bc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80100c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100c4:	d505      	bpl.n	80100d2 <sqrtf+0x32>
 80100c6:	f7fb fd91 	bl	800bbec <__errno>
 80100ca:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80100ce:	2321      	movs	r3, #33	; 0x21
 80100d0:	6003      	str	r3, [r0, #0]
 80100d2:	ecbd 8b02 	vpop	{d8}
 80100d6:	bd08      	pop	{r3, pc}
	...

080100e0 <__ieee754_exp>:
 80100e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100e4:	ec55 4b10 	vmov	r4, r5, d0
 80100e8:	49b5      	ldr	r1, [pc, #724]	; (80103c0 <__ieee754_exp+0x2e0>)
 80100ea:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80100ee:	428b      	cmp	r3, r1
 80100f0:	ed2d 8b04 	vpush	{d8-d9}
 80100f4:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 80100f8:	d93d      	bls.n	8010176 <__ieee754_exp+0x96>
 80100fa:	49b2      	ldr	r1, [pc, #712]	; (80103c4 <__ieee754_exp+0x2e4>)
 80100fc:	428b      	cmp	r3, r1
 80100fe:	d918      	bls.n	8010132 <__ieee754_exp+0x52>
 8010100:	ee10 3a10 	vmov	r3, s0
 8010104:	f3c5 0213 	ubfx	r2, r5, #0, #20
 8010108:	4313      	orrs	r3, r2
 801010a:	d009      	beq.n	8010120 <__ieee754_exp+0x40>
 801010c:	ee10 2a10 	vmov	r2, s0
 8010110:	462b      	mov	r3, r5
 8010112:	4620      	mov	r0, r4
 8010114:	4629      	mov	r1, r5
 8010116:	f7f0 f8d9 	bl	80002cc <__adddf3>
 801011a:	4604      	mov	r4, r0
 801011c:	460d      	mov	r5, r1
 801011e:	e002      	b.n	8010126 <__ieee754_exp+0x46>
 8010120:	b10e      	cbz	r6, 8010126 <__ieee754_exp+0x46>
 8010122:	2400      	movs	r4, #0
 8010124:	2500      	movs	r5, #0
 8010126:	ecbd 8b04 	vpop	{d8-d9}
 801012a:	ec45 4b10 	vmov	d0, r4, r5
 801012e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010132:	a38d      	add	r3, pc, #564	; (adr r3, 8010368 <__ieee754_exp+0x288>)
 8010134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010138:	ee10 0a10 	vmov	r0, s0
 801013c:	4629      	mov	r1, r5
 801013e:	f7f0 fd0b 	bl	8000b58 <__aeabi_dcmpgt>
 8010142:	4607      	mov	r7, r0
 8010144:	b130      	cbz	r0, 8010154 <__ieee754_exp+0x74>
 8010146:	ecbd 8b04 	vpop	{d8-d9}
 801014a:	2000      	movs	r0, #0
 801014c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010150:	f000 b9f4 	b.w	801053c <__math_oflow>
 8010154:	a386      	add	r3, pc, #536	; (adr r3, 8010370 <__ieee754_exp+0x290>)
 8010156:	e9d3 2300 	ldrd	r2, r3, [r3]
 801015a:	4620      	mov	r0, r4
 801015c:	4629      	mov	r1, r5
 801015e:	f7f0 fcdd 	bl	8000b1c <__aeabi_dcmplt>
 8010162:	2800      	cmp	r0, #0
 8010164:	f000 808b 	beq.w	801027e <__ieee754_exp+0x19e>
 8010168:	ecbd 8b04 	vpop	{d8-d9}
 801016c:	4638      	mov	r0, r7
 801016e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010172:	f000 b9da 	b.w	801052a <__math_uflow>
 8010176:	4a94      	ldr	r2, [pc, #592]	; (80103c8 <__ieee754_exp+0x2e8>)
 8010178:	4293      	cmp	r3, r2
 801017a:	f240 80ac 	bls.w	80102d6 <__ieee754_exp+0x1f6>
 801017e:	4a93      	ldr	r2, [pc, #588]	; (80103cc <__ieee754_exp+0x2ec>)
 8010180:	4293      	cmp	r3, r2
 8010182:	d87c      	bhi.n	801027e <__ieee754_exp+0x19e>
 8010184:	4b92      	ldr	r3, [pc, #584]	; (80103d0 <__ieee754_exp+0x2f0>)
 8010186:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801018a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801018e:	ee10 0a10 	vmov	r0, s0
 8010192:	4629      	mov	r1, r5
 8010194:	f7f0 f898 	bl	80002c8 <__aeabi_dsub>
 8010198:	4b8e      	ldr	r3, [pc, #568]	; (80103d4 <__ieee754_exp+0x2f4>)
 801019a:	00f7      	lsls	r7, r6, #3
 801019c:	443b      	add	r3, r7
 801019e:	ed93 7b00 	vldr	d7, [r3]
 80101a2:	f1c6 0a01 	rsb	sl, r6, #1
 80101a6:	4680      	mov	r8, r0
 80101a8:	4689      	mov	r9, r1
 80101aa:	ebaa 0a06 	sub.w	sl, sl, r6
 80101ae:	eeb0 8a47 	vmov.f32	s16, s14
 80101b2:	eef0 8a67 	vmov.f32	s17, s15
 80101b6:	ec53 2b18 	vmov	r2, r3, d8
 80101ba:	4640      	mov	r0, r8
 80101bc:	4649      	mov	r1, r9
 80101be:	f7f0 f883 	bl	80002c8 <__aeabi_dsub>
 80101c2:	4604      	mov	r4, r0
 80101c4:	460d      	mov	r5, r1
 80101c6:	4622      	mov	r2, r4
 80101c8:	462b      	mov	r3, r5
 80101ca:	4620      	mov	r0, r4
 80101cc:	4629      	mov	r1, r5
 80101ce:	f7f0 fa33 	bl	8000638 <__aeabi_dmul>
 80101d2:	a369      	add	r3, pc, #420	; (adr r3, 8010378 <__ieee754_exp+0x298>)
 80101d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101d8:	4606      	mov	r6, r0
 80101da:	460f      	mov	r7, r1
 80101dc:	f7f0 fa2c 	bl	8000638 <__aeabi_dmul>
 80101e0:	a367      	add	r3, pc, #412	; (adr r3, 8010380 <__ieee754_exp+0x2a0>)
 80101e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101e6:	f7f0 f86f 	bl	80002c8 <__aeabi_dsub>
 80101ea:	4632      	mov	r2, r6
 80101ec:	463b      	mov	r3, r7
 80101ee:	f7f0 fa23 	bl	8000638 <__aeabi_dmul>
 80101f2:	a365      	add	r3, pc, #404	; (adr r3, 8010388 <__ieee754_exp+0x2a8>)
 80101f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101f8:	f7f0 f868 	bl	80002cc <__adddf3>
 80101fc:	4632      	mov	r2, r6
 80101fe:	463b      	mov	r3, r7
 8010200:	f7f0 fa1a 	bl	8000638 <__aeabi_dmul>
 8010204:	a362      	add	r3, pc, #392	; (adr r3, 8010390 <__ieee754_exp+0x2b0>)
 8010206:	e9d3 2300 	ldrd	r2, r3, [r3]
 801020a:	f7f0 f85d 	bl	80002c8 <__aeabi_dsub>
 801020e:	4632      	mov	r2, r6
 8010210:	463b      	mov	r3, r7
 8010212:	f7f0 fa11 	bl	8000638 <__aeabi_dmul>
 8010216:	a360      	add	r3, pc, #384	; (adr r3, 8010398 <__ieee754_exp+0x2b8>)
 8010218:	e9d3 2300 	ldrd	r2, r3, [r3]
 801021c:	f7f0 f856 	bl	80002cc <__adddf3>
 8010220:	4632      	mov	r2, r6
 8010222:	463b      	mov	r3, r7
 8010224:	f7f0 fa08 	bl	8000638 <__aeabi_dmul>
 8010228:	4602      	mov	r2, r0
 801022a:	460b      	mov	r3, r1
 801022c:	4620      	mov	r0, r4
 801022e:	4629      	mov	r1, r5
 8010230:	f7f0 f84a 	bl	80002c8 <__aeabi_dsub>
 8010234:	4602      	mov	r2, r0
 8010236:	460b      	mov	r3, r1
 8010238:	4606      	mov	r6, r0
 801023a:	460f      	mov	r7, r1
 801023c:	4620      	mov	r0, r4
 801023e:	4629      	mov	r1, r5
 8010240:	f7f0 f9fa 	bl	8000638 <__aeabi_dmul>
 8010244:	ec41 0b19 	vmov	d9, r0, r1
 8010248:	f1ba 0f00 	cmp.w	sl, #0
 801024c:	d15d      	bne.n	801030a <__ieee754_exp+0x22a>
 801024e:	2200      	movs	r2, #0
 8010250:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010254:	4630      	mov	r0, r6
 8010256:	4639      	mov	r1, r7
 8010258:	f7f0 f836 	bl	80002c8 <__aeabi_dsub>
 801025c:	4602      	mov	r2, r0
 801025e:	460b      	mov	r3, r1
 8010260:	ec51 0b19 	vmov	r0, r1, d9
 8010264:	f7f0 fb12 	bl	800088c <__aeabi_ddiv>
 8010268:	4622      	mov	r2, r4
 801026a:	462b      	mov	r3, r5
 801026c:	f7f0 f82c 	bl	80002c8 <__aeabi_dsub>
 8010270:	4602      	mov	r2, r0
 8010272:	460b      	mov	r3, r1
 8010274:	2000      	movs	r0, #0
 8010276:	4958      	ldr	r1, [pc, #352]	; (80103d8 <__ieee754_exp+0x2f8>)
 8010278:	f7f0 f826 	bl	80002c8 <__aeabi_dsub>
 801027c:	e74d      	b.n	801011a <__ieee754_exp+0x3a>
 801027e:	4857      	ldr	r0, [pc, #348]	; (80103dc <__ieee754_exp+0x2fc>)
 8010280:	a347      	add	r3, pc, #284	; (adr r3, 80103a0 <__ieee754_exp+0x2c0>)
 8010282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010286:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 801028a:	4629      	mov	r1, r5
 801028c:	4620      	mov	r0, r4
 801028e:	f7f0 f9d3 	bl	8000638 <__aeabi_dmul>
 8010292:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010296:	f7f0 f819 	bl	80002cc <__adddf3>
 801029a:	f7f0 fc7d 	bl	8000b98 <__aeabi_d2iz>
 801029e:	4682      	mov	sl, r0
 80102a0:	f7f0 f960 	bl	8000564 <__aeabi_i2d>
 80102a4:	a340      	add	r3, pc, #256	; (adr r3, 80103a8 <__ieee754_exp+0x2c8>)
 80102a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102aa:	4606      	mov	r6, r0
 80102ac:	460f      	mov	r7, r1
 80102ae:	f7f0 f9c3 	bl	8000638 <__aeabi_dmul>
 80102b2:	4602      	mov	r2, r0
 80102b4:	460b      	mov	r3, r1
 80102b6:	4620      	mov	r0, r4
 80102b8:	4629      	mov	r1, r5
 80102ba:	f7f0 f805 	bl	80002c8 <__aeabi_dsub>
 80102be:	a33c      	add	r3, pc, #240	; (adr r3, 80103b0 <__ieee754_exp+0x2d0>)
 80102c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102c4:	4680      	mov	r8, r0
 80102c6:	4689      	mov	r9, r1
 80102c8:	4630      	mov	r0, r6
 80102ca:	4639      	mov	r1, r7
 80102cc:	f7f0 f9b4 	bl	8000638 <__aeabi_dmul>
 80102d0:	ec41 0b18 	vmov	d8, r0, r1
 80102d4:	e76f      	b.n	80101b6 <__ieee754_exp+0xd6>
 80102d6:	4a42      	ldr	r2, [pc, #264]	; (80103e0 <__ieee754_exp+0x300>)
 80102d8:	4293      	cmp	r3, r2
 80102da:	d811      	bhi.n	8010300 <__ieee754_exp+0x220>
 80102dc:	a336      	add	r3, pc, #216	; (adr r3, 80103b8 <__ieee754_exp+0x2d8>)
 80102de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102e2:	ee10 0a10 	vmov	r0, s0
 80102e6:	4629      	mov	r1, r5
 80102e8:	f7ef fff0 	bl	80002cc <__adddf3>
 80102ec:	4b3a      	ldr	r3, [pc, #232]	; (80103d8 <__ieee754_exp+0x2f8>)
 80102ee:	2200      	movs	r2, #0
 80102f0:	f7f0 fc32 	bl	8000b58 <__aeabi_dcmpgt>
 80102f4:	b138      	cbz	r0, 8010306 <__ieee754_exp+0x226>
 80102f6:	4b38      	ldr	r3, [pc, #224]	; (80103d8 <__ieee754_exp+0x2f8>)
 80102f8:	2200      	movs	r2, #0
 80102fa:	4620      	mov	r0, r4
 80102fc:	4629      	mov	r1, r5
 80102fe:	e70a      	b.n	8010116 <__ieee754_exp+0x36>
 8010300:	f04f 0a00 	mov.w	sl, #0
 8010304:	e75f      	b.n	80101c6 <__ieee754_exp+0xe6>
 8010306:	4682      	mov	sl, r0
 8010308:	e75d      	b.n	80101c6 <__ieee754_exp+0xe6>
 801030a:	4632      	mov	r2, r6
 801030c:	463b      	mov	r3, r7
 801030e:	2000      	movs	r0, #0
 8010310:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8010314:	f7ef ffd8 	bl	80002c8 <__aeabi_dsub>
 8010318:	4602      	mov	r2, r0
 801031a:	460b      	mov	r3, r1
 801031c:	ec51 0b19 	vmov	r0, r1, d9
 8010320:	f7f0 fab4 	bl	800088c <__aeabi_ddiv>
 8010324:	4602      	mov	r2, r0
 8010326:	460b      	mov	r3, r1
 8010328:	ec51 0b18 	vmov	r0, r1, d8
 801032c:	f7ef ffcc 	bl	80002c8 <__aeabi_dsub>
 8010330:	4642      	mov	r2, r8
 8010332:	464b      	mov	r3, r9
 8010334:	f7ef ffc8 	bl	80002c8 <__aeabi_dsub>
 8010338:	4602      	mov	r2, r0
 801033a:	460b      	mov	r3, r1
 801033c:	2000      	movs	r0, #0
 801033e:	4926      	ldr	r1, [pc, #152]	; (80103d8 <__ieee754_exp+0x2f8>)
 8010340:	f7ef ffc2 	bl	80002c8 <__aeabi_dsub>
 8010344:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8010348:	4592      	cmp	sl, r2
 801034a:	db02      	blt.n	8010352 <__ieee754_exp+0x272>
 801034c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8010350:	e6e3      	b.n	801011a <__ieee754_exp+0x3a>
 8010352:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8010356:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 801035a:	2200      	movs	r2, #0
 801035c:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8010360:	f7f0 f96a 	bl	8000638 <__aeabi_dmul>
 8010364:	e6d9      	b.n	801011a <__ieee754_exp+0x3a>
 8010366:	bf00      	nop
 8010368:	fefa39ef 	.word	0xfefa39ef
 801036c:	40862e42 	.word	0x40862e42
 8010370:	d52d3051 	.word	0xd52d3051
 8010374:	c0874910 	.word	0xc0874910
 8010378:	72bea4d0 	.word	0x72bea4d0
 801037c:	3e663769 	.word	0x3e663769
 8010380:	c5d26bf1 	.word	0xc5d26bf1
 8010384:	3ebbbd41 	.word	0x3ebbbd41
 8010388:	af25de2c 	.word	0xaf25de2c
 801038c:	3f11566a 	.word	0x3f11566a
 8010390:	16bebd93 	.word	0x16bebd93
 8010394:	3f66c16c 	.word	0x3f66c16c
 8010398:	5555553e 	.word	0x5555553e
 801039c:	3fc55555 	.word	0x3fc55555
 80103a0:	652b82fe 	.word	0x652b82fe
 80103a4:	3ff71547 	.word	0x3ff71547
 80103a8:	fee00000 	.word	0xfee00000
 80103ac:	3fe62e42 	.word	0x3fe62e42
 80103b0:	35793c76 	.word	0x35793c76
 80103b4:	3dea39ef 	.word	0x3dea39ef
 80103b8:	8800759c 	.word	0x8800759c
 80103bc:	7e37e43c 	.word	0x7e37e43c
 80103c0:	40862e41 	.word	0x40862e41
 80103c4:	7fefffff 	.word	0x7fefffff
 80103c8:	3fd62e42 	.word	0x3fd62e42
 80103cc:	3ff0a2b1 	.word	0x3ff0a2b1
 80103d0:	08011f48 	.word	0x08011f48
 80103d4:	08011f58 	.word	0x08011f58
 80103d8:	3ff00000 	.word	0x3ff00000
 80103dc:	08011f38 	.word	0x08011f38
 80103e0:	3defffff 	.word	0x3defffff

080103e4 <__ieee754_fmodf>:
 80103e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80103e6:	ee10 5a90 	vmov	r5, s1
 80103ea:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 80103ee:	d009      	beq.n	8010404 <__ieee754_fmodf+0x20>
 80103f0:	ee10 2a10 	vmov	r2, s0
 80103f4:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 80103f8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80103fc:	da02      	bge.n	8010404 <__ieee754_fmodf+0x20>
 80103fe:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8010402:	dd04      	ble.n	801040e <__ieee754_fmodf+0x2a>
 8010404:	ee60 0a20 	vmul.f32	s1, s0, s1
 8010408:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 801040c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801040e:	42a3      	cmp	r3, r4
 8010410:	dbfc      	blt.n	801040c <__ieee754_fmodf+0x28>
 8010412:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 8010416:	d105      	bne.n	8010424 <__ieee754_fmodf+0x40>
 8010418:	4b32      	ldr	r3, [pc, #200]	; (80104e4 <__ieee754_fmodf+0x100>)
 801041a:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 801041e:	ed93 0a00 	vldr	s0, [r3]
 8010422:	e7f3      	b.n	801040c <__ieee754_fmodf+0x28>
 8010424:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8010428:	d13f      	bne.n	80104aa <__ieee754_fmodf+0xc6>
 801042a:	0219      	lsls	r1, r3, #8
 801042c:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8010430:	2900      	cmp	r1, #0
 8010432:	dc37      	bgt.n	80104a4 <__ieee754_fmodf+0xc0>
 8010434:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8010438:	d13d      	bne.n	80104b6 <__ieee754_fmodf+0xd2>
 801043a:	0227      	lsls	r7, r4, #8
 801043c:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8010440:	2f00      	cmp	r7, #0
 8010442:	da35      	bge.n	80104b0 <__ieee754_fmodf+0xcc>
 8010444:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8010448:	bfbb      	ittet	lt
 801044a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 801044e:	1a12      	sublt	r2, r2, r0
 8010450:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8010454:	4093      	lsllt	r3, r2
 8010456:	bfa8      	it	ge
 8010458:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 801045c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8010460:	bfb5      	itete	lt
 8010462:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8010466:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 801046a:	1a52      	sublt	r2, r2, r1
 801046c:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 8010470:	bfb8      	it	lt
 8010472:	4094      	lsllt	r4, r2
 8010474:	1a40      	subs	r0, r0, r1
 8010476:	1b1a      	subs	r2, r3, r4
 8010478:	bb00      	cbnz	r0, 80104bc <__ieee754_fmodf+0xd8>
 801047a:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 801047e:	bf38      	it	cc
 8010480:	4613      	movcc	r3, r2
 8010482:	2b00      	cmp	r3, #0
 8010484:	d0c8      	beq.n	8010418 <__ieee754_fmodf+0x34>
 8010486:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801048a:	db1f      	blt.n	80104cc <__ieee754_fmodf+0xe8>
 801048c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8010490:	db1f      	blt.n	80104d2 <__ieee754_fmodf+0xee>
 8010492:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8010496:	317f      	adds	r1, #127	; 0x7f
 8010498:	4333      	orrs	r3, r6
 801049a:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 801049e:	ee00 3a10 	vmov	s0, r3
 80104a2:	e7b3      	b.n	801040c <__ieee754_fmodf+0x28>
 80104a4:	3801      	subs	r0, #1
 80104a6:	0049      	lsls	r1, r1, #1
 80104a8:	e7c2      	b.n	8010430 <__ieee754_fmodf+0x4c>
 80104aa:	15d8      	asrs	r0, r3, #23
 80104ac:	387f      	subs	r0, #127	; 0x7f
 80104ae:	e7c1      	b.n	8010434 <__ieee754_fmodf+0x50>
 80104b0:	3901      	subs	r1, #1
 80104b2:	007f      	lsls	r7, r7, #1
 80104b4:	e7c4      	b.n	8010440 <__ieee754_fmodf+0x5c>
 80104b6:	15e1      	asrs	r1, r4, #23
 80104b8:	397f      	subs	r1, #127	; 0x7f
 80104ba:	e7c3      	b.n	8010444 <__ieee754_fmodf+0x60>
 80104bc:	2a00      	cmp	r2, #0
 80104be:	da02      	bge.n	80104c6 <__ieee754_fmodf+0xe2>
 80104c0:	005b      	lsls	r3, r3, #1
 80104c2:	3801      	subs	r0, #1
 80104c4:	e7d7      	b.n	8010476 <__ieee754_fmodf+0x92>
 80104c6:	d0a7      	beq.n	8010418 <__ieee754_fmodf+0x34>
 80104c8:	0053      	lsls	r3, r2, #1
 80104ca:	e7fa      	b.n	80104c2 <__ieee754_fmodf+0xde>
 80104cc:	005b      	lsls	r3, r3, #1
 80104ce:	3901      	subs	r1, #1
 80104d0:	e7d9      	b.n	8010486 <__ieee754_fmodf+0xa2>
 80104d2:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 80104d6:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 80104da:	3182      	adds	r1, #130	; 0x82
 80104dc:	410b      	asrs	r3, r1
 80104de:	4333      	orrs	r3, r6
 80104e0:	e7dd      	b.n	801049e <__ieee754_fmodf+0xba>
 80104e2:	bf00      	nop
 80104e4:	08011f68 	.word	0x08011f68

080104e8 <__ieee754_sqrtf>:
 80104e8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80104ec:	4770      	bx	lr

080104ee <with_errno>:
 80104ee:	b570      	push	{r4, r5, r6, lr}
 80104f0:	4604      	mov	r4, r0
 80104f2:	460d      	mov	r5, r1
 80104f4:	4616      	mov	r6, r2
 80104f6:	f7fb fb79 	bl	800bbec <__errno>
 80104fa:	4629      	mov	r1, r5
 80104fc:	6006      	str	r6, [r0, #0]
 80104fe:	4620      	mov	r0, r4
 8010500:	bd70      	pop	{r4, r5, r6, pc}

08010502 <xflow>:
 8010502:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010504:	4614      	mov	r4, r2
 8010506:	461d      	mov	r5, r3
 8010508:	b108      	cbz	r0, 801050e <xflow+0xc>
 801050a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801050e:	e9cd 2300 	strd	r2, r3, [sp]
 8010512:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010516:	4620      	mov	r0, r4
 8010518:	4629      	mov	r1, r5
 801051a:	f7f0 f88d 	bl	8000638 <__aeabi_dmul>
 801051e:	2222      	movs	r2, #34	; 0x22
 8010520:	b003      	add	sp, #12
 8010522:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010526:	f7ff bfe2 	b.w	80104ee <with_errno>

0801052a <__math_uflow>:
 801052a:	b508      	push	{r3, lr}
 801052c:	2200      	movs	r2, #0
 801052e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010532:	f7ff ffe6 	bl	8010502 <xflow>
 8010536:	ec41 0b10 	vmov	d0, r0, r1
 801053a:	bd08      	pop	{r3, pc}

0801053c <__math_oflow>:
 801053c:	b508      	push	{r3, lr}
 801053e:	2200      	movs	r2, #0
 8010540:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8010544:	f7ff ffdd 	bl	8010502 <xflow>
 8010548:	ec41 0b10 	vmov	d0, r0, r1
 801054c:	bd08      	pop	{r3, pc}

0801054e <finite>:
 801054e:	b082      	sub	sp, #8
 8010550:	ed8d 0b00 	vstr	d0, [sp]
 8010554:	9801      	ldr	r0, [sp, #4]
 8010556:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801055a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801055e:	0fc0      	lsrs	r0, r0, #31
 8010560:	b002      	add	sp, #8
 8010562:	4770      	bx	lr

08010564 <_init>:
 8010564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010566:	bf00      	nop
 8010568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801056a:	bc08      	pop	{r3}
 801056c:	469e      	mov	lr, r3
 801056e:	4770      	bx	lr

08010570 <_fini>:
 8010570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010572:	bf00      	nop
 8010574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010576:	bc08      	pop	{r3}
 8010578:	469e      	mov	lr, r3
 801057a:	4770      	bx	lr
