<annotationInfo>
<annotationInfo>
<item  id="23" filename="conv/conv.cpp" linenumber="48" name="w_sumf" contextFuncName="conv" moduleName="conv" rtlName="w_sumf_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="37" filename="conv/conv.cpp" linenumber="51" name="icmp_ln51" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln51_fu_544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="38" filename="conv/conv.cpp" linenumber="51" name="add_ln51" contextFuncName="conv" moduleName="conv" rtlName="add_ln51_fu_550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="41" filename="conv/conv.cpp" linenumber="51" name="r" contextFuncName="conv" moduleName="conv" rtlName="r_fu_621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="44" filename="conv/conv.cpp" linenumber="54" name="icmp_ln54" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln54_fu_556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="45" filename="conv/conv.cpp" linenumber="79" name="select_ln79" contextFuncName="conv" moduleName="conv" rtlName="select_ln79_fu_562_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="46" filename="conv/conv.cpp" linenumber="79" name="select_ln79_1" contextFuncName="conv" moduleName="conv" rtlName="select_ln79_1_fu_627_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="47" filename="conv/conv.cpp" linenumber="79" name="zext_ln79" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_903_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="48" filename="conv/conv.cpp" linenumber="79" name="mul_ln79" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4eOg_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="49" filename="conv/conv.cpp" linenumber="79" name="xor_ln79" contextFuncName="conv" moduleName="conv" rtlName="xor_ln79_fu_570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="50" filename="conv/conv.cpp" linenumber="57" name="icmp_ln57" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln57_fu_576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="51" filename="conv/conv.cpp" linenumber="79" name="and_ln79" contextFuncName="conv" moduleName="conv" rtlName="and_ln79_fu_582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="52" filename="conv/conv.cpp" linenumber="54" name="c" contextFuncName="conv" moduleName="conv" rtlName="c_fu_588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="54" filename="conv/conv.cpp" linenumber="79" name="or_ln79" contextFuncName="conv" moduleName="conv" rtlName="or_ln79_fu_594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="55" filename="conv/conv.cpp" linenumber="79" name="select_ln79_2" contextFuncName="conv" moduleName="conv" rtlName="select_ln79_2_fu_600_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="conv/conv.cpp" linenumber="79" name="select_ln79_3" contextFuncName="conv" moduleName="conv" rtlName="select_ln79_3_fu_608_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="conv/conv.cpp" linenumber="79" name="zext_ln79_1" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_903_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="58" filename="conv/conv.cpp" linenumber="79" name="add_ln79" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4eOg_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="59" filename="conv/conv.cpp" linenumber="54" name="tmp_2_cast" contextFuncName="conv" moduleName="conv" rtlName="tmp_2_cast_fu_641_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="62" filename="conv/conv.cpp" linenumber="59" name="zext_ln59" contextFuncName="conv" moduleName="conv" rtlName="zext_ln59_fu_616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="63" filename="conv/conv.cpp" linenumber="79" name="zext_ln79_2" contextFuncName="conv" moduleName="conv" rtlName="zext_ln79_2_fu_648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="64" filename="conv/conv.cpp" linenumber="79" name="zext_ln79_3" contextFuncName="conv" moduleName="conv" rtlName="zext_ln79_3_fu_651_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="65" filename="conv/conv.cpp" linenumber="79" name="add_ln79_1" contextFuncName="conv" moduleName="conv" rtlName="add_ln79_1_fu_654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="conv/conv.cpp" linenumber="79" name="zext_ln79_4" contextFuncName="conv" moduleName="conv" rtlName="zext_ln79_4_fu_660_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="conv/conv.cpp" linenumber="60" name="icmp_ln60" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln60_fu_665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="75" filename="conv/conv.cpp" linenumber="60" name="ch" contextFuncName="conv" moduleName="conv" rtlName="ch_fu_671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="conv/conv.cpp" linenumber="61" name="zext_ln61" contextFuncName="conv" moduleName="conv" rtlName="zext_ln61_fu_677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="conv/conv.cpp" linenumber="63" name="icmp_ln63" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln63_fu_682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="conv/conv.cpp" linenumber="63" name="add_ln63_1" contextFuncName="conv" moduleName="conv" rtlName="add_ln63_1_fu_688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="conv/conv.cpp" linenumber="63" name="wr" contextFuncName="conv" moduleName="conv" rtlName="wr_fu_694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="95" filename="conv/conv.cpp" linenumber="66" name="icmp_ln66" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln66_fu_700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="conv/conv.cpp" linenumber="63" name="select_ln63" contextFuncName="conv" moduleName="conv" rtlName="select_ln63_fu_706_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="97" filename="conv/conv.cpp" linenumber="63" name="select_ln63_1" contextFuncName="conv" moduleName="conv" rtlName="select_ln63_1_fu_714_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="conv/conv.cpp" linenumber="71" name="zext_ln71" contextFuncName="conv" moduleName="conv" rtlName="zext_ln71_fu_722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="99" filename="conv/conv.cpp" linenumber="71" name="tmp_4" contextFuncName="conv" moduleName="conv" rtlName="tmp_4_fu_726_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="conv/conv.cpp" linenumber="71" name="zext_ln71_1" contextFuncName="conv" moduleName="conv" rtlName="zext_ln71_1_fu_734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="conv/conv.cpp" linenumber="71" name="sub_ln71" contextFuncName="conv" moduleName="conv" rtlName="sub_ln71_fu_738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="conv/conv.cpp" linenumber="63" name="zext_ln63" contextFuncName="conv" moduleName="conv" rtlName="zext_ln63_fu_744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="103" filename="conv/conv.cpp" linenumber="63" name="add_ln63" contextFuncName="conv" moduleName="conv" rtlName="add_ln63_fu_748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="104" filename="conv/conv.cpp" linenumber="71" name="zext_ln71_2" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_912_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="conv/conv.cpp" linenumber="71" name="mul_ln71" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4eOg_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="106" filename="conv/conv.cpp" linenumber="66" name="zext_ln66" contextFuncName="conv" moduleName="conv" rtlName="zext_ln66_fu_757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="110" filename="conv/conv.cpp" linenumber="71" name="zext_ln71_3" contextFuncName="conv" moduleName="conv" rtlName="zext_ln71_3_fu_761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="111" filename="conv/conv.cpp" linenumber="71" name="add_ln71" contextFuncName="conv" moduleName="conv" rtlName="add_ln71_fu_765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="112" filename="conv/conv.cpp" linenumber="71" name="tmp_9_cast" contextFuncName="conv" moduleName="conv" rtlName="tmp_9_cast_fu_771_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="conv/conv.cpp" linenumber="71" name="add_ln71_2" contextFuncName="conv" moduleName="conv" rtlName="add_ln71_2_fu_779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="114" filename="conv/conv.cpp" linenumber="71" name="zext_ln71_4" contextFuncName="conv" moduleName="conv" rtlName="zext_ln71_4_fu_784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="121" filename="conv/conv.cpp" linenumber="71" name="add_ln71_1" contextFuncName="conv" moduleName="conv" rtlName="add_ln71_1_fu_794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="122" filename="conv/conv.cpp" linenumber="71" name="zext_ln71_5" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_912_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="123" filename="conv/conv.cpp" linenumber="71" name="add_ln71_3" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4eOg_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="conv/conv.cpp" linenumber="71" name="zext_ln71_6" contextFuncName="conv" moduleName="conv" rtlName="zext_ln71_6_fu_803_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="conv/conv.cpp" linenumber="71" name="tmp_s" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="135" filename="conv/conv.cpp" linenumber="71" name="tmp_6" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="139" filename="conv/conv.cpp" linenumber="71" name="tmp_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="141" filename="conv/conv.cpp" linenumber="71" name="tmp_3_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="conv/conv.cpp" linenumber="71" name="tmp_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="147" filename="conv/conv.cpp" linenumber="71" name="tmp_3_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="151" filename="conv/conv.cpp" linenumber="71" name="tmp_2_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="conv/conv.cpp" linenumber="71" name="tmp_3_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="157" filename="conv/conv.cpp" linenumber="71" name="tmp_2_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="159" filename="conv/conv.cpp" linenumber="71" name="tmp_3_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="163" filename="conv/conv.cpp" linenumber="71" name="tmp_2_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="165" filename="conv/conv.cpp" linenumber="71" name="tmp_3_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="168" filename="conv/conv.cpp" linenumber="66" name="wc" contextFuncName="conv" moduleName="conv" rtlName="wc_fu_812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="175" filename="conv/conv.cpp" linenumber="75" name="icmp_ln75" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln75_fu_817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="177" filename="conv/conv.cpp" linenumber="75" name="ch_1" contextFuncName="conv" moduleName="conv" rtlName="ch_1_fu_823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="180" filename="conv/conv.cpp" linenumber="76" name="zext_ln76" contextFuncName="conv" moduleName="conv" rtlName="zext_ln76_fu_829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="183" filename="conv/conv.cpp" linenumber="76" name="w_sum_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="186" filename="conv/conv.cpp" linenumber="78" name="bitcast_ln78" contextFuncName="conv" moduleName="conv" rtlName="bitcast_ln78_fu_852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="187" filename="conv/conv.cpp" linenumber="78" name="tmp" contextFuncName="conv" moduleName="conv" rtlName="tmp_fu_856_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="188" filename="conv/conv.cpp" linenumber="78" name="trunc_ln78" contextFuncName="conv" moduleName="conv" rtlName="trunc_ln78_fu_866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="189" filename="conv/conv.cpp" linenumber="78" name="icmp_ln78" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln78_fu_870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="190" filename="conv/conv.cpp" linenumber="78" name="icmp_ln78_1" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln78_1_fu_876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="191" filename="conv/conv.cpp" linenumber="78" name="or_ln78" contextFuncName="conv" moduleName="conv" rtlName="or_ln78_fu_882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="192" filename="conv/conv.cpp" linenumber="78" name="tmp_7" contextFuncName="conv" moduleName="conv" rtlName="conv_fcmp_32ns_32dEe_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="193" filename="conv/conv.cpp" linenumber="78" name="and_ln78" contextFuncName="conv" moduleName="conv" rtlName="and_ln78_fu_888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="194" filename="conv/conv.cpp" linenumber="78" name="select_ln78" contextFuncName="conv" moduleName="conv" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="197" filename="conv/conv.cpp" linenumber="57" name="f" contextFuncName="conv" moduleName="conv" rtlName="f_fu_834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="198" filename="conv/conv.cpp" linenumber="54" name="add_ln54_1" contextFuncName="conv" moduleName="conv" rtlName="add_ln54_1_fu_839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="199" filename="conv/conv.cpp" linenumber="54" name="select_ln54" contextFuncName="conv" moduleName="conv" rtlName="select_ln54_fu_845_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
