---
layout: default
title: "MPWP: My Personal Web Page"
creator: M. Horro
date: September 2021
abstract: In this paper I am presenting myself. Even though I am a Computer Engineer, I am not a web designer, as you could easily extrapolate from this design.
---

{% translate_file index.md %}

<h1 id="References">{% t references %}</h1>
<p>
  [1] Kommrusch, S., Horro, M., Pouchet, L. N., Rodríguez, G., & Touriño, J.
  Optimizing Coherence Traffic in Manycore Processors with Opaque Distributed
  Directories. 2021. IEEE Access, 9, pp. 28930--28945. [<a
    href="https://ieeexplore.ieee.org/abstract/document/9350627"
    >URL</a
  >]<br /><br />
  [2] Horro, M., Rodríguez, G., & Touriño, J. Simulating the network activity of
  modern manycores. 2019. IEEE Access, 7, pp. 81195--81210. [<a
    href="https://ieeexplore.ieee.org/abstract/document/8740875/"
    >URL</a
  >]<br /><br />
  [3] Horro, M., Kandemir, M. T., Pouchet, L. N., Rodríguez, G., & Touriño, J.
  Effect of distributed directories in mesh interconnects. In Proceedings of the
  56th Annual Design Automation Conference. 2019. pp. 1-6. [<a
    href="https://gac.udc.es/~gabriel/files/DAC19-preprint.pdf"
    >URL</a
  >]<br /><br />
  [4] Horro, M., Rodríguez, G., Touriño, J., & Kandemir, M. T. Study of the
  Intel Knights Landing (KNL) memory system tradeoffs. In the Poster Session at
  the 13th International Summer School on Advanced Computer Architecture and
  Compilation for High-performance Embedded Systems (ACACES) 2017. [<a
    href="https://www.researchgate.net/publication/322231894_Study_of_the_Intel_Knights_Landing_KNL_memory_system_tradeoffs"
    >URL</a
  >]<br /><br />
  [5] Horro, M., Rodrıguez, G., & Touriño, J. Exploración y optimización
  energética de arquitecturas heterogéneas con el framework gem5. Actas Jornadas
  Sarteco, 2016. 509-516. [<a
    href="https://gac.udc.es/~gabriel/files/publications/2016-jornadas.pdf"
    >URL</a
  >]<br /><br />
  [6] Horro, M., Rodríguez, G., Touriño, J., & Kandemir, M. T. Architectural
  exploration of heterogeneous memory systems. 19th Workshop on Compilers for
  Parallel Computing (CPC). 2016. [<a
    href="https://arxiv.org/pdf/1810.12573.pdf"
    >URL</a
  >]<br />
</p>
