[INF:CM0023] Creating log file ../../build/regression/ParamOverloading/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<289> s<288> l<2:1> el<1:2>
n<> u<2> t<Module_keyword> p<4> s<3> l<2:1> el<2:7>
n<prim_subreg> u<3> t<StringConst> p<4> l<2:8> el<2:19>
n<> u<4> t<Module_ansi_header> p<56> c<2> s<32> l<2:1> el<2:20>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<3:14> el<3:19>
n<4> u<6> t<IntConst> p<7> l<3:21> el<3:22>
n<> u<7> t<Primary_literal> p<8> c<6> l<3:21> el<3:22>
n<> u<8> t<Constant_primary> p<9> c<7> l<3:21> el<3:22>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<3:21> el<3:22>
n<0> u<10> t<IntConst> p<11> l<3:23> el<3:24>
n<> u<11> t<Primary_literal> p<12> c<10> l<3:23> el<3:24>
n<> u<12> t<Constant_primary> p<13> c<11> l<3:23> el<3:24>
n<> u<13> t<Constant_expression> p<14> c<12> l<3:23> el<3:24>
n<> u<14> t<Constant_range> p<15> c<9> l<3:21> el<3:24>
n<> u<15> t<Packed_dimension> p<16> c<14> l<3:20> el<3:25>
n<> u<16> t<Data_type> p<17> c<5> l<3:14> el<3:25>
n<> u<17> t<Data_type_or_implicit> p<27> c<16> s<26> l<3:14> el<3:25>
n<RESVAL> u<18> t<StringConst> p<25> s<24> l<3:26> el<3:32>
n<> u<19> t<Number_Tick0> p<20> l<3:35> el<3:37>
n<> u<20> t<Primary_literal> p<21> c<19> l<3:35> el<3:37>
n<> u<21> t<Constant_primary> p<22> c<20> l<3:35> el<3:37>
n<> u<22> t<Constant_expression> p<23> c<21> l<3:35> el<3:37>
n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<3:35> el<3:37>
n<> u<24> t<Constant_param_expression> p<25> c<23> l<3:35> el<3:37>
n<> u<25> t<Param_assignment> p<26> c<18> l<3:26> el<3:37>
n<> u<26> t<List_of_param_assignments> p<27> c<25> l<3:26> el<3:37>
n<> u<27> t<Parameter_declaration> p<28> c<17> l<3:4> el<3:37>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<3:4> el<3:38>
n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<3:4> el<3:38>
n<> u<30> t<Module_common_item> p<31> c<29> l<3:4> el<3:38>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<3:4> el<3:38>
n<> u<32> t<Non_port_module_item> p<56> c<31> s<55> l<3:4> el<3:38>
n<> u<33> t<IntegerAtomType_Int> p<34> l<4:4> el<4:7>
n<> u<34> t<Data_type> p<49> c<33> s<48> l<4:4> el<4:7>
n<a> u<35> t<StringConst> p<47> s<46> l<4:8> el<4:9>
n<> u<36> t<IntegerAtomType_Int> p<37> l<4:12> el<4:15>
n<> u<37> t<Integer_type> p<38> c<36> l<4:12> el<4:15>
n<> u<38> t<Simple_type> p<39> c<37> l<4:12> el<4:15>
n<> u<39> t<Casting_type> p<44> c<38> s<43> l<4:12> el<4:15>
n<RESVAL> u<40> t<StringConst> p<41> l<4:17> el<4:23>
n<> u<41> t<Primary_literal> p<42> c<40> l<4:17> el<4:23>
n<> u<42> t<Primary> p<43> c<41> l<4:17> el<4:23>
n<> u<43> t<Expression> p<44> c<42> l<4:17> el<4:23>
n<> u<44> t<Cast> p<45> c<39> l<4:12> el<4:24>
n<> u<45> t<Primary> p<46> c<44> l<4:12> el<4:24>
n<> u<46> t<Expression> p<47> c<45> l<4:12> el<4:24>
n<> u<47> t<Variable_decl_assignment> p<48> c<35> l<4:8> el<4:24>
n<> u<48> t<List_of_variable_decl_assignments> p<49> c<47> l<4:8> el<4:24>
n<> u<49> t<Variable_declaration> p<50> c<34> l<4:4> el<4:25>
n<> u<50> t<Data_declaration> p<51> c<49> l<4:4> el<4:25>
n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<4:4> el<4:25>
n<> u<52> t<Module_or_generate_item_declaration> p<53> c<51> l<4:4> el<4:25>
n<> u<53> t<Module_common_item> p<54> c<52> l<4:4> el<4:25>
n<> u<54> t<Module_or_generate_item> p<55> c<53> l<4:4> el<4:25>
n<> u<55> t<Non_port_module_item> p<56> c<54> l<4:4> el<4:25>
n<> u<56> t<Module_declaration> p<57> c<4> l<2:1> el<5:10>
n<> u<57> t<Description> p<288> c<56> s<158> l<2:1> el<5:10>
n<> u<58> t<Module_keyword> p<60> s<59> l<7:1> el<7:7>
n<prim_subreg_shadow> u<59> t<StringConst> p<60> l<7:8> el<7:26>
n<> u<60> t<Module_ansi_header> p<157> c<58> s<106> l<7:1> el<7:27>
n<> u<61> t<Struct_keyword> p<62> l<8:12> el<8:18>
n<> u<62> t<Struct_union> p<98> c<61> s<63> l<8:12> el<8:18>
n<> u<63> t<Packed_keyword> p<98> s<80> l<8:19> el<8:25>
n<> u<64> t<IntVec_TypeLogic> p<75> s<74> l<9:7> el<9:12>
n<2> u<65> t<IntConst> p<66> l<9:14> el<9:15>
n<> u<66> t<Primary_literal> p<67> c<65> l<9:14> el<9:15>
n<> u<67> t<Constant_primary> p<68> c<66> l<9:14> el<9:15>
n<> u<68> t<Constant_expression> p<73> c<67> s<72> l<9:14> el<9:15>
n<0> u<69> t<IntConst> p<70> l<9:16> el<9:17>
n<> u<70> t<Primary_literal> p<71> c<69> l<9:16> el<9:17>
n<> u<71> t<Constant_primary> p<72> c<70> l<9:16> el<9:17>
n<> u<72> t<Constant_expression> p<73> c<71> l<9:16> el<9:17>
n<> u<73> t<Constant_range> p<74> c<68> l<9:14> el<9:17>
n<> u<74> t<Packed_dimension> p<75> c<73> l<9:13> el<9:18>
n<> u<75> t<Data_type> p<76> c<64> l<9:7> el<9:18>
n<> u<76> t<Data_type_or_void> p<80> c<75> s<79> l<9:7> el<9:18>
n<a> u<77> t<StringConst> p<78> l<9:19> el<9:20>
n<> u<78> t<Variable_decl_assignment> p<79> c<77> l<9:19> el<9:20>
n<> u<79> t<List_of_variable_decl_assignments> p<80> c<78> l<9:19> el<9:20>
n<> u<80> t<Struct_union_member> p<98> c<76> s<97> l<9:7> el<9:21>
n<> u<81> t<IntVec_TypeLogic> p<92> s<91> l<10:7> el<10:12>
n<1> u<82> t<IntConst> p<83> l<10:14> el<10:15>
n<> u<83> t<Primary_literal> p<84> c<82> l<10:14> el<10:15>
n<> u<84> t<Constant_primary> p<85> c<83> l<10:14> el<10:15>
n<> u<85> t<Constant_expression> p<90> c<84> s<89> l<10:14> el<10:15>
n<0> u<86> t<IntConst> p<87> l<10:16> el<10:17>
n<> u<87> t<Primary_literal> p<88> c<86> l<10:16> el<10:17>
n<> u<88> t<Constant_primary> p<89> c<87> l<10:16> el<10:17>
n<> u<89> t<Constant_expression> p<90> c<88> l<10:16> el<10:17>
n<> u<90> t<Constant_range> p<91> c<85> l<10:14> el<10:17>
n<> u<91> t<Packed_dimension> p<92> c<90> l<10:13> el<10:18>
n<> u<92> t<Data_type> p<93> c<81> l<10:7> el<10:18>
n<> u<93> t<Data_type_or_void> p<97> c<92> s<96> l<10:7> el<10:18>
n<b> u<94> t<StringConst> p<95> l<10:19> el<10:20>
n<> u<95> t<Variable_decl_assignment> p<96> c<94> l<10:19> el<10:20>
n<> u<96> t<List_of_variable_decl_assignments> p<97> c<95> l<10:19> el<10:20>
n<> u<97> t<Struct_union_member> p<98> c<93> l<10:7> el<10:21>
n<> u<98> t<Data_type> p<100> c<62> s<99> l<8:12> el<11:5>
n<struct_ab> u<99> t<StringConst> p<100> l<11:6> el<11:15>
n<> u<100> t<Type_declaration> p<101> c<98> l<8:4> el<11:16>
n<> u<101> t<Data_declaration> p<102> c<100> l<8:4> el<11:16>
n<> u<102> t<Package_or_generate_item_declaration> p<103> c<101> l<8:4> el<11:16>
n<> u<103> t<Module_or_generate_item_declaration> p<104> c<102> l<8:4> el<11:16>
n<> u<104> t<Module_common_item> p<105> c<103> l<8:4> el<11:16>
n<> u<105> t<Module_or_generate_item> p<106> c<104> l<8:4> el<11:16>
n<> u<106> t<Non_port_module_item> p<157> c<105> s<137> l<8:4> el<11:16>
n<struct_ab> u<107> t<StringConst> p<108> l<13:14> el<13:23>
n<> u<108> t<Data_type> p<109> c<107> l<13:14> el<13:23>
n<> u<109> t<Data_type_or_implicit> p<132> c<108> s<131> l<13:14> el<13:23>
n<RESVAL> u<110> t<StringConst> p<130> s<129> l<13:24> el<13:30>
n<a> u<111> t<StringConst> p<112> l<14:7> el<14:8>
n<> u<112> t<Structure_pattern_key> p<123> c<111> s<116> l<14:7> el<14:8>
n<> u<113> t<Number_Tick0> p<114> l<14:10> el<14:12>
n<> u<114> t<Primary_literal> p<115> c<113> l<14:10> el<14:12>
n<> u<115> t<Primary> p<116> c<114> l<14:10> el<14:12>
n<> u<116> t<Expression> p<123> c<115> s<118> l<14:10> el<14:12>
n<b> u<117> t<StringConst> p<118> l<15:7> el<15:8>
n<> u<118> t<Structure_pattern_key> p<123> c<117> s<122> l<15:7> el<15:8>
n<> u<119> t<Number_Tick1> p<120> l<15:10> el<15:12>
n<> u<120> t<Primary_literal> p<121> c<119> l<15:10> el<15:12>
n<> u<121> t<Primary> p<122> c<120> l<15:10> el<15:12>
n<> u<122> t<Expression> p<123> c<121> l<15:10> el<15:12>
n<> u<123> t<Assignment_pattern> p<124> c<112> l<13:33> el<16:5>
n<> u<124> t<Assignment_pattern_expression> p<125> c<123> l<13:33> el<16:5>
n<> u<125> t<Constant_assignment_pattern_expression> p<126> c<124> l<13:33> el<16:5>
n<> u<126> t<Constant_primary> p<127> c<125> l<13:33> el<16:5>
n<> u<127> t<Constant_expression> p<128> c<126> l<13:33> el<16:5>
n<> u<128> t<Constant_mintypmax_expression> p<129> c<127> l<13:33> el<16:5>
n<> u<129> t<Constant_param_expression> p<130> c<128> l<13:33> el<16:5>
n<> u<130> t<Param_assignment> p<131> c<110> l<13:24> el<16:5>
n<> u<131> t<List_of_param_assignments> p<132> c<130> l<13:24> el<16:5>
n<> u<132> t<Parameter_declaration> p<133> c<109> l<13:4> el<16:5>
n<> u<133> t<Package_or_generate_item_declaration> p<134> c<132> l<13:4> el<16:6>
n<> u<134> t<Module_or_generate_item_declaration> p<135> c<133> l<13:4> el<16:6>
n<> u<135> t<Module_common_item> p<136> c<134> l<13:4> el<16:6>
n<> u<136> t<Module_or_generate_item> p<137> c<135> l<13:4> el<16:6>
n<> u<137> t<Non_port_module_item> p<157> c<136> s<156> l<13:4> el<16:6>
n<prim_subreg> u<138> t<StringConst> p<154> s<148> l<18:4> el<18:15>
n<RESVAL> u<139> t<StringConst> p<146> s<145> l<19:8> el<19:14>
n<RESVAL> u<140> t<StringConst> p<141> l<19:15> el<19:21>
n<> u<141> t<Primary_literal> p<142> c<140> l<19:15> el<19:21>
n<> u<142> t<Primary> p<143> c<141> l<19:15> el<19:21>
n<> u<143> t<Expression> p<144> c<142> l<19:15> el<19:21>
n<> u<144> t<Mintypmax_expression> p<145> c<143> l<19:15> el<19:21>
n<> u<145> t<Param_expression> p<146> c<144> l<19:15> el<19:21>
n<> u<146> t<Named_parameter_assignment> p<147> c<139> l<19:7> el<19:22>
n<> u<147> t<List_of_parameter_assignments> p<148> c<146> l<19:7> el<19:22>
n<> u<148> t<Parameter_value_assignment> p<154> c<147> s<153> l<18:16> el<20:5>
n<staged_reg> u<149> t<StringConst> p<150> l<20:6> el<20:16>
n<> u<150> t<Name_of_instance> p<153> c<149> s<152> l<20:6> el<20:16>
n<> u<151> t<Ordered_port_connection> p<152> l<20:17> el<20:17>
n<> u<152> t<List_of_port_connections> p<153> c<151> l<20:17> el<20:17>
n<> u<153> t<Hierarchical_instance> p<154> c<150> l<20:6> el<20:18>
n<> u<154> t<Module_instantiation> p<155> c<138> l<18:4> el<20:19>
n<> u<155> t<Module_or_generate_item> p<156> c<154> l<18:4> el<20:19>
n<> u<156> t<Non_port_module_item> p<157> c<155> l<18:4> el<20:19>
n<> u<157> t<Module_declaration> p<158> c<60> l<7:1> el<22:10>
n<> u<158> t<Description> p<288> c<157> s<287> l<7:1> el<22:10>
n<> u<159> t<Module_keyword> p<161> s<160> l<24:1> el<24:7>
n<top> u<160> t<StringConst> p<161> l<24:8> el<24:11>
n<> u<161> t<Module_ansi_header> p<286> c<159> s<207> l<24:1> el<24:12>
n<> u<162> t<Struct_keyword> p<163> l<25:12> el<25:18>
n<> u<163> t<Struct_union> p<199> c<162> s<164> l<25:12> el<25:18>
n<> u<164> t<Packed_keyword> p<199> s<181> l<25:19> el<25:25>
n<> u<165> t<IntVec_TypeLogic> p<176> s<175> l<26:7> el<26:12>
n<1> u<166> t<IntConst> p<167> l<26:14> el<26:15>
n<> u<167> t<Primary_literal> p<168> c<166> l<26:14> el<26:15>
n<> u<168> t<Constant_primary> p<169> c<167> l<26:14> el<26:15>
n<> u<169> t<Constant_expression> p<174> c<168> s<173> l<26:14> el<26:15>
n<0> u<170> t<IntConst> p<171> l<26:16> el<26:17>
n<> u<171> t<Primary_literal> p<172> c<170> l<26:16> el<26:17>
n<> u<172> t<Constant_primary> p<173> c<171> l<26:16> el<26:17>
n<> u<173> t<Constant_expression> p<174> c<172> l<26:16> el<26:17>
n<> u<174> t<Constant_range> p<175> c<169> l<26:14> el<26:17>
n<> u<175> t<Packed_dimension> p<176> c<174> l<26:13> el<26:18>
n<> u<176> t<Data_type> p<177> c<165> l<26:7> el<26:18>
n<> u<177> t<Data_type_or_void> p<181> c<176> s<180> l<26:7> el<26:18>
n<a> u<178> t<StringConst> p<179> l<26:19> el<26:20>
n<> u<179> t<Variable_decl_assignment> p<180> c<178> l<26:19> el<26:20>
n<> u<180> t<List_of_variable_decl_assignments> p<181> c<179> l<26:19> el<26:20>
n<> u<181> t<Struct_union_member> p<199> c<177> s<198> l<26:7> el<26:21>
n<> u<182> t<IntVec_TypeLogic> p<193> s<192> l<27:7> el<27:12>
n<2> u<183> t<IntConst> p<184> l<27:14> el<27:15>
n<> u<184> t<Primary_literal> p<185> c<183> l<27:14> el<27:15>
n<> u<185> t<Constant_primary> p<186> c<184> l<27:14> el<27:15>
n<> u<186> t<Constant_expression> p<191> c<185> s<190> l<27:14> el<27:15>
n<0> u<187> t<IntConst> p<188> l<27:16> el<27:17>
n<> u<188> t<Primary_literal> p<189> c<187> l<27:16> el<27:17>
n<> u<189> t<Constant_primary> p<190> c<188> l<27:16> el<27:17>
n<> u<190> t<Constant_expression> p<191> c<189> l<27:16> el<27:17>
n<> u<191> t<Constant_range> p<192> c<186> l<27:14> el<27:17>
n<> u<192> t<Packed_dimension> p<193> c<191> l<27:13> el<27:18>
n<> u<193> t<Data_type> p<194> c<182> l<27:7> el<27:18>
n<> u<194> t<Data_type_or_void> p<198> c<193> s<197> l<27:7> el<27:18>
n<b> u<195> t<StringConst> p<196> l<27:19> el<27:20>
n<> u<196> t<Variable_decl_assignment> p<197> c<195> l<27:19> el<27:20>
n<> u<197> t<List_of_variable_decl_assignments> p<198> c<196> l<27:19> el<27:20>
n<> u<198> t<Struct_union_member> p<199> c<194> l<27:7> el<27:21>
n<> u<199> t<Data_type> p<201> c<163> s<200> l<25:12> el<28:5>
n<struct_ab> u<200> t<StringConst> p<201> l<28:6> el<28:15>
n<> u<201> t<Type_declaration> p<202> c<199> l<25:4> el<28:16>
n<> u<202> t<Data_declaration> p<203> c<201> l<25:4> el<28:16>
n<> u<203> t<Package_or_generate_item_declaration> p<204> c<202> l<25:4> el<28:16>
n<> u<204> t<Module_or_generate_item_declaration> p<205> c<203> l<25:4> el<28:16>
n<> u<205> t<Module_common_item> p<206> c<204> l<25:4> el<28:16>
n<> u<206> t<Module_or_generate_item> p<207> c<205> l<25:4> el<28:16>
n<> u<207> t<Non_port_module_item> p<286> c<206> s<223> l<25:4> el<28:16>
n<> u<208> t<Data_type_or_implicit> p<218> s<217> l<29:14> el<29:14>
n<v1> u<209> t<StringConst> p<216> s<215> l<29:14> el<29:16>
n<1> u<210> t<IntConst> p<211> l<29:19> el<29:20>
n<> u<211> t<Primary_literal> p<212> c<210> l<29:19> el<29:20>
n<> u<212> t<Constant_primary> p<213> c<211> l<29:19> el<29:20>
n<> u<213> t<Constant_expression> p<214> c<212> l<29:19> el<29:20>
n<> u<214> t<Constant_mintypmax_expression> p<215> c<213> l<29:19> el<29:20>
n<> u<215> t<Constant_param_expression> p<216> c<214> l<29:19> el<29:20>
n<> u<216> t<Param_assignment> p<217> c<209> l<29:14> el<29:20>
n<> u<217> t<List_of_param_assignments> p<218> c<216> l<29:14> el<29:20>
n<> u<218> t<Parameter_declaration> p<219> c<208> l<29:4> el<29:20>
n<> u<219> t<Package_or_generate_item_declaration> p<220> c<218> l<29:4> el<29:21>
n<> u<220> t<Module_or_generate_item_declaration> p<221> c<219> l<29:4> el<29:21>
n<> u<221> t<Module_common_item> p<222> c<220> l<29:4> el<29:21>
n<> u<222> t<Module_or_generate_item> p<223> c<221> l<29:4> el<29:21>
n<> u<223> t<Non_port_module_item> p<286> c<222> s<239> l<29:4> el<29:21>
n<> u<224> t<Data_type_or_implicit> p<234> s<233> l<30:14> el<30:14>
n<v2> u<225> t<StringConst> p<232> s<231> l<30:14> el<30:16>
n<0> u<226> t<IntConst> p<227> l<30:19> el<30:20>
n<> u<227> t<Primary_literal> p<228> c<226> l<30:19> el<30:20>
n<> u<228> t<Constant_primary> p<229> c<227> l<30:19> el<30:20>
n<> u<229> t<Constant_expression> p<230> c<228> l<30:19> el<30:20>
n<> u<230> t<Constant_mintypmax_expression> p<231> c<229> l<30:19> el<30:20>
n<> u<231> t<Constant_param_expression> p<232> c<230> l<30:19> el<30:20>
n<> u<232> t<Param_assignment> p<233> c<225> l<30:14> el<30:20>
n<> u<233> t<List_of_param_assignments> p<234> c<232> l<30:14> el<30:20>
n<> u<234> t<Parameter_declaration> p<235> c<224> l<30:4> el<30:20>
n<> u<235> t<Package_or_generate_item_declaration> p<236> c<234> l<30:4> el<30:21>
n<> u<236> t<Module_or_generate_item_declaration> p<237> c<235> l<30:4> el<30:21>
n<> u<237> t<Module_common_item> p<238> c<236> l<30:4> el<30:21>
n<> u<238> t<Module_or_generate_item> p<239> c<237> l<30:4> el<30:21>
n<> u<239> t<Non_port_module_item> p<286> c<238> s<266> l<30:4> el<30:21>
n<struct_ab> u<240> t<StringConst> p<241> l<32:14> el<32:23>
n<> u<241> t<Data_type> p<242> c<240> l<32:14> el<32:23>
n<> u<242> t<Data_type_or_implicit> p<261> c<241> s<260> l<32:14> el<32:23>
n<CTRL_RESET> u<243> t<StringConst> p<259> s<258> l<32:24> el<32:34>
n<v1> u<244> t<StringConst> p<245> l<35:5> el<35:7>
n<> u<245> t<Primary_literal> p<246> c<244> l<35:5> el<35:7>
n<> u<246> t<Primary> p<247> c<245> l<35:5> el<35:7>
n<> u<247> t<Expression> p<252> c<246> s<251> l<35:5> el<35:7>
n<v2> u<248> t<StringConst> p<249> l<35:9> el<35:11>
n<> u<249> t<Primary_literal> p<250> c<248> l<35:9> el<35:11>
n<> u<250> t<Primary> p<251> c<249> l<35:9> el<35:11>
n<> u<251> t<Expression> p<252> c<250> l<35:9> el<35:11>
n<> u<252> t<Assignment_pattern> p<253> c<247> l<32:37> el<36:5>
n<> u<253> t<Assignment_pattern_expression> p<254> c<252> l<32:37> el<36:5>
n<> u<254> t<Constant_assignment_pattern_expression> p<255> c<253> l<32:37> el<36:5>
n<> u<255> t<Constant_primary> p<256> c<254> l<32:37> el<36:5>
n<> u<256> t<Constant_expression> p<257> c<255> l<32:37> el<36:5>
n<> u<257> t<Constant_mintypmax_expression> p<258> c<256> l<32:37> el<36:5>
n<> u<258> t<Constant_param_expression> p<259> c<257> l<32:37> el<36:5>
n<> u<259> t<Param_assignment> p<260> c<243> l<32:24> el<36:5>
n<> u<260> t<List_of_param_assignments> p<261> c<259> l<32:24> el<36:5>
n<> u<261> t<Parameter_declaration> p<262> c<242> l<32:4> el<36:5>
n<> u<262> t<Package_or_generate_item_declaration> p<263> c<261> l<32:4> el<36:6>
n<> u<263> t<Module_or_generate_item_declaration> p<264> c<262> l<32:4> el<36:6>
n<> u<264> t<Module_common_item> p<265> c<263> l<32:4> el<36:6>
n<> u<265> t<Module_or_generate_item> p<266> c<264> l<32:4> el<36:6>
n<> u<266> t<Non_port_module_item> p<286> c<265> s<285> l<32:4> el<36:6>
n<prim_subreg_shadow> u<267> t<StringConst> p<283> s<277> l<38:4> el<38:22>
n<RESVAL> u<268> t<StringConst> p<275> s<274> l<39:8> el<39:14>
n<CTRL_RESET> u<269> t<StringConst> p<270> l<39:15> el<39:25>
n<> u<270> t<Primary_literal> p<271> c<269> l<39:15> el<39:25>
n<> u<271> t<Primary> p<272> c<270> l<39:15> el<39:25>
n<> u<272> t<Expression> p<273> c<271> l<39:15> el<39:25>
n<> u<273> t<Mintypmax_expression> p<274> c<272> l<39:15> el<39:25>
n<> u<274> t<Param_expression> p<275> c<273> l<39:15> el<39:25>
n<> u<275> t<Named_parameter_assignment> p<276> c<268> l<39:7> el<39:26>
n<> u<276> t<List_of_parameter_assignments> p<277> c<275> l<39:7> el<39:26>
n<> u<277> t<Parameter_value_assignment> p<283> c<276> s<282> l<38:23> el<40:5>
n<u_ctrl_reg_shadowed> u<278> t<StringConst> p<279> l<40:6> el<40:25>
n<> u<279> t<Name_of_instance> p<282> c<278> s<281> l<40:6> el<40:25>
n<> u<280> t<Ordered_port_connection> p<281> l<40:26> el<40:26>
n<> u<281> t<List_of_port_connections> p<282> c<280> l<40:26> el<40:26>
n<> u<282> t<Hierarchical_instance> p<283> c<279> l<40:6> el<40:27>
n<> u<283> t<Module_instantiation> p<284> c<267> l<38:4> el<40:28>
n<> u<284> t<Module_or_generate_item> p<285> c<283> l<38:4> el<40:28>
n<> u<285> t<Non_port_module_item> p<286> c<284> l<38:4> el<40:28>
n<> u<286> t<Module_declaration> p<287> c<161> l<24:1> el<41:10>
n<> u<287> t<Description> p<288> c<286> l<24:1> el<41:10>
n<> u<288> t<Source_text> p<289> c<57> l<2:1> el<41:10>
n<> u<289> t<Top_level_rule> c<1> l<2:1> el<44:1>
[WRN:PA0205] dut.sv:2:1: No timescale set for "prim_subreg".

[WRN:PA0205] dut.sv:7:1: No timescale set for "prim_subreg_shadow".

[WRN:PA0205] dut.sv:24:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:2:1: Compile module "work@prim_subreg".

[INF:CP0303] dut.sv:7:1: Compile module "work@prim_subreg_shadow".

[INF:CP0303] dut.sv:24:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:24:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ParamOverloading/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ParamOverloading/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ParamOverloading/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@prim_subreg (work@prim_subreg), file:dut.sv, line:2:1, endln:5:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@prim_subreg
  |vpiParameter:
  \_parameter: (work@prim_subreg.RESVAL), line:3:26, endln:3:32
    |vpiParent:
    \_module: work@prim_subreg (work@prim_subreg), file:dut.sv, line:2:1, endln:5:10
    |BIN:0
    |vpiTypespec:
    \_logic_typespec: , line:3:14, endln:3:25
      |vpiParent:
      \_parameter: (work@prim_subreg.RESVAL), line:3:26, endln:3:32
      |vpiRange:
      \_range: , line:3:20, endln:3:25
        |vpiLeftRange:
        \_constant: , line:3:21, endln:3:22
          |vpiParent:
          \_range: , line:3:20, endln:3:25
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:23, endln:3:24
          |vpiParent:
          \_range: , line:3:20, endln:3:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:RESVAL
    |vpiFullName:work@prim_subreg.RESVAL
  |vpiParamAssign:
  \_param_assign: , line:3:26, endln:3:37
    |vpiParent:
    \_module: work@prim_subreg (work@prim_subreg), file:dut.sv, line:2:1, endln:5:10
    |vpiRhs:
    \_constant: , line:3:35, endln:3:37
      |vpiDecompile:'0
      |vpiSize:5
      |BIN:0
      |vpiTypespec:
      \_logic_typespec: , line:3:14, endln:3:25
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@prim_subreg.RESVAL), line:3:26, endln:3:32
  |vpiDefName:work@prim_subreg
  |vpiNet:
  \_logic_net: (work@prim_subreg.a), line:4:8, endln:4:9
    |vpiParent:
    \_module: work@prim_subreg (work@prim_subreg), file:dut.sv, line:2:1, endln:5:10
    |vpiName:a
    |vpiFullName:work@prim_subreg.a
|uhdmallModules:
\_module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:dut.sv, line:7:1, endln:22:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@prim_subreg_shadow
  |vpiParameter:
  \_parameter: (work@prim_subreg_shadow.RESVAL), line:13:24, endln:13:30
    |vpiParent:
    \_module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:dut.sv, line:7:1, endln:22:10
    |vpiTypespec:
    \_struct_typespec: (struct_ab), line:8:12, endln:8:18
      |vpiParent:
      \_module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:dut.sv, line:7:1, endln:22:10
      |vpiName:struct_ab
      |vpiInstance:
      \_module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:dut.sv, line:7:1, endln:22:10
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (a), line:9:19, endln:9:20
        |vpiParent:
        \_struct_typespec: (struct_ab), line:8:12, endln:8:18
        |vpiName:a
        |vpiTypespec:
        \_logic_typespec: , line:9:7, endln:9:18
          |vpiParent:
          \_typespec_member: (a), line:9:19, endln:9:20
          |vpiRange:
          \_range: , line:9:13, endln:9:18
            |vpiParent:
            \_struct_typespec: (struct_ab), line:8:12, endln:8:18
            |vpiLeftRange:
            \_constant: , line:9:14, endln:9:15
              |vpiParent:
              \_range: , line:9:13, endln:9:18
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:9:16, endln:9:17
              |vpiParent:
              \_range: , line:9:13, endln:9:18
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:9
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:9
        |vpiRefEndColumnNo:18
      |vpiTypespecMember:
      \_typespec_member: (b), line:10:19, endln:10:20
        |vpiParent:
        \_struct_typespec: (struct_ab), line:8:12, endln:8:18
        |vpiName:b
        |vpiTypespec:
        \_logic_typespec: , line:10:7, endln:10:18
          |vpiParent:
          \_typespec_member: (b), line:10:19, endln:10:20
          |vpiRange:
          \_range: , line:10:13, endln:10:18
            |vpiParent:
            \_struct_typespec: (struct_ab), line:8:12, endln:8:18
            |vpiLeftRange:
            \_constant: , line:10:14, endln:10:15
              |vpiParent:
              \_range: , line:10:13, endln:10:18
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:10:16, endln:10:17
              |vpiParent:
              \_range: , line:10:13, endln:10:18
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:10
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:10
        |vpiRefEndColumnNo:18
    |vpiName:RESVAL
    |vpiFullName:work@prim_subreg_shadow.RESVAL
  |vpiParamAssign:
  \_param_assign: , line:13:24, endln:16:5
    |vpiParent:
    \_module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:dut.sv, line:7:1, endln:22:10
    |vpiRhs:
    \_operation: , line:13:33, endln:16:5
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:14:10, endln:14:12
        |vpiPattern:
        \_constant: , line:14:10, endln:14:12
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (a), line:14:7, endln:14:8
          |vpiName:a
      |vpiOperand:
      \_tagged_pattern: , line:15:10, endln:15:12
        |vpiPattern:
        \_constant: , line:15:10, endln:15:12
          |vpiDecompile:'1
          |vpiSize:-1
          |BIN:1
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (b), line:15:7, endln:15:8
          |vpiName:b
    |vpiLhs:
    \_parameter: (work@prim_subreg_shadow.RESVAL), line:13:24, endln:13:30
  |vpiTypedef:
  \_struct_typespec: (struct_ab), line:8:12, endln:8:18
  |vpiDefName:work@prim_subreg_shadow
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.v1), line:29:14, endln:29:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:v1
    |vpiFullName:work@top.v1
  |vpiParameter:
  \_parameter: (work@top.v2), line:30:14, endln:30:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:v2
    |vpiFullName:work@top.v2
  |vpiParameter:
  \_parameter: (work@top.CTRL_RESET), line:32:24, endln:32:34
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
    |vpiTypespec:
    \_struct_typespec: (struct_ab), line:25:12, endln:25:18
      |vpiParent:
      \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
      |vpiName:struct_ab
      |vpiInstance:
      \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (a), line:26:19, endln:26:20
        |vpiParent:
        \_struct_typespec: (struct_ab), line:25:12, endln:25:18
        |vpiName:a
        |vpiTypespec:
        \_logic_typespec: , line:26:7, endln:26:18
          |vpiParent:
          \_typespec_member: (a), line:26:19, endln:26:20
          |vpiRange:
          \_range: , line:26:13, endln:26:18
            |vpiParent:
            \_struct_typespec: (struct_ab), line:25:12, endln:25:18
            |vpiLeftRange:
            \_constant: , line:26:14, endln:26:15
              |vpiParent:
              \_range: , line:26:13, endln:26:18
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:26:16, endln:26:17
              |vpiParent:
              \_range: , line:26:13, endln:26:18
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:26
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:26
        |vpiRefEndColumnNo:18
      |vpiTypespecMember:
      \_typespec_member: (b), line:27:19, endln:27:20
        |vpiParent:
        \_struct_typespec: (struct_ab), line:25:12, endln:25:18
        |vpiName:b
        |vpiTypespec:
        \_logic_typespec: , line:27:7, endln:27:18
          |vpiParent:
          \_typespec_member: (b), line:27:19, endln:27:20
          |vpiRange:
          \_range: , line:27:13, endln:27:18
            |vpiParent:
            \_struct_typespec: (struct_ab), line:25:12, endln:25:18
            |vpiLeftRange:
            \_constant: , line:27:14, endln:27:15
              |vpiParent:
              \_range: , line:27:13, endln:27:18
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:27:16, endln:27:17
              |vpiParent:
              \_range: , line:27:13, endln:27:18
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:27
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:27
        |vpiRefEndColumnNo:18
    |vpiName:CTRL_RESET
    |vpiFullName:work@top.CTRL_RESET
  |vpiParamAssign:
  \_param_assign: , line:29:14, endln:29:20
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
    |vpiRhs:
    \_constant: , line:29:19, endln:29:20
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.v1), line:29:14, endln:29:16
  |vpiParamAssign:
  \_param_assign: , line:30:14, endln:30:20
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
    |vpiRhs:
    \_constant: , line:30:19, endln:30:20
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.v2), line:30:14, endln:30:16
  |vpiParamAssign:
  \_param_assign: , line:32:24, endln:36:5
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
    |vpiRhs:
    \_operation: , line:32:37, endln:36:5
      |vpiOpType:75
      |vpiOperand:
      \_ref_obj: (v1), line:35:5, endln:35:7
        |vpiParent:
        \_operation: , line:32:37, endln:36:5
        |vpiName:v1
      |vpiOperand:
      \_ref_obj: (v2), line:35:9, endln:35:11
        |vpiParent:
        \_operation: , line:32:37, endln:36:5
        |vpiName:v2
    |vpiLhs:
    \_parameter: (work@top.CTRL_RESET), line:32:24, endln:32:34
  |vpiTypedef:
  \_struct_typespec: (struct_ab), line:25:12, endln:25:18
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.v1), line:29:14, endln:29:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@top.v1), line:29:14, endln:29:16
    |vpiName:v1
    |vpiFullName:work@top.v1
  |vpiParameter:
  \_parameter: (work@top.v2), line:30:14, endln:30:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@top.v2), line:30:14, endln:30:16
    |vpiName:v2
    |vpiFullName:work@top.v2
  |vpiParameter:
  \_parameter: (work@top.CTRL_RESET), line:32:24, endln:32:34
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
    |vpiTypespec:
    \_struct_typespec: (struct_ab), line:25:12, endln:25:18
      |vpiParent:
      \_parameter: (work@top.CTRL_RESET), line:32:24, endln:32:34
      |vpiName:struct_ab
      |vpiInstance:
      \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (a), line:26:19, endln:26:20
        |vpiParent:
        \_struct_typespec: (struct_ab), line:25:12, endln:25:18
        |vpiName:a
        |vpiTypespec:
        \_logic_typespec: , line:26:7, endln:26:18
          |vpiParent:
          \_typespec_member: (a), line:26:19, endln:26:20
          |vpiRange:
          \_range: , line:26:13, endln:26:18
            |vpiParent:
            \_logic_typespec: , line:26:7, endln:26:18
            |vpiLeftRange:
            \_constant: , line:26:14, endln:26:15
              |vpiParent:
              \_range: , line:26:13, endln:26:18
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:26:16, endln:26:17
              |vpiParent:
              \_range: , line:26:13, endln:26:18
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:26
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:26
        |vpiRefEndColumnNo:18
      |vpiTypespecMember:
      \_typespec_member: (b), line:27:19, endln:27:20
        |vpiParent:
        \_struct_typespec: (struct_ab), line:25:12, endln:25:18
        |vpiName:b
        |vpiTypespec:
        \_logic_typespec: , line:27:7, endln:27:18
          |vpiParent:
          \_typespec_member: (b), line:27:19, endln:27:20
          |vpiRange:
          \_range: , line:27:13, endln:27:18
            |vpiParent:
            \_logic_typespec: , line:27:7, endln:27:18
            |vpiLeftRange:
            \_constant: , line:27:14, endln:27:15
              |vpiParent:
              \_range: , line:27:13, endln:27:18
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:27:16, endln:27:17
              |vpiParent:
              \_range: , line:27:13, endln:27:18
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:27
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:27
        |vpiRefEndColumnNo:18
    |vpiName:CTRL_RESET
    |vpiFullName:work@top.CTRL_RESET
  |vpiParamAssign:
  \_param_assign: , line:29:14, endln:29:20
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
    |vpiRhs:
    \_constant: , line:29:19, endln:29:20
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.v1), line:29:14, endln:29:16
  |vpiParamAssign:
  \_param_assign: , line:30:14, endln:30:20
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
    |vpiRhs:
    \_constant: , line:30:19, endln:30:20
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.v2), line:30:14, endln:30:16
  |vpiParamAssign:
  \_param_assign: , line:32:24, endln:36:5
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
    |vpiRhs:
    \_operation: , line:32:37, endln:36:5
      |vpiParent:
      \_param_assign: , line:32:24, endln:36:5
      |vpiTypespec:
      \_struct_typespec: (struct_ab), line:25:12, endln:25:18
        |vpiParent:
        \_operation: , line:32:37, endln:36:5
        |vpiName:struct_ab
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (a), line:26:19, endln:26:20
          |vpiParent:
          \_struct_typespec: (struct_ab), line:25:12, endln:25:18
          |vpiName:a
          |vpiTypespec:
          \_logic_typespec: , line:26:7, endln:26:18
            |vpiParent:
            \_typespec_member: (a), line:26:19, endln:26:20
            |vpiRange:
            \_range: , line:26:13, endln:26:18
              |vpiParent:
              \_logic_typespec: , line:26:7, endln:26:18
              |vpiLeftRange:
              \_constant: , line:26:14, endln:26:15
                |vpiParent:
                \_range: , line:26:13, endln:26:18
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:26:16, endln:26:17
                |vpiParent:
                \_range: , line:26:13, endln:26:18
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:26
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:26
          |vpiRefEndColumnNo:18
        |vpiTypespecMember:
        \_typespec_member: (b), line:27:19, endln:27:20
          |vpiParent:
          \_struct_typespec: (struct_ab), line:25:12, endln:25:18
          |vpiName:b
          |vpiTypespec:
          \_logic_typespec: , line:27:7, endln:27:18
            |vpiParent:
            \_typespec_member: (b), line:27:19, endln:27:20
            |vpiRange:
            \_range: , line:27:13, endln:27:18
              |vpiParent:
              \_logic_typespec: , line:27:7, endln:27:18
              |vpiLeftRange:
              \_constant: , line:27:14, endln:27:15
                |vpiParent:
                \_range: , line:27:13, endln:27:18
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:27:16, endln:27:17
                |vpiParent:
                \_range: , line:27:13, endln:27:18
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:27
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:27
          |vpiRefEndColumnNo:18
      |vpiOpType:75
      |vpiOperand:
      \_ref_obj: (work@top.v1), line:35:5, endln:35:7
        |vpiParent:
        \_operation: , line:32:37, endln:36:5
        |vpiName:v1
        |vpiFullName:work@top.v1
        |vpiActual:
        \_constant: , line:29:19, endln:29:20
      |vpiOperand:
      \_ref_obj: (work@top.v2), line:35:9, endln:35:11
        |vpiParent:
        \_operation: , line:32:37, endln:36:5
        |vpiName:v2
        |vpiFullName:work@top.v2
        |vpiActual:
        \_constant: , line:30:19, endln:30:20
    |vpiLhs:
    \_parameter: (work@top.CTRL_RESET), line:32:24, endln:32:34
  |vpiTypedef:
  \_struct_typespec: (struct_ab), line:25:12, endln:25:18
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed), file:dut.sv, line:38:4, endln:40:28
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
    |vpiName:u_ctrl_reg_shadowed
    |vpiFullName:work@top.u_ctrl_reg_shadowed
    |vpiParameter:
    \_parameter: (work@top.u_ctrl_reg_shadowed.RESVAL), line:13:24, endln:13:30
      |vpiParent:
      \_module: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed), file:dut.sv, line:38:4, endln:40:28
      |vpiTypespec:
      \_struct_typespec: (struct_ab), line:8:12, endln:8:18
        |vpiParent:
        \_parameter: (work@top.u_ctrl_reg_shadowed.RESVAL), line:13:24, endln:13:30
        |vpiName:struct_ab
        |vpiInstance:
        \_module: work@prim_subreg_shadow (work@prim_subreg_shadow), file:dut.sv, line:7:1, endln:22:10
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (a), line:9:19, endln:9:20
          |vpiParent:
          \_struct_typespec: (struct_ab), line:8:12, endln:8:18
          |vpiName:a
          |vpiTypespec:
          \_logic_typespec: , line:9:7, endln:9:18
            |vpiParent:
            \_typespec_member: (a), line:9:19, endln:9:20
            |vpiRange:
            \_range: , line:9:13, endln:9:18
              |vpiParent:
              \_logic_typespec: , line:9:7, endln:9:18
              |vpiLeftRange:
              \_constant: , line:9:14, endln:9:15
                |vpiParent:
                \_range: , line:9:13, endln:9:18
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:9:16, endln:9:17
                |vpiParent:
                \_range: , line:9:13, endln:9:18
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:9
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:9
          |vpiRefEndColumnNo:18
        |vpiTypespecMember:
        \_typespec_member: (b), line:10:19, endln:10:20
          |vpiParent:
          \_struct_typespec: (struct_ab), line:8:12, endln:8:18
          |vpiName:b
          |vpiTypespec:
          \_logic_typespec: , line:10:7, endln:10:18
            |vpiParent:
            \_typespec_member: (b), line:10:19, endln:10:20
            |vpiRange:
            \_range: , line:10:13, endln:10:18
              |vpiParent:
              \_logic_typespec: , line:10:7, endln:10:18
              |vpiLeftRange:
              \_constant: , line:10:14, endln:10:15
                |vpiParent:
                \_range: , line:10:13, endln:10:18
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:10:16, endln:10:17
                |vpiParent:
                \_range: , line:10:13, endln:10:18
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:10
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:10
          |vpiRefEndColumnNo:18
      |vpiName:RESVAL
      |vpiFullName:work@top.u_ctrl_reg_shadowed.RESVAL
    |vpiParamAssign:
    \_param_assign: , line:13:24, endln:16:5
      |vpiParent:
      \_module: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed), file:dut.sv, line:38:4, endln:40:28
      |vpiOverriden:1
      |vpiRhs:
      \_operation: , line:39:15, endln:39:25
        |vpiParent:
        \_param_assign: , line:13:24, endln:16:5
        |vpiTypespec:
        \_struct_typespec: (struct_ab), line:25:12, endln:25:18
          |vpiParent:
          \_operation: , line:39:15, endln:39:25
          |vpiName:struct_ab
          |vpiPacked:1
          |vpiTypespecMember:
          \_typespec_member: (a), line:26:19, endln:26:20
            |vpiParent:
            \_struct_typespec: (struct_ab), line:25:12, endln:25:18
            |vpiName:a
            |vpiTypespec:
            \_logic_typespec: , line:26:7, endln:26:18
              |vpiParent:
              \_typespec_member: (a), line:26:19, endln:26:20
              |vpiRange:
              \_range: , line:26:13, endln:26:18
                |vpiParent:
                \_logic_typespec: , line:26:7, endln:26:18
                |vpiLeftRange:
                \_constant: , line:26:14, endln:26:15
                  |vpiParent:
                  \_range: , line:26:13, endln:26:18
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:26:16, endln:26:17
                  |vpiParent:
                  \_range: , line:26:13, endln:26:18
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiRefFile:dut.sv
            |vpiRefLineNo:26
            |vpiRefColumnNo:7
            |vpiRefEndLineNo:26
            |vpiRefEndColumnNo:18
          |vpiTypespecMember:
          \_typespec_member: (b), line:27:19, endln:27:20
            |vpiParent:
            \_struct_typespec: (struct_ab), line:25:12, endln:25:18
            |vpiName:b
            |vpiTypespec:
            \_logic_typespec: , line:27:7, endln:27:18
              |vpiParent:
              \_typespec_member: (b), line:27:19, endln:27:20
              |vpiRange:
              \_range: , line:27:13, endln:27:18
                |vpiParent:
                \_logic_typespec: , line:27:7, endln:27:18
                |vpiLeftRange:
                \_constant: , line:27:14, endln:27:15
                  |vpiParent:
                  \_range: , line:27:13, endln:27:18
                  |vpiDecompile:2
                  |vpiSize:64
                  |UINT:2
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:27:16, endln:27:17
                  |vpiParent:
                  \_range: , line:27:13, endln:27:18
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiRefFile:dut.sv
            |vpiRefLineNo:27
            |vpiRefColumnNo:7
            |vpiRefEndLineNo:27
            |vpiRefEndColumnNo:18
        |vpiOpType:75
        |vpiOperand:
        \_ref_obj: (work@top.u_ctrl_reg_shadowed.v1), line:35:5, endln:35:7
          |vpiParent:
          \_operation: , line:39:15, endln:39:25
          |vpiName:v1
          |vpiFullName:work@top.u_ctrl_reg_shadowed.v1
          |vpiActual:
          \_constant: , line:29:19, endln:29:20
        |vpiOperand:
        \_ref_obj: (work@top.u_ctrl_reg_shadowed.v2), line:35:9, endln:35:11
          |vpiParent:
          \_operation: , line:39:15, endln:39:25
          |vpiName:v2
          |vpiFullName:work@top.u_ctrl_reg_shadowed.v2
          |vpiActual:
          \_constant: , line:30:19, endln:30:20
      |vpiLhs:
      \_parameter: (work@top.u_ctrl_reg_shadowed.RESVAL), line:13:24, endln:13:30
    |vpiTypedef:
    \_struct_typespec: (struct_ab), line:8:12, endln:8:18
    |vpiDefName:work@prim_subreg_shadow
    |vpiDefFile:dut.sv
    |vpiDefLineNo:7
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:41:10
    |vpiModule:
    \_module: work@prim_subreg (work@top.u_ctrl_reg_shadowed.staged_reg), file:dut.sv, line:18:4, endln:20:19
      |vpiParent:
      \_module: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed), file:dut.sv, line:38:4, endln:40:28
      |vpiName:staged_reg
      |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg
      |vpiVariables:
      \_int_var: (work@top.u_ctrl_reg_shadowed.staged_reg.a), line:4:8, endln:4:24
        |vpiParent:
        \_module: work@prim_subreg (work@top.u_ctrl_reg_shadowed.staged_reg), file:dut.sv, line:18:4, endln:20:19
        |vpiTypespec:
        \_int_typespec: , line:4:4, endln:4:7
          |vpiSigned:1
        |vpiName:a
        |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg.a
        |vpiVisibility:1
        |vpiExpr:
        \_operation: , line:4:12, endln:4:24
          |vpiTypespec:
          \_int_typespec: , line:4:12, endln:4:15
            |vpiSigned:1
          |vpiOpType:67
          |vpiOperand:
          \_ref_obj: (RESVAL), line:4:17, endln:4:23
            |vpiParent:
            \_operation: , line:4:12, endln:4:24
            |vpiName:RESVAL
            |vpiActual:
            \_operation: , line:19:15, endln:19:21
              |vpiParent:
              \_param_assign: , line:3:26, endln:3:37
              |vpiTypespec:
              \_struct_typespec: (struct_ab), line:25:12, endln:25:18
                |vpiParent:
                \_operation: , line:19:15, endln:19:21
                |vpiName:struct_ab
                |vpiPacked:1
                |vpiTypespecMember:
                \_typespec_member: (a), line:26:19, endln:26:20
                  |vpiParent:
                  \_struct_typespec: (struct_ab), line:25:12, endln:25:18
                  |vpiName:a
                  |vpiTypespec:
                  \_logic_typespec: , line:26:7, endln:26:18
                    |vpiParent:
                    \_typespec_member: (a), line:26:19, endln:26:20
                    |vpiRange:
                    \_range: , line:26:13, endln:26:18
                      |vpiParent:
                      \_logic_typespec: , line:26:7, endln:26:18
                      |vpiLeftRange:
                      \_constant: , line:26:14, endln:26:15
                        |vpiParent:
                        \_range: , line:26:13, endln:26:18
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                      |vpiRightRange:
                      \_constant: , line:26:16, endln:26:17
                        |vpiParent:
                        \_range: , line:26:13, endln:26:18
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiConstType:9
                  |vpiRefFile:dut.sv
                  |vpiRefLineNo:26
                  |vpiRefColumnNo:7
                  |vpiRefEndLineNo:26
                  |vpiRefEndColumnNo:18
                |vpiTypespecMember:
                \_typespec_member: (b), line:27:19, endln:27:20
                  |vpiParent:
                  \_struct_typespec: (struct_ab), line:25:12, endln:25:18
                  |vpiName:b
                  |vpiTypespec:
                  \_logic_typespec: , line:27:7, endln:27:18
                    |vpiParent:
                    \_typespec_member: (b), line:27:19, endln:27:20
                    |vpiRange:
                    \_range: , line:27:13, endln:27:18
                      |vpiParent:
                      \_logic_typespec: , line:27:7, endln:27:18
                      |vpiLeftRange:
                      \_constant: , line:27:14, endln:27:15
                        |vpiParent:
                        \_range: , line:27:13, endln:27:18
                        |vpiDecompile:2
                        |vpiSize:64
                        |UINT:2
                        |vpiConstType:9
                      |vpiRightRange:
                      \_constant: , line:27:16, endln:27:17
                        |vpiParent:
                        \_range: , line:27:13, endln:27:18
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiConstType:9
                  |vpiRefFile:dut.sv
                  |vpiRefLineNo:27
                  |vpiRefColumnNo:7
                  |vpiRefEndLineNo:27
                  |vpiRefEndColumnNo:18
              |vpiOpType:75
              |vpiReordered:1
              |vpiOperand:
              \_ref_obj: (work@top.u_ctrl_reg_shadowed.staged_reg.v2), line:35:9, endln:35:11
                |vpiParent:
                \_operation: , line:19:15, endln:19:21
                |vpiName:v2
                |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg.v2
                |vpiActual:
                \_constant: , line:30:19, endln:30:20
              |vpiOperand:
              \_ref_obj: (work@top.u_ctrl_reg_shadowed.staged_reg.v1), line:35:5, endln:35:7
                |vpiParent:
                \_operation: , line:19:15, endln:19:21
                |vpiName:v1
                |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg.v1
                |vpiActual:
                \_constant: , line:29:19, endln:29:20
      |vpiParameter:
      \_parameter: (work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL), line:3:26, endln:3:32
        |vpiParent:
        \_module: work@prim_subreg (work@top.u_ctrl_reg_shadowed.staged_reg), file:dut.sv, line:18:4, endln:20:19
        |BIN:0
        |vpiTypespec:
        \_logic_typespec: , line:3:14, endln:3:25
          |vpiParent:
          \_parameter: (work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL), line:3:26, endln:3:32
          |vpiRange:
          \_range: , line:3:20, endln:3:25
            |vpiParent:
            \_logic_typespec: , line:3:14, endln:3:25
            |vpiLeftRange:
            \_constant: , line:3:21, endln:3:22
              |vpiParent:
              \_range: , line:3:20, endln:3:25
              |vpiDecompile:4
              |vpiSize:64
              |UINT:4
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:3:23, endln:3:24
              |vpiParent:
              \_range: , line:3:20, endln:3:25
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:RESVAL
        |vpiFullName:work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL
      |vpiParamAssign:
      \_param_assign: , line:3:26, endln:3:37
        |vpiParent:
        \_module: work@prim_subreg (work@top.u_ctrl_reg_shadowed.staged_reg), file:dut.sv, line:18:4, endln:20:19
        |vpiOverriden:1
        |vpiRhs:
        \_operation: , line:19:15, endln:19:21
        |vpiLhs:
        \_parameter: (work@top.u_ctrl_reg_shadowed.staged_reg.RESVAL), line:3:26, endln:3:32
      |vpiDefName:work@prim_subreg
      |vpiDefFile:dut.sv
      |vpiDefLineNo:2
      |vpiInstance:
      \_module: work@prim_subreg_shadow (work@top.u_ctrl_reg_shadowed), file:dut.sv, line:38:4, endln:40:28
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamOverloading/dut.sv | ${SURELOG_DIR}/build/regression/ParamOverloading/roundtrip/dut_000.sv | 10 | 41 | 

