Coverage Report by instance with details

=================================================================================
=== Instance: /Top_FIFO/Interface_Handle
=== Design Unit: work.Interface_FIFO
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        142       142         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /Top_FIFO/Interface_Handle --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      bus_in[31-0]           1           1      100.00 
                                     bus_out[31-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                             valid           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         71 
Toggled Node Count   =         71 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (142 of 142 bins)

=================================================================================
=== Instance: /Top_FIFO/DUT/FIFO_SVA_Bind
=== Design Unit: work.FIFO_SVA
=================================================================================

Assertion Coverage:
    Assertions                       2         2         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/Top_FIFO/DUT/FIFO_SVA_Bind/assert__read_valid_property
                     ../Assertions/SVA.sv(45)           0          1
/Top_FIFO/DUT/FIFO_SVA_Bind/assert__reset_property
                     ../Assertions/SVA.sv(44)           0          1

Directive Coverage:
    Directives                       2         2         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/Top_FIFO/DUT/FIFO_SVA_Bind/cover__read_valid_property 
                                         FIFO_SVA Verilog  SVA  ../Assertions/SVA.sv(48)
                                                                              4090 Covered   
/Top_FIFO/DUT/FIFO_SVA_Bind/cover__reset_property 
                                         FIFO_SVA Verilog  SVA  ../Assertions/SVA.sv(47)
                                                                               205 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /Top_FIFO/DUT/FIFO_SVA_Bind --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Assertions/SVA.sv
    2                                                module FIFO_SVA(Interface_FIFO.DUT Interface_Handle);
    3                                                
    4                                                
    5                                                logic [BUS_WIDTH-1:0] bus_in,bus_out;
    6                                                assign clk = Interface_Handle.CLK;
    7                                                assign rst_n = Interface_Handle.rst_n;
    8               1                      10002     assign bus_in = Interface_Handle.bus_in;
    9                                                assign wr_en = Interface_Handle.wr_en;
    10                                               assign rd_en =  Interface_Handle.rd_en;
    11              1                       6561     assign bus_out = Interface_Handle.bus_out;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        142       142         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /Top_FIFO/DUT/FIFO_SVA_Bind --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      bus_in[31-0]           1           1      100.00 
                                     bus_out[31-0]           1           1      100.00 
                                               clk           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                             valid           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         71 
Toggled Node Count   =         71 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (142 of 142 bins)

=================================================================================
=== Instance: /Top_FIFO/DUT
=== Design Unit: work.FIFO
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        17        17         0   100.00%

================================Branch Details================================

Branch Coverage for instance /Top_FIFO/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Dut/Sync_Buffer.sv
------------------------------------IF Branch------------------------------------
    29                                      5086     Count coming in to IF
    29              1                         14     assign full = (count == BUFFER_DEPTH)? 1 : 0;
    29              2                       5072     assign full = (count == BUFFER_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    30                                      5086     Count coming in to IF
    30              1                        683     assign empty = (count == 0)? 1 : 0;
    30              2                       4403     assign empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    33                                      8984     Count coming in to IF
    33              1                        408     	if (!rst_n) begin
    36              1                       8576     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                      8576     Count coming in to IF
    37              1                       2486     		if	( ({wr_en, rd_en} == 2'b10) && !full) 
    39              1                          6     		else if(({wr_en, rd_en} == 2'b11) && full) 
    41              1                       2087     		else if ( ({wr_en, rd_en} == 2'b01) && !empty)
    43              1                        330     	    else if(({wr_en, rd_en} == 2'b11) && empty)
                                            3667     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                     10204     Count coming in to IF
    50              1                        408         if(!rst_n)
    59              1                       4901         else if(wr_en && !full)
                                            4895     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                      9379     Count coming in to IF
    68              1                        408         if(!rst_n)
    74              1                       4178         else if  (rd_en && !empty)
    80              1                       4793         else
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      18        18         0   100.00%

================================Condition Details================================

Condition Coverage for instance /Top_FIFO/DUT --

  File ../Dut/Sync_Buffer.sv
----------------Focused Condition View-------------------
Line       29 Item    1  (count == 16)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (count == 16)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 16)_0       -                             
  Row   2:          1  (count == 16)_1       -                             

----------------Focused Condition View-------------------
Line       30 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       37 Item    1  ((~rd_en && wr_en) && ~full)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
        full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               (~full && wr_en)              
  Row   2:          1  rd_en_1               -                             
  Row   3:          1  wr_en_0               ~rd_en                        
  Row   4:          1  wr_en_1               (~full && ~rd_en)             
  Row   5:          1  full_0                (~rd_en && wr_en)             
  Row   6:          1  full_1                (~rd_en && wr_en)             

----------------Focused Condition View-------------------
Line       39 Item    1  ((rd_en && wr_en) && full)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
        full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (full && wr_en)               
  Row   3:          1  wr_en_0               rd_en                         
  Row   4:          1  wr_en_1               (full && rd_en)               
  Row   5:          1  full_0                (rd_en && wr_en)              
  Row   6:          1  full_1                (rd_en && wr_en)              

----------------Focused Condition View-------------------
Line       41 Item    1  ((rd_en && ~wr_en) && ~empty)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
       empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (~empty && ~wr_en)            
  Row   3:          1  wr_en_0               (~empty && rd_en)             
  Row   4:          1  wr_en_1               rd_en                         
  Row   5:          1  empty_0               (rd_en && ~wr_en)             
  Row   6:          1  empty_1               (rd_en && ~wr_en)             

----------------Focused Condition View-------------------
Line       43 Item    1  ((rd_en && wr_en) && empty)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
       empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (empty && wr_en)              
  Row   3:          1  wr_en_0               rd_en                         
  Row   4:          1  wr_en_1               (empty && rd_en)              
  Row   5:          1  empty_0               (rd_en && wr_en)              
  Row   6:          1  empty_1               (rd_en && wr_en)              

----------------Focused Condition View-------------------
Line       59 Item    1  (wr_en && ~full)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       wr_en         Y
        full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  wr_en_0               -                             
  Row   2:          1  wr_en_1               ~full                         
  Row   3:          1  full_0                wr_en                         
  Row   4:          1  full_1                wr_en                         

----------------Focused Condition View-------------------
Line       74 Item    1  (rd_en && ~empty)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               ~empty                        
  Row   3:          1  empty_0               rd_en                         
  Row   4:          1  empty_1               rd_en                         


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      29        29         0   100.00%

================================Statement Details================================

Statement Coverage for instance /Top_FIFO/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Dut/Sync_Buffer.sv
    2                                                module FIFO (Interface_FIFO.DUT Interface_Handle);
    3                                                    logic clk;
    4                                                    logic rst_n;
    5                                                    logic [BUS_WIDTH-1:0] bus_in;
    6                                                    logic wr_en;
    7                                                    logic rd_en;
    8                                                    logic [BUS_WIDTH-1:0] bus_out;
    9                                                    logic valid;
    10                                                   logic empty;
    11                                                   logic full;
    12                                               
    13              1                      20003     assign clk = Interface_Handle.CLK;
    14              1                        407     assign rst_n = Interface_Handle.rst_n;
    15              1                      10002     assign bus_in = Interface_Handle.bus_in;
    16              1                       5014     assign wr_en = Interface_Handle.wr_en;
    17              1                       4980     assign rd_en = Interface_Handle.rd_en;
    18                                               assign Interface_Handle.full = full;
    19                                               assign Interface_Handle.empty = empty;
    20                                               assign Interface_Handle.bus_out = bus_out;
    21                                               assign Interface_Handle.valid = valid;
    22                                               
    23                                               logic [BUS_WIDTH-1:0] buffer_mem [BUFFER_DEPTH-1:0];
    24                                               
    25                                               logic [$clog2(BUFFER_DEPTH)-1:0] wr_ptr;
    26                                               logic [$clog2(BUFFER_DEPTH)-1:0] rd_ptr;
    27                                               logic [$clog2(BUFFER_DEPTH):0] count;
    28                                               
    29              1                       5087     assign full = (count == BUFFER_DEPTH)? 1 : 0;
    30              1                       5087     assign empty = (count == 0)? 1 : 0;
    31                                               
    32              1                       8984     always @(posedge clk or negedge rst_n) begin
    33                                               	if (!rst_n) begin
    34              1                        408     		count <= 0;
    35                                               	end
    36                                               	else begin
    37                                               		if	( ({wr_en, rd_en} == 2'b10) && !full) 
    38              1                       2486     			count <= count + 1;
    39                                               		else if(({wr_en, rd_en} == 2'b11) && full) 
    40              1                          6     			count <= count - 1;		
    41                                               		else if ( ({wr_en, rd_en} == 2'b01) && !empty)
    42              1                       2087     			count <= count - 1;
    43                                               	    else if(({wr_en, rd_en} == 2'b11) && empty)
    44              1                        330     			count <= count + 1; 	
    45                                               	end
    46                                               end
    47                                               // Write Operation in Buffer Memory
    48              1                      10204     always_ff @(posedge clk or negedge rst_n)
    49                                               begin
    50                                                   if(!rst_n)
    51                                                   begin
    52              1                        408             wr_ptr <=0;
    53                                                       // Reset The Buffer
    54              1                        408             for (int i = 0; i<= BUFFER_DEPTH-1; i++)
    54              2                       6528     
    55                                                       begin
    56              1                       6528                 buffer_mem[i] <=0;
    57                                                       end
    58                                                   end
    59                                                   else if(wr_en && !full)
    60                                                   begin
    61              1                       4901             buffer_mem [wr_ptr] <= bus_in;
    62              1                       4901             wr_ptr <= wr_ptr + 'b1;
    63                                                   end
    64                                               end
    65                                               // Read Operation  from Buffer Memory
    66              1                       9379     always_ff @(posedge clk or negedge rst_n)
    67                                               begin
    68                                                   if(!rst_n)
    69                                                   begin
    70              1                        408             rd_ptr  <= 0;
    71              1                        408             valid <=0;
    72              1                        408             bus_out <= 0;
    73                                                   end
    74                                                   else if  (rd_en && !empty)
    75                                                   begin
    76              1                       4178             bus_out <= buffer_mem [rd_ptr];
    77              1                       4178             valid<= 1'b1;
    78              1                       4178             rd_ptr <= rd_ptr + 'b1;
    79                                                   end
    80                                                   else
    81                                                   begin
    82              1                       4793             bus_out <= 0;
    83              1                       4793             valid   <= 1'b0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        168       168         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /Top_FIFO/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      bus_in[31-0]           1           1      100.00 
                                     bus_out[31-0]           1           1      100.00 
                                               clk           1           1      100.00 
                                        count[4-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                             rd_en           1           1      100.00 
                                       rd_ptr[3-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                             valid           1           1      100.00 
                                             wr_en           1           1      100.00 
                                       wr_ptr[3-0]           1           1      100.00 

Total Node Count     =         84 
Toggled Node Count   =         84 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (168 of 168 bins)

=================================================================================
=== Instance: /Top_FIFO
=== Design Unit: work.Top_FIFO
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for instance /Top_FIFO --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Top/Top.sv
    4                                                module Top_FIFO();
    5                                                bit CLK;
    6                                                //CLOCK GENERATION
    7                                                initial
    8                                                begin
    9               1                          1     CLK = 0;
    10              1                          1     forever
    11              1                      20003     #5 CLK = ~CLK;
    11              2                      20002     
    12                                               end
    13                                               Interface_FIFO Interface_Handle (CLK);
    14                                               FIFO DUT (Interface_Handle);
    15                                               bind FIFO FIFO_SVA  FIFO_SVA_Bind (.Interface_Handle(Interface_Handle));
    16                                               initial
    17                                               begin
    18              1                          1     uvm_config_db#(virtual Interface_FIFO)::set(null,"uvm_test_top","FIFO_IF",Interface_Handle);
    19              1                          1     run_test("FIFO_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /Top_FIFO --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /FIFO_item_pkg
=== Design Unit: work.FIFO_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Sequence_Item/Sequence_Item.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***         `uvm_object_utils(FIFO_SequenceItem)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***         `uvm_object_utils(FIFO_SequenceItem)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***         `uvm_object_utils(FIFO_SequenceItem)
    6               4                    ***0***         `uvm_object_utils(FIFO_SequenceItem)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***         `uvm_object_utils(FIFO_SequenceItem)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***         `uvm_object_utils(FIFO_SequenceItem)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_item_pkg --

  File ../Sequence_Item/Sequence_Item.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      12         1        11     8.33%

================================Statement Details================================

Statement Coverage for instance /FIFO_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Sequence_Item/Sequence_Item.sv
    1                                                package FIFO_item_pkg;
    2                                                import shared_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                class FIFO_SequenceItem extends uvm_sequence_item;
    6               1                    ***0***         `uvm_object_utils(FIFO_SequenceItem)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                      10001     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                    //Defining the Fields of the Sequence Item
    8                                                // Part A
    9                                                rand bit rst_n;
    10                                               rand bit[BUS_WIDTH-1:0] bus_in;
    11                                               rand bit wr_en;
    12                                               rand bit rd_en;
    13                                               
    14                                               logic [BUS_WIDTH-1:0] bus_out;
    15                                               logic valid;
    16                                               logic empty;
    17                                               logic full;
    18                                               
    19                                               constraint Block_1_RESET
    20                                               {
    21                                               //98% RESET is Deactivated , 2% Activated
    22                                                rst_n dist {1:=98 , 0:=2};
    23                                               }
    24                                               // Print each Input Stimulus
    25                                               function string convert2string();
    26              1                    ***0***     return $sformatf("%s reset = 0b%b , bus_in = 0b%b , wr_en = 0b%b , rd_en =0b%b , bus_out = 0b%b , valid =0b%b , empty =0b%b , full =0b%b",super.convert2string(),rst_n,bus_in,wr_en,rd_en,bus_out,valid,empty,full);
    27                                               endfunction
    28                                               function string convert2string_stimulus();
    29              1                    ***0***     return $sformatf("%s reset = 0b%b , bus_in = 0b%b , wr_en = 0b%b , rd_en =0b%b",super.convert2string(),rst_n,bus_in,wr_en,rd_en);


=================================================================================
=== Instance: /FIFO_monitor_pkg
=== Design Unit: work.FIFO_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Monitor/Monitor.sv
------------------------------------IF Branch------------------------------------
    37                                     10001     Count coming in to IF
    37              1                    ***0***     `uvm_info("RUN_PHASE",FIFO_seq_item.convert2string(),UVM_HIGH)
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      20        16         4    80.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Monitor/Monitor.sv
    1                                                package FIFO_monitor_pkg;
    2                                                import FIFO_item_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class FIFO_monitor extends uvm_monitor;
    7               1                    ***0***     `uvm_component_utils(FIFO_monitor)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                virtual Interface_FIFO FIFO_monitor_vif;
    9                                                FIFO_SequenceItem FIFO_seq_item;
    10                                               
    11                                               uvm_analysis_port #(FIFO_SequenceItem) mon_ap;
    12                                               
    13                                               function new(string name = "FIFO_Monitor",uvm_component parent = null);
    14              1                          1     super.new(name,parent);
    15                                               endfunction
    16                                               
    17                                               function void build_phase(uvm_phase phase);
    18              1                          1     super.build_phase(phase);
    19              1                          1     mon_ap = new("mon_ap",this);
    20                                               endfunction
    21                                               task run_phase(uvm_phase phase);
    22              1                          1     super.run_phase(phase);
    23              1                          1     forever 
    24                                               begin
    25              1                      10002     FIFO_seq_item = FIFO_SequenceItem::type_id::create("FIFO_seq_item");
    26              1                      10002     @(negedge FIFO_monitor_vif.CLK);
    27                                               
    28              1                      10001     FIFO_seq_item.rst_n = FIFO_monitor_vif.rst_n;
    29              1                      10001     FIFO_seq_item.wr_en =  FIFO_monitor_vif.wr_en;
    30              1                      10001     FIFO_seq_item.rd_en = FIFO_monitor_vif.rd_en;
    31              1                      10001     FIFO_seq_item.bus_in = FIFO_monitor_vif.bus_in;
    32              1                      10001     FIFO_seq_item.empty = FIFO_monitor_vif.empty;
    33              1                      10001     FIFO_seq_item.full = FIFO_monitor_vif.full;
    34              1                      10001     FIFO_seq_item.bus_out = FIFO_monitor_vif.bus_out;
    35              1                      10001     FIFO_seq_item.valid = FIFO_monitor_vif.valid;
    36              1                      10001     mon_ap.write(FIFO_seq_item);
    37              1                    ***0***     `uvm_info("RUN_PHASE",FIFO_seq_item.convert2string(),UVM_HIGH)


=================================================================================
=== Instance: /FIFO_config_pkg
=== Design Unit: work.FIFO_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Configuration/Config.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     `uvm_object_utils(FIFO_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***     `uvm_object_utils(FIFO_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     `uvm_object_utils(FIFO_config_obj)
    5               4                    ***0***     `uvm_object_utils(FIFO_config_obj)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***     `uvm_object_utils(FIFO_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     `uvm_object_utils(FIFO_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_config_pkg --

  File ../Configuration/Config.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /FIFO_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Configuration/Config.sv
    1                                                package FIFO_config_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                class FIFO_config_obj extends uvm_object;
    5               1                    ***0***     `uvm_object_utils(FIFO_config_obj)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                
    7                                                virtual Interface_FIFO FIFO_vif;
    8                                                
    9                                                function new(string name ="FIFO_config");
    10              1                          1     super.new(name);


=================================================================================
=== Instance: /FIFO_driver_pkg
=== Design Unit: work.FIFO_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         3         7    30.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Driver/Driver.sv
------------------------------------IF Branch------------------------------------
    19                                         1     Count coming in to IF
    19              1                    ***0***     if(!uvm_config_db #(virtual Interface_FIFO)::get(this,"","FIFO_IF_comps",FIFO_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***         `uvm_fatal("Build_phase","Failed to get ALU_IF configuration")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    22                                         1     Count coming in to IF
    22              1                    ***0***     if (!uvm_config_db #(FIFO_config_obj)::get(this, "", "CFG", FIFO_cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              1                    ***0***         `uvm_fatal("DRIVER/CONFIG_NOT_SET", "Configuration object not set correctly in FIFO_driver.")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    46                                     10001     Count coming in to IF
    46              1                    ***0***     `uvm_info("Run_Phase",stim_seq_item.convert2string_stimulus(),UVM_HIGH)
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        15         6    71.42%

================================Statement Details================================

Statement Coverage for instance /FIFO_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Driver/Driver.sv
    1                                                package FIFO_driver_pkg;
    2                                                import FIFO_item_pkg::*;
    3                                                import FIFO_config_pkg::*;
    4                                                import shared_pkg::*;
    5                                                import uvm_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                class FIFO_driver extends uvm_driver #(FIFO_SequenceItem);
    8               1                    ***0***     `uvm_component_utils(FIFO_driver)
    8               2                    ***0***     
    8               3                    ***0***     
    9                                                virtual Interface_FIFO FIFO_vif;
    10                                               FIFO_SequenceItem stim_seq_item;
    11                                               FIFO_config_obj FIFO_cfg;
    12                                               
    13                                               function new(string name = "FIFO_driver", uvm_component parent = null); 
    14              1                          1     super.new(name,parent);
    15                                               endfunction
    16                                               
    17                                               function void build_phase(uvm_phase phase);
    18              1                          1     super.build_phase(phase);
    19                                               if(!uvm_config_db #(virtual Interface_FIFO)::get(this,"","FIFO_IF_comps",FIFO_vif))
    20              1                    ***0***         `uvm_fatal("Build_phase","Failed to get ALU_IF configuration")
    21                                               
    22                                               if (!uvm_config_db #(FIFO_config_obj)::get(this, "", "CFG", FIFO_cfg))
    23              1                    ***0***         `uvm_fatal("DRIVER/CONFIG_NOT_SET", "Configuration object not set correctly in FIFO_driver.")
    24                                               endfunction
    25                                               
    26                                               function void connect_phase(uvm_phase phase);
    27              1                          1     super.connect_phase(phase);
    28              1                          1     FIFO_vif = FIFO_cfg.FIFO_vif;
    29                                               endfunction
    30                                               
    31                                               task run_phase(uvm_phase phase);
    32              1                          1     super.run_phase(phase);
    33              1                          1     $display("Reached Successfully!!");
    34              1                          1     forever
    35                                               begin
    36              1                      10002     stim_seq_item = FIFO_SequenceItem::type_id::create("stim_seq_item");
    37              1                      10002     seq_item_port.get_next_item(stim_seq_item);
    38                                               
    39              1                      10001     FIFO_vif.rst_n = stim_seq_item.rst_n;
    40              1                      10001     FIFO_vif.bus_in = stim_seq_item.bus_in;
    41              1                      10001     FIFO_vif.rd_en = stim_seq_item.rd_en;
    42              1                      10001     FIFO_vif.wr_en = stim_seq_item.wr_en;
    43                                               
    44              1                      10001     @(negedge FIFO_vif.CLK);
    45              1                      10001     seq_item_port.item_done();
    46              1                    ***0***     `uvm_info("Run_Phase",stim_seq_item.convert2string_stimulus(),UVM_HIGH)


=================================================================================
=== Instance: /FIFO_Sequencer_pkg
=== Design Unit: work.FIFO_Sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         1         3    25.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_Sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Sequencer/Sequencer.sv
    1                                                package FIFO_Sequencer_pkg;
    2                                                import FIFO_item_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                class FIFO_Sequencer extends uvm_sequencer #(FIFO_SequenceItem);
    6               1                    ***0***     `uvm_component_utils(FIFO_Sequencer);
    6               2                    ***0***     
    6               3                    ***0***     
    7                                                
    8                                                function new(string name ="FIFO_Sequencer",uvm_component parent = null);
    9               1                          1     super.new(name,parent);


=================================================================================
=== Instance: /FIFO_agent_pkg
=== Design Unit: work.FIFO_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Agent/Agent.sv
------------------------------------IF Branch------------------------------------
    21                                         1     Count coming in to IF
    21              1                    ***0***     if(!uvm_config_db #(FIFO_config_obj)::get(this,"","CFG",FIFO_cfg))begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    22                                   ***0***     Count coming in to IF
    22              1                    ***0***      `uvm_fatal("Build_Phase","Unable to get configuration Object")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FIFO_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Agent/Agent.sv
    1                                                package FIFO_agent_pkg;
    2                                                import FIFO_item_pkg::*;
    3                                                import FIFO_Sequencer_pkg::*;
    4                                                import FIFO_driver_pkg::*;
    5                                                import FIFO_config_pkg::*;
    6                                                import FIFO_monitor_pkg::*;
    7                                                import uvm_pkg::*;
    8                                                `include "uvm_macros.svh"
    9                                                class FIFO_agent extends uvm_agent;
    10              1                    ***0***     `uvm_component_utils(FIFO_agent)
    10              2                    ***0***     
    10              3                    ***0***     
    11                                               FIFO_Sequencer sqr;
    12                                               FIFO_driver drv;
    13                                               FIFO_monitor mon;
    14                                               FIFO_config_obj FIFO_cfg;
    15                                               uvm_analysis_port #(FIFO_SequenceItem) agt_ap;
    16                                               function new(string name = "FIFO_agent",uvm_component parent = null);
    17              1                          1     super.new(name,parent);
    18                                               endfunction
    19                                               function void build_phase(uvm_phase phase);
    20              1                          1     super.build_phase(phase);
    21                                               if(!uvm_config_db #(FIFO_config_obj)::get(this,"","CFG",FIFO_cfg))begin
    22              1                    ***0***      `uvm_fatal("Build_Phase","Unable to get configuration Object")
    23                                               end
    24              1                          1     sqr = FIFO_Sequencer::type_id::create("sqr",this);
    25              1                          1     drv = FIFO_driver::type_id::create("drv",this);
    26              1                          1     mon = FIFO_monitor::type_id::create("mon",this);
    27              1                          1     agt_ap = new("agt_ap",this);
    28                                               endfunction
    29                                               function void connect_phase(uvm_phase phase);
    30              1                          1     drv.FIFO_vif = FIFO_cfg.FIFO_vif;
    31              1                          1     mon.FIFO_monitor_vif = FIFO_cfg.FIFO_vif;
    32              1                          1     drv.seq_item_port.connect(sqr.seq_item_export);
    33              1                          1     mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /FIFO_scoreboard_pkg
=== Design Unit: work.FIFO_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        18        14    56.25%

================================Branch Details================================

Branch Coverage for instance /FIFO_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Scoreboard/Scoreboard.sv
------------------------------------IF Branch------------------------------------
    47                                     10001     Count coming in to IF
    47              1                    ***0***             if (seq_item_sb.bus_out != bus_out_ref ||
    58              1                      10001             else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              1                    ***0***               `uvm_error("RUN_PHASE",$sformatf("bus_out = 0%h , bus_ref = 0%h",seq_item_sb.bus_out,bus_out_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              1                    ***0***               `uvm_error("RUN_PHASE",$sformatf("valid = 0%b , valid_ref = 0%b",seq_item_sb.valid,valid_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    54                                   ***0***     Count coming in to IF
    54              1                    ***0***               `uvm_error("RUN_PHASE",$sformatf("full = 0%b , full_ref = 0%b",seq_item_sb.full,full_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              1                    ***0***               `uvm_error("RUN_PHASE",$sformatf("empty = 0%b , empty_ref = 0%b",seq_item_sb.empty,empty_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    59                                     10001     Count coming in to IF
    59              1                    ***0***               `uvm_info("RUN_PHASE",$sformatf("Correct FIFO_out: %s", seq_item_sb.convert2string()), UVM_HIGH);
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    67                                     10001     Count coming in to IF
    67              1                        205           if (!seq_item_chk.rst_n) begin
    74              1                       9796           else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    77                                      9796     Count coming in to IF
    77              1                       2421             if (seq_item_chk.wr_en && seq_item_chk.rd_en) 
    104             1                       2492             else if (seq_item_chk.wr_en && !seq_item_chk.rd_en) begin
    111             1                       2432             else if (!seq_item_chk.wr_en && seq_item_chk.rd_en) begin
    122             1                       2451             else
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                      2421     Count coming in to IF
    79              1                          6               if(reference_queue.size() == BUFFER_DEPTH)
    84              1                       2085               else if (reference_queue.size() > 0)
    90              1                        330               else if (reference_queue.size() == 0)
    96              1                    ***0***               else
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    105                                     2492     Count coming in to IF
    105             1                       2486               if (reference_queue.size() < BUFFER_DEPTH)
                                               6     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    112                                     2432     Count coming in to IF
    112             1                       2087               if (reference_queue.size() > 0) begin
    116             1                        345               else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    135                                        1     Count coming in to IF
    135             1                          1           if (test_finished == 1) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    136                                        1     Count coming in to IF
    136             1                          1             `uvm_info("REPORT_PHASE", $sformatf("Total Correct Comparisons: %d", correct_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        1     Count coming in to IF
    137             1                          1             `uvm_info("REPORT_PHASE", $sformatf("Total Error Comparisons: %d", error_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         8         7    53.33%

================================Condition Details================================

Condition Coverage for instance /FIFO_scoreboard_pkg --

  File ../Scoreboard/Scoreboard.sv
----------------Focused Condition View-------------------
Line       47 Item    1  ((this.seq_item_sb.bus_out != this.bus_out_ref) || (this.seq_item_sb.valid != this.valid_ref) || (this.seq_item_sb.empty != this.empty_ref) || (this.seq_item_sb.full != this.full_ref))
Condition totals: 0 of 4 input terms covered = 0.00%

                                      Input Term   Covered  Reason for no coverage   Hint
                                     -----------  --------  -----------------------  --------------
  (this.seq_item_sb.bus_out != this.bus_out_ref)         N  '_1' not hit             Hit '_1'
      (this.seq_item_sb.valid != this.valid_ref)         N  '_1' not hit             Hit '_1'
      (this.seq_item_sb.empty != this.empty_ref)         N  '_1' not hit             Hit '_1'
        (this.seq_item_sb.full != this.full_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                        Non-masking condition(s)      
 ---------  ---------  --------------------                              -------------------------     
  Row   1:          1  (this.seq_item_sb.bus_out != this.bus_out_ref)_0  ~((this.seq_item_sb.valid != this.valid_ref) || ((this.seq_item_sb.empty != this.empty_ref) || (this.seq_item_sb.full != this.full_ref)))
  Row   2:    ***0***  (this.seq_item_sb.bus_out != this.bus_out_ref)_1  -                             
  Row   3:          1  (this.seq_item_sb.valid != this.valid_ref)_0      (~(this.seq_item_sb.bus_out != this.bus_out_ref) && ~((this.seq_item_sb.empty != this.empty_ref) || (this.seq_item_sb.full != this.full_ref)))
  Row   4:    ***0***  (this.seq_item_sb.valid != this.valid_ref)_1      ~(this.seq_item_sb.bus_out != this.bus_out_ref)
  Row   5:          1  (this.seq_item_sb.empty != this.empty_ref)_0      (~(this.seq_item_sb.bus_out != this.bus_out_ref) && ~(this.seq_item_sb.valid != this.valid_ref) && ~(this.seq_item_sb.full != this.full_ref))
  Row   6:    ***0***  (this.seq_item_sb.empty != this.empty_ref)_1      (~(this.seq_item_sb.bus_out != this.bus_out_ref) && ~(this.seq_item_sb.valid != this.valid_ref))
  Row   7:          1  (this.seq_item_sb.full != this.full_ref)_0        (~(this.seq_item_sb.bus_out != this.bus_out_ref) && ~(this.seq_item_sb.valid != this.valid_ref) && ~(this.seq_item_sb.empty != this.empty_ref))
  Row   8:    ***0***  (this.seq_item_sb.full != this.full_ref)_1        (~(this.seq_item_sb.bus_out != this.bus_out_ref) && ~(this.seq_item_sb.valid != this.valid_ref) && ~(this.seq_item_sb.empty != this.empty_ref))

----------------Focused Condition View-------------------
Line       77 Item    1  (seq_item_chk.wr_en && seq_item_chk.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  seq_item_chk.wr_en         Y
  seq_item_chk.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  seq_item_chk.wr_en_0  -                             
  Row   2:          1  seq_item_chk.wr_en_1  seq_item_chk.rd_en            
  Row   3:          1  seq_item_chk.rd_en_0  seq_item_chk.wr_en            
  Row   4:          1  seq_item_chk.rd_en_1  seq_item_chk.wr_en            

----------------Focused Condition View-------------------
Line       79 Item    1  (size(this.reference_queue) == 16)
Condition totals: 1 of 1 input term covered = 100.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (size(this.reference_queue) == 16)         Y

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:          1  (size(this.reference_queue) == 16)_0  -                             
  Row   2:          1  (size(this.reference_queue) == 16)_1  -                             

----------------Focused Condition View-------------------
Line       84 Item    1  (size(this.reference_queue) > 0)
Condition totals: 1 of 1 input term covered = 100.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (size(this.reference_queue) > 0)         Y

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          1  (size(this.reference_queue) > 0)_0  -                             
  Row   2:          1  (size(this.reference_queue) > 0)_1  -                             

----------------Focused Condition View-------------------
Line       90 Item    1  (size(this.reference_queue) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (size(this.reference_queue) == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (size(this.reference_queue) == 0)_0  -                             
  Row   2:          1  (size(this.reference_queue) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       104 Item    1  (seq_item_chk.wr_en && ~seq_item_chk.rd_en)
Condition totals: 1 of 2 input terms covered = 50.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  seq_item_chk.wr_en         Y
  seq_item_chk.rd_en         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  seq_item_chk.wr_en_0  -                             
  Row   2:          1  seq_item_chk.wr_en_1  ~seq_item_chk.rd_en           
  Row   3:          1  seq_item_chk.rd_en_0  seq_item_chk.wr_en            
  Row   4:    ***0***  seq_item_chk.rd_en_1  seq_item_chk.wr_en            

----------------Focused Condition View-------------------
Line       105 Item    1  (size(this.reference_queue) < 16)
Condition totals: 1 of 1 input term covered = 100.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (size(this.reference_queue) < 16)         Y

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:          1  (size(this.reference_queue) < 16)_0  -                             
  Row   2:          1  (size(this.reference_queue) < 16)_1  -                             

----------------Focused Condition View-------------------
Line       111 Item    1  (~seq_item_chk.wr_en && seq_item_chk.rd_en)
Condition totals: 1 of 2 input terms covered = 50.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  seq_item_chk.wr_en         N  '_1' not hit             Hit '_1'
  seq_item_chk.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  seq_item_chk.wr_en_0  seq_item_chk.rd_en            
  Row   2:    ***0***  seq_item_chk.wr_en_1  -                             
  Row   3:          1  seq_item_chk.rd_en_0  ~seq_item_chk.wr_en           
  Row   4:          1  seq_item_chk.rd_en_1  ~seq_item_chk.wr_en           

----------------Focused Condition View-------------------
Line       112 Item    1  (size(this.reference_queue) > 0)
Condition totals: 1 of 1 input term covered = 100.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (size(this.reference_queue) > 0)         Y

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          1  (size(this.reference_queue) > 0)_0  -                             
  Row   2:          1  (size(this.reference_queue) > 0)_1  -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         2         0   100.00%

================================Expression Details================================

Expression Coverage for instance /FIFO_scoreboard_pkg --

  File ../Scoreboard/Scoreboard.sv
----------------Focused Expression View-----------------
Line       128 Item    1  (size(this.reference_queue) == 0)
Expression totals: 1 of 1 input term covered = 100.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (size(this.reference_queue) == 0)         Y

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:          1  (size(this.reference_queue) == 0)_0  -                             
  Row   2:          1  (size(this.reference_queue) == 0)_1  -                             

----------------Focused Expression View-----------------
Line       129 Item    1  (size(this.reference_queue) == 16)
Expression totals: 1 of 1 input term covered = 100.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (size(this.reference_queue) == 16)         Y

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:          1  (size(this.reference_queue) == 16)_0  -                             
  Row   2:          1  (size(this.reference_queue) == 16)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      50        39        11    78.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Scoreboard/Scoreboard.sv
    1                                                package FIFO_scoreboard_pkg;
    2                                                  import shared_pkg::*;
    3                                                  import FIFO_item_pkg::*;
    4                                                  import uvm_pkg::*;
    5                                                  `include "uvm_macros.svh"
    6                                                
    7                                                  class FIFO_scoreboard extends uvm_scoreboard;
    8                                                
    9               1                    ***0***         `uvm_component_utils(FIFO_scoreboard)
    9               2                    ***0***     
    9               3                    ***0***     
    10                                               
    11                                                   uvm_analysis_export #(FIFO_SequenceItem) sb_export;
    12                                                   uvm_tlm_analysis_fifo #(FIFO_SequenceItem) sb_FIFO;
    13                                               
    14                                                   FIFO_SequenceItem seq_item_sb;
    15                                               
    16                                                   // Reference model state
    17                                                   logic [BUS_WIDTH-1:0] reference_queue[$];
    18                                                   logic [BUS_WIDTH-1:0] bus_out_ref;
    19                                                   logic valid_ref;
    20                                                   logic empty_ref;
    21                                                   logic full_ref;
    22                                               
    23                                                   function new(string name = "FIFO_scoreboard", uvm_component parent = null);
    24              1                          1           super.new(name, parent);
    25                                                   endfunction
    26                                               
    27                                                   function void build_phase(uvm_phase phase);
    28              1                          1           super.build_phase(phase);
    29              1                          1           sb_export = new("sb_export", this);
    30              1                          1           sb_FIFO   = new("sb_FIFO", this);
    31                                                   endfunction
    32                                               
    33                                                   function void connect_phase(uvm_phase phase);
    34              1                          1           super.connect_phase(phase);
    35              1                          1           sb_export.connect(sb_FIFO.analysis_export);
    36                                                   endfunction
    37                                               
    38                                                   task run_phase(uvm_phase phase);
    39              1                          1           super.run_phase(phase);
    40              1                          1           forever begin
    41              1                      10002             sb_FIFO.get(seq_item_sb);
    42                                               
    43                                                       // update reference model
    44              1                      10001             ref_model(seq_item_sb);
    45                                               
    46                                                       // Compare DUT vs REF
    47                                                       if (seq_item_sb.bus_out != bus_out_ref ||
    48                                                           seq_item_sb.valid   != valid_ref   ||
    49                                                           seq_item_sb.empty   != empty_ref   ||
    50                                                           seq_item_sb.full    != full_ref) begin
    51                                               
    52              1                    ***0***               `uvm_error("RUN_PHASE",$sformatf("bus_out = 0%h , bus_ref = 0%h",seq_item_sb.bus_out,bus_out_ref));
    53              1                    ***0***               `uvm_error("RUN_PHASE",$sformatf("valid = 0%b , valid_ref = 0%b",seq_item_sb.valid,valid_ref));
    54              1                    ***0***               `uvm_error("RUN_PHASE",$sformatf("full = 0%b , full_ref = 0%b",seq_item_sb.full,full_ref));
    55              1                    ***0***               `uvm_error("RUN_PHASE",$sformatf("empty = 0%b , empty_ref = 0%b",seq_item_sb.empty,empty_ref));
    56              1                    ***0***               error_count++;
    57                                                       end
    58                                                       else begin
    59              1                    ***0***               `uvm_info("RUN_PHASE",$sformatf("Correct FIFO_out: %s", seq_item_sb.convert2string()), UVM_HIGH);
    60              1                      10001               correct_count++;
    61                                                       end
    62                                                     end
    63                                                   endtask
    64                                               
    65                                                   // Unified reference model
    66                                                   function void ref_model(FIFO_SequenceItem seq_item_chk);
    67                                                     if (!seq_item_chk.rst_n) begin
    68              1                        205             reference_queue.delete();
    69              1                        205             bus_out_ref = 0;
    70              1                        205             valid_ref   = 0;
    71              1                        205             empty_ref   = 1;
    72              1                        205             full_ref    = 0;
    73                                                     end
    74                                                     else begin
    75              1                       9796             valid_ref = 0; // default
    76                                                       // Read + Write
    77                                                       if (seq_item_chk.wr_en && seq_item_chk.rd_en) 
    78                                                       begin
    79                                                         if(reference_queue.size() == BUFFER_DEPTH)
    80                                                         begin
    81              1                          6                 bus_out_ref = reference_queue.pop_front();
    82              1                          6                 valid_ref   = 1;  
    83                                                         end
    84                                                         else if (reference_queue.size() > 0)
    85                                                         begin
    86              1                       2085                 reference_queue.push_back(seq_item_chk.bus_in);
    87              1                       2085                 bus_out_ref = reference_queue.pop_front();
    88              1                       2085                 valid_ref   = 1;  
    89                                                         end
    90                                                         else if (reference_queue.size() == 0)
    91                                                         begin
    92              1                        330                     reference_queue.push_back(seq_item_chk.bus_in);
    93              1                        330                     bus_out_ref = 0;
    94              1                        330                     valid_ref = 0;
    95                                                         end
    96                                                         else
    97                                                         begin
    98              1                    ***0***                 bus_out_ref = 0;
    99              1                    ***0***                 valid_ref = 0;
    100                                                        end
    101                                              
    102                                                      end
    103                                                      // Write only
    104                                                      else if (seq_item_chk.wr_en && !seq_item_chk.rd_en) begin
    105                                                        if (reference_queue.size() < BUFFER_DEPTH)
    106             1                       2486                 reference_queue.push_back(seq_item_chk.bus_in);
    107             1                       2492                 bus_out_ref = 0;
    108             1                       2492                 valid_ref = 0;
    109                                                      end
    110                                                      // Read only
    111                                                      else if (!seq_item_chk.wr_en && seq_item_chk.rd_en) begin
    112                                                        if (reference_queue.size() > 0) begin
    113             1                       2087                 bus_out_ref = reference_queue.pop_front();
    114             1                       2087                 valid_ref   = 1;
    115                                                        end
    116                                                        else
    117                                                        begin
    118             1                        345                 bus_out_ref = 0;
    119             1                        345                 valid_ref = 0;
    120                                                        end
    121                                                      end
    122                                                      else
    123                                                      begin
    124             1                       2451                 bus_out_ref = 0;
    125             1                       2451                 valid_ref = 0;
    126                                                      end
    127                                                      // Update flags
    128             1                       9796             empty_ref = (reference_queue.size() == 0);
    129             1                       9796             full_ref  = (reference_queue.size() == BUFFER_DEPTH);
    130                                                    end
    131                                                  endfunction
    132                                              
    133                                                  function void report_phase(uvm_phase phase);
    134             1                          1           super.report_phase(phase);
    135                                                    if (test_finished == 1) begin
    136             1                          1             `uvm_info("REPORT_PHASE", $sformatf("Total Correct Comparisons: %d", correct_count), UVM_MEDIUM);
    137             1                          1             `uvm_info("REPORT_PHASE", $sformatf("Total Error Comparisons: %d", error_count), UVM_MEDIUM);


=================================================================================
=== Instance: /FIFO_coverage_pkg
=== Design Unit: work.FIFO_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      6        na        na   100.00%
        Coverpoints/Crosses          8        na        na        na
            Covergroup Bins        142       142         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /FIFO_coverage_pkg/FIFO_coverage/Enable_Group 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     8          8          -                      
    missing/total bins:                                     0          8          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint WR_CVP                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4982          1          -    Covered              
        bin auto[1]                                      5019          1          -    Covered              
    Coverpoint RD_CVP                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      5051          1          -    Covered              
        bin auto[1]                                      4950          1          -    Covered              
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        2470          1          -    Covered              
            bin <auto[0],auto[1]>                        2480          1          -    Covered              
            bin <auto[1],auto[0]>                        2549          1          -    Covered              
            bin <auto[0],auto[0]>                        2502          1          -    Covered              
 TYPE /FIFO_coverage_pkg/FIFO_coverage/BUS_IN_VALUES 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    64         64          -                      
    missing/total bins:                                     0         64          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint BUS_IN_CVP                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:67108863]                              157          1          -    Covered              
        bin auto[67108864:134217727]                      165          1          -    Covered              
        bin auto[134217728:201326591]                     146          1          -    Covered              
        bin auto[201326592:268435455]                     155          1          -    Covered              
        bin auto[268435456:335544319]                     152          1          -    Covered              
        bin auto[335544320:402653183]                     161          1          -    Covered              
        bin auto[402653184:469762047]                     143          1          -    Covered              
        bin auto[469762048:536870911]                     176          1          -    Covered              
        bin auto[536870912:603979775]                     168          1          -    Covered              
        bin auto[603979776:671088639]                     138          1          -    Covered              
        bin auto[671088640:738197503]                     162          1          -    Covered              
        bin auto[738197504:805306367]                     171          1          -    Covered              
        bin auto[805306368:872415231]                     154          1          -    Covered              
        bin auto[872415232:939524095]                     152          1          -    Covered              
        bin auto[939524096:1006632959]                    173          1          -    Covered              
        bin auto[1006632960:1073741823]                   171          1          -    Covered              
        bin auto[1073741824:1140850687]                   158          1          -    Covered              
        bin auto[1140850688:1207959551]                   154          1          -    Covered              
        bin auto[1207959552:1275068415]                   168          1          -    Covered              
        bin auto[1275068416:1342177279]                   146          1          -    Covered              
        bin auto[1342177280:1409286143]                   143          1          -    Covered              
        bin auto[1409286144:1476395007]                   152          1          -    Covered              
        bin auto[1476395008:1543503871]                   148          1          -    Covered              
        bin auto[1543503872:1610612735]                   166          1          -    Covered              
        bin auto[1610612736:1677721599]                   162          1          -    Covered              
        bin auto[1677721600:1744830463]                   147          1          -    Covered              
        bin auto[1744830464:1811939327]                   151          1          -    Covered              
        bin auto[1811939328:1879048191]                   160          1          -    Covered              
        bin auto[1879048192:1946157055]                   154          1          -    Covered              
        bin auto[1946157056:2013265919]                   170          1          -    Covered              
        bin auto[2013265920:2080374783]                   178          1          -    Covered              
        bin auto[2080374784:2147483647]                   156          1          -    Covered              
        bin auto[2147483648:2214592511]                   153          1          -    Covered              
        bin auto[2214592512:2281701375]                   154          1          -    Covered              
        bin auto[2281701376:2348810239]                   155          1          -    Covered              
        bin auto[2348810240:2415919103]                   145          1          -    Covered              
        bin auto[2415919104:2483027967]                   141          1          -    Covered              
        bin auto[2483027968:2550136831]                   152          1          -    Covered              
        bin auto[2550136832:2617245695]                   174          1          -    Covered              
        bin auto[2617245696:2684354559]                   158          1          -    Covered              
        bin auto[2684354560:2751463423]                   148          1          -    Covered              
        bin auto[2751463424:2818572287]                   157          1          -    Covered              
        bin auto[2818572288:2885681151]                   161          1          -    Covered              
        bin auto[2885681152:2952790015]                   154          1          -    Covered              
        bin auto[2952790016:3019898879]                   164          1          -    Covered              
        bin auto[3019898880:3087007743]                   161          1          -    Covered              
        bin auto[3087007744:3154116607]                   137          1          -    Covered              
        bin auto[3154116608:3221225471]                   144          1          -    Covered              
        bin auto[3221225472:3288334335]                   139          1          -    Covered              
        bin auto[3288334336:3355443199]                   134          1          -    Covered              
        bin auto[3355443200:3422552063]                   160          1          -    Covered              
        bin auto[3422552064:3489660927]                   171          1          -    Covered              
        bin auto[3489660928:3556769791]                   166          1          -    Covered              
        bin auto[3556769792:3623878655]                   135          1          -    Covered              
        bin auto[3623878656:3690987519]                   177          1          -    Covered              
        bin auto[3690987520:3758096383]                   152          1          -    Covered              
        bin auto[3758096384:3825205247]                   156          1          -    Covered              
        bin auto[3825205248:3892314111]                   133          1          -    Covered              
        bin auto[3892314112:3959422975]                   158          1          -    Covered              
        bin auto[3959422976:4026531839]                   158          1          -    Covered              
        bin auto[4026531840:4093640703]                   156          1          -    Covered              
        bin auto[4093640704:4160749567]                   168          1          -    Covered              
        bin auto[4160749568:4227858431]                   163          1          -    Covered              
        bin auto[4227858432:4294967295]                   160          1          -    Covered              
 TYPE /FIFO_coverage_pkg/FIFO_coverage/FULL           100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint FULL_CVP                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9968          1          -    Covered              
        bin auto[1]                                        33          1          -    Covered              
 TYPE /FIFO_coverage_pkg/FIFO_coverage/EMPTY          100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint EMPTY_CVP                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8594          1          -    Covered              
        bin auto[1]                                      1407          1          -    Covered              
 TYPE /FIFO_coverage_pkg/FIFO_coverage/VALID          100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint VALID_CVP                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      5823          1          -    Covered              
        bin auto[1]                                      4178          1          -    Covered              
 TYPE /FIFO_coverage_pkg/FIFO_coverage/BUS_OUT_VALUES 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    64         64          -                      
    missing/total bins:                                     0         64          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint BUS_OUT_CVP                            100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:67108863]                             5893          1          -    Covered              
        bin auto[67108864:134217727]                       67          1          -    Covered              
        bin auto[134217728:201326591]                      47          1          -    Covered              
        bin auto[201326592:268435455]                      70          1          -    Covered              
        bin auto[268435456:335544319]                      56          1          -    Covered              
        bin auto[335544320:402653183]                      66          1          -    Covered              
        bin auto[402653184:469762047]                      64          1          -    Covered              
        bin auto[469762048:536870911]                      72          1          -    Covered              
        bin auto[536870912:603979775]                      75          1          -    Covered              
        bin auto[603979776:671088639]                      63          1          -    Covered              
        bin auto[671088640:738197503]                      68          1          -    Covered              
        bin auto[738197504:805306367]                      71          1          -    Covered              
        bin auto[805306368:872415231]                      68          1          -    Covered              
        bin auto[872415232:939524095]                      72          1          -    Covered              
        bin auto[939524096:1006632959]                     63          1          -    Covered              
        bin auto[1006632960:1073741823]                    69          1          -    Covered              
        bin auto[1073741824:1140850687]                    64          1          -    Covered              
        bin auto[1140850688:1207959551]                    72          1          -    Covered              
        bin auto[1207959552:1275068415]                    63          1          -    Covered              
        bin auto[1275068416:1342177279]                    64          1          -    Covered              
        bin auto[1342177280:1409286143]                    64          1          -    Covered              
        bin auto[1409286144:1476395007]                    54          1          -    Covered              
        bin auto[1476395008:1543503871]                    53          1          -    Covered              
        bin auto[1543503872:1610612735]                    71          1          -    Covered              
        bin auto[1610612736:1677721599]                    65          1          -    Covered              
        bin auto[1677721600:1744830463]                    65          1          -    Covered              
        bin auto[1744830464:1811939327]                    73          1          -    Covered              
        bin auto[1811939328:1879048191]                    67          1          -    Covered              
        bin auto[1879048192:1946157055]                    59          1          -    Covered              
        bin auto[1946157056:2013265919]                    82          1          -    Covered              
        bin auto[2013265920:2080374783]                    76          1          -    Covered              
        bin auto[2080374784:2147483647]                    71          1          -    Covered              
        bin auto[2147483648:2214592511]                    70          1          -    Covered              
        bin auto[2214592512:2281701375]                    62          1          -    Covered              
        bin auto[2281701376:2348810239]                    71          1          -    Covered              
        bin auto[2348810240:2415919103]                    58          1          -    Covered              
        bin auto[2415919104:2483027967]                    68          1          -    Covered              
        bin auto[2483027968:2550136831]                    58          1          -    Covered              
        bin auto[2550136832:2617245695]                    81          1          -    Covered              
        bin auto[2617245696:2684354559]                    55          1          -    Covered              
        bin auto[2684354560:2751463423]                    64          1          -    Covered              
        bin auto[2751463424:2818572287]                    63          1          -    Covered              
        bin auto[2818572288:2885681151]                    63          1          -    Covered              
        bin auto[2885681152:2952790015]                    64          1          -    Covered              
        bin auto[2952790016:3019898879]                    69          1          -    Covered              
        bin auto[3019898880:3087007743]                    60          1          -    Covered              
        bin auto[3087007744:3154116607]                    65          1          -    Covered              
        bin auto[3154116608:3221225471]                    55          1          -    Covered              
        bin auto[3221225472:3288334335]                    61          1          -    Covered              
        bin auto[3288334336:3355443199]                    58          1          -    Covered              
        bin auto[3355443200:3422552063]                    66          1          -    Covered              
        bin auto[3422552064:3489660927]                    78          1          -    Covered              
        bin auto[3489660928:3556769791]                    75          1          -    Covered              
        bin auto[3556769792:3623878655]                    58          1          -    Covered              
        bin auto[3623878656:3690987519]                    71          1          -    Covered              
        bin auto[3690987520:3758096383]                    64          1          -    Covered              
        bin auto[3758096384:3825205247]                    65          1          -    Covered              
        bin auto[3825205248:3892314111]                    54          1          -    Covered              
        bin auto[3892314112:3959422975]                    58          1          -    Covered              
        bin auto[3959422976:4026531839]                    60          1          -    Covered              
        bin auto[4026531840:4093640703]                    59          1          -    Covered              
        bin auto[4093640704:4160749567]                    75          1          -    Covered              
        bin auto[4160749568:4227858431]                    66          1          -    Covered              
        bin auto[4227858432:4294967295]                    60          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        21         3    87.50%

================================Statement Details================================

Statement Coverage for instance /FIFO_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Coverage/Coverage.sv
    1                                                package FIFO_coverage_pkg;
    2                                                
    3                                                `include "uvm_macros.svh"
    4                                                 import FIFO_item_pkg::*;
    5                                                 import uvm_pkg::*;
    6                                                 import shared_pkg::*;
    7                                                class FIFO_coverage extends uvm_component;
    8               1                    ***0***     `uvm_component_utils(FIFO_coverage)
    8               2                    ***0***     
    8               3                    ***0***     
    9                                                 uvm_analysis_export #(FIFO_SequenceItem) cov_export;
    10                                                uvm_tlm_analysis_fifo #(FIFO_SequenceItem) cov_FIFO;
    11                                                FIFO_SequenceItem seq_item_cov;
    12                                               
    13                                               covergroup Enable_Group;
    14                                               WR_CVP : coverpoint seq_item_cov.wr_en;
    15                                               RD_CVP : coverpoint seq_item_cov.rd_en;
    16                                               cross WR_CVP,RD_CVP  {}
    17                                               endgroup
    18                                               covergroup BUS_IN_VALUES;
    19                                               BUS_IN_CVP : coverpoint seq_item_cov.bus_in;
    20                                               endgroup
    21                                               covergroup FULL;
    22                                               FULL_CVP: coverpoint seq_item_cov.full;
    23                                               endgroup
    24                                               covergroup EMPTY;
    25                                               EMPTY_CVP: coverpoint seq_item_cov.empty;
    26                                               endgroup
    27                                               covergroup VALID;
    28                                               VALID_CVP: coverpoint seq_item_cov.valid;
    29                                               endgroup
    30                                               covergroup BUS_OUT_VALUES;
    31                                               BUS_OUT_CVP : coverpoint seq_item_cov.bus_out;
    32                                               endgroup
    33                                               
    34                                                function new (string name = "FIFO_coverage",uvm_component parent = null);
    35              1                          1      super.new(name, parent);
    36              1                          1      Enable_Group = new();
    37              1                          1      BUS_IN_VALUES = new();
    38              1                          1      FULL = new();
    39              1                          1      EMPTY = new();
    40              1                          1      VALID = new();
    41              1                          1      BUS_OUT_VALUES = new();
    42                                                endfunction
    43                                                function void build_phase (uvm_phase phase);
    44              1                          1      super.build_phase(phase);
    45              1                          1      cov_export = new("cov_export",this);
    46              1                          1      cov_FIFO = new("cov_FIFO", this);
    47                                               endfunction
    48                                               
    49                                                function void connect_phase (uvm_phase phase);
    50              1                          1         super.connect_phase(phase);
    51              1                          1         cov_export.connect(cov_FIFO.analysis_export);
    52                                                endfunction
    53                                                task run_phase (uvm_phase phase);
    54              1                          1      super.run_phase(phase);
    55              1                          1      forever begin
    56              1                      10002         cov_FIFO.get(seq_item_cov);
    57              1                      10001         Enable_Group.sample();
    58              1                      10001         BUS_IN_VALUES.sample();
    59              1                      10001         FULL.sample();
    60              1                      10001         EMPTY.sample();
    61              1                      10001         VALID.sample();
    62              1                      10001         BUS_OUT_VALUES.sample();


=================================================================================
=== Instance: /FIFO_env_pkg
=== Design Unit: work.FIFO_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10         7         3    70.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Environment/Env.sv
    1                                                package FIFO_env_pkg;
    2                                                import FIFO_coverage_pkg::*;
    3                                                import FIFO_scoreboard_pkg::*;
    4                                                import FIFO_Sequencer_pkg::*;
    5                                                import FIFO_driver_pkg::*;
    6                                                import FIFO_agent_pkg::*;
    7                                                import uvm_pkg::*;
    8                                                `include "uvm_macros.svh"
    9                                                class FIFO_env extends uvm_env;
    10              1                    ***0***     `uvm_component_utils(FIFO_env)
    10              2                    ***0***     
    10              3                    ***0***     
    11                                               FIFO_driver driver;
    12                                               FIFO_Sequencer sqr;
    13                                               FIFO_agent agt;
    14                                               FIFO_scoreboard sb;
    15                                               FIFO_coverage cov;
    16                                               function new(string name = "FIFO_env",uvm_component parent = null);
    17              1                          1     super.new(name , parent);
    18                                               endfunction
    19                                               
    20                                               function void build_phase(uvm_phase phase);
    21              1                          1     super.build_phase(phase);
    22              1                          1     agt = FIFO_agent::type_id::create("agt",this);
    23              1                          1     sb = FIFO_scoreboard::type_id::create("sb",this);
    24              1                          1     cov = FIFO_coverage::type_id::create("cov",this);
    25                                               endfunction
    26                                               
    27                                               function void connect_phase(uvm_phase phase);
    28              1                          1     agt.agt_ap.connect(sb.sb_export);
    29              1                          1     agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /FIFO_main_sequence_pkg
=== Design Unit: work.FIFO_main_sequence_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_main_sequence_pkg/FIFO_main_sequence/body/#ublk#123879207#17/immed__20
                     ../Sequence/main_sequence.sv(20)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_main_sequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Sequence/main_sequence.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     `uvm_object_utils(FIFO_main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***     `uvm_object_utils(FIFO_main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     `uvm_object_utils(FIFO_main_sequence)
    7               4                    ***0***     `uvm_object_utils(FIFO_main_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***     `uvm_object_utils(FIFO_main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     `uvm_object_utils(FIFO_main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_main_sequence_pkg --

  File ../Sequence/main_sequence.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         6         9    40.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_main_sequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Sequence/main_sequence.sv
    1                                                package FIFO_main_sequence_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                import shared_pkg::*;
    5                                                import FIFO_item_pkg::*;
    6                                                class FIFO_main_sequence extends uvm_sequence #(FIFO_SequenceItem);
    7               1                    ***0***     `uvm_object_utils(FIFO_main_sequence)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                FIFO_SequenceItem main_seq_item;
    10                                               
    11                                               function new(string name = "FIFO_main_Sequence");
    12              1                          1     super.new(name);
    13                                               endfunction
    14                                               
    15                                               task body;
    16              1                      10000     repeat(10000)
    17                                               begin
    18              1                      10000     main_seq_item = FIFO_SequenceItem::type_id::create("seq_item");
    19              1                      10000     start_item(main_seq_item);
    20                                               assert(main_seq_item.randomize());
    21              1                      10000     finish_item(main_seq_item);


=================================================================================
=== Instance: /FIFO_reset_sequence_pkg
=== Design Unit: work.FIFO_reset_sequence_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_reset_sequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Sequence/reset_sequence.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     `uvm_object_utils(FIFO_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***     `uvm_object_utils(FIFO_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     `uvm_object_utils(FIFO_reset_sequence)
    7               4                    ***0***     `uvm_object_utils(FIFO_reset_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***     `uvm_object_utils(FIFO_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     `uvm_object_utils(FIFO_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_reset_sequence_pkg --

  File ../Sequence/reset_sequence.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18         9         9    50.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_reset_sequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Sequence/reset_sequence.sv
    1                                                package FIFO_reset_sequence_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                import shared_pkg::*;
    5                                                import FIFO_item_pkg::*;
    6                                                class FIFO_reset_sequence extends uvm_sequence #(FIFO_SequenceItem);
    7               1                    ***0***     `uvm_object_utils(FIFO_reset_sequence)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                FIFO_SequenceItem seq_item;
    10                                               
    11                                               function new(string name = "FIFO_reset_Sequence");
    12              1                          1     super.new(name);
    13                                               endfunction
    14                                               
    15                                               task body;
    16              1                          1     seq_item = FIFO_SequenceItem::type_id::create("seq_item");
    17                                               
    18              1                          1     start_item(seq_item);
    19                                               
    20              1                          1     seq_item.wr_en = 0;
    21              1                          1     seq_item.rd_en = 0;
    22              1                          1     seq_item.bus_in = 0;
    23              1                          1     seq_item.rst_n = 0;
    24                                               
    25              1                          1     finish_item(seq_item);


=================================================================================
=== Instance: /FIFO_test_pkg
=== Design Unit: work.FIFO_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         6        10    37.50%

================================Branch Details================================

Branch Coverage for instance /FIFO_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Test/Test.sv
------------------------------------IF Branch------------------------------------
    29                                         1     Count coming in to IF
    29              1                    ***0***     if(!uvm_config_db #(virtual Interface_FIFO)::get(this,"","FIFO_IF",FIFO_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    30                                   ***0***     Count coming in to IF
    30              1                    ***0***        `uvm_fatal("Build_phase","Failed to get FIFO_IF configuration")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                         1     Count coming in to IF
    32              1                    ***0***     if (!uvm_config_db #(virtual Interface_FIFO)::get(this, "", "FIFO_IF", FIFO_cfg.FIFO_vif)) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    33                                   ***0***     Count coming in to IF
    33              1                    ***0***         `uvm_fatal("NO_VIF", "Virtual interface not found in configuration database")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                         1     Count coming in to IF
    45              1                          1     `uvm_info("RUN_PHASE","Reset Started",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                         1     Count coming in to IF
    47              1                          1     `uvm_info("RUN_PHASE","Reset Ended",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                         1     Count coming in to IF
    49              1                          1     `uvm_info("RUN_PHASE","Main Started",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                         1     Count coming in to IF
    51              1                          1     `uvm_info("RUN_PHASE","Main Ended",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        20         4    83.33%

================================Statement Details================================

Statement Coverage for instance /FIFO_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Test/Test.sv
    1                                                package FIFO_test_pkg;
    2                                                import shared_pkg::*;
    3                                                import FIFO_reset_sequence_pkg::*;
    4                                                import FIFO_main_sequence_pkg::*;
    5                                                import FIFO_env_pkg::*;
    6                                                import FIFO_config_pkg::*;
    7                                                import uvm_pkg::*;
    8                                                `include "uvm_macros.svh"
    9                                                class FIFO_test extends uvm_test;
    10              1                    ***0***     `uvm_component_utils(FIFO_test)
    10              2                    ***0***     
    10              3                          1     
    11                                               FIFO_env env;
    12                                               virtual Interface_FIFO FIFO_vif;
    13                                               FIFO_config_obj FIFO_cfg;
    14                                               
    15                                               FIFO_main_sequence main_seq;
    16                                               FIFO_reset_sequence reset_seq;
    17                                               
    18                                               function new(string name = "FIFO_test",uvm_component parent = null);
    19              1                          1     super.new(name, parent);
    20                                               endfunction
    21                                               
    22                                               function void build_phase(uvm_phase phase);
    23              1                          1     super.build_phase(phase);
    24              1                          1     env = FIFO_env::type_id::create("env",this);
    25              1                          1     FIFO_cfg = FIFO_config_obj::type_id::create("FIFO_cfg");
    26              1                          1     main_seq = FIFO_main_sequence::type_id::create("main_seq",this);
    27              1                          1     reset_seq = FIFO_reset_sequence::type_id::create("reset_seq",this);
    28                                               
    29                                               if(!uvm_config_db #(virtual Interface_FIFO)::get(this,"","FIFO_IF",FIFO_vif))
    30              1                    ***0***        `uvm_fatal("Build_phase","Failed to get FIFO_IF configuration")
    31                                               
    32                                               if (!uvm_config_db #(virtual Interface_FIFO)::get(this, "", "FIFO_IF", FIFO_cfg.FIFO_vif)) begin
    33              1                    ***0***         `uvm_fatal("NO_VIF", "Virtual interface not found in configuration database")
    34                                                   end
    35                                                   
    36              1                          1     uvm_config_db#(virtual Interface_FIFO)::set(this, "*", "FIFO_IF_comps", FIFO_vif);
    37              1                          1     uvm_config_db#(FIFO_config_obj)::set(this, "*", "CFG", FIFO_cfg);
    38                                               endfunction
    39                                               
    40                                               task run_phase(uvm_phase phase);
    41              1                          1     super.run_phase(phase);
    42              1                          1     phase.raise_objection(this);
    43              1                          1     test_finished = 0;
    44                                               //Reset Sequence
    45              1                          1     `uvm_info("RUN_PHASE","Reset Started",UVM_LOW)
    46              1                          1     reset_seq.start(env.agt.sqr);
    47              1                          1     `uvm_info("RUN_PHASE","Reset Ended",UVM_LOW)
    48                                               //Main Sequence
    49              1                          1     `uvm_info("RUN_PHASE","Main Started",UVM_LOW)
    50              1                          1     main_seq.start(env.agt.sqr);
    51              1                          1     `uvm_info("RUN_PHASE","Main Ended",UVM_LOW)
    52              1                          1     test_finished = 1;
    53              1                          1     phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /FIFO_coverage_pkg/FIFO_coverage/Enable_Group 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     8          8          -                      
    missing/total bins:                                     0          8          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint WR_CVP                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4982          1          -    Covered              
        bin auto[1]                                      5019          1          -    Covered              
    Coverpoint RD_CVP                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      5051          1          -    Covered              
        bin auto[1]                                      4950          1          -    Covered              
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        2470          1          -    Covered              
            bin <auto[0],auto[1]>                        2480          1          -    Covered              
            bin <auto[1],auto[0]>                        2549          1          -    Covered              
            bin <auto[0],auto[0]>                        2502          1          -    Covered              
 TYPE /FIFO_coverage_pkg/FIFO_coverage/BUS_IN_VALUES 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    64         64          -                      
    missing/total bins:                                     0         64          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint BUS_IN_CVP                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:67108863]                              157          1          -    Covered              
        bin auto[67108864:134217727]                      165          1          -    Covered              
        bin auto[134217728:201326591]                     146          1          -    Covered              
        bin auto[201326592:268435455]                     155          1          -    Covered              
        bin auto[268435456:335544319]                     152          1          -    Covered              
        bin auto[335544320:402653183]                     161          1          -    Covered              
        bin auto[402653184:469762047]                     143          1          -    Covered              
        bin auto[469762048:536870911]                     176          1          -    Covered              
        bin auto[536870912:603979775]                     168          1          -    Covered              
        bin auto[603979776:671088639]                     138          1          -    Covered              
        bin auto[671088640:738197503]                     162          1          -    Covered              
        bin auto[738197504:805306367]                     171          1          -    Covered              
        bin auto[805306368:872415231]                     154          1          -    Covered              
        bin auto[872415232:939524095]                     152          1          -    Covered              
        bin auto[939524096:1006632959]                    173          1          -    Covered              
        bin auto[1006632960:1073741823]                   171          1          -    Covered              
        bin auto[1073741824:1140850687]                   158          1          -    Covered              
        bin auto[1140850688:1207959551]                   154          1          -    Covered              
        bin auto[1207959552:1275068415]                   168          1          -    Covered              
        bin auto[1275068416:1342177279]                   146          1          -    Covered              
        bin auto[1342177280:1409286143]                   143          1          -    Covered              
        bin auto[1409286144:1476395007]                   152          1          -    Covered              
        bin auto[1476395008:1543503871]                   148          1          -    Covered              
        bin auto[1543503872:1610612735]                   166          1          -    Covered              
        bin auto[1610612736:1677721599]                   162          1          -    Covered              
        bin auto[1677721600:1744830463]                   147          1          -    Covered              
        bin auto[1744830464:1811939327]                   151          1          -    Covered              
        bin auto[1811939328:1879048191]                   160          1          -    Covered              
        bin auto[1879048192:1946157055]                   154          1          -    Covered              
        bin auto[1946157056:2013265919]                   170          1          -    Covered              
        bin auto[2013265920:2080374783]                   178          1          -    Covered              
        bin auto[2080374784:2147483647]                   156          1          -    Covered              
        bin auto[2147483648:2214592511]                   153          1          -    Covered              
        bin auto[2214592512:2281701375]                   154          1          -    Covered              
        bin auto[2281701376:2348810239]                   155          1          -    Covered              
        bin auto[2348810240:2415919103]                   145          1          -    Covered              
        bin auto[2415919104:2483027967]                   141          1          -    Covered              
        bin auto[2483027968:2550136831]                   152          1          -    Covered              
        bin auto[2550136832:2617245695]                   174          1          -    Covered              
        bin auto[2617245696:2684354559]                   158          1          -    Covered              
        bin auto[2684354560:2751463423]                   148          1          -    Covered              
        bin auto[2751463424:2818572287]                   157          1          -    Covered              
        bin auto[2818572288:2885681151]                   161          1          -    Covered              
        bin auto[2885681152:2952790015]                   154          1          -    Covered              
        bin auto[2952790016:3019898879]                   164          1          -    Covered              
        bin auto[3019898880:3087007743]                   161          1          -    Covered              
        bin auto[3087007744:3154116607]                   137          1          -    Covered              
        bin auto[3154116608:3221225471]                   144          1          -    Covered              
        bin auto[3221225472:3288334335]                   139          1          -    Covered              
        bin auto[3288334336:3355443199]                   134          1          -    Covered              
        bin auto[3355443200:3422552063]                   160          1          -    Covered              
        bin auto[3422552064:3489660927]                   171          1          -    Covered              
        bin auto[3489660928:3556769791]                   166          1          -    Covered              
        bin auto[3556769792:3623878655]                   135          1          -    Covered              
        bin auto[3623878656:3690987519]                   177          1          -    Covered              
        bin auto[3690987520:3758096383]                   152          1          -    Covered              
        bin auto[3758096384:3825205247]                   156          1          -    Covered              
        bin auto[3825205248:3892314111]                   133          1          -    Covered              
        bin auto[3892314112:3959422975]                   158          1          -    Covered              
        bin auto[3959422976:4026531839]                   158          1          -    Covered              
        bin auto[4026531840:4093640703]                   156          1          -    Covered              
        bin auto[4093640704:4160749567]                   168          1          -    Covered              
        bin auto[4160749568:4227858431]                   163          1          -    Covered              
        bin auto[4227858432:4294967295]                   160          1          -    Covered              
 TYPE /FIFO_coverage_pkg/FIFO_coverage/FULL           100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint FULL_CVP                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9968          1          -    Covered              
        bin auto[1]                                        33          1          -    Covered              
 TYPE /FIFO_coverage_pkg/FIFO_coverage/EMPTY          100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint EMPTY_CVP                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8594          1          -    Covered              
        bin auto[1]                                      1407          1          -    Covered              
 TYPE /FIFO_coverage_pkg/FIFO_coverage/VALID          100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint VALID_CVP                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      5823          1          -    Covered              
        bin auto[1]                                      4178          1          -    Covered              
 TYPE /FIFO_coverage_pkg/FIFO_coverage/BUS_OUT_VALUES 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    64         64          -                      
    missing/total bins:                                     0         64          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint BUS_OUT_CVP                            100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:67108863]                             5893          1          -    Covered              
        bin auto[67108864:134217727]                       67          1          -    Covered              
        bin auto[134217728:201326591]                      47          1          -    Covered              
        bin auto[201326592:268435455]                      70          1          -    Covered              
        bin auto[268435456:335544319]                      56          1          -    Covered              
        bin auto[335544320:402653183]                      66          1          -    Covered              
        bin auto[402653184:469762047]                      64          1          -    Covered              
        bin auto[469762048:536870911]                      72          1          -    Covered              
        bin auto[536870912:603979775]                      75          1          -    Covered              
        bin auto[603979776:671088639]                      63          1          -    Covered              
        bin auto[671088640:738197503]                      68          1          -    Covered              
        bin auto[738197504:805306367]                      71          1          -    Covered              
        bin auto[805306368:872415231]                      68          1          -    Covered              
        bin auto[872415232:939524095]                      72          1          -    Covered              
        bin auto[939524096:1006632959]                     63          1          -    Covered              
        bin auto[1006632960:1073741823]                    69          1          -    Covered              
        bin auto[1073741824:1140850687]                    64          1          -    Covered              
        bin auto[1140850688:1207959551]                    72          1          -    Covered              
        bin auto[1207959552:1275068415]                    63          1          -    Covered              
        bin auto[1275068416:1342177279]                    64          1          -    Covered              
        bin auto[1342177280:1409286143]                    64          1          -    Covered              
        bin auto[1409286144:1476395007]                    54          1          -    Covered              
        bin auto[1476395008:1543503871]                    53          1          -    Covered              
        bin auto[1543503872:1610612735]                    71          1          -    Covered              
        bin auto[1610612736:1677721599]                    65          1          -    Covered              
        bin auto[1677721600:1744830463]                    65          1          -    Covered              
        bin auto[1744830464:1811939327]                    73          1          -    Covered              
        bin auto[1811939328:1879048191]                    67          1          -    Covered              
        bin auto[1879048192:1946157055]                    59          1          -    Covered              
        bin auto[1946157056:2013265919]                    82          1          -    Covered              
        bin auto[2013265920:2080374783]                    76          1          -    Covered              
        bin auto[2080374784:2147483647]                    71          1          -    Covered              
        bin auto[2147483648:2214592511]                    70          1          -    Covered              
        bin auto[2214592512:2281701375]                    62          1          -    Covered              
        bin auto[2281701376:2348810239]                    71          1          -    Covered              
        bin auto[2348810240:2415919103]                    58          1          -    Covered              
        bin auto[2415919104:2483027967]                    68          1          -    Covered              
        bin auto[2483027968:2550136831]                    58          1          -    Covered              
        bin auto[2550136832:2617245695]                    81          1          -    Covered              
        bin auto[2617245696:2684354559]                    55          1          -    Covered              
        bin auto[2684354560:2751463423]                    64          1          -    Covered              
        bin auto[2751463424:2818572287]                    63          1          -    Covered              
        bin auto[2818572288:2885681151]                    63          1          -    Covered              
        bin auto[2885681152:2952790015]                    64          1          -    Covered              
        bin auto[2952790016:3019898879]                    69          1          -    Covered              
        bin auto[3019898880:3087007743]                    60          1          -    Covered              
        bin auto[3087007744:3154116607]                    65          1          -    Covered              
        bin auto[3154116608:3221225471]                    55          1          -    Covered              
        bin auto[3221225472:3288334335]                    61          1          -    Covered              
        bin auto[3288334336:3355443199]                    58          1          -    Covered              
        bin auto[3355443200:3422552063]                    66          1          -    Covered              
        bin auto[3422552064:3489660927]                    78          1          -    Covered              
        bin auto[3489660928:3556769791]                    75          1          -    Covered              
        bin auto[3556769792:3623878655]                    58          1          -    Covered              
        bin auto[3623878656:3690987519]                    71          1          -    Covered              
        bin auto[3690987520:3758096383]                    64          1          -    Covered              
        bin auto[3758096384:3825205247]                    65          1          -    Covered              
        bin auto[3825205248:3892314111]                    54          1          -    Covered              
        bin auto[3892314112:3959422975]                    58          1          -    Covered              
        bin auto[3959422976:4026531839]                    60          1          -    Covered              
        bin auto[4026531840:4093640703]                    59          1          -    Covered              
        bin auto[4093640704:4160749567]                    75          1          -    Covered              
        bin auto[4160749568:4227858431]                    66          1          -    Covered              
        bin auto[4227858432:4294967295]                    60          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 6

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/Top_FIFO/DUT/FIFO_SVA_Bind/cover__read_valid_property 
                                         FIFO_SVA Verilog  SVA  ../Assertions/SVA.sv(48)
                                                                              4090 Covered   
/Top_FIFO/DUT/FIFO_SVA_Bind/cover__reset_property 
                                         FIFO_SVA Verilog  SVA  ../Assertions/SVA.sv(47)
                                                                               205 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 2

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/Top_FIFO/DUT/FIFO_SVA_Bind/assert__read_valid_property
                     ../Assertions/SVA.sv(45)           0          1
/Top_FIFO/DUT/FIFO_SVA_Bind/assert__reset_property
                     ../Assertions/SVA.sv(44)           0          1
/FIFO_main_sequence_pkg/FIFO_main_sequence/body/#ublk#123879207#17/immed__20
                     ../Sequence/main_sequence.sv(20)
                                                        0          1

Total Coverage By Instance (filtered view): 83.97%

