#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jun 23 11:32:02 2023
# Process ID: 20496
# Current directory: C:/Users/benlu/Desktop/ISML/FIFO-Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21936 C:\Users\benlu\Desktop\ISML\FIFO-Pipeline\FIFO-Pipeline.xpr
# Log file: C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/vivado.log
# Journal file: C:/Users/benlu/Desktop/ISML/FIFO-Pipeline\vivado.jou
# Running On: DESKTOP-JN6611I, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 8376 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/FIFO-Pipeline.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
open_wave_config C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/tb_behav.wcfg
source tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/tb_behav.wcfg
source tb.tcl
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Full_Threshold_Assert_Value {1023} CONFIG.Full_Threshold_Negate_Value {1022} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips fifo_w32_1024_r256_128]
generate_target all [get_files  C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128.xci]
catch { config_ip_cache -export [get_ips -all fifo_w32_1024_r256_128] }
export_ip_user_files -of_objects [get_files C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128.xci] -no_script -sync -force -quiet
reset_run fifo_w32_1024_r256_128_synth_1
launch_runs fifo_w32_1024_r256_128_synth_1 -jobs 4
wait_on_run fifo_w32_1024_r256_128_synth_1
export_simulation -of_objects [get_files C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/FIFO-Pipeline.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128.xci] -directory C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/FIFO-Pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/FIFO-Pipeline.ip_user_files -ipstatic_source_dir C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/FIFO-Pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/questa} {riviera=C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/FIFO-Pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/tb_behav.wcfg
source tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/tb_behav.wcfg
source tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/tb_behav.wcfg
source tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/tb_behav.wcfg
source tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/tb_behav.wcfg
source tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/benlu/Desktop/ISML/FIFO-Pipeline/tb_behav.wcfg
source tb.tcl
