Classic Timing Analyzer report for CAP
Sun Jul 19 02:30:33 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                             ; To                                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.774 ns                                       ; address[2]                                                                                                       ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.123 ns                                       ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[30]                                                                                                     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.581 ns                                       ; data_in[13]                                                                                                      ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg13  ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg13  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                  ;                                                                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                             ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg0  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg1  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg2  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg3  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg4  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg5  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg6  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg7  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg8  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg9  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg10 ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg11 ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg12 ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg13 ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg14 ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg15 ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg16 ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg17 ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg0   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg1   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg2   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg3   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg4   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg5   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg6   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg7   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg8   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg9   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg10  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg11  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg12  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg13  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                           ;
+-------+--------------+------------+-------------+------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                                                                                               ; To Clock ;
+-------+--------------+------------+-------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.774 ns   ; address[2]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; clk      ;
; N/A   ; None         ; 3.762 ns   ; address[2]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 3.616 ns   ; address[7]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; clk      ;
; N/A   ; None         ; 3.604 ns   ; data_in[21] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg7  ; clk      ;
; N/A   ; None         ; 3.604 ns   ; address[7]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 3.434 ns   ; address[4]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; clk      ;
; N/A   ; None         ; 3.422 ns   ; address[4]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 3.405 ns   ; address[4]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg4  ; clk      ;
; N/A   ; None         ; 3.405 ns   ; address[0]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; clk      ;
; N/A   ; None         ; 3.393 ns   ; address[4]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg4  ; clk      ;
; N/A   ; None         ; 3.390 ns   ; address[0]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg0 ; clk      ;
; N/A   ; None         ; 3.365 ns   ; data_in[20] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg6  ; clk      ;
; N/A   ; None         ; 3.181 ns   ; address[2]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg2  ; clk      ;
; N/A   ; None         ; 3.169 ns   ; address[2]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg2  ; clk      ;
; N/A   ; None         ; 3.149 ns   ; address[7]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg7  ; clk      ;
; N/A   ; None         ; 3.137 ns   ; address[7]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg7  ; clk      ;
; N/A   ; None         ; 3.124 ns   ; data_in[16] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; 3.082 ns   ; data_in[6]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk      ;
; N/A   ; None         ; 3.050 ns   ; R/WN        ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_we_reg       ; clk      ;
; N/A   ; None         ; 2.981 ns   ; data_in[26] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg12 ; clk      ;
; N/A   ; None         ; 2.964 ns   ; data_in[22] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg8  ; clk      ;
; N/A   ; None         ; 2.952 ns   ; address[0]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg0  ; clk      ;
; N/A   ; None         ; 2.949 ns   ; data_in[24] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg10 ; clk      ;
; N/A   ; None         ; 2.939 ns   ; address[5]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; clk      ;
; N/A   ; None         ; 2.932 ns   ; address[0]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk      ;
; N/A   ; None         ; 2.927 ns   ; address[5]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 2.923 ns   ; data_in[31] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg17 ; clk      ;
; N/A   ; None         ; 2.899 ns   ; data_in[30] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg16 ; clk      ;
; N/A   ; None         ; 2.886 ns   ; data_in[23] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg9  ; clk      ;
; N/A   ; None         ; 2.872 ns   ; data_in[14] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; 2.854 ns   ; data_in[25] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg11 ; clk      ;
; N/A   ; None         ; 2.852 ns   ; data_in[4]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk      ;
; N/A   ; None         ; 2.812 ns   ; data_in[12] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk      ;
; N/A   ; None         ; 2.800 ns   ; data_in[7]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk      ;
; N/A   ; None         ; 2.788 ns   ; address[1]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; clk      ;
; N/A   ; None         ; 2.780 ns   ; data_in[0]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk      ;
; N/A   ; None         ; 2.776 ns   ; address[1]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg1 ; clk      ;
; N/A   ; None         ; 2.753 ns   ; R/WN        ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_we_reg        ; clk      ;
; N/A   ; None         ; 2.734 ns   ; data_in[9]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk      ;
; N/A   ; None         ; 2.734 ns   ; data_in[17] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; 2.709 ns   ; address[3]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg3  ; clk      ;
; N/A   ; None         ; 2.708 ns   ; address[6]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; clk      ;
; N/A   ; None         ; 2.706 ns   ; data_in[15] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg1  ; clk      ;
; N/A   ; None         ; 2.701 ns   ; data_in[29] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg15 ; clk      ;
; N/A   ; None         ; 2.697 ns   ; address[3]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg3  ; clk      ;
; N/A   ; None         ; 2.696 ns   ; address[6]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 2.694 ns   ; address[3]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; clk      ;
; N/A   ; None         ; 2.682 ns   ; address[3]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 2.674 ns   ; address[5]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg5  ; clk      ;
; N/A   ; None         ; 2.672 ns   ; data_in[18] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg4  ; clk      ;
; N/A   ; None         ; 2.662 ns   ; address[5]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg5  ; clk      ;
; N/A   ; None         ; 2.654 ns   ; address[6]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg6  ; clk      ;
; N/A   ; None         ; 2.645 ns   ; data_in[19] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg5  ; clk      ;
; N/A   ; None         ; 2.642 ns   ; address[6]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg6  ; clk      ;
; N/A   ; None         ; 2.635 ns   ; address[1]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg1  ; clk      ;
; N/A   ; None         ; 2.626 ns   ; data_in[10] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk      ;
; N/A   ; None         ; 2.623 ns   ; address[1]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg1  ; clk      ;
; N/A   ; None         ; 2.618 ns   ; data_in[3]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk      ;
; N/A   ; None         ; 2.616 ns   ; data_in[1]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk      ;
; N/A   ; None         ; 2.615 ns   ; data_in[2]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk      ;
; N/A   ; None         ; 2.604 ns   ; data_in[27] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg13 ; clk      ;
; N/A   ; None         ; 2.600 ns   ; data_in[28] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg14 ; clk      ;
; N/A   ; None         ; 2.593 ns   ; data_in[5]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk      ;
; N/A   ; None         ; 2.589 ns   ; data_in[11] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk      ;
; N/A   ; None         ; 2.581 ns   ; data_in[8]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk      ;
; N/A   ; None         ; -0.356 ns  ; data_in[13] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk      ;
+-------+--------------+------------+-------------+------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                             ; To           ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+
; N/A                                     ; None                                                ; 9.123 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 9.123 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 9.123 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 9.123 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 9.123 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 9.123 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 9.123 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 9.123 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 8.955 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[28] ; clk        ;
; N/A                                     ; None                                                ; 8.955 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[28] ; clk        ;
; N/A                                     ; None                                                ; 8.955 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[28] ; clk        ;
; N/A                                     ; None                                                ; 8.955 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[28] ; clk        ;
; N/A                                     ; None                                                ; 8.955 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[28] ; clk        ;
; N/A                                     ; None                                                ; 8.955 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[28] ; clk        ;
; N/A                                     ; None                                                ; 8.955 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[28] ; clk        ;
; N/A                                     ; None                                                ; 8.955 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[28] ; clk        ;
; N/A                                     ; None                                                ; 8.843 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg0  ; data_out[3]  ; clk        ;
; N/A                                     ; None                                                ; 8.843 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg1  ; data_out[3]  ; clk        ;
; N/A                                     ; None                                                ; 8.843 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg2  ; data_out[3]  ; clk        ;
; N/A                                     ; None                                                ; 8.843 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg3  ; data_out[3]  ; clk        ;
; N/A                                     ; None                                                ; 8.843 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg4  ; data_out[3]  ; clk        ;
; N/A                                     ; None                                                ; 8.843 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg5  ; data_out[3]  ; clk        ;
; N/A                                     ; None                                                ; 8.843 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg6  ; data_out[3]  ; clk        ;
; N/A                                     ; None                                                ; 8.843 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg7  ; data_out[3]  ; clk        ;
; N/A                                     ; None                                                ; 8.837 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg0  ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 8.837 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg1  ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 8.837 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg2  ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 8.837 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg3  ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 8.837 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg4  ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 8.837 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg5  ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 8.837 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg6  ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 8.837 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg7  ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 8.608 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[19] ; clk        ;
; N/A                                     ; None                                                ; 8.608 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[19] ; clk        ;
; N/A                                     ; None                                                ; 8.608 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[19] ; clk        ;
; N/A                                     ; None                                                ; 8.608 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[19] ; clk        ;
; N/A                                     ; None                                                ; 8.608 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[19] ; clk        ;
; N/A                                     ; None                                                ; 8.608 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[19] ; clk        ;
; N/A                                     ; None                                                ; 8.608 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[19] ; clk        ;
; N/A                                     ; None                                                ; 8.608 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[19] ; clk        ;
; N/A                                     ; None                                                ; 8.590 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg0  ; data_out[11] ; clk        ;
; N/A                                     ; None                                                ; 8.590 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg1  ; data_out[11] ; clk        ;
; N/A                                     ; None                                                ; 8.590 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg2  ; data_out[11] ; clk        ;
; N/A                                     ; None                                                ; 8.590 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg3  ; data_out[11] ; clk        ;
; N/A                                     ; None                                                ; 8.590 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg4  ; data_out[11] ; clk        ;
; N/A                                     ; None                                                ; 8.590 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg5  ; data_out[11] ; clk        ;
; N/A                                     ; None                                                ; 8.590 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg6  ; data_out[11] ; clk        ;
; N/A                                     ; None                                                ; 8.590 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg7  ; data_out[11] ; clk        ;
; N/A                                     ; None                                                ; 8.584 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg0  ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.584 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg1  ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.584 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg2  ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.584 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg3  ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.584 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg4  ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.584 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg5  ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.584 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg6  ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.584 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg7  ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.571 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[20] ; clk        ;
; N/A                                     ; None                                                ; 8.571 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[20] ; clk        ;
; N/A                                     ; None                                                ; 8.571 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[20] ; clk        ;
; N/A                                     ; None                                                ; 8.571 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[20] ; clk        ;
; N/A                                     ; None                                                ; 8.571 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[20] ; clk        ;
; N/A                                     ; None                                                ; 8.571 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[20] ; clk        ;
; N/A                                     ; None                                                ; 8.571 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[20] ; clk        ;
; N/A                                     ; None                                                ; 8.571 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[20] ; clk        ;
; N/A                                     ; None                                                ; 8.567 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[14] ; clk        ;
; N/A                                     ; None                                                ; 8.567 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[14] ; clk        ;
; N/A                                     ; None                                                ; 8.567 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[14] ; clk        ;
; N/A                                     ; None                                                ; 8.567 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[14] ; clk        ;
; N/A                                     ; None                                                ; 8.567 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[14] ; clk        ;
; N/A                                     ; None                                                ; 8.567 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[14] ; clk        ;
; N/A                                     ; None                                                ; 8.567 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[14] ; clk        ;
; N/A                                     ; None                                                ; 8.567 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[14] ; clk        ;
; N/A                                     ; None                                                ; 8.550 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg0  ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 8.550 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg1  ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 8.550 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg2  ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 8.550 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg3  ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 8.550 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg4  ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 8.550 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg5  ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 8.550 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg6  ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 8.550 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg7  ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 8.535 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[22] ; clk        ;
; N/A                                     ; None                                                ; 8.535 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[22] ; clk        ;
; N/A                                     ; None                                                ; 8.535 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[22] ; clk        ;
; N/A                                     ; None                                                ; 8.535 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[22] ; clk        ;
; N/A                                     ; None                                                ; 8.535 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[22] ; clk        ;
; N/A                                     ; None                                                ; 8.535 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[22] ; clk        ;
; N/A                                     ; None                                                ; 8.535 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[22] ; clk        ;
; N/A                                     ; None                                                ; 8.535 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[22] ; clk        ;
; N/A                                     ; None                                                ; 8.505 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg0  ; data_out[10] ; clk        ;
; N/A                                     ; None                                                ; 8.505 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg1  ; data_out[10] ; clk        ;
; N/A                                     ; None                                                ; 8.505 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg2  ; data_out[10] ; clk        ;
; N/A                                     ; None                                                ; 8.505 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg3  ; data_out[10] ; clk        ;
; N/A                                     ; None                                                ; 8.505 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg4  ; data_out[10] ; clk        ;
; N/A                                     ; None                                                ; 8.505 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg5  ; data_out[10] ; clk        ;
; N/A                                     ; None                                                ; 8.505 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg6  ; data_out[10] ; clk        ;
; N/A                                     ; None                                                ; 8.505 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg7  ; data_out[10] ; clk        ;
; N/A                                     ; None                                                ; 8.482 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[17] ; clk        ;
; N/A                                     ; None                                                ; 8.482 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[17] ; clk        ;
; N/A                                     ; None                                                ; 8.482 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[17] ; clk        ;
; N/A                                     ; None                                                ; 8.482 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[17] ; clk        ;
; N/A                                     ; None                                                ; 8.482 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[17] ; clk        ;
; N/A                                     ; None                                                ; 8.482 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[17] ; clk        ;
; N/A                                     ; None                                                ; 8.482 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[17] ; clk        ;
; N/A                                     ; None                                                ; 8.482 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[17] ; clk        ;
; N/A                                     ; None                                                ; 8.327 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[24] ; clk        ;
; N/A                                     ; None                                                ; 8.327 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[24] ; clk        ;
; N/A                                     ; None                                                ; 8.327 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[24] ; clk        ;
; N/A                                     ; None                                                ; 8.327 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[24] ; clk        ;
; N/A                                     ; None                                                ; 8.327 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[24] ; clk        ;
; N/A                                     ; None                                                ; 8.327 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[24] ; clk        ;
; N/A                                     ; None                                                ; 8.327 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[24] ; clk        ;
; N/A                                     ; None                                                ; 8.327 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[24] ; clk        ;
; N/A                                     ; None                                                ; 8.142 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[18] ; clk        ;
; N/A                                     ; None                                                ; 8.142 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[18] ; clk        ;
; N/A                                     ; None                                                ; 8.142 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[18] ; clk        ;
; N/A                                     ; None                                                ; 8.142 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[18] ; clk        ;
; N/A                                     ; None                                                ; 8.142 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[18] ; clk        ;
; N/A                                     ; None                                                ; 8.142 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[18] ; clk        ;
; N/A                                     ; None                                                ; 8.142 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[18] ; clk        ;
; N/A                                     ; None                                                ; 8.142 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[18] ; clk        ;
; N/A                                     ; None                                                ; 8.140 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[26] ; clk        ;
; N/A                                     ; None                                                ; 8.140 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[26] ; clk        ;
; N/A                                     ; None                                                ; 8.140 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[26] ; clk        ;
; N/A                                     ; None                                                ; 8.140 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[26] ; clk        ;
; N/A                                     ; None                                                ; 8.140 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[26] ; clk        ;
; N/A                                     ; None                                                ; 8.140 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[26] ; clk        ;
; N/A                                     ; None                                                ; 8.140 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[26] ; clk        ;
; N/A                                     ; None                                                ; 8.140 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[26] ; clk        ;
; N/A                                     ; None                                                ; 8.081 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg0  ; data_out[9]  ; clk        ;
; N/A                                     ; None                                                ; 8.081 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg1  ; data_out[9]  ; clk        ;
; N/A                                     ; None                                                ; 8.081 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg2  ; data_out[9]  ; clk        ;
; N/A                                     ; None                                                ; 8.081 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg3  ; data_out[9]  ; clk        ;
; N/A                                     ; None                                                ; 8.081 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg4  ; data_out[9]  ; clk        ;
; N/A                                     ; None                                                ; 8.081 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg5  ; data_out[9]  ; clk        ;
; N/A                                     ; None                                                ; 8.081 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg6  ; data_out[9]  ; clk        ;
; N/A                                     ; None                                                ; 8.081 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg7  ; data_out[9]  ; clk        ;
; N/A                                     ; None                                                ; 8.065 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg0  ; data_out[2]  ; clk        ;
; N/A                                     ; None                                                ; 8.065 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg1  ; data_out[2]  ; clk        ;
; N/A                                     ; None                                                ; 8.065 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg2  ; data_out[2]  ; clk        ;
; N/A                                     ; None                                                ; 8.065 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg3  ; data_out[2]  ; clk        ;
; N/A                                     ; None                                                ; 8.065 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg4  ; data_out[2]  ; clk        ;
; N/A                                     ; None                                                ; 8.065 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg5  ; data_out[2]  ; clk        ;
; N/A                                     ; None                                                ; 8.065 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg6  ; data_out[2]  ; clk        ;
; N/A                                     ; None                                                ; 8.065 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg7  ; data_out[2]  ; clk        ;
; N/A                                     ; None                                                ; 8.017 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[25] ; clk        ;
; N/A                                     ; None                                                ; 8.017 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[25] ; clk        ;
; N/A                                     ; None                                                ; 8.017 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[25] ; clk        ;
; N/A                                     ; None                                                ; 8.017 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[25] ; clk        ;
; N/A                                     ; None                                                ; 8.017 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[25] ; clk        ;
; N/A                                     ; None                                                ; 8.017 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[25] ; clk        ;
; N/A                                     ; None                                                ; 8.017 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[25] ; clk        ;
; N/A                                     ; None                                                ; 8.017 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[25] ; clk        ;
; N/A                                     ; None                                                ; 7.746 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[27] ; clk        ;
; N/A                                     ; None                                                ; 7.746 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[27] ; clk        ;
; N/A                                     ; None                                                ; 7.746 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[27] ; clk        ;
; N/A                                     ; None                                                ; 7.746 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[27] ; clk        ;
; N/A                                     ; None                                                ; 7.746 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[27] ; clk        ;
; N/A                                     ; None                                                ; 7.746 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[27] ; clk        ;
; N/A                                     ; None                                                ; 7.746 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[27] ; clk        ;
; N/A                                     ; None                                                ; 7.746 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[27] ; clk        ;
; N/A                                     ; None                                                ; 7.718 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[16] ; clk        ;
; N/A                                     ; None                                                ; 7.718 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[16] ; clk        ;
; N/A                                     ; None                                                ; 7.718 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[16] ; clk        ;
; N/A                                     ; None                                                ; 7.718 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[16] ; clk        ;
; N/A                                     ; None                                                ; 7.718 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[16] ; clk        ;
; N/A                                     ; None                                                ; 7.718 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[16] ; clk        ;
; N/A                                     ; None                                                ; 7.718 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[16] ; clk        ;
; N/A                                     ; None                                                ; 7.718 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[16] ; clk        ;
; N/A                                     ; None                                                ; 7.696 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg0  ; data_out[4]  ; clk        ;
; N/A                                     ; None                                                ; 7.696 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg1  ; data_out[4]  ; clk        ;
; N/A                                     ; None                                                ; 7.696 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg2  ; data_out[4]  ; clk        ;
; N/A                                     ; None                                                ; 7.696 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg3  ; data_out[4]  ; clk        ;
; N/A                                     ; None                                                ; 7.696 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg4  ; data_out[4]  ; clk        ;
; N/A                                     ; None                                                ; 7.696 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg5  ; data_out[4]  ; clk        ;
; N/A                                     ; None                                                ; 7.696 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg6  ; data_out[4]  ; clk        ;
; N/A                                     ; None                                                ; 7.696 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg7  ; data_out[4]  ; clk        ;
; N/A                                     ; None                                                ; 7.581 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[31] ; clk        ;
; N/A                                     ; None                                                ; 7.581 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[31] ; clk        ;
; N/A                                     ; None                                                ; 7.581 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[31] ; clk        ;
; N/A                                     ; None                                                ; 7.581 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[31] ; clk        ;
; N/A                                     ; None                                                ; 7.581 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[31] ; clk        ;
; N/A                                     ; None                                                ; 7.581 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[31] ; clk        ;
; N/A                                     ; None                                                ; 7.581 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[31] ; clk        ;
; N/A                                     ; None                                                ; 7.581 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[31] ; clk        ;
; N/A                                     ; None                                                ; 7.504 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[29] ; clk        ;
; N/A                                     ; None                                                ; 7.504 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[29] ; clk        ;
; N/A                                     ; None                                                ; 7.504 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[29] ; clk        ;
; N/A                                     ; None                                                ; 7.504 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[29] ; clk        ;
; N/A                                     ; None                                                ; 7.504 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[29] ; clk        ;
; N/A                                     ; None                                                ; 7.504 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[29] ; clk        ;
; N/A                                     ; None                                                ; 7.504 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[29] ; clk        ;
; N/A                                     ; None                                                ; 7.504 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[29] ; clk        ;
; N/A                                     ; None                                                ; 7.391 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; data_out[15] ; clk        ;
; N/A                                     ; None                                                ; 7.391 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; data_out[15] ; clk        ;
; N/A                                     ; None                                                ; 7.391 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; data_out[15] ; clk        ;
; N/A                                     ; None                                                ; 7.391 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; data_out[15] ; clk        ;
; N/A                                     ; None                                                ; 7.391 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; data_out[15] ; clk        ;
; N/A                                     ; None                                                ; 7.391 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; data_out[15] ; clk        ;
; N/A                                     ; None                                                ; 7.391 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; data_out[15] ; clk        ;
; N/A                                     ; None                                                ; 7.391 ns   ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; data_out[15] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                  ;              ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                  ;
+---------------+-------------+-----------+-------------+------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                                                                                               ; To Clock ;
+---------------+-------------+-----------+-------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.581 ns  ; data_in[13] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk      ;
; N/A           ; None        ; -2.356 ns ; data_in[8]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk      ;
; N/A           ; None        ; -2.364 ns ; data_in[11] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk      ;
; N/A           ; None        ; -2.368 ns ; data_in[5]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk      ;
; N/A           ; None        ; -2.375 ns ; data_in[28] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg14 ; clk      ;
; N/A           ; None        ; -2.379 ns ; data_in[27] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg13 ; clk      ;
; N/A           ; None        ; -2.390 ns ; data_in[2]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk      ;
; N/A           ; None        ; -2.391 ns ; data_in[1]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk      ;
; N/A           ; None        ; -2.393 ns ; data_in[3]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk      ;
; N/A           ; None        ; -2.398 ns ; address[1]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg1  ; clk      ;
; N/A           ; None        ; -2.401 ns ; data_in[10] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk      ;
; N/A           ; None        ; -2.410 ns ; address[1]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg1  ; clk      ;
; N/A           ; None        ; -2.417 ns ; address[6]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg6  ; clk      ;
; N/A           ; None        ; -2.420 ns ; data_in[19] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg5  ; clk      ;
; N/A           ; None        ; -2.429 ns ; address[6]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg6  ; clk      ;
; N/A           ; None        ; -2.437 ns ; address[5]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg5  ; clk      ;
; N/A           ; None        ; -2.447 ns ; data_in[18] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg4  ; clk      ;
; N/A           ; None        ; -2.449 ns ; address[5]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg5  ; clk      ;
; N/A           ; None        ; -2.457 ns ; address[3]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -2.469 ns ; address[3]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3 ; clk      ;
; N/A           ; None        ; -2.471 ns ; address[6]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -2.472 ns ; address[3]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg3  ; clk      ;
; N/A           ; None        ; -2.476 ns ; data_in[29] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg15 ; clk      ;
; N/A           ; None        ; -2.481 ns ; data_in[15] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; -2.483 ns ; address[6]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6 ; clk      ;
; N/A           ; None        ; -2.484 ns ; address[3]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg3  ; clk      ;
; N/A           ; None        ; -2.509 ns ; data_in[9]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk      ;
; N/A           ; None        ; -2.509 ns ; data_in[17] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; -2.528 ns ; R/WN        ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_we_reg        ; clk      ;
; N/A           ; None        ; -2.551 ns ; address[1]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg1 ; clk      ;
; N/A           ; None        ; -2.555 ns ; data_in[0]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk      ;
; N/A           ; None        ; -2.563 ns ; address[1]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1 ; clk      ;
; N/A           ; None        ; -2.575 ns ; data_in[7]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk      ;
; N/A           ; None        ; -2.587 ns ; data_in[12] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk      ;
; N/A           ; None        ; -2.627 ns ; data_in[4]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk      ;
; N/A           ; None        ; -2.629 ns ; data_in[25] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg11 ; clk      ;
; N/A           ; None        ; -2.647 ns ; data_in[14] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk      ;
; N/A           ; None        ; -2.661 ns ; data_in[23] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg9  ; clk      ;
; N/A           ; None        ; -2.674 ns ; data_in[30] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg16 ; clk      ;
; N/A           ; None        ; -2.698 ns ; data_in[31] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg17 ; clk      ;
; N/A           ; None        ; -2.702 ns ; address[5]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -2.707 ns ; address[0]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk      ;
; N/A           ; None        ; -2.714 ns ; address[5]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5 ; clk      ;
; N/A           ; None        ; -2.724 ns ; data_in[24] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg10 ; clk      ;
; N/A           ; None        ; -2.727 ns ; address[0]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg0  ; clk      ;
; N/A           ; None        ; -2.739 ns ; data_in[22] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg8  ; clk      ;
; N/A           ; None        ; -2.756 ns ; data_in[26] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg12 ; clk      ;
; N/A           ; None        ; -2.825 ns ; R/WN        ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_we_reg       ; clk      ;
; N/A           ; None        ; -2.857 ns ; data_in[6]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk      ;
; N/A           ; None        ; -2.899 ns ; data_in[16] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; -2.912 ns ; address[7]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg7  ; clk      ;
; N/A           ; None        ; -2.924 ns ; address[7]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg7  ; clk      ;
; N/A           ; None        ; -2.944 ns ; address[2]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg2  ; clk      ;
; N/A           ; None        ; -2.956 ns ; address[2]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg2  ; clk      ;
; N/A           ; None        ; -3.140 ns ; data_in[20] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg6  ; clk      ;
; N/A           ; None        ; -3.165 ns ; address[0]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg0 ; clk      ;
; N/A           ; None        ; -3.168 ns ; address[4]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg4  ; clk      ;
; N/A           ; None        ; -3.180 ns ; address[4]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg4  ; clk      ;
; N/A           ; None        ; -3.180 ns ; address[0]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0 ; clk      ;
; N/A           ; None        ; -3.197 ns ; address[4]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -3.209 ns ; address[4]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4 ; clk      ;
; N/A           ; None        ; -3.379 ns ; data_in[21] ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg7  ; clk      ;
; N/A           ; None        ; -3.379 ns ; address[7]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -3.391 ns ; address[7]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7 ; clk      ;
; N/A           ; None        ; -3.537 ns ; address[2]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -3.549 ns ; address[2]  ; lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2 ; clk      ;
+---------------+-------------+-----------+-------------+------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Jul 19 02:30:31 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CAP -c CAP --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source memory "lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg0" and destination memory "lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_memory_reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 1.623 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y22; Fanout = 1; MEM Node = 'lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y22; Fanout = 0; MEM Node = 'lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_memory_reg0'
            Info: Total cell delay = 1.623 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.009 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 2.330 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.472 ns) = 2.330 ns; Loc. = M4K_X20_Y22; Fanout = 0; MEM Node = 'lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_memory_reg0'
                Info: Total cell delay = 1.326 ns ( 56.91 % )
                Info: Total interconnect delay = 1.004 ns ( 43.09 % )
            Info: - Longest clock path from clock "clk" to source memory is 2.339 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.481 ns) = 2.339 ns; Loc. = M4K_X20_Y22; Fanout = 1; MEM Node = 'lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg0'
                Info: Total cell delay = 1.335 ns ( 57.08 % )
                Info: Total interconnect delay = 1.004 ns ( 42.92 % )
        Info: + Micro clock to output delay of source is 0.136 ns
        Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2" (data pin = "address[2]", clock pin = "clk") is 3.774 ns
    Info: + Longest pin to memory delay is 6.077 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 4; PIN Node = 'address[2]'
        Info: 2: + IC(5.177 ns) + CELL(0.101 ns) = 6.077 ns; Loc. = M4K_X20_Y22; Fanout = 18; MEM Node = 'lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2'
        Info: Total cell delay = 0.900 ns ( 14.81 % )
        Info: Total interconnect delay = 5.177 ns ( 85.19 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.325 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.467 ns) = 2.325 ns; Loc. = M4K_X20_Y22; Fanout = 18; MEM Node = 'lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2'
        Info: Total cell delay = 1.321 ns ( 56.82 % )
        Info: Total interconnect delay = 1.004 ns ( 43.18 % )
Info: tco from clock "clk" to destination pin "data_out[30]" through memory "lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0" is 9.123 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.325 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.467 ns) = 2.325 ns; Loc. = M4K_X20_Y22; Fanout = 18; MEM Node = 'lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0'
        Info: Total cell delay = 1.321 ns ( 56.82 % )
        Info: Total interconnect delay = 1.004 ns ( 43.18 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 6.662 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y22; Fanout = 18; MEM Node = 'lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y22; Fanout = 1; MEM Node = 'lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[30]'
        Info: 3: + IC(2.810 ns) + CELL(2.002 ns) = 6.662 ns; Loc. = PIN_AB18; Fanout = 0; PIN Node = 'data_out[30]'
        Info: Total cell delay = 3.852 ns ( 57.82 % )
        Info: Total interconnect delay = 2.810 ns ( 42.18 % )
Info: th for memory "lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg13" (data pin = "data_in[13]", clock pin = "clk") is 0.581 ns
    Info: + Longest clock path from clock "clk" to destination memory is 2.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.665 ns) + CELL(0.481 ns) = 2.343 ns; Loc. = M4K_X20_Y23; Fanout = 1; MEM Node = 'lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg13'
        Info: Total cell delay = 1.335 ns ( 56.98 % )
        Info: Total interconnect delay = 1.008 ns ( 43.02 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 1.965 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'data_in[13]'
        Info: 2: + IC(1.070 ns) + CELL(0.096 ns) = 1.965 ns; Loc. = M4K_X20_Y23; Fanout = 1; MEM Node = 'lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg13'
        Info: Total cell delay = 0.895 ns ( 45.55 % )
        Info: Total interconnect delay = 1.070 ns ( 54.45 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Sun Jul 19 02:30:33 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


