#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x15a604ea0 .scope module, "tff_tb" "tff_tb" 2 1;
 .timescale 0 0;
v0x600003864e10_0 .net "Q", 0 0, v0x600003864630_0;  1 drivers
v0x600003864ea0_0 .var "T", 0 0;
v0x600003864f30_0 .var "clk", 0 0;
v0x600003864fc0_0 .net "nQ", 0 0, L_0x600003b681e0;  1 drivers
E_0x60000046c2d0 .event edge, v0x60000386c090_0;
S_0x15a605180 .scope module, "TFF1" "tff" 2 5, 3 3 0, S_0x15a604ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /INPUT 1 "clk";
L_0x60000216c2a0 .functor AND 1, L_0x600003b68280, v0x600003864630_0, C4<1>, C4<1>;
L_0x60000216c310 .functor AND 1, v0x600003864ea0_0, L_0x600003b681e0, C4<1>, C4<1>;
L_0x60000216c380 .functor OR 1, L_0x60000216c2a0, L_0x60000216c310, C4<0>, C4<0>;
v0x600003864990_0 .net "D", 0 0, L_0x60000216c380;  1 drivers
v0x600003864a20_0 .net "Q", 0 0, v0x600003864630_0;  alias, 1 drivers
v0x600003864ab0_0 .net "T", 0 0, v0x600003864ea0_0;  1 drivers
v0x600003864b40_0 .net *"_ivl_7", 0 0, L_0x600003b68280;  1 drivers
v0x600003864bd0_0 .net "clk", 0 0, v0x600003864f30_0;  1 drivers
v0x600003864c60_0 .net "nQ", 0 0, L_0x600003b681e0;  alias, 1 drivers
v0x600003864cf0_0 .net "o1", 0 0, L_0x60000216c2a0;  1 drivers
v0x600003864d80_0 .net "o2", 0 0, L_0x60000216c310;  1 drivers
L_0x600003b681e0 .reduce/nor v0x600003864630_0;
L_0x600003b68280 .reduce/nor v0x600003864ea0_0;
S_0x15a6052f0 .scope module, "REG1" "reg1" 3 10, 4 4 0, S_0x15a605180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0x6000038646c0_0 .net "clk", 0 0, v0x600003864f30_0;  alias, 1 drivers
L_0x130020058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003864750_0 .net "clr", 0 0, L_0x130020058;  1 drivers
v0x6000038647e0_0 .net "d", 0 0, L_0x60000216c380;  alias, 1 drivers
L_0x130020010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003864870_0 .net "en", 0 0, L_0x130020010;  1 drivers
v0x600003864900_0 .net "q", 0 0, v0x600003864630_0;  alias, 1 drivers
S_0x15a605460 .scope generate, "loop1[0]" "loop1[0]" 4 13, 4 13 0, S_0x15a6052f0;
 .timescale 0 0;
P_0x600001f6c340 .param/l "i" 0 4 13, +C4<00>;
S_0x12a705a00 .scope module, "DFFE1" "dffe_ref" 4 14, 5 1 0, S_0x15a605460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0x60000386c090_0 .net "clk", 0 0, v0x600003864f30_0;  alias, 1 drivers
v0x600003864360_0 .net "clr", 0 0, L_0x130020058;  alias, 1 drivers
v0x600003864510_0 .net "d", 0 0, L_0x60000216c380;  alias, 1 drivers
v0x6000038645a0_0 .net "en", 0 0, L_0x130020010;  alias, 1 drivers
v0x600003864630_0 .var "q", 0 0;
E_0x60000046c390 .event posedge, v0x600003864360_0, v0x60000386c090_0;
S_0x15a605010 .scope module, "tri_state" "tri_state" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /OUTPUT 1 "out";
o0x150018490 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600003865050_0 name=_ivl_0
o0x1500184c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000038650e0_0 .net "in", 0 0, o0x1500184c0;  0 drivers
o0x1500184f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003865170_0 .net "oe", 0 0, o0x1500184f0;  0 drivers
v0x600003865200_0 .net "out", 0 0, L_0x600003b68320;  1 drivers
L_0x600003b68320 .functor MUXZ 1, o0x150018490, o0x1500184c0, o0x1500184f0, C4<>;
    .scope S_0x12a705a00;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003864630_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x12a705a00;
T_1 ;
    %wait E_0x60000046c390;
    %load/vec4 v0x600003864360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003864630_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000038645a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x600003864510_0;
    %assign/vec4 v0x600003864630_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15a604ea0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003864f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003864ea0_0, 0, 1;
    %delay 80, 0;
    %vpi_call 2 11 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x15a604ea0;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0x600003864f30_0;
    %inv;
    %store/vec4 v0x600003864f30_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15a604ea0;
T_4 ;
    %wait E_0x60000046c2d0;
    %delay 1, 0;
    %vpi_call 2 19 "$display", "T: %b clk: %b ==> Q: %b, nQ: %b ", v0x600003864ea0_0, v0x600003864f30_0, v0x600003864e10_0, v0x600003864fc0_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tff_tb.v";
    "tff.v";
    "./reg1.v";
    "./dffe_ref.v";
    "./tri_state.v";
