// Seed: 2612316095
module module_0;
endmodule
module module_1 #(
    parameter id_14 = 32'd34,
    parameter id_4  = 32'd64,
    parameter id_9  = 32'd24
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire _id_9;
  input logic [7:0] id_8;
  input wire id_7;
  output supply1 id_6;
  module_0 modCall_1 ();
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire _id_14;
  wand id_15 = id_11 - id_8[id_9 :-1];
  assign id_6 = 1;
  logic [(  id_14  ) : id_4] id_16;
  initial $clog2(19);
  ;
endmodule
