<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="unioncvmx__gserx__lanex__pwr__ctrl.html">cvmx_gserx_lanex_pwr_ctrl</a>::<a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html">cvmx_gserx_lanex_pwr_ctrl_s</a>
  </div>
</div>
<div class="contents">
<h1>cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s Struct Reference</h1><!-- doxytag: class="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s" -->
<p><code>#include &lt;<a class="el" href="cvmx-gserx-defs_8h_source.html">cvmx-gserx-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#ad3523cf6d881359be71bfebf9d27c0cf">tx_p2s_resetn_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#aaa6e24fcd0b168f8e29ccb8ce4661e10">tx_pd_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a65cfa5045f7a2c48bf4c090e6cb7f56a">tx_elec_idle_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#abda3b805c91a43d34e5efdb4e405cde0">tx_pcs_reset_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a6661ae55f462583aacaac7650e293f03">tx_tristate_en_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a9d55bb499293768dad3c36e82559ff68">rx_lctrl_ovrrd_val</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a6f93fec3773f81f9e93b3bdcc33c215e">rx_lctrl_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a8447810ba77193a7ff0b9cf4c47e6c08">rx_resetn_ovrrd_val</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a80bb6655850a02174bb91e2424f5c2b4">rx_resetn_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a4541523a9d24a4bf3c33dd86120b6434">reserved_9_10</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a00321553e3c1d24ea457ccb16e936b4b">rx_pcs_reset_ovrrd_val</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#af0a87e5e0ea88ecd42e1fdad0b1d4523">tx_pcs_reset_ovrrd_val</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a500cc86c2817a36731038b1625abf8af">tx_sds_fifo_reset_ovrrd_val</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#ad8674ed2acd0f13132b89542a2b39561">tx_sds_fifo_reset_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a40e800603f1390bec985829148732989">reserved_15_63</a>: 49</td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a40e800603f1390bec985829148732989"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::reserved_15_63" ref="a40e800603f1390bec985829148732989" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a40e800603f1390bec985829148732989">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::reserved_15_63</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4541523a9d24a4bf3c33dd86120b6434"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::reserved_9_10" ref="a4541523a9d24a4bf3c33dd86120b6434" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a4541523a9d24a4bf3c33dd86120b6434">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::reserved_9_10</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f93fec3773f81f9e93b3bdcc33c215e"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::rx_lctrl_ovrrd_en" ref="a6f93fec3773f81f9e93b3bdcc33c215e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a6f93fec3773f81f9e93b3bdcc33c215e">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::rx_lctrl_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d55bb499293768dad3c36e82559ff68"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::rx_lctrl_ovrrd_val" ref="a9d55bb499293768dad3c36e82559ff68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a9d55bb499293768dad3c36e82559ff68">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::rx_lctrl_ovrrd_val</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a00321553e3c1d24ea457ccb16e936b4b"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::rx_pcs_reset_ovrrd_val" ref="a00321553e3c1d24ea457ccb16e936b4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a00321553e3c1d24ea457ccb16e936b4b">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::rx_pcs_reset_ovrrd_val</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a80bb6655850a02174bb91e2424f5c2b4"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::rx_resetn_ovrrd_en" ref="a80bb6655850a02174bb91e2424f5c2b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a80bb6655850a02174bb91e2424f5c2b4">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::rx_resetn_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8447810ba77193a7ff0b9cf4c47e6c08"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::rx_resetn_ovrrd_val" ref="a8447810ba77193a7ff0b9cf4c47e6c08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a8447810ba77193a7ff0b9cf4c47e6c08">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::rx_resetn_ovrrd_val</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a65cfa5045f7a2c48bf4c090e6cb7f56a"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_elec_idle_ovrrd_en" ref="a65cfa5045f7a2c48bf4c090e6cb7f56a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a65cfa5045f7a2c48bf4c090e6cb7f56a">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_elec_idle_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3523cf6d881359be71bfebf9d27c0cf"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_p2s_resetn_ovrrd_en" ref="ad3523cf6d881359be71bfebf9d27c0cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#ad3523cf6d881359be71bfebf9d27c0cf">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_p2s_resetn_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abda3b805c91a43d34e5efdb4e405cde0"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_pcs_reset_ovrrd_en" ref="abda3b805c91a43d34e5efdb4e405cde0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#abda3b805c91a43d34e5efdb4e405cde0">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_pcs_reset_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af0a87e5e0ea88ecd42e1fdad0b1d4523"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_pcs_reset_ovrrd_val" ref="af0a87e5e0ea88ecd42e1fdad0b1d4523" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#af0a87e5e0ea88ecd42e1fdad0b1d4523">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_pcs_reset_ovrrd_val</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa6e24fcd0b168f8e29ccb8ce4661e10"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_pd_ovrrd_en" ref="aaa6e24fcd0b168f8e29ccb8ce4661e10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#aaa6e24fcd0b168f8e29ccb8ce4661e10">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_pd_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8674ed2acd0f13132b89542a2b39561"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_sds_fifo_reset_ovrrd_en" ref="ad8674ed2acd0f13132b89542a2b39561" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#ad8674ed2acd0f13132b89542a2b39561">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_sds_fifo_reset_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a500cc86c2817a36731038b1625abf8af"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_sds_fifo_reset_ovrrd_val" ref="a500cc86c2817a36731038b1625abf8af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a500cc86c2817a36731038b1625abf8af">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_sds_fifo_reset_ovrrd_val</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6661ae55f462583aacaac7650e293f03"></a><!-- doxytag: member="cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_tristate_en_ovrrd_en" ref="a6661ae55f462583aacaac7650e293f03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a6661ae55f462583aacaac7650e293f03">cvmx_gserx_lanex_pwr_ctrl::cvmx_gserx_lanex_pwr_ctrl_s::tx_tristate_en_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cvmx-gserx-defs_8h_source.html">cvmx-gserx-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
