
HERMES.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002410  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08002520  08002520  00012520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800259c  0800259c  0001259c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080025a0  080025a0  000125a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  080025a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000074  20000068  0800260c  00020068  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000dc  0800260c  000200dc  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000b30b  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001b23  00000000  00000000  0002b39c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000263e  00000000  00000000  0002cebf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000568  00000000  00000000  0002f500  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000658  00000000  00000000  0002fa68  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003366  00000000  00000000  000300c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002122  00000000  00000000  00033426  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00035548  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001284  00000000  00000000  000355c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08002508 	.word	0x08002508

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08002508 	.word	0x08002508

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f092 0f00 	teq	r2, #0
 800043a:	bf14      	ite	ne
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000450:	e720      	b.n	8000294 <__adddf3+0x138>
 8000452:	bf00      	nop

08000454 <__aeabi_ul2d>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	b530      	push	{r4, r5, lr}
 800045e:	f04f 0500 	mov.w	r5, #0
 8000462:	e00a      	b.n	800047a <__aeabi_l2d+0x16>

08000464 <__aeabi_l2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000472:	d502      	bpl.n	800047a <__aeabi_l2d+0x16>
 8000474:	4240      	negs	r0, r0
 8000476:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000482:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000486:	f43f aedc 	beq.w	8000242 <__adddf3+0xe6>
 800048a:	f04f 0203 	mov.w	r2, #3
 800048e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000492:	bf18      	it	ne
 8000494:	3203      	addne	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b2:	ea40 000e 	orr.w	r0, r0, lr
 80004b6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ba:	4414      	add	r4, r2
 80004bc:	e6c1      	b.n	8000242 <__adddf3+0xe6>
 80004be:	bf00      	nop

080004c0 <__aeabi_dmul>:
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ce:	bf1d      	ittte	ne
 80004d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d4:	ea94 0f0c 	teqne	r4, ip
 80004d8:	ea95 0f0c 	teqne	r5, ip
 80004dc:	f000 f8de 	bleq	800069c <__aeabi_dmul+0x1dc>
 80004e0:	442c      	add	r4, r5
 80004e2:	ea81 0603 	eor.w	r6, r1, r3
 80004e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f2:	bf18      	it	ne
 80004f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000500:	d038      	beq.n	8000574 <__aeabi_dmul+0xb4>
 8000502:	fba0 ce02 	umull	ip, lr, r0, r2
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800050e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000512:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000516:	f04f 0600 	mov.w	r6, #0
 800051a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800051e:	f09c 0f00 	teq	ip, #0
 8000522:	bf18      	it	ne
 8000524:	f04e 0e01 	orrne.w	lr, lr, #1
 8000528:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800052c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000530:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000534:	d204      	bcs.n	8000540 <__aeabi_dmul+0x80>
 8000536:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053a:	416d      	adcs	r5, r5
 800053c:	eb46 0606 	adc.w	r6, r6, r6
 8000540:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000544:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000548:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800054c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000550:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000554:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000558:	bf88      	it	hi
 800055a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800055e:	d81e      	bhi.n	800059e <__aeabi_dmul+0xde>
 8000560:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000564:	bf08      	it	eq
 8000566:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056a:	f150 0000 	adcs.w	r0, r0, #0
 800056e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000578:	ea46 0101 	orr.w	r1, r6, r1
 800057c:	ea40 0002 	orr.w	r0, r0, r2
 8000580:	ea81 0103 	eor.w	r1, r1, r3
 8000584:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000588:	bfc2      	ittt	gt
 800058a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800058e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000592:	bd70      	popgt	{r4, r5, r6, pc}
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f04f 0e00 	mov.w	lr, #0
 800059c:	3c01      	subs	r4, #1
 800059e:	f300 80ab 	bgt.w	80006f8 <__aeabi_dmul+0x238>
 80005a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005a6:	bfde      	ittt	le
 80005a8:	2000      	movle	r0, #0
 80005aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ae:	bd70      	pople	{r4, r5, r6, pc}
 80005b0:	f1c4 0400 	rsb	r4, r4, #0
 80005b4:	3c20      	subs	r4, #32
 80005b6:	da35      	bge.n	8000624 <__aeabi_dmul+0x164>
 80005b8:	340c      	adds	r4, #12
 80005ba:	dc1b      	bgt.n	80005f4 <__aeabi_dmul+0x134>
 80005bc:	f104 0414 	add.w	r4, r4, #20
 80005c0:	f1c4 0520 	rsb	r5, r4, #32
 80005c4:	fa00 f305 	lsl.w	r3, r0, r5
 80005c8:	fa20 f004 	lsr.w	r0, r0, r4
 80005cc:	fa01 f205 	lsl.w	r2, r1, r5
 80005d0:	ea40 0002 	orr.w	r0, r0, r2
 80005d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e0:	fa21 f604 	lsr.w	r6, r1, r4
 80005e4:	eb42 0106 	adc.w	r1, r2, r6
 80005e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005ec:	bf08      	it	eq
 80005ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f1c4 040c 	rsb	r4, r4, #12
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000600:	fa20 f005 	lsr.w	r0, r0, r5
 8000604:	fa01 f204 	lsl.w	r2, r1, r4
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000610:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000614:	f141 0100 	adc.w	r1, r1, #0
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f205 	lsl.w	r2, r0, r5
 800062c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000630:	fa20 f304 	lsr.w	r3, r0, r4
 8000634:	fa01 f205 	lsl.w	r2, r1, r5
 8000638:	ea43 0302 	orr.w	r3, r3, r2
 800063c:	fa21 f004 	lsr.w	r0, r1, r4
 8000640:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000644:	fa21 f204 	lsr.w	r2, r1, r4
 8000648:	ea20 0002 	bic.w	r0, r0, r2
 800064c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f094 0f00 	teq	r4, #0
 8000660:	d10f      	bne.n	8000682 <__aeabi_dmul+0x1c2>
 8000662:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000666:	0040      	lsls	r0, r0, #1
 8000668:	eb41 0101 	adc.w	r1, r1, r1
 800066c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000670:	bf08      	it	eq
 8000672:	3c01      	subeq	r4, #1
 8000674:	d0f7      	beq.n	8000666 <__aeabi_dmul+0x1a6>
 8000676:	ea41 0106 	orr.w	r1, r1, r6
 800067a:	f095 0f00 	teq	r5, #0
 800067e:	bf18      	it	ne
 8000680:	4770      	bxne	lr
 8000682:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	eb43 0303 	adc.w	r3, r3, r3
 800068c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000690:	bf08      	it	eq
 8000692:	3d01      	subeq	r5, #1
 8000694:	d0f7      	beq.n	8000686 <__aeabi_dmul+0x1c6>
 8000696:	ea43 0306 	orr.w	r3, r3, r6
 800069a:	4770      	bx	lr
 800069c:	ea94 0f0c 	teq	r4, ip
 80006a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a4:	bf18      	it	ne
 80006a6:	ea95 0f0c 	teqne	r5, ip
 80006aa:	d00c      	beq.n	80006c6 <__aeabi_dmul+0x206>
 80006ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b0:	bf18      	it	ne
 80006b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006b6:	d1d1      	bne.n	800065c <__aeabi_dmul+0x19c>
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd70      	pop	{r4, r5, r6, pc}
 80006c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ca:	bf06      	itte	eq
 80006cc:	4610      	moveq	r0, r2
 80006ce:	4619      	moveq	r1, r3
 80006d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d4:	d019      	beq.n	800070a <__aeabi_dmul+0x24a>
 80006d6:	ea94 0f0c 	teq	r4, ip
 80006da:	d102      	bne.n	80006e2 <__aeabi_dmul+0x222>
 80006dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e0:	d113      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006e2:	ea95 0f0c 	teq	r5, ip
 80006e6:	d105      	bne.n	80006f4 <__aeabi_dmul+0x234>
 80006e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006ec:	bf1c      	itt	ne
 80006ee:	4610      	movne	r0, r2
 80006f0:	4619      	movne	r1, r3
 80006f2:	d10a      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006f4:	ea81 0103 	eor.w	r1, r1, r3
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000704:	f04f 0000 	mov.w	r0, #0
 8000708:	bd70      	pop	{r4, r5, r6, pc}
 800070a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800070e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000712:	bd70      	pop	{r4, r5, r6, pc}

08000714 <__aeabi_ddiv>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800071e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000722:	bf1d      	ittte	ne
 8000724:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000728:	ea94 0f0c 	teqne	r4, ip
 800072c:	ea95 0f0c 	teqne	r5, ip
 8000730:	f000 f8a7 	bleq	8000882 <__aeabi_ddiv+0x16e>
 8000734:	eba4 0405 	sub.w	r4, r4, r5
 8000738:	ea81 0e03 	eor.w	lr, r1, r3
 800073c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000740:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000744:	f000 8088 	beq.w	8000858 <__aeabi_ddiv+0x144>
 8000748:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800074c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000750:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000754:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000758:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800075c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000760:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000764:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000768:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800076c:	429d      	cmp	r5, r3
 800076e:	bf08      	it	eq
 8000770:	4296      	cmpeq	r6, r2
 8000772:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000776:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077a:	d202      	bcs.n	8000782 <__aeabi_ddiv+0x6e>
 800077c:	085b      	lsrs	r3, r3, #1
 800077e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000782:	1ab6      	subs	r6, r6, r2
 8000784:	eb65 0503 	sbc.w	r5, r5, r3
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	ea4f 0232 	mov.w	r2, r2, rrx
 800078e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000792:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000796:	ebb6 0e02 	subs.w	lr, r6, r2
 800079a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800079e:	bf22      	ittt	cs
 80007a0:	1ab6      	subcs	r6, r6, r2
 80007a2:	4675      	movcs	r5, lr
 80007a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f4:	d018      	beq.n	8000828 <__aeabi_ddiv+0x114>
 80007f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80007fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000802:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000806:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800080e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000812:	d1c0      	bne.n	8000796 <__aeabi_ddiv+0x82>
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	d10b      	bne.n	8000832 <__aeabi_ddiv+0x11e>
 800081a:	ea41 0100 	orr.w	r1, r1, r0
 800081e:	f04f 0000 	mov.w	r0, #0
 8000822:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000826:	e7b6      	b.n	8000796 <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	bf04      	itt	eq
 800082e:	4301      	orreq	r1, r0
 8000830:	2000      	moveq	r0, #0
 8000832:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000836:	bf88      	it	hi
 8000838:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800083c:	f63f aeaf 	bhi.w	800059e <__aeabi_dmul+0xde>
 8000840:	ebb5 0c03 	subs.w	ip, r5, r3
 8000844:	bf04      	itt	eq
 8000846:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800084e:	f150 0000 	adcs.w	r0, r0, #0
 8000852:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000856:	bd70      	pop	{r4, r5, r6, pc}
 8000858:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800085c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000860:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000864:	bfc2      	ittt	gt
 8000866:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800086e:	bd70      	popgt	{r4, r5, r6, pc}
 8000870:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000874:	f04f 0e00 	mov.w	lr, #0
 8000878:	3c01      	subs	r4, #1
 800087a:	e690      	b.n	800059e <__aeabi_dmul+0xde>
 800087c:	ea45 0e06 	orr.w	lr, r5, r6
 8000880:	e68d      	b.n	800059e <__aeabi_dmul+0xde>
 8000882:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000886:	ea94 0f0c 	teq	r4, ip
 800088a:	bf08      	it	eq
 800088c:	ea95 0f0c 	teqeq	r5, ip
 8000890:	f43f af3b 	beq.w	800070a <__aeabi_dmul+0x24a>
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	d10a      	bne.n	80008b0 <__aeabi_ddiv+0x19c>
 800089a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800089e:	f47f af34 	bne.w	800070a <__aeabi_dmul+0x24a>
 80008a2:	ea95 0f0c 	teq	r5, ip
 80008a6:	f47f af25 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008aa:	4610      	mov	r0, r2
 80008ac:	4619      	mov	r1, r3
 80008ae:	e72c      	b.n	800070a <__aeabi_dmul+0x24a>
 80008b0:	ea95 0f0c 	teq	r5, ip
 80008b4:	d106      	bne.n	80008c4 <__aeabi_ddiv+0x1b0>
 80008b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ba:	f43f aefd 	beq.w	80006b8 <__aeabi_dmul+0x1f8>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e722      	b.n	800070a <__aeabi_dmul+0x24a>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	f47f aec5 	bne.w	800065c <__aeabi_dmul+0x19c>
 80008d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008d6:	f47f af0d 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008de:	f47f aeeb 	bne.w	80006b8 <__aeabi_dmul+0x1f8>
 80008e2:	e712      	b.n	800070a <__aeabi_dmul+0x24a>

080008e4 <__aeabi_d2iz>:
 80008e4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008e8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008ec:	d215      	bcs.n	800091a <__aeabi_d2iz+0x36>
 80008ee:	d511      	bpl.n	8000914 <__aeabi_d2iz+0x30>
 80008f0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008f8:	d912      	bls.n	8000920 <__aeabi_d2iz+0x3c>
 80008fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000902:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000906:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800090a:	fa23 f002 	lsr.w	r0, r3, r2
 800090e:	bf18      	it	ne
 8000910:	4240      	negne	r0, r0
 8000912:	4770      	bx	lr
 8000914:	f04f 0000 	mov.w	r0, #0
 8000918:	4770      	bx	lr
 800091a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800091e:	d105      	bne.n	800092c <__aeabi_d2iz+0x48>
 8000920:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000924:	bf08      	it	eq
 8000926:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800092a:	4770      	bx	lr
 800092c:	f04f 0000 	mov.w	r0, #0
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop

08000934 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000934:	4b08      	ldr	r3, [pc, #32]	; (8000958 <HAL_InitTick+0x24>)
{
 8000936:	b510      	push	{r4, lr}
 8000938:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800093a:	6818      	ldr	r0, [r3, #0]
 800093c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000940:	fbb0 f0f3 	udiv	r0, r0, r3
 8000944:	f000 f88c 	bl	8000a60 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000948:	2200      	movs	r2, #0
 800094a:	4621      	mov	r1, r4
 800094c:	f04f 30ff 	mov.w	r0, #4294967295
 8000950:	f000 f846 	bl	80009e0 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000954:	2000      	movs	r0, #0
 8000956:	bd10      	pop	{r4, pc}
 8000958:	20000000 	.word	0x20000000

0800095c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800095c:	4a07      	ldr	r2, [pc, #28]	; (800097c <HAL_Init+0x20>)
{
 800095e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000960:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000962:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000964:	f043 0310 	orr.w	r3, r3, #16
 8000968:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800096a:	f000 f827 	bl	80009bc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800096e:	2000      	movs	r0, #0
 8000970:	f7ff ffe0 	bl	8000934 <HAL_InitTick>
  HAL_MspInit();
 8000974:	f001 f88e 	bl	8001a94 <HAL_MspInit>
}
 8000978:	2000      	movs	r0, #0
 800097a:	bd08      	pop	{r3, pc}
 800097c:	40022000 	.word	0x40022000

08000980 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000980:	4a02      	ldr	r2, [pc, #8]	; (800098c <HAL_IncTick+0xc>)
 8000982:	6813      	ldr	r3, [r2, #0]
 8000984:	3301      	adds	r3, #1
 8000986:	6013      	str	r3, [r2, #0]
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	20000094 	.word	0x20000094

08000990 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000990:	4b01      	ldr	r3, [pc, #4]	; (8000998 <HAL_GetTick+0x8>)
 8000992:	6818      	ldr	r0, [r3, #0]
}
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	20000094 	.word	0x20000094

0800099c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800099c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800099e:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80009a0:	f7ff fff6 	bl	8000990 <HAL_GetTick>
 80009a4:	4605      	mov	r5, r0
  uint32_t wait = Delay;
 80009a6:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009a8:	1c63      	adds	r3, r4, #1
  {
     wait++;
 80009aa:	bf18      	it	ne
 80009ac:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80009ae:	f7ff ffef 	bl	8000990 <HAL_GetTick>
 80009b2:	1b40      	subs	r0, r0, r5
 80009b4:	42a0      	cmp	r0, r4
 80009b6:	d3fa      	bcc.n	80009ae <HAL_Delay+0x12>
  {
  }
}
 80009b8:	b003      	add	sp, #12
 80009ba:	bd30      	pop	{r4, r5, pc}

080009bc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009bc:	4a07      	ldr	r2, [pc, #28]	; (80009dc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80009be:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009c0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80009c2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009c6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80009ca:	041b      	lsls	r3, r3, #16
 80009cc:	0c1b      	lsrs	r3, r3, #16
 80009ce:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80009d6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80009d8:	60d3      	str	r3, [r2, #12]
 80009da:	4770      	bx	lr
 80009dc:	e000ed00 	.word	0xe000ed00

080009e0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009e0:	4b17      	ldr	r3, [pc, #92]	; (8000a40 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009e2:	b530      	push	{r4, r5, lr}
 80009e4:	68dc      	ldr	r4, [r3, #12]
 80009e6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009ea:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009ee:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009f0:	2b04      	cmp	r3, #4
 80009f2:	bf28      	it	cs
 80009f4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009f6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009f8:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009fc:	bf98      	it	ls
 80009fe:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a00:	fa05 f303 	lsl.w	r3, r5, r3
 8000a04:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a08:	bf88      	it	hi
 8000a0a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a0c:	4019      	ands	r1, r3
 8000a0e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a10:	fa05 f404 	lsl.w	r4, r5, r4
 8000a14:	3c01      	subs	r4, #1
 8000a16:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000a18:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a1a:	ea42 0201 	orr.w	r2, r2, r1
 8000a1e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a22:	bfaf      	iteee	ge
 8000a24:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a28:	4b06      	ldrlt	r3, [pc, #24]	; (8000a44 <HAL_NVIC_SetPriority+0x64>)
 8000a2a:	f000 000f 	andlt.w	r0, r0, #15
 8000a2e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a30:	bfa5      	ittet	ge
 8000a32:	b2d2      	uxtbge	r2, r2
 8000a34:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a38:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a3a:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000a3e:	bd30      	pop	{r4, r5, pc}
 8000a40:	e000ed00 	.word	0xe000ed00
 8000a44:	e000ed14 	.word	0xe000ed14

08000a48 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000a48:	2301      	movs	r3, #1
 8000a4a:	0942      	lsrs	r2, r0, #5
 8000a4c:	f000 001f 	and.w	r0, r0, #31
 8000a50:	fa03 f000 	lsl.w	r0, r3, r0
 8000a54:	4b01      	ldr	r3, [pc, #4]	; (8000a5c <HAL_NVIC_EnableIRQ+0x14>)
 8000a56:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000a5a:	4770      	bx	lr
 8000a5c:	e000e100 	.word	0xe000e100

08000a60 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a60:	3801      	subs	r0, #1
 8000a62:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a66:	d20a      	bcs.n	8000a7e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a68:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a6a:	4b06      	ldr	r3, [pc, #24]	; (8000a84 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a6c:	4a06      	ldr	r2, [pc, #24]	; (8000a88 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a6e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a70:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a74:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a76:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a78:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000a7e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	e000e010 	.word	0xe000e010
 8000a88:	e000ed00 	.word	0xe000ed00

08000a8c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000a8c:	4b04      	ldr	r3, [pc, #16]	; (8000aa0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000a8e:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	bf0c      	ite	eq
 8000a94:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000a98:	f022 0204 	bicne.w	r2, r2, #4
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	4770      	bx	lr
 8000aa0:	e000e010 	.word	0xe000e010

08000aa4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000aa4:	4770      	bx	lr

08000aa6 <HAL_SYSTICK_IRQHandler>:
{
 8000aa6:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000aa8:	f7ff fffc 	bl	8000aa4 <HAL_SYSTICK_Callback>
 8000aac:	bd08      	pop	{r3, pc}
	...

08000ab0 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ab0:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8000ab4:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ab6:	2b02      	cmp	r3, #2
 8000ab8:	d003      	beq.n	8000ac2 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000aba:	2304      	movs	r3, #4
 8000abc:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000abe:	2001      	movs	r0, #1
 8000ac0:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ac2:	6803      	ldr	r3, [r0, #0]
 8000ac4:	681a      	ldr	r2, [r3, #0]
 8000ac6:	f022 020e 	bic.w	r2, r2, #14
 8000aca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	f022 0201 	bic.w	r2, r2, #1
 8000ad2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000ad4:	4a18      	ldr	r2, [pc, #96]	; (8000b38 <HAL_DMA_Abort_IT+0x88>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d01f      	beq.n	8000b1a <HAL_DMA_Abort_IT+0x6a>
 8000ada:	3214      	adds	r2, #20
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d01e      	beq.n	8000b1e <HAL_DMA_Abort_IT+0x6e>
 8000ae0:	3214      	adds	r2, #20
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d01d      	beq.n	8000b22 <HAL_DMA_Abort_IT+0x72>
 8000ae6:	3214      	adds	r2, #20
 8000ae8:	4293      	cmp	r3, r2
 8000aea:	d01d      	beq.n	8000b28 <HAL_DMA_Abort_IT+0x78>
 8000aec:	3214      	adds	r2, #20
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d01d      	beq.n	8000b2e <HAL_DMA_Abort_IT+0x7e>
 8000af2:	3214      	adds	r2, #20
 8000af4:	4293      	cmp	r3, r2
 8000af6:	bf0c      	ite	eq
 8000af8:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8000afc:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8000b00:	4a0e      	ldr	r2, [pc, #56]	; (8000b3c <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b02:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000b04:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000b06:	2301      	movs	r3, #1
 8000b08:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000b0c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000b0e:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000b12:	b17b      	cbz	r3, 8000b34 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 8000b14:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000b16:	4620      	mov	r0, r4
 8000b18:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	e7f0      	b.n	8000b00 <HAL_DMA_Abort_IT+0x50>
 8000b1e:	2310      	movs	r3, #16
 8000b20:	e7ee      	b.n	8000b00 <HAL_DMA_Abort_IT+0x50>
 8000b22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b26:	e7eb      	b.n	8000b00 <HAL_DMA_Abort_IT+0x50>
 8000b28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b2c:	e7e8      	b.n	8000b00 <HAL_DMA_Abort_IT+0x50>
 8000b2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b32:	e7e5      	b.n	8000b00 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8000b34:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 8000b36:	bd10      	pop	{r4, pc}
 8000b38:	40020008 	.word	0x40020008
 8000b3c:	40020000 	.word	0x40020000

08000b40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000b44:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000b46:	4616      	mov	r6, r2
 8000b48:	4b65      	ldr	r3, [pc, #404]	; (8000ce0 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b4a:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000cf0 <HAL_GPIO_Init+0x1b0>
 8000b4e:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000cf4 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8000b52:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b56:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000b58:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b5c:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8000b60:	45a0      	cmp	r8, r4
 8000b62:	d17f      	bne.n	8000c64 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8000b64:	684d      	ldr	r5, [r1, #4]
 8000b66:	2d12      	cmp	r5, #18
 8000b68:	f000 80af 	beq.w	8000cca <HAL_GPIO_Init+0x18a>
 8000b6c:	f200 8088 	bhi.w	8000c80 <HAL_GPIO_Init+0x140>
 8000b70:	2d02      	cmp	r5, #2
 8000b72:	f000 80a7 	beq.w	8000cc4 <HAL_GPIO_Init+0x184>
 8000b76:	d87c      	bhi.n	8000c72 <HAL_GPIO_Init+0x132>
 8000b78:	2d00      	cmp	r5, #0
 8000b7a:	f000 808e 	beq.w	8000c9a <HAL_GPIO_Init+0x15a>
 8000b7e:	2d01      	cmp	r5, #1
 8000b80:	f000 809e 	beq.w	8000cc0 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8000b84:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b88:	2cff      	cmp	r4, #255	; 0xff
 8000b8a:	bf93      	iteet	ls
 8000b8c:	4682      	movls	sl, r0
 8000b8e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000b92:	3d08      	subhi	r5, #8
 8000b94:	f8d0 b000 	ldrls.w	fp, [r0]
 8000b98:	bf92      	itee	ls
 8000b9a:	00b5      	lslls	r5, r6, #2
 8000b9c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000ba0:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8000ba2:	fa09 f805 	lsl.w	r8, r9, r5
 8000ba6:	ea2b 0808 	bic.w	r8, fp, r8
 8000baa:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bae:	bf88      	it	hi
 8000bb0:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8000bb4:	ea48 0505 	orr.w	r5, r8, r5
 8000bb8:	f8ca 5000 	str.w	r5, [sl]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000bbc:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000bc0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000bc4:	d04e      	beq.n	8000c64 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bc6:	4d47      	ldr	r5, [pc, #284]	; (8000ce4 <HAL_GPIO_Init+0x1a4>)
 8000bc8:	4f46      	ldr	r7, [pc, #280]	; (8000ce4 <HAL_GPIO_Init+0x1a4>)
 8000bca:	69ad      	ldr	r5, [r5, #24]
 8000bcc:	f026 0803 	bic.w	r8, r6, #3
 8000bd0:	f045 0501 	orr.w	r5, r5, #1
 8000bd4:	61bd      	str	r5, [r7, #24]
 8000bd6:	69bd      	ldr	r5, [r7, #24]
 8000bd8:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000bdc:	f005 0501 	and.w	r5, r5, #1
 8000be0:	9501      	str	r5, [sp, #4]
 8000be2:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000be6:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bea:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000bec:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000bf0:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000bf4:	fa09 f90b 	lsl.w	r9, r9, fp
 8000bf8:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000bfc:	4d3a      	ldr	r5, [pc, #232]	; (8000ce8 <HAL_GPIO_Init+0x1a8>)
 8000bfe:	42a8      	cmp	r0, r5
 8000c00:	d068      	beq.n	8000cd4 <HAL_GPIO_Init+0x194>
 8000c02:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c06:	42a8      	cmp	r0, r5
 8000c08:	d066      	beq.n	8000cd8 <HAL_GPIO_Init+0x198>
 8000c0a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c0e:	42a8      	cmp	r0, r5
 8000c10:	d064      	beq.n	8000cdc <HAL_GPIO_Init+0x19c>
 8000c12:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c16:	42a8      	cmp	r0, r5
 8000c18:	bf0c      	ite	eq
 8000c1a:	2503      	moveq	r5, #3
 8000c1c:	2504      	movne	r5, #4
 8000c1e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000c22:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8000c26:	f8c8 5008 	str.w	r5, [r8, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8000c2a:	681d      	ldr	r5, [r3, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c2c:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent); 
 8000c30:	bf14      	ite	ne
 8000c32:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8000c34:	43a5      	biceq	r5, r4
 8000c36:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8000c38:	685d      	ldr	r5, [r3, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c3a:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent); 
 8000c3e:	bf14      	ite	ne
 8000c40:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8000c42:	43a5      	biceq	r5, r4
 8000c44:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8000c46:	689d      	ldr	r5, [r3, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c48:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent); 
 8000c4c:	bf14      	ite	ne
 8000c4e:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8000c50:	43a5      	biceq	r5, r4
 8000c52:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8000c54:	68dd      	ldr	r5, [r3, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c56:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent); 
 8000c5a:	bf14      	ite	ne
 8000c5c:	432c      	orrne	r4, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8000c5e:	ea25 0404 	biceq.w	r4, r5, r4
 8000c62:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000c64:	3601      	adds	r6, #1
 8000c66:	2e10      	cmp	r6, #16
 8000c68:	f47f af73 	bne.w	8000b52 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8000c6c:	b003      	add	sp, #12
 8000c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8000c72:	2d03      	cmp	r5, #3
 8000c74:	d022      	beq.n	8000cbc <HAL_GPIO_Init+0x17c>
 8000c76:	2d11      	cmp	r5, #17
 8000c78:	d184      	bne.n	8000b84 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c7a:	68ca      	ldr	r2, [r1, #12]
 8000c7c:	3204      	adds	r2, #4
          break;
 8000c7e:	e781      	b.n	8000b84 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000c80:	4f1a      	ldr	r7, [pc, #104]	; (8000cec <HAL_GPIO_Init+0x1ac>)
 8000c82:	42bd      	cmp	r5, r7
 8000c84:	d009      	beq.n	8000c9a <HAL_GPIO_Init+0x15a>
 8000c86:	d812      	bhi.n	8000cae <HAL_GPIO_Init+0x16e>
 8000c88:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000cf8 <HAL_GPIO_Init+0x1b8>
 8000c8c:	454d      	cmp	r5, r9
 8000c8e:	d004      	beq.n	8000c9a <HAL_GPIO_Init+0x15a>
 8000c90:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000c94:	454d      	cmp	r5, r9
 8000c96:	f47f af75 	bne.w	8000b84 <HAL_GPIO_Init+0x44>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8000c9a:	688a      	ldr	r2, [r1, #8]
 8000c9c:	b1c2      	cbz	r2, 8000cd0 <HAL_GPIO_Init+0x190>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8000c9e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000ca0:	bf0c      	ite	eq
 8000ca2:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000ca6:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000caa:	2208      	movs	r2, #8
 8000cac:	e76a      	b.n	8000b84 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000cae:	4575      	cmp	r5, lr
 8000cb0:	d0f3      	beq.n	8000c9a <HAL_GPIO_Init+0x15a>
 8000cb2:	4565      	cmp	r5, ip
 8000cb4:	d0f1      	beq.n	8000c9a <HAL_GPIO_Init+0x15a>
 8000cb6:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000cfc <HAL_GPIO_Init+0x1bc>
 8000cba:	e7eb      	b.n	8000c94 <HAL_GPIO_Init+0x154>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	e761      	b.n	8000b84 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000cc0:	68ca      	ldr	r2, [r1, #12]
          break;
 8000cc2:	e75f      	b.n	8000b84 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000cc4:	68ca      	ldr	r2, [r1, #12]
 8000cc6:	3208      	adds	r2, #8
          break;
 8000cc8:	e75c      	b.n	8000b84 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000cca:	68ca      	ldr	r2, [r1, #12]
 8000ccc:	320c      	adds	r2, #12
          break;
 8000cce:	e759      	b.n	8000b84 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cd0:	2204      	movs	r2, #4
 8000cd2:	e757      	b.n	8000b84 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000cd4:	2500      	movs	r5, #0
 8000cd6:	e7a2      	b.n	8000c1e <HAL_GPIO_Init+0xde>
 8000cd8:	2501      	movs	r5, #1
 8000cda:	e7a0      	b.n	8000c1e <HAL_GPIO_Init+0xde>
 8000cdc:	2502      	movs	r5, #2
 8000cde:	e79e      	b.n	8000c1e <HAL_GPIO_Init+0xde>
 8000ce0:	40010400 	.word	0x40010400
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	40010800 	.word	0x40010800
 8000cec:	10210000 	.word	0x10210000
 8000cf0:	10310000 	.word	0x10310000
 8000cf4:	10320000 	.word	0x10320000
 8000cf8:	10110000 	.word	0x10110000
 8000cfc:	10220000 	.word	0x10220000

08000d00 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d00:	b10a      	cbz	r2, 8000d06 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000d02:	6101      	str	r1, [r0, #16]
 8000d04:	4770      	bx	lr
 8000d06:	0409      	lsls	r1, r1, #16
 8000d08:	e7fb      	b.n	8000d02 <HAL_GPIO_WritePin+0x2>

08000d0a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000d0a:	68c3      	ldr	r3, [r0, #12]
 8000d0c:	4059      	eors	r1, r3
 8000d0e:	60c1      	str	r1, [r0, #12]
 8000d10:	4770      	bx	lr
	...

08000d14 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000d14:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000d16:	4b04      	ldr	r3, [pc, #16]	; (8000d28 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000d18:	6959      	ldr	r1, [r3, #20]
 8000d1a:	4201      	tst	r1, r0
 8000d1c:	d002      	beq.n	8000d24 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000d1e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000d20:	f000 fe9a 	bl	8001a58 <HAL_GPIO_EXTI_Callback>
 8000d24:	bd08      	pop	{r3, pc}
 8000d26:	bf00      	nop
 8000d28:	40010400 	.word	0x40010400

08000d2c <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d2c:	6803      	ldr	r3, [r0, #0]
{
 8000d2e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d32:	07db      	lsls	r3, r3, #31
{
 8000d34:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d36:	d410      	bmi.n	8000d5a <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d38:	682b      	ldr	r3, [r5, #0]
 8000d3a:	079f      	lsls	r7, r3, #30
 8000d3c:	d45e      	bmi.n	8000dfc <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d3e:	682b      	ldr	r3, [r5, #0]
 8000d40:	0719      	lsls	r1, r3, #28
 8000d42:	f100 8095 	bmi.w	8000e70 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d46:	682b      	ldr	r3, [r5, #0]
 8000d48:	075a      	lsls	r2, r3, #29
 8000d4a:	f100 80bf 	bmi.w	8000ecc <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d4e:	69ea      	ldr	r2, [r5, #28]
 8000d50:	2a00      	cmp	r2, #0
 8000d52:	f040 812d 	bne.w	8000fb0 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000d56:	2000      	movs	r0, #0
 8000d58:	e014      	b.n	8000d84 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d5a:	4c90      	ldr	r4, [pc, #576]	; (8000f9c <HAL_RCC_OscConfig+0x270>)
 8000d5c:	6863      	ldr	r3, [r4, #4]
 8000d5e:	f003 030c 	and.w	r3, r3, #12
 8000d62:	2b04      	cmp	r3, #4
 8000d64:	d007      	beq.n	8000d76 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d66:	6863      	ldr	r3, [r4, #4]
 8000d68:	f003 030c 	and.w	r3, r3, #12
 8000d6c:	2b08      	cmp	r3, #8
 8000d6e:	d10c      	bne.n	8000d8a <HAL_RCC_OscConfig+0x5e>
 8000d70:	6863      	ldr	r3, [r4, #4]
 8000d72:	03de      	lsls	r6, r3, #15
 8000d74:	d509      	bpl.n	8000d8a <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d76:	6823      	ldr	r3, [r4, #0]
 8000d78:	039c      	lsls	r4, r3, #14
 8000d7a:	d5dd      	bpl.n	8000d38 <HAL_RCC_OscConfig+0xc>
 8000d7c:	686b      	ldr	r3, [r5, #4]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d1da      	bne.n	8000d38 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000d82:	2001      	movs	r0, #1
}
 8000d84:	b002      	add	sp, #8
 8000d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d8a:	686b      	ldr	r3, [r5, #4]
 8000d8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d90:	d110      	bne.n	8000db4 <HAL_RCC_OscConfig+0x88>
 8000d92:	6823      	ldr	r3, [r4, #0]
 8000d94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d98:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000d9a:	f7ff fdf9 	bl	8000990 <HAL_GetTick>
 8000d9e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000da0:	6823      	ldr	r3, [r4, #0]
 8000da2:	0398      	lsls	r0, r3, #14
 8000da4:	d4c8      	bmi.n	8000d38 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000da6:	f7ff fdf3 	bl	8000990 <HAL_GetTick>
 8000daa:	1b80      	subs	r0, r0, r6
 8000dac:	2864      	cmp	r0, #100	; 0x64
 8000dae:	d9f7      	bls.n	8000da0 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000db0:	2003      	movs	r0, #3
 8000db2:	e7e7      	b.n	8000d84 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000db4:	b99b      	cbnz	r3, 8000dde <HAL_RCC_OscConfig+0xb2>
 8000db6:	6823      	ldr	r3, [r4, #0]
 8000db8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dbc:	6023      	str	r3, [r4, #0]
 8000dbe:	6823      	ldr	r3, [r4, #0]
 8000dc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dc4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000dc6:	f7ff fde3 	bl	8000990 <HAL_GetTick>
 8000dca:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dcc:	6823      	ldr	r3, [r4, #0]
 8000dce:	0399      	lsls	r1, r3, #14
 8000dd0:	d5b2      	bpl.n	8000d38 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dd2:	f7ff fddd 	bl	8000990 <HAL_GetTick>
 8000dd6:	1b80      	subs	r0, r0, r6
 8000dd8:	2864      	cmp	r0, #100	; 0x64
 8000dda:	d9f7      	bls.n	8000dcc <HAL_RCC_OscConfig+0xa0>
 8000ddc:	e7e8      	b.n	8000db0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dde:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000de2:	6823      	ldr	r3, [r4, #0]
 8000de4:	d103      	bne.n	8000dee <HAL_RCC_OscConfig+0xc2>
 8000de6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dea:	6023      	str	r3, [r4, #0]
 8000dec:	e7d1      	b.n	8000d92 <HAL_RCC_OscConfig+0x66>
 8000dee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000df2:	6023      	str	r3, [r4, #0]
 8000df4:	6823      	ldr	r3, [r4, #0]
 8000df6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dfa:	e7cd      	b.n	8000d98 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000dfc:	4c67      	ldr	r4, [pc, #412]	; (8000f9c <HAL_RCC_OscConfig+0x270>)
 8000dfe:	6863      	ldr	r3, [r4, #4]
 8000e00:	f013 0f0c 	tst.w	r3, #12
 8000e04:	d007      	beq.n	8000e16 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e06:	6863      	ldr	r3, [r4, #4]
 8000e08:	f003 030c 	and.w	r3, r3, #12
 8000e0c:	2b08      	cmp	r3, #8
 8000e0e:	d110      	bne.n	8000e32 <HAL_RCC_OscConfig+0x106>
 8000e10:	6863      	ldr	r3, [r4, #4]
 8000e12:	03da      	lsls	r2, r3, #15
 8000e14:	d40d      	bmi.n	8000e32 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e16:	6823      	ldr	r3, [r4, #0]
 8000e18:	079b      	lsls	r3, r3, #30
 8000e1a:	d502      	bpl.n	8000e22 <HAL_RCC_OscConfig+0xf6>
 8000e1c:	692b      	ldr	r3, [r5, #16]
 8000e1e:	2b01      	cmp	r3, #1
 8000e20:	d1af      	bne.n	8000d82 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e22:	6823      	ldr	r3, [r4, #0]
 8000e24:	696a      	ldr	r2, [r5, #20]
 8000e26:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000e2a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000e2e:	6023      	str	r3, [r4, #0]
 8000e30:	e785      	b.n	8000d3e <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e32:	692a      	ldr	r2, [r5, #16]
 8000e34:	4b5a      	ldr	r3, [pc, #360]	; (8000fa0 <HAL_RCC_OscConfig+0x274>)
 8000e36:	b16a      	cbz	r2, 8000e54 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000e38:	2201      	movs	r2, #1
 8000e3a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e3c:	f7ff fda8 	bl	8000990 <HAL_GetTick>
 8000e40:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e42:	6823      	ldr	r3, [r4, #0]
 8000e44:	079f      	lsls	r7, r3, #30
 8000e46:	d4ec      	bmi.n	8000e22 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e48:	f7ff fda2 	bl	8000990 <HAL_GetTick>
 8000e4c:	1b80      	subs	r0, r0, r6
 8000e4e:	2802      	cmp	r0, #2
 8000e50:	d9f7      	bls.n	8000e42 <HAL_RCC_OscConfig+0x116>
 8000e52:	e7ad      	b.n	8000db0 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000e54:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e56:	f7ff fd9b 	bl	8000990 <HAL_GetTick>
 8000e5a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e5c:	6823      	ldr	r3, [r4, #0]
 8000e5e:	0798      	lsls	r0, r3, #30
 8000e60:	f57f af6d 	bpl.w	8000d3e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e64:	f7ff fd94 	bl	8000990 <HAL_GetTick>
 8000e68:	1b80      	subs	r0, r0, r6
 8000e6a:	2802      	cmp	r0, #2
 8000e6c:	d9f6      	bls.n	8000e5c <HAL_RCC_OscConfig+0x130>
 8000e6e:	e79f      	b.n	8000db0 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e70:	69aa      	ldr	r2, [r5, #24]
 8000e72:	4c4a      	ldr	r4, [pc, #296]	; (8000f9c <HAL_RCC_OscConfig+0x270>)
 8000e74:	4b4b      	ldr	r3, [pc, #300]	; (8000fa4 <HAL_RCC_OscConfig+0x278>)
 8000e76:	b1da      	cbz	r2, 8000eb0 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000e78:	2201      	movs	r2, #1
 8000e7a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000e7c:	f7ff fd88 	bl	8000990 <HAL_GetTick>
 8000e80:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e84:	079b      	lsls	r3, r3, #30
 8000e86:	d50d      	bpl.n	8000ea4 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000e88:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000e8c:	4b46      	ldr	r3, [pc, #280]	; (8000fa8 <HAL_RCC_OscConfig+0x27c>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e94:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000e96:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000e98:	9b01      	ldr	r3, [sp, #4]
 8000e9a:	1e5a      	subs	r2, r3, #1
 8000e9c:	9201      	str	r2, [sp, #4]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d1f9      	bne.n	8000e96 <HAL_RCC_OscConfig+0x16a>
 8000ea2:	e750      	b.n	8000d46 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ea4:	f7ff fd74 	bl	8000990 <HAL_GetTick>
 8000ea8:	1b80      	subs	r0, r0, r6
 8000eaa:	2802      	cmp	r0, #2
 8000eac:	d9e9      	bls.n	8000e82 <HAL_RCC_OscConfig+0x156>
 8000eae:	e77f      	b.n	8000db0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000eb0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000eb2:	f7ff fd6d 	bl	8000990 <HAL_GetTick>
 8000eb6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000eb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000eba:	079f      	lsls	r7, r3, #30
 8000ebc:	f57f af43 	bpl.w	8000d46 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ec0:	f7ff fd66 	bl	8000990 <HAL_GetTick>
 8000ec4:	1b80      	subs	r0, r0, r6
 8000ec6:	2802      	cmp	r0, #2
 8000ec8:	d9f6      	bls.n	8000eb8 <HAL_RCC_OscConfig+0x18c>
 8000eca:	e771      	b.n	8000db0 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ecc:	4c33      	ldr	r4, [pc, #204]	; (8000f9c <HAL_RCC_OscConfig+0x270>)
 8000ece:	69e3      	ldr	r3, [r4, #28]
 8000ed0:	00d8      	lsls	r0, r3, #3
 8000ed2:	d424      	bmi.n	8000f1e <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000ed4:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ed6:	69e3      	ldr	r3, [r4, #28]
 8000ed8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000edc:	61e3      	str	r3, [r4, #28]
 8000ede:	69e3      	ldr	r3, [r4, #28]
 8000ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ee4:	9300      	str	r3, [sp, #0]
 8000ee6:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ee8:	4e30      	ldr	r6, [pc, #192]	; (8000fac <HAL_RCC_OscConfig+0x280>)
 8000eea:	6833      	ldr	r3, [r6, #0]
 8000eec:	05d9      	lsls	r1, r3, #23
 8000eee:	d518      	bpl.n	8000f22 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ef0:	68eb      	ldr	r3, [r5, #12]
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d126      	bne.n	8000f44 <HAL_RCC_OscConfig+0x218>
 8000ef6:	6a23      	ldr	r3, [r4, #32]
 8000ef8:	f043 0301 	orr.w	r3, r3, #1
 8000efc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000efe:	f7ff fd47 	bl	8000990 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f02:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000f06:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f08:	6a23      	ldr	r3, [r4, #32]
 8000f0a:	079b      	lsls	r3, r3, #30
 8000f0c:	d53f      	bpl.n	8000f8e <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000f0e:	2f00      	cmp	r7, #0
 8000f10:	f43f af1d 	beq.w	8000d4e <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f14:	69e3      	ldr	r3, [r4, #28]
 8000f16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f1a:	61e3      	str	r3, [r4, #28]
 8000f1c:	e717      	b.n	8000d4e <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000f1e:	2700      	movs	r7, #0
 8000f20:	e7e2      	b.n	8000ee8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f22:	6833      	ldr	r3, [r6, #0]
 8000f24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f28:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000f2a:	f7ff fd31 	bl	8000990 <HAL_GetTick>
 8000f2e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f30:	6833      	ldr	r3, [r6, #0]
 8000f32:	05da      	lsls	r2, r3, #23
 8000f34:	d4dc      	bmi.n	8000ef0 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f36:	f7ff fd2b 	bl	8000990 <HAL_GetTick>
 8000f3a:	eba0 0008 	sub.w	r0, r0, r8
 8000f3e:	2864      	cmp	r0, #100	; 0x64
 8000f40:	d9f6      	bls.n	8000f30 <HAL_RCC_OscConfig+0x204>
 8000f42:	e735      	b.n	8000db0 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f44:	b9ab      	cbnz	r3, 8000f72 <HAL_RCC_OscConfig+0x246>
 8000f46:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f48:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f4c:	f023 0301 	bic.w	r3, r3, #1
 8000f50:	6223      	str	r3, [r4, #32]
 8000f52:	6a23      	ldr	r3, [r4, #32]
 8000f54:	f023 0304 	bic.w	r3, r3, #4
 8000f58:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000f5a:	f7ff fd19 	bl	8000990 <HAL_GetTick>
 8000f5e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f60:	6a23      	ldr	r3, [r4, #32]
 8000f62:	0798      	lsls	r0, r3, #30
 8000f64:	d5d3      	bpl.n	8000f0e <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f66:	f7ff fd13 	bl	8000990 <HAL_GetTick>
 8000f6a:	1b80      	subs	r0, r0, r6
 8000f6c:	4540      	cmp	r0, r8
 8000f6e:	d9f7      	bls.n	8000f60 <HAL_RCC_OscConfig+0x234>
 8000f70:	e71e      	b.n	8000db0 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f72:	2b05      	cmp	r3, #5
 8000f74:	6a23      	ldr	r3, [r4, #32]
 8000f76:	d103      	bne.n	8000f80 <HAL_RCC_OscConfig+0x254>
 8000f78:	f043 0304 	orr.w	r3, r3, #4
 8000f7c:	6223      	str	r3, [r4, #32]
 8000f7e:	e7ba      	b.n	8000ef6 <HAL_RCC_OscConfig+0x1ca>
 8000f80:	f023 0301 	bic.w	r3, r3, #1
 8000f84:	6223      	str	r3, [r4, #32]
 8000f86:	6a23      	ldr	r3, [r4, #32]
 8000f88:	f023 0304 	bic.w	r3, r3, #4
 8000f8c:	e7b6      	b.n	8000efc <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f8e:	f7ff fcff 	bl	8000990 <HAL_GetTick>
 8000f92:	eba0 0008 	sub.w	r0, r0, r8
 8000f96:	42b0      	cmp	r0, r6
 8000f98:	d9b6      	bls.n	8000f08 <HAL_RCC_OscConfig+0x1dc>
 8000f9a:	e709      	b.n	8000db0 <HAL_RCC_OscConfig+0x84>
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	42420000 	.word	0x42420000
 8000fa4:	42420480 	.word	0x42420480
 8000fa8:	20000000 	.word	0x20000000
 8000fac:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fb0:	4c22      	ldr	r4, [pc, #136]	; (800103c <HAL_RCC_OscConfig+0x310>)
 8000fb2:	6863      	ldr	r3, [r4, #4]
 8000fb4:	f003 030c 	and.w	r3, r3, #12
 8000fb8:	2b08      	cmp	r3, #8
 8000fba:	f43f aee2 	beq.w	8000d82 <HAL_RCC_OscConfig+0x56>
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	4e1f      	ldr	r6, [pc, #124]	; (8001040 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fc2:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000fc4:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fc6:	d12b      	bne.n	8001020 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000fc8:	f7ff fce2 	bl	8000990 <HAL_GetTick>
 8000fcc:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fce:	6823      	ldr	r3, [r4, #0]
 8000fd0:	0199      	lsls	r1, r3, #6
 8000fd2:	d41f      	bmi.n	8001014 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000fd4:	6a2b      	ldr	r3, [r5, #32]
 8000fd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fda:	d105      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000fdc:	6862      	ldr	r2, [r4, #4]
 8000fde:	68a9      	ldr	r1, [r5, #8]
 8000fe0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000fe4:	430a      	orrs	r2, r1
 8000fe6:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fe8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000fea:	6862      	ldr	r2, [r4, #4]
 8000fec:	430b      	orrs	r3, r1
 8000fee:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000ffa:	f7ff fcc9 	bl	8000990 <HAL_GetTick>
 8000ffe:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001000:	6823      	ldr	r3, [r4, #0]
 8001002:	019a      	lsls	r2, r3, #6
 8001004:	f53f aea7 	bmi.w	8000d56 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001008:	f7ff fcc2 	bl	8000990 <HAL_GetTick>
 800100c:	1b40      	subs	r0, r0, r5
 800100e:	2802      	cmp	r0, #2
 8001010:	d9f6      	bls.n	8001000 <HAL_RCC_OscConfig+0x2d4>
 8001012:	e6cd      	b.n	8000db0 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001014:	f7ff fcbc 	bl	8000990 <HAL_GetTick>
 8001018:	1bc0      	subs	r0, r0, r7
 800101a:	2802      	cmp	r0, #2
 800101c:	d9d7      	bls.n	8000fce <HAL_RCC_OscConfig+0x2a2>
 800101e:	e6c7      	b.n	8000db0 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001020:	f7ff fcb6 	bl	8000990 <HAL_GetTick>
 8001024:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001026:	6823      	ldr	r3, [r4, #0]
 8001028:	019b      	lsls	r3, r3, #6
 800102a:	f57f ae94 	bpl.w	8000d56 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800102e:	f7ff fcaf 	bl	8000990 <HAL_GetTick>
 8001032:	1b40      	subs	r0, r0, r5
 8001034:	2802      	cmp	r0, #2
 8001036:	d9f6      	bls.n	8001026 <HAL_RCC_OscConfig+0x2fa>
 8001038:	e6ba      	b.n	8000db0 <HAL_RCC_OscConfig+0x84>
 800103a:	bf00      	nop
 800103c:	40021000 	.word	0x40021000
 8001040:	42420060 	.word	0x42420060

08001044 <HAL_RCC_GetSysClockFreq>:
{
 8001044:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001046:	4b1a      	ldr	r3, [pc, #104]	; (80010b0 <HAL_RCC_GetSysClockFreq+0x6c>)
{
 8001048:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800104a:	ac02      	add	r4, sp, #8
 800104c:	f103 0510 	add.w	r5, r3, #16
 8001050:	4622      	mov	r2, r4
 8001052:	6818      	ldr	r0, [r3, #0]
 8001054:	6859      	ldr	r1, [r3, #4]
 8001056:	3308      	adds	r3, #8
 8001058:	c203      	stmia	r2!, {r0, r1}
 800105a:	42ab      	cmp	r3, r5
 800105c:	4614      	mov	r4, r2
 800105e:	d1f7      	bne.n	8001050 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001060:	2301      	movs	r3, #1
 8001062:	f88d 3004 	strb.w	r3, [sp, #4]
 8001066:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001068:	4912      	ldr	r1, [pc, #72]	; (80010b4 <HAL_RCC_GetSysClockFreq+0x70>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800106a:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800106e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001070:	f003 020c 	and.w	r2, r3, #12
 8001074:	2a08      	cmp	r2, #8
 8001076:	d118      	bne.n	80010aa <HAL_RCC_GetSysClockFreq+0x66>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001078:	f3c3 4283 	ubfx	r2, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800107c:	03db      	lsls	r3, r3, #15
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800107e:	bf48      	it	mi
 8001080:	684b      	ldrmi	r3, [r1, #4]
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001082:	a806      	add	r0, sp, #24
 8001084:	4402      	add	r2, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001086:	bf48      	it	mi
 8001088:	f3c3 4340 	ubfxmi	r3, r3, #17, #1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800108c:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001090:	bf41      	itttt	mi
 8001092:	aa06      	addmi	r2, sp, #24
 8001094:	189b      	addmi	r3, r3, r2
 8001096:	f813 2c14 	ldrbmi.w	r2, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 800109a:	4b07      	ldrmi	r3, [pc, #28]	; (80010b8 <HAL_RCC_GetSysClockFreq+0x74>)
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800109c:	bf54      	ite	pl
 800109e:	4b07      	ldrpl	r3, [pc, #28]	; (80010bc <HAL_RCC_GetSysClockFreq+0x78>)
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 80010a0:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80010a4:	4358      	muls	r0, r3
}
 80010a6:	b007      	add	sp, #28
 80010a8:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 80010aa:	4803      	ldr	r0, [pc, #12]	; (80010b8 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 80010ac:	e7fb      	b.n	80010a6 <HAL_RCC_GetSysClockFreq+0x62>
 80010ae:	bf00      	nop
 80010b0:	08002520 	.word	0x08002520
 80010b4:	40021000 	.word	0x40021000
 80010b8:	007a1200 	.word	0x007a1200
 80010bc:	003d0900 	.word	0x003d0900

080010c0 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80010c0:	4a4d      	ldr	r2, [pc, #308]	; (80011f8 <HAL_RCC_ClockConfig+0x138>)
{
 80010c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80010c6:	6813      	ldr	r3, [r2, #0]
{
 80010c8:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80010ca:	f003 0307 	and.w	r3, r3, #7
 80010ce:	428b      	cmp	r3, r1
{
 80010d0:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80010d2:	d328      	bcc.n	8001126 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010d4:	682a      	ldr	r2, [r5, #0]
 80010d6:	0791      	lsls	r1, r2, #30
 80010d8:	d432      	bmi.n	8001140 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010da:	07d2      	lsls	r2, r2, #31
 80010dc:	d438      	bmi.n	8001150 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80010de:	4a46      	ldr	r2, [pc, #280]	; (80011f8 <HAL_RCC_ClockConfig+0x138>)
 80010e0:	6813      	ldr	r3, [r2, #0]
 80010e2:	f003 0307 	and.w	r3, r3, #7
 80010e6:	429e      	cmp	r6, r3
 80010e8:	d373      	bcc.n	80011d2 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010ea:	682a      	ldr	r2, [r5, #0]
 80010ec:	4c43      	ldr	r4, [pc, #268]	; (80011fc <HAL_RCC_ClockConfig+0x13c>)
 80010ee:	f012 0f04 	tst.w	r2, #4
 80010f2:	d179      	bne.n	80011e8 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010f4:	0713      	lsls	r3, r2, #28
 80010f6:	d506      	bpl.n	8001106 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80010f8:	6863      	ldr	r3, [r4, #4]
 80010fa:	692a      	ldr	r2, [r5, #16]
 80010fc:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001100:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001104:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001106:	f7ff ff9d 	bl	8001044 <HAL_RCC_GetSysClockFreq>
 800110a:	6863      	ldr	r3, [r4, #4]
 800110c:	4a3c      	ldr	r2, [pc, #240]	; (8001200 <HAL_RCC_ClockConfig+0x140>)
 800110e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001112:	5cd3      	ldrb	r3, [r2, r3]
 8001114:	40d8      	lsrs	r0, r3
 8001116:	4b3b      	ldr	r3, [pc, #236]	; (8001204 <HAL_RCC_ClockConfig+0x144>)
 8001118:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800111a:	2000      	movs	r0, #0
 800111c:	f7ff fc0a 	bl	8000934 <HAL_InitTick>
  return HAL_OK;
 8001120:	2000      	movs	r0, #0
}
 8001122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001126:	6813      	ldr	r3, [r2, #0]
 8001128:	f023 0307 	bic.w	r3, r3, #7
 800112c:	430b      	orrs	r3, r1
 800112e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001130:	6813      	ldr	r3, [r2, #0]
 8001132:	f003 0307 	and.w	r3, r3, #7
 8001136:	4299      	cmp	r1, r3
 8001138:	d0cc      	beq.n	80010d4 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 800113a:	2001      	movs	r0, #1
 800113c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001140:	492e      	ldr	r1, [pc, #184]	; (80011fc <HAL_RCC_ClockConfig+0x13c>)
 8001142:	68a8      	ldr	r0, [r5, #8]
 8001144:	684b      	ldr	r3, [r1, #4]
 8001146:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800114a:	4303      	orrs	r3, r0
 800114c:	604b      	str	r3, [r1, #4]
 800114e:	e7c4      	b.n	80010da <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001150:	686a      	ldr	r2, [r5, #4]
 8001152:	4c2a      	ldr	r4, [pc, #168]	; (80011fc <HAL_RCC_ClockConfig+0x13c>)
 8001154:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001156:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001158:	d11c      	bne.n	8001194 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800115a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800115e:	d0ec      	beq.n	800113a <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001160:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001162:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001166:	f023 0303 	bic.w	r3, r3, #3
 800116a:	4313      	orrs	r3, r2
 800116c:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800116e:	f7ff fc0f 	bl	8000990 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001172:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001174:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001176:	2b01      	cmp	r3, #1
 8001178:	d114      	bne.n	80011a4 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800117a:	6863      	ldr	r3, [r4, #4]
 800117c:	f003 030c 	and.w	r3, r3, #12
 8001180:	2b04      	cmp	r3, #4
 8001182:	d0ac      	beq.n	80010de <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001184:	f7ff fc04 	bl	8000990 <HAL_GetTick>
 8001188:	1bc0      	subs	r0, r0, r7
 800118a:	4540      	cmp	r0, r8
 800118c:	d9f5      	bls.n	800117a <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 800118e:	2003      	movs	r0, #3
 8001190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001194:	2a02      	cmp	r2, #2
 8001196:	d102      	bne.n	800119e <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001198:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800119c:	e7df      	b.n	800115e <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800119e:	f013 0f02 	tst.w	r3, #2
 80011a2:	e7dc      	b.n	800115e <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	d10f      	bne.n	80011c8 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011a8:	6863      	ldr	r3, [r4, #4]
 80011aa:	f003 030c 	and.w	r3, r3, #12
 80011ae:	2b08      	cmp	r3, #8
 80011b0:	d095      	beq.n	80010de <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011b2:	f7ff fbed 	bl	8000990 <HAL_GetTick>
 80011b6:	1bc0      	subs	r0, r0, r7
 80011b8:	4540      	cmp	r0, r8
 80011ba:	d9f5      	bls.n	80011a8 <HAL_RCC_ClockConfig+0xe8>
 80011bc:	e7e7      	b.n	800118e <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011be:	f7ff fbe7 	bl	8000990 <HAL_GetTick>
 80011c2:	1bc0      	subs	r0, r0, r7
 80011c4:	4540      	cmp	r0, r8
 80011c6:	d8e2      	bhi.n	800118e <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80011c8:	6863      	ldr	r3, [r4, #4]
 80011ca:	f013 0f0c 	tst.w	r3, #12
 80011ce:	d1f6      	bne.n	80011be <HAL_RCC_ClockConfig+0xfe>
 80011d0:	e785      	b.n	80010de <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011d2:	6813      	ldr	r3, [r2, #0]
 80011d4:	f023 0307 	bic.w	r3, r3, #7
 80011d8:	4333      	orrs	r3, r6
 80011da:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011dc:	6813      	ldr	r3, [r2, #0]
 80011de:	f003 0307 	and.w	r3, r3, #7
 80011e2:	429e      	cmp	r6, r3
 80011e4:	d1a9      	bne.n	800113a <HAL_RCC_ClockConfig+0x7a>
 80011e6:	e780      	b.n	80010ea <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011e8:	6863      	ldr	r3, [r4, #4]
 80011ea:	68e9      	ldr	r1, [r5, #12]
 80011ec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011f0:	430b      	orrs	r3, r1
 80011f2:	6063      	str	r3, [r4, #4]
 80011f4:	e77e      	b.n	80010f4 <HAL_RCC_ClockConfig+0x34>
 80011f6:	bf00      	nop
 80011f8:	40022000 	.word	0x40022000
 80011fc:	40021000 	.word	0x40021000
 8001200:	0800254e 	.word	0x0800254e
 8001204:	20000000 	.word	0x20000000

08001208 <HAL_RCC_GetHCLKFreq>:
}
 8001208:	4b01      	ldr	r3, [pc, #4]	; (8001210 <HAL_RCC_GetHCLKFreq+0x8>)
 800120a:	6818      	ldr	r0, [r3, #0]
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	20000000 	.word	0x20000000

08001214 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001214:	4b04      	ldr	r3, [pc, #16]	; (8001228 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001216:	4a05      	ldr	r2, [pc, #20]	; (800122c <HAL_RCC_GetPCLK1Freq+0x18>)
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800121e:	5cd3      	ldrb	r3, [r2, r3]
 8001220:	4a03      	ldr	r2, [pc, #12]	; (8001230 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001222:	6810      	ldr	r0, [r2, #0]
}    
 8001224:	40d8      	lsrs	r0, r3
 8001226:	4770      	bx	lr
 8001228:	40021000 	.word	0x40021000
 800122c:	0800255e 	.word	0x0800255e
 8001230:	20000000 	.word	0x20000000

08001234 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001234:	4b04      	ldr	r3, [pc, #16]	; (8001248 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001236:	4a05      	ldr	r2, [pc, #20]	; (800124c <HAL_RCC_GetPCLK2Freq+0x18>)
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800123e:	5cd3      	ldrb	r3, [r2, r3]
 8001240:	4a03      	ldr	r2, [pc, #12]	; (8001250 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001242:	6810      	ldr	r0, [r2, #0]
} 
 8001244:	40d8      	lsrs	r0, r3
 8001246:	4770      	bx	lr
 8001248:	40021000 	.word	0x40021000
 800124c:	0800255e 	.word	0x0800255e
 8001250:	20000000 	.word	0x20000000

08001254 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001254:	6803      	ldr	r3, [r0, #0]
 8001256:	68da      	ldr	r2, [r3, #12]
 8001258:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800125c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800125e:	695a      	ldr	r2, [r3, #20]
 8001260:	f022 0201 	bic.w	r2, r2, #1
 8001264:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001266:	2320      	movs	r3, #32
 8001268:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 800126c:	4770      	bx	lr
	...

08001270 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001274:	6805      	ldr	r5, [r0, #0]
 8001276:	68c2      	ldr	r2, [r0, #12]
 8001278:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800127a:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800127c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001280:	4313      	orrs	r3, r2
 8001282:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001284:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8001286:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001288:	430b      	orrs	r3, r1
 800128a:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 800128c:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8001290:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001294:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8001296:	4313      	orrs	r3, r2
 8001298:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800129a:	696b      	ldr	r3, [r5, #20]
 800129c:	6982      	ldr	r2, [r0, #24]
 800129e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012a2:	4313      	orrs	r3, r2
 80012a4:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80012a6:	4b40      	ldr	r3, [pc, #256]	; (80013a8 <UART_SetConfig+0x138>)
{
 80012a8:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 80012aa:	429d      	cmp	r5, r3
 80012ac:	f04f 0419 	mov.w	r4, #25
 80012b0:	d146      	bne.n	8001340 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80012b2:	f7ff ffbf 	bl	8001234 <HAL_RCC_GetPCLK2Freq>
 80012b6:	fb04 f300 	mul.w	r3, r4, r0
 80012ba:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80012be:	f04f 0864 	mov.w	r8, #100	; 0x64
 80012c2:	00b6      	lsls	r6, r6, #2
 80012c4:	fbb3 f3f6 	udiv	r3, r3, r6
 80012c8:	fbb3 f3f8 	udiv	r3, r3, r8
 80012cc:	011e      	lsls	r6, r3, #4
 80012ce:	f7ff ffb1 	bl	8001234 <HAL_RCC_GetPCLK2Freq>
 80012d2:	4360      	muls	r0, r4
 80012d4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	fbb0 f7f3 	udiv	r7, r0, r3
 80012de:	f7ff ffa9 	bl	8001234 <HAL_RCC_GetPCLK2Freq>
 80012e2:	4360      	muls	r0, r4
 80012e4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80012ee:	fbb3 f3f8 	udiv	r3, r3, r8
 80012f2:	fb08 7313 	mls	r3, r8, r3, r7
 80012f6:	011b      	lsls	r3, r3, #4
 80012f8:	3332      	adds	r3, #50	; 0x32
 80012fa:	fbb3 f3f8 	udiv	r3, r3, r8
 80012fe:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001302:	f7ff ff97 	bl	8001234 <HAL_RCC_GetPCLK2Freq>
 8001306:	4360      	muls	r0, r4
 8001308:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800130c:	0092      	lsls	r2, r2, #2
 800130e:	fbb0 faf2 	udiv	sl, r0, r2
 8001312:	f7ff ff8f 	bl	8001234 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001316:	4360      	muls	r0, r4
 8001318:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001322:	fbb3 f3f8 	udiv	r3, r3, r8
 8001326:	fb08 a313 	mls	r3, r8, r3, sl
 800132a:	011b      	lsls	r3, r3, #4
 800132c:	3332      	adds	r3, #50	; 0x32
 800132e:	fbb3 f3f8 	udiv	r3, r3, r8
 8001332:	f003 030f 	and.w	r3, r3, #15
 8001336:	433b      	orrs	r3, r7
 8001338:	4433      	add	r3, r6
 800133a:	60ab      	str	r3, [r5, #8]
 800133c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001340:	f7ff ff68 	bl	8001214 <HAL_RCC_GetPCLK1Freq>
 8001344:	fb04 f300 	mul.w	r3, r4, r0
 8001348:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800134c:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001350:	00b6      	lsls	r6, r6, #2
 8001352:	fbb3 f3f6 	udiv	r3, r3, r6
 8001356:	fbb3 f3f8 	udiv	r3, r3, r8
 800135a:	011e      	lsls	r6, r3, #4
 800135c:	f7ff ff5a 	bl	8001214 <HAL_RCC_GetPCLK1Freq>
 8001360:	4360      	muls	r0, r4
 8001362:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	fbb0 f7f3 	udiv	r7, r0, r3
 800136c:	f7ff ff52 	bl	8001214 <HAL_RCC_GetPCLK1Freq>
 8001370:	4360      	muls	r0, r4
 8001372:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	fbb0 f3f3 	udiv	r3, r0, r3
 800137c:	fbb3 f3f8 	udiv	r3, r3, r8
 8001380:	fb08 7313 	mls	r3, r8, r3, r7
 8001384:	011b      	lsls	r3, r3, #4
 8001386:	3332      	adds	r3, #50	; 0x32
 8001388:	fbb3 f3f8 	udiv	r3, r3, r8
 800138c:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001390:	f7ff ff40 	bl	8001214 <HAL_RCC_GetPCLK1Freq>
 8001394:	4360      	muls	r0, r4
 8001396:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800139a:	0092      	lsls	r2, r2, #2
 800139c:	fbb0 faf2 	udiv	sl, r0, r2
 80013a0:	f7ff ff38 	bl	8001214 <HAL_RCC_GetPCLK1Freq>
 80013a4:	e7b7      	b.n	8001316 <UART_SetConfig+0xa6>
 80013a6:	bf00      	nop
 80013a8:	40013800 	.word	0x40013800

080013ac <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80013ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013ae:	4604      	mov	r4, r0
 80013b0:	460e      	mov	r6, r1
 80013b2:	4617      	mov	r7, r2
 80013b4:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80013b6:	6821      	ldr	r1, [r4, #0]
 80013b8:	680b      	ldr	r3, [r1, #0]
 80013ba:	ea36 0303 	bics.w	r3, r6, r3
 80013be:	d101      	bne.n	80013c4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80013c0:	2000      	movs	r0, #0
}
 80013c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 80013c4:	1c6b      	adds	r3, r5, #1
 80013c6:	d0f7      	beq.n	80013b8 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80013c8:	b995      	cbnz	r5, 80013f0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80013ca:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 80013cc:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80013ce:	68da      	ldr	r2, [r3, #12]
 80013d0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80013d4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80013d6:	695a      	ldr	r2, [r3, #20]
 80013d8:	f022 0201 	bic.w	r2, r2, #1
 80013dc:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80013de:	2320      	movs	r3, #32
 80013e0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80013e4:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80013e8:	2300      	movs	r3, #0
 80013ea:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80013ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80013f0:	f7ff face 	bl	8000990 <HAL_GetTick>
 80013f4:	1bc0      	subs	r0, r0, r7
 80013f6:	4285      	cmp	r5, r0
 80013f8:	d2dd      	bcs.n	80013b6 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80013fa:	e7e6      	b.n	80013ca <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080013fc <HAL_UART_Init>:
{
 80013fc:	b510      	push	{r4, lr}
  if(huart == NULL)
 80013fe:	4604      	mov	r4, r0
 8001400:	b340      	cbz	r0, 8001454 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001402:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001406:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800140a:	b91b      	cbnz	r3, 8001414 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800140c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001410:	f000 fb88 	bl	8001b24 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001414:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001416:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001418:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800141c:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800141e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001420:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001424:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001426:	f7ff ff23 	bl	8001270 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800142a:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800142c:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800142e:	691a      	ldr	r2, [r3, #16]
 8001430:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001434:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001436:	695a      	ldr	r2, [r3, #20]
 8001438:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800143c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800143e:	68da      	ldr	r2, [r3, #12]
 8001440:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001444:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8001446:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001448:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800144a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800144e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001452:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001454:	2001      	movs	r0, #1
}
 8001456:	bd10      	pop	{r4, pc}

08001458 <HAL_UART_Transmit>:
{
 8001458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800145c:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 800145e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8001462:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8001464:	2b20      	cmp	r3, #32
{
 8001466:	460d      	mov	r5, r1
 8001468:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 800146a:	d14e      	bne.n	800150a <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 800146c:	2900      	cmp	r1, #0
 800146e:	d049      	beq.n	8001504 <HAL_UART_Transmit+0xac>
 8001470:	2a00      	cmp	r2, #0
 8001472:	d047      	beq.n	8001504 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8001474:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001478:	2b01      	cmp	r3, #1
 800147a:	d046      	beq.n	800150a <HAL_UART_Transmit+0xb2>
 800147c:	2301      	movs	r3, #1
 800147e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001482:	2300      	movs	r3, #0
 8001484:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001486:	2321      	movs	r3, #33	; 0x21
 8001488:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 800148c:	f7ff fa80 	bl	8000990 <HAL_GetTick>
 8001490:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8001492:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8001496:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800149a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800149c:	b29b      	uxth	r3, r3
 800149e:	b96b      	cbnz	r3, 80014bc <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80014a0:	463b      	mov	r3, r7
 80014a2:	4632      	mov	r2, r6
 80014a4:	2140      	movs	r1, #64	; 0x40
 80014a6:	4620      	mov	r0, r4
 80014a8:	f7ff ff80 	bl	80013ac <UART_WaitOnFlagUntilTimeout.constprop.3>
 80014ac:	b9a8      	cbnz	r0, 80014da <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 80014ae:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 80014b0:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 80014b4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 80014b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 80014bc:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80014be:	4632      	mov	r2, r6
      huart->TxXferCount--;
 80014c0:	3b01      	subs	r3, #1
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80014c6:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80014c8:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80014ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80014ce:	4620      	mov	r0, r4
 80014d0:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80014d2:	d10e      	bne.n	80014f2 <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80014d4:	f7ff ff6a 	bl	80013ac <UART_WaitOnFlagUntilTimeout.constprop.3>
 80014d8:	b110      	cbz	r0, 80014e0 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 80014da:	2003      	movs	r0, #3
 80014dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80014e0:	882b      	ldrh	r3, [r5, #0]
 80014e2:	6822      	ldr	r2, [r4, #0]
 80014e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014e8:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80014ea:	6923      	ldr	r3, [r4, #16]
 80014ec:	b943      	cbnz	r3, 8001500 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 80014ee:	3502      	adds	r5, #2
 80014f0:	e7d3      	b.n	800149a <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80014f2:	f7ff ff5b 	bl	80013ac <UART_WaitOnFlagUntilTimeout.constprop.3>
 80014f6:	2800      	cmp	r0, #0
 80014f8:	d1ef      	bne.n	80014da <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80014fa:	6823      	ldr	r3, [r4, #0]
 80014fc:	782a      	ldrb	r2, [r5, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	3501      	adds	r5, #1
 8001502:	e7ca      	b.n	800149a <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8001504:	2001      	movs	r0, #1
 8001506:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800150a:	2002      	movs	r0, #2
}
 800150c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001510 <HAL_UART_TxCpltCallback>:
 8001510:	4770      	bx	lr

08001512 <HAL_UART_RxCpltCallback>:
 8001512:	4770      	bx	lr

08001514 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001514:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8001518:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800151a:	2b22      	cmp	r3, #34	; 0x22
 800151c:	d136      	bne.n	800158c <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800151e:	6883      	ldr	r3, [r0, #8]
 8001520:	6901      	ldr	r1, [r0, #16]
 8001522:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001526:	6802      	ldr	r2, [r0, #0]
 8001528:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800152a:	d123      	bne.n	8001574 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800152c:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800152e:	b9e9      	cbnz	r1, 800156c <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001530:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001534:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001538:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 800153a:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 800153c:	3c01      	subs	r4, #1
 800153e:	b2a4      	uxth	r4, r4
 8001540:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8001542:	b98c      	cbnz	r4, 8001568 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001544:	6803      	ldr	r3, [r0, #0]
 8001546:	68da      	ldr	r2, [r3, #12]
 8001548:	f022 0220 	bic.w	r2, r2, #32
 800154c:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800154e:	68da      	ldr	r2, [r3, #12]
 8001550:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001554:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001556:	695a      	ldr	r2, [r3, #20]
 8001558:	f022 0201 	bic.w	r2, r2, #1
 800155c:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800155e:	2320      	movs	r3, #32
 8001560:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001564:	f7ff ffd5 	bl	8001512 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8001568:	2000      	movs	r0, #0
}
 800156a:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800156c:	b2d2      	uxtb	r2, r2
 800156e:	f823 2b01 	strh.w	r2, [r3], #1
 8001572:	e7e1      	b.n	8001538 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001574:	b921      	cbnz	r1, 8001580 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001576:	1c59      	adds	r1, r3, #1
 8001578:	6852      	ldr	r2, [r2, #4]
 800157a:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800157c:	701a      	strb	r2, [r3, #0]
 800157e:	e7dc      	b.n	800153a <UART_Receive_IT+0x26>
 8001580:	6852      	ldr	r2, [r2, #4]
 8001582:	1c59      	adds	r1, r3, #1
 8001584:	6281      	str	r1, [r0, #40]	; 0x28
 8001586:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800158a:	e7f7      	b.n	800157c <UART_Receive_IT+0x68>
    return HAL_BUSY;
 800158c:	2002      	movs	r0, #2
 800158e:	bd10      	pop	{r4, pc}

08001590 <HAL_UART_ErrorCallback>:
 8001590:	4770      	bx	lr
	...

08001594 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001594:	6803      	ldr	r3, [r0, #0]
{
 8001596:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001598:	681a      	ldr	r2, [r3, #0]
{
 800159a:	4604      	mov	r4, r0
  if(errorflags == RESET)
 800159c:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800159e:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80015a0:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 80015a2:	d107      	bne.n	80015b4 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80015a4:	0696      	lsls	r6, r2, #26
 80015a6:	d55a      	bpl.n	800165e <HAL_UART_IRQHandler+0xca>
 80015a8:	068d      	lsls	r5, r1, #26
 80015aa:	d558      	bpl.n	800165e <HAL_UART_IRQHandler+0xca>
}
 80015ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80015b0:	f7ff bfb0 	b.w	8001514 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80015b4:	f015 0501 	ands.w	r5, r5, #1
 80015b8:	d102      	bne.n	80015c0 <HAL_UART_IRQHandler+0x2c>
 80015ba:	f411 7f90 	tst.w	r1, #288	; 0x120
 80015be:	d04e      	beq.n	800165e <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80015c0:	07d3      	lsls	r3, r2, #31
 80015c2:	d505      	bpl.n	80015d0 <HAL_UART_IRQHandler+0x3c>
 80015c4:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80015c6:	bf42      	ittt	mi
 80015c8:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80015ca:	f043 0301 	orrmi.w	r3, r3, #1
 80015ce:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80015d0:	0750      	lsls	r0, r2, #29
 80015d2:	d504      	bpl.n	80015de <HAL_UART_IRQHandler+0x4a>
 80015d4:	b11d      	cbz	r5, 80015de <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80015d6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80015d8:	f043 0302 	orr.w	r3, r3, #2
 80015dc:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80015de:	0793      	lsls	r3, r2, #30
 80015e0:	d504      	bpl.n	80015ec <HAL_UART_IRQHandler+0x58>
 80015e2:	b11d      	cbz	r5, 80015ec <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80015e4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80015e6:	f043 0304 	orr.w	r3, r3, #4
 80015ea:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80015ec:	0716      	lsls	r6, r2, #28
 80015ee:	d504      	bpl.n	80015fa <HAL_UART_IRQHandler+0x66>
 80015f0:	b11d      	cbz	r5, 80015fa <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80015f2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80015f4:	f043 0308 	orr.w	r3, r3, #8
 80015f8:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80015fa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d066      	beq.n	80016ce <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001600:	0695      	lsls	r5, r2, #26
 8001602:	d504      	bpl.n	800160e <HAL_UART_IRQHandler+0x7a>
 8001604:	0688      	lsls	r0, r1, #26
 8001606:	d502      	bpl.n	800160e <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8001608:	4620      	mov	r0, r4
 800160a:	f7ff ff83 	bl	8001514 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800160e:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8001610:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001612:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001614:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001616:	0711      	lsls	r1, r2, #28
 8001618:	d402      	bmi.n	8001620 <HAL_UART_IRQHandler+0x8c>
 800161a:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800161e:	d01a      	beq.n	8001656 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8001620:	f7ff fe18 	bl	8001254 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001624:	6823      	ldr	r3, [r4, #0]
 8001626:	695a      	ldr	r2, [r3, #20]
 8001628:	0652      	lsls	r2, r2, #25
 800162a:	d510      	bpl.n	800164e <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800162c:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800162e:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001630:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001634:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8001636:	b150      	cbz	r0, 800164e <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001638:	4b25      	ldr	r3, [pc, #148]	; (80016d0 <HAL_UART_IRQHandler+0x13c>)
 800163a:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800163c:	f7ff fa38 	bl	8000ab0 <HAL_DMA_Abort_IT>
 8001640:	2800      	cmp	r0, #0
 8001642:	d044      	beq.n	80016ce <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001644:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8001646:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800164a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800164c:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800164e:	4620      	mov	r0, r4
 8001650:	f7ff ff9e 	bl	8001590 <HAL_UART_ErrorCallback>
 8001654:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8001656:	f7ff ff9b 	bl	8001590 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800165a:	63e5      	str	r5, [r4, #60]	; 0x3c
 800165c:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800165e:	0616      	lsls	r6, r2, #24
 8001660:	d527      	bpl.n	80016b2 <HAL_UART_IRQHandler+0x11e>
 8001662:	060d      	lsls	r5, r1, #24
 8001664:	d525      	bpl.n	80016b2 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8001666:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800166a:	2a21      	cmp	r2, #33	; 0x21
 800166c:	d12f      	bne.n	80016ce <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800166e:	68a2      	ldr	r2, [r4, #8]
 8001670:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001674:	6a22      	ldr	r2, [r4, #32]
 8001676:	d117      	bne.n	80016a8 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001678:	8811      	ldrh	r1, [r2, #0]
 800167a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800167e:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001680:	6921      	ldr	r1, [r4, #16]
 8001682:	b979      	cbnz	r1, 80016a4 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8001684:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8001686:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8001688:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800168a:	3a01      	subs	r2, #1
 800168c:	b292      	uxth	r2, r2
 800168e:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001690:	b9ea      	cbnz	r2, 80016ce <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001692:	68da      	ldr	r2, [r3, #12]
 8001694:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001698:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800169a:	68da      	ldr	r2, [r3, #12]
 800169c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016a0:	60da      	str	r2, [r3, #12]
 80016a2:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80016a4:	3201      	adds	r2, #1
 80016a6:	e7ee      	b.n	8001686 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80016a8:	1c51      	adds	r1, r2, #1
 80016aa:	6221      	str	r1, [r4, #32]
 80016ac:	7812      	ldrb	r2, [r2, #0]
 80016ae:	605a      	str	r2, [r3, #4]
 80016b0:	e7ea      	b.n	8001688 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80016b2:	0650      	lsls	r0, r2, #25
 80016b4:	d50b      	bpl.n	80016ce <HAL_UART_IRQHandler+0x13a>
 80016b6:	064a      	lsls	r2, r1, #25
 80016b8:	d509      	bpl.n	80016ce <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80016ba:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80016bc:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80016be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80016c2:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80016c4:	2320      	movs	r3, #32
 80016c6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80016ca:	f7ff ff21 	bl	8001510 <HAL_UART_TxCpltCallback>
 80016ce:	bd70      	pop	{r4, r5, r6, pc}
 80016d0:	080016d5 	.word	0x080016d5

080016d4 <UART_DMAAbortOnError>:
{
 80016d4:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 80016d6:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80016d8:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80016da:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80016dc:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80016de:	f7ff ff57 	bl	8001590 <HAL_UART_ErrorCallback>
 80016e2:	bd08      	pop	{r3, pc}

080016e4 <HAL_UART_GetState>:
  temp1 = huart->gState;
 80016e4:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
  temp2 = huart->RxState;
 80016e8:	f890 003a 	ldrb.w	r0, [r0, #58]	; 0x3a
}
 80016ec:	4310      	orrs	r0, r2
 80016ee:	4770      	bx	lr

080016f0 <sendData>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
/**Funo que envia os dados pelo bluetooth*/
void sendData(u_int8_t *message,int size){
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart1, (uint8_t *) INIT_CHAR,sizeof(INIT_CHAR), 100);
 80016fa:	2364      	movs	r3, #100	; 0x64
 80016fc:	2202      	movs	r2, #2
 80016fe:	490e      	ldr	r1, [pc, #56]	; (8001738 <sendData+0x48>)
 8001700:	480e      	ldr	r0, [pc, #56]	; (800173c <sendData+0x4c>)
 8001702:	f7ff fea9 	bl	8001458 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t *) message,size, 100);
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	b29a      	uxth	r2, r3
 800170a:	2364      	movs	r3, #100	; 0x64
 800170c:	6879      	ldr	r1, [r7, #4]
 800170e:	480b      	ldr	r0, [pc, #44]	; (800173c <sendData+0x4c>)
 8001710:	f7ff fea2 	bl	8001458 <HAL_UART_Transmit>
	while(HAL_UART_GetState(&huart1) != HAL_UART_STATE_READY);
 8001714:	bf00      	nop
 8001716:	4809      	ldr	r0, [pc, #36]	; (800173c <sendData+0x4c>)
 8001718:	f7ff ffe4 	bl	80016e4 <HAL_UART_GetState>
 800171c:	4603      	mov	r3, r0
 800171e:	2b20      	cmp	r3, #32
 8001720:	d1f9      	bne.n	8001716 <sendData+0x26>
	HAL_UART_Transmit(&huart1, (uint8_t *) END_CHAR,sizeof(END_CHAR) + sizeof(INIT_CHAR), 100);
 8001722:	2364      	movs	r3, #100	; 0x64
 8001724:	2204      	movs	r2, #4
 8001726:	4906      	ldr	r1, [pc, #24]	; (8001740 <sendData+0x50>)
 8001728:	4804      	ldr	r0, [pc, #16]	; (800173c <sendData+0x4c>)
 800172a:	f7ff fe95 	bl	8001458 <HAL_UART_Transmit>

}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	08002530 	.word	0x08002530
 800173c:	20000098 	.word	0x20000098
 8001740:	08002534 	.word	0x08002534

08001744 <getFraction>:

//Retorna a frao de um double
int getFraction(double number){
 8001744:	b590      	push	{r4, r7, lr}
 8001746:	b089      	sub	sp, #36	; 0x24
 8001748:	af00      	add	r7, sp, #0
 800174a:	e9c7 0100 	strd	r0, r1, [r7]
	int intpart = (int)number;
 800174e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001752:	f7ff f8c7 	bl	80008e4 <__aeabi_d2iz>
 8001756:	4603      	mov	r3, r0
 8001758:	61fb      	str	r3, [r7, #28]
	double decpart = (number - intpart)*ACCURACY;
 800175a:	69f8      	ldr	r0, [r7, #28]
 800175c:	f7fe fe4a 	bl	80003f4 <__aeabi_i2d>
 8001760:	4603      	mov	r3, r0
 8001762:	460c      	mov	r4, r1
 8001764:	461a      	mov	r2, r3
 8001766:	4623      	mov	r3, r4
 8001768:	e9d7 0100 	ldrd	r0, r1, [r7]
 800176c:	f7fe fcf4 	bl	8000158 <__aeabi_dsub>
 8001770:	4603      	mov	r3, r0
 8001772:	460c      	mov	r4, r1
 8001774:	4618      	mov	r0, r3
 8001776:	4621      	mov	r1, r4
 8001778:	f04f 0200 	mov.w	r2, #0
 800177c:	4b08      	ldr	r3, [pc, #32]	; (80017a0 <getFraction+0x5c>)
 800177e:	f7fe fe9f 	bl	80004c0 <__aeabi_dmul>
 8001782:	4603      	mov	r3, r0
 8001784:	460c      	mov	r4, r1
 8001786:	e9c7 3404 	strd	r3, r4, [r7, #16]
	int dec =  (int)decpart;
 800178a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800178e:	f7ff f8a9 	bl	80008e4 <__aeabi_d2iz>
 8001792:	4603      	mov	r3, r0
 8001794:	60fb      	str	r3, [r7, #12]
	return dec;
 8001796:	68fb      	ldr	r3, [r7, #12]
}
 8001798:	4618      	mov	r0, r3
 800179a:	3724      	adds	r7, #36	; 0x24
 800179c:	46bd      	mov	sp, r7
 800179e:	bd90      	pop	{r4, r7, pc}
 80017a0:	408f4000 	.word	0x408f4000

080017a4 <getInteger>:
//Retorna a parte inteira de um double
int getInteger(double number){
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	e9c7 0100 	strd	r0, r1, [r7]
	return (int)number;
 80017ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017b2:	f7ff f897 	bl	80008e4 <__aeabi_d2iz>
 80017b6:	4603      	mov	r3, r0
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <sendLitters>:

/**Funo que envia os litros direto por bluetooth*/
void sendLitters(double number){
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08a      	sub	sp, #40	; 0x28
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	e9c7 0100 	strd	r0, r1, [r7]
	char message[16];
	//	  int intpart = (int)number;
	int intpart = getInteger(number);
 80017ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017ce:	f7ff ffe9 	bl	80017a4 <getInteger>
 80017d2:	6278      	str	r0, [r7, #36]	; 0x24
	//	  double decpart = (number - intpart)*10000;
	int fraction = getFraction(number);
 80017d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017d8:	f7ff ffb4 	bl	8001744 <getFraction>
 80017dc:	6238      	str	r0, [r7, #32]
	int len = sprintf(message, "%d.%03d", intpart, fraction);
 80017de:	f107 000c 	add.w	r0, r7, #12
 80017e2:	6a3b      	ldr	r3, [r7, #32]
 80017e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017e6:	4907      	ldr	r1, [pc, #28]	; (8001804 <sendLitters+0x44>)
 80017e8:	f000 fa54 	bl	8001c94 <siprintf>
 80017ec:	61f8      	str	r0, [r7, #28]
	sendData((u_int8_t *)(&message),sizeof(len)+1);
 80017ee:	f107 030c 	add.w	r3, r7, #12
 80017f2:	2105      	movs	r1, #5
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff ff7b 	bl	80016f0 <sendData>
}
 80017fa:	bf00      	nop
 80017fc:	3728      	adds	r7, #40	; 0x28
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	08002538 	.word	0x08002538

08001808 <getLitters>:

//Retorna o nmero de litros gastos
double getLitters(int npulls){
 8001808:	b590      	push	{r4, r7, lr}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	return npulls/450.0;
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f7fe fdef 	bl	80003f4 <__aeabi_i2d>
 8001816:	a306      	add	r3, pc, #24	; (adr r3, 8001830 <getLitters+0x28>)
 8001818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800181c:	f7fe ff7a 	bl	8000714 <__aeabi_ddiv>
 8001820:	4603      	mov	r3, r0
 8001822:	460c      	mov	r4, r1
}
 8001824:	4618      	mov	r0, r3
 8001826:	4621      	mov	r1, r4
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	bd90      	pop	{r4, r7, pc}
 800182e:	bf00      	nop
 8001830:	00000000 	.word	0x00000000
 8001834:	407c2000 	.word	0x407c2000

08001838 <main>:
}

/* USER CODE END 0 */

int main(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800183e:	f7ff f88d 	bl	800095c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001842:	f000 f819 	bl	8001878 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001846:	f000 f8a9 	bl	800199c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800184a:	f000 f879 	bl	8001940 <MX_USART1_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800184e:	f000 f85b 	bl	8001908 <MX_NVIC_Init>
	{
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
		//Somente quando temos a EXTI, ou seja, somente quando o sensor altera os pulsos, enviamos os dados por bluetooth.
		double litters = getLitters(npuls);
 8001852:	4b08      	ldr	r3, [pc, #32]	; (8001874 <main+0x3c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff ffd6 	bl	8001808 <getLitters>
 800185c:	e9c7 0100 	strd	r0, r1, [r7]
		sendLitters(litters);
 8001860:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001864:	f7ff ffac 	bl	80017c0 <sendLitters>
		HAL_Delay(500);
 8001868:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800186c:	f7ff f896 	bl	800099c <HAL_Delay>
	{
 8001870:	e7ef      	b.n	8001852 <main+0x1a>
 8001872:	bf00      	nop
 8001874:	20000084 	.word	0x20000084

08001878 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b090      	sub	sp, #64	; 0x40
 800187c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800187e:	2302      	movs	r3, #2
 8001880:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001882:	2301      	movs	r3, #1
 8001884:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001886:	2310      	movs	r3, #16
 8001888:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800188a:	2300      	movs	r3, #0
 800188c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800188e:	f107 0318 	add.w	r3, r7, #24
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff fa4a 	bl	8000d2c <HAL_RCC_OscConfig>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d003      	beq.n	80018a6 <SystemClock_Config+0x2e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800189e:	21bb      	movs	r1, #187	; 0xbb
 80018a0:	4817      	ldr	r0, [pc, #92]	; (8001900 <SystemClock_Config+0x88>)
 80018a2:	f000 f8f1 	bl	8001a88 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018a6:	230f      	movs	r3, #15
 80018a8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80018aa:	2300      	movs	r3, #0
 80018ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018b2:	2300      	movs	r3, #0
 80018b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018b6:	2300      	movs	r3, #0
 80018b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80018ba:	1d3b      	adds	r3, r7, #4
 80018bc:	2100      	movs	r1, #0
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff fbfe 	bl	80010c0 <HAL_RCC_ClockConfig>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d003      	beq.n	80018d2 <SystemClock_Config+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80018ca:	21c9      	movs	r1, #201	; 0xc9
 80018cc:	480c      	ldr	r0, [pc, #48]	; (8001900 <SystemClock_Config+0x88>)
 80018ce:	f000 f8db 	bl	8001a88 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80018d2:	f7ff fc99 	bl	8001208 <HAL_RCC_GetHCLKFreq>
 80018d6:	4602      	mov	r2, r0
 80018d8:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <SystemClock_Config+0x8c>)
 80018da:	fba3 2302 	umull	r2, r3, r3, r2
 80018de:	099b      	lsrs	r3, r3, #6
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff f8bd 	bl	8000a60 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80018e6:	2004      	movs	r0, #4
 80018e8:	f7ff f8d0 	bl	8000a8c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80018ec:	2200      	movs	r2, #0
 80018ee:	2100      	movs	r1, #0
 80018f0:	f04f 30ff 	mov.w	r0, #4294967295
 80018f4:	f7ff f874 	bl	80009e0 <HAL_NVIC_SetPriority>
}
 80018f8:	bf00      	nop
 80018fa:	3740      	adds	r7, #64	; 0x40
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	08002540 	.word	0x08002540
 8001904:	10624dd3 	.word	0x10624dd3

08001908 <MX_NVIC_Init>:

/** NVIC Configuration
*/
static void MX_NVIC_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800190c:	2200      	movs	r2, #0
 800190e:	2100      	movs	r1, #0
 8001910:	2025      	movs	r0, #37	; 0x25
 8001912:	f7ff f865 	bl	80009e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001916:	2025      	movs	r0, #37	; 0x25
 8001918:	f7ff f896 	bl	8000a48 <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800191c:	2200      	movs	r2, #0
 800191e:	2100      	movs	r1, #0
 8001920:	2017      	movs	r0, #23
 8001922:	f7ff f85d 	bl	80009e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001926:	2017      	movs	r0, #23
 8001928:	f7ff f88e 	bl	8000a48 <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800192c:	2200      	movs	r2, #0
 800192e:	2100      	movs	r1, #0
 8001930:	200a      	movs	r0, #10
 8001932:	f7ff f855 	bl	80009e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001936:	200a      	movs	r0, #10
 8001938:	f7ff f886 	bl	8000a48 <HAL_NVIC_EnableIRQ>
}
 800193c:	bf00      	nop
 800193e:	bd80      	pop	{r7, pc}

08001940 <MX_USART1_UART_Init>:

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001944:	4b12      	ldr	r3, [pc, #72]	; (8001990 <MX_USART1_UART_Init+0x50>)
 8001946:	4a13      	ldr	r2, [pc, #76]	; (8001994 <MX_USART1_UART_Init+0x54>)
 8001948:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800194a:	4b11      	ldr	r3, [pc, #68]	; (8001990 <MX_USART1_UART_Init+0x50>)
 800194c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001950:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001952:	4b0f      	ldr	r3, [pc, #60]	; (8001990 <MX_USART1_UART_Init+0x50>)
 8001954:	2200      	movs	r2, #0
 8001956:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001958:	4b0d      	ldr	r3, [pc, #52]	; (8001990 <MX_USART1_UART_Init+0x50>)
 800195a:	2200      	movs	r2, #0
 800195c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800195e:	4b0c      	ldr	r3, [pc, #48]	; (8001990 <MX_USART1_UART_Init+0x50>)
 8001960:	2200      	movs	r2, #0
 8001962:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 8001964:	4b0a      	ldr	r3, [pc, #40]	; (8001990 <MX_USART1_UART_Init+0x50>)
 8001966:	2208      	movs	r2, #8
 8001968:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800196a:	4b09      	ldr	r3, [pc, #36]	; (8001990 <MX_USART1_UART_Init+0x50>)
 800196c:	2200      	movs	r2, #0
 800196e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001970:	4b07      	ldr	r3, [pc, #28]	; (8001990 <MX_USART1_UART_Init+0x50>)
 8001972:	2200      	movs	r2, #0
 8001974:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001976:	4806      	ldr	r0, [pc, #24]	; (8001990 <MX_USART1_UART_Init+0x50>)
 8001978:	f7ff fd40 	bl	80013fc <HAL_UART_Init>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d003      	beq.n	800198a <MX_USART1_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001982:	21f5      	movs	r1, #245	; 0xf5
 8001984:	4804      	ldr	r0, [pc, #16]	; (8001998 <MX_USART1_UART_Init+0x58>)
 8001986:	f000 f87f 	bl	8001a88 <_Error_Handler>
  }

}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000098 	.word	0x20000098
 8001994:	40013800 	.word	0x40013800
 8001998:	08002540 	.word	0x08002540

0800199c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b088      	sub	sp, #32
 80019a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019a2:	4a29      	ldr	r2, [pc, #164]	; (8001a48 <MX_GPIO_Init+0xac>)
 80019a4:	4b28      	ldr	r3, [pc, #160]	; (8001a48 <MX_GPIO_Init+0xac>)
 80019a6:	699b      	ldr	r3, [r3, #24]
 80019a8:	f043 0310 	orr.w	r3, r3, #16
 80019ac:	6193      	str	r3, [r2, #24]
 80019ae:	4b26      	ldr	r3, [pc, #152]	; (8001a48 <MX_GPIO_Init+0xac>)
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	f003 0310 	and.w	r3, r3, #16
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019ba:	4a23      	ldr	r2, [pc, #140]	; (8001a48 <MX_GPIO_Init+0xac>)
 80019bc:	4b22      	ldr	r3, [pc, #136]	; (8001a48 <MX_GPIO_Init+0xac>)
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	f043 0320 	orr.w	r3, r3, #32
 80019c4:	6193      	str	r3, [r2, #24]
 80019c6:	4b20      	ldr	r3, [pc, #128]	; (8001a48 <MX_GPIO_Init+0xac>)
 80019c8:	699b      	ldr	r3, [r3, #24]
 80019ca:	f003 0320 	and.w	r3, r3, #32
 80019ce:	60bb      	str	r3, [r7, #8]
 80019d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d2:	4a1d      	ldr	r2, [pc, #116]	; (8001a48 <MX_GPIO_Init+0xac>)
 80019d4:	4b1c      	ldr	r3, [pc, #112]	; (8001a48 <MX_GPIO_Init+0xac>)
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	f043 0304 	orr.w	r3, r3, #4
 80019dc:	6193      	str	r3, [r2, #24]
 80019de:	4b1a      	ldr	r3, [pc, #104]	; (8001a48 <MX_GPIO_Init+0xac>)
 80019e0:	699b      	ldr	r3, [r3, #24]
 80019e2:	f003 0304 	and.w	r3, r3, #4
 80019e6:	607b      	str	r3, [r7, #4]
 80019e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ea:	4a17      	ldr	r2, [pc, #92]	; (8001a48 <MX_GPIO_Init+0xac>)
 80019ec:	4b16      	ldr	r3, [pc, #88]	; (8001a48 <MX_GPIO_Init+0xac>)
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	f043 0308 	orr.w	r3, r3, #8
 80019f4:	6193      	str	r3, [r2, #24]
 80019f6:	4b14      	ldr	r3, [pc, #80]	; (8001a48 <MX_GPIO_Init+0xac>)
 80019f8:	699b      	ldr	r3, [r3, #24]
 80019fa:	f003 0308 	and.w	r3, r3, #8
 80019fe:	603b      	str	r3, [r7, #0]
 8001a00:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a02:	2200      	movs	r2, #0
 8001a04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a08:	4810      	ldr	r0, [pc, #64]	; (8001a4c <MX_GPIO_Init+0xb0>)
 8001a0a:	f7ff f979 	bl	8000d00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a14:	2301      	movs	r3, #1
 8001a16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a1c:	f107 0310 	add.w	r3, r7, #16
 8001a20:	4619      	mov	r1, r3
 8001a22:	480a      	ldr	r0, [pc, #40]	; (8001a4c <MX_GPIO_Init+0xb0>)
 8001a24:	f7ff f88c 	bl	8000b40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001a28:	2350      	movs	r3, #80	; 0x50
 8001a2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a2c:	4b08      	ldr	r3, [pc, #32]	; (8001a50 <MX_GPIO_Init+0xb4>)
 8001a2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a34:	f107 0310 	add.w	r3, r7, #16
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4806      	ldr	r0, [pc, #24]	; (8001a54 <MX_GPIO_Init+0xb8>)
 8001a3c:	f7ff f880 	bl	8000b40 <HAL_GPIO_Init>

}
 8001a40:	bf00      	nop
 8001a42:	3720      	adds	r7, #32
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	40011000 	.word	0x40011000
 8001a50:	10110000 	.word	0x10110000
 8001a54:	40010c00 	.word	0x40010c00

08001a58 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */


//Iterrupt porta pb6 e pb4
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	80fb      	strh	r3, [r7, #6]
	npuls++;
 8001a62:	4b07      	ldr	r3, [pc, #28]	; (8001a80 <HAL_GPIO_EXTI_Callback+0x28>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	3301      	adds	r3, #1
 8001a68:	4a05      	ldr	r2, [pc, #20]	; (8001a80 <HAL_GPIO_EXTI_Callback+0x28>)
 8001a6a:	6013      	str	r3, [r2, #0]
	HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 8001a6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a70:	4804      	ldr	r0, [pc, #16]	; (8001a84 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001a72:	f7ff f94a 	bl	8000d0a <HAL_GPIO_TogglePin>
//	//Somente quando temos a EXTI, ou seja, somente quando o sensor altera os pulsos, enviamos os dados por bluetooth.
//	double litters = getLitters(npuls);
//	sendLitters(litters);
}
 8001a76:	bf00      	nop
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	20000084 	.word	0x20000084
 8001a84:	40011000 	.word	0x40011000

08001a88 <_Error_Handler>:
  * @param  Non
  * '
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while(1)
 8001a92:	e7fe      	b.n	8001a92 <_Error_Handler+0xa>

08001a94 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a94:	4b21      	ldr	r3, [pc, #132]	; (8001b1c <HAL_MspInit+0x88>)
{
 8001a96:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a98:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a9a:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a9c:	f042 0201 	orr.w	r2, r2, #1
 8001aa0:	619a      	str	r2, [r3, #24]
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	f003 0301 	and.w	r3, r3, #1
 8001aa8:	9301      	str	r3, [sp, #4]
 8001aaa:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aac:	f7fe ff86 	bl	80009bc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f06f 000b 	mvn.w	r0, #11
 8001ab6:	4611      	mov	r1, r2
 8001ab8:	f7fe ff92 	bl	80009e0 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001abc:	2200      	movs	r2, #0
 8001abe:	f06f 000a 	mvn.w	r0, #10
 8001ac2:	4611      	mov	r1, r2
 8001ac4:	f7fe ff8c 	bl	80009e0 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f06f 0009 	mvn.w	r0, #9
 8001ace:	4611      	mov	r1, r2
 8001ad0:	f7fe ff86 	bl	80009e0 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f06f 0004 	mvn.w	r0, #4
 8001ada:	4611      	mov	r1, r2
 8001adc:	f7fe ff80 	bl	80009e0 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f06f 0003 	mvn.w	r0, #3
 8001ae6:	4611      	mov	r1, r2
 8001ae8:	f7fe ff7a 	bl	80009e0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001aec:	2200      	movs	r2, #0
 8001aee:	f06f 0001 	mvn.w	r0, #1
 8001af2:	4611      	mov	r1, r2
 8001af4:	f7fe ff74 	bl	80009e0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001af8:	2200      	movs	r2, #0
 8001afa:	f04f 30ff 	mov.w	r0, #4294967295
 8001afe:	4611      	mov	r1, r2
 8001b00:	f7fe ff6e 	bl	80009e0 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b04:	4b06      	ldr	r3, [pc, #24]	; (8001b20 <HAL_MspInit+0x8c>)
 8001b06:	685a      	ldr	r2, [r3, #4]
 8001b08:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8001b0c:	605a      	str	r2, [r3, #4]
 8001b0e:	685a      	ldr	r2, [r3, #4]
 8001b10:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001b14:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b16:	b003      	add	sp, #12
 8001b18:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40010000 	.word	0x40010000

08001b24 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b24:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8001b26:	6802      	ldr	r2, [r0, #0]
 8001b28:	4b12      	ldr	r3, [pc, #72]	; (8001b74 <HAL_UART_MspInit+0x50>)
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d11f      	bne.n	8001b6e <HAL_UART_MspInit+0x4a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b2e:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001b32:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b34:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b3a:	619a      	str	r2, [r3, #24]
 8001b3c:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b3e:	480e      	ldr	r0, [pc, #56]	; (8001b78 <HAL_UART_MspInit+0x54>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b44:	9301      	str	r3, [sp, #4]
 8001b46:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b4c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b52:	2303      	movs	r3, #3
 8001b54:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b56:	f7fe fff3 	bl	8000b40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b5e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b60:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b62:	a902      	add	r1, sp, #8
 8001b64:	4804      	ldr	r0, [pc, #16]	; (8001b78 <HAL_UART_MspInit+0x54>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b66:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6a:	f7fe ffe9 	bl	8000b40 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001b6e:	b007      	add	sp, #28
 8001b70:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b74:	40013800 	.word	0x40013800
 8001b78:	40010800 	.word	0x40010800

08001b7c <NMI_Handler>:
 8001b7c:	4770      	bx	lr

08001b7e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001b7e:	e7fe      	b.n	8001b7e <HardFault_Handler>

08001b80 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001b80:	e7fe      	b.n	8001b80 <MemManage_Handler>

08001b82 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001b82:	e7fe      	b.n	8001b82 <BusFault_Handler>

08001b84 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001b84:	e7fe      	b.n	8001b84 <UsageFault_Handler>

08001b86 <SVC_Handler>:
 8001b86:	4770      	bx	lr

08001b88 <DebugMon_Handler>:
 8001b88:	4770      	bx	lr

08001b8a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001b8a:	4770      	bx	lr

08001b8c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001b8c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b8e:	f7fe fef7 	bl	8000980 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001b96:	f7fe bf86 	b.w	8000aa6 <HAL_SYSTICK_IRQHandler>

08001b9a <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001b9a:	2010      	movs	r0, #16
 8001b9c:	f7ff b8ba 	b.w	8000d14 <HAL_GPIO_EXTI_IRQHandler>

08001ba0 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001ba0:	2040      	movs	r0, #64	; 0x40
 8001ba2:	f7ff b8b7 	b.w	8000d14 <HAL_GPIO_EXTI_IRQHandler>
	...

08001ba8 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ba8:	4801      	ldr	r0, [pc, #4]	; (8001bb0 <USART1_IRQHandler+0x8>)
 8001baa:	f7ff bcf3 	b.w	8001594 <HAL_UART_IRQHandler>
 8001bae:	bf00      	nop
 8001bb0:	20000098 	.word	0x20000098

08001bb4 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001bb4:	4b0f      	ldr	r3, [pc, #60]	; (8001bf4 <SystemInit+0x40>)
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	f042 0201 	orr.w	r2, r2, #1
 8001bbc:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001bbe:	6859      	ldr	r1, [r3, #4]
 8001bc0:	4a0d      	ldr	r2, [pc, #52]	; (8001bf8 <SystemInit+0x44>)
 8001bc2:	400a      	ands	r2, r1
 8001bc4:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001bcc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001bd0:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001bd8:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001bda:	685a      	ldr	r2, [r3, #4]
 8001bdc:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001be0:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001be2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001be6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001be8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001bec:	4b03      	ldr	r3, [pc, #12]	; (8001bfc <SystemInit+0x48>)
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	f8ff0000 	.word	0xf8ff0000
 8001bfc:	e000ed00 	.word	0xe000ed00

08001c00 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001c00:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001c02:	e003      	b.n	8001c0c <LoopCopyDataInit>

08001c04 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001c04:	4b0b      	ldr	r3, [pc, #44]	; (8001c34 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001c06:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001c08:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001c0a:	3104      	adds	r1, #4

08001c0c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001c0c:	480a      	ldr	r0, [pc, #40]	; (8001c38 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001c0e:	4b0b      	ldr	r3, [pc, #44]	; (8001c3c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001c10:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001c12:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001c14:	d3f6      	bcc.n	8001c04 <CopyDataInit>
  ldr r2, =_sbss
 8001c16:	4a0a      	ldr	r2, [pc, #40]	; (8001c40 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001c18:	e002      	b.n	8001c20 <LoopFillZerobss>

08001c1a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001c1a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001c1c:	f842 3b04 	str.w	r3, [r2], #4

08001c20 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001c20:	4b08      	ldr	r3, [pc, #32]	; (8001c44 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001c22:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001c24:	d3f9      	bcc.n	8001c1a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c26:	f7ff ffc5 	bl	8001bb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c2a:	f000 f80f 	bl	8001c4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c2e:	f7ff fe03 	bl	8001838 <main>
  bx lr
 8001c32:	4770      	bx	lr
  ldr r3, =_sidata
 8001c34:	080025a4 	.word	0x080025a4
  ldr r0, =_sdata
 8001c38:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001c3c:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8001c40:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8001c44:	200000dc 	.word	0x200000dc

08001c48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c48:	e7fe      	b.n	8001c48 <ADC1_2_IRQHandler>
	...

08001c4c <__libc_init_array>:
 8001c4c:	b570      	push	{r4, r5, r6, lr}
 8001c4e:	2500      	movs	r5, #0
 8001c50:	4e0c      	ldr	r6, [pc, #48]	; (8001c84 <__libc_init_array+0x38>)
 8001c52:	4c0d      	ldr	r4, [pc, #52]	; (8001c88 <__libc_init_array+0x3c>)
 8001c54:	1ba4      	subs	r4, r4, r6
 8001c56:	10a4      	asrs	r4, r4, #2
 8001c58:	42a5      	cmp	r5, r4
 8001c5a:	d109      	bne.n	8001c70 <__libc_init_array+0x24>
 8001c5c:	f000 fc54 	bl	8002508 <_init>
 8001c60:	2500      	movs	r5, #0
 8001c62:	4e0a      	ldr	r6, [pc, #40]	; (8001c8c <__libc_init_array+0x40>)
 8001c64:	4c0a      	ldr	r4, [pc, #40]	; (8001c90 <__libc_init_array+0x44>)
 8001c66:	1ba4      	subs	r4, r4, r6
 8001c68:	10a4      	asrs	r4, r4, #2
 8001c6a:	42a5      	cmp	r5, r4
 8001c6c:	d105      	bne.n	8001c7a <__libc_init_array+0x2e>
 8001c6e:	bd70      	pop	{r4, r5, r6, pc}
 8001c70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c74:	4798      	blx	r3
 8001c76:	3501      	adds	r5, #1
 8001c78:	e7ee      	b.n	8001c58 <__libc_init_array+0xc>
 8001c7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c7e:	4798      	blx	r3
 8001c80:	3501      	adds	r5, #1
 8001c82:	e7f2      	b.n	8001c6a <__libc_init_array+0x1e>
 8001c84:	0800259c 	.word	0x0800259c
 8001c88:	0800259c 	.word	0x0800259c
 8001c8c:	0800259c 	.word	0x0800259c
 8001c90:	080025a0 	.word	0x080025a0

08001c94 <siprintf>:
 8001c94:	b40e      	push	{r1, r2, r3}
 8001c96:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001c9a:	b500      	push	{lr}
 8001c9c:	b09c      	sub	sp, #112	; 0x70
 8001c9e:	f8ad 1014 	strh.w	r1, [sp, #20]
 8001ca2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001ca6:	9104      	str	r1, [sp, #16]
 8001ca8:	9107      	str	r1, [sp, #28]
 8001caa:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001cae:	ab1d      	add	r3, sp, #116	; 0x74
 8001cb0:	9002      	str	r0, [sp, #8]
 8001cb2:	9006      	str	r0, [sp, #24]
 8001cb4:	4808      	ldr	r0, [pc, #32]	; (8001cd8 <siprintf+0x44>)
 8001cb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8001cba:	f8ad 1016 	strh.w	r1, [sp, #22]
 8001cbe:	6800      	ldr	r0, [r0, #0]
 8001cc0:	a902      	add	r1, sp, #8
 8001cc2:	9301      	str	r3, [sp, #4]
 8001cc4:	f000 f866 	bl	8001d94 <_svfiprintf_r>
 8001cc8:	2200      	movs	r2, #0
 8001cca:	9b02      	ldr	r3, [sp, #8]
 8001ccc:	701a      	strb	r2, [r3, #0]
 8001cce:	b01c      	add	sp, #112	; 0x70
 8001cd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8001cd4:	b003      	add	sp, #12
 8001cd6:	4770      	bx	lr
 8001cd8:	20000004 	.word	0x20000004

08001cdc <__ssputs_r>:
 8001cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ce0:	688e      	ldr	r6, [r1, #8]
 8001ce2:	4682      	mov	sl, r0
 8001ce4:	429e      	cmp	r6, r3
 8001ce6:	460c      	mov	r4, r1
 8001ce8:	4691      	mov	r9, r2
 8001cea:	4698      	mov	r8, r3
 8001cec:	d835      	bhi.n	8001d5a <__ssputs_r+0x7e>
 8001cee:	898a      	ldrh	r2, [r1, #12]
 8001cf0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001cf4:	d031      	beq.n	8001d5a <__ssputs_r+0x7e>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	6825      	ldr	r5, [r4, #0]
 8001cfa:	6909      	ldr	r1, [r1, #16]
 8001cfc:	1a6f      	subs	r7, r5, r1
 8001cfe:	6965      	ldr	r5, [r4, #20]
 8001d00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001d04:	fb95 f5f3 	sdiv	r5, r5, r3
 8001d08:	f108 0301 	add.w	r3, r8, #1
 8001d0c:	443b      	add	r3, r7
 8001d0e:	429d      	cmp	r5, r3
 8001d10:	bf38      	it	cc
 8001d12:	461d      	movcc	r5, r3
 8001d14:	0553      	lsls	r3, r2, #21
 8001d16:	d531      	bpl.n	8001d7c <__ssputs_r+0xa0>
 8001d18:	4629      	mov	r1, r5
 8001d1a:	f000 fb47 	bl	80023ac <_malloc_r>
 8001d1e:	4606      	mov	r6, r0
 8001d20:	b950      	cbnz	r0, 8001d38 <__ssputs_r+0x5c>
 8001d22:	230c      	movs	r3, #12
 8001d24:	f8ca 3000 	str.w	r3, [sl]
 8001d28:	89a3      	ldrh	r3, [r4, #12]
 8001d2a:	f04f 30ff 	mov.w	r0, #4294967295
 8001d2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d32:	81a3      	strh	r3, [r4, #12]
 8001d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d38:	463a      	mov	r2, r7
 8001d3a:	6921      	ldr	r1, [r4, #16]
 8001d3c:	f000 fac4 	bl	80022c8 <memcpy>
 8001d40:	89a3      	ldrh	r3, [r4, #12]
 8001d42:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001d46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d4a:	81a3      	strh	r3, [r4, #12]
 8001d4c:	6126      	str	r6, [r4, #16]
 8001d4e:	443e      	add	r6, r7
 8001d50:	6026      	str	r6, [r4, #0]
 8001d52:	4646      	mov	r6, r8
 8001d54:	6165      	str	r5, [r4, #20]
 8001d56:	1bed      	subs	r5, r5, r7
 8001d58:	60a5      	str	r5, [r4, #8]
 8001d5a:	4546      	cmp	r6, r8
 8001d5c:	bf28      	it	cs
 8001d5e:	4646      	movcs	r6, r8
 8001d60:	4649      	mov	r1, r9
 8001d62:	4632      	mov	r2, r6
 8001d64:	6820      	ldr	r0, [r4, #0]
 8001d66:	f000 faba 	bl	80022de <memmove>
 8001d6a:	68a3      	ldr	r3, [r4, #8]
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	1b9b      	subs	r3, r3, r6
 8001d70:	60a3      	str	r3, [r4, #8]
 8001d72:	6823      	ldr	r3, [r4, #0]
 8001d74:	441e      	add	r6, r3
 8001d76:	6026      	str	r6, [r4, #0]
 8001d78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d7c:	462a      	mov	r2, r5
 8001d7e:	f000 fb73 	bl	8002468 <_realloc_r>
 8001d82:	4606      	mov	r6, r0
 8001d84:	2800      	cmp	r0, #0
 8001d86:	d1e1      	bne.n	8001d4c <__ssputs_r+0x70>
 8001d88:	6921      	ldr	r1, [r4, #16]
 8001d8a:	4650      	mov	r0, sl
 8001d8c:	f000 fac2 	bl	8002314 <_free_r>
 8001d90:	e7c7      	b.n	8001d22 <__ssputs_r+0x46>
	...

08001d94 <_svfiprintf_r>:
 8001d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d98:	b09d      	sub	sp, #116	; 0x74
 8001d9a:	9303      	str	r3, [sp, #12]
 8001d9c:	898b      	ldrh	r3, [r1, #12]
 8001d9e:	4680      	mov	r8, r0
 8001da0:	061c      	lsls	r4, r3, #24
 8001da2:	460d      	mov	r5, r1
 8001da4:	4616      	mov	r6, r2
 8001da6:	d50f      	bpl.n	8001dc8 <_svfiprintf_r+0x34>
 8001da8:	690b      	ldr	r3, [r1, #16]
 8001daa:	b96b      	cbnz	r3, 8001dc8 <_svfiprintf_r+0x34>
 8001dac:	2140      	movs	r1, #64	; 0x40
 8001dae:	f000 fafd 	bl	80023ac <_malloc_r>
 8001db2:	6028      	str	r0, [r5, #0]
 8001db4:	6128      	str	r0, [r5, #16]
 8001db6:	b928      	cbnz	r0, 8001dc4 <_svfiprintf_r+0x30>
 8001db8:	230c      	movs	r3, #12
 8001dba:	f8c8 3000 	str.w	r3, [r8]
 8001dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc2:	e0c4      	b.n	8001f4e <_svfiprintf_r+0x1ba>
 8001dc4:	2340      	movs	r3, #64	; 0x40
 8001dc6:	616b      	str	r3, [r5, #20]
 8001dc8:	2300      	movs	r3, #0
 8001dca:	9309      	str	r3, [sp, #36]	; 0x24
 8001dcc:	2320      	movs	r3, #32
 8001dce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001dd2:	2330      	movs	r3, #48	; 0x30
 8001dd4:	f04f 0b01 	mov.w	fp, #1
 8001dd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001ddc:	4637      	mov	r7, r6
 8001dde:	463c      	mov	r4, r7
 8001de0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d13c      	bne.n	8001e62 <_svfiprintf_r+0xce>
 8001de8:	ebb7 0a06 	subs.w	sl, r7, r6
 8001dec:	d00b      	beq.n	8001e06 <_svfiprintf_r+0x72>
 8001dee:	4653      	mov	r3, sl
 8001df0:	4632      	mov	r2, r6
 8001df2:	4629      	mov	r1, r5
 8001df4:	4640      	mov	r0, r8
 8001df6:	f7ff ff71 	bl	8001cdc <__ssputs_r>
 8001dfa:	3001      	adds	r0, #1
 8001dfc:	f000 80a2 	beq.w	8001f44 <_svfiprintf_r+0x1b0>
 8001e00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e02:	4453      	add	r3, sl
 8001e04:	9309      	str	r3, [sp, #36]	; 0x24
 8001e06:	783b      	ldrb	r3, [r7, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	f000 809b 	beq.w	8001f44 <_svfiprintf_r+0x1b0>
 8001e0e:	2300      	movs	r3, #0
 8001e10:	f04f 32ff 	mov.w	r2, #4294967295
 8001e14:	9304      	str	r3, [sp, #16]
 8001e16:	9307      	str	r3, [sp, #28]
 8001e18:	9205      	str	r2, [sp, #20]
 8001e1a:	9306      	str	r3, [sp, #24]
 8001e1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001e20:	931a      	str	r3, [sp, #104]	; 0x68
 8001e22:	2205      	movs	r2, #5
 8001e24:	7821      	ldrb	r1, [r4, #0]
 8001e26:	4850      	ldr	r0, [pc, #320]	; (8001f68 <_svfiprintf_r+0x1d4>)
 8001e28:	f000 fa40 	bl	80022ac <memchr>
 8001e2c:	1c67      	adds	r7, r4, #1
 8001e2e:	9b04      	ldr	r3, [sp, #16]
 8001e30:	b9d8      	cbnz	r0, 8001e6a <_svfiprintf_r+0xd6>
 8001e32:	06d9      	lsls	r1, r3, #27
 8001e34:	bf44      	itt	mi
 8001e36:	2220      	movmi	r2, #32
 8001e38:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001e3c:	071a      	lsls	r2, r3, #28
 8001e3e:	bf44      	itt	mi
 8001e40:	222b      	movmi	r2, #43	; 0x2b
 8001e42:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001e46:	7822      	ldrb	r2, [r4, #0]
 8001e48:	2a2a      	cmp	r2, #42	; 0x2a
 8001e4a:	d016      	beq.n	8001e7a <_svfiprintf_r+0xe6>
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	200a      	movs	r0, #10
 8001e50:	9a07      	ldr	r2, [sp, #28]
 8001e52:	4627      	mov	r7, r4
 8001e54:	783b      	ldrb	r3, [r7, #0]
 8001e56:	3401      	adds	r4, #1
 8001e58:	3b30      	subs	r3, #48	; 0x30
 8001e5a:	2b09      	cmp	r3, #9
 8001e5c:	d950      	bls.n	8001f00 <_svfiprintf_r+0x16c>
 8001e5e:	b1c9      	cbz	r1, 8001e94 <_svfiprintf_r+0x100>
 8001e60:	e011      	b.n	8001e86 <_svfiprintf_r+0xf2>
 8001e62:	2b25      	cmp	r3, #37	; 0x25
 8001e64:	d0c0      	beq.n	8001de8 <_svfiprintf_r+0x54>
 8001e66:	4627      	mov	r7, r4
 8001e68:	e7b9      	b.n	8001dde <_svfiprintf_r+0x4a>
 8001e6a:	4a3f      	ldr	r2, [pc, #252]	; (8001f68 <_svfiprintf_r+0x1d4>)
 8001e6c:	463c      	mov	r4, r7
 8001e6e:	1a80      	subs	r0, r0, r2
 8001e70:	fa0b f000 	lsl.w	r0, fp, r0
 8001e74:	4318      	orrs	r0, r3
 8001e76:	9004      	str	r0, [sp, #16]
 8001e78:	e7d3      	b.n	8001e22 <_svfiprintf_r+0x8e>
 8001e7a:	9a03      	ldr	r2, [sp, #12]
 8001e7c:	1d11      	adds	r1, r2, #4
 8001e7e:	6812      	ldr	r2, [r2, #0]
 8001e80:	9103      	str	r1, [sp, #12]
 8001e82:	2a00      	cmp	r2, #0
 8001e84:	db01      	blt.n	8001e8a <_svfiprintf_r+0xf6>
 8001e86:	9207      	str	r2, [sp, #28]
 8001e88:	e004      	b.n	8001e94 <_svfiprintf_r+0x100>
 8001e8a:	4252      	negs	r2, r2
 8001e8c:	f043 0302 	orr.w	r3, r3, #2
 8001e90:	9207      	str	r2, [sp, #28]
 8001e92:	9304      	str	r3, [sp, #16]
 8001e94:	783b      	ldrb	r3, [r7, #0]
 8001e96:	2b2e      	cmp	r3, #46	; 0x2e
 8001e98:	d10d      	bne.n	8001eb6 <_svfiprintf_r+0x122>
 8001e9a:	787b      	ldrb	r3, [r7, #1]
 8001e9c:	1c79      	adds	r1, r7, #1
 8001e9e:	2b2a      	cmp	r3, #42	; 0x2a
 8001ea0:	d132      	bne.n	8001f08 <_svfiprintf_r+0x174>
 8001ea2:	9b03      	ldr	r3, [sp, #12]
 8001ea4:	3702      	adds	r7, #2
 8001ea6:	1d1a      	adds	r2, r3, #4
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	9203      	str	r2, [sp, #12]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	bfb8      	it	lt
 8001eb0:	f04f 33ff 	movlt.w	r3, #4294967295
 8001eb4:	9305      	str	r3, [sp, #20]
 8001eb6:	4c2d      	ldr	r4, [pc, #180]	; (8001f6c <_svfiprintf_r+0x1d8>)
 8001eb8:	2203      	movs	r2, #3
 8001eba:	7839      	ldrb	r1, [r7, #0]
 8001ebc:	4620      	mov	r0, r4
 8001ebe:	f000 f9f5 	bl	80022ac <memchr>
 8001ec2:	b138      	cbz	r0, 8001ed4 <_svfiprintf_r+0x140>
 8001ec4:	2340      	movs	r3, #64	; 0x40
 8001ec6:	1b00      	subs	r0, r0, r4
 8001ec8:	fa03 f000 	lsl.w	r0, r3, r0
 8001ecc:	9b04      	ldr	r3, [sp, #16]
 8001ece:	3701      	adds	r7, #1
 8001ed0:	4303      	orrs	r3, r0
 8001ed2:	9304      	str	r3, [sp, #16]
 8001ed4:	7839      	ldrb	r1, [r7, #0]
 8001ed6:	2206      	movs	r2, #6
 8001ed8:	4825      	ldr	r0, [pc, #148]	; (8001f70 <_svfiprintf_r+0x1dc>)
 8001eda:	1c7e      	adds	r6, r7, #1
 8001edc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001ee0:	f000 f9e4 	bl	80022ac <memchr>
 8001ee4:	2800      	cmp	r0, #0
 8001ee6:	d035      	beq.n	8001f54 <_svfiprintf_r+0x1c0>
 8001ee8:	4b22      	ldr	r3, [pc, #136]	; (8001f74 <_svfiprintf_r+0x1e0>)
 8001eea:	b9fb      	cbnz	r3, 8001f2c <_svfiprintf_r+0x198>
 8001eec:	9b03      	ldr	r3, [sp, #12]
 8001eee:	3307      	adds	r3, #7
 8001ef0:	f023 0307 	bic.w	r3, r3, #7
 8001ef4:	3308      	adds	r3, #8
 8001ef6:	9303      	str	r3, [sp, #12]
 8001ef8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001efa:	444b      	add	r3, r9
 8001efc:	9309      	str	r3, [sp, #36]	; 0x24
 8001efe:	e76d      	b.n	8001ddc <_svfiprintf_r+0x48>
 8001f00:	fb00 3202 	mla	r2, r0, r2, r3
 8001f04:	2101      	movs	r1, #1
 8001f06:	e7a4      	b.n	8001e52 <_svfiprintf_r+0xbe>
 8001f08:	2300      	movs	r3, #0
 8001f0a:	240a      	movs	r4, #10
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	9305      	str	r3, [sp, #20]
 8001f10:	460f      	mov	r7, r1
 8001f12:	783a      	ldrb	r2, [r7, #0]
 8001f14:	3101      	adds	r1, #1
 8001f16:	3a30      	subs	r2, #48	; 0x30
 8001f18:	2a09      	cmp	r2, #9
 8001f1a:	d903      	bls.n	8001f24 <_svfiprintf_r+0x190>
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d0ca      	beq.n	8001eb6 <_svfiprintf_r+0x122>
 8001f20:	9005      	str	r0, [sp, #20]
 8001f22:	e7c8      	b.n	8001eb6 <_svfiprintf_r+0x122>
 8001f24:	fb04 2000 	mla	r0, r4, r0, r2
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e7f1      	b.n	8001f10 <_svfiprintf_r+0x17c>
 8001f2c:	ab03      	add	r3, sp, #12
 8001f2e:	9300      	str	r3, [sp, #0]
 8001f30:	462a      	mov	r2, r5
 8001f32:	4b11      	ldr	r3, [pc, #68]	; (8001f78 <_svfiprintf_r+0x1e4>)
 8001f34:	a904      	add	r1, sp, #16
 8001f36:	4640      	mov	r0, r8
 8001f38:	f3af 8000 	nop.w
 8001f3c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001f40:	4681      	mov	r9, r0
 8001f42:	d1d9      	bne.n	8001ef8 <_svfiprintf_r+0x164>
 8001f44:	89ab      	ldrh	r3, [r5, #12]
 8001f46:	065b      	lsls	r3, r3, #25
 8001f48:	f53f af39 	bmi.w	8001dbe <_svfiprintf_r+0x2a>
 8001f4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001f4e:	b01d      	add	sp, #116	; 0x74
 8001f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f54:	ab03      	add	r3, sp, #12
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	462a      	mov	r2, r5
 8001f5a:	4b07      	ldr	r3, [pc, #28]	; (8001f78 <_svfiprintf_r+0x1e4>)
 8001f5c:	a904      	add	r1, sp, #16
 8001f5e:	4640      	mov	r0, r8
 8001f60:	f000 f884 	bl	800206c <_printf_i>
 8001f64:	e7ea      	b.n	8001f3c <_svfiprintf_r+0x1a8>
 8001f66:	bf00      	nop
 8001f68:	08002566 	.word	0x08002566
 8001f6c:	0800256c 	.word	0x0800256c
 8001f70:	08002570 	.word	0x08002570
 8001f74:	00000000 	.word	0x00000000
 8001f78:	08001cdd 	.word	0x08001cdd

08001f7c <_printf_common>:
 8001f7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f80:	4691      	mov	r9, r2
 8001f82:	461f      	mov	r7, r3
 8001f84:	688a      	ldr	r2, [r1, #8]
 8001f86:	690b      	ldr	r3, [r1, #16]
 8001f88:	4606      	mov	r6, r0
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	bfb8      	it	lt
 8001f8e:	4613      	movlt	r3, r2
 8001f90:	f8c9 3000 	str.w	r3, [r9]
 8001f94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001f98:	460c      	mov	r4, r1
 8001f9a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001f9e:	b112      	cbz	r2, 8001fa6 <_printf_common+0x2a>
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	f8c9 3000 	str.w	r3, [r9]
 8001fa6:	6823      	ldr	r3, [r4, #0]
 8001fa8:	0699      	lsls	r1, r3, #26
 8001faa:	bf42      	ittt	mi
 8001fac:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001fb0:	3302      	addmi	r3, #2
 8001fb2:	f8c9 3000 	strmi.w	r3, [r9]
 8001fb6:	6825      	ldr	r5, [r4, #0]
 8001fb8:	f015 0506 	ands.w	r5, r5, #6
 8001fbc:	d107      	bne.n	8001fce <_printf_common+0x52>
 8001fbe:	f104 0a19 	add.w	sl, r4, #25
 8001fc2:	68e3      	ldr	r3, [r4, #12]
 8001fc4:	f8d9 2000 	ldr.w	r2, [r9]
 8001fc8:	1a9b      	subs	r3, r3, r2
 8001fca:	429d      	cmp	r5, r3
 8001fcc:	db2a      	blt.n	8002024 <_printf_common+0xa8>
 8001fce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001fd2:	6822      	ldr	r2, [r4, #0]
 8001fd4:	3300      	adds	r3, #0
 8001fd6:	bf18      	it	ne
 8001fd8:	2301      	movne	r3, #1
 8001fda:	0692      	lsls	r2, r2, #26
 8001fdc:	d42f      	bmi.n	800203e <_printf_common+0xc2>
 8001fde:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001fe2:	4639      	mov	r1, r7
 8001fe4:	4630      	mov	r0, r6
 8001fe6:	47c0      	blx	r8
 8001fe8:	3001      	adds	r0, #1
 8001fea:	d022      	beq.n	8002032 <_printf_common+0xb6>
 8001fec:	6823      	ldr	r3, [r4, #0]
 8001fee:	68e5      	ldr	r5, [r4, #12]
 8001ff0:	f003 0306 	and.w	r3, r3, #6
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	bf18      	it	ne
 8001ff8:	2500      	movne	r5, #0
 8001ffa:	f8d9 2000 	ldr.w	r2, [r9]
 8001ffe:	f04f 0900 	mov.w	r9, #0
 8002002:	bf08      	it	eq
 8002004:	1aad      	subeq	r5, r5, r2
 8002006:	68a3      	ldr	r3, [r4, #8]
 8002008:	6922      	ldr	r2, [r4, #16]
 800200a:	bf08      	it	eq
 800200c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002010:	4293      	cmp	r3, r2
 8002012:	bfc4      	itt	gt
 8002014:	1a9b      	subgt	r3, r3, r2
 8002016:	18ed      	addgt	r5, r5, r3
 8002018:	341a      	adds	r4, #26
 800201a:	454d      	cmp	r5, r9
 800201c:	d11b      	bne.n	8002056 <_printf_common+0xda>
 800201e:	2000      	movs	r0, #0
 8002020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002024:	2301      	movs	r3, #1
 8002026:	4652      	mov	r2, sl
 8002028:	4639      	mov	r1, r7
 800202a:	4630      	mov	r0, r6
 800202c:	47c0      	blx	r8
 800202e:	3001      	adds	r0, #1
 8002030:	d103      	bne.n	800203a <_printf_common+0xbe>
 8002032:	f04f 30ff 	mov.w	r0, #4294967295
 8002036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800203a:	3501      	adds	r5, #1
 800203c:	e7c1      	b.n	8001fc2 <_printf_common+0x46>
 800203e:	2030      	movs	r0, #48	; 0x30
 8002040:	18e1      	adds	r1, r4, r3
 8002042:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002046:	1c5a      	adds	r2, r3, #1
 8002048:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800204c:	4422      	add	r2, r4
 800204e:	3302      	adds	r3, #2
 8002050:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002054:	e7c3      	b.n	8001fde <_printf_common+0x62>
 8002056:	2301      	movs	r3, #1
 8002058:	4622      	mov	r2, r4
 800205a:	4639      	mov	r1, r7
 800205c:	4630      	mov	r0, r6
 800205e:	47c0      	blx	r8
 8002060:	3001      	adds	r0, #1
 8002062:	d0e6      	beq.n	8002032 <_printf_common+0xb6>
 8002064:	f109 0901 	add.w	r9, r9, #1
 8002068:	e7d7      	b.n	800201a <_printf_common+0x9e>
	...

0800206c <_printf_i>:
 800206c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002070:	4617      	mov	r7, r2
 8002072:	7e0a      	ldrb	r2, [r1, #24]
 8002074:	b085      	sub	sp, #20
 8002076:	2a6e      	cmp	r2, #110	; 0x6e
 8002078:	4698      	mov	r8, r3
 800207a:	4606      	mov	r6, r0
 800207c:	460c      	mov	r4, r1
 800207e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002080:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002084:	f000 80bc 	beq.w	8002200 <_printf_i+0x194>
 8002088:	d81a      	bhi.n	80020c0 <_printf_i+0x54>
 800208a:	2a63      	cmp	r2, #99	; 0x63
 800208c:	d02e      	beq.n	80020ec <_printf_i+0x80>
 800208e:	d80a      	bhi.n	80020a6 <_printf_i+0x3a>
 8002090:	2a00      	cmp	r2, #0
 8002092:	f000 80c8 	beq.w	8002226 <_printf_i+0x1ba>
 8002096:	2a58      	cmp	r2, #88	; 0x58
 8002098:	f000 808a 	beq.w	80021b0 <_printf_i+0x144>
 800209c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80020a0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80020a4:	e02a      	b.n	80020fc <_printf_i+0x90>
 80020a6:	2a64      	cmp	r2, #100	; 0x64
 80020a8:	d001      	beq.n	80020ae <_printf_i+0x42>
 80020aa:	2a69      	cmp	r2, #105	; 0x69
 80020ac:	d1f6      	bne.n	800209c <_printf_i+0x30>
 80020ae:	6821      	ldr	r1, [r4, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	f011 0f80 	tst.w	r1, #128	; 0x80
 80020b6:	d023      	beq.n	8002100 <_printf_i+0x94>
 80020b8:	1d11      	adds	r1, r2, #4
 80020ba:	6019      	str	r1, [r3, #0]
 80020bc:	6813      	ldr	r3, [r2, #0]
 80020be:	e027      	b.n	8002110 <_printf_i+0xa4>
 80020c0:	2a73      	cmp	r2, #115	; 0x73
 80020c2:	f000 80b4 	beq.w	800222e <_printf_i+0x1c2>
 80020c6:	d808      	bhi.n	80020da <_printf_i+0x6e>
 80020c8:	2a6f      	cmp	r2, #111	; 0x6f
 80020ca:	d02a      	beq.n	8002122 <_printf_i+0xb6>
 80020cc:	2a70      	cmp	r2, #112	; 0x70
 80020ce:	d1e5      	bne.n	800209c <_printf_i+0x30>
 80020d0:	680a      	ldr	r2, [r1, #0]
 80020d2:	f042 0220 	orr.w	r2, r2, #32
 80020d6:	600a      	str	r2, [r1, #0]
 80020d8:	e003      	b.n	80020e2 <_printf_i+0x76>
 80020da:	2a75      	cmp	r2, #117	; 0x75
 80020dc:	d021      	beq.n	8002122 <_printf_i+0xb6>
 80020de:	2a78      	cmp	r2, #120	; 0x78
 80020e0:	d1dc      	bne.n	800209c <_printf_i+0x30>
 80020e2:	2278      	movs	r2, #120	; 0x78
 80020e4:	496f      	ldr	r1, [pc, #444]	; (80022a4 <_printf_i+0x238>)
 80020e6:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80020ea:	e064      	b.n	80021b6 <_printf_i+0x14a>
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80020f2:	1d11      	adds	r1, r2, #4
 80020f4:	6019      	str	r1, [r3, #0]
 80020f6:	6813      	ldr	r3, [r2, #0]
 80020f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80020fc:	2301      	movs	r3, #1
 80020fe:	e0a3      	b.n	8002248 <_printf_i+0x1dc>
 8002100:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002104:	f102 0104 	add.w	r1, r2, #4
 8002108:	6019      	str	r1, [r3, #0]
 800210a:	d0d7      	beq.n	80020bc <_printf_i+0x50>
 800210c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002110:	2b00      	cmp	r3, #0
 8002112:	da03      	bge.n	800211c <_printf_i+0xb0>
 8002114:	222d      	movs	r2, #45	; 0x2d
 8002116:	425b      	negs	r3, r3
 8002118:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800211c:	4962      	ldr	r1, [pc, #392]	; (80022a8 <_printf_i+0x23c>)
 800211e:	220a      	movs	r2, #10
 8002120:	e017      	b.n	8002152 <_printf_i+0xe6>
 8002122:	6820      	ldr	r0, [r4, #0]
 8002124:	6819      	ldr	r1, [r3, #0]
 8002126:	f010 0f80 	tst.w	r0, #128	; 0x80
 800212a:	d003      	beq.n	8002134 <_printf_i+0xc8>
 800212c:	1d08      	adds	r0, r1, #4
 800212e:	6018      	str	r0, [r3, #0]
 8002130:	680b      	ldr	r3, [r1, #0]
 8002132:	e006      	b.n	8002142 <_printf_i+0xd6>
 8002134:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002138:	f101 0004 	add.w	r0, r1, #4
 800213c:	6018      	str	r0, [r3, #0]
 800213e:	d0f7      	beq.n	8002130 <_printf_i+0xc4>
 8002140:	880b      	ldrh	r3, [r1, #0]
 8002142:	2a6f      	cmp	r2, #111	; 0x6f
 8002144:	bf14      	ite	ne
 8002146:	220a      	movne	r2, #10
 8002148:	2208      	moveq	r2, #8
 800214a:	4957      	ldr	r1, [pc, #348]	; (80022a8 <_printf_i+0x23c>)
 800214c:	2000      	movs	r0, #0
 800214e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002152:	6865      	ldr	r5, [r4, #4]
 8002154:	2d00      	cmp	r5, #0
 8002156:	60a5      	str	r5, [r4, #8]
 8002158:	f2c0 809c 	blt.w	8002294 <_printf_i+0x228>
 800215c:	6820      	ldr	r0, [r4, #0]
 800215e:	f020 0004 	bic.w	r0, r0, #4
 8002162:	6020      	str	r0, [r4, #0]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d13f      	bne.n	80021e8 <_printf_i+0x17c>
 8002168:	2d00      	cmp	r5, #0
 800216a:	f040 8095 	bne.w	8002298 <_printf_i+0x22c>
 800216e:	4675      	mov	r5, lr
 8002170:	2a08      	cmp	r2, #8
 8002172:	d10b      	bne.n	800218c <_printf_i+0x120>
 8002174:	6823      	ldr	r3, [r4, #0]
 8002176:	07da      	lsls	r2, r3, #31
 8002178:	d508      	bpl.n	800218c <_printf_i+0x120>
 800217a:	6923      	ldr	r3, [r4, #16]
 800217c:	6862      	ldr	r2, [r4, #4]
 800217e:	429a      	cmp	r2, r3
 8002180:	bfde      	ittt	le
 8002182:	2330      	movle	r3, #48	; 0x30
 8002184:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002188:	f105 35ff 	addle.w	r5, r5, #4294967295
 800218c:	ebae 0305 	sub.w	r3, lr, r5
 8002190:	6123      	str	r3, [r4, #16]
 8002192:	f8cd 8000 	str.w	r8, [sp]
 8002196:	463b      	mov	r3, r7
 8002198:	aa03      	add	r2, sp, #12
 800219a:	4621      	mov	r1, r4
 800219c:	4630      	mov	r0, r6
 800219e:	f7ff feed 	bl	8001f7c <_printf_common>
 80021a2:	3001      	adds	r0, #1
 80021a4:	d155      	bne.n	8002252 <_printf_i+0x1e6>
 80021a6:	f04f 30ff 	mov.w	r0, #4294967295
 80021aa:	b005      	add	sp, #20
 80021ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80021b0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80021b4:	493c      	ldr	r1, [pc, #240]	; (80022a8 <_printf_i+0x23c>)
 80021b6:	6822      	ldr	r2, [r4, #0]
 80021b8:	6818      	ldr	r0, [r3, #0]
 80021ba:	f012 0f80 	tst.w	r2, #128	; 0x80
 80021be:	f100 0504 	add.w	r5, r0, #4
 80021c2:	601d      	str	r5, [r3, #0]
 80021c4:	d001      	beq.n	80021ca <_printf_i+0x15e>
 80021c6:	6803      	ldr	r3, [r0, #0]
 80021c8:	e002      	b.n	80021d0 <_printf_i+0x164>
 80021ca:	0655      	lsls	r5, r2, #25
 80021cc:	d5fb      	bpl.n	80021c6 <_printf_i+0x15a>
 80021ce:	8803      	ldrh	r3, [r0, #0]
 80021d0:	07d0      	lsls	r0, r2, #31
 80021d2:	bf44      	itt	mi
 80021d4:	f042 0220 	orrmi.w	r2, r2, #32
 80021d8:	6022      	strmi	r2, [r4, #0]
 80021da:	b91b      	cbnz	r3, 80021e4 <_printf_i+0x178>
 80021dc:	6822      	ldr	r2, [r4, #0]
 80021de:	f022 0220 	bic.w	r2, r2, #32
 80021e2:	6022      	str	r2, [r4, #0]
 80021e4:	2210      	movs	r2, #16
 80021e6:	e7b1      	b.n	800214c <_printf_i+0xe0>
 80021e8:	4675      	mov	r5, lr
 80021ea:	fbb3 f0f2 	udiv	r0, r3, r2
 80021ee:	fb02 3310 	mls	r3, r2, r0, r3
 80021f2:	5ccb      	ldrb	r3, [r1, r3]
 80021f4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80021f8:	4603      	mov	r3, r0
 80021fa:	2800      	cmp	r0, #0
 80021fc:	d1f5      	bne.n	80021ea <_printf_i+0x17e>
 80021fe:	e7b7      	b.n	8002170 <_printf_i+0x104>
 8002200:	6808      	ldr	r0, [r1, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002208:	6949      	ldr	r1, [r1, #20]
 800220a:	d004      	beq.n	8002216 <_printf_i+0x1aa>
 800220c:	1d10      	adds	r0, r2, #4
 800220e:	6018      	str	r0, [r3, #0]
 8002210:	6813      	ldr	r3, [r2, #0]
 8002212:	6019      	str	r1, [r3, #0]
 8002214:	e007      	b.n	8002226 <_printf_i+0x1ba>
 8002216:	f010 0f40 	tst.w	r0, #64	; 0x40
 800221a:	f102 0004 	add.w	r0, r2, #4
 800221e:	6018      	str	r0, [r3, #0]
 8002220:	6813      	ldr	r3, [r2, #0]
 8002222:	d0f6      	beq.n	8002212 <_printf_i+0x1a6>
 8002224:	8019      	strh	r1, [r3, #0]
 8002226:	2300      	movs	r3, #0
 8002228:	4675      	mov	r5, lr
 800222a:	6123      	str	r3, [r4, #16]
 800222c:	e7b1      	b.n	8002192 <_printf_i+0x126>
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	1d11      	adds	r1, r2, #4
 8002232:	6019      	str	r1, [r3, #0]
 8002234:	6815      	ldr	r5, [r2, #0]
 8002236:	2100      	movs	r1, #0
 8002238:	6862      	ldr	r2, [r4, #4]
 800223a:	4628      	mov	r0, r5
 800223c:	f000 f836 	bl	80022ac <memchr>
 8002240:	b108      	cbz	r0, 8002246 <_printf_i+0x1da>
 8002242:	1b40      	subs	r0, r0, r5
 8002244:	6060      	str	r0, [r4, #4]
 8002246:	6863      	ldr	r3, [r4, #4]
 8002248:	6123      	str	r3, [r4, #16]
 800224a:	2300      	movs	r3, #0
 800224c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002250:	e79f      	b.n	8002192 <_printf_i+0x126>
 8002252:	6923      	ldr	r3, [r4, #16]
 8002254:	462a      	mov	r2, r5
 8002256:	4639      	mov	r1, r7
 8002258:	4630      	mov	r0, r6
 800225a:	47c0      	blx	r8
 800225c:	3001      	adds	r0, #1
 800225e:	d0a2      	beq.n	80021a6 <_printf_i+0x13a>
 8002260:	6823      	ldr	r3, [r4, #0]
 8002262:	079b      	lsls	r3, r3, #30
 8002264:	d507      	bpl.n	8002276 <_printf_i+0x20a>
 8002266:	2500      	movs	r5, #0
 8002268:	f104 0919 	add.w	r9, r4, #25
 800226c:	68e3      	ldr	r3, [r4, #12]
 800226e:	9a03      	ldr	r2, [sp, #12]
 8002270:	1a9b      	subs	r3, r3, r2
 8002272:	429d      	cmp	r5, r3
 8002274:	db05      	blt.n	8002282 <_printf_i+0x216>
 8002276:	68e0      	ldr	r0, [r4, #12]
 8002278:	9b03      	ldr	r3, [sp, #12]
 800227a:	4298      	cmp	r0, r3
 800227c:	bfb8      	it	lt
 800227e:	4618      	movlt	r0, r3
 8002280:	e793      	b.n	80021aa <_printf_i+0x13e>
 8002282:	2301      	movs	r3, #1
 8002284:	464a      	mov	r2, r9
 8002286:	4639      	mov	r1, r7
 8002288:	4630      	mov	r0, r6
 800228a:	47c0      	blx	r8
 800228c:	3001      	adds	r0, #1
 800228e:	d08a      	beq.n	80021a6 <_printf_i+0x13a>
 8002290:	3501      	adds	r5, #1
 8002292:	e7eb      	b.n	800226c <_printf_i+0x200>
 8002294:	2b00      	cmp	r3, #0
 8002296:	d1a7      	bne.n	80021e8 <_printf_i+0x17c>
 8002298:	780b      	ldrb	r3, [r1, #0]
 800229a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800229e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80022a2:	e765      	b.n	8002170 <_printf_i+0x104>
 80022a4:	08002588 	.word	0x08002588
 80022a8:	08002577 	.word	0x08002577

080022ac <memchr>:
 80022ac:	b510      	push	{r4, lr}
 80022ae:	b2c9      	uxtb	r1, r1
 80022b0:	4402      	add	r2, r0
 80022b2:	4290      	cmp	r0, r2
 80022b4:	4603      	mov	r3, r0
 80022b6:	d101      	bne.n	80022bc <memchr+0x10>
 80022b8:	2000      	movs	r0, #0
 80022ba:	bd10      	pop	{r4, pc}
 80022bc:	781c      	ldrb	r4, [r3, #0]
 80022be:	3001      	adds	r0, #1
 80022c0:	428c      	cmp	r4, r1
 80022c2:	d1f6      	bne.n	80022b2 <memchr+0x6>
 80022c4:	4618      	mov	r0, r3
 80022c6:	bd10      	pop	{r4, pc}

080022c8 <memcpy>:
 80022c8:	b510      	push	{r4, lr}
 80022ca:	1e43      	subs	r3, r0, #1
 80022cc:	440a      	add	r2, r1
 80022ce:	4291      	cmp	r1, r2
 80022d0:	d100      	bne.n	80022d4 <memcpy+0xc>
 80022d2:	bd10      	pop	{r4, pc}
 80022d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80022d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80022dc:	e7f7      	b.n	80022ce <memcpy+0x6>

080022de <memmove>:
 80022de:	4288      	cmp	r0, r1
 80022e0:	b510      	push	{r4, lr}
 80022e2:	eb01 0302 	add.w	r3, r1, r2
 80022e6:	d803      	bhi.n	80022f0 <memmove+0x12>
 80022e8:	1e42      	subs	r2, r0, #1
 80022ea:	4299      	cmp	r1, r3
 80022ec:	d10c      	bne.n	8002308 <memmove+0x2a>
 80022ee:	bd10      	pop	{r4, pc}
 80022f0:	4298      	cmp	r0, r3
 80022f2:	d2f9      	bcs.n	80022e8 <memmove+0xa>
 80022f4:	1881      	adds	r1, r0, r2
 80022f6:	1ad2      	subs	r2, r2, r3
 80022f8:	42d3      	cmn	r3, r2
 80022fa:	d100      	bne.n	80022fe <memmove+0x20>
 80022fc:	bd10      	pop	{r4, pc}
 80022fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002302:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002306:	e7f7      	b.n	80022f8 <memmove+0x1a>
 8002308:	f811 4b01 	ldrb.w	r4, [r1], #1
 800230c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002310:	e7eb      	b.n	80022ea <memmove+0xc>
	...

08002314 <_free_r>:
 8002314:	b538      	push	{r3, r4, r5, lr}
 8002316:	4605      	mov	r5, r0
 8002318:	2900      	cmp	r1, #0
 800231a:	d043      	beq.n	80023a4 <_free_r+0x90>
 800231c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002320:	1f0c      	subs	r4, r1, #4
 8002322:	2b00      	cmp	r3, #0
 8002324:	bfb8      	it	lt
 8002326:	18e4      	addlt	r4, r4, r3
 8002328:	f000 f8d4 	bl	80024d4 <__malloc_lock>
 800232c:	4a1e      	ldr	r2, [pc, #120]	; (80023a8 <_free_r+0x94>)
 800232e:	6813      	ldr	r3, [r2, #0]
 8002330:	4610      	mov	r0, r2
 8002332:	b933      	cbnz	r3, 8002342 <_free_r+0x2e>
 8002334:	6063      	str	r3, [r4, #4]
 8002336:	6014      	str	r4, [r2, #0]
 8002338:	4628      	mov	r0, r5
 800233a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800233e:	f000 b8ca 	b.w	80024d6 <__malloc_unlock>
 8002342:	42a3      	cmp	r3, r4
 8002344:	d90b      	bls.n	800235e <_free_r+0x4a>
 8002346:	6821      	ldr	r1, [r4, #0]
 8002348:	1862      	adds	r2, r4, r1
 800234a:	4293      	cmp	r3, r2
 800234c:	bf01      	itttt	eq
 800234e:	681a      	ldreq	r2, [r3, #0]
 8002350:	685b      	ldreq	r3, [r3, #4]
 8002352:	1852      	addeq	r2, r2, r1
 8002354:	6022      	streq	r2, [r4, #0]
 8002356:	6063      	str	r3, [r4, #4]
 8002358:	6004      	str	r4, [r0, #0]
 800235a:	e7ed      	b.n	8002338 <_free_r+0x24>
 800235c:	4613      	mov	r3, r2
 800235e:	685a      	ldr	r2, [r3, #4]
 8002360:	b10a      	cbz	r2, 8002366 <_free_r+0x52>
 8002362:	42a2      	cmp	r2, r4
 8002364:	d9fa      	bls.n	800235c <_free_r+0x48>
 8002366:	6819      	ldr	r1, [r3, #0]
 8002368:	1858      	adds	r0, r3, r1
 800236a:	42a0      	cmp	r0, r4
 800236c:	d10b      	bne.n	8002386 <_free_r+0x72>
 800236e:	6820      	ldr	r0, [r4, #0]
 8002370:	4401      	add	r1, r0
 8002372:	1858      	adds	r0, r3, r1
 8002374:	4282      	cmp	r2, r0
 8002376:	6019      	str	r1, [r3, #0]
 8002378:	d1de      	bne.n	8002338 <_free_r+0x24>
 800237a:	6810      	ldr	r0, [r2, #0]
 800237c:	6852      	ldr	r2, [r2, #4]
 800237e:	4401      	add	r1, r0
 8002380:	6019      	str	r1, [r3, #0]
 8002382:	605a      	str	r2, [r3, #4]
 8002384:	e7d8      	b.n	8002338 <_free_r+0x24>
 8002386:	d902      	bls.n	800238e <_free_r+0x7a>
 8002388:	230c      	movs	r3, #12
 800238a:	602b      	str	r3, [r5, #0]
 800238c:	e7d4      	b.n	8002338 <_free_r+0x24>
 800238e:	6820      	ldr	r0, [r4, #0]
 8002390:	1821      	adds	r1, r4, r0
 8002392:	428a      	cmp	r2, r1
 8002394:	bf01      	itttt	eq
 8002396:	6811      	ldreq	r1, [r2, #0]
 8002398:	6852      	ldreq	r2, [r2, #4]
 800239a:	1809      	addeq	r1, r1, r0
 800239c:	6021      	streq	r1, [r4, #0]
 800239e:	6062      	str	r2, [r4, #4]
 80023a0:	605c      	str	r4, [r3, #4]
 80023a2:	e7c9      	b.n	8002338 <_free_r+0x24>
 80023a4:	bd38      	pop	{r3, r4, r5, pc}
 80023a6:	bf00      	nop
 80023a8:	20000088 	.word	0x20000088

080023ac <_malloc_r>:
 80023ac:	b570      	push	{r4, r5, r6, lr}
 80023ae:	1ccd      	adds	r5, r1, #3
 80023b0:	f025 0503 	bic.w	r5, r5, #3
 80023b4:	3508      	adds	r5, #8
 80023b6:	2d0c      	cmp	r5, #12
 80023b8:	bf38      	it	cc
 80023ba:	250c      	movcc	r5, #12
 80023bc:	2d00      	cmp	r5, #0
 80023be:	4606      	mov	r6, r0
 80023c0:	db01      	blt.n	80023c6 <_malloc_r+0x1a>
 80023c2:	42a9      	cmp	r1, r5
 80023c4:	d903      	bls.n	80023ce <_malloc_r+0x22>
 80023c6:	230c      	movs	r3, #12
 80023c8:	6033      	str	r3, [r6, #0]
 80023ca:	2000      	movs	r0, #0
 80023cc:	bd70      	pop	{r4, r5, r6, pc}
 80023ce:	f000 f881 	bl	80024d4 <__malloc_lock>
 80023d2:	4a23      	ldr	r2, [pc, #140]	; (8002460 <_malloc_r+0xb4>)
 80023d4:	6814      	ldr	r4, [r2, #0]
 80023d6:	4621      	mov	r1, r4
 80023d8:	b991      	cbnz	r1, 8002400 <_malloc_r+0x54>
 80023da:	4c22      	ldr	r4, [pc, #136]	; (8002464 <_malloc_r+0xb8>)
 80023dc:	6823      	ldr	r3, [r4, #0]
 80023de:	b91b      	cbnz	r3, 80023e8 <_malloc_r+0x3c>
 80023e0:	4630      	mov	r0, r6
 80023e2:	f000 f867 	bl	80024b4 <_sbrk_r>
 80023e6:	6020      	str	r0, [r4, #0]
 80023e8:	4629      	mov	r1, r5
 80023ea:	4630      	mov	r0, r6
 80023ec:	f000 f862 	bl	80024b4 <_sbrk_r>
 80023f0:	1c43      	adds	r3, r0, #1
 80023f2:	d126      	bne.n	8002442 <_malloc_r+0x96>
 80023f4:	230c      	movs	r3, #12
 80023f6:	4630      	mov	r0, r6
 80023f8:	6033      	str	r3, [r6, #0]
 80023fa:	f000 f86c 	bl	80024d6 <__malloc_unlock>
 80023fe:	e7e4      	b.n	80023ca <_malloc_r+0x1e>
 8002400:	680b      	ldr	r3, [r1, #0]
 8002402:	1b5b      	subs	r3, r3, r5
 8002404:	d41a      	bmi.n	800243c <_malloc_r+0x90>
 8002406:	2b0b      	cmp	r3, #11
 8002408:	d90f      	bls.n	800242a <_malloc_r+0x7e>
 800240a:	600b      	str	r3, [r1, #0]
 800240c:	18cc      	adds	r4, r1, r3
 800240e:	50cd      	str	r5, [r1, r3]
 8002410:	4630      	mov	r0, r6
 8002412:	f000 f860 	bl	80024d6 <__malloc_unlock>
 8002416:	f104 000b 	add.w	r0, r4, #11
 800241a:	1d23      	adds	r3, r4, #4
 800241c:	f020 0007 	bic.w	r0, r0, #7
 8002420:	1ac3      	subs	r3, r0, r3
 8002422:	d01b      	beq.n	800245c <_malloc_r+0xb0>
 8002424:	425a      	negs	r2, r3
 8002426:	50e2      	str	r2, [r4, r3]
 8002428:	bd70      	pop	{r4, r5, r6, pc}
 800242a:	428c      	cmp	r4, r1
 800242c:	bf0b      	itete	eq
 800242e:	6863      	ldreq	r3, [r4, #4]
 8002430:	684b      	ldrne	r3, [r1, #4]
 8002432:	6013      	streq	r3, [r2, #0]
 8002434:	6063      	strne	r3, [r4, #4]
 8002436:	bf18      	it	ne
 8002438:	460c      	movne	r4, r1
 800243a:	e7e9      	b.n	8002410 <_malloc_r+0x64>
 800243c:	460c      	mov	r4, r1
 800243e:	6849      	ldr	r1, [r1, #4]
 8002440:	e7ca      	b.n	80023d8 <_malloc_r+0x2c>
 8002442:	1cc4      	adds	r4, r0, #3
 8002444:	f024 0403 	bic.w	r4, r4, #3
 8002448:	42a0      	cmp	r0, r4
 800244a:	d005      	beq.n	8002458 <_malloc_r+0xac>
 800244c:	1a21      	subs	r1, r4, r0
 800244e:	4630      	mov	r0, r6
 8002450:	f000 f830 	bl	80024b4 <_sbrk_r>
 8002454:	3001      	adds	r0, #1
 8002456:	d0cd      	beq.n	80023f4 <_malloc_r+0x48>
 8002458:	6025      	str	r5, [r4, #0]
 800245a:	e7d9      	b.n	8002410 <_malloc_r+0x64>
 800245c:	bd70      	pop	{r4, r5, r6, pc}
 800245e:	bf00      	nop
 8002460:	20000088 	.word	0x20000088
 8002464:	2000008c 	.word	0x2000008c

08002468 <_realloc_r>:
 8002468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800246a:	4607      	mov	r7, r0
 800246c:	4614      	mov	r4, r2
 800246e:	460e      	mov	r6, r1
 8002470:	b921      	cbnz	r1, 800247c <_realloc_r+0x14>
 8002472:	4611      	mov	r1, r2
 8002474:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002478:	f7ff bf98 	b.w	80023ac <_malloc_r>
 800247c:	b922      	cbnz	r2, 8002488 <_realloc_r+0x20>
 800247e:	f7ff ff49 	bl	8002314 <_free_r>
 8002482:	4625      	mov	r5, r4
 8002484:	4628      	mov	r0, r5
 8002486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002488:	f000 f826 	bl	80024d8 <_malloc_usable_size_r>
 800248c:	4284      	cmp	r4, r0
 800248e:	d90f      	bls.n	80024b0 <_realloc_r+0x48>
 8002490:	4621      	mov	r1, r4
 8002492:	4638      	mov	r0, r7
 8002494:	f7ff ff8a 	bl	80023ac <_malloc_r>
 8002498:	4605      	mov	r5, r0
 800249a:	2800      	cmp	r0, #0
 800249c:	d0f2      	beq.n	8002484 <_realloc_r+0x1c>
 800249e:	4631      	mov	r1, r6
 80024a0:	4622      	mov	r2, r4
 80024a2:	f7ff ff11 	bl	80022c8 <memcpy>
 80024a6:	4631      	mov	r1, r6
 80024a8:	4638      	mov	r0, r7
 80024aa:	f7ff ff33 	bl	8002314 <_free_r>
 80024ae:	e7e9      	b.n	8002484 <_realloc_r+0x1c>
 80024b0:	4635      	mov	r5, r6
 80024b2:	e7e7      	b.n	8002484 <_realloc_r+0x1c>

080024b4 <_sbrk_r>:
 80024b4:	b538      	push	{r3, r4, r5, lr}
 80024b6:	2300      	movs	r3, #0
 80024b8:	4c05      	ldr	r4, [pc, #20]	; (80024d0 <_sbrk_r+0x1c>)
 80024ba:	4605      	mov	r5, r0
 80024bc:	4608      	mov	r0, r1
 80024be:	6023      	str	r3, [r4, #0]
 80024c0:	f000 f814 	bl	80024ec <_sbrk>
 80024c4:	1c43      	adds	r3, r0, #1
 80024c6:	d102      	bne.n	80024ce <_sbrk_r+0x1a>
 80024c8:	6823      	ldr	r3, [r4, #0]
 80024ca:	b103      	cbz	r3, 80024ce <_sbrk_r+0x1a>
 80024cc:	602b      	str	r3, [r5, #0]
 80024ce:	bd38      	pop	{r3, r4, r5, pc}
 80024d0:	200000d8 	.word	0x200000d8

080024d4 <__malloc_lock>:
 80024d4:	4770      	bx	lr

080024d6 <__malloc_unlock>:
 80024d6:	4770      	bx	lr

080024d8 <_malloc_usable_size_r>:
 80024d8:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80024dc:	2800      	cmp	r0, #0
 80024de:	f1a0 0004 	sub.w	r0, r0, #4
 80024e2:	bfbc      	itt	lt
 80024e4:	580b      	ldrlt	r3, [r1, r0]
 80024e6:	18c0      	addlt	r0, r0, r3
 80024e8:	4770      	bx	lr
	...

080024ec <_sbrk>:
 80024ec:	4b04      	ldr	r3, [pc, #16]	; (8002500 <_sbrk+0x14>)
 80024ee:	4602      	mov	r2, r0
 80024f0:	6819      	ldr	r1, [r3, #0]
 80024f2:	b909      	cbnz	r1, 80024f8 <_sbrk+0xc>
 80024f4:	4903      	ldr	r1, [pc, #12]	; (8002504 <_sbrk+0x18>)
 80024f6:	6019      	str	r1, [r3, #0]
 80024f8:	6818      	ldr	r0, [r3, #0]
 80024fa:	4402      	add	r2, r0
 80024fc:	601a      	str	r2, [r3, #0]
 80024fe:	4770      	bx	lr
 8002500:	20000090 	.word	0x20000090
 8002504:	200000dc 	.word	0x200000dc

08002508 <_init>:
 8002508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800250a:	bf00      	nop
 800250c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800250e:	bc08      	pop	{r3}
 8002510:	469e      	mov	lr, r3
 8002512:	4770      	bx	lr

08002514 <_fini>:
 8002514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002516:	bf00      	nop
 8002518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800251a:	bc08      	pop	{r3}
 800251c:	469e      	mov	lr, r3
 800251e:	4770      	bx	lr
