// Seed: 207665069
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  inout id_4;
  output id_3;
  output id_2;
  inout id_1;
  logic id_5 = id_1;
  type_0 id_6 (
      {id_5, id_5 == 1, id_4, id_2 - 1'b0},
      id_2,
      id_3
  );
endmodule
