

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_rstc.h File Reference</div>  </div>
</div>
<div class="contents">

<p><a href="sam3__rstc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a9219a95ac44e77f98addcc6c64c98540">RSTC_CR</a>&#160;&#160;&#160;(*((reg32_t *)(RSTC_BASE + 0x00)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Controller Control Register.  <a href="#a9219a95ac44e77f98addcc6c64c98540"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a127c3225c6bea0a294c874c9060bdf26"></a><!-- doxytag: member="sam3_rstc.h::RSTC_PROCRST" ref="a127c3225c6bea0a294c874c9060bdf26" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a127c3225c6bea0a294c874c9060bdf26">RSTC_PROCRST</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor reset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a450ebf3d2bd499be52945f6dfe590ee6"></a><!-- doxytag: member="sam3_rstc.h::RSTC_PERRST" ref="a450ebf3d2bd499be52945f6dfe590ee6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a450ebf3d2bd499be52945f6dfe590ee6">RSTC_PERRST</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral reset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c6eff38a6073db4e7612481854e7ac8"></a><!-- doxytag: member="sam3_rstc.h::RSTC_EXTRST" ref="a2c6eff38a6073db4e7612481854e7ac8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a2c6eff38a6073db4e7612481854e7ac8">RSTC_EXTRST</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External reset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a686d615fa0a9f49fd876add5605bcbea"></a><!-- doxytag: member="sam3_rstc.h::RSTC_KEY" ref="a686d615fa0a9f49fd876add5605bcbea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a686d615fa0a9f49fd876add5605bcbea">RSTC_KEY</a>&#160;&#160;&#160;0xA5000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Password. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#ae561b4187cf15553db264c68368a080c">RSTC_SR</a>&#160;&#160;&#160;(*((reg32_t *)(RSTC_BASE + 0x04)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Controller Status Register.  <a href="#ae561b4187cf15553db264c68368a080c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a546147d7e58baf7e7c4789efd403ffe4"></a><!-- doxytag: member="sam3_rstc.h::RSTC_URSTS" ref="a546147d7e58baf7e7c4789efd403ffe4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a546147d7e58baf7e7c4789efd403ffe4">RSTC_URSTS</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">User reset status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a145c2b2813e09705d6d41d1347e9af66"></a><!-- doxytag: member="sam3_rstc.h::RSTC_BODSTS" ref="a145c2b2813e09705d6d41d1347e9af66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a145c2b2813e09705d6d41d1347e9af66">RSTC_BODSTS</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Brownout detection status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a040d57bb54504da681384df9674578af"></a><!-- doxytag: member="sam3_rstc.h::RSTC_RSTTYP_MASK" ref="a040d57bb54504da681384df9674578af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a040d57bb54504da681384df9674578af">RSTC_RSTTYP_MASK</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset type. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa68ae68f51b168c1170477bc6d8c28c"></a><!-- doxytag: member="sam3_rstc.h::RSTC_RSTTYP_POWERUP" ref="aaa68ae68f51b168c1170477bc6d8c28c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#aaa68ae68f51b168c1170477bc6d8c28c">RSTC_RSTTYP_POWERUP</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-up reset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f939eb8eff07560be555d08e56b2daf"></a><!-- doxytag: member="sam3_rstc.h::RSTC_RSTTYP_WATCHDOG" ref="a0f939eb8eff07560be555d08e56b2daf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a0f939eb8eff07560be555d08e56b2daf">RSTC_RSTTYP_WATCHDOG</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog reset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42af9716eabe3a1d27611f382b5da7c1"></a><!-- doxytag: member="sam3_rstc.h::RSTC_RSTTYP_SOFTWARE" ref="a42af9716eabe3a1d27611f382b5da7c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a42af9716eabe3a1d27611f382b5da7c1">RSTC_RSTTYP_SOFTWARE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a368e4550c1512c86c2bc70c4ef39000b"></a><!-- doxytag: member="sam3_rstc.h::RSTC_RSTTYP_USER" ref="a368e4550c1512c86c2bc70c4ef39000b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a368e4550c1512c86c2bc70c4ef39000b">RSTC_RSTTYP_USER</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">User reset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01b2bdeee9b15591ea1e8381f9cbecf1"></a><!-- doxytag: member="sam3_rstc.h::RSTC_RSTTYP_BROWNOUT" ref="a01b2bdeee9b15591ea1e8381f9cbecf1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a01b2bdeee9b15591ea1e8381f9cbecf1">RSTC_RSTTYP_BROWNOUT</a>&#160;&#160;&#160;0x00000500</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Brownout reset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16f797043ddfc1ad9c256caf3b6ed4cc"></a><!-- doxytag: member="sam3_rstc.h::RSTC_NRSTL" ref="a16f797043ddfc1ad9c256caf3b6ed4cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a16f797043ddfc1ad9c256caf3b6ed4cc">RSTC_NRSTL</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NRST pin level. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe95b77a0882f174f430670ffaae93d3"></a><!-- doxytag: member="sam3_rstc.h::RSTC_SRCMP" ref="abe95b77a0882f174f430670ffaae93d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#abe95b77a0882f174f430670ffaae93d3">RSTC_SRCMP</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset command in progress. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a37c0d2db1846ee95afb0ae7d0505b071">RSTC_MR</a>&#160;&#160;&#160;(*((reg32_t *)(RSTC_BASE + 0x08)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Controller Mode Register.  <a href="#a37c0d2db1846ee95afb0ae7d0505b071"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac72887b310f1923496a957ac709a6489"></a><!-- doxytag: member="sam3_rstc.h::RSTC_URSTEN" ref="ac72887b310f1923496a957ac709a6489" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#ac72887b310f1923496a957ac709a6489">RSTC_URSTEN</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">User reset enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace91347f310c86879d2162044159002c"></a><!-- doxytag: member="sam3_rstc.h::RSTC_URSTIEN" ref="ace91347f310c86879d2162044159002c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#ace91347f310c86879d2162044159002c">RSTC_URSTIEN</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">User reset interrupt enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d35f46df8120084815e5fbbcf27835a"></a><!-- doxytag: member="sam3_rstc.h::RSTC_ERSTL_MASK" ref="a1d35f46df8120084815e5fbbcf27835a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a1d35f46df8120084815e5fbbcf27835a">RSTC_ERSTL_MASK</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External reset length. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f8b9490c1e38ad18b651a85c24f5aab"></a><!-- doxytag: member="sam3_rstc.h::RSTC_ERSTL_SHIFT" ref="a3f8b9490c1e38ad18b651a85c24f5aab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#a3f8b9490c1e38ad18b651a85c24f5aab">RSTC_ERSTL_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of external reset length. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8c178d60ae0f3ce20311b454d791167"></a><!-- doxytag: member="sam3_rstc.h::RSTC_BODIEN" ref="aa8c178d60ae0f3ce20311b454d791167" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__rstc_8h.html#aa8c178d60ae0f3ce20311b454d791167">RSTC_BODIEN</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Brown-out detection interrupt enable. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><dl class="author"><dt><b>Author:</b></dt><dd>Francesco Sacchi &lt;<a href="mailto:batt@develer.com">batt@develer.com</a>&gt;</dd></dl>
<p>SAM3 reset controller. This file is based on NUT/OS implementation. See license below. </p>

<p>Definition in file <a class="el" href="sam3__rstc_8h_source.html">sam3_rstc.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a9219a95ac44e77f98addcc6c64c98540"></a><!-- doxytag: member="sam3_rstc.h::RSTC_CR" ref="a9219a95ac44e77f98addcc6c64c98540" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTC_CR&#160;&#160;&#160;(*((reg32_t *)(RSTC_BASE + 0x00)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reset Controller Control Register. </p>
<p>Reset controller control register address. </p>

<p>Definition at line <a class="el" href="sam3__rstc_8h_source.html#l00079">79</a> of file <a class="el" href="sam3__rstc_8h_source.html">sam3_rstc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a37c0d2db1846ee95afb0ae7d0505b071"></a><!-- doxytag: member="sam3_rstc.h::RSTC_MR" ref="a37c0d2db1846ee95afb0ae7d0505b071" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTC_MR&#160;&#160;&#160;(*((reg32_t *)(RSTC_BASE + 0x08)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reset Controller Mode Register. </p>
<p>Reset controller mode register address. </p>

<p>Definition at line <a class="el" href="sam3__rstc_8h_source.html#l00104">104</a> of file <a class="el" href="sam3__rstc_8h_source.html">sam3_rstc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae561b4187cf15553db264c68368a080c"></a><!-- doxytag: member="sam3_rstc.h::RSTC_SR" ref="ae561b4187cf15553db264c68368a080c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTC_SR&#160;&#160;&#160;(*((reg32_t *)(RSTC_BASE + 0x04)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reset Controller Status Register. </p>
<p>Reset controller status register address. </p>

<p>Definition at line <a class="el" href="sam3__rstc_8h_source.html#l00088">88</a> of file <a class="el" href="sam3__rstc_8h_source.html">sam3_rstc.h</a>.</p>

</div>
</div>
</div>


