<stg><name>solveStage4b</name>


<trans_list>

<trans id="207" from="1" to="2">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="2" to="3">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="3" to="4">
<condition id="122">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="3" to="5">
<condition id="121">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="3" to="27">
<condition id="151">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="4" to="6">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="5" to="6">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="6" to="7">
<condition id="127">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="6" to="28">
<condition id="159">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="6" to="48">
<condition id="185">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="7" to="8">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="8" to="9">
<condition id="131">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="8" to="11">
<condition id="129">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="9" to="10">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="10" to="7">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="11" to="12">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="12" to="13">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="13" to="14">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="14" to="15">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="15" to="16">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="16" to="17">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="17" to="18">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="18" to="19">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="19" to="20">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="20" to="21">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="21" to="22">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="22" to="23">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="23" to="24">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="24" to="25">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="25" to="26">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="26" to="68">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="27" to="6">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="28" to="29">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="29" to="30">
<condition id="164">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="29" to="32">
<condition id="162">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="30" to="31">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="31" to="28">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="32" to="33">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="33" to="34">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="34" to="35">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="35" to="36">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="36" to="37">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="37" to="38">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="38" to="39">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="39" to="40">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="40" to="41">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="41" to="42">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="42" to="43">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="43" to="44">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="44" to="45">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="45" to="46">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="46" to="47">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="47" to="69">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="48" to="49">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="49" to="50">
<condition id="189">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="49" to="52">
<condition id="187">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="50" to="51">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="51" to="48">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="52" to="53">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="53" to="54">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="54" to="55">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="55" to="56">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="56" to="57">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="57" to="58">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="58" to="59">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="59" to="60">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="60" to="61">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="61" to="62">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="62" to="63">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="63" to="64">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="64" to="65">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="65" to="66">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="66" to="67">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="67" to="68">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="68" to="69">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="3">
<![CDATA[
:0  %cubieColor_V_load = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3">
<![CDATA[
:1  %cubieColor_V_load_3 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="3">
<![CDATA[
:0  %cubieColor_V_load = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3">
<![CDATA[
:1  %cubieColor_V_load_3 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3">
<![CDATA[
:3  %cubieColor_V_load_4 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_4"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3">
<![CDATA[
:5  %cubieColor_V_load_5 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3">
<![CDATA[
:3  %cubieColor_V_load_4 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_4"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %tmp_s = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3">
<![CDATA[
:5  %cubieColor_V_load_5 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_5"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp, label %1, label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:0  br i1 %tmp_s, label %.critedge2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3">
<![CDATA[
:1  %cubieColor_V_load_8 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_8"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3">
<![CDATA[
.critedge2:1  %cubieColor_V_load_7 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_7"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %tmp_2 = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_s, label %2, label %.critedge1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge1:0  br i1 %tmp_2, label %4, label %._crit_edge10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3">
<![CDATA[
:0  %cubieColor_V_load_9 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_9"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3">
<![CDATA[
:0  %cubieColor_V_load_6 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %tmp_3 = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3">
<![CDATA[
:1  %cubieColor_V_load_8 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_8"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_5 = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_8

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond7 = and i1 %tmp_3, %tmp_5

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond7, label %._crit_edge4, label %._crit_edge15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge2:0  %tmp_6 = icmp ne i3 %cubieColor_V_load, %cubieColor_V_load_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3">
<![CDATA[
.critedge2:1  %cubieColor_V_load_7 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_7"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge2:2  %tmp_7 = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge2:3  %or_cond8 = and i1 %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge2:4  br i1 %or_cond8, label %._crit_edge4, label %._crit_edge15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge15:0  %cubieColor_V_load_2 = phi i3 [ %cubieColor_V_load_7, %.critedge2 ], [ %cubieColor_V_load_8, %3 ]

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_2"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15:1  %tmp_10 = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:2  %or_cond2 = and i1 %tmp_s, %tmp_10

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:3  %or_cond11_not = xor i1 %or_cond2, true

]]></Node>
<StgValue><ssdm name="or_cond11_not"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15:4  %tmp_11 = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:5  %or_cond3 = or i1 %tmp_11, %or_cond11_not

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15:6  br i1 %or_cond3, label %._crit_edge25, label %._crit_edge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge25:0  %tmp2 = or i1 %tmp_10, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge25:1  %or_cond5 = or i1 %tmp2, %tmp_s

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25:2  br i1 %or_cond5, label %._crit_edge31, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3">
<![CDATA[
._crit_edge10:0  %cubieColor_V_load_s = phi i3 [ %cubieColor_V_load, %4 ], [ %cubieColor_V_load_5, %.critedge1 ], [ %cubieColor_V_load_5, %2 ]

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_s"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge10:1  %tmp_1 = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:2  %or_cond9 = or i1 %tmp_s, %tmp_1

]]></Node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge10:3  %cubieColor_V_load_10 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_10"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge10:4  %tmp_8 = icmp ne i3 %cubieColor_V_load, %cubieColor_V_load_10

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:5  %demorgan = or i1 %or_cond9, %tmp_8

]]></Node>
<StgValue><ssdm name="demorgan"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10:6  br i1 %demorgan, label %._crit_edge31, label %._crit_edge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4:0  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge31:0  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="119" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3">
<![CDATA[
.preheader:0  %cubieColor_V_load_15 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_15"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3">
<![CDATA[
.preheader:1  %cubieColor_V_load_16 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 38), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_16"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="121" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3">
<![CDATA[
.preheader:0  %cubieColor_V_load_15 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_15"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3">
<![CDATA[
.preheader:1  %cubieColor_V_load_16 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 38), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_16"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %tmp_14 = icmp eq i3 %cubieColor_V_load_15, %cubieColor_V_load_16

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %tmp_14, label %12, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="125" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:0  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="126" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:0  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="128" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:0  call fastcc void @turnCube(i4 -6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="129" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:0  call fastcc void @turnCube(i4 -6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="130" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="131" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="132" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call fastcc void @turnCube(i4 -5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="133" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call fastcc void @turnCube(i4 -5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="134" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="135" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="136" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:4  call fastcc void @turnCube(i4 -6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="137" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:4  call fastcc void @turnCube(i4 -6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="138" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:5  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="139" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:5  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="140" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:6  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="141" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:6  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="142" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:7  call fastcc void @turnCube(i4 -5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="143" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:7  call fastcc void @turnCube(i4 -5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="145" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3">
<![CDATA[
:0  %cubieColor_V_load_9 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_9"/></StgValue>
</operation>

<operation id="146" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_9 = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="147" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_9, label %._crit_edge10, label %._crit_edge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3">
<![CDATA[
:0  %cubieColor_V_load_6 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_6"/></StgValue>
</operation>

<operation id="149" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_4 = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="150" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond = or i1 %tmp_2, %tmp_4

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="151" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond, label %._crit_edge10, label %._crit_edge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge10:3  %cubieColor_V_load_10 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_10"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="153" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3">
<![CDATA[
:0  %cubieColor_V_load_11 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_11"/></StgValue>
</operation>

<operation id="154" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3">
<![CDATA[
:1  %cubieColor_V_load_12 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 27), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_12"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="155" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3">
<![CDATA[
:0  %cubieColor_V_load_11 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_11"/></StgValue>
</operation>

<operation id="156" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3">
<![CDATA[
:1  %cubieColor_V_load_12 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 27), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_12"/></StgValue>
</operation>

<operation id="157" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_12 = icmp eq i3 %cubieColor_V_load_11, %cubieColor_V_load_12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="158" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_12, label %7, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="159" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:0  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="160" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:0  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="162" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:0  call fastcc void @turnCube(i4 -6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="163" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:0  call fastcc void @turnCube(i4 -6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="164" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="165" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="166" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call fastcc void @turnCube(i4 -5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="167" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call fastcc void @turnCube(i4 -5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="168" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="169" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="170" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:4  call fastcc void @turnCube(i4 -6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="171" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:4  call fastcc void @turnCube(i4 -6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="172" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:5  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="173" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:5  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="174" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:6  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="175" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:6  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="176" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:7  call fastcc void @turnCube(i4 -5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="177" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:7  call fastcc void @turnCube(i4 -5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="179" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3">
<![CDATA[
:0  %cubieColor_V_load_13 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_13"/></StgValue>
</operation>

<operation id="180" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3">
<![CDATA[
:1  %cubieColor_V_load_14 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_14"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="181" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3">
<![CDATA[
:0  %cubieColor_V_load_13 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_13"/></StgValue>
</operation>

<operation id="182" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3">
<![CDATA[
:1  %cubieColor_V_load_14 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_14"/></StgValue>
</operation>

<operation id="183" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_13 = icmp eq i3 %cubieColor_V_load_13, %cubieColor_V_load_14

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="184" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_13, label %10, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="185" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:0  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="186" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:0  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="188" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:0  call fastcc void @turnCube(i4 -6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="189" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:0  call fastcc void @turnCube(i4 -6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="190" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="191" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="192" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call fastcc void @turnCube(i4 -5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="193" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call fastcc void @turnCube(i4 -5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="194" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="195" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="196" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:4  call fastcc void @turnCube(i4 -6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="197" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:4  call fastcc void @turnCube(i4 -6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="198" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:5  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="199" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:5  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="200" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:6  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="201" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:6  call fastcc void @turnCube(i4 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="202" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:7  call fastcc void @turnCube(i4 -5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="203" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:7  call fastcc void @turnCube(i4 -5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="205" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="206" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
