{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 2.2,
          "height": 3.500001,
          "width": 3.500001
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.19999999999999998
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.5,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.15239999999999998,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.39999999999999997,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.2,
        0.25,
        0.5
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.6,
          "drill": 0.3
        },
        {
          "diameter": 1.0,
          "drill": 0.5
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "UDB-panel.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_0-GNDPWR",
          "Board_0-unconnected-(J1-PadA8)",
          "Board_0-VBUS",
          "Board_0-VCOM",
          "Board_0-DN",
          "Board_0-DP",
          "Board_0-GND",
          "Board_0-Net-(J1-PadB5)",
          "Board_0-Net-(J1-PadA5)",
          "Board_0-unconnected-(J1-PadB8)"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_1-GND",
          "Board_1-VBUS",
          "Board_1-unconnected-(J1-PadA8)",
          "Board_1-unconnected-(J1-PadB8)",
          "Board_1-Net-(J1-PadB5)",
          "Board_1-Net-(J1-PadA5)",
          "Board_1-DP",
          "Board_1-DN",
          "Board_1-GNDPWR",
          "Board_1-VCOM"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_2-Net-(J1-PadA5)",
          "Board_2-VCOM",
          "Board_2-unconnected-(J1-PadB8)",
          "Board_2-DN",
          "Board_2-GNDPWR",
          "Board_2-VBUS",
          "Board_2-GND",
          "Board_2-unconnected-(J1-PadA8)",
          "Board_2-DP",
          "Board_2-Net-(J1-PadB5)"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_3-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_3-unconnected-(J1-PadA8)",
          "Board_3-DP",
          "Board_3-GND",
          "Board_3-VCOM",
          "Board_3-unconnected-(J1-PadB8)",
          "Board_3-Net-(J1-PadB5)",
          "Board_3-Net-(J1-PadA5)",
          "Board_3-VBUS",
          "Board_3-GNDPWR",
          "Board_3-DN"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_3-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_4-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_4-Net-(J1-PadA5)",
          "Board_4-DP",
          "Board_4-VBUS",
          "Board_4-VCOM",
          "Board_4-DN",
          "Board_4-unconnected-(J1-PadB8)",
          "Board_4-GND",
          "Board_4-Net-(J1-PadB5)",
          "Board_4-unconnected-(J1-PadA8)",
          "Board_4-GNDPWR"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_4-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_5-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_5-DP",
          "Board_5-VBUS",
          "Board_5-DN",
          "Board_5-GNDPWR",
          "Board_5-unconnected-(J1-PadB8)",
          "Board_5-GND",
          "Board_5-Net-(J1-PadB5)",
          "Board_5-VCOM",
          "Board_5-unconnected-(J1-PadA8)",
          "Board_5-Net-(J1-PadA5)"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_5-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_6-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_6-Net-(J1-PadA5)",
          "Board_6-unconnected-(J1-PadA8)",
          "Board_6-GND",
          "Board_6-Net-(J1-PadB5)",
          "Board_6-VCOM",
          "Board_6-DN",
          "Board_6-VBUS",
          "Board_6-DP",
          "Board_6-GNDPWR",
          "Board_6-unconnected-(J1-PadB8)"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_6-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_7-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_7-GNDPWR",
          "Board_7-DN",
          "Board_7-Net-(J1-PadB5)",
          "Board_7-VBUS",
          "Board_7-unconnected-(J1-PadA8)",
          "Board_7-Net-(J1-PadA5)",
          "Board_7-unconnected-(J1-PadB8)",
          "Board_7-GND",
          "Board_7-DP",
          "Board_7-VCOM"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_7-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_8-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_8-unconnected-(J1-PadA8)",
          "Board_8-VCOM",
          "Board_8-Net-(J1-PadB5)",
          "Board_8-VBUS",
          "Board_8-unconnected-(J1-PadB8)",
          "Board_8-GND",
          "Board_8-GNDPWR",
          "Board_8-DN",
          "Board_8-Net-(J1-PadA5)",
          "Board_8-DP"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_8-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_9-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_9-DP",
          "Board_9-GNDPWR",
          "Board_9-VCOM",
          "Board_9-unconnected-(J1-PadA8)",
          "Board_9-Net-(J1-PadA5)",
          "Board_9-VBUS",
          "Board_9-GND",
          "Board_9-DN",
          "Board_9-unconnected-(J1-PadB8)",
          "Board_9-Net-(J1-PadB5)"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_9-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_10-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_10-DP",
          "Board_10-Net-(J1-PadA5)",
          "Board_10-VCOM",
          "Board_10-unconnected-(J1-PadB8)",
          "Board_10-GND",
          "Board_10-Net-(J1-PadB5)",
          "Board_10-DN",
          "Board_10-GNDPWR",
          "Board_10-VBUS",
          "Board_10-unconnected-(J1-PadA8)"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_10-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_11-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_11-Net-(J1-PadA5)",
          "Board_11-GND",
          "Board_11-unconnected-(J1-PadB8)",
          "Board_11-VBUS",
          "Board_11-GNDPWR",
          "Board_11-DP",
          "Board_11-Net-(J1-PadB5)",
          "Board_11-DN",
          "Board_11-VCOM",
          "Board_11-unconnected-(J1-PadA8)"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_11-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_12-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_12-DP",
          "Board_12-unconnected-(J1-PadB8)",
          "Board_12-VCOM",
          "Board_12-GND",
          "Board_12-Net-(J1-PadA5)",
          "Board_12-Net-(J1-PadB5)",
          "Board_12-unconnected-(J1-PadA8)",
          "Board_12-GNDPWR",
          "Board_12-DN",
          "Board_12-VBUS"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_12-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_13-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_13-unconnected-(J1-PadB8)",
          "Board_13-VCOM",
          "Board_13-unconnected-(J1-PadA8)",
          "Board_13-Net-(J1-PadB5)",
          "Board_13-GNDPWR",
          "Board_13-DN",
          "Board_13-Net-(J1-PadA5)",
          "Board_13-GND",
          "Board_13-DP",
          "Board_13-VBUS"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_13-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_14-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_14-GND",
          "Board_14-Net-(J1-PadA5)",
          "Board_14-unconnected-(J1-PadA8)",
          "Board_14-GNDPWR",
          "Board_14-unconnected-(J1-PadB8)",
          "Board_14-VBUS",
          "Board_14-VCOM",
          "Board_14-Net-(J1-PadB5)",
          "Board_14-DP",
          "Board_14-DN"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_14-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_15-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_15-unconnected-(J1-PadB8)",
          "Board_15-Net-(J1-PadA5)",
          "Board_15-unconnected-(J1-PadA8)",
          "Board_15-GNDPWR",
          "Board_15-Net-(J1-PadB5)",
          "Board_15-VCOM",
          "Board_15-VBUS",
          "Board_15-DN",
          "Board_15-GND",
          "Board_15-DP"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_15-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_16-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_16-GND",
          "Board_16-DN",
          "Board_16-unconnected-(J1-PadA8)",
          "Board_16-VBUS",
          "Board_16-VCOM",
          "Board_16-GNDPWR",
          "Board_16-Net-(J1-PadA5)",
          "Board_16-DP",
          "Board_16-Net-(J1-PadB5)",
          "Board_16-unconnected-(J1-PadB8)"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_16-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_17-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_17-GNDPWR",
          "Board_17-VCOM",
          "Board_17-Net-(J1-PadA5)",
          "Board_17-Net-(J1-PadB5)",
          "Board_17-DP",
          "Board_17-DN",
          "Board_17-unconnected-(J1-PadB8)",
          "Board_17-VBUS",
          "Board_17-GND",
          "Board_17-unconnected-(J1-PadA8)"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_17-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_18-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_18-GNDPWR",
          "Board_18-DP",
          "Board_18-unconnected-(J1-PadA8)",
          "Board_18-Net-(J1-PadA5)",
          "Board_18-DN",
          "Board_18-VBUS",
          "Board_18-Net-(J1-PadB5)",
          "Board_18-VCOM",
          "Board_18-unconnected-(J1-PadB8)",
          "Board_18-GND"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_18-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_19-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_19-GNDPWR",
          "Board_19-Net-(J1-PadB5)",
          "Board_19-VCOM",
          "Board_19-GND",
          "Board_19-unconnected-(J1-PadB8)",
          "Board_19-Net-(J1-PadA5)",
          "Board_19-VBUS",
          "Board_19-DN",
          "Board_19-DP",
          "Board_19-unconnected-(J1-PadA8)"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_19-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_20-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_20-GNDPWR",
          "Board_20-VBUS",
          "Board_20-Net-(J1-PadA5)",
          "Board_20-Net-(J1-PadB5)",
          "Board_20-DP",
          "Board_20-GND",
          "Board_20-unconnected-(J1-PadB8)",
          "Board_20-DN",
          "Board_20-unconnected-(J1-PadA8)",
          "Board_20-VCOM"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_20-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_21-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_21-Net-(J1-PadB5)",
          "Board_21-unconnected-(J1-PadA8)",
          "Board_21-VCOM",
          "Board_21-unconnected-(J1-PadB8)",
          "Board_21-GND",
          "Board_21-DP",
          "Board_21-VBUS",
          "Board_21-DN",
          "Board_21-GNDPWR",
          "Board_21-Net-(J1-PadA5)"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_21-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_22-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_22-Net-(J1-PadA5)",
          "Board_22-Net-(J1-PadB5)",
          "Board_22-VBUS",
          "Board_22-GND",
          "Board_22-DP",
          "Board_22-unconnected-(J1-PadB8)",
          "Board_22-unconnected-(J1-PadA8)",
          "Board_22-DN",
          "Board_22-GNDPWR",
          "Board_22-VCOM"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_22-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_23-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_23-Net-(J1-PadB5)",
          "Board_23-GND",
          "Board_23-GNDPWR",
          "Board_23-unconnected-(J1-PadA8)",
          "Board_23-Net-(J1-PadA5)",
          "Board_23-VBUS",
          "Board_23-DN",
          "Board_23-DP",
          "Board_23-unconnected-(J1-PadB8)",
          "Board_23-VCOM"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_23-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_24-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_24-DN",
          "Board_24-VCOM",
          "Board_24-unconnected-(J1-PadA8)",
          "Board_24-Net-(J1-PadA5)",
          "Board_24-VBUS",
          "Board_24-DP",
          "Board_24-Net-(J1-PadB5)",
          "Board_24-GND",
          "Board_24-GNDPWR",
          "Board_24-unconnected-(J1-PadB8)"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_24-Power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "legacy_lib_dir": "",
    "legacy_lib_list": []
  },
  "sheets": [],
  "text_variables": {}
}