<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6P00/ip/hpm_sdm_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6P00_2ip_2hpm__sdm__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_sdm_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6P00_2ip_2hpm__sdm__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_SDM_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_SDM_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t CTRL;                        <span class="comment">/* 0x0: SDM control register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __RW uint32_t INT_EN;                      <span class="comment">/* 0x4: Interrupt enable register. */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __R  uint32_t STATUS;                      <span class="comment">/* 0x8: Status Registers */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0xC - 0xF: Reserved */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>        __RW uint32_t SDFIFOCTRL;              <span class="comment">/* 0x10: Data FIFO Path Control Register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>        __RW uint32_t SDCTRLP;                 <span class="comment">/* 0x14: Data Path Control Primary Register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>        __RW uint32_t SDCTRLE;                 <span class="comment">/* 0x18: Data Path Control Extra Register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>        __RW uint32_t SDST;                    <span class="comment">/* 0x1C: Data Path Status */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>        __R  uint32_t SDATA;                   <span class="comment">/* 0x20: Data */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>        __R  uint32_t SDFIFO;                  <span class="comment">/* 0x24: FIFO Data */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>        __R  uint32_t SCAMP;                   <span class="comment">/* 0x28: instant Amplitude Results */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>        __RW uint32_t SCHTL;                   <span class="comment">/* 0x2C: Amplitude Threshold for High Limit */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>        __RW uint32_t SCHTLZ;                  <span class="comment">/* 0x30: Amplitude Threshold for zero crossing */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>        __RW uint32_t SCLLT;                   <span class="comment">/* 0x34: Amplitude Threshold for low limit */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>        __RW uint32_t SCCTRL;                  <span class="comment">/* 0x38: Amplitude Path Control */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>        __RW uint32_t SCST;                    <span class="comment">/* 0x3C: Amplitude Path Status */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>        __R  uint8_t  RESERVED0[16];           <span class="comment">/* 0x40 - 0x4F: Reserved */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structSDM__Type.html#a2a196aa272ecf5ed03152909004329da">   31</a></span>    } CH[4];</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>} <a class="code hl_struct" href="structSDM__Type.html">SDM_Type</a>;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/* Bitfield definition for register: CTRL */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/*</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * SFTRST (RW)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> *</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> * software reset the module if asserted to be1â€™b1.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a3a22b55b68206d9b0c4efdc26189950b">   41</a></span><span class="preprocessor">#define SDM_CTRL_SFTRST_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a46742cad5f2e30816d0624608ccb6313">   42</a></span><span class="preprocessor">#define SDM_CTRL_SFTRST_SHIFT (31U)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a5444438e53c09a3ef9863ee13d55b705">   43</a></span><span class="preprocessor">#define SDM_CTRL_SFTRST_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CTRL_SFTRST_SHIFT) &amp; SDM_CTRL_SFTRST_MASK)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a60a84ad8c8733b6555a0d0b816b04163">   44</a></span><span class="preprocessor">#define SDM_CTRL_SFTRST_GET(x) (((uint32_t)(x) &amp; SDM_CTRL_SFTRST_MASK) &gt;&gt; SDM_CTRL_SFTRST_SHIFT)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/*</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> * CHMD (RW)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> *</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> * Channel Rcv mode</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> * Bits[2:0] for Ch0.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> * Bits[5:3] for Ch1</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> * Bits[8:6] for Ch2</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> * Bits[11:9] for Ch3</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * 3&#39;b000: Capture at posedge of MCLK</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * 3&#39;b001: Capture at both posedge and negedge of MCLK</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * 3&#39;b010: Manchestor Mode</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> * 3&#39;b011: Capture at negedge of MCLK</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * 3&#39;b100: Capture at every other posedge of MCLK</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> * 3&#39;b101: Capture at every other negedge of MCLK</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> * Others: Undefined</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aa57e1dee7229efc8d591d2cf8af42e77">   62</a></span><span class="preprocessor">#define SDM_CTRL_CHMD_MASK (0x3FFC000UL)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ade7aac8224cca9b01623f67f5f14181e">   63</a></span><span class="preprocessor">#define SDM_CTRL_CHMD_SHIFT (14U)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a9acb024a9f242ffd39f1ade37520a9fc">   64</a></span><span class="preprocessor">#define SDM_CTRL_CHMD_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CTRL_CHMD_SHIFT) &amp; SDM_CTRL_CHMD_MASK)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a790ebadc0eae09b6bfd7ddb5634b2aad">   65</a></span><span class="preprocessor">#define SDM_CTRL_CHMD_GET(x) (((uint32_t)(x) &amp; SDM_CTRL_CHMD_MASK) &gt;&gt; SDM_CTRL_CHMD_SHIFT)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/*</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * SYNC_MCLK (RW)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> *</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * Asserted to double sync the mclk input pin before its usage inside the module</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a8e7ff701754e470f3764ff3b69aba6fb">   72</a></span><span class="preprocessor">#define SDM_CTRL_SYNC_MCLK_MASK (0x3C00U)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#af329113bddd8daf8e4aa0208901856ed">   73</a></span><span class="preprocessor">#define SDM_CTRL_SYNC_MCLK_SHIFT (10U)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a4c63d16f4a612bf8ee730090e850cdd5">   74</a></span><span class="preprocessor">#define SDM_CTRL_SYNC_MCLK_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CTRL_SYNC_MCLK_SHIFT) &amp; SDM_CTRL_SYNC_MCLK_MASK)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a44112c013571948860ab0a09324860af">   75</a></span><span class="preprocessor">#define SDM_CTRL_SYNC_MCLK_GET(x) (((uint32_t)(x) &amp; SDM_CTRL_SYNC_MCLK_MASK) &gt;&gt; SDM_CTRL_SYNC_MCLK_SHIFT)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/*</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * SYNC_MDAT (RW)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> *</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * Asserted to double sync the mdat input pin before its usage inside the module</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ab6af399debc10c4fa7486cb81c40e82a">   82</a></span><span class="preprocessor">#define SDM_CTRL_SYNC_MDAT_MASK (0x3C0U)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#afd9c5c78e1b723a00b61c2010f1131b9">   83</a></span><span class="preprocessor">#define SDM_CTRL_SYNC_MDAT_SHIFT (6U)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a73750bd1c3c5f8b637d045a1b7ce2fff">   84</a></span><span class="preprocessor">#define SDM_CTRL_SYNC_MDAT_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CTRL_SYNC_MDAT_SHIFT) &amp; SDM_CTRL_SYNC_MDAT_MASK)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a97d66c46b1e97acef1b521184c68eb00">   85</a></span><span class="preprocessor">#define SDM_CTRL_SYNC_MDAT_GET(x) (((uint32_t)(x) &amp; SDM_CTRL_SYNC_MDAT_MASK) &gt;&gt; SDM_CTRL_SYNC_MDAT_SHIFT)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/*</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> * CH_EN (RW)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> *</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> * Channel Enable</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a88e23e2c2edc9a81621cc4ffd9e56cfd">   92</a></span><span class="preprocessor">#define SDM_CTRL_CH_EN_MASK (0x3CU)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ad2be2cc91660a078fcdf0f0803dfb6ec">   93</a></span><span class="preprocessor">#define SDM_CTRL_CH_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a84897eeb304c9f061adc7497ce5abf31">   94</a></span><span class="preprocessor">#define SDM_CTRL_CH_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CTRL_CH_EN_SHIFT) &amp; SDM_CTRL_CH_EN_MASK)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a03d6a76cd330537db732da7cd1e22a2a">   95</a></span><span class="preprocessor">#define SDM_CTRL_CH_EN_GET(x) (((uint32_t)(x) &amp; SDM_CTRL_CH_EN_MASK) &gt;&gt; SDM_CTRL_CH_EN_SHIFT)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">/*</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * IE (RW)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> *</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * Interrupt Enable</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ab7d2af0e601e1e2b81af1b6dda51b9ab">  102</a></span><span class="preprocessor">#define SDM_CTRL_IE_MASK (0x2U)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#abd602b0a71dba370d0ebd6d39441a48f">  103</a></span><span class="preprocessor">#define SDM_CTRL_IE_SHIFT (1U)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ab6c326070c175f60f27e4502ef5043c3">  104</a></span><span class="preprocessor">#define SDM_CTRL_IE_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CTRL_IE_SHIFT) &amp; SDM_CTRL_IE_MASK)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac66fb75859cb85edd79bdf6dca845290">  105</a></span><span class="preprocessor">#define SDM_CTRL_IE_GET(x) (((uint32_t)(x) &amp; SDM_CTRL_IE_MASK) &gt;&gt; SDM_CTRL_IE_SHIFT)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/* Bitfield definition for register: INT_EN */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/*</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> * CH3DRY (RW)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> *</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * Ch3 Data Ready interrupt enable.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ad6862f2d652d746bc5cd1485ac71bd1a">  113</a></span><span class="preprocessor">#define SDM_INT_EN_CH3DRY_MASK (0x80U)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a9305f507b625c9f32a9c4ceeca9993a6">  114</a></span><span class="preprocessor">#define SDM_INT_EN_CH3DRY_SHIFT (7U)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a8706260e5dcfd6e395907e274d571424">  115</a></span><span class="preprocessor">#define SDM_INT_EN_CH3DRY_SET(x) (((uint32_t)(x) &lt;&lt; SDM_INT_EN_CH3DRY_SHIFT) &amp; SDM_INT_EN_CH3DRY_MASK)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a02ab475b2232689232ea1a8e13788c81">  116</a></span><span class="preprocessor">#define SDM_INT_EN_CH3DRY_GET(x) (((uint32_t)(x) &amp; SDM_INT_EN_CH3DRY_MASK) &gt;&gt; SDM_INT_EN_CH3DRY_SHIFT)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/*</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> * CH2DRY (RW)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> *</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * Ch2 Data Ready interrupt enable</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aefe2288d9485ae9f9e94457619239fa7">  123</a></span><span class="preprocessor">#define SDM_INT_EN_CH2DRY_MASK (0x40U)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#acd90d957a8dc46d08a6e2375cbca70f4">  124</a></span><span class="preprocessor">#define SDM_INT_EN_CH2DRY_SHIFT (6U)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#adaae4860ec0ecabb1f67102e6dfe159a">  125</a></span><span class="preprocessor">#define SDM_INT_EN_CH2DRY_SET(x) (((uint32_t)(x) &lt;&lt; SDM_INT_EN_CH2DRY_SHIFT) &amp; SDM_INT_EN_CH2DRY_MASK)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aea8f5a44d98711705c1c5480ba845401">  126</a></span><span class="preprocessor">#define SDM_INT_EN_CH2DRY_GET(x) (((uint32_t)(x) &amp; SDM_INT_EN_CH2DRY_MASK) &gt;&gt; SDM_INT_EN_CH2DRY_SHIFT)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/*</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> * CH1DRY (RW)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> *</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * Ch1 Data Ready interrupt enable</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a5fba730de28209dea466891850fe4e96">  133</a></span><span class="preprocessor">#define SDM_INT_EN_CH1DRY_MASK (0x20U)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a775ead6937ed8302efbb16c184155d30">  134</a></span><span class="preprocessor">#define SDM_INT_EN_CH1DRY_SHIFT (5U)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a28d8d8f9b944b25819010f414750069c">  135</a></span><span class="preprocessor">#define SDM_INT_EN_CH1DRY_SET(x) (((uint32_t)(x) &lt;&lt; SDM_INT_EN_CH1DRY_SHIFT) &amp; SDM_INT_EN_CH1DRY_MASK)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a1db49936e4e6224aed13788723b163e4">  136</a></span><span class="preprocessor">#define SDM_INT_EN_CH1DRY_GET(x) (((uint32_t)(x) &amp; SDM_INT_EN_CH1DRY_MASK) &gt;&gt; SDM_INT_EN_CH1DRY_SHIFT)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/*</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> * CH0DRY (RW)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> *</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * Ch0 Data Ready interrupt enable</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#af54e554bbdbb24cf248f300fa51bc26f">  143</a></span><span class="preprocessor">#define SDM_INT_EN_CH0DRY_MASK (0x10U)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a4e0deffc73d64faa498903485de88ff0">  144</a></span><span class="preprocessor">#define SDM_INT_EN_CH0DRY_SHIFT (4U)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a88fe3d10b45d10030ffb9978a7c972b2">  145</a></span><span class="preprocessor">#define SDM_INT_EN_CH0DRY_SET(x) (((uint32_t)(x) &lt;&lt; SDM_INT_EN_CH0DRY_SHIFT) &amp; SDM_INT_EN_CH0DRY_MASK)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ad0d6e2dd32bae08d71a5a76bac52e338">  146</a></span><span class="preprocessor">#define SDM_INT_EN_CH0DRY_GET(x) (((uint32_t)(x) &amp; SDM_INT_EN_CH0DRY_MASK) &gt;&gt; SDM_INT_EN_CH0DRY_SHIFT)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/*</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * CH3ERR (RW)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> *</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> * Ch3 Error interrupt enable.</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a1c79f0c6140778aa9aff77a5b8751ba3">  153</a></span><span class="preprocessor">#define SDM_INT_EN_CH3ERR_MASK (0x8U)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a46a601aaf7f4a9ae7de165adf6c80f4b">  154</a></span><span class="preprocessor">#define SDM_INT_EN_CH3ERR_SHIFT (3U)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a99fce5991f2b615b8eae3bea18cfc787">  155</a></span><span class="preprocessor">#define SDM_INT_EN_CH3ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDM_INT_EN_CH3ERR_SHIFT) &amp; SDM_INT_EN_CH3ERR_MASK)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aacf9c1c499176515a268a8b078adf4fb">  156</a></span><span class="preprocessor">#define SDM_INT_EN_CH3ERR_GET(x) (((uint32_t)(x) &amp; SDM_INT_EN_CH3ERR_MASK) &gt;&gt; SDM_INT_EN_CH3ERR_SHIFT)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">/*</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * CH2ERR (RW)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> *</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> * Ch2 Error interrupt enable</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a353cdeceb456257fd3baff4ed0e0bd51">  163</a></span><span class="preprocessor">#define SDM_INT_EN_CH2ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a91f5bef9554ed10f7a0eaa84b0419316">  164</a></span><span class="preprocessor">#define SDM_INT_EN_CH2ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ae2ca373e04c6d99908f2ef6dba4b5bd6">  165</a></span><span class="preprocessor">#define SDM_INT_EN_CH2ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDM_INT_EN_CH2ERR_SHIFT) &amp; SDM_INT_EN_CH2ERR_MASK)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac0b04bbb821e2908c65a15eeaad1d633">  166</a></span><span class="preprocessor">#define SDM_INT_EN_CH2ERR_GET(x) (((uint32_t)(x) &amp; SDM_INT_EN_CH2ERR_MASK) &gt;&gt; SDM_INT_EN_CH2ERR_SHIFT)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/*</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * CH1ERR (RW)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> *</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * Ch1 Error interrupt enable</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ad836882fd2dfa31a36ab944847d0f68e">  173</a></span><span class="preprocessor">#define SDM_INT_EN_CH1ERR_MASK (0x2U)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a09c0c6bfe8035969b311d77efe7355d2">  174</a></span><span class="preprocessor">#define SDM_INT_EN_CH1ERR_SHIFT (1U)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a0a5a2de80180371f9ab1b50b0953388f">  175</a></span><span class="preprocessor">#define SDM_INT_EN_CH1ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDM_INT_EN_CH1ERR_SHIFT) &amp; SDM_INT_EN_CH1ERR_MASK)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a2d6ea07fac7cb158c7028d614c311f77">  176</a></span><span class="preprocessor">#define SDM_INT_EN_CH1ERR_GET(x) (((uint32_t)(x) &amp; SDM_INT_EN_CH1ERR_MASK) &gt;&gt; SDM_INT_EN_CH1ERR_SHIFT)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">/*</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * CH0ERR (RW)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> *</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * Ch0 Error interrupt enable</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#af3a442b0099b153fae961bba6c5f14df">  183</a></span><span class="preprocessor">#define SDM_INT_EN_CH0ERR_MASK (0x1U)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac2bff3b3931f22b3e42d6ba10ddab3ff">  184</a></span><span class="preprocessor">#define SDM_INT_EN_CH0ERR_SHIFT (0U)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#af8b1d7c443c0c4496c3c2337f4c3c296">  185</a></span><span class="preprocessor">#define SDM_INT_EN_CH0ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDM_INT_EN_CH0ERR_SHIFT) &amp; SDM_INT_EN_CH0ERR_MASK)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#afd9b0466b4f4ae354d42e77436560d75">  186</a></span><span class="preprocessor">#define SDM_INT_EN_CH0ERR_GET(x) (((uint32_t)(x) &amp; SDM_INT_EN_CH0ERR_MASK) &gt;&gt; SDM_INT_EN_CH0ERR_SHIFT)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">/* Bitfield definition for register: STATUS */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/*</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * CH3DRY (RO)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> *</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * Ch3 Data Ready.</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * De-assert this bit by reading the data (or data fifo) registers.</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a8b7efa7ab6721ed2e3dbdbe7f7c54bf1">  195</a></span><span class="preprocessor">#define SDM_STATUS_CH3DRY_MASK (0x80U)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a99c69d656e7ff038d81c9b37dc8e292a">  196</a></span><span class="preprocessor">#define SDM_STATUS_CH3DRY_SHIFT (7U)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#abc046311758d3cf861a34046cfcb27aa">  197</a></span><span class="preprocessor">#define SDM_STATUS_CH3DRY_GET(x) (((uint32_t)(x) &amp; SDM_STATUS_CH3DRY_MASK) &gt;&gt; SDM_STATUS_CH3DRY_SHIFT)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/*</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> * CH2DRY (RO)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> *</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * Ch2 Data Ready</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a751958f42aa51a6e5300cad16d018093">  204</a></span><span class="preprocessor">#define SDM_STATUS_CH2DRY_MASK (0x40U)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a6d796b3c3a1db20796f4816890ada36d">  205</a></span><span class="preprocessor">#define SDM_STATUS_CH2DRY_SHIFT (6U)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a6105f49433c502b413615e0a9adce8dc">  206</a></span><span class="preprocessor">#define SDM_STATUS_CH2DRY_GET(x) (((uint32_t)(x) &amp; SDM_STATUS_CH2DRY_MASK) &gt;&gt; SDM_STATUS_CH2DRY_SHIFT)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">/*</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * CH1DRY (RO)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> *</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * Ch1 Data Ready</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> */</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ab26e895b7e42093f2b6054077de7d783">  213</a></span><span class="preprocessor">#define SDM_STATUS_CH1DRY_MASK (0x20U)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#afab1995603c65645f994116c1ceac5d4">  214</a></span><span class="preprocessor">#define SDM_STATUS_CH1DRY_SHIFT (5U)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a1c58bb506ed5da7c656137ab451bbb95">  215</a></span><span class="preprocessor">#define SDM_STATUS_CH1DRY_GET(x) (((uint32_t)(x) &amp; SDM_STATUS_CH1DRY_MASK) &gt;&gt; SDM_STATUS_CH1DRY_SHIFT)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/*</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * CH0DRY (RO)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> *</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * Ch0 Data Ready</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a21b792347e406a2135abb6f7d2973373">  222</a></span><span class="preprocessor">#define SDM_STATUS_CH0DRY_MASK (0x10U)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a27cf8599b68b9eaacaf39f4c0eca9c38">  223</a></span><span class="preprocessor">#define SDM_STATUS_CH0DRY_SHIFT (4U)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a31667a402857c9b418fcc888755c07f6">  224</a></span><span class="preprocessor">#define SDM_STATUS_CH0DRY_GET(x) (((uint32_t)(x) &amp; SDM_STATUS_CH0DRY_MASK) &gt;&gt; SDM_STATUS_CH0DRY_SHIFT)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/*</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * CH3ERR (RO)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> *</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * Ch3 Error.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * ORed together by channel related error signals and corresponding error interrupt enable signals.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * De-assert this bit by write-1-clear the corresponding error status bits in the channel status registers.</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a65aa132c8e06bd676c5fb9c702f46015">  233</a></span><span class="preprocessor">#define SDM_STATUS_CH3ERR_MASK (0x8U)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a6f4d1a0b66f78edf31d2eae3aa706e3a">  234</a></span><span class="preprocessor">#define SDM_STATUS_CH3ERR_SHIFT (3U)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a66d865628558f5c84ae3410b32980b39">  235</a></span><span class="preprocessor">#define SDM_STATUS_CH3ERR_GET(x) (((uint32_t)(x) &amp; SDM_STATUS_CH3ERR_MASK) &gt;&gt; SDM_STATUS_CH3ERR_SHIFT)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/*</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * CH2ERR (RO)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> *</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * Ch2 Error</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac01cdcdb0f8224bed57dba15da728886">  242</a></span><span class="preprocessor">#define SDM_STATUS_CH2ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a3dbb5000cd9eebe9d98b4c06e81f9201">  243</a></span><span class="preprocessor">#define SDM_STATUS_CH2ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a9b5a89ad55cba6e073a245a30d16f248">  244</a></span><span class="preprocessor">#define SDM_STATUS_CH2ERR_GET(x) (((uint32_t)(x) &amp; SDM_STATUS_CH2ERR_MASK) &gt;&gt; SDM_STATUS_CH2ERR_SHIFT)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">/*</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> * CH1ERR (RO)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> *</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> * Ch1 Error</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a363e5357c31523df2ecdc4f0315f53dc">  251</a></span><span class="preprocessor">#define SDM_STATUS_CH1ERR_MASK (0x2U)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a2dbb12b57014546afd9ebbca9216fe4e">  252</a></span><span class="preprocessor">#define SDM_STATUS_CH1ERR_SHIFT (1U)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#afa7f063059a52304a03ed632f3c4379e">  253</a></span><span class="preprocessor">#define SDM_STATUS_CH1ERR_GET(x) (((uint32_t)(x) &amp; SDM_STATUS_CH1ERR_MASK) &gt;&gt; SDM_STATUS_CH1ERR_SHIFT)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">/*</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * CH0ERR (RO)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> *</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * Ch0 Error</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ab4f6e2551013d4c95154878c28cbc50a">  260</a></span><span class="preprocessor">#define SDM_STATUS_CH0ERR_MASK (0x1U)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a5a274e830a78089abe8c8509d14e542c">  261</a></span><span class="preprocessor">#define SDM_STATUS_CH0ERR_SHIFT (0U)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a45aabef0ec6a338751732e32e6622450">  262</a></span><span class="preprocessor">#define SDM_STATUS_CH0ERR_GET(x) (((uint32_t)(x) &amp; SDM_STATUS_CH0ERR_MASK) &gt;&gt; SDM_STATUS_CH0ERR_SHIFT)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">/* Bitfield definition for register of struct array CH: SDFIFOCTRL */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">/*</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * GATE_SAMPLES (RW)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> *</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * The number-1-3 of input PDM bit samples to be gated when CIC_GATE_EN=1. Max 255. So the minimum gated samples is 4 samples when GATE_SAMPLES=0.</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a7ecd3e068c5df964885371d9ab171a8b">  270</a></span><span class="preprocessor">#define SDM_CH_SDFIFOCTRL_GATE_SAMPLES_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a32af6b1cffad09b67305af24d9974b58">  271</a></span><span class="preprocessor">#define SDM_CH_SDFIFOCTRL_GATE_SAMPLES_SHIFT (16U)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#abf54142942d368bd21715d446d6377ff">  272</a></span><span class="preprocessor">#define SDM_CH_SDFIFOCTRL_GATE_SAMPLES_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDFIFOCTRL_GATE_SAMPLES_SHIFT) &amp; SDM_CH_SDFIFOCTRL_GATE_SAMPLES_MASK)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a03280f4d0e37aef6f9daaac855d3d9de">  273</a></span><span class="preprocessor">#define SDM_CH_SDFIFOCTRL_GATE_SAMPLES_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDFIFOCTRL_GATE_SAMPLES_MASK) &gt;&gt; SDM_CH_SDFIFOCTRL_GATE_SAMPLES_SHIFT)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/*</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * THRSH (RW)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> *</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * FIFO threshold (0,..,16) (fillings &gt; threshold, then gen int)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a46175c8c919b320b50a7c68c9ce3ee1f">  280</a></span><span class="preprocessor">#define SDM_CH_SDFIFOCTRL_THRSH_MASK (0x1F0U)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a2e2ea34c38e493240f5d3675e4e58ff6">  281</a></span><span class="preprocessor">#define SDM_CH_SDFIFOCTRL_THRSH_SHIFT (4U)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ab16845824fee81c7ddaa1ab8acdbf7d7">  282</a></span><span class="preprocessor">#define SDM_CH_SDFIFOCTRL_THRSH_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDFIFOCTRL_THRSH_SHIFT) &amp; SDM_CH_SDFIFOCTRL_THRSH_MASK)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#afaeda4dd388968243136be75266dd53f">  283</a></span><span class="preprocessor">#define SDM_CH_SDFIFOCTRL_THRSH_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDFIFOCTRL_THRSH_MASK) &gt;&gt; SDM_CH_SDFIFOCTRL_THRSH_SHIFT)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">/* Bitfield definition for register of struct array CH: SDCTRLP */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">/*</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> * MANCH_THR (RW)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> *</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> * Manchester Decoding threshold. 3/4 of PERIOD_MCLK[7:0]</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ab5be92b2679cdd73921dfc9f8b936e8e">  291</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_MANCH_THR_MASK (0xFE000000UL)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a418b470a2035396a67ed2932b67dc64e">  292</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_MANCH_THR_SHIFT (25U)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a02d6e85eee4f9410dd33065994e1daa0">  293</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_MANCH_THR_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLP_MANCH_THR_SHIFT) &amp; SDM_CH_SDCTRLP_MANCH_THR_MASK)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a4b806cd3a48af3bfc8071010741322dd">  294</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_MANCH_THR_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLP_MANCH_THR_MASK) &gt;&gt; SDM_CH_SDCTRLP_MANCH_THR_SHIFT)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">/*</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> * WDOG_THR (RW)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> *</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> * Watch dog threshold for channel failure of CLK halting</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> */</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a30d19ec0f68708587adf4f05ac16eacb">  301</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WDOG_THR_MASK (0x1FE0000UL)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ae9930fb46fb870b0d6238b5cb5278624">  302</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WDOG_THR_SHIFT (17U)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ad858ba8cf5b7fcced7a6003103284603">  303</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WDOG_THR_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLP_WDOG_THR_SHIFT) &amp; SDM_CH_SDCTRLP_WDOG_THR_MASK)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a3d52da49b8a73bfdf44ccb0e6fc159d2">  304</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WDOG_THR_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLP_WDOG_THR_MASK) &gt;&gt; SDM_CH_SDCTRLP_WDOG_THR_SHIFT)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">/*</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> * DFFOVIE (RW)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> *</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> * Ch Data FIFO overflow interrupt enable</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a8211fc56f527d5ac7d22f9e43a1d129e">  311</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DFFOVIE_MASK (0x8000U)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a32a052d6d3f9cf1b91bec7a142e20760">  312</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DFFOVIE_SHIFT (15U)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a97432e7bcc77cf8bf5d38ccfb28f7a52">  313</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DFFOVIE_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLP_DFFOVIE_SHIFT) &amp; SDM_CH_SDCTRLP_DFFOVIE_MASK)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a61cee334bdbc94af4f141097b1fbbb42">  314</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DFFOVIE_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLP_DFFOVIE_MASK) &gt;&gt; SDM_CH_SDCTRLP_DFFOVIE_SHIFT)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/*</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * DSATIE (RW)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> *</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * Ch CIC Data Saturation Interrupt Enable</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a3c6892fc9b62aa7f65a10b30f4e2b8fd">  321</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DSATIE_MASK (0x4000U)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a479aadaec3d3debaf6a54324b3a84f8d">  322</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DSATIE_SHIFT (14U)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ae55e6c16dd883ab8b1dd815836ca4560">  323</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DSATIE_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLP_DSATIE_SHIFT) &amp; SDM_CH_SDCTRLP_DSATIE_MASK)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ab8e609110080cdd2ab0158c9e21ba1b7">  324</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DSATIE_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLP_DSATIE_MASK) &gt;&gt; SDM_CH_SDCTRLP_DSATIE_SHIFT)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">/*</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * DRIE (RW)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> *</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * Ch Data Ready Interrupt Enable</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> */</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a07aaa342c00203741c8d18961be0ab73">  331</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DRIE_MASK (0x2000U)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a041e6585e8ec7db3eed8e91dab19d87a">  332</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DRIE_SHIFT (13U)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ace466f10a778d282e9000c505ef7f48a">  333</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DRIE_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLP_DRIE_SHIFT) &amp; SDM_CH_SDCTRLP_DRIE_MASK)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a57847d2e06e16ac1cfada0dfb376733c">  334</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DRIE_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLP_DRIE_MASK) &gt;&gt; SDM_CH_SDCTRLP_DRIE_SHIFT)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">/*</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * SYNCSEL (RW)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> *</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * Select the PWM SYNC Source</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aa8194de0bdde83d9e94f29cb88ba6d2c">  341</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_SYNCSEL_MASK (0x1F80U)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a7f0ded6747841f180409085ba3f73637">  342</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_SYNCSEL_SHIFT (7U)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ad7034920668710670a31dc97c6eb10e1">  343</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_SYNCSEL_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLP_SYNCSEL_SHIFT) &amp; SDM_CH_SDCTRLP_SYNCSEL_MASK)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ae982574199dd9b8c5b9897181dbb4412">  344</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_SYNCSEL_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLP_SYNCSEL_MASK) &gt;&gt; SDM_CH_SDCTRLP_SYNCSEL_SHIFT)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/*</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * FFSYNCCLREN (RW)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> *</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * Auto clear FIFO when a new SDSYNC event is found. Only valid when WTSYNCEN=1</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a329d4b3e1a0298401c2721e137d89281">  351</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_FFSYNCCLREN_MASK (0x40U)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ae5c3db2084d08023cb491e3e22c033f5">  352</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_FFSYNCCLREN_SHIFT (6U)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a158b15a58d7f6ba960d345d022d377c5">  353</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_FFSYNCCLREN_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLP_FFSYNCCLREN_SHIFT) &amp; SDM_CH_SDCTRLP_FFSYNCCLREN_MASK)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a643f969ba0f9b49727cdecbae0b50ddf">  354</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_FFSYNCCLREN_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLP_FFSYNCCLREN_MASK) &gt;&gt; SDM_CH_SDCTRLP_FFSYNCCLREN_SHIFT)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">/*</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> * WTSYNACLR (RW)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> *</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> * 1: Asserted to Auto clear WTSYNFLG when the SDFFINT is gen</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * 0: WTSYNFLG should be cleared manually by WTSYNMCLR</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a568f99bbcc92114e68568f7458a3fe98">  362</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WTSYNACLR_MASK (0x20U)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a08ee9880404a86da40b17685ace4c96d">  363</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WTSYNACLR_SHIFT (5U)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aecd1e08a7db6785686c9b188d8726e6f">  364</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WTSYNACLR_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLP_WTSYNACLR_SHIFT) &amp; SDM_CH_SDCTRLP_WTSYNACLR_MASK)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a0c196074500cd6b5a310617b71b3dfc7">  365</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WTSYNACLR_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLP_WTSYNACLR_MASK) &gt;&gt; SDM_CH_SDCTRLP_WTSYNACLR_SHIFT)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">/*</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * WTSYNMCLR (RW)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> *</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> * 1: Manually clear WTSYNFLG. Auto-clear.</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> */</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a3187e0387e2815465fd262730e43727c">  372</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WTSYNMCLR_MASK (0x10U)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a09eb6cde5b012cf8dda8dcd4f2762adb">  373</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WTSYNMCLR_SHIFT (4U)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a724d27ba8eba4789482b41c5efb7ddbe">  374</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WTSYNMCLR_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLP_WTSYNMCLR_SHIFT) &amp; SDM_CH_SDCTRLP_WTSYNMCLR_MASK)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a507ba4f9fec2f9b3802af63e96c9156d">  375</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WTSYNMCLR_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLP_WTSYNMCLR_MASK) &gt;&gt; SDM_CH_SDCTRLP_WTSYNMCLR_SHIFT)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/*</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * WTSYNCEN (RW)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> *</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * 1: Start to store data only after PWM SYNC event</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * 0: Start to store data whenever enabled</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a74389877f23d1dd822fbb64aabec62f9">  383</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WTSYNCEN_MASK (0x8U)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a26caa5d5e8050ff2fbd076b89a5a0884">  384</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WTSYNCEN_SHIFT (3U)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a3fa73ac6f3daf13eb047880b95d8de9e">  385</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WTSYNCEN_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLP_WTSYNCEN_SHIFT) &amp; SDM_CH_SDCTRLP_WTSYNCEN_MASK)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a02548e3598b578f8f96a30f4bc088554">  386</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_WTSYNCEN_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLP_WTSYNCEN_MASK) &gt;&gt; SDM_CH_SDCTRLP_WTSYNCEN_SHIFT)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">/*</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> * D32 (RW)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> *</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * 1:32 bit data</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * 0:16 bit data</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a2d4e25a964a7d75adca1b16fb6180d2b">  394</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_D32_MASK (0x4U)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a09ab7eae4d2293f21276f3f506f2feb1">  395</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_D32_SHIFT (2U)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ade86be597a87de5b3531f82cce644f69">  396</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_D32_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLP_D32_SHIFT) &amp; SDM_CH_SDCTRLP_D32_MASK)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a66cd72c88688f4717e9142dc15696acf">  397</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_D32_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLP_D32_MASK) &gt;&gt; SDM_CH_SDCTRLP_D32_SHIFT)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">/*</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * DR_OPT (RW)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> *</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> * 1: Use Data FIFO Ready as data ready when fifo fillings are greater than the threshold</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * 0: Use Data Reg Ready as data ready</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#abed92b916a2b04d8e77a3505f4c1eb7b">  405</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DR_OPT_MASK (0x2U)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a04145423db1b12e1a429cbfd0f58b920">  406</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DR_OPT_SHIFT (1U)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a6cfe93810485cc9b7534b5b17d3c45bb">  407</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DR_OPT_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLP_DR_OPT_SHIFT) &amp; SDM_CH_SDCTRLP_DR_OPT_MASK)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aded9d82a99bd65a041cdc1e40f1d186a">  408</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_DR_OPT_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLP_DR_OPT_MASK) &gt;&gt; SDM_CH_SDCTRLP_DR_OPT_SHIFT)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">/*</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * EN (RW)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> *</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * Data Path Enable</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a419e932cdd479011de1bfc7bcfd752bd">  415</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a661f93378d93bb9ddb27c81d63428bdf">  416</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a5eb20a58c83dbd8346f24c3ac9941316">  417</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLP_EN_SHIFT) &amp; SDM_CH_SDCTRLP_EN_MASK)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#afa69b99c915b5c3598449d33d6a97271">  418</a></span><span class="preprocessor">#define SDM_CH_SDCTRLP_EN_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLP_EN_MASK) &gt;&gt; SDM_CH_SDCTRLP_EN_SHIFT)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">/* Bitfield definition for register of struct array CH: SDCTRLE */</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">/*</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * CIC_GATE_TYPE (RW)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> *</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * 1: the gate cycle is determined by SDFIFOCTRLn[GATE_SAMPLES].</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> * 0: the gate cycle is determined by the CIC decimation counter, and the minimal gated off PDM bits are determined by SDFIFOCTRLn[GATE_SAMPLES], and at the same time, to keep alignment with normal PCM sampling time.</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> */</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a656001aa226610f6242637155aca90a6">  427</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_TYPE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac80ea25554e9591097ee6e17aa0c8532">  428</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_TYPE_SHIFT (31U)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a72167bbb4bdacb2b4209d5b9d06309d5">  429</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLE_CIC_GATE_TYPE_SHIFT) &amp; SDM_CH_SDCTRLE_CIC_GATE_TYPE_MASK)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aae54d858896c88f5fe89deb4ecf36d67">  430</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_TYPE_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLE_CIC_GATE_TYPE_MASK) &gt;&gt; SDM_CH_SDCTRLE_CIC_GATE_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/*</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * CIC_GATE_POL (RW)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> *</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * 1: When mask signal is 1, pause the CIC stage at he rising edge of mask signal.</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> * 0: When mask signal is 0, pause the CIC stage at he falling edge of mask signal.</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> */</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a2a665c72bfdf9d55ec47ee65faa275de">  438</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_POL_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a792ae28894cc881dc7fb4ec92d065305">  439</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_POL_SHIFT (30U)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a54724b9d85e103eed3f7618744446896">  440</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_POL_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLE_CIC_GATE_POL_SHIFT) &amp; SDM_CH_SDCTRLE_CIC_GATE_POL_MASK)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ace3a921840a02043327720c1acbdbee4">  441</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_POL_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLE_CIC_GATE_POL_MASK) &gt;&gt; SDM_CH_SDCTRLE_CIC_GATE_POL_SHIFT)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">/*</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * CIC_GATE_SEL (RW)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> *</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * Select the mask signal for CIC gate signal.</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ae6ec9a80e2e1d8b298c5a74e999475fb">  448</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_SEL_MASK (0x3C000000UL)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aafff900be8dff7994ec5e53474922c9b">  449</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_SEL_SHIFT (26U)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#afa7b4de39c45c2976ea908eb0a993c7f">  450</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLE_CIC_GATE_SEL_SHIFT) &amp; SDM_CH_SDCTRLE_CIC_GATE_SEL_MASK)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a35013103b3db9f2241a5ad823a13b96a">  451</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_SEL_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLE_CIC_GATE_SEL_MASK) &gt;&gt; SDM_CH_SDCTRLE_CIC_GATE_SEL_SHIFT)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">/*</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> * CIC_GATE_EN (RW)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> *</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> * 1: the CIC stage can be paused by the mask input.</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> * 0: the CIC stage won&#39;t be paused by the mask input.</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> */</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aa327c1594820a9cb1e1d5ba99ac65c8d">  459</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_EN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ae2f645cb4a46e973d5945e6b7ebec91b">  460</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_EN_SHIFT (25U)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a13d80efb21e5332b79fc0d439621b5f4">  461</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLE_CIC_GATE_EN_SHIFT) &amp; SDM_CH_SDCTRLE_CIC_GATE_EN_MASK)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#affb711aa0dccf1018f70811829b63485">  462</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_GATE_EN_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLE_CIC_GATE_EN_MASK) &gt;&gt; SDM_CH_SDCTRLE_CIC_GATE_EN_SHIFT)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">/*</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> * TIMESTAMP_TYPE (RW)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> *</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> * 1. Use the time (when the data is calculated out) - delta_time_of_filter_span as the timestamp.</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * 0: Use the time when the data is calculated out.</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> */</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a78d41cb0f410d3474e2e7f190afde3ed">  470</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_TIMESTAMP_TYPE_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a17fb8190170130e9cce6ab98ce21617b">  471</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_TIMESTAMP_TYPE_SHIFT (22U)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a6ae6c32bbce190e24314e202549be175">  472</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_TIMESTAMP_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLE_TIMESTAMP_TYPE_SHIFT) &amp; SDM_CH_SDCTRLE_TIMESTAMP_TYPE_MASK)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a8cd403746f27c11be62ea9bdbce4718a">  473</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_TIMESTAMP_TYPE_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLE_TIMESTAMP_TYPE_MASK) &gt;&gt; SDM_CH_SDCTRLE_TIMESTAMP_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">/*</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"> * DFIFO_S_T (RW)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment"> *</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> * 1: the output of SDFIFO is data and timestamp interleaved. First is data.</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * 0: the output of SDFIFO is data only</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a567bbcd1f84507f6d30633b54cf5d6dd">  481</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_DFIFO_S_T_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a1661560f5fd59cc17bac3cf96231a343">  482</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_DFIFO_S_T_SHIFT (21U)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aaf8f07f3df5738b455df9e933bfbe3ec">  483</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_DFIFO_S_T_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLE_DFIFO_S_T_SHIFT) &amp; SDM_CH_SDCTRLE_DFIFO_S_T_MASK)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aa9dca9ba12dccfa1a7a62f96895370fa">  484</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_DFIFO_S_T_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLE_DFIFO_S_T_MASK) &gt;&gt; SDM_CH_SDCTRLE_DFIFO_S_T_SHIFT)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">/*</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> * DATA_S_T (RW)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> *</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> * &quot;1: the read output of SData is data and timestamp interleaved. First is data.</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * 0: the read output of SData is data only&quot;</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a0c4e070d2e77509e6d00efb9989b97d0">  492</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_DATA_S_T_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a86fb60750e91c3271ffbb1052f0ba72e">  493</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_DATA_S_T_SHIFT (20U)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#afd4c45de2026534eb5212039ef6b59c2">  494</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_DATA_S_T_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLE_DATA_S_T_SHIFT) &amp; SDM_CH_SDCTRLE_DATA_S_T_MASK)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aa134def6db5a2a0f1c3751d7e81e8d8a">  495</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_DATA_S_T_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLE_DATA_S_T_MASK) &gt;&gt; SDM_CH_SDCTRLE_DATA_S_T_SHIFT)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">/*</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> * SGD_ORDR (RW)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> *</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> * CIC order</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * 0: SYNC1</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> * 1: SYNC2</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> * 2: SYNC3</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> * 3: FAST_SYNC</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"> */</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac61a5b49c5bc0873d4495e3a152c5680">  506</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_SGD_ORDR_MASK (0x60000UL)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a4240405b39eefd3e255c99795b37753f">  507</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_SGD_ORDR_SHIFT (17U)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a71a1ce1fb2a151fa13fd4ea8ea39f40e">  508</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_SGD_ORDR_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLE_SGD_ORDR_SHIFT) &amp; SDM_CH_SDCTRLE_SGD_ORDR_MASK)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac48d11f0bf254c98169e717106c4665f">  509</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_SGD_ORDR_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLE_SGD_ORDR_MASK) &gt;&gt; SDM_CH_SDCTRLE_SGD_ORDR_SHIFT)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">/*</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> * PWMSYNC (RW)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> *</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"> * Asserted to double sync the PWM trigger signal</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> */</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ab4c6071a5d92035f1f2b3637253b7f3b">  516</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_PWMSYNC_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a2d4d09dd242ad7b22e923984a5d22164">  517</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_PWMSYNC_SHIFT (16U)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aac2a2f3373fe43fd846c120d880483af">  518</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_PWMSYNC_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLE_PWMSYNC_SHIFT) &amp; SDM_CH_SDCTRLE_PWMSYNC_MASK)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ae2006e5d5eaf56c4117d54261b6b4a81">  519</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_PWMSYNC_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLE_PWMSYNC_MASK) &gt;&gt; SDM_CH_SDCTRLE_PWMSYNC_SHIFT)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">/*</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * CIC_SCL (RW)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> *</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> * CIC shift control</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> */</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ad33e0c5a800c9d82a7ce51386c021caa">  526</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_SCL_MASK (0x7800U)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ab39f61bcd39b8015cd785256a2e63c39">  527</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_SCL_SHIFT (11U)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac6e5dba2784806575919cc1cdc6d3c55">  528</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_SCL_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLE_CIC_SCL_SHIFT) &amp; SDM_CH_SDCTRLE_CIC_SCL_MASK)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a608f0e9a1f58cf0cc607cece126c237c">  529</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_SCL_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLE_CIC_SCL_MASK) &gt;&gt; SDM_CH_SDCTRLE_CIC_SCL_SHIFT)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">/*</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> * CIC_DEC_RATIO (RW)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> *</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> * CIC decimation ratio. 0 means div-by-256</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> */</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ad96ec6a7a402f69149724d050b983886">  536</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_DEC_RATIO_MASK (0x7F8U)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#abfecf193eb64957e0254afab961f2a7b">  537</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_DEC_RATIO_SHIFT (3U)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a9b9b08e999e3f1992e5db94ede99908b">  538</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_DEC_RATIO_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLE_CIC_DEC_RATIO_SHIFT) &amp; SDM_CH_SDCTRLE_CIC_DEC_RATIO_MASK)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a4fe39383c65d2a10f252bcdb6df14a93">  539</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_CIC_DEC_RATIO_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLE_CIC_DEC_RATIO_MASK) &gt;&gt; SDM_CH_SDCTRLE_CIC_DEC_RATIO_SHIFT)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">/*</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * IGN_INI_SAMPLES (RW)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> *</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> * NotZero: Don&#39;t store the first samples that are not accurate</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> * Zero: Store all samples</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> */</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aa3a3bfc2c861fd6c1980d24fb3cc7eba">  547</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_IGN_INI_SAMPLES_MASK (0x7U)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a49395ce638e14cd5b694aab4a87b290e">  548</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_IGN_INI_SAMPLES_SHIFT (0U)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a28b48667f6352cfee882a2ca31adbcfa">  549</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_IGN_INI_SAMPLES_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDCTRLE_IGN_INI_SAMPLES_SHIFT) &amp; SDM_CH_SDCTRLE_IGN_INI_SAMPLES_MASK)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac5e02baceceec908a169cfb05f582990">  550</a></span><span class="preprocessor">#define SDM_CH_SDCTRLE_IGN_INI_SAMPLES_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDCTRLE_IGN_INI_SAMPLES_MASK) &gt;&gt; SDM_CH_SDCTRLE_IGN_INI_SAMPLES_SHIFT)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">/* Bitfield definition for register of struct array CH: SDST */</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">/*</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * PERIOD_MCLK (RO)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> *</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> * maxim of mclk spacing in cycles, using edges of mclk signal.  In manchester coding mode, it is just the period of MCLK. In other modes, it is almost the half period.</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> */</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a8f100f69e7cbff57134192892d99e6ea">  558</a></span><span class="preprocessor">#define SDM_CH_SDST_PERIOD_MCLK_MASK (0x7F800000UL)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a5348867bf235a9e3fcb164b8ef96cce0">  559</a></span><span class="preprocessor">#define SDM_CH_SDST_PERIOD_MCLK_SHIFT (23U)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a21e7b90784204c5d583a361db715eebc">  560</a></span><span class="preprocessor">#define SDM_CH_SDST_PERIOD_MCLK_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDST_PERIOD_MCLK_MASK) &gt;&gt; SDM_CH_SDST_PERIOD_MCLK_SHIFT)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">/*</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> * SDATA_D0_T1 (RO)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> *</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> * 1: current value in SDATA is data</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> * 0: current value in SDATA is timestamp</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> */</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aef1e2b2dc4f87d32856e73e484205b5b">  568</a></span><span class="preprocessor">#define SDM_CH_SDST_SDATA_D0_T1_MASK (0x2000U)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aa995c195dea17549ead0bf47a6642f6a">  569</a></span><span class="preprocessor">#define SDM_CH_SDST_SDATA_D0_T1_SHIFT (13U)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aac0a4d80eec6023918ee33a1d283d150">  570</a></span><span class="preprocessor">#define SDM_CH_SDST_SDATA_D0_T1_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDST_SDATA_D0_T1_MASK) &gt;&gt; SDM_CH_SDST_SDATA_D0_T1_SHIFT)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">/*</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> * SDFIFO_D0_T1 (RO)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> *</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> * 1: first value readout from FIFO is data</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> * 0: first value readout from FIFO is timestamp</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> */</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac2dd6917c04bdec3f56b6267b446262a">  578</a></span><span class="preprocessor">#define SDM_CH_SDST_SDFIFO_D0_T1_MASK (0x1000U)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#adb8524b7ad9e67dbb341d0018c5535db">  579</a></span><span class="preprocessor">#define SDM_CH_SDST_SDFIFO_D0_T1_SHIFT (12U)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#adbb71600ab46f0aa0ad1777baaae2255">  580</a></span><span class="preprocessor">#define SDM_CH_SDST_SDFIFO_D0_T1_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDST_SDFIFO_D0_T1_MASK) &gt;&gt; SDM_CH_SDST_SDFIFO_D0_T1_SHIFT)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">/*</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> * FIFO_DR (W1C)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> *</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> * FIFO data ready</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> */</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a8481b538d45c984b4ab2e682b1b46cb9">  587</a></span><span class="preprocessor">#define SDM_CH_SDST_FIFO_DR_MASK (0x200U)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a41490868b1de3c041a745ec5bd45c779">  588</a></span><span class="preprocessor">#define SDM_CH_SDST_FIFO_DR_SHIFT (9U)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ae908e6266fa15df8a550b7c0eaf97c90">  589</a></span><span class="preprocessor">#define SDM_CH_SDST_FIFO_DR_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDST_FIFO_DR_SHIFT) &amp; SDM_CH_SDST_FIFO_DR_MASK)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a4045f05d97d522bb7ecac94b8cfdc783">  590</a></span><span class="preprocessor">#define SDM_CH_SDST_FIFO_DR_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDST_FIFO_DR_MASK) &gt;&gt; SDM_CH_SDST_FIFO_DR_SHIFT)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">/*</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> * DOV_ERR (W1C)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> *</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * Data FIFO Overflow Error. Error flag.</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> */</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a2acdeffc6c2785d8e73754cd9c77f8e3">  597</a></span><span class="preprocessor">#define SDM_CH_SDST_DOV_ERR_MASK (0x80U)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a0c476ff8bc037f3842f94f908fcaf1ae">  598</a></span><span class="preprocessor">#define SDM_CH_SDST_DOV_ERR_SHIFT (7U)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a07da386405086699d9eef637f739bd68">  599</a></span><span class="preprocessor">#define SDM_CH_SDST_DOV_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDST_DOV_ERR_SHIFT) &amp; SDM_CH_SDST_DOV_ERR_MASK)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a7a2e1505c50646ae98895e7f7320125f">  600</a></span><span class="preprocessor">#define SDM_CH_SDST_DOV_ERR_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDST_DOV_ERR_MASK) &gt;&gt; SDM_CH_SDST_DOV_ERR_SHIFT)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">/*</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"> * DSAT_ERR (W1C)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> *</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> * CIC out Data saturation err. Error flag.</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> */</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a9f7dca15b04f8028a02d12d0c2104b22">  607</a></span><span class="preprocessor">#define SDM_CH_SDST_DSAT_ERR_MASK (0x40U)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac3df294df8dbf21ecceaf83765ef0653">  608</a></span><span class="preprocessor">#define SDM_CH_SDST_DSAT_ERR_SHIFT (6U)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a8aba686058df348ae4dde9c44b78b705">  609</a></span><span class="preprocessor">#define SDM_CH_SDST_DSAT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SDST_DSAT_ERR_SHIFT) &amp; SDM_CH_SDST_DSAT_ERR_MASK)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a10896c03d20a9b111da2783c3ed427ad">  610</a></span><span class="preprocessor">#define SDM_CH_SDST_DSAT_ERR_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDST_DSAT_ERR_MASK) &gt;&gt; SDM_CH_SDST_DSAT_ERR_SHIFT)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">/*</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> * WTSYNFLG (RO)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> *</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> * Wait-for-sync event found</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> */</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#affb388ca6eedd068e40af02710c46df8">  617</a></span><span class="preprocessor">#define SDM_CH_SDST_WTSYNFLG_MASK (0x20U)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a69d2aeb5f9d6bd9ac3de9014d864e1eb">  618</a></span><span class="preprocessor">#define SDM_CH_SDST_WTSYNFLG_SHIFT (5U)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a3668dc0dfb7868d490885fd3204c5c32">  619</a></span><span class="preprocessor">#define SDM_CH_SDST_WTSYNFLG_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDST_WTSYNFLG_MASK) &gt;&gt; SDM_CH_SDST_WTSYNFLG_SHIFT)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">/*</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> * FILL (RO)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> *</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * Data FIFO Fillings</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> */</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aaa66a925af667edb14f8d96475e1e1a0">  626</a></span><span class="preprocessor">#define SDM_CH_SDST_FILL_MASK (0x1FU)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aa7efcf8dc3801ff51a4f32011019cd49">  627</a></span><span class="preprocessor">#define SDM_CH_SDST_FILL_SHIFT (0U)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a74db19b3905338025c15bee3915bdaab">  628</a></span><span class="preprocessor">#define SDM_CH_SDST_FILL_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDST_FILL_MASK) &gt;&gt; SDM_CH_SDST_FILL_SHIFT)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">/* Bitfield definition for register of struct array CH: SDATA */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">/*</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> * VAL (RO)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> *</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> * Data</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> */</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a238aff363685a762b28c7d71d22dc694">  636</a></span><span class="preprocessor">#define SDM_CH_SDATA_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a80a10181042ca889a203a8386cfebb39">  637</a></span><span class="preprocessor">#define SDM_CH_SDATA_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a04be3600ab6f58de6526a38631aa2649">  638</a></span><span class="preprocessor">#define SDM_CH_SDATA_VAL_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDATA_VAL_MASK) &gt;&gt; SDM_CH_SDATA_VAL_SHIFT)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">/* Bitfield definition for register of struct array CH: SDFIFO */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">/*</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> * VAL (RO)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> *</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> * FIFO Data</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"> */</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ab310a270e388ff24462019580502b14b">  646</a></span><span class="preprocessor">#define SDM_CH_SDFIFO_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a2e47ec1231fdd632d01f6bef0301b0c7">  647</a></span><span class="preprocessor">#define SDM_CH_SDFIFO_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a473d88c0fb51a563c246624d90d9ecf2">  648</a></span><span class="preprocessor">#define SDM_CH_SDFIFO_VAL_GET(x) (((uint32_t)(x) &amp; SDM_CH_SDFIFO_VAL_MASK) &gt;&gt; SDM_CH_SDFIFO_VAL_SHIFT)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">/* Bitfield definition for register of struct array CH: SCAMP */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">/*</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> * VAL (RO)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> *</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> * instant Amplitude Results</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> */</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a32c58bafae4963590692bc5cf5a158a6">  656</a></span><span class="preprocessor">#define SDM_CH_SCAMP_VAL_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a4e3512d1ee4f95004d1cba8cc133276e">  657</a></span><span class="preprocessor">#define SDM_CH_SCAMP_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a2dad4dd3f38f866c0719871b40aa2b77">  658</a></span><span class="preprocessor">#define SDM_CH_SCAMP_VAL_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCAMP_VAL_MASK) &gt;&gt; SDM_CH_SCAMP_VAL_SHIFT)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span> </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">/* Bitfield definition for register of struct array CH: SCHTL */</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">/*</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> * VAL (RW)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> *</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"> * Amplitude Threshold for High Limit</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> */</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a3ed4c8fdd0d593e97b14a215bd46dbeb">  666</a></span><span class="preprocessor">#define SDM_CH_SCHTL_VAL_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a997d37d19005213aed26390344c318b5">  667</a></span><span class="preprocessor">#define SDM_CH_SCHTL_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#adec150c0f64abf7ef021e07bf352f004">  668</a></span><span class="preprocessor">#define SDM_CH_SCHTL_VAL_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCHTL_VAL_SHIFT) &amp; SDM_CH_SCHTL_VAL_MASK)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a33c9b9ef959807a1b54f886ac5cdb721">  669</a></span><span class="preprocessor">#define SDM_CH_SCHTL_VAL_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCHTL_VAL_MASK) &gt;&gt; SDM_CH_SCHTL_VAL_SHIFT)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span> </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">/* Bitfield definition for register of struct array CH: SCHTLZ */</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">/*</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> * VAL (RW)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> *</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"> * Amplitude Threshold for zero crossing</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> */</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aa8891c3cc85a0c6651210ba0fdf0e835">  677</a></span><span class="preprocessor">#define SDM_CH_SCHTLZ_VAL_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a95b11d6f97b09552c7ecfd043af313ac">  678</a></span><span class="preprocessor">#define SDM_CH_SCHTLZ_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a432a3dd93a6f0fe28db77eae33eff7dc">  679</a></span><span class="preprocessor">#define SDM_CH_SCHTLZ_VAL_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCHTLZ_VAL_SHIFT) &amp; SDM_CH_SCHTLZ_VAL_MASK)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a818c0288ff66fd0ff1f48b25c5e33def">  680</a></span><span class="preprocessor">#define SDM_CH_SCHTLZ_VAL_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCHTLZ_VAL_MASK) &gt;&gt; SDM_CH_SCHTLZ_VAL_SHIFT)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/* Bitfield definition for register of struct array CH: SCLLT */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">/*</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> * VAL (RW)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"> *</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> * Amplitude Threshold for low limit</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"> */</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a634f3ebcadb4f4eeb62fe55b5eecbf21">  688</a></span><span class="preprocessor">#define SDM_CH_SCLLT_VAL_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a543be96125395795d10483b125b7b12f">  689</a></span><span class="preprocessor">#define SDM_CH_SCLLT_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac288477ad93d5af74a20b612e304cc24">  690</a></span><span class="preprocessor">#define SDM_CH_SCLLT_VAL_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCLLT_VAL_SHIFT) &amp; SDM_CH_SCLLT_VAL_MASK)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a690c3d7ff3d5fa7a49ac4409c69c6bed">  691</a></span><span class="preprocessor">#define SDM_CH_SCLLT_VAL_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCLLT_VAL_MASK) &gt;&gt; SDM_CH_SCLLT_VAL_SHIFT)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">/* Bitfield definition for register of struct array CH: SCCTRL */</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">/*</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * HZ_EN (RW)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> *</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> * Zero Crossing Enable</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> */</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a58ace6faa3b43cadfd9abe322c80f529">  699</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_HZ_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ab170a5541122fdf8eff1a7a146a543cb">  700</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_HZ_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a7265d223b662769d41d0a6ee4851e2b4">  701</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_HZ_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCCTRL_HZ_EN_SHIFT) &amp; SDM_CH_SCCTRL_HZ_EN_MASK)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ae800247bbdcb240b42586f66d763b6ce">  702</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_HZ_EN_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCCTRL_HZ_EN_MASK) &gt;&gt; SDM_CH_SCCTRL_HZ_EN_SHIFT)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">/*</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> * MF_IE (RW)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> *</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"> * Module failure Interrupt enable</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> */</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a151fc9da53ef3b281500d7d9c9cfb0a8">  709</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_MF_IE_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a6daf42017ebcc474d4d5c2e37f127e81">  710</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_MF_IE_SHIFT (22U)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#afddc27a8c8173c0ddcbc576969a80af0">  711</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_MF_IE_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCCTRL_MF_IE_SHIFT) &amp; SDM_CH_SCCTRL_MF_IE_MASK)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a08436347f3acd6cca2e7608c94ccc7ce">  712</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_MF_IE_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCCTRL_MF_IE_MASK) &gt;&gt; SDM_CH_SCCTRL_MF_IE_SHIFT)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">/*</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> * HL_IE (RW)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> *</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> * HLT Interrupt Enable</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> */</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a6158c75ea21739f7de565f2c065b93bd">  719</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_HL_IE_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a33c65f0a4ef2f5ee28d03a70798571a8">  720</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_HL_IE_SHIFT (21U)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a716a8f8a403e5dd0f47ee41d34f30705">  721</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_HL_IE_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCCTRL_HL_IE_SHIFT) &amp; SDM_CH_SCCTRL_HL_IE_MASK)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a7b1f1a40b82b32ad3fedd48874343b3e">  722</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_HL_IE_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCCTRL_HL_IE_MASK) &gt;&gt; SDM_CH_SCCTRL_HL_IE_SHIFT)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span> </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">/*</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> * LL_IE (RW)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> *</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> * LLT interrupt Enable</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> */</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a56be569b913431211136feb1b434f7f4">  729</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_LL_IE_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a8f1664578c159359f5d42e6302d403e1">  730</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_LL_IE_SHIFT (20U)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a87321362d6faacae4d0f37229fe6e93b">  731</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_LL_IE_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCCTRL_LL_IE_SHIFT) &amp; SDM_CH_SCCTRL_LL_IE_MASK)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a0fa1ff8cc7463ff3e2abfe99ff63e4f9">  732</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_LL_IE_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCCTRL_LL_IE_MASK) &gt;&gt; SDM_CH_SCCTRL_LL_IE_SHIFT)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">/*</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> * SGD_ORDR (RW)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> *</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> * CIC order</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> * 0: SYNC1</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> * 1: SYNC2</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * 2: SYNC3</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> * 3: FAST_SYNC</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> */</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a4c38e683ee4b201e6bb0daf724b31e7e">  743</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_SGD_ORDR_MASK (0xC0000UL)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a024a575c028cce6743ee8183d532f20e">  744</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_SGD_ORDR_SHIFT (18U)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ab25681c93625df6e66d82d7fab83ea18">  745</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_SGD_ORDR_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCCTRL_SGD_ORDR_SHIFT) &amp; SDM_CH_SCCTRL_SGD_ORDR_MASK)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ab18aad3ab466a335286feef882dd0f82">  746</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_SGD_ORDR_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCCTRL_SGD_ORDR_MASK) &gt;&gt; SDM_CH_SCCTRL_SGD_ORDR_SHIFT)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">/*</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> * CIC_DEC_RATIO (RW)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> *</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> * CIC decimation ratio. 0 means div-by-32</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> */</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a8eb6287816c8967aaed75ea0d2afb7d2">  753</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_CIC_DEC_RATIO_MASK (0x1F0U)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a9ec62a77bb4ad963b1bb2a5cbc768f9f">  754</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_CIC_DEC_RATIO_SHIFT (4U)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a4d54b12d8e6da08412610b3a4f2738b7">  755</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_CIC_DEC_RATIO_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCCTRL_CIC_DEC_RATIO_SHIFT) &amp; SDM_CH_SCCTRL_CIC_DEC_RATIO_MASK)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ae09fd31c2bda8ec95670f684cfa3435e">  756</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_CIC_DEC_RATIO_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCCTRL_CIC_DEC_RATIO_MASK) &gt;&gt; SDM_CH_SCCTRL_CIC_DEC_RATIO_SHIFT)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">/*</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> * IGN_INI_SAMPLES (RW)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> *</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> * NotZero: Ignore the first samples that are not accurate</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> * Zero: Use all samples</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> */</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a7b324bb2f179aeaf6d4c1c9b9964d445">  764</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_IGN_INI_SAMPLES_MASK (0xEU)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a301ab0cdff5192c4f17cb228f32f357f">  765</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_IGN_INI_SAMPLES_SHIFT (1U)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac67f7123ec57132c72f95cb6d469ab94">  766</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_IGN_INI_SAMPLES_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCCTRL_IGN_INI_SAMPLES_SHIFT) &amp; SDM_CH_SCCTRL_IGN_INI_SAMPLES_MASK)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a500fb14685fc147ed7896380a83922ee">  767</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_IGN_INI_SAMPLES_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCCTRL_IGN_INI_SAMPLES_MASK) &gt;&gt; SDM_CH_SCCTRL_IGN_INI_SAMPLES_SHIFT)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">/*</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> * EN (RW)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> *</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> * Amplitude Path Enable</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> */</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a3873b091766193fdb10fc41b79917c4a">  774</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a434df78bbae88d3a6ebce55b1ee20bee">  775</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ae525d68b47504f70e533f19fc92729c2">  776</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCCTRL_EN_SHIFT) &amp; SDM_CH_SCCTRL_EN_MASK)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a994b1352befe787ec47559c42e1411e2">  777</a></span><span class="preprocessor">#define SDM_CH_SCCTRL_EN_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCCTRL_EN_MASK) &gt;&gt; SDM_CH_SCCTRL_EN_SHIFT)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">/* Bitfield definition for register of struct array CH: SCST */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">/*</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> * HZ (W1C)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> *</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> * Amplitude rising above HZ event found.</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> */</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a66d2d738026d2e91a45d3e2b4f1f478e">  785</a></span><span class="preprocessor">#define SDM_CH_SCST_HZ_MASK (0x8U)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a81b49ad9dfb7e857ac5544017fe42891">  786</a></span><span class="preprocessor">#define SDM_CH_SCST_HZ_SHIFT (3U)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a4818c428b92c24d75502652582443d6d">  787</a></span><span class="preprocessor">#define SDM_CH_SCST_HZ_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCST_HZ_SHIFT) &amp; SDM_CH_SCST_HZ_MASK)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#aac888402596b49ab4d6d7dbfbd949068">  788</a></span><span class="preprocessor">#define SDM_CH_SCST_HZ_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCST_HZ_MASK) &gt;&gt; SDM_CH_SCST_HZ_SHIFT)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span> </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">/*</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> * MF (W1C)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> *</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> * power modulator Failure found. MCLK not found. Error flag.</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> */</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a8e602ed15c625c5485b41df47b4740c1">  795</a></span><span class="preprocessor">#define SDM_CH_SCST_MF_MASK (0x4U)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac6580577f7eaab39c16d7aa9d6d2be58">  796</a></span><span class="preprocessor">#define SDM_CH_SCST_MF_SHIFT (2U)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a309902f83a53270aeac3146ec7f38d99">  797</a></span><span class="preprocessor">#define SDM_CH_SCST_MF_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCST_MF_SHIFT) &amp; SDM_CH_SCST_MF_MASK)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ac45993364eba03e446d71e1f1a41640e">  798</a></span><span class="preprocessor">#define SDM_CH_SCST_MF_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCST_MF_MASK) &gt;&gt; SDM_CH_SCST_MF_SHIFT)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span> </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">/*</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> * CMPH (W1C)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> *</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> * HLT out of range. Error flag.</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> */</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a18b9a615fe6c8d646cda442de832c7b6">  805</a></span><span class="preprocessor">#define SDM_CH_SCST_CMPH_MASK (0x2U)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a8a60e8a2bebff775d51ba36d862dc1b8">  806</a></span><span class="preprocessor">#define SDM_CH_SCST_CMPH_SHIFT (1U)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a15d8586feda8263b4caa7a5260d03127">  807</a></span><span class="preprocessor">#define SDM_CH_SCST_CMPH_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCST_CMPH_SHIFT) &amp; SDM_CH_SCST_CMPH_MASK)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#afce2cb9c01201bbe8a08bd49709a23aa">  808</a></span><span class="preprocessor">#define SDM_CH_SCST_CMPH_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCST_CMPH_MASK) &gt;&gt; SDM_CH_SCST_CMPH_SHIFT)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span> </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment">/*</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment"> * CMPL (W1C)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> *</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> * LLT out of range. Error flag.</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> */</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#af0203addd090fbfba932ef265aaa12e6">  815</a></span><span class="preprocessor">#define SDM_CH_SCST_CMPL_MASK (0x1U)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a55df11ec08e841366b63d31619cdc9af">  816</a></span><span class="preprocessor">#define SDM_CH_SCST_CMPL_SHIFT (0U)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a2f6818e4f1e8040aab98f95093031954">  817</a></span><span class="preprocessor">#define SDM_CH_SCST_CMPL_SET(x) (((uint32_t)(x) &lt;&lt; SDM_CH_SCST_CMPL_SHIFT) &amp; SDM_CH_SCST_CMPL_MASK)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#afb4548ea61f5a95735c3be52bf1b6f8d">  818</a></span><span class="preprocessor">#define SDM_CH_SCST_CMPL_GET(x) (((uint32_t)(x) &amp; SDM_CH_SCST_CMPL_MASK) &gt;&gt; SDM_CH_SCST_CMPL_SHIFT)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span> </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">/* CH register group index macro definition */</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a0e31f821950aad7e06b026c8199165e3">  823</a></span><span class="preprocessor">#define SDM_CH_0 (0UL)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ae90967237a32355ff509a2fcc4df5e63">  824</a></span><span class="preprocessor">#define SDM_CH_1 (1UL)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#ae98352db42f1348c90fa047d2896612d">  825</a></span><span class="preprocessor">#define SDM_CH_2 (2UL)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html#a70cec6e78bd98a2716cc946ecb6bf616">  826</a></span><span class="preprocessor">#define SDM_CH_3 (3UL)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span> </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_SDM_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructSDM__Type_html"><div class="ttname"><a href="structSDM__Type.html">SDM_Type</a></div><div class="ttdef"><b>Definition</b> hpm_sdm_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_0bab427931d655ddd2af7139442554af.html">HPM6P00</a></li><li class="navelem"><a class="el" href="dir_816c333c49150c31054324385fcb9ab7.html">ip</a></li><li class="navelem"><a class="el" href="HPM6P00_2ip_2hpm__sdm__regs_8h.html">hpm_sdm_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:18 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
