<!DOCTYPE HTML >
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>svt_axi_system_configuration Class Reference</title>
<link href="svdoc.css" rel="stylesheet" type="text/css">
<link href="svdoctabs.css" rel="stylesheet" type="text/css">
<link href="dashboard.css" rel="stylesheet" type="text/css">
<script src="advancedsearch.js"></script>
<script src="GeneralUtility.js"></script>
<script src="PCFiltering.js"></script>
</head><body>
<!-- Generated by svdoc O-2018.09 -->
<div class="tabs"><ul>
  <li><a href="index.html" TITLE = "About this product"><span>Main&nbsp;Page</span></a></li>
  <li id="current"><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Classes</span></a></li>
  <li><a href="macros.html" TITLE = "Alphabetical listing of macros"><span>Macros</span></a></li>
  <li><a href="level1_covergroups.html" TITLE = "Coverage"><span>Coverage</span></a></li>
  <li><a href="protocolChecks.html" TITLE = "List of Protocol Checks defined in VIP"><span>Protocol&nbsp;Checks</span></a></li>
  <li><a href="sequencepages.html" TITLE = "List of Sequences"><span>Sequences</span></a></li>
  <li><a href="interfaces.html" TITLE = "List of Interfaces"><span>Interfaces</span></a></li>
  <li><a href="globals.html" TITLE = "Global members"><span>Globals</span></a></li>
  <li><a href="indexall.html" TITLE = "Complete Index of all Source Code Elements"><span>Index</span></a></li>
  <li><a href="help.html" TITLE = "Help"><span>?</span></a></li>
  <li><form action="javascript:SearchFunction(form.searchtext.value, '', form.searchmode.value)"><table border="0"><tr>
    <td><input NAME="searchbtn" TYPE=button VALUE=" Search " onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><input NAME="searchtext" TYPE=text VALUE="" onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><select NAME="searchmode" TYPE=text >
          <option value=simple>simple</option>
          <option value=regexpr>reg expr</option>
    </select></td>
  </tr></table></form></li>
</ul></div>
<div class="tabs"><ul>
  <li><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Hierarchy</span></a></li>
  <li><a href="classlist.html" TITLE = "List of all classes"><span>Class&nbsp;List</span></a></li>
  <li><a href="classalphalist.html" TITLE = "Alphabetical listing of classes"><span>Alphabetical&nbsp;List</span></a></li>
  <li><a href="suite_classhierarchy.html" TITLE = "Suite specific list of all classes showing the parent/child relationship"><span>Transactor&nbsp;Class&nbsp;Hierarchy</span></a></li>
</ul></div>
<h1>svt_axi_system_configuration Class Reference</h1>
<p>Inheritance diagram for class svt_axi_system_configuration:</p>
 <input id="toggle_svt_axi_system_configuration" value="+" onclick=toggleDiv("hdiv_svt_axi_system_configuration","toggle_svt_axi_system_configuration") title="svt_axi_system_configuration class inheritence diagram" type="button"/><div id="hdiv_svt_axi_system_configuration" style="display:none;"><p><center><img src="svt_axi_system_configuration.png" USEMAP="#svt_axi_system_configuration" border="0" alt=""> </center>
</div><map id="svt_axi_system_configuration" name="svt_axi_system_configuration">
<area shape="rect" id="node1" href="class_uvm_void.html" title="uvm_void" alt="" coords="69,5,147,35"/>
<area shape="rect" id="node2" href="class_uvm_object.html" title="uvm_object" alt="" coords="64,83,152,112"/>
<area shape="rect" id="node4" href="class_uvm_transaction.html" title="uvm_transaction" alt="" coords="49,160,167,189"/>
<area shape="rect" id="node6" href="class_uvm_sequence_item.html" title="uvm_sequence_item" alt="" coords="37,237,179,267"/>
<area shape="rect" id="node8" href="class_svt_sequence_item_base.html" title="svt_sequence_item_base" alt="" coords="24,315,192,344"/>
<area shape="rect" id="node10" href="class_svt_configuration.html" title="svt_configuration" alt="" coords="48,392,168,421"/>
<area shape="rect" id="node12" href="class_svt_axi_system_configuration.html" title="svt_axi_system_configuration" alt="" coords="5,470,211,501"/>
</map>
<p><a href="class_svt_axi_system_configuration-members.html">List of all members.</a>
<hr>
<a name="_details"></a><h2>Detailed Description</h2>
<p>
System configuration class contains configuration information which is  applicable across the entire AXI system. User can specify the system level  configuration parameters through this class. User needs to provide the  system configuration to the system subenv from the environment or the  testcase. The system configuration mainly specifies:  
<ul><li>
 number of master & slave components in the system component 
</li><li>
 port configurations for master and slave components 
</li><li>
 virtual top level AXI interface  
</li><li>
 address map  
</li><li>
 timeout values 
</li></ul>

</p>
<hr>

<table border="0" cellpadding="0" cellspacing="0">

<tr><td colspan="2"><br><h2>Class Member Groupings</h2></td></tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#group_axi_master_slave_xact_correlation">Configuration parameters required for correlating master and slave transactions</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to correlate master transactions to slave transactions based on AxID </td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#group_ace_system_coverage_protocol_checks">Coverage and protocol checks related configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to enable and disable ACE system level coverage and protocol checks</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#group_axi_system_coverage_protocol_checks">Coverage and protocol checks related configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to enable and disable AXI system level coverage and protocol checks</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#group_axi4_stream_timeout">Timeout values for AXI4 Stream</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to configure timeout values for AXI3 and AXI4 signals and transactions</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#group_ace_timeout">Timeout values for ACE</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to configure timeout values for ACE signals. Please also refer to group </td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#group_axi3_4_timeout">Timeout values for AXI3 and AXI4</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to configure timeout values for AXI3 and AXI4 signals and transactions</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#group_axi_addr_map">Address map</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes and methods which are used to configure address map</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#group_interconnect_config">Interconnect model configuration</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to configure Interconnect model</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#group_axi_master_slave_config">Master and slave port configuration</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to configure master and slave ports within the system</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#group_axi_clock">Clock</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes related to clock</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#group_axi_generic_sys_config">Generic configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains generic attributes</td>
</tr>

<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_copy_dynamic_data">copy_dynamic_data</a>&nbsp;(
<a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> to   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_copy_static_data">copy_static_data</a>&nbsp;(
<a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> to   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_create_new_domain">create_new_domain</a>&nbsp;(
int domain_idx , <a class="ClassLink" href="class_svt_axi_system_domain_item.html">svt_axi_system_domain_item</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_domain_item.html#item_system_domain_type_enum">system_domain_type_enum</a> domain_type , int master_ports []  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_create_sub_cfgs">create_sub_cfgs</a>&nbsp;(
int num_masters  = 1, int num_slaves  = 1, int num_ic_master_ports  = 0, int num_ic_slave_ports  = 0, int num_lp_masters  = 0  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_do_copy">do_copy</a>&nbsp;(
<a class="ClassLink" href="class_uvm_object.html">uvm_object</a> rhs   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_do_is_valid">do_is_valid</a>&nbsp;(
bit silent  = 1, int kind  = RELEVANT  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_global_addr_from_master_addr">get_dest_global_addr_from_master_addr</a>&nbsp;(
input int master_idx , input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] master_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string requester_name , input bit ignore_unmapped_addr , output bit is_register_addr_space , output bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] global_addr , input <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> xact   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_from_global_addr">get_dest_slave_addr_from_global_addr</a>&nbsp;(
input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] global_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string requester_name , input bit ignore_unmapped_addr , output bit is_register_addr_space , output int slave_port_ids [$], output bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] slave_addr , input <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> xact   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_mapper_from_global_addr">get_dest_slave_addr_mapper_from_global_addr</a>&nbsp;(
input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] global_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string requester_name , input bit ignore_unmapped_addr , output int slave_port_ids [$], output <a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> slave_mappers [$]  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_name_from_global_addr">get_dest_slave_addr_name_from_global_addr</a>&nbsp;(
input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] global_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string requester_name , input bit ignore_unmapped_addr , output int slave_port_ids [$], output <a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> <b>::</b> <a class="ClassLink" href="class_svt_amba_addr_mapper.html#item_path_cov_dest_names_enum">path_cov_dest_names_enum</a> slave_names [$], input <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> xact   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_ext_dest_slave_addr_from_global_addr">get_ext_dest_slave_addr_from_global_addr</a>&nbsp;(
input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] global_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string requester_name , input bit ignore_unmapped_addr , output bit is_register_addr_space , output int slave_port_ids [$], output <a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> <b>::</b> <a class="ClassLink" href="class_svt_amba_addr_mapper.html#item_path_cov_dest_names_enum">path_cov_dest_names_enum</a> slave_names [$], output bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] slave_addr , input <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> xact   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_master_xact_id_at_slave_from_master_id">get_master_xact_id_at_slave_from_master_id</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0] master_id , int master_port   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;string&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_mcd_class_name">get_mcd_class_name</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_num_active_participating_dvm_enabled_masters">get_num_active_participating_dvm_enabled_masters</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type_enum">axi_interface_type_enum</a> axi_intf   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_num_active_participating_masters">get_num_active_participating_masters</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type_enum">axi_interface_type_enum</a> axi_intf   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_packer_max_bytes_required">get_packer_max_bytes_required</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_random_axi_master_interface_port">get_random_axi_master_interface_port</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type_enum">axi_interface_type_enum</a> axi_intf , output int system_id   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_slave_addr_range">get_slave_addr_range</a>&nbsp;(
input int master_port_id , input int slave_port_id , output bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] lo_addr , output bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] hi_addr , input <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> xact   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_source_master_id_at_slave_from_master_id">get_source_master_id_at_slave_from_master_id</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0] master_id , int master_port   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_is_master_id_and_slave_id_correlated">is_master_id_and_slave_id_correlated</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> master_xact , <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> slave_xact   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_is_participating">is_participating</a>&nbsp;(
int master_index   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_is_participating_slave">is_participating_slave</a>&nbsp;(
int slave_index   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_is_valid_addr_at_slave">is_valid_addr_at_slave</a>&nbsp;(
input int slave_idx , input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] slave_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string target_name   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_new">new</a>&nbsp;(
string name  = "svt_axi_system_configuration", AXI_IF axi_if  = null  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_post_randomize">post_randomize</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_pre_randomize">pre_randomize</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_reasonable_constraint_mode">reasonable_constraint_mode</a>&nbsp;(
bit on_off   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_for_domain">set_addr_for_domain</a>&nbsp;(
int domain_idx , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] end_addr   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_range">set_addr_range</a>&nbsp;(
int slv_idx , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] end_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TDEST_WIDTH">SVT_AXI_MAX_TDEST_WIDTH</a>-1:0] tdest  = 0, bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0] addr_attribute  = 0  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_if">set_if</a>&nbsp;(
AXI_IF axi_if   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_static_rand_mode">static_rand_mode</a>&nbsp;(
bit on_off   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_translate_address">translate_address</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] addr   )</td>
</tr>

<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_acready_watchdog_timeout">acready_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_allow_cache_update_on_coherent_error_response">allow_cache_update_on_coherent_error_response</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_allow_early_dvm_response_to_master">allow_early_dvm_response_to_master</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_allow_slaves_with_overlapping_addr">allow_slaves_with_overlapping_addr</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_arready_watchdog_timeout">arready_watchdog_timeout</a> = 256000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_awaddr_watchdog_timeout">awaddr_watchdog_timeout</a> = 256000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_awready_watchdog_timeout">awready_watchdog_timeout</a> = 256000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_barrier_watchdog_timeout">barrier_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_bready_watchdog_timeout">bready_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_bresp_watchdog_timeout">bresp_watchdog_timeout</a> = 256 * 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_bus_inactivity_timeout">bus_inactivity_timeout</a> = 256000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_cddata_watchdog_timeout">cddata_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_cdready_watchdog_timeout">cdready_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_check_exokay_not_sent_until_successful_exclusive_store_ack_observed_per_cacheline">check_exokay_not_sent_until_successful_exclusive_store_ack_observed_per_cacheline</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_coherent_dvm_sync_to_snoop_dvm_complete_watchdog_timeout">coherent_dvm_sync_to_snoop_dvm_complete_watchdog_timeout</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_coherent_to_snoop_secure_bit_association_enable">coherent_to_snoop_secure_bit_association_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_common_clock_mode">common_clock_mode</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_crready_watchdog_timeout">crready_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_crresp_watchdog_timeout">crresp_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_debug_system_monitor">debug_system_monitor</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_disable_cleaninvalid_snoop_to_coherent_match_check_for_back_invalidation">disable_cleaninvalid_snoop_to_coherent_match_check_for_back_invalidation</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_display_perf_summary_report">display_perf_summary_report</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_display_summary_report">display_summary_report</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_dvm_version_enum">dvm_version_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_dvm_version">dvm_version</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_dynamic_coherent_to_snoop_xact_type_cb_enable">dynamic_coherent_to_snoop_xact_type_cb_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_early_resp_dvm_watchdog_timeout">early_resp_dvm_watchdog_timeout</a> = 50;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_enable_complex_memory_map">enable_complex_memory_map</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_enable_xml_gen">enable_xml_gen</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_excl_wr_watchdog_timeout">excl_wr_watchdog_timeout</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_ext_dest_addr_mappers">ext_dest_addr_mappers</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_flag_cacheline_and_memory_coherency_check_per_xact_as_error">flag_cacheline_and_memory_coherency_check_per_xact_as_error</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_interconnect_configuration.html">svt_axi_interconnect_configuration</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_ic_cfg">ic_cfg</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_ic_forwards_writeevict_downstream">ic_forwards_writeevict_downstream</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_ic_num_cycles_interval_for_polling_hazarded_address">ic_num_cycles_interval_for_polling_hazarded_address</a> = 5;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_id_based_xact_correlation_enable">id_based_xact_correlation_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_interconnect_merges_dirty_data">interconnect_merges_dirty_data</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_lp_entry_num_clocks_cactive_low">lp_entry_num_clocks_cactive_low</a> = 4;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_lp_port_configuration.html">svt_axi_lp_port_configuration</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_lp_master_cfg">lp_master_cfg</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_manage_objections_enable">manage_objections_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_master_cfg">master_cfg</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_master_slave_non_modifiable_xact_checks_enable">master_slave_non_modifiable_xact_checks_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_master_slave_xact_data_integrity_check_enable">master_slave_xact_data_integrity_check_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_master_slave_xact_one_to_one_mapping_enable">master_slave_xact_one_to_one_mapping_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_num_lp_masters">num_lp_masters</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_num_masters">num_masters</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_num_slaves">num_slaves</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_overlap_addr_access_control_enable">overlap_addr_access_control_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><b>format_type_enum</b>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_pa_format_type">pa_format_type</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_participating_masters">participating_masters</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_participating_slaves">participating_slaves</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_passive_cache_monitor_enable">passive_cache_monitor_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_pass_check_cov">pass_check_cov</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_posted_write_xacts_enable">posted_write_xacts_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_protocol_checks_coverage_enable">protocol_checks_coverage_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_rack_watchdog_timeout">rack_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_rdata_watchdog_timeout">rdata_watchdog_timeout</a> = 256000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_rready_watchdog_timeout">rready_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_slave_addr_range.html">svt_axi_slave_addr_range</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_slave_addr_ranges">slave_addr_ranges</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_slave_cfg">slave_cfg</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_snoop_dvm_sync_to_coherent_dvm_complete_watchdog_timeout">snoop_dvm_sync_to_coherent_dvm_complete_watchdog_timeout</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_snoop_filter_size">snoop_filter_size</a> = 2048;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_interconnect_id_xmit_to_slaves">source_interconnect_id_xmit_to_slaves</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_id_wu_wlu_xmit_to_slaves">source_master_id_wu_wlu_xmit_to_slaves</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_id_width">source_master_info_id_width</a> = 3;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_position_enum">source_master_info_position_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_position">source_master_info_position</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_support_tagged_master_and_untagged_slave">support_tagged_master_and_untagged_slave</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_barrier_response_with_outstanding_xacts_enable">system_ace_barrier_response_with_outstanding_xacts_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_coherent_and_snoop_association_enable">system_ace_coherent_and_snoop_association_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_concurrent_overlapping_coherent_xacts_enable">system_ace_concurrent_overlapping_coherent_xacts_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_concurrent_readunique_cleanunique_enable">system_ace_concurrent_readunique_cleanunique_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_cross_cache_line_dirty_data_write_enable">system_ace_cross_cache_line_dirty_data_write_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_dirty_data_write_enable">system_ace_dirty_data_write_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_no_cached_copy_overlapping_coherent_xact_enable">system_ace_no_cached_copy_overlapping_coherent_xact_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_snoop_and_memory_returns_data_enable">system_ace_snoop_and_memory_returns_data_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_store_overlapping_coherent_xact_enable">system_ace_store_overlapping_coherent_xact_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_write_during_speculative_fetch_enable">system_ace_write_during_speculative_fetch_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_xacts_with_high_priority_from_other_master_during_barrier_enable">system_ace_xacts_with_high_priority_from_other_master_during_barrier_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_axi_master_to_slave_access_enum">system_axi_master_to_slave_access_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_axi_master_to_slave_access">system_axi_master_to_slave_access</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_axi_master_to_slave_access_enable">system_axi_master_to_slave_access_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_coverage_enable">system_coverage_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_id">system_id</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_interleaved_ace_concurrent_outstanding_same_id_enable">system_interleaved_ace_concurrent_outstanding_same_id_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_tready_watchdog_timeout">tready_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_use_interconnect">use_interconnect</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_use_recommended_coherent_to_snoop_map">use_recommended_coherent_to_snoop_map</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_wack_watchdog_timeout">wack_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_wdata_watchdog_timeout">wdata_watchdog_timeout</a> = 256000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_wready_watchdog_timeout">wready_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr><td colspan="2"><br><h2>Member Typedefs</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_dvm_version_enum">dvm_version_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_l3_cache_mode_enum">l3_cache_mode_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_position_enum">source_master_info_position_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_axi_master_to_slave_access_enum">system_axi_master_to_slave_access_enum</a>&nbsp;</td>
</tr>
<tr><td colspan="2"><br><h2>Constraints</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_addr_user_width">reasonable_addr_user_width &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_addr_width">reasonable_addr_width &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_cache_line_size">reasonable_cache_line_size &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_data_user_width">reasonable_data_user_width &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_data_width">reasonable_data_width &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_id_width">reasonable_id_width &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_interface_category">reasonable_interface_category &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_interface_type">reasonable_interface_type &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_num_lp_masters">reasonable_num_lp_masters &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_resp_user_width">reasonable_resp_user_width &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_snoop_data_width">reasonable_snoop_data_width &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_use_separate_rd_wr_chan_id_width">reasonable_use_separate_rd_wr_chan_id_width &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_user_enable">reasonable_user_enable &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_use_interconnects">reasonable_use_interconnects &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_wysiwyg_enable">reasonable_wysiwyg_enable &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_solve_order">solve_order &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_configuration_valid_ranges">system_configuration_valid_ranges &nbsp;(&nbsp;)</a></td>
</tr>

<tr><td colspan="2"><br><h2>Class Member Groupings</h2></td></tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi_master_slave_xact_correlation"></a>
<h2>Group: Configuration parameters required for correlating master and slave transactions</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to correlate master transactions to slave transactions based on AxID </td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_dvm_version_enum">dvm_version_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_dvm_version">dvm_version</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_master_xact_id_at_slave_from_master_id">get_master_xact_id_at_slave_from_master_id</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0] master_id , int master_port   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_source_master_id_at_slave_from_master_id">get_source_master_id_at_slave_from_master_id</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0] master_id , int master_port   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_id_based_xact_correlation_enable">id_based_xact_correlation_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_is_master_id_and_slave_id_correlated">is_master_id_and_slave_id_correlated</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> master_xact , <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> slave_xact   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_interconnect_id_xmit_to_slaves">source_interconnect_id_xmit_to_slaves</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_id_wu_wlu_xmit_to_slaves">source_master_id_wu_wlu_xmit_to_slaves</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_id_width">source_master_info_id_width</a> = 3;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_position_enum">source_master_info_position_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_position">source_master_info_position</a>&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_ace_system_coverage_protocol_checks"></a>
<h2>Group: Coverage and protocol checks related configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to enable and disable ACE system level coverage and protocol checks</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_barrier_response_with_outstanding_xacts_enable">system_ace_barrier_response_with_outstanding_xacts_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_coherent_and_snoop_association_enable">system_ace_coherent_and_snoop_association_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_concurrent_overlapping_coherent_xacts_enable">system_ace_concurrent_overlapping_coherent_xacts_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_concurrent_readunique_cleanunique_enable">system_ace_concurrent_readunique_cleanunique_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_cross_cache_line_dirty_data_write_enable">system_ace_cross_cache_line_dirty_data_write_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_dirty_data_write_enable">system_ace_dirty_data_write_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_no_cached_copy_overlapping_coherent_xact_enable">system_ace_no_cached_copy_overlapping_coherent_xact_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_snoop_and_memory_returns_data_enable">system_ace_snoop_and_memory_returns_data_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_store_overlapping_coherent_xact_enable">system_ace_store_overlapping_coherent_xact_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_write_during_speculative_fetch_enable">system_ace_write_during_speculative_fetch_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_ace_xacts_with_high_priority_from_other_master_during_barrier_enable">system_ace_xacts_with_high_priority_from_other_master_during_barrier_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_interleaved_ace_concurrent_outstanding_same_id_enable">system_interleaved_ace_concurrent_outstanding_same_id_enable</a> = 0;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi_system_coverage_protocol_checks"></a>
<h2>Group: Coverage and protocol checks related configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to enable and disable AXI system level coverage and protocol checks</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_master_slave_non_modifiable_xact_checks_enable">master_slave_non_modifiable_xact_checks_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_axi_master_to_slave_access_enum">system_axi_master_to_slave_access_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_axi_master_to_slave_access">system_axi_master_to_slave_access</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_axi_master_to_slave_access_enable">system_axi_master_to_slave_access_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a> = 0;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi4_stream_timeout"></a>
<h2>Group: Timeout values for AXI4 Stream</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to configure timeout values for AXI3 and AXI4 signals and transactions</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_tready_watchdog_timeout">tready_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_ace_timeout"></a>
<h2>Group: Timeout values for ACE</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to configure timeout values for ACE signals. Please also refer to group <a class="classlink" href="class_svt_axi_system_configuration.html#group_axi3_4_timeout">Timeout values for AXI3 and AXI4</a>
 for AXI3 and AXI4 timeout attributes.</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_acready_watchdog_timeout">acready_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_barrier_watchdog_timeout">barrier_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_cddata_watchdog_timeout">cddata_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_cdready_watchdog_timeout">cdready_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_coherent_dvm_sync_to_snoop_dvm_complete_watchdog_timeout">coherent_dvm_sync_to_snoop_dvm_complete_watchdog_timeout</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_crready_watchdog_timeout">crready_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_crresp_watchdog_timeout">crresp_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_early_resp_dvm_watchdog_timeout">early_resp_dvm_watchdog_timeout</a> = 50;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_rack_watchdog_timeout">rack_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_snoop_dvm_sync_to_coherent_dvm_complete_watchdog_timeout">snoop_dvm_sync_to_coherent_dvm_complete_watchdog_timeout</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_wack_watchdog_timeout">wack_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi3_4_timeout"></a>
<h2>Group: Timeout values for AXI3 and AXI4</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to configure timeout values for AXI3 and AXI4 signals and transactions</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_arready_watchdog_timeout">arready_watchdog_timeout</a> = 256000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_awaddr_watchdog_timeout">awaddr_watchdog_timeout</a> = 256000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_awready_watchdog_timeout">awready_watchdog_timeout</a> = 256000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_bready_watchdog_timeout">bready_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_bresp_watchdog_timeout">bresp_watchdog_timeout</a> = 256 * 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_bus_inactivity_timeout">bus_inactivity_timeout</a> = 256000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_excl_wr_watchdog_timeout">excl_wr_watchdog_timeout</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_rdata_watchdog_timeout">rdata_watchdog_timeout</a> = 256000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_rready_watchdog_timeout">rready_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_wdata_watchdog_timeout">wdata_watchdog_timeout</a> = 256000;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_wready_watchdog_timeout">wready_watchdog_timeout</a> = 1000;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi_addr_map"></a>
<h2>Group: Address map</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes and methods which are used to configure address map</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_enable_complex_memory_map">enable_complex_memory_map</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_global_addr_from_master_addr">get_dest_global_addr_from_master_addr</a>&nbsp;(
input int master_idx , input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] master_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string requester_name , input bit ignore_unmapped_addr , output bit is_register_addr_space , output bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] global_addr , input <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> xact   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_from_global_addr">get_dest_slave_addr_from_global_addr</a>&nbsp;(
input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] global_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string requester_name , input bit ignore_unmapped_addr , output bit is_register_addr_space , output int slave_port_ids [$], output bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] slave_addr , input <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> xact   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_name_from_global_addr">get_dest_slave_addr_name_from_global_addr</a>&nbsp;(
input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] global_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string requester_name , input bit ignore_unmapped_addr , output int slave_port_ids [$], output <a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> <b>::</b> <a class="ClassLink" href="class_svt_amba_addr_mapper.html#item_path_cov_dest_names_enum">path_cov_dest_names_enum</a> slave_names [$], input <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> xact   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_slave_addr_range">get_slave_addr_range</a>&nbsp;(
input int master_port_id , input int slave_port_id , output bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] lo_addr , output bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] hi_addr , input <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> xact   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_is_valid_addr_at_slave">is_valid_addr_at_slave</a>&nbsp;(
input int slave_idx , input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] slave_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string target_name   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_range">set_addr_range</a>&nbsp;(
int slv_idx , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] end_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TDEST_WIDTH">SVT_AXI_MAX_TDEST_WIDTH</a>-1:0] tdest  = 0, bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0] addr_attribute  = 0  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_slave_addr_range.html">svt_axi_slave_addr_range</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_slave_addr_ranges">slave_addr_ranges</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_translate_address">translate_address</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] addr   )</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_interconnect_config"></a>
<h2>Group: Interconnect model configuration</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to configure Interconnect model</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_create_new_domain">create_new_domain</a>&nbsp;(
int domain_idx , <a class="ClassLink" href="class_svt_axi_system_domain_item.html">svt_axi_system_domain_item</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_domain_item.html#item_system_domain_type_enum">system_domain_type_enum</a> domain_type , int master_ports []  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_interconnect_configuration.html">svt_axi_interconnect_configuration</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_ic_cfg">ic_cfg</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_for_domain">set_addr_for_domain</a>&nbsp;(
int domain_idx , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] end_addr   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_use_interconnect">use_interconnect</a> = 0;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi_master_slave_config"></a>
<h2>Group: Master and slave port configuration</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to configure master and slave ports within the system</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_lp_port_configuration.html">svt_axi_lp_port_configuration</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_lp_master_cfg">lp_master_cfg</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_master_cfg">master_cfg</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_num_lp_masters">num_lp_masters</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_num_masters">num_masters</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_num_slaves">num_slaves</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_slave_cfg">slave_cfg</a> []&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi_clock"></a>
<h2>Group: Clock</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes related to clock</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_common_clock_mode">common_clock_mode</a> = 1;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi_generic_sys_config"></a>
<h2>Group: Generic configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains generic attributes</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_allow_slaves_with_overlapping_addr">allow_slaves_with_overlapping_addr</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_debug_system_monitor">debug_system_monitor</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_display_perf_summary_report">display_perf_summary_report</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_display_summary_report">display_summary_report</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_ic_num_cycles_interval_for_polling_hazarded_address">ic_num_cycles_interval_for_polling_hazarded_address</a> = 5;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_manage_objections_enable">manage_objections_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_overlap_addr_access_control_enable">overlap_addr_access_control_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_participating_masters">participating_masters</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_participating_slaves">participating_slaves</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_snoop_filter_size">snoop_filter_size</a> = 2048;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_support_tagged_master_and_untagged_slave">support_tagged_master_and_untagged_slave</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_id">system_id</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_use_recommended_coherent_to_snoop_map">use_recommended_coherent_to_snoop_map</a> = 1;&nbsp;</td>
</tr>
</table>
<p>
<hr>
<h2 class="pre20">Member Function Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_copy_dynamic_data"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_configuration::<b>copy_dynamic_data</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> to       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Used to limit a copy to the dynamic configuration members of the object.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_copy_dynamic_data">copy_dynamic_data</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_copy_static_data"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_configuration::<b>copy_static_data</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> to       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Used to limit a copy to the static configuration members of the object. 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_copy_static_data">copy_static_data</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_create_new_domain"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_system_configuration::<b>create_new_domain</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
int domain_idx , <a class="ClassLink" href="class_svt_axi_system_domain_item.html">svt_axi_system_domain_item</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_domain_item.html#item_system_domain_type_enum">system_domain_type_enum</a> domain_type , int master_ports []      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Creates a new domain consisting of the masters given in master_ports.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_create_new_domain">domain_idx</a></b> -  A unique integer id for this domain.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_create_new_domain">domain_type</a></b> -  Indicates whether this domain is innershareable/outershareable/nonshareable  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_create_new_domain">master_ports</a></b> - [] An array indicating the ports that are part of this domain  If port interleaving feature is going to be used in testbench then this  API should be called after setting the port configuration "port_interleaving_enable"
</div></td></tr>
</table>
<a class="anchor" name="item_create_sub_cfgs"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_configuration::<b>create_sub_cfgs</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
int num_masters  = 1, int num_slaves  = 1, int num_ic_master_ports  = 0, int num_ic_slave_ports  = 0, int num_lp_masters  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Allocates the master, low power master and slave configurations before a user sets the  parameters. This function is to be called if (and before) the user sets  the configuration parameters by setting each parameter individually and  not by randomizing the system configuration. 
</div></td></tr>
</table>
<a class="anchor" name="item_do_copy"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_configuration::<b>do_copy</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_uvm_object.html">uvm_object</a> rhs       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Extend the UVM copy routine to copy the virtual interface 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_transaction.html">uvm_transaction</a> <b>::</b> <a class="ClassLink" href="class_uvm_transaction.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_do_is_valid"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_system_configuration::<b>do_is_valid</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit silent  = 1, int kind  = RELEVANT      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Does a basic validation of this configuration object. 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_do_is_valid">do_is_valid</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_dest_global_addr_from_master_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_system_configuration::<b>get_dest_global_addr_from_master_addr</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
input int master_idx , input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] master_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string requester_name , input bit ignore_unmapped_addr , output bit is_register_addr_space , output bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] global_addr , input <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> xact       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Gets the global address associated with the supplied master address 
<p>
 If complex memory maps are enabled through the use of <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_enable_complex_memory_map">enable_complex_memory_map</a>,  then this method must be implemented to translate a master address into a global  address. 
<p>
 This method is not utilized if complex memory maps are not enabled. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_global_addr_from_master_addr">master_idx</a></b> -  The index of the master that is requesting this function.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_global_addr_from_master_addr">master_addr</a></b> -  The value of the local address at a master whose global address  needs to be retrieved.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_global_addr_from_master_addr">mem_mode</a></b> -  Variable indicating security (secure or non-secure) and access type  (read or write) of a potential access to the destination slave address.  mem_mode[0]: A value of 0 indicates this is a secure access and a value of 1  indicates a non-secure access  mem_mode[1]: A value of 0 indicates a read access, while a value of 1 indicates a  write access.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_global_addr_from_master_addr">requester_name</a></b> -  If called to determine the destination of a transaction from a  master, this field indicates the name of the master component issuing the  transaction.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_global_addr_from_master_addr">ignore_unmapped_addr</a></b> -  An input indicating that unmapped addresses should not  be flagged as an error  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_global_addr_from_master_addr">is_register_addr_space</a></b> -  If this address targets the register address space of  a component, this field must be set  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_global_addr_from_master_addr">global_addr</a></b> -  The global address corresponding to the local address at the  given master  <font color="#ff0000">@output</font> Returns 1 if there is a global address mapping for the given master's local  address, else returns 0  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_global_addr_from_master_addr">xact</a></b> -  A reference to the data descriptor object of interest.
</div></td></tr>
</table>
<a class="anchor" name="item_get_dest_slave_addr_from_global_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_system_configuration::<b>get_dest_slave_addr_from_global_addr</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] global_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string requester_name , input bit ignore_unmapped_addr , output bit is_register_addr_space , output int slave_port_ids [$], output bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] slave_addr , input <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> xact       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Gets the local slave address from a provided global address 
<p>
 If complex memory maps are enabled through the use of <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_enable_complex_memory_map">enable_complex_memory_map</a>,  then this method must be implemented to translate a global address into a slave  address. 
<p>
 If complex memory maps are not enabled, then this method utlizes the  get_slave_route_port() method to obtain the slave port ids associated with  address the supplied global address, and the supplied global address is returned  as the slave address. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_from_global_addr">global_addr</a></b> -  The value of the global address  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_from_global_addr">mem_mode</a></b> -  Variable indicating security (secure or non-secure) and access type  (read or write) of a potential access to the destination slave address.  mem_mode[0]: A value of 0 indicates this is a secure access and a value of 1  indicates a non-secure access  mem_mode[1]: A value of 0 indicates a read access, while a value of 1 indicates  a write access.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_from_global_addr">requester_name</a></b> -  If called to determine the destination of a transaction from  a master, this field indicates the name of the master component issuing the  transaction. This can potentially be used if the routing has a dependency on the  master that initiates a transaction.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_from_global_addr">ignore_unmapped_addr</a></b> -  An input indicating that unmapped addresses should not  be flagged as an error  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_from_global_addr">is_register_addr_space</a></b> -  If this address targets the register address space of  a component, this field must be set  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_from_global_addr">slave_port_ids</a></b> -  The slave port to which the given global address is destined  to. In some cases, there can be multiple such slaves. If so, all such slaves must  be present in the queue.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_from_global_addr">slave_addr</a></b> -  Output address at the slave  <font color="#ff0000">@output</font> Returns 1 if there is a slave to which the given global address could be  mapped to, else returns 0.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_from_global_addr">xact</a></b> -  A reference to the data descriptor object of interest.
</div></td></tr>
</table>
<a class="anchor" name="item_get_dest_slave_addr_mapper_from_global_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_system_configuration::<b>get_dest_slave_addr_mapper_from_global_addr</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] global_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string requester_name , input bit ignore_unmapped_addr , output int slave_port_ids [$], output <a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> slave_mappers [$]      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Gets the configured slave address mapper from a provided global address 
<p>
 If complex memory maps are enabled through the use of <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_enable_complex_memory_map">enable_complex_memory_map</a>,  then this method must be implemented to translate a global address into a slave  address. 
<p>
 If complex memory maps are not enabled, then this method utlizes to obtain the slave port  ids names associated with address the supplied global address, and the supplied global   address is returned as the slave address. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_mapper_from_global_addr">global_addr</a></b> -  The value of the global address  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_mapper_from_global_addr">mem_mode</a></b> -  Variable indicating security (secure or non-secure) and access type  (read or write) of a potential access to the destination slave address.  mem_mode[0]: A value of 0 indicates this is a secure access and a value of 1  indicates a non-secure access  mem_mode[1]: A value of 0 indicates a read access, while a value of 1 indicates  a write access.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_mapper_from_global_addr">requester_name</a></b> -  If called to determine the destination of a transaction from  a master, this field indicates the name of the master component issuing the  transaction. This can potentially be used if the routing has a dependency on the  master that initiates a transaction.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_mapper_from_global_addr">ignore_unmapped_addr</a></b> -  An input indicating that unmapped addresses should not  be flagged as an error  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_mapper_from_global_addr">slave_port_ids</a></b> -  The slave port to which the given global address is destined  to. In some cases, there can be multiple such slaves. If so, all such slaves must  be present in the queue.  <font color="#ff0000">@output</font> Returns 1 if there is a slave to which the given global address could be  mapped to, else returns 0.  <font color="#ff0000">@output</font> slave_names in the queues
</div></td></tr>
</table>
<a class="anchor" name="item_get_dest_slave_addr_name_from_global_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_system_configuration::<b>get_dest_slave_addr_name_from_global_addr</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] global_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string requester_name , input bit ignore_unmapped_addr , output int slave_port_ids [$], output <a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> <b>::</b> <a class="ClassLink" href="class_svt_amba_addr_mapper.html#item_path_cov_dest_names_enum">path_cov_dest_names_enum</a> slave_names [$], input <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> xact       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Gets the local slave address from a provided global address 
<p>
 If complex memory maps are enabled through the use of <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_enable_complex_memory_map">enable_complex_memory_map</a>,  then this method must be implemented to translate a global address into a slave  address. 
<p>
 If complex memory maps are not enabled, then this method utlizes to obtain the slave port  ids names associated with address the supplied global address, and the supplied global   address is returned as the slave address. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_name_from_global_addr">global_addr</a></b> -  The value of the global address  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_name_from_global_addr">mem_mode</a></b> -  Variable indicating security (secure or non-secure) and access type  (read or write) of a potential access to the destination slave address.  mem_mode[0]: A value of 0 indicates this is a secure access and a value of 1  indicates a non-secure access  mem_mode[1]: A value of 0 indicates a read access, while a value of 1 indicates  a write access.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_name_from_global_addr">requester_name</a></b> -  If called to determine the destination of a transaction from  a master, this field indicates the name of the master component issuing the  transaction. This can potentially be used if the routing has a dependency on the  master that initiates a transaction.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_name_from_global_addr">ignore_unmapped_addr</a></b> -  An input indicating that unmapped addresses should not  be flagged as an error  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_name_from_global_addr">slave_port_ids</a></b> -  The slave port to which the given global address is destined  to. In some cases, there can be multiple such slaves. If so, all such slaves must  be present in the queue.  <font color="#ff0000">@output</font> Returns 1 if there is a slave to which the given global address could be  mapped to, else returns 0.  <font color="#ff0000">@output</font> slave_names in the queues  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_name_from_global_addr">xact</a></b> -  A reference to the data descriptor object of interest.
</div></td></tr>
</table>
<a class="anchor" name="item_get_ext_dest_slave_addr_from_global_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_system_configuration::<b>get_ext_dest_slave_addr_from_global_addr</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] global_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string requester_name , input bit ignore_unmapped_addr , output bit is_register_addr_space , output int slave_port_ids [$], output <a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> <b>::</b> <a class="ClassLink" href="class_svt_amba_addr_mapper.html#item_path_cov_dest_names_enum">path_cov_dest_names_enum</a> slave_names [$], output bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] slave_addr , input <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> xact       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Gets the local external slave address from a provided global address 
<p>
 If complex memory maps are enabled through the use of <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_enable_complex_memory_map">enable_complex_memory_map</a>,  then this method must be implemented to translate a global address into a slave  address. 
<p>
 If complex memory maps are not enabled, then this method utlizes to obtain the slave port  ids names associated with address the supplied global address, and the supplied global   address is returned as the slave address. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_ext_dest_slave_addr_from_global_addr">global_addr</a></b> -  The value of the global address  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_ext_dest_slave_addr_from_global_addr">mem_mode</a></b> -  Variable indicating security (secure or non-secure) and access type  (read or write) of a potential access to the destination slave address.  mem_mode[0]: A value of 0 indicates this is a secure access and a value of 1  indicates a non-secure access  mem_mode[1]: A value of 0 indicates a read access, while a value of 1 indicates  a write access.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_ext_dest_slave_addr_from_global_addr">requester_name</a></b> -  If called to determine the destination of a transaction from  a master, this field indicates the name of the master component issuing the  transaction. This can potentially be used if the routing has a dependency on the  master that initiates a transaction.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_ext_dest_slave_addr_from_global_addr">ignore_unmapped_addr</a></b> -  An input indicating that unmapped addresses should not  be flagged as an error  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_ext_dest_slave_addr_from_global_addr">is_register_addr_space</a></b> -  If this address targets the register address space of  a component, this field must be set  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_ext_dest_slave_addr_from_global_addr">slave_port_ids</a></b> -  The slave port to which the given global address is destined  to. In some cases, there can be multiple such slaves. If so, all such slaves must  be present in the queue.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_ext_dest_slave_addr_from_global_addr">slave_addr</a></b> -  Output address at the slave  <font color="#ff0000">@output</font> Returns 1 if there is a slave to which the given global address could be  mapped to, else returns 0.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_ext_dest_slave_addr_from_global_addr">xact</a></b> -  A reference to the data descriptor object of interest.
</div></td></tr>
</table>
<a class="anchor" name="item_get_master_xact_id_at_slave_from_master_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]<br>&nbsp;svt_axi_system_configuration::<b>get_master_xact_id_at_slave_from_master_id</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0] master_id , int master_port       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Virtual function that gets the components of the ID as a transaction is  routed from a master to slave. The default implementation uses  id_based_xact_correlation_enable and associated parameters to calculate  the returned value. When a master transaction is routed to a slave, the  ID transmitted by the master is transmitted to the slave along  with some additional information in the IDs. This variable indicates how  the master ID was transformed when the transaction got routed to the  slave. By default, the value of this variable is same as master_id  However, a user may override this function to define a custom  implementation  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_master_xact_id_at_slave_from_master_id">master_id</a></b> -  The ID value as seen at the master  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_master_xact_id_at_slave_from_master_id">master_port</a></b> -  The port index at which master_id is seen
</div></td></tr>
</table>
<a class="anchor" name="item_get_mcd_class_name"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function string<br>&nbsp;svt_axi_system_configuration::<b>get_mcd_class_name</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Returns the class name for the object used for logging.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_get_mcd_class_name">get_mcd_class_name</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_num_active_participating_dvm_enabled_masters"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;svt_axi_system_configuration::<b>get_num_active_participating_dvm_enabled_masters</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type_enum">axi_interface_type_enum</a> axi_intf       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Gets the number of active, participating masters with the given  interface type and dvm_enable set  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_num_active_participating_dvm_enabled_masters">axi_intf</a></b> -  The interface type of the master that is required  <p><b>Return values - </b>  The number of active, participating masters with the given  interface type and dvm_enable set
</div></td></tr>
</table>
<a class="anchor" name="item_get_num_active_participating_masters"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;svt_axi_system_configuration::<b>get_num_active_participating_masters</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type_enum">axi_interface_type_enum</a> axi_intf       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Gets the number of active, participating masters with the given  interface type  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_num_active_participating_masters">axi_intf</a></b> -  The interface type of the master that is required  <p><b>Return values - </b>  The number of active, participating masters with the given  interface type
</div></td></tr>
</table>
<a class="anchor" name="item_get_packer_max_bytes_required"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;svt_axi_system_configuration::<b>get_packer_max_bytes_required</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This method returns the maximum packer bytes value required by the AXI SVT  suite. This is checked against UVM_MAX_PACKER_BYTES to make sure the specified  setting is sufficient for the AXI SVT suite.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_get_packer_max_bytes_required">get_packer_max_bytes_required</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_random_axi_master_interface_port"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;svt_axi_system_configuration::<b>get_random_axi_master_interface_port</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type_enum">axi_interface_type_enum</a> axi_intf , output int system_id       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Gets a random master index with the given interface type. The master  should be active(based on <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_is_active">is_active</a>) and   should be participating(based on participating_masters) as well.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_random_axi_master_interface_port">axi_intf</a></b> -  The interface type of the master that is required  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_random_axi_master_interface_port">system_id</a></b> -  The system_id of this system configuration   <p><b>Return values - </b>  The index of the AXI master with the given interface type
</div></td></tr>
</table>
<a class="anchor" name="item_get_slave_addr_range"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_system_configuration::<b>get_slave_addr_range</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
input int master_port_id , input int slave_port_id , output bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] lo_addr , output bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] hi_addr , input <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> xact       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Returns a valid address range for the given slave index. 
<p>
 If complex memory maps have been enabled through the use of the  <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_enable_complex_memory_map">enable_complex_memory_map</a> property, then this method must be overridden  by an extended class. 
<p>
 If complex memory maps have not been enabled, then this method randomly selects  an index from the <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_slave_addr_ranges">slave_addr_ranges</a> [] array that is associated with the supplied  slave index and returns the address range associated with that element. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_slave_addr_range">master_port_id</a></b> -  The index of the master for which an address range is required  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_slave_addr_range">slave_port_id</a></b> -  The index of the slave for which an address range is required  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_slave_addr_range">lo_addr</a></b> -  The lower boundary of the returned address range  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_slave_addr_range">hi_addr</a></b> -  The higher boundary of the returned address range  <font color="#ff0000">@output</font> Returns 1, if a valid range could be found for the given slave index,  else returns 0  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_slave_addr_range">xact</a></b> -  A reference to the data descriptor object of interest.
</div></td></tr>
</table>
<a class="anchor" name="item_get_source_master_id_at_slave_from_master_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]<br>&nbsp;svt_axi_system_configuration::<b>get_source_master_id_at_slave_from_master_id</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0] master_id , int master_port       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Virtual function that gets the components of the ID as a transaction is  routed from a master to slave. The default implementation uses  id_based_xact_correlation_enable and associated parameters to calculate  the value of source_master_id_at_slave. When a master transaction is  routed to a slave, the ID transmitted by the master is padded with some  information indicating the port index from which the master transaction  originated. This variable indicates the value of the part of the ID that  indicates the source master of this transaction. By default, the value of  this variable is equal to  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_source_master_id_xmit_to_slaves">source_master_id_xmit_to_slaves</a> corresponding  to master_port. However, a user may override this function to define a  custom implementation  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_source_master_id_at_slave_from_master_id">master_id</a></b> -  The ID value as seen at the master  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_source_master_id_at_slave_from_master_id">master_port</a></b> -  The port index at which master_id is seen
</div></td></tr>
</table>
<a class="anchor" name="item_is_master_id_and_slave_id_correlated"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_system_configuration::<b>is_master_id_and_slave_id_correlated</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> master_xact , <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> slave_xact       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Virtual function that indicates whether the ID requirements for master and  slave transaction meet DUT requirements. Typically, the ID of master_xact or  some bits of master_xact are propogated to slave_xact. Also, the source  master is indicated through some bits at the slave transaction. These and  other DUT considerations can be defined in this function to indicate whether  the two transactions fulfill requirements of ID transformation
</div></td></tr>
</table>
<a class="anchor" name="item_is_participating"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_system_configuration::<b>is_participating</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
int master_index       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
The method indicates if a given master's index is participating  based on the contents of pariticipating_masters array.   <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_is_participating">master_index</a></b> -  Master index. Corresponds to the index in master_cfg[] array   <p><b>Return values - </b>  Indicates if given master index is participating
</div></td></tr>
</table>
<a class="anchor" name="item_is_participating_slave"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_system_configuration::<b>is_participating_slave</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
int slave_index       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
The method indicates if a given slave's index is participating  based on the contents of pariticipating_slaves array.   <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_is_participating_slave">slave_index</a></b> -  Slave index. Corresponds to the index in slave_cfg[] array.   <p><b>Return values - </b>  Indicates if given slave index is participating
</div></td></tr>
</table>
<a class="anchor" name="item_is_valid_addr_at_slave"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_system_configuration::<b>is_valid_addr_at_slave</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
input int slave_idx , input bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] slave_addr , input bit [<a class="ClassLink" href="macros.html#item_SVT_AMBA_MEM_MODE_WIDTH">SVT_AMBA_MEM_MODE_WIDTH</a>-1:0] mem_mode , input string target_name       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Returns whether the supplied slave address is legal for the slave component 
<p>
 If complex memory maps are enabled through the use of <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_enable_complex_memory_map">enable_complex_memory_map</a>,  then this method must be implemented to indicate whether the address received by  the slave is legal. 
<p>
 The default behavior of this method is to return 1. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_is_valid_addr_at_slave">slave_idx</a></b> -  The index of the slave that is requesting this function  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_is_valid_addr_at_slave">slave_addr</a></b> -  The value of the local address at the slave  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_is_valid_addr_at_slave">mem_mode</a></b> -  Variable indicating security (secure or non-secure) and access type  (read or write) of a potential access to the destination slave address.  mem_mode[0]: A value of 0 indicates this is a secure access and a value of 1  indicates a non-secure access  mem_mode[1]: A value of 0 indicates a read access, while a value of 1 indicates a  write access.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_is_valid_addr_at_slave">target_name</a></b> -  Name of the slave component that received this address  <font color="#ff0000">@output</font> Returns 1 if the address is legal for the indicated slave, else returns 0
</div></td></tr>
</table>
<a class="anchor" name="item_new"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_configuration::<b>new</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string name  = "svt_axi_system_configuration", AXI_IF axi_if  = null      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
CONSTUCTOR: Create a new configuration instance, passing the appropriate  argument values to the parent class. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_new">name</a></b> -  Instance name of the configuration
</div></td></tr>
</table>
<a class="anchor" name="item_post_randomize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_configuration::<b>post_randomize</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Ensures that if id_width is 0, it is consistent across all ports 
</div></td></tr>
</table>
<a class="anchor" name="item_pre_randomize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_configuration::<b>pre_randomize</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
pre_randomize does the following  1) calculate the log_2 of `SVT_AXI_MAX_NUM_MASTERS
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_constraint_mode"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;svt_axi_system_configuration::<b>reasonable_constraint_mode</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit on_off       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Method to turn reasonable constraints on/off as a block.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_reasonable_constraint_mode">reasonable_constraint_mode</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_set_addr_for_domain"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_configuration::<b>set_addr_for_domain</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
int domain_idx , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] end_addr       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Sets an address range for the domain with the given domain_idx.  The domain should already have been created for this domain_idx using create_new_domain.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_for_domain">domain_idx</a></b> -  The domain_idx corresponding to which this address range needs to be set.   <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_for_domain">start_addr</a></b> -  The start address of the address range to be set for this domain.  <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_for_domain">end_addr</a></b> -  The end address of the address range to be set for this domain.
</div></td></tr>
</table>
<a class="anchor" name="item_set_addr_range"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_configuration::<b>set_addr_range</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
int slv_idx , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] end_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TDEST_WIDTH">SVT_AXI_MAX_TDEST_WIDTH</a>-1:0] tdest  = 0, bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0] addr_attribute  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Set the address range for a specified slave.  If two slaves have overlapping address ranges, the  <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_allow_slaves_with_overlapping_addr">allow_slaves_with_overlapping_addr</a> property must be set. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_range">slv_idx</a></b> -  Slave index for which address range is to be specified.  Index for Nth slave is specified by (N-1), starting at 0. If a value of -1  is passed, it indicates that the given address range refers to the address  space of the registers in the interconnect. The data integrity system  check does not perform checks on configuration transactions which are  targeted to registers within the interconnect, as these transactions are  not targeted to external memory. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_range">start_addr</a></b> -  Start address of the address range 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_range">end_addr</a></b> -  End address of the address range 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_range">tdest</a></b> -  Not yet supported
</div></td></tr>
</table>
<a class="anchor" name="item_set_if"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_configuration::<b>set_if</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
AXI_IF axi_if       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Assigns a system interface to this configuration. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_if">axi_if</a></b> -  Interface for the AXI system
</div></td></tr>
</table>
<a class="anchor" name="item_static_rand_mode"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;svt_axi_system_configuration::<b>static_rand_mode</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit on_off       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Used to turn static config param randomization on/off as a block. 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_static_rand_mode">static_rand_mode</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_translate_address"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]<br>&nbsp;svt_axi_system_configuration::<b>translate_address</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] addr       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Virtual function that is used by the interconnect VIP and system monitor  to get a translated address. The default implementation of this function  is empty; no translation is performed unless the user implements this  function in a derived class.  
<p>
 Interconnect VIP: If the interconnect VIP needs to map an address received  from a master to a different address to the slave, the address translation  function should be provided by the user in this function. By default, the  interconnect VIP does not perform address translation.  
<p>
 System Monitor: The system monitor uses this function to get the  translated address while performing system level checks to a given  address.  
<p>
 Note that the system address map as defined in the <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_slave_addr_ranges">slave_addr_ranges</a> [] is  based on the actual physical address, that is, the address after  translation, if any.  
<p>
 If system is configured to support indipendent address spaces by tagging such  attributes as MSB address bits then user should consider that this task may  be called with tagged address and translate address accordingly.   Ex: if secure and non-secure transactions are supported indipendently i.e.  both can target same address without affecting another then tagged address  will contain <security_attributes> as MSB address bit. [0 => secure, 1 => non-secure]  Typically address translation can be performed only on the untagged part of  the address which can be obtained via master_cfg[<master_id>].get_untagged_addr(<tagged_addr>)  after address translation is complete, it should be tagged before returning the funciton.  This can be done as follows:: return( (addr-untagged_addr) + translated_addr ); 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_configuration.html#item_translate_address">addr</a></b> -  The address to be translated.   <p><b>Return values - </b>  The translated address.
</div></td></tr>
</table>
</div>
<hr>
<h2 class="pre20">Member Attribute Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_acready_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>acready_watchdog_timeout</b> = 1000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the ACVALID signal goes high, this watchdog   timer monitors the ACREADY signal for the channel. If ACREADY is low,   then the timer starts. The timer is incremented by 1 every clock and  is reset when ACREADY is sampled high. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_allow_cache_update_on_coherent_error_response"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>allow_cache_update_on_coherent_error_response</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Indicates whether coherent masters are allowed to update cacheline if attached cohrent interconnect provided  errorneous cohrent response. If this bit is set to '0' then master will not update cache if it receives either  SLVERR or DECERR as part of coherent response. In this case, it is master's responsibility that it informs  snoop filter that the cacheline has not been allocated in case coherent interconnect has allocated the line.  For that reason, master will send de-allocating transaciton CLEANINVALID at the end of current transaction that  is supposed to allocate the cahceline but, has received coherent error response.   However, cacheline needs to be removed only when master doesn't have the cacheline but, current transaction is  is supposed to allocate the line i.e. current state is INVALID and final state is supposed to be either UC,UD,SC or SD. 
<p>
 If this bit is set to '1' then master will go ahead and update the cacheline if required irrespective of the   erroneous cohrent response and in that case, it will not send any such de-allocating transaction. 
<p>
 NOTE: if this bit is set to '0' then VIP system_monitor will also not update snoop_filter during such errorneous  coherent response.
</div></td></tr>
</table>
<a class="anchor" name="item_allow_early_dvm_response_to_master"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>allow_early_dvm_response_to_master</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Allows the interconnect to respond to a DVM transaction from a master  before collecting the responses to snoop transactions sent to masters.  When a DVM transaction is sent by a master, the interconnect sends snoop  transactions to all the other masters. The specification recommends that  the response to the DVM transaction is sent to the master only after  collecting the responses to the snoop transactions sent to the masters.  Many interconnects however send back response to a DVM transaction prior  to receiving response to all snoop transactions.<br>   If set to 1, the system monitor does not report an error if a response to  a DVM transaction is sent before responses from corresponding snoop  transactions are received. <br>  If set to 0, the system monitor reports an error if a response to a DVM  transaction is sent before responses from corresponding snoop  transactions are received.
</div></td></tr>
</table>
<a class="anchor" name="item_allow_slaves_with_overlapping_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>allow_slaves_with_overlapping_addr</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables mapping of two or more slaves to the same address range. If two  or more slaves are mapped to the same address range through the  set_addr_range method and this bit is set, no warning is issued. Also,  routing checks in system monitor take into account the fact that a  transaction initiated at a master could be routed to any of these slaves.  If the AXI system monitor is used, slaves with overlapping address must  lie within the same instance of AXI System Env. A given address range can  be shared between multiple slaves, but the entire address range must be  shared. Note that this doesn't necessarily mean that the entire address  map of a slave needs to be shared with another slave. It only means that  an address range which lies within the address map of a slave and which  is shared with another slave, must be shared in its entirety and not  partially. This is possible because the set_addr_range method allows the  user to set multiple address ranges for the same slave. For example,  consider two slaves S0 and S1, where S0's address map is from 0-8K and  S1's address map is from 4K-12K. The 4K-8K address range overlaps between  the two slaves. The address map can be configured as follows: <br>  set_addr_range(0,'h0,'h1000); //0-4K configured for slave 0 <br>  set_addr_range(0, 'h1001, 'h2000); //4K-8K configured for slave 0 <br>  set_addr_range(1, 'h1001, 'h2000); //4K-8K configured for slave 1 overlaps with slave 0 <br>  set_addr_range(1,'h20001, 'h3000); //8K-12K configured for slave 1. <br> 
<p>
 Note that the VIP does not manage shared memory of slaves that have  overlapping addresses. This needs to be managed by the testbench to  ensure that data integrity checks in the system monitor work correctly.  This can be done by passing the same instance of svt_mem from the  testbench to the slave agents that share memory. Refer to  tb_amba_svt_uvm_basic_sys example for usage. <br> 
<p>
 If the interconnect is enabled (by setting the <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_use_interconnect">use_interconnect</a>  property), interconnect model will send a transaction on either of the   slaves with overlapping address, based on the number of outstanding  transactions. The port with fewer outstanding transactions will be chosen  to route a transaction. <br> 
<p>
 If this bit is unset, a warning is issued when setting slaves with  overlapping addresses. In such a case, routing checks do not take into  account the fact that a transaction could be routed to any of these slaves  which may result in routing check failure. <br> 
<p>
 Configuration type: Static 
</div></td></tr>
</table>
<a class="anchor" name="item_arready_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>arready_watchdog_timeout</b> = 256000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the ARVALID signal goes high, this watchdog   timer monitors the ARREADY signal for the channel. If ARREADY is low,   then the timer starts. The timer is incremented by 1 every clock and  is reset when ARREADY is sampled high. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_awaddr_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int unsigned&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>awaddr_watchdog_timeout</b> = 256000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When first write data handshake happens (data before address scenario),   this watchdog timer monitors assertion of AWVALID signal. When AWVALID   is low, the timer starts. The timer is incremented by 1 every clock and   is reset when AWVALID is asserted. If the number of clock cycles exceeds   this value, an error is reported. If this value is set to 0 the timer   is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_awready_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>awready_watchdog_timeout</b> = 256000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the AWVALID signal goes high, this watchdog   timer monitors the AWREADY signal for the channel. If AWREADY is low,   then the timer starts. The timer is incremented by 1 every clock and  is reset when AWREADY is sampled high. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_barrier_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>barrier_watchdog_timeout</b> = 1000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When a barrier transaction is initiated, this watchdog   timer monitors second barrier transaction of the channel.   If the barrier pair doesn't appear, then the timer starts.   The timer is incremented by 1 every clock and  is reset when barrier pair is sampled. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_bready_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>bready_watchdog_timeout</b> = 1000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the BVALID signal goes high, this watchdog   timer monitors the BREADY signal for the channel. If BREADY is low,   then the timer starts. The timer is incremented by 1 every clock and  is reset when BREADY is sampled high. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_bresp_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int unsigned&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>bresp_watchdog_timeout</b> = 256 * 1000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  After the last write data beat, this watchdog timer monitors   the write response signals for the channel. If BVALID is low,   then the timer starts. The timer is incremented by 1 every clock and  is reset when BVALID is sampled high. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_bus_inactivity_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>bus_inactivity_timeout</b> = 256000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Bus inactivity is defined as the time when all five channels  of the AXI interface are idle. A timer is started if such a   condition occurs. The timer is incremented by 1 every clock and  is reset when there is activity on any of the five channels of  the interface. If the number of clock cycles exceeds this value,  an error is reported.  If this value is set to 0, the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_cddata_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int unsigned&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>cddata_watchdog_timeout</b> = 1000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the snoop address handshake happens, this watchdog timer monitors the CDVALID   (CDDATA) signal for the channel signal for the channel. If CDVALID is low, then the   timer starts. The timer is incremented by 1 every clock and is reset when CDVALID is   sampled high. If the number of clock cycles exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_cdready_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>cdready_watchdog_timeout</b> = 1000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the CDVALID signal goes high, this watchdog   timer monitors the CDREADY signal for the channel. If CDREADY is low,   then the timer starts. The timer is incremented by 1 every clock and  is reset when CDREADY is sampled high. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_check_exokay_not_sent_until_successful_exclusive_store_ack_observed_per_cacheline"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>check_exokay_not_sent_until_successful_exclusive_store_ack_observed_per_cacheline</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  if it is set to '1', exokay_not_sent_until_successful_exclusive_store_ack_observed check   is executed on per caheline basis.  If set to '0' then the check will consider exclusive store transaction targeted to any   cacheline that is yet to receive ACK i.e. regardless of the transaction address.
</div></td></tr>
</table>
<a class="anchor" name="item_coherent_dvm_sync_to_snoop_dvm_complete_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int unsigned&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>coherent_dvm_sync_to_snoop_dvm_complete_watchdog_timeout</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When a DVM SYNC transaction is initiated by a master on read channel,   this watchdog timer monitors associated DVM COMPLETE transaction on the snoop channel.   The timer starts as soon as DVM SYNC transaction is received from master on read address channel  The timer is incremented by 1 every clock and is reset when   DVM COMPLETE is received on the snoop channel. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_coherent_to_snoop_secure_bit_association_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>coherent_to_snoop_secure_bit_association_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Disables the secure bit association between coherent and associated snoop transactions.  This allows system monitor to bypass the check for the secure/nosecure bit between coherent and associated snoop transaction.   if set to '1' secure bit is considered to be checked in system monitor.   if set to '0' secure bit is not considered to be checked in system monitor.
</div></td></tr>
</table>
<a class="anchor" name="item_common_clock_mode"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>common_clock_mode</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  This parameter indicates whether a common clock should be used  for all the components in the system or not.  When set, a common clock supplied to the top level interface   is used for all the masters, slaves and interconnect in   the system. This mode is to be used if all components are  expected to run at the same frequency.  When not set, the user needs to supply a clock for each of the  port level interfaces. This mode is useful when some components  need to run at a different clock frequency from other  components in the system.
</div></td></tr>
</table>
<a class="anchor" name="item_crready_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>crready_watchdog_timeout</b> = 1000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the CRVALID signal goes high, this watchdog   timer monitors the CRREADY signal for the channel. If CRREADY is low,   then the timer starts. The timer is incremented by 1 every clock and  is reset when CRREADY is sampled high. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_crresp_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int unsigned&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>crresp_watchdog_timeout</b> = 1000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the snoop address handshake happens,this watchdog timer monitors the   CRVALID (CRRESP) signal for the channel. If CRVALID is low, then the timer   starts. The timer is incremented by 1 every clock and is reset when CRVALID   is sampled high. If the number of clock cycles exceeds this value, an error   is reported. If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_debug_system_monitor"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>debug_system_monitor</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Controls display of transactions debug messages by the system monitor  Applicable when <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a> is set 
<p>
 When set to 1, transactions debug messages are printed by the system monitor  when verbosity is set to UVM_MEDIUM, UVM_HIGH, and higher verbosities. 
<p>
 When unset i.e. 0, transactions debug messages are printed by the system  monitor when verbosity is set to UVM_HIGH, UVM_FULL, and higher verbosities. 
<p>
 NOTE: It is possible to control some aspects of the transactions debug messages, the way it will be reported. 
<ul><li>
 if it is set to 2 then all transactions that has address overlap with current  transaction, will be reported under heading: "OVERLAPPED TRANSACTIONS STARTED AFTER CURRENT TRANSACTION" 
</li><li>
 if it is set to 3 then all transactions regardless of address overlap with current  transaction, will be reported under heading: "OVERLAPPED TRANSACTIONS STARTED AFTER CURRENT TRANSACTION" 
</li></ul>

</div></td></tr>
</table>
<a class="anchor" name="item_disable_cleaninvalid_snoop_to_coherent_match_check_for_back_invalidation"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>disable_cleaninvalid_snoop_to_coherent_match_check_for_back_invalidation</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Indicates whether coherent interconnect should perform back invalidation by sending  cleaninvalid snoop transaction on its own without receiving any coherent transaction.  A coherent interconnect may do this in order to avoid snoop filter overflow.  If this bit is set to '1' then system monitor won't perform snoop_addr_matches_coherent_addr_check. 
<p>
 This is because, in case of back invalidation coherent interconnect sends invalidating  snoop transaction - cleaninvalid without any coherent transaction. Since, this is not  directly visible outside the interconnect, system monitor won't be able to find any matching  coherent transactions and may falsely report error that snoop transaction received without any  matching coherent transaction so, this disable_cleaninvalid_snoop_to_coherent_match_check_for_back_invalidation  should be set to '1' in order to skip this check. By default, it is set to '1'. 
<p>
 This will have no effect if snoop_filter_enable is set to '0' in port_configuration 
<p>
 NOTE: This parameter will only skip snoop_addr_matches_coherent_addr_check only when possible  back invalidation is detected i.e. cleaninvalid received without any matching coherent transaction.
</div></td></tr>
</table>
<a class="anchor" name="item_display_perf_summary_report"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>display_perf_summary_report</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Controls display of performance summary report of transactions by the system env 
<p>
 When set, performance summary report of transactions are printed by the system env  when verbosity is set to UVM_MEDIUM, UVM_HIGH, and higher verbosities. 
<p>
 When unset, performance summary report of transactions are printed by the system  env when verbosity is set to UVM_HIGH, UVM_FULL, and higher verbosities.
</div></td></tr>
</table>
<a class="anchor" name="item_display_summary_report"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>display_summary_report</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Controls display of summary report of transactions by the system monitor  Applicable when <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a> is set 
<p>
 When set to 1, summary report of transactions are printed by the system monitor  when verbosity is set to UVM_MEDIUM, UVM_HIGH, and higher verbosities. 
<p>
 When unset i.e. 0, summary report of transactions are printed by the system  monitor when verbosity is set to UVM_HIGH, UVM_FULL, and higher verbosities. 
<p>
 NOTE: It is possible to control some aspects of the summary, the way it will be reported. 
<ul><li>
 if it is set to 2 then all transactions that has address overlap with current  transaction, will be reported under heading: "OVERLAPPED TRANSACTIONS STARTED AFTER CURRENT TRANSACTION" 
</li><li>
 if it is set to 3 then all transactions regardless of address overlap with current  transaction, will be reported under heading: "OVERLAPPED TRANSACTIONS STARTED AFTER CURRENT TRANSACTION" 
</li></ul>

</div></td></tr>
</table>
<a class="anchor" name="item_dvm_version"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_dvm_version_enum">dvm_version_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>dvm_version</b> = svt_axi_system_configuration::DVMV8</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   If set to <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_DVMV8">DVMV8</a>,it attempts to cover the DVMv7 and DVMv8  architecture recomended operations.  If set to <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_DVMV8_1">DVMV8_1</a>,it attempts to cover the DVMv7, DVMv8 and DVMv8_1  architecture recomended operations.  If set to <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_DVMV8_1_ONLY">DVMV8_1_ONLY</a>,it attempts to cover the DVMv8_1  architecture recomended operations only. i.e it won't support DVMv8 or lower DVM operations.
</div></td></tr>
</table>
<a class="anchor" name="item_dynamic_coherent_to_snoop_xact_type_cb_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>dynamic_coherent_to_snoop_xact_type_cb_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables the get_dynamic_coherent_to_snoop_xact_type_match callback in the  system monitor that allows users to set the snoop transaction type  corresponding to a coherent transaction type on a per snoop transaction  basis. This callback is useful in situations where a multi cacheline  coherent transaction results in snoop transactions where all the snoop  transactions may not be of the same type. For example, for a WRITEUNIQUE  transaction, an interconnect may choose an implementation where the snoop  corresponding to the addresses upto the cacheline boundary have one type  and the subsequent snoops have a different type. 
</div></td></tr>
</table>
<a class="anchor" name="item_early_resp_dvm_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int unsigned&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>early_resp_dvm_watchdog_timeout</b> = 50</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When there is a DVM MESSAGE type transaction which has early dvm response to master.  This timer comes into picture.  After address phase handshake for a coherent transaction which is to be snooped,   the timer is incremented by 1 every clock. If the number of clock cycles   exceeds this value, dvm to snoop reassociate starts.  
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_enable_complex_memory_map"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>enable_complex_memory_map</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables complex address mapping capabilities. 
<p>
 When this feature is enabled then the <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_slave_addr_from_global_addr">get_dest_slave_addr_from_global_addr</a>,  <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_dest_global_addr_from_master_addr">get_dest_global_addr_from_master_addr</a>,get_dest_slave_addr_name_from_global_addr,  get_ext_dest_slave_addr_from_global_addr and <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_get_slave_addr_range">get_slave_addr_range</a> methods  must be used to define the memory map for this AXI system. 
<p>
 When this feature is disabled then the set_addr_range and <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_translate_address">translate_address</a>  methods must be used to define the memory map for this AXI system.
</div></td></tr>
</table>
<a class="anchor" name="item_enable_xml_gen"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>enable_xml_gen</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
- Determines if XML/FSDB generation for display in PA is desired. 
<ul><li>
 The format of the file generated will be based on <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_pa_format_type">pa_format_type</a> 
</li></ul>
 
<ul><li>
 Applicable only when system monitor is enabled through <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a> = 1 
</li><li>
 When set to 1 the following callback is registered: 
<ul><li>
 with system monitor: svt_axi_system_monitor_transaction_xml_callback 
</li></ul>
 
</li><li>
 <b>type:</b> Static 
</li></ul>

</div></td></tr>
</table>
<a class="anchor" name="item_excl_wr_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>excl_wr_watchdog_timeout</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When exclusive read request comes, this watchdog timer monitors  the exclusive read transaction. If matching exclusive write  request doesn't come, then the timer starts.  The timer is incremented by 1 every clock and is reset   when matching exclusive write request comes   If the number of clock cycles exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_ext_dest_addr_mappers"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>ext_dest_addr_mappers[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Array of address mappers for non-AXI slaves to which AXI masters can communicate.   An AXI master may communicate to slaves which are non-AXI. The corresponding address mapper  needs to be specified here.
</div></td></tr>
</table>
<a class="anchor" name="item_flag_cacheline_and_memory_coherency_check_per_xact_as_error"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>flag_cacheline_and_memory_coherency_check_per_xact_as_error</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Determines whether cacheline_and_memory_coherency_check should be   fired as an error or a warning.If this configuration is set System monitor   will flag an error if the cacheline_and_memory_coherency_check_per_xact fails.
</div></td></tr>
</table>
<a class="anchor" name="item_ic_cfg"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_interconnect_configuration.html">svt_axi_interconnect_configuration</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>ic_cfg</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Interconnect configuration
</div></td></tr>
</table>
<a class="anchor" name="item_ic_forwards_writeevict_downstream"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>ic_forwards_writeevict_downstream</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Indicates if the interconnect DUT forwards a WRITEEVICT  transaction downstream. A WRITEEVICT transaction is used by a master when  a cacheline is evicted from its own cache, but is allocated in a lower  level of cache hierarchy such as a system level cache or L3 cache. This  cache could reside within the interconnect in which case a WRITEEVICT is  not forwarded downstream and this bit should not be set. If such a cache  resides downstream of the interconnect, this bit should be set. If this  bit is set, the system monitor performs data integrity checks on  WRITEEVICT transactions that ensure that data was correctly routed to a  downstream slave. Note that the interconnect VIP does not have an L3 or  system level cache and therefore always forwards WRITEEVICT transactions  downstream. Therefore, this configuration attribute is applicable only to  the AXI and AMBA system monitor. 
</div></td></tr>
</table>
<a class="anchor" name="item_ic_num_cycles_interval_for_polling_hazarded_address"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int unsigned&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>ic_num_cycles_interval_for_polling_hazarded_address</b> = 5</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles interval needed before polling any hazarded address.  This restriction is typically needed by interconnect which may get into  deadlock state because of certain implementation feature, if transactions  are continuously sent to the interconnect for a specific address which is  already hazarded by other transaction issued by other master(s).  In this case, if hazarded address is polled continuously then other pending   transaction issued by other master sent to the same address never gets selected  to proceed further and remains in hang state.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_id_based_xact_correlation_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>id_based_xact_correlation_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Enables ID based correlation between master transactions and slave  transactions. This association is used for performing data integrity  checks, as well as for certain functional cover groups. This  configuration member can be set for interconnects which transmit the  originating master port information on the AxID bits of the slave  transaction. The system monitor uses this information to associate the  master transactions to slave transactions. The AxID of a transaction to  the slave is expected be a combination of the AxID of the master  transaction and a specific value corresponding to the master port from  which the transaction originated. The information on the source master  can be provided in either LSB or MSB of the AxID of transaction sent to  slave. The position of the source master information is specified in  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_position">source_master_info_position</a>. The number of  bits used for specifying the source master is given in  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_id_width">source_master_info_id_width</a>. The  configuration should ensure that the id_width of the slaves can  accommodate the additional information transmitted to slaves. The  specific value that is appended to the AxID (either in LSB or MSB) for a  given master is specified in  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_source_master_id_xmit_to_slaves">source_master_id_xmit_to_slaves</a>. In some  cases the value that is appended to AxID for a given master may not be  static. This can be controlled through  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_source_master_id_xmit_to_slaves_type">source_master_id_xmit_to_slaves_type</a>. For  example assume that an interconnect appends four bits in the LSB to send  source master information on a transaction routed to slave. Consider a  transaction originating from master 1 with AxID 'b0100. Let us assume  that the interconnect appends a four bit ID value equal to 'b0001 for all  transactions originating from master 1. If so, the slave transaction will  have an ID equal to 'b0100_0001. The corresponding configuration in the  VIP should be:  <\li>  <\li>id_based_xact_correlation_enable = 1;  <\li>source_master_info_id_width = 4;  <\li>master[1].source_master_id_xmit_to_slaves = 1; //Specifies that value of 1 is appended for transactions originating from master 1  <\li>source_master_info_position = LSB
</div></td></tr>
</table>
<a class="anchor" name="item_interconnect_merges_dirty_data"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>interconnect_merges_dirty_data</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Indicates if the interconnect merges dirty data received from snoop  transactions with data from coherent transactions of masters before  sending transactions to slave. If set to 0, dirty data is sent by the  interconnect as a separate transaction. If set to 1, dirty data is  merged with data from coherent transactions. This variable affects the  way transactions seen at the slave are correlated to transactions seen at  the master. This must be set correctly, based on the behaviour of the  interconnect for the system monitor to correlate slave transactions to  master transactions.
</div></td></tr>
</table>
<a class="anchor" name="item_lp_entry_num_clocks_cactive_low"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>lp_entry_num_clocks_cactive_low</b> = 4</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This is related to low power monitor agent, and for entry into low power state.   It specifies the minimum number of clock cycles that CACTIVE should remain  low, before the clock controller asserts the CSYSREQ to request an entry  into low power state.  Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_lp_master_cfg"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_lp_port_configuration.html">svt_axi_lp_port_configuration</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>lp_master_cfg[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Array holding the configuration of all the low power masters in the system.  Size of the array is equal to <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_num_lp_masters">num_lp_masters</a>.  
</div></td></tr>
</table>
<a class="anchor" name="item_manage_objections_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>manage_objections_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables raising and dropping of objections in the driver based on the number  of outstanding transactions. The VIP will raise an objection when it  receives a transaction in the input port of the driver and will drop the  objection when the transaction completes. If unset, the driver will not  raise any objection and complete control of objections is with the user. By  default, the configuration member is set, which means by default, VIP will  raise and drop objections.
</div></td></tr>
</table>
<a class="anchor" name="item_master_cfg"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>master_cfg[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Array holding the configuration of all the masters in the system.  Size of the array is equal to <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_num_masters">num_masters</a>.  
</div></td></tr>
</table>
<a class="anchor" name="item_master_slave_non_modifiable_xact_checks_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>master_slave_non_modifiable_xact_checks_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables system checks between master transactons and corresponding slave  transactions for non modifiable transactions. This involves associating  master transactions to slave transactions which can vary from one  interconnect implementation to another. For the same reason, these  checks are disabled by default.
</div></td></tr>
</table>
<a class="anchor" name="item_master_slave_xact_data_integrity_check_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>master_slave_xact_data_integrity_check_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enables data integrity check in the system monitor across master  transactions and slave transactions of an interconnect. In order to  perform this check, the system monitor must correlate slave transactions  to master transactions. This process has a lot of DUT dependency as  different interconnects transform transactions differently when they  route transcations from a master to a slave. Typically, this should be  enabled only if <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_id_based_xact_correlation_enable">id_based_xact_correlation_enable</a> is set, which gives  additional information to the system monitor to correlate slave  transactions to master transactions.
</div></td></tr>
</table>
<a class="anchor" name="item_master_slave_xact_one_to_one_mapping_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>master_slave_xact_one_to_one_mapping_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This configuration sets the behaviour of the interconnect DUT when  routing master transactions to slaves. This information is used by the  system monitor when associating slave transactions to master  transactions. This parameter indicates that a one-to-one mapping is  expected between master transactions and slave transactions when master  transactions get routed to slaves. Two master transactions should not be  merged into a single transaction when routing to slave. One master  transaction should not be split into multiple slave transactions. If this  parameter is set when the interconnect merges or splits transactions, it  will lead to incorrect association of slave transactions to master transactions.
</div></td></tr>
</table>
<a class="anchor" name="item_num_lp_masters"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>num_lp_masters</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of low power monitors in the system  
<ul><li>
 Min value: 1 
</li><li>
 Max value: `SVT_AXI_MAX_LP_MASTERS 
</li><li>
 Configuration type: Static  
</li></ul>
  The Max value can be overridden by defining SVT_AXI_MAX_LP_MASTERS(max low power monitors).  For eg: The max masters can be 128 by defining SVT_AXI_MAX_LP_MASTERS to 128.
</div></td></tr>
</table>
<a class="anchor" name="item_num_masters"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>num_masters</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of masters in the system  
<ul><li>
 Min value: 0  
</li><li>
 Max value: `SVT_AXI_MAX_NUM_MASTERS 
</li><li>
 Configuration type: Static  
</li></ul>
  The Max value can be overridden by defining SVT_AXI_MAX_NUM_MASTERS_(max masters).  For eg: The max masters can be 450 by defining SVT_AXI_MAX_NUM_MASTERS_450.
</div></td></tr>
</table>
<a class="anchor" name="item_num_slaves"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>num_slaves</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of slaves in the system  
<ul><li>
 Min value: 0  
</li><li>
 Max value: `SVT_AXI_MAX_NUM_SLAVES 
</li><li>
 Configuration type: Static 
</li></ul>
  The Max value can be overridden by defining SVT_AXI_MAX_NUM_SLAVES_(max slaves).  For eg: The max slaves can be 450 by defining SVT_AXI_MAX_NUM_SLAVES_450. 
</div></td></tr>
</table>
<a class="anchor" name="item_overlap_addr_access_control_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>overlap_addr_access_control_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Access control for transctions to overlapping address.  If set, a transaction that accesses a location that overlaps with the  address of a previous transaction sent from the same port or another port,  will be suspended until all previous transactions to the same or  overlapping address are complete. When such a transaction is suspended,  the driver is also blocked from getting more transactions from the  sequencer/generator. By default this is applicable only to all  transactions in AXI3, AXI4, AXI4_LITE and READNOSNOOP and WRITENOSNOOP  transactions in AXI_ACE and ACE_LITE interfaces. This default behaviour can  however be overridden by disabling the  reasonable_overlapping_addr_check_constraint and randomizing   check_addr_overlap of svt_axi_master_transaction to the desired value.   Note however that this parameter is not applicable to WRITEBARRIER,  READBARRIER, DVMMESSAGE and DVMCOMPLETE transactions in AXI_ACE and ACE_LITE  interfaces. 
<p>
 Configuration type: Static 
</div></td></tr>
</table>
<a class="anchor" name="item_pa_format_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<b>format_type_enum</b>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>pa_format_type</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Determines in which format the file should write the transaction data.  The enum value XML indicates XML format,   FSDB indicates FSDB format and   BOTH indicates both XML and FSDB formats.
</div></td></tr>
</table>
<a class="anchor" name="item_participating_masters"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>participating_masters[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Array of the masters that are participating in sequences to drive  transactions. This property is used by virtual sequences to decide  which masters to drive traffic on. An index in this array corresponds to  the index of the master in slave_cfg. A value of 1 indicates that the  master in that index is participating. A value of 0 indicates that the  master in that index is not participating. An empty array implies that  all masters are participating.
</div></td></tr>
</table>
<a class="anchor" name="item_participating_slaves"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>participating_slaves[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Array of the slaves that are participating in sequences to drive  transactions. This property is used by virtual sequences to decide  which slaves to drive traffic on. An index in this array corresponds to  the index of the slave in slave_cfg. A value of 1 indicates that the  slave in that index is participating. A value of 0 indicates that the  slave in that index is not participating. An empty array implies that  all slaves are participating.
</div></td></tr>
</table>
<a class="anchor" name="item_passive_cache_monitor_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>passive_cache_monitor_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enables passive cache monitor. This allows VIP to track states of cachelines  in cache of passive Masters.  if set to '0' passive cache monitor is disabled 
</div></td></tr>
</table>
<a class="anchor" name="item_pass_check_cov"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>pass_check_cov</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When set to '1', enables coverage for system level positive protocol checks  When set to '1', enables positive protocol checks coverage.  When set to '0', enables negative protocol checks coverage.  Applicable if <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>=1  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_posted_write_xacts_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>posted_write_xacts_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Applicable only if the system does not have any master where  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to AXI_ACE.  Enables the system monitor and VIP interconnect to handle posted write  transactions. A posted write transaction is one where the interconnect  responds to a write transaction without waiting for a response from the  slave to which the transaction is routed. When this parameter is enabled,  the system monitor disables data_integrity_check. This is required  because a transaction may not have reached its final destination (slave)  when it completes at the master that initiated it. To enable data  integrity checking for such transactions, the VIP correlates transactions  received at the slaves to transactions initiated by masters based on  address and data. If the VIP is unable to correlate a received slave  transaction to a master transaction, VIP will fire  master_slave_xact_data_integrity_check. If there are orphaned master  transactions at the end of the simulation which could not be correlated  to any slave transaction, it indicates that some transactions did not  make it to final slave destination and VIP will fire  eos_unmapped_master_xact check. It is the users' responsibility to  ensure that a test runs long enough for all the master transactions to  reach their final destination. If this parameter is enabled and the AXI  Interconnect VIP model is used, it responds to write transactions before  routing it to the slave to which it is destined, provided the transaction  cache attributes permit the interconnect to give a response from an  intermediate point. Any READ transaction that follows a WRITE transaction  and has an overlapping address will wait for the WRITE transaction to  complete at the slave interface before routing the read transaction to  the slave.
</div></td></tr>
</table>
<a class="anchor" name="item_protocol_checks_coverage_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>protocol_checks_coverage_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When set to '1', enables coverage for system level protocol checks  Applicable if <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>=1  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_rack_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>rack_watchdog_timeout</b> = 1000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the last handshake phase of read transaction ends, this watchdog   timer monitors the RACK signal for the channel. If RACK is low,   then the timer starts. The timer is incremented by 1 every clock and  is reset when RACK is sampled high. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_rdata_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int unsigned&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>rdata_watchdog_timeout</b> = 256000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the read addr handshake ends this watchdog timer monitors the   assertion of first RVALID signal for the channel. If RVALID is low,   then the timer starts. The timer is incremented by 1 every clock and  is reset when RVALID is sampled high. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_rready_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>rready_watchdog_timeout</b> = 1000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the RVALID signal goes high, this watchdog   timer monitors the RREADY signal for the channel. If RREADY is low,   then the timer starts. The timer is incremented by 1 every clock and  is reset when RREADY is sampled high. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_slave_addr_ranges"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_axi_slave_addr_range.html">svt_axi_slave_addr_range</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>slave_addr_ranges[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Address map for the slave components
</div></td></tr>
</table>
<a class="anchor" name="item_slave_cfg"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>slave_cfg[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Array holding the configuration of all the slaves in the system.  Size of the array is equal to <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_num_slaves">num_slaves</a>.  
</div></td></tr>
</table>
<a class="anchor" name="item_snoop_dvm_sync_to_coherent_dvm_complete_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int unsigned&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>snoop_dvm_sync_to_coherent_dvm_complete_watchdog_timeout</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When a DVM SYNC transaction is received by master on snoop channel, this watchdog   timer monitors associated DVM COMPLETE transaction on the read channel.The timer   starts when DVM SYNC transaction is received by master. The timer is incremented by 1   every clock and is reset when DVM COMPLETE transaction is transmitted on the read channel.   If the number of clock cycles exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_snoop_filter_size"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int unsigned&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>snoop_filter_size</b> = 2048</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates the total number of entries of snoop filter in system monitor.  In other words, it specifies number of cachelines snoop filter can accomodate along  with the allocated master port-id information. 
<p>
 If number of allocation of unique cacheline addresses crosses this configured  size after considering pending allocating coherent xacts, for which allocation  in snoop filter needs to be made, then system monitor will expect back invalidation  snoop i.e. CLEANINVALID snoop transaciton from the interconnect.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_source_interconnect_id_xmit_to_slaves"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>source_interconnect_id_xmit_to_slaves</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Applicable if id_based_xact_correlation_enable is set.  Applicable if atleast one interface is <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_AXI_ACE">AXI_ACE</a>.  The value of the relevant bits in AxID for a write transaction that  is generated by the interconnect because dirty data that is passed  by a snoop transaction couldn't be returned to a master. The relevant  bits in AxID are the bits used to indicate the master from which   a transaction originates. This value should be less than the max value  possible based on <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_id_width">source_master_info_id_width</a>. For example, if  <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_id_width">source_master_info_id_width</a> is 3, this value should not exceed 7.
</div></td></tr>
</table>
<a class="anchor" name="item_source_master_id_wu_wlu_xmit_to_slaves"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>source_master_id_wu_wlu_xmit_to_slaves</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Applicable if id_based_xact_correlation_enable is set.  Applicable if atleast one interface is <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_AXI_ACE">AXI_ACE</a> or  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ACE_LITE">ACE_LITE</a>.  The value of the relevant bits in AxID for slave transaction that  corresponds to a WRITEUNIQUE or WRITELINEUNIQUE transaction. The  relevant bits in AxID are the bits used to indicate the master from which  a transaction originates. If there is no specific value that is assigned  to WRITEUNIQUE and WRITELINEUNIQUE transactions, this should be set to  the max value based on SVT_AXI_MAX_ID_WIDTH (ie, max width of AxID in  system). If there is a specific valid value, it should be less than the  max value possible based on <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_id_width">source_master_info_id_width</a>. For example, if  <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_id_width">source_master_info_id_width</a> is 3, this value should not exceed 7.
</div></td></tr>
</table>
<a class="anchor" name="item_source_master_info_id_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>source_master_info_id_width</b> = 3</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Applicable if id_based_xact_correlation_enable is set.  The number of bits of AxID in a slave transaction that is used to  indicate the master from which a transaction routed to slave originates
</div></td></tr>
</table>
<a class="anchor" name="item_source_master_info_position"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_position_enum">source_master_info_position_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>source_master_info_position</b> = svt_axi_system_configuration::AXI_LSB</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Applicable if id_based_xact_correlation_enable is set.  Specifies whether the bits in AxID of a transaction routed to slave   which are used to communicate the master from which a transaction originates  is in LSB or MSB
</div></td></tr>
</table>
<a class="anchor" name="item_support_tagged_master_and_untagged_slave"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>support_tagged_master_and_untagged_slave</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables support for tagging of addresses at masters, while disabling  tagging at slave. Tagging is set through  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_tagged_address_space_attributes_enable">tagged_address_space_attributes_enable</a>.  Typically, tagging should match between masters and slaves so that  coherency is not impacted. However, some systems have mismatched tagging  capabilities between master and slave. Such a configuration means that  secure and non-secure accesses to the same physical address is treated as  two different addresses in the master, but as the same address in the  slave. This poses coherency problems when there are  secure and non-secure accesses to the same physical address. It is  recommended that secure and non-secure address regions are completely  separate for such a configuration. However, some systems may need to test  this configuration with overlap of secure and non-secure address spaces, in  which case this parameter must be set so that the checks detailed below  do not execute. These checks are disabled by the system monitor when there are  secure and non-secure accesses to the same physical address. When this parameter  is set, the system monitor keeps track of addresses which have accesses with   both secure and non-secure access types to the same physical addresses and disables  data_integrity_check and snoop_data_consistency_check in the system monitor.   The system monitor issues a warning when these checks are not executed.  cacheline_and_memory_coherency_check will also be disabled for all addresses if  this parameter is set.
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_barrier_response_with_outstanding_xacts_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_ace_barrier_response_with_outstanding_xacts_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables system_ace_barrier_response_with_outstanding_xacts covergroup  Note that to generate AXI system level coverage, you also need to enable AXI  System Monitor using member <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_coherent_and_snoop_association_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_ace_coherent_and_snoop_association_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE system level coverage group for coherent to snoop transaction  association.  Note that to generate AXI system level coverage, you also need to enable AXI  System Monitor using member <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_concurrent_overlapping_coherent_xacts_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_ace_concurrent_overlapping_coherent_xacts_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE system level coverage group for concurrent overlapping   coherent transactions on different ACE masters in the system.  Note that to generate AXI system level coverage, you also need to enable AXI  System Monitor using member <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_concurrent_readunique_cleanunique_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_ace_concurrent_readunique_cleanunique_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE system level coverage group for concurrent ReadUnique and   CleanUnique transactions from different ACE masters.  Note that to generate AXI system level coverage, you also need to enable AXI  System Monitor using member <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_cross_cache_line_dirty_data_write_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_ace_cross_cache_line_dirty_data_write_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables system_ace_cross_cache_line_dirty_data_write covergroup.  Note that to generate AXI system level coverage, you also need to enable AXI  System Monitor using member <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_dirty_data_write_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_ace_dirty_data_write_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables system_ace_dirty_data_write covergroup.  Note that to generate AXI system level coverage, you also need to enable AXI  System Monitor using member <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_no_cached_copy_overlapping_coherent_xact_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_ace_no_cached_copy_overlapping_coherent_xact_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE system level system_ace_no_cached_copy_overlapping_coherent covergroup  when two masters issue coherent transactions to overlapping cacheline at same time  Note that to generate AXI system level coverage, you also need to enable AXI  System Monitor using member <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_snoop_and_memory_returns_data_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_ace_snoop_and_memory_returns_data_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables system_ace_snoop_and_memory_returns_data covergroup.  Note that to generate AXI system level coverage, you also need to enable AXI  System Monitor using member <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_store_overlapping_coherent_xact_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_ace_store_overlapping_coherent_xact_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE system level system_ace_store_overlapping_coherent_xact covergroup   when two master issue coherent transactions to overlapping cacheline at same time  Note that to generate AXI system level coverage, you also need to enable AXI  System Monitor using member <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_write_during_speculative_fetch_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_ace_write_during_speculative_fetch_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables system_ace_write_during_speculative_fetch covergroup.  Note that to generate AXI system level coverage, you also need to enable AXI  System Monitor using member <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_xacts_with_high_priority_from_other_master_during_barrier_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_ace_xacts_with_high_priority_from_other_master_during_barrier_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables  system_ace_xacts_with_high_priority_from_other_master_during_barrier  covergroup.  Note that to generate AXI system level coverage, you also need to enable  AXI System Monitor using member <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_system_axi_master_to_slave_access"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_axi_master_to_slave_access_enum">system_axi_master_to_slave_access_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_axi_master_to_slave_access</b> = svt_axi_system_configuration::EXHAUSTIVE</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable if system_axi_master_to_slave_access_enable is set.  If set to <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_EXHAUSTIVE">EXHAUSTIVE</a>,it attempts to cover all  possible combination of master to slave accesses and hence system_axi_master to slave access  covergroup is used.  If it is set to <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_RANGE_ACCESS">RANGE_ACCESS</a> then it equally  distributes all possible master to slave access values to fixed 16 different bins   and uses system_axi_master to slave access range covergroup.  However, if total number of accesses between masters and slaves, is less than 16 then   it attempts to cover all possible values and hence uses systen_axi_master to slave access   covergroup.
</div></td></tr>
</table>
<a class="anchor" name="item_system_axi_master_to_slave_access_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_axi_master_to_slave_access_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI system level coverage group for master to slave access. Note  that to generate AXI system level coverage, you also need to enable AXI  System Monitor using member <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_system_coverage_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_coverage_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When set to '1', enables system level coverage.All covergroups enabled  by system_axi_*_enable or system_ace_*_enable are created only if  this bit is set.  Applicable if <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>=1  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_system_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_id</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  An id that is automatically assigned to this configuration based on the  instance number in the svt_axi_system_configuration array in  svt_amba_system_cofniguration class. Applicable when a system is created  using svt_amba_system_configuration and there are multiple axi systems   This property must not be assigned by the user
</div></td></tr>
</table>
<a class="anchor" name="item_system_interleaved_ace_concurrent_outstanding_same_id_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_interleaved_ace_concurrent_outstanding_same_id_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE system level coverage group for concurrent outstanding transactions   from different ACE masters with same AxID and same interleaved group id.  Note that to generate AXI system level coverage, you also need to enable AXI  System Monitor using member <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a>.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_system_monitor_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>system_monitor_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables system monitor and system level protocol checks
</div></td></tr>
</table>
<a class="anchor" name="item_tready_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>tready_watchdog_timeout</b> = 1000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI4_STREAM  When the TVALID signal goes high, this watchdog   timer monitors the TREADY signal for the channel. If TREADY is low,   then the timer starts. The timer is incremented by 1 every clock and  is reset when TREADY is sampled high. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_use_interconnect"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>use_interconnect</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Determines if a VIP interconnect should be instantiated
</div></td></tr>
</table>
<a class="anchor" name="item_use_recommended_coherent_to_snoop_map"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>use_recommended_coherent_to_snoop_map</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable when <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_system_monitor_enable">system_monitor_enable</a> is set to 1  Sets the allowed set of snoop transactions for a given coherent  transaction. The specification recommends a specific snoop transaction  type for a given coherent transaction for mapping coherency operations to  snoop operations. However a list of optional snoop transactions are also  given which can be used for each of the coherent transaction types. This  parameter decides whether the system monitor will use the recommended  mapping or whether both recommended as well as optional transaction  mapping for associating snoop transactions to coherent transactions.  When set to 1, only recommended mapping is used to associate snoop transactions  to coherent transactions.  When set to 0, both recommended as well as optional mapping is used to associate  snoop transactions to coherent transactions.
</div></td></tr>
</table>
<a class="anchor" name="item_wack_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>wack_watchdog_timeout</b> = 1000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the last handshake phase of write transaction ends, this watchdog   timer monitors the WACK signal for the channel. If WACK is low,   then the timer starts. The timer is incremented by 1 every clock and  is reset when WACK is sampled high. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_wdata_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int unsigned&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>wdata_watchdog_timeout</b> = 256000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When write address handshake happens (data after address scenario),   this watchdog timer monitors assertion of WVALID signal. When WVALID   is low, the timer starts. The timer is incremented by 1 every clock   and is reset when WVALID is asserted. If the number of clock cycles   exceeds this value, an error is reported. If this value is set to 0   the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_wready_watchdog_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_configuration::<b>wready_watchdog_timeout</b> = 1000</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the WVALID signal goes high, this watchdog   timer monitors the WREADY signal for the channel. If WREADY is low,   then the timer starts. The timer is incremented by 1 every clock and  is reset when WREADY is sampled high. If the number of clock cycles   exceeds this value, an error is reported.   If this value is set to 0 the timer is not started. 
<p>
 Configuration type: Dynamic 
</div></td></tr>
</table>
</div>
<hr>
<h2 class="pre20">Member Typedef Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_dvm_version_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_system_configuration::<b>dvm_version_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enum to represent the version of DVM message.
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">DVMV8(0)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">DVMV8_1(1)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">DVMV8_1_ONLY(2)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_l3_cache_mode_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_system_configuration::<b>l3_cache_mode_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enum to represent the L3 cache operation mode 
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">ONLY_EXCLUSIVE_FULL_CACHELINE_IN_L3_CACHE(0)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_source_master_info_position_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_system_configuration::<b>source_master_info_position_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enum to represent where a chunk of data is specified in a signal.
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">AXI_LSB(<a class="ClassLink" href="macros.html#item_SVT_AXI_LSB"> `SVT_AXI_LSB </a>)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">AXI_MSB(<a class="ClassLink" href="macros.html#item_SVT_AXI_MSB"> `SVT_AXI_MSB </a>)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_system_axi_master_to_slave_access_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_system_configuration::<b>system_axi_master_to_slave_access_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enum to represent the coverage of system_axi_master_to_slave_access.
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">EXHAUSTIVE(0)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">RANGE_ACCESS(1)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
</div>
<hr>
<h2 class="pre20">Member Constraint Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_reasonable_addr_user_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_addr_user_width</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_addr_user_width {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (slave_cfg[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].addr_user_width == slave_cfg[j].addr_user_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_addr_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_addr_width</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_addr_width {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (slave_cfg[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].addr_width == slave_cfg[j].addr_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_cache_line_size"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_cache_line_size</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_cache_line_size {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (i &gt;= 1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].log_base_2_cache_line_size == master_cfg[i-1].log_base_2_cache_line_size;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].cache_line_size == master_cfg[i-1].cache_line_size;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_data_user_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_data_user_width</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_data_user_width {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (slave_cfg[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].data_user_width == slave_cfg[j].data_user_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_data_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_data_width</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_data_width {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (slave_cfg[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].log_base_2_data_width == slave_cfg[j].log_base_2_data_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].data_width == slave_cfg[j].data_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_id_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_id_width</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Constraints on id width
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_id_width {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (slave_cfg[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].id_width == slave_cfg[j].id_width - log_base_2_max_num_masters;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].read_chan_id_width == slave_cfg[j].read_chan_id_width - log_base_2_max_num_masters;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].write_chan_id_width == slave_cfg[j].write_chan_id_width - log_base_2_max_num_masters;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_interface_category"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_interface_category</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_interface_category {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (slave_cfg[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].axi_interface_category == slave_cfg[j].axi_interface_category;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_interface_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_interface_type</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_interface_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (slave_cfg[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].axi_interface_type == slave_cfg[j].axi_interface_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_num_lp_masters"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_num_lp_masters</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_num_lp_masters {<br>
&nbsp;&nbsp;&nbsp;&nbsp;num_lp_masters==0;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_resp_user_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_resp_user_width</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_resp_user_width {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (slave_cfg[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].resp_user_width == slave_cfg[j].resp_user_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_snoop_data_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_snoop_data_width</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_snoop_data_width {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (i &gt;= 1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].log_base_2_snoop_data_width == master_cfg[i-1].log_base_2_data_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].snoop_data_width == master_cfg[i-1].snoop_data_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_use_separate_rd_wr_chan_id_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_use_separate_rd_wr_chan_id_width</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_use_separate_rd_wr_chan_id_width {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (slave_cfg[j])<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[j].use_separate_rd_wr_chan_id_width == master_cfg[i].use_separate_rd_wr_chan_id_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_user_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_user_enable</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_user_enable {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (slave_cfg[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].awuser_enable == slave_cfg[j].awuser_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].wuser_enable == slave_cfg[j].wuser_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].buser_enable == slave_cfg[j].buser_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].aruser_enable == slave_cfg[j].aruser_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].ruser_enable == slave_cfg[j].ruser_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_use_interconnects"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_use_interconnects</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
By default have no interconnect in the system
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_use_interconnects {<br>
&nbsp;&nbsp;&nbsp;&nbsp;use_interconnect == 0;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_wysiwyg_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>reasonable_wysiwyg_enable</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_wysiwyg_enable {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (slave_cfg[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].wysiwyg_enable == slave_cfg[j].wysiwyg_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_solve_order"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>solve_order</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint solve_order {<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve num_masters before master_cfg.size();<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve num_lp_masters before lp_master_cfg.size();<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve num_slaves before slave_cfg.size();<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_configuration_valid_ranges"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_system_configuration::<b>system_configuration_valid_ranges</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint system_configuration_valid_ranges {<br>
&nbsp;&nbsp;&nbsp;&nbsp;num_masters &gt; 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;num_slaves &gt; 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;num_masters &lt;=   16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;num_slaves &lt;=   16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;master_cfg.size() == num_masters;<br>
&nbsp;&nbsp;&nbsp;&nbsp;lp_master_cfg.size() == num_lp_masters;<br>
&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg.size() == num_slaves;<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (use_interconnect == 1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ic_cfg.num_ic_slave_ports == num_masters;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ic_cfg.num_ic_master_ports == num_slaves;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].axi_interface_type == ic_cfg.slave_cfg[i].axi_interface_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].axi_interface_category == ic_cfg.slave_cfg[i].axi_interface_category;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].addr_width == ic_cfg.slave_cfg[i].addr_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].addr_user_width == ic_cfg.slave_cfg[i].addr_user_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].data_width == ic_cfg.slave_cfg[i].data_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].snoop_data_width == ic_cfg.slave_cfg[i].snoop_data_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].cache_line_size == ic_cfg.slave_cfg[i].cache_line_size;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].data_user_width == ic_cfg.slave_cfg[i].data_user_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].resp_user_width == ic_cfg.slave_cfg[i].resp_user_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].snoop_data_width == ic_cfg.slave_cfg[i].snoop_data_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].wysiwyg_enable == ic_cfg.slave_cfg[i].wysiwyg_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].use_separate_rd_wr_chan_id_width == ic_cfg.slave_cfg[i].use_separate_rd_wr_chan_id_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].id_width == ic_cfg.slave_cfg[i].id_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].read_chan_id_width == ic_cfg.slave_cfg[i].read_chan_id_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].write_chan_id_width == ic_cfg.slave_cfg[i].write_chan_id_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].num_outstanding_xact == ic_cfg.slave_cfg[i].num_outstanding_xact;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].num_read_outstanding_xact == ic_cfg.slave_cfg[i].num_read_outstanding_xact;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].num_write_outstanding_xact == ic_cfg.slave_cfg[i].num_write_outstanding_xact;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].num_outstanding_snoop_xact == ic_cfg.slave_cfg[i].num_outstanding_snoop_xact;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].exclusive_access_enable == ic_cfg.slave_cfg[i].exclusive_access_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].barrier_enable == ic_cfg.slave_cfg[i].barrier_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].dvm_enable == ic_cfg.slave_cfg[i].dvm_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].max_num_exclusive_access == ic_cfg.slave_cfg[i].max_num_exclusive_access;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].write_data_interleave_depth == ic_cfg.slave_cfg[i].write_data_interleave_depth;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].serial_read_write_access == ic_cfg.slave_cfg[i].serial_read_write_access;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].writeevict_enable == ic_cfg.slave_cfg[i].writeevict_enable ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_cfg[i].awunique_enable == ic_cfg.slave_cfg[i].awunique_enable ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (slave_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].axi_interface_type == ic_cfg.master_cfg[i].axi_interface_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].axi_interface_category == ic_cfg.master_cfg[i].axi_interface_category;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].addr_width == ic_cfg.master_cfg[i].addr_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].addr_user_width == ic_cfg.master_cfg[i].addr_user_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].data_width == ic_cfg.master_cfg[i].data_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].data_user_width == ic_cfg.master_cfg[i].data_user_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].resp_user_width == ic_cfg.master_cfg[i].resp_user_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].wysiwyg_enable == ic_cfg.master_cfg[i].wysiwyg_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].use_separate_rd_wr_chan_id_width == ic_cfg.master_cfg[i].use_separate_rd_wr_chan_id_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].id_width == ic_cfg.master_cfg[i].id_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].read_chan_id_width == ic_cfg.master_cfg[i].read_chan_id_width;<br>
&nbsp;&nbsp;slave_cfg[i].write_chan_id_width == ic_cfg.master_cfg[i].write_chan_id_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].num_outstanding_xact == ic_cfg.master_cfg[i].num_outstanding_xact;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].num_read_outstanding_xact == ic_cfg.master_cfg[i].num_read_outstanding_xact;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].num_write_outstanding_xact == ic_cfg.master_cfg[i].num_write_outstanding_xact;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].exclusive_access_enable == ic_cfg.master_cfg[i].exclusive_access_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].barrier_enable == ic_cfg.master_cfg[i].barrier_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].dvm_enable == ic_cfg.master_cfg[i].dvm_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].max_num_exclusive_access == ic_cfg.master_cfg[i].max_num_exclusive_access;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].write_data_interleave_depth == ic_cfg.master_cfg[i].write_data_interleave_depth;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_cfg[i].serial_read_write_access == ic_cfg.master_cfg[i].serial_read_write_access;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
</div>
<hr size="1">
<address class="copyright"> 15 August 2018, Copyright &copy; 2018 Synopsys, Inc.</address>


<script src='dashboard.js'></script>
</body></html>
