#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 20 17:11:56 2020
# Process ID: 6116
# Current directory: L:/redpitaya_seq/red-pitaya-notes-master/tmp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8376 L:\redpitaya_seq\red-pitaya-notes-master\tmp\sdr_receiver.xpr
# Log file: L:/redpitaya_seq/red-pitaya-notes-master/tmp/vivado.log
# Journal file: L:/redpitaya_seq/red-pitaya-notes-master/tmp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project L:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.xpr
INFO: [Project 1-313] Project file moved from 'D:/redpitaya_seq/red-pitaya-notes-master/tmp' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'l:/redpitaya_seq/red-pitaya-notes-master/ip_repo/myipmain_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'l:/redpitaya_seq/red-pitaya-notes-master/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'l:/redpitaya_seq/red-pitaya-notes-master/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'l:/redpitaya_seq/red-pitaya-notes-master/ip_repo/myip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/redpitaya_seq/red-pitaya-notes-master/cores/comparator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/redpitaya_seq/red-pitaya-notes-master/tmp/cores'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/redpitaya_seq/red-pitaya-notes-master/cores/numpot'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/redpitaya_seq/red-pitaya-notes-master/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:lenet:1.0'. The one found in IP location 'l:/redpitaya_seq/red-pitaya-notes-master/cores/comparator/xilinx_com_hls_lenet_1_0' will take precedence over the same IP in location l:/redpitaya_seq/red-pitaya-notes-master/ip_repo/LeNet_wrapper/LeNet/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:minmax:1.0'. The one found in IP location 'l:/redpitaya_seq/red-pitaya-notes-master/ip_repo/minmax' will take precedence over the same IP in location l:/redpitaya_seq/red-pitaya-notes-master/ip_repo/minmax_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:mycomp:1.0'. The one found in IP location 'l:/redpitaya_seq/red-pitaya-notes-master/ip_repo/mycomp_1' will take precedence over the same IP in location l:/redpitaya_seq/red-pitaya-notes-master/ip_repo/mycomp
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 763.656 ; gain = 154.867
update_compile_order -fileset sources_1
open_bd_design {L:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- pavel-demin:user:axi_cfg_register:1.0 - cfg_0
Adding component instance block -- pavel-demin:user:axi_sts_register:1.0 - axi_sts_register_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - pll_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_0
Adding component instance block -- pavel-demin:user:axi_bram_writer:1.0 - axi_bram_writer_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - pll_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - soft
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ttl
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - raz
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - qspi
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - update
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - count_step
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - updt_ctrl
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - reset_soft
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - reset_ctrl
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ttl_ctrl
Adding component instance block -- syrte:volodimer:mycore:1.0 - mycore_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /mycore_1/CLK(clk) and /ila_0/probe1(undef)
Successfully read diagram <system> from BD file <L:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 936.820 ; gain = 13.777
disconnect_bd_net /pll_0_clk_out1 [get_bd_pins mycore_1/aclk]
copy_bd_objs /  [get_bd_cells {pll_1}]
copy_bd_objs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1070.141 ; gain = 120.316
connect_bd_net [get_bd_ports adc_clk_p_i] [get_bd_pins pll_2/clk_in1_n]
WARNING: [BD 41-1306] The connection to interface pin /pll_2/clk_in1_n is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN1_D
disconnect_bd_net /adc_clk_p_i_1 [get_bd_pins pll_2/clk_in1_n]
connect_bd_net [get_bd_ports adc_clk_p_i] [get_bd_pins pll_2/clk_in1_p]
WARNING: [BD 41-1306] The connection to interface pin /pll_2/clk_in1_p is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN1_D
connect_bd_net [get_bd_ports adc_clk_n_i] [get_bd_pins pll_2/clk_in1_n]
WARNING: [BD 41-1306] The connection to interface pin /pll_2/clk_in1_n is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN1_D
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {113} CONFIG.MMCM_CLKFBOUT_MULT_F {62} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11} CONFIG.CLKOUT1_JITTER {208.028} CONFIG.CLKOUT1_PHASE_ERROR {313.695}] [get_bd_cells pll_2]
endgroup
connect_bd_net [get_bd_pins mycore_1/aclk] [get_bd_pins pll_2/clk_out1]
save_bd_design
Wrote  : <L:\redpitaya_seq\red-pitaya-notes-master\tmp\sdr_receiver.srcs\sources_1\bd\system\system.bd> 
Wrote  : <L:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_2
reset_run system_synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1343] Reset pin /mycore_1/aresetn (associated clock /mycore_1/aclk) is connected to reset source /ZYNQ/rst_0/interconnect_aresetn (synchronous to clock source /ZYNQ/pll_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /pll_2/clk_out1.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /cfg_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_sts_register_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_bram_writer_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /mycore_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <L:\redpitaya_seq\red-pitaya-notes-master\tmp\sdr_receiver.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(9) to net 'axi_bram_writer_0_BRAM_PORTA_ADDR'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/wea'(1) to net 'axi_bram_writer_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(9) to net 'mycore_1_bram_portB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : L:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(9) to net 'axi_bram_writer_0_BRAM_PORTA_ADDR'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/wea'(1) to net 'axi_bram_writer_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(9) to net 'mycore_1_bram_portB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : L:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : L:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/rst_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/pll_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cfg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sts_register_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_writer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block soft .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mycore_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ttl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block raz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block qspi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block update .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_step .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block updt_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_soft .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ttl_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'l:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'l:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'l:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'l:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/m02_couplers/auto_pc .
Exporting to file L:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file L:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File L:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/rst_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/pll_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cfg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sts_register_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_writer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block soft .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mycore_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ttl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block raz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block qspi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block update .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_step .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block updt_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_soft .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ttl_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/m02_couplers/auto_pc .
[Mon Apr 20 17:19:22 2020] Launched system_synth_1, synth_2...
Run output will be captured here:
system_synth_1: L:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.runs/system_synth_1/runme.log
synth_2: L:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.runs/synth_2/runme.log
[Mon Apr 20 17:19:22 2020] Launched impl_2...
Run output will be captured here: L:/redpitaya_seq/red-pitaya-notes-master/tmp/sdr_receiver.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1264.016 ; gain = 160.934
close_project
open_project D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/redpitaya_seq_backup/red-pitaya-notes-master/cores/bidir_port'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/redpitaya_seq_backup/red-pitaya-notes-master/ip_repo/myipmain_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/redpitaya_seq_backup/red-pitaya-notes-master/ip_repo/myip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/redpitaya_seq_backup/red-pitaya-notes-master/cores/comparator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/cores'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/redpitaya_seq_backup/red-pitaya-notes-master/cores/numpot'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/redpitaya_seq_backup/red-pitaya-notes-master/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:lenet:1.0'. The one found in IP location 'd:/redpitaya_seq_backup/red-pitaya-notes-master/cores/comparator/xilinx_com_hls_lenet_1_0' will take precedence over the same IP in location d:/redpitaya_seq_backup/red-pitaya-notes-master/ip_repo/LeNet_wrapper/LeNet/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:minmax:1.0'. The one found in IP location 'd:/redpitaya_seq_backup/red-pitaya-notes-master/ip_repo/minmax' will take precedence over the same IP in location d:/redpitaya_seq_backup/red-pitaya-notes-master/ip_repo/minmax_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:mycomp:1.0'. The one found in IP location 'd:/redpitaya_seq_backup/red-pitaya-notes-master/ip_repo/mycomp' will take precedence over the same IP in location d:/redpitaya_seq_backup/red-pitaya-notes-master/ip_repo/mycomp_1
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1881.535 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- pavel-demin:user:axi_cfg_register:1.0 - cfg_0
Adding component instance block -- pavel-demin:user:axi_sts_register:1.0 - axi_sts_register_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps_0
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - pll_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_0
Adding component instance block -- pavel-demin:user:axi_bram_writer:1.0 - axi_bram_writer_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - pll_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - soft
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ttl
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - raz
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - qspi
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - update
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - count_step
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - updt_ctrl
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - reset_soft
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - reset_ctrl
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ttl_ctrl
Adding component instance block -- syrte:volodimer:mycore:1.0 - mycore_1
Adding component instance block -- pavel-demin:user:shift_register:1.0 - shift_register_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /mycore_1/CLK(clk) and /ila_0/probe1(undef)
Successfully read diagram <system> from BD file <D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/system.bd>
launch_runs impl_2 -to_step write_bitstream -jobs 4
ERROR: [Common 17-69] Command failed: PR Configuration is not attached to impl run 'impl_2'. Use 'set_property PR_CONFIGURATION <> [get_runs <>]' to attach PR Configuration

launch_runs synth_1 -jobs 4
[Mon Apr 20 17:33:07 2020] Launched system_synth_1...
Run output will be captured here: D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.runs/system_synth_1/runme.log
[Mon Apr 20 17:33:07 2020] Launched synth_1...
Run output will be captured here: D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.runs/synth_1/runme.log
current_run [get_runs synth_1]
delete_runs "synth_2"
INFO: [Vivado 12-3261] Dependent run, 'impl_2', will be deleted with parent run, 'synth_2'.
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [Common 17-69] Command failed: PR Configuration is not attached to impl run 'impl_1'. Use 'set_property PR_CONFIGURATION <> [get_runs <>]' to attach PR Configuration

make_wrapper -files [get_files D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/system.bd] -top
report_ip_status -name ip_status 
reset_target all [get_files  D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/system.bd]
reset_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1881.535 ; gain = 0.000
export_ip_user_files -of_objects  [get_files  D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset system] D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/system.bd]
INFO: [Project 1-386] Moving file 'D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/system.bd' from fileset 'system' to fileset 'sources_1'.
update_compile_order -fileset sources_1
set_property synth_checkpoint_mode None [get_files  D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/system.bd]
generate_target all [get_files  D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
Wrote  : <D:\redpitaya_seq_backup\red-pitaya-notes-master\tmp\sdr_receiver.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(9) to net 'axi_bram_writer_0_BRAM_PORTA_ADDR'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/wea'(1) to net 'axi_bram_writer_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(9) to net 'mycore_1_bram_portB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(9) to net 'axi_bram_writer_0_BRAM_PORTA_ADDR'(10) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/wea'(1) to net 'axi_bram_writer_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(9) to net 'mycore_1_bram_portB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/rst_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/pll_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cfg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sts_register_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_writer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block soft .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mycore_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ttl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block raz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block qspi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block update .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_step .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block updt_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_soft .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ttl_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shift_register_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZYNQ/ps_0_axi_periph/m02_couplers/auto_pc .
Exporting to file D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:01:49 ; elapsed = 00:02:03 . Memory (MB): peak = 1881.535 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/system.bd] -directory D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.ip_user_files/sim_scripts -ip_user_files_dir D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.ip_user_files -ipstatic_source_dir D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.cache/compile_simlib/modelsim} {questa=D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.cache/compile_simlib/questa} {riviera=D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.cache/compile_simlib/riviera} {activehdl=D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
create_partition_def -name ipcore_part -module system
create_reconfig_module -name system -partition_def [get_partition_defs ipcore_part ]  -define_from system
ERROR: [Vivado 12-4865] Failed to create reconfig module as Module with an instance in active top cannot be made into reconfigurable module
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [Common 17-69] Command failed: The partition definition 'system' module name should match with 'top' name of any one of its reconfigurable module. Update the top of any of the reconfigurable modules to match the  module name 'system' of the partition definition.
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [Common 17-69] Command failed: The partition definition 'system' module name should match with 'top' name of any one of its reconfigurable module. Update the top of any of the reconfigurable modules to match the  module name 'system' of the partition definition.
export_ip_user_files -of_objects  [get_files D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/hdl/system_wrapper.vhd] -no_script -reset -force -quiet
remove_files  D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <D:\redpitaya_seq_backup\red-pitaya-notes-master\tmp\sdr_receiver.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
generate_target all [get_files  D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\redpitaya_seq_backup\red-pitaya-notes-master\tmp\sdr_receiver.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.ip_user_files/sim_scripts -ip_user_files_dir D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.ip_user_files -ipstatic_source_dir D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.cache/compile_simlib/modelsim} {questa=D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.cache/compile_simlib/questa} {riviera=D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.cache/compile_simlib/riviera} {activehdl=D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [Common 17-69] Command failed: The partition definition 'system' module name should match with 'top' name of any one of its reconfigurable module. Update the top of any of the reconfigurable modules to match the  module name 'system' of the partition definition.
open_bd_design {D:/redpitaya_seq_backup/red-pitaya-notes-master/tmp/sdr_receiver.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 18:31:19 2020...
