
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
F:/Projects/gb80/gb80.srcs/sources_1/ip/bram_32k_rom/bram_32k_rom.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24944
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1224.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [F:/Projects/gb80/gb80.srcs/sources_1/new/top_level.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mem_if' [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_if' (0#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mmu_m' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:58]
INFO: [Synth 8-6157] synthesizing module 'mem_if' [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_if' (0#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bram_32k_rom_m' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bram_32k_rom' [F:/Projects/gb80/gb80.runs/synth_1/.Xil/Vivado-26928-BasedTower/realtime/bram_32k_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_32k_rom' (1#1) [F:/Projects/gb80/gb80.runs/synth_1/.Xil/Vivado-26928-BasedTower/realtime/bram_32k_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_32k_rom_m' (2#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mem_if' [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_if' (2#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bram_main_ram_m' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:36]
INFO: [Synth 8-6157] synthesizing module 'bram_main_ram' [F:/Projects/gb80/gb80.runs/synth_1/.Xil/Vivado-26928-BasedTower/realtime/bram_main_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_main_ram' (3#1) [F:/Projects/gb80/gb80.runs/synth_1/.Xil/Vivado-26928-BasedTower/realtime/bram_main_ram_stub.v:6]
WARNING: [Synth 8-7071] port 'clkb' of module 'bram_main_ram' is unconnected for instance 'unit' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:40]
WARNING: [Synth 8-7071] port 'enb' of module 'bram_main_ram' is unconnected for instance 'unit' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:40]
WARNING: [Synth 8-7071] port 'web' of module 'bram_main_ram' is unconnected for instance 'unit' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:40]
WARNING: [Synth 8-7071] port 'addrb' of module 'bram_main_ram' is unconnected for instance 'unit' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:40]
WARNING: [Synth 8-7071] port 'dinb' of module 'bram_main_ram' is unconnected for instance 'unit' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:40]
WARNING: [Synth 8-7071] port 'doutb' of module 'bram_main_ram' is unconnected for instance 'unit' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:40]
WARNING: [Synth 8-7023] instance 'unit' of module 'bram_main_ram' has 11 connections declared, but only 5 given [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'bram_main_ram_m' (4#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:36]
INFO: [Synth 8-251] Request to unimplemented echo ram was made... [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:84]
INFO: [Synth 8-251] Request to unot usable ram was made... [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:96]
INFO: [Synth 8-251] MMU Request to 0xxxxx unkown... [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'mmu_m' (5#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:58]
INFO: [Synth 8-6157] synthesizing module 'cpu' [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'decoder_m' [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:1]
INFO: [Synth 8-251] Encountered unkown instruction: xx [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:33]
INFO: [Synth 8-251] preparing to die... [F:/Projects/gb80/gb80.srcs/sources_1/new/instruction_parser.sv:29]
INFO: [Synth 8-251] Loading into DE [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:53]
INFO: [Synth 8-251] Encountered unkown instruction: xx [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:33]
INFO: [Synth 8-251] Encountered unkown instruction: xx [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:33]
INFO: [Synth 8-251] Encountered unkown instruction: xx [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:33]
INFO: [Synth 8-251] Encountered unkown instruction: xx [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'decoder_m' (6#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Projects/gb80/gb80.srcs/sources_1/new/alu.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Projects/gb80/gb80.srcs/sources_1/new/alu.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu.sv:69]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:94]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:95]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:96]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:97]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:98]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:99]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:102]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:103]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:104]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:105]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:106]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:107]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:108]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:109]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:110]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:111]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:112]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:113]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (7#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu.sv:22]
INFO: [Synth 8-251] CPU Died! [F:/Projects/gb80/gb80.srcs/sources_1/new/top_level.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (8#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/top_level.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1224.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1224.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1224.230 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1224.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Projects/gb80/gb80.gen/sources_1/ip/bram_32k_rom/bram_32k_rom/bram_32k_rom_in_context.xdc] for cell 'mmu/rom/unit'
Finished Parsing XDC File [f:/Projects/gb80/gb80.gen/sources_1/ip/bram_32k_rom/bram_32k_rom/bram_32k_rom_in_context.xdc] for cell 'mmu/rom/unit'
Parsing XDC File [f:/Projects/gb80/gb80.gen/sources_1/ip/bram_main_ram/bram_main_ram/bram_main_ram_in_context.xdc] for cell 'mmu/mram/unit'
Finished Parsing XDC File [f:/Projects/gb80/gb80.gen/sources_1/ip/bram_main_ram/bram_main_ram/bram_main_ram_in_context.xdc] for cell 'mmu/mram/unit'
Parsing XDC File [F:/Projects/gb80/gb80.srcs/constrs_1/imports/new/lab_4.xdc]
Finished Parsing XDC File [F:/Projects/gb80/gb80.srcs/constrs_1/imports/new/lab_4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Projects/gb80/gb80.srcs/constrs_1/imports/new/lab_4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1258.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1258.871 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mmu/mram/unit' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mmu/rom/unit' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1267.793 ; gain = 43.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1267.793 ; gain = 43.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for mmu/rom/unit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mmu/mram/unit. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1267.793 ; gain = 43.562
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cpu_state_reg' in module 'cpu'
WARNING: [Synth 8-327] inferring latch for variable 'req\.read_out_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:74]
WARNING: [Synth 8-327] inferring latch for variable 'addr_select_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:68]
WARNING: [Synth 8-327] inferring latch for variable 'write_value_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:68]
WARNING: [Synth 8-327] inferring latch for variable 'write_enable_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:68]
WARNING: [Synth 8-327] inferring latch for variable 'addr_select_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:63]
WARNING: [Synth 8-327] inferring latch for variable 'write_value_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:63]
WARNING: [Synth 8-327] inferring latch for variable 'write_enable_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:63]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 | 00000000000000000000000000000011
*
                 iSTATE0 |                             0010 | 00000000000000000000000000000000
                 iSTATE1 |                             0100 | 00000000000000000000000000000001
                 iSTATE2 |                             1000 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpu_state_reg' using encoding 'one-hot' in module 'cpu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1267.793 ; gain = 43.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 11    
	  14 Input   16 Bit        Muxes := 8     
	   9 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   8 Input    8 Bit        Muxes := 4     
	  11 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 52    
	   5 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 5     
	   9 Input    1 Bit        Muxes := 6     
	  14 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1267.793 ; gain = 43.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1267.793 ; gain = 43.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1288.965 ; gain = 64.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1298.547 ; gain = 74.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin clkb
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin enb
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin web[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin addrb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmu/mram/unit  has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.547 ; gain = 74.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.547 ; gain = 74.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.547 ; gain = 74.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.547 ; gain = 74.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.547 ; gain = 74.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.547 ; gain = 74.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bram_main_ram |         1|
|2     |bram_32k_rom  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bram_32k_rom  |     1|
|2     |bram_main_ram |     1|
|3     |BUFG          |     1|
|4     |CARRY4        |    12|
|5     |LUT1          |     8|
|6     |LUT2          |    25|
|7     |LUT3          |    57|
|8     |LUT4          |    24|
|9     |LUT5          |    61|
|10    |LUT6          |   202|
|11    |FDRE          |   160|
|12    |FDSE          |    19|
|13    |LD            |    48|
|14    |IBUF          |     2|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.547 ; gain = 74.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 26 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1298.547 ; gain = 30.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.547 ; gain = 74.316
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1304.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1311.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 32 instances
  LD => LDCE (inverted pins: G): 16 instances

Synth Design complete, checksum: 3113c584
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 36 Warnings, 26 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1311.023 ; gain = 86.793
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'F:/Projects/gb80/gb80.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 27 14:29:14 2021...
