
terrsko.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f3f0  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001184  0800f5d0  0800f5d0  0001f5d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010754  08010754  00030378  2**0
                  CONTENTS
  4 .ARM          00000008  08010754  08010754  00020754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801075c  0801075c  00030378  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801075c  0801075c  0002075c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010760  08010760  00020760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000378  20000000  08010764  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00019a90  20000378  08010adc  00030378  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20019e08  08010adc  00039e08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030378  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004e480  00000000  00000000  000303a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008f23  00000000  00000000  0007e828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00035d80  00000000  00000000  0008774b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002e28  00000000  00000000  000bd4d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003398  00000000  00000000  000c02f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000391db  00000000  00000000  000c3690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00053f03  00000000  00000000  000fc86b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0014014a  00000000  00000000  0015076e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  002908b8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009140  00000000  00000000  00290908  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000378 	.word	0x20000378
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f5b8 	.word	0x0800f5b8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000037c 	.word	0x2000037c
 800021c:	0800f5b8 	.word	0x0800f5b8

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9aa 	b.w	8001044 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468e      	mov	lr, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d14d      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d82:	428a      	cmp	r2, r1
 8000d84:	4694      	mov	ip, r2
 8000d86:	d969      	bls.n	8000e5c <__udivmoddi4+0xe8>
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	b152      	cbz	r2, 8000da4 <__udivmoddi4+0x30>
 8000d8e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d92:	f1c2 0120 	rsb	r1, r2, #32
 8000d96:	fa20 f101 	lsr.w	r1, r0, r1
 8000d9a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9e:	ea41 0e03 	orr.w	lr, r1, r3
 8000da2:	4094      	lsls	r4, r2
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	0c21      	lsrs	r1, r4, #16
 8000daa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dae:	fa1f f78c 	uxth.w	r7, ip
 8000db2:	fb08 e316 	mls	r3, r8, r6, lr
 8000db6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dba:	fb06 f107 	mul.w	r1, r6, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dca:	f080 811f 	bcs.w	800100c <__udivmoddi4+0x298>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 811c 	bls.w	800100c <__udivmoddi4+0x298>
 8000dd4:	3e02      	subs	r6, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de8:	fb00 f707 	mul.w	r7, r0, r7
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	d90a      	bls.n	8000e06 <__udivmoddi4+0x92>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df8:	f080 810a 	bcs.w	8001010 <__udivmoddi4+0x29c>
 8000dfc:	42a7      	cmp	r7, r4
 8000dfe:	f240 8107 	bls.w	8001010 <__udivmoddi4+0x29c>
 8000e02:	4464      	add	r4, ip
 8000e04:	3802      	subs	r0, #2
 8000e06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e0a:	1be4      	subs	r4, r4, r7
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	b11d      	cbz	r5, 8000e18 <__udivmoddi4+0xa4>
 8000e10:	40d4      	lsrs	r4, r2
 8000e12:	2300      	movs	r3, #0
 8000e14:	e9c5 4300 	strd	r4, r3, [r5]
 8000e18:	4631      	mov	r1, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0xc2>
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	f000 80ef 	beq.w	8001006 <__udivmoddi4+0x292>
 8000e28:	2600      	movs	r6, #0
 8000e2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e2e:	4630      	mov	r0, r6
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	fab3 f683 	clz	r6, r3
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d14a      	bne.n	8000ed4 <__udivmoddi4+0x160>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d302      	bcc.n	8000e48 <__udivmoddi4+0xd4>
 8000e42:	4282      	cmp	r2, r0
 8000e44:	f200 80f9 	bhi.w	800103a <__udivmoddi4+0x2c6>
 8000e48:	1a84      	subs	r4, r0, r2
 8000e4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e4e:	2001      	movs	r0, #1
 8000e50:	469e      	mov	lr, r3
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	d0e0      	beq.n	8000e18 <__udivmoddi4+0xa4>
 8000e56:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e5a:	e7dd      	b.n	8000e18 <__udivmoddi4+0xa4>
 8000e5c:	b902      	cbnz	r2, 8000e60 <__udivmoddi4+0xec>
 8000e5e:	deff      	udf	#255	; 0xff
 8000e60:	fab2 f282 	clz	r2, r2
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f040 8092 	bne.w	8000f8e <__udivmoddi4+0x21a>
 8000e6a:	eba1 010c 	sub.w	r1, r1, ip
 8000e6e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	2601      	movs	r6, #1
 8000e78:	0c20      	lsrs	r0, r4, #16
 8000e7a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e7e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e82:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e86:	fb0e f003 	mul.w	r0, lr, r3
 8000e8a:	4288      	cmp	r0, r1
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x12c>
 8000e8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e92:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x12a>
 8000e98:	4288      	cmp	r0, r1
 8000e9a:	f200 80cb 	bhi.w	8001034 <__udivmoddi4+0x2c0>
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1110 	mls	r1, r7, r0, r1
 8000eac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000eb0:	fb0e fe00 	mul.w	lr, lr, r0
 8000eb4:	45a6      	cmp	lr, r4
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x156>
 8000eb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ebc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec0:	d202      	bcs.n	8000ec8 <__udivmoddi4+0x154>
 8000ec2:	45a6      	cmp	lr, r4
 8000ec4:	f200 80bb 	bhi.w	800103e <__udivmoddi4+0x2ca>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	eba4 040e 	sub.w	r4, r4, lr
 8000ece:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x9a>
 8000ed4:	f1c6 0720 	rsb	r7, r6, #32
 8000ed8:	40b3      	lsls	r3, r6
 8000eda:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ede:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ee2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ee6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eea:	431c      	orrs	r4, r3
 8000eec:	40f9      	lsrs	r1, r7
 8000eee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ef2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ef6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000efa:	0c20      	lsrs	r0, r4, #16
 8000efc:	fa1f fe8c 	uxth.w	lr, ip
 8000f00:	fb09 1118 	mls	r1, r9, r8, r1
 8000f04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f08:	fb08 f00e 	mul.w	r0, r8, lr
 8000f0c:	4288      	cmp	r0, r1
 8000f0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f12:	d90b      	bls.n	8000f2c <__udivmoddi4+0x1b8>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f1c:	f080 8088 	bcs.w	8001030 <__udivmoddi4+0x2bc>
 8000f20:	4288      	cmp	r0, r1
 8000f22:	f240 8085 	bls.w	8001030 <__udivmoddi4+0x2bc>
 8000f26:	f1a8 0802 	sub.w	r8, r8, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	1a09      	subs	r1, r1, r0
 8000f2e:	b2a4      	uxth	r4, r4
 8000f30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f34:	fb09 1110 	mls	r1, r9, r0, r1
 8000f38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f40:	458e      	cmp	lr, r1
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1e2>
 8000f44:	eb1c 0101 	adds.w	r1, ip, r1
 8000f48:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f4c:	d26c      	bcs.n	8001028 <__udivmoddi4+0x2b4>
 8000f4e:	458e      	cmp	lr, r1
 8000f50:	d96a      	bls.n	8001028 <__udivmoddi4+0x2b4>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4461      	add	r1, ip
 8000f56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f5e:	eba1 010e 	sub.w	r1, r1, lr
 8000f62:	42a1      	cmp	r1, r4
 8000f64:	46c8      	mov	r8, r9
 8000f66:	46a6      	mov	lr, r4
 8000f68:	d356      	bcc.n	8001018 <__udivmoddi4+0x2a4>
 8000f6a:	d053      	beq.n	8001014 <__udivmoddi4+0x2a0>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x212>
 8000f6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f72:	eb61 010e 	sbc.w	r1, r1, lr
 8000f76:	fa01 f707 	lsl.w	r7, r1, r7
 8000f7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f7e:	40f1      	lsrs	r1, r6
 8000f80:	431f      	orrs	r7, r3
 8000f82:	e9c5 7100 	strd	r7, r1, [r5]
 8000f86:	2600      	movs	r6, #0
 8000f88:	4631      	mov	r1, r6
 8000f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8e:	f1c2 0320 	rsb	r3, r2, #32
 8000f92:	40d8      	lsrs	r0, r3
 8000f94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f98:	fa21 f303 	lsr.w	r3, r1, r3
 8000f9c:	4091      	lsls	r1, r2
 8000f9e:	4301      	orrs	r1, r0
 8000fa0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fa4:	fa1f fe8c 	uxth.w	lr, ip
 8000fa8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fac:	fb07 3610 	mls	r6, r7, r0, r3
 8000fb0:	0c0b      	lsrs	r3, r1, #16
 8000fb2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fb6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fba:	429e      	cmp	r6, r3
 8000fbc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fc0:	d908      	bls.n	8000fd4 <__udivmoddi4+0x260>
 8000fc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fc6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fca:	d22f      	bcs.n	800102c <__udivmoddi4+0x2b8>
 8000fcc:	429e      	cmp	r6, r3
 8000fce:	d92d      	bls.n	800102c <__udivmoddi4+0x2b8>
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	4463      	add	r3, ip
 8000fd4:	1b9b      	subs	r3, r3, r6
 8000fd6:	b289      	uxth	r1, r1
 8000fd8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fdc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fe0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fe8:	428b      	cmp	r3, r1
 8000fea:	d908      	bls.n	8000ffe <__udivmoddi4+0x28a>
 8000fec:	eb1c 0101 	adds.w	r1, ip, r1
 8000ff0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ff4:	d216      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000ff6:	428b      	cmp	r3, r1
 8000ff8:	d914      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000ffa:	3e02      	subs	r6, #2
 8000ffc:	4461      	add	r1, ip
 8000ffe:	1ac9      	subs	r1, r1, r3
 8001000:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001004:	e738      	b.n	8000e78 <__udivmoddi4+0x104>
 8001006:	462e      	mov	r6, r5
 8001008:	4628      	mov	r0, r5
 800100a:	e705      	b.n	8000e18 <__udivmoddi4+0xa4>
 800100c:	4606      	mov	r6, r0
 800100e:	e6e3      	b.n	8000dd8 <__udivmoddi4+0x64>
 8001010:	4618      	mov	r0, r3
 8001012:	e6f8      	b.n	8000e06 <__udivmoddi4+0x92>
 8001014:	454b      	cmp	r3, r9
 8001016:	d2a9      	bcs.n	8000f6c <__udivmoddi4+0x1f8>
 8001018:	ebb9 0802 	subs.w	r8, r9, r2
 800101c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001020:	3801      	subs	r0, #1
 8001022:	e7a3      	b.n	8000f6c <__udivmoddi4+0x1f8>
 8001024:	4646      	mov	r6, r8
 8001026:	e7ea      	b.n	8000ffe <__udivmoddi4+0x28a>
 8001028:	4620      	mov	r0, r4
 800102a:	e794      	b.n	8000f56 <__udivmoddi4+0x1e2>
 800102c:	4640      	mov	r0, r8
 800102e:	e7d1      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001030:	46d0      	mov	r8, sl
 8001032:	e77b      	b.n	8000f2c <__udivmoddi4+0x1b8>
 8001034:	3b02      	subs	r3, #2
 8001036:	4461      	add	r1, ip
 8001038:	e732      	b.n	8000ea0 <__udivmoddi4+0x12c>
 800103a:	4630      	mov	r0, r6
 800103c:	e709      	b.n	8000e52 <__udivmoddi4+0xde>
 800103e:	4464      	add	r4, ip
 8001040:	3802      	subs	r0, #2
 8001042:	e742      	b.n	8000eca <__udivmoddi4+0x156>

08001044 <__aeabi_idiv0>:
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc4;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001048:	b510      	push	{r4, lr}
 800104a:	b08c      	sub	sp, #48	; 0x30

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800104c:	2400      	movs	r4, #0
 800104e:	9409      	str	r4, [sp, #36]	; 0x24
 8001050:	940a      	str	r4, [sp, #40]	; 0x28
 8001052:	940b      	str	r4, [sp, #44]	; 0x2c
  ADC_ChannelConfTypeDef sConfig = {0};
 8001054:	2220      	movs	r2, #32
 8001056:	4621      	mov	r1, r4
 8001058:	a801      	add	r0, sp, #4
 800105a:	f009 fe41 	bl	800ace0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800105e:	4820      	ldr	r0, [pc, #128]	; (80010e0 <MX_ADC1_Init+0x98>)
 8001060:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001064:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001066:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800106a:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800106c:	6084      	str	r4, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800106e:	60c4      	str	r4, [r0, #12]
  hadc1.Init.GainCompensation = 0;
 8001070:	6104      	str	r4, [r0, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001072:	6144      	str	r4, [r0, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001074:	2304      	movs	r3, #4
 8001076:	6183      	str	r3, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001078:	7704      	strb	r4, [r0, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800107a:	7744      	strb	r4, [r0, #29]
  hadc1.Init.NbrOfConversion = 1;
 800107c:	2301      	movs	r3, #1
 800107e:	6203      	str	r3, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001080:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001084:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001086:	6304      	str	r4, [r0, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001088:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800108c:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800108e:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001092:	f002 f8b1 	bl	80031f8 <HAL_ADC_Init>
 8001096:	b9c8      	cbnz	r0, 80010cc <MX_ADC1_Init+0x84>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001098:	2300      	movs	r3, #0
 800109a:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800109c:	a909      	add	r1, sp, #36	; 0x24
 800109e:	4810      	ldr	r0, [pc, #64]	; (80010e0 <MX_ADC1_Init+0x98>)
 80010a0:	f002 fc9a 	bl	80039d8 <HAL_ADCEx_MultiModeConfigChannel>
 80010a4:	b9a8      	cbnz	r0, 80010d2 <MX_ADC1_Init+0x8a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80010a6:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <MX_ADC1_Init+0x9c>)
 80010a8:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010aa:	2306      	movs	r3, #6
 80010ac:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010ae:	2300      	movs	r3, #0
 80010b0:	9303      	str	r3, [sp, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010b2:	227f      	movs	r2, #127	; 0x7f
 80010b4:	9204      	str	r2, [sp, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010b6:	2204      	movs	r2, #4
 80010b8:	9205      	str	r2, [sp, #20]
  sConfig.Offset = 0;
 80010ba:	9306      	str	r3, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010bc:	eb0d 0102 	add.w	r1, sp, r2
 80010c0:	4807      	ldr	r0, [pc, #28]	; (80010e0 <MX_ADC1_Init+0x98>)
 80010c2:	f002 f9ed 	bl	80034a0 <HAL_ADC_ConfigChannel>
 80010c6:	b938      	cbnz	r0, 80010d8 <MX_ADC1_Init+0x90>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010c8:	b00c      	add	sp, #48	; 0x30
 80010ca:	bd10      	pop	{r4, pc}
    Error_Handler();
 80010cc:	f000 feb0 	bl	8001e30 <Error_Handler>
 80010d0:	e7e2      	b.n	8001098 <MX_ADC1_Init+0x50>
    Error_Handler();
 80010d2:	f000 fead 	bl	8001e30 <Error_Handler>
 80010d6:	e7e6      	b.n	80010a6 <MX_ADC1_Init+0x5e>
    Error_Handler();
 80010d8:	f000 feaa 	bl	8001e30 <Error_Handler>
}
 80010dc:	e7f4      	b.n	80010c8 <MX_ADC1_Init+0x80>
 80010de:	bf00      	nop
 80010e0:	2000039c 	.word	0x2000039c
 80010e4:	08600004 	.word	0x08600004

080010e8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80010e8:	b500      	push	{lr}
 80010ea:	b089      	sub	sp, #36	; 0x24

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010ec:	2220      	movs	r2, #32
 80010ee:	2100      	movs	r1, #0
 80010f0:	4668      	mov	r0, sp
 80010f2:	f009 fdf5 	bl	800ace0 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80010f6:	481b      	ldr	r0, [pc, #108]	; (8001164 <MX_ADC2_Init+0x7c>)
 80010f8:	4b1b      	ldr	r3, [pc, #108]	; (8001168 <MX_ADC2_Init+0x80>)
 80010fa:	6003      	str	r3, [r0, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010fc:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001100:	6043      	str	r3, [r0, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001102:	2300      	movs	r3, #0
 8001104:	6083      	str	r3, [r0, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001106:	60c3      	str	r3, [r0, #12]
  hadc2.Init.GainCompensation = 0;
 8001108:	6103      	str	r3, [r0, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800110a:	6143      	str	r3, [r0, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800110c:	2204      	movs	r2, #4
 800110e:	6182      	str	r2, [r0, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001110:	7703      	strb	r3, [r0, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001112:	7743      	strb	r3, [r0, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001114:	2201      	movs	r2, #1
 8001116:	6202      	str	r2, [r0, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001118:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800111c:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800111e:	6303      	str	r3, [r0, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001120:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001124:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001126:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800112a:	f002 f865 	bl	80031f8 <HAL_ADC_Init>
 800112e:	b990      	cbnz	r0, 8001156 <MX_ADC2_Init+0x6e>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001130:	4b0e      	ldr	r3, [pc, #56]	; (800116c <MX_ADC2_Init+0x84>)
 8001132:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001134:	2306      	movs	r3, #6
 8001136:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001138:	2300      	movs	r3, #0
 800113a:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800113c:	227f      	movs	r2, #127	; 0x7f
 800113e:	9203      	str	r2, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001140:	2204      	movs	r2, #4
 8001142:	9204      	str	r2, [sp, #16]
  sConfig.Offset = 0;
 8001144:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001146:	4669      	mov	r1, sp
 8001148:	4806      	ldr	r0, [pc, #24]	; (8001164 <MX_ADC2_Init+0x7c>)
 800114a:	f002 f9a9 	bl	80034a0 <HAL_ADC_ConfigChannel>
 800114e:	b928      	cbnz	r0, 800115c <MX_ADC2_Init+0x74>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001150:	b009      	add	sp, #36	; 0x24
 8001152:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001156:	f000 fe6b 	bl	8001e30 <Error_Handler>
 800115a:	e7e9      	b.n	8001130 <MX_ADC2_Init+0x48>
    Error_Handler();
 800115c:	f000 fe68 	bl	8001e30 <Error_Handler>
}
 8001160:	e7f6      	b.n	8001150 <MX_ADC2_Init+0x68>
 8001162:	bf00      	nop
 8001164:	20000408 	.word	0x20000408
 8001168:	50000100 	.word	0x50000100
 800116c:	14f00020 	.word	0x14f00020

08001170 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001170:	b510      	push	{r4, lr}
 8001172:	b08c      	sub	sp, #48	; 0x30

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001174:	2400      	movs	r4, #0
 8001176:	9409      	str	r4, [sp, #36]	; 0x24
 8001178:	940a      	str	r4, [sp, #40]	; 0x28
 800117a:	940b      	str	r4, [sp, #44]	; 0x2c
  ADC_ChannelConfTypeDef sConfig = {0};
 800117c:	2220      	movs	r2, #32
 800117e:	4621      	mov	r1, r4
 8001180:	a801      	add	r0, sp, #4
 8001182:	f009 fdad 	bl	800ace0 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001186:	481f      	ldr	r0, [pc, #124]	; (8001204 <MX_ADC3_Init+0x94>)
 8001188:	4b1f      	ldr	r3, [pc, #124]	; (8001208 <MX_ADC3_Init+0x98>)
 800118a:	6003      	str	r3, [r0, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800118c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001190:	6043      	str	r3, [r0, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001192:	6084      	str	r4, [r0, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001194:	60c4      	str	r4, [r0, #12]
  hadc3.Init.GainCompensation = 0;
 8001196:	6104      	str	r4, [r0, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001198:	6144      	str	r4, [r0, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800119a:	2304      	movs	r3, #4
 800119c:	6183      	str	r3, [r0, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800119e:	7704      	strb	r4, [r0, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80011a0:	7744      	strb	r4, [r0, #29]
  hadc3.Init.NbrOfConversion = 1;
 80011a2:	2301      	movs	r3, #1
 80011a4:	6203      	str	r3, [r0, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80011a6:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011aa:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011ac:	6304      	str	r4, [r0, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80011ae:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011b2:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 80011b4:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80011b8:	f002 f81e 	bl	80031f8 <HAL_ADC_Init>
 80011bc:	b9c8      	cbnz	r0, 80011f2 <MX_ADC3_Init+0x82>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011be:	2300      	movs	r3, #0
 80011c0:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80011c2:	a909      	add	r1, sp, #36	; 0x24
 80011c4:	480f      	ldr	r0, [pc, #60]	; (8001204 <MX_ADC3_Init+0x94>)
 80011c6:	f002 fc07 	bl	80039d8 <HAL_ADCEx_MultiModeConfigChannel>
 80011ca:	b9a8      	cbnz	r0, 80011f8 <MX_ADC3_Init+0x88>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80011cc:	4b0f      	ldr	r3, [pc, #60]	; (800120c <MX_ADC3_Init+0x9c>)
 80011ce:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011d0:	2306      	movs	r3, #6
 80011d2:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80011d4:	2300      	movs	r3, #0
 80011d6:	9303      	str	r3, [sp, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011d8:	227f      	movs	r2, #127	; 0x7f
 80011da:	9204      	str	r2, [sp, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011dc:	2204      	movs	r2, #4
 80011de:	9205      	str	r2, [sp, #20]
  sConfig.Offset = 0;
 80011e0:	9306      	str	r3, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80011e2:	eb0d 0102 	add.w	r1, sp, r2
 80011e6:	4807      	ldr	r0, [pc, #28]	; (8001204 <MX_ADC3_Init+0x94>)
 80011e8:	f002 f95a 	bl	80034a0 <HAL_ADC_ConfigChannel>
 80011ec:	b938      	cbnz	r0, 80011fe <MX_ADC3_Init+0x8e>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80011ee:	b00c      	add	sp, #48	; 0x30
 80011f0:	bd10      	pop	{r4, pc}
    Error_Handler();
 80011f2:	f000 fe1d 	bl	8001e30 <Error_Handler>
 80011f6:	e7e2      	b.n	80011be <MX_ADC3_Init+0x4e>
    Error_Handler();
 80011f8:	f000 fe1a 	bl	8001e30 <Error_Handler>
 80011fc:	e7e6      	b.n	80011cc <MX_ADC3_Init+0x5c>
    Error_Handler();
 80011fe:	f000 fe17 	bl	8001e30 <Error_Handler>
}
 8001202:	e7f4      	b.n	80011ee <MX_ADC3_Init+0x7e>
 8001204:	20000474 	.word	0x20000474
 8001208:	50000400 	.word	0x50000400
 800120c:	21800100 	.word	0x21800100

08001210 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8001210:	b500      	push	{lr}
 8001212:	b089      	sub	sp, #36	; 0x24

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001214:	2220      	movs	r2, #32
 8001216:	2100      	movs	r1, #0
 8001218:	4668      	mov	r0, sp
 800121a:	f009 fd61 	bl	800ace0 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 800121e:	4822      	ldr	r0, [pc, #136]	; (80012a8 <MX_ADC4_Init+0x98>)
 8001220:	4b22      	ldr	r3, [pc, #136]	; (80012ac <MX_ADC4_Init+0x9c>)
 8001222:	6003      	str	r3, [r0, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001224:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001228:	6043      	str	r3, [r0, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 800122a:	2300      	movs	r3, #0
 800122c:	6083      	str	r3, [r0, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800122e:	60c3      	str	r3, [r0, #12]
  hadc4.Init.GainCompensation = 0;
 8001230:	6103      	str	r3, [r0, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001232:	2201      	movs	r2, #1
 8001234:	6142      	str	r2, [r0, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001236:	2104      	movs	r1, #4
 8001238:	6181      	str	r1, [r0, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800123a:	7703      	strb	r3, [r0, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 800123c:	7742      	strb	r2, [r0, #29]
  hadc4.Init.NbrOfConversion = 2;
 800123e:	2102      	movs	r1, #2
 8001240:	6201      	str	r1, [r0, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8001242:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001246:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001248:	6303      	str	r3, [r0, #48]	; 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800124a:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800124e:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8001250:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8001254:	f001 ffd0 	bl	80031f8 <HAL_ADC_Init>
 8001258:	b9e0      	cbnz	r0, 8001294 <MX_ADC4_Init+0x84>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800125a:	4b15      	ldr	r3, [pc, #84]	; (80012b0 <MX_ADC4_Init+0xa0>)
 800125c:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800125e:	2306      	movs	r3, #6
 8001260:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001262:	2307      	movs	r3, #7
 8001264:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001266:	237f      	movs	r3, #127	; 0x7f
 8001268:	9303      	str	r3, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800126a:	2304      	movs	r3, #4
 800126c:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001272:	4669      	mov	r1, sp
 8001274:	480c      	ldr	r0, [pc, #48]	; (80012a8 <MX_ADC4_Init+0x98>)
 8001276:	f002 f913 	bl	80034a0 <HAL_ADC_ConfigChannel>
 800127a:	b970      	cbnz	r0, 800129a <MX_ADC4_Init+0x8a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800127c:	4b0d      	ldr	r3, [pc, #52]	; (80012b4 <MX_ADC4_Init+0xa4>)
 800127e:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001280:	230c      	movs	r3, #12
 8001282:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001284:	4669      	mov	r1, sp
 8001286:	4808      	ldr	r0, [pc, #32]	; (80012a8 <MX_ADC4_Init+0x98>)
 8001288:	f002 f90a 	bl	80034a0 <HAL_ADC_ConfigChannel>
 800128c:	b940      	cbnz	r0, 80012a0 <MX_ADC4_Init+0x90>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 800128e:	b009      	add	sp, #36	; 0x24
 8001290:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001294:	f000 fdcc 	bl	8001e30 <Error_Handler>
 8001298:	e7df      	b.n	800125a <MX_ADC4_Init+0x4a>
    Error_Handler();
 800129a:	f000 fdc9 	bl	8001e30 <Error_Handler>
 800129e:	e7ed      	b.n	800127c <MX_ADC4_Init+0x6c>
    Error_Handler();
 80012a0:	f000 fdc6 	bl	8001e30 <Error_Handler>
}
 80012a4:	e7f3      	b.n	800128e <MX_ADC4_Init+0x7e>
 80012a6:	bf00      	nop
 80012a8:	200004e0 	.word	0x200004e0
 80012ac:	50000500 	.word	0x50000500
 80012b0:	10c00010 	.word	0x10c00010
 80012b4:	14f00020 	.word	0x14f00020

080012b8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
static uint32_t HAL_RCC_ADC345_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012b8:	b530      	push	{r4, r5, lr}
 80012ba:	b0a7      	sub	sp, #156	; 0x9c
 80012bc:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012be:	2100      	movs	r1, #0
 80012c0:	9121      	str	r1, [sp, #132]	; 0x84
 80012c2:	9122      	str	r1, [sp, #136]	; 0x88
 80012c4:	9123      	str	r1, [sp, #140]	; 0x8c
 80012c6:	9124      	str	r1, [sp, #144]	; 0x90
 80012c8:	9125      	str	r1, [sp, #148]	; 0x94
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012ca:	2254      	movs	r2, #84	; 0x54
 80012cc:	a80c      	add	r0, sp, #48	; 0x30
 80012ce:	f009 fd07 	bl	800ace0 <memset>
  if(adcHandle->Instance==ADC1)
 80012d2:	6823      	ldr	r3, [r4, #0]
 80012d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012d8:	d00c      	beq.n	80012f4 <HAL_ADC_MspInit+0x3c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 80012da:	4a96      	ldr	r2, [pc, #600]	; (8001534 <HAL_ADC_MspInit+0x27c>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d03d      	beq.n	800135c <HAL_ADC_MspInit+0xa4>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 80012e0:	4a95      	ldr	r2, [pc, #596]	; (8001538 <HAL_ADC_MspInit+0x280>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	f000 80a2 	beq.w	800142c <HAL_ADC_MspInit+0x174>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC4)
 80012e8:	4a94      	ldr	r2, [pc, #592]	; (800153c <HAL_ADC_MspInit+0x284>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	f000 80d2 	beq.w	8001494 <HAL_ADC_MspInit+0x1dc>

  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 80012f0:	b027      	add	sp, #156	; 0x9c
 80012f2:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80012f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012f8:	930c      	str	r3, [sp, #48]	; 0x30
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80012fa:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80012fe:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001300:	a80c      	add	r0, sp, #48	; 0x30
 8001302:	f005 fb99 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 8001306:	b9d8      	cbnz	r0, 8001340 <HAL_ADC_MspInit+0x88>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001308:	4a8d      	ldr	r2, [pc, #564]	; (8001540 <HAL_ADC_MspInit+0x288>)
 800130a:	6813      	ldr	r3, [r2, #0]
 800130c:	3301      	adds	r3, #1
 800130e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001310:	2b01      	cmp	r3, #1
 8001312:	d018      	beq.n	8001346 <HAL_ADC_MspInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001314:	4b8b      	ldr	r3, [pc, #556]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 8001316:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001318:	f042 0201 	orr.w	r2, r2, #1
 800131c:	64da      	str	r2, [r3, #76]	; 0x4c
 800131e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001320:	f003 0301 	and.w	r3, r3, #1
 8001324:	9302      	str	r3, [sp, #8]
 8001326:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = AD0_Pin|AD1_Pin|AD2_Pin|AD3_Pin;
 8001328:	230f      	movs	r3, #15
 800132a:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800132c:	2303      	movs	r3, #3
 800132e:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001334:	a921      	add	r1, sp, #132	; 0x84
 8001336:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800133a:	f003 f96b 	bl	8004614 <HAL_GPIO_Init>
 800133e:	e7d7      	b.n	80012f0 <HAL_ADC_MspInit+0x38>
      Error_Handler();
 8001340:	f000 fd76 	bl	8001e30 <Error_Handler>
 8001344:	e7e0      	b.n	8001308 <HAL_ADC_MspInit+0x50>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001346:	4b7f      	ldr	r3, [pc, #508]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 8001348:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800134a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800134e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001352:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001356:	9301      	str	r3, [sp, #4]
 8001358:	9b01      	ldr	r3, [sp, #4]
 800135a:	e7db      	b.n	8001314 <HAL_ADC_MspInit+0x5c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800135c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001360:	930c      	str	r3, [sp, #48]	; 0x30
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001362:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001366:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001368:	a80c      	add	r0, sp, #48	; 0x30
 800136a:	f005 fb65 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 800136e:	2800      	cmp	r0, #0
 8001370:	d14e      	bne.n	8001410 <HAL_ADC_MspInit+0x158>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001372:	4a73      	ldr	r2, [pc, #460]	; (8001540 <HAL_ADC_MspInit+0x288>)
 8001374:	6813      	ldr	r3, [r2, #0]
 8001376:	3301      	adds	r3, #1
 8001378:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800137a:	2b01      	cmp	r3, #1
 800137c:	d04b      	beq.n	8001416 <HAL_ADC_MspInit+0x15e>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800137e:	4b71      	ldr	r3, [pc, #452]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 8001380:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001382:	f042 0220 	orr.w	r2, r2, #32
 8001386:	64da      	str	r2, [r3, #76]	; 0x4c
 8001388:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800138a:	f002 0220 	and.w	r2, r2, #32
 800138e:	9204      	str	r2, [sp, #16]
 8001390:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001392:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001394:	f042 0201 	orr.w	r2, r2, #1
 8001398:	64da      	str	r2, [r3, #76]	; 0x4c
 800139a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800139c:	f002 0201 	and.w	r2, r2, #1
 80013a0:	9205      	str	r2, [sp, #20]
 80013a2:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013a4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80013a6:	f042 0204 	orr.w	r2, r2, #4
 80013aa:	64da      	str	r2, [r3, #76]	; 0x4c
 80013ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80013ae:	f002 0204 	and.w	r2, r2, #4
 80013b2:	9206      	str	r2, [sp, #24]
 80013b4:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80013b8:	f042 0202 	orr.w	r2, r2, #2
 80013bc:	64da      	str	r2, [r3, #76]	; 0x4c
 80013be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c0:	f003 0302 	and.w	r3, r3, #2
 80013c4:	9307      	str	r3, [sp, #28]
 80013c6:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = AD5_Pin;
 80013c8:	2302      	movs	r3, #2
 80013ca:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013cc:	2503      	movs	r5, #3
 80013ce:	9522      	str	r5, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d0:	2400      	movs	r4, #0
 80013d2:	9423      	str	r4, [sp, #140]	; 0x8c
    HAL_GPIO_Init(AD5_GPIO_Port, &GPIO_InitStruct);
 80013d4:	a921      	add	r1, sp, #132	; 0x84
 80013d6:	485c      	ldr	r0, [pc, #368]	; (8001548 <HAL_ADC_MspInit+0x290>)
 80013d8:	f003 f91c 	bl	8004614 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = AD8_Pin;
 80013dc:	2320      	movs	r3, #32
 80013de:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013e0:	9522      	str	r5, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e2:	9423      	str	r4, [sp, #140]	; 0x8c
    HAL_GPIO_Init(AD8_GPIO_Port, &GPIO_InitStruct);
 80013e4:	a921      	add	r1, sp, #132	; 0x84
 80013e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ea:	f003 f913 	bl	8004614 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = AD4_Pin|AD6_Pin;
 80013ee:	2330      	movs	r3, #48	; 0x30
 80013f0:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013f2:	9522      	str	r5, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	9423      	str	r4, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013f6:	a921      	add	r1, sp, #132	; 0x84
 80013f8:	4854      	ldr	r0, [pc, #336]	; (800154c <HAL_ADC_MspInit+0x294>)
 80013fa:	f003 f90b 	bl	8004614 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = AD7_Pin;
 80013fe:	2304      	movs	r3, #4
 8001400:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001402:	9522      	str	r5, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	9423      	str	r4, [sp, #140]	; 0x8c
    HAL_GPIO_Init(AD7_GPIO_Port, &GPIO_InitStruct);
 8001406:	a921      	add	r1, sp, #132	; 0x84
 8001408:	4851      	ldr	r0, [pc, #324]	; (8001550 <HAL_ADC_MspInit+0x298>)
 800140a:	f003 f903 	bl	8004614 <HAL_GPIO_Init>
 800140e:	e76f      	b.n	80012f0 <HAL_ADC_MspInit+0x38>
      Error_Handler();
 8001410:	f000 fd0e 	bl	8001e30 <Error_Handler>
 8001414:	e7ad      	b.n	8001372 <HAL_ADC_MspInit+0xba>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001416:	4b4b      	ldr	r3, [pc, #300]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 8001418:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800141a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800141e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001422:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001426:	9303      	str	r3, [sp, #12]
 8001428:	9b03      	ldr	r3, [sp, #12]
 800142a:	e7a8      	b.n	800137e <HAL_ADC_MspInit+0xc6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800142c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001430:	930c      	str	r3, [sp, #48]	; 0x30
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001432:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001436:	931e      	str	r3, [sp, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001438:	a80c      	add	r0, sp, #48	; 0x30
 800143a:	f005 fafd 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 800143e:	b9d8      	cbnz	r0, 8001478 <HAL_ADC_MspInit+0x1c0>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8001440:	4a44      	ldr	r2, [pc, #272]	; (8001554 <HAL_ADC_MspInit+0x29c>)
 8001442:	6813      	ldr	r3, [r2, #0]
 8001444:	3301      	adds	r3, #1
 8001446:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8001448:	2b01      	cmp	r3, #1
 800144a:	d018      	beq.n	800147e <HAL_ADC_MspInit+0x1c6>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800144c:	4b3d      	ldr	r3, [pc, #244]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 800144e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001450:	f042 0208 	orr.w	r2, r2, #8
 8001454:	64da      	str	r2, [r3, #76]	; 0x4c
 8001456:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001458:	f003 0308 	and.w	r3, r3, #8
 800145c:	9309      	str	r3, [sp, #36]	; 0x24
 800145e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Pin = AD9_Pin|AD10_Pin|AD11_Pin;
 8001460:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001464:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001466:	2303      	movs	r3, #3
 8001468:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800146e:	a921      	add	r1, sp, #132	; 0x84
 8001470:	4839      	ldr	r0, [pc, #228]	; (8001558 <HAL_ADC_MspInit+0x2a0>)
 8001472:	f003 f8cf 	bl	8004614 <HAL_GPIO_Init>
 8001476:	e73b      	b.n	80012f0 <HAL_ADC_MspInit+0x38>
      Error_Handler();
 8001478:	f000 fcda 	bl	8001e30 <Error_Handler>
 800147c:	e7e0      	b.n	8001440 <HAL_ADC_MspInit+0x188>
      __HAL_RCC_ADC345_CLK_ENABLE();
 800147e:	4b31      	ldr	r3, [pc, #196]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 8001480:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001482:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001486:	64da      	str	r2, [r3, #76]	; 0x4c
 8001488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800148e:	9308      	str	r3, [sp, #32]
 8001490:	9b08      	ldr	r3, [sp, #32]
 8001492:	e7db      	b.n	800144c <HAL_ADC_MspInit+0x194>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001494:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001498:	930c      	str	r3, [sp, #48]	; 0x30
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800149a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800149e:	931e      	str	r3, [sp, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014a0:	a80c      	add	r0, sp, #48	; 0x30
 80014a2:	f005 fac9 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 80014a6:	2800      	cmp	r0, #0
 80014a8:	d133      	bne.n	8001512 <HAL_ADC_MspInit+0x25a>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80014aa:	4a2a      	ldr	r2, [pc, #168]	; (8001554 <HAL_ADC_MspInit+0x29c>)
 80014ac:	6813      	ldr	r3, [r2, #0]
 80014ae:	3301      	adds	r3, #1
 80014b0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d030      	beq.n	8001518 <HAL_ADC_MspInit+0x260>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b6:	4b23      	ldr	r3, [pc, #140]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 80014b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014ba:	f042 0202 	orr.w	r2, r2, #2
 80014be:	64da      	str	r2, [r3, #76]	; 0x4c
 80014c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80014c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80014ca:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80014ce:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014d0:	2303      	movs	r3, #3
 80014d2:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d4:	2500      	movs	r5, #0
 80014d6:	9523      	str	r5, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d8:	a921      	add	r1, sp, #132	; 0x84
 80014da:	481d      	ldr	r0, [pc, #116]	; (8001550 <HAL_ADC_MspInit+0x298>)
 80014dc:	f003 f89a 	bl	8004614 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel5;
 80014e0:	481e      	ldr	r0, [pc, #120]	; (800155c <HAL_ADC_MspInit+0x2a4>)
 80014e2:	4b1f      	ldr	r3, [pc, #124]	; (8001560 <HAL_ADC_MspInit+0x2a8>)
 80014e4:	6003      	str	r3, [r0, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 80014e6:	2326      	movs	r3, #38	; 0x26
 80014e8:	6043      	str	r3, [r0, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014ea:	6085      	str	r5, [r0, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 80014ec:	60c5      	str	r5, [r0, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 80014ee:	2380      	movs	r3, #128	; 0x80
 80014f0:	6103      	str	r3, [r0, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80014f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014f6:	6143      	str	r3, [r0, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80014f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80014fc:	6183      	str	r3, [r0, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 80014fe:	2320      	movs	r3, #32
 8001500:	61c3      	str	r3, [r0, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8001502:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8001504:	f002 fda0 	bl	8004048 <HAL_DMA_Init>
 8001508:	b988      	cbnz	r0, 800152e <HAL_ADC_MspInit+0x276>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 800150a:	4b14      	ldr	r3, [pc, #80]	; (800155c <HAL_ADC_MspInit+0x2a4>)
 800150c:	6563      	str	r3, [r4, #84]	; 0x54
 800150e:	629c      	str	r4, [r3, #40]	; 0x28
}
 8001510:	e6ee      	b.n	80012f0 <HAL_ADC_MspInit+0x38>
      Error_Handler();
 8001512:	f000 fc8d 	bl	8001e30 <Error_Handler>
 8001516:	e7c8      	b.n	80014aa <HAL_ADC_MspInit+0x1f2>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8001518:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 800151a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800151c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001520:	64da      	str	r2, [r3, #76]	; 0x4c
 8001522:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001524:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001528:	930a      	str	r3, [sp, #40]	; 0x28
 800152a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800152c:	e7c3      	b.n	80014b6 <HAL_ADC_MspInit+0x1fe>
      Error_Handler();
 800152e:	f000 fc7f 	bl	8001e30 <Error_Handler>
 8001532:	e7ea      	b.n	800150a <HAL_ADC_MspInit+0x252>
 8001534:	50000100 	.word	0x50000100
 8001538:	50000400 	.word	0x50000400
 800153c:	50000500 	.word	0x50000500
 8001540:	20000394 	.word	0x20000394
 8001544:	40021000 	.word	0x40021000
 8001548:	48001400 	.word	0x48001400
 800154c:	48000800 	.word	0x48000800
 8001550:	48000400 	.word	0x48000400
 8001554:	20000398 	.word	0x20000398
 8001558:	48000c00 	.word	0x48000c00
 800155c:	2000054c 	.word	0x2000054c
 8001560:	40020058 	.word	0x40020058

08001564 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8001564:	b508      	push	{r3, lr}
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001566:	4808      	ldr	r0, [pc, #32]	; (8001588 <MX_CRC_Init+0x24>)
 8001568:	4b08      	ldr	r3, [pc, #32]	; (800158c <MX_CRC_Init+0x28>)
 800156a:	6003      	str	r3, [r0, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800156c:	2300      	movs	r3, #0
 800156e:	7103      	strb	r3, [r0, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001570:	7143      	strb	r3, [r0, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001572:	6143      	str	r3, [r0, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001574:	6183      	str	r3, [r0, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001576:	2301      	movs	r3, #1
 8001578:	6203      	str	r3, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800157a:	f002 fb83 	bl	8003c84 <HAL_CRC_Init>
 800157e:	b900      	cbnz	r0, 8001582 <MX_CRC_Init+0x1e>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001580:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001582:	f000 fc55 	bl	8001e30 <Error_Handler>
}
 8001586:	e7fb      	b.n	8001580 <MX_CRC_Init+0x1c>
 8001588:	200005ac 	.word	0x200005ac
 800158c:	40023000 	.word	0x40023000

08001590 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 8001590:	6802      	ldr	r2, [r0, #0]
 8001592:	4b09      	ldr	r3, [pc, #36]	; (80015b8 <HAL_CRC_MspInit+0x28>)
 8001594:	429a      	cmp	r2, r3
 8001596:	d000      	beq.n	800159a <HAL_CRC_MspInit+0xa>
 8001598:	4770      	bx	lr
{
 800159a:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800159c:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 80015a0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80015a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80015a6:	649a      	str	r2, [r3, #72]	; 0x48
 80015a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015ae:	9301      	str	r3, [sp, #4]
 80015b0:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80015b2:	b002      	add	sp, #8
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	40023000 	.word	0x40023000

080015bc <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DAC_HandleTypeDef hdac2;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80015bc:	b500      	push	{lr}
 80015be:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80015c0:	2230      	movs	r2, #48	; 0x30
 80015c2:	2100      	movs	r1, #0
 80015c4:	4668      	mov	r0, sp
 80015c6:	f009 fb8b 	bl	800ace0 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80015ca:	4811      	ldr	r0, [pc, #68]	; (8001610 <MX_DAC1_Init+0x54>)
 80015cc:	4b11      	ldr	r3, [pc, #68]	; (8001614 <MX_DAC1_Init+0x58>)
 80015ce:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80015d0:	f002 fbcf 	bl	8003d72 <HAL_DAC_Init>
 80015d4:	b9a8      	cbnz	r0, 8001602 <MX_DAC1_Init+0x46>
    Error_Handler();
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80015d6:	2302      	movs	r3, #2
 80015d8:	9300      	str	r3, [sp, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80015da:	2200      	movs	r2, #0
 80015dc:	f88d 2004 	strb.w	r2, [sp, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80015e0:	f88d 2005 	strb.w	r2, [sp, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80015e4:	9202      	str	r2, [sp, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80015e6:	9203      	str	r2, [sp, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80015e8:	9204      	str	r2, [sp, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80015ea:	9205      	str	r2, [sp, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80015ec:	2301      	movs	r3, #1
 80015ee:	9306      	str	r3, [sp, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80015f0:	9207      	str	r2, [sp, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80015f2:	4669      	mov	r1, sp
 80015f4:	4806      	ldr	r0, [pc, #24]	; (8001610 <MX_DAC1_Init+0x54>)
 80015f6:	f002 fbcf 	bl	8003d98 <HAL_DAC_ConfigChannel>
 80015fa:	b928      	cbnz	r0, 8001608 <MX_DAC1_Init+0x4c>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80015fc:	b00d      	add	sp, #52	; 0x34
 80015fe:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001602:	f000 fc15 	bl	8001e30 <Error_Handler>
 8001606:	e7e6      	b.n	80015d6 <MX_DAC1_Init+0x1a>
    Error_Handler();
 8001608:	f000 fc12 	bl	8001e30 <Error_Handler>
}
 800160c:	e7f6      	b.n	80015fc <MX_DAC1_Init+0x40>
 800160e:	bf00      	nop
 8001610:	200005d0 	.word	0x200005d0
 8001614:	50000800 	.word	0x50000800

08001618 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8001618:	b500      	push	{lr}
 800161a:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800161c:	2230      	movs	r2, #48	; 0x30
 800161e:	2100      	movs	r1, #0
 8001620:	4668      	mov	r0, sp
 8001622:	f009 fb5d 	bl	800ace0 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8001626:	4811      	ldr	r0, [pc, #68]	; (800166c <MX_DAC2_Init+0x54>)
 8001628:	4b11      	ldr	r3, [pc, #68]	; (8001670 <MX_DAC2_Init+0x58>)
 800162a:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 800162c:	f002 fba1 	bl	8003d72 <HAL_DAC_Init>
 8001630:	b9a8      	cbnz	r0, 800165e <MX_DAC2_Init+0x46>
    Error_Handler();
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001632:	2302      	movs	r3, #2
 8001634:	9300      	str	r3, [sp, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001636:	2200      	movs	r2, #0
 8001638:	f88d 2004 	strb.w	r2, [sp, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800163c:	f88d 2005 	strb.w	r2, [sp, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001640:	9202      	str	r2, [sp, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001642:	9203      	str	r2, [sp, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001644:	9204      	str	r2, [sp, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001646:	9205      	str	r2, [sp, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001648:	2301      	movs	r3, #1
 800164a:	9306      	str	r3, [sp, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800164c:	9207      	str	r2, [sp, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800164e:	4669      	mov	r1, sp
 8001650:	4806      	ldr	r0, [pc, #24]	; (800166c <MX_DAC2_Init+0x54>)
 8001652:	f002 fba1 	bl	8003d98 <HAL_DAC_ConfigChannel>
 8001656:	b928      	cbnz	r0, 8001664 <MX_DAC2_Init+0x4c>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8001658:	b00d      	add	sp, #52	; 0x34
 800165a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800165e:	f000 fbe7 	bl	8001e30 <Error_Handler>
 8001662:	e7e6      	b.n	8001632 <MX_DAC2_Init+0x1a>
    Error_Handler();
 8001664:	f000 fbe4 	bl	8001e30 <Error_Handler>
}
 8001668:	e7f6      	b.n	8001658 <MX_DAC2_Init+0x40>
 800166a:	bf00      	nop
 800166c:	200005e4 	.word	0x200005e4
 8001670:	50000c00 	.word	0x50000c00

08001674 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001674:	b500      	push	{lr}
 8001676:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001678:	2300      	movs	r3, #0
 800167a:	9305      	str	r3, [sp, #20]
 800167c:	9306      	str	r3, [sp, #24]
 800167e:	9307      	str	r3, [sp, #28]
 8001680:	9308      	str	r3, [sp, #32]
 8001682:	9309      	str	r3, [sp, #36]	; 0x24
  if(dacHandle->Instance==DAC1)
 8001684:	6803      	ldr	r3, [r0, #0]
 8001686:	4a21      	ldr	r2, [pc, #132]	; (800170c <HAL_DAC_MspInit+0x98>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d005      	beq.n	8001698 <HAL_DAC_MspInit+0x24>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
  else if(dacHandle->Instance==DAC2)
 800168c:	4a20      	ldr	r2, [pc, #128]	; (8001710 <HAL_DAC_MspInit+0x9c>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d01f      	beq.n	80016d2 <HAL_DAC_MspInit+0x5e>

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 8001692:	b00b      	add	sp, #44	; 0x2c
 8001694:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001698:	4b1e      	ldr	r3, [pc, #120]	; (8001714 <HAL_DAC_MspInit+0xa0>)
 800169a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800169c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80016a0:	64da      	str	r2, [r3, #76]	; 0x4c
 80016a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016a4:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 80016a8:	9201      	str	r2, [sp, #4]
 80016aa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016ae:	f042 0201 	orr.w	r2, r2, #1
 80016b2:	64da      	str	r2, [r3, #76]	; 0x4c
 80016b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	9302      	str	r3, [sp, #8]
 80016bc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = DAC1_Pin;
 80016be:	2310      	movs	r3, #16
 80016c0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016c2:	2303      	movs	r3, #3
 80016c4:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(DAC1_GPIO_Port, &GPIO_InitStruct);
 80016c6:	a905      	add	r1, sp, #20
 80016c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016cc:	f002 ffa2 	bl	8004614 <HAL_GPIO_Init>
 80016d0:	e7df      	b.n	8001692 <HAL_DAC_MspInit+0x1e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 80016d2:	4b10      	ldr	r3, [pc, #64]	; (8001714 <HAL_DAC_MspInit+0xa0>)
 80016d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016d6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80016da:	64da      	str	r2, [r3, #76]	; 0x4c
 80016dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016de:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80016e2:	9203      	str	r2, [sp, #12]
 80016e4:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016e8:	f042 0201 	orr.w	r2, r2, #1
 80016ec:	64da      	str	r2, [r3, #76]	; 0x4c
 80016ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f0:	f003 0301 	and.w	r3, r3, #1
 80016f4:	9304      	str	r3, [sp, #16]
 80016f6:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = DAC2_Pin;
 80016f8:	2340      	movs	r3, #64	; 0x40
 80016fa:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016fc:	2303      	movs	r3, #3
 80016fe:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(DAC2_GPIO_Port, &GPIO_InitStruct);
 8001700:	a905      	add	r1, sp, #20
 8001702:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001706:	f002 ff85 	bl	8004614 <HAL_GPIO_Init>
}
 800170a:	e7c2      	b.n	8001692 <HAL_DAC_MspInit+0x1e>
 800170c:	50000800 	.word	0x50000800
 8001710:	50000c00 	.word	0x50000c00
 8001714:	40021000 	.word	0x40021000

08001718 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel1
  */
void MX_DMA_Init(void)
{
 8001718:	b500      	push	{lr}
 800171a:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800171c:	4b2f      	ldr	r3, [pc, #188]	; (80017dc <MX_DMA_Init+0xc4>)
 800171e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001720:	f042 0204 	orr.w	r2, r2, #4
 8001724:	649a      	str	r2, [r3, #72]	; 0x48
 8001726:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001728:	f002 0204 	and.w	r2, r2, #4
 800172c:	9200      	str	r2, [sp, #0]
 800172e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001730:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001732:	f042 0201 	orr.w	r2, r2, #1
 8001736:	649a      	str	r2, [r3, #72]	; 0x48
 8001738:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	9301      	str	r3, [sp, #4]
 8001740:	9b01      	ldr	r3, [sp, #4]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 8001742:	4827      	ldr	r0, [pc, #156]	; (80017e0 <MX_DMA_Init+0xc8>)
 8001744:	4b27      	ldr	r3, [pc, #156]	; (80017e4 <MX_DMA_Init+0xcc>)
 8001746:	6003      	str	r3, [r0, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_MEM2MEM;
 8001748:	2300      	movs	r3, #0
 800174a:	6043      	str	r3, [r0, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800174c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001750:	6082      	str	r2, [r0, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 8001752:	2240      	movs	r2, #64	; 0x40
 8001754:	60c2      	str	r2, [r0, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_DISABLE;
 8001756:	6103      	str	r3, [r0, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001758:	f44f 7280 	mov.w	r2, #256	; 0x100
 800175c:	6142      	str	r2, [r0, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800175e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001762:	6182      	str	r2, [r0, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 8001764:	61c3      	str	r3, [r0, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_HIGH;
 8001766:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800176a:	6203      	str	r3, [r0, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 800176c:	f002 fc6c 	bl	8004048 <HAL_DMA_Init>
 8001770:	bb88      	cbnz	r0, 80017d6 <MX_DMA_Init+0xbe>
    Error_Handler();
  }

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001772:	2200      	movs	r2, #0
 8001774:	4611      	mov	r1, r2
 8001776:	200b      	movs	r0, #11
 8001778:	f002 fa2a 	bl	8003bd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800177c:	200b      	movs	r0, #11
 800177e:	f002 fa5f 	bl	8003c40 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001782:	2200      	movs	r2, #0
 8001784:	4611      	mov	r1, r2
 8001786:	200d      	movs	r0, #13
 8001788:	f002 fa22 	bl	8003bd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800178c:	200d      	movs	r0, #13
 800178e:	f002 fa57 	bl	8003c40 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001792:	2200      	movs	r2, #0
 8001794:	4611      	mov	r1, r2
 8001796:	200e      	movs	r0, #14
 8001798:	f002 fa1a 	bl	8003bd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800179c:	200e      	movs	r0, #14
 800179e:	f002 fa4f 	bl	8003c40 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80017a2:	2200      	movs	r2, #0
 80017a4:	4611      	mov	r1, r2
 80017a6:	200f      	movs	r0, #15
 80017a8:	f002 fa12 	bl	8003bd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80017ac:	200f      	movs	r0, #15
 80017ae:	f002 fa47 	bl	8003c40 <HAL_NVIC_EnableIRQ>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b2:	490d      	ldr	r1, [pc, #52]	; (80017e8 <MX_DMA_Init+0xd0>)
 80017b4:	68cb      	ldr	r3, [r1, #12]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b6:	4b0d      	ldr	r3, [pc, #52]	; (80017ec <MX_DMA_Init+0xd4>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017be:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017c2:	6018      	str	r0, [r3, #0]
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017c4:	68c9      	ldr	r1, [r1, #12]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c6:	f883 2311 	strb.w	r2, [r3, #785]	; 0x311
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017ce:	601a      	str	r2, [r3, #0]
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);

}
 80017d0:	b003      	add	sp, #12
 80017d2:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80017d6:	f000 fb2b 	bl	8001e30 <Error_Handler>
 80017da:	e7ca      	b.n	8001772 <MX_DMA_Init+0x5a>
 80017dc:	40021000 	.word	0x40021000
 80017e0:	200005f8 	.word	0x200005f8
 80017e4:	40020008 	.word	0x40020008
 80017e8:	e000ed00 	.word	0xe000ed00
 80017ec:	e000e100 	.word	0xe000e100

080017f0 <MX_FDCAN2_Init>:

FDCAN_HandleTypeDef hfdcan2;

/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 80017f0:	b508      	push	{r3, lr}
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80017f2:	480f      	ldr	r0, [pc, #60]	; (8001830 <MX_FDCAN2_Init+0x40>)
 80017f4:	4b0f      	ldr	r3, [pc, #60]	; (8001834 <MX_FDCAN2_Init+0x44>)
 80017f6:	6003      	str	r3, [r0, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80017f8:	2300      	movs	r3, #0
 80017fa:	6043      	str	r3, [r0, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80017fc:	6083      	str	r3, [r0, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80017fe:	60c3      	str	r3, [r0, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8001800:	7403      	strb	r3, [r0, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8001802:	7443      	strb	r3, [r0, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001804:	7483      	strb	r3, [r0, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8001806:	2210      	movs	r2, #16
 8001808:	6142      	str	r2, [r0, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 800180a:	2201      	movs	r2, #1
 800180c:	6182      	str	r2, [r0, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 800180e:	2102      	movs	r1, #2
 8001810:	61c1      	str	r1, [r0, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8001812:	6201      	str	r1, [r0, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001814:	6242      	str	r2, [r0, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8001816:	6282      	str	r2, [r0, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8001818:	62c2      	str	r2, [r0, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 800181a:	6302      	str	r2, [r0, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 800181c:	6343      	str	r3, [r0, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 800181e:	6383      	str	r3, [r0, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001820:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001822:	f002 fe0d 	bl	8004440 <HAL_FDCAN_Init>
 8001826:	b900      	cbnz	r0, 800182a <MX_FDCAN2_Init+0x3a>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001828:	bd08      	pop	{r3, pc}
    Error_Handler();
 800182a:	f000 fb01 	bl	8001e30 <Error_Handler>
}
 800182e:	e7fb      	b.n	8001828 <MX_FDCAN2_Init+0x38>
 8001830:	20000658 	.word	0x20000658
 8001834:	40006800 	.word	0x40006800

08001838 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001838:	b510      	push	{r4, lr}
 800183a:	b09c      	sub	sp, #112	; 0x70
 800183c:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183e:	2100      	movs	r1, #0
 8001840:	9117      	str	r1, [sp, #92]	; 0x5c
 8001842:	9118      	str	r1, [sp, #96]	; 0x60
 8001844:	9119      	str	r1, [sp, #100]	; 0x64
 8001846:	911a      	str	r1, [sp, #104]	; 0x68
 8001848:	911b      	str	r1, [sp, #108]	; 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800184a:	2254      	movs	r2, #84	; 0x54
 800184c:	a802      	add	r0, sp, #8
 800184e:	f009 fa47 	bl	800ace0 <memset>
  if(fdcanHandle->Instance==FDCAN2)
 8001852:	6822      	ldr	r2, [r4, #0]
 8001854:	4b19      	ldr	r3, [pc, #100]	; (80018bc <HAL_FDCAN_MspInit+0x84>)
 8001856:	429a      	cmp	r2, r3
 8001858:	d001      	beq.n	800185e <HAL_FDCAN_MspInit+0x26>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 800185a:	b01c      	add	sp, #112	; 0x70
 800185c:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800185e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001862:	9302      	str	r3, [sp, #8]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001864:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001868:	9310      	str	r3, [sp, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800186a:	a802      	add	r0, sp, #8
 800186c:	f005 f8e4 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 8001870:	bb08      	cbnz	r0, 80018b6 <HAL_FDCAN_MspInit+0x7e>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001872:	4b13      	ldr	r3, [pc, #76]	; (80018c0 <HAL_FDCAN_MspInit+0x88>)
 8001874:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001876:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800187a:	659a      	str	r2, [r3, #88]	; 0x58
 800187c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800187e:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8001882:	9200      	str	r2, [sp, #0]
 8001884:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001886:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001888:	f042 0202 	orr.w	r2, r2, #2
 800188c:	64da      	str	r2, [r3, #76]	; 0x4c
 800188e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001890:	f003 0302 	and.w	r3, r3, #2
 8001894:	9301      	str	r3, [sp, #4]
 8001896:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = CAN2_RX_Pin|CAN2_TX_Pin;
 8001898:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800189c:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189e:	2302      	movs	r3, #2
 80018a0:	9318      	str	r3, [sp, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a6:	931a      	str	r3, [sp, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80018a8:	2309      	movs	r3, #9
 80018aa:	931b      	str	r3, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ac:	a917      	add	r1, sp, #92	; 0x5c
 80018ae:	4805      	ldr	r0, [pc, #20]	; (80018c4 <HAL_FDCAN_MspInit+0x8c>)
 80018b0:	f002 feb0 	bl	8004614 <HAL_GPIO_Init>
}
 80018b4:	e7d1      	b.n	800185a <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 80018b6:	f000 fabb 	bl	8001e30 <Error_Handler>
 80018ba:	e7da      	b.n	8001872 <HAL_FDCAN_MspInit+0x3a>
 80018bc:	40006800 	.word	0x40006800
 80018c0:	40021000 	.word	0x40021000
 80018c4:	48000400 	.word	0x48000400

080018c8 <HAL_FMC_MspInit>:
  /* USER CODE END FMC_Init 2 */
}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80018c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ca:	b087      	sub	sp, #28
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018cc:	2300      	movs	r3, #0
 80018ce:	9301      	str	r3, [sp, #4]
 80018d0:	9302      	str	r3, [sp, #8]
 80018d2:	9303      	str	r3, [sp, #12]
 80018d4:	9304      	str	r3, [sp, #16]
 80018d6:	9305      	str	r3, [sp, #20]
  if (FMC_Initialized) {
 80018d8:	4b1a      	ldr	r3, [pc, #104]	; (8001944 <HAL_FMC_MspInit+0x7c>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	b10b      	cbz	r3, 80018e2 <HAL_FMC_MspInit+0x1a>
  HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80018de:	b007      	add	sp, #28
 80018e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  FMC_Initialized = 1;
 80018e2:	4b18      	ldr	r3, [pc, #96]	; (8001944 <HAL_FMC_MspInit+0x7c>)
 80018e4:	2201      	movs	r2, #1
 80018e6:	601a      	str	r2, [r3, #0]
  __HAL_RCC_FMC_CLK_ENABLE();
 80018e8:	4b17      	ldr	r3, [pc, #92]	; (8001948 <HAL_FMC_MspInit+0x80>)
 80018ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018ec:	f042 0201 	orr.w	r2, r2, #1
 80018f0:	651a      	str	r2, [r3, #80]	; 0x50
 80018f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	9300      	str	r3, [sp, #0]
 80018fa:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80018fc:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001900:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001902:	2602      	movs	r6, #2
 8001904:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001906:	2503      	movs	r5, #3
 8001908:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800190a:	240c      	movs	r4, #12
 800190c:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800190e:	a901      	add	r1, sp, #4
 8001910:	480e      	ldr	r0, [pc, #56]	; (800194c <HAL_FMC_MspInit+0x84>)
 8001912:	f002 fe7f 	bl	8004614 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001916:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 800191a:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191c:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191e:	2700      	movs	r7, #0
 8001920:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001922:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001924:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001926:	a901      	add	r1, sp, #4
 8001928:	4809      	ldr	r0, [pc, #36]	; (8001950 <HAL_FMC_MspInit+0x88>)
 800192a:	f002 fe73 	bl	8004614 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_RS_Pin;
 800192e:	2320      	movs	r3, #32
 8001930:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001932:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001934:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001936:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001938:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);
 800193a:	a901      	add	r1, sp, #4
 800193c:	4805      	ldr	r0, [pc, #20]	; (8001954 <HAL_FMC_MspInit+0x8c>)
 800193e:	f002 fe69 	bl	8004614 <HAL_GPIO_Init>
 8001942:	e7cc      	b.n	80018de <HAL_FMC_MspInit+0x16>
 8001944:	200006bc 	.word	0x200006bc
 8001948:	40021000 	.word	0x40021000
 800194c:	48001000 	.word	0x48001000
 8001950:	48000c00 	.word	0x48000c00
 8001954:	48001800 	.word	0x48001800

08001958 <MX_FMC_Init>:
{
 8001958:	b510      	push	{r4, lr}
 800195a:	b088      	sub	sp, #32
  FMC_NORSRAM_TimingTypeDef Timing = {0};
 800195c:	2220      	movs	r2, #32
 800195e:	2100      	movs	r1, #0
 8001960:	4668      	mov	r0, sp
 8001962:	f009 f9bd 	bl	800ace0 <memset>
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8001966:	4818      	ldr	r0, [pc, #96]	; (80019c8 <MX_FMC_Init+0x70>)
 8001968:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 800196c:	6003      	str	r3, [r0, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 800196e:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8001972:	6043      	str	r3, [r0, #4]
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8001974:	2200      	movs	r2, #0
 8001976:	6082      	str	r2, [r0, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8001978:	60c2      	str	r2, [r0, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 800197a:	6102      	str	r2, [r0, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 800197c:	2110      	movs	r1, #16
 800197e:	6141      	str	r1, [r0, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8001980:	6182      	str	r2, [r0, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8001982:	61c2      	str	r2, [r0, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8001984:	6202      	str	r2, [r0, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001986:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800198a:	6243      	str	r3, [r0, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 800198c:	6282      	str	r2, [r0, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 800198e:	62c2      	str	r2, [r0, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001990:	6302      	str	r2, [r0, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8001992:	6342      	str	r2, [r0, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001994:	6382      	str	r2, [r0, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8001996:	63c2      	str	r2, [r0, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8001998:	6442      	str	r2, [r0, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 800199a:	6402      	str	r2, [r0, #64]	; 0x40
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 800199c:	f880 2048 	strb.w	r2, [r0, #72]	; 0x48
  Timing.AddressSetupTime = 1;
 80019a0:	2301      	movs	r3, #1
 80019a2:	9300      	str	r3, [sp, #0]
  Timing.AddressHoldTime = 15;
 80019a4:	240f      	movs	r4, #15
 80019a6:	9401      	str	r4, [sp, #4]
  Timing.DataSetupTime = 1;
 80019a8:	9302      	str	r3, [sp, #8]
  Timing.DataHoldTime = 1;
 80019aa:	9303      	str	r3, [sp, #12]
  Timing.BusTurnAroundDuration = 1;
 80019ac:	9304      	str	r3, [sp, #16]
  Timing.CLKDivision = 16;
 80019ae:	9105      	str	r1, [sp, #20]
  Timing.DataLatency = 17;
 80019b0:	2311      	movs	r3, #17
 80019b2:	9306      	str	r3, [sp, #24]
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80019b4:	4669      	mov	r1, sp
 80019b6:	f005 fa6f 	bl	8006e98 <HAL_SRAM_Init>
 80019ba:	b908      	cbnz	r0, 80019c0 <MX_FMC_Init+0x68>
}
 80019bc:	b008      	add	sp, #32
 80019be:	bd10      	pop	{r4, pc}
    Error_Handler( );
 80019c0:	f000 fa36 	bl	8001e30 <Error_Handler>
}
 80019c4:	e7fa      	b.n	80019bc <MX_FMC_Init+0x64>
 80019c6:	bf00      	nop
 80019c8:	200006c0 	.word	0x200006c0

080019cc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80019cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80019ce:	f7ff ff7b 	bl	80018c8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80019d2:	bd08      	pop	{r3, pc}

080019d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019d8:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019da:	2400      	movs	r4, #0
 80019dc:	9407      	str	r4, [sp, #28]
 80019de:	9408      	str	r4, [sp, #32]
 80019e0:	9409      	str	r4, [sp, #36]	; 0x24
 80019e2:	940a      	str	r4, [sp, #40]	; 0x28
 80019e4:	940b      	str	r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019e6:	4b70      	ldr	r3, [pc, #448]	; (8001ba8 <MX_GPIO_Init+0x1d4>)
 80019e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019ea:	f042 0210 	orr.w	r2, r2, #16
 80019ee:	64da      	str	r2, [r3, #76]	; 0x4c
 80019f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019f2:	f002 0210 	and.w	r2, r2, #16
 80019f6:	9200      	str	r2, [sp, #0]
 80019f8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019fc:	f042 0204 	orr.w	r2, r2, #4
 8001a00:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a04:	f002 0204 	and.w	r2, r2, #4
 8001a08:	9201      	str	r2, [sp, #4]
 8001a0a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a0c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a0e:	f042 0220 	orr.w	r2, r2, #32
 8001a12:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a16:	f002 0220 	and.w	r2, r2, #32
 8001a1a:	9202      	str	r2, [sp, #8]
 8001a1c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a20:	f042 0201 	orr.w	r2, r2, #1
 8001a24:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a28:	f002 0201 	and.w	r2, r2, #1
 8001a2c:	9203      	str	r2, [sp, #12]
 8001a2e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a30:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a32:	f042 0202 	orr.w	r2, r2, #2
 8001a36:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a38:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a3a:	f002 0202 	and.w	r2, r2, #2
 8001a3e:	9204      	str	r2, [sp, #16]
 8001a40:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a44:	f042 0208 	orr.w	r2, r2, #8
 8001a48:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a4c:	f002 0208 	and.w	r2, r2, #8
 8001a50:	9205      	str	r2, [sp, #20]
 8001a52:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a54:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a5a:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a62:	9306      	str	r3, [sp, #24]
 8001a64:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED1_Pin|LED2_Pin|LED3_Pin|LED0_Pin
 8001a66:	f8df a14c 	ldr.w	sl, [pc, #332]	; 8001bb4 <MX_GPIO_Init+0x1e0>
 8001a6a:	4622      	mov	r2, r4
 8001a6c:	f640 013c 	movw	r1, #2108	; 0x83c
 8001a70:	4650      	mov	r0, sl
 8001a72:	f002 feb9 	bl	80047e8 <HAL_GPIO_WritePin>
                          |ARDUINO_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin, GPIO_PIN_RESET);
 8001a76:	4f4d      	ldr	r7, [pc, #308]	; (8001bac <MX_GPIO_Init+0x1d8>)
 8001a78:	4622      	mov	r2, r4
 8001a7a:	210f      	movs	r1, #15
 8001a7c:	4638      	mov	r0, r7
 8001a7e:	f002 feb3 	bl	80047e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_STBY_GPIO_Port, CAN_STBY_Pin, GPIO_PIN_RESET);
 8001a82:	f8df 9134 	ldr.w	r9, [pc, #308]	; 8001bb8 <MX_GPIO_Init+0x1e4>
 8001a86:	4622      	mov	r2, r4
 8001a88:	2180      	movs	r1, #128	; 0x80
 8001a8a:	4648      	mov	r0, r9
 8001a8c:	f002 feac 	bl	80047e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8001a90:	f8df 8128 	ldr.w	r8, [pc, #296]	; 8001bbc <MX_GPIO_Init+0x1e8>
 8001a94:	4622      	mov	r2, r4
 8001a96:	2108      	movs	r1, #8
 8001a98:	4640      	mov	r0, r8
 8001a9a:	f002 fea5 	bl	80047e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LIN_SLP_Pin|LCD_BKLT_Pin, GPIO_PIN_RESET);
 8001a9e:	f8df b120 	ldr.w	fp, [pc, #288]	; 8001bc0 <MX_GPIO_Init+0x1ec>
 8001aa2:	4622      	mov	r2, r4
 8001aa4:	2160      	movs	r1, #96	; 0x60
 8001aa6:	4658      	mov	r0, fp
 8001aa8:	f002 fe9e 	bl	80047e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_RESET);
 8001aac:	4e40      	ldr	r6, [pc, #256]	; (8001bb0 <MX_GPIO_Init+0x1dc>)
 8001aae:	4622      	mov	r2, r4
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	4630      	mov	r0, r6
 8001ab4:	f002 fe98 	bl	80047e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);
 8001ab8:	2201      	movs	r2, #1
 8001aba:	2102      	movs	r1, #2
 8001abc:	4630      	mov	r0, r6
 8001abe:	f002 fe93 	bl	80047e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = JOY_BTN_Pin|BTN_OK_Pin;
 8001ac2:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001ac6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ac8:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aca:	2501      	movs	r5, #1
 8001acc:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ace:	a907      	add	r1, sp, #28
 8001ad0:	4638      	mov	r0, r7
 8001ad2:	f002 fd9f 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_ESC_Pin;
 8001ad6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ada:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001adc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001ae0:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ae2:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(BTN_ESC_GPIO_Port, &GPIO_InitStruct);
 8001ae4:	a907      	add	r1, sp, #28
 8001ae6:	4638      	mov	r0, r7
 8001ae8:	f002 fd94 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|ARDUINO_CS_Pin;
 8001aec:	f640 0338 	movw	r3, #2104	; 0x838
 8001af0:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af2:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af6:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001af8:	a907      	add	r1, sp, #28
 8001afa:	4650      	mov	r0, sl
 8001afc:	f002 fd8a 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin;
 8001b00:	230f      	movs	r3, #15
 8001b02:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b04:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b08:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b0a:	a907      	add	r1, sp, #28
 8001b0c:	4638      	mov	r0, r7
 8001b0e:	f002 fd81 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8001b12:	2304      	movs	r3, #4
 8001b14:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b16:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b18:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8001b1e:	a907      	add	r1, sp, #28
 8001b20:	4650      	mov	r0, sl
 8001b22:	f002 fd77 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = BTN_UP_Pin|BTN_DOWN_Pin|BTN_LEFT_Pin|BTN_RIGHT_Pin;
 8001b26:	f240 1343 	movw	r3, #323	; 0x143
 8001b2a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b2c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b2e:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b30:	a907      	add	r1, sp, #28
 8001b32:	4648      	mov	r0, r9
 8001b34:	f002 fd6e 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAN_STBY_Pin;
 8001b38:	2380      	movs	r3, #128	; 0x80
 8001b3a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3c:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b40:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(CAN_STBY_GPIO_Port, &GPIO_InitStruct);
 8001b42:	a907      	add	r1, sp, #28
 8001b44:	4648      	mov	r0, r9
 8001b46:	f002 fd65 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8001b4a:	2308      	movs	r3, #8
 8001b4c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4e:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b52:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8001b54:	a907      	add	r1, sp, #28
 8001b56:	4640      	mov	r0, r8
 8001b58:	f002 fd5c 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOUCH_PENIRQ_Pin;
 8001b5c:	2340      	movs	r3, #64	; 0x40
 8001b5e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b60:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b62:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(TOUCH_PENIRQ_GPIO_Port, &GPIO_InitStruct);
 8001b64:	a907      	add	r1, sp, #28
 8001b66:	4640      	mov	r0, r8
 8001b68:	f002 fd54 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LIN_SLP_Pin|LCD_BKLT_Pin;
 8001b6c:	2360      	movs	r3, #96	; 0x60
 8001b6e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b70:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b72:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b74:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b76:	a907      	add	r1, sp, #28
 8001b78:	4658      	mov	r0, fp
 8001b7a:	f002 fd4b 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 8001b7e:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b80:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b82:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b84:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 8001b86:	a907      	add	r1, sp, #28
 8001b88:	4630      	mov	r0, r6
 8001b8a:	f002 fd43 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOUCH_CS_Pin;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b92:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b94:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b96:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_Init(TOUCH_CS_GPIO_Port, &GPIO_InitStruct);
 8001b98:	a907      	add	r1, sp, #28
 8001b9a:	4630      	mov	r0, r6
 8001b9c:	f002 fd3a 	bl	8004614 <HAL_GPIO_Init>

}
 8001ba0:	b00d      	add	sp, #52	; 0x34
 8001ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	48000800 	.word	0x48000800
 8001bb0:	48001000 	.word	0x48001000
 8001bb4:	48001400 	.word	0x48001400
 8001bb8:	48001800 	.word	0x48001800
 8001bbc:	48000c00 	.word	0x48000c00
 8001bc0:	48000400 	.word	0x48000400

08001bc4 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001bc4:	b508      	push	{r3, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bc6:	4812      	ldr	r0, [pc, #72]	; (8001c10 <MX_I2C1_Init+0x4c>)
 8001bc8:	4b12      	ldr	r3, [pc, #72]	; (8001c14 <MX_I2C1_Init+0x50>)
 8001bca:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x10902A95;
 8001bcc:	4b12      	ldr	r3, [pc, #72]	; (8001c18 <MX_I2C1_Init+0x54>)
 8001bce:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bd8:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001bda:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bdc:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bde:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001be0:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001be2:	f002 fe4f 	bl	8004884 <HAL_I2C_Init>
 8001be6:	b950      	cbnz	r0, 8001bfe <MX_I2C1_Init+0x3a>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001be8:	2100      	movs	r1, #0
 8001bea:	4809      	ldr	r0, [pc, #36]	; (8001c10 <MX_I2C1_Init+0x4c>)
 8001bec:	f003 f9b5 	bl	8004f5a <HAL_I2CEx_ConfigAnalogFilter>
 8001bf0:	b940      	cbnz	r0, 8001c04 <MX_I2C1_Init+0x40>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 5) != HAL_OK)
 8001bf2:	2105      	movs	r1, #5
 8001bf4:	4806      	ldr	r0, [pc, #24]	; (8001c10 <MX_I2C1_Init+0x4c>)
 8001bf6:	f003 f9de 	bl	8004fb6 <HAL_I2CEx_ConfigDigitalFilter>
 8001bfa:	b930      	cbnz	r0, 8001c0a <MX_I2C1_Init+0x46>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bfc:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001bfe:	f000 f917 	bl	8001e30 <Error_Handler>
 8001c02:	e7f1      	b.n	8001be8 <MX_I2C1_Init+0x24>
    Error_Handler();
 8001c04:	f000 f914 	bl	8001e30 <Error_Handler>
 8001c08:	e7f3      	b.n	8001bf2 <MX_I2C1_Init+0x2e>
    Error_Handler();
 8001c0a:	f000 f911 	bl	8001e30 <Error_Handler>
}
 8001c0e:	e7f5      	b.n	8001bfc <MX_I2C1_Init+0x38>
 8001c10:	200007d8 	.word	0x200007d8
 8001c14:	40005400 	.word	0x40005400
 8001c18:	10902a95 	.word	0x10902a95

08001c1c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001c1c:	b508      	push	{r3, lr}
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001c1e:	4815      	ldr	r0, [pc, #84]	; (8001c74 <MX_I2C2_Init+0x58>)
 8001c20:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <MX_I2C2_Init+0x5c>)
 8001c22:	6003      	str	r3, [r0, #0]
  hi2c2.Init.Timing = 0x60505F8C;
 8001c24:	f103 5301 	add.w	r3, r3, #541065216	; 0x20400000
 8001c28:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8001c2c:	f203 738c 	addw	r3, r3, #1932	; 0x78c
 8001c30:	6043      	str	r3, [r0, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001c32:	2300      	movs	r3, #0
 8001c34:	6083      	str	r3, [r0, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c36:	2201      	movs	r2, #1
 8001c38:	60c2      	str	r2, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c3a:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001c3c:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c3e:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c40:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c42:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c44:	f002 fe1e 	bl	8004884 <HAL_I2C_Init>
 8001c48:	b950      	cbnz	r0, 8001c60 <MX_I2C2_Init+0x44>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	4809      	ldr	r0, [pc, #36]	; (8001c74 <MX_I2C2_Init+0x58>)
 8001c4e:	f003 f984 	bl	8004f5a <HAL_I2CEx_ConfigAnalogFilter>
 8001c52:	b940      	cbnz	r0, 8001c66 <MX_I2C2_Init+0x4a>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001c54:	2100      	movs	r1, #0
 8001c56:	4807      	ldr	r0, [pc, #28]	; (8001c74 <MX_I2C2_Init+0x58>)
 8001c58:	f003 f9ad 	bl	8004fb6 <HAL_I2CEx_ConfigDigitalFilter>
 8001c5c:	b930      	cbnz	r0, 8001c6c <MX_I2C2_Init+0x50>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c5e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001c60:	f000 f8e6 	bl	8001e30 <Error_Handler>
 8001c64:	e7f1      	b.n	8001c4a <MX_I2C2_Init+0x2e>
    Error_Handler();
 8001c66:	f000 f8e3 	bl	8001e30 <Error_Handler>
 8001c6a:	e7f3      	b.n	8001c54 <MX_I2C2_Init+0x38>
    Error_Handler();
 8001c6c:	f000 f8e0 	bl	8001e30 <Error_Handler>
}
 8001c70:	e7f5      	b.n	8001c5e <MX_I2C2_Init+0x42>
 8001c72:	bf00      	nop
 8001c74:	20000824 	.word	0x20000824
 8001c78:	40005800 	.word	0x40005800

08001c7c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c80:	b0a1      	sub	sp, #132	; 0x84
 8001c82:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c84:	2100      	movs	r1, #0
 8001c86:	911b      	str	r1, [sp, #108]	; 0x6c
 8001c88:	911c      	str	r1, [sp, #112]	; 0x70
 8001c8a:	911d      	str	r1, [sp, #116]	; 0x74
 8001c8c:	911e      	str	r1, [sp, #120]	; 0x78
 8001c8e:	911f      	str	r1, [sp, #124]	; 0x7c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c90:	2254      	movs	r2, #84	; 0x54
 8001c92:	a806      	add	r0, sp, #24
 8001c94:	f009 f824 	bl	800ace0 <memset>
  if(i2cHandle->Instance==I2C1)
 8001c98:	6823      	ldr	r3, [r4, #0]
 8001c9a:	4a5d      	ldr	r2, [pc, #372]	; (8001e10 <HAL_I2C_MspInit+0x194>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d006      	beq.n	8001cae <HAL_I2C_MspInit+0x32>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(i2cHandle->Instance==I2C2)
 8001ca0:	4a5c      	ldr	r2, [pc, #368]	; (8001e14 <HAL_I2C_MspInit+0x198>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	f000 8086 	beq.w	8001db4 <HAL_I2C_MspInit+0x138>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001ca8:	b021      	add	sp, #132	; 0x84
 8001caa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001cae:	2340      	movs	r3, #64	; 0x40
 8001cb0:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cb2:	a806      	add	r0, sp, #24
 8001cb4:	f004 fec0 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 8001cb8:	2800      	cmp	r0, #0
 8001cba:	d172      	bne.n	8001da2 <HAL_I2C_MspInit+0x126>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cbc:	4e56      	ldr	r6, [pc, #344]	; (8001e18 <HAL_I2C_MspInit+0x19c>)
 8001cbe:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8001cc0:	f043 0301 	orr.w	r3, r3, #1
 8001cc4:	64f3      	str	r3, [r6, #76]	; 0x4c
 8001cc6:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8001cc8:	f003 0301 	and.w	r3, r3, #1
 8001ccc:	9301      	str	r3, [sp, #4]
 8001cce:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd0:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8001cd2:	f043 0302 	orr.w	r3, r3, #2
 8001cd6:	64f3      	str	r3, [r6, #76]	; 0x4c
 8001cd8:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	9302      	str	r3, [sp, #8]
 8001ce0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001ce2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ce6:	931b      	str	r3, [sp, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ce8:	f04f 0912 	mov.w	r9, #18
 8001cec:	f8cd 9070 	str.w	r9, [sp, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2500      	movs	r5, #0
 8001cf2:	951d      	str	r5, [sp, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf4:	951e      	str	r5, [sp, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cf6:	f04f 0804 	mov.w	r8, #4
 8001cfa:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cfe:	a91b      	add	r1, sp, #108	; 0x6c
 8001d00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d04:	f002 fc86 	bl	8004614 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d08:	2780      	movs	r7, #128	; 0x80
 8001d0a:	971b      	str	r7, [sp, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d0c:	f8cd 9070 	str.w	r9, [sp, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	951d      	str	r5, [sp, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d12:	951e      	str	r5, [sp, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d14:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d18:	a91b      	add	r1, sp, #108	; 0x6c
 8001d1a:	4840      	ldr	r0, [pc, #256]	; (8001e1c <HAL_I2C_MspInit+0x1a0>)
 8001d1c:	f002 fc7a 	bl	8004614 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d20:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001d22:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d26:	65b3      	str	r3, [r6, #88]	; 0x58
 8001d28:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001d2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d2e:	9303      	str	r3, [sp, #12]
 8001d30:	9b03      	ldr	r3, [sp, #12]
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8001d32:	483b      	ldr	r0, [pc, #236]	; (8001e20 <HAL_I2C_MspInit+0x1a4>)
 8001d34:	4b3b      	ldr	r3, [pc, #236]	; (8001e24 <HAL_I2C_MspInit+0x1a8>)
 8001d36:	6003      	str	r3, [r0, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8001d38:	2310      	movs	r3, #16
 8001d3a:	6043      	str	r3, [r0, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d3c:	6085      	str	r5, [r0, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d3e:	60c5      	str	r5, [r0, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d40:	6107      	str	r7, [r0, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d42:	6145      	str	r5, [r0, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d44:	6185      	str	r5, [r0, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001d46:	61c5      	str	r5, [r0, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d48:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001d4a:	f002 f97d 	bl	8004048 <HAL_DMA_Init>
 8001d4e:	bb58      	cbnz	r0, 8001da8 <HAL_I2C_MspInit+0x12c>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001d50:	4b33      	ldr	r3, [pc, #204]	; (8001e20 <HAL_I2C_MspInit+0x1a4>)
 8001d52:	63e3      	str	r3, [r4, #60]	; 0x3c
 8001d54:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_i2c1_tx.Instance = DMA1_Channel4;
 8001d56:	4834      	ldr	r0, [pc, #208]	; (8001e28 <HAL_I2C_MspInit+0x1ac>)
 8001d58:	4b34      	ldr	r3, [pc, #208]	; (8001e2c <HAL_I2C_MspInit+0x1b0>)
 8001d5a:	6003      	str	r3, [r0, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8001d5c:	2311      	movs	r3, #17
 8001d5e:	6043      	str	r3, [r0, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d60:	2310      	movs	r3, #16
 8001d62:	6083      	str	r3, [r0, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d64:	2300      	movs	r3, #0
 8001d66:	60c3      	str	r3, [r0, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d68:	2280      	movs	r2, #128	; 0x80
 8001d6a:	6102      	str	r2, [r0, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d6c:	6143      	str	r3, [r0, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d6e:	6183      	str	r3, [r0, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001d70:	61c3      	str	r3, [r0, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d72:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001d74:	f002 f968 	bl	8004048 <HAL_DMA_Init>
 8001d78:	b9c8      	cbnz	r0, 8001dae <HAL_I2C_MspInit+0x132>
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8001d7a:	4b2b      	ldr	r3, [pc, #172]	; (8001e28 <HAL_I2C_MspInit+0x1ac>)
 8001d7c:	63a3      	str	r3, [r4, #56]	; 0x38
 8001d7e:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001d80:	2200      	movs	r2, #0
 8001d82:	4611      	mov	r1, r2
 8001d84:	201f      	movs	r0, #31
 8001d86:	f001 ff23 	bl	8003bd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001d8a:	201f      	movs	r0, #31
 8001d8c:	f001 ff58 	bl	8003c40 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001d90:	2200      	movs	r2, #0
 8001d92:	4611      	mov	r1, r2
 8001d94:	2020      	movs	r0, #32
 8001d96:	f001 ff1b 	bl	8003bd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001d9a:	2020      	movs	r0, #32
 8001d9c:	f001 ff50 	bl	8003c40 <HAL_NVIC_EnableIRQ>
 8001da0:	e782      	b.n	8001ca8 <HAL_I2C_MspInit+0x2c>
      Error_Handler();
 8001da2:	f000 f845 	bl	8001e30 <Error_Handler>
 8001da6:	e789      	b.n	8001cbc <HAL_I2C_MspInit+0x40>
      Error_Handler();
 8001da8:	f000 f842 	bl	8001e30 <Error_Handler>
 8001dac:	e7d0      	b.n	8001d50 <HAL_I2C_MspInit+0xd4>
      Error_Handler();
 8001dae:	f000 f83f 	bl	8001e30 <Error_Handler>
 8001db2:	e7e2      	b.n	8001d7a <HAL_I2C_MspInit+0xfe>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001db4:	2380      	movs	r3, #128	; 0x80
 8001db6:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001db8:	a806      	add	r0, sp, #24
 8001dba:	f004 fe3d 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 8001dbe:	bb18      	cbnz	r0, 8001e08 <HAL_I2C_MspInit+0x18c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc0:	4c15      	ldr	r4, [pc, #84]	; (8001e18 <HAL_I2C_MspInit+0x19c>)
 8001dc2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001dc4:	f043 0301 	orr.w	r3, r3, #1
 8001dc8:	64e3      	str	r3, [r4, #76]	; 0x4c
 8001dca:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001dcc:	f003 0301 	and.w	r3, r3, #1
 8001dd0:	9304      	str	r3, [sp, #16]
 8001dd2:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001dd4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001dd8:	931b      	str	r3, [sp, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dda:	2312      	movs	r3, #18
 8001ddc:	931c      	str	r3, [sp, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dde:	2301      	movs	r3, #1
 8001de0:	931d      	str	r3, [sp, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de2:	2300      	movs	r3, #0
 8001de4:	931e      	str	r3, [sp, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001de6:	2304      	movs	r3, #4
 8001de8:	931f      	str	r3, [sp, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dea:	a91b      	add	r1, sp, #108	; 0x6c
 8001dec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001df0:	f002 fc10 	bl	8004614 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001df4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001df6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001dfa:	65a3      	str	r3, [r4, #88]	; 0x58
 8001dfc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001dfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e02:	9305      	str	r3, [sp, #20]
 8001e04:	9b05      	ldr	r3, [sp, #20]
}
 8001e06:	e74f      	b.n	8001ca8 <HAL_I2C_MspInit+0x2c>
      Error_Handler();
 8001e08:	f000 f812 	bl	8001e30 <Error_Handler>
 8001e0c:	e7d8      	b.n	8001dc0 <HAL_I2C_MspInit+0x144>
 8001e0e:	bf00      	nop
 8001e10:	40005400 	.word	0x40005400
 8001e14:	40005800 	.word	0x40005800
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	48000400 	.word	0x48000400
 8001e20:	20000718 	.word	0x20000718
 8001e24:	40020030 	.word	0x40020030
 8001e28:	20000778 	.word	0x20000778
 8001e2c:	40020044 	.word	0x40020044

08001e30 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e30:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e32:	e7fe      	b.n	8001e32 <Error_Handler+0x2>

08001e34 <SystemClock_Config>:
{
 8001e34:	b500      	push	{lr}
 8001e36:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e38:	2238      	movs	r2, #56	; 0x38
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	a806      	add	r0, sp, #24
 8001e3e:	f008 ff4f 	bl	800ace0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e42:	2000      	movs	r0, #0
 8001e44:	9001      	str	r0, [sp, #4]
 8001e46:	9002      	str	r0, [sp, #8]
 8001e48:	9003      	str	r0, [sp, #12]
 8001e4a:	9004      	str	r0, [sp, #16]
 8001e4c:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001e4e:	f004 f8d7 	bl	8006000 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8001e52:	2321      	movs	r3, #33	; 0x21
 8001e54:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001e56:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001e5a:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e60:	2302      	movs	r3, #2
 8001e62:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e64:	2103      	movs	r1, #3
 8001e66:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001e68:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8001e6a:	222a      	movs	r2, #42	; 0x2a
 8001e6c:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e6e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8001e70:	2206      	movs	r2, #6
 8001e72:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e74:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e76:	a806      	add	r0, sp, #24
 8001e78:	f004 fa00 	bl	800627c <HAL_RCC_OscConfig>
 8001e7c:	b980      	cbnz	r0, 8001ea0 <SystemClock_Config+0x6c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e7e:	230f      	movs	r3, #15
 8001e80:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e82:	2303      	movs	r3, #3
 8001e84:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e86:	2300      	movs	r3, #0
 8001e88:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e8a:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e8c:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e8e:	2104      	movs	r1, #4
 8001e90:	eb0d 0001 	add.w	r0, sp, r1
 8001e94:	f004 fcaa 	bl	80067ec <HAL_RCC_ClockConfig>
 8001e98:	b920      	cbnz	r0, 8001ea4 <SystemClock_Config+0x70>
}
 8001e9a:	b015      	add	sp, #84	; 0x54
 8001e9c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001ea0:	f7ff ffc6 	bl	8001e30 <Error_Handler>
    Error_Handler();
 8001ea4:	f7ff ffc4 	bl	8001e30 <Error_Handler>

08001ea8 <main>:
{
 8001ea8:	b508      	push	{r3, lr}
  HAL_Init();
 8001eaa:	f001 f96f 	bl	800318c <HAL_Init>
  SystemClock_Config();
 8001eae:	f7ff ffc1 	bl	8001e34 <SystemClock_Config>
  MX_GPIO_Init();
 8001eb2:	f7ff fd8f 	bl	80019d4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001eb6:	f7ff f8c7 	bl	8001048 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001eba:	f7ff f915 	bl	80010e8 <MX_ADC2_Init>
  MX_FMC_Init();
 8001ebe:	f7ff fd4b 	bl	8001958 <MX_FMC_Init>
  MX_I2C2_Init();
 8001ec2:	f7ff feab 	bl	8001c1c <MX_I2C2_Init>
  MX_UART4_Init();
 8001ec6:	f000 fe59 	bl	8002b7c <MX_UART4_Init>
  MX_UART5_Init();
 8001eca:	f000 fe8b 	bl	8002be4 <MX_UART5_Init>
  MX_USART1_UART_Init();
 8001ece:	f000 febd 	bl	8002c4c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001ed2:	f000 ffb5 	bl	8002e40 <MX_USART2_UART_Init>
  MX_QUADSPI1_Init();
 8001ed6:	f000 f929 	bl	800212c <MX_QUADSPI1_Init>
  MX_SPI1_Init();
 8001eda:	f000 fa2b 	bl	8002334 <MX_SPI1_Init>
  MX_TIM5_Init();
 8001ede:	f000 fc0f 	bl	8002700 <MX_TIM5_Init>
  MX_TIM8_Init();
 8001ee2:	f000 fc83 	bl	80027ec <MX_TIM8_Init>
  MX_TIM20_Init();
 8001ee6:	f000 fda1 	bl	8002a2c <MX_TIM20_Init>
  MX_ADC3_Init();
 8001eea:	f7ff f941 	bl	8001170 <MX_ADC3_Init>
  MX_DAC1_Init();
 8001eee:	f7ff fb65 	bl	80015bc <MX_DAC1_Init>
  MX_DAC2_Init();
 8001ef2:	f7ff fb91 	bl	8001618 <MX_DAC2_Init>
  MX_FDCAN2_Init();
 8001ef6:	f7ff fc7b 	bl	80017f0 <MX_FDCAN2_Init>
  MX_I2C1_Init();
 8001efa:	f7ff fe63 	bl	8001bc4 <MX_I2C1_Init>
  MX_TIM15_Init();
 8001efe:	f000 fd1d 	bl	800293c <MX_TIM15_Init>
  MX_USART3_UART_Init();
 8001f02:	f000 ffd1 	bl	8002ea8 <MX_USART3_UART_Init>
  MX_USB_Device_Init();
 8001f06:	f008 fc5d 	bl	800a7c4 <MX_USB_Device_Init>
  MX_DMA_Init();
 8001f0a:	f7ff fc05 	bl	8001718 <MX_DMA_Init>
  MX_CRC_Init();
 8001f0e:	f7ff fb29 	bl	8001564 <MX_CRC_Init>
  MX_ADC4_Init();	//bug workaround: https://community.st.com/s/question/0D50X0000BVnBhASQV/bug-report-dma-and-adc-initialization-order-changed-in-stm32f4-hal-v1241-causing-incorrect-adc-operation
 8001f12:	f7ff f97d 	bl	8001210 <MX_ADC4_Init>
  LCD_Init();
 8001f16:	f007 fb3f 	bl	8009598 <LCD_Init>
  LCD_UG_init();
 8001f1a:	f007 fcb1 	bl	8009880 <LCD_UG_init>
	  init_world();
 8001f1e:	f000 f9ff 	bl	8002320 <init_world>
	  draw_scene();
 8001f22:	f000 f883 	bl	800202c <draw_scene>
	 HAL_Delay(20);
 8001f26:	2014      	movs	r0, #20
 8001f28:	f001 f952 	bl	80031d0 <HAL_Delay>
  while (1)
 8001f2c:	e7f7      	b.n	8001f1e <main+0x76>

08001f2e <create_block>:
#include "models.h"

// 320x240 px

/* Creates block with given coordinates and width */
block* create_block(uint16_t x, uint8_t y, uint16_t colors[4]) {
 8001f2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f30:	4607      	mov	r7, r0
 8001f32:	460e      	mov	r6, r1
 8001f34:	4615      	mov	r5, r2
	 block* block = malloc(sizeof(block));
 8001f36:	2004      	movs	r0, #4
 8001f38:	f008 fec2 	bl	800acc0 <malloc>
 8001f3c:	4604      	mov	r4, r0
	 block->pos = malloc(sizeof(coord));
 8001f3e:	2004      	movs	r0, #4
 8001f40:	f008 febe 	bl	800acc0 <malloc>
 8001f44:	6020      	str	r0, [r4, #0]
	 block->pos->x = x;
 8001f46:	8007      	strh	r7, [r0, #0]
	 block->pos->y = y;
 8001f48:	7086      	strb	r6, [r0, #2]

	 for (uint8_t i = 0; i < 4; i++) {
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	e006      	b.n	8001f5c <create_block+0x2e>
		 block->colors[i] = colors[i];
 8001f4e:	f835 0013 	ldrh.w	r0, [r5, r3, lsl #1]
 8001f52:	eb04 0143 	add.w	r1, r4, r3, lsl #1
 8001f56:	8088      	strh	r0, [r1, #4]
	 for (uint8_t i = 0; i < 4; i++) {
 8001f58:	3301      	adds	r3, #1
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	2b03      	cmp	r3, #3
 8001f5e:	d9f6      	bls.n	8001f4e <create_block+0x20>
	 }

	 return block;
}
 8001f60:	4620      	mov	r0, r4
 8001f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001f64 <create_destroyable>:

// Create wrapper for block - destroyables
destroyable* create_destroyable(half_byte type, uint16_t x, uint8_t y, uint16_t colors[4]) {
 8001f64:	b538      	push	{r3, r4, r5, lr}
 8001f66:	4604      	mov	r4, r0
 8001f68:	4608      	mov	r0, r1
 8001f6a:	4611      	mov	r1, r2
	block* block = create_block(x, y, colors);
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	f7ff ffde 	bl	8001f2e <create_block>
 8001f72:	4605      	mov	r5, r0

	destroyable* destroyable = malloc(sizeof(destroyable));
 8001f74:	2004      	movs	r0, #4
 8001f76:	f008 fea3 	bl	800acc0 <malloc>
	destroyable->block = block;
 8001f7a:	6045      	str	r5, [r0, #4]
	destroyable->type = type;
 8001f7c:	6004      	str	r4, [r0, #0]
	return destroyable;
}
 8001f7e:	bd38      	pop	{r3, r4, r5, pc}

08001f80 <create_bg_material>:

bg_material* create_bg_material(half_byte type, uint16_t x, uint8_t y, uint16_t colors[4]) {
 8001f80:	b538      	push	{r3, r4, r5, lr}
 8001f82:	4604      	mov	r4, r0
 8001f84:	4608      	mov	r0, r1
 8001f86:	4611      	mov	r1, r2
	block* block = create_block(x, y, colors);
 8001f88:	461a      	mov	r2, r3
 8001f8a:	f7ff ffd0 	bl	8001f2e <create_block>
 8001f8e:	4605      	mov	r5, r0

	bg_material* bg_material= malloc(sizeof(bg_material));
 8001f90:	2004      	movs	r0, #4
 8001f92:	f008 fe95 	bl	800acc0 <malloc>
	bg_material->block = block;
 8001f96:	6045      	str	r5, [r0, #4]
	bg_material->type = type;
 8001f98:	6004      	str	r4, [r0, #0]
	return bg_material;
}
 8001f9a:	bd38      	pop	{r3, r4, r5, pc}

08001f9c <draw_block>:

// TODO consider adding another struct for each type of block rather than only having destroyables of different types


/* Draws a block with its colors */
void draw_block(block* block) {
 8001f9c:	b510      	push	{r4, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	4604      	mov	r4, r0

	UG_FillFrame(block->pos->x - 4, block->pos->y - 4, block->pos->x-2, block->pos->y-2, block->colors[0]);
 8001fa2:	6803      	ldr	r3, [r0, #0]
 8001fa4:	881a      	ldrh	r2, [r3, #0]
 8001fa6:	1f10      	subs	r0, r2, #4
 8001fa8:	7899      	ldrb	r1, [r3, #2]
 8001faa:	3a02      	subs	r2, #2
 8001fac:	88a3      	ldrh	r3, [r4, #4]
 8001fae:	9300      	str	r3, [sp, #0]
 8001fb0:	1e8b      	subs	r3, r1, #2
 8001fb2:	b212      	sxth	r2, r2
 8001fb4:	3904      	subs	r1, #4
 8001fb6:	b200      	sxth	r0, r0
 8001fb8:	f007 fcde 	bl	8009978 <UG_FillFrame>
	UG_FillFrame(block->pos->x-2, block->pos->y-4, block->pos->x, block->pos->y-2, block->colors[1]);
 8001fbc:	6823      	ldr	r3, [r4, #0]
 8001fbe:	881a      	ldrh	r2, [r3, #0]
 8001fc0:	1e90      	subs	r0, r2, #2
 8001fc2:	7899      	ldrb	r1, [r3, #2]
 8001fc4:	88e3      	ldrh	r3, [r4, #6]
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	1e8b      	subs	r3, r1, #2
 8001fca:	b212      	sxth	r2, r2
 8001fcc:	3904      	subs	r1, #4
 8001fce:	b200      	sxth	r0, r0
 8001fd0:	f007 fcd2 	bl	8009978 <UG_FillFrame>
	UG_FillFrame(block->pos->x-4, block->pos->y-2, block->pos->x-2, block->pos->y, block->colors[2]);
 8001fd4:	6823      	ldr	r3, [r4, #0]
 8001fd6:	881a      	ldrh	r2, [r3, #0]
 8001fd8:	1f10      	subs	r0, r2, #4
 8001fda:	789b      	ldrb	r3, [r3, #2]
 8001fdc:	3a02      	subs	r2, #2
 8001fde:	8921      	ldrh	r1, [r4, #8]
 8001fe0:	9100      	str	r1, [sp, #0]
 8001fe2:	b212      	sxth	r2, r2
 8001fe4:	1e99      	subs	r1, r3, #2
 8001fe6:	b200      	sxth	r0, r0
 8001fe8:	f007 fcc6 	bl	8009978 <UG_FillFrame>
	UG_FillFrame(block->pos->x-2, block->pos->y-2, block->pos->x, block->pos->y, block->colors[3]);
 8001fec:	6823      	ldr	r3, [r4, #0]
 8001fee:	881a      	ldrh	r2, [r3, #0]
 8001ff0:	1e90      	subs	r0, r2, #2
 8001ff2:	789b      	ldrb	r3, [r3, #2]
 8001ff4:	8961      	ldrh	r1, [r4, #10]
 8001ff6:	9100      	str	r1, [sp, #0]
 8001ff8:	b212      	sxth	r2, r2
 8001ffa:	1e99      	subs	r1, r3, #2
 8001ffc:	b200      	sxth	r0, r0
 8001ffe:	f007 fcbb 	bl	8009978 <UG_FillFrame>
}
 8002002:	b002      	add	sp, #8
 8002004:	bd10      	pop	{r4, pc}

08002006 <free_destroyable>:

		}
	}
}

void free_destroyable(destroyable* destroyable) {
 8002006:	b510      	push	{r4, lr}
 8002008:	4604      	mov	r4, r0
	free(destroyable->block);
 800200a:	6840      	ldr	r0, [r0, #4]
 800200c:	f008 fe60 	bl	800acd0 <free>
	free(destroyable);
 8002010:	4620      	mov	r0, r4
 8002012:	f008 fe5d 	bl	800acd0 <free>
}
 8002016:	bd10      	pop	{r4, pc}

08002018 <free_bg_material>:


void free_bg_material(bg_material* mat) {
 8002018:	b510      	push	{r4, lr}
 800201a:	4604      	mov	r4, r0
	free(mat->block);
 800201c:	6840      	ldr	r0, [r0, #4]
 800201e:	f008 fe57 	bl	800acd0 <free>
	free(mat);
 8002022:	4620      	mov	r0, r4
 8002024:	f008 fe54 	bl	800acd0 <free>
}
 8002028:	bd10      	pop	{r4, pc}
	...

0800202c <draw_scene>:
void draw_scene() {
 800202c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	get_scene();
 8002030:	f000 f906 	bl	8002240 <get_scene>
	for (uint8_t i = 0; i < SCENE_BLOCKS_X; i++) {
 8002034:	2500      	movs	r5, #0
 8002036:	e068      	b.n	800210a <draw_scene+0xde>
				half_byte d = { val: _dirt};
 8002038:	f36f 0603 	bfc	r6, #0, #4
				destroyable* dirt = create_destroyable(d, 4*(i+1), 4*(j+1), C_DIRT);
 800203c:	1c69      	adds	r1, r5, #1
 800203e:	1c62      	adds	r2, r4, #1
 8002040:	0092      	lsls	r2, r2, #2
 8002042:	0089      	lsls	r1, r1, #2
 8002044:	b289      	uxth	r1, r1
 8002046:	4b34      	ldr	r3, [pc, #208]	; (8002118 <draw_scene+0xec>)
 8002048:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
 800204c:	4630      	mov	r0, r6
 800204e:	f7ff ff89 	bl	8001f64 <create_destroyable>
 8002052:	4682      	mov	sl, r0
				draw_block(dirt->block);
 8002054:	6840      	ldr	r0, [r0, #4]
 8002056:	f7ff ffa1 	bl	8001f9c <draw_block>
				free_destroyable(dirt);
 800205a:	4650      	mov	r0, sl
 800205c:	f7ff ffd3 	bl	8002006 <free_destroyable>
		for (uint8_t j = 0; j < SCENE_BLOCKS_Y; j++) {
 8002060:	3401      	adds	r4, #1
 8002062:	b2e4      	uxtb	r4, r4
 8002064:	2c3b      	cmp	r4, #59	; 0x3b
 8002066:	d84e      	bhi.n	8002106 <draw_scene+0xda>
			half_byte value = SCENE[j][i]; // SCENE[y][x]
 8002068:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800206c:	eb05 1303 	add.w	r3, r5, r3, lsl #4
 8002070:	492a      	ldr	r1, [pc, #168]	; (800211c <draw_scene+0xf0>)
 8002072:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
			if (value.val == _dirt) {
 8002076:	f013 030f 	ands.w	r3, r3, #15
 800207a:	d0dd      	beq.n	8002038 <draw_scene+0xc>
			} else if (value.val == _grass) {
 800207c:	2b01      	cmp	r3, #1
 800207e:	d018      	beq.n	80020b2 <draw_scene+0x86>
			} else if (value.val == _sky) {
 8002080:	2b02      	cmp	r3, #2
 8002082:	d02b      	beq.n	80020dc <draw_scene+0xb0>
			} else if (value.val == _dirt_bg) {
 8002084:	2b03      	cmp	r3, #3
 8002086:	d1eb      	bne.n	8002060 <draw_scene+0x34>
				half_byte d = { val: _dirt_bg};
 8002088:	f363 0903 	bfi	r9, r3, #0, #4
				bg_material* dirt_bg = create_bg_material(d, 4*(i+1), 4*(j+1), C_BG_DIRT);
 800208c:	1c69      	adds	r1, r5, #1
 800208e:	1c62      	adds	r2, r4, #1
 8002090:	0092      	lsls	r2, r2, #2
 8002092:	0089      	lsls	r1, r1, #2
 8002094:	b289      	uxth	r1, r1
 8002096:	4b22      	ldr	r3, [pc, #136]	; (8002120 <draw_scene+0xf4>)
 8002098:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
 800209c:	4648      	mov	r0, r9
 800209e:	f7ff ff6f 	bl	8001f80 <create_bg_material>
 80020a2:	4682      	mov	sl, r0
				draw_block(dirt_bg->block);
 80020a4:	6840      	ldr	r0, [r0, #4]
 80020a6:	f7ff ff79 	bl	8001f9c <draw_block>
				free_bg_material(dirt_bg);
 80020aa:	4650      	mov	r0, sl
 80020ac:	f7ff ffb4 	bl	8002018 <free_bg_material>
 80020b0:	e7d6      	b.n	8002060 <draw_scene+0x34>
				half_byte g = { val: _grass };
 80020b2:	f363 0703 	bfi	r7, r3, #0, #4
				destroyable* grass = create_destroyable(g, 4*(i+1), 4*(j+1), C_GRASS);
 80020b6:	18e9      	adds	r1, r5, r3
 80020b8:	18e2      	adds	r2, r4, r3
 80020ba:	0092      	lsls	r2, r2, #2
 80020bc:	0089      	lsls	r1, r1, #2
 80020be:	b289      	uxth	r1, r1
 80020c0:	4b18      	ldr	r3, [pc, #96]	; (8002124 <draw_scene+0xf8>)
 80020c2:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
 80020c6:	4638      	mov	r0, r7
 80020c8:	f7ff ff4c 	bl	8001f64 <create_destroyable>
 80020cc:	4682      	mov	sl, r0
				draw_block(grass->block);
 80020ce:	6840      	ldr	r0, [r0, #4]
 80020d0:	f7ff ff64 	bl	8001f9c <draw_block>
				free_destroyable(grass);
 80020d4:	4650      	mov	r0, sl
 80020d6:	f7ff ff96 	bl	8002006 <free_destroyable>
 80020da:	e7c1      	b.n	8002060 <draw_scene+0x34>
				half_byte s = { val: _sky};
 80020dc:	f363 0803 	bfi	r8, r3, #0, #4
				bg_material* sky = create_bg_material(s, 4*(i+1), 4*(j+1), C_SKY);
 80020e0:	1c69      	adds	r1, r5, #1
 80020e2:	1c62      	adds	r2, r4, #1
 80020e4:	409a      	lsls	r2, r3
 80020e6:	4099      	lsls	r1, r3
 80020e8:	b289      	uxth	r1, r1
 80020ea:	4b0f      	ldr	r3, [pc, #60]	; (8002128 <draw_scene+0xfc>)
 80020ec:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
 80020f0:	4640      	mov	r0, r8
 80020f2:	f7ff ff45 	bl	8001f80 <create_bg_material>
 80020f6:	4682      	mov	sl, r0
				draw_block(sky->block);
 80020f8:	6840      	ldr	r0, [r0, #4]
 80020fa:	f7ff ff4f 	bl	8001f9c <draw_block>
				free_bg_material(sky);
 80020fe:	4650      	mov	r0, sl
 8002100:	f7ff ff8a 	bl	8002018 <free_bg_material>
 8002104:	e7ac      	b.n	8002060 <draw_scene+0x34>
	for (uint8_t i = 0; i < SCENE_BLOCKS_X; i++) {
 8002106:	3501      	adds	r5, #1
 8002108:	b2ed      	uxtb	r5, r5
 800210a:	2d4f      	cmp	r5, #79	; 0x4f
 800210c:	d801      	bhi.n	8002112 <draw_scene+0xe6>
		for (uint8_t j = 0; j < SCENE_BLOCKS_Y; j++) {
 800210e:	2400      	movs	r4, #0
 8002110:	e7a8      	b.n	8002064 <draw_scene+0x38>
}
 8002112:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002116:	bf00      	nop
 8002118:	20000008 	.word	0x20000008
 800211c:	200008bc 	.word	0x200008bc
 8002120:	20000000 	.word	0x20000000
 8002124:	20000010 	.word	0x20000010
 8002128:	20000018 	.word	0x20000018

0800212c <MX_QUADSPI1_Init>:

QSPI_HandleTypeDef hqspi1;

/* QUADSPI1 init function */
void MX_QUADSPI1_Init(void)
{
 800212c:	b508      	push	{r3, lr}
  /* USER CODE END QUADSPI1_Init 0 */

  /* USER CODE BEGIN QUADSPI1_Init 1 */

  /* USER CODE END QUADSPI1_Init 1 */
  hqspi1.Instance = QUADSPI;
 800212e:	480a      	ldr	r0, [pc, #40]	; (8002158 <MX_QUADSPI1_Init+0x2c>)
 8002130:	4b0a      	ldr	r3, [pc, #40]	; (800215c <MX_QUADSPI1_Init+0x30>)
 8002132:	6003      	str	r3, [r0, #0]
  hqspi1.Init.ClockPrescaler = 255;
 8002134:	23ff      	movs	r3, #255	; 0xff
 8002136:	6043      	str	r3, [r0, #4]
  hqspi1.Init.FifoThreshold = 1;
 8002138:	2201      	movs	r2, #1
 800213a:	6082      	str	r2, [r0, #8]
  hqspi1.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800213c:	2300      	movs	r3, #0
 800213e:	60c3      	str	r3, [r0, #12]
  hqspi1.Init.FlashSize = 1;
 8002140:	6102      	str	r2, [r0, #16]
  hqspi1.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8002142:	6143      	str	r3, [r0, #20]
  hqspi1.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8002144:	6183      	str	r3, [r0, #24]
  hqspi1.Init.FlashID = QSPI_FLASH_ID_1;
 8002146:	61c3      	str	r3, [r0, #28]
  hqspi1.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8002148:	6203      	str	r3, [r0, #32]
  if (HAL_QSPI_Init(&hqspi1) != HAL_OK)
 800214a:	f004 f813 	bl	8006174 <HAL_QSPI_Init>
 800214e:	b900      	cbnz	r0, 8002152 <MX_QUADSPI1_Init+0x26>
  }
  /* USER CODE BEGIN QUADSPI1_Init 2 */

  /* USER CODE END QUADSPI1_Init 2 */

}
 8002150:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002152:	f7ff fe6d 	bl	8001e30 <Error_Handler>
}
 8002156:	e7fb      	b.n	8002150 <MX_QUADSPI1_Init+0x24>
 8002158:	20000870 	.word	0x20000870
 800215c:	a0001000 	.word	0xa0001000

08002160 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8002160:	b570      	push	{r4, r5, r6, lr}
 8002162:	b09e      	sub	sp, #120	; 0x78
 8002164:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002166:	2100      	movs	r1, #0
 8002168:	9119      	str	r1, [sp, #100]	; 0x64
 800216a:	911a      	str	r1, [sp, #104]	; 0x68
 800216c:	911b      	str	r1, [sp, #108]	; 0x6c
 800216e:	911c      	str	r1, [sp, #112]	; 0x70
 8002170:	911d      	str	r1, [sp, #116]	; 0x74
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002172:	2254      	movs	r2, #84	; 0x54
 8002174:	a804      	add	r0, sp, #16
 8002176:	f008 fdb3 	bl	800ace0 <memset>
  if(qspiHandle->Instance==QUADSPI)
 800217a:	6822      	ldr	r2, [r4, #0]
 800217c:	4b2c      	ldr	r3, [pc, #176]	; (8002230 <HAL_QSPI_MspInit+0xd0>)
 800217e:	429a      	cmp	r2, r3
 8002180:	d001      	beq.n	8002186 <HAL_QSPI_MspInit+0x26>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8002182:	b01e      	add	sp, #120	; 0x78
 8002184:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8002186:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800218a:	9304      	str	r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800218c:	a804      	add	r0, sp, #16
 800218e:	f004 fc53 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 8002192:	2800      	cmp	r0, #0
 8002194:	d148      	bne.n	8002228 <HAL_QSPI_MspInit+0xc8>
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002196:	4b27      	ldr	r3, [pc, #156]	; (8002234 <HAL_QSPI_MspInit+0xd4>)
 8002198:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800219a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800219e:	651a      	str	r2, [r3, #80]	; 0x50
 80021a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021a2:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80021a6:	9200      	str	r2, [sp, #0]
 80021a8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80021ac:	f042 0201 	orr.w	r2, r2, #1
 80021b0:	64da      	str	r2, [r3, #76]	; 0x4c
 80021b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80021b4:	f002 0201 	and.w	r2, r2, #1
 80021b8:	9201      	str	r2, [sp, #4]
 80021ba:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80021be:	f042 0202 	orr.w	r2, r2, #2
 80021c2:	64da      	str	r2, [r3, #76]	; 0x4c
 80021c4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80021c6:	f002 0202 	and.w	r2, r2, #2
 80021ca:	9202      	str	r2, [sp, #8]
 80021cc:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80021ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80021d0:	f042 0220 	orr.w	r2, r2, #32
 80021d4:	64da      	str	r2, [r3, #76]	; 0x4c
 80021d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021d8:	f003 0320 	and.w	r3, r3, #32
 80021dc:	9303      	str	r3, [sp, #12]
 80021de:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = QSPI_IO2_Pin;
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e4:	2602      	movs	r6, #2
 80021e6:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e8:	2400      	movs	r4, #0
 80021ea:	941b      	str	r4, [sp, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ec:	941c      	str	r4, [sp, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80021ee:	250a      	movs	r5, #10
 80021f0:	951d      	str	r5, [sp, #116]	; 0x74
    HAL_GPIO_Init(QSPI_IO2_GPIO_Port, &GPIO_InitStruct);
 80021f2:	a919      	add	r1, sp, #100	; 0x64
 80021f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021f8:	f002 fa0c 	bl	8004614 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = QSPI_IO1_Pin|QSPI_IO0_Pin|QSPI_CLK_Pin|QSPI_NCS_Pin;
 80021fc:	f640 4303 	movw	r3, #3075	; 0xc03
 8002200:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002202:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	941b      	str	r4, [sp, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002206:	941c      	str	r4, [sp, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002208:	951d      	str	r5, [sp, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800220a:	a919      	add	r1, sp, #100	; 0x64
 800220c:	480a      	ldr	r0, [pc, #40]	; (8002238 <HAL_QSPI_MspInit+0xd8>)
 800220e:	f002 fa01 	bl	8004614 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = QSPI_IO3_Pin;
 8002212:	2340      	movs	r3, #64	; 0x40
 8002214:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002216:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002218:	941b      	str	r4, [sp, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800221a:	941c      	str	r4, [sp, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800221c:	951d      	str	r5, [sp, #116]	; 0x74
    HAL_GPIO_Init(QSPI_IO3_GPIO_Port, &GPIO_InitStruct);
 800221e:	a919      	add	r1, sp, #100	; 0x64
 8002220:	4806      	ldr	r0, [pc, #24]	; (800223c <HAL_QSPI_MspInit+0xdc>)
 8002222:	f002 f9f7 	bl	8004614 <HAL_GPIO_Init>
}
 8002226:	e7ac      	b.n	8002182 <HAL_QSPI_MspInit+0x22>
      Error_Handler();
 8002228:	f7ff fe02 	bl	8001e30 <Error_Handler>
 800222c:	e7b3      	b.n	8002196 <HAL_QSPI_MspInit+0x36>
 800222e:	bf00      	nop
 8002230:	a0001000 	.word	0xa0001000
 8002234:	40021000 	.word	0x40021000
 8002238:	48000400 	.word	0x48000400
 800223c:	48001400 	.word	0x48001400

08002240 <get_scene>:
	// Generate level with destroyables


}

void get_scene() {
 8002240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint16_t tl_x = camera_x - 20;
 8002244:	4b1b      	ldr	r3, [pc, #108]	; (80022b4 <get_scene+0x74>)
 8002246:	881a      	ldrh	r2, [r3, #0]
 8002248:	f1a2 0714 	sub.w	r7, r2, #20
 800224c:	b2bf      	uxth	r7, r7
	uint8_t tl_y = camera_y - 15;
 800224e:	4b1a      	ldr	r3, [pc, #104]	; (80022b8 <get_scene+0x78>)
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	f1a3 0e0f 	sub.w	lr, r3, #15
 8002256:	fa5f fe8e 	uxtb.w	lr, lr
	uint16_t bl_x = camera_x + 20;
 800225a:	3214      	adds	r2, #20
 800225c:	b295      	uxth	r5, r2
	uint8_t bl_y = camera_y + 15;
 800225e:	330f      	adds	r3, #15
 8002260:	b2de      	uxtb	r6, r3


	uint16_t x = 0;
	uint8_t y = 0;
 8002262:	2400      	movs	r4, #0
	for (uint8_t i = tl_y; i < bl_y; i++) {
 8002264:	e01e      	b.n	80022a4 <get_scene+0x64>
		for (uint16_t j = tl_x; j < bl_x; j++) {
			SCENE[y][x].val = WORLD[i][j].val;
 8002266:	eb0e 008e 	add.w	r0, lr, lr, lsl #2
 800226a:	0142      	lsls	r2, r0, #5
 800226c:	441a      	add	r2, r3
 800226e:	4813      	ldr	r0, [pc, #76]	; (80022bc <get_scene+0x7c>)
 8002270:	f810 8022 	ldrb.w	r8, [r0, r2, lsl #2]
 8002274:	4812      	ldr	r0, [pc, #72]	; (80022c0 <get_scene+0x80>)
 8002276:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 800227a:	ea4f 120c 	mov.w	r2, ip, lsl #4
 800227e:	440a      	add	r2, r1
 8002280:	f810 c022 	ldrb.w	ip, [r0, r2, lsl #2]
 8002284:	f368 0c03 	bfi	ip, r8, #0, #4
 8002288:	f800 c022 	strb.w	ip, [r0, r2, lsl #2]
			//int val = SCENE[y][x];
			x++;
 800228c:	3101      	adds	r1, #1
 800228e:	b289      	uxth	r1, r1
		for (uint16_t j = tl_x; j < bl_x; j++) {
 8002290:	3301      	adds	r3, #1
 8002292:	b29b      	uxth	r3, r3
 8002294:	42ab      	cmp	r3, r5
 8002296:	d3e6      	bcc.n	8002266 <get_scene+0x26>
		}
		x = 0;
		y++;
 8002298:	3401      	adds	r4, #1
 800229a:	b2e4      	uxtb	r4, r4
	for (uint8_t i = tl_y; i < bl_y; i++) {
 800229c:	f10e 0e01 	add.w	lr, lr, #1
 80022a0:	fa5f fe8e 	uxtb.w	lr, lr
 80022a4:	45b6      	cmp	lr, r6
 80022a6:	d202      	bcs.n	80022ae <get_scene+0x6e>
		for (uint16_t j = tl_x; j < bl_x; j++) {
 80022a8:	463b      	mov	r3, r7
 80022aa:	2100      	movs	r1, #0
 80022ac:	e7f2      	b.n	8002294 <get_scene+0x54>
	}
}
 80022ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022b2:	bf00      	nop
 80022b4:	20017fbc 	.word	0x20017fbc
 80022b8:	20017fbe 	.word	0x20017fbe
 80022bc:	200053bc 	.word	0x200053bc
 80022c0:	200008bc 	.word	0x200008bc

080022c4 <update_camera_center>:

void update_camera_center(uint16_t x, uint8_t y) {
	camera_x = x;
 80022c4:	4b02      	ldr	r3, [pc, #8]	; (80022d0 <update_camera_center+0xc>)
 80022c6:	8018      	strh	r0, [r3, #0]
	camera_y = y;
 80022c8:	4b02      	ldr	r3, [pc, #8]	; (80022d4 <update_camera_center+0x10>)
 80022ca:	8019      	strh	r1, [r3, #0]
}
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	20017fbc 	.word	0x20017fbc
 80022d4:	20017fbe 	.word	0x20017fbe

080022d8 <init_bg>:

// Initialize background materials
void init_bg(uint16_t z_height) {
 80022d8:	b510      	push	{r4, lr}
 80022da:	4604      	mov	r4, r0
	int material;
	for (uint16_t i = 0; i < WORLD_HEIGHT; i++) {
 80022dc:	2100      	movs	r1, #0
 80022de:	e017      	b.n	8002310 <init_bg+0x38>
		for (uint16_t j = 0; j < WORLD_WIDTH; j++) {
			if (i < z_height) {
				material = _sky;
			} else {
				material = _dirt_bg;
 80022e0:	f04f 0e03 	mov.w	lr, #3
			}
			WORLD[i][j].val = material;
 80022e4:	480d      	ldr	r0, [pc, #52]	; (800231c <init_bg+0x44>)
 80022e6:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80022ea:	eb03 1242 	add.w	r2, r3, r2, lsl #5
 80022ee:	f810 c022 	ldrb.w	ip, [r0, r2, lsl #2]
 80022f2:	f36e 0c03 	bfi	ip, lr, #0, #4
 80022f6:	f800 c022 	strb.w	ip, [r0, r2, lsl #2]
		for (uint16_t j = 0; j < WORLD_WIDTH; j++) {
 80022fa:	3301      	adds	r3, #1
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	2b9f      	cmp	r3, #159	; 0x9f
 8002300:	d804      	bhi.n	800230c <init_bg+0x34>
			if (i < z_height) {
 8002302:	42a1      	cmp	r1, r4
 8002304:	d2ec      	bcs.n	80022e0 <init_bg+0x8>
				material = _sky;
 8002306:	f04f 0e02 	mov.w	lr, #2
 800230a:	e7eb      	b.n	80022e4 <init_bg+0xc>
	for (uint16_t i = 0; i < WORLD_HEIGHT; i++) {
 800230c:	3101      	adds	r1, #1
 800230e:	b289      	uxth	r1, r1
 8002310:	2977      	cmp	r1, #119	; 0x77
 8002312:	d801      	bhi.n	8002318 <init_bg+0x40>
		for (uint16_t j = 0; j < WORLD_WIDTH; j++) {
 8002314:	2300      	movs	r3, #0
 8002316:	e7f2      	b.n	80022fe <init_bg+0x26>
		}
	}
}
 8002318:	bd10      	pop	{r4, pc}
 800231a:	bf00      	nop
 800231c:	200053bc 	.word	0x200053bc

08002320 <init_world>:
void init_world() {
 8002320:	b508      	push	{r3, lr}
	update_camera_center((uint16_t) floor(WORLD_WIDTH/2), zero_height);	// zero level height should be at 1/3 of the screen
 8002322:	213c      	movs	r1, #60	; 0x3c
 8002324:	2050      	movs	r0, #80	; 0x50
 8002326:	f7ff ffcd 	bl	80022c4 <update_camera_center>
	init_bg(zero_height);
 800232a:	203c      	movs	r0, #60	; 0x3c
 800232c:	f7ff ffd4 	bl	80022d8 <init_bg>
}
 8002330:	bd08      	pop	{r3, pc}
	...

08002334 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002334:	b508      	push	{r3, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002336:	4810      	ldr	r0, [pc, #64]	; (8002378 <MX_SPI1_Init+0x44>)
 8002338:	4b10      	ldr	r3, [pc, #64]	; (800237c <MX_SPI1_Init+0x48>)
 800233a:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800233c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002340:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002342:	2300      	movs	r3, #0
 8002344:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002346:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800234a:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800234c:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800234e:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002350:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002354:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002356:	2228      	movs	r2, #40	; 0x28
 8002358:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800235a:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800235c:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800235e:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002360:	2207      	movs	r2, #7
 8002362:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002364:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002366:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002368:	f004 fd22 	bl	8006db0 <HAL_SPI_Init>
 800236c:	b900      	cbnz	r0, 8002370 <MX_SPI1_Init+0x3c>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800236e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002370:	f7ff fd5e 	bl	8001e30 <Error_Handler>
}
 8002374:	e7fb      	b.n	800236e <MX_SPI1_Init+0x3a>
 8002376:	bf00      	nop
 8002378:	20017fc0 	.word	0x20017fc0
 800237c:	40013000 	.word	0x40013000

08002380 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002380:	b500      	push	{lr}
 8002382:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002384:	2300      	movs	r3, #0
 8002386:	9303      	str	r3, [sp, #12]
 8002388:	9304      	str	r3, [sp, #16]
 800238a:	9305      	str	r3, [sp, #20]
 800238c:	9306      	str	r3, [sp, #24]
 800238e:	9307      	str	r3, [sp, #28]
  if(spiHandle->Instance==SPI1)
 8002390:	6802      	ldr	r2, [r0, #0]
 8002392:	4b12      	ldr	r3, [pc, #72]	; (80023dc <HAL_SPI_MspInit+0x5c>)
 8002394:	429a      	cmp	r2, r3
 8002396:	d002      	beq.n	800239e <HAL_SPI_MspInit+0x1e>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002398:	b009      	add	sp, #36	; 0x24
 800239a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 800239e:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 80023a2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023a4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80023a8:	661a      	str	r2, [r3, #96]	; 0x60
 80023aa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023ac:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80023b0:	9201      	str	r2, [sp, #4]
 80023b2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80023b4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80023b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023ba:	64da      	str	r2, [r3, #76]	; 0x4c
 80023bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023c2:	9302      	str	r3, [sp, #8]
 80023c4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 80023c6:	231c      	movs	r3, #28
 80023c8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ca:	2302      	movs	r3, #2
 80023cc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023ce:	2305      	movs	r3, #5
 80023d0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023d2:	a903      	add	r1, sp, #12
 80023d4:	4802      	ldr	r0, [pc, #8]	; (80023e0 <HAL_SPI_MspInit+0x60>)
 80023d6:	f002 f91d 	bl	8004614 <HAL_GPIO_Init>
}
 80023da:	e7dd      	b.n	8002398 <HAL_SPI_MspInit+0x18>
 80023dc:	40013000 	.word	0x40013000
 80023e0:	48001800 	.word	0x48001800

080023e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023e4:	b500      	push	{lr}
 80023e6:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023e8:	4b0b      	ldr	r3, [pc, #44]	; (8002418 <HAL_MspInit+0x34>)
 80023ea:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023ec:	f042 0201 	orr.w	r2, r2, #1
 80023f0:	661a      	str	r2, [r3, #96]	; 0x60
 80023f2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023f4:	f002 0201 	and.w	r2, r2, #1
 80023f8:	9200      	str	r2, [sp, #0]
 80023fa:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023fc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80023fe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002402:	659a      	str	r2, [r3, #88]	; 0x58
 8002404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800240a:	9301      	str	r3, [sp, #4]
 800240c:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800240e:	f003 fe7d 	bl	800610c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002412:	b003      	add	sp, #12
 8002414:	f85d fb04 	ldr.w	pc, [sp], #4
 8002418:	40021000 	.word	0x40021000

0800241c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800241c:	e7fe      	b.n	800241c <NMI_Handler>

0800241e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800241e:	e7fe      	b.n	800241e <HardFault_Handler>

08002420 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002420:	e7fe      	b.n	8002420 <MemManage_Handler>

08002422 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002422:	e7fe      	b.n	8002422 <BusFault_Handler>

08002424 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002424:	e7fe      	b.n	8002424 <UsageFault_Handler>

08002426 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002426:	4770      	bx	lr

08002428 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002428:	4770      	bx	lr

0800242a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800242a:	4770      	bx	lr

0800242c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800242c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800242e:	f000 febd 	bl	80031ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002432:	bd08      	pop	{r3, pc}

08002434 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002434:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 8002436:	4802      	ldr	r0, [pc, #8]	; (8002440 <DMA1_Channel1_IRQHandler+0xc>)
 8002438:	f001 ff57 	bl	80042ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800243c:	bd08      	pop	{r3, pc}
 800243e:	bf00      	nop
 8002440:	200005f8 	.word	0x200005f8

08002444 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002444:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002446:	4802      	ldr	r0, [pc, #8]	; (8002450 <DMA1_Channel3_IRQHandler+0xc>)
 8002448:	f001 ff4f 	bl	80042ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800244c:	bd08      	pop	{r3, pc}
 800244e:	bf00      	nop
 8002450:	20000718 	.word	0x20000718

08002454 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002454:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002456:	4802      	ldr	r0, [pc, #8]	; (8002460 <DMA1_Channel4_IRQHandler+0xc>)
 8002458:	f001 ff47 	bl	80042ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800245c:	bd08      	pop	{r3, pc}
 800245e:	bf00      	nop
 8002460:	20000778 	.word	0x20000778

08002464 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002464:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8002466:	4802      	ldr	r0, [pc, #8]	; (8002470 <DMA1_Channel5_IRQHandler+0xc>)
 8002468:	f001 ff3f 	bl	80042ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800246c:	bd08      	pop	{r3, pc}
 800246e:	bf00      	nop
 8002470:	2000054c 	.word	0x2000054c

08002474 <DMA1_Channel6_IRQHandler>:
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002474:	4770      	bx	lr

08002476 <DMA1_Channel7_IRQHandler>:
  /* USER CODE END DMA1_Channel7_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002476:	4770      	bx	lr

08002478 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8002478:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800247a:	4802      	ldr	r0, [pc, #8]	; (8002484 <USB_LP_IRQHandler+0xc>)
 800247c:	f003 fb7d 	bl	8005b7a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002480:	bd08      	pop	{r3, pc}
 8002482:	bf00      	nop
 8002484:	200198e4 	.word	0x200198e4

08002488 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8002488:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800248a:	4802      	ldr	r0, [pc, #8]	; (8002494 <I2C1_EV_IRQHandler+0xc>)
 800248c:	f002 fa58 	bl	8004940 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002490:	bd08      	pop	{r3, pc}
 8002492:	bf00      	nop
 8002494:	200007d8 	.word	0x200007d8

08002498 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002498:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800249a:	4802      	ldr	r0, [pc, #8]	; (80024a4 <I2C1_ER_IRQHandler+0xc>)
 800249c:	f002 fd1b 	bl	8004ed6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80024a0:	bd08      	pop	{r3, pc}
 80024a2:	bf00      	nop
 80024a4:	200007d8 	.word	0x200007d8

080024a8 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80024a8:	2001      	movs	r0, #1
 80024aa:	4770      	bx	lr

080024ac <_kill>:

int _kill(int pid, int sig)
{
 80024ac:	b508      	push	{r3, lr}
	errno = EINVAL;
 80024ae:	f008 fbdd 	bl	800ac6c <__errno>
 80024b2:	2316      	movs	r3, #22
 80024b4:	6003      	str	r3, [r0, #0]
	return -1;
}
 80024b6:	f04f 30ff 	mov.w	r0, #4294967295
 80024ba:	bd08      	pop	{r3, pc}

080024bc <_exit>:

void _exit (int status)
{
 80024bc:	b508      	push	{r3, lr}
	_kill(status, -1);
 80024be:	f04f 31ff 	mov.w	r1, #4294967295
 80024c2:	f7ff fff3 	bl	80024ac <_kill>
	while (1) {}		/* Make sure we hang here */
 80024c6:	e7fe      	b.n	80024c6 <_exit+0xa>

080024c8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024c8:	b570      	push	{r4, r5, r6, lr}
 80024ca:	460c      	mov	r4, r1
 80024cc:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ce:	2500      	movs	r5, #0
 80024d0:	e006      	b.n	80024e0 <_read+0x18>
	{
		*ptr++ = __io_getchar();
 80024d2:	f3af 8000 	nop.w
 80024d6:	4621      	mov	r1, r4
 80024d8:	f801 0b01 	strb.w	r0, [r1], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024dc:	3501      	adds	r5, #1
		*ptr++ = __io_getchar();
 80024de:	460c      	mov	r4, r1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024e0:	42b5      	cmp	r5, r6
 80024e2:	dbf6      	blt.n	80024d2 <_read+0xa>
	}

return len;
}
 80024e4:	4630      	mov	r0, r6
 80024e6:	bd70      	pop	{r4, r5, r6, pc}

080024e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024e8:	b570      	push	{r4, r5, r6, lr}
 80024ea:	460c      	mov	r4, r1
 80024ec:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ee:	2500      	movs	r5, #0
 80024f0:	e004      	b.n	80024fc <_write+0x14>
	{
		__io_putchar(*ptr++);
 80024f2:	f814 0b01 	ldrb.w	r0, [r4], #1
 80024f6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024fa:	3501      	adds	r5, #1
 80024fc:	42b5      	cmp	r5, r6
 80024fe:	dbf8      	blt.n	80024f2 <_write+0xa>
	}
	return len;
}
 8002500:	4630      	mov	r0, r6
 8002502:	bd70      	pop	{r4, r5, r6, pc}

08002504 <_close>:

int _close(int file)
{
	return -1;
}
 8002504:	f04f 30ff 	mov.w	r0, #4294967295
 8002508:	4770      	bx	lr

0800250a <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800250a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800250e:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002510:	2000      	movs	r0, #0
 8002512:	4770      	bx	lr

08002514 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002514:	2001      	movs	r0, #1
 8002516:	4770      	bx	lr

08002518 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002518:	2000      	movs	r0, #0
 800251a:	4770      	bx	lr

0800251c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800251c:	b510      	push	{r4, lr}
 800251e:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002520:	4a0c      	ldr	r2, [pc, #48]	; (8002554 <_sbrk+0x38>)
 8002522:	490d      	ldr	r1, [pc, #52]	; (8002558 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002524:	480d      	ldr	r0, [pc, #52]	; (800255c <_sbrk+0x40>)
 8002526:	6800      	ldr	r0, [r0, #0]
 8002528:	b140      	cbz	r0, 800253c <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800252a:	480c      	ldr	r0, [pc, #48]	; (800255c <_sbrk+0x40>)
 800252c:	6800      	ldr	r0, [r0, #0]
 800252e:	4403      	add	r3, r0
 8002530:	1a52      	subs	r2, r2, r1
 8002532:	4293      	cmp	r3, r2
 8002534:	d806      	bhi.n	8002544 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002536:	4a09      	ldr	r2, [pc, #36]	; (800255c <_sbrk+0x40>)
 8002538:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800253a:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800253c:	4807      	ldr	r0, [pc, #28]	; (800255c <_sbrk+0x40>)
 800253e:	4c08      	ldr	r4, [pc, #32]	; (8002560 <_sbrk+0x44>)
 8002540:	6004      	str	r4, [r0, #0]
 8002542:	e7f2      	b.n	800252a <_sbrk+0xe>
    errno = ENOMEM;
 8002544:	f008 fb92 	bl	800ac6c <__errno>
 8002548:	230c      	movs	r3, #12
 800254a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800254c:	f04f 30ff 	mov.w	r0, #4294967295
 8002550:	e7f3      	b.n	800253a <_sbrk+0x1e>
 8002552:	bf00      	nop
 8002554:	20020000 	.word	0x20020000
 8002558:	00000400 	.word	0x00000400
 800255c:	20018024 	.word	0x20018024
 8002560:	20019e08 	.word	0x20019e08

08002564 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002564:	4a03      	ldr	r2, [pc, #12]	; (8002574 <SystemInit+0x10>)
 8002566:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800256a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800256e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002572:	4770      	bx	lr
 8002574:	e000ed00 	.word	0xe000ed00

08002578 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim20);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002578:	b084      	sub	sp, #16

  if(tim_baseHandle->Instance==TIM5)
 800257a:	6803      	ldr	r3, [r0, #0]
 800257c:	4a1c      	ldr	r2, [pc, #112]	; (80025f0 <HAL_TIM_Base_MspInit+0x78>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d013      	beq.n	80025aa <HAL_TIM_Base_MspInit+0x32>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM8)
 8002582:	4a1c      	ldr	r2, [pc, #112]	; (80025f4 <HAL_TIM_Base_MspInit+0x7c>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d01c      	beq.n	80025c2 <HAL_TIM_Base_MspInit+0x4a>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM15)
 8002588:	4a1b      	ldr	r2, [pc, #108]	; (80025f8 <HAL_TIM_Base_MspInit+0x80>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d024      	beq.n	80025d8 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM20)
 800258e:	4a1b      	ldr	r2, [pc, #108]	; (80025fc <HAL_TIM_Base_MspInit+0x84>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d114      	bne.n	80025be <HAL_TIM_Base_MspInit+0x46>
  {
  /* USER CODE BEGIN TIM20_MspInit 0 */

  /* USER CODE END TIM20_MspInit 0 */
    /* TIM20 clock enable */
    __HAL_RCC_TIM20_CLK_ENABLE();
 8002594:	4b1a      	ldr	r3, [pc, #104]	; (8002600 <HAL_TIM_Base_MspInit+0x88>)
 8002596:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002598:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800259c:	661a      	str	r2, [r3, #96]	; 0x60
 800259e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025a4:	9303      	str	r3, [sp, #12]
 80025a6:	9b03      	ldr	r3, [sp, #12]
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 80025a8:	e009      	b.n	80025be <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80025aa:	4b15      	ldr	r3, [pc, #84]	; (8002600 <HAL_TIM_Base_MspInit+0x88>)
 80025ac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80025ae:	f042 0208 	orr.w	r2, r2, #8
 80025b2:	659a      	str	r2, [r3, #88]	; 0x58
 80025b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025b6:	f003 0308 	and.w	r3, r3, #8
 80025ba:	9300      	str	r3, [sp, #0]
 80025bc:	9b00      	ldr	r3, [sp, #0]
}
 80025be:	b004      	add	sp, #16
 80025c0:	4770      	bx	lr
    __HAL_RCC_TIM8_CLK_ENABLE();
 80025c2:	4b0f      	ldr	r3, [pc, #60]	; (8002600 <HAL_TIM_Base_MspInit+0x88>)
 80025c4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80025c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025ca:	661a      	str	r2, [r3, #96]	; 0x60
 80025cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025d2:	9301      	str	r3, [sp, #4]
 80025d4:	9b01      	ldr	r3, [sp, #4]
 80025d6:	e7f2      	b.n	80025be <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80025d8:	4b09      	ldr	r3, [pc, #36]	; (8002600 <HAL_TIM_Base_MspInit+0x88>)
 80025da:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80025dc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80025e0:	661a      	str	r2, [r3, #96]	; 0x60
 80025e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025e8:	9302      	str	r3, [sp, #8]
 80025ea:	9b02      	ldr	r3, [sp, #8]
 80025ec:	e7e7      	b.n	80025be <HAL_TIM_Base_MspInit+0x46>
 80025ee:	bf00      	nop
 80025f0:	40000c00 	.word	0x40000c00
 80025f4:	40013400 	.word	0x40013400
 80025f8:	40014000 	.word	0x40014000
 80025fc:	40015000 	.word	0x40015000
 8002600:	40021000 	.word	0x40021000

08002604 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002604:	b500      	push	{lr}
 8002606:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002608:	2300      	movs	r3, #0
 800260a:	9305      	str	r3, [sp, #20]
 800260c:	9306      	str	r3, [sp, #24]
 800260e:	9307      	str	r3, [sp, #28]
 8002610:	9308      	str	r3, [sp, #32]
 8002612:	9309      	str	r3, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM5)
 8002614:	6803      	ldr	r3, [r0, #0]
 8002616:	4a33      	ldr	r2, [pc, #204]	; (80026e4 <HAL_TIM_MspPostInit+0xe0>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d00b      	beq.n	8002634 <HAL_TIM_MspPostInit+0x30>

  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM8)
 800261c:	4a32      	ldr	r2, [pc, #200]	; (80026e8 <HAL_TIM_MspPostInit+0xe4>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d01e      	beq.n	8002660 <HAL_TIM_MspPostInit+0x5c>

  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM15)
 8002622:	4a32      	ldr	r2, [pc, #200]	; (80026ec <HAL_TIM_MspPostInit+0xe8>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d031      	beq.n	800268c <HAL_TIM_MspPostInit+0x88>

  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM20)
 8002628:	4a31      	ldr	r2, [pc, #196]	; (80026f0 <HAL_TIM_MspPostInit+0xec>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d044      	beq.n	80026b8 <HAL_TIM_MspPostInit+0xb4>
  /* USER CODE BEGIN TIM20_MspPostInit 1 */

  /* USER CODE END TIM20_MspPostInit 1 */
  }

}
 800262e:	b00b      	add	sp, #44	; 0x2c
 8002630:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002634:	4b2f      	ldr	r3, [pc, #188]	; (80026f4 <HAL_TIM_MspPostInit+0xf0>)
 8002636:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002638:	f042 0220 	orr.w	r2, r2, #32
 800263c:	64da      	str	r2, [r3, #76]	; 0x4c
 800263e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002640:	f003 0320 	and.w	r3, r3, #32
 8002644:	9301      	str	r3, [sp, #4]
 8002646:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = PWM2_Pin|PWM3_Pin|PWM4_Pin;
 8002648:	f44f 7360 	mov.w	r3, #896	; 0x380
 800264c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264e:	2302      	movs	r3, #2
 8002650:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM5;
 8002652:	2306      	movs	r3, #6
 8002654:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002656:	a905      	add	r1, sp, #20
 8002658:	4827      	ldr	r0, [pc, #156]	; (80026f8 <HAL_TIM_MspPostInit+0xf4>)
 800265a:	f001 ffdb 	bl	8004614 <HAL_GPIO_Init>
 800265e:	e7e6      	b.n	800262e <HAL_TIM_MspPostInit+0x2a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002660:	4b24      	ldr	r3, [pc, #144]	; (80026f4 <HAL_TIM_MspPostInit+0xf0>)
 8002662:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002664:	f042 0204 	orr.w	r2, r2, #4
 8002668:	64da      	str	r2, [r3, #76]	; 0x4c
 800266a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800266c:	f003 0304 	and.w	r3, r3, #4
 8002670:	9302      	str	r3, [sp, #8]
 8002672:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = PWM10_Pin|PWM11_Pin|PWM12_Pin|PWM13_Pin;
 8002674:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002678:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800267a:	2302      	movs	r3, #2
 800267c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800267e:	2304      	movs	r3, #4
 8002680:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002682:	a905      	add	r1, sp, #20
 8002684:	481d      	ldr	r0, [pc, #116]	; (80026fc <HAL_TIM_MspPostInit+0xf8>)
 8002686:	f001 ffc5 	bl	8004614 <HAL_GPIO_Init>
 800268a:	e7d0      	b.n	800262e <HAL_TIM_MspPostInit+0x2a>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800268c:	4b19      	ldr	r3, [pc, #100]	; (80026f4 <HAL_TIM_MspPostInit+0xf0>)
 800268e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002690:	f042 0220 	orr.w	r2, r2, #32
 8002694:	64da      	str	r2, [r3, #76]	; 0x4c
 8002696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002698:	f003 0320 	and.w	r3, r3, #32
 800269c:	9303      	str	r3, [sp, #12]
 800269e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = PWM5_Pin;
 80026a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026a4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a6:	2302      	movs	r3, #2
 80026a8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM15;
 80026aa:	2303      	movs	r3, #3
 80026ac:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(PWM5_GPIO_Port, &GPIO_InitStruct);
 80026ae:	a905      	add	r1, sp, #20
 80026b0:	4811      	ldr	r0, [pc, #68]	; (80026f8 <HAL_TIM_MspPostInit+0xf4>)
 80026b2:	f001 ffaf 	bl	8004614 <HAL_GPIO_Init>
 80026b6:	e7ba      	b.n	800262e <HAL_TIM_MspPostInit+0x2a>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80026b8:	4b0e      	ldr	r3, [pc, #56]	; (80026f4 <HAL_TIM_MspPostInit+0xf0>)
 80026ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80026bc:	f042 0220 	orr.w	r2, r2, #32
 80026c0:	64da      	str	r2, [r3, #76]	; 0x4c
 80026c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026c4:	f003 0320 	and.w	r3, r3, #32
 80026c8:	9304      	str	r3, [sp, #16]
 80026ca:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = PWM6_Pin|PWM7_Pin|PWM8_Pin|PWM9_Pin;
 80026cc:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80026d0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d2:	2302      	movs	r3, #2
 80026d4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM20;
 80026d6:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80026d8:	a905      	add	r1, sp, #20
 80026da:	4807      	ldr	r0, [pc, #28]	; (80026f8 <HAL_TIM_MspPostInit+0xf4>)
 80026dc:	f001 ff9a 	bl	8004614 <HAL_GPIO_Init>
}
 80026e0:	e7a5      	b.n	800262e <HAL_TIM_MspPostInit+0x2a>
 80026e2:	bf00      	nop
 80026e4:	40000c00 	.word	0x40000c00
 80026e8:	40013400 	.word	0x40013400
 80026ec:	40014000 	.word	0x40014000
 80026f0:	40015000 	.word	0x40015000
 80026f4:	40021000 	.word	0x40021000
 80026f8:	48001400 	.word	0x48001400
 80026fc:	48000800 	.word	0x48000800

08002700 <MX_TIM5_Init>:
{
 8002700:	b500      	push	{lr}
 8002702:	b08f      	sub	sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002704:	2300      	movs	r3, #0
 8002706:	930a      	str	r3, [sp, #40]	; 0x28
 8002708:	930b      	str	r3, [sp, #44]	; 0x2c
 800270a:	930c      	str	r3, [sp, #48]	; 0x30
 800270c:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800270e:	9307      	str	r3, [sp, #28]
 8002710:	9308      	str	r3, [sp, #32]
 8002712:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002714:	9300      	str	r3, [sp, #0]
 8002716:	9301      	str	r3, [sp, #4]
 8002718:	9302      	str	r3, [sp, #8]
 800271a:	9303      	str	r3, [sp, #12]
 800271c:	9304      	str	r3, [sp, #16]
 800271e:	9305      	str	r3, [sp, #20]
 8002720:	9306      	str	r3, [sp, #24]
  htim5.Instance = TIM5;
 8002722:	4830      	ldr	r0, [pc, #192]	; (80027e4 <MX_TIM5_Init+0xe4>)
 8002724:	4a30      	ldr	r2, [pc, #192]	; (80027e8 <MX_TIM5_Init+0xe8>)
 8002726:	6002      	str	r2, [r0, #0]
  htim5.Init.Prescaler = 10;
 8002728:	220a      	movs	r2, #10
 800272a:	6042      	str	r2, [r0, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800272c:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 10000;
 800272e:	f242 7210 	movw	r2, #10000	; 0x2710
 8002732:	60c2      	str	r2, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002734:	6103      	str	r3, [r0, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002736:	2380      	movs	r3, #128	; 0x80
 8002738:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800273a:	f004 fde1 	bl	8007300 <HAL_TIM_Base_Init>
 800273e:	2800      	cmp	r0, #0
 8002740:	d13a      	bne.n	80027b8 <MX_TIM5_Init+0xb8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002742:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002746:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002748:	a90a      	add	r1, sp, #40	; 0x28
 800274a:	4826      	ldr	r0, [pc, #152]	; (80027e4 <MX_TIM5_Init+0xe4>)
 800274c:	f004 ff30 	bl	80075b0 <HAL_TIM_ConfigClockSource>
 8002750:	2800      	cmp	r0, #0
 8002752:	d134      	bne.n	80027be <MX_TIM5_Init+0xbe>
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002754:	4823      	ldr	r0, [pc, #140]	; (80027e4 <MX_TIM5_Init+0xe4>)
 8002756:	f004 fe03 	bl	8007360 <HAL_TIM_PWM_Init>
 800275a:	2800      	cmp	r0, #0
 800275c:	d132      	bne.n	80027c4 <MX_TIM5_Init+0xc4>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800275e:	2300      	movs	r3, #0
 8002760:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002762:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002764:	a907      	add	r1, sp, #28
 8002766:	481f      	ldr	r0, [pc, #124]	; (80027e4 <MX_TIM5_Init+0xe4>)
 8002768:	f004 ffcc 	bl	8007704 <HAL_TIMEx_MasterConfigSynchronization>
 800276c:	bb68      	cbnz	r0, 80027ca <MX_TIM5_Init+0xca>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800276e:	2360      	movs	r3, #96	; 0x60
 8002770:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 200;
 8002772:	23c8      	movs	r3, #200	; 0xc8
 8002774:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002776:	2300      	movs	r3, #0
 8002778:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800277a:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800277c:	2204      	movs	r2, #4
 800277e:	4669      	mov	r1, sp
 8002780:	4818      	ldr	r0, [pc, #96]	; (80027e4 <MX_TIM5_Init+0xe4>)
 8002782:	f004 fe6b 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 8002786:	bb18      	cbnz	r0, 80027d0 <MX_TIM5_Init+0xd0>
  sConfigOC.Pulse = 400;
 8002788:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800278c:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800278e:	2208      	movs	r2, #8
 8002790:	4669      	mov	r1, sp
 8002792:	4814      	ldr	r0, [pc, #80]	; (80027e4 <MX_TIM5_Init+0xe4>)
 8002794:	f004 fe62 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 8002798:	b9e8      	cbnz	r0, 80027d6 <MX_TIM5_Init+0xd6>
  sConfigOC.Pulse = 600;
 800279a:	f44f 7316 	mov.w	r3, #600	; 0x258
 800279e:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80027a0:	220c      	movs	r2, #12
 80027a2:	4669      	mov	r1, sp
 80027a4:	480f      	ldr	r0, [pc, #60]	; (80027e4 <MX_TIM5_Init+0xe4>)
 80027a6:	f004 fe59 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 80027aa:	b9b8      	cbnz	r0, 80027dc <MX_TIM5_Init+0xdc>
  HAL_TIM_MspPostInit(&htim5);
 80027ac:	480d      	ldr	r0, [pc, #52]	; (80027e4 <MX_TIM5_Init+0xe4>)
 80027ae:	f7ff ff29 	bl	8002604 <HAL_TIM_MspPostInit>
}
 80027b2:	b00f      	add	sp, #60	; 0x3c
 80027b4:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80027b8:	f7ff fb3a 	bl	8001e30 <Error_Handler>
 80027bc:	e7c1      	b.n	8002742 <MX_TIM5_Init+0x42>
    Error_Handler();
 80027be:	f7ff fb37 	bl	8001e30 <Error_Handler>
 80027c2:	e7c7      	b.n	8002754 <MX_TIM5_Init+0x54>
    Error_Handler();
 80027c4:	f7ff fb34 	bl	8001e30 <Error_Handler>
 80027c8:	e7c9      	b.n	800275e <MX_TIM5_Init+0x5e>
    Error_Handler();
 80027ca:	f7ff fb31 	bl	8001e30 <Error_Handler>
 80027ce:	e7ce      	b.n	800276e <MX_TIM5_Init+0x6e>
    Error_Handler();
 80027d0:	f7ff fb2e 	bl	8001e30 <Error_Handler>
 80027d4:	e7d8      	b.n	8002788 <MX_TIM5_Init+0x88>
    Error_Handler();
 80027d6:	f7ff fb2b 	bl	8001e30 <Error_Handler>
 80027da:	e7de      	b.n	800279a <MX_TIM5_Init+0x9a>
    Error_Handler();
 80027dc:	f7ff fb28 	bl	8001e30 <Error_Handler>
 80027e0:	e7e4      	b.n	80027ac <MX_TIM5_Init+0xac>
 80027e2:	bf00      	nop
 80027e4:	200180c0 	.word	0x200180c0
 80027e8:	40000c00 	.word	0x40000c00

080027ec <MX_TIM8_Init>:
{
 80027ec:	b510      	push	{r4, lr}
 80027ee:	b09c      	sub	sp, #112	; 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027f0:	2400      	movs	r4, #0
 80027f2:	9418      	str	r4, [sp, #96]	; 0x60
 80027f4:	9419      	str	r4, [sp, #100]	; 0x64
 80027f6:	941a      	str	r4, [sp, #104]	; 0x68
 80027f8:	941b      	str	r4, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027fa:	9415      	str	r4, [sp, #84]	; 0x54
 80027fc:	9416      	str	r4, [sp, #88]	; 0x58
 80027fe:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002800:	940e      	str	r4, [sp, #56]	; 0x38
 8002802:	940f      	str	r4, [sp, #60]	; 0x3c
 8002804:	9410      	str	r4, [sp, #64]	; 0x40
 8002806:	9411      	str	r4, [sp, #68]	; 0x44
 8002808:	9412      	str	r4, [sp, #72]	; 0x48
 800280a:	9413      	str	r4, [sp, #76]	; 0x4c
 800280c:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800280e:	2234      	movs	r2, #52	; 0x34
 8002810:	4621      	mov	r1, r4
 8002812:	a801      	add	r0, sp, #4
 8002814:	f008 fa64 	bl	800ace0 <memset>
  htim8.Instance = TIM8;
 8002818:	4846      	ldr	r0, [pc, #280]	; (8002934 <MX_TIM8_Init+0x148>)
 800281a:	4b47      	ldr	r3, [pc, #284]	; (8002938 <MX_TIM8_Init+0x14c>)
 800281c:	6003      	str	r3, [r0, #0]
  htim8.Init.Prescaler = 0;
 800281e:	6044      	str	r4, [r0, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002820:	6084      	str	r4, [r0, #8]
  htim8.Init.Period = 65535;
 8002822:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002826:	60c3      	str	r3, [r0, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002828:	6104      	str	r4, [r0, #16]
  htim8.Init.RepetitionCounter = 0;
 800282a:	6144      	str	r4, [r0, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800282c:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800282e:	f004 fd67 	bl	8007300 <HAL_TIM_Base_Init>
 8002832:	2800      	cmp	r0, #0
 8002834:	d162      	bne.n	80028fc <MX_TIM8_Init+0x110>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002836:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800283a:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800283c:	a918      	add	r1, sp, #96	; 0x60
 800283e:	483d      	ldr	r0, [pc, #244]	; (8002934 <MX_TIM8_Init+0x148>)
 8002840:	f004 feb6 	bl	80075b0 <HAL_TIM_ConfigClockSource>
 8002844:	2800      	cmp	r0, #0
 8002846:	d15c      	bne.n	8002902 <MX_TIM8_Init+0x116>
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002848:	483a      	ldr	r0, [pc, #232]	; (8002934 <MX_TIM8_Init+0x148>)
 800284a:	f004 fd89 	bl	8007360 <HAL_TIM_PWM_Init>
 800284e:	2800      	cmp	r0, #0
 8002850:	d15a      	bne.n	8002908 <MX_TIM8_Init+0x11c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002852:	2300      	movs	r3, #0
 8002854:	9315      	str	r3, [sp, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002856:	9316      	str	r3, [sp, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002858:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800285a:	a915      	add	r1, sp, #84	; 0x54
 800285c:	4835      	ldr	r0, [pc, #212]	; (8002934 <MX_TIM8_Init+0x148>)
 800285e:	f004 ff51 	bl	8007704 <HAL_TIMEx_MasterConfigSynchronization>
 8002862:	2800      	cmp	r0, #0
 8002864:	d153      	bne.n	800290e <MX_TIM8_Init+0x122>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002866:	2360      	movs	r3, #96	; 0x60
 8002868:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 1000;
 800286a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800286e:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002870:	2200      	movs	r2, #0
 8002872:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002874:	9211      	str	r2, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002876:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002878:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800287a:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800287c:	a90e      	add	r1, sp, #56	; 0x38
 800287e:	482d      	ldr	r0, [pc, #180]	; (8002934 <MX_TIM8_Init+0x148>)
 8002880:	f004 fdec 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 8002884:	2800      	cmp	r0, #0
 8002886:	d145      	bne.n	8002914 <MX_TIM8_Init+0x128>
  sConfigOC.Pulse = 2000;
 8002888:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800288c:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800288e:	2204      	movs	r2, #4
 8002890:	a90e      	add	r1, sp, #56	; 0x38
 8002892:	4828      	ldr	r0, [pc, #160]	; (8002934 <MX_TIM8_Init+0x148>)
 8002894:	f004 fde2 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 8002898:	2800      	cmp	r0, #0
 800289a:	d13e      	bne.n	800291a <MX_TIM8_Init+0x12e>
  sConfigOC.Pulse = 4000;
 800289c:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 80028a0:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80028a2:	2208      	movs	r2, #8
 80028a4:	a90e      	add	r1, sp, #56	; 0x38
 80028a6:	4823      	ldr	r0, [pc, #140]	; (8002934 <MX_TIM8_Init+0x148>)
 80028a8:	f004 fdd8 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 80028ac:	2800      	cmp	r0, #0
 80028ae:	d137      	bne.n	8002920 <MX_TIM8_Init+0x134>
  sConfigOC.Pulse = 8000;
 80028b0:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80028b4:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80028b6:	220c      	movs	r2, #12
 80028b8:	a90e      	add	r1, sp, #56	; 0x38
 80028ba:	481e      	ldr	r0, [pc, #120]	; (8002934 <MX_TIM8_Init+0x148>)
 80028bc:	f004 fdce 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 80028c0:	2800      	cmp	r0, #0
 80028c2:	d130      	bne.n	8002926 <MX_TIM8_Init+0x13a>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80028c4:	2300      	movs	r3, #0
 80028c6:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80028c8:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80028ca:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80028cc:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80028ce:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80028d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028d4:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80028d6:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80028d8:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80028da:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80028dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80028e0:	920a      	str	r2, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80028e2:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80028e4:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80028e6:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80028e8:	a901      	add	r1, sp, #4
 80028ea:	4812      	ldr	r0, [pc, #72]	; (8002934 <MX_TIM8_Init+0x148>)
 80028ec:	f004 ff60 	bl	80077b0 <HAL_TIMEx_ConfigBreakDeadTime>
 80028f0:	b9e0      	cbnz	r0, 800292c <MX_TIM8_Init+0x140>
  HAL_TIM_MspPostInit(&htim8);
 80028f2:	4810      	ldr	r0, [pc, #64]	; (8002934 <MX_TIM8_Init+0x148>)
 80028f4:	f7ff fe86 	bl	8002604 <HAL_TIM_MspPostInit>
}
 80028f8:	b01c      	add	sp, #112	; 0x70
 80028fa:	bd10      	pop	{r4, pc}
    Error_Handler();
 80028fc:	f7ff fa98 	bl	8001e30 <Error_Handler>
 8002900:	e799      	b.n	8002836 <MX_TIM8_Init+0x4a>
    Error_Handler();
 8002902:	f7ff fa95 	bl	8001e30 <Error_Handler>
 8002906:	e79f      	b.n	8002848 <MX_TIM8_Init+0x5c>
    Error_Handler();
 8002908:	f7ff fa92 	bl	8001e30 <Error_Handler>
 800290c:	e7a1      	b.n	8002852 <MX_TIM8_Init+0x66>
    Error_Handler();
 800290e:	f7ff fa8f 	bl	8001e30 <Error_Handler>
 8002912:	e7a8      	b.n	8002866 <MX_TIM8_Init+0x7a>
    Error_Handler();
 8002914:	f7ff fa8c 	bl	8001e30 <Error_Handler>
 8002918:	e7b6      	b.n	8002888 <MX_TIM8_Init+0x9c>
    Error_Handler();
 800291a:	f7ff fa89 	bl	8001e30 <Error_Handler>
 800291e:	e7bd      	b.n	800289c <MX_TIM8_Init+0xb0>
    Error_Handler();
 8002920:	f7ff fa86 	bl	8001e30 <Error_Handler>
 8002924:	e7c4      	b.n	80028b0 <MX_TIM8_Init+0xc4>
    Error_Handler();
 8002926:	f7ff fa83 	bl	8001e30 <Error_Handler>
 800292a:	e7cb      	b.n	80028c4 <MX_TIM8_Init+0xd8>
    Error_Handler();
 800292c:	f7ff fa80 	bl	8001e30 <Error_Handler>
 8002930:	e7df      	b.n	80028f2 <MX_TIM8_Init+0x106>
 8002932:	bf00      	nop
 8002934:	2001810c 	.word	0x2001810c
 8002938:	40013400 	.word	0x40013400

0800293c <MX_TIM15_Init>:
{
 800293c:	b510      	push	{r4, lr}
 800293e:	b09c      	sub	sp, #112	; 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002940:	2400      	movs	r4, #0
 8002942:	9418      	str	r4, [sp, #96]	; 0x60
 8002944:	9419      	str	r4, [sp, #100]	; 0x64
 8002946:	941a      	str	r4, [sp, #104]	; 0x68
 8002948:	941b      	str	r4, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800294a:	9415      	str	r4, [sp, #84]	; 0x54
 800294c:	9416      	str	r4, [sp, #88]	; 0x58
 800294e:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002950:	940e      	str	r4, [sp, #56]	; 0x38
 8002952:	940f      	str	r4, [sp, #60]	; 0x3c
 8002954:	9410      	str	r4, [sp, #64]	; 0x40
 8002956:	9411      	str	r4, [sp, #68]	; 0x44
 8002958:	9412      	str	r4, [sp, #72]	; 0x48
 800295a:	9413      	str	r4, [sp, #76]	; 0x4c
 800295c:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800295e:	2234      	movs	r2, #52	; 0x34
 8002960:	4621      	mov	r1, r4
 8002962:	a801      	add	r0, sp, #4
 8002964:	f008 f9bc 	bl	800ace0 <memset>
  htim15.Instance = TIM15;
 8002968:	482e      	ldr	r0, [pc, #184]	; (8002a24 <MX_TIM15_Init+0xe8>)
 800296a:	4b2f      	ldr	r3, [pc, #188]	; (8002a28 <MX_TIM15_Init+0xec>)
 800296c:	6003      	str	r3, [r0, #0]
  htim15.Init.Prescaler = 0;
 800296e:	6044      	str	r4, [r0, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002970:	6084      	str	r4, [r0, #8]
  htim15.Init.Period = 32768;
 8002972:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002976:	60c3      	str	r3, [r0, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002978:	6104      	str	r4, [r0, #16]
  htim15.Init.RepetitionCounter = 0;
 800297a:	6144      	str	r4, [r0, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800297c:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800297e:	f004 fcbf 	bl	8007300 <HAL_TIM_Base_Init>
 8002982:	2800      	cmp	r0, #0
 8002984:	d13c      	bne.n	8002a00 <MX_TIM15_Init+0xc4>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002986:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800298a:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800298c:	a918      	add	r1, sp, #96	; 0x60
 800298e:	4825      	ldr	r0, [pc, #148]	; (8002a24 <MX_TIM15_Init+0xe8>)
 8002990:	f004 fe0e 	bl	80075b0 <HAL_TIM_ConfigClockSource>
 8002994:	2800      	cmp	r0, #0
 8002996:	d136      	bne.n	8002a06 <MX_TIM15_Init+0xca>
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8002998:	4822      	ldr	r0, [pc, #136]	; (8002a24 <MX_TIM15_Init+0xe8>)
 800299a:	f004 fce1 	bl	8007360 <HAL_TIM_PWM_Init>
 800299e:	2800      	cmp	r0, #0
 80029a0:	d134      	bne.n	8002a0c <MX_TIM15_Init+0xd0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029a2:	2300      	movs	r3, #0
 80029a4:	9315      	str	r3, [sp, #84]	; 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029a6:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80029a8:	a915      	add	r1, sp, #84	; 0x54
 80029aa:	481e      	ldr	r0, [pc, #120]	; (8002a24 <MX_TIM15_Init+0xe8>)
 80029ac:	f004 feaa 	bl	8007704 <HAL_TIMEx_MasterConfigSynchronization>
 80029b0:	2800      	cmp	r0, #0
 80029b2:	d12e      	bne.n	8002a12 <MX_TIM15_Init+0xd6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029b4:	2360      	movs	r3, #96	; 0x60
 80029b6:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 16000;
 80029b8:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 80029bc:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029be:	2300      	movs	r3, #0
 80029c0:	9310      	str	r3, [sp, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80029c2:	9311      	str	r3, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029c4:	9312      	str	r3, [sp, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80029c6:	9313      	str	r3, [sp, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80029c8:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029ca:	2204      	movs	r2, #4
 80029cc:	a90e      	add	r1, sp, #56	; 0x38
 80029ce:	4815      	ldr	r0, [pc, #84]	; (8002a24 <MX_TIM15_Init+0xe8>)
 80029d0:	f004 fd44 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 80029d4:	bb00      	cbnz	r0, 8002a18 <MX_TIM15_Init+0xdc>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80029d6:	2300      	movs	r3, #0
 80029d8:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80029da:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80029dc:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80029de:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80029e0:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80029e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029e6:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80029e8:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80029ea:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80029ec:	a901      	add	r1, sp, #4
 80029ee:	480d      	ldr	r0, [pc, #52]	; (8002a24 <MX_TIM15_Init+0xe8>)
 80029f0:	f004 fede 	bl	80077b0 <HAL_TIMEx_ConfigBreakDeadTime>
 80029f4:	b998      	cbnz	r0, 8002a1e <MX_TIM15_Init+0xe2>
  HAL_TIM_MspPostInit(&htim15);
 80029f6:	480b      	ldr	r0, [pc, #44]	; (8002a24 <MX_TIM15_Init+0xe8>)
 80029f8:	f7ff fe04 	bl	8002604 <HAL_TIM_MspPostInit>
}
 80029fc:	b01c      	add	sp, #112	; 0x70
 80029fe:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002a00:	f7ff fa16 	bl	8001e30 <Error_Handler>
 8002a04:	e7bf      	b.n	8002986 <MX_TIM15_Init+0x4a>
    Error_Handler();
 8002a06:	f7ff fa13 	bl	8001e30 <Error_Handler>
 8002a0a:	e7c5      	b.n	8002998 <MX_TIM15_Init+0x5c>
    Error_Handler();
 8002a0c:	f7ff fa10 	bl	8001e30 <Error_Handler>
 8002a10:	e7c7      	b.n	80029a2 <MX_TIM15_Init+0x66>
    Error_Handler();
 8002a12:	f7ff fa0d 	bl	8001e30 <Error_Handler>
 8002a16:	e7cd      	b.n	80029b4 <MX_TIM15_Init+0x78>
    Error_Handler();
 8002a18:	f7ff fa0a 	bl	8001e30 <Error_Handler>
 8002a1c:	e7db      	b.n	80029d6 <MX_TIM15_Init+0x9a>
    Error_Handler();
 8002a1e:	f7ff fa07 	bl	8001e30 <Error_Handler>
 8002a22:	e7e8      	b.n	80029f6 <MX_TIM15_Init+0xba>
 8002a24:	20018028 	.word	0x20018028
 8002a28:	40014000 	.word	0x40014000

08002a2c <MX_TIM20_Init>:
{
 8002a2c:	b510      	push	{r4, lr}
 8002a2e:	b09c      	sub	sp, #112	; 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a30:	2400      	movs	r4, #0
 8002a32:	9418      	str	r4, [sp, #96]	; 0x60
 8002a34:	9419      	str	r4, [sp, #100]	; 0x64
 8002a36:	941a      	str	r4, [sp, #104]	; 0x68
 8002a38:	941b      	str	r4, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a3a:	9415      	str	r4, [sp, #84]	; 0x54
 8002a3c:	9416      	str	r4, [sp, #88]	; 0x58
 8002a3e:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a40:	940e      	str	r4, [sp, #56]	; 0x38
 8002a42:	940f      	str	r4, [sp, #60]	; 0x3c
 8002a44:	9410      	str	r4, [sp, #64]	; 0x40
 8002a46:	9411      	str	r4, [sp, #68]	; 0x44
 8002a48:	9412      	str	r4, [sp, #72]	; 0x48
 8002a4a:	9413      	str	r4, [sp, #76]	; 0x4c
 8002a4c:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002a4e:	2234      	movs	r2, #52	; 0x34
 8002a50:	4621      	mov	r1, r4
 8002a52:	a801      	add	r0, sp, #4
 8002a54:	f008 f944 	bl	800ace0 <memset>
  htim20.Instance = TIM20;
 8002a58:	4846      	ldr	r0, [pc, #280]	; (8002b74 <MX_TIM20_Init+0x148>)
 8002a5a:	4b47      	ldr	r3, [pc, #284]	; (8002b78 <MX_TIM20_Init+0x14c>)
 8002a5c:	6003      	str	r3, [r0, #0]
  htim20.Init.Prescaler = 0;
 8002a5e:	6044      	str	r4, [r0, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a60:	6084      	str	r4, [r0, #8]
  htim20.Init.Period = 16000;
 8002a62:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 8002a66:	60c3      	str	r3, [r0, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a68:	6104      	str	r4, [r0, #16]
  htim20.Init.RepetitionCounter = 0;
 8002a6a:	6144      	str	r4, [r0, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a6c:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8002a6e:	f004 fc47 	bl	8007300 <HAL_TIM_Base_Init>
 8002a72:	2800      	cmp	r0, #0
 8002a74:	d162      	bne.n	8002b3c <MX_TIM20_Init+0x110>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a7a:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim20, &sClockSourceConfig) != HAL_OK)
 8002a7c:	a918      	add	r1, sp, #96	; 0x60
 8002a7e:	483d      	ldr	r0, [pc, #244]	; (8002b74 <MX_TIM20_Init+0x148>)
 8002a80:	f004 fd96 	bl	80075b0 <HAL_TIM_ConfigClockSource>
 8002a84:	2800      	cmp	r0, #0
 8002a86:	d15c      	bne.n	8002b42 <MX_TIM20_Init+0x116>
  if (HAL_TIM_PWM_Init(&htim20) != HAL_OK)
 8002a88:	483a      	ldr	r0, [pc, #232]	; (8002b74 <MX_TIM20_Init+0x148>)
 8002a8a:	f004 fc69 	bl	8007360 <HAL_TIM_PWM_Init>
 8002a8e:	2800      	cmp	r0, #0
 8002a90:	d15a      	bne.n	8002b48 <MX_TIM20_Init+0x11c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a92:	2300      	movs	r3, #0
 8002a94:	9315      	str	r3, [sp, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002a96:	9316      	str	r3, [sp, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a98:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8002a9a:	a915      	add	r1, sp, #84	; 0x54
 8002a9c:	4835      	ldr	r0, [pc, #212]	; (8002b74 <MX_TIM20_Init+0x148>)
 8002a9e:	f004 fe31 	bl	8007704 <HAL_TIMEx_MasterConfigSynchronization>
 8002aa2:	2800      	cmp	r0, #0
 8002aa4:	d153      	bne.n	8002b4e <MX_TIM20_Init+0x122>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002aa6:	2360      	movs	r3, #96	; 0x60
 8002aa8:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 8000;
 8002aaa:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8002aae:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002ab4:	9211      	str	r2, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ab6:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002ab8:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002aba:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002abc:	a90e      	add	r1, sp, #56	; 0x38
 8002abe:	482d      	ldr	r0, [pc, #180]	; (8002b74 <MX_TIM20_Init+0x148>)
 8002ac0:	f004 fccc 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 8002ac4:	2800      	cmp	r0, #0
 8002ac6:	d145      	bne.n	8002b54 <MX_TIM20_Init+0x128>
  sConfigOC.Pulse = 10000;
 8002ac8:	f242 7310 	movw	r3, #10000	; 0x2710
 8002acc:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ace:	2204      	movs	r2, #4
 8002ad0:	a90e      	add	r1, sp, #56	; 0x38
 8002ad2:	4828      	ldr	r0, [pc, #160]	; (8002b74 <MX_TIM20_Init+0x148>)
 8002ad4:	f004 fcc2 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 8002ad8:	2800      	cmp	r0, #0
 8002ada:	d13e      	bne.n	8002b5a <MX_TIM20_Init+0x12e>
  sConfigOC.Pulse = 12000;
 8002adc:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8002ae0:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002ae2:	2208      	movs	r2, #8
 8002ae4:	a90e      	add	r1, sp, #56	; 0x38
 8002ae6:	4823      	ldr	r0, [pc, #140]	; (8002b74 <MX_TIM20_Init+0x148>)
 8002ae8:	f004 fcb8 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 8002aec:	2800      	cmp	r0, #0
 8002aee:	d137      	bne.n	8002b60 <MX_TIM20_Init+0x134>
  sConfigOC.Pulse = 15000;
 8002af0:	f643 2398 	movw	r3, #15000	; 0x3a98
 8002af4:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002af6:	220c      	movs	r2, #12
 8002af8:	a90e      	add	r1, sp, #56	; 0x38
 8002afa:	481e      	ldr	r0, [pc, #120]	; (8002b74 <MX_TIM20_Init+0x148>)
 8002afc:	f004 fcae 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 8002b00:	2800      	cmp	r0, #0
 8002b02:	d130      	bne.n	8002b66 <MX_TIM20_Init+0x13a>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002b04:	2300      	movs	r3, #0
 8002b06:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002b08:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002b0a:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002b0c:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002b0e:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002b10:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b14:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002b16:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002b18:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002b1a:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002b1c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b20:	920a      	str	r2, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002b22:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002b24:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002b26:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim20, &sBreakDeadTimeConfig) != HAL_OK)
 8002b28:	a901      	add	r1, sp, #4
 8002b2a:	4812      	ldr	r0, [pc, #72]	; (8002b74 <MX_TIM20_Init+0x148>)
 8002b2c:	f004 fe40 	bl	80077b0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002b30:	b9e0      	cbnz	r0, 8002b6c <MX_TIM20_Init+0x140>
  HAL_TIM_MspPostInit(&htim20);
 8002b32:	4810      	ldr	r0, [pc, #64]	; (8002b74 <MX_TIM20_Init+0x148>)
 8002b34:	f7ff fd66 	bl	8002604 <HAL_TIM_MspPostInit>
}
 8002b38:	b01c      	add	sp, #112	; 0x70
 8002b3a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002b3c:	f7ff f978 	bl	8001e30 <Error_Handler>
 8002b40:	e799      	b.n	8002a76 <MX_TIM20_Init+0x4a>
    Error_Handler();
 8002b42:	f7ff f975 	bl	8001e30 <Error_Handler>
 8002b46:	e79f      	b.n	8002a88 <MX_TIM20_Init+0x5c>
    Error_Handler();
 8002b48:	f7ff f972 	bl	8001e30 <Error_Handler>
 8002b4c:	e7a1      	b.n	8002a92 <MX_TIM20_Init+0x66>
    Error_Handler();
 8002b4e:	f7ff f96f 	bl	8001e30 <Error_Handler>
 8002b52:	e7a8      	b.n	8002aa6 <MX_TIM20_Init+0x7a>
    Error_Handler();
 8002b54:	f7ff f96c 	bl	8001e30 <Error_Handler>
 8002b58:	e7b6      	b.n	8002ac8 <MX_TIM20_Init+0x9c>
    Error_Handler();
 8002b5a:	f7ff f969 	bl	8001e30 <Error_Handler>
 8002b5e:	e7bd      	b.n	8002adc <MX_TIM20_Init+0xb0>
    Error_Handler();
 8002b60:	f7ff f966 	bl	8001e30 <Error_Handler>
 8002b64:	e7c4      	b.n	8002af0 <MX_TIM20_Init+0xc4>
    Error_Handler();
 8002b66:	f7ff f963 	bl	8001e30 <Error_Handler>
 8002b6a:	e7cb      	b.n	8002b04 <MX_TIM20_Init+0xd8>
    Error_Handler();
 8002b6c:	f7ff f960 	bl	8001e30 <Error_Handler>
 8002b70:	e7df      	b.n	8002b32 <MX_TIM20_Init+0x106>
 8002b72:	bf00      	nop
 8002b74:	20018074 	.word	0x20018074
 8002b78:	40015000 	.word	0x40015000

08002b7c <MX_UART4_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002b7c:	b508      	push	{r3, lr}
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002b7e:	4817      	ldr	r0, [pc, #92]	; (8002bdc <MX_UART4_Init+0x60>)
 8002b80:	4b17      	ldr	r3, [pc, #92]	; (8002be0 <MX_UART4_Init+0x64>)
 8002b82:	6003      	str	r3, [r0, #0]
  huart4.Init.BaudRate = 115200;
 8002b84:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002b88:	6043      	str	r3, [r0, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002b8e:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002b90:	6103      	str	r3, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002b92:	220c      	movs	r2, #12
 8002b94:	6142      	str	r2, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b96:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b98:	61c3      	str	r3, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b9a:	6203      	str	r3, [r0, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002b9c:	6243      	str	r3, [r0, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b9e:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002ba0:	f005 f941 	bl	8007e26 <HAL_UART_Init>
 8002ba4:	b970      	cbnz	r0, 8002bc4 <MX_UART4_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ba6:	2100      	movs	r1, #0
 8002ba8:	480c      	ldr	r0, [pc, #48]	; (8002bdc <MX_UART4_Init+0x60>)
 8002baa:	f005 f9b4 	bl	8007f16 <HAL_UARTEx_SetTxFifoThreshold>
 8002bae:	b960      	cbnz	r0, 8002bca <MX_UART4_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002bb0:	2100      	movs	r1, #0
 8002bb2:	480a      	ldr	r0, [pc, #40]	; (8002bdc <MX_UART4_Init+0x60>)
 8002bb4:	f005 f9d4 	bl	8007f60 <HAL_UARTEx_SetRxFifoThreshold>
 8002bb8:	b950      	cbnz	r0, 8002bd0 <MX_UART4_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002bba:	4808      	ldr	r0, [pc, #32]	; (8002bdc <MX_UART4_Init+0x60>)
 8002bbc:	f005 f98c 	bl	8007ed8 <HAL_UARTEx_DisableFifoMode>
 8002bc0:	b948      	cbnz	r0, 8002bd6 <MX_UART4_Init+0x5a>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002bc2:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002bc4:	f7ff f934 	bl	8001e30 <Error_Handler>
 8002bc8:	e7ed      	b.n	8002ba6 <MX_UART4_Init+0x2a>
    Error_Handler();
 8002bca:	f7ff f931 	bl	8001e30 <Error_Handler>
 8002bce:	e7ef      	b.n	8002bb0 <MX_UART4_Init+0x34>
    Error_Handler();
 8002bd0:	f7ff f92e 	bl	8001e30 <Error_Handler>
 8002bd4:	e7f1      	b.n	8002bba <MX_UART4_Init+0x3e>
    Error_Handler();
 8002bd6:	f7ff f92b 	bl	8001e30 <Error_Handler>
}
 8002bda:	e7f2      	b.n	8002bc2 <MX_UART4_Init+0x46>
 8002bdc:	20018278 	.word	0x20018278
 8002be0:	40004c00 	.word	0x40004c00

08002be4 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8002be4:	b508      	push	{r3, lr}
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002be6:	4817      	ldr	r0, [pc, #92]	; (8002c44 <MX_UART5_Init+0x60>)
 8002be8:	4b17      	ldr	r3, [pc, #92]	; (8002c48 <MX_UART5_Init+0x64>)
 8002bea:	6003      	str	r3, [r0, #0]
  huart5.Init.BaudRate = 115200;
 8002bec:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002bf0:	6043      	str	r3, [r0, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	6083      	str	r3, [r0, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002bf6:	60c3      	str	r3, [r0, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002bf8:	6103      	str	r3, [r0, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002bfa:	220c      	movs	r2, #12
 8002bfc:	6142      	str	r2, [r0, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bfe:	6183      	str	r3, [r0, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c00:	61c3      	str	r3, [r0, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c02:	6203      	str	r3, [r0, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c04:	6243      	str	r3, [r0, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c06:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002c08:	f005 f90d 	bl	8007e26 <HAL_UART_Init>
 8002c0c:	b970      	cbnz	r0, 8002c2c <MX_UART5_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c0e:	2100      	movs	r1, #0
 8002c10:	480c      	ldr	r0, [pc, #48]	; (8002c44 <MX_UART5_Init+0x60>)
 8002c12:	f005 f980 	bl	8007f16 <HAL_UARTEx_SetTxFifoThreshold>
 8002c16:	b960      	cbnz	r0, 8002c32 <MX_UART5_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c18:	2100      	movs	r1, #0
 8002c1a:	480a      	ldr	r0, [pc, #40]	; (8002c44 <MX_UART5_Init+0x60>)
 8002c1c:	f005 f9a0 	bl	8007f60 <HAL_UARTEx_SetRxFifoThreshold>
 8002c20:	b950      	cbnz	r0, 8002c38 <MX_UART5_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8002c22:	4808      	ldr	r0, [pc, #32]	; (8002c44 <MX_UART5_Init+0x60>)
 8002c24:	f005 f958 	bl	8007ed8 <HAL_UARTEx_DisableFifoMode>
 8002c28:	b948      	cbnz	r0, 8002c3e <MX_UART5_Init+0x5a>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002c2a:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002c2c:	f7ff f900 	bl	8001e30 <Error_Handler>
 8002c30:	e7ed      	b.n	8002c0e <MX_UART5_Init+0x2a>
    Error_Handler();
 8002c32:	f7ff f8fd 	bl	8001e30 <Error_Handler>
 8002c36:	e7ef      	b.n	8002c18 <MX_UART5_Init+0x34>
    Error_Handler();
 8002c38:	f7ff f8fa 	bl	8001e30 <Error_Handler>
 8002c3c:	e7f1      	b.n	8002c22 <MX_UART5_Init+0x3e>
    Error_Handler();
 8002c3e:	f7ff f8f7 	bl	8001e30 <Error_Handler>
}
 8002c42:	e7f2      	b.n	8002c2a <MX_UART5_Init+0x46>
 8002c44:	20018308 	.word	0x20018308
 8002c48:	40005000 	.word	0x40005000

08002c4c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c4c:	b570      	push	{r4, r5, r6, lr}
 8002c4e:	b0a6      	sub	sp, #152	; 0x98

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002c50:	2220      	movs	r2, #32
 8002c52:	2100      	movs	r1, #0
 8002c54:	a81e      	add	r0, sp, #120	; 0x78
 8002c56:	f008 f843 	bl	800ace0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	9118      	str	r1, [sp, #96]	; 0x60
 8002c5e:	9119      	str	r1, [sp, #100]	; 0x64
 8002c60:	911a      	str	r1, [sp, #104]	; 0x68
 8002c62:	911b      	str	r1, [sp, #108]	; 0x6c
 8002c64:	911c      	str	r1, [sp, #112]	; 0x70
 8002c66:	911d      	str	r1, [sp, #116]	; 0x74
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c68:	2254      	movs	r2, #84	; 0x54
 8002c6a:	a803      	add	r0, sp, #12
 8002c6c:	f008 f838 	bl	800ace0 <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002c70:	2301      	movs	r3, #1
 8002c72:	9303      	str	r3, [sp, #12]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c74:	a803      	add	r0, sp, #12
 8002c76:	f003 fedf 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 8002c7a:	2800      	cmp	r0, #0
 8002c7c:	f040 80d2 	bne.w	8002e24 <MX_USART1_UART_Init+0x1d8>
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002c80:	4b6a      	ldr	r3, [pc, #424]	; (8002e2c <MX_USART1_UART_Init+0x1e0>)
 8002c82:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002c84:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c88:	661a      	str	r2, [r3, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002c8a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002c8c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002c90:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8002c92:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002c94:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c96:	f042 0201 	orr.w	r2, r2, #1
 8002c9a:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002c9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c9e:	f002 0201 	and.w	r2, r2, #1
 8002ca2:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8002ca4:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002ca6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ca8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cac:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002cae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cb4:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8002cb6:	9b00      	ldr	r3, [sp, #0]
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
  /**USART1 GPIO Configuration
  PA10   ------> USART1_RX
  PG9   ------> USART1_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8002cb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002cbc:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002cbe:	2602      	movs	r6, #2
 8002cc0:	9619      	str	r6, [sp, #100]	; 0x64
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002cc2:	2400      	movs	r4, #0
 8002cc4:	941a      	str	r4, [sp, #104]	; 0x68
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002cc6:	941b      	str	r4, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002cc8:	941c      	str	r4, [sp, #112]	; 0x70
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002cca:	2507      	movs	r5, #7
 8002ccc:	951d      	str	r5, [sp, #116]	; 0x74
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cce:	a918      	add	r1, sp, #96	; 0x60
 8002cd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cd4:	f005 fa32 	bl	800813c <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8002cd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cdc:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002cde:	9619      	str	r6, [sp, #100]	; 0x64
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002ce0:	941a      	str	r4, [sp, #104]	; 0x68
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ce2:	941b      	str	r4, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002ce4:	941c      	str	r4, [sp, #112]	; 0x70
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002ce6:	951d      	str	r5, [sp, #116]	; 0x74
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ce8:	a918      	add	r1, sp, #96	; 0x60
 8002cea:	4851      	ldr	r0, [pc, #324]	; (8002e30 <MX_USART1_UART_Init+0x1e4>)
 8002cec:	f005 fa26 	bl	800813c <LL_GPIO_Init>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8002cf0:	4b50      	ldr	r3, [pc, #320]	; (8002e34 <MX_USART1_UART_Init+0x1e8>)
 8002cf2:	f8d3 2814 	ldr.w	r2, [r3, #2068]	; 0x814
 8002cf6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002cfa:	f042 0218 	orr.w	r2, r2, #24
 8002cfe:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8002d02:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002d04:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002d08:	f022 0210 	bic.w	r2, r2, #16
 8002d0c:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8002d0e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002d10:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002d14:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8002d16:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002d18:	f022 0220 	bic.w	r2, r2, #32
 8002d1c:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8002d1e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002d20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d24:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8002d26:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002d28:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002d2c:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 8002d2e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002d30:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002d34:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8002d36:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002d38:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002d3c:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8002d3e:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 8002d42:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002d46:	f042 0219 	orr.w	r2, r2, #25
 8002d4a:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8002d4e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002d52:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002d56:	f022 0210 	bic.w	r2, r2, #16
 8002d5a:	f042 0210 	orr.w	r2, r2, #16
 8002d5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8002d62:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002d66:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002d6a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8002d6e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002d72:	f022 0220 	bic.w	r2, r2, #32
 8002d76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8002d7a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002d7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d82:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8002d86:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002d8a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002d8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 8002d92:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002d96:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002d9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8002d9e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002da2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002da6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8002daa:	941e      	str	r4, [sp, #120]	; 0x78
  USART_InitStruct.BaudRate = 115200;
 8002dac:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002db0:	931f      	str	r3, [sp, #124]	; 0x7c
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002db2:	9420      	str	r4, [sp, #128]	; 0x80
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002db4:	9421      	str	r4, [sp, #132]	; 0x84
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002db6:	9422      	str	r4, [sp, #136]	; 0x88
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002db8:	230c      	movs	r3, #12
 8002dba:	9323      	str	r3, [sp, #140]	; 0x8c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002dbc:	9424      	str	r4, [sp, #144]	; 0x90
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002dbe:	9425      	str	r4, [sp, #148]	; 0x94
  LL_USART_Init(USART1, &USART_InitStruct);
 8002dc0:	a91e      	add	r1, sp, #120	; 0x78
 8002dc2:	481d      	ldr	r0, [pc, #116]	; (8002e38 <MX_USART1_UART_Init+0x1ec>)
 8002dc4:	f005 fbd0 	bl	8008568 <LL_USART_Init>
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8002dc8:	4b1c      	ldr	r3, [pc, #112]	; (8002e3c <MX_USART1_UART_Init+0x1f0>)
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dca:	e853 2f00 	ldrex	r2, [r3]
 8002dce:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dd2:	e843 2100 	strex	r1, r2, [r3]
 8002dd6:	2900      	cmp	r1, #0
 8002dd8:	d1f6      	bne.n	8002dc8 <MX_USART1_UART_Init+0x17c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dda:	e853 2f00 	ldrex	r2, [r3]
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8002dde:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002de2:	e843 2100 	strex	r1, r2, [r3]
 8002de6:	2900      	cmp	r1, #0
 8002de8:	d1f7      	bne.n	8002dda <MX_USART1_UART_Init+0x18e>
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8002dea:	4b13      	ldr	r3, [pc, #76]	; (8002e38 <MX_USART1_UART_Init+0x1ec>)
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002df2:	601a      	str	r2, [r3, #0]
{
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002df4:	685a      	ldr	r2, [r3, #4]
 8002df6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002dfa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002dfc:	689a      	ldr	r2, [r3, #8]
 8002dfe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e02:	609a      	str	r2, [r3, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	f042 0201 	orr.w	r2, r2, #1
 8002e0a:	601a      	str	r2, [r3, #0]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8002e0c:	4b0a      	ldr	r3, [pc, #40]	; (8002e38 <MX_USART1_UART_Init+0x1ec>)
 8002e0e:	69db      	ldr	r3, [r3, #28]
 8002e10:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8002e14:	d0fa      	beq.n	8002e0c <MX_USART1_UART_Init+0x1c0>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8002e16:	4b08      	ldr	r3, [pc, #32]	; (8002e38 <MX_USART1_UART_Init+0x1ec>)
 8002e18:	69db      	ldr	r3, [r3, #28]
 8002e1a:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002e1e:	d0f5      	beq.n	8002e0c <MX_USART1_UART_Init+0x1c0>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002e20:	b026      	add	sp, #152	; 0x98
 8002e22:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8002e24:	f7ff f804 	bl	8001e30 <Error_Handler>
 8002e28:	e72a      	b.n	8002c80 <MX_USART1_UART_Init+0x34>
 8002e2a:	bf00      	nop
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	48001800 	.word	0x48001800
 8002e34:	40020000 	.word	0x40020000
 8002e38:	40013800 	.word	0x40013800
 8002e3c:	40013808 	.word	0x40013808

08002e40 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002e40:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e42:	4817      	ldr	r0, [pc, #92]	; (8002ea0 <MX_USART2_UART_Init+0x60>)
 8002e44:	4b17      	ldr	r3, [pc, #92]	; (8002ea4 <MX_USART2_UART_Init+0x64>)
 8002e46:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8002e48:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002e4c:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e52:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e54:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e56:	220c      	movs	r2, #12
 8002e58:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e5a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e5c:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e5e:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e60:	6243      	str	r3, [r0, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e62:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e64:	f004 ffdf 	bl	8007e26 <HAL_UART_Init>
 8002e68:	b970      	cbnz	r0, 8002e88 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	480c      	ldr	r0, [pc, #48]	; (8002ea0 <MX_USART2_UART_Init+0x60>)
 8002e6e:	f005 f852 	bl	8007f16 <HAL_UARTEx_SetTxFifoThreshold>
 8002e72:	b960      	cbnz	r0, 8002e8e <MX_USART2_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e74:	2100      	movs	r1, #0
 8002e76:	480a      	ldr	r0, [pc, #40]	; (8002ea0 <MX_USART2_UART_Init+0x60>)
 8002e78:	f005 f872 	bl	8007f60 <HAL_UARTEx_SetRxFifoThreshold>
 8002e7c:	b950      	cbnz	r0, 8002e94 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002e7e:	4808      	ldr	r0, [pc, #32]	; (8002ea0 <MX_USART2_UART_Init+0x60>)
 8002e80:	f005 f82a 	bl	8007ed8 <HAL_UARTEx_DisableFifoMode>
 8002e84:	b948      	cbnz	r0, 8002e9a <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e86:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002e88:	f7fe ffd2 	bl	8001e30 <Error_Handler>
 8002e8c:	e7ed      	b.n	8002e6a <MX_USART2_UART_Init+0x2a>
    Error_Handler();
 8002e8e:	f7fe ffcf 	bl	8001e30 <Error_Handler>
 8002e92:	e7ef      	b.n	8002e74 <MX_USART2_UART_Init+0x34>
    Error_Handler();
 8002e94:	f7fe ffcc 	bl	8001e30 <Error_Handler>
 8002e98:	e7f1      	b.n	8002e7e <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 8002e9a:	f7fe ffc9 	bl	8001e30 <Error_Handler>
}
 8002e9e:	e7f2      	b.n	8002e86 <MX_USART2_UART_Init+0x46>
 8002ea0:	20018158 	.word	0x20018158
 8002ea4:	40004400 	.word	0x40004400

08002ea8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002ea8:	b508      	push	{r3, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002eaa:	4817      	ldr	r0, [pc, #92]	; (8002f08 <MX_USART3_UART_Init+0x60>)
 8002eac:	4b17      	ldr	r3, [pc, #92]	; (8002f0c <MX_USART3_UART_Init+0x64>)
 8002eae:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 8002eb0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002eb4:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002eba:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002ebc:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002ebe:	220c      	movs	r2, #12
 8002ec0:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ec2:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ec4:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ec6:	6203      	str	r3, [r0, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002ec8:	6243      	str	r3, [r0, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002eca:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002ecc:	f004 ffab 	bl	8007e26 <HAL_UART_Init>
 8002ed0:	b970      	cbnz	r0, 8002ef0 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	480c      	ldr	r0, [pc, #48]	; (8002f08 <MX_USART3_UART_Init+0x60>)
 8002ed6:	f005 f81e 	bl	8007f16 <HAL_UARTEx_SetTxFifoThreshold>
 8002eda:	b960      	cbnz	r0, 8002ef6 <MX_USART3_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002edc:	2100      	movs	r1, #0
 8002ede:	480a      	ldr	r0, [pc, #40]	; (8002f08 <MX_USART3_UART_Init+0x60>)
 8002ee0:	f005 f83e 	bl	8007f60 <HAL_UARTEx_SetRxFifoThreshold>
 8002ee4:	b950      	cbnz	r0, 8002efc <MX_USART3_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002ee6:	4808      	ldr	r0, [pc, #32]	; (8002f08 <MX_USART3_UART_Init+0x60>)
 8002ee8:	f004 fff6 	bl	8007ed8 <HAL_UARTEx_DisableFifoMode>
 8002eec:	b948      	cbnz	r0, 8002f02 <MX_USART3_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002eee:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002ef0:	f7fe ff9e 	bl	8001e30 <Error_Handler>
 8002ef4:	e7ed      	b.n	8002ed2 <MX_USART3_UART_Init+0x2a>
    Error_Handler();
 8002ef6:	f7fe ff9b 	bl	8001e30 <Error_Handler>
 8002efa:	e7ef      	b.n	8002edc <MX_USART3_UART_Init+0x34>
    Error_Handler();
 8002efc:	f7fe ff98 	bl	8001e30 <Error_Handler>
 8002f00:	e7f1      	b.n	8002ee6 <MX_USART3_UART_Init+0x3e>
    Error_Handler();
 8002f02:	f7fe ff95 	bl	8001e30 <Error_Handler>
}
 8002f06:	e7f2      	b.n	8002eee <MX_USART3_UART_Init+0x46>
 8002f08:	200181e8 	.word	0x200181e8
 8002f0c:	40004800 	.word	0x40004800

08002f10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f10:	b570      	push	{r4, r5, r6, lr}
 8002f12:	b0a4      	sub	sp, #144	; 0x90
 8002f14:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f16:	2100      	movs	r1, #0
 8002f18:	911f      	str	r1, [sp, #124]	; 0x7c
 8002f1a:	9120      	str	r1, [sp, #128]	; 0x80
 8002f1c:	9121      	str	r1, [sp, #132]	; 0x84
 8002f1e:	9122      	str	r1, [sp, #136]	; 0x88
 8002f20:	9123      	str	r1, [sp, #140]	; 0x8c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f22:	2254      	movs	r2, #84	; 0x54
 8002f24:	a80a      	add	r0, sp, #40	; 0x28
 8002f26:	f007 fedb 	bl	800ace0 <memset>
  if(uartHandle->Instance==UART4)
 8002f2a:	6823      	ldr	r3, [r4, #0]
 8002f2c:	4a66      	ldr	r2, [pc, #408]	; (80030c8 <HAL_UART_MspInit+0x1b8>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d00b      	beq.n	8002f4a <HAL_UART_MspInit+0x3a>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(uartHandle->Instance==UART5)
 8002f32:	4a66      	ldr	r2, [pc, #408]	; (80030cc <HAL_UART_MspInit+0x1bc>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d033      	beq.n	8002fa0 <HAL_UART_MspInit+0x90>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8002f38:	4a65      	ldr	r2, [pc, #404]	; (80030d0 <HAL_UART_MspInit+0x1c0>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d06f      	beq.n	800301e <HAL_UART_MspInit+0x10e>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 8002f3e:	4a65      	ldr	r2, [pc, #404]	; (80030d4 <HAL_UART_MspInit+0x1c4>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	f000 8096 	beq.w	8003072 <HAL_UART_MspInit+0x162>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002f46:	b024      	add	sp, #144	; 0x90
 8002f48:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002f4a:	2308      	movs	r3, #8
 8002f4c:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f4e:	a80a      	add	r0, sp, #40	; 0x28
 8002f50:	f003 fd72 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 8002f54:	bb08      	cbnz	r0, 8002f9a <HAL_UART_MspInit+0x8a>
    __HAL_RCC_UART4_CLK_ENABLE();
 8002f56:	4b60      	ldr	r3, [pc, #384]	; (80030d8 <HAL_UART_MspInit+0x1c8>)
 8002f58:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002f5a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002f5e:	659a      	str	r2, [r3, #88]	; 0x58
 8002f60:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002f62:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8002f66:	9201      	str	r2, [sp, #4]
 8002f68:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002f6c:	f042 0204 	orr.w	r2, r2, #4
 8002f70:	64da      	str	r2, [r3, #76]	; 0x4c
 8002f72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f74:	f003 0304 	and.w	r3, r3, #4
 8002f78:	9302      	str	r3, [sp, #8]
 8002f7a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002f7c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002f80:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f82:	2302      	movs	r3, #2
 8002f84:	9320      	str	r3, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f86:	2300      	movs	r3, #0
 8002f88:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f8a:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8002f8c:	2305      	movs	r3, #5
 8002f8e:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f90:	a91f      	add	r1, sp, #124	; 0x7c
 8002f92:	4852      	ldr	r0, [pc, #328]	; (80030dc <HAL_UART_MspInit+0x1cc>)
 8002f94:	f001 fb3e 	bl	8004614 <HAL_GPIO_Init>
 8002f98:	e7d5      	b.n	8002f46 <HAL_UART_MspInit+0x36>
      Error_Handler();
 8002f9a:	f7fe ff49 	bl	8001e30 <Error_Handler>
 8002f9e:	e7da      	b.n	8002f56 <HAL_UART_MspInit+0x46>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002fa0:	2310      	movs	r3, #16
 8002fa2:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fa4:	a80a      	add	r0, sp, #40	; 0x28
 8002fa6:	f003 fd47 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 8002faa:	2800      	cmp	r0, #0
 8002fac:	d134      	bne.n	8003018 <HAL_UART_MspInit+0x108>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002fae:	4b4a      	ldr	r3, [pc, #296]	; (80030d8 <HAL_UART_MspInit+0x1c8>)
 8002fb0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002fb2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002fb6:	659a      	str	r2, [r3, #88]	; 0x58
 8002fb8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002fba:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002fbe:	9203      	str	r2, [sp, #12]
 8002fc0:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fc2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002fc4:	f042 0204 	orr.w	r2, r2, #4
 8002fc8:	64da      	str	r2, [r3, #76]	; 0x4c
 8002fca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002fcc:	f002 0204 	and.w	r2, r2, #4
 8002fd0:	9204      	str	r2, [sp, #16]
 8002fd2:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fd4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002fd6:	f042 0208 	orr.w	r2, r2, #8
 8002fda:	64da      	str	r2, [r3, #76]	; 0x4c
 8002fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fde:	f003 0308 	and.w	r3, r3, #8
 8002fe2:	9305      	str	r3, [sp, #20]
 8002fe4:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = LIN_TX_Pin;
 8002fe6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fea:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fec:	2602      	movs	r6, #2
 8002fee:	9620      	str	r6, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff0:	2400      	movs	r4, #0
 8002ff2:	9421      	str	r4, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ff4:	9422      	str	r4, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8002ff6:	2505      	movs	r5, #5
 8002ff8:	9523      	str	r5, [sp, #140]	; 0x8c
    HAL_GPIO_Init(LIN_TX_GPIO_Port, &GPIO_InitStruct);
 8002ffa:	a91f      	add	r1, sp, #124	; 0x7c
 8002ffc:	4837      	ldr	r0, [pc, #220]	; (80030dc <HAL_UART_MspInit+0x1cc>)
 8002ffe:	f001 fb09 	bl	8004614 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LIN_RX_Pin;
 8003002:	2304      	movs	r3, #4
 8003004:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003006:	9620      	str	r6, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003008:	9421      	str	r4, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800300a:	9422      	str	r4, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800300c:	9523      	str	r5, [sp, #140]	; 0x8c
    HAL_GPIO_Init(LIN_RX_GPIO_Port, &GPIO_InitStruct);
 800300e:	a91f      	add	r1, sp, #124	; 0x7c
 8003010:	4833      	ldr	r0, [pc, #204]	; (80030e0 <HAL_UART_MspInit+0x1d0>)
 8003012:	f001 faff 	bl	8004614 <HAL_GPIO_Init>
 8003016:	e796      	b.n	8002f46 <HAL_UART_MspInit+0x36>
      Error_Handler();
 8003018:	f7fe ff0a 	bl	8001e30 <Error_Handler>
 800301c:	e7c7      	b.n	8002fae <HAL_UART_MspInit+0x9e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800301e:	2302      	movs	r3, #2
 8003020:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003022:	a80a      	add	r0, sp, #40	; 0x28
 8003024:	f003 fd08 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 8003028:	bb00      	cbnz	r0, 800306c <HAL_UART_MspInit+0x15c>
    __HAL_RCC_USART2_CLK_ENABLE();
 800302a:	4b2b      	ldr	r3, [pc, #172]	; (80030d8 <HAL_UART_MspInit+0x1c8>)
 800302c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800302e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003032:	659a      	str	r2, [r3, #88]	; 0x58
 8003034:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003036:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800303a:	9206      	str	r2, [sp, #24]
 800303c:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800303e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003040:	f042 0202 	orr.w	r2, r2, #2
 8003044:	64da      	str	r2, [r3, #76]	; 0x4c
 8003046:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	9307      	str	r3, [sp, #28]
 800304e:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8003050:	2318      	movs	r3, #24
 8003052:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003054:	2302      	movs	r3, #2
 8003056:	9320      	str	r3, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003058:	2300      	movs	r3, #0
 800305a:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800305c:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800305e:	2307      	movs	r3, #7
 8003060:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003062:	a91f      	add	r1, sp, #124	; 0x7c
 8003064:	481f      	ldr	r0, [pc, #124]	; (80030e4 <HAL_UART_MspInit+0x1d4>)
 8003066:	f001 fad5 	bl	8004614 <HAL_GPIO_Init>
 800306a:	e76c      	b.n	8002f46 <HAL_UART_MspInit+0x36>
      Error_Handler();
 800306c:	f7fe fee0 	bl	8001e30 <Error_Handler>
 8003070:	e7db      	b.n	800302a <HAL_UART_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003072:	2304      	movs	r3, #4
 8003074:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003076:	a80a      	add	r0, sp, #40	; 0x28
 8003078:	f003 fcde 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 800307c:	bb08      	cbnz	r0, 80030c2 <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART3_CLK_ENABLE();
 800307e:	4b16      	ldr	r3, [pc, #88]	; (80030d8 <HAL_UART_MspInit+0x1c8>)
 8003080:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003082:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003086:	659a      	str	r2, [r3, #88]	; 0x58
 8003088:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800308a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800308e:	9208      	str	r2, [sp, #32]
 8003090:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003092:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003094:	f042 0202 	orr.w	r2, r2, #2
 8003098:	64da      	str	r2, [r3, #76]	; 0x4c
 800309a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800309c:	f003 0302 	and.w	r3, r3, #2
 80030a0:	9309      	str	r3, [sp, #36]	; 0x24
 80030a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80030a4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80030a8:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030aa:	2302      	movs	r3, #2
 80030ac:	9320      	str	r3, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ae:	2300      	movs	r3, #0
 80030b0:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b2:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80030b4:	2307      	movs	r3, #7
 80030b6:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030b8:	a91f      	add	r1, sp, #124	; 0x7c
 80030ba:	480a      	ldr	r0, [pc, #40]	; (80030e4 <HAL_UART_MspInit+0x1d4>)
 80030bc:	f001 faaa 	bl	8004614 <HAL_GPIO_Init>
}
 80030c0:	e741      	b.n	8002f46 <HAL_UART_MspInit+0x36>
      Error_Handler();
 80030c2:	f7fe feb5 	bl	8001e30 <Error_Handler>
 80030c6:	e7da      	b.n	800307e <HAL_UART_MspInit+0x16e>
 80030c8:	40004c00 	.word	0x40004c00
 80030cc:	40005000 	.word	0x40005000
 80030d0:	40004400 	.word	0x40004400
 80030d4:	40004800 	.word	0x40004800
 80030d8:	40021000 	.word	0x40021000
 80030dc:	48000800 	.word	0x48000800
 80030e0:	48000c00 	.word	0x48000c00
 80030e4:	48000400 	.word	0x48000400

080030e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80030e8:	480d      	ldr	r0, [pc, #52]	; (8003120 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80030ea:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80030ec:	480d      	ldr	r0, [pc, #52]	; (8003124 <LoopForever+0x6>)
  ldr r1, =_edata
 80030ee:	490e      	ldr	r1, [pc, #56]	; (8003128 <LoopForever+0xa>)
  ldr r2, =_sidata
 80030f0:	4a0e      	ldr	r2, [pc, #56]	; (800312c <LoopForever+0xe>)
  movs r3, #0
 80030f2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80030f4:	e002      	b.n	80030fc <LoopCopyDataInit>

080030f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030fa:	3304      	adds	r3, #4

080030fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003100:	d3f9      	bcc.n	80030f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003102:	4a0b      	ldr	r2, [pc, #44]	; (8003130 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003104:	4c0b      	ldr	r4, [pc, #44]	; (8003134 <LoopForever+0x16>)
  movs r3, #0
 8003106:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003108:	e001      	b.n	800310e <LoopFillZerobss>

0800310a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800310a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800310c:	3204      	adds	r2, #4

0800310e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800310e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003110:	d3fb      	bcc.n	800310a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003112:	f7ff fa27 	bl	8002564 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003116:	f007 fdaf 	bl	800ac78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800311a:	f7fe fec5 	bl	8001ea8 <main>

0800311e <LoopForever>:

LoopForever:
    b LoopForever
 800311e:	e7fe      	b.n	800311e <LoopForever>
  ldr   r0, =_estack
 8003120:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003124:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003128:	20000378 	.word	0x20000378
  ldr r2, =_sidata
 800312c:	08010764 	.word	0x08010764
  ldr r2, =_sbss
 8003130:	20000378 	.word	0x20000378
  ldr r4, =_ebss
 8003134:	20019e08 	.word	0x20019e08

08003138 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003138:	e7fe      	b.n	8003138 <ADC1_2_IRQHandler>
	...

0800313c <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 800313c:	4b10      	ldr	r3, [pc, #64]	; (8003180 <HAL_InitTick+0x44>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	b90b      	cbnz	r3, 8003146 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8003142:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8003144:	4770      	bx	lr
{
 8003146:	b510      	push	{r4, lr}
 8003148:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800314a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800314e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003152:	4a0c      	ldr	r2, [pc, #48]	; (8003184 <HAL_InitTick+0x48>)
 8003154:	6810      	ldr	r0, [r2, #0]
 8003156:	fbb0 f0f3 	udiv	r0, r0, r3
 800315a:	f000 fd7f 	bl	8003c5c <HAL_SYSTICK_Config>
 800315e:	b968      	cbnz	r0, 800317c <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003160:	2c0f      	cmp	r4, #15
 8003162:	d901      	bls.n	8003168 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8003164:	2001      	movs	r0, #1
 8003166:	e00a      	b.n	800317e <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003168:	2200      	movs	r2, #0
 800316a:	4621      	mov	r1, r4
 800316c:	f04f 30ff 	mov.w	r0, #4294967295
 8003170:	f000 fd2e 	bl	8003bd0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003174:	4b04      	ldr	r3, [pc, #16]	; (8003188 <HAL_InitTick+0x4c>)
 8003176:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8003178:	2000      	movs	r0, #0
 800317a:	e000      	b.n	800317e <HAL_InitTick+0x42>
      status = HAL_ERROR;
 800317c:	2001      	movs	r0, #1
}
 800317e:	bd10      	pop	{r4, pc}
 8003180:	20000024 	.word	0x20000024
 8003184:	20000020 	.word	0x20000020
 8003188:	20000028 	.word	0x20000028

0800318c <HAL_Init>:
{
 800318c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800318e:	2003      	movs	r0, #3
 8003190:	f000 fd0c 	bl	8003bac <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003194:	2000      	movs	r0, #0
 8003196:	f7ff ffd1 	bl	800313c <HAL_InitTick>
 800319a:	b110      	cbz	r0, 80031a2 <HAL_Init+0x16>
    status = HAL_ERROR;
 800319c:	2401      	movs	r4, #1
}
 800319e:	4620      	mov	r0, r4
 80031a0:	bd10      	pop	{r4, pc}
 80031a2:	4604      	mov	r4, r0
    HAL_MspInit();
 80031a4:	f7ff f91e 	bl	80023e4 <HAL_MspInit>
 80031a8:	e7f9      	b.n	800319e <HAL_Init+0x12>
	...

080031ac <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80031ac:	4a03      	ldr	r2, [pc, #12]	; (80031bc <HAL_IncTick+0x10>)
 80031ae:	6813      	ldr	r3, [r2, #0]
 80031b0:	4903      	ldr	r1, [pc, #12]	; (80031c0 <HAL_IncTick+0x14>)
 80031b2:	6809      	ldr	r1, [r1, #0]
 80031b4:	440b      	add	r3, r1
 80031b6:	6013      	str	r3, [r2, #0]
}
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	20018398 	.word	0x20018398
 80031c0:	20000024 	.word	0x20000024

080031c4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80031c4:	4b01      	ldr	r3, [pc, #4]	; (80031cc <HAL_GetTick+0x8>)
 80031c6:	6818      	ldr	r0, [r3, #0]
}
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	20018398 	.word	0x20018398

080031d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031d0:	b538      	push	{r3, r4, r5, lr}
 80031d2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80031d4:	f7ff fff6 	bl	80031c4 <HAL_GetTick>
 80031d8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031da:	f1b4 3fff 	cmp.w	r4, #4294967295
 80031de:	d002      	beq.n	80031e6 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80031e0:	4b04      	ldr	r3, [pc, #16]	; (80031f4 <HAL_Delay+0x24>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031e6:	f7ff ffed 	bl	80031c4 <HAL_GetTick>
 80031ea:	1b40      	subs	r0, r0, r5
 80031ec:	42a0      	cmp	r0, r4
 80031ee:	d3fa      	bcc.n	80031e6 <HAL_Delay+0x16>
  {
  }
}
 80031f0:	bd38      	pop	{r3, r4, r5, pc}
 80031f2:	bf00      	nop
 80031f4:	20000024 	.word	0x20000024

080031f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80031f8:	b530      	push	{r4, r5, lr}
 80031fa:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80031fc:	2300      	movs	r3, #0
 80031fe:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003200:	2800      	cmp	r0, #0
 8003202:	f000 8138 	beq.w	8003476 <HAL_ADC_Init+0x27e>
 8003206:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003208:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800320a:	b313      	cbz	r3, 8003252 <HAL_ADC_Init+0x5a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800320c:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800320e:	689a      	ldr	r2, [r3, #8]
 8003210:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8003214:	d005      	beq.n	8003222 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 800321c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003220:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003222:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003224:	6893      	ldr	r3, [r2, #8]
 8003226:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800322a:	d11f      	bne.n	800326c <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 800322c:	6893      	ldr	r3, [r2, #8]
 800322e:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003232:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003236:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800323a:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800323c:	4b8f      	ldr	r3, [pc, #572]	; (800347c <HAL_ADC_Init+0x284>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	099b      	lsrs	r3, r3, #6
 8003242:	4a8f      	ldr	r2, [pc, #572]	; (8003480 <HAL_ADC_Init+0x288>)
 8003244:	fba2 2303 	umull	r2, r3, r2, r3
 8003248:	099b      	lsrs	r3, r3, #6
 800324a:	3301      	adds	r3, #1
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003250:	e009      	b.n	8003266 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8003252:	f7fe f831 	bl	80012b8 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003256:	2300      	movs	r3, #0
 8003258:	6623      	str	r3, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 800325a:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 800325e:	e7d5      	b.n	800320c <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8003260:	9b01      	ldr	r3, [sp, #4]
 8003262:	3b01      	subs	r3, #1
 8003264:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003266:	9b01      	ldr	r3, [sp, #4]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1f9      	bne.n	8003260 <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800326c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800326e:	6893      	ldr	r3, [r2, #8]
 8003270:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003274:	d13d      	bne.n	80032f2 <HAL_ADC_Init+0xfa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003276:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003278:	f043 0310 	orr.w	r3, r3, #16
 800327c:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800327e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003280:	f043 0301 	orr.w	r3, r3, #1
 8003284:	6623      	str	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003286:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003288:	6893      	ldr	r3, [r2, #8]
 800328a:	f013 0304 	ands.w	r3, r3, #4
 800328e:	d000      	beq.n	8003292 <HAL_ADC_Init+0x9a>
 8003290:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003292:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8003294:	f011 0f10 	tst.w	r1, #16
 8003298:	f040 80e6 	bne.w	8003468 <HAL_ADC_Init+0x270>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800329c:	2b00      	cmp	r3, #0
 800329e:	f040 80e3 	bne.w	8003468 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032a2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80032a4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80032a8:	f043 0302 	orr.w	r3, r3, #2
 80032ac:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80032ae:	6893      	ldr	r3, [r2, #8]
 80032b0:	f013 0f01 	tst.w	r3, #1
 80032b4:	d13e      	bne.n	8003334 <HAL_ADC_Init+0x13c>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032b6:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80032ba:	d01c      	beq.n	80032f6 <HAL_ADC_Init+0xfe>
 80032bc:	4b71      	ldr	r3, [pc, #452]	; (8003484 <HAL_ADC_Init+0x28c>)
 80032be:	429a      	cmp	r2, r3
 80032c0:	d019      	beq.n	80032f6 <HAL_ADC_Init+0xfe>
 80032c2:	4b71      	ldr	r3, [pc, #452]	; (8003488 <HAL_ADC_Init+0x290>)
 80032c4:	6899      	ldr	r1, [r3, #8]
 80032c6:	f011 0101 	ands.w	r1, r1, #1
 80032ca:	d000      	beq.n	80032ce <HAL_ADC_Init+0xd6>
 80032cc:	2101      	movs	r1, #1
 80032ce:	4b6f      	ldr	r3, [pc, #444]	; (800348c <HAL_ADC_Init+0x294>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	f013 0301 	ands.w	r3, r3, #1
 80032d6:	d000      	beq.n	80032da <HAL_ADC_Init+0xe2>
 80032d8:	2301      	movs	r3, #1
 80032da:	430b      	orrs	r3, r1
 80032dc:	496c      	ldr	r1, [pc, #432]	; (8003490 <HAL_ADC_Init+0x298>)
 80032de:	6889      	ldr	r1, [r1, #8]
 80032e0:	f011 0101 	ands.w	r1, r1, #1
 80032e4:	d000      	beq.n	80032e8 <HAL_ADC_Init+0xf0>
 80032e6:	2101      	movs	r1, #1
 80032e8:	430b      	orrs	r3, r1
 80032ea:	bf0c      	ite	eq
 80032ec:	2301      	moveq	r3, #1
 80032ee:	2300      	movne	r3, #0
 80032f0:	e012      	b.n	8003318 <HAL_ADC_Init+0x120>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032f2:	2000      	movs	r0, #0
 80032f4:	e7c8      	b.n	8003288 <HAL_ADC_Init+0x90>
 80032f6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f013 0301 	ands.w	r3, r3, #1
 8003300:	d000      	beq.n	8003304 <HAL_ADC_Init+0x10c>
 8003302:	2301      	movs	r3, #1
 8003304:	495f      	ldr	r1, [pc, #380]	; (8003484 <HAL_ADC_Init+0x28c>)
 8003306:	6889      	ldr	r1, [r1, #8]
 8003308:	f011 0101 	ands.w	r1, r1, #1
 800330c:	d000      	beq.n	8003310 <HAL_ADC_Init+0x118>
 800330e:	2101      	movs	r1, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003310:	430b      	orrs	r3, r1
 8003312:	bf0c      	ite	eq
 8003314:	2301      	moveq	r3, #1
 8003316:	2300      	movne	r3, #0
 8003318:	b163      	cbz	r3, 8003334 <HAL_ADC_Init+0x13c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800331a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800331e:	d072      	beq.n	8003406 <HAL_ADC_Init+0x20e>
 8003320:	4b58      	ldr	r3, [pc, #352]	; (8003484 <HAL_ADC_Init+0x28c>)
 8003322:	429a      	cmp	r2, r3
 8003324:	d06d      	beq.n	8003402 <HAL_ADC_Init+0x20a>
 8003326:	495b      	ldr	r1, [pc, #364]	; (8003494 <HAL_ADC_Init+0x29c>)
 8003328:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800332a:	688a      	ldr	r2, [r1, #8]
 800332c:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8003330:	4313      	orrs	r3, r2
 8003332:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003334:	7f62      	ldrb	r2, [r4, #29]
                hadc->Init.Overrun                                                     |
 8003336:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003338:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 800333c:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 800333e:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 8003340:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 8003342:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003344:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003348:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800334c:	2a01      	cmp	r2, #1
 800334e:	d05c      	beq.n	800340a <HAL_ADC_Init+0x212>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003350:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003352:	b122      	cbz	r2, 800335e <HAL_ADC_Init+0x166>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003354:	f402 7278 	and.w	r2, r2, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003358:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800335a:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800335c:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800335e:	6821      	ldr	r1, [r4, #0]
 8003360:	68cd      	ldr	r5, [r1, #12]
 8003362:	4a4d      	ldr	r2, [pc, #308]	; (8003498 <HAL_ADC_Init+0x2a0>)
 8003364:	402a      	ands	r2, r5
 8003366:	4313      	orrs	r3, r2
 8003368:	60cb      	str	r3, [r1, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800336a:	6822      	ldr	r2, [r4, #0]
 800336c:	6913      	ldr	r3, [r2, #16]
 800336e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003372:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003374:	430b      	orrs	r3, r1
 8003376:	6113      	str	r3, [r2, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003378:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800337a:	688b      	ldr	r3, [r1, #8]
 800337c:	f013 0304 	ands.w	r3, r3, #4
 8003380:	d000      	beq.n	8003384 <HAL_ADC_Init+0x18c>
 8003382:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003384:	688a      	ldr	r2, [r1, #8]
 8003386:	f012 0208 	ands.w	r2, r2, #8
 800338a:	d000      	beq.n	800338e <HAL_ADC_Init+0x196>
 800338c:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800338e:	bb4b      	cbnz	r3, 80033e4 <HAL_ADC_Init+0x1ec>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003390:	bb42      	cbnz	r2, 80033e4 <HAL_ADC_Init+0x1ec>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003392:	7f22      	ldrb	r2, [r4, #28]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003394:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8003398:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800339a:	ea43 3282 	orr.w	r2, r3, r2, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800339e:	68cb      	ldr	r3, [r1, #12]
 80033a0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80033a4:	f023 0302 	bic.w	r3, r3, #2
 80033a8:	4313      	orrs	r3, r2
 80033aa:	60cb      	str	r3, [r1, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80033ac:	6923      	ldr	r3, [r4, #16]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d030      	beq.n	8003414 <HAL_ADC_Init+0x21c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80033b2:	6822      	ldr	r2, [r4, #0]
 80033b4:	6913      	ldr	r3, [r2, #16]
 80033b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033ba:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80033bc:	6822      	ldr	r2, [r4, #0]
 80033be:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80033c2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80033c6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80033ca:	6921      	ldr	r1, [r4, #16]
 80033cc:	430b      	orrs	r3, r1
 80033ce:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80033d2:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d02b      	beq.n	8003432 <HAL_ADC_Init+0x23a>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80033da:	6822      	ldr	r2, [r4, #0]
 80033dc:	6913      	ldr	r3, [r2, #16]
 80033de:	f023 0301 	bic.w	r3, r3, #1
 80033e2:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80033e4:	6963      	ldr	r3, [r4, #20]
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d035      	beq.n	8003456 <HAL_ADC_Init+0x25e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80033ea:	6822      	ldr	r2, [r4, #0]
 80033ec:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80033ee:	f023 030f 	bic.w	r3, r3, #15
 80033f2:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80033f4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80033f6:	f023 0303 	bic.w	r3, r3, #3
 80033fa:	f043 0301 	orr.w	r3, r3, #1
 80033fe:	65e3      	str	r3, [r4, #92]	; 0x5c
 8003400:	e037      	b.n	8003472 <HAL_ADC_Init+0x27a>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003402:	4926      	ldr	r1, [pc, #152]	; (800349c <HAL_ADC_Init+0x2a4>)
 8003404:	e790      	b.n	8003328 <HAL_ADC_Init+0x130>
 8003406:	4925      	ldr	r1, [pc, #148]	; (800349c <HAL_ADC_Init+0x2a4>)
 8003408:	e78e      	b.n	8003328 <HAL_ADC_Init+0x130>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800340a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800340c:	3a01      	subs	r2, #1
 800340e:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8003412:	e79d      	b.n	8003350 <HAL_ADC_Init+0x158>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003414:	6822      	ldr	r2, [r4, #0]
 8003416:	6913      	ldr	r3, [r2, #16]
 8003418:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800341c:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800341e:	6822      	ldr	r2, [r4, #0]
 8003420:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8003424:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003428:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800342c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003430:	e7cf      	b.n	80033d2 <HAL_ADC_Init+0x1da>
        MODIFY_REG(hadc->Instance->CFGR2,
 8003432:	6821      	ldr	r1, [r4, #0]
 8003434:	690b      	ldr	r3, [r1, #16]
 8003436:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800343a:	f023 0304 	bic.w	r3, r3, #4
 800343e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003440:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8003442:	432a      	orrs	r2, r5
 8003444:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8003446:	432a      	orrs	r2, r5
 8003448:	6d25      	ldr	r5, [r4, #80]	; 0x50
 800344a:	432a      	orrs	r2, r5
 800344c:	4313      	orrs	r3, r2
 800344e:	f043 0301 	orr.w	r3, r3, #1
 8003452:	610b      	str	r3, [r1, #16]
 8003454:	e7c6      	b.n	80033e4 <HAL_ADC_Init+0x1ec>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003456:	6821      	ldr	r1, [r4, #0]
 8003458:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800345a:	f023 030f 	bic.w	r3, r3, #15
 800345e:	6a22      	ldr	r2, [r4, #32]
 8003460:	3a01      	subs	r2, #1
 8003462:	4313      	orrs	r3, r2
 8003464:	630b      	str	r3, [r1, #48]	; 0x30
 8003466:	e7c5      	b.n	80033f4 <HAL_ADC_Init+0x1fc>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003468:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800346a:	f043 0310 	orr.w	r3, r3, #16
 800346e:	65e3      	str	r3, [r4, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003470:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8003472:	b003      	add	sp, #12
 8003474:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8003476:	2001      	movs	r0, #1
 8003478:	e7fb      	b.n	8003472 <HAL_ADC_Init+0x27a>
 800347a:	bf00      	nop
 800347c:	20000020 	.word	0x20000020
 8003480:	053e2d63 	.word	0x053e2d63
 8003484:	50000100 	.word	0x50000100
 8003488:	50000400 	.word	0x50000400
 800348c:	50000500 	.word	0x50000500
 8003490:	50000600 	.word	0x50000600
 8003494:	50000700 	.word	0x50000700
 8003498:	fff04007 	.word	0xfff04007
 800349c:	50000300 	.word	0x50000300

080034a0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80034a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034a2:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80034a4:	2200      	movs	r2, #0
 80034a6:	9201      	str	r2, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80034a8:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 80034ac:	2a01      	cmp	r2, #1
 80034ae:	f000 8284 	beq.w	80039ba <HAL_ADC_ConfigChannel+0x51a>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2201      	movs	r2, #1
 80034b6:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034ba:	6805      	ldr	r5, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80034bc:	68a8      	ldr	r0, [r5, #8]
 80034be:	f010 0f04 	tst.w	r0, #4
 80034c2:	d009      	beq.n	80034d8 <HAL_ADC_ConfigChannel+0x38>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034c4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80034c6:	f042 0220 	orr.w	r2, r2, #32
 80034ca:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80034cc:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80034d4:	b003      	add	sp, #12
 80034d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80034d8:	684c      	ldr	r4, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80034da:	3530      	adds	r5, #48	; 0x30
 80034dc:	0a22      	lsrs	r2, r4, #8
 80034de:	0092      	lsls	r2, r2, #2
 80034e0:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 80034e4:	58a8      	ldr	r0, [r5, r2]
 80034e6:	f004 0e1f 	and.w	lr, r4, #31
 80034ea:	241f      	movs	r4, #31
 80034ec:	fa04 f40e 	lsl.w	r4, r4, lr
 80034f0:	ea20 0004 	bic.w	r0, r0, r4
 80034f4:	680c      	ldr	r4, [r1, #0]
 80034f6:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 80034fa:	fa0c fc0e 	lsl.w	ip, ip, lr
 80034fe:	ea40 000c 	orr.w	r0, r0, ip
 8003502:	50a8      	str	r0, [r5, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003504:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003506:	6882      	ldr	r2, [r0, #8]
 8003508:	f012 0204 	ands.w	r2, r2, #4
 800350c:	d000      	beq.n	8003510 <HAL_ADC_ConfigChannel+0x70>
 800350e:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003510:	6884      	ldr	r4, [r0, #8]
 8003512:	f014 0408 	ands.w	r4, r4, #8
 8003516:	d000      	beq.n	800351a <HAL_ADC_ConfigChannel+0x7a>
 8003518:	2401      	movs	r4, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800351a:	2a00      	cmp	r2, #0
 800351c:	d150      	bne.n	80035c0 <HAL_ADC_ConfigChannel+0x120>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800351e:	2c00      	cmp	r4, #0
 8003520:	d14e      	bne.n	80035c0 <HAL_ADC_ConfigChannel+0x120>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003522:	688f      	ldr	r7, [r1, #8]
 8003524:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 8003528:	f000 8086 	beq.w	8003638 <HAL_ADC_ConfigChannel+0x198>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800352c:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800352e:	3014      	adds	r0, #20
 8003530:	0e72      	lsrs	r2, r6, #25
 8003532:	0092      	lsls	r2, r2, #2
 8003534:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8003538:	5885      	ldr	r5, [r0, r2]
 800353a:	f3c6 5e04 	ubfx	lr, r6, #20, #5
 800353e:	f04f 0c07 	mov.w	ip, #7
 8003542:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003546:	ea25 0c0c 	bic.w	ip, r5, ip
 800354a:	fa07 f50e 	lsl.w	r5, r7, lr
 800354e:	ea4c 0505 	orr.w	r5, ip, r5
 8003552:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003554:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003556:	6942      	ldr	r2, [r0, #20]
 8003558:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800355c:	6142      	str	r2, [r0, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800355e:	694d      	ldr	r5, [r1, #20]
 8003560:	6818      	ldr	r0, [r3, #0]
 8003562:	68c2      	ldr	r2, [r0, #12]
 8003564:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003568:	0052      	lsls	r2, r2, #1
 800356a:	fa05 f202 	lsl.w	r2, r5, r2
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800356e:	690e      	ldr	r6, [r1, #16]
 8003570:	2e04      	cmp	r6, #4
 8003572:	d079      	beq.n	8003668 <HAL_ADC_ConfigChannel+0x1c8>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003574:	3060      	adds	r0, #96	; 0x60
  MODIFY_REG(*preg,
 8003576:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 800357a:	4dae      	ldr	r5, [pc, #696]	; (8003834 <HAL_ADC_ConfigChannel+0x394>)
 800357c:	403d      	ands	r5, r7
 800357e:	680f      	ldr	r7, [r1, #0]
 8003580:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 8003584:	433a      	orrs	r2, r7
 8003586:	4315      	orrs	r5, r2
 8003588:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 800358c:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	690e      	ldr	r6, [r1, #16]
 8003594:	6988      	ldr	r0, [r1, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003596:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8003598:	f852 5026 	ldr.w	r5, [r2, r6, lsl #2]
 800359c:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 80035a0:	4328      	orrs	r0, r5
 80035a2:	f842 0026 	str.w	r0, [r2, r6, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	690d      	ldr	r5, [r1, #16]
 80035aa:	7f08      	ldrb	r0, [r1, #28]
 80035ac:	2801      	cmp	r0, #1
 80035ae:	d058      	beq.n	8003662 <HAL_ADC_ConfigChannel+0x1c2>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80035b0:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 80035b2:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80035b6:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 80035ba:	4304      	orrs	r4, r0
 80035bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035c0:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80035c2:	6890      	ldr	r0, [r2, #8]
 80035c4:	f010 0f01 	tst.w	r0, #1
 80035c8:	d112      	bne.n	80035f0 <HAL_ADC_ConfigChannel+0x150>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80035ca:	6808      	ldr	r0, [r1, #0]
 80035cc:	68cd      	ldr	r5, [r1, #12]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80035ce:	4c9a      	ldr	r4, [pc, #616]	; (8003838 <HAL_ADC_ConfigChannel+0x398>)
 80035d0:	42a5      	cmp	r5, r4
 80035d2:	f000 80b1 	beq.w	8003738 <HAL_ADC_ConfigChannel+0x298>
    CLEAR_BIT(ADCx->DIFSEL,
 80035d6:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 80035da:	f3c0 0012 	ubfx	r0, r0, #0, #19
 80035de:	ea24 0000 	bic.w	r0, r4, r0
 80035e2:	f8c2 00b0 	str.w	r0, [r2, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80035e6:	68c8      	ldr	r0, [r1, #12]
 80035e8:	4a93      	ldr	r2, [pc, #588]	; (8003838 <HAL_ADC_ConfigChannel+0x398>)
 80035ea:	4290      	cmp	r0, r2
 80035ec:	f000 80ac 	beq.w	8003748 <HAL_ADC_ConfigChannel+0x2a8>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80035f0:	680a      	ldr	r2, [r1, #0]
 80035f2:	4992      	ldr	r1, [pc, #584]	; (800383c <HAL_ADC_ConfigChannel+0x39c>)
 80035f4:	420a      	tst	r2, r1
 80035f6:	f000 81da 	beq.w	80039ae <HAL_ADC_ConfigChannel+0x50e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80035fa:	6819      	ldr	r1, [r3, #0]
 80035fc:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003600:	f000 8173 	beq.w	80038ea <HAL_ADC_ConfigChannel+0x44a>
 8003604:	488e      	ldr	r0, [pc, #568]	; (8003840 <HAL_ADC_ConfigChannel+0x3a0>)
 8003606:	4281      	cmp	r1, r0
 8003608:	f000 816c 	beq.w	80038e4 <HAL_ADC_ConfigChannel+0x444>
 800360c:	488d      	ldr	r0, [pc, #564]	; (8003844 <HAL_ADC_ConfigChannel+0x3a4>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800360e:	6880      	ldr	r0, [r0, #8]
 8003610:	f000 74e0 	and.w	r4, r0, #29360128	; 0x1c00000
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003614:	4d8c      	ldr	r5, [pc, #560]	; (8003848 <HAL_ADC_ConfigChannel+0x3a8>)
 8003616:	42aa      	cmp	r2, r5
 8003618:	f000 8169 	beq.w	80038ee <HAL_ADC_ConfigChannel+0x44e>
 800361c:	4d8b      	ldr	r5, [pc, #556]	; (800384c <HAL_ADC_ConfigChannel+0x3ac>)
 800361e:	42aa      	cmp	r2, r5
 8003620:	f000 8165 	beq.w	80038ee <HAL_ADC_ConfigChannel+0x44e>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003624:	4d8a      	ldr	r5, [pc, #552]	; (8003850 <HAL_ADC_ConfigChannel+0x3b0>)
 8003626:	42aa      	cmp	r2, r5
 8003628:	f000 8194 	beq.w	8003954 <HAL_ADC_ConfigChannel+0x4b4>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800362c:	4d89      	ldr	r5, [pc, #548]	; (8003854 <HAL_ADC_ConfigChannel+0x3b4>)
 800362e:	42aa      	cmp	r2, r5
 8003630:	f000 81a8 	beq.w	8003984 <HAL_ADC_ConfigChannel+0x4e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003634:	2000      	movs	r0, #0
 8003636:	e74a      	b.n	80034ce <HAL_ADC_ConfigChannel+0x2e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003638:	680d      	ldr	r5, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800363a:	3014      	adds	r0, #20
 800363c:	0e6a      	lsrs	r2, r5, #25
 800363e:	0092      	lsls	r2, r2, #2
 8003640:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8003644:	5886      	ldr	r6, [r0, r2]
 8003646:	f3c5 5504 	ubfx	r5, r5, #20, #5
 800364a:	2707      	movs	r7, #7
 800364c:	fa07 f505 	lsl.w	r5, r7, r5
 8003650:	ea26 0505 	bic.w	r5, r6, r5
 8003654:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003656:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003658:	6942      	ldr	r2, [r0, #20]
 800365a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800365e:	6142      	str	r2, [r0, #20]
}
 8003660:	e77d      	b.n	800355e <HAL_ADC_ConfigChannel+0xbe>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003662:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8003666:	e7a3      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x110>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003668:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800366a:	6e04      	ldr	r4, [r0, #96]	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800366c:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003670:	680a      	ldr	r2, [r1, #0]
 8003672:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003676:	bb85      	cbnz	r5, 80036da <HAL_ADC_ConfigChannel+0x23a>
 8003678:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800367c:	4294      	cmp	r4, r2
 800367e:	d034      	beq.n	80036ea <HAL_ADC_ConfigChannel+0x24a>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003680:	681c      	ldr	r4, [r3, #0]
 8003682:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003684:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8003686:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800368a:	680a      	ldr	r2, [r1, #0]
 800368c:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003690:	bb85      	cbnz	r5, 80036f4 <HAL_ADC_ConfigChannel+0x254>
 8003692:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003696:	4290      	cmp	r0, r2
 8003698:	d034      	beq.n	8003704 <HAL_ADC_ConfigChannel+0x264>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800369a:	681c      	ldr	r4, [r3, #0]
 800369c:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800369e:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80036a0:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80036a4:	680a      	ldr	r2, [r1, #0]
 80036a6:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80036aa:	bb85      	cbnz	r5, 800370e <HAL_ADC_ConfigChannel+0x26e>
 80036ac:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80036b0:	4290      	cmp	r0, r2
 80036b2:	d034      	beq.n	800371e <HAL_ADC_ConfigChannel+0x27e>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80036b4:	681c      	ldr	r4, [r3, #0]
 80036b6:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80036b8:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80036ba:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80036be:	680a      	ldr	r2, [r1, #0]
 80036c0:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80036c4:	bb85      	cbnz	r5, 8003728 <HAL_ADC_ConfigChannel+0x288>
 80036c6:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80036ca:	4290      	cmp	r0, r2
 80036cc:	f47f af78 	bne.w	80035c0 <HAL_ADC_ConfigChannel+0x120>
  MODIFY_REG(*preg,
 80036d0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80036d2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80036d6:	66e2      	str	r2, [r4, #108]	; 0x6c
}
 80036d8:	e772      	b.n	80035c0 <HAL_ADC_ConfigChannel+0x120>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036da:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80036de:	b112      	cbz	r2, 80036e6 <HAL_ADC_ConfigChannel+0x246>
  return __builtin_clz(value);
 80036e0:	fab2 f282 	clz	r2, r2
 80036e4:	e7ca      	b.n	800367c <HAL_ADC_ConfigChannel+0x1dc>
    return 32U;
 80036e6:	2220      	movs	r2, #32
 80036e8:	e7c8      	b.n	800367c <HAL_ADC_ConfigChannel+0x1dc>
  MODIFY_REG(*preg,
 80036ea:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80036ec:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80036f0:	6602      	str	r2, [r0, #96]	; 0x60
}
 80036f2:	e7c5      	b.n	8003680 <HAL_ADC_ConfigChannel+0x1e0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f4:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80036f8:	b112      	cbz	r2, 8003700 <HAL_ADC_ConfigChannel+0x260>
  return __builtin_clz(value);
 80036fa:	fab2 f282 	clz	r2, r2
 80036fe:	e7ca      	b.n	8003696 <HAL_ADC_ConfigChannel+0x1f6>
    return 32U;
 8003700:	2220      	movs	r2, #32
 8003702:	e7c8      	b.n	8003696 <HAL_ADC_ConfigChannel+0x1f6>
  MODIFY_REG(*preg,
 8003704:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003706:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800370a:	6662      	str	r2, [r4, #100]	; 0x64
}
 800370c:	e7c5      	b.n	800369a <HAL_ADC_ConfigChannel+0x1fa>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800370e:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003712:	b112      	cbz	r2, 800371a <HAL_ADC_ConfigChannel+0x27a>
  return __builtin_clz(value);
 8003714:	fab2 f282 	clz	r2, r2
 8003718:	e7ca      	b.n	80036b0 <HAL_ADC_ConfigChannel+0x210>
    return 32U;
 800371a:	2220      	movs	r2, #32
 800371c:	e7c8      	b.n	80036b0 <HAL_ADC_ConfigChannel+0x210>
  MODIFY_REG(*preg,
 800371e:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8003720:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003724:	66a2      	str	r2, [r4, #104]	; 0x68
}
 8003726:	e7c5      	b.n	80036b4 <HAL_ADC_ConfigChannel+0x214>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003728:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800372c:	b112      	cbz	r2, 8003734 <HAL_ADC_ConfigChannel+0x294>
  return __builtin_clz(value);
 800372e:	fab2 f282 	clz	r2, r2
 8003732:	e7ca      	b.n	80036ca <HAL_ADC_ConfigChannel+0x22a>
    return 32U;
 8003734:	2220      	movs	r2, #32
 8003736:	e7c8      	b.n	80036ca <HAL_ADC_ConfigChannel+0x22a>
    SET_BIT(ADCx->DIFSEL,
 8003738:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 800373c:	f3c0 0012 	ubfx	r0, r0, #0, #19
 8003740:	4320      	orrs	r0, r4
 8003742:	f8c2 00b0 	str.w	r0, [r2, #176]	; 0xb0
 8003746:	e74e      	b.n	80035e6 <HAL_ADC_ConfigChannel+0x146>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003748:	681c      	ldr	r4, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800374a:	680a      	ldr	r2, [r1, #0]
 800374c:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003750:	2d00      	cmp	r5, #0
 8003752:	d138      	bne.n	80037c6 <HAL_ADC_ConfigChannel+0x326>
 8003754:	0e90      	lsrs	r0, r2, #26
 8003756:	3001      	adds	r0, #1
 8003758:	f000 001f 	and.w	r0, r0, #31
 800375c:	2809      	cmp	r0, #9
 800375e:	bf8c      	ite	hi
 8003760:	2000      	movhi	r0, #0
 8003762:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003764:	2800      	cmp	r0, #0
 8003766:	d077      	beq.n	8003858 <HAL_ADC_ConfigChannel+0x3b8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003768:	2d00      	cmp	r5, #0
 800376a:	d13b      	bne.n	80037e4 <HAL_ADC_ConfigChannel+0x344>
 800376c:	0e90      	lsrs	r0, r2, #26
 800376e:	3001      	adds	r0, #1
 8003770:	0680      	lsls	r0, r0, #26
 8003772:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003776:	2d00      	cmp	r5, #0
 8003778:	d140      	bne.n	80037fc <HAL_ADC_ConfigChannel+0x35c>
 800377a:	0e96      	lsrs	r6, r2, #26
 800377c:	3601      	adds	r6, #1
 800377e:	f006 071f 	and.w	r7, r6, #31
 8003782:	2601      	movs	r6, #1
 8003784:	40be      	lsls	r6, r7
 8003786:	4330      	orrs	r0, r6
 8003788:	2d00      	cmp	r5, #0
 800378a:	d145      	bne.n	8003818 <HAL_ADC_ConfigChannel+0x378>
 800378c:	0e92      	lsrs	r2, r2, #26
 800378e:	3201      	adds	r2, #1
 8003790:	f002 021f 	and.w	r2, r2, #31
 8003794:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003798:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800379a:	4302      	orrs	r2, r0
 800379c:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800379e:	f104 0614 	add.w	r6, r4, #20
 80037a2:	0e55      	lsrs	r5, r2, #25
 80037a4:	00ad      	lsls	r5, r5, #2
 80037a6:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 80037aa:	5974      	ldr	r4, [r6, r5]
 80037ac:	f3c2 5204 	ubfx	r2, r2, #20, #5
 80037b0:	f04f 0c07 	mov.w	ip, #7
 80037b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80037b8:	ea24 0c0c 	bic.w	ip, r4, ip
 80037bc:	4090      	lsls	r0, r2
 80037be:	ea4c 0000 	orr.w	r0, ip, r0
 80037c2:	5170      	str	r0, [r6, r5]
}
 80037c4:	e714      	b.n	80035f0 <HAL_ADC_ConfigChannel+0x150>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c6:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 80037ca:	b148      	cbz	r0, 80037e0 <HAL_ADC_ConfigChannel+0x340>
  return __builtin_clz(value);
 80037cc:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80037d0:	3001      	adds	r0, #1
 80037d2:	f000 001f 	and.w	r0, r0, #31
 80037d6:	2809      	cmp	r0, #9
 80037d8:	bf8c      	ite	hi
 80037da:	2000      	movhi	r0, #0
 80037dc:	2001      	movls	r0, #1
 80037de:	e7c1      	b.n	8003764 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 80037e0:	2020      	movs	r0, #32
 80037e2:	e7f5      	b.n	80037d0 <HAL_ADC_ConfigChannel+0x330>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e4:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 80037e8:	b130      	cbz	r0, 80037f8 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80037ea:	fab0 f080 	clz	r0, r0
 80037ee:	3001      	adds	r0, #1
 80037f0:	0680      	lsls	r0, r0, #26
 80037f2:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80037f6:	e7be      	b.n	8003776 <HAL_ADC_ConfigChannel+0x2d6>
    return 32U;
 80037f8:	2020      	movs	r0, #32
 80037fa:	e7f8      	b.n	80037ee <HAL_ADC_ConfigChannel+0x34e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037fc:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8003800:	b146      	cbz	r6, 8003814 <HAL_ADC_ConfigChannel+0x374>
  return __builtin_clz(value);
 8003802:	fab6 f686 	clz	r6, r6
 8003806:	3601      	adds	r6, #1
 8003808:	f006 061f 	and.w	r6, r6, #31
 800380c:	2701      	movs	r7, #1
 800380e:	fa07 f606 	lsl.w	r6, r7, r6
 8003812:	e7b8      	b.n	8003786 <HAL_ADC_ConfigChannel+0x2e6>
    return 32U;
 8003814:	2620      	movs	r6, #32
 8003816:	e7f6      	b.n	8003806 <HAL_ADC_ConfigChannel+0x366>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003818:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800381c:	b142      	cbz	r2, 8003830 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800381e:	fab2 f282 	clz	r2, r2
 8003822:	3201      	adds	r2, #1
 8003824:	f002 021f 	and.w	r2, r2, #31
 8003828:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800382c:	0512      	lsls	r2, r2, #20
 800382e:	e7b4      	b.n	800379a <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8003830:	2220      	movs	r2, #32
 8003832:	e7f6      	b.n	8003822 <HAL_ADC_ConfigChannel+0x382>
 8003834:	03fff000 	.word	0x03fff000
 8003838:	407f0000 	.word	0x407f0000
 800383c:	80080000 	.word	0x80080000
 8003840:	50000100 	.word	0x50000100
 8003844:	50000700 	.word	0x50000700
 8003848:	c3210000 	.word	0xc3210000
 800384c:	90c00010 	.word	0x90c00010
 8003850:	c7520000 	.word	0xc7520000
 8003854:	cb840000 	.word	0xcb840000
 8003858:	b9cd      	cbnz	r5, 800388e <HAL_ADC_ConfigChannel+0x3ee>
 800385a:	0e90      	lsrs	r0, r2, #26
 800385c:	3001      	adds	r0, #1
 800385e:	0680      	lsls	r0, r0, #26
 8003860:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003864:	b9fd      	cbnz	r5, 80038a6 <HAL_ADC_ConfigChannel+0x406>
 8003866:	0e96      	lsrs	r6, r2, #26
 8003868:	3601      	adds	r6, #1
 800386a:	f006 071f 	and.w	r7, r6, #31
 800386e:	2601      	movs	r6, #1
 8003870:	40be      	lsls	r6, r7
 8003872:	4330      	orrs	r0, r6
 8003874:	bb2d      	cbnz	r5, 80038c2 <HAL_ADC_ConfigChannel+0x422>
 8003876:	0e92      	lsrs	r2, r2, #26
 8003878:	3201      	adds	r2, #1
 800387a:	f002 021f 	and.w	r2, r2, #31
 800387e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003882:	3a1e      	subs	r2, #30
 8003884:	0512      	lsls	r2, r2, #20
 8003886:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800388a:	4302      	orrs	r2, r0
 800388c:	e786      	b.n	800379c <HAL_ADC_ConfigChannel+0x2fc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800388e:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8003892:	b130      	cbz	r0, 80038a2 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8003894:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003898:	3001      	adds	r0, #1
 800389a:	0680      	lsls	r0, r0, #26
 800389c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80038a0:	e7e0      	b.n	8003864 <HAL_ADC_ConfigChannel+0x3c4>
    return 32U;
 80038a2:	2020      	movs	r0, #32
 80038a4:	e7f8      	b.n	8003898 <HAL_ADC_ConfigChannel+0x3f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a6:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80038aa:	b146      	cbz	r6, 80038be <HAL_ADC_ConfigChannel+0x41e>
  return __builtin_clz(value);
 80038ac:	fab6 f686 	clz	r6, r6
 80038b0:	3601      	adds	r6, #1
 80038b2:	f006 061f 	and.w	r6, r6, #31
 80038b6:	2701      	movs	r7, #1
 80038b8:	fa07 f606 	lsl.w	r6, r7, r6
 80038bc:	e7d9      	b.n	8003872 <HAL_ADC_ConfigChannel+0x3d2>
    return 32U;
 80038be:	2620      	movs	r6, #32
 80038c0:	e7f6      	b.n	80038b0 <HAL_ADC_ConfigChannel+0x410>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c2:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80038c6:	b15a      	cbz	r2, 80038e0 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 80038c8:	fab2 f282 	clz	r2, r2
 80038cc:	3201      	adds	r2, #1
 80038ce:	f002 021f 	and.w	r2, r2, #31
 80038d2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80038d6:	3a1e      	subs	r2, #30
 80038d8:	0512      	lsls	r2, r2, #20
 80038da:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80038de:	e7d4      	b.n	800388a <HAL_ADC_ConfigChannel+0x3ea>
    return 32U;
 80038e0:	2220      	movs	r2, #32
 80038e2:	e7f3      	b.n	80038cc <HAL_ADC_ConfigChannel+0x42c>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038e4:	f500 7000 	add.w	r0, r0, #512	; 0x200
 80038e8:	e691      	b.n	800360e <HAL_ADC_ConfigChannel+0x16e>
 80038ea:	4835      	ldr	r0, [pc, #212]	; (80039c0 <HAL_ADC_ConfigChannel+0x520>)
 80038ec:	e68f      	b.n	800360e <HAL_ADC_ConfigChannel+0x16e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80038ee:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80038f2:	f47f ae97 	bne.w	8003624 <HAL_ADC_ConfigChannel+0x184>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038f6:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 80038fa:	d004      	beq.n	8003906 <HAL_ADC_ConfigChannel+0x466>
 80038fc:	4a31      	ldr	r2, [pc, #196]	; (80039c4 <HAL_ADC_ConfigChannel+0x524>)
 80038fe:	4291      	cmp	r1, r2
 8003900:	d001      	beq.n	8003906 <HAL_ADC_ConfigChannel+0x466>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003902:	2000      	movs	r0, #0
 8003904:	e5e3      	b.n	80034ce <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003906:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 800390a:	d019      	beq.n	8003940 <HAL_ADC_ConfigChannel+0x4a0>
 800390c:	4a2e      	ldr	r2, [pc, #184]	; (80039c8 <HAL_ADC_ConfigChannel+0x528>)
 800390e:	4291      	cmp	r1, r2
 8003910:	d014      	beq.n	800393c <HAL_ADC_ConfigChannel+0x49c>
 8003912:	492e      	ldr	r1, [pc, #184]	; (80039cc <HAL_ADC_ConfigChannel+0x52c>)
 8003914:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003918:	688a      	ldr	r2, [r1, #8]
 800391a:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800391e:	4314      	orrs	r4, r2
 8003920:	608c      	str	r4, [r1, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003922:	4a2b      	ldr	r2, [pc, #172]	; (80039d0 <HAL_ADC_ConfigChannel+0x530>)
 8003924:	6812      	ldr	r2, [r2, #0]
 8003926:	0992      	lsrs	r2, r2, #6
 8003928:	492a      	ldr	r1, [pc, #168]	; (80039d4 <HAL_ADC_ConfigChannel+0x534>)
 800392a:	fba1 1202 	umull	r1, r2, r1, r2
 800392e:	0992      	lsrs	r2, r2, #6
 8003930:	3201      	adds	r2, #1
 8003932:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003936:	0092      	lsls	r2, r2, #2
 8003938:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800393a:	e006      	b.n	800394a <HAL_ADC_ConfigChannel+0x4aa>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800393c:	4920      	ldr	r1, [pc, #128]	; (80039c0 <HAL_ADC_ConfigChannel+0x520>)
 800393e:	e7e9      	b.n	8003914 <HAL_ADC_ConfigChannel+0x474>
 8003940:	491f      	ldr	r1, [pc, #124]	; (80039c0 <HAL_ADC_ConfigChannel+0x520>)
 8003942:	e7e7      	b.n	8003914 <HAL_ADC_ConfigChannel+0x474>
            wait_loop_index--;
 8003944:	9a01      	ldr	r2, [sp, #4]
 8003946:	3a01      	subs	r2, #1
 8003948:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800394a:	9a01      	ldr	r2, [sp, #4]
 800394c:	2a00      	cmp	r2, #0
 800394e:	d1f9      	bne.n	8003944 <HAL_ADC_ConfigChannel+0x4a4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003950:	2000      	movs	r0, #0
 8003952:	e5bc      	b.n	80034ce <HAL_ADC_ConfigChannel+0x2e>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003954:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 8003958:	f47f ae68 	bne.w	800362c <HAL_ADC_ConfigChannel+0x18c>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800395c:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003960:	d00e      	beq.n	8003980 <HAL_ADC_ConfigChannel+0x4e0>
 8003962:	4a19      	ldr	r2, [pc, #100]	; (80039c8 <HAL_ADC_ConfigChannel+0x528>)
 8003964:	4291      	cmp	r1, r2
 8003966:	d009      	beq.n	800397c <HAL_ADC_ConfigChannel+0x4dc>
 8003968:	4918      	ldr	r1, [pc, #96]	; (80039cc <HAL_ADC_ConfigChannel+0x52c>)
 800396a:	f044 7480 	orr.w	r4, r4, #16777216	; 0x1000000
 800396e:	688a      	ldr	r2, [r1, #8]
 8003970:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003974:	4314      	orrs	r4, r2
 8003976:	608c      	str	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003978:	2000      	movs	r0, #0
}
 800397a:	e5a8      	b.n	80034ce <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800397c:	4910      	ldr	r1, [pc, #64]	; (80039c0 <HAL_ADC_ConfigChannel+0x520>)
 800397e:	e7f4      	b.n	800396a <HAL_ADC_ConfigChannel+0x4ca>
 8003980:	490f      	ldr	r1, [pc, #60]	; (80039c0 <HAL_ADC_ConfigChannel+0x520>)
 8003982:	e7f2      	b.n	800396a <HAL_ADC_ConfigChannel+0x4ca>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003984:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 8003988:	d113      	bne.n	80039b2 <HAL_ADC_ConfigChannel+0x512>
        if (ADC_VREFINT_INSTANCE(hadc))
 800398a:	4a0f      	ldr	r2, [pc, #60]	; (80039c8 <HAL_ADC_ConfigChannel+0x528>)
 800398c:	4291      	cmp	r1, r2
 800398e:	d012      	beq.n	80039b6 <HAL_ADC_ConfigChannel+0x516>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003990:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003994:	d009      	beq.n	80039aa <HAL_ADC_ConfigChannel+0x50a>
 8003996:	480d      	ldr	r0, [pc, #52]	; (80039cc <HAL_ADC_ConfigChannel+0x52c>)
 8003998:	f444 0280 	orr.w	r2, r4, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800399c:	6881      	ldr	r1, [r0, #8]
 800399e:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80039a2:	430a      	orrs	r2, r1
 80039a4:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039a6:	2000      	movs	r0, #0
}
 80039a8:	e591      	b.n	80034ce <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039aa:	4805      	ldr	r0, [pc, #20]	; (80039c0 <HAL_ADC_ConfigChannel+0x520>)
 80039ac:	e7f4      	b.n	8003998 <HAL_ADC_ConfigChannel+0x4f8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039ae:	2000      	movs	r0, #0
 80039b0:	e58d      	b.n	80034ce <HAL_ADC_ConfigChannel+0x2e>
 80039b2:	2000      	movs	r0, #0
 80039b4:	e58b      	b.n	80034ce <HAL_ADC_ConfigChannel+0x2e>
 80039b6:	2000      	movs	r0, #0
 80039b8:	e589      	b.n	80034ce <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 80039ba:	2002      	movs	r0, #2
 80039bc:	e58a      	b.n	80034d4 <HAL_ADC_ConfigChannel+0x34>
 80039be:	bf00      	nop
 80039c0:	50000300 	.word	0x50000300
 80039c4:	50000600 	.word	0x50000600
 80039c8:	50000100 	.word	0x50000100
 80039cc:	50000700 	.word	0x50000700
 80039d0:	20000020 	.word	0x20000020
 80039d4:	053e2d63 	.word	0x053e2d63

080039d8 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039d8:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 80039dc:	2a01      	cmp	r2, #1
 80039de:	f000 80d6 	beq.w	8003b8e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
{
 80039e2:	b410      	push	{r4}
 80039e4:	b09d      	sub	sp, #116	; 0x74
 80039e6:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80039e8:	2201      	movs	r2, #1
 80039ea:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80039ee:	2200      	movs	r2, #0
 80039f0:	9218      	str	r2, [sp, #96]	; 0x60
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80039f2:	9219      	str	r2, [sp, #100]	; 0x64

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80039f4:	6800      	ldr	r0, [r0, #0]
 80039f6:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 80039fa:	d047      	beq.n	8003a8c <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 80039fc:	4a65      	ldr	r2, [pc, #404]	; (8003b94 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80039fe:	4290      	cmp	r0, r2
 8003a00:	d047      	beq.n	8003a92 <HAL_ADCEx_MultiModeConfigChannel+0xba>
 8003a02:	2200      	movs	r2, #0
 8003a04:	9201      	str	r2, [sp, #4]

  if (tmphadcSlave.Instance == NULL)
 8003a06:	9a01      	ldr	r2, [sp, #4]
 8003a08:	2a00      	cmp	r2, #0
 8003a0a:	d046      	beq.n	8003a9a <HAL_ADCEx_MultiModeConfigChannel+0xc2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003a0c:	6892      	ldr	r2, [r2, #8]
 8003a0e:	f012 0204 	ands.w	r2, r2, #4
 8003a12:	d000      	beq.n	8003a16 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003a14:	2201      	movs	r2, #1
 8003a16:	6884      	ldr	r4, [r0, #8]
 8003a18:	f014 0f04 	tst.w	r4, #4
 8003a1c:	f040 80a7 	bne.w	8003b6e <HAL_ADCEx_MultiModeConfigChannel+0x196>
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003a20:	2a00      	cmp	r2, #0
 8003a22:	f040 80a4 	bne.w	8003b6e <HAL_ADCEx_MultiModeConfigChannel+0x196>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003a26:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8003a2a:	d042      	beq.n	8003ab2 <HAL_ADCEx_MultiModeConfigChannel+0xda>
 8003a2c:	4a5a      	ldr	r2, [pc, #360]	; (8003b98 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003a2e:	4290      	cmp	r0, r2
 8003a30:	d03c      	beq.n	8003aac <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 8003a32:	4a5a      	ldr	r2, [pc, #360]	; (8003b9c <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a34:	6808      	ldr	r0, [r1, #0]
 8003a36:	2800      	cmp	r0, #0
 8003a38:	d05c      	beq.n	8003af4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003a3a:	6890      	ldr	r0, [r2, #8]
 8003a3c:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8003a40:	684c      	ldr	r4, [r1, #4]
 8003a42:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 8003a46:	ea44 344c 	orr.w	r4, r4, ip, lsl #13
 8003a4a:	4320      	orrs	r0, r4
 8003a4c:	6090      	str	r0, [r2, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a4e:	6818      	ldr	r0, [r3, #0]
 8003a50:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8003a54:	d02f      	beq.n	8003ab6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
 8003a56:	4c50      	ldr	r4, [pc, #320]	; (8003b98 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003a58:	42a0      	cmp	r0, r4
 8003a5a:	d02c      	beq.n	8003ab6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a5c:	484d      	ldr	r0, [pc, #308]	; (8003b94 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003a5e:	6884      	ldr	r4, [r0, #8]
 8003a60:	f014 0401 	ands.w	r4, r4, #1
 8003a64:	d000      	beq.n	8003a68 <HAL_ADCEx_MultiModeConfigChannel+0x90>
 8003a66:	2401      	movs	r4, #1
 8003a68:	484d      	ldr	r0, [pc, #308]	; (8003ba0 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 8003a6a:	6880      	ldr	r0, [r0, #8]
 8003a6c:	f010 0001 	ands.w	r0, r0, #1
 8003a70:	d000      	beq.n	8003a74 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8003a72:	2001      	movs	r0, #1
 8003a74:	4320      	orrs	r0, r4
 8003a76:	4c4b      	ldr	r4, [pc, #300]	; (8003ba4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8003a78:	68a4      	ldr	r4, [r4, #8]
 8003a7a:	f014 0401 	ands.w	r4, r4, #1
 8003a7e:	d000      	beq.n	8003a82 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8003a80:	2401      	movs	r4, #1
 8003a82:	4320      	orrs	r0, r4
 8003a84:	bf0c      	ite	eq
 8003a86:	2001      	moveq	r0, #1
 8003a88:	2000      	movne	r0, #0
 8003a8a:	e025      	b.n	8003ad8 <HAL_ADCEx_MultiModeConfigChannel+0x100>
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003a8c:	4a42      	ldr	r2, [pc, #264]	; (8003b98 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003a8e:	9201      	str	r2, [sp, #4]
 8003a90:	e7b9      	b.n	8003a06 <HAL_ADCEx_MultiModeConfigChannel+0x2e>
 8003a92:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8003a96:	9201      	str	r2, [sp, #4]
 8003a98:	e7b5      	b.n	8003a06 <HAL_ADCEx_MultiModeConfigChannel+0x2e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a9a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003a9c:	f042 0220 	orr.w	r2, r2, #32
 8003aa0:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_UNLOCK(hadc);
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    return HAL_ERROR;
 8003aa8:	2001      	movs	r0, #1
 8003aaa:	e068      	b.n	8003b7e <HAL_ADCEx_MultiModeConfigChannel+0x1a6>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003aac:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8003ab0:	e7c0      	b.n	8003a34 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8003ab2:	4a3d      	ldr	r2, [pc, #244]	; (8003ba8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003ab4:	e7be      	b.n	8003a34 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8003ab6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003aba:	6880      	ldr	r0, [r0, #8]
 8003abc:	f010 0001 	ands.w	r0, r0, #1
 8003ac0:	d000      	beq.n	8003ac4 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8003ac2:	2001      	movs	r0, #1
 8003ac4:	4c34      	ldr	r4, [pc, #208]	; (8003b98 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003ac6:	68a4      	ldr	r4, [r4, #8]
 8003ac8:	f014 0401 	ands.w	r4, r4, #1
 8003acc:	d000      	beq.n	8003ad0 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8003ace:	2401      	movs	r4, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ad0:	4320      	orrs	r0, r4
 8003ad2:	bf0c      	ite	eq
 8003ad4:	2001      	moveq	r0, #1
 8003ad6:	2000      	movne	r0, #0
 8003ad8:	2800      	cmp	r0, #0
 8003ada:	d054      	beq.n	8003b86 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003adc:	6890      	ldr	r0, [r2, #8]
 8003ade:	f420 6071 	bic.w	r0, r0, #3856	; 0xf10
 8003ae2:	f020 000f 	bic.w	r0, r0, #15
 8003ae6:	680c      	ldr	r4, [r1, #0]
 8003ae8:	6889      	ldr	r1, [r1, #8]
 8003aea:	4321      	orrs	r1, r4
 8003aec:	4308      	orrs	r0, r1
 8003aee:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003af0:	2000      	movs	r0, #0
 8003af2:	e041      	b.n	8003b78 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003af4:	6891      	ldr	r1, [r2, #8]
 8003af6:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8003afa:	6091      	str	r1, [r2, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003afc:	6819      	ldr	r1, [r3, #0]
 8003afe:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003b02:	d01a      	beq.n	8003b3a <HAL_ADCEx_MultiModeConfigChannel+0x162>
 8003b04:	4824      	ldr	r0, [pc, #144]	; (8003b98 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003b06:	4281      	cmp	r1, r0
 8003b08:	d017      	beq.n	8003b3a <HAL_ADCEx_MultiModeConfigChannel+0x162>
 8003b0a:	4922      	ldr	r1, [pc, #136]	; (8003b94 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003b0c:	6888      	ldr	r0, [r1, #8]
 8003b0e:	f010 0001 	ands.w	r0, r0, #1
 8003b12:	d000      	beq.n	8003b16 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003b14:	2001      	movs	r0, #1
 8003b16:	4922      	ldr	r1, [pc, #136]	; (8003ba0 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 8003b18:	6889      	ldr	r1, [r1, #8]
 8003b1a:	f011 0101 	ands.w	r1, r1, #1
 8003b1e:	d000      	beq.n	8003b22 <HAL_ADCEx_MultiModeConfigChannel+0x14a>
 8003b20:	2101      	movs	r1, #1
 8003b22:	4301      	orrs	r1, r0
 8003b24:	481f      	ldr	r0, [pc, #124]	; (8003ba4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8003b26:	6880      	ldr	r0, [r0, #8]
 8003b28:	f010 0001 	ands.w	r0, r0, #1
 8003b2c:	d000      	beq.n	8003b30 <HAL_ADCEx_MultiModeConfigChannel+0x158>
 8003b2e:	2001      	movs	r0, #1
 8003b30:	4301      	orrs	r1, r0
 8003b32:	bf0c      	ite	eq
 8003b34:	2101      	moveq	r1, #1
 8003b36:	2100      	movne	r1, #0
 8003b38:	e010      	b.n	8003b5c <HAL_ADCEx_MultiModeConfigChannel+0x184>
 8003b3a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8003b3e:	6889      	ldr	r1, [r1, #8]
 8003b40:	f011 0101 	ands.w	r1, r1, #1
 8003b44:	d000      	beq.n	8003b48 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003b46:	2101      	movs	r1, #1
 8003b48:	4813      	ldr	r0, [pc, #76]	; (8003b98 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003b4a:	6880      	ldr	r0, [r0, #8]
 8003b4c:	f010 0001 	ands.w	r0, r0, #1
 8003b50:	d000      	beq.n	8003b54 <HAL_ADCEx_MultiModeConfigChannel+0x17c>
 8003b52:	2001      	movs	r0, #1
 8003b54:	4301      	orrs	r1, r0
 8003b56:	bf0c      	ite	eq
 8003b58:	2101      	moveq	r1, #1
 8003b5a:	2100      	movne	r1, #0
 8003b5c:	b1a9      	cbz	r1, 8003b8a <HAL_ADCEx_MultiModeConfigChannel+0x1b2>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003b5e:	6891      	ldr	r1, [r2, #8]
 8003b60:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 8003b64:	f021 010f 	bic.w	r1, r1, #15
 8003b68:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b6a:	2000      	movs	r0, #0
 8003b6c:	e004      	b.n	8003b78 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b6e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003b70:	f042 0220 	orr.w	r2, r2, #32
 8003b74:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003b76:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8003b7e:	b01d      	add	sp, #116	; 0x74
 8003b80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b84:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b86:	2000      	movs	r0, #0
 8003b88:	e7f6      	b.n	8003b78 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
 8003b8a:	2000      	movs	r0, #0
 8003b8c:	e7f4      	b.n	8003b78 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  __HAL_LOCK(hadc);
 8003b8e:	2002      	movs	r0, #2
}
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	50000400 	.word	0x50000400
 8003b98:	50000100 	.word	0x50000100
 8003b9c:	50000700 	.word	0x50000700
 8003ba0:	50000500 	.word	0x50000500
 8003ba4:	50000600 	.word	0x50000600
 8003ba8:	50000300 	.word	0x50000300

08003bac <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bac:	4a07      	ldr	r2, [pc, #28]	; (8003bcc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003bae:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bb0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003bb4:	041b      	lsls	r3, r3, #16
 8003bb6:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bb8:	0200      	lsls	r0, r0, #8
 8003bba:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bbe:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8003bc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003bc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8003bc8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003bca:	4770      	bx	lr
 8003bcc:	e000ed00 	.word	0xe000ed00

08003bd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bd0:	b500      	push	{lr}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bd2:	4b19      	ldr	r3, [pc, #100]	; (8003c38 <HAL_NVIC_SetPriority+0x68>)
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bda:	f1c3 0c07 	rsb	ip, r3, #7
 8003bde:	f1bc 0f04 	cmp.w	ip, #4
 8003be2:	bf28      	it	cs
 8003be4:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003be8:	f103 0e04 	add.w	lr, r3, #4
 8003bec:	f1be 0f06 	cmp.w	lr, #6
 8003bf0:	d918      	bls.n	8003c24 <HAL_NVIC_SetPriority+0x54>
 8003bf2:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bf4:	f04f 3eff 	mov.w	lr, #4294967295
 8003bf8:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003bfc:	ea21 010c 	bic.w	r1, r1, ip
 8003c00:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c02:	fa0e f303 	lsl.w	r3, lr, r3
 8003c06:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c0a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8003c0c:	2800      	cmp	r0, #0
 8003c0e:	db0b      	blt.n	8003c28 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c10:	0109      	lsls	r1, r1, #4
 8003c12:	b2c9      	uxtb	r1, r1
 8003c14:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8003c18:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8003c1c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003c20:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c24:	2300      	movs	r3, #0
 8003c26:	e7e5      	b.n	8003bf4 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c28:	f000 000f 	and.w	r0, r0, #15
 8003c2c:	0109      	lsls	r1, r1, #4
 8003c2e:	b2c9      	uxtb	r1, r1
 8003c30:	4b02      	ldr	r3, [pc, #8]	; (8003c3c <HAL_NVIC_SetPriority+0x6c>)
 8003c32:	5419      	strb	r1, [r3, r0]
 8003c34:	e7f4      	b.n	8003c20 <HAL_NVIC_SetPriority+0x50>
 8003c36:	bf00      	nop
 8003c38:	e000ed00 	.word	0xe000ed00
 8003c3c:	e000ed14 	.word	0xe000ed14

08003c40 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003c40:	2800      	cmp	r0, #0
 8003c42:	db07      	blt.n	8003c54 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c44:	f000 021f 	and.w	r2, r0, #31
 8003c48:	0940      	lsrs	r0, r0, #5
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	4093      	lsls	r3, r2
 8003c4e:	4a02      	ldr	r2, [pc, #8]	; (8003c58 <HAL_NVIC_EnableIRQ+0x18>)
 8003c50:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	e000e100 	.word	0xe000e100

08003c5c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c5c:	3801      	subs	r0, #1
 8003c5e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8003c62:	d20b      	bcs.n	8003c7c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c64:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8003c68:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c6a:	4a05      	ldr	r2, [pc, #20]	; (8003c80 <HAL_SYSTICK_Config+0x24>)
 8003c6c:	21f0      	movs	r1, #240	; 0xf0
 8003c6e:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c72:	2000      	movs	r0, #0
 8003c74:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c76:	2207      	movs	r2, #7
 8003c78:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c7a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003c7c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003c7e:	4770      	bx	lr
 8003c80:	e000ed00 	.word	0xe000ed00

08003c84 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003c84:	2800      	cmp	r0, #0
 8003c86:	d038      	beq.n	8003cfa <HAL_CRC_Init+0x76>
{
 8003c88:	b510      	push	{r4, lr}
 8003c8a:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003c8c:	7f43      	ldrb	r3, [r0, #29]
 8003c8e:	b31b      	cbz	r3, 8003cd8 <HAL_CRC_Init+0x54>
    hcrc->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003c90:	2302      	movs	r3, #2
 8003c92:	7763      	strb	r3, [r4, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003c94:	7923      	ldrb	r3, [r4, #4]
 8003c96:	bb1b      	cbnz	r3, 8003ce0 <HAL_CRC_Init+0x5c>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8003c98:	6823      	ldr	r3, [r4, #0]
 8003c9a:	4a19      	ldr	r2, [pc, #100]	; (8003d00 <HAL_CRC_Init+0x7c>)
 8003c9c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003c9e:	6822      	ldr	r2, [r4, #0]
 8003ca0:	6893      	ldr	r3, [r2, #8]
 8003ca2:	f023 0318 	bic.w	r3, r3, #24
 8003ca6:	6093      	str	r3, [r2, #8]
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003ca8:	7963      	ldrb	r3, [r4, #5]
 8003caa:	bb13      	cbnz	r3, 8003cf2 <HAL_CRC_Init+0x6e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003cac:	6823      	ldr	r3, [r4, #0]
 8003cae:	f04f 32ff 	mov.w	r2, #4294967295
 8003cb2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003cb4:	6822      	ldr	r2, [r4, #0]
 8003cb6:	6893      	ldr	r3, [r2, #8]
 8003cb8:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8003cbc:	6961      	ldr	r1, [r4, #20]
 8003cbe:	430b      	orrs	r3, r1
 8003cc0:	6093      	str	r3, [r2, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003cc2:	6822      	ldr	r2, [r4, #0]
 8003cc4:	6893      	ldr	r3, [r2, #8]
 8003cc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003cca:	69a1      	ldr	r1, [r4, #24]
 8003ccc:	430b      	orrs	r3, r1
 8003cce:	6093      	str	r3, [r2, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	7763      	strb	r3, [r4, #29]

  /* Return function status */
  return HAL_OK;
 8003cd4:	2000      	movs	r0, #0
}
 8003cd6:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8003cd8:	7703      	strb	r3, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 8003cda:	f7fd fc59 	bl	8001590 <HAL_CRC_MspInit>
 8003cde:	e7d7      	b.n	8003c90 <HAL_CRC_Init+0xc>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003ce0:	68e2      	ldr	r2, [r4, #12]
 8003ce2:	68a1      	ldr	r1, [r4, #8]
 8003ce4:	4620      	mov	r0, r4
 8003ce6:	f000 f80d 	bl	8003d04 <HAL_CRCEx_Polynomial_Set>
 8003cea:	2800      	cmp	r0, #0
 8003cec:	d0dc      	beq.n	8003ca8 <HAL_CRC_Init+0x24>
      return HAL_ERROR;
 8003cee:	2001      	movs	r0, #1
 8003cf0:	e7f1      	b.n	8003cd6 <HAL_CRC_Init+0x52>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003cf2:	6823      	ldr	r3, [r4, #0]
 8003cf4:	6922      	ldr	r2, [r4, #16]
 8003cf6:	611a      	str	r2, [r3, #16]
 8003cf8:	e7dc      	b.n	8003cb4 <HAL_CRC_Init+0x30>
    return HAL_ERROR;
 8003cfa:	2001      	movs	r0, #1
}
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	04c11db7 	.word	0x04c11db7

08003d04 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003d04:	b410      	push	{r4}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003d06:	231f      	movs	r3, #31
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003d08:	461c      	mov	r4, r3
 8003d0a:	3b01      	subs	r3, #1
 8003d0c:	b134      	cbz	r4, 8003d1c <HAL_CRCEx_Polynomial_Set+0x18>
 8003d0e:	f003 0c1f 	and.w	ip, r3, #31
 8003d12:	fa21 fc0c 	lsr.w	ip, r1, ip
 8003d16:	f01c 0f01 	tst.w	ip, #1
 8003d1a:	d0f5      	beq.n	8003d08 <HAL_CRCEx_Polynomial_Set+0x4>
  {
  }

  switch (PolyLength)
 8003d1c:	2a18      	cmp	r2, #24
 8003d1e:	d822      	bhi.n	8003d66 <HAL_CRCEx_Polynomial_Set+0x62>
 8003d20:	e8df f002 	tbb	[pc, r2]
 8003d24:	2121210f 	.word	0x2121210f
 8003d28:	21212121 	.word	0x21212121
 8003d2c:	2121211d 	.word	0x2121211d
 8003d30:	21212121 	.word	0x21212121
 8003d34:	21212119 	.word	0x21212119
 8003d38:	21212121 	.word	0x21212121
 8003d3c:	0d          	.byte	0x0d
 8003d3d:	00          	.byte	0x00
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8003d3e:	2b06      	cmp	r3, #6
 8003d40:	d815      	bhi.n	8003d6e <HAL_CRCEx_Polynomial_Set+0x6a>
      break;
  }
  if (status == HAL_OK)
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003d42:	6803      	ldr	r3, [r0, #0]
 8003d44:	6159      	str	r1, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003d46:	6801      	ldr	r1, [r0, #0]
 8003d48:	688b      	ldr	r3, [r1, #8]
 8003d4a:	f023 0318 	bic.w	r3, r3, #24
 8003d4e:	431a      	orrs	r2, r3
 8003d50:	608a      	str	r2, [r1, #8]
 8003d52:	2000      	movs	r0, #0
 8003d54:	e008      	b.n	8003d68 <HAL_CRCEx_Polynomial_Set+0x64>
      if (msb >= HAL_CRC_LENGTH_8B)
 8003d56:	2b07      	cmp	r3, #7
 8003d58:	d9f3      	bls.n	8003d42 <HAL_CRCEx_Polynomial_Set+0x3e>
        status =   HAL_ERROR;
 8003d5a:	2001      	movs	r0, #1
 8003d5c:	e004      	b.n	8003d68 <HAL_CRCEx_Polynomial_Set+0x64>
      if (msb >= HAL_CRC_LENGTH_16B)
 8003d5e:	2b0f      	cmp	r3, #15
 8003d60:	d9ef      	bls.n	8003d42 <HAL_CRCEx_Polynomial_Set+0x3e>
        status =   HAL_ERROR;
 8003d62:	2001      	movs	r0, #1
 8003d64:	e000      	b.n	8003d68 <HAL_CRCEx_Polynomial_Set+0x64>
  switch (PolyLength)
 8003d66:	2001      	movs	r0, #1
  }
  /* Return function status */
  return status;
}
 8003d68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d6c:	4770      	bx	lr
        status =   HAL_ERROR;
 8003d6e:	2001      	movs	r0, #1
 8003d70:	e7fa      	b.n	8003d68 <HAL_CRCEx_Polynomial_Set+0x64>

08003d72 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8003d72:	b170      	cbz	r0, 8003d92 <HAL_DAC_Init+0x20>
{
 8003d74:	b510      	push	{r4, lr}
 8003d76:	4604      	mov	r4, r0
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003d78:	7903      	ldrb	r3, [r0, #4]
 8003d7a:	b133      	cbz	r3, 8003d8a <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003d7c:	2302      	movs	r3, #2
 8003d7e:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003d80:	2000      	movs	r0, #0
 8003d82:	6120      	str	r0, [r4, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003d84:	2301      	movs	r3, #1
 8003d86:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 8003d88:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8003d8a:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8003d8c:	f7fd fc72 	bl	8001674 <HAL_DAC_MspInit>
 8003d90:	e7f4      	b.n	8003d7c <HAL_DAC_Init+0xa>
    return HAL_ERROR;
 8003d92:	2001      	movs	r0, #1
}
 8003d94:	4770      	bx	lr
	...

08003d98 <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003d98:	7943      	ldrb	r3, [r0, #5]
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	f000 80f4 	beq.w	8003f88 <HAL_DAC_ConfigChannel+0x1f0>
{
 8003da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003da4:	4604      	mov	r4, r0
 8003da6:	460e      	mov	r6, r1
 8003da8:	4615      	mov	r5, r2
  __HAL_LOCK(hdac);
 8003daa:	2301      	movs	r3, #1
 8003dac:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003dae:	2302      	movs	r3, #2
 8003db0:	7103      	strb	r3, [r0, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003db2:	688b      	ldr	r3, [r1, #8]
 8003db4:	2b04      	cmp	r3, #4
 8003db6:	d017      	beq.n	8003de8 <HAL_DAC_ConfigChannel+0x50>
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003db8:	69f3      	ldr	r3, [r6, #28]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d05e      	beq.n	8003e7c <HAL_DAC_ConfigChannel+0xe4>
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003dbe:	6823      	ldr	r3, [r4, #0]
 8003dc0:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003dc2:	f005 0510 	and.w	r5, r5, #16
 8003dc6:	2307      	movs	r3, #7
 8003dc8:	40ab      	lsls	r3, r5
 8003dca:	ea27 0703 	bic.w	r7, r7, r3
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003dce:	69b3      	ldr	r3, [r6, #24]
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d060      	beq.n	8003e96 <HAL_DAC_ConfigChannel+0xfe>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	f000 80bd 	beq.w	8003f54 <HAL_DAC_ConfigChannel+0x1bc>
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003dda:	6973      	ldr	r3, [r6, #20]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	f040 80bc 	bne.w	8003f5a <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003de2:	f04f 0801 	mov.w	r8, #1
 8003de6:	e058      	b.n	8003e9a <HAL_DAC_ConfigChannel+0x102>
    tickstart = HAL_GetTick();
 8003de8:	f7ff f9ec 	bl	80031c4 <HAL_GetTick>
 8003dec:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8003dee:	b17d      	cbz	r5, 8003e10 <HAL_DAC_ConfigChannel+0x78>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003df0:	6823      	ldr	r3, [r4, #0]
 8003df2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	da3a      	bge.n	8003e6e <HAL_DAC_ConfigChannel+0xd6>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003df8:	f7ff f9e4 	bl	80031c4 <HAL_GetTick>
 8003dfc:	1bc0      	subs	r0, r0, r7
 8003dfe:	2801      	cmp	r0, #1
 8003e00:	d9f6      	bls.n	8003df0 <HAL_DAC_ConfigChannel+0x58>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003e02:	6923      	ldr	r3, [r4, #16]
 8003e04:	f043 0308 	orr.w	r3, r3, #8
 8003e08:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003e0a:	2003      	movs	r0, #3
 8003e0c:	7120      	strb	r0, [r4, #4]
          return HAL_TIMEOUT;
 8003e0e:	e09f      	b.n	8003f50 <HAL_DAC_ConfigChannel+0x1b8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003e10:	6823      	ldr	r3, [r4, #0]
 8003e12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e14:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003e18:	d00b      	beq.n	8003e32 <HAL_DAC_ConfigChannel+0x9a>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003e1a:	f7ff f9d3 	bl	80031c4 <HAL_GetTick>
 8003e1e:	1bc0      	subs	r0, r0, r7
 8003e20:	2801      	cmp	r0, #1
 8003e22:	d9f5      	bls.n	8003e10 <HAL_DAC_ConfigChannel+0x78>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003e24:	6923      	ldr	r3, [r4, #16]
 8003e26:	f043 0308 	orr.w	r3, r3, #8
 8003e2a:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003e2c:	2003      	movs	r0, #3
 8003e2e:	7120      	strb	r0, [r4, #4]
          return HAL_TIMEOUT;
 8003e30:	e08e      	b.n	8003f50 <HAL_DAC_ConfigChannel+0x1b8>
      HAL_Delay(1);
 8003e32:	2001      	movs	r0, #1
 8003e34:	f7ff f9cc 	bl	80031d0 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003e38:	6823      	ldr	r3, [r4, #0]
 8003e3a:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8003e3c:	641a      	str	r2, [r3, #64]	; 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003e3e:	6820      	ldr	r0, [r4, #0]
 8003e40:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8003e42:	f005 0110 	and.w	r1, r5, #16
 8003e46:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003e4a:	408b      	lsls	r3, r1
 8003e4c:	ea22 0203 	bic.w	r2, r2, r3
 8003e50:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8003e52:	408b      	lsls	r3, r1
 8003e54:	431a      	orrs	r2, r3
 8003e56:	6482      	str	r2, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003e58:	6820      	ldr	r0, [r4, #0]
 8003e5a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003e5c:	22ff      	movs	r2, #255	; 0xff
 8003e5e:	408a      	lsls	r2, r1
 8003e60:	ea23 0302 	bic.w	r3, r3, r2
 8003e64:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8003e66:	408a      	lsls	r2, r1
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003e6c:	e7a4      	b.n	8003db8 <HAL_DAC_ConfigChannel+0x20>
      HAL_Delay(1U);
 8003e6e:	2001      	movs	r0, #1
 8003e70:	f7ff f9ae 	bl	80031d0 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003e74:	6823      	ldr	r3, [r4, #0]
 8003e76:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8003e78:	645a      	str	r2, [r3, #68]	; 0x44
 8003e7a:	e7e0      	b.n	8003e3e <HAL_DAC_ConfigChannel+0xa6>
    tmpreg1 = hdac->Instance->CCR;
 8003e7c:	6821      	ldr	r1, [r4, #0]
 8003e7e:	6b8a      	ldr	r2, [r1, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003e80:	f005 0010 	and.w	r0, r5, #16
 8003e84:	231f      	movs	r3, #31
 8003e86:	4083      	lsls	r3, r0
 8003e88:	ea22 0203 	bic.w	r2, r2, r3
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003e8c:	6a33      	ldr	r3, [r6, #32]
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003e8e:	4083      	lsls	r3, r0
 8003e90:	4313      	orrs	r3, r2
    hdac->Instance->CCR = tmpreg1;
 8003e92:	638b      	str	r3, [r1, #56]	; 0x38
 8003e94:	e793      	b.n	8003dbe <HAL_DAC_ConfigChannel+0x26>
    connectOnChip = 0x00000000UL;
 8003e96:	f04f 0800 	mov.w	r8, #0
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003e9a:	68b3      	ldr	r3, [r6, #8]
 8003e9c:	6972      	ldr	r2, [r6, #20]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	ea43 0308 	orr.w	r3, r3, r8
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003ea4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ea8:	40aa      	lsls	r2, r5
 8003eaa:	ea27 0702 	bic.w	r7, r7, r2
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003eae:	7932      	ldrb	r2, [r6, #4]
 8003eb0:	2a01      	cmp	r2, #1
 8003eb2:	d055      	beq.n	8003f60 <HAL_DAC_ConfigChannel+0x1c8>
 8003eb4:	f04f 0800 	mov.w	r8, #0
 8003eb8:	ea48 0303 	orr.w	r3, r8, r3
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003ebc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ec0:	40aa      	lsls	r2, r5
 8003ec2:	ea27 0702 	bic.w	r7, r7, r2
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003ec6:	7972      	ldrb	r2, [r6, #5]
 8003ec8:	2a01      	cmp	r2, #1
 8003eca:	d04c      	beq.n	8003f66 <HAL_DAC_ConfigChannel+0x1ce>
 8003ecc:	f04f 0800 	mov.w	r8, #0
 8003ed0:	ea48 0803 	orr.w	r8, r8, r3
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003ed4:	f427 4740 	bic.w	r7, r7, #49152	; 0xc000
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003ed8:	6833      	ldr	r3, [r6, #0]
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d046      	beq.n	8003f6c <HAL_DAC_ConfigChannel+0x1d4>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003ede:	431f      	orrs	r7, r3
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003ee0:	fa08 f805 	lsl.w	r8, r8, r5
 8003ee4:	ea48 0707 	orr.w	r7, r8, r7
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003ee8:	6823      	ldr	r3, [r4, #0]
 8003eea:	63df      	str	r7, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003eec:	6821      	ldr	r1, [r4, #0]
 8003eee:	680b      	ldr	r3, [r1, #0]
 8003ef0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003ef4:	40aa      	lsls	r2, r5
 8003ef6:	ea23 0302 	bic.w	r3, r3, r2
 8003efa:	600b      	str	r3, [r1, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003efc:	6821      	ldr	r1, [r4, #0]
 8003efe:	680b      	ldr	r3, [r1, #0]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003f00:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003f04:	40aa      	lsls	r2, r5
 8003f06:	ea23 0202 	bic.w	r2, r3, r2
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003f0a:	68f3      	ldr	r3, [r6, #12]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003f0c:	40ab      	lsls	r3, r5
 8003f0e:	4313      	orrs	r3, r2
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003f10:	600b      	str	r3, [r1, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003f12:	6821      	ldr	r1, [r4, #0]
 8003f14:	680b      	ldr	r3, [r1, #0]
 8003f16:	22c0      	movs	r2, #192	; 0xc0
 8003f18:	40aa      	lsls	r2, r5
 8003f1a:	ea23 0302 	bic.w	r3, r3, r2
 8003f1e:	600b      	str	r3, [r1, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003f20:	68f2      	ldr	r2, [r6, #12]
 8003f22:	f3c2 0383 	ubfx	r3, r2, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003f26:	6932      	ldr	r2, [r6, #16]
 8003f28:	0892      	lsrs	r2, r2, #2
 8003f2a:	0212      	lsls	r2, r2, #8
 8003f2c:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8003f30:	431a      	orrs	r2, r3
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8003f32:	6820      	ldr	r0, [r4, #0]
 8003f34:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003f36:	f640 710f 	movw	r1, #3855	; 0xf0f
 8003f3a:	40a9      	lsls	r1, r5
 8003f3c:	ea23 0301 	bic.w	r3, r3, r1
 8003f40:	fa02 f505 	lsl.w	r5, r2, r5
 8003f44:	431d      	orrs	r5, r3
 8003f46:	6605      	str	r5, [r0, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	7123      	strb	r3, [r4, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003f4c:	2000      	movs	r0, #0
 8003f4e:	7160      	strb	r0, [r4, #5]

  /* Return function status */
  return HAL_OK;
}
 8003f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = DAC_MCR_MODE1_0;
 8003f54:	f04f 0801 	mov.w	r8, #1
 8003f58:	e79f      	b.n	8003e9a <HAL_DAC_ConfigChannel+0x102>
      connectOnChip = 0x00000000UL;
 8003f5a:	f04f 0800 	mov.w	r8, #0
 8003f5e:	e79c      	b.n	8003e9a <HAL_DAC_ConfigChannel+0x102>
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003f60:	f44f 7880 	mov.w	r8, #256	; 0x100
 8003f64:	e7a8      	b.n	8003eb8 <HAL_DAC_ConfigChannel+0x120>
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003f66:	f44f 7800 	mov.w	r8, #512	; 0x200
 8003f6a:	e7b1      	b.n	8003ed0 <HAL_DAC_ConfigChannel+0x138>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003f6c:	f002 fd3a 	bl	80069e4 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003f70:	4b06      	ldr	r3, [pc, #24]	; (8003f8c <HAL_DAC_ConfigChannel+0x1f4>)
 8003f72:	4298      	cmp	r0, r3
 8003f74:	d902      	bls.n	8003f7c <HAL_DAC_ConfigChannel+0x1e4>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003f76:	f447 4700 	orr.w	r7, r7, #32768	; 0x8000
 8003f7a:	e7b1      	b.n	8003ee0 <HAL_DAC_ConfigChannel+0x148>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003f7c:	4b04      	ldr	r3, [pc, #16]	; (8003f90 <HAL_DAC_ConfigChannel+0x1f8>)
 8003f7e:	4298      	cmp	r0, r3
 8003f80:	d9ae      	bls.n	8003ee0 <HAL_DAC_ConfigChannel+0x148>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003f82:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8003f86:	e7ab      	b.n	8003ee0 <HAL_DAC_ConfigChannel+0x148>
  __HAL_LOCK(hdac);
 8003f88:	2002      	movs	r0, #2
}
 8003f8a:	4770      	bx	lr
 8003f8c:	09896800 	.word	0x09896800
 8003f90:	04c4b400 	.word	0x04c4b400

08003f94 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f94:	b430      	push	{r4, r5}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f96:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8003f98:	6d05      	ldr	r5, [r0, #80]	; 0x50
 8003f9a:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003f9c:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8003f9e:	b114      	cbz	r4, 8003fa6 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003fa0:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8003fa2:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8003fa4:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003fa6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003fa8:	f004 0c1f 	and.w	ip, r4, #31
 8003fac:	2401      	movs	r4, #1
 8003fae:	fa04 f40c 	lsl.w	r4, r4, ip
 8003fb2:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8003fb4:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003fb6:	6804      	ldr	r4, [r0, #0]
 8003fb8:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003fba:	6883      	ldr	r3, [r0, #8]
 8003fbc:	2b10      	cmp	r3, #16
 8003fbe:	d005      	beq.n	8003fcc <DMA_SetConfig+0x38>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003fc0:	6803      	ldr	r3, [r0, #0]
 8003fc2:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003fc4:	6803      	ldr	r3, [r0, #0]
 8003fc6:	60da      	str	r2, [r3, #12]
  }
}
 8003fc8:	bc30      	pop	{r4, r5}
 8003fca:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8003fcc:	6803      	ldr	r3, [r0, #0]
 8003fce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003fd0:	6803      	ldr	r3, [r0, #0]
 8003fd2:	60d9      	str	r1, [r3, #12]
 8003fd4:	e7f8      	b.n	8003fc8 <DMA_SetConfig+0x34>
	...

08003fd8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003fd8:	6803      	ldr	r3, [r0, #0]
 8003fda:	4a0c      	ldr	r2, [pc, #48]	; (800400c <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d813      	bhi.n	8004008 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003fe0:	490b      	ldr	r1, [pc, #44]	; (8004010 <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	3b08      	subs	r3, #8
 8003fe6:	4a0b      	ldr	r2, [pc, #44]	; (8004014 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 8003fe8:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003fec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003fee:	f022 0203 	bic.w	r2, r2, #3
 8003ff2:	440a      	add	r2, r1
 8003ff4:	6482      	str	r2, [r0, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003ff6:	4a08      	ldr	r2, [pc, #32]	; (8004018 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 8003ff8:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003ffa:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8003ffe:	2201      	movs	r2, #1
 8004000:	fa02 f303 	lsl.w	r3, r2, r3
 8004004:	6503      	str	r3, [r0, #80]	; 0x50
}
 8004006:	4770      	bx	lr
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004008:	4904      	ldr	r1, [pc, #16]	; (800401c <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 800400a:	e7ea      	b.n	8003fe2 <DMA_CalcDMAMUXChannelBaseAndMask+0xa>
 800400c:	40020407 	.word	0x40020407
 8004010:	40020800 	.word	0x40020800
 8004014:	cccccccd 	.word	0xcccccccd
 8004018:	40020880 	.word	0x40020880
 800401c:	40020820 	.word	0x40020820

08004020 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004020:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004022:	4a07      	ldr	r2, [pc, #28]	; (8004040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8004024:	441a      	add	r2, r3
 8004026:	0092      	lsls	r2, r2, #2
 8004028:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800402a:	4a06      	ldr	r2, [pc, #24]	; (8004044 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 800402c:	6582      	str	r2, [r0, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800402e:	3b01      	subs	r3, #1
 8004030:	f003 031f 	and.w	r3, r3, #31
 8004034:	2201      	movs	r2, #1
 8004036:	fa02 f303 	lsl.w	r3, r2, r3
 800403a:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	1000823f 	.word	0x1000823f
 8004044:	40020940 	.word	0x40020940

08004048 <HAL_DMA_Init>:
  if (hdma == NULL)
 8004048:	2800      	cmp	r0, #0
 800404a:	d05b      	beq.n	8004104 <HAL_DMA_Init+0xbc>
{
 800404c:	b510      	push	{r4, lr}
 800404e:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004050:	6801      	ldr	r1, [r0, #0]
 8004052:	4b2d      	ldr	r3, [pc, #180]	; (8004108 <HAL_DMA_Init+0xc0>)
 8004054:	4299      	cmp	r1, r3
 8004056:	d83d      	bhi.n	80040d4 <HAL_DMA_Init+0x8c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004058:	4b2c      	ldr	r3, [pc, #176]	; (800410c <HAL_DMA_Init+0xc4>)
 800405a:	440b      	add	r3, r1
 800405c:	4a2c      	ldr	r2, [pc, #176]	; (8004110 <HAL_DMA_Init+0xc8>)
 800405e:	fba2 2303 	umull	r2, r3, r2, r3
 8004062:	091b      	lsrs	r3, r3, #4
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004068:	4b2a      	ldr	r3, [pc, #168]	; (8004114 <HAL_DMA_Init+0xcc>)
 800406a:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 800406c:	2302      	movs	r3, #2
 800406e:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  tmp = hdma->Instance->CCR;
 8004072:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004074:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8004078:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmp |=  hdma->Init.Direction        |
 800407c:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800407e:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 8004080:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004082:	6920      	ldr	r0, [r4, #16]
 8004084:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004086:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004088:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800408a:	69a0      	ldr	r0, [r4, #24]
 800408c:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800408e:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004090:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8004092:	6a20      	ldr	r0, [r4, #32]
 8004094:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8004096:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 8004098:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800409a:	4620      	mov	r0, r4
 800409c:	f7ff ff9c 	bl	8003fd8 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80040a0:	68a3      	ldr	r3, [r4, #8]
 80040a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80040a6:	d020      	beq.n	80040ea <HAL_DMA_Init+0xa2>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80040a8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80040aa:	7922      	ldrb	r2, [r4, #4]
 80040ac:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80040ae:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80040b0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80040b2:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80040b4:	6863      	ldr	r3, [r4, #4]
 80040b6:	3b01      	subs	r3, #1
 80040b8:	2b03      	cmp	r3, #3
 80040ba:	d919      	bls.n	80040f0 <HAL_DMA_Init+0xa8>
    hdma->DMAmuxRequestGen = 0U;
 80040bc:	2300      	movs	r3, #0
 80040be:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80040c0:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80040c2:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040c4:	2000      	movs	r0, #0
 80040c6:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 80040c8:	2301      	movs	r3, #1
 80040ca:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  hdma->Lock = HAL_UNLOCKED;
 80040ce:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 80040d2:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80040d4:	4b10      	ldr	r3, [pc, #64]	; (8004118 <HAL_DMA_Init+0xd0>)
 80040d6:	440b      	add	r3, r1
 80040d8:	4a0d      	ldr	r2, [pc, #52]	; (8004110 <HAL_DMA_Init+0xc8>)
 80040da:	fba2 2303 	umull	r2, r3, r2, r3
 80040de:	091b      	lsrs	r3, r3, #4
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80040e4:	4b0d      	ldr	r3, [pc, #52]	; (800411c <HAL_DMA_Init+0xd4>)
 80040e6:	6403      	str	r3, [r0, #64]	; 0x40
 80040e8:	e7c0      	b.n	800406c <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80040ea:	2300      	movs	r3, #0
 80040ec:	6063      	str	r3, [r4, #4]
 80040ee:	e7db      	b.n	80040a8 <HAL_DMA_Init+0x60>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80040f0:	4620      	mov	r0, r4
 80040f2:	f7ff ff95 	bl	8004020 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80040f6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80040f8:	2200      	movs	r2, #0
 80040fa:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040fc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80040fe:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004100:	605a      	str	r2, [r3, #4]
 8004102:	e7df      	b.n	80040c4 <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 8004104:	2001      	movs	r0, #1
}
 8004106:	4770      	bx	lr
 8004108:	40020407 	.word	0x40020407
 800410c:	bffdfff8 	.word	0xbffdfff8
 8004110:	cccccccd 	.word	0xcccccccd
 8004114:	40020000 	.word	0x40020000
 8004118:	bffdfbf8 	.word	0xbffdfbf8
 800411c:	40020400 	.word	0x40020400

08004120 <HAL_DMA_DeInit>:
  if (NULL == hdma)
 8004120:	2800      	cmp	r0, #0
 8004122:	d04b      	beq.n	80041bc <HAL_DMA_DeInit+0x9c>
{
 8004124:	b538      	push	{r3, r4, r5, lr}
 8004126:	4604      	mov	r4, r0
  __HAL_DMA_DISABLE(hdma);
 8004128:	6802      	ldr	r2, [r0, #0]
 800412a:	6813      	ldr	r3, [r2, #0]
 800412c:	f023 0301 	bic.w	r3, r3, #1
 8004130:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004132:	6802      	ldr	r2, [r0, #0]
 8004134:	4b22      	ldr	r3, [pc, #136]	; (80041c0 <HAL_DMA_DeInit+0xa0>)
 8004136:	429a      	cmp	r2, r3
 8004138:	d82c      	bhi.n	8004194 <HAL_DMA_DeInit+0x74>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800413a:	4b22      	ldr	r3, [pc, #136]	; (80041c4 <HAL_DMA_DeInit+0xa4>)
 800413c:	4413      	add	r3, r2
 800413e:	4922      	ldr	r1, [pc, #136]	; (80041c8 <HAL_DMA_DeInit+0xa8>)
 8004140:	fba1 1303 	umull	r1, r3, r1, r3
 8004144:	091b      	lsrs	r3, r3, #4
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800414a:	4b20      	ldr	r3, [pc, #128]	; (80041cc <HAL_DMA_DeInit+0xac>)
 800414c:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->Instance->CCR  = 0;
 800414e:	2500      	movs	r5, #0
 8004150:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004152:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004154:	f003 021f 	and.w	r2, r3, #31
 8004158:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800415a:	2301      	movs	r3, #1
 800415c:	4093      	lsls	r3, r2
 800415e:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004160:	4620      	mov	r0, r4
 8004162:	f7ff ff39 	bl	8003fd8 <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0;
 8004166:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004168:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800416a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800416c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800416e:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004170:	6863      	ldr	r3, [r4, #4]
 8004172:	3b01      	subs	r3, #1
 8004174:	2b03      	cmp	r3, #3
 8004176:	d918      	bls.n	80041aa <HAL_DMA_DeInit+0x8a>
  hdma->DMAmuxRequestGen = 0U;
 8004178:	2000      	movs	r0, #0
 800417a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 800417c:	65a0      	str	r0, [r4, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 800417e:	65e0      	str	r0, [r4, #92]	; 0x5c
  hdma->XferCpltCallback = NULL;
 8004180:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004182:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8004184:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8004186:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004188:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_RESET;
 800418a:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 800418e:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8004192:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004194:	4b0e      	ldr	r3, [pc, #56]	; (80041d0 <HAL_DMA_DeInit+0xb0>)
 8004196:	4413      	add	r3, r2
 8004198:	490b      	ldr	r1, [pc, #44]	; (80041c8 <HAL_DMA_DeInit+0xa8>)
 800419a:	fba1 1303 	umull	r1, r3, r1, r3
 800419e:	091b      	lsrs	r3, r3, #4
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80041a4:	4b0b      	ldr	r3, [pc, #44]	; (80041d4 <HAL_DMA_DeInit+0xb4>)
 80041a6:	6403      	str	r3, [r0, #64]	; 0x40
 80041a8:	e7d1      	b.n	800414e <HAL_DMA_DeInit+0x2e>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80041aa:	4620      	mov	r0, r4
 80041ac:	f7ff ff38 	bl	8004020 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80041b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80041b2:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80041b6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80041b8:	605a      	str	r2, [r3, #4]
 80041ba:	e7dd      	b.n	8004178 <HAL_DMA_DeInit+0x58>
    return HAL_ERROR;
 80041bc:	2001      	movs	r0, #1
}
 80041be:	4770      	bx	lr
 80041c0:	40020407 	.word	0x40020407
 80041c4:	bffdfff8 	.word	0xbffdfff8
 80041c8:	cccccccd 	.word	0xcccccccd
 80041cc:	40020000 	.word	0x40020000
 80041d0:	bffdfbf8 	.word	0xbffdfbf8
 80041d4:	40020400 	.word	0x40020400

080041d8 <HAL_DMA_Start_IT>:
{
 80041d8:	b538      	push	{r3, r4, r5, lr}
 80041da:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80041dc:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 80041e0:	2801      	cmp	r0, #1
 80041e2:	d041      	beq.n	8004268 <HAL_DMA_Start_IT+0x90>
 80041e4:	2001      	movs	r0, #1
 80041e6:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 80041ea:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 80041ee:	b2c0      	uxtb	r0, r0
 80041f0:	2801      	cmp	r0, #1
 80041f2:	d004      	beq.n	80041fe <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 80041f4:	2300      	movs	r3, #0
 80041f6:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_BUSY;
 80041fa:	2002      	movs	r0, #2
}
 80041fc:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80041fe:	2002      	movs	r0, #2
 8004200:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004204:	2000      	movs	r0, #0
 8004206:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8004208:	6825      	ldr	r5, [r4, #0]
 800420a:	6828      	ldr	r0, [r5, #0]
 800420c:	f020 0001 	bic.w	r0, r0, #1
 8004210:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004212:	4620      	mov	r0, r4
 8004214:	f7ff febe 	bl	8003f94 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8004218:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800421a:	b1d3      	cbz	r3, 8004252 <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800421c:	6822      	ldr	r2, [r4, #0]
 800421e:	6813      	ldr	r3, [r2, #0]
 8004220:	f043 030e 	orr.w	r3, r3, #14
 8004224:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004226:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 800422e:	d003      	beq.n	8004238 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004236:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8004238:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800423a:	b11b      	cbz	r3, 8004244 <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004242:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8004244:	6822      	ldr	r2, [r4, #0]
 8004246:	6813      	ldr	r3, [r2, #0]
 8004248:	f043 0301 	orr.w	r3, r3, #1
 800424c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800424e:	2000      	movs	r0, #0
 8004250:	e7d4      	b.n	80041fc <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004252:	6822      	ldr	r2, [r4, #0]
 8004254:	6813      	ldr	r3, [r2, #0]
 8004256:	f023 0304 	bic.w	r3, r3, #4
 800425a:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800425c:	6822      	ldr	r2, [r4, #0]
 800425e:	6813      	ldr	r3, [r2, #0]
 8004260:	f043 030a 	orr.w	r3, r3, #10
 8004264:	6013      	str	r3, [r2, #0]
 8004266:	e7de      	b.n	8004226 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8004268:	2002      	movs	r0, #2
 800426a:	e7c7      	b.n	80041fc <HAL_DMA_Start_IT+0x24>

0800426c <HAL_DMA_Abort_IT>:
{
 800426c:	b508      	push	{r3, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 800426e:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8004272:	b2db      	uxtb	r3, r3
 8004274:	2b02      	cmp	r3, #2
 8004276:	d009      	beq.n	800428c <HAL_DMA_Abort_IT+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004278:	2304      	movs	r3, #4
 800427a:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800427c:	2301      	movs	r3, #1
 800427e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8004282:	2200      	movs	r2, #0
 8004284:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    status = HAL_ERROR;
 8004288:	4618      	mov	r0, r3
}
 800428a:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800428c:	6802      	ldr	r2, [r0, #0]
 800428e:	6813      	ldr	r3, [r2, #0]
 8004290:	f023 030e 	bic.w	r3, r3, #14
 8004294:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004296:	6802      	ldr	r2, [r0, #0]
 8004298:	6813      	ldr	r3, [r2, #0]
 800429a:	f023 0301 	bic.w	r3, r3, #1
 800429e:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80042a0:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80042a2:	6813      	ldr	r3, [r2, #0]
 80042a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042a8:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80042aa:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80042ac:	f003 021f 	and.w	r2, r3, #31
 80042b0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80042b2:	2301      	movs	r3, #1
 80042b4:	4093      	lsls	r3, r2
 80042b6:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042b8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80042ba:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80042bc:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80042be:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80042c0:	b133      	cbz	r3, 80042d0 <HAL_DMA_Abort_IT+0x64>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042c8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042ca:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80042cc:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80042ce:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80042d0:	2301      	movs	r3, #1
 80042d2:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80042d6:	2300      	movs	r3, #0
 80042d8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 80042dc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80042de:	b113      	cbz	r3, 80042e6 <HAL_DMA_Abort_IT+0x7a>
      hdma->XferAbortCallback(hdma);
 80042e0:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80042e2:	2000      	movs	r0, #0
 80042e4:	e7d1      	b.n	800428a <HAL_DMA_Abort_IT+0x1e>
 80042e6:	2000      	movs	r0, #0
 80042e8:	e7cf      	b.n	800428a <HAL_DMA_Abort_IT+0x1e>

080042ea <HAL_DMA_IRQHandler>:
{
 80042ea:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80042ec:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80042ee:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80042f0:	6804      	ldr	r4, [r0, #0]
 80042f2:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80042f4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80042f6:	f003 031f 	and.w	r3, r3, #31
 80042fa:	2204      	movs	r2, #4
 80042fc:	409a      	lsls	r2, r3
 80042fe:	420a      	tst	r2, r1
 8004300:	d015      	beq.n	800432e <HAL_DMA_IRQHandler+0x44>
 8004302:	f015 0f04 	tst.w	r5, #4
 8004306:	d012      	beq.n	800432e <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004308:	6823      	ldr	r3, [r4, #0]
 800430a:	f013 0f20 	tst.w	r3, #32
 800430e:	d103      	bne.n	8004318 <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004310:	6823      	ldr	r3, [r4, #0]
 8004312:	f023 0304 	bic.w	r3, r3, #4
 8004316:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004318:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800431a:	f003 021f 	and.w	r2, r3, #31
 800431e:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004320:	2304      	movs	r3, #4
 8004322:	4093      	lsls	r3, r2
 8004324:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8004326:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004328:	b103      	cbz	r3, 800432c <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 800432a:	4798      	blx	r3
}
 800432c:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800432e:	2202      	movs	r2, #2
 8004330:	409a      	lsls	r2, r3
 8004332:	420a      	tst	r2, r1
 8004334:	d01c      	beq.n	8004370 <HAL_DMA_IRQHandler+0x86>
           && (0U != (source_it & DMA_IT_TC)))
 8004336:	f015 0f02 	tst.w	r5, #2
 800433a:	d019      	beq.n	8004370 <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800433c:	6823      	ldr	r3, [r4, #0]
 800433e:	f013 0f20 	tst.w	r3, #32
 8004342:	d106      	bne.n	8004352 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004344:	6823      	ldr	r3, [r4, #0]
 8004346:	f023 030a 	bic.w	r3, r3, #10
 800434a:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800434c:	2301      	movs	r3, #1
 800434e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004352:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004354:	f003 021f 	and.w	r2, r3, #31
 8004358:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800435a:	2302      	movs	r3, #2
 800435c:	4093      	lsls	r3, r2
 800435e:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8004360:	2300      	movs	r3, #0
 8004362:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 8004366:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004368:	2b00      	cmp	r3, #0
 800436a:	d0df      	beq.n	800432c <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 800436c:	4798      	blx	r3
 800436e:	e7dd      	b.n	800432c <HAL_DMA_IRQHandler+0x42>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004370:	2208      	movs	r2, #8
 8004372:	fa02 f303 	lsl.w	r3, r2, r3
 8004376:	420b      	tst	r3, r1
 8004378:	d0d8      	beq.n	800432c <HAL_DMA_IRQHandler+0x42>
           && (0U != (source_it & DMA_IT_TE)))
 800437a:	f015 0f08 	tst.w	r5, #8
 800437e:	d0d5      	beq.n	800432c <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004380:	6823      	ldr	r3, [r4, #0]
 8004382:	f023 030e 	bic.w	r3, r3, #14
 8004386:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004388:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800438a:	f003 031f 	and.w	r3, r3, #31
 800438e:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004390:	2201      	movs	r2, #1
 8004392:	fa02 f303 	lsl.w	r3, r2, r3
 8004396:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004398:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800439a:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800439e:	2300      	movs	r3, #0
 80043a0:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 80043a4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d0c0      	beq.n	800432c <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 80043aa:	4798      	blx	r3
  return;
 80043ac:	e7be      	b.n	800432c <HAL_DMA_IRQHandler+0x42>

080043ae <HAL_DMA_GetState>:
  return hdma->State;
 80043ae:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
}
 80043b2:	4770      	bx	lr

080043b4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80043b4:	b410      	push	{r4}
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80043b6:	6802      	ldr	r2, [r0, #0]
 80043b8:	4b1d      	ldr	r3, [pc, #116]	; (8004430 <FDCAN_CalcultateRamBlockAddresses+0x7c>)
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d028      	beq.n	8004410 <FDCAN_CalcultateRamBlockAddresses+0x5c>
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80043be:	491d      	ldr	r1, [pc, #116]	; (8004434 <FDCAN_CalcultateRamBlockAddresses+0x80>)
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 80043c0:	4b1d      	ldr	r3, [pc, #116]	; (8004438 <FDCAN_CalcultateRamBlockAddresses+0x84>)
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d026      	beq.n	8004414 <FDCAN_CalcultateRamBlockAddresses+0x60>
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80043c6:	6401      	str	r1, [r0, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80043c8:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 80043cc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80043d0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80043d2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80043d6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80043da:	f101 0370 	add.w	r3, r1, #112	; 0x70
 80043de:	6443      	str	r3, [r0, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80043e0:	6802      	ldr	r2, [r0, #0]
 80043e2:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 80043e6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80043ea:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80043ec:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 80043f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80043f4:	f101 03b0 	add.w	r3, r1, #176	; 0xb0
 80043f8:	6483      	str	r3, [r0, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80043fa:	f501 73c4 	add.w	r3, r1, #392	; 0x188
 80043fe:	64c3      	str	r3, [r0, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8004400:	f501 7318 	add.w	r3, r1, #608	; 0x260
 8004404:	6503      	str	r3, [r0, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8004406:	f501 731e 	add.w	r3, r1, #632	; 0x278
 800440a:	6543      	str	r3, [r0, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800440c:	460b      	mov	r3, r1
 800440e:	e007      	b.n	8004420 <FDCAN_CalcultateRamBlockAddresses+0x6c>
    SramCanInstanceBase += SRAMCAN_SIZE;
 8004410:	490a      	ldr	r1, [pc, #40]	; (800443c <FDCAN_CalcultateRamBlockAddresses+0x88>)
 8004412:	e7d5      	b.n	80043c0 <FDCAN_CalcultateRamBlockAddresses+0xc>
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8004414:	f501 61d4 	add.w	r1, r1, #1696	; 0x6a0
 8004418:	e7d5      	b.n	80043c6 <FDCAN_CalcultateRamBlockAddresses+0x12>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800441a:	2200      	movs	r2, #0
 800441c:	f843 2b04 	str.w	r2, [r3], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004420:	f501 7254 	add.w	r2, r1, #848	; 0x350
 8004424:	429a      	cmp	r2, r3
 8004426:	d8f8      	bhi.n	800441a <FDCAN_CalcultateRamBlockAddresses+0x66>
  }
}
 8004428:	f85d 4b04 	ldr.w	r4, [sp], #4
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	40006800 	.word	0x40006800
 8004434:	4000a400 	.word	0x4000a400
 8004438:	40006c00 	.word	0x40006c00
 800443c:	4000a750 	.word	0x4000a750

08004440 <HAL_FDCAN_Init>:
  if (hfdcan == NULL)
 8004440:	2800      	cmp	r0, #0
 8004442:	f000 80e3 	beq.w	800460c <HAL_FDCAN_Init+0x1cc>
{
 8004446:	b538      	push	{r3, r4, r5, lr}
 8004448:	4604      	mov	r4, r0
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800444a:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 800444e:	b1d3      	cbz	r3, 8004486 <HAL_FDCAN_Init+0x46>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004450:	6822      	ldr	r2, [r4, #0]
 8004452:	6993      	ldr	r3, [r2, #24]
 8004454:	f023 0310 	bic.w	r3, r3, #16
 8004458:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 800445a:	f7fe feb3 	bl	80031c4 <HAL_GetTick>
 800445e:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004460:	6823      	ldr	r3, [r4, #0]
 8004462:	699a      	ldr	r2, [r3, #24]
 8004464:	f012 0f08 	tst.w	r2, #8
 8004468:	d012      	beq.n	8004490 <HAL_FDCAN_Init+0x50>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800446a:	f7fe feab 	bl	80031c4 <HAL_GetTick>
 800446e:	1b40      	subs	r0, r0, r5
 8004470:	280a      	cmp	r0, #10
 8004472:	d9f5      	bls.n	8004460 <HAL_FDCAN_Init+0x20>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004474:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004476:	f043 0301 	orr.w	r3, r3, #1
 800447a:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800447c:	2303      	movs	r3, #3
 800447e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8004482:	2001      	movs	r0, #1
}
 8004484:	bd38      	pop	{r3, r4, r5, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 8004486:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 800448a:	f7fd f9d5 	bl	8001838 <HAL_FDCAN_MspInit>
 800448e:	e7df      	b.n	8004450 <HAL_FDCAN_Init+0x10>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004490:	699a      	ldr	r2, [r3, #24]
 8004492:	f042 0201 	orr.w	r2, r2, #1
 8004496:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 8004498:	f7fe fe94 	bl	80031c4 <HAL_GetTick>
 800449c:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800449e:	6823      	ldr	r3, [r4, #0]
 80044a0:	699a      	ldr	r2, [r3, #24]
 80044a2:	f012 0f01 	tst.w	r2, #1
 80044a6:	d10d      	bne.n	80044c4 <HAL_FDCAN_Init+0x84>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80044a8:	f7fe fe8c 	bl	80031c4 <HAL_GetTick>
 80044ac:	1b40      	subs	r0, r0, r5
 80044ae:	280a      	cmp	r0, #10
 80044b0:	d9f5      	bls.n	800449e <HAL_FDCAN_Init+0x5e>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80044b2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80044b4:	f043 0301 	orr.w	r3, r3, #1
 80044b8:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80044ba:	2303      	movs	r3, #3
 80044bc:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 80044c0:	2001      	movs	r0, #1
 80044c2:	e7df      	b.n	8004484 <HAL_FDCAN_Init+0x44>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80044c4:	699a      	ldr	r2, [r3, #24]
 80044c6:	f042 0202 	orr.w	r2, r2, #2
 80044ca:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 80044cc:	6822      	ldr	r2, [r4, #0]
 80044ce:	4b50      	ldr	r3, [pc, #320]	; (8004610 <HAL_FDCAN_Init+0x1d0>)
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d042      	beq.n	800455a <HAL_FDCAN_Init+0x11a>
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80044d4:	7c23      	ldrb	r3, [r4, #16]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d045      	beq.n	8004566 <HAL_FDCAN_Init+0x126>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80044da:	6822      	ldr	r2, [r4, #0]
 80044dc:	6993      	ldr	r3, [r2, #24]
 80044de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044e2:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 80044e4:	7c63      	ldrb	r3, [r4, #17]
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d043      	beq.n	8004572 <HAL_FDCAN_Init+0x132>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80044ea:	6822      	ldr	r2, [r4, #0]
 80044ec:	6993      	ldr	r3, [r2, #24]
 80044ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044f2:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 80044f4:	7ca3      	ldrb	r3, [r4, #18]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d041      	beq.n	800457e <HAL_FDCAN_Init+0x13e>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80044fa:	6822      	ldr	r2, [r4, #0]
 80044fc:	6993      	ldr	r3, [r2, #24]
 80044fe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004502:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004504:	6822      	ldr	r2, [r4, #0]
 8004506:	6993      	ldr	r3, [r2, #24]
 8004508:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800450c:	68a1      	ldr	r1, [r4, #8]
 800450e:	430b      	orrs	r3, r1
 8004510:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004512:	6822      	ldr	r2, [r4, #0]
 8004514:	6993      	ldr	r3, [r2, #24]
 8004516:	f023 03a4 	bic.w	r3, r3, #164	; 0xa4
 800451a:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800451c:	6822      	ldr	r2, [r4, #0]
 800451e:	6913      	ldr	r3, [r2, #16]
 8004520:	f023 0310 	bic.w	r3, r3, #16
 8004524:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004526:	68e3      	ldr	r3, [r4, #12]
 8004528:	2b01      	cmp	r3, #1
 800452a:	d02e      	beq.n	800458a <HAL_FDCAN_Init+0x14a>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800452c:	2b00      	cmp	r3, #0
 800452e:	d031      	beq.n	8004594 <HAL_FDCAN_Init+0x154>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004530:	2b02      	cmp	r3, #2
 8004532:	d054      	beq.n	80045de <HAL_FDCAN_Init+0x19e>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004534:	6822      	ldr	r2, [r4, #0]
 8004536:	6993      	ldr	r3, [r2, #24]
 8004538:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800453c:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800453e:	6822      	ldr	r2, [r4, #0]
 8004540:	6913      	ldr	r3, [r2, #16]
 8004542:	f043 0310 	orr.w	r3, r3, #16
 8004546:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004548:	68e3      	ldr	r3, [r4, #12]
 800454a:	2b03      	cmp	r3, #3
 800454c:	d122      	bne.n	8004594 <HAL_FDCAN_Init+0x154>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800454e:	6822      	ldr	r2, [r4, #0]
 8004550:	6993      	ldr	r3, [r2, #24]
 8004552:	f043 0320 	orr.w	r3, r3, #32
 8004556:	6193      	str	r3, [r2, #24]
 8004558:	e01c      	b.n	8004594 <HAL_FDCAN_Init+0x154>
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800455a:	6862      	ldr	r2, [r4, #4]
 800455c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8004560:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 8004564:	e7b6      	b.n	80044d4 <HAL_FDCAN_Init+0x94>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004566:	6822      	ldr	r2, [r4, #0]
 8004568:	6993      	ldr	r3, [r2, #24]
 800456a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800456e:	6193      	str	r3, [r2, #24]
 8004570:	e7b8      	b.n	80044e4 <HAL_FDCAN_Init+0xa4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004572:	6822      	ldr	r2, [r4, #0]
 8004574:	6993      	ldr	r3, [r2, #24]
 8004576:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800457a:	6193      	str	r3, [r2, #24]
 800457c:	e7ba      	b.n	80044f4 <HAL_FDCAN_Init+0xb4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800457e:	6822      	ldr	r2, [r4, #0]
 8004580:	6993      	ldr	r3, [r2, #24]
 8004582:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004586:	6193      	str	r3, [r2, #24]
 8004588:	e7bc      	b.n	8004504 <HAL_FDCAN_Init+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800458a:	6822      	ldr	r2, [r4, #0]
 800458c:	6993      	ldr	r3, [r2, #24]
 800458e:	f043 0304 	orr.w	r3, r3, #4
 8004592:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004594:	69a3      	ldr	r3, [r4, #24]
 8004596:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004598:	69e3      	ldr	r3, [r4, #28]
 800459a:	3b01      	subs	r3, #1
 800459c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800459e:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80045a2:	6a22      	ldr	r2, [r4, #32]
 80045a4:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80045a6:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80045a8:	6962      	ldr	r2, [r4, #20]
 80045aa:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80045ac:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80045ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80045b2:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80045b4:	68a3      	ldr	r3, [r4, #8]
 80045b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045ba:	d016      	beq.n	80045ea <HAL_FDCAN_Init+0x1aa>
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80045bc:	6822      	ldr	r2, [r4, #0]
 80045be:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80045c2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80045c4:	430b      	orrs	r3, r1
 80045c6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80045ca:	4620      	mov	r0, r4
 80045cc:	f7ff fef2 	bl	80043b4 <FDCAN_CalcultateRamBlockAddresses>
  hfdcan->LatestTxFifoQRequest = 0U;
 80045d0:	2000      	movs	r0, #0
 80045d2:	65a0      	str	r0, [r4, #88]	; 0x58
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80045d4:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80045d6:	2301      	movs	r3, #1
 80045d8:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  return HAL_OK;
 80045dc:	e752      	b.n	8004484 <HAL_FDCAN_Init+0x44>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80045de:	6822      	ldr	r2, [r4, #0]
 80045e0:	6993      	ldr	r3, [r2, #24]
 80045e2:	f043 0320 	orr.w	r3, r3, #32
 80045e6:	6193      	str	r3, [r2, #24]
 80045e8:	e7d4      	b.n	8004594 <HAL_FDCAN_Init+0x154>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80045ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80045ec:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80045ee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80045f0:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80045f2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80045f6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80045f8:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80045fa:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80045fe:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004600:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004602:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004604:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004608:	60cb      	str	r3, [r1, #12]
 800460a:	e7d7      	b.n	80045bc <HAL_FDCAN_Init+0x17c>
    return HAL_ERROR;
 800460c:	2001      	movs	r0, #1
}
 800460e:	4770      	bx	lr
 8004610:	40006400 	.word	0x40006400

08004614 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004614:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004616:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8004618:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800461a:	e062      	b.n	80046e2 <HAL_GPIO_Init+0xce>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800461c:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800461e:	005e      	lsls	r6, r3, #1
 8004620:	2403      	movs	r4, #3
 8004622:	40b4      	lsls	r4, r6
 8004624:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004628:	68cc      	ldr	r4, [r1, #12]
 800462a:	40b4      	lsls	r4, r6
 800462c:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800462e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004630:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004632:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004636:	684c      	ldr	r4, [r1, #4]
 8004638:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800463c:	409c      	lsls	r4, r3
 800463e:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OTYPER = temp;
 8004642:	6044      	str	r4, [r0, #4]
 8004644:	e05e      	b.n	8004704 <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004646:	08dd      	lsrs	r5, r3, #3
 8004648:	3508      	adds	r5, #8
 800464a:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800464e:	f003 0407 	and.w	r4, r3, #7
 8004652:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004656:	240f      	movs	r4, #15
 8004658:	fa04 f40c 	lsl.w	r4, r4, ip
 800465c:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004660:	690c      	ldr	r4, [r1, #16]
 8004662:	fa04 f40c 	lsl.w	r4, r4, ip
 8004666:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 800466a:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 800466e:	e060      	b.n	8004732 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004670:	2405      	movs	r4, #5
 8004672:	e000      	b.n	8004676 <HAL_GPIO_Init+0x62>
 8004674:	2400      	movs	r4, #0
 8004676:	fa04 f40e 	lsl.w	r4, r4, lr
 800467a:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 800467c:	f10c 0c02 	add.w	ip, ip, #2
 8004680:	4d55      	ldr	r5, [pc, #340]	; (80047d8 <HAL_GPIO_Init+0x1c4>)
 8004682:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004686:	4c55      	ldr	r4, [pc, #340]	; (80047dc <HAL_GPIO_Init+0x1c8>)
 8004688:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 800468a:	43d4      	mvns	r4, r2
 800468c:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004690:	684f      	ldr	r7, [r1, #4]
 8004692:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8004696:	d001      	beq.n	800469c <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8004698:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 800469c:	4d4f      	ldr	r5, [pc, #316]	; (80047dc <HAL_GPIO_Init+0x1c8>)
 800469e:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 80046a0:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 80046a2:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046a6:	684f      	ldr	r7, [r1, #4]
 80046a8:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 80046ac:	d001      	beq.n	80046b2 <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 80046ae:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 80046b2:	4d4a      	ldr	r5, [pc, #296]	; (80047dc <HAL_GPIO_Init+0x1c8>)
 80046b4:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 80046b6:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80046b8:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80046bc:	684f      	ldr	r7, [r1, #4]
 80046be:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 80046c2:	d001      	beq.n	80046c8 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 80046c4:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 80046c8:	4d44      	ldr	r5, [pc, #272]	; (80047dc <HAL_GPIO_Init+0x1c8>)
 80046ca:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80046cc:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 80046ce:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046d0:	684e      	ldr	r6, [r1, #4]
 80046d2:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 80046d6:	d001      	beq.n	80046dc <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 80046d8:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 80046dc:	4a3f      	ldr	r2, [pc, #252]	; (80047dc <HAL_GPIO_Init+0x1c8>)
 80046de:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 80046e0:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 80046e2:	680a      	ldr	r2, [r1, #0]
 80046e4:	fa32 f403 	lsrs.w	r4, r2, r3
 80046e8:	d074      	beq.n	80047d4 <HAL_GPIO_Init+0x1c0>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80046ea:	f04f 0c01 	mov.w	ip, #1
 80046ee:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 80046f2:	ea1c 0202 	ands.w	r2, ip, r2
 80046f6:	d0f3      	beq.n	80046e0 <HAL_GPIO_Init+0xcc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80046f8:	684c      	ldr	r4, [r1, #4]
 80046fa:	f004 0403 	and.w	r4, r4, #3
 80046fe:	3c01      	subs	r4, #1
 8004700:	2c01      	cmp	r4, #1
 8004702:	d98b      	bls.n	800461c <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004704:	684c      	ldr	r4, [r1, #4]
 8004706:	f004 0403 	and.w	r4, r4, #3
 800470a:	2c03      	cmp	r4, #3
 800470c:	d00c      	beq.n	8004728 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 800470e:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004710:	005d      	lsls	r5, r3, #1
 8004712:	f04f 0c03 	mov.w	ip, #3
 8004716:	fa0c fc05 	lsl.w	ip, ip, r5
 800471a:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800471e:	688c      	ldr	r4, [r1, #8]
 8004720:	40ac      	lsls	r4, r5
 8004722:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8004726:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004728:	684c      	ldr	r4, [r1, #4]
 800472a:	f004 0403 	and.w	r4, r4, #3
 800472e:	2c02      	cmp	r4, #2
 8004730:	d089      	beq.n	8004646 <HAL_GPIO_Init+0x32>
      temp = GPIOx->MODER;
 8004732:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004734:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8004738:	f04f 0c03 	mov.w	ip, #3
 800473c:	fa0c fc0e 	lsl.w	ip, ip, lr
 8004740:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004744:	684c      	ldr	r4, [r1, #4]
 8004746:	f004 0403 	and.w	r4, r4, #3
 800474a:	fa04 f40e 	lsl.w	r4, r4, lr
 800474e:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8004752:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004754:	684c      	ldr	r4, [r1, #4]
 8004756:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 800475a:	d0c1      	beq.n	80046e0 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800475c:	4c20      	ldr	r4, [pc, #128]	; (80047e0 <HAL_GPIO_Init+0x1cc>)
 800475e:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8004760:	f045 0501 	orr.w	r5, r5, #1
 8004764:	6625      	str	r5, [r4, #96]	; 0x60
 8004766:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8004768:	f004 0401 	and.w	r4, r4, #1
 800476c:	9401      	str	r4, [sp, #4]
 800476e:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8004770:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8004774:	f10c 0502 	add.w	r5, ip, #2
 8004778:	4c17      	ldr	r4, [pc, #92]	; (80047d8 <HAL_GPIO_Init+0x1c4>)
 800477a:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800477e:	f003 0403 	and.w	r4, r3, #3
 8004782:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8004786:	240f      	movs	r4, #15
 8004788:	fa04 f40e 	lsl.w	r4, r4, lr
 800478c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004790:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8004794:	f43f af6e 	beq.w	8004674 <HAL_GPIO_Init+0x60>
 8004798:	4c12      	ldr	r4, [pc, #72]	; (80047e4 <HAL_GPIO_Init+0x1d0>)
 800479a:	42a0      	cmp	r0, r4
 800479c:	d012      	beq.n	80047c4 <HAL_GPIO_Init+0x1b0>
 800479e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80047a2:	42a0      	cmp	r0, r4
 80047a4:	d010      	beq.n	80047c8 <HAL_GPIO_Init+0x1b4>
 80047a6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80047aa:	42a0      	cmp	r0, r4
 80047ac:	d00e      	beq.n	80047cc <HAL_GPIO_Init+0x1b8>
 80047ae:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80047b2:	42a0      	cmp	r0, r4
 80047b4:	d00c      	beq.n	80047d0 <HAL_GPIO_Init+0x1bc>
 80047b6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80047ba:	42a0      	cmp	r0, r4
 80047bc:	f43f af58 	beq.w	8004670 <HAL_GPIO_Init+0x5c>
 80047c0:	2406      	movs	r4, #6
 80047c2:	e758      	b.n	8004676 <HAL_GPIO_Init+0x62>
 80047c4:	2401      	movs	r4, #1
 80047c6:	e756      	b.n	8004676 <HAL_GPIO_Init+0x62>
 80047c8:	2402      	movs	r4, #2
 80047ca:	e754      	b.n	8004676 <HAL_GPIO_Init+0x62>
 80047cc:	2403      	movs	r4, #3
 80047ce:	e752      	b.n	8004676 <HAL_GPIO_Init+0x62>
 80047d0:	2404      	movs	r4, #4
 80047d2:	e750      	b.n	8004676 <HAL_GPIO_Init+0x62>
  }
}
 80047d4:	b003      	add	sp, #12
 80047d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047d8:	40010000 	.word	0x40010000
 80047dc:	40010400 	.word	0x40010400
 80047e0:	40021000 	.word	0x40021000
 80047e4:	48000400 	.word	0x48000400

080047e8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80047e8:	b10a      	cbz	r2, 80047ee <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80047ea:	6181      	str	r1, [r0, #24]
 80047ec:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80047ee:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80047f0:	4770      	bx	lr

080047f2 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80047f2:	6803      	ldr	r3, [r0, #0]
 80047f4:	699a      	ldr	r2, [r3, #24]
 80047f6:	f012 0f02 	tst.w	r2, #2
 80047fa:	d001      	beq.n	8004800 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 80047fc:	2200      	movs	r2, #0
 80047fe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004800:	6803      	ldr	r3, [r0, #0]
 8004802:	699a      	ldr	r2, [r3, #24]
 8004804:	f012 0f01 	tst.w	r2, #1
 8004808:	d103      	bne.n	8004812 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800480a:	699a      	ldr	r2, [r3, #24]
 800480c:	f042 0201 	orr.w	r2, r2, #1
 8004810:	619a      	str	r2, [r3, #24]
  }
}
 8004812:	4770      	bx	lr

08004814 <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004814:	f011 0f01 	tst.w	r1, #1
 8004818:	d009      	beq.n	800482e <I2C_Disable_IRQ+0x1a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800481a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800481e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004822:	2b28      	cmp	r3, #40	; 0x28
 8004824:	d001      	beq.n	800482a <I2C_Disable_IRQ+0x16>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004826:	23f2      	movs	r3, #242	; 0xf2
 8004828:	e002      	b.n	8004830 <I2C_Disable_IRQ+0x1c>
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800482a:	2342      	movs	r3, #66	; 0x42
 800482c:	e000      	b.n	8004830 <I2C_Disable_IRQ+0x1c>
  uint32_t tmpisr = 0U;
 800482e:	2300      	movs	r3, #0
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004830:	f011 0f02 	tst.w	r1, #2
 8004834:	d009      	beq.n	800484a <I2C_Disable_IRQ+0x36>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004836:	f043 0c44 	orr.w	ip, r3, #68	; 0x44

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800483a:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 800483e:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8004842:	2a28      	cmp	r2, #40	; 0x28
 8004844:	d010      	beq.n	8004868 <I2C_Disable_IRQ+0x54>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004846:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800484a:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 800484e:	d10d      	bne.n	800486c <I2C_Disable_IRQ+0x58>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004850:	2910      	cmp	r1, #16
 8004852:	d00e      	beq.n	8004872 <I2C_Disable_IRQ+0x5e>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004854:	2920      	cmp	r1, #32
 8004856:	d00f      	beq.n	8004878 <I2C_Disable_IRQ+0x64>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004858:	2940      	cmp	r1, #64	; 0x40
 800485a:	d010      	beq.n	800487e <I2C_Disable_IRQ+0x6a>
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800485c:	6801      	ldr	r1, [r0, #0]
 800485e:	680a      	ldr	r2, [r1, #0]
 8004860:	ea22 0303 	bic.w	r3, r2, r3
 8004864:	600b      	str	r3, [r1, #0]
}
 8004866:	4770      	bx	lr
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004868:	4663      	mov	r3, ip
 800486a:	e7ee      	b.n	800484a <I2C_Disable_IRQ+0x36>
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800486c:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004870:	e7ee      	b.n	8004850 <I2C_Disable_IRQ+0x3c>
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004872:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004876:	e7ed      	b.n	8004854 <I2C_Disable_IRQ+0x40>
    tmpisr |= I2C_IT_STOPI;
 8004878:	f043 0320 	orr.w	r3, r3, #32
 800487c:	e7ec      	b.n	8004858 <I2C_Disable_IRQ+0x44>
    tmpisr |= I2C_IT_TCI;
 800487e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004882:	e7eb      	b.n	800485c <I2C_Disable_IRQ+0x48>

08004884 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8004884:	2800      	cmp	r0, #0
 8004886:	d059      	beq.n	800493c <HAL_I2C_Init+0xb8>
{
 8004888:	b510      	push	{r4, lr}
 800488a:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800488c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004890:	2b00      	cmp	r3, #0
 8004892:	d043      	beq.n	800491c <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004894:	2324      	movs	r3, #36	; 0x24
 8004896:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 800489a:	6822      	ldr	r2, [r4, #0]
 800489c:	6813      	ldr	r3, [r2, #0]
 800489e:	f023 0301 	bic.w	r3, r3, #1
 80048a2:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80048a4:	6863      	ldr	r3, [r4, #4]
 80048a6:	6822      	ldr	r2, [r4, #0]
 80048a8:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80048ac:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80048ae:	6822      	ldr	r2, [r4, #0]
 80048b0:	6893      	ldr	r3, [r2, #8]
 80048b2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80048b6:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80048b8:	68e3      	ldr	r3, [r4, #12]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d033      	beq.n	8004926 <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80048be:	68a3      	ldr	r3, [r4, #8]
 80048c0:	6822      	ldr	r2, [r4, #0]
 80048c2:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 80048c6:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80048c8:	68e3      	ldr	r3, [r4, #12]
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d031      	beq.n	8004932 <HAL_I2C_Init+0xae>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80048ce:	6822      	ldr	r2, [r4, #0]
 80048d0:	6853      	ldr	r3, [r2, #4]
 80048d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80048d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048da:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80048dc:	6822      	ldr	r2, [r4, #0]
 80048de:	68d3      	ldr	r3, [r2, #12]
 80048e0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80048e4:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80048e6:	6923      	ldr	r3, [r4, #16]
 80048e8:	6962      	ldr	r2, [r4, #20]
 80048ea:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80048ec:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80048ee:	6822      	ldr	r2, [r4, #0]
 80048f0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80048f4:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80048f6:	69e3      	ldr	r3, [r4, #28]
 80048f8:	6a21      	ldr	r1, [r4, #32]
 80048fa:	6822      	ldr	r2, [r4, #0]
 80048fc:	430b      	orrs	r3, r1
 80048fe:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8004900:	6822      	ldr	r2, [r4, #0]
 8004902:	6813      	ldr	r3, [r2, #0]
 8004904:	f043 0301 	orr.w	r3, r3, #1
 8004908:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800490a:	2000      	movs	r0, #0
 800490c:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800490e:	2320      	movs	r3, #32
 8004910:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004914:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004916:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 800491a:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800491c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8004920:	f7fd f9ac 	bl	8001c7c <HAL_I2C_MspInit>
 8004924:	e7b6      	b.n	8004894 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004926:	68a3      	ldr	r3, [r4, #8]
 8004928:	6822      	ldr	r2, [r4, #0]
 800492a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800492e:	6093      	str	r3, [r2, #8]
 8004930:	e7ca      	b.n	80048c8 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004932:	6823      	ldr	r3, [r4, #0]
 8004934:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004938:	605a      	str	r2, [r3, #4]
 800493a:	e7c8      	b.n	80048ce <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 800493c:	2001      	movs	r0, #1
}
 800493e:	4770      	bx	lr

08004940 <HAL_I2C_EV_IRQHandler>:
{
 8004940:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004942:	6803      	ldr	r3, [r0, #0]
 8004944:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004946:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8004948:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800494a:	b103      	cbz	r3, 800494e <HAL_I2C_EV_IRQHandler+0xe>
    hi2c->XferISR(hi2c, itflags, itsources);
 800494c:	4798      	blx	r3
}
 800494e:	bd08      	pop	{r3, pc}

08004950 <HAL_I2C_SlaveTxCpltCallback>:
}
 8004950:	4770      	bx	lr

08004952 <HAL_I2C_SlaveRxCpltCallback>:
}
 8004952:	4770      	bx	lr

08004954 <I2C_ITSlaveSeqCplt>:
{
 8004954:	b510      	push	{r4, lr}
 8004956:	4604      	mov	r4, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004958:	6803      	ldr	r3, [r0, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800495c:	2100      	movs	r1, #0
 800495e:	f880 1042 	strb.w	r1, [r0, #66]	; 0x42
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004962:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8004966:	d00e      	beq.n	8004986 <I2C_ITSlaveSeqCplt+0x32>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800496e:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004970:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004974:	b2db      	uxtb	r3, r3
 8004976:	2b29      	cmp	r3, #41	; 0x29
 8004978:	d00d      	beq.n	8004996 <I2C_ITSlaveSeqCplt+0x42>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800497a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800497e:	b2db      	uxtb	r3, r3
 8004980:	2b2a      	cmp	r3, #42	; 0x2a
 8004982:	d018      	beq.n	80049b6 <I2C_ITSlaveSeqCplt+0x62>
}
 8004984:	bd10      	pop	{r4, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004986:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800498a:	d0f1      	beq.n	8004970 <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004992:	601a      	str	r2, [r3, #0]
 8004994:	e7ec      	b.n	8004970 <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004996:	2328      	movs	r3, #40	; 0x28
 8004998:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800499c:	2321      	movs	r3, #33	; 0x21
 800499e:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80049a0:	2101      	movs	r1, #1
 80049a2:	4620      	mov	r0, r4
 80049a4:	f7ff ff36 	bl	8004814 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80049a8:	2300      	movs	r3, #0
 80049aa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80049ae:	4620      	mov	r0, r4
 80049b0:	f7ff ffce 	bl	8004950 <HAL_I2C_SlaveTxCpltCallback>
 80049b4:	e7e6      	b.n	8004984 <I2C_ITSlaveSeqCplt+0x30>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80049b6:	2328      	movs	r3, #40	; 0x28
 80049b8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80049bc:	2322      	movs	r3, #34	; 0x22
 80049be:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80049c0:	2102      	movs	r1, #2
 80049c2:	4620      	mov	r0, r4
 80049c4:	f7ff ff26 	bl	8004814 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80049c8:	2300      	movs	r3, #0
 80049ca:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80049ce:	4620      	mov	r0, r4
 80049d0:	f7ff ffbf 	bl	8004952 <HAL_I2C_SlaveRxCpltCallback>
}
 80049d4:	e7d6      	b.n	8004984 <I2C_ITSlaveSeqCplt+0x30>

080049d6 <HAL_I2C_AddrCallback>:
}
 80049d6:	4770      	bx	lr

080049d8 <I2C_ITAddrCplt>:
{
 80049d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049da:	4604      	mov	r4, r0
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80049dc:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80049e0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80049e4:	2b28      	cmp	r3, #40	; 0x28
 80049e6:	d006      	beq.n	80049f6 <I2C_ITAddrCplt+0x1e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80049e8:	6803      	ldr	r3, [r0, #0]
 80049ea:	2208      	movs	r2, #8
 80049ec:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80049ee:	2300      	movs	r3, #0
 80049f0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
 80049f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    transferdirection = I2C_GET_DIR(hi2c);
 80049f6:	6803      	ldr	r3, [r0, #0]
 80049f8:	699e      	ldr	r6, [r3, #24]
 80049fa:	f3c6 4600 	ubfx	r6, r6, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80049fe:	699a      	ldr	r2, [r3, #24]
 8004a00:	0c12      	lsrs	r2, r2, #16
 8004a02:	f002 05fe 	and.w	r5, r2, #254	; 0xfe
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004a06:	689a      	ldr	r2, [r3, #8]
 8004a08:	f3c2 0209 	ubfx	r2, r2, #0, #10
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004a0c:	68df      	ldr	r7, [r3, #12]
 8004a0e:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004a12:	68c1      	ldr	r1, [r0, #12]
 8004a14:	2902      	cmp	r1, #2
 8004a16:	d122      	bne.n	8004a5e <I2C_ITAddrCplt+0x86>
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004a18:	ea85 15d2 	eor.w	r5, r5, r2, lsr #7
 8004a1c:	f015 0f06 	tst.w	r5, #6
 8004a20:	d110      	bne.n	8004a44 <I2C_ITAddrCplt+0x6c>
        hi2c->AddrEventCount++;
 8004a22:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004a24:	3101      	adds	r1, #1
 8004a26:	6481      	str	r1, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004a28:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004a2a:	2902      	cmp	r1, #2
 8004a2c:	d1e2      	bne.n	80049f4 <I2C_ITAddrCplt+0x1c>
          hi2c->AddrEventCount = 0U;
 8004a2e:	2100      	movs	r1, #0
 8004a30:	6481      	str	r1, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004a32:	2008      	movs	r0, #8
 8004a34:	61d8      	str	r0, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8004a36:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004a3a:	4631      	mov	r1, r6
 8004a3c:	4620      	mov	r0, r4
 8004a3e:	f7ff ffca 	bl	80049d6 <HAL_I2C_AddrCallback>
 8004a42:	e7d7      	b.n	80049f4 <I2C_ITAddrCplt+0x1c>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004a44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a48:	f7ff fee4 	bl	8004814 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004a52:	463a      	mov	r2, r7
 8004a54:	4631      	mov	r1, r6
 8004a56:	4620      	mov	r0, r4
 8004a58:	f7ff ffbd 	bl	80049d6 <HAL_I2C_AddrCallback>
 8004a5c:	e7ca      	b.n	80049f4 <I2C_ITAddrCplt+0x1c>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004a5e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a62:	f7ff fed7 	bl	8004814 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004a66:	2300      	movs	r3, #0
 8004a68:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004a6c:	462a      	mov	r2, r5
 8004a6e:	4631      	mov	r1, r6
 8004a70:	4620      	mov	r0, r4
 8004a72:	f7ff ffb0 	bl	80049d6 <HAL_I2C_AddrCallback>
 8004a76:	e7bd      	b.n	80049f4 <I2C_ITAddrCplt+0x1c>

08004a78 <HAL_I2C_ListenCpltCallback>:
}
 8004a78:	4770      	bx	lr
	...

08004a7c <I2C_ITListenCplt>:
{
 8004a7c:	b510      	push	{r4, lr}
 8004a7e:	4604      	mov	r4, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a80:	4b17      	ldr	r3, [pc, #92]	; (8004ae0 <I2C_ITListenCplt+0x64>)
 8004a82:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a84:	2300      	movs	r3, #0
 8004a86:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004a88:	2220      	movs	r2, #32
 8004a8a:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a8e:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004a92:	6343      	str	r3, [r0, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004a94:	f011 0f04 	tst.w	r1, #4
 8004a98:	d013      	beq.n	8004ac2 <I2C_ITListenCplt+0x46>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a9a:	6803      	ldr	r3, [r0, #0]
 8004a9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a9e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004aa0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004aa2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	6243      	str	r3, [r0, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8004aa8:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8004aaa:	b153      	cbz	r3, 8004ac2 <I2C_ITListenCplt+0x46>
      hi2c->XferSize--;
 8004aac:	3b01      	subs	r3, #1
 8004aae:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8004ab0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004aba:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004abc:	f043 0304 	orr.w	r3, r3, #4
 8004ac0:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004ac2:	f248 0103 	movw	r1, #32771	; 0x8003
 8004ac6:	4620      	mov	r0, r4
 8004ac8:	f7ff fea4 	bl	8004814 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004acc:	6823      	ldr	r3, [r4, #0]
 8004ace:	2210      	movs	r2, #16
 8004ad0:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8004ad8:	4620      	mov	r0, r4
 8004ada:	f7ff ffcd 	bl	8004a78 <HAL_I2C_ListenCpltCallback>
}
 8004ade:	bd10      	pop	{r4, pc}
 8004ae0:	ffff0000 	.word	0xffff0000

08004ae4 <HAL_I2C_ErrorCallback>:
}
 8004ae4:	4770      	bx	lr

08004ae6 <HAL_I2C_AbortCpltCallback>:
}
 8004ae6:	4770      	bx	lr

08004ae8 <I2C_TreatErrorCallback>:
{
 8004ae8:	b508      	push	{r3, lr}
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004aea:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b60      	cmp	r3, #96	; 0x60
 8004af2:	d006      	beq.n	8004b02 <I2C_TreatErrorCallback+0x1a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004af4:	2300      	movs	r3, #0
 8004af6:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004af8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004afc:	f7ff fff2 	bl	8004ae4 <HAL_I2C_ErrorCallback>
}
 8004b00:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8004b02:	2320      	movs	r3, #32
 8004b04:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004b0c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8004b10:	f7ff ffe9 	bl	8004ae6 <HAL_I2C_AbortCpltCallback>
 8004b14:	e7f4      	b.n	8004b00 <I2C_TreatErrorCallback+0x18>
	...

08004b18 <I2C_ITError>:
{
 8004b18:	b510      	push	{r4, lr}
 8004b1a:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004b1c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b20:	2000      	movs	r0, #0
 8004b22:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004b26:	4a3b      	ldr	r2, [pc, #236]	; (8004c14 <I2C_ITError+0xfc>)
 8004b28:	62e2      	str	r2, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004b2a:	8560      	strh	r0, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8004b2c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004b2e:	430a      	orrs	r2, r1
 8004b30:	6462      	str	r2, [r4, #68]	; 0x44
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004b32:	3b28      	subs	r3, #40	; 0x28
 8004b34:	b2db      	uxtb	r3, r3
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d819      	bhi.n	8004b6e <I2C_ITError+0x56>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004b3a:	2103      	movs	r1, #3
 8004b3c:	4620      	mov	r0, r4
 8004b3e:	f7ff fe69 	bl	8004814 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004b42:	2328      	movs	r3, #40	; 0x28
 8004b44:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004b48:	4b33      	ldr	r3, [pc, #204]	; (8004c18 <I2C_ITError+0x100>)
 8004b4a:	6363      	str	r3, [r4, #52]	; 0x34
  tmppreviousstate = hi2c->PreviousState;
 8004b4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004b4e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004b50:	b11a      	cbz	r2, 8004b5a <I2C_ITError+0x42>
 8004b52:	2b11      	cmp	r3, #17
 8004b54:	d01b      	beq.n	8004b8e <I2C_ITError+0x76>
 8004b56:	2b21      	cmp	r3, #33	; 0x21
 8004b58:	d019      	beq.n	8004b8e <I2C_ITError+0x76>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004b5a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004b5c:	b11a      	cbz	r2, 8004b66 <I2C_ITError+0x4e>
 8004b5e:	2b12      	cmp	r3, #18
 8004b60:	d036      	beq.n	8004bd0 <I2C_ITError+0xb8>
 8004b62:	2b22      	cmp	r3, #34	; 0x22
 8004b64:	d034      	beq.n	8004bd0 <I2C_ITError+0xb8>
    I2C_TreatErrorCallback(hi2c);
 8004b66:	4620      	mov	r0, r4
 8004b68:	f7ff ffbe 	bl	8004ae8 <I2C_TreatErrorCallback>
}
 8004b6c:	bd10      	pop	{r4, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004b6e:	f248 0103 	movw	r1, #32771	; 0x8003
 8004b72:	4620      	mov	r0, r4
 8004b74:	f7ff fe4e 	bl	8004814 <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004b78:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	2b60      	cmp	r3, #96	; 0x60
 8004b80:	d002      	beq.n	8004b88 <I2C_ITError+0x70>
      hi2c->State         = HAL_I2C_STATE_READY;
 8004b82:	2320      	movs	r3, #32
 8004b84:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = NULL;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	6363      	str	r3, [r4, #52]	; 0x34
 8004b8c:	e7de      	b.n	8004b4c <I2C_ITError+0x34>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004b8e:	6823      	ldr	r3, [r4, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8004b96:	d003      	beq.n	8004ba0 <I2C_ITError+0x88>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004b9e:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004ba0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004ba2:	f7ff fc04 	bl	80043ae <HAL_DMA_GetState>
 8004ba6:	2801      	cmp	r0, #1
 8004ba8:	d00e      	beq.n	8004bc8 <I2C_ITError+0xb0>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004baa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004bac:	4a1b      	ldr	r2, [pc, #108]	; (8004c1c <I2C_ITError+0x104>)
 8004bae:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004bb6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004bb8:	f7ff fb58 	bl	800426c <HAL_DMA_Abort_IT>
 8004bbc:	2800      	cmp	r0, #0
 8004bbe:	d0d5      	beq.n	8004b6c <I2C_ITError+0x54>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004bc0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004bc2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004bc4:	4798      	blx	r3
 8004bc6:	e7d1      	b.n	8004b6c <I2C_ITError+0x54>
      I2C_TreatErrorCallback(hi2c);
 8004bc8:	4620      	mov	r0, r4
 8004bca:	f7ff ff8d 	bl	8004ae8 <I2C_TreatErrorCallback>
 8004bce:	e7cd      	b.n	8004b6c <I2C_ITError+0x54>
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004bd0:	6823      	ldr	r3, [r4, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8004bd8:	d003      	beq.n	8004be2 <I2C_ITError+0xca>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004be0:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004be2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004be4:	f7ff fbe3 	bl	80043ae <HAL_DMA_GetState>
 8004be8:	2801      	cmp	r0, #1
 8004bea:	d00e      	beq.n	8004c0a <I2C_ITError+0xf2>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004bec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004bee:	4a0b      	ldr	r2, [pc, #44]	; (8004c1c <I2C_ITError+0x104>)
 8004bf0:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004bf8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004bfa:	f7ff fb37 	bl	800426c <HAL_DMA_Abort_IT>
 8004bfe:	2800      	cmp	r0, #0
 8004c00:	d0b4      	beq.n	8004b6c <I2C_ITError+0x54>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004c02:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004c04:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004c06:	4798      	blx	r3
 8004c08:	e7b0      	b.n	8004b6c <I2C_ITError+0x54>
      I2C_TreatErrorCallback(hi2c);
 8004c0a:	4620      	mov	r0, r4
 8004c0c:	f7ff ff6c 	bl	8004ae8 <I2C_TreatErrorCallback>
 8004c10:	e7ac      	b.n	8004b6c <I2C_ITError+0x54>
 8004c12:	bf00      	nop
 8004c14:	ffff0000 	.word	0xffff0000
 8004c18:	08004d89 	.word	0x08004d89
 8004c1c:	08004f41 	.word	0x08004f41

08004c20 <I2C_ITSlaveCplt>:
{
 8004c20:	b570      	push	{r4, r5, r6, lr}
 8004c22:	4604      	mov	r4, r0
 8004c24:	460d      	mov	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004c26:	6802      	ldr	r2, [r0, #0]
 8004c28:	6816      	ldr	r6, [r2, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004c2a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004c2e:	b2db      	uxtb	r3, r3
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c30:	2120      	movs	r1, #32
 8004c32:	61d1      	str	r1, [r2, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004c34:	2b21      	cmp	r3, #33	; 0x21
 8004c36:	d00d      	beq.n	8004c54 <I2C_ITSlaveCplt+0x34>
 8004c38:	2b29      	cmp	r3, #41	; 0x29
 8004c3a:	d00b      	beq.n	8004c54 <I2C_ITSlaveCplt+0x34>
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004c3c:	2b22      	cmp	r3, #34	; 0x22
 8004c3e:	d001      	beq.n	8004c44 <I2C_ITSlaveCplt+0x24>
 8004c40:	2b2a      	cmp	r3, #42	; 0x2a
 8004c42:	d10e      	bne.n	8004c62 <I2C_ITSlaveCplt+0x42>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004c44:	f248 0102 	movw	r1, #32770	; 0x8002
 8004c48:	4620      	mov	r0, r4
 8004c4a:	f7ff fde3 	bl	8004814 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004c4e:	2322      	movs	r3, #34	; 0x22
 8004c50:	6323      	str	r3, [r4, #48]	; 0x30
 8004c52:	e006      	b.n	8004c62 <I2C_ITSlaveCplt+0x42>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004c54:	f248 0101 	movw	r1, #32769	; 0x8001
 8004c58:	4620      	mov	r0, r4
 8004c5a:	f7ff fddb 	bl	8004814 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c5e:	2321      	movs	r3, #33	; 0x21
 8004c60:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004c62:	6822      	ldr	r2, [r4, #0]
 8004c64:	6853      	ldr	r3, [r2, #4]
 8004c66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c6a:	6053      	str	r3, [r2, #4]
  I2C_RESET_CR2(hi2c);
 8004c6c:	6822      	ldr	r2, [r4, #0]
 8004c6e:	6853      	ldr	r3, [r2, #4]
 8004c70:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8004c74:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8004c78:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8004c7c:	f023 0301 	bic.w	r3, r3, #1
 8004c80:	6053      	str	r3, [r2, #4]
  I2C_Flush_TXDR(hi2c);
 8004c82:	4620      	mov	r0, r4
 8004c84:	f7ff fdb5 	bl	80047f2 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004c88:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8004c8c:	d040      	beq.n	8004d10 <I2C_ITSlaveCplt+0xf0>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004c8e:	6822      	ldr	r2, [r4, #0]
 8004c90:	6813      	ldr	r3, [r2, #0]
 8004c92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c96:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmatx != NULL)
 8004c98:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004c9a:	b11b      	cbz	r3, 8004ca4 <I2C_ITSlaveCplt+0x84>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	b29b      	uxth	r3, r3
 8004ca2:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004ca4:	f015 0f04 	tst.w	r5, #4
 8004ca8:	d011      	beq.n	8004cce <I2C_ITSlaveCplt+0xae>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004caa:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004cae:	6823      	ldr	r3, [r4, #0]
 8004cb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004cb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004cb4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004cb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004cb8:	3301      	adds	r3, #1
 8004cba:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8004cbc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004cbe:	b133      	cbz	r3, 8004cce <I2C_ITSlaveCplt+0xae>
      hi2c->XferSize--;
 8004cc0:	3b01      	subs	r3, #1
 8004cc2:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8004cc4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	3b01      	subs	r3, #1
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8004cce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	b11b      	cbz	r3, 8004cdc <I2C_ITSlaveCplt+0xbc>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004cd4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004cd6:	f043 0304 	orr.w	r3, r3, #4
 8004cda:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004ce2:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004ce4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004ce6:	bb1b      	cbnz	r3, 8004d30 <I2C_ITSlaveCplt+0x110>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004ce8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004cea:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004cee:	d12d      	bne.n	8004d4c <I2C_ITSlaveCplt+0x12c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004cf0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	2b22      	cmp	r3, #34	; 0x22
 8004cf8:	d038      	beq.n	8004d6c <I2C_ITSlaveCplt+0x14c>
    hi2c->State = HAL_I2C_STATE_READY;
 8004cfa:	2320      	movs	r3, #32
 8004cfc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d00:	2300      	movs	r3, #0
 8004d02:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004d04:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004d08:	4620      	mov	r0, r4
 8004d0a:	f7ff fe21 	bl	8004950 <HAL_I2C_SlaveTxCpltCallback>
}
 8004d0e:	e02c      	b.n	8004d6a <I2C_ITSlaveCplt+0x14a>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004d10:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 8004d14:	d0c6      	beq.n	8004ca4 <I2C_ITSlaveCplt+0x84>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004d16:	6822      	ldr	r2, [r4, #0]
 8004d18:	6813      	ldr	r3, [r2, #0]
 8004d1a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004d1e:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmarx != NULL)
 8004d20:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d0be      	beq.n	8004ca4 <I2C_ITSlaveCplt+0x84>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	8563      	strh	r3, [r4, #42]	; 0x2a
 8004d2e:	e7b9      	b.n	8004ca4 <I2C_ITSlaveCplt+0x84>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004d30:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004d32:	4620      	mov	r0, r4
 8004d34:	f7ff fef0 	bl	8004b18 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004d38:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	2b28      	cmp	r3, #40	; 0x28
 8004d40:	d113      	bne.n	8004d6a <I2C_ITSlaveCplt+0x14a>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004d42:	4629      	mov	r1, r5
 8004d44:	4620      	mov	r0, r4
 8004d46:	f7ff fe99 	bl	8004a7c <I2C_ITListenCplt>
 8004d4a:	e00e      	b.n	8004d6a <I2C_ITSlaveCplt+0x14a>
    I2C_ITSlaveSeqCplt(hi2c);
 8004d4c:	4620      	mov	r0, r4
 8004d4e:	f7ff fe01 	bl	8004954 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d52:	4b0c      	ldr	r3, [pc, #48]	; (8004d84 <I2C_ITSlaveCplt+0x164>)
 8004d54:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004d56:	2320      	movs	r3, #32
 8004d58:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004d60:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004d64:	4620      	mov	r0, r4
 8004d66:	f7ff fe87 	bl	8004a78 <HAL_I2C_ListenCpltCallback>
}
 8004d6a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8004d6c:	2320      	movs	r3, #32
 8004d6e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d72:	2300      	movs	r3, #0
 8004d74:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004d76:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d7a:	4620      	mov	r0, r4
 8004d7c:	f7ff fde9 	bl	8004952 <HAL_I2C_SlaveRxCpltCallback>
 8004d80:	e7f3      	b.n	8004d6a <I2C_ITSlaveCplt+0x14a>
 8004d82:	bf00      	nop
 8004d84:	ffff0000 	.word	0xffff0000

08004d88 <I2C_Slave_ISR_IT>:
{
 8004d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpoptions = hi2c->XferOptions;
 8004d8a:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 8004d8c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	f000 809e 	beq.w	8004ed2 <I2C_Slave_ISR_IT+0x14a>
 8004d96:	4604      	mov	r4, r0
 8004d98:	460d      	mov	r5, r1
 8004d9a:	4616      	mov	r6, r2
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004da2:	f011 0f20 	tst.w	r1, #32
 8004da6:	d002      	beq.n	8004dae <I2C_Slave_ISR_IT+0x26>
 8004da8:	f012 0f20 	tst.w	r2, #32
 8004dac:	d119      	bne.n	8004de2 <I2C_Slave_ISR_IT+0x5a>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004dae:	f015 0f10 	tst.w	r5, #16
 8004db2:	d03e      	beq.n	8004e32 <I2C_Slave_ISR_IT+0xaa>
 8004db4:	f016 0f10 	tst.w	r6, #16
 8004db8:	d03b      	beq.n	8004e32 <I2C_Slave_ISR_IT+0xaa>
    if (hi2c->XferCount == 0U)
 8004dba:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	bb43      	cbnz	r3, 8004e12 <I2C_Slave_ISR_IT+0x8a>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004dc0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	2b28      	cmp	r3, #40	; 0x28
 8004dc8:	d00e      	beq.n	8004de8 <I2C_Slave_ISR_IT+0x60>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004dca:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	2b29      	cmp	r3, #41	; 0x29
 8004dd2:	d011      	beq.n	8004df8 <I2C_Slave_ISR_IT+0x70>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dd4:	6823      	ldr	r3, [r4, #0]
 8004dd6:	2210      	movs	r2, #16
 8004dd8:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8004dda:	2000      	movs	r0, #0
 8004ddc:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 8004de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004de2:	f7ff ff1d 	bl	8004c20 <I2C_ITSlaveCplt>
 8004de6:	e7e2      	b.n	8004dae <I2C_Slave_ISR_IT+0x26>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004de8:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8004dec:	d1ed      	bne.n	8004dca <I2C_Slave_ISR_IT+0x42>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004dee:	4629      	mov	r1, r5
 8004df0:	4620      	mov	r0, r4
 8004df2:	f7ff fe43 	bl	8004a7c <I2C_ITListenCplt>
 8004df6:	e7f0      	b.n	8004dda <I2C_Slave_ISR_IT+0x52>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004df8:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8004dfc:	d0ea      	beq.n	8004dd4 <I2C_Slave_ISR_IT+0x4c>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dfe:	6823      	ldr	r3, [r4, #0]
 8004e00:	2210      	movs	r2, #16
 8004e02:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 8004e04:	4620      	mov	r0, r4
 8004e06:	f7ff fcf4 	bl	80047f2 <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 8004e0a:	4620      	mov	r0, r4
 8004e0c:	f7ff fda2 	bl	8004954 <I2C_ITSlaveSeqCplt>
 8004e10:	e7e3      	b.n	8004dda <I2C_Slave_ISR_IT+0x52>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e12:	6823      	ldr	r3, [r4, #0]
 8004e14:	2210      	movs	r2, #16
 8004e16:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e18:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004e1a:	f043 0304 	orr.w	r3, r3, #4
 8004e1e:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004e20:	b117      	cbz	r7, 8004e28 <I2C_Slave_ISR_IT+0xa0>
 8004e22:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 8004e26:	d1d8      	bne.n	8004dda <I2C_Slave_ISR_IT+0x52>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004e28:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004e2a:	4620      	mov	r0, r4
 8004e2c:	f7ff fe74 	bl	8004b18 <I2C_ITError>
 8004e30:	e7d3      	b.n	8004dda <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004e32:	f015 0f04 	tst.w	r5, #4
 8004e36:	d01f      	beq.n	8004e78 <I2C_Slave_ISR_IT+0xf0>
 8004e38:	f016 0f04 	tst.w	r6, #4
 8004e3c:	d01c      	beq.n	8004e78 <I2C_Slave_ISR_IT+0xf0>
    if (hi2c->XferCount > 0U)
 8004e3e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	b173      	cbz	r3, 8004e62 <I2C_Slave_ISR_IT+0xda>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004e44:	6823      	ldr	r3, [r4, #0]
 8004e46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e4a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8004e4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e4e:	3301      	adds	r3, #1
 8004e50:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8004e52:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004e54:	3b01      	subs	r3, #1
 8004e56:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8004e58:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	3b01      	subs	r3, #1
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 8004e62:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1b7      	bne.n	8004dda <I2C_Slave_ISR_IT+0x52>
 8004e6a:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8004e6e:	d0b4      	beq.n	8004dda <I2C_Slave_ISR_IT+0x52>
      I2C_ITSlaveSeqCplt(hi2c);
 8004e70:	4620      	mov	r0, r4
 8004e72:	f7ff fd6f 	bl	8004954 <I2C_ITSlaveSeqCplt>
 8004e76:	e7b0      	b.n	8004dda <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004e78:	f015 0f08 	tst.w	r5, #8
 8004e7c:	d002      	beq.n	8004e84 <I2C_Slave_ISR_IT+0xfc>
 8004e7e:	f016 0f08 	tst.w	r6, #8
 8004e82:	d118      	bne.n	8004eb6 <I2C_Slave_ISR_IT+0x12e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004e84:	f015 0f02 	tst.w	r5, #2
 8004e88:	d0a7      	beq.n	8004dda <I2C_Slave_ISR_IT+0x52>
 8004e8a:	f016 0f02 	tst.w	r6, #2
 8004e8e:	d0a4      	beq.n	8004dda <I2C_Slave_ISR_IT+0x52>
    if (hi2c->XferCount > 0U)
 8004e90:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	b1a3      	cbz	r3, 8004ec0 <I2C_Slave_ISR_IT+0x138>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004e96:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004e98:	6823      	ldr	r3, [r4, #0]
 8004e9a:	7812      	ldrb	r2, [r2, #0]
 8004e9c:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8004e9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ea0:	3301      	adds	r3, #1
 8004ea2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004ea4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8004eae:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	8523      	strh	r3, [r4, #40]	; 0x28
 8004eb4:	e791      	b.n	8004dda <I2C_Slave_ISR_IT+0x52>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004eb6:	4629      	mov	r1, r5
 8004eb8:	4620      	mov	r0, r4
 8004eba:	f7ff fd8d 	bl	80049d8 <I2C_ITAddrCplt>
 8004ebe:	e78c      	b.n	8004dda <I2C_Slave_ISR_IT+0x52>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004ec0:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 8004ec4:	d001      	beq.n	8004eca <I2C_Slave_ISR_IT+0x142>
 8004ec6:	2f00      	cmp	r7, #0
 8004ec8:	d187      	bne.n	8004dda <I2C_Slave_ISR_IT+0x52>
        I2C_ITSlaveSeqCplt(hi2c);
 8004eca:	4620      	mov	r0, r4
 8004ecc:	f7ff fd42 	bl	8004954 <I2C_ITSlaveSeqCplt>
 8004ed0:	e783      	b.n	8004dda <I2C_Slave_ISR_IT+0x52>
  __HAL_LOCK(hi2c);
 8004ed2:	2002      	movs	r0, #2
 8004ed4:	e784      	b.n	8004de0 <I2C_Slave_ISR_IT+0x58>

08004ed6 <HAL_I2C_ER_IRQHandler>:
{
 8004ed6:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004ed8:	6802      	ldr	r2, [r0, #0]
 8004eda:	6993      	ldr	r3, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004edc:	6811      	ldr	r1, [r2, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004ede:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004ee2:	d009      	beq.n	8004ef8 <HAL_I2C_ER_IRQHandler+0x22>
 8004ee4:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004ee8:	d006      	beq.n	8004ef8 <HAL_I2C_ER_IRQHandler+0x22>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004eea:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004eec:	f044 0401 	orr.w	r4, r4, #1
 8004ef0:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004ef2:	f44f 7480 	mov.w	r4, #256	; 0x100
 8004ef6:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004ef8:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004efc:	d00a      	beq.n	8004f14 <HAL_I2C_ER_IRQHandler+0x3e>
 8004efe:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004f02:	d007      	beq.n	8004f14 <HAL_I2C_ER_IRQHandler+0x3e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004f04:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004f06:	f042 0208 	orr.w	r2, r2, #8
 8004f0a:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004f0c:	6802      	ldr	r2, [r0, #0]
 8004f0e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004f12:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004f14:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004f18:	d00a      	beq.n	8004f30 <HAL_I2C_ER_IRQHandler+0x5a>
 8004f1a:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004f1e:	d007      	beq.n	8004f30 <HAL_I2C_ER_IRQHandler+0x5a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004f20:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004f22:	f043 0302 	orr.w	r3, r3, #2
 8004f26:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004f28:	6803      	ldr	r3, [r0, #0]
 8004f2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f2e:	61da      	str	r2, [r3, #28]
  tmperror = hi2c->ErrorCode;
 8004f30:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004f32:	f011 0f0b 	tst.w	r1, #11
 8004f36:	d100      	bne.n	8004f3a <HAL_I2C_ER_IRQHandler+0x64>
}
 8004f38:	bd10      	pop	{r4, pc}
    I2C_ITError(hi2c, tmperror);
 8004f3a:	f7ff fded 	bl	8004b18 <I2C_ITError>
}
 8004f3e:	e7fb      	b.n	8004f38 <HAL_I2C_ER_IRQHandler+0x62>

08004f40 <I2C_DMAAbort>:
{
 8004f40:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004f42:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (hi2c->hdmatx != NULL)
 8004f44:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004f46:	b10b      	cbz	r3, 8004f4c <I2C_DMAAbort+0xc>
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004f48:	2200      	movs	r2, #0
 8004f4a:	639a      	str	r2, [r3, #56]	; 0x38
  if (hi2c->hdmarx != NULL)
 8004f4c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8004f4e:	b10b      	cbz	r3, 8004f54 <I2C_DMAAbort+0x14>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004f50:	2200      	movs	r2, #0
 8004f52:	639a      	str	r2, [r3, #56]	; 0x38
  I2C_TreatErrorCallback(hi2c);
 8004f54:	f7ff fdc8 	bl	8004ae8 <I2C_TreatErrorCallback>
}
 8004f58:	bd08      	pop	{r3, pc}

08004f5a <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f5a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	2b20      	cmp	r3, #32
 8004f62:	d124      	bne.n	8004fae <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f64:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d022      	beq.n	8004fb2 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f72:	2324      	movs	r3, #36	; 0x24
 8004f74:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f78:	6802      	ldr	r2, [r0, #0]
 8004f7a:	6813      	ldr	r3, [r2, #0]
 8004f7c:	f023 0301 	bic.w	r3, r3, #1
 8004f80:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004f82:	6802      	ldr	r2, [r0, #0]
 8004f84:	6813      	ldr	r3, [r2, #0]
 8004f86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f8a:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004f8c:	6802      	ldr	r2, [r0, #0]
 8004f8e:	6813      	ldr	r3, [r2, #0]
 8004f90:	4319      	orrs	r1, r3
 8004f92:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f94:	6802      	ldr	r2, [r0, #0]
 8004f96:	6813      	ldr	r3, [r2, #0]
 8004f98:	f043 0301 	orr.w	r3, r3, #1
 8004f9c:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f9e:	2320      	movs	r3, #32
 8004fa0:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8004faa:	4618      	mov	r0, r3
 8004fac:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8004fae:	2002      	movs	r0, #2
 8004fb0:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8004fb2:	2002      	movs	r0, #2
  }
}
 8004fb4:	4770      	bx	lr

08004fb6 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fb6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	2b20      	cmp	r3, #32
 8004fbe:	d122      	bne.n	8005006 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fc0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d020      	beq.n	800500a <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8004fc8:	2301      	movs	r3, #1
 8004fca:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004fce:	2324      	movs	r3, #36	; 0x24
 8004fd0:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004fd4:	6802      	ldr	r2, [r0, #0]
 8004fd6:	6813      	ldr	r3, [r2, #0]
 8004fd8:	f023 0301 	bic.w	r3, r3, #1
 8004fdc:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004fde:	6802      	ldr	r2, [r0, #0]
 8004fe0:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004fe2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004fe6:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004fea:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004fec:	6802      	ldr	r2, [r0, #0]
 8004fee:	6813      	ldr	r3, [r2, #0]
 8004ff0:	f043 0301 	orr.w	r3, r3, #1
 8004ff4:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ff6:	2320      	movs	r3, #32
 8004ff8:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8005002:	4618      	mov	r0, r3
 8005004:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8005006:	2002      	movs	r0, #2
 8005008:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800500a:	2002      	movs	r0, #2
  }
}
 800500c:	4770      	bx	lr

0800500e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800500e:	b538      	push	{r3, r4, r5, lr}
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005010:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8005014:	d043      	beq.n	800509e <HAL_PCD_EP_DB_Receive+0x90>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005016:	6804      	ldr	r4, [r0, #0]
 8005018:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
 800501c:	f891 c000 	ldrb.w	ip, [r1]
 8005020:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 8005024:	fa1e f383 	uxtah	r3, lr, r3
 8005028:	4423      	add	r3, r4
 800502a:	f8b3 4402 	ldrh.w	r4, [r3, #1026]	; 0x402
 800502e:	f3c4 0409 	ubfx	r4, r4, #0, #10

    if (ep->xfer_len >= count)
 8005032:	698b      	ldr	r3, [r1, #24]
 8005034:	42a3      	cmp	r3, r4
 8005036:	d328      	bcc.n	800508a <HAL_PCD_EP_DB_Receive+0x7c>
    {
      ep->xfer_len -= count;
 8005038:	1b1b      	subs	r3, r3, r4
 800503a:	618b      	str	r3, [r1, #24]
    else
    {
      ep->xfer_len = 0U;
    }

    if (ep->xfer_len == 0U)
 800503c:	698b      	ldr	r3, [r1, #24]
 800503e:	b97b      	cbnz	r3, 8005060 <HAL_PCD_EP_DB_Receive+0x52>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005040:	6805      	ldr	r5, [r0, #0]
 8005042:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 8005046:	b29b      	uxth	r3, r3
 8005048:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800504c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005050:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005054:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005058:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800505c:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005060:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005064:	d00e      	beq.n	8005084 <HAL_PCD_EP_DB_Receive+0x76>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005066:	6802      	ldr	r2, [r0, #0]
 8005068:	780d      	ldrb	r5, [r1, #0]
 800506a:	f832 3025 	ldrh.w	r3, [r2, r5, lsl #2]
 800506e:	b29b      	uxth	r3, r3
 8005070:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005074:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005078:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800507c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005080:	f822 3025 	strh.w	r3, [r2, r5, lsl #2]
    }

    if (count != 0U)
 8005084:	b924      	cbnz	r4, 8005090 <HAL_PCD_EP_DB_Receive+0x82>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
    }
  }

  return count;
}
 8005086:	4620      	mov	r0, r4
 8005088:	bd38      	pop	{r3, r4, r5, pc}
      ep->xfer_len = 0U;
 800508a:	2300      	movs	r3, #0
 800508c:	618b      	str	r3, [r1, #24]
 800508e:	e7d5      	b.n	800503c <HAL_PCD_EP_DB_Receive+0x2e>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005090:	4623      	mov	r3, r4
 8005092:	890a      	ldrh	r2, [r1, #8]
 8005094:	6949      	ldr	r1, [r1, #20]
 8005096:	6800      	ldr	r0, [r0, #0]
 8005098:	f004 fa1d 	bl	80094d6 <USB_ReadPMA>
 800509c:	e7f3      	b.n	8005086 <HAL_PCD_EP_DB_Receive+0x78>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800509e:	6804      	ldr	r4, [r0, #0]
 80050a0:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
 80050a4:	f891 c000 	ldrb.w	ip, [r1]
 80050a8:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 80050ac:	fa1e f383 	uxtah	r3, lr, r3
 80050b0:	4423      	add	r3, r4
 80050b2:	f8b3 4406 	ldrh.w	r4, [r3, #1030]	; 0x406
 80050b6:	f3c4 0409 	ubfx	r4, r4, #0, #10
    if (ep->xfer_len >= count)
 80050ba:	698b      	ldr	r3, [r1, #24]
 80050bc:	42a3      	cmp	r3, r4
 80050be:	d32f      	bcc.n	8005120 <HAL_PCD_EP_DB_Receive+0x112>
      ep->xfer_len -= count;
 80050c0:	1b1b      	subs	r3, r3, r4
 80050c2:	618b      	str	r3, [r1, #24]
    if (ep->xfer_len == 0U)
 80050c4:	698b      	ldr	r3, [r1, #24]
 80050c6:	b97b      	cbnz	r3, 80050e8 <HAL_PCD_EP_DB_Receive+0xda>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80050c8:	6805      	ldr	r5, [r0, #0]
 80050ca:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050d8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80050dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050e4:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80050e8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80050ec:	d10f      	bne.n	800510e <HAL_PCD_EP_DB_Receive+0x100>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80050ee:	6802      	ldr	r2, [r0, #0]
 80050f0:	f891 c000 	ldrb.w	ip, [r1]
 80050f4:	f832 302c 	ldrh.w	r3, [r2, ip, lsl #2]
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005102:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005106:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800510a:	f822 302c 	strh.w	r3, [r2, ip, lsl #2]
    if (count != 0U)
 800510e:	2c00      	cmp	r4, #0
 8005110:	d0b9      	beq.n	8005086 <HAL_PCD_EP_DB_Receive+0x78>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005112:	4623      	mov	r3, r4
 8005114:	894a      	ldrh	r2, [r1, #10]
 8005116:	6949      	ldr	r1, [r1, #20]
 8005118:	6800      	ldr	r0, [r0, #0]
 800511a:	f004 f9dc 	bl	80094d6 <USB_ReadPMA>
 800511e:	e7b2      	b.n	8005086 <HAL_PCD_EP_DB_Receive+0x78>
      ep->xfer_len = 0U;
 8005120:	2300      	movs	r3, #0
 8005122:	618b      	str	r3, [r1, #24]
 8005124:	e7ce      	b.n	80050c4 <HAL_PCD_EP_DB_Receive+0xb6>

08005126 <HAL_PCD_Init>:
  if (hpcd == NULL)
 8005126:	2800      	cmp	r0, #0
 8005128:	d06d      	beq.n	8005206 <HAL_PCD_Init+0xe0>
{
 800512a:	b530      	push	{r4, r5, lr}
 800512c:	b087      	sub	sp, #28
 800512e:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005130:	f890 32a9 	ldrb.w	r3, [r0, #681]	; 0x2a9
 8005134:	b13b      	cbz	r3, 8005146 <HAL_PCD_Init+0x20>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8005136:	2303      	movs	r3, #3
 8005138:	f884 32a9 	strb.w	r3, [r4, #681]	; 0x2a9
  __HAL_PCD_DISABLE(hpcd);
 800513c:	6820      	ldr	r0, [r4, #0]
 800513e:	f003 faa8 	bl	8008692 <USB_DisableGlobalInt>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005142:	2300      	movs	r3, #0
 8005144:	e01f      	b.n	8005186 <HAL_PCD_Init+0x60>
    hpcd->Lock = HAL_UNLOCKED;
 8005146:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
    HAL_PCD_MspInit(hpcd);
 800514a:	f005 fc35 	bl	800a9b8 <HAL_PCD_MspInit>
 800514e:	e7f2      	b.n	8005136 <HAL_PCD_Init+0x10>
    hpcd->IN_ep[i].is_in = 1U;
 8005150:	1c5a      	adds	r2, r3, #1
 8005152:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8005156:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 800515a:	2001      	movs	r0, #1
 800515c:	7048      	strb	r0, [r1, #1]
    hpcd->IN_ep[i].num = i;
 800515e:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8005162:	f804 3031 	strb.w	r3, [r4, r1, lsl #3]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005166:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800516a:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 800516e:	86cb      	strh	r3, [r1, #54]	; 0x36
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005170:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 8005174:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 8005178:	2000      	movs	r0, #0
 800517a:	f88c 0003 	strb.w	r0, [ip, #3]
    hpcd->IN_ep[i].maxpacket = 0U;
 800517e:	6388      	str	r0, [r1, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005180:	63c8      	str	r0, [r1, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 8005182:	6408      	str	r0, [r1, #64]	; 0x40
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005184:	b2d3      	uxtb	r3, r2
 8005186:	6860      	ldr	r0, [r4, #4]
 8005188:	4283      	cmp	r3, r0
 800518a:	d3e1      	bcc.n	8005150 <HAL_PCD_Init+0x2a>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800518c:	2300      	movs	r3, #0
 800518e:	e016      	b.n	80051be <HAL_PCD_Init+0x98>
    hpcd->OUT_ep[i].is_in = 0U;
 8005190:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8005194:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8005198:	2100      	movs	r1, #0
 800519a:	f882 1169 	strb.w	r1, [r2, #361]	; 0x169
    hpcd->OUT_ep[i].num = i;
 800519e:	f882 3168 	strb.w	r3, [r2, #360]	; 0x168
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80051a2:	f882 116b 	strb.w	r1, [r2, #363]	; 0x16b
    hpcd->OUT_ep[i].maxpacket = 0U;
 80051a6:	f8c2 1178 	str.w	r1, [r2, #376]	; 0x178
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80051aa:	f8c2 117c 	str.w	r1, [r2, #380]	; 0x17c
    hpcd->OUT_ep[i].xfer_len = 0U;
 80051ae:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80051b2:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80051b6:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051ba:	3301      	adds	r3, #1
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	4298      	cmp	r0, r3
 80051c0:	d8e6      	bhi.n	8005190 <HAL_PCD_Init+0x6a>
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80051c2:	46a4      	mov	ip, r4
 80051c4:	f85c 5b10 	ldr.w	r5, [ip], #16
 80051c8:	46ee      	mov	lr, sp
 80051ca:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80051ce:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80051d2:	f8dc 3000 	ldr.w	r3, [ip]
 80051d6:	f8ce 3000 	str.w	r3, [lr]
 80051da:	1d23      	adds	r3, r4, #4
 80051dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051de:	4628      	mov	r0, r5
 80051e0:	f003 fa61 	bl	80086a6 <USB_DevInit>
  hpcd->USB_Address = 0U;
 80051e4:	2300      	movs	r3, #0
 80051e6:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80051ea:	2301      	movs	r3, #1
 80051ec:	f884 32a9 	strb.w	r3, [r4, #681]	; 0x2a9
  if (hpcd->Init.lpm_enable == 1U)
 80051f0:	69e3      	ldr	r3, [r4, #28]
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d002      	beq.n	80051fc <HAL_PCD_Init+0xd6>
  return HAL_OK;
 80051f6:	2000      	movs	r0, #0
}
 80051f8:	b007      	add	sp, #28
 80051fa:	bd30      	pop	{r4, r5, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80051fc:	4620      	mov	r0, r4
 80051fe:	f000 fee8 	bl	8005fd2 <HAL_PCDEx_ActivateLPM>
  return HAL_OK;
 8005202:	2000      	movs	r0, #0
 8005204:	e7f8      	b.n	80051f8 <HAL_PCD_Init+0xd2>
    return HAL_ERROR;
 8005206:	2001      	movs	r0, #1
}
 8005208:	4770      	bx	lr

0800520a <HAL_PCD_Start>:
  __HAL_LOCK(hpcd);
 800520a:	f890 32a8 	ldrb.w	r3, [r0, #680]	; 0x2a8
 800520e:	2b01      	cmp	r3, #1
 8005210:	d00e      	beq.n	8005230 <HAL_PCD_Start+0x26>
{
 8005212:	b510      	push	{r4, lr}
 8005214:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8005216:	2301      	movs	r3, #1
 8005218:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800521c:	6800      	ldr	r0, [r0, #0]
 800521e:	f003 fa2f 	bl	8008680 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005222:	6820      	ldr	r0, [r4, #0]
 8005224:	f003 fd84 	bl	8008d30 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005228:	2000      	movs	r0, #0
 800522a:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 800522e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8005230:	2002      	movs	r0, #2
}
 8005232:	4770      	bx	lr

08005234 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005234:	b570      	push	{r4, r5, r6, lr}
 8005236:	4605      	mov	r5, r0
 8005238:	460c      	mov	r4, r1
 800523a:	4616      	mov	r6, r2
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800523c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005240:	f000 8109 	beq.w	8005456 <HAL_PCD_EP_DB_Transmit+0x222>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005244:	6802      	ldr	r2, [r0, #0]
 8005246:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800524a:	7809      	ldrb	r1, [r1, #0]
 800524c:	00c8      	lsls	r0, r1, #3
 800524e:	fa10 f383 	uxtah	r3, r0, r3
 8005252:	4413      	add	r3, r2
 8005254:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8005258:	f3c2 0209 	ubfx	r2, r2, #0, #10

    if (ep->xfer_len > TxPctSize)
 800525c:	69a3      	ldr	r3, [r4, #24]
 800525e:	4293      	cmp	r3, r2
 8005260:	d951      	bls.n	8005306 <HAL_PCD_EP_DB_Transmit+0xd2>
    {
      ep->xfer_len -= TxPctSize;
 8005262:	1a9b      	subs	r3, r3, r2
 8005264:	61a3      	str	r3, [r4, #24]
    {
      ep->xfer_len = 0U;
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005266:	69a3      	ldr	r3, [r4, #24]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d168      	bne.n	800533e <HAL_PCD_EP_DB_Transmit+0x10a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800526c:	7863      	ldrb	r3, [r4, #1]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d14c      	bne.n	800530c <HAL_PCD_EP_DB_Transmit+0xd8>
 8005272:	682a      	ldr	r2, [r5, #0]
 8005274:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8005278:	fa12 f383 	uxtah	r3, r2, r3
 800527c:	4403      	add	r3, r0
 800527e:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8005282:	b292      	uxth	r2, r2
 8005284:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8005288:	b292      	uxth	r2, r2
 800528a:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800528e:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8005292:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005296:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800529a:	b292      	uxth	r2, r2
 800529c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80052a0:	6829      	ldr	r1, [r5, #0]
 80052a2:	7862      	ldrb	r2, [r4, #1]
 80052a4:	2a00      	cmp	r2, #0
 80052a6:	d13d      	bne.n	8005324 <HAL_PCD_EP_DB_Transmit+0xf0>
 80052a8:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 80052ac:	fa11 f383 	uxtah	r3, r1, r3
 80052b0:	7822      	ldrb	r2, [r4, #0]
 80052b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80052b6:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80052ba:	b292      	uxth	r2, r2
 80052bc:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 80052c0:	b292      	uxth	r2, r2
 80052c2:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80052c6:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80052ca:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80052ce:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80052d2:	b292      	uxth	r2, r2
 80052d4:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80052d8:	7821      	ldrb	r1, [r4, #0]
 80052da:	4628      	mov	r0, r5
 80052dc:	f005 fbb0 	bl	800aa40 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80052e0:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 80052e4:	d040      	beq.n	8005368 <HAL_PCD_EP_DB_Transmit+0x134>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80052e6:	682a      	ldr	r2, [r5, #0]
 80052e8:	7821      	ldrb	r1, [r4, #0]
 80052ea:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80052fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005300:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8005304:	e030      	b.n	8005368 <HAL_PCD_EP_DB_Transmit+0x134>
      ep->xfer_len = 0U;
 8005306:	2300      	movs	r3, #0
 8005308:	61a3      	str	r3, [r4, #24]
 800530a:	e7ac      	b.n	8005266 <HAL_PCD_EP_DB_Transmit+0x32>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800530c:	2b01      	cmp	r3, #1
 800530e:	d1c7      	bne.n	80052a0 <HAL_PCD_EP_DB_Transmit+0x6c>
 8005310:	682a      	ldr	r2, [r5, #0]
 8005312:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8005316:	fa12 f383 	uxtah	r3, r2, r3
 800531a:	4403      	add	r3, r0
 800531c:	2200      	movs	r2, #0
 800531e:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8005322:	e7bd      	b.n	80052a0 <HAL_PCD_EP_DB_Transmit+0x6c>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005324:	2a01      	cmp	r2, #1
 8005326:	d1d7      	bne.n	80052d8 <HAL_PCD_EP_DB_Transmit+0xa4>
 8005328:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 800532c:	fa11 f383 	uxtah	r3, r1, r3
 8005330:	7821      	ldrb	r1, [r4, #0]
 8005332:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005336:	2200      	movs	r2, #0
 8005338:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800533c:	e7cc      	b.n	80052d8 <HAL_PCD_EP_DB_Transmit+0xa4>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800533e:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8005342:	d00d      	beq.n	8005360 <HAL_PCD_EP_DB_Transmit+0x12c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005344:	6828      	ldr	r0, [r5, #0]
 8005346:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 800534a:	b29b      	uxth	r3, r3
 800534c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005350:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005354:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005358:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800535c:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005360:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8005364:	2b01      	cmp	r3, #1
 8005366:	d012      	beq.n	800538e <HAL_PCD_EP_DB_Transmit+0x15a>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005368:	682a      	ldr	r2, [r5, #0]
 800536a:	7821      	ldrb	r1, [r4, #0]
 800536c:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8005370:	b29b      	uxth	r3, r3
 8005372:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005376:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800537a:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800537e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005382:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005386:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
}
 800538a:	2000      	movs	r0, #0
 800538c:	bd70      	pop	{r4, r5, r6, pc}
        ep->xfer_buff += TxPctSize;
 800538e:	6963      	ldr	r3, [r4, #20]
 8005390:	4413      	add	r3, r2
 8005392:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 8005394:	69e3      	ldr	r3, [r4, #28]
 8005396:	4413      	add	r3, r2
 8005398:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 800539a:	6a21      	ldr	r1, [r4, #32]
 800539c:	6923      	ldr	r3, [r4, #16]
 800539e:	4299      	cmp	r1, r3
 80053a0:	d31b      	bcc.n	80053da <HAL_PCD_EP_DB_Transmit+0x1a6>
          ep->xfer_len_db -= len;
 80053a2:	1ac9      	subs	r1, r1, r3
 80053a4:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80053a6:	7862      	ldrb	r2, [r4, #1]
 80053a8:	2a00      	cmp	r2, #0
 80053aa:	d13f      	bne.n	800542c <HAL_PCD_EP_DB_Transmit+0x1f8>
 80053ac:	6829      	ldr	r1, [r5, #0]
 80053ae:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 80053b2:	fa11 f282 	uxtah	r2, r1, r2
 80053b6:	7821      	ldrb	r1, [r4, #0]
 80053b8:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80053bc:	2b3e      	cmp	r3, #62	; 0x3e
 80053be:	d918      	bls.n	80053f2 <HAL_PCD_EP_DB_Transmit+0x1be>
 80053c0:	0959      	lsrs	r1, r3, #5
 80053c2:	f013 0f1f 	tst.w	r3, #31
 80053c6:	d100      	bne.n	80053ca <HAL_PCD_EP_DB_Transmit+0x196>
 80053c8:	3901      	subs	r1, #1
 80053ca:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 80053ce:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80053d2:	b289      	uxth	r1, r1
 80053d4:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 80053d8:	e02a      	b.n	8005430 <HAL_PCD_EP_DB_Transmit+0x1fc>
        else if (ep->xfer_len_db == 0U)
 80053da:	b921      	cbnz	r1, 80053e6 <HAL_PCD_EP_DB_Transmit+0x1b2>
          ep->xfer_fill_db = 0U;
 80053dc:	2300      	movs	r3, #0
 80053de:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          len = TxPctSize;
 80053e2:	4613      	mov	r3, r2
 80053e4:	e7df      	b.n	80053a6 <HAL_PCD_EP_DB_Transmit+0x172>
          ep->xfer_fill_db = 0U;
 80053e6:	2300      	movs	r3, #0
 80053e8:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          ep->xfer_len_db = 0U;
 80053ec:	6223      	str	r3, [r4, #32]
          len = ep->xfer_len_db;
 80053ee:	460b      	mov	r3, r1
 80053f0:	e7d9      	b.n	80053a6 <HAL_PCD_EP_DB_Transmit+0x172>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80053f2:	b98b      	cbnz	r3, 8005418 <HAL_PCD_EP_DB_Transmit+0x1e4>
 80053f4:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 80053f8:	b289      	uxth	r1, r1
 80053fa:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 80053fe:	b289      	uxth	r1, r1
 8005400:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8005404:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 8005408:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800540c:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8005410:	b289      	uxth	r1, r1
 8005412:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8005416:	e00b      	b.n	8005430 <HAL_PCD_EP_DB_Transmit+0x1fc>
 8005418:	0859      	lsrs	r1, r3, #1
 800541a:	f013 0f01 	tst.w	r3, #1
 800541e:	d000      	beq.n	8005422 <HAL_PCD_EP_DB_Transmit+0x1ee>
 8005420:	3101      	adds	r1, #1
 8005422:	0289      	lsls	r1, r1, #10
 8005424:	b289      	uxth	r1, r1
 8005426:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 800542a:	e001      	b.n	8005430 <HAL_PCD_EP_DB_Transmit+0x1fc>
 800542c:	2a01      	cmp	r2, #1
 800542e:	d006      	beq.n	800543e <HAL_PCD_EP_DB_Transmit+0x20a>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005430:	b29b      	uxth	r3, r3
 8005432:	8922      	ldrh	r2, [r4, #8]
 8005434:	6961      	ldr	r1, [r4, #20]
 8005436:	6828      	ldr	r0, [r5, #0]
 8005438:	f003 fc89 	bl	8008d4e <USB_WritePMA>
 800543c:	e794      	b.n	8005368 <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800543e:	6829      	ldr	r1, [r5, #0]
 8005440:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 8005444:	fa11 f282 	uxtah	r2, r1, r2
 8005448:	7821      	ldrb	r1, [r4, #0]
 800544a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800544e:	b299      	uxth	r1, r3
 8005450:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8005454:	e7ec      	b.n	8005430 <HAL_PCD_EP_DB_Transmit+0x1fc>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005456:	6802      	ldr	r2, [r0, #0]
 8005458:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800545c:	7809      	ldrb	r1, [r1, #0]
 800545e:	00c8      	lsls	r0, r1, #3
 8005460:	fa10 f383 	uxtah	r3, r0, r3
 8005464:	4413      	add	r3, r2
 8005466:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800546a:	f3c2 0209 	ubfx	r2, r2, #0, #10
    if (ep->xfer_len >= TxPctSize)
 800546e:	69a3      	ldr	r3, [r4, #24]
 8005470:	4293      	cmp	r3, r2
 8005472:	d352      	bcc.n	800551a <HAL_PCD_EP_DB_Transmit+0x2e6>
      ep->xfer_len -= TxPctSize;
 8005474:	1a9b      	subs	r3, r3, r2
 8005476:	61a3      	str	r3, [r4, #24]
    if (ep->xfer_len == 0U)
 8005478:	69a3      	ldr	r3, [r4, #24]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d169      	bne.n	8005552 <HAL_PCD_EP_DB_Transmit+0x31e>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800547e:	7863      	ldrb	r3, [r4, #1]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d14d      	bne.n	8005520 <HAL_PCD_EP_DB_Transmit+0x2ec>
 8005484:	682a      	ldr	r2, [r5, #0]
 8005486:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800548a:	fa12 f383 	uxtah	r3, r2, r3
 800548e:	4418      	add	r0, r3
 8005490:	f8b0 3402 	ldrh.w	r3, [r0, #1026]	; 0x402
 8005494:	b29b      	uxth	r3, r3
 8005496:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800549a:	b29b      	uxth	r3, r3
 800549c:	f8a0 3402 	strh.w	r3, [r0, #1026]	; 0x402
 80054a0:	f8b0 3402 	ldrh.w	r3, [r0, #1026]	; 0x402
 80054a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80054a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	f8a0 3402 	strh.w	r3, [r0, #1026]	; 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80054b2:	6829      	ldr	r1, [r5, #0]
 80054b4:	7862      	ldrb	r2, [r4, #1]
 80054b6:	2a00      	cmp	r2, #0
 80054b8:	d13e      	bne.n	8005538 <HAL_PCD_EP_DB_Transmit+0x304>
 80054ba:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 80054be:	fa11 f383 	uxtah	r3, r1, r3
 80054c2:	7822      	ldrb	r2, [r4, #0]
 80054c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80054c8:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80054cc:	b292      	uxth	r2, r2
 80054ce:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 80054d2:	b292      	uxth	r2, r2
 80054d4:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80054d8:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80054dc:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80054e0:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80054e4:	b292      	uxth	r2, r2
 80054e6:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80054ea:	7821      	ldrb	r1, [r4, #0]
 80054ec:	4628      	mov	r0, r5
 80054ee:	f005 faa7 	bl	800aa40 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80054f2:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 80054f6:	f47f af37 	bne.w	8005368 <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80054fa:	682a      	ldr	r2, [r5, #0]
 80054fc:	7821      	ldrb	r1, [r4, #0]
 80054fe:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8005502:	b29b      	uxth	r3, r3
 8005504:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005508:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800550c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005510:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005514:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8005518:	e726      	b.n	8005368 <HAL_PCD_EP_DB_Transmit+0x134>
      ep->xfer_len = 0U;
 800551a:	2300      	movs	r3, #0
 800551c:	61a3      	str	r3, [r4, #24]
 800551e:	e7ab      	b.n	8005478 <HAL_PCD_EP_DB_Transmit+0x244>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005520:	2b01      	cmp	r3, #1
 8005522:	d1c6      	bne.n	80054b2 <HAL_PCD_EP_DB_Transmit+0x27e>
 8005524:	682a      	ldr	r2, [r5, #0]
 8005526:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800552a:	fa12 f383 	uxtah	r3, r2, r3
 800552e:	4418      	add	r0, r3
 8005530:	2300      	movs	r3, #0
 8005532:	f8a0 3402 	strh.w	r3, [r0, #1026]	; 0x402
 8005536:	e7bc      	b.n	80054b2 <HAL_PCD_EP_DB_Transmit+0x27e>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005538:	2a01      	cmp	r2, #1
 800553a:	d1d6      	bne.n	80054ea <HAL_PCD_EP_DB_Transmit+0x2b6>
 800553c:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8005540:	fa11 f383 	uxtah	r3, r1, r3
 8005544:	7821      	ldrb	r1, [r4, #0]
 8005546:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800554a:	2200      	movs	r2, #0
 800554c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8005550:	e7cb      	b.n	80054ea <HAL_PCD_EP_DB_Transmit+0x2b6>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005552:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8005556:	d10d      	bne.n	8005574 <HAL_PCD_EP_DB_Transmit+0x340>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005558:	6828      	ldr	r0, [r5, #0]
 800555a:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 800555e:	b29b      	uxth	r3, r3
 8005560:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005564:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005568:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800556c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005570:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8005574:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8005578:	2b01      	cmp	r3, #1
 800557a:	f47f aef5 	bne.w	8005368 <HAL_PCD_EP_DB_Transmit+0x134>
        ep->xfer_buff += TxPctSize;
 800557e:	6963      	ldr	r3, [r4, #20]
 8005580:	4413      	add	r3, r2
 8005582:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 8005584:	69e3      	ldr	r3, [r4, #28]
 8005586:	4413      	add	r3, r2
 8005588:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 800558a:	6a21      	ldr	r1, [r4, #32]
 800558c:	6923      	ldr	r3, [r4, #16]
 800558e:	4299      	cmp	r1, r3
 8005590:	d31b      	bcc.n	80055ca <HAL_PCD_EP_DB_Transmit+0x396>
          ep->xfer_len_db -= len;
 8005592:	1ac9      	subs	r1, r1, r3
 8005594:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005596:	6829      	ldr	r1, [r5, #0]
 8005598:	7862      	ldrb	r2, [r4, #1]
 800559a:	2a00      	cmp	r2, #0
 800559c:	d13e      	bne.n	800561c <HAL_PCD_EP_DB_Transmit+0x3e8>
 800559e:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 80055a2:	fa11 f282 	uxtah	r2, r1, r2
 80055a6:	7821      	ldrb	r1, [r4, #0]
 80055a8:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80055ac:	2b3e      	cmp	r3, #62	; 0x3e
 80055ae:	d918      	bls.n	80055e2 <HAL_PCD_EP_DB_Transmit+0x3ae>
 80055b0:	0959      	lsrs	r1, r3, #5
 80055b2:	f013 0f1f 	tst.w	r3, #31
 80055b6:	d100      	bne.n	80055ba <HAL_PCD_EP_DB_Transmit+0x386>
 80055b8:	3901      	subs	r1, #1
 80055ba:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 80055be:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80055c2:	b289      	uxth	r1, r1
 80055c4:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 80055c8:	e02a      	b.n	8005620 <HAL_PCD_EP_DB_Transmit+0x3ec>
        else if (ep->xfer_len_db == 0U)
 80055ca:	b921      	cbnz	r1, 80055d6 <HAL_PCD_EP_DB_Transmit+0x3a2>
          ep->xfer_fill_db = 0U;
 80055cc:	2300      	movs	r3, #0
 80055ce:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          len = TxPctSize;
 80055d2:	4613      	mov	r3, r2
 80055d4:	e7df      	b.n	8005596 <HAL_PCD_EP_DB_Transmit+0x362>
          ep->xfer_len_db = 0U;
 80055d6:	2300      	movs	r3, #0
 80055d8:	6223      	str	r3, [r4, #32]
          ep->xfer_fill_db = 0;
 80055da:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          len = ep->xfer_len_db;
 80055de:	460b      	mov	r3, r1
 80055e0:	e7d9      	b.n	8005596 <HAL_PCD_EP_DB_Transmit+0x362>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80055e2:	b98b      	cbnz	r3, 8005608 <HAL_PCD_EP_DB_Transmit+0x3d4>
 80055e4:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	; 0x406
 80055e8:	b289      	uxth	r1, r1
 80055ea:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 80055ee:	b289      	uxth	r1, r1
 80055f0:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 80055f4:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	; 0x406
 80055f8:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80055fc:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8005600:	b289      	uxth	r1, r1
 8005602:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 8005606:	e00b      	b.n	8005620 <HAL_PCD_EP_DB_Transmit+0x3ec>
 8005608:	0859      	lsrs	r1, r3, #1
 800560a:	f013 0f01 	tst.w	r3, #1
 800560e:	d000      	beq.n	8005612 <HAL_PCD_EP_DB_Transmit+0x3de>
 8005610:	3101      	adds	r1, #1
 8005612:	0289      	lsls	r1, r1, #10
 8005614:	b289      	uxth	r1, r1
 8005616:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 800561a:	e001      	b.n	8005620 <HAL_PCD_EP_DB_Transmit+0x3ec>
 800561c:	2a01      	cmp	r2, #1
 800561e:	d006      	beq.n	800562e <HAL_PCD_EP_DB_Transmit+0x3fa>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005620:	b29b      	uxth	r3, r3
 8005622:	8962      	ldrh	r2, [r4, #10]
 8005624:	6961      	ldr	r1, [r4, #20]
 8005626:	6828      	ldr	r0, [r5, #0]
 8005628:	f003 fb91 	bl	8008d4e <USB_WritePMA>
 800562c:	e69c      	b.n	8005368 <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800562e:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 8005632:	fa11 f282 	uxtah	r2, r1, r2
 8005636:	7821      	ldrb	r1, [r4, #0]
 8005638:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800563c:	b299      	uxth	r1, r3
 800563e:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 8005642:	e7ed      	b.n	8005620 <HAL_PCD_EP_DB_Transmit+0x3ec>

08005644 <PCD_EP_ISR_Handler>:
{
 8005644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005648:	4605      	mov	r5, r0
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800564a:	e0ca      	b.n	80057e2 <PCD_EP_ISR_Handler+0x19e>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800564c:	8803      	ldrh	r3, [r0, #0]
 800564e:	b29b      	uxth	r3, r3
 8005650:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005654:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005658:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800565c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005660:	b29b      	uxth	r3, r3
 8005662:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005664:	6829      	ldr	r1, [r5, #0]
 8005666:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 800566a:	f895 2028 	ldrb.w	r2, [r5, #40]	; 0x28
 800566e:	00d2      	lsls	r2, r2, #3
 8005670:	fa12 f383 	uxtah	r3, r2, r3
 8005674:	440b      	add	r3, r1
 8005676:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800567a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800567e:	646b      	str	r3, [r5, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 8005680:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8005682:	4413      	add	r3, r2
 8005684:	63eb      	str	r3, [r5, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005686:	2100      	movs	r1, #0
 8005688:	4628      	mov	r0, r5
 800568a:	f005 f9d9 	bl	800aa40 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800568e:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8005692:	2b00      	cmp	r3, #0
 8005694:	f000 80a5 	beq.w	80057e2 <PCD_EP_ISR_Handler+0x19e>
 8005698:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800569a:	2b00      	cmp	r3, #0
 800569c:	f040 80a1 	bne.w	80057e2 <PCD_EP_ISR_Handler+0x19e>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80056a0:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 80056a4:	682a      	ldr	r2, [r5, #0]
 80056a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056aa:	f8a2 304c 	strh.w	r3, [r2, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80056ae:	2300      	movs	r3, #0
 80056b0:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 80056b4:	e095      	b.n	80057e2 <PCD_EP_ISR_Handler+0x19e>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80056b6:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80056ba:	f895 2168 	ldrb.w	r2, [r5, #360]	; 0x168
 80056be:	00d2      	lsls	r2, r2, #3
 80056c0:	fa12 f383 	uxtah	r3, r2, r3
 80056c4:	4403      	add	r3, r0
 80056c6:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	; 0x406
 80056ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80056ce:	f8c5 3184 	str.w	r3, [r5, #388]	; 0x184
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80056d2:	f8b5 216e 	ldrh.w	r2, [r5, #366]	; 0x16e
 80056d6:	f505 712c 	add.w	r1, r5, #688	; 0x2b0
 80056da:	f003 fefc 	bl	80094d6 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80056de:	682a      	ldr	r2, [r5, #0]
 80056e0:	8813      	ldrh	r3, [r2, #0]
 80056e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056e6:	051b      	lsls	r3, r3, #20
 80056e8:	0d1b      	lsrs	r3, r3, #20
 80056ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056ee:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 80056f0:	4628      	mov	r0, r5
 80056f2:	f005 f991 	bl	800aa18 <HAL_PCD_SetupStageCallback>
 80056f6:	e074      	b.n	80057e2 <PCD_EP_ISR_Handler+0x19e>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80056f8:	b989      	cbnz	r1, 800571e <PCD_EP_ISR_Handler+0xda>
 80056fa:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80056fe:	b292      	uxth	r2, r2
 8005700:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8005704:	b292      	uxth	r2, r2
 8005706:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800570a:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800570e:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005712:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005716:	b292      	uxth	r2, r2
 8005718:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800571c:	e0bf      	b.n	800589e <PCD_EP_ISR_Handler+0x25a>
 800571e:	084a      	lsrs	r2, r1, #1
 8005720:	f011 0f01 	tst.w	r1, #1
 8005724:	d000      	beq.n	8005728 <PCD_EP_ISR_Handler+0xe4>
 8005726:	3201      	adds	r2, #1
 8005728:	0292      	lsls	r2, r2, #10
 800572a:	b292      	uxth	r2, r2
 800572c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8005730:	e0b5      	b.n	800589e <PCD_EP_ISR_Handler+0x25a>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005732:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8005736:	b29e      	uxth	r6, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005738:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800573c:	f040 80be 	bne.w	80058bc <PCD_EP_ISR_Handler+0x278>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005740:	f016 0f80 	tst.w	r6, #128	; 0x80
 8005744:	d04d      	beq.n	80057e2 <PCD_EP_ISR_Handler+0x19e>
        ep = &hpcd->IN_ep[epindex];
 8005746:	1c62      	adds	r2, r4, #1
 8005748:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800574c:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005750:	6828      	ldr	r0, [r5, #0]
 8005752:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8005756:	b29b      	uxth	r3, r3
 8005758:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800575c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005760:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005764:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005768:	b29b      	uxth	r3, r3
 800576a:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        if (ep->type != EP_TYPE_BULK)
 800576e:	78cb      	ldrb	r3, [r1, #3]
 8005770:	2b02      	cmp	r3, #2
 8005772:	f000 81a7 	beq.w	8005ac4 <PCD_EP_ISR_Handler+0x480>
          ep->xfer_len = 0U;
 8005776:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800577a:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800577e:	2200      	movs	r2, #0
 8005780:	641a      	str	r2, [r3, #64]	; 0x40
          if (ep->doublebuffer != 0U)
 8005782:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005786:	b323      	cbz	r3, 80057d2 <PCD_EP_ISR_Handler+0x18e>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005788:	f016 0f40 	tst.w	r6, #64	; 0x40
 800578c:	f000 8163 	beq.w	8005a56 <PCD_EP_ISR_Handler+0x412>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005790:	784b      	ldrb	r3, [r1, #1]
 8005792:	2b00      	cmp	r3, #0
 8005794:	f040 814c 	bne.w	8005a30 <PCD_EP_ISR_Handler+0x3ec>
 8005798:	682a      	ldr	r2, [r5, #0]
 800579a:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800579e:	fa12 f383 	uxtah	r3, r2, r3
 80057a2:	1c62      	adds	r2, r4, #1
 80057a4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80057a8:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 80057ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057b0:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 80057b4:	b292      	uxth	r2, r2
 80057b6:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 80057ba:	b292      	uxth	r2, r2
 80057bc:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 80057c0:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 80057c4:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80057c8:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80057cc:	b292      	uxth	r2, r2
 80057ce:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80057d2:	3401      	adds	r4, #1
 80057d4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80057d8:	f815 1034 	ldrb.w	r1, [r5, r4, lsl #3]
 80057dc:	4628      	mov	r0, r5
 80057de:	f005 f92f 	bl	800aa40 <HAL_PCD_DataInStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80057e2:	6828      	ldr	r0, [r5, #0]
 80057e4:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 80057e8:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80057ec:	f000 81ae 	beq.w	8005b4c <PCD_EP_ISR_Handler+0x508>
    wIstr = hpcd->Instance->ISTR;
 80057f0:	f8b0 4044 	ldrh.w	r4, [r0, #68]	; 0x44
 80057f4:	b2a3      	uxth	r3, r4
    if (epindex == 0U)
 80057f6:	f014 040f 	ands.w	r4, r4, #15
 80057fa:	d19a      	bne.n	8005732 <PCD_EP_ISR_Handler+0xee>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80057fc:	f013 0f10 	tst.w	r3, #16
 8005800:	f43f af24 	beq.w	800564c <PCD_EP_ISR_Handler+0x8>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005804:	8803      	ldrh	r3, [r0, #0]
 8005806:	b29a      	uxth	r2, r3
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005808:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800580c:	f47f af53 	bne.w	80056b6 <PCD_EP_ISR_Handler+0x72>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005810:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8005814:	d0e5      	beq.n	80057e2 <PCD_EP_ISR_Handler+0x19e>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005816:	8803      	ldrh	r3, [r0, #0]
 8005818:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800581c:	051b      	lsls	r3, r3, #20
 800581e:	0d1b      	lsrs	r3, r3, #20
 8005820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005824:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005826:	6828      	ldr	r0, [r5, #0]
 8005828:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800582c:	f895 2168 	ldrb.w	r2, [r5, #360]	; 0x168
 8005830:	00d2      	lsls	r2, r2, #3
 8005832:	fa12 f383 	uxtah	r3, r2, r3
 8005836:	4403      	add	r3, r0
 8005838:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	; 0x406
 800583c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005840:	f8c5 3184 	str.w	r3, [r5, #388]	; 0x184
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005844:	b18b      	cbz	r3, 800586a <PCD_EP_ISR_Handler+0x226>
 8005846:	f8d5 117c 	ldr.w	r1, [r5, #380]	; 0x17c
 800584a:	b171      	cbz	r1, 800586a <PCD_EP_ISR_Handler+0x226>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800584c:	f8b5 216e 	ldrh.w	r2, [r5, #366]	; 0x16e
 8005850:	f003 fe41 	bl	80094d6 <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8005854:	f8d5 2184 	ldr.w	r2, [r5, #388]	; 0x184
 8005858:	f8d5 317c 	ldr.w	r3, [r5, #380]	; 0x17c
 800585c:	4413      	add	r3, r2
 800585e:	f8c5 317c 	str.w	r3, [r5, #380]	; 0x17c
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005862:	2100      	movs	r1, #0
 8005864:	4628      	mov	r0, r5
 8005866:	f005 f8df 	bl	800aa28 <HAL_PCD_DataOutStageCallback>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 800586a:	682b      	ldr	r3, [r5, #0]
 800586c:	881a      	ldrh	r2, [r3, #0]
 800586e:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8005872:	d1b6      	bne.n	80057e2 <PCD_EP_ISR_Handler+0x19e>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8005874:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8005878:	fa13 f382 	uxtah	r3, r3, r2
 800587c:	f8d5 1178 	ldr.w	r1, [r5, #376]	; 0x178
 8005880:	293e      	cmp	r1, #62	; 0x3e
 8005882:	f67f af39 	bls.w	80056f8 <PCD_EP_ISR_Handler+0xb4>
 8005886:	094a      	lsrs	r2, r1, #5
 8005888:	f011 0f1f 	tst.w	r1, #31
 800588c:	d100      	bne.n	8005890 <PCD_EP_ISR_Handler+0x24c>
 800588e:	3a01      	subs	r2, #1
 8005890:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8005894:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005898:	b292      	uxth	r2, r2
 800589a:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800589e:	682a      	ldr	r2, [r5, #0]
 80058a0:	8813      	ldrh	r3, [r2, #0]
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058ac:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80058b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058b8:	8013      	strh	r3, [r2, #0]
 80058ba:	e792      	b.n	80057e2 <PCD_EP_ISR_Handler+0x19e>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80058bc:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 80058c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058c4:	051b      	lsls	r3, r3, #20
 80058c6:	0d1b      	lsrs	r3, r3, #20
 80058c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058cc:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
 80058d0:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 80058d4:	00c9      	lsls	r1, r1, #3
 80058d6:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 80058da:	eb05 0801 	add.w	r8, r5, r1
        if (ep->doublebuffer == 0U)
 80058de:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80058e2:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80058e6:	f893 3174 	ldrb.w	r3, [r3, #372]	; 0x174
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d140      	bne.n	8005970 <PCD_EP_ISR_Handler+0x32c>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80058ee:	6828      	ldr	r0, [r5, #0]
 80058f0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80058f4:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80058f8:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80058fc:	f892 2168 	ldrb.w	r2, [r2, #360]	; 0x168
 8005900:	00d2      	lsls	r2, r2, #3
 8005902:	fa12 f383 	uxtah	r3, r2, r3
 8005906:	4403      	add	r3, r0
 8005908:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	; 0x406
 800590c:	f3c7 0709 	ubfx	r7, r7, #0, #10
          if (count != 0U)
 8005910:	bb17      	cbnz	r7, 8005958 <PCD_EP_ISR_Handler+0x314>
        ep->xfer_count += count;
 8005912:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8005916:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800591a:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 800591e:	443a      	add	r2, r7
 8005920:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
        ep->xfer_buff += count;
 8005924:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 8005928:	443a      	add	r2, r7
 800592a:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800592e:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 8005932:	b13b      	cbz	r3, 8005944 <PCD_EP_ISR_Handler+0x300>
 8005934:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8005938:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800593c:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8005940:	429f      	cmp	r7, r3
 8005942:	d270      	bcs.n	8005a26 <PCD_EP_ISR_Handler+0x3e2>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005944:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8005948:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800594c:	f893 1168 	ldrb.w	r1, [r3, #360]	; 0x168
 8005950:	4628      	mov	r0, r5
 8005952:	f005 f869 	bl	800aa28 <HAL_PCD_DataOutStageCallback>
 8005956:	e6f3      	b.n	8005740 <PCD_EP_ISR_Handler+0xfc>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005958:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 800595c:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8005960:	463b      	mov	r3, r7
 8005962:	f8b1 216e 	ldrh.w	r2, [r1, #366]	; 0x16e
 8005966:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 800596a:	f003 fdb4 	bl	80094d6 <USB_ReadPMA>
 800596e:	e7d0      	b.n	8005912 <PCD_EP_ISR_Handler+0x2ce>
          if (ep->type == EP_TYPE_BULK)
 8005970:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8005974:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8005978:	f893 316b 	ldrb.w	r3, [r3, #363]	; 0x16b
 800597c:	2b02      	cmp	r3, #2
 800597e:	d033      	beq.n	80059e8 <PCD_EP_ISR_Handler+0x3a4>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005980:	6829      	ldr	r1, [r5, #0]
 8005982:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8005986:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800598a:	f892 0168 	ldrb.w	r0, [r2, #360]	; 0x168
 800598e:	f831 3020 	ldrh.w	r3, [r1, r0, lsl #2]
 8005992:	b29b      	uxth	r3, r3
 8005994:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005998:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800599c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059a0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80059a4:	f821 3020 	strh.w	r3, [r1, r0, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80059a8:	6828      	ldr	r0, [r5, #0]
 80059aa:	f892 3168 	ldrb.w	r3, [r2, #360]	; 0x168
 80059ae:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80059b2:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 80059b6:	d01e      	beq.n	80059f6 <PCD_EP_ISR_Handler+0x3b2>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80059b8:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80059bc:	00db      	lsls	r3, r3, #3
 80059be:	fa13 f382 	uxtah	r3, r3, r2
 80059c2:	4403      	add	r3, r0
 80059c4:	f8b3 7402 	ldrh.w	r7, [r3, #1026]	; 0x402
 80059c8:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 80059cc:	2f00      	cmp	r7, #0
 80059ce:	d0a0      	beq.n	8005912 <PCD_EP_ISR_Handler+0x2ce>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80059d0:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 80059d4:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 80059d8:	463b      	mov	r3, r7
 80059da:	f8b1 2170 	ldrh.w	r2, [r1, #368]	; 0x170
 80059de:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 80059e2:	f003 fd78 	bl	80094d6 <USB_ReadPMA>
 80059e6:	e794      	b.n	8005912 <PCD_EP_ISR_Handler+0x2ce>
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80059e8:	4632      	mov	r2, r6
 80059ea:	4641      	mov	r1, r8
 80059ec:	4628      	mov	r0, r5
 80059ee:	f7ff fb0e 	bl	800500e <HAL_PCD_EP_DB_Receive>
 80059f2:	4607      	mov	r7, r0
 80059f4:	e78d      	b.n	8005912 <PCD_EP_ISR_Handler+0x2ce>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80059f6:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80059fa:	00db      	lsls	r3, r3, #3
 80059fc:	fa13 f382 	uxtah	r3, r3, r2
 8005a00:	4403      	add	r3, r0
 8005a02:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	; 0x406
 8005a06:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 8005a0a:	2f00      	cmp	r7, #0
 8005a0c:	d081      	beq.n	8005912 <PCD_EP_ISR_Handler+0x2ce>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005a0e:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8005a12:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8005a16:	463b      	mov	r3, r7
 8005a18:	f8b1 2172 	ldrh.w	r2, [r1, #370]	; 0x172
 8005a1c:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8005a20:	f003 fd59 	bl	80094d6 <USB_ReadPMA>
 8005a24:	e775      	b.n	8005912 <PCD_EP_ISR_Handler+0x2ce>
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8005a26:	4641      	mov	r1, r8
 8005a28:	6828      	ldr	r0, [r5, #0]
 8005a2a:	f003 f9a4 	bl	8008d76 <USB_EPStartXfer>
 8005a2e:	e687      	b.n	8005740 <PCD_EP_ISR_Handler+0xfc>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	f47f aece 	bne.w	80057d2 <PCD_EP_ISR_Handler+0x18e>
 8005a36:	682a      	ldr	r2, [r5, #0]
 8005a38:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8005a3c:	fa12 f383 	uxtah	r3, r2, r3
 8005a40:	1c62      	adds	r2, r4, #1
 8005a42:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005a46:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 8005a4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8005a54:	e6bd      	b.n	80057d2 <PCD_EP_ISR_Handler+0x18e>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005a56:	6829      	ldr	r1, [r5, #0]
 8005a58:	1c63      	adds	r3, r4, #1
 8005a5a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005a5e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8005a62:	785a      	ldrb	r2, [r3, #1]
 8005a64:	b9e2      	cbnz	r2, 8005aa0 <PCD_EP_ISR_Handler+0x45c>
 8005a66:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8005a6a:	fa11 f383 	uxtah	r3, r1, r3
 8005a6e:	1c62      	adds	r2, r4, #1
 8005a70:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005a74:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 8005a78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a7c:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8005a80:	b292      	uxth	r2, r2
 8005a82:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8005a86:	b292      	uxth	r2, r2
 8005a88:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8005a8c:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8005a90:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005a94:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005a98:	b292      	uxth	r2, r2
 8005a9a:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8005a9e:	e698      	b.n	80057d2 <PCD_EP_ISR_Handler+0x18e>
 8005aa0:	2a01      	cmp	r2, #1
 8005aa2:	f47f ae96 	bne.w	80057d2 <PCD_EP_ISR_Handler+0x18e>
 8005aa6:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8005aaa:	fa11 f383 	uxtah	r3, r1, r3
 8005aae:	1c62      	adds	r2, r4, #1
 8005ab0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005ab4:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 8005ab8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005abc:	2200      	movs	r2, #0
 8005abe:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8005ac2:	e686      	b.n	80057d2 <PCD_EP_ISR_Handler+0x18e>
          if ((wEPVal & USB_EP_KIND) == 0U)
 8005ac4:	f416 7f80 	tst.w	r6, #256	; 0x100
 8005ac8:	d13b      	bne.n	8005b42 <PCD_EP_ISR_Handler+0x4fe>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005aca:	6828      	ldr	r0, [r5, #0]
 8005acc:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8005ad0:	1c62      	adds	r2, r4, #1
 8005ad2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005ad6:	f815 6032 	ldrb.w	r6, [r5, r2, lsl #3]
 8005ada:	00f2      	lsls	r2, r6, #3
 8005adc:	fa12 f383 	uxtah	r3, r2, r3
 8005ae0:	4403      	add	r3, r0
 8005ae2:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005ae6:	f3c3 0309 	ubfx	r3, r3, #0, #10
            if (ep->xfer_len > TxPctSize)
 8005aea:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8005aee:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005af2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d910      	bls.n	8005b1a <PCD_EP_ISR_Handler+0x4d6>
              ep->xfer_len -= TxPctSize;
 8005af8:	eb04 0784 	add.w	r7, r4, r4, lsl #2
 8005afc:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
 8005b00:	1ad2      	subs	r2, r2, r3
 8005b02:	643a      	str	r2, [r7, #64]	; 0x40
            if (ep->xfer_len == 0U)
 8005b04:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8005b08:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005b0c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005b0e:	b95a      	cbnz	r2, 8005b28 <PCD_EP_ISR_Handler+0x4e4>
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005b10:	4631      	mov	r1, r6
 8005b12:	4628      	mov	r0, r5
 8005b14:	f004 ff94 	bl	800aa40 <HAL_PCD_DataInStageCallback>
 8005b18:	e663      	b.n	80057e2 <PCD_EP_ISR_Handler+0x19e>
              ep->xfer_len = 0U;
 8005b1a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8005b1e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005b22:	2700      	movs	r7, #0
 8005b24:	6417      	str	r7, [r2, #64]	; 0x40
 8005b26:	e7ed      	b.n	8005b04 <PCD_EP_ISR_Handler+0x4c0>
              ep->xfer_buff += TxPctSize;
 8005b28:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8005b2c:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005b30:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 8005b32:	441e      	add	r6, r3
 8005b34:	63d6      	str	r6, [r2, #60]	; 0x3c
              ep->xfer_count += TxPctSize;
 8005b36:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8005b38:	4423      	add	r3, r4
 8005b3a:	6453      	str	r3, [r2, #68]	; 0x44
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005b3c:	f003 f91b 	bl	8008d76 <USB_EPStartXfer>
 8005b40:	e64f      	b.n	80057e2 <PCD_EP_ISR_Handler+0x19e>
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8005b42:	4632      	mov	r2, r6
 8005b44:	4628      	mov	r0, r5
 8005b46:	f7ff fb75 	bl	8005234 <HAL_PCD_EP_DB_Transmit>
 8005b4a:	e64a      	b.n	80057e2 <PCD_EP_ISR_Handler+0x19e>
}
 8005b4c:	2000      	movs	r0, #0
 8005b4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005b52 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8005b52:	f890 32a8 	ldrb.w	r3, [r0, #680]	; 0x2a8
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d00d      	beq.n	8005b76 <HAL_PCD_SetAddress+0x24>
{
 8005b5a:	b510      	push	{r4, lr}
 8005b5c:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8005b5e:	2301      	movs	r3, #1
 8005b60:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8005b64:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005b68:	6800      	ldr	r0, [r0, #0]
 8005b6a:	f003 f8db 	bl	8008d24 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005b6e:	2000      	movs	r0, #0
 8005b70:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8005b74:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8005b76:	2002      	movs	r0, #2
}
 8005b78:	4770      	bx	lr

08005b7a <HAL_PCD_IRQHandler>:
{
 8005b7a:	b510      	push	{r4, lr}
 8005b7c:	4604      	mov	r4, r0
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005b7e:	6800      	ldr	r0, [r0, #0]
 8005b80:	f003 f8e1 	bl	8008d46 <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8005b84:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 8005b88:	d123      	bne.n	8005bd2 <HAL_PCD_IRQHandler+0x58>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8005b8a:	f410 6f80 	tst.w	r0, #1024	; 0x400
 8005b8e:	d124      	bne.n	8005bda <HAL_PCD_IRQHandler+0x60>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8005b90:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 8005b94:	d132      	bne.n	8005bfc <HAL_PCD_IRQHandler+0x82>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8005b96:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 8005b9a:	d139      	bne.n	8005c10 <HAL_PCD_IRQHandler+0x96>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8005b9c:	f410 5f80 	tst.w	r0, #4096	; 0x1000
 8005ba0:	d140      	bne.n	8005c24 <HAL_PCD_IRQHandler+0xaa>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005ba2:	f410 6f00 	tst.w	r0, #2048	; 0x800
 8005ba6:	d167      	bne.n	8005c78 <HAL_PCD_IRQHandler+0xfe>
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8005ba8:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005bac:	f040 8081 	bne.w	8005cb2 <HAL_PCD_IRQHandler+0x138>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8005bb0:	f410 7f00 	tst.w	r0, #512	; 0x200
 8005bb4:	f040 80ad 	bne.w	8005d12 <HAL_PCD_IRQHandler+0x198>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8005bb8:	f410 7f80 	tst.w	r0, #256	; 0x100
 8005bbc:	d027      	beq.n	8005c0e <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005bbe:	6822      	ldr	r2, [r4, #0]
 8005bc0:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 8005bd0:	e01d      	b.n	8005c0e <HAL_PCD_IRQHandler+0x94>
    (void)PCD_EP_ISR_Handler(hpcd);
 8005bd2:	4620      	mov	r0, r4
 8005bd4:	f7ff fd36 	bl	8005644 <PCD_EP_ISR_Handler>
    return;
 8005bd8:	e019      	b.n	8005c0e <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005bda:	6822      	ldr	r2, [r4, #0]
 8005bdc:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8005bec:	4620      	mov	r0, r4
 8005bee:	f004 ff38 	bl	800aa62 <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005bf2:	2100      	movs	r1, #0
 8005bf4:	4620      	mov	r0, r4
 8005bf6:	f7ff ffac 	bl	8005b52 <HAL_PCD_SetAddress>
    return;
 8005bfa:	e008      	b.n	8005c0e <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8005bfc:	6822      	ldr	r2, [r4, #0]
 8005bfe:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
}
 8005c0e:	bd10      	pop	{r4, pc}
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8005c10:	6822      	ldr	r2, [r4, #0]
 8005c12:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 8005c22:	e7f4      	b.n	8005c0e <HAL_PCD_IRQHandler+0x94>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8005c24:	6822      	ldr	r2, [r4, #0]
 8005c26:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	f023 0304 	bic.w	r3, r3, #4
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005c36:	6822      	ldr	r2, [r4, #0]
 8005c38:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	f023 0308 	bic.w	r3, r3, #8
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    if (hpcd->LPM_State == LPM_L1)
 8005c48:	f894 32e0 	ldrb.w	r3, [r4, #736]	; 0x2e0
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d00c      	beq.n	8005c6a <HAL_PCD_IRQHandler+0xf0>
    HAL_PCD_ResumeCallback(hpcd);
 8005c50:	4620      	mov	r0, r4
 8005c52:	f004 ff29 	bl	800aaa8 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005c56:	6822      	ldr	r2, [r4, #0]
 8005c58:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 8005c68:	e7d1      	b.n	8005c0e <HAL_PCD_IRQHandler+0x94>
      hpcd->LPM_State = LPM_L0;
 8005c6a:	2100      	movs	r1, #0
 8005c6c:	f884 12e0 	strb.w	r1, [r4, #736]	; 0x2e0
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005c70:	4620      	mov	r0, r4
 8005c72:	f004 ffd1 	bl	800ac18 <HAL_PCDEx_LPM_Callback>
 8005c76:	e7eb      	b.n	8005c50 <HAL_PCD_IRQHandler+0xd6>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005c78:	6822      	ldr	r2, [r4, #0]
 8005c7a:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	f043 0308 	orr.w	r3, r3, #8
 8005c84:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005c88:	6822      	ldr	r2, [r4, #0]
 8005c8a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005c9a:	6822      	ldr	r2, [r4, #0]
 8005c9c:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	f043 0304 	orr.w	r3, r3, #4
 8005ca6:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_SuspendCallback(hpcd);
 8005caa:	4620      	mov	r0, r4
 8005cac:	f004 feec 	bl	800aa88 <HAL_PCD_SuspendCallback>
    return;
 8005cb0:	e7ad      	b.n	8005c0e <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8005cb2:	6822      	ldr	r2, [r4, #0]
 8005cb4:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8005cc4:	f894 32e0 	ldrb.w	r3, [r4, #736]	; 0x2e0
 8005cc8:	b9fb      	cbnz	r3, 8005d0a <HAL_PCD_IRQHandler+0x190>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005cca:	6822      	ldr	r2, [r4, #0]
 8005ccc:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	f043 0304 	orr.w	r3, r3, #4
 8005cd6:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005cda:	6822      	ldr	r2, [r4, #0]
 8005cdc:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	f043 0308 	orr.w	r3, r3, #8
 8005ce6:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
      hpcd->LPM_State = LPM_L1;
 8005cea:	2101      	movs	r1, #1
 8005cec:	f884 12e0 	strb.w	r1, [r4, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8005cf0:	6823      	ldr	r3, [r4, #0]
 8005cf2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8005cf6:	f3c3 038d 	ubfx	r3, r3, #2, #14
 8005cfa:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8005cfe:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005d02:	4620      	mov	r0, r4
 8005d04:	f004 ff88 	bl	800ac18 <HAL_PCDEx_LPM_Callback>
 8005d08:	e781      	b.n	8005c0e <HAL_PCD_IRQHandler+0x94>
      HAL_PCD_SuspendCallback(hpcd);
 8005d0a:	4620      	mov	r0, r4
 8005d0c:	f004 febc 	bl	800aa88 <HAL_PCD_SuspendCallback>
    return;
 8005d10:	e77d      	b.n	8005c0e <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005d12:	6822      	ldr	r2, [r4, #0]
 8005d14:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8005d24:	4620      	mov	r0, r4
 8005d26:	f004 fe96 	bl	800aa56 <HAL_PCD_SOFCallback>
    return;
 8005d2a:	e770      	b.n	8005c0e <HAL_PCD_IRQHandler+0x94>

08005d2c <HAL_PCD_EP_Open>:
{
 8005d2c:	b510      	push	{r4, lr}
 8005d2e:	4604      	mov	r4, r0
 8005d30:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8005d32:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005d36:	d12a      	bne.n	8005d8e <HAL_PCD_EP_Open+0x62>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d38:	f001 0007 	and.w	r0, r1, #7
 8005d3c:	eb00 0180 	add.w	r1, r0, r0, lsl #2
 8005d40:	00c9      	lsls	r1, r1, #3
 8005d42:	f501 7eb4 	add.w	lr, r1, #360	; 0x168
 8005d46:	eb04 010e 	add.w	r1, r4, lr
    ep->is_in = 0U;
 8005d4a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005d4e:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8005d52:	f04f 0e00 	mov.w	lr, #0
 8005d56:	f880 e169 	strb.w	lr, [r0, #361]	; 0x169
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d5a:	f00c 0c07 	and.w	ip, ip, #7
 8005d5e:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = ep_mps;
 8005d62:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 8005d64:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8005d66:	784a      	ldrb	r2, [r1, #1]
 8005d68:	b10a      	cbz	r2, 8005d6e <HAL_PCD_EP_Open+0x42>
    ep->tx_fifo_num = ep->num;
 8005d6a:	f8a1 c00e 	strh.w	ip, [r1, #14]
  if (ep_type == EP_TYPE_BULK)
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d019      	beq.n	8005da6 <HAL_PCD_EP_Open+0x7a>
  __HAL_LOCK(hpcd);
 8005d72:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d018      	beq.n	8005dac <HAL_PCD_EP_Open+0x80>
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005d80:	6820      	ldr	r0, [r4, #0]
 8005d82:	f002 fca1 	bl	80086c8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005d86:	2000      	movs	r0, #0
 8005d88:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8005d8c:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d8e:	f001 0007 	and.w	r0, r1, #7
 8005d92:	3001      	adds	r0, #1
 8005d94:	eb00 0180 	add.w	r1, r0, r0, lsl #2
 8005d98:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
    ep->is_in = 1U;
 8005d9c:	f04f 0e01 	mov.w	lr, #1
 8005da0:	f881 e001 	strb.w	lr, [r1, #1]
 8005da4:	e7d9      	b.n	8005d5a <HAL_PCD_EP_Open+0x2e>
    ep->data_pid_start = 0U;
 8005da6:	2300      	movs	r3, #0
 8005da8:	710b      	strb	r3, [r1, #4]
 8005daa:	e7e2      	b.n	8005d72 <HAL_PCD_EP_Open+0x46>
  __HAL_LOCK(hpcd);
 8005dac:	2002      	movs	r0, #2
 8005dae:	e7ed      	b.n	8005d8c <HAL_PCD_EP_Open+0x60>

08005db0 <HAL_PCD_EP_Close>:
{
 8005db0:	b510      	push	{r4, lr}
 8005db2:	4604      	mov	r4, r0
 8005db4:	460b      	mov	r3, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8005db6:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005dba:	d11f      	bne.n	8005dfc <HAL_PCD_EP_Close+0x4c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005dbc:	f001 0207 	and.w	r2, r1, #7
 8005dc0:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8005dc4:	00c9      	lsls	r1, r1, #3
 8005dc6:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8005dca:	4401      	add	r1, r0
    ep->is_in = 0U;
 8005dcc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005dd0:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8005dd4:	2000      	movs	r0, #0
 8005dd6:	f882 0169 	strb.w	r0, [r2, #361]	; 0x169
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005dda:	f003 0307 	and.w	r3, r3, #7
 8005dde:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8005de0:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d013      	beq.n	8005e10 <HAL_PCD_EP_Close+0x60>
 8005de8:	2301      	movs	r3, #1
 8005dea:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005dee:	6820      	ldr	r0, [r4, #0]
 8005df0:	f002 fe37 	bl	8008a62 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005df4:	2000      	movs	r0, #0
 8005df6:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8005dfa:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005dfc:	f001 0207 	and.w	r2, r1, #7
 8005e00:	3201      	adds	r2, #1
 8005e02:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8005e06:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 8005e0a:	2001      	movs	r0, #1
 8005e0c:	7048      	strb	r0, [r1, #1]
 8005e0e:	e7e4      	b.n	8005dda <HAL_PCD_EP_Close+0x2a>
  __HAL_LOCK(hpcd);
 8005e10:	2002      	movs	r0, #2
 8005e12:	e7f2      	b.n	8005dfa <HAL_PCD_EP_Close+0x4a>

08005e14 <HAL_PCD_EP_Receive>:
{
 8005e14:	b510      	push	{r4, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e16:	f001 0407 	and.w	r4, r1, #7
 8005e1a:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8005e1e:	00c9      	lsls	r1, r1, #3
 8005e20:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8005e24:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;
 8005e26:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 8005e2a:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
 8005e2e:	f8cc 217c 	str.w	r2, [ip, #380]	; 0x17c
  ep->xfer_len = len;
 8005e32:	f8cc 3180 	str.w	r3, [ip, #384]	; 0x180
  ep->xfer_count = 0U;
 8005e36:	2300      	movs	r3, #0
 8005e38:	f8cc 3184 	str.w	r3, [ip, #388]	; 0x184
  ep->is_in = 0U;
 8005e3c:	f88c 3169 	strb.w	r3, [ip, #361]	; 0x169
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e40:	f88c 4168 	strb.w	r4, [ip, #360]	; 0x168
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005e44:	b924      	cbnz	r4, 8005e50 <HAL_PCD_EP_Receive+0x3c>
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005e46:	6800      	ldr	r0, [r0, #0]
 8005e48:	f002 ff95 	bl	8008d76 <USB_EPStartXfer>
}
 8005e4c:	2000      	movs	r0, #0
 8005e4e:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005e50:	6800      	ldr	r0, [r0, #0]
 8005e52:	f002 ff90 	bl	8008d76 <USB_EPStartXfer>
 8005e56:	e7f9      	b.n	8005e4c <HAL_PCD_EP_Receive+0x38>

08005e58 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005e58:	f001 0107 	and.w	r1, r1, #7
 8005e5c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8005e60:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
}
 8005e64:	f8d1 0184 	ldr.w	r0, [r1, #388]	; 0x184
 8005e68:	4770      	bx	lr

08005e6a <HAL_PCD_EP_Transmit>:
{
 8005e6a:	b510      	push	{r4, lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e6c:	f001 0407 	and.w	r4, r1, #7
 8005e70:	f104 0c01 	add.w	ip, r4, #1
 8005e74:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8005e78:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  ep->xfer_buff = pBuf;
 8005e7c:	eb04 0e84 	add.w	lr, r4, r4, lsl #2
 8005e80:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 8005e84:	f8ce 203c 	str.w	r2, [lr, #60]	; 0x3c
  ep->xfer_len = len;
 8005e88:	f8ce 3040 	str.w	r3, [lr, #64]	; 0x40
  ep->xfer_fill_db = 1U;
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	f88e 204c 	strb.w	r2, [lr, #76]	; 0x4c
  ep->xfer_len_db = len;
 8005e92:	f8ce 3048 	str.w	r3, [lr, #72]	; 0x48
  ep->xfer_count = 0U;
 8005e96:	2300      	movs	r3, #0
 8005e98:	f8ce 3044 	str.w	r3, [lr, #68]	; 0x44
  ep->is_in = 1U;
 8005e9c:	704a      	strb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e9e:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8005ea2:	f800 403c 	strb.w	r4, [r0, ip, lsl #3]
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005ea6:	b924      	cbnz	r4, 8005eb2 <HAL_PCD_EP_Transmit+0x48>
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005ea8:	6800      	ldr	r0, [r0, #0]
 8005eaa:	f002 ff64 	bl	8008d76 <USB_EPStartXfer>
}
 8005eae:	2000      	movs	r0, #0
 8005eb0:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005eb2:	6800      	ldr	r0, [r0, #0]
 8005eb4:	f002 ff5f 	bl	8008d76 <USB_EPStartXfer>
 8005eb8:	e7f9      	b.n	8005eae <HAL_PCD_EP_Transmit+0x44>

08005eba <HAL_PCD_EP_SetStall>:
{
 8005eba:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005ebc:	f001 0207 	and.w	r2, r1, #7
 8005ec0:	6841      	ldr	r1, [r0, #4]
 8005ec2:	428a      	cmp	r2, r1
 8005ec4:	d82a      	bhi.n	8005f1c <HAL_PCD_EP_SetStall+0x62>
{
 8005ec6:	b510      	push	{r4, lr}
 8005ec8:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8005eca:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005ece:	d11d      	bne.n	8005f0c <HAL_PCD_EP_SetStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr];
 8005ed0:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8005ed4:	00c9      	lsls	r1, r1, #3
 8005ed6:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8005eda:	4401      	add	r1, r0
    ep->is_in = 0U;
 8005edc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005ee0:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8005ee4:	2000      	movs	r0, #0
 8005ee6:	f883 0169 	strb.w	r0, [r3, #361]	; 0x169
  ep->is_stall = 1U;
 8005eea:	2301      	movs	r3, #1
 8005eec:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005eee:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8005ef0:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d013      	beq.n	8005f20 <HAL_PCD_EP_SetStall+0x66>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005efe:	6820      	ldr	r0, [r4, #0]
 8005f00:	f002 fe9a 	bl	8008c38 <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 8005f04:	2000      	movs	r0, #0
 8005f06:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8005f0a:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f0c:	1c53      	adds	r3, r2, #1
 8005f0e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8005f12:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 8005f16:	2001      	movs	r0, #1
 8005f18:	7048      	strb	r0, [r1, #1]
 8005f1a:	e7e6      	b.n	8005eea <HAL_PCD_EP_SetStall+0x30>
    return HAL_ERROR;
 8005f1c:	2001      	movs	r0, #1
}
 8005f1e:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8005f20:	2002      	movs	r0, #2
 8005f22:	e7f2      	b.n	8005f0a <HAL_PCD_EP_SetStall+0x50>

08005f24 <HAL_PCD_EP_ClrStall>:
{
 8005f24:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005f26:	f001 010f 	and.w	r1, r1, #15
 8005f2a:	6842      	ldr	r2, [r0, #4]
 8005f2c:	4291      	cmp	r1, r2
 8005f2e:	d830      	bhi.n	8005f92 <HAL_PCD_EP_ClrStall+0x6e>
{
 8005f30:	b510      	push	{r4, lr}
 8005f32:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8005f34:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005f38:	d121      	bne.n	8005f7e <HAL_PCD_EP_ClrStall+0x5a>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f3a:	f003 0207 	and.w	r2, r3, #7
 8005f3e:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8005f42:	00c9      	lsls	r1, r1, #3
 8005f44:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8005f48:	4401      	add	r1, r0
    ep->is_in = 0U;
 8005f4a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005f4e:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8005f52:	2000      	movs	r0, #0
 8005f54:	f882 0169 	strb.w	r0, [r2, #361]	; 0x169
  ep->is_stall = 0U;
 8005f58:	2200      	movs	r2, #0
 8005f5a:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f5c:	f003 0307 	and.w	r3, r3, #7
 8005f60:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8005f62:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d015      	beq.n	8005f96 <HAL_PCD_EP_ClrStall+0x72>
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005f70:	6820      	ldr	r0, [r4, #0]
 8005f72:	f002 fe86 	bl	8008c82 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005f76:	2000      	movs	r0, #0
 8005f78:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8005f7c:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f7e:	f003 0207 	and.w	r2, r3, #7
 8005f82:	3201      	adds	r2, #1
 8005f84:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8005f88:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 8005f8c:	2001      	movs	r0, #1
 8005f8e:	7048      	strb	r0, [r1, #1]
 8005f90:	e7e2      	b.n	8005f58 <HAL_PCD_EP_ClrStall+0x34>
    return HAL_ERROR;
 8005f92:	2001      	movs	r0, #1
}
 8005f94:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8005f96:	2002      	movs	r0, #2
 8005f98:	e7f0      	b.n	8005f7c <HAL_PCD_EP_ClrStall+0x58>

08005f9a <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005f9a:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005f9e:	d00b      	beq.n	8005fb8 <HAL_PCDEx_PMAConfig+0x1e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fa0:	f001 0107 	and.w	r1, r1, #7
 8005fa4:	3101      	adds	r1, #1
 8005fa6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8005faa:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005fae:	b952      	cbnz	r2, 8005fc6 <HAL_PCDEx_PMAConfig+0x2c>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8005fb0:	730a      	strb	r2, [r1, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005fb2:	80cb      	strh	r3, [r1, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8005fb4:	2000      	movs	r0, #0
 8005fb6:	4770      	bx	lr
    ep = &hpcd->OUT_ep[ep_addr];
 8005fb8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8005fbc:	00c9      	lsls	r1, r1, #3
 8005fbe:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8005fc2:	4401      	add	r1, r0
 8005fc4:	e7f3      	b.n	8005fae <HAL_PCDEx_PMAConfig+0x14>
    ep->doublebuffer = 1U;
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	730a      	strb	r2, [r1, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005fca:	810b      	strh	r3, [r1, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005fcc:	0c1b      	lsrs	r3, r3, #16
 8005fce:	814b      	strh	r3, [r1, #10]
 8005fd0:	e7f0      	b.n	8005fb4 <HAL_PCDEx_PMAConfig+0x1a>

08005fd2 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005fd2:	4603      	mov	r3, r0

  USB_TypeDef *USBx = hpcd->Instance;
 8005fd4:	6802      	ldr	r2, [r0, #0]
  hpcd->lpm_active = 1U;
 8005fd6:	2101      	movs	r1, #1
 8005fd8:	f8c0 12e8 	str.w	r1, [r0, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8005fdc:	2000      	movs	r0, #0
 8005fde:	f883 02e0 	strb.w	r0, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8005fe2:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	430b      	orrs	r3, r1
 8005fea:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8005fee:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	f043 0302 	orr.w	r3, r3, #2
 8005ff8:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8005ffc:	4770      	bx	lr
	...

08006000 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006000:	2800      	cmp	r0, #0
 8006002:	d136      	bne.n	8006072 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006004:	4b3e      	ldr	r3, [pc, #248]	; (8006100 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800600c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006010:	d008      	beq.n	8006024 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006012:	4a3b      	ldr	r2, [pc, #236]	; (8006100 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8006014:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8006018:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800601c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006020:	2000      	movs	r0, #0
 8006022:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006024:	4a36      	ldr	r2, [pc, #216]	; (8006100 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8006026:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800602a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800602e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006032:	6813      	ldr	r3, [r2, #0]
 8006034:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006038:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800603c:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800603e:	4b31      	ldr	r3, [pc, #196]	; (8006104 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2232      	movs	r2, #50	; 0x32
 8006044:	fb02 f303 	mul.w	r3, r2, r3
 8006048:	4a2f      	ldr	r2, [pc, #188]	; (8006108 <HAL_PWREx_ControlVoltageScaling+0x108>)
 800604a:	fba2 2303 	umull	r2, r3, r2, r3
 800604e:	0c9b      	lsrs	r3, r3, #18
 8006050:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006052:	e000      	b.n	8006056 <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 8006054:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006056:	4a2a      	ldr	r2, [pc, #168]	; (8006100 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8006058:	6952      	ldr	r2, [r2, #20]
 800605a:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800605e:	d001      	beq.n	8006064 <HAL_PWREx_ControlVoltageScaling+0x64>
 8006060:	2b00      	cmp	r3, #0
 8006062:	d1f7      	bne.n	8006054 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006064:	4b26      	ldr	r3, [pc, #152]	; (8006100 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8006066:	695b      	ldr	r3, [r3, #20]
 8006068:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800606c:	d144      	bne.n	80060f8 <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 800606e:	2000      	movs	r0, #0
 8006070:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006072:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006076:	d008      	beq.n	800608a <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006078:	4a21      	ldr	r2, [pc, #132]	; (8006100 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800607a:	6813      	ldr	r3, [r2, #0]
 800607c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006080:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006084:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8006086:	2000      	movs	r0, #0
 8006088:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800608a:	4b1d      	ldr	r3, [pc, #116]	; (8006100 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006092:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006096:	d008      	beq.n	80060aa <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006098:	4a19      	ldr	r2, [pc, #100]	; (8006100 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800609a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800609e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060a2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 80060a6:	2000      	movs	r0, #0
 80060a8:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80060aa:	4a15      	ldr	r2, [pc, #84]	; (8006100 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80060ac:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 80060b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80060b8:	6813      	ldr	r3, [r2, #0]
 80060ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80060be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80060c2:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80060c4:	4b0f      	ldr	r3, [pc, #60]	; (8006104 <HAL_PWREx_ControlVoltageScaling+0x104>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2232      	movs	r2, #50	; 0x32
 80060ca:	fb02 f303 	mul.w	r3, r2, r3
 80060ce:	4a0e      	ldr	r2, [pc, #56]	; (8006108 <HAL_PWREx_ControlVoltageScaling+0x108>)
 80060d0:	fba2 2303 	umull	r2, r3, r2, r3
 80060d4:	0c9b      	lsrs	r3, r3, #18
 80060d6:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80060d8:	e000      	b.n	80060dc <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 80060da:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80060dc:	4a08      	ldr	r2, [pc, #32]	; (8006100 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80060de:	6952      	ldr	r2, [r2, #20]
 80060e0:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80060e4:	d001      	beq.n	80060ea <HAL_PWREx_ControlVoltageScaling+0xea>
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1f7      	bne.n	80060da <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80060ea:	4b05      	ldr	r3, [pc, #20]	; (8006100 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80060ec:	695b      	ldr	r3, [r3, #20]
 80060ee:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80060f2:	d103      	bne.n	80060fc <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 80060f4:	2000      	movs	r0, #0
 80060f6:	4770      	bx	lr
        return HAL_TIMEOUT;
 80060f8:	2003      	movs	r0, #3
 80060fa:	4770      	bx	lr
        return HAL_TIMEOUT;
 80060fc:	2003      	movs	r0, #3
}
 80060fe:	4770      	bx	lr
 8006100:	40007000 	.word	0x40007000
 8006104:	20000020 	.word	0x20000020
 8006108:	431bde83 	.word	0x431bde83

0800610c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800610c:	4a02      	ldr	r2, [pc, #8]	; (8006118 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 800610e:	6893      	ldr	r3, [r2, #8]
 8006110:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006114:	6093      	str	r3, [r2, #8]
}
 8006116:	4770      	bx	lr
 8006118:	40007000 	.word	0x40007000

0800611c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800611c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006120:	4605      	mov	r5, r0
 8006122:	460f      	mov	r7, r1
 8006124:	4616      	mov	r6, r2
 8006126:	4699      	mov	r9, r3
 8006128:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800612c:	682c      	ldr	r4, [r5, #0]
 800612e:	68a4      	ldr	r4, [r4, #8]
 8006130:	423c      	tst	r4, r7
 8006132:	bf14      	ite	ne
 8006134:	f04f 0c01 	movne.w	ip, #1
 8006138:	f04f 0c00 	moveq.w	ip, #0
 800613c:	45b4      	cmp	ip, r6
 800613e:	d014      	beq.n	800616a <QSPI_WaitFlagStateUntilTimeout+0x4e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006140:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006144:	d0f2      	beq.n	800612c <QSPI_WaitFlagStateUntilTimeout+0x10>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006146:	f7fd f83d 	bl	80031c4 <HAL_GetTick>
 800614a:	eba0 0009 	sub.w	r0, r0, r9
 800614e:	4540      	cmp	r0, r8
 8006150:	d802      	bhi.n	8006158 <QSPI_WaitFlagStateUntilTimeout+0x3c>
 8006152:	f1b8 0f00 	cmp.w	r8, #0
 8006156:	d1e9      	bne.n	800612c <QSPI_WaitFlagStateUntilTimeout+0x10>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006158:	2304      	movs	r3, #4
 800615a:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800615e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8006160:	f043 0301 	orr.w	r3, r3, #1
 8006164:	646b      	str	r3, [r5, #68]	; 0x44

        return HAL_ERROR;
 8006166:	2001      	movs	r0, #1
 8006168:	e000      	b.n	800616c <QSPI_WaitFlagStateUntilTimeout+0x50>
      }
    }
  }
  return HAL_OK;
 800616a:	2000      	movs	r0, #0
}
 800616c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08006170 <HAL_QSPI_SetTimeout>:
  hqspi->Timeout = Timeout;
 8006170:	6481      	str	r1, [r0, #72]	; 0x48
}
 8006172:	4770      	bx	lr

08006174 <HAL_QSPI_Init>:
{
 8006174:	b570      	push	{r4, r5, r6, lr}
 8006176:	b082      	sub	sp, #8
 8006178:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800617a:	f7fd f823 	bl	80031c4 <HAL_GetTick>
  if(hqspi == NULL)
 800617e:	2c00      	cmp	r4, #0
 8006180:	d04c      	beq.n	800621c <HAL_QSPI_Init+0xa8>
 8006182:	4606      	mov	r6, r0
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006184:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006188:	2b00      	cmp	r3, #0
 800618a:	d03c      	beq.n	8006206 <HAL_QSPI_Init+0x92>
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800618c:	6825      	ldr	r5, [r4, #0]
 800618e:	682a      	ldr	r2, [r5, #0]
 8006190:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8006194:	68a1      	ldr	r1, [r4, #8]
 8006196:	3901      	subs	r1, #1
 8006198:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800619c:	602a      	str	r2, [r5, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800619e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80061a0:	9300      	str	r3, [sp, #0]
 80061a2:	4633      	mov	r3, r6
 80061a4:	2200      	movs	r2, #0
 80061a6:	2120      	movs	r1, #32
 80061a8:	4620      	mov	r0, r4
 80061aa:	f7ff ffb7 	bl	800611c <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 80061ae:	bb28      	cbnz	r0, 80061fc <HAL_QSPI_Init+0x88>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80061b0:	6821      	ldr	r1, [r4, #0]
 80061b2:	680b      	ldr	r3, [r1, #0]
 80061b4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80061b8:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 80061bc:	6865      	ldr	r5, [r4, #4]
 80061be:	68e2      	ldr	r2, [r4, #12]
 80061c0:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
 80061c4:	69e5      	ldr	r5, [r4, #28]
 80061c6:	432a      	orrs	r2, r5
 80061c8:	6a25      	ldr	r5, [r4, #32]
 80061ca:	432a      	orrs	r2, r5
 80061cc:	4313      	orrs	r3, r2
 80061ce:	600b      	str	r3, [r1, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80061d0:	6821      	ldr	r1, [r4, #0]
 80061d2:	684a      	ldr	r2, [r1, #4]
 80061d4:	4b12      	ldr	r3, [pc, #72]	; (8006220 <HAL_QSPI_Init+0xac>)
 80061d6:	4013      	ands	r3, r2
 80061d8:	6925      	ldr	r5, [r4, #16]
 80061da:	6962      	ldr	r2, [r4, #20]
 80061dc:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 80061e0:	69a5      	ldr	r5, [r4, #24]
 80061e2:	432a      	orrs	r2, r5
 80061e4:	4313      	orrs	r3, r2
 80061e6:	604b      	str	r3, [r1, #4]
    __HAL_QSPI_ENABLE(hqspi);
 80061e8:	6822      	ldr	r2, [r4, #0]
 80061ea:	6813      	ldr	r3, [r2, #0]
 80061ec:	f043 0301 	orr.w	r3, r3, #1
 80061f0:	6013      	str	r3, [r2, #0]
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80061f2:	2300      	movs	r3, #0
 80061f4:	6463      	str	r3, [r4, #68]	; 0x44
    hqspi->State = HAL_QSPI_STATE_READY;
 80061f6:	2301      	movs	r3, #1
 80061f8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hqspi);
 80061fc:	2300      	movs	r3, #0
 80061fe:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8006202:	b002      	add	sp, #8
 8006204:	bd70      	pop	{r4, r5, r6, pc}
    hqspi->Lock = HAL_UNLOCKED;
 8006206:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_QSPI_MspInit(hqspi);
 800620a:	4620      	mov	r0, r4
 800620c:	f7fb ffa8 	bl	8002160 <HAL_QSPI_MspInit>
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8006210:	f241 3188 	movw	r1, #5000	; 0x1388
 8006214:	4620      	mov	r0, r4
 8006216:	f7ff ffab 	bl	8006170 <HAL_QSPI_SetTimeout>
 800621a:	e7b7      	b.n	800618c <HAL_QSPI_Init+0x18>
    return HAL_ERROR;
 800621c:	2001      	movs	r0, #1
 800621e:	e7f0      	b.n	8006202 <HAL_QSPI_Init+0x8e>
 8006220:	ffe0f8fe 	.word	0xffe0f8fe

08006224 <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006224:	4b12      	ldr	r3, [pc, #72]	; (8006270 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8006226:	68da      	ldr	r2, [r3, #12]
 8006228:	f002 0203 	and.w	r2, r2, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800622c:	68d8      	ldr	r0, [r3, #12]
 800622e:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8006232:	1c43      	adds	r3, r0, #1

  switch (pllsource)
 8006234:	2a03      	cmp	r2, #3
 8006236:	d011      	beq.n	800625c <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006238:	480e      	ldr	r0, [pc, #56]	; (8006274 <RCC_GetSysClockFreqFromPLLSource+0x50>)
 800623a:	fbb0 f0f3 	udiv	r0, r0, r3
 800623e:	4b0c      	ldr	r3, [pc, #48]	; (8006270 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8006246:	fb03 f000 	mul.w	r0, r3, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800624a:	4b09      	ldr	r3, [pc, #36]	; (8006270 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8006252:	3301      	adds	r3, #1
 8006254:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 8006256:	fbb0 f0f3 	udiv	r0, r0, r3
 800625a:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800625c:	4806      	ldr	r0, [pc, #24]	; (8006278 <RCC_GetSysClockFreqFromPLLSource+0x54>)
 800625e:	fbb0 f0f3 	udiv	r0, r0, r3
 8006262:	4b03      	ldr	r3, [pc, #12]	; (8006270 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800626a:	fb03 f000 	mul.w	r0, r3, r0
    break;
 800626e:	e7ec      	b.n	800624a <RCC_GetSysClockFreqFromPLLSource+0x26>
 8006270:	40021000 	.word	0x40021000
 8006274:	00f42400 	.word	0x00f42400
 8006278:	007a1200 	.word	0x007a1200

0800627c <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 800627c:	2800      	cmp	r0, #0
 800627e:	f000 8254 	beq.w	800672a <HAL_RCC_OscConfig+0x4ae>
{
 8006282:	b570      	push	{r4, r5, r6, lr}
 8006284:	b082      	sub	sp, #8
 8006286:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006288:	6803      	ldr	r3, [r0, #0]
 800628a:	f013 0f01 	tst.w	r3, #1
 800628e:	d037      	beq.n	8006300 <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006290:	4aa4      	ldr	r2, [pc, #656]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 8006292:	6893      	ldr	r3, [r2, #8]
 8006294:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006298:	68d2      	ldr	r2, [r2, #12]
 800629a:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800629e:	2b0c      	cmp	r3, #12
 80062a0:	d023      	beq.n	80062ea <HAL_RCC_OscConfig+0x6e>
 80062a2:	2b08      	cmp	r3, #8
 80062a4:	d023      	beq.n	80062ee <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062a6:	6863      	ldr	r3, [r4, #4]
 80062a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062ac:	d04e      	beq.n	800634c <HAL_RCC_OscConfig+0xd0>
 80062ae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80062b2:	d051      	beq.n	8006358 <HAL_RCC_OscConfig+0xdc>
 80062b4:	4b9b      	ldr	r3, [pc, #620]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80062bc:	601a      	str	r2, [r3, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80062c4:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80062c6:	6863      	ldr	r3, [r4, #4]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d052      	beq.n	8006372 <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 80062cc:	f7fc ff7a 	bl	80031c4 <HAL_GetTick>
 80062d0:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80062d2:	4b94      	ldr	r3, [pc, #592]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80062da:	d111      	bne.n	8006300 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062dc:	f7fc ff72 	bl	80031c4 <HAL_GetTick>
 80062e0:	1b40      	subs	r0, r0, r5
 80062e2:	2864      	cmp	r0, #100	; 0x64
 80062e4:	d9f5      	bls.n	80062d2 <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 80062e6:	2003      	movs	r0, #3
 80062e8:	e228      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80062ea:	2a03      	cmp	r2, #3
 80062ec:	d1d9      	bne.n	80062a2 <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062ee:	4b8d      	ldr	r3, [pc, #564]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80062f6:	d003      	beq.n	8006300 <HAL_RCC_OscConfig+0x84>
 80062f8:	6863      	ldr	r3, [r4, #4]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	f000 8217 	beq.w	800672e <HAL_RCC_OscConfig+0x4b2>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006300:	6823      	ldr	r3, [r4, #0]
 8006302:	f013 0f02 	tst.w	r3, #2
 8006306:	d05d      	beq.n	80063c4 <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006308:	4a86      	ldr	r2, [pc, #536]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 800630a:	6893      	ldr	r3, [r2, #8]
 800630c:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006310:	68d2      	ldr	r2, [r2, #12]
 8006312:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006316:	2b0c      	cmp	r3, #12
 8006318:	d03a      	beq.n	8006390 <HAL_RCC_OscConfig+0x114>
 800631a:	2b04      	cmp	r3, #4
 800631c:	d03a      	beq.n	8006394 <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800631e:	68e3      	ldr	r3, [r4, #12]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d075      	beq.n	8006410 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 8006324:	4a7f      	ldr	r2, [pc, #508]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 8006326:	6813      	ldr	r3, [r2, #0]
 8006328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800632c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800632e:	f7fc ff49 	bl	80031c4 <HAL_GetTick>
 8006332:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006334:	4b7b      	ldr	r3, [pc, #492]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800633c:	d15f      	bne.n	80063fe <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800633e:	f7fc ff41 	bl	80031c4 <HAL_GetTick>
 8006342:	1b40      	subs	r0, r0, r5
 8006344:	2802      	cmp	r0, #2
 8006346:	d9f5      	bls.n	8006334 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8006348:	2003      	movs	r0, #3
 800634a:	e1f7      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800634c:	4a75      	ldr	r2, [pc, #468]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 800634e:	6813      	ldr	r3, [r2, #0]
 8006350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006354:	6013      	str	r3, [r2, #0]
 8006356:	e7b6      	b.n	80062c6 <HAL_RCC_OscConfig+0x4a>
 8006358:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800635c:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006366:	601a      	str	r2, [r3, #0]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800636e:	601a      	str	r2, [r3, #0]
 8006370:	e7a9      	b.n	80062c6 <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 8006372:	f7fc ff27 	bl	80031c4 <HAL_GetTick>
 8006376:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006378:	4b6a      	ldr	r3, [pc, #424]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006380:	d0be      	beq.n	8006300 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006382:	f7fc ff1f 	bl	80031c4 <HAL_GetTick>
 8006386:	1b40      	subs	r0, r0, r5
 8006388:	2864      	cmp	r0, #100	; 0x64
 800638a:	d9f5      	bls.n	8006378 <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 800638c:	2003      	movs	r0, #3
 800638e:	e1d5      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006390:	2a02      	cmp	r2, #2
 8006392:	d1c2      	bne.n	800631a <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006394:	4b63      	ldr	r3, [pc, #396]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800639c:	d003      	beq.n	80063a6 <HAL_RCC_OscConfig+0x12a>
 800639e:	68e3      	ldr	r3, [r4, #12]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 81c6 	beq.w	8006732 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063a6:	4a5f      	ldr	r2, [pc, #380]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 80063a8:	6853      	ldr	r3, [r2, #4]
 80063aa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80063ae:	6921      	ldr	r1, [r4, #16]
 80063b0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80063b4:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80063b6:	4b5c      	ldr	r3, [pc, #368]	; (8006528 <HAL_RCC_OscConfig+0x2ac>)
 80063b8:	6818      	ldr	r0, [r3, #0]
 80063ba:	f7fc febf 	bl	800313c <HAL_InitTick>
 80063be:	2800      	cmp	r0, #0
 80063c0:	f040 81b9 	bne.w	8006736 <HAL_RCC_OscConfig+0x4ba>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	f013 0f08 	tst.w	r3, #8
 80063ca:	d04c      	beq.n	8006466 <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80063cc:	6963      	ldr	r3, [r4, #20]
 80063ce:	b39b      	cbz	r3, 8006438 <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 80063d0:	4a54      	ldr	r2, [pc, #336]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 80063d2:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80063d6:	f043 0301 	orr.w	r3, r3, #1
 80063da:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 80063de:	f7fc fef1 	bl	80031c4 <HAL_GetTick>
 80063e2:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80063e4:	4b4f      	ldr	r3, [pc, #316]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 80063e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063ea:	f013 0f02 	tst.w	r3, #2
 80063ee:	d13a      	bne.n	8006466 <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063f0:	f7fc fee8 	bl	80031c4 <HAL_GetTick>
 80063f4:	1b40      	subs	r0, r0, r5
 80063f6:	2802      	cmp	r0, #2
 80063f8:	d9f4      	bls.n	80063e4 <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 80063fa:	2003      	movs	r0, #3
 80063fc:	e19e      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063fe:	4a49      	ldr	r2, [pc, #292]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 8006400:	6853      	ldr	r3, [r2, #4]
 8006402:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006406:	6921      	ldr	r1, [r4, #16]
 8006408:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800640c:	6053      	str	r3, [r2, #4]
 800640e:	e7d9      	b.n	80063c4 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8006410:	4a44      	ldr	r2, [pc, #272]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 8006412:	6813      	ldr	r3, [r2, #0]
 8006414:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006418:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800641a:	f7fc fed3 	bl	80031c4 <HAL_GetTick>
 800641e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006420:	4b40      	ldr	r3, [pc, #256]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8006428:	d0cc      	beq.n	80063c4 <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800642a:	f7fc fecb 	bl	80031c4 <HAL_GetTick>
 800642e:	1b40      	subs	r0, r0, r5
 8006430:	2802      	cmp	r0, #2
 8006432:	d9f5      	bls.n	8006420 <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 8006434:	2003      	movs	r0, #3
 8006436:	e181      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_LSI_DISABLE();
 8006438:	4a3a      	ldr	r2, [pc, #232]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 800643a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800643e:	f023 0301 	bic.w	r3, r3, #1
 8006442:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8006446:	f7fc febd 	bl	80031c4 <HAL_GetTick>
 800644a:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800644c:	4b35      	ldr	r3, [pc, #212]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 800644e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006452:	f013 0f02 	tst.w	r3, #2
 8006456:	d006      	beq.n	8006466 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006458:	f7fc feb4 	bl	80031c4 <HAL_GetTick>
 800645c:	1b40      	subs	r0, r0, r5
 800645e:	2802      	cmp	r0, #2
 8006460:	d9f4      	bls.n	800644c <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 8006462:	2003      	movs	r0, #3
 8006464:	e16a      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006466:	6823      	ldr	r3, [r4, #0]
 8006468:	f013 0f04 	tst.w	r3, #4
 800646c:	f000 8081 	beq.w	8006572 <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006470:	4b2c      	ldr	r3, [pc, #176]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 8006472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006474:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8006478:	d136      	bne.n	80064e8 <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 800647a:	4b2a      	ldr	r3, [pc, #168]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 800647c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800647e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006482:	659a      	str	r2, [r3, #88]	; 0x58
 8006484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800648a:	9301      	str	r3, [sp, #4]
 800648c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800648e:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006490:	4b26      	ldr	r3, [pc, #152]	; (800652c <HAL_RCC_OscConfig+0x2b0>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006498:	d028      	beq.n	80064ec <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800649a:	68a3      	ldr	r3, [r4, #8]
 800649c:	2b01      	cmp	r3, #1
 800649e:	d039      	beq.n	8006514 <HAL_RCC_OscConfig+0x298>
 80064a0:	2b05      	cmp	r3, #5
 80064a2:	d045      	beq.n	8006530 <HAL_RCC_OscConfig+0x2b4>
 80064a4:	4b1f      	ldr	r3, [pc, #124]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 80064a6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80064aa:	f022 0201 	bic.w	r2, r2, #1
 80064ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80064b2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80064b6:	f022 0204 	bic.w	r2, r2, #4
 80064ba:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80064be:	68a3      	ldr	r3, [r4, #8]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d043      	beq.n	800654c <HAL_RCC_OscConfig+0x2d0>
      tickstart = HAL_GetTick();
 80064c4:	f7fc fe7e 	bl	80031c4 <HAL_GetTick>
 80064c8:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80064ca:	4b16      	ldr	r3, [pc, #88]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 80064cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064d0:	f013 0f02 	tst.w	r3, #2
 80064d4:	d14c      	bne.n	8006570 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064d6:	f7fc fe75 	bl	80031c4 <HAL_GetTick>
 80064da:	1b80      	subs	r0, r0, r6
 80064dc:	f241 3388 	movw	r3, #5000	; 0x1388
 80064e0:	4298      	cmp	r0, r3
 80064e2:	d9f2      	bls.n	80064ca <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 80064e4:	2003      	movs	r0, #3
 80064e6:	e129      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
    FlagStatus       pwrclkchanged = RESET;
 80064e8:	2500      	movs	r5, #0
 80064ea:	e7d1      	b.n	8006490 <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80064ec:	4a0f      	ldr	r2, [pc, #60]	; (800652c <HAL_RCC_OscConfig+0x2b0>)
 80064ee:	6813      	ldr	r3, [r2, #0]
 80064f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064f4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80064f6:	f7fc fe65 	bl	80031c4 <HAL_GetTick>
 80064fa:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80064fc:	4b0b      	ldr	r3, [pc, #44]	; (800652c <HAL_RCC_OscConfig+0x2b0>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006504:	d1c9      	bne.n	800649a <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006506:	f7fc fe5d 	bl	80031c4 <HAL_GetTick>
 800650a:	1b80      	subs	r0, r0, r6
 800650c:	2802      	cmp	r0, #2
 800650e:	d9f5      	bls.n	80064fc <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 8006510:	2003      	movs	r0, #3
 8006512:	e113      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006514:	4a03      	ldr	r2, [pc, #12]	; (8006524 <HAL_RCC_OscConfig+0x2a8>)
 8006516:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800651a:	f043 0301 	orr.w	r3, r3, #1
 800651e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006522:	e7cc      	b.n	80064be <HAL_RCC_OscConfig+0x242>
 8006524:	40021000 	.word	0x40021000
 8006528:	20000028 	.word	0x20000028
 800652c:	40007000 	.word	0x40007000
 8006530:	4b8a      	ldr	r3, [pc, #552]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 8006532:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006536:	f042 0204 	orr.w	r2, r2, #4
 800653a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800653e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006542:	f042 0201 	orr.w	r2, r2, #1
 8006546:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800654a:	e7b8      	b.n	80064be <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 800654c:	f7fc fe3a 	bl	80031c4 <HAL_GetTick>
 8006550:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006552:	4b82      	ldr	r3, [pc, #520]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 8006554:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006558:	f013 0f02 	tst.w	r3, #2
 800655c:	d008      	beq.n	8006570 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800655e:	f7fc fe31 	bl	80031c4 <HAL_GetTick>
 8006562:	1b80      	subs	r0, r0, r6
 8006564:	f241 3388 	movw	r3, #5000	; 0x1388
 8006568:	4298      	cmp	r0, r3
 800656a:	d9f2      	bls.n	8006552 <HAL_RCC_OscConfig+0x2d6>
          return HAL_TIMEOUT;
 800656c:	2003      	movs	r0, #3
 800656e:	e0e5      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
    if (pwrclkchanged == SET)
 8006570:	b9e5      	cbnz	r5, 80065ac <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006572:	6823      	ldr	r3, [r4, #0]
 8006574:	f013 0f20 	tst.w	r3, #32
 8006578:	d035      	beq.n	80065e6 <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800657a:	69a3      	ldr	r3, [r4, #24]
 800657c:	b1e3      	cbz	r3, 80065b8 <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 800657e:	4a77      	ldr	r2, [pc, #476]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 8006580:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8006584:	f043 0301 	orr.w	r3, r3, #1
 8006588:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 800658c:	f7fc fe1a 	bl	80031c4 <HAL_GetTick>
 8006590:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006592:	4b72      	ldr	r3, [pc, #456]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 8006594:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006598:	f013 0f02 	tst.w	r3, #2
 800659c:	d123      	bne.n	80065e6 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800659e:	f7fc fe11 	bl	80031c4 <HAL_GetTick>
 80065a2:	1b40      	subs	r0, r0, r5
 80065a4:	2802      	cmp	r0, #2
 80065a6:	d9f4      	bls.n	8006592 <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 80065a8:	2003      	movs	r0, #3
 80065aa:	e0c7      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_PWR_CLK_DISABLE();
 80065ac:	4a6b      	ldr	r2, [pc, #428]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 80065ae:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80065b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065b4:	6593      	str	r3, [r2, #88]	; 0x58
 80065b6:	e7dc      	b.n	8006572 <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 80065b8:	4a68      	ldr	r2, [pc, #416]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 80065ba:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 80065be:	f023 0301 	bic.w	r3, r3, #1
 80065c2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 80065c6:	f7fc fdfd 	bl	80031c4 <HAL_GetTick>
 80065ca:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80065cc:	4b63      	ldr	r3, [pc, #396]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 80065ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80065d2:	f013 0f02 	tst.w	r3, #2
 80065d6:	d006      	beq.n	80065e6 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80065d8:	f7fc fdf4 	bl	80031c4 <HAL_GetTick>
 80065dc:	1b40      	subs	r0, r0, r5
 80065de:	2802      	cmp	r0, #2
 80065e0:	d9f4      	bls.n	80065cc <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 80065e2:	2003      	movs	r0, #3
 80065e4:	e0aa      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80065e6:	69e3      	ldr	r3, [r4, #28]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	f000 80a6 	beq.w	800673a <HAL_RCC_OscConfig+0x4be>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80065ee:	4a5b      	ldr	r2, [pc, #364]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 80065f0:	6892      	ldr	r2, [r2, #8]
 80065f2:	f002 020c 	and.w	r2, r2, #12
 80065f6:	2a0c      	cmp	r2, #12
 80065f8:	d069      	beq.n	80066ce <HAL_RCC_OscConfig+0x452>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80065fa:	2b02      	cmp	r3, #2
 80065fc:	d01d      	beq.n	800663a <HAL_RCC_OscConfig+0x3be>
        __HAL_RCC_PLL_DISABLE();
 80065fe:	4b57      	ldr	r3, [pc, #348]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006606:	601a      	str	r2, [r3, #0]
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006608:	68da      	ldr	r2, [r3, #12]
 800660a:	f022 0203 	bic.w	r2, r2, #3
 800660e:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006610:	68da      	ldr	r2, [r3, #12]
 8006612:	f022 7288 	bic.w	r2, r2, #17825792	; 0x1100000
 8006616:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800661a:	60da      	str	r2, [r3, #12]
        tickstart = HAL_GetTick();
 800661c:	f7fc fdd2 	bl	80031c4 <HAL_GetTick>
 8006620:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006622:	4b4e      	ldr	r3, [pc, #312]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800662a:	d04e      	beq.n	80066ca <HAL_RCC_OscConfig+0x44e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800662c:	f7fc fdca 	bl	80031c4 <HAL_GetTick>
 8006630:	1b00      	subs	r0, r0, r4
 8006632:	2802      	cmp	r0, #2
 8006634:	d9f5      	bls.n	8006622 <HAL_RCC_OscConfig+0x3a6>
            return HAL_TIMEOUT;
 8006636:	2003      	movs	r0, #3
 8006638:	e080      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_PLL_DISABLE();
 800663a:	4a48      	ldr	r2, [pc, #288]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 800663c:	6813      	ldr	r3, [r2, #0]
 800663e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006642:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006644:	f7fc fdbe 	bl	80031c4 <HAL_GetTick>
 8006648:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800664a:	4b44      	ldr	r3, [pc, #272]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8006652:	d006      	beq.n	8006662 <HAL_RCC_OscConfig+0x3e6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006654:	f7fc fdb6 	bl	80031c4 <HAL_GetTick>
 8006658:	1b40      	subs	r0, r0, r5
 800665a:	2802      	cmp	r0, #2
 800665c:	d9f5      	bls.n	800664a <HAL_RCC_OscConfig+0x3ce>
            return HAL_TIMEOUT;
 800665e:	2003      	movs	r0, #3
 8006660:	e06c      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006662:	4a3e      	ldr	r2, [pc, #248]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 8006664:	68d3      	ldr	r3, [r2, #12]
 8006666:	493e      	ldr	r1, [pc, #248]	; (8006760 <HAL_RCC_OscConfig+0x4e4>)
 8006668:	4019      	ands	r1, r3
 800666a:	6a23      	ldr	r3, [r4, #32]
 800666c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800666e:	3801      	subs	r0, #1
 8006670:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8006674:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8006676:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800667a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800667c:	0840      	lsrs	r0, r0, #1
 800667e:	3801      	subs	r0, #1
 8006680:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8006684:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8006686:	0840      	lsrs	r0, r0, #1
 8006688:	3801      	subs	r0, #1
 800668a:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 800668e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8006690:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 8006694:	430b      	orrs	r3, r1
 8006696:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8006698:	6813      	ldr	r3, [r2, #0]
 800669a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800669e:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80066a0:	68d3      	ldr	r3, [r2, #12]
 80066a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80066a6:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 80066a8:	f7fc fd8c 	bl	80031c4 <HAL_GetTick>
 80066ac:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066ae:	4b2b      	ldr	r3, [pc, #172]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80066b6:	d106      	bne.n	80066c6 <HAL_RCC_OscConfig+0x44a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066b8:	f7fc fd84 	bl	80031c4 <HAL_GetTick>
 80066bc:	1b00      	subs	r0, r0, r4
 80066be:	2802      	cmp	r0, #2
 80066c0:	d9f5      	bls.n	80066ae <HAL_RCC_OscConfig+0x432>
            return HAL_TIMEOUT;
 80066c2:	2003      	movs	r0, #3
 80066c4:	e03a      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
  return HAL_OK;
 80066c6:	2000      	movs	r0, #0
 80066c8:	e038      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
 80066ca:	2000      	movs	r0, #0
 80066cc:	e036      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d036      	beq.n	8006740 <HAL_RCC_OscConfig+0x4c4>
      temp_pllckcfg = RCC->PLLCFGR;
 80066d2:	4b22      	ldr	r3, [pc, #136]	; (800675c <HAL_RCC_OscConfig+0x4e0>)
 80066d4:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066d6:	f003 0103 	and.w	r1, r3, #3
 80066da:	6a22      	ldr	r2, [r4, #32]
 80066dc:	4291      	cmp	r1, r2
 80066de:	d131      	bne.n	8006744 <HAL_RCC_OscConfig+0x4c8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80066e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80066e4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80066e6:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066e8:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80066ec:	d12c      	bne.n	8006748 <HAL_RCC_OscConfig+0x4cc>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80066ee:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80066f2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80066f4:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80066f8:	d128      	bne.n	800674c <HAL_RCC_OscConfig+0x4d0>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80066fa:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80066fe:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006700:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8006704:	d124      	bne.n	8006750 <HAL_RCC_OscConfig+0x4d4>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006706:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 800670a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800670c:	0852      	lsrs	r2, r2, #1
 800670e:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006710:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8006714:	d11e      	bne.n	8006754 <HAL_RCC_OscConfig+0x4d8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006716:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 800671a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800671c:	0852      	lsrs	r2, r2, #1
 800671e:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006720:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8006724:	d118      	bne.n	8006758 <HAL_RCC_OscConfig+0x4dc>
  return HAL_OK;
 8006726:	2000      	movs	r0, #0
 8006728:	e008      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
    return HAL_ERROR;
 800672a:	2001      	movs	r0, #1
}
 800672c:	4770      	bx	lr
        return HAL_ERROR;
 800672e:	2001      	movs	r0, #1
 8006730:	e004      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
        return HAL_ERROR;
 8006732:	2001      	movs	r0, #1
 8006734:	e002      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
          return HAL_ERROR;
 8006736:	2001      	movs	r0, #1
 8006738:	e000      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
  return HAL_OK;
 800673a:	2000      	movs	r0, #0
}
 800673c:	b002      	add	sp, #8
 800673e:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8006740:	2001      	movs	r0, #1
 8006742:	e7fb      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
        return HAL_ERROR;
 8006744:	2001      	movs	r0, #1
 8006746:	e7f9      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
 8006748:	2001      	movs	r0, #1
 800674a:	e7f7      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
 800674c:	2001      	movs	r0, #1
 800674e:	e7f5      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
 8006750:	2001      	movs	r0, #1
 8006752:	e7f3      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
 8006754:	2001      	movs	r0, #1
 8006756:	e7f1      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
 8006758:	2001      	movs	r0, #1
 800675a:	e7ef      	b.n	800673c <HAL_RCC_OscConfig+0x4c0>
 800675c:	40021000 	.word	0x40021000
 8006760:	019f800c 	.word	0x019f800c

08006764 <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006764:	4b1e      	ldr	r3, [pc, #120]	; (80067e0 <HAL_RCC_GetSysClockFreq+0x7c>)
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	f003 030c 	and.w	r3, r3, #12
 800676c:	2b04      	cmp	r3, #4
 800676e:	d033      	beq.n	80067d8 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006770:	4b1b      	ldr	r3, [pc, #108]	; (80067e0 <HAL_RCC_GetSysClockFreq+0x7c>)
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	f003 030c 	and.w	r3, r3, #12
 8006778:	2b08      	cmp	r3, #8
 800677a:	d02f      	beq.n	80067dc <HAL_RCC_GetSysClockFreq+0x78>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800677c:	4b18      	ldr	r3, [pc, #96]	; (80067e0 <HAL_RCC_GetSysClockFreq+0x7c>)
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	f003 030c 	and.w	r3, r3, #12
 8006784:	2b0c      	cmp	r3, #12
 8006786:	d001      	beq.n	800678c <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 8006788:	2000      	movs	r0, #0
}
 800678a:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800678c:	4b14      	ldr	r3, [pc, #80]	; (80067e0 <HAL_RCC_GetSysClockFreq+0x7c>)
 800678e:	68da      	ldr	r2, [r3, #12]
 8006790:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006794:	68d8      	ldr	r0, [r3, #12]
 8006796:	f3c0 1003 	ubfx	r0, r0, #4, #4
 800679a:	1c43      	adds	r3, r0, #1
    switch (pllsource)
 800679c:	2a03      	cmp	r2, #3
 800679e:	d011      	beq.n	80067c4 <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80067a0:	4810      	ldr	r0, [pc, #64]	; (80067e4 <HAL_RCC_GetSysClockFreq+0x80>)
 80067a2:	fbb0 f0f3 	udiv	r0, r0, r3
 80067a6:	4b0e      	ldr	r3, [pc, #56]	; (80067e0 <HAL_RCC_GetSysClockFreq+0x7c>)
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	f3c3 2306 	ubfx	r3, r3, #8, #7
 80067ae:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80067b2:	4b0b      	ldr	r3, [pc, #44]	; (80067e0 <HAL_RCC_GetSysClockFreq+0x7c>)
 80067b4:	68db      	ldr	r3, [r3, #12]
 80067b6:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80067ba:	3301      	adds	r3, #1
 80067bc:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80067be:	fbb0 f0f3 	udiv	r0, r0, r3
 80067c2:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80067c4:	4808      	ldr	r0, [pc, #32]	; (80067e8 <HAL_RCC_GetSysClockFreq+0x84>)
 80067c6:	fbb0 f0f3 	udiv	r0, r0, r3
 80067ca:	4b05      	ldr	r3, [pc, #20]	; (80067e0 <HAL_RCC_GetSysClockFreq+0x7c>)
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	f3c3 2306 	ubfx	r3, r3, #8, #7
 80067d2:	fb03 f000 	mul.w	r0, r3, r0
      break;
 80067d6:	e7ec      	b.n	80067b2 <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 80067d8:	4802      	ldr	r0, [pc, #8]	; (80067e4 <HAL_RCC_GetSysClockFreq+0x80>)
 80067da:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 80067dc:	4802      	ldr	r0, [pc, #8]	; (80067e8 <HAL_RCC_GetSysClockFreq+0x84>)
 80067de:	4770      	bx	lr
 80067e0:	40021000 	.word	0x40021000
 80067e4:	00f42400 	.word	0x00f42400
 80067e8:	007a1200 	.word	0x007a1200

080067ec <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80067ec:	2800      	cmp	r0, #0
 80067ee:	f000 80e6 	beq.w	80069be <HAL_RCC_ClockConfig+0x1d2>
{
 80067f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067f4:	460c      	mov	r4, r1
 80067f6:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80067f8:	4b74      	ldr	r3, [pc, #464]	; (80069cc <HAL_RCC_ClockConfig+0x1e0>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f003 030f 	and.w	r3, r3, #15
 8006800:	428b      	cmp	r3, r1
 8006802:	d20b      	bcs.n	800681c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006804:	4a71      	ldr	r2, [pc, #452]	; (80069cc <HAL_RCC_ClockConfig+0x1e0>)
 8006806:	6813      	ldr	r3, [r2, #0]
 8006808:	f023 030f 	bic.w	r3, r3, #15
 800680c:	430b      	orrs	r3, r1
 800680e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006810:	6813      	ldr	r3, [r2, #0]
 8006812:	f003 030f 	and.w	r3, r3, #15
 8006816:	428b      	cmp	r3, r1
 8006818:	f040 80d3 	bne.w	80069c2 <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800681c:	682e      	ldr	r6, [r5, #0]
 800681e:	f016 0601 	ands.w	r6, r6, #1
 8006822:	d05f      	beq.n	80068e4 <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006824:	686b      	ldr	r3, [r5, #4]
 8006826:	2b03      	cmp	r3, #3
 8006828:	d02f      	beq.n	800688a <HAL_RCC_ClockConfig+0x9e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800682a:	2b02      	cmp	r3, #2
 800682c:	d04d      	beq.n	80068ca <HAL_RCC_ClockConfig+0xde>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800682e:	4b68      	ldr	r3, [pc, #416]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8006836:	f000 80c6 	beq.w	80069c6 <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 800683a:	f7ff ff93 	bl	8006764 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 800683e:	4b65      	ldr	r3, [pc, #404]	; (80069d4 <HAL_RCC_ClockConfig+0x1e8>)
 8006840:	4298      	cmp	r0, r3
 8006842:	d94d      	bls.n	80068e0 <HAL_RCC_ClockConfig+0xf4>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006844:	4a62      	ldr	r2, [pc, #392]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 8006846:	6893      	ldr	r3, [r2, #8]
 8006848:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800684c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006850:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006852:	2680      	movs	r6, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006854:	4a5e      	ldr	r2, [pc, #376]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 8006856:	6893      	ldr	r3, [r2, #8]
 8006858:	f023 0303 	bic.w	r3, r3, #3
 800685c:	6869      	ldr	r1, [r5, #4]
 800685e:	430b      	orrs	r3, r1
 8006860:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8006862:	f7fc fcaf 	bl	80031c4 <HAL_GetTick>
 8006866:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006868:	4b59      	ldr	r3, [pc, #356]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	f003 030c 	and.w	r3, r3, #12
 8006870:	686a      	ldr	r2, [r5, #4]
 8006872:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8006876:	d035      	beq.n	80068e4 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006878:	f7fc fca4 	bl	80031c4 <HAL_GetTick>
 800687c:	1bc0      	subs	r0, r0, r7
 800687e:	f241 3388 	movw	r3, #5000	; 0x1388
 8006882:	4298      	cmp	r0, r3
 8006884:	d9f0      	bls.n	8006868 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 8006886:	2003      	movs	r0, #3
 8006888:	e078      	b.n	800697c <HAL_RCC_ClockConfig+0x190>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800688a:	4b51      	ldr	r3, [pc, #324]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8006892:	d101      	bne.n	8006898 <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 8006894:	2001      	movs	r0, #1
 8006896:	e071      	b.n	800697c <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006898:	f7ff fcc4 	bl	8006224 <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 800689c:	4b4d      	ldr	r3, [pc, #308]	; (80069d4 <HAL_RCC_ClockConfig+0x1e8>)
 800689e:	4298      	cmp	r0, r3
 80068a0:	d91a      	bls.n	80068d8 <HAL_RCC_ClockConfig+0xec>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80068a2:	4b4b      	ldr	r3, [pc, #300]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 80068aa:	d005      	beq.n	80068b8 <HAL_RCC_ClockConfig+0xcc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80068ac:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80068ae:	f016 0602 	ands.w	r6, r6, #2
 80068b2:	d0cf      	beq.n	8006854 <HAL_RCC_ClockConfig+0x68>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80068b4:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80068b6:	b98b      	cbnz	r3, 80068dc <HAL_RCC_ClockConfig+0xf0>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80068b8:	4a45      	ldr	r2, [pc, #276]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 80068ba:	6893      	ldr	r3, [r2, #8]
 80068bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80068c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80068c6:	2680      	movs	r6, #128	; 0x80
 80068c8:	e7c4      	b.n	8006854 <HAL_RCC_ClockConfig+0x68>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80068ca:	4b41      	ldr	r3, [pc, #260]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80068d2:	d1b2      	bne.n	800683a <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 80068d4:	2001      	movs	r0, #1
 80068d6:	e051      	b.n	800697c <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80068d8:	2600      	movs	r6, #0
 80068da:	e7bb      	b.n	8006854 <HAL_RCC_ClockConfig+0x68>
 80068dc:	2600      	movs	r6, #0
 80068de:	e7b9      	b.n	8006854 <HAL_RCC_ClockConfig+0x68>
 80068e0:	2600      	movs	r6, #0
 80068e2:	e7b7      	b.n	8006854 <HAL_RCC_ClockConfig+0x68>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068e4:	682b      	ldr	r3, [r5, #0]
 80068e6:	f013 0f02 	tst.w	r3, #2
 80068ea:	d048      	beq.n	800697e <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068ec:	f013 0f04 	tst.w	r3, #4
 80068f0:	d004      	beq.n	80068fc <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068f2:	4a37      	ldr	r2, [pc, #220]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 80068f4:	6893      	ldr	r3, [r2, #8]
 80068f6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80068fa:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068fc:	682b      	ldr	r3, [r5, #0]
 80068fe:	f013 0f08 	tst.w	r3, #8
 8006902:	d006      	beq.n	8006912 <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006904:	4a32      	ldr	r2, [pc, #200]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 8006906:	6893      	ldr	r3, [r2, #8]
 8006908:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800690c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006910:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006912:	4a2f      	ldr	r2, [pc, #188]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 8006914:	6893      	ldr	r3, [r2, #8]
 8006916:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800691a:	68a9      	ldr	r1, [r5, #8]
 800691c:	430b      	orrs	r3, r1
 800691e:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006920:	4b2a      	ldr	r3, [pc, #168]	; (80069cc <HAL_RCC_ClockConfig+0x1e0>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f003 030f 	and.w	r3, r3, #15
 8006928:	42a3      	cmp	r3, r4
 800692a:	d830      	bhi.n	800698e <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800692c:	682b      	ldr	r3, [r5, #0]
 800692e:	f013 0f04 	tst.w	r3, #4
 8006932:	d006      	beq.n	8006942 <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006934:	4a26      	ldr	r2, [pc, #152]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 8006936:	6893      	ldr	r3, [r2, #8]
 8006938:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800693c:	68e9      	ldr	r1, [r5, #12]
 800693e:	430b      	orrs	r3, r1
 8006940:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006942:	682b      	ldr	r3, [r5, #0]
 8006944:	f013 0f08 	tst.w	r3, #8
 8006948:	d007      	beq.n	800695a <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800694a:	4a21      	ldr	r2, [pc, #132]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 800694c:	6893      	ldr	r3, [r2, #8]
 800694e:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8006952:	6929      	ldr	r1, [r5, #16]
 8006954:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006958:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800695a:	f7ff ff03 	bl	8006764 <HAL_RCC_GetSysClockFreq>
 800695e:	4b1c      	ldr	r3, [pc, #112]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006966:	4a1c      	ldr	r2, [pc, #112]	; (80069d8 <HAL_RCC_ClockConfig+0x1ec>)
 8006968:	5cd3      	ldrb	r3, [r2, r3]
 800696a:	f003 031f 	and.w	r3, r3, #31
 800696e:	40d8      	lsrs	r0, r3
 8006970:	4b1a      	ldr	r3, [pc, #104]	; (80069dc <HAL_RCC_ClockConfig+0x1f0>)
 8006972:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8006974:	4b1a      	ldr	r3, [pc, #104]	; (80069e0 <HAL_RCC_ClockConfig+0x1f4>)
 8006976:	6818      	ldr	r0, [r3, #0]
 8006978:	f7fc fbe0 	bl	800313c <HAL_InitTick>
}
 800697c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 800697e:	2e80      	cmp	r6, #128	; 0x80
 8006980:	d1ce      	bne.n	8006920 <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006982:	4a13      	ldr	r2, [pc, #76]	; (80069d0 <HAL_RCC_ClockConfig+0x1e4>)
 8006984:	6893      	ldr	r3, [r2, #8]
 8006986:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800698a:	6093      	str	r3, [r2, #8]
 800698c:	e7c8      	b.n	8006920 <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800698e:	4a0f      	ldr	r2, [pc, #60]	; (80069cc <HAL_RCC_ClockConfig+0x1e0>)
 8006990:	6813      	ldr	r3, [r2, #0]
 8006992:	f023 030f 	bic.w	r3, r3, #15
 8006996:	4323      	orrs	r3, r4
 8006998:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800699a:	f7fc fc13 	bl	80031c4 <HAL_GetTick>
 800699e:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069a0:	4b0a      	ldr	r3, [pc, #40]	; (80069cc <HAL_RCC_ClockConfig+0x1e0>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f003 030f 	and.w	r3, r3, #15
 80069a8:	42a3      	cmp	r3, r4
 80069aa:	d0bf      	beq.n	800692c <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069ac:	f7fc fc0a 	bl	80031c4 <HAL_GetTick>
 80069b0:	1b80      	subs	r0, r0, r6
 80069b2:	f241 3388 	movw	r3, #5000	; 0x1388
 80069b6:	4298      	cmp	r0, r3
 80069b8:	d9f2      	bls.n	80069a0 <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 80069ba:	2003      	movs	r0, #3
 80069bc:	e7de      	b.n	800697c <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 80069be:	2001      	movs	r0, #1
}
 80069c0:	4770      	bx	lr
      return HAL_ERROR;
 80069c2:	2001      	movs	r0, #1
 80069c4:	e7da      	b.n	800697c <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 80069c6:	2001      	movs	r0, #1
 80069c8:	e7d8      	b.n	800697c <HAL_RCC_ClockConfig+0x190>
 80069ca:	bf00      	nop
 80069cc:	40022000 	.word	0x40022000
 80069d0:	40021000 	.word	0x40021000
 80069d4:	04c4b400 	.word	0x04c4b400
 80069d8:	0800f5d0 	.word	0x0800f5d0
 80069dc:	20000020 	.word	0x20000020
 80069e0:	20000028 	.word	0x20000028

080069e4 <HAL_RCC_GetHCLKFreq>:
}
 80069e4:	4b01      	ldr	r3, [pc, #4]	; (80069ec <HAL_RCC_GetHCLKFreq+0x8>)
 80069e6:	6818      	ldr	r0, [r3, #0]
 80069e8:	4770      	bx	lr
 80069ea:	bf00      	nop
 80069ec:	20000020 	.word	0x20000020

080069f0 <HAL_RCC_GetPCLK1Freq>:
{
 80069f0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80069f2:	f7ff fff7 	bl	80069e4 <HAL_RCC_GetHCLKFreq>
 80069f6:	4b05      	ldr	r3, [pc, #20]	; (8006a0c <HAL_RCC_GetPCLK1Freq+0x1c>)
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80069fe:	4a04      	ldr	r2, [pc, #16]	; (8006a10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a00:	5cd3      	ldrb	r3, [r2, r3]
 8006a02:	f003 031f 	and.w	r3, r3, #31
}
 8006a06:	40d8      	lsrs	r0, r3
 8006a08:	bd08      	pop	{r3, pc}
 8006a0a:	bf00      	nop
 8006a0c:	40021000 	.word	0x40021000
 8006a10:	0800f5e0 	.word	0x0800f5e0

08006a14 <HAL_RCC_GetPCLK2Freq>:
{
 8006a14:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006a16:	f7ff ffe5 	bl	80069e4 <HAL_RCC_GetHCLKFreq>
 8006a1a:	4b05      	ldr	r3, [pc, #20]	; (8006a30 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8006a22:	4a04      	ldr	r2, [pc, #16]	; (8006a34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a24:	5cd3      	ldrb	r3, [r2, r3]
 8006a26:	f003 031f 	and.w	r3, r3, #31
}
 8006a2a:	40d8      	lsrs	r0, r3
 8006a2c:	bd08      	pop	{r3, pc}
 8006a2e:	bf00      	nop
 8006a30:	40021000 	.word	0x40021000
 8006a34:	0800f5e0 	.word	0x0800f5e0

08006a38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006a3e:	6803      	ldr	r3, [r0, #0]
 8006a40:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8006a44:	d06e      	beq.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0xec>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a46:	4b35      	ldr	r3, [pc, #212]	; (8006b1c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8006a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a4a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8006a4e:	d11e      	bne.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a50:	4b32      	ldr	r3, [pc, #200]	; (8006b1c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8006a52:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006a54:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006a58:	659a      	str	r2, [r3, #88]	; 0x58
 8006a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a60:	9301      	str	r3, [sp, #4]
 8006a62:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006a64:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006a66:	4a2e      	ldr	r2, [pc, #184]	; (8006b20 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006a68:	6813      	ldr	r3, [r2, #0]
 8006a6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a6e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006a70:	f7fc fba8 	bl	80031c4 <HAL_GetTick>
 8006a74:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006a76:	4b2a      	ldr	r3, [pc, #168]	; (8006b20 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006a7e:	d108      	bne.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a80:	f7fc fba0 	bl	80031c4 <HAL_GetTick>
 8006a84:	1b40      	subs	r0, r0, r5
 8006a86:	2802      	cmp	r0, #2
 8006a88:	d9f5      	bls.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 8006a8a:	2503      	movs	r5, #3
 8006a8c:	e002      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 8006a8e:	2600      	movs	r6, #0
 8006a90:	e7e9      	b.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006a92:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 8006a94:	bb45      	cbnz	r5, 8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006a96:	4b21      	ldr	r3, [pc, #132]	; (8006b1c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8006a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006a9c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8006aa0:	d015      	beq.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x96>
 8006aa2:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d012      	beq.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006aa8:	4a1c      	ldr	r2, [pc, #112]	; (8006b1c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8006aaa:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006aae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006ab2:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8006ab6:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8006aba:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006abe:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8006ac2:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8006ac6:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006aca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006ace:	f013 0f01 	tst.w	r3, #1
 8006ad2:	d110      	bne.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 8006ad4:	b945      	cbnz	r5, 8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ad6:	4a11      	ldr	r2, [pc, #68]	; (8006b1c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8006ad8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006adc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ae0:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8006ae2:	430b      	orrs	r3, r1
 8006ae4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ae8:	b1ee      	cbz	r6, 8006b26 <HAL_RCCEx_PeriphCLKConfig+0xee>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006aea:	4a0c      	ldr	r2, [pc, #48]	; (8006b1c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8006aec:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8006aee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006af2:	6593      	str	r3, [r2, #88]	; 0x58
 8006af4:	e017      	b.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0xee>
        tickstart = HAL_GetTick();
 8006af6:	f7fc fb65 	bl	80031c4 <HAL_GetTick>
 8006afa:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006afc:	4b07      	ldr	r3, [pc, #28]	; (8006b1c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8006afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b02:	f013 0f02 	tst.w	r3, #2
 8006b06:	d1e5      	bne.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b08:	f7fc fb5c 	bl	80031c4 <HAL_GetTick>
 8006b0c:	1bc0      	subs	r0, r0, r7
 8006b0e:	f241 3388 	movw	r3, #5000	; 0x1388
 8006b12:	4298      	cmp	r0, r3
 8006b14:	d9f2      	bls.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 8006b16:	2503      	movs	r5, #3
 8006b18:	e7dc      	b.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8006b1a:	bf00      	nop
 8006b1c:	40021000 	.word	0x40021000
 8006b20:	40007000 	.word	0x40007000
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006b24:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006b26:	6823      	ldr	r3, [r4, #0]
 8006b28:	f013 0f01 	tst.w	r3, #1
 8006b2c:	d008      	beq.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006b2e:	4a9f      	ldr	r2, [pc, #636]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006b30:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006b34:	f023 0303 	bic.w	r3, r3, #3
 8006b38:	6861      	ldr	r1, [r4, #4]
 8006b3a:	430b      	orrs	r3, r1
 8006b3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006b40:	6823      	ldr	r3, [r4, #0]
 8006b42:	f013 0f02 	tst.w	r3, #2
 8006b46:	d008      	beq.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006b48:	4a98      	ldr	r2, [pc, #608]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006b4a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006b4e:	f023 030c 	bic.w	r3, r3, #12
 8006b52:	68a1      	ldr	r1, [r4, #8]
 8006b54:	430b      	orrs	r3, r1
 8006b56:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006b5a:	6823      	ldr	r3, [r4, #0]
 8006b5c:	f013 0f04 	tst.w	r3, #4
 8006b60:	d008      	beq.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006b62:	4a92      	ldr	r2, [pc, #584]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006b64:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006b68:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8006b6c:	68e1      	ldr	r1, [r4, #12]
 8006b6e:	430b      	orrs	r3, r1
 8006b70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006b74:	6823      	ldr	r3, [r4, #0]
 8006b76:	f013 0f08 	tst.w	r3, #8
 8006b7a:	d008      	beq.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006b7c:	4a8b      	ldr	r2, [pc, #556]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006b7e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006b82:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006b86:	6921      	ldr	r1, [r4, #16]
 8006b88:	430b      	orrs	r3, r1
 8006b8a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006b8e:	6823      	ldr	r3, [r4, #0]
 8006b90:	f013 0f10 	tst.w	r3, #16
 8006b94:	d008      	beq.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006b96:	4a85      	ldr	r2, [pc, #532]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006b98:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006b9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ba0:	6961      	ldr	r1, [r4, #20]
 8006ba2:	430b      	orrs	r3, r1
 8006ba4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006ba8:	6823      	ldr	r3, [r4, #0]
 8006baa:	f013 0f20 	tst.w	r3, #32
 8006bae:	d008      	beq.n	8006bc2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006bb0:	4a7e      	ldr	r2, [pc, #504]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006bb2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006bb6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006bba:	69a1      	ldr	r1, [r4, #24]
 8006bbc:	430b      	orrs	r3, r1
 8006bbe:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006bc2:	6823      	ldr	r3, [r4, #0]
 8006bc4:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006bc8:	d008      	beq.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006bca:	4a78      	ldr	r2, [pc, #480]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006bcc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006bd0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006bd4:	69e1      	ldr	r1, [r4, #28]
 8006bd6:	430b      	orrs	r3, r1
 8006bd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006bdc:	6823      	ldr	r3, [r4, #0]
 8006bde:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006be2:	d008      	beq.n	8006bf6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006be4:	4a71      	ldr	r2, [pc, #452]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006be6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006bea:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8006bee:	6a21      	ldr	r1, [r4, #32]
 8006bf0:	430b      	orrs	r3, r1
 8006bf2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006bf6:	6823      	ldr	r3, [r4, #0]
 8006bf8:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006bfc:	d008      	beq.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006bfe:	4a6b      	ldr	r2, [pc, #428]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c00:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006c04:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8006c08:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006c0a:	430b      	orrs	r3, r1
 8006c0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006c10:	6823      	ldr	r3, [r4, #0]
 8006c12:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006c16:	d008      	beq.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006c18:	4a64      	ldr	r2, [pc, #400]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c1a:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8006c1e:	f023 0303 	bic.w	r3, r3, #3
 8006c22:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006c24:	430b      	orrs	r3, r1
 8006c26:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006c2a:	6823      	ldr	r3, [r4, #0]
 8006c2c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8006c30:	d008      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x20c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006c32:	4a5e      	ldr	r2, [pc, #376]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c34:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006c38:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8006c3c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006c3e:	430b      	orrs	r3, r1
 8006c40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006c44:	6823      	ldr	r3, [r4, #0]
 8006c46:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8006c4a:	d00c      	beq.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x22e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006c4c:	4a57      	ldr	r2, [pc, #348]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c4e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006c52:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006c56:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006c58:	430b      	orrs	r3, r1
 8006c5a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006c5e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006c60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c64:	d079      	beq.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0x322>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006c66:	6823      	ldr	r3, [r4, #0]
 8006c68:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8006c6c:	d00c      	beq.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006c6e:	4a4f      	ldr	r2, [pc, #316]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c70:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006c74:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8006c78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c7a:	430b      	orrs	r3, r1
 8006c7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006c80:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c86:	d06d      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006c88:	6823      	ldr	r3, [r4, #0]
 8006c8a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8006c8e:	d00c      	beq.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006c90:	4a46      	ldr	r2, [pc, #280]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c92:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006c96:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8006c9a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006c9c:	430b      	orrs	r3, r1
 8006c9e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006ca2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006ca4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006ca8:	d061      	beq.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x336>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006caa:	6823      	ldr	r3, [r4, #0]
 8006cac:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8006cb0:	d00c      	beq.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006cb2:	4a3e      	ldr	r2, [pc, #248]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006cb4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006cb8:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8006cbc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006cbe:	430b      	orrs	r3, r1
 8006cc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006cc4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006cc6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006cca:	d055      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x340>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006ccc:	6823      	ldr	r3, [r4, #0]
 8006cce:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8006cd2:	d00c      	beq.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006cd4:	4a35      	ldr	r2, [pc, #212]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006cd6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006cda:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8006cde:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006ce0:	430b      	orrs	r3, r1
 8006ce2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006ce6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ce8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006cec:	d049      	beq.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x34a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006cee:	6823      	ldr	r3, [r4, #0]
 8006cf0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8006cf4:	d00c      	beq.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006cf6:	4a2d      	ldr	r2, [pc, #180]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006cf8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006cfc:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8006d00:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006d02:	430b      	orrs	r3, r1
 8006d04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006d08:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006d0a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006d0e:	d03d      	beq.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x354>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006d10:	6823      	ldr	r3, [r4, #0]
 8006d12:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8006d16:	d00c      	beq.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006d18:	4a24      	ldr	r2, [pc, #144]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006d1a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006d1e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006d22:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006d24:	430b      	orrs	r3, r1
 8006d26:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006d2a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d30:	d031      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x35e>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006d32:	6823      	ldr	r3, [r4, #0]
 8006d34:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8006d38:	d00c      	beq.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006d3a:	4a1c      	ldr	r2, [pc, #112]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006d3c:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8006d40:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006d44:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006d46:	430b      	orrs	r3, r1
 8006d48:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006d4c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006d4e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006d52:	d025      	beq.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x368>
  }

#endif /* QUADSPI */

  return status;
}
 8006d54:	4628      	mov	r0, r5
 8006d56:	b003      	add	sp, #12
 8006d58:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d5a:	68d3      	ldr	r3, [r2, #12]
 8006d5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d60:	60d3      	str	r3, [r2, #12]
 8006d62:	e780      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d64:	68d3      	ldr	r3, [r2, #12]
 8006d66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d6a:	60d3      	str	r3, [r2, #12]
 8006d6c:	e78c      	b.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d6e:	68d3      	ldr	r3, [r2, #12]
 8006d70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d74:	60d3      	str	r3, [r2, #12]
 8006d76:	e798      	b.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x272>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d78:	68d3      	ldr	r3, [r2, #12]
 8006d7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d7e:	60d3      	str	r3, [r2, #12]
 8006d80:	e7a4      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x294>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d82:	68d3      	ldr	r3, [r2, #12]
 8006d84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d88:	60d3      	str	r3, [r2, #12]
 8006d8a:	e7b0      	b.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006d8c:	68d3      	ldr	r3, [r2, #12]
 8006d8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d92:	60d3      	str	r3, [r2, #12]
 8006d94:	e7bc      	b.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006d96:	68d3      	ldr	r3, [r2, #12]
 8006d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d9c:	60d3      	str	r3, [r2, #12]
 8006d9e:	e7c8      	b.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006da0:	68d3      	ldr	r3, [r2, #12]
 8006da2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006da6:	60d3      	str	r3, [r2, #12]
 8006da8:	e7d4      	b.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8006daa:	bf00      	nop
 8006dac:	40021000 	.word	0x40021000

08006db0 <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006db0:	2800      	cmp	r0, #0
 8006db2:	d06f      	beq.n	8006e94 <HAL_SPI_Init+0xe4>
{
 8006db4:	b510      	push	{r4, lr}
 8006db6:	4604      	mov	r4, r0
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006db8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006dba:	b933      	cbnz	r3, 8006dca <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006dbc:	6843      	ldr	r3, [r0, #4]
 8006dbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006dc2:	d005      	beq.n	8006dd0 <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	61c3      	str	r3, [r0, #28]
 8006dc8:	e002      	b.n	8006dd0 <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006dce:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	62a3      	str	r3, [r4, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006dd4:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d052      	beq.n	8006e82 <HAL_SPI_Init+0xd2>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006ddc:	2302      	movs	r3, #2
 8006dde:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006de2:	6822      	ldr	r2, [r4, #0]
 8006de4:	6813      	ldr	r3, [r2, #0]
 8006de6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006dea:	6013      	str	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006dec:	68e3      	ldr	r3, [r4, #12]
 8006dee:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006df2:	d94c      	bls.n	8006e8e <HAL_SPI_Init+0xde>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006df4:	2200      	movs	r2, #0
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006df6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006dfa:	d004      	beq.n	8006e06 <HAL_SPI_Init+0x56>
 8006dfc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006e00:	d001      	beq.n	8006e06 <HAL_SPI_Init+0x56>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e02:	2300      	movs	r3, #0
 8006e04:	62a3      	str	r3, [r4, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006e06:	6863      	ldr	r3, [r4, #4]
 8006e08:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8006e0c:	68a1      	ldr	r1, [r4, #8]
 8006e0e:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 8006e12:	430b      	orrs	r3, r1
 8006e14:	6921      	ldr	r1, [r4, #16]
 8006e16:	f001 0102 	and.w	r1, r1, #2
 8006e1a:	430b      	orrs	r3, r1
 8006e1c:	6961      	ldr	r1, [r4, #20]
 8006e1e:	f001 0101 	and.w	r1, r1, #1
 8006e22:	430b      	orrs	r3, r1
 8006e24:	69a1      	ldr	r1, [r4, #24]
 8006e26:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8006e2a:	430b      	orrs	r3, r1
 8006e2c:	69e1      	ldr	r1, [r4, #28]
 8006e2e:	f001 0138 	and.w	r1, r1, #56	; 0x38
 8006e32:	430b      	orrs	r3, r1
 8006e34:	6a21      	ldr	r1, [r4, #32]
 8006e36:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8006e3a:	430b      	orrs	r3, r1
 8006e3c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006e3e:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8006e42:	6820      	ldr	r0, [r4, #0]
 8006e44:	430b      	orrs	r3, r1
 8006e46:	6003      	str	r3, [r0, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006e48:	8b63      	ldrh	r3, [r4, #26]
 8006e4a:	f003 0304 	and.w	r3, r3, #4
 8006e4e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006e50:	f001 0110 	and.w	r1, r1, #16
 8006e54:	430b      	orrs	r3, r1
 8006e56:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e58:	f001 0108 	and.w	r1, r1, #8
 8006e5c:	430b      	orrs	r3, r1
 8006e5e:	68e1      	ldr	r1, [r4, #12]
 8006e60:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 8006e64:	430b      	orrs	r3, r1
 8006e66:	6821      	ldr	r1, [r4, #0]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006e6c:	6822      	ldr	r2, [r4, #0]
 8006e6e:	69d3      	ldr	r3, [r2, #28]
 8006e70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e74:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006e76:	2000      	movs	r0, #0
 8006e78:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
}
 8006e80:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8006e82:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8006e86:	4620      	mov	r0, r4
 8006e88:	f7fb fa7a 	bl	8002380 <HAL_SPI_MspInit>
 8006e8c:	e7a6      	b.n	8006ddc <HAL_SPI_Init+0x2c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006e8e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006e92:	e7b0      	b.n	8006df6 <HAL_SPI_Init+0x46>
    return HAL_ERROR;
 8006e94:	2001      	movs	r0, #1
}
 8006e96:	4770      	bx	lr

08006e98 <HAL_SRAM_Init>:
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8006e98:	b340      	cbz	r0, 8006eec <HAL_SRAM_Init+0x54>
{
 8006e9a:	b570      	push	{r4, r5, r6, lr}
 8006e9c:	460e      	mov	r6, r1
 8006e9e:	4615      	mov	r5, r2
 8006ea0:	4604      	mov	r4, r0
  {
    return HAL_ERROR;
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8006ea2:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8006ea6:	b1e3      	cbz	r3, 8006ee2 <HAL_SRAM_Init+0x4a>
    HAL_SRAM_MspInit(hsram);
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006ea8:	4621      	mov	r1, r4
 8006eaa:	f851 0b08 	ldr.w	r0, [r1], #8
 8006eae:	f001 f87d 	bl	8007fac <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8006eb2:	68a2      	ldr	r2, [r4, #8]
 8006eb4:	4631      	mov	r1, r6
 8006eb6:	6820      	ldr	r0, [r4, #0]
 8006eb8:	f001 f8e8 	bl	800808c <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8006ebc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006ebe:	68a2      	ldr	r2, [r4, #8]
 8006ec0:	4629      	mov	r1, r5
 8006ec2:	6860      	ldr	r0, [r4, #4]
 8006ec4:	f001 f915 	bl	80080f2 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8006ec8:	6822      	ldr	r2, [r4, #0]
 8006eca:	68a1      	ldr	r1, [r4, #8]
 8006ecc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006ed0:	f043 0301 	orr.w	r3, r3, #1
 8006ed4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8006ede:	2000      	movs	r0, #0
}
 8006ee0:	bd70      	pop	{r4, r5, r6, pc}
    hsram->Lock = HAL_UNLOCKED;
 8006ee2:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_SRAM_MspInit(hsram);
 8006ee6:	f7fa fd71 	bl	80019cc <HAL_SRAM_MspInit>
 8006eea:	e7dd      	b.n	8006ea8 <HAL_SRAM_Init+0x10>
    return HAL_ERROR;
 8006eec:	2001      	movs	r0, #1
}
 8006eee:	4770      	bx	lr

08006ef0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ef0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ef2:	6a03      	ldr	r3, [r0, #32]
 8006ef4:	f023 0301 	bic.w	r3, r3, #1
 8006ef8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006efa:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006efc:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006efe:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f00:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006f04:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f08:	680c      	ldr	r4, [r1, #0]
 8006f0a:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f0c:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f10:	688c      	ldr	r4, [r1, #8]
 8006f12:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f14:	4c21      	ldr	r4, [pc, #132]	; (8006f9c <TIM_OC1_SetConfig+0xac>)
 8006f16:	42a0      	cmp	r0, r4
 8006f18:	d013      	beq.n	8006f42 <TIM_OC1_SetConfig+0x52>
 8006f1a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006f1e:	42a0      	cmp	r0, r4
 8006f20:	d00f      	beq.n	8006f42 <TIM_OC1_SetConfig+0x52>
 8006f22:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8006f26:	42a0      	cmp	r0, r4
 8006f28:	d00b      	beq.n	8006f42 <TIM_OC1_SetConfig+0x52>
 8006f2a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006f2e:	42a0      	cmp	r0, r4
 8006f30:	d007      	beq.n	8006f42 <TIM_OC1_SetConfig+0x52>
 8006f32:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006f36:	42a0      	cmp	r0, r4
 8006f38:	d003      	beq.n	8006f42 <TIM_OC1_SetConfig+0x52>
 8006f3a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006f3e:	42a0      	cmp	r0, r4
 8006f40:	d105      	bne.n	8006f4e <TIM_OC1_SetConfig+0x5e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f42:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f46:	68cc      	ldr	r4, [r1, #12]
 8006f48:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f4a:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f4e:	4c13      	ldr	r4, [pc, #76]	; (8006f9c <TIM_OC1_SetConfig+0xac>)
 8006f50:	42a0      	cmp	r0, r4
 8006f52:	d013      	beq.n	8006f7c <TIM_OC1_SetConfig+0x8c>
 8006f54:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006f58:	42a0      	cmp	r0, r4
 8006f5a:	d00f      	beq.n	8006f7c <TIM_OC1_SetConfig+0x8c>
 8006f5c:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8006f60:	42a0      	cmp	r0, r4
 8006f62:	d00b      	beq.n	8006f7c <TIM_OC1_SetConfig+0x8c>
 8006f64:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006f68:	42a0      	cmp	r0, r4
 8006f6a:	d007      	beq.n	8006f7c <TIM_OC1_SetConfig+0x8c>
 8006f6c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006f70:	42a0      	cmp	r0, r4
 8006f72:	d003      	beq.n	8006f7c <TIM_OC1_SetConfig+0x8c>
 8006f74:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006f78:	42a0      	cmp	r0, r4
 8006f7a:	d107      	bne.n	8006f8c <TIM_OC1_SetConfig+0x9c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006f7c:	f425 7c40 	bic.w	ip, r5, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006f80:	694c      	ldr	r4, [r1, #20]
 8006f82:	ea44 0c0c 	orr.w	ip, r4, ip
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f86:	698d      	ldr	r5, [r1, #24]
 8006f88:	ea45 050c 	orr.w	r5, r5, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f8c:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f8e:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f90:	684a      	ldr	r2, [r1, #4]
 8006f92:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f94:	6203      	str	r3, [r0, #32]
}
 8006f96:	bc30      	pop	{r4, r5}
 8006f98:	4770      	bx	lr
 8006f9a:	bf00      	nop
 8006f9c:	40012c00 	.word	0x40012c00

08006fa0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fa0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006fa2:	6a03      	ldr	r3, [r0, #32]
 8006fa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006fa8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006faa:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fac:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fae:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006fb0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006fb4:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006fb8:	680d      	ldr	r5, [r1, #0]
 8006fba:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006fbc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006fc0:	688d      	ldr	r5, [r1, #8]
 8006fc2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006fc6:	4d1c      	ldr	r5, [pc, #112]	; (8007038 <TIM_OC3_SetConfig+0x98>)
 8006fc8:	42a8      	cmp	r0, r5
 8006fca:	d007      	beq.n	8006fdc <TIM_OC3_SetConfig+0x3c>
 8006fcc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006fd0:	42a8      	cmp	r0, r5
 8006fd2:	d003      	beq.n	8006fdc <TIM_OC3_SetConfig+0x3c>
 8006fd4:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8006fd8:	42a8      	cmp	r0, r5
 8006fda:	d106      	bne.n	8006fea <TIM_OC3_SetConfig+0x4a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006fdc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006fe0:	68cd      	ldr	r5, [r1, #12]
 8006fe2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006fe6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fea:	4d13      	ldr	r5, [pc, #76]	; (8007038 <TIM_OC3_SetConfig+0x98>)
 8006fec:	42a8      	cmp	r0, r5
 8006fee:	d013      	beq.n	8007018 <TIM_OC3_SetConfig+0x78>
 8006ff0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006ff4:	42a8      	cmp	r0, r5
 8006ff6:	d00f      	beq.n	8007018 <TIM_OC3_SetConfig+0x78>
 8006ff8:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006ffc:	42a8      	cmp	r0, r5
 8006ffe:	d00b      	beq.n	8007018 <TIM_OC3_SetConfig+0x78>
 8007000:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007004:	42a8      	cmp	r0, r5
 8007006:	d007      	beq.n	8007018 <TIM_OC3_SetConfig+0x78>
 8007008:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800700c:	42a8      	cmp	r0, r5
 800700e:	d003      	beq.n	8007018 <TIM_OC3_SetConfig+0x78>
 8007010:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007014:	42a8      	cmp	r0, r5
 8007016:	d107      	bne.n	8007028 <TIM_OC3_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007018:	f424 5c40 	bic.w	ip, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800701c:	694c      	ldr	r4, [r1, #20]
 800701e:	ea4c 1c04 	orr.w	ip, ip, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007022:	698c      	ldr	r4, [r1, #24]
 8007024:	ea4c 1404 	orr.w	r4, ip, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007028:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800702a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800702c:	684a      	ldr	r2, [r1, #4]
 800702e:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007030:	6203      	str	r3, [r0, #32]
}
 8007032:	bc30      	pop	{r4, r5}
 8007034:	4770      	bx	lr
 8007036:	bf00      	nop
 8007038:	40012c00 	.word	0x40012c00

0800703c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800703c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800703e:	6a03      	ldr	r3, [r0, #32]
 8007040:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007044:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007046:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007048:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800704a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800704c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8007050:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007054:	680d      	ldr	r5, [r1, #0]
 8007056:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800705a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800705e:	688d      	ldr	r5, [r1, #8]
 8007060:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007064:	4d1b      	ldr	r5, [pc, #108]	; (80070d4 <TIM_OC4_SetConfig+0x98>)
 8007066:	42a8      	cmp	r0, r5
 8007068:	d007      	beq.n	800707a <TIM_OC4_SetConfig+0x3e>
 800706a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800706e:	42a8      	cmp	r0, r5
 8007070:	d003      	beq.n	800707a <TIM_OC4_SetConfig+0x3e>
 8007072:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8007076:	42a8      	cmp	r0, r5
 8007078:	d106      	bne.n	8007088 <TIM_OC4_SetConfig+0x4c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800707a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800707e:	68cd      	ldr	r5, [r1, #12]
 8007080:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007084:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007088:	4d12      	ldr	r5, [pc, #72]	; (80070d4 <TIM_OC4_SetConfig+0x98>)
 800708a:	42a8      	cmp	r0, r5
 800708c:	d013      	beq.n	80070b6 <TIM_OC4_SetConfig+0x7a>
 800708e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007092:	42a8      	cmp	r0, r5
 8007094:	d00f      	beq.n	80070b6 <TIM_OC4_SetConfig+0x7a>
 8007096:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800709a:	42a8      	cmp	r0, r5
 800709c:	d00b      	beq.n	80070b6 <TIM_OC4_SetConfig+0x7a>
 800709e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80070a2:	42a8      	cmp	r0, r5
 80070a4:	d007      	beq.n	80070b6 <TIM_OC4_SetConfig+0x7a>
 80070a6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80070aa:	42a8      	cmp	r0, r5
 80070ac:	d003      	beq.n	80070b6 <TIM_OC4_SetConfig+0x7a>
 80070ae:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80070b2:	42a8      	cmp	r0, r5
 80070b4:	d107      	bne.n	80070c6 <TIM_OC4_SetConfig+0x8a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80070b6:	f424 4c40 	bic.w	ip, r4, #49152	; 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80070ba:	694c      	ldr	r4, [r1, #20]
 80070bc:	ea4c 1c84 	orr.w	ip, ip, r4, lsl #6
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80070c0:	698c      	ldr	r4, [r1, #24]
 80070c2:	ea4c 1484 	orr.w	r4, ip, r4, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070c6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070c8:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80070ca:	684a      	ldr	r2, [r1, #4]
 80070cc:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070ce:	6203      	str	r3, [r0, #32]
}
 80070d0:	bc30      	pop	{r4, r5}
 80070d2:	4770      	bx	lr
 80070d4:	40012c00 	.word	0x40012c00

080070d8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80070d8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80070da:	6a03      	ldr	r3, [r0, #32]
 80070dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070e0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070e2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070e4:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80070e6:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80070e8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80070ec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070f0:	680d      	ldr	r5, [r1, #0]
 80070f2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80070f4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80070f8:	688d      	ldr	r5, [r1, #8]
 80070fa:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070fe:	4d11      	ldr	r5, [pc, #68]	; (8007144 <TIM_OC5_SetConfig+0x6c>)
 8007100:	42a8      	cmp	r0, r5
 8007102:	d013      	beq.n	800712c <TIM_OC5_SetConfig+0x54>
 8007104:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007108:	42a8      	cmp	r0, r5
 800710a:	d00f      	beq.n	800712c <TIM_OC5_SetConfig+0x54>
 800710c:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8007110:	42a8      	cmp	r0, r5
 8007112:	d00b      	beq.n	800712c <TIM_OC5_SetConfig+0x54>
 8007114:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007118:	42a8      	cmp	r0, r5
 800711a:	d007      	beq.n	800712c <TIM_OC5_SetConfig+0x54>
 800711c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007120:	42a8      	cmp	r0, r5
 8007122:	d003      	beq.n	800712c <TIM_OC5_SetConfig+0x54>
 8007124:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007128:	42a8      	cmp	r0, r5
 800712a:	d104      	bne.n	8007136 <TIM_OC5_SetConfig+0x5e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800712c:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007130:	694d      	ldr	r5, [r1, #20]
 8007132:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007136:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007138:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800713a:	684a      	ldr	r2, [r1, #4]
 800713c:	6482      	str	r2, [r0, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800713e:	6203      	str	r3, [r0, #32]
}
 8007140:	bc30      	pop	{r4, r5}
 8007142:	4770      	bx	lr
 8007144:	40012c00 	.word	0x40012c00

08007148 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007148:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800714a:	6a03      	ldr	r3, [r0, #32]
 800714c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007150:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007152:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007154:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007156:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007158:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800715c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007160:	680d      	ldr	r5, [r1, #0]
 8007162:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007166:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800716a:	688d      	ldr	r5, [r1, #8]
 800716c:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007170:	4d11      	ldr	r5, [pc, #68]	; (80071b8 <TIM_OC6_SetConfig+0x70>)
 8007172:	42a8      	cmp	r0, r5
 8007174:	d013      	beq.n	800719e <TIM_OC6_SetConfig+0x56>
 8007176:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800717a:	42a8      	cmp	r0, r5
 800717c:	d00f      	beq.n	800719e <TIM_OC6_SetConfig+0x56>
 800717e:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8007182:	42a8      	cmp	r0, r5
 8007184:	d00b      	beq.n	800719e <TIM_OC6_SetConfig+0x56>
 8007186:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800718a:	42a8      	cmp	r0, r5
 800718c:	d007      	beq.n	800719e <TIM_OC6_SetConfig+0x56>
 800718e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007192:	42a8      	cmp	r0, r5
 8007194:	d003      	beq.n	800719e <TIM_OC6_SetConfig+0x56>
 8007196:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800719a:	42a8      	cmp	r0, r5
 800719c:	d104      	bne.n	80071a8 <TIM_OC6_SetConfig+0x60>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800719e:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80071a2:	694d      	ldr	r5, [r1, #20]
 80071a4:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071a8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80071aa:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80071ac:	684a      	ldr	r2, [r1, #4]
 80071ae:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071b0:	6203      	str	r3, [r0, #32]
}
 80071b2:	bc30      	pop	{r4, r5}
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop
 80071b8:	40012c00 	.word	0x40012c00

080071bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071bc:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80071be:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071c0:	6a04      	ldr	r4, [r0, #32]
 80071c2:	f024 0401 	bic.w	r4, r4, #1
 80071c6:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071c8:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80071ca:	f024 0cf0 	bic.w	ip, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80071ce:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80071d2:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80071d6:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80071d8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80071da:	6203      	str	r3, [r0, #32]
}
 80071dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071e0:	4770      	bx	lr

080071e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071e2:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071e4:	6a04      	ldr	r4, [r0, #32]
 80071e6:	f024 0410 	bic.w	r4, r4, #16
 80071ea:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071ec:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80071ee:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80071f0:	f424 4c70 	bic.w	ip, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80071f4:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80071fc:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007200:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8007202:	6203      	str	r3, [r0, #32]
}
 8007204:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007208:	4770      	bx	lr

0800720a <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800720a:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800720c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007210:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007214:	430b      	orrs	r3, r1
 8007216:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800721a:	6083      	str	r3, [r0, #8]
}
 800721c:	4770      	bx	lr

0800721e <HAL_TIM_PWM_MspInit>:
}
 800721e:	4770      	bx	lr

08007220 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8007220:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007222:	4a36      	ldr	r2, [pc, #216]	; (80072fc <TIM_Base_SetConfig+0xdc>)
 8007224:	4290      	cmp	r0, r2
 8007226:	d016      	beq.n	8007256 <TIM_Base_SetConfig+0x36>
 8007228:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800722c:	d013      	beq.n	8007256 <TIM_Base_SetConfig+0x36>
 800722e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8007232:	4290      	cmp	r0, r2
 8007234:	d00f      	beq.n	8007256 <TIM_Base_SetConfig+0x36>
 8007236:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800723a:	4290      	cmp	r0, r2
 800723c:	d00b      	beq.n	8007256 <TIM_Base_SetConfig+0x36>
 800723e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007242:	4290      	cmp	r0, r2
 8007244:	d007      	beq.n	8007256 <TIM_Base_SetConfig+0x36>
 8007246:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800724a:	4290      	cmp	r0, r2
 800724c:	d003      	beq.n	8007256 <TIM_Base_SetConfig+0x36>
 800724e:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8007252:	4290      	cmp	r0, r2
 8007254:	d103      	bne.n	800725e <TIM_Base_SetConfig+0x3e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800725a:	684a      	ldr	r2, [r1, #4]
 800725c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800725e:	4a27      	ldr	r2, [pc, #156]	; (80072fc <TIM_Base_SetConfig+0xdc>)
 8007260:	4290      	cmp	r0, r2
 8007262:	d022      	beq.n	80072aa <TIM_Base_SetConfig+0x8a>
 8007264:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8007268:	d01f      	beq.n	80072aa <TIM_Base_SetConfig+0x8a>
 800726a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800726e:	4290      	cmp	r0, r2
 8007270:	d01b      	beq.n	80072aa <TIM_Base_SetConfig+0x8a>
 8007272:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007276:	4290      	cmp	r0, r2
 8007278:	d017      	beq.n	80072aa <TIM_Base_SetConfig+0x8a>
 800727a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800727e:	4290      	cmp	r0, r2
 8007280:	d013      	beq.n	80072aa <TIM_Base_SetConfig+0x8a>
 8007282:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8007286:	4290      	cmp	r0, r2
 8007288:	d00f      	beq.n	80072aa <TIM_Base_SetConfig+0x8a>
 800728a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800728e:	4290      	cmp	r0, r2
 8007290:	d00b      	beq.n	80072aa <TIM_Base_SetConfig+0x8a>
 8007292:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007296:	4290      	cmp	r0, r2
 8007298:	d007      	beq.n	80072aa <TIM_Base_SetConfig+0x8a>
 800729a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800729e:	4290      	cmp	r0, r2
 80072a0:	d003      	beq.n	80072aa <TIM_Base_SetConfig+0x8a>
 80072a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80072a6:	4290      	cmp	r0, r2
 80072a8:	d103      	bne.n	80072b2 <TIM_Base_SetConfig+0x92>
    tmpcr1 &= ~TIM_CR1_CKD;
 80072aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072ae:	68ca      	ldr	r2, [r1, #12]
 80072b0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072b6:	694a      	ldr	r2, [r1, #20]
 80072b8:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80072ba:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072bc:	688b      	ldr	r3, [r1, #8]
 80072be:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80072c0:	680b      	ldr	r3, [r1, #0]
 80072c2:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072c4:	4b0d      	ldr	r3, [pc, #52]	; (80072fc <TIM_Base_SetConfig+0xdc>)
 80072c6:	4298      	cmp	r0, r3
 80072c8:	d013      	beq.n	80072f2 <TIM_Base_SetConfig+0xd2>
 80072ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072ce:	4298      	cmp	r0, r3
 80072d0:	d00f      	beq.n	80072f2 <TIM_Base_SetConfig+0xd2>
 80072d2:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80072d6:	4298      	cmp	r0, r3
 80072d8:	d00b      	beq.n	80072f2 <TIM_Base_SetConfig+0xd2>
 80072da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80072de:	4298      	cmp	r0, r3
 80072e0:	d007      	beq.n	80072f2 <TIM_Base_SetConfig+0xd2>
 80072e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80072e6:	4298      	cmp	r0, r3
 80072e8:	d003      	beq.n	80072f2 <TIM_Base_SetConfig+0xd2>
 80072ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072ee:	4298      	cmp	r0, r3
 80072f0:	d101      	bne.n	80072f6 <TIM_Base_SetConfig+0xd6>
    TIMx->RCR = Structure->RepetitionCounter;
 80072f2:	690b      	ldr	r3, [r1, #16]
 80072f4:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80072f6:	2301      	movs	r3, #1
 80072f8:	6143      	str	r3, [r0, #20]
}
 80072fa:	4770      	bx	lr
 80072fc:	40012c00 	.word	0x40012c00

08007300 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8007300:	b360      	cbz	r0, 800735c <HAL_TIM_Base_Init+0x5c>
{
 8007302:	b510      	push	{r4, lr}
 8007304:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8007306:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800730a:	b313      	cbz	r3, 8007352 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800730c:	2302      	movs	r3, #2
 800730e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007312:	4621      	mov	r1, r4
 8007314:	f851 0b04 	ldr.w	r0, [r1], #4
 8007318:	f7ff ff82 	bl	8007220 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800731c:	2301      	movs	r3, #1
 800731e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007322:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8007326:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800732a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800732e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8007332:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007336:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800733a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800733e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007342:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8007346:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800734a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800734e:	2000      	movs	r0, #0
}
 8007350:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8007352:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007356:	f7fb f90f 	bl	8002578 <HAL_TIM_Base_MspInit>
 800735a:	e7d7      	b.n	800730c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800735c:	2001      	movs	r0, #1
}
 800735e:	4770      	bx	lr

08007360 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8007360:	b360      	cbz	r0, 80073bc <HAL_TIM_PWM_Init+0x5c>
{
 8007362:	b510      	push	{r4, lr}
 8007364:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8007366:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800736a:	b313      	cbz	r3, 80073b2 <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800736c:	2302      	movs	r3, #2
 800736e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007372:	4621      	mov	r1, r4
 8007374:	f851 0b04 	ldr.w	r0, [r1], #4
 8007378:	f7ff ff52 	bl	8007220 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800737c:	2301      	movs	r3, #1
 800737e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007382:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8007386:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800738a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800738e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8007392:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007396:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800739a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800739e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80073a2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80073a6:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80073aa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80073ae:	2000      	movs	r0, #0
}
 80073b0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80073b2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80073b6:	f7ff ff32 	bl	800721e <HAL_TIM_PWM_MspInit>
 80073ba:	e7d7      	b.n	800736c <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80073bc:	2001      	movs	r0, #1
}
 80073be:	4770      	bx	lr

080073c0 <TIM_OC2_SetConfig>:
{
 80073c0:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073c2:	6a03      	ldr	r3, [r0, #32]
 80073c4:	f023 0310 	bic.w	r3, r3, #16
 80073c8:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80073ca:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80073cc:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80073ce:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80073d0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80073d4:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073d8:	680d      	ldr	r5, [r1, #0]
 80073da:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80073de:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80073e2:	688d      	ldr	r5, [r1, #8]
 80073e4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80073e8:	4d1b      	ldr	r5, [pc, #108]	; (8007458 <TIM_OC2_SetConfig+0x98>)
 80073ea:	42a8      	cmp	r0, r5
 80073ec:	d007      	beq.n	80073fe <TIM_OC2_SetConfig+0x3e>
 80073ee:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80073f2:	42a8      	cmp	r0, r5
 80073f4:	d003      	beq.n	80073fe <TIM_OC2_SetConfig+0x3e>
 80073f6:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80073fa:	42a8      	cmp	r0, r5
 80073fc:	d106      	bne.n	800740c <TIM_OC2_SetConfig+0x4c>
    tmpccer &= ~TIM_CCER_CC2NP;
 80073fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007402:	68cd      	ldr	r5, [r1, #12]
 8007404:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8007408:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800740c:	4d12      	ldr	r5, [pc, #72]	; (8007458 <TIM_OC2_SetConfig+0x98>)
 800740e:	42a8      	cmp	r0, r5
 8007410:	d013      	beq.n	800743a <TIM_OC2_SetConfig+0x7a>
 8007412:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007416:	42a8      	cmp	r0, r5
 8007418:	d00f      	beq.n	800743a <TIM_OC2_SetConfig+0x7a>
 800741a:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800741e:	42a8      	cmp	r0, r5
 8007420:	d00b      	beq.n	800743a <TIM_OC2_SetConfig+0x7a>
 8007422:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007426:	42a8      	cmp	r0, r5
 8007428:	d007      	beq.n	800743a <TIM_OC2_SetConfig+0x7a>
 800742a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800742e:	42a8      	cmp	r0, r5
 8007430:	d003      	beq.n	800743a <TIM_OC2_SetConfig+0x7a>
 8007432:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007436:	42a8      	cmp	r0, r5
 8007438:	d107      	bne.n	800744a <TIM_OC2_SetConfig+0x8a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800743a:	f424 6c40 	bic.w	ip, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800743e:	694c      	ldr	r4, [r1, #20]
 8007440:	ea4c 0c84 	orr.w	ip, ip, r4, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007444:	698c      	ldr	r4, [r1, #24]
 8007446:	ea4c 0484 	orr.w	r4, ip, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 800744a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800744c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800744e:	684a      	ldr	r2, [r1, #4]
 8007450:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8007452:	6203      	str	r3, [r0, #32]
}
 8007454:	bc30      	pop	{r4, r5}
 8007456:	4770      	bx	lr
 8007458:	40012c00 	.word	0x40012c00

0800745c <HAL_TIM_PWM_ConfigChannel>:
{
 800745c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800745e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8007462:	2b01      	cmp	r3, #1
 8007464:	f000 8095 	beq.w	8007592 <HAL_TIM_PWM_ConfigChannel+0x136>
 8007468:	4604      	mov	r4, r0
 800746a:	460d      	mov	r5, r1
 800746c:	2301      	movs	r3, #1
 800746e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8007472:	2a14      	cmp	r2, #20
 8007474:	f200 8088 	bhi.w	8007588 <HAL_TIM_PWM_ConfigChannel+0x12c>
 8007478:	e8df f002 	tbb	[pc, r2]
 800747c:	8686860b 	.word	0x8686860b
 8007480:	8686861f 	.word	0x8686861f
 8007484:	86868634 	.word	0x86868634
 8007488:	86868648 	.word	0x86868648
 800748c:	8686865d 	.word	0x8686865d
 8007490:	71          	.byte	0x71
 8007491:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007492:	6800      	ldr	r0, [r0, #0]
 8007494:	f7ff fd2c 	bl	8006ef0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007498:	6822      	ldr	r2, [r4, #0]
 800749a:	6993      	ldr	r3, [r2, #24]
 800749c:	f043 0308 	orr.w	r3, r3, #8
 80074a0:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80074a2:	6822      	ldr	r2, [r4, #0]
 80074a4:	6993      	ldr	r3, [r2, #24]
 80074a6:	f023 0304 	bic.w	r3, r3, #4
 80074aa:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80074ac:	6822      	ldr	r2, [r4, #0]
 80074ae:	6993      	ldr	r3, [r2, #24]
 80074b0:	6929      	ldr	r1, [r5, #16]
 80074b2:	430b      	orrs	r3, r1
 80074b4:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80074b6:	2000      	movs	r0, #0
      break;
 80074b8:	e067      	b.n	800758a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80074ba:	6800      	ldr	r0, [r0, #0]
 80074bc:	f7ff ff80 	bl	80073c0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80074c0:	6822      	ldr	r2, [r4, #0]
 80074c2:	6993      	ldr	r3, [r2, #24]
 80074c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80074c8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80074ca:	6822      	ldr	r2, [r4, #0]
 80074cc:	6993      	ldr	r3, [r2, #24]
 80074ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80074d2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80074d4:	6822      	ldr	r2, [r4, #0]
 80074d6:	6993      	ldr	r3, [r2, #24]
 80074d8:	6929      	ldr	r1, [r5, #16]
 80074da:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80074de:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80074e0:	2000      	movs	r0, #0
      break;
 80074e2:	e052      	b.n	800758a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80074e4:	6800      	ldr	r0, [r0, #0]
 80074e6:	f7ff fd5b 	bl	8006fa0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80074ea:	6822      	ldr	r2, [r4, #0]
 80074ec:	69d3      	ldr	r3, [r2, #28]
 80074ee:	f043 0308 	orr.w	r3, r3, #8
 80074f2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80074f4:	6822      	ldr	r2, [r4, #0]
 80074f6:	69d3      	ldr	r3, [r2, #28]
 80074f8:	f023 0304 	bic.w	r3, r3, #4
 80074fc:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80074fe:	6822      	ldr	r2, [r4, #0]
 8007500:	69d3      	ldr	r3, [r2, #28]
 8007502:	6929      	ldr	r1, [r5, #16]
 8007504:	430b      	orrs	r3, r1
 8007506:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8007508:	2000      	movs	r0, #0
      break;
 800750a:	e03e      	b.n	800758a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800750c:	6800      	ldr	r0, [r0, #0]
 800750e:	f7ff fd95 	bl	800703c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007512:	6822      	ldr	r2, [r4, #0]
 8007514:	69d3      	ldr	r3, [r2, #28]
 8007516:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800751a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800751c:	6822      	ldr	r2, [r4, #0]
 800751e:	69d3      	ldr	r3, [r2, #28]
 8007520:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007524:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007526:	6822      	ldr	r2, [r4, #0]
 8007528:	69d3      	ldr	r3, [r2, #28]
 800752a:	6929      	ldr	r1, [r5, #16]
 800752c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007530:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8007532:	2000      	movs	r0, #0
      break;
 8007534:	e029      	b.n	800758a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007536:	6800      	ldr	r0, [r0, #0]
 8007538:	f7ff fdce 	bl	80070d8 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800753c:	6822      	ldr	r2, [r4, #0]
 800753e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8007540:	f043 0308 	orr.w	r3, r3, #8
 8007544:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007546:	6822      	ldr	r2, [r4, #0]
 8007548:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800754a:	f023 0304 	bic.w	r3, r3, #4
 800754e:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007550:	6822      	ldr	r2, [r4, #0]
 8007552:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8007554:	6929      	ldr	r1, [r5, #16]
 8007556:	430b      	orrs	r3, r1
 8007558:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 800755a:	2000      	movs	r0, #0
      break;
 800755c:	e015      	b.n	800758a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800755e:	6800      	ldr	r0, [r0, #0]
 8007560:	f7ff fdf2 	bl	8007148 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007564:	6822      	ldr	r2, [r4, #0]
 8007566:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8007568:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800756c:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800756e:	6822      	ldr	r2, [r4, #0]
 8007570:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8007572:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007576:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007578:	6822      	ldr	r2, [r4, #0]
 800757a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800757c:	6929      	ldr	r1, [r5, #16]
 800757e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007582:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8007584:	2000      	movs	r0, #0
      break;
 8007586:	e000      	b.n	800758a <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8007588:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800758a:	2300      	movs	r3, #0
 800758c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8007590:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8007592:	2002      	movs	r0, #2
 8007594:	e7fc      	b.n	8007590 <HAL_TIM_PWM_ConfigChannel+0x134>

08007596 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007596:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007598:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800759a:	f424 4c7f 	bic.w	ip, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800759e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80075a2:	430a      	orrs	r2, r1
 80075a4:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075a8:	6082      	str	r2, [r0, #8]
}
 80075aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80075b0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	f000 809b 	beq.w	80076f0 <HAL_TIM_ConfigClockSource+0x140>
{
 80075ba:	b510      	push	{r4, lr}
 80075bc:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80075be:	2301      	movs	r3, #1
 80075c0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80075c4:	2302      	movs	r3, #2
 80075c6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80075ca:	6802      	ldr	r2, [r0, #0]
 80075cc:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075ce:	4b49      	ldr	r3, [pc, #292]	; (80076f4 <HAL_TIM_ConfigClockSource+0x144>)
 80075d0:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 80075d2:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80075d4:	680b      	ldr	r3, [r1, #0]
 80075d6:	2b70      	cmp	r3, #112	; 0x70
 80075d8:	d061      	beq.n	800769e <HAL_TIM_ConfigClockSource+0xee>
 80075da:	d831      	bhi.n	8007640 <HAL_TIM_ConfigClockSource+0x90>
 80075dc:	2b50      	cmp	r3, #80	; 0x50
 80075de:	d078      	beq.n	80076d2 <HAL_TIM_ConfigClockSource+0x122>
 80075e0:	d90c      	bls.n	80075fc <HAL_TIM_ConfigClockSource+0x4c>
 80075e2:	2b60      	cmp	r3, #96	; 0x60
 80075e4:	d12a      	bne.n	800763c <HAL_TIM_ConfigClockSource+0x8c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80075e6:	68ca      	ldr	r2, [r1, #12]
 80075e8:	6849      	ldr	r1, [r1, #4]
 80075ea:	6820      	ldr	r0, [r4, #0]
 80075ec:	f7ff fdf9 	bl	80071e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075f0:	2160      	movs	r1, #96	; 0x60
 80075f2:	6820      	ldr	r0, [r4, #0]
 80075f4:	f7ff fe09 	bl	800720a <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80075f8:	2000      	movs	r0, #0
      break;
 80075fa:	e038      	b.n	800766e <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 80075fc:	2b40      	cmp	r3, #64	; 0x40
 80075fe:	d10a      	bne.n	8007616 <HAL_TIM_ConfigClockSource+0x66>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007600:	68ca      	ldr	r2, [r1, #12]
 8007602:	6849      	ldr	r1, [r1, #4]
 8007604:	6820      	ldr	r0, [r4, #0]
 8007606:	f7ff fdd9 	bl	80071bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800760a:	2140      	movs	r1, #64	; 0x40
 800760c:	6820      	ldr	r0, [r4, #0]
 800760e:	f7ff fdfc 	bl	800720a <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8007612:	2000      	movs	r0, #0
      break;
 8007614:	e02b      	b.n	800766e <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8007616:	d867      	bhi.n	80076e8 <HAL_TIM_ConfigClockSource+0x138>
 8007618:	2b20      	cmp	r3, #32
 800761a:	d007      	beq.n	800762c <HAL_TIM_ConfigClockSource+0x7c>
 800761c:	d903      	bls.n	8007626 <HAL_TIM_ConfigClockSource+0x76>
 800761e:	2b30      	cmp	r3, #48	; 0x30
 8007620:	d004      	beq.n	800762c <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 8007622:	2001      	movs	r0, #1
 8007624:	e023      	b.n	800766e <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8007626:	b10b      	cbz	r3, 800762c <HAL_TIM_ConfigClockSource+0x7c>
 8007628:	2b10      	cmp	r3, #16
 800762a:	d105      	bne.n	8007638 <HAL_TIM_ConfigClockSource+0x88>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800762c:	4619      	mov	r1, r3
 800762e:	6820      	ldr	r0, [r4, #0]
 8007630:	f7ff fdeb 	bl	800720a <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8007634:	2000      	movs	r0, #0
      break;
 8007636:	e01a      	b.n	800766e <HAL_TIM_ConfigClockSource+0xbe>
      status = HAL_ERROR;
 8007638:	2001      	movs	r0, #1
 800763a:	e018      	b.n	800766e <HAL_TIM_ConfigClockSource+0xbe>
 800763c:	2001      	movs	r0, #1
 800763e:	e016      	b.n	800766e <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8007640:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007644:	d038      	beq.n	80076b8 <HAL_TIM_ConfigClockSource+0x108>
 8007646:	d90e      	bls.n	8007666 <HAL_TIM_ConfigClockSource+0xb6>
 8007648:	4a2b      	ldr	r2, [pc, #172]	; (80076f8 <HAL_TIM_ConfigClockSource+0x148>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d0ee      	beq.n	800762c <HAL_TIM_ConfigClockSource+0x7c>
 800764e:	d915      	bls.n	800767c <HAL_TIM_ConfigClockSource+0xcc>
 8007650:	4a2a      	ldr	r2, [pc, #168]	; (80076fc <HAL_TIM_ConfigClockSource+0x14c>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d0ea      	beq.n	800762c <HAL_TIM_ConfigClockSource+0x7c>
 8007656:	3210      	adds	r2, #16
 8007658:	4293      	cmp	r3, r2
 800765a:	d0e7      	beq.n	800762c <HAL_TIM_ConfigClockSource+0x7c>
 800765c:	3a20      	subs	r2, #32
 800765e:	4293      	cmp	r3, r2
 8007660:	d0e4      	beq.n	800762c <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 8007662:	2001      	movs	r0, #1
 8007664:	e003      	b.n	800766e <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8007666:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800766a:	d13f      	bne.n	80076ec <HAL_TIM_ConfigClockSource+0x13c>
 800766c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800766e:	2301      	movs	r3, #1
 8007670:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8007674:	2300      	movs	r3, #0
 8007676:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800767a:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 800767c:	3a20      	subs	r2, #32
 800767e:	4293      	cmp	r3, r2
 8007680:	d0d4      	beq.n	800762c <HAL_TIM_ConfigClockSource+0x7c>
 8007682:	d904      	bls.n	800768e <HAL_TIM_ConfigClockSource+0xde>
 8007684:	4a1e      	ldr	r2, [pc, #120]	; (8007700 <HAL_TIM_ConfigClockSource+0x150>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d0d0      	beq.n	800762c <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 800768a:	2001      	movs	r0, #1
 800768c:	e7ef      	b.n	800766e <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 800768e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007692:	d0cb      	beq.n	800762c <HAL_TIM_ConfigClockSource+0x7c>
 8007694:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007698:	d0c8      	beq.n	800762c <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 800769a:	2001      	movs	r0, #1
 800769c:	e7e7      	b.n	800766e <HAL_TIM_ConfigClockSource+0xbe>
      TIM_ETR_SetConfig(htim->Instance,
 800769e:	68cb      	ldr	r3, [r1, #12]
 80076a0:	684a      	ldr	r2, [r1, #4]
 80076a2:	6889      	ldr	r1, [r1, #8]
 80076a4:	6820      	ldr	r0, [r4, #0]
 80076a6:	f7ff ff76 	bl	8007596 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80076aa:	6822      	ldr	r2, [r4, #0]
 80076ac:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80076ae:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80076b2:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80076b4:	2000      	movs	r0, #0
      break;
 80076b6:	e7da      	b.n	800766e <HAL_TIM_ConfigClockSource+0xbe>
      TIM_ETR_SetConfig(htim->Instance,
 80076b8:	68cb      	ldr	r3, [r1, #12]
 80076ba:	684a      	ldr	r2, [r1, #4]
 80076bc:	6889      	ldr	r1, [r1, #8]
 80076be:	6820      	ldr	r0, [r4, #0]
 80076c0:	f7ff ff69 	bl	8007596 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80076c4:	6822      	ldr	r2, [r4, #0]
 80076c6:	6893      	ldr	r3, [r2, #8]
 80076c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80076cc:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80076ce:	2000      	movs	r0, #0
      break;
 80076d0:	e7cd      	b.n	800766e <HAL_TIM_ConfigClockSource+0xbe>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076d2:	68ca      	ldr	r2, [r1, #12]
 80076d4:	6849      	ldr	r1, [r1, #4]
 80076d6:	6820      	ldr	r0, [r4, #0]
 80076d8:	f7ff fd70 	bl	80071bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80076dc:	2150      	movs	r1, #80	; 0x50
 80076de:	6820      	ldr	r0, [r4, #0]
 80076e0:	f7ff fd93 	bl	800720a <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80076e4:	2000      	movs	r0, #0
      break;
 80076e6:	e7c2      	b.n	800766e <HAL_TIM_ConfigClockSource+0xbe>
      status = HAL_ERROR;
 80076e8:	2001      	movs	r0, #1
 80076ea:	e7c0      	b.n	800766e <HAL_TIM_ConfigClockSource+0xbe>
 80076ec:	2001      	movs	r0, #1
 80076ee:	e7be      	b.n	800766e <HAL_TIM_ConfigClockSource+0xbe>
  __HAL_LOCK(htim);
 80076f0:	2002      	movs	r0, #2
}
 80076f2:	4770      	bx	lr
 80076f4:	ffce0088 	.word	0xffce0088
 80076f8:	00100040 	.word	0x00100040
 80076fc:	00100060 	.word	0x00100060
 8007700:	00100030 	.word	0x00100030

08007704 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007704:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8007708:	2b01      	cmp	r3, #1
 800770a:	d04c      	beq.n	80077a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
{
 800770c:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 800770e:	2301      	movs	r3, #1
 8007710:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007714:	2302      	movs	r3, #2
 8007716:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800771a:	6802      	ldr	r2, [r0, #0]
 800771c:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800771e:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007720:	4d22      	ldr	r5, [pc, #136]	; (80077ac <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8007722:	42aa      	cmp	r2, r5
 8007724:	d007      	beq.n	8007736 <HAL_TIMEx_MasterConfigSynchronization+0x32>
 8007726:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800772a:	42aa      	cmp	r2, r5
 800772c:	d003      	beq.n	8007736 <HAL_TIMEx_MasterConfigSynchronization+0x32>
 800772e:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8007732:	42aa      	cmp	r2, r5
 8007734:	d103      	bne.n	800773e <HAL_TIMEx_MasterConfigSynchronization+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007736:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800773a:	684d      	ldr	r5, [r1, #4]
 800773c:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800773e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007742:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007746:	680d      	ldr	r5, [r1, #0]
 8007748:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800774a:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800774c:	6803      	ldr	r3, [r0, #0]
 800774e:	4a17      	ldr	r2, [pc, #92]	; (80077ac <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d01a      	beq.n	800778a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007754:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007758:	d017      	beq.n	800778a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800775a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800775e:	4293      	cmp	r3, r2
 8007760:	d013      	beq.n	800778a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007762:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007766:	4293      	cmp	r3, r2
 8007768:	d00f      	beq.n	800778a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800776a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800776e:	4293      	cmp	r3, r2
 8007770:	d00b      	beq.n	800778a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007772:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8007776:	4293      	cmp	r3, r2
 8007778:	d007      	beq.n	800778a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800777a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800777e:	4293      	cmp	r3, r2
 8007780:	d003      	beq.n	800778a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007782:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007786:	4293      	cmp	r3, r2
 8007788:	d104      	bne.n	8007794 <HAL_TIMEx_MasterConfigSynchronization+0x90>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800778a:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800778e:	688a      	ldr	r2, [r1, #8]
 8007790:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007792:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007794:	2301      	movs	r3, #1
 8007796:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800779a:	2300      	movs	r3, #0
 800779c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80077a0:	4618      	mov	r0, r3
}
 80077a2:	bc30      	pop	{r4, r5}
 80077a4:	4770      	bx	lr
  __HAL_LOCK(htim);
 80077a6:	2002      	movs	r0, #2
}
 80077a8:	4770      	bx	lr
 80077aa:	bf00      	nop
 80077ac:	40012c00 	.word	0x40012c00

080077b0 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80077b0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d060      	beq.n	800787a <HAL_TIMEx_ConfigBreakDeadTime+0xca>
{
 80077b8:	b410      	push	{r4}
  __HAL_LOCK(htim);
 80077ba:	2301      	movs	r3, #1
 80077bc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80077c0:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80077c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077c6:	688a      	ldr	r2, [r1, #8]
 80077c8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80077ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077ce:	684a      	ldr	r2, [r1, #4]
 80077d0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80077d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077d6:	680a      	ldr	r2, [r1, #0]
 80077d8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80077da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80077de:	690a      	ldr	r2, [r1, #16]
 80077e0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80077e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80077e6:	694a      	ldr	r2, [r1, #20]
 80077e8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80077ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80077ee:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80077f0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80077f2:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80077f6:	698a      	ldr	r2, [r1, #24]
 80077f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80077fc:	6802      	ldr	r2, [r0, #0]
 80077fe:	4c20      	ldr	r4, [pc, #128]	; (8007880 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 8007800:	42a2      	cmp	r2, r4
 8007802:	d007      	beq.n	8007814 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8007804:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8007808:	42a2      	cmp	r2, r4
 800780a:	d003      	beq.n	8007814 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 800780c:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8007810:	42a2      	cmp	r2, r4
 8007812:	d103      	bne.n	800781c <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007814:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007818:	69cc      	ldr	r4, [r1, #28]
 800781a:	4323      	orrs	r3, r4
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800781c:	4c18      	ldr	r4, [pc, #96]	; (8007880 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 800781e:	42a2      	cmp	r2, r4
 8007820:	d007      	beq.n	8007832 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8007822:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8007826:	42a2      	cmp	r2, r4
 8007828:	d003      	beq.n	8007832 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800782a:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 800782e:	42a2      	cmp	r2, r4
 8007830:	d11b      	bne.n	800786a <HAL_TIMEx_ConfigBreakDeadTime+0xba>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007832:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007836:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8007838:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800783c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007840:	6a0c      	ldr	r4, [r1, #32]
 8007842:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007844:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007848:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800784a:	4323      	orrs	r3, r4

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800784c:	4c0c      	ldr	r4, [pc, #48]	; (8007880 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 800784e:	42a2      	cmp	r2, r4
 8007850:	d007      	beq.n	8007862 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8007852:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8007856:	42a2      	cmp	r2, r4
 8007858:	d003      	beq.n	8007862 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800785a:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 800785e:	42a2      	cmp	r2, r4
 8007860:	d103      	bne.n	800786a <HAL_TIMEx_ConfigBreakDeadTime+0xba>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007862:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007866:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8007868:	430b      	orrs	r3, r1
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800786a:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800786c:	2300      	movs	r3, #0
 800786e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8007872:	4618      	mov	r0, r3
}
 8007874:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007878:	4770      	bx	lr
  __HAL_LOCK(htim);
 800787a:	2002      	movs	r0, #2
}
 800787c:	4770      	bx	lr
 800787e:	bf00      	nop
 8007880:	40012c00 	.word	0x40012c00

08007884 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007884:	b570      	push	{r4, r5, r6, lr}
 8007886:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007888:	6801      	ldr	r1, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800788a:	6883      	ldr	r3, [r0, #8]
 800788c:	6902      	ldr	r2, [r0, #16]
 800788e:	4313      	orrs	r3, r2
 8007890:	6942      	ldr	r2, [r0, #20]
 8007892:	4313      	orrs	r3, r2
 8007894:	69c2      	ldr	r2, [r0, #28]
 8007896:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007898:	6808      	ldr	r0, [r1, #0]
 800789a:	4a96      	ldr	r2, [pc, #600]	; (8007af4 <UART_SetConfig+0x270>)
 800789c:	4002      	ands	r2, r0
 800789e:	4313      	orrs	r3, r2
 80078a0:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078a2:	6822      	ldr	r2, [r4, #0]
 80078a4:	6853      	ldr	r3, [r2, #4]
 80078a6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80078aa:	68e1      	ldr	r1, [r4, #12]
 80078ac:	430b      	orrs	r3, r1
 80078ae:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80078b0:	69a1      	ldr	r1, [r4, #24]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80078b2:	6822      	ldr	r2, [r4, #0]
 80078b4:	4b90      	ldr	r3, [pc, #576]	; (8007af8 <UART_SetConfig+0x274>)
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d001      	beq.n	80078be <UART_SetConfig+0x3a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80078ba:	6a23      	ldr	r3, [r4, #32]
 80078bc:	4319      	orrs	r1, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80078be:	6893      	ldr	r3, [r2, #8]
 80078c0:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80078c4:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80078c8:	430b      	orrs	r3, r1
 80078ca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80078cc:	6822      	ldr	r2, [r4, #0]
 80078ce:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80078d0:	f023 030f 	bic.w	r3, r3, #15
 80078d4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80078d6:	430b      	orrs	r3, r1
 80078d8:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80078da:	6823      	ldr	r3, [r4, #0]
 80078dc:	4a87      	ldr	r2, [pc, #540]	; (8007afc <UART_SetConfig+0x278>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d010      	beq.n	8007904 <UART_SetConfig+0x80>
 80078e2:	4a87      	ldr	r2, [pc, #540]	; (8007b00 <UART_SetConfig+0x27c>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d021      	beq.n	800792c <UART_SetConfig+0xa8>
 80078e8:	4a86      	ldr	r2, [pc, #536]	; (8007b04 <UART_SetConfig+0x280>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d037      	beq.n	800795e <UART_SetConfig+0xda>
 80078ee:	4a86      	ldr	r2, [pc, #536]	; (8007b08 <UART_SetConfig+0x284>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d05c      	beq.n	80079ae <UART_SetConfig+0x12a>
 80078f4:	4a85      	ldr	r2, [pc, #532]	; (8007b0c <UART_SetConfig+0x288>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d06b      	beq.n	80079d2 <UART_SetConfig+0x14e>
 80078fa:	4a7f      	ldr	r2, [pc, #508]	; (8007af8 <UART_SetConfig+0x274>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d07d      	beq.n	80079fc <UART_SetConfig+0x178>
 8007900:	2210      	movs	r2, #16
 8007902:	e03a      	b.n	800797a <UART_SetConfig+0xf6>
 8007904:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 8007908:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800790c:	f002 0203 	and.w	r2, r2, #3
 8007910:	2a03      	cmp	r2, #3
 8007912:	d809      	bhi.n	8007928 <UART_SetConfig+0xa4>
 8007914:	e8df f002 	tbb	[pc, r2]
 8007918:	06870402 	.word	0x06870402
 800791c:	2201      	movs	r2, #1
 800791e:	e02c      	b.n	800797a <UART_SetConfig+0xf6>
 8007920:	2204      	movs	r2, #4
 8007922:	e02a      	b.n	800797a <UART_SetConfig+0xf6>
 8007924:	2208      	movs	r2, #8
 8007926:	e028      	b.n	800797a <UART_SetConfig+0xf6>
 8007928:	2210      	movs	r2, #16
 800792a:	e026      	b.n	800797a <UART_SetConfig+0xf6>
 800792c:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8007930:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8007934:	f002 020c 	and.w	r2, r2, #12
 8007938:	2a0c      	cmp	r2, #12
 800793a:	d80e      	bhi.n	800795a <UART_SetConfig+0xd6>
 800793c:	e8df f002 	tbb	[pc, r2]
 8007940:	0d0d0d07 	.word	0x0d0d0d07
 8007944:	0d0d0d09 	.word	0x0d0d0d09
 8007948:	0d0d0d75 	.word	0x0d0d0d75
 800794c:	0b          	.byte	0x0b
 800794d:	00          	.byte	0x00
 800794e:	2200      	movs	r2, #0
 8007950:	e013      	b.n	800797a <UART_SetConfig+0xf6>
 8007952:	2204      	movs	r2, #4
 8007954:	e011      	b.n	800797a <UART_SetConfig+0xf6>
 8007956:	2208      	movs	r2, #8
 8007958:	e00f      	b.n	800797a <UART_SetConfig+0xf6>
 800795a:	2210      	movs	r2, #16
 800795c:	e00d      	b.n	800797a <UART_SetConfig+0xf6>
 800795e:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8007962:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8007966:	f002 0230 	and.w	r2, r2, #48	; 0x30
 800796a:	2a20      	cmp	r2, #32
 800796c:	d05f      	beq.n	8007a2e <UART_SetConfig+0x1aa>
 800796e:	d81a      	bhi.n	80079a6 <UART_SetConfig+0x122>
 8007970:	2a00      	cmp	r2, #0
 8007972:	d05e      	beq.n	8007a32 <UART_SetConfig+0x1ae>
 8007974:	2a10      	cmp	r2, #16
 8007976:	d15e      	bne.n	8007a36 <UART_SetConfig+0x1b2>
 8007978:	2204      	movs	r2, #4

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800797a:	495f      	ldr	r1, [pc, #380]	; (8007af8 <UART_SetConfig+0x274>)
 800797c:	428b      	cmp	r3, r1
 800797e:	d076      	beq.n	8007a6e <UART_SetConfig+0x1ea>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007980:	69e0      	ldr	r0, [r4, #28]
 8007982:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007986:	f000 80c9 	beq.w	8007b1c <UART_SetConfig+0x298>
      }
    }
  }
  else
  {
    switch (clocksource)
 800798a:	2a08      	cmp	r2, #8
 800798c:	f200 8134 	bhi.w	8007bf8 <UART_SetConfig+0x374>
 8007990:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007994:	011900f7 	.word	0x011900f7
 8007998:	013200f5 	.word	0x013200f5
 800799c:	0132011c 	.word	0x0132011c
 80079a0:	01320132 	.word	0x01320132
 80079a4:	011f      	.short	0x011f
  UART_GETCLOCKSOURCE(huart, clocksource);
 80079a6:	2a30      	cmp	r2, #48	; 0x30
 80079a8:	d147      	bne.n	8007a3a <UART_SetConfig+0x1b6>
 80079aa:	2208      	movs	r2, #8
 80079ac:	e7e5      	b.n	800797a <UART_SetConfig+0xf6>
 80079ae:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 80079b2:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80079b6:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 80079ba:	2a80      	cmp	r2, #128	; 0x80
 80079bc:	d03f      	beq.n	8007a3e <UART_SetConfig+0x1ba>
 80079be:	d804      	bhi.n	80079ca <UART_SetConfig+0x146>
 80079c0:	b3fa      	cbz	r2, 8007a42 <UART_SetConfig+0x1be>
 80079c2:	2a40      	cmp	r2, #64	; 0x40
 80079c4:	d13f      	bne.n	8007a46 <UART_SetConfig+0x1c2>
 80079c6:	2204      	movs	r2, #4
 80079c8:	e7d7      	b.n	800797a <UART_SetConfig+0xf6>
 80079ca:	2ac0      	cmp	r2, #192	; 0xc0
 80079cc:	d13d      	bne.n	8007a4a <UART_SetConfig+0x1c6>
 80079ce:	2208      	movs	r2, #8
 80079d0:	e7d3      	b.n	800797a <UART_SetConfig+0xf6>
 80079d2:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 80079d6:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80079da:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80079de:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80079e2:	d034      	beq.n	8007a4e <UART_SetConfig+0x1ca>
 80079e4:	d805      	bhi.n	80079f2 <UART_SetConfig+0x16e>
 80079e6:	b3a2      	cbz	r2, 8007a52 <UART_SetConfig+0x1ce>
 80079e8:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80079ec:	d133      	bne.n	8007a56 <UART_SetConfig+0x1d2>
 80079ee:	2204      	movs	r2, #4
 80079f0:	e7c3      	b.n	800797a <UART_SetConfig+0xf6>
 80079f2:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80079f6:	d130      	bne.n	8007a5a <UART_SetConfig+0x1d6>
 80079f8:	2208      	movs	r2, #8
 80079fa:	e7be      	b.n	800797a <UART_SetConfig+0xf6>
 80079fc:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 8007a00:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8007a04:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8007a08:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8007a0c:	d027      	beq.n	8007a5e <UART_SetConfig+0x1da>
 8007a0e:	d805      	bhi.n	8007a1c <UART_SetConfig+0x198>
 8007a10:	b33a      	cbz	r2, 8007a62 <UART_SetConfig+0x1de>
 8007a12:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8007a16:	d126      	bne.n	8007a66 <UART_SetConfig+0x1e2>
 8007a18:	2204      	movs	r2, #4
 8007a1a:	e7ae      	b.n	800797a <UART_SetConfig+0xf6>
 8007a1c:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8007a20:	d123      	bne.n	8007a6a <UART_SetConfig+0x1e6>
 8007a22:	2208      	movs	r2, #8
 8007a24:	e7a9      	b.n	800797a <UART_SetConfig+0xf6>
 8007a26:	2202      	movs	r2, #2
 8007a28:	e7a7      	b.n	800797a <UART_SetConfig+0xf6>
 8007a2a:	2202      	movs	r2, #2
 8007a2c:	e7a5      	b.n	800797a <UART_SetConfig+0xf6>
 8007a2e:	2202      	movs	r2, #2
 8007a30:	e7a3      	b.n	800797a <UART_SetConfig+0xf6>
 8007a32:	2200      	movs	r2, #0
 8007a34:	e7a1      	b.n	800797a <UART_SetConfig+0xf6>
 8007a36:	2210      	movs	r2, #16
 8007a38:	e79f      	b.n	800797a <UART_SetConfig+0xf6>
 8007a3a:	2210      	movs	r2, #16
 8007a3c:	e79d      	b.n	800797a <UART_SetConfig+0xf6>
 8007a3e:	2202      	movs	r2, #2
 8007a40:	e79b      	b.n	800797a <UART_SetConfig+0xf6>
 8007a42:	2200      	movs	r2, #0
 8007a44:	e799      	b.n	800797a <UART_SetConfig+0xf6>
 8007a46:	2210      	movs	r2, #16
 8007a48:	e797      	b.n	800797a <UART_SetConfig+0xf6>
 8007a4a:	2210      	movs	r2, #16
 8007a4c:	e795      	b.n	800797a <UART_SetConfig+0xf6>
 8007a4e:	2202      	movs	r2, #2
 8007a50:	e793      	b.n	800797a <UART_SetConfig+0xf6>
 8007a52:	2200      	movs	r2, #0
 8007a54:	e791      	b.n	800797a <UART_SetConfig+0xf6>
 8007a56:	2210      	movs	r2, #16
 8007a58:	e78f      	b.n	800797a <UART_SetConfig+0xf6>
 8007a5a:	2210      	movs	r2, #16
 8007a5c:	e78d      	b.n	800797a <UART_SetConfig+0xf6>
 8007a5e:	2202      	movs	r2, #2
 8007a60:	e78b      	b.n	800797a <UART_SetConfig+0xf6>
 8007a62:	2200      	movs	r2, #0
 8007a64:	e789      	b.n	800797a <UART_SetConfig+0xf6>
 8007a66:	2210      	movs	r2, #16
 8007a68:	e787      	b.n	800797a <UART_SetConfig+0xf6>
 8007a6a:	2210      	movs	r2, #16
 8007a6c:	e785      	b.n	800797a <UART_SetConfig+0xf6>
    switch (clocksource)
 8007a6e:	2a08      	cmp	r2, #8
 8007a70:	f200 80b2 	bhi.w	8007bd8 <UART_SetConfig+0x354>
 8007a74:	e8df f002 	tbb	[pc, r2]
 8007a78:	b03bb008 	.word	0xb03bb008
 8007a7c:	b0b0b038 	.word	0xb0b0b038
 8007a80:	05          	.byte	0x05
 8007a81:	00          	.byte	0x00
 8007a82:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007a86:	e004      	b.n	8007a92 <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a88:	f7fe ffb2 	bl	80069f0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	f000 80a5 	beq.w	8007bdc <UART_SetConfig+0x358>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007a92:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007a94:	4b1e      	ldr	r3, [pc, #120]	; (8007b10 <UART_SetConfig+0x28c>)
 8007a96:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8007a9a:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007a9e:	6865      	ldr	r5, [r4, #4]
 8007aa0:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8007aa4:	4299      	cmp	r1, r3
 8007aa6:	f200 809b 	bhi.w	8007be0 <UART_SetConfig+0x35c>
 8007aaa:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8007aae:	f200 8099 	bhi.w	8007be4 <UART_SetConfig+0x360>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ab2:	2600      	movs	r6, #0
 8007ab4:	4633      	mov	r3, r6
 8007ab6:	4631      	mov	r1, r6
 8007ab8:	f7f9 f90e 	bl	8000cd8 <__aeabi_uldivmod>
 8007abc:	0209      	lsls	r1, r1, #8
 8007abe:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8007ac2:	0200      	lsls	r0, r0, #8
 8007ac4:	086b      	lsrs	r3, r5, #1
 8007ac6:	18c0      	adds	r0, r0, r3
 8007ac8:	462a      	mov	r2, r5
 8007aca:	4633      	mov	r3, r6
 8007acc:	f141 0100 	adc.w	r1, r1, #0
 8007ad0:	f7f9 f902 	bl	8000cd8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007ad4:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8007ad8:	4b0e      	ldr	r3, [pc, #56]	; (8007b14 <UART_SetConfig+0x290>)
 8007ada:	429a      	cmp	r2, r3
 8007adc:	f200 8084 	bhi.w	8007be8 <UART_SetConfig+0x364>
          huart->Instance->BRR = usartdiv;
 8007ae0:	6823      	ldr	r3, [r4, #0]
 8007ae2:	60d8      	str	r0, [r3, #12]
 8007ae4:	4630      	mov	r0, r6
 8007ae6:	e065      	b.n	8007bb4 <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetSysClockFreq();
 8007ae8:	f7fe fe3c 	bl	8006764 <HAL_RCC_GetSysClockFreq>
        break;
 8007aec:	e7ce      	b.n	8007a8c <UART_SetConfig+0x208>
        pclk = (uint32_t) HSI_VALUE;
 8007aee:	480a      	ldr	r0, [pc, #40]	; (8007b18 <UART_SetConfig+0x294>)
 8007af0:	e7cf      	b.n	8007a92 <UART_SetConfig+0x20e>
 8007af2:	bf00      	nop
 8007af4:	cfff69f3 	.word	0xcfff69f3
 8007af8:	40008000 	.word	0x40008000
 8007afc:	40013800 	.word	0x40013800
 8007b00:	40004400 	.word	0x40004400
 8007b04:	40004800 	.word	0x40004800
 8007b08:	40004c00 	.word	0x40004c00
 8007b0c:	40005000 	.word	0x40005000
 8007b10:	0800f5e8 	.word	0x0800f5e8
 8007b14:	000ffcff 	.word	0x000ffcff
 8007b18:	00f42400 	.word	0x00f42400
    switch (clocksource)
 8007b1c:	2a08      	cmp	r2, #8
 8007b1e:	d865      	bhi.n	8007bec <UART_SetConfig+0x368>
 8007b20:	e8df f002 	tbb	[pc, r2]
 8007b24:	64052707 	.word	0x64052707
 8007b28:	6464642a 	.word	0x6464642a
 8007b2c:	0b          	.byte	0x0b
 8007b2d:	00          	.byte	0x00
 8007b2e:	4835      	ldr	r0, [pc, #212]	; (8007c04 <UART_SetConfig+0x380>)
 8007b30:	e003      	b.n	8007b3a <UART_SetConfig+0x2b6>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b32:	f7fe ff5d 	bl	80069f0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8007b36:	2800      	cmp	r0, #0
 8007b38:	d05a      	beq.n	8007bf0 <UART_SetConfig+0x36c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b3a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007b3c:	4b32      	ldr	r3, [pc, #200]	; (8007c08 <UART_SetConfig+0x384>)
 8007b3e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007b42:	fbb0 f0f3 	udiv	r0, r0, r3
 8007b46:	6862      	ldr	r2, [r4, #4]
 8007b48:	0853      	lsrs	r3, r2, #1
 8007b4a:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8007b4e:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b52:	f1a0 0210 	sub.w	r2, r0, #16
 8007b56:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d84a      	bhi.n	8007bf4 <UART_SetConfig+0x370>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b5e:	b283      	uxth	r3, r0
 8007b60:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b64:	f3c0 0042 	ubfx	r0, r0, #1, #3
 8007b68:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 8007b6a:	6823      	ldr	r3, [r4, #0]
 8007b6c:	60d8      	str	r0, [r3, #12]
 8007b6e:	2000      	movs	r0, #0
 8007b70:	e020      	b.n	8007bb4 <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b72:	f7fe ff4f 	bl	8006a14 <HAL_RCC_GetPCLK2Freq>
        break;
 8007b76:	e7de      	b.n	8007b36 <UART_SetConfig+0x2b2>
        pclk = HAL_RCC_GetSysClockFreq();
 8007b78:	f7fe fdf4 	bl	8006764 <HAL_RCC_GetSysClockFreq>
        break;
 8007b7c:	e7db      	b.n	8007b36 <UART_SetConfig+0x2b2>
    switch (clocksource)
 8007b7e:	4821      	ldr	r0, [pc, #132]	; (8007c04 <UART_SetConfig+0x380>)
 8007b80:	e003      	b.n	8007b8a <UART_SetConfig+0x306>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b82:	f7fe ff35 	bl	80069f0 <HAL_RCC_GetPCLK1Freq>
        pclk = 0U;
        ret = HAL_ERROR;
        break;
    }

    if (pclk != 0U)
 8007b86:	2800      	cmp	r0, #0
 8007b88:	d038      	beq.n	8007bfc <UART_SetConfig+0x378>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b8a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007b8c:	4b1e      	ldr	r3, [pc, #120]	; (8007c08 <UART_SetConfig+0x384>)
 8007b8e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007b92:	fbb0 f0f3 	udiv	r0, r0, r3
 8007b96:	6863      	ldr	r3, [r4, #4]
 8007b98:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8007b9c:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ba0:	f1a0 0210 	sub.w	r2, r0, #16
 8007ba4:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d829      	bhi.n	8007c00 <UART_SetConfig+0x37c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007bac:	6823      	ldr	r3, [r4, #0]
 8007bae:	b280      	uxth	r0, r0
 8007bb0:	60d8      	str	r0, [r3, #12]
 8007bb2:	2000      	movs	r0, #0
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007bba:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;
 8007bc2:	6763      	str	r3, [r4, #116]	; 0x74

  return ret;
}
 8007bc4:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8007bc6:	f7fe ff25 	bl	8006a14 <HAL_RCC_GetPCLK2Freq>
        break;
 8007bca:	e7dc      	b.n	8007b86 <UART_SetConfig+0x302>
        pclk = HAL_RCC_GetSysClockFreq();
 8007bcc:	f7fe fdca 	bl	8006764 <HAL_RCC_GetSysClockFreq>
        break;
 8007bd0:	e7d9      	b.n	8007b86 <UART_SetConfig+0x302>
        pclk = (uint32_t) LSE_VALUE;
 8007bd2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007bd6:	e7d8      	b.n	8007b8a <UART_SetConfig+0x306>
    switch (clocksource)
 8007bd8:	2001      	movs	r0, #1
 8007bda:	e7eb      	b.n	8007bb4 <UART_SetConfig+0x330>
 8007bdc:	2000      	movs	r0, #0
 8007bde:	e7e9      	b.n	8007bb4 <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 8007be0:	2001      	movs	r0, #1
 8007be2:	e7e7      	b.n	8007bb4 <UART_SetConfig+0x330>
 8007be4:	2001      	movs	r0, #1
 8007be6:	e7e5      	b.n	8007bb4 <UART_SetConfig+0x330>
          ret = HAL_ERROR;
 8007be8:	2001      	movs	r0, #1
 8007bea:	e7e3      	b.n	8007bb4 <UART_SetConfig+0x330>
    switch (clocksource)
 8007bec:	2001      	movs	r0, #1
 8007bee:	e7e1      	b.n	8007bb4 <UART_SetConfig+0x330>
 8007bf0:	2000      	movs	r0, #0
 8007bf2:	e7df      	b.n	8007bb4 <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 8007bf4:	2001      	movs	r0, #1
 8007bf6:	e7dd      	b.n	8007bb4 <UART_SetConfig+0x330>
    switch (clocksource)
 8007bf8:	2001      	movs	r0, #1
 8007bfa:	e7db      	b.n	8007bb4 <UART_SetConfig+0x330>
 8007bfc:	2000      	movs	r0, #0
 8007bfe:	e7d9      	b.n	8007bb4 <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 8007c00:	2001      	movs	r0, #1
 8007c02:	e7d7      	b.n	8007bb4 <UART_SetConfig+0x330>
 8007c04:	00f42400 	.word	0x00f42400
 8007c08:	0800f5e8 	.word	0x0800f5e8

08007c0c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c0c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007c0e:	f013 0f01 	tst.w	r3, #1
 8007c12:	d006      	beq.n	8007c22 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c14:	6802      	ldr	r2, [r0, #0]
 8007c16:	6853      	ldr	r3, [r2, #4]
 8007c18:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007c1c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8007c1e:	430b      	orrs	r3, r1
 8007c20:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c22:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007c24:	f013 0f02 	tst.w	r3, #2
 8007c28:	d006      	beq.n	8007c38 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c2a:	6802      	ldr	r2, [r0, #0]
 8007c2c:	6853      	ldr	r3, [r2, #4]
 8007c2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c32:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8007c34:	430b      	orrs	r3, r1
 8007c36:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c38:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007c3a:	f013 0f04 	tst.w	r3, #4
 8007c3e:	d006      	beq.n	8007c4e <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c40:	6802      	ldr	r2, [r0, #0]
 8007c42:	6853      	ldr	r3, [r2, #4]
 8007c44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007c48:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8007c4a:	430b      	orrs	r3, r1
 8007c4c:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c4e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007c50:	f013 0f08 	tst.w	r3, #8
 8007c54:	d006      	beq.n	8007c64 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c56:	6802      	ldr	r2, [r0, #0]
 8007c58:	6853      	ldr	r3, [r2, #4]
 8007c5a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007c5e:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8007c60:	430b      	orrs	r3, r1
 8007c62:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c64:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007c66:	f013 0f10 	tst.w	r3, #16
 8007c6a:	d006      	beq.n	8007c7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c6c:	6802      	ldr	r2, [r0, #0]
 8007c6e:	6893      	ldr	r3, [r2, #8]
 8007c70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c74:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8007c76:	430b      	orrs	r3, r1
 8007c78:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c7a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007c7c:	f013 0f20 	tst.w	r3, #32
 8007c80:	d006      	beq.n	8007c90 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c82:	6802      	ldr	r2, [r0, #0]
 8007c84:	6893      	ldr	r3, [r2, #8]
 8007c86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c8a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8007c8c:	430b      	orrs	r3, r1
 8007c8e:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007c90:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007c92:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007c96:	d00a      	beq.n	8007cae <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007c98:	6802      	ldr	r2, [r0, #0]
 8007c9a:	6853      	ldr	r3, [r2, #4]
 8007c9c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007ca0:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8007ca2:	430b      	orrs	r3, r1
 8007ca4:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007ca6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007ca8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007cac:	d00b      	beq.n	8007cc6 <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007cae:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007cb0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007cb4:	d006      	beq.n	8007cc4 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007cb6:	6802      	ldr	r2, [r0, #0]
 8007cb8:	6853      	ldr	r3, [r2, #4]
 8007cba:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8007cbe:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8007cc0:	430b      	orrs	r3, r1
 8007cc2:	6053      	str	r3, [r2, #4]
  }
}
 8007cc4:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007cc6:	6802      	ldr	r2, [r0, #0]
 8007cc8:	6853      	ldr	r3, [r2, #4]
 8007cca:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007cce:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8007cd0:	430b      	orrs	r3, r1
 8007cd2:	6053      	str	r3, [r2, #4]
 8007cd4:	e7eb      	b.n	8007cae <UART_AdvFeatureConfig+0xa2>

08007cd6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007cd6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cda:	4605      	mov	r5, r0
 8007cdc:	460f      	mov	r7, r1
 8007cde:	4616      	mov	r6, r2
 8007ce0:	4699      	mov	r9, r3
 8007ce2:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ce6:	682c      	ldr	r4, [r5, #0]
 8007ce8:	69e4      	ldr	r4, [r4, #28]
 8007cea:	ea37 0304 	bics.w	r3, r7, r4
 8007cee:	bf0c      	ite	eq
 8007cf0:	f04f 0c01 	moveq.w	ip, #1
 8007cf4:	f04f 0c00 	movne.w	ip, #0
 8007cf8:	45b4      	cmp	ip, r6
 8007cfa:	d157      	bne.n	8007dac <UART_WaitOnFlagUntilTimeout+0xd6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cfc:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007d00:	d0f1      	beq.n	8007ce6 <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d02:	f7fb fa5f 	bl	80031c4 <HAL_GetTick>
 8007d06:	eba0 0009 	sub.w	r0, r0, r9
 8007d0a:	4540      	cmp	r0, r8
 8007d0c:	d82f      	bhi.n	8007d6e <UART_WaitOnFlagUntilTimeout+0x98>
 8007d0e:	f1b8 0f00 	cmp.w	r8, #0
 8007d12:	d02c      	beq.n	8007d6e <UART_WaitOnFlagUntilTimeout+0x98>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007d14:	682b      	ldr	r3, [r5, #0]
 8007d16:	681a      	ldr	r2, [r3, #0]
 8007d18:	f012 0f04 	tst.w	r2, #4
 8007d1c:	d0e3      	beq.n	8007ce6 <UART_WaitOnFlagUntilTimeout+0x10>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007d1e:	69da      	ldr	r2, [r3, #28]
 8007d20:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8007d24:	d0df      	beq.n	8007ce6 <UART_WaitOnFlagUntilTimeout+0x10>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007d2a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007d2c:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d2e:	e852 3f00 	ldrex	r3, [r2]
 8007d32:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d36:	e842 3100 	strex	r1, r3, [r2]
 8007d3a:	2900      	cmp	r1, #0
 8007d3c:	d1f6      	bne.n	8007d2c <UART_WaitOnFlagUntilTimeout+0x56>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d3e:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d40:	f102 0308 	add.w	r3, r2, #8
 8007d44:	e853 3f00 	ldrex	r3, [r3]
 8007d48:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d4c:	3208      	adds	r2, #8
 8007d4e:	e842 3100 	strex	r1, r3, [r2]
 8007d52:	2900      	cmp	r1, #0
 8007d54:	d1f3      	bne.n	8007d3e <UART_WaitOnFlagUntilTimeout+0x68>

          huart->gState = HAL_UART_STATE_READY;
 8007d56:	2320      	movs	r3, #32
 8007d58:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007d5c:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d60:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d64:	2300      	movs	r3, #0
 8007d66:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80

          return HAL_TIMEOUT;
 8007d6a:	2003      	movs	r0, #3
 8007d6c:	e01f      	b.n	8007dae <UART_WaitOnFlagUntilTimeout+0xd8>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007d6e:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d70:	e852 3f00 	ldrex	r3, [r2]
 8007d74:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d78:	e842 3100 	strex	r1, r3, [r2]
 8007d7c:	2900      	cmp	r1, #0
 8007d7e:	d1f6      	bne.n	8007d6e <UART_WaitOnFlagUntilTimeout+0x98>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d80:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d82:	f102 0308 	add.w	r3, r2, #8
 8007d86:	e853 3f00 	ldrex	r3, [r3]
 8007d8a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d8e:	3208      	adds	r2, #8
 8007d90:	e842 3100 	strex	r1, r3, [r2]
 8007d94:	2900      	cmp	r1, #0
 8007d96:	d1f3      	bne.n	8007d80 <UART_WaitOnFlagUntilTimeout+0xaa>
        huart->gState = HAL_UART_STATE_READY;
 8007d98:	2320      	movs	r3, #32
 8007d9a:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007d9e:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        __HAL_UNLOCK(huart);
 8007da2:	2300      	movs	r3, #0
 8007da4:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
        return HAL_TIMEOUT;
 8007da8:	2003      	movs	r0, #3
 8007daa:	e000      	b.n	8007dae <UART_WaitOnFlagUntilTimeout+0xd8>
        }
      }
    }
  }
  return HAL_OK;
 8007dac:	2000      	movs	r0, #0
}
 8007dae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08007db2 <UART_CheckIdleState>:
{
 8007db2:	b530      	push	{r4, r5, lr}
 8007db4:	b083      	sub	sp, #12
 8007db6:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007db8:	2300      	movs	r3, #0
 8007dba:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8007dbe:	f7fb fa01 	bl	80031c4 <HAL_GetTick>
 8007dc2:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007dc4:	6822      	ldr	r2, [r4, #0]
 8007dc6:	6812      	ldr	r2, [r2, #0]
 8007dc8:	f012 0f08 	tst.w	r2, #8
 8007dcc:	d10f      	bne.n	8007dee <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007dce:	6823      	ldr	r3, [r4, #0]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f013 0f04 	tst.w	r3, #4
 8007dd6:	d118      	bne.n	8007e0a <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8007dd8:	2320      	movs	r3, #32
 8007dda:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007dde:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007de2:	2000      	movs	r0, #0
 8007de4:	66e0      	str	r0, [r4, #108]	; 0x6c
  __HAL_UNLOCK(huart);
 8007de6:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8007dea:	b003      	add	sp, #12
 8007dec:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007dee:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007df2:	9300      	str	r3, [sp, #0]
 8007df4:	4603      	mov	r3, r0
 8007df6:	2200      	movs	r2, #0
 8007df8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007dfc:	4620      	mov	r0, r4
 8007dfe:	f7ff ff6a 	bl	8007cd6 <UART_WaitOnFlagUntilTimeout>
 8007e02:	2800      	cmp	r0, #0
 8007e04:	d0e3      	beq.n	8007dce <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8007e06:	2003      	movs	r0, #3
 8007e08:	e7ef      	b.n	8007dea <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e0a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007e0e:	9300      	str	r3, [sp, #0]
 8007e10:	462b      	mov	r3, r5
 8007e12:	2200      	movs	r2, #0
 8007e14:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007e18:	4620      	mov	r0, r4
 8007e1a:	f7ff ff5c 	bl	8007cd6 <UART_WaitOnFlagUntilTimeout>
 8007e1e:	2800      	cmp	r0, #0
 8007e20:	d0da      	beq.n	8007dd8 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8007e22:	2003      	movs	r0, #3
 8007e24:	e7e1      	b.n	8007dea <UART_CheckIdleState+0x38>

08007e26 <HAL_UART_Init>:
  if (huart == NULL)
 8007e26:	b378      	cbz	r0, 8007e88 <HAL_UART_Init+0x62>
{
 8007e28:	b510      	push	{r4, lr}
 8007e2a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8007e2c:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8007e30:	b30b      	cbz	r3, 8007e76 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8007e32:	2324      	movs	r3, #36	; 0x24
 8007e34:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8007e38:	6822      	ldr	r2, [r4, #0]
 8007e3a:	6813      	ldr	r3, [r2, #0]
 8007e3c:	f023 0301 	bic.w	r3, r3, #1
 8007e40:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007e42:	4620      	mov	r0, r4
 8007e44:	f7ff fd1e 	bl	8007884 <UART_SetConfig>
 8007e48:	2801      	cmp	r0, #1
 8007e4a:	d013      	beq.n	8007e74 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007e4c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007e4e:	b9bb      	cbnz	r3, 8007e80 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e50:	6822      	ldr	r2, [r4, #0]
 8007e52:	6853      	ldr	r3, [r2, #4]
 8007e54:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8007e58:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e5a:	6822      	ldr	r2, [r4, #0]
 8007e5c:	6893      	ldr	r3, [r2, #8]
 8007e5e:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8007e62:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8007e64:	6822      	ldr	r2, [r4, #0]
 8007e66:	6813      	ldr	r3, [r2, #0]
 8007e68:	f043 0301 	orr.w	r3, r3, #1
 8007e6c:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8007e6e:	4620      	mov	r0, r4
 8007e70:	f7ff ff9f 	bl	8007db2 <UART_CheckIdleState>
}
 8007e74:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8007e76:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8007e7a:	f7fb f849 	bl	8002f10 <HAL_UART_MspInit>
 8007e7e:	e7d8      	b.n	8007e32 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8007e80:	4620      	mov	r0, r4
 8007e82:	f7ff fec3 	bl	8007c0c <UART_AdvFeatureConfig>
 8007e86:	e7e3      	b.n	8007e50 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8007e88:	2001      	movs	r0, #1
}
 8007e8a:	4770      	bx	lr

08007e8c <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007e8c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8007e8e:	b92b      	cbnz	r3, 8007e9c <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8007e90:	2301      	movs	r3, #1
 8007e92:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007e96:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 8007e9a:	4770      	bx	lr
{
 8007e9c:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007e9e:	6803      	ldr	r3, [r0, #0]
 8007ea0:	689a      	ldr	r2, [r3, #8]
 8007ea2:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007ea6:	6899      	ldr	r1, [r3, #8]
 8007ea8:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007eaa:	4d09      	ldr	r5, [pc, #36]	; (8007ed0 <UARTEx_SetNbDataToProcess+0x44>)
 8007eac:	5c6b      	ldrb	r3, [r5, r1]
 8007eae:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007eb0:	4c08      	ldr	r4, [pc, #32]	; (8007ed4 <UARTEx_SetNbDataToProcess+0x48>)
 8007eb2:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007eb4:	fb93 f3f1 	sdiv	r3, r3, r1
 8007eb8:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ebc:	5cab      	ldrb	r3, [r5, r2]
 8007ebe:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007ec0:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ec2:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ec6:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8007eca:	bc30      	pop	{r4, r5}
 8007ecc:	4770      	bx	lr
 8007ece:	bf00      	nop
 8007ed0:	0800f608 	.word	0x0800f608
 8007ed4:	0800f600 	.word	0x0800f600

08007ed8 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8007ed8:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8007edc:	2b01      	cmp	r3, #1
 8007ede:	d018      	beq.n	8007f12 <HAL_UARTEx_DisableFifoMode+0x3a>
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8007ee6:	2324      	movs	r3, #36	; 0x24
 8007ee8:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007eec:	6803      	ldr	r3, [r0, #0]
 8007eee:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8007ef0:	6819      	ldr	r1, [r3, #0]
 8007ef2:	f021 0101 	bic.w	r1, r1, #1
 8007ef6:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007ef8:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007efc:	2300      	movs	r3, #0
 8007efe:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f00:	6801      	ldr	r1, [r0, #0]
 8007f02:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8007f04:	2220      	movs	r2, #32
 8007f06:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8007f0a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  return HAL_OK;
 8007f0e:	4618      	mov	r0, r3
 8007f10:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007f12:	2002      	movs	r0, #2
}
 8007f14:	4770      	bx	lr

08007f16 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8007f16:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8007f18:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d01d      	beq.n	8007f5c <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8007f20:	4604      	mov	r4, r0
 8007f22:	2301      	movs	r3, #1
 8007f24:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8007f28:	2324      	movs	r3, #36	; 0x24
 8007f2a:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f2e:	6803      	ldr	r3, [r0, #0]
 8007f30:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8007f32:	681a      	ldr	r2, [r3, #0]
 8007f34:	f022 0201 	bic.w	r2, r2, #1
 8007f38:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007f3a:	6802      	ldr	r2, [r0, #0]
 8007f3c:	6893      	ldr	r3, [r2, #8]
 8007f3e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8007f42:	4319      	orrs	r1, r3
 8007f44:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8007f46:	f7ff ffa1 	bl	8007e8c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f4a:	6823      	ldr	r3, [r4, #0]
 8007f4c:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8007f4e:	2320      	movs	r3, #32
 8007f50:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8007f54:	2000      	movs	r0, #0
 8007f56:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8007f5a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8007f5c:	2002      	movs	r0, #2
 8007f5e:	e7fc      	b.n	8007f5a <HAL_UARTEx_SetTxFifoThreshold+0x44>

08007f60 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8007f60:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8007f62:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	d01d      	beq.n	8007fa6 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8007f6a:	4604      	mov	r4, r0
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8007f72:	2324      	movs	r3, #36	; 0x24
 8007f74:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f78:	6803      	ldr	r3, [r0, #0]
 8007f7a:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8007f7c:	681a      	ldr	r2, [r3, #0]
 8007f7e:	f022 0201 	bic.w	r2, r2, #1
 8007f82:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007f84:	6802      	ldr	r2, [r0, #0]
 8007f86:	6893      	ldr	r3, [r2, #8]
 8007f88:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8007f8c:	4319      	orrs	r1, r3
 8007f8e:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8007f90:	f7ff ff7c 	bl	8007e8c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f94:	6823      	ldr	r3, [r4, #0]
 8007f96:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8007f98:	2320      	movs	r3, #32
 8007f9a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8007f9e:	2000      	movs	r0, #0
 8007fa0:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8007fa4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8007fa6:	2002      	movs	r0, #2
 8007fa8:	e7fc      	b.n	8007fa4 <HAL_UARTEx_SetRxFifoThreshold+0x44>
	...

08007fac <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 8007fac:	b430      	push	{r4, r5}
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8007fae:	680a      	ldr	r2, [r1, #0]
 8007fb0:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8007fb4:	f023 0301 	bic.w	r3, r3, #1
 8007fb8:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8007fbc:	688b      	ldr	r3, [r1, #8]
 8007fbe:	2b08      	cmp	r3, #8
 8007fc0:	d036      	beq.n	8008030 <FMC_NORSRAM_Init+0x84>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8007fc2:	2400      	movs	r4, #0
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8007fc4:	684a      	ldr	r2, [r1, #4]
  btcr_reg = (flashaccess                   | \
 8007fc6:	4322      	orrs	r2, r4
              Init->DataAddressMux          | \
 8007fc8:	4313      	orrs	r3, r2
              Init->MemoryType              | \
              Init->MemoryDataWidth         | \
 8007fca:	68ca      	ldr	r2, [r1, #12]
              Init->MemoryType              | \
 8007fcc:	4313      	orrs	r3, r2
              Init->BurstAccessMode         | \
 8007fce:	690a      	ldr	r2, [r1, #16]
              Init->MemoryDataWidth         | \
 8007fd0:	4313      	orrs	r3, r2
              Init->WaitSignalPolarity      | \
 8007fd2:	694a      	ldr	r2, [r1, #20]
              Init->BurstAccessMode         | \
 8007fd4:	4313      	orrs	r3, r2
              Init->WaitSignalActive        | \
 8007fd6:	698a      	ldr	r2, [r1, #24]
              Init->WaitSignalPolarity      | \
 8007fd8:	4313      	orrs	r3, r2
              Init->WriteOperation          | \
 8007fda:	69ca      	ldr	r2, [r1, #28]
              Init->WaitSignalActive        | \
 8007fdc:	4313      	orrs	r3, r2
              Init->WaitSignal              | \
 8007fde:	6a0a      	ldr	r2, [r1, #32]
              Init->WriteOperation          | \
 8007fe0:	4313      	orrs	r3, r2
              Init->ExtendedMode            | \
 8007fe2:	6a4a      	ldr	r2, [r1, #36]	; 0x24
              Init->WaitSignal              | \
 8007fe4:	4313      	orrs	r3, r2
              Init->AsynchronousWait        | \
 8007fe6:	6a8a      	ldr	r2, [r1, #40]	; 0x28
              Init->ExtendedMode            | \
 8007fe8:	4313      	orrs	r3, r2
              Init->WriteBurst);
 8007fea:	6aca      	ldr	r2, [r1, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 8007fec:	4313      	orrs	r3, r2

  btcr_reg |= Init->ContinuousClock;
 8007fee:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8007ff0:	4313      	orrs	r3, r2
  btcr_reg |= Init->WriteFifo;
 8007ff2:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 8007ff4:	431a      	orrs	r2, r3
  btcr_reg |= Init->NBLSetupTime;
 8007ff6:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8007ff8:	431a      	orrs	r2, r3
  btcr_reg |= Init->PageSize;
 8007ffa:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8007ffc:	431a      	orrs	r2, r3
  mask |= FMC_BCR1_CCLKEN;
  mask |= FMC_BCR1_WFDIS;
  mask |= FMC_BCRx_NBLSET;
  mask |= FMC_BCRx_CPSIZE;

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8007ffe:	680c      	ldr	r4, [r1, #0]
 8008000:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 8008004:	4b20      	ldr	r3, [pc, #128]	; (8008088 <FMC_NORSRAM_Init+0xdc>)
 8008006:	402b      	ands	r3, r5
 8008008:	4313      	orrs	r3, r2
 800800a:	f840 3024 	str.w	r3, [r0, r4, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800800e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008010:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008014:	d00e      	beq.n	8008034 <FMC_NORSRAM_Init+0x88>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8008016:	680b      	ldr	r3, [r1, #0]
 8008018:	b11b      	cbz	r3, 8008022 <FMC_NORSRAM_Init+0x76>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800801a:	6803      	ldr	r3, [r0, #0]
 800801c:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 800801e:	4313      	orrs	r3, r2
 8008020:	6003      	str	r3, [r0, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 8008022:	f891 3040 	ldrb.w	r3, [r1, #64]	; 0x40
 8008026:	2b01      	cmp	r3, #1
 8008028:	d00d      	beq.n	8008046 <FMC_NORSRAM_Init+0x9a>
        break;
    }
  }

  return HAL_OK;
}
 800802a:	2000      	movs	r0, #0
 800802c:	bc30      	pop	{r4, r5}
 800802e:	4770      	bx	lr
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008030:	2440      	movs	r4, #64	; 0x40
 8008032:	e7c7      	b.n	8007fc4 <FMC_NORSRAM_Init+0x18>
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8008034:	680a      	ldr	r2, [r1, #0]
 8008036:	2a00      	cmp	r2, #0
 8008038:	d0ed      	beq.n	8008016 <FMC_NORSRAM_Init+0x6a>
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 800803a:	6802      	ldr	r2, [r0, #0]
 800803c:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8008040:	4313      	orrs	r3, r2
 8008042:	6003      	str	r3, [r0, #0]
 8008044:	e7e7      	b.n	8008016 <FMC_NORSRAM_Init+0x6a>
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8008046:	6a03      	ldr	r3, [r0, #32]
 8008048:	0c1b      	lsrs	r3, r3, #16
 800804a:	041b      	lsls	r3, r3, #16
 800804c:	6c4a      	ldr	r2, [r1, #68]	; 0x44
 800804e:	4313      	orrs	r3, r2
 8008050:	6203      	str	r3, [r0, #32]
    switch (Init->NSBank)
 8008052:	680b      	ldr	r3, [r1, #0]
 8008054:	2b02      	cmp	r3, #2
 8008056:	d00c      	beq.n	8008072 <FMC_NORSRAM_Init+0xc6>
 8008058:	2b04      	cmp	r3, #4
 800805a:	d00f      	beq.n	800807c <FMC_NORSRAM_Init+0xd0>
 800805c:	b123      	cbz	r3, 8008068 <FMC_NORSRAM_Init+0xbc>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 800805e:	6a03      	ldr	r3, [r0, #32]
 8008060:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008064:	6203      	str	r3, [r0, #32]
        break;
 8008066:	e7e0      	b.n	800802a <FMC_NORSRAM_Init+0x7e>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8008068:	6a03      	ldr	r3, [r0, #32]
 800806a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800806e:	6203      	str	r3, [r0, #32]
        break;
 8008070:	e7db      	b.n	800802a <FMC_NORSRAM_Init+0x7e>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8008072:	6a03      	ldr	r3, [r0, #32]
 8008074:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008078:	6203      	str	r3, [r0, #32]
        break;
 800807a:	e7d6      	b.n	800802a <FMC_NORSRAM_Init+0x7e>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 800807c:	6a03      	ldr	r3, [r0, #32]
 800807e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008082:	6203      	str	r3, [r0, #32]
        break;
 8008084:	e7d1      	b.n	800802a <FMC_NORSRAM_Init+0x7e>
 8008086:	bf00      	nop
 8008088:	ff000480 	.word	0xff000480

0800808c <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800808c:	b410      	push	{r4}
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800808e:	3201      	adds	r2, #1
 8008090:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8008094:	680b      	ldr	r3, [r1, #0]
 8008096:	684c      	ldr	r4, [r1, #4]
 8008098:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 800809c:	688c      	ldr	r4, [r1, #8]
 800809e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 80080a2:	68cc      	ldr	r4, [r1, #12]
 80080a4:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 80080a8:	690c      	ldr	r4, [r1, #16]
 80080aa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80080ae:	694c      	ldr	r4, [r1, #20]
 80080b0:	f104 3cff 	add.w	ip, r4, #4294967295
 80080b4:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 80080b8:	698c      	ldr	r4, [r1, #24]
 80080ba:	f1a4 0c02 	sub.w	ip, r4, #2
 80080be:	ea43 630c 	orr.w	r3, r3, ip, lsl #24
 80080c2:	69cc      	ldr	r4, [r1, #28]
 80080c4:	4323      	orrs	r3, r4
 80080c6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 80080ca:	6803      	ldr	r3, [r0, #0]
 80080cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80080d0:	d00b      	beq.n	80080ea <FMC_NORSRAM_Timing_Init+0x5e>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 80080d2:	6843      	ldr	r3, [r0, #4]
 80080d4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 80080d8:	694a      	ldr	r2, [r1, #20]
 80080da:	3a01      	subs	r2, #1
 80080dc:	ea43 5202 	orr.w	r2, r3, r2, lsl #20
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 80080e0:	6843      	ldr	r3, [r0, #4]
 80080e2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80080e6:	4313      	orrs	r3, r2
 80080e8:	6043      	str	r3, [r0, #4]
  }

  return HAL_OK;
}
 80080ea:	2000      	movs	r0, #0
 80080ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080f0:	4770      	bx	lr

080080f2 <FMC_NORSRAM_Extended_Timing_Init>:
{
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 80080f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80080f6:	d005      	beq.n	8008104 <FMC_NORSRAM_Extended_Timing_Init+0x12>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80080f8:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 80080fc:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 8008100:	2000      	movs	r0, #0
 8008102:	4770      	bx	lr
{
 8008104:	b410      	push	{r4}
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8008106:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800810a:	f003 6c7f 	and.w	ip, r3, #267386880	; 0xff00000
 800810e:	680b      	ldr	r3, [r1, #0]
 8008110:	684c      	ldr	r4, [r1, #4]
 8008112:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8008116:	688c      	ldr	r4, [r1, #8]
 8008118:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800811c:	68cc      	ldr	r4, [r1, #12]
 800811e:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 8008122:	69cc      	ldr	r4, [r1, #28]
 8008124:	4323      	orrs	r3, r4
 8008126:	6909      	ldr	r1, [r1, #16]
 8008128:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800812c:	ea4c 0303 	orr.w	r3, ip, r3
 8008130:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 8008134:	2000      	movs	r0, #0
 8008136:	f85d 4b04 	ldr.w	r4, [sp], #4
 800813a:	4770      	bx	lr

0800813c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800813c:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800813e:	680a      	ldr	r2, [r1, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008140:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8008144:	b112      	cbz	r2, 800814c <LL_GPIO_Init+0x10>
  return __builtin_clz(value);
 8008146:	fab2 f282 	clz	r2, r2
 800814a:	e04e      	b.n	80081ea <LL_GPIO_Init+0xae>
    return 32U;
 800814c:	2220      	movs	r2, #32

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800814e:	e04c      	b.n	80081ea <LL_GPIO_Init+0xae>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8008150:	688e      	ldr	r6, [r1, #8]
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8008152:	6885      	ldr	r5, [r0, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008154:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 8008158:	b1e4      	cbz	r4, 8008194 <LL_GPIO_Init+0x58>
  return __builtin_clz(value);
 800815a:	fab4 f484 	clz	r4, r4
 800815e:	0064      	lsls	r4, r4, #1
 8008160:	f04f 0c03 	mov.w	ip, #3
 8008164:	fa0c f404 	lsl.w	r4, ip, r4
 8008168:	ea25 0504 	bic.w	r5, r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800816c:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 8008170:	b194      	cbz	r4, 8008198 <LL_GPIO_Init+0x5c>
  return __builtin_clz(value);
 8008172:	fab4 f484 	clz	r4, r4
 8008176:	0064      	lsls	r4, r4, #1
 8008178:	fa06 f404 	lsl.w	r4, r6, r4
 800817c:	432c      	orrs	r4, r5
 800817e:	6084      	str	r4, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8008180:	680d      	ldr	r5, [r1, #0]
 8008182:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8008184:	6844      	ldr	r4, [r0, #4]
 8008186:	ea24 0405 	bic.w	r4, r4, r5
 800818a:	fb06 f505 	mul.w	r5, r6, r5
 800818e:	432c      	orrs	r4, r5
 8008190:	6044      	str	r4, [r0, #4]
}
 8008192:	e039      	b.n	8008208 <LL_GPIO_Init+0xcc>
    return 32U;
 8008194:	2420      	movs	r4, #32
 8008196:	e7e2      	b.n	800815e <LL_GPIO_Init+0x22>
 8008198:	2420      	movs	r4, #32
 800819a:	e7ec      	b.n	8008176 <LL_GPIO_Init+0x3a>
 800819c:	2420      	movs	r4, #32
 800819e:	e03b      	b.n	8008218 <LL_GPIO_Init+0xdc>
 80081a0:	2420      	movs	r4, #32
 80081a2:	e046      	b.n	8008232 <LL_GPIO_Init+0xf6>
 80081a4:	2420      	movs	r4, #32
 80081a6:	e056      	b.n	8008256 <LL_GPIO_Init+0x11a>
 80081a8:	2420      	movs	r4, #32
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80081aa:	00a4      	lsls	r4, r4, #2
 80081ac:	fa06 f404 	lsl.w	r4, r6, r4
 80081b0:	432c      	orrs	r4, r5
 80081b2:	6204      	str	r4, [r0, #32]
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80081b4:	684e      	ldr	r6, [r1, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80081b6:	6805      	ldr	r5, [r0, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081b8:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 80081bc:	2c00      	cmp	r4, #0
 80081be:	d075      	beq.n	80082ac <LL_GPIO_Init+0x170>
  return __builtin_clz(value);
 80081c0:	fab4 f484 	clz	r4, r4
 80081c4:	0064      	lsls	r4, r4, #1
 80081c6:	f04f 0c03 	mov.w	ip, #3
 80081ca:	fa0c f404 	lsl.w	r4, ip, r4
 80081ce:	ea25 0404 	bic.w	r4, r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081d2:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d06a      	beq.n	80082b0 <LL_GPIO_Init+0x174>
  return __builtin_clz(value);
 80081da:	fab3 f383 	clz	r3, r3
 80081de:	005b      	lsls	r3, r3, #1
 80081e0:	fa06 f303 	lsl.w	r3, r6, r3
 80081e4:	4323      	orrs	r3, r4
 80081e6:	6003      	str	r3, [r0, #0]
    }
    pinpos++;
 80081e8:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80081ea:	680b      	ldr	r3, [r1, #0]
 80081ec:	fa33 f402 	lsrs.w	r4, r3, r2
 80081f0:	d060      	beq.n	80082b4 <LL_GPIO_Init+0x178>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80081f2:	f04f 0c01 	mov.w	ip, #1
 80081f6:	fa0c fc02 	lsl.w	ip, ip, r2
    if (currentpin != 0x00u)
 80081fa:	ea1c 0303 	ands.w	r3, ip, r3
 80081fe:	d0f3      	beq.n	80081e8 <LL_GPIO_Init+0xac>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8008200:	684c      	ldr	r4, [r1, #4]
 8008202:	3c01      	subs	r4, #1
 8008204:	2c01      	cmp	r4, #1
 8008206:	d9a3      	bls.n	8008150 <LL_GPIO_Init+0x14>
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8008208:	690e      	ldr	r6, [r1, #16]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800820a:	68c5      	ldr	r5, [r0, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800820c:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 8008210:	2c00      	cmp	r4, #0
 8008212:	d0c3      	beq.n	800819c <LL_GPIO_Init+0x60>
  return __builtin_clz(value);
 8008214:	fab4 f484 	clz	r4, r4
 8008218:	0064      	lsls	r4, r4, #1
 800821a:	f04f 0c03 	mov.w	ip, #3
 800821e:	fa0c f404 	lsl.w	r4, ip, r4
 8008222:	ea25 0504 	bic.w	r5, r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008226:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 800822a:	2c00      	cmp	r4, #0
 800822c:	d0b8      	beq.n	80081a0 <LL_GPIO_Init+0x64>
  return __builtin_clz(value);
 800822e:	fab4 f484 	clz	r4, r4
 8008232:	0064      	lsls	r4, r4, #1
 8008234:	fa06 f404 	lsl.w	r4, r6, r4
 8008238:	432c      	orrs	r4, r5
 800823a:	60c4      	str	r4, [r0, #12]
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800823c:	684c      	ldr	r4, [r1, #4]
 800823e:	2c02      	cmp	r4, #2
 8008240:	d1b8      	bne.n	80081b4 <LL_GPIO_Init+0x78>
        if (currentpin < LL_GPIO_PIN_8)
 8008242:	2bff      	cmp	r3, #255	; 0xff
 8008244:	d814      	bhi.n	8008270 <LL_GPIO_Init+0x134>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008246:	694e      	ldr	r6, [r1, #20]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8008248:	6a05      	ldr	r5, [r0, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800824a:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 800824e:	2c00      	cmp	r4, #0
 8008250:	d0a8      	beq.n	80081a4 <LL_GPIO_Init+0x68>
  return __builtin_clz(value);
 8008252:	fab4 f484 	clz	r4, r4
 8008256:	00a4      	lsls	r4, r4, #2
 8008258:	270f      	movs	r7, #15
 800825a:	fa07 f404 	lsl.w	r4, r7, r4
 800825e:	ea25 0504 	bic.w	r5, r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008262:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 8008266:	2c00      	cmp	r4, #0
 8008268:	d09e      	beq.n	80081a8 <LL_GPIO_Init+0x6c>
  return __builtin_clz(value);
 800826a:	fab4 f484 	clz	r4, r4
 800826e:	e79c      	b.n	80081aa <LL_GPIO_Init+0x6e>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008270:	694f      	ldr	r7, [r1, #20]
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8008272:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008274:	0a1c      	lsrs	r4, r3, #8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008276:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 800827a:	b19d      	cbz	r5, 80082a4 <LL_GPIO_Init+0x168>
  return __builtin_clz(value);
 800827c:	fab5 f585 	clz	r5, r5
 8008280:	00ad      	lsls	r5, r5, #2
 8008282:	f04f 0c0f 	mov.w	ip, #15
 8008286:	fa0c f505 	lsl.w	r5, ip, r5
 800828a:	ea26 0505 	bic.w	r5, r6, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800828e:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8008292:	b14c      	cbz	r4, 80082a8 <LL_GPIO_Init+0x16c>
  return __builtin_clz(value);
 8008294:	fab4 f484 	clz	r4, r4
 8008298:	00a4      	lsls	r4, r4, #2
 800829a:	fa07 f404 	lsl.w	r4, r7, r4
 800829e:	432c      	orrs	r4, r5
 80082a0:	6244      	str	r4, [r0, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80082a2:	e787      	b.n	80081b4 <LL_GPIO_Init+0x78>
    return 32U;
 80082a4:	2520      	movs	r5, #32
 80082a6:	e7eb      	b.n	8008280 <LL_GPIO_Init+0x144>
 80082a8:	2420      	movs	r4, #32
 80082aa:	e7f5      	b.n	8008298 <LL_GPIO_Init+0x15c>
 80082ac:	2420      	movs	r4, #32
 80082ae:	e789      	b.n	80081c4 <LL_GPIO_Init+0x88>
 80082b0:	2320      	movs	r3, #32
 80082b2:	e794      	b.n	80081de <LL_GPIO_Init+0xa2>
  }
  return (SUCCESS);
}
 80082b4:	2000      	movs	r0, #0
 80082b6:	bcf0      	pop	{r4, r5, r6, r7}
 80082b8:	4770      	bx	lr
	...

080082bc <RCC_GetHCLKClockFreq>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80082bc:	4b04      	ldr	r3, [pc, #16]	; (80082d0 <RCC_GetHCLKClockFreq+0x14>)
 80082be:	689b      	ldr	r3, [r3, #8]
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80082c0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80082c4:	4a03      	ldr	r2, [pc, #12]	; (80082d4 <RCC_GetHCLKClockFreq+0x18>)
 80082c6:	5cd3      	ldrb	r3, [r2, r3]
 80082c8:	f003 031f 	and.w	r3, r3, #31
}
 80082cc:	40d8      	lsrs	r0, r3
 80082ce:	4770      	bx	lr
 80082d0:	40021000 	.word	0x40021000
 80082d4:	0800f5d0 	.word	0x0800f5d0

080082d8 <RCC_GetPCLK1ClockFreq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80082d8:	4b04      	ldr	r3, [pc, #16]	; (80082ec <RCC_GetPCLK1ClockFreq+0x14>)
 80082da:	689b      	ldr	r3, [r3, #8]
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80082dc:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80082e0:	4a03      	ldr	r2, [pc, #12]	; (80082f0 <RCC_GetPCLK1ClockFreq+0x18>)
 80082e2:	5cd3      	ldrb	r3, [r2, r3]
 80082e4:	f003 031f 	and.w	r3, r3, #31
}
 80082e8:	40d8      	lsrs	r0, r3
 80082ea:	4770      	bx	lr
 80082ec:	40021000 	.word	0x40021000
 80082f0:	0800f5e0 	.word	0x0800f5e0

080082f4 <RCC_GetPCLK2ClockFreq>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80082f4:	4b04      	ldr	r3, [pc, #16]	; (8008308 <RCC_GetPCLK2ClockFreq+0x14>)
 80082f6:	689b      	ldr	r3, [r3, #8]
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80082f8:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80082fc:	4a03      	ldr	r2, [pc, #12]	; (800830c <RCC_GetPCLK2ClockFreq+0x18>)
 80082fe:	5cd3      	ldrb	r3, [r2, r3]
 8008300:	f003 031f 	and.w	r3, r3, #31
}
 8008304:	40d8      	lsrs	r0, r3
 8008306:	4770      	bx	lr
 8008308:	40021000 	.word	0x40021000
 800830c:	0800f5e0 	.word	0x0800f5e0

08008310 <RCC_PLL_GetFreqDomain_SYS>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8008310:	4b0e      	ldr	r3, [pc, #56]	; (800834c <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 8008312:	68db      	ldr	r3, [r3, #12]
 8008314:	f003 0303 	and.w	r3, r3, #3
  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 8008318:	2b03      	cmp	r3, #3
 800831a:	d014      	beq.n	8008346 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800831c:	480c      	ldr	r0, [pc, #48]	; (8008350 <RCC_PLL_GetFreqDomain_SYS+0x40>)
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800831e:	4a0b      	ldr	r2, [pc, #44]	; (800834c <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 8008320:	68d3      	ldr	r3, [r2, #12]
 8008322:	f3c3 2306 	ubfx	r3, r3, #8, #7

    default:
      pllinputfreq = HSI_VALUE;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8008326:	fb03 f000 	mul.w	r0, r3, r0
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800832a:	68d3      	ldr	r3, [r2, #12]
 800832c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8008330:	3301      	adds	r3, #1
 8008332:	fbb0 f0f3 	udiv	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8008336:	68d3      	ldr	r3, [r2, #12]
 8008338:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800833c:	3301      	adds	r3, #1
 800833e:	005b      	lsls	r3, r3, #1
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8008340:	fbb0 f0f3 	udiv	r0, r0, r3
 8008344:	4770      	bx	lr
      pllinputfreq = HSE_VALUE;
 8008346:	4803      	ldr	r0, [pc, #12]	; (8008354 <RCC_PLL_GetFreqDomain_SYS+0x44>)
 8008348:	e7e9      	b.n	800831e <RCC_PLL_GetFreqDomain_SYS+0xe>
 800834a:	bf00      	nop
 800834c:	40021000 	.word	0x40021000
 8008350:	00f42400 	.word	0x00f42400
 8008354:	007a1200 	.word	0x007a1200

08008358 <RCC_GetSystemClockFreq>:
{
 8008358:	b508      	push	{r3, lr}
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800835a:	4b07      	ldr	r3, [pc, #28]	; (8008378 <RCC_GetSystemClockFreq+0x20>)
 800835c:	689b      	ldr	r3, [r3, #8]
 800835e:	f003 030c 	and.w	r3, r3, #12
  switch (LL_RCC_GetSysClkSource())
 8008362:	2b08      	cmp	r3, #8
 8008364:	d004      	beq.n	8008370 <RCC_GetSystemClockFreq+0x18>
 8008366:	2b0c      	cmp	r3, #12
 8008368:	d104      	bne.n	8008374 <RCC_GetSystemClockFreq+0x1c>
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800836a:	f7ff ffd1 	bl	8008310 <RCC_PLL_GetFreqDomain_SYS>
      break;
 800836e:	e002      	b.n	8008376 <RCC_GetSystemClockFreq+0x1e>
      frequency = HSE_VALUE;
 8008370:	4802      	ldr	r0, [pc, #8]	; (800837c <RCC_GetSystemClockFreq+0x24>)
 8008372:	e000      	b.n	8008376 <RCC_GetSystemClockFreq+0x1e>
  switch (LL_RCC_GetSysClkSource())
 8008374:	4802      	ldr	r0, [pc, #8]	; (8008380 <RCC_GetSystemClockFreq+0x28>)
}
 8008376:	bd08      	pop	{r3, pc}
 8008378:	40021000 	.word	0x40021000
 800837c:	007a1200 	.word	0x007a1200
 8008380:	00f42400 	.word	0x00f42400

08008384 <LL_RCC_GetUSARTClockFreq>:
{
 8008384:	b508      	push	{r3, lr}
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8008386:	2803      	cmp	r0, #3
 8008388:	d005      	beq.n	8008396 <LL_RCC_GetUSARTClockFreq+0x12>
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800838a:	280c      	cmp	r0, #12
 800838c:	d02c      	beq.n	80083e8 <LL_RCC_GetUSARTClockFreq+0x64>
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800838e:	2830      	cmp	r0, #48	; 0x30
 8008390:	d053      	beq.n	800843a <LL_RCC_GetUSARTClockFreq+0xb6>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8008392:	2000      	movs	r0, #0
}
 8008394:	bd08      	pop	{r3, pc}
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8008396:	4b3d      	ldr	r3, [pc, #244]	; (800848c <LL_RCC_GetUSARTClockFreq+0x108>)
 8008398:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800839c:	4003      	ands	r3, r0
 800839e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80083a2:	4b3b      	ldr	r3, [pc, #236]	; (8008490 <LL_RCC_GetUSARTClockFreq+0x10c>)
 80083a4:	4298      	cmp	r0, r3
 80083a6:	d00f      	beq.n	80083c8 <LL_RCC_GetUSARTClockFreq+0x44>
 80083a8:	f1b0 1f03 	cmp.w	r0, #196611	; 0x30003
 80083ac:	d013      	beq.n	80083d6 <LL_RCC_GetUSARTClockFreq+0x52>
 80083ae:	3b01      	subs	r3, #1
 80083b0:	4298      	cmp	r0, r3
 80083b2:	d006      	beq.n	80083c2 <LL_RCC_GetUSARTClockFreq+0x3e>
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80083b4:	f7ff ffd0 	bl	8008358 <RCC_GetSystemClockFreq>
 80083b8:	f7ff ff80 	bl	80082bc <RCC_GetHCLKClockFreq>
 80083bc:	f7ff ff9a 	bl	80082f4 <RCC_GetPCLK2ClockFreq>
        break;
 80083c0:	e7e8      	b.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
        usart_frequency = RCC_GetSystemClockFreq();
 80083c2:	f7ff ffc9 	bl	8008358 <RCC_GetSystemClockFreq>
        break;
 80083c6:	e7e5      	b.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80083c8:	4b30      	ldr	r3, [pc, #192]	; (800848c <LL_RCC_GetUSARTClockFreq+0x108>)
 80083ca:	6818      	ldr	r0, [r3, #0]
 80083cc:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 80083d0:	d0e0      	beq.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = HSI_VALUE;
 80083d2:	4830      	ldr	r0, [pc, #192]	; (8008494 <LL_RCC_GetUSARTClockFreq+0x110>)
 80083d4:	e7de      	b.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80083d6:	4b2d      	ldr	r3, [pc, #180]	; (800848c <LL_RCC_GetUSARTClockFreq+0x108>)
 80083d8:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 80083dc:	f010 0002 	ands.w	r0, r0, #2
 80083e0:	d0d8      	beq.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = LSE_VALUE;
 80083e2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80083e6:	e7d5      	b.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80083e8:	4b28      	ldr	r3, [pc, #160]	; (800848c <LL_RCC_GetUSARTClockFreq+0x108>)
 80083ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083ee:	4003      	ands	r3, r0
 80083f0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80083f4:	4b28      	ldr	r3, [pc, #160]	; (8008498 <LL_RCC_GetUSARTClockFreq+0x114>)
 80083f6:	4298      	cmp	r0, r3
 80083f8:	d00f      	beq.n	800841a <LL_RCC_GetUSARTClockFreq+0x96>
 80083fa:	f1b0 1f0c 	cmp.w	r0, #786444	; 0xc000c
 80083fe:	d013      	beq.n	8008428 <LL_RCC_GetUSARTClockFreq+0xa4>
 8008400:	3b04      	subs	r3, #4
 8008402:	4298      	cmp	r0, r3
 8008404:	d006      	beq.n	8008414 <LL_RCC_GetUSARTClockFreq+0x90>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008406:	f7ff ffa7 	bl	8008358 <RCC_GetSystemClockFreq>
 800840a:	f7ff ff57 	bl	80082bc <RCC_GetHCLKClockFreq>
 800840e:	f7ff ff63 	bl	80082d8 <RCC_GetPCLK1ClockFreq>
        break;
 8008412:	e7bf      	b.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
        usart_frequency = RCC_GetSystemClockFreq();
 8008414:	f7ff ffa0 	bl	8008358 <RCC_GetSystemClockFreq>
        break;
 8008418:	e7bc      	b.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800841a:	4b1c      	ldr	r3, [pc, #112]	; (800848c <LL_RCC_GetUSARTClockFreq+0x108>)
 800841c:	6818      	ldr	r0, [r3, #0]
 800841e:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 8008422:	d0b7      	beq.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = HSI_VALUE;
 8008424:	481b      	ldr	r0, [pc, #108]	; (8008494 <LL_RCC_GetUSARTClockFreq+0x110>)
 8008426:	e7b5      	b.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8008428:	4b18      	ldr	r3, [pc, #96]	; (800848c <LL_RCC_GetUSARTClockFreq+0x108>)
 800842a:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 800842e:	f010 0002 	ands.w	r0, r0, #2
 8008432:	d0af      	beq.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = LSE_VALUE;
 8008434:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008438:	e7ac      	b.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800843a:	4b14      	ldr	r3, [pc, #80]	; (800848c <LL_RCC_GetUSARTClockFreq+0x108>)
 800843c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008440:	4003      	ands	r3, r0
 8008442:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8008446:	4b15      	ldr	r3, [pc, #84]	; (800849c <LL_RCC_GetUSARTClockFreq+0x118>)
 8008448:	4298      	cmp	r0, r3
 800844a:	d00f      	beq.n	800846c <LL_RCC_GetUSARTClockFreq+0xe8>
 800844c:	f1b0 1f30 	cmp.w	r0, #3145776	; 0x300030
 8008450:	d013      	beq.n	800847a <LL_RCC_GetUSARTClockFreq+0xf6>
 8008452:	3b10      	subs	r3, #16
 8008454:	4298      	cmp	r0, r3
 8008456:	d006      	beq.n	8008466 <LL_RCC_GetUSARTClockFreq+0xe2>
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008458:	f7ff ff7e 	bl	8008358 <RCC_GetSystemClockFreq>
 800845c:	f7ff ff2e 	bl	80082bc <RCC_GetHCLKClockFreq>
 8008460:	f7ff ff3a 	bl	80082d8 <RCC_GetPCLK1ClockFreq>
          break;
 8008464:	e796      	b.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = RCC_GetSystemClockFreq();
 8008466:	f7ff ff77 	bl	8008358 <RCC_GetSystemClockFreq>
          break;
 800846a:	e793      	b.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800846c:	4b07      	ldr	r3, [pc, #28]	; (800848c <LL_RCC_GetUSARTClockFreq+0x108>)
 800846e:	6818      	ldr	r0, [r3, #0]
 8008470:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 8008474:	d08e      	beq.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
            usart_frequency = HSI_VALUE;
 8008476:	4807      	ldr	r0, [pc, #28]	; (8008494 <LL_RCC_GetUSARTClockFreq+0x110>)
 8008478:	e78c      	b.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800847a:	4b04      	ldr	r3, [pc, #16]	; (800848c <LL_RCC_GetUSARTClockFreq+0x108>)
 800847c:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8008480:	f010 0002 	ands.w	r0, r0, #2
 8008484:	d086      	beq.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
            usart_frequency = LSE_VALUE;
 8008486:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  return usart_frequency;
 800848a:	e783      	b.n	8008394 <LL_RCC_GetUSARTClockFreq+0x10>
 800848c:	40021000 	.word	0x40021000
 8008490:	00030002 	.word	0x00030002
 8008494:	00f42400 	.word	0x00f42400
 8008498:	000c0008 	.word	0x000c0008
 800849c:	00300020 	.word	0x00300020

080084a0 <LL_RCC_GetUARTClockFreq>:
{
 80084a0:	b510      	push	{r4, lr}
 80084a2:	4604      	mov	r4, r0
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 80084a4:	28c0      	cmp	r0, #192	; 0xc0
 80084a6:	d004      	beq.n	80084b2 <LL_RCC_GetUARTClockFreq+0x12>
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80084a8:	2000      	movs	r0, #0
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 80084aa:	f5b4 7f40 	cmp.w	r4, #768	; 0x300
 80084ae:	d029      	beq.n	8008504 <LL_RCC_GetUARTClockFreq+0x64>
}
 80084b0:	bd10      	pop	{r4, pc}
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 80084b2:	4b29      	ldr	r3, [pc, #164]	; (8008558 <LL_RCC_GetUARTClockFreq+0xb8>)
 80084b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084b8:	4003      	ands	r3, r0
 80084ba:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80084be:	4a27      	ldr	r2, [pc, #156]	; (800855c <LL_RCC_GetUARTClockFreq+0xbc>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d00f      	beq.n	80084e4 <LL_RCC_GetUARTClockFreq+0x44>
 80084c4:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 80084c8:	d013      	beq.n	80084f2 <LL_RCC_GetUARTClockFreq+0x52>
 80084ca:	3a40      	subs	r2, #64	; 0x40
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d006      	beq.n	80084de <LL_RCC_GetUARTClockFreq+0x3e>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80084d0:	f7ff ff42 	bl	8008358 <RCC_GetSystemClockFreq>
 80084d4:	f7ff fef2 	bl	80082bc <RCC_GetHCLKClockFreq>
 80084d8:	f7ff fefe 	bl	80082d8 <RCC_GetPCLK1ClockFreq>
        break;
 80084dc:	e7e5      	b.n	80084aa <LL_RCC_GetUARTClockFreq+0xa>
        uart_frequency = RCC_GetSystemClockFreq();
 80084de:	f7ff ff3b 	bl	8008358 <RCC_GetSystemClockFreq>
        break;
 80084e2:	e7e2      	b.n	80084aa <LL_RCC_GetUARTClockFreq+0xa>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80084e4:	4b1c      	ldr	r3, [pc, #112]	; (8008558 <LL_RCC_GetUARTClockFreq+0xb8>)
 80084e6:	6818      	ldr	r0, [r3, #0]
 80084e8:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 80084ec:	d0dd      	beq.n	80084aa <LL_RCC_GetUARTClockFreq+0xa>
          uart_frequency = HSI_VALUE;
 80084ee:	481c      	ldr	r0, [pc, #112]	; (8008560 <LL_RCC_GetUARTClockFreq+0xc0>)
 80084f0:	e7db      	b.n	80084aa <LL_RCC_GetUARTClockFreq+0xa>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80084f2:	4b19      	ldr	r3, [pc, #100]	; (8008558 <LL_RCC_GetUARTClockFreq+0xb8>)
 80084f4:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 80084f8:	f010 0002 	ands.w	r0, r0, #2
 80084fc:	d0d5      	beq.n	80084aa <LL_RCC_GetUARTClockFreq+0xa>
          uart_frequency = LSE_VALUE;
 80084fe:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008502:	e7d2      	b.n	80084aa <LL_RCC_GetUARTClockFreq+0xa>
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8008504:	4b14      	ldr	r3, [pc, #80]	; (8008558 <LL_RCC_GetUARTClockFreq+0xb8>)
 8008506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800850a:	4023      	ands	r3, r4
 800850c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8008510:	4b14      	ldr	r3, [pc, #80]	; (8008564 <LL_RCC_GetUARTClockFreq+0xc4>)
 8008512:	429c      	cmp	r4, r3
 8008514:	d010      	beq.n	8008538 <LL_RCC_GetUARTClockFreq+0x98>
 8008516:	f1b4 2f03 	cmp.w	r4, #50332416	; 0x3000300
 800851a:	d014      	beq.n	8008546 <LL_RCC_GetUARTClockFreq+0xa6>
 800851c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8008520:	429c      	cmp	r4, r3
 8008522:	d006      	beq.n	8008532 <LL_RCC_GetUARTClockFreq+0x92>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008524:	f7ff ff18 	bl	8008358 <RCC_GetSystemClockFreq>
 8008528:	f7ff fec8 	bl	80082bc <RCC_GetHCLKClockFreq>
 800852c:	f7ff fed4 	bl	80082d8 <RCC_GetPCLK1ClockFreq>
        break;
 8008530:	e7be      	b.n	80084b0 <LL_RCC_GetUARTClockFreq+0x10>
        uart_frequency = RCC_GetSystemClockFreq();
 8008532:	f7ff ff11 	bl	8008358 <RCC_GetSystemClockFreq>
        break;
 8008536:	e7bb      	b.n	80084b0 <LL_RCC_GetUARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8008538:	4b07      	ldr	r3, [pc, #28]	; (8008558 <LL_RCC_GetUARTClockFreq+0xb8>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8008540:	d0b6      	beq.n	80084b0 <LL_RCC_GetUARTClockFreq+0x10>
          uart_frequency = HSI_VALUE;
 8008542:	4807      	ldr	r0, [pc, #28]	; (8008560 <LL_RCC_GetUARTClockFreq+0xc0>)
 8008544:	e7b4      	b.n	80084b0 <LL_RCC_GetUARTClockFreq+0x10>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8008546:	4b04      	ldr	r3, [pc, #16]	; (8008558 <LL_RCC_GetUARTClockFreq+0xb8>)
 8008548:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800854c:	f013 0f02 	tst.w	r3, #2
 8008550:	d0ae      	beq.n	80084b0 <LL_RCC_GetUARTClockFreq+0x10>
          uart_frequency = LSE_VALUE;
 8008552:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  return uart_frequency;
 8008556:	e7ab      	b.n	80084b0 <LL_RCC_GetUARTClockFreq+0x10>
 8008558:	40021000 	.word	0x40021000
 800855c:	00c00080 	.word	0x00c00080
 8008560:	00f42400 	.word	0x00f42400
 8008564:	03000200 	.word	0x03000200

08008568 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8008568:	b538      	push	{r3, r4, r5, lr}
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800856a:	6803      	ldr	r3, [r0, #0]
 800856c:	f013 0f01 	tst.w	r3, #1
 8008570:	d175      	bne.n	800865e <LL_USART_Init+0xf6>
 8008572:	4604      	mov	r4, r0
 8008574:	460d      	mov	r5, r1
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8008576:	6803      	ldr	r3, [r0, #0]
 8008578:	4a3a      	ldr	r2, [pc, #232]	; (8008664 <LL_USART_Init+0xfc>)
 800857a:	401a      	ands	r2, r3
 800857c:	688b      	ldr	r3, [r1, #8]
 800857e:	6909      	ldr	r1, [r1, #16]
 8008580:	430b      	orrs	r3, r1
 8008582:	6969      	ldr	r1, [r5, #20]
 8008584:	430b      	orrs	r3, r1
 8008586:	69e9      	ldr	r1, [r5, #28]
 8008588:	430b      	orrs	r3, r1
 800858a:	4313      	orrs	r3, r2
 800858c:	6003      	str	r3, [r0, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800858e:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8008590:	6842      	ldr	r2, [r0, #4]
 8008592:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8008596:	4313      	orrs	r3, r2
 8008598:	6043      	str	r3, [r0, #4]
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800859a:	69ab      	ldr	r3, [r5, #24]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800859c:	6882      	ldr	r2, [r0, #8]
 800859e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80085a2:	4313      	orrs	r3, r2
 80085a4:	6083      	str	r3, [r0, #8]

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80085a6:	4b30      	ldr	r3, [pc, #192]	; (8008668 <LL_USART_Init+0x100>)
 80085a8:	4298      	cmp	r0, r3
 80085aa:	d013      	beq.n	80085d4 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
    }
    else if (USARTx == USART2)
 80085ac:	4b2f      	ldr	r3, [pc, #188]	; (800866c <LL_USART_Init+0x104>)
 80085ae:	4298      	cmp	r0, r3
 80085b0:	d019      	beq.n	80085e6 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
    }
    else if (USARTx == USART3)
 80085b2:	4b2f      	ldr	r3, [pc, #188]	; (8008670 <LL_USART_Init+0x108>)
 80085b4:	4298      	cmp	r0, r3
 80085b6:	d01a      	beq.n	80085ee <LL_USART_Init+0x86>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
    }
#if defined(UART4)
    else if (USARTx == UART4)
 80085b8:	4b2e      	ldr	r3, [pc, #184]	; (8008674 <LL_USART_Init+0x10c>)
 80085ba:	4298      	cmp	r0, r3
 80085bc:	d01b      	beq.n	80085f6 <LL_USART_Init+0x8e>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80085be:	4b2e      	ldr	r3, [pc, #184]	; (8008678 <LL_USART_Init+0x110>)
 80085c0:	4298      	cmp	r0, r3
 80085c2:	d01c      	beq.n	80085fe <LL_USART_Init+0x96>
  ErrorStatus status = ERROR;
 80085c4:	2001      	movs	r0, #1
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 80085c6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80085c8:	f022 020f 	bic.w	r2, r2, #15
 80085cc:	882b      	ldrh	r3, [r5, #0]
 80085ce:	4313      	orrs	r3, r2
 80085d0:	62e3      	str	r3, [r4, #44]	; 0x2c
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 80085d2:	bd38      	pop	{r3, r4, r5, pc}
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80085d4:	2003      	movs	r0, #3
 80085d6:	f7ff fed5 	bl	8008384 <LL_RCC_GetUSARTClockFreq>
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80085da:	2800      	cmp	r0, #0
 80085dc:	d03d      	beq.n	800865a <LL_USART_Init+0xf2>
        && (USART_InitStruct->BaudRate != 0U))
 80085de:	686a      	ldr	r2, [r5, #4]
 80085e0:	b992      	cbnz	r2, 8008608 <LL_USART_Init+0xa0>
  ErrorStatus status = ERROR;
 80085e2:	2001      	movs	r0, #1
 80085e4:	e7ef      	b.n	80085c6 <LL_USART_Init+0x5e>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80085e6:	200c      	movs	r0, #12
 80085e8:	f7ff fecc 	bl	8008384 <LL_RCC_GetUSARTClockFreq>
 80085ec:	e7f5      	b.n	80085da <LL_USART_Init+0x72>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80085ee:	2030      	movs	r0, #48	; 0x30
 80085f0:	f7ff fec8 	bl	8008384 <LL_RCC_GetUSARTClockFreq>
 80085f4:	e7f1      	b.n	80085da <LL_USART_Init+0x72>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 80085f6:	20c0      	movs	r0, #192	; 0xc0
 80085f8:	f7ff ff52 	bl	80084a0 <LL_RCC_GetUARTClockFreq>
 80085fc:	e7ed      	b.n	80085da <LL_USART_Init+0x72>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80085fe:	f44f 7040 	mov.w	r0, #768	; 0x300
 8008602:	f7ff ff4d 	bl	80084a0 <LL_RCC_GetUARTClockFreq>
 8008606:	e7e8      	b.n	80085da <LL_USART_Init+0x72>
      LL_USART_SetBaudRate(USARTx,
 8008608:	682b      	ldr	r3, [r5, #0]
 800860a:	69e9      	ldr	r1, [r5, #28]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800860c:	2b0b      	cmp	r3, #11
 800860e:	d80f      	bhi.n	8008630 <LL_USART_Init+0xc8>
  else if (BaudRate == 0U)
 8008610:	b172      	cbz	r2, 8008630 <LL_USART_Init+0xc8>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8008612:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8008616:	d00d      	beq.n	8008634 <LL_USART_Init+0xcc>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8008618:	b2db      	uxtb	r3, r3
 800861a:	4918      	ldr	r1, [pc, #96]	; (800867c <LL_USART_Init+0x114>)
 800861c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8008620:	fbb0 f3f3 	udiv	r3, r0, r3
 8008624:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8008628:	fbb3 f3f2 	udiv	r3, r3, r2
 800862c:	b29b      	uxth	r3, r3
 800862e:	60e3      	str	r3, [r4, #12]
      status = SUCCESS;
 8008630:	2000      	movs	r0, #0
}
 8008632:	e7c8      	b.n	80085c6 <LL_USART_Init+0x5e>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8008634:	b2db      	uxtb	r3, r3
 8008636:	4911      	ldr	r1, [pc, #68]	; (800867c <LL_USART_Init+0x114>)
 8008638:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800863c:	fbb0 f0f3 	udiv	r0, r0, r3
 8008640:	0853      	lsrs	r3, r2, #1
 8008642:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8008646:	fbb0 f3f2 	udiv	r3, r0, r2
    brrtemp = usartdiv & 0xFFF0U;
 800864a:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 800864e:	401a      	ands	r2, r3
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008650:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8008654:	4313      	orrs	r3, r2
    USARTx->BRR = brrtemp;
 8008656:	60e3      	str	r3, [r4, #12]
 8008658:	e7ea      	b.n	8008630 <LL_USART_Init+0xc8>
  ErrorStatus status = ERROR;
 800865a:	2001      	movs	r0, #1
 800865c:	e7b3      	b.n	80085c6 <LL_USART_Init+0x5e>
 800865e:	2001      	movs	r0, #1
 8008660:	e7b7      	b.n	80085d2 <LL_USART_Init+0x6a>
 8008662:	bf00      	nop
 8008664:	efff69f3 	.word	0xefff69f3
 8008668:	40013800 	.word	0x40013800
 800866c:	40004400 	.word	0x40004400
 8008670:	40004800 	.word	0x40004800
 8008674:	40004c00 	.word	0x40004c00
 8008678:	40005000 	.word	0x40005000
 800867c:	0800f610 	.word	0x0800f610

08008680 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8008680:	4603      	mov	r3, r0
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008682:	2000      	movs	r0, #0
 8008684:	f8a3 0044 	strh.w	r0, [r3, #68]	; 0x44
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8008688:	f64b 7280 	movw	r2, #49024	; 0xbf80
 800868c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
}
 8008690:	4770      	bx	lr

08008692 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8008692:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8008696:	f423 537e 	bic.w	r3, r3, #16256	; 0x3f80
 800869a:	045b      	lsls	r3, r3, #17
 800869c:	0c5b      	lsrs	r3, r3, #17
 800869e:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 80086a2:	2000      	movs	r0, #0
 80086a4:	4770      	bx	lr

080086a6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80086a6:	b084      	sub	sp, #16
 80086a8:	4684      	mov	ip, r0
 80086aa:	a801      	add	r0, sp, #4
 80086ac:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80086b0:	2301      	movs	r3, #1
 80086b2:	f8ac 3040 	strh.w	r3, [ip, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80086b6:	2000      	movs	r0, #0
 80086b8:	f8ac 0040 	strh.w	r0, [ip, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80086bc:	f8ac 0044 	strh.w	r0, [ip, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80086c0:	f8ac 0050 	strh.w	r0, [ip, #80]	; 0x50

  return HAL_OK;
}
 80086c4:	b004      	add	sp, #16
 80086c6:	4770      	bx	lr

080086c8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80086c8:	b510      	push	{r4, lr}
 80086ca:	4603      	mov	r3, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80086cc:	780a      	ldrb	r2, [r1, #0]
 80086ce:	f830 c022 	ldrh.w	ip, [r0, r2, lsl #2]
 80086d2:	fa1f fc8c 	uxth.w	ip, ip
 80086d6:	f42c 4cec 	bic.w	ip, ip, #30208	; 0x7600
 80086da:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
 80086de:	fa1f fc8c 	uxth.w	ip, ip

  /* initialize Endpoint */
  switch (ep->type)
 80086e2:	78c8      	ldrb	r0, [r1, #3]
 80086e4:	2803      	cmp	r0, #3
 80086e6:	d862      	bhi.n	80087ae <USB_ActivateEndpoint+0xe6>
 80086e8:	e8df f000 	tbb	[pc, r0]
 80086ec:	59025d56 	.word	0x59025d56
 80086f0:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80086f2:	f248 0e80 	movw	lr, #32896	; 0x8080
 80086f6:	ea4c 0c0e 	orr.w	ip, ip, lr
 80086fa:	f823 c022 	strh.w	ip, [r3, r2, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80086fe:	f891 c000 	ldrb.w	ip, [r1]
 8008702:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 8008706:	b212      	sxth	r2, r2
 8008708:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800870c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008710:	ea4c 0202 	orr.w	r2, ip, r2
 8008714:	b292      	uxth	r2, r2
 8008716:	ea42 020e 	orr.w	r2, r2, lr
 800871a:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  if (ep->doublebuffer == 0U)
 800871e:	7b0a      	ldrb	r2, [r1, #12]
 8008720:	2a00      	cmp	r2, #0
 8008722:	f040 80c2 	bne.w	80088aa <USB_ActivateEndpoint+0x1e2>
  {
    if (ep->is_in != 0U)
 8008726:	784a      	ldrb	r2, [r1, #1]
 8008728:	2a00      	cmp	r2, #0
 800872a:	d051      	beq.n	80087d0 <USB_ActivateEndpoint+0x108>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800872c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8008730:	fa13 f282 	uxtah	r2, r3, r2
 8008734:	780c      	ldrb	r4, [r1, #0]
 8008736:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800873a:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 800873e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8008742:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8008746:	f8a2 c400 	strh.w	ip, [r2, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800874a:	780c      	ldrb	r4, [r1, #0]
 800874c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008750:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008754:	d00c      	beq.n	8008770 <USB_ActivateEndpoint+0xa8>
 8008756:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800875a:	b292      	uxth	r2, r2
 800875c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008760:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008764:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008768:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800876c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8008770:	78ca      	ldrb	r2, [r1, #3]
 8008772:	2a01      	cmp	r2, #1
 8008774:	d01d      	beq.n	80087b2 <USB_ActivateEndpoint+0xea>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008776:	7809      	ldrb	r1, [r1, #0]
 8008778:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800877c:	b292      	uxth	r2, r2
 800877e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008782:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008786:	f082 0220 	eor.w	r2, r2, #32
 800878a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800878e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008792:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8008796:	e066      	b.n	8008866 <USB_ActivateEndpoint+0x19e>
      wEpRegVal |= USB_EP_CONTROL;
 8008798:	f44c 7c00 	orr.w	ip, ip, #512	; 0x200
      break;
 800879c:	e7a9      	b.n	80086f2 <USB_ActivateEndpoint+0x2a>
      wEpRegVal |= USB_EP_INTERRUPT;
 800879e:	f44c 6cc0 	orr.w	ip, ip, #1536	; 0x600
  HAL_StatusTypeDef ret = HAL_OK;
 80087a2:	2000      	movs	r0, #0
      break;
 80087a4:	e7a5      	b.n	80086f2 <USB_ActivateEndpoint+0x2a>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80087a6:	f44c 6c80 	orr.w	ip, ip, #1024	; 0x400
  HAL_StatusTypeDef ret = HAL_OK;
 80087aa:	2000      	movs	r0, #0
      break;
 80087ac:	e7a1      	b.n	80086f2 <USB_ActivateEndpoint+0x2a>
      ret = HAL_ERROR;
 80087ae:	2001      	movs	r0, #1
 80087b0:	e79f      	b.n	80086f2 <USB_ActivateEndpoint+0x2a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80087b2:	7809      	ldrb	r1, [r1, #0]
 80087b4:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80087b8:	b292      	uxth	r2, r2
 80087ba:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80087be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80087c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80087ca:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 80087ce:	e04a      	b.n	8008866 <USB_ActivateEndpoint+0x19e>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80087d0:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80087d4:	fa13 f282 	uxtah	r2, r3, r2
 80087d8:	780c      	ldrb	r4, [r1, #0]
 80087da:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80087de:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 80087e2:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80087e6:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80087ea:	f8a2 c404 	strh.w	ip, [r2, #1028]	; 0x404

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80087ee:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80087f2:	fa13 f282 	uxtah	r2, r3, r2
 80087f6:	780c      	ldrb	r4, [r1, #0]
 80087f8:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80087fc:	690c      	ldr	r4, [r1, #16]
 80087fe:	2c3e      	cmp	r4, #62	; 0x3e
 8008800:	d932      	bls.n	8008868 <USB_ActivateEndpoint+0x1a0>
 8008802:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 8008806:	f014 0f1f 	tst.w	r4, #31
 800880a:	d101      	bne.n	8008810 <USB_ActivateEndpoint+0x148>
 800880c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008810:	ea6f 6ccc 	mvn.w	ip, ip, lsl #27
 8008814:	ea6f 4c5c 	mvn.w	ip, ip, lsr #17
 8008818:	fa1f fc8c 	uxth.w	ip, ip
 800881c:	f8a2 c406 	strh.w	ip, [r2, #1030]	; 0x406
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008820:	780c      	ldrb	r4, [r1, #0]
 8008822:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008826:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 800882a:	d00c      	beq.n	8008846 <USB_ActivateEndpoint+0x17e>
 800882c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008830:	b292      	uxth	r2, r2
 8008832:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008836:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800883a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800883e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008842:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008846:	7809      	ldrb	r1, [r1, #0]
 8008848:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800884c:	b292      	uxth	r2, r2
 800884e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008852:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008856:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 800885a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800885e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008862:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 8008866:	bd10      	pop	{r4, pc}
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008868:	b98c      	cbnz	r4, 800888e <USB_ActivateEndpoint+0x1c6>
 800886a:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	; 0x406
 800886e:	b2a4      	uxth	r4, r4
 8008870:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
 8008874:	b2a4      	uxth	r4, r4
 8008876:	f8a2 4406 	strh.w	r4, [r2, #1030]	; 0x406
 800887a:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	; 0x406
 800887e:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 8008882:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8008886:	b2a4      	uxth	r4, r4
 8008888:	f8a2 4406 	strh.w	r4, [r2, #1030]	; 0x406
 800888c:	e7c8      	b.n	8008820 <USB_ActivateEndpoint+0x158>
 800888e:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 8008892:	f014 0f01 	tst.w	r4, #1
 8008896:	d001      	beq.n	800889c <USB_ActivateEndpoint+0x1d4>
 8008898:	f10c 0c01 	add.w	ip, ip, #1
 800889c:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 80088a0:	fa1f fc8c 	uxth.w	ip, ip
 80088a4:	f8a2 c406 	strh.w	ip, [r2, #1030]	; 0x406
 80088a8:	e7ba      	b.n	8008820 <USB_ActivateEndpoint+0x158>
    if (ep->type == EP_TYPE_BULK)
 80088aa:	78ca      	ldrb	r2, [r1, #3]
 80088ac:	2a02      	cmp	r2, #2
 80088ae:	d072      	beq.n	8008996 <USB_ActivateEndpoint+0x2ce>
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80088b0:	780c      	ldrb	r4, [r1, #0]
 80088b2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80088b6:	b292      	uxth	r2, r2
 80088b8:	f422 42e2 	bic.w	r2, r2, #28928	; 0x7100
 80088bc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80088c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80088c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80088c8:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80088cc:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80088d0:	fa13 f282 	uxtah	r2, r3, r2
 80088d4:	f891 c000 	ldrb.w	ip, [r1]
 80088d8:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 80088dc:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 80088e0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80088e4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80088e8:	f8a2 c400 	strh.w	ip, [r2, #1024]	; 0x400
 80088ec:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80088f0:	fa13 f282 	uxtah	r2, r3, r2
 80088f4:	f891 c000 	ldrb.w	ip, [r1]
 80088f8:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 80088fc:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 8008900:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8008904:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8008908:	f8a2 c404 	strh.w	ip, [r2, #1028]	; 0x404
    if (ep->is_in == 0U)
 800890c:	784a      	ldrb	r2, [r1, #1]
 800890e:	2a00      	cmp	r2, #0
 8008910:	d150      	bne.n	80089b4 <USB_ActivateEndpoint+0x2ec>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008912:	780c      	ldrb	r4, [r1, #0]
 8008914:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008918:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 800891c:	d00c      	beq.n	8008938 <USB_ActivateEndpoint+0x270>
 800891e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008922:	b292      	uxth	r2, r2
 8008924:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008928:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800892c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8008930:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008934:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008938:	780c      	ldrb	r4, [r1, #0]
 800893a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800893e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008942:	d00c      	beq.n	800895e <USB_ActivateEndpoint+0x296>
 8008944:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008948:	b292      	uxth	r2, r2
 800894a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800894e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008952:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008956:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800895a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800895e:	f891 c000 	ldrb.w	ip, [r1]
 8008962:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 8008966:	b292      	uxth	r2, r2
 8008968:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800896c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008970:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8008974:	f248 0480 	movw	r4, #32896	; 0x8080
 8008978:	4322      	orrs	r2, r4
 800897a:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800897e:	7809      	ldrb	r1, [r1, #0]
 8008980:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8008984:	b292      	uxth	r2, r2
 8008986:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800898a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800898e:	4322      	orrs	r2, r4
 8008990:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8008994:	e767      	b.n	8008866 <USB_ActivateEndpoint+0x19e>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008996:	780c      	ldrb	r4, [r1, #0]
 8008998:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800899c:	b292      	uxth	r2, r2
 800899e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80089a2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80089a6:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 80089aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80089ae:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 80089b2:	e78b      	b.n	80088cc <USB_ActivateEndpoint+0x204>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80089b4:	780c      	ldrb	r4, [r1, #0]
 80089b6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80089ba:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 80089be:	d00c      	beq.n	80089da <USB_ActivateEndpoint+0x312>
 80089c0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80089c4:	b292      	uxth	r2, r2
 80089c6:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80089ca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80089ce:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80089d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80089d6:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80089da:	780c      	ldrb	r4, [r1, #0]
 80089dc:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80089e0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80089e4:	d00c      	beq.n	8008a00 <USB_ActivateEndpoint+0x338>
 80089e6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80089ea:	b292      	uxth	r2, r2
 80089ec:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80089f0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80089f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80089f8:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80089fc:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 8008a00:	78ca      	ldrb	r2, [r1, #3]
 8008a02:	2a01      	cmp	r2, #1
 8008a04:	d01e      	beq.n	8008a44 <USB_ActivateEndpoint+0x37c>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008a06:	780c      	ldrb	r4, [r1, #0]
 8008a08:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008a0c:	b292      	uxth	r2, r2
 8008a0e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008a12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a16:	f082 0220 	eor.w	r2, r2, #32
 8008a1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a1e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008a22:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008a26:	7809      	ldrb	r1, [r1, #0]
 8008a28:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8008a2c:	b292      	uxth	r2, r2
 8008a2e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008a32:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008a36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a3a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008a3e:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8008a42:	e710      	b.n	8008866 <USB_ActivateEndpoint+0x19e>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008a44:	780c      	ldrb	r4, [r1, #0]
 8008a46:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008a4a:	b292      	uxth	r2, r2
 8008a4c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008a50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a58:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008a5c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 8008a60:	e7e1      	b.n	8008a26 <USB_ActivateEndpoint+0x35e>

08008a62 <USB_DeactivateEndpoint>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8008a62:	7b0b      	ldrb	r3, [r1, #12]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d146      	bne.n	8008af6 <USB_DeactivateEndpoint+0x94>
  {
    if (ep->is_in != 0U)
 8008a68:	784b      	ldrb	r3, [r1, #1]
 8008a6a:	b313      	cbz	r3, 8008ab2 <USB_DeactivateEndpoint+0x50>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008a6c:	780a      	ldrb	r2, [r1, #0]
 8008a6e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008a72:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008a76:	d00c      	beq.n	8008a92 <USB_DeactivateEndpoint+0x30>
 8008a78:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008a7c:	b29b      	uxth	r3, r3
 8008a7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a8a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008a8e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008a92:	780a      	ldrb	r2, [r1, #0]
 8008a94:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008a98:	b29b      	uxth	r3, r3
 8008a9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008aa2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008aa6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008aaa:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8008aae:	2000      	movs	r0, #0
 8008ab0:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008ab2:	780a      	ldrb	r2, [r1, #0]
 8008ab4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008ab8:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8008abc:	d00c      	beq.n	8008ad8 <USB_DeactivateEndpoint+0x76>
 8008abe:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008ac2:	b29b      	uxth	r3, r3
 8008ac4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ac8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008acc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008ad0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ad4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008ad8:	780a      	ldrb	r2, [r1, #0]
 8008ada:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008ade:	b29b      	uxth	r3, r3
 8008ae0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008ae4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ae8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008aec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008af0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8008af4:	e7db      	b.n	8008aae <USB_DeactivateEndpoint+0x4c>
    if (ep->is_in == 0U)
 8008af6:	784b      	ldrb	r3, [r1, #1]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d14e      	bne.n	8008b9a <USB_DeactivateEndpoint+0x138>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008afc:	780a      	ldrb	r2, [r1, #0]
 8008afe:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008b02:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8008b06:	d00c      	beq.n	8008b22 <USB_DeactivateEndpoint+0xc0>
 8008b08:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008b0c:	b29b      	uxth	r3, r3
 8008b0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b16:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008b1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b1e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008b22:	780a      	ldrb	r2, [r1, #0]
 8008b24:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008b28:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008b2c:	d00c      	beq.n	8008b48 <USB_DeactivateEndpoint+0xe6>
 8008b2e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b40:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008b44:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8008b48:	780a      	ldrb	r2, [r1, #0]
 8008b4a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008b4e:	b29b      	uxth	r3, r3
 8008b50:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b5c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008b60:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008b64:	780b      	ldrb	r3, [r1, #0]
 8008b66:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8008b6a:	b292      	uxth	r2, r2
 8008b6c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008b70:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008b74:	f248 0c80 	movw	ip, #32896	; 0x8080
 8008b78:	ea42 020c 	orr.w	r2, r2, ip
 8008b7c:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008b80:	780a      	ldrb	r2, [r1, #0]
 8008b82:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008b86:	b29b      	uxth	r3, r3
 8008b88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b90:	ea43 030c 	orr.w	r3, r3, ip
 8008b94:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8008b98:	e789      	b.n	8008aae <USB_DeactivateEndpoint+0x4c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008b9a:	780a      	ldrb	r2, [r1, #0]
 8008b9c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008ba0:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8008ba4:	d00c      	beq.n	8008bc0 <USB_DeactivateEndpoint+0x15e>
 8008ba6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008baa:	b29b      	uxth	r3, r3
 8008bac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008bb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bb4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008bb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bbc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008bc0:	780a      	ldrb	r2, [r1, #0]
 8008bc2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008bc6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008bca:	d00c      	beq.n	8008be6 <USB_DeactivateEndpoint+0x184>
 8008bcc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008bd0:	b29b      	uxth	r3, r3
 8008bd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008bde:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008be2:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8008be6:	780a      	ldrb	r2, [r1, #0]
 8008be8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bf6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008bfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bfe:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008c02:	780b      	ldrb	r3, [r1, #0]
 8008c04:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8008c08:	b292      	uxth	r2, r2
 8008c0a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008c0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c12:	f248 0c80 	movw	ip, #32896	; 0x8080
 8008c16:	ea42 020c 	orr.w	r2, r2, ip
 8008c1a:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008c1e:	780a      	ldrb	r2, [r1, #0]
 8008c20:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008c24:	b29b      	uxth	r3, r3
 8008c26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008c2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c2e:	ea43 030c 	orr.w	r3, r3, ip
 8008c32:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8008c36:	e73a      	b.n	8008aae <USB_DeactivateEndpoint+0x4c>

08008c38 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 8008c38:	784b      	ldrb	r3, [r1, #1]
 8008c3a:	b18b      	cbz	r3, 8008c60 <USB_EPSetStall+0x28>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008c3c:	780a      	ldrb	r2, [r1, #0]
 8008c3e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008c42:	b29b      	uxth	r3, r3
 8008c44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c4c:	f083 0310 	eor.w	r3, r3, #16
 8008c50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008c54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c58:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 8008c5c:	2000      	movs	r0, #0
 8008c5e:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008c60:	780a      	ldrb	r2, [r1, #0]
 8008c62:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008c66:	b29b      	uxth	r3, r3
 8008c68:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008c6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c70:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008c74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008c78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c7c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8008c80:	e7ec      	b.n	8008c5c <USB_EPSetStall+0x24>

08008c82 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8008c82:	7b0b      	ldrb	r3, [r1, #12]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d14b      	bne.n	8008d20 <USB_EPClearStall+0x9e>
  {
    if (ep->is_in != 0U)
 8008c88:	784b      	ldrb	r3, [r1, #1]
 8008c8a:	b333      	cbz	r3, 8008cda <USB_EPClearStall+0x58>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008c8c:	780a      	ldrb	r2, [r1, #0]
 8008c8e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008c92:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008c96:	d00c      	beq.n	8008cb2 <USB_EPClearStall+0x30>
 8008c98:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008c9c:	b29b      	uxth	r3, r3
 8008c9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ca2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ca6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008caa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008cae:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8008cb2:	78cb      	ldrb	r3, [r1, #3]
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d033      	beq.n	8008d20 <USB_EPClearStall+0x9e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008cb8:	780a      	ldrb	r2, [r1, #0]
 8008cba:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008cbe:	b29b      	uxth	r3, r3
 8008cc0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008cc8:	f083 0320 	eor.w	r3, r3, #32
 8008ccc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008cd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008cd4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8008cd8:	e022      	b.n	8008d20 <USB_EPClearStall+0x9e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008cda:	780a      	ldrb	r2, [r1, #0]
 8008cdc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008ce0:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8008ce4:	d00c      	beq.n	8008d00 <USB_EPClearStall+0x7e>
 8008ce6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cf4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008cf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008cfc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008d00:	780a      	ldrb	r2, [r1, #0]
 8008d02:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008d0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d10:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8008d14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008d18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d1c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 8008d20:	2000      	movs	r0, #0
 8008d22:	4770      	bx	lr

08008d24 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8008d24:	b911      	cbnz	r1, 8008d2c <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008d26:	2380      	movs	r3, #128	; 0x80
 8008d28:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 8008d2c:	2000      	movs	r0, #0
 8008d2e:	4770      	bx	lr

08008d30 <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8008d30:	f8b0 3058 	ldrh.w	r3, [r0, #88]	; 0x58
 8008d34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d3c:	b29b      	uxth	r3, r3
 8008d3e:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58

  return HAL_OK;
}
 8008d42:	2000      	movs	r0, #0
 8008d44:	4770      	bx	lr

08008d46 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008d46:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8008d4a:	b280      	uxth	r0, r0
 8008d4c:	4770      	bx	lr

08008d4e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008d4e:	b410      	push	{r4}
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008d50:	1c5c      	adds	r4, r3, #1
 8008d52:	0864      	lsrs	r4, r4, #1
  uint32_t temp1;
  uint32_t temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008d54:	4402      	add	r2, r0
 8008d56:	f502 6280 	add.w	r2, r2, #1024	; 0x400

  for (i = n; i != 0U; i--)
 8008d5a:	e007      	b.n	8008d6c <USB_WritePMA+0x1e>
  {
    temp1 = *pBuf;
 8008d5c:	780b      	ldrb	r3, [r1, #0]
    pBuf++;
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8008d5e:	7848      	ldrb	r0, [r1, #1]
    *pdwVal = (uint16_t)temp2;
 8008d60:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8008d64:	f822 3b02 	strh.w	r3, [r2], #2

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8008d68:	3102      	adds	r1, #2
  for (i = n; i != 0U; i--)
 8008d6a:	3c01      	subs	r4, #1
 8008d6c:	2c00      	cmp	r4, #0
 8008d6e:	d1f5      	bne.n	8008d5c <USB_WritePMA+0xe>
  }
}
 8008d70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d74:	4770      	bx	lr

08008d76 <USB_EPStartXfer>:
{
 8008d76:	b570      	push	{r4, r5, r6, lr}
 8008d78:	4605      	mov	r5, r0
 8008d7a:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 8008d7c:	784a      	ldrb	r2, [r1, #1]
 8008d7e:	2a01      	cmp	r2, #1
 8008d80:	d032      	beq.n	8008de8 <USB_EPStartXfer+0x72>
    if (ep->doublebuffer == 0U)
 8008d82:	7b0b      	ldrb	r3, [r1, #12]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	f040 8283 	bne.w	8009290 <USB_EPStartXfer+0x51a>
      if (ep->xfer_len > ep->maxpacket)
 8008d8a:	698b      	ldr	r3, [r1, #24]
 8008d8c:	690a      	ldr	r2, [r1, #16]
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	f240 825d 	bls.w	800924e <USB_EPStartXfer+0x4d8>
        ep->xfer_len -= len;
 8008d94:	1a9b      	subs	r3, r3, r2
 8008d96:	618b      	str	r3, [r1, #24]
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008d98:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8008d9c:	fa15 f383 	uxtah	r3, r5, r3
 8008da0:	7821      	ldrb	r1, [r4, #0]
 8008da2:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8008da6:	2a3e      	cmp	r2, #62	; 0x3e
 8008da8:	f240 8255 	bls.w	8009256 <USB_EPStartXfer+0x4e0>
 8008dac:	0951      	lsrs	r1, r2, #5
 8008dae:	f012 0f1f 	tst.w	r2, #31
 8008db2:	d100      	bne.n	8008db6 <USB_EPStartXfer+0x40>
 8008db4:	3901      	subs	r1, #1
 8008db6:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 8008dba:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8008dbe:	b289      	uxth	r1, r1
 8008dc0:	f8a3 1406 	strh.w	r1, [r3, #1030]	; 0x406
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008dc4:	7822      	ldrb	r2, [r4, #0]
 8008dc6:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8008dca:	b29b      	uxth	r3, r3
 8008dcc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008dd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dd4:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8008dd8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008ddc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008de0:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8008de4:	2000      	movs	r0, #0
}
 8008de6:	bd70      	pop	{r4, r5, r6, pc}
    if (ep->xfer_len > ep->maxpacket)
 8008de8:	698e      	ldr	r6, [r1, #24]
 8008dea:	6909      	ldr	r1, [r1, #16]
 8008dec:	428e      	cmp	r6, r1
 8008dee:	d900      	bls.n	8008df2 <USB_EPStartXfer+0x7c>
      len = ep->maxpacket;
 8008df0:	460e      	mov	r6, r1
    if (ep->doublebuffer == 0U)
 8008df2:	7b23      	ldrb	r3, [r4, #12]
 8008df4:	b32b      	cbz	r3, 8008e42 <USB_EPStartXfer+0xcc>
      if (ep->type == EP_TYPE_BULK)
 8008df6:	78e3      	ldrb	r3, [r4, #3]
 8008df8:	2b02      	cmp	r3, #2
 8008dfa:	d044      	beq.n	8008e86 <USB_EPStartXfer+0x110>
        ep->xfer_len_db -= len;
 8008dfc:	6a23      	ldr	r3, [r4, #32]
 8008dfe:	1b9b      	subs	r3, r3, r6
 8008e00:	6223      	str	r3, [r4, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008e02:	7823      	ldrb	r3, [r4, #0]
 8008e04:	f835 1023 	ldrh.w	r1, [r5, r3, lsl #2]
 8008e08:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008e0c:	f000 81dc 	beq.w	80091c8 <USB_EPStartXfer+0x452>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008e10:	2a00      	cmp	r2, #0
 8008e12:	f040 81c9 	bne.w	80091a8 <USB_EPStartXfer+0x432>
 8008e16:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8008e1a:	fa15 f282 	uxtah	r2, r5, r2
 8008e1e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008e22:	2e3e      	cmp	r6, #62	; 0x3e
 8008e24:	f240 81a3 	bls.w	800916e <USB_EPStartXfer+0x3f8>
 8008e28:	0972      	lsrs	r2, r6, #5
 8008e2a:	f016 0f1f 	tst.w	r6, #31
 8008e2e:	d100      	bne.n	8008e32 <USB_EPStartXfer+0xbc>
 8008e30:	3a01      	subs	r2, #1
 8008e32:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8008e36:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008e3a:	b292      	uxth	r2, r2
 8008e3c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008e40:	e1bb      	b.n	80091ba <USB_EPStartXfer+0x444>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008e42:	b2b6      	uxth	r6, r6
 8008e44:	4633      	mov	r3, r6
 8008e46:	88e2      	ldrh	r2, [r4, #6]
 8008e48:	6961      	ldr	r1, [r4, #20]
 8008e4a:	4628      	mov	r0, r5
 8008e4c:	f7ff ff7f 	bl	8008d4e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008e50:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8008e54:	fa15 f383 	uxtah	r3, r5, r3
 8008e58:	7822      	ldrb	r2, [r4, #0]
 8008e5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e5e:	f8a3 6402 	strh.w	r6, [r3, #1026]	; 0x402
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008e62:	7822      	ldrb	r2, [r4, #0]
 8008e64:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8008e68:	b29b      	uxth	r3, r3
 8008e6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008e72:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8008e76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008e7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e7e:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8008e82:	2000      	movs	r0, #0
 8008e84:	e7af      	b.n	8008de6 <USB_EPStartXfer+0x70>
        if (ep->xfer_len_db > ep->maxpacket)
 8008e86:	6a23      	ldr	r3, [r4, #32]
 8008e88:	4299      	cmp	r1, r3
 8008e8a:	f080 8152 	bcs.w	8009132 <USB_EPStartXfer+0x3bc>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008e8e:	7822      	ldrb	r2, [r4, #0]
 8008e90:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8008e94:	b29b      	uxth	r3, r3
 8008e96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e9e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008ea2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ea6:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
          ep->xfer_len_db -= len;
 8008eaa:	6a23      	ldr	r3, [r4, #32]
 8008eac:	1b9b      	subs	r3, r3, r6
 8008eae:	6223      	str	r3, [r4, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008eb0:	7823      	ldrb	r3, [r4, #0]
 8008eb2:	f835 2023 	ldrh.w	r2, [r5, r3, lsl #2]
 8008eb6:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008eba:	f000 809d 	beq.w	8008ff8 <USB_EPStartXfer+0x282>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008ebe:	7862      	ldrb	r2, [r4, #1]
 8008ec0:	bb8a      	cbnz	r2, 8008f26 <USB_EPStartXfer+0x1b0>
 8008ec2:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8008ec6:	fa15 f282 	uxtah	r2, r5, r2
 8008eca:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008ece:	2e3e      	cmp	r6, #62	; 0x3e
 8008ed0:	d90c      	bls.n	8008eec <USB_EPStartXfer+0x176>
 8008ed2:	0972      	lsrs	r2, r6, #5
 8008ed4:	f016 0f1f 	tst.w	r6, #31
 8008ed8:	d100      	bne.n	8008edc <USB_EPStartXfer+0x166>
 8008eda:	3a01      	subs	r2, #1
 8008edc:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8008ee0:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008ee4:	b292      	uxth	r2, r2
 8008ee6:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008eea:	e01e      	b.n	8008f2a <USB_EPStartXfer+0x1b4>
 8008eec:	b98e      	cbnz	r6, 8008f12 <USB_EPStartXfer+0x19c>
 8008eee:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8008ef2:	b292      	uxth	r2, r2
 8008ef4:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8008ef8:	b292      	uxth	r2, r2
 8008efa:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008efe:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8008f02:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8008f06:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008f0a:	b292      	uxth	r2, r2
 8008f0c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008f10:	e00b      	b.n	8008f2a <USB_EPStartXfer+0x1b4>
 8008f12:	0872      	lsrs	r2, r6, #1
 8008f14:	f016 0f01 	tst.w	r6, #1
 8008f18:	d000      	beq.n	8008f1c <USB_EPStartXfer+0x1a6>
 8008f1a:	3201      	adds	r2, #1
 8008f1c:	0292      	lsls	r2, r2, #10
 8008f1e:	b292      	uxth	r2, r2
 8008f20:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008f24:	e001      	b.n	8008f2a <USB_EPStartXfer+0x1b4>
 8008f26:	2a01      	cmp	r2, #1
 8008f28:	d027      	beq.n	8008f7a <USB_EPStartXfer+0x204>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008f2a:	b2b3      	uxth	r3, r6
 8008f2c:	8962      	ldrh	r2, [r4, #10]
 8008f2e:	6961      	ldr	r1, [r4, #20]
 8008f30:	4628      	mov	r0, r5
 8008f32:	f7ff ff0c 	bl	8008d4e <USB_WritePMA>
            ep->xfer_buff += len;
 8008f36:	6963      	ldr	r3, [r4, #20]
 8008f38:	4433      	add	r3, r6
 8008f3a:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8008f3c:	6a23      	ldr	r3, [r4, #32]
 8008f3e:	6922      	ldr	r2, [r4, #16]
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d924      	bls.n	8008f8e <USB_EPStartXfer+0x218>
              ep->xfer_len_db -= len;
 8008f44:	1b9b      	subs	r3, r3, r6
 8008f46:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008f48:	7863      	ldrb	r3, [r4, #1]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d140      	bne.n	8008fd0 <USB_EPStartXfer+0x25a>
 8008f4e:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8008f52:	fa15 f383 	uxtah	r3, r5, r3
 8008f56:	7822      	ldrb	r2, [r4, #0]
 8008f58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f5c:	2e3e      	cmp	r6, #62	; 0x3e
 8008f5e:	d91a      	bls.n	8008f96 <USB_EPStartXfer+0x220>
 8008f60:	0972      	lsrs	r2, r6, #5
 8008f62:	f016 0f1f 	tst.w	r6, #31
 8008f66:	d100      	bne.n	8008f6a <USB_EPStartXfer+0x1f4>
 8008f68:	3a01      	subs	r2, #1
 8008f6a:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8008f6e:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008f72:	b292      	uxth	r2, r2
 8008f74:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008f78:	e02c      	b.n	8008fd4 <USB_EPStartXfer+0x25e>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008f7a:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8008f7e:	fa15 f282 	uxtah	r2, r5, r2
 8008f82:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008f86:	b2b2      	uxth	r2, r6
 8008f88:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008f8c:	e7cd      	b.n	8008f2a <USB_EPStartXfer+0x1b4>
              ep->xfer_len_db = 0U;
 8008f8e:	2200      	movs	r2, #0
 8008f90:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 8008f92:	461e      	mov	r6, r3
 8008f94:	e7d8      	b.n	8008f48 <USB_EPStartXfer+0x1d2>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008f96:	b98e      	cbnz	r6, 8008fbc <USB_EPStartXfer+0x246>
 8008f98:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8008f9c:	b292      	uxth	r2, r2
 8008f9e:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8008fa2:	b292      	uxth	r2, r2
 8008fa4:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008fa8:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8008fac:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8008fb0:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008fb4:	b292      	uxth	r2, r2
 8008fb6:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008fba:	e00b      	b.n	8008fd4 <USB_EPStartXfer+0x25e>
 8008fbc:	0872      	lsrs	r2, r6, #1
 8008fbe:	f016 0f01 	tst.w	r6, #1
 8008fc2:	d000      	beq.n	8008fc6 <USB_EPStartXfer+0x250>
 8008fc4:	3201      	adds	r2, #1
 8008fc6:	0292      	lsls	r2, r2, #10
 8008fc8:	b292      	uxth	r2, r2
 8008fca:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008fce:	e001      	b.n	8008fd4 <USB_EPStartXfer+0x25e>
 8008fd0:	2b01      	cmp	r3, #1
 8008fd2:	d006      	beq.n	8008fe2 <USB_EPStartXfer+0x26c>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008fd4:	b2b3      	uxth	r3, r6
 8008fd6:	8922      	ldrh	r2, [r4, #8]
 8008fd8:	6961      	ldr	r1, [r4, #20]
 8008fda:	4628      	mov	r0, r5
 8008fdc:	f7ff feb7 	bl	8008d4e <USB_WritePMA>
 8008fe0:	e73f      	b.n	8008e62 <USB_EPStartXfer+0xec>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008fe2:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8008fe6:	fa15 f383 	uxtah	r3, r5, r3
 8008fea:	7822      	ldrb	r2, [r4, #0]
 8008fec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ff0:	b2b2      	uxth	r2, r6
 8008ff2:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008ff6:	e7ed      	b.n	8008fd4 <USB_EPStartXfer+0x25e>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008ff8:	7862      	ldrb	r2, [r4, #1]
 8008ffa:	bb8a      	cbnz	r2, 8009060 <USB_EPStartXfer+0x2ea>
 8008ffc:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8009000:	fa15 f282 	uxtah	r2, r5, r2
 8009004:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009008:	2e3e      	cmp	r6, #62	; 0x3e
 800900a:	d90c      	bls.n	8009026 <USB_EPStartXfer+0x2b0>
 800900c:	0972      	lsrs	r2, r6, #5
 800900e:	f016 0f1f 	tst.w	r6, #31
 8009012:	d100      	bne.n	8009016 <USB_EPStartXfer+0x2a0>
 8009014:	3a01      	subs	r2, #1
 8009016:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800901a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800901e:	b292      	uxth	r2, r2
 8009020:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8009024:	e01e      	b.n	8009064 <USB_EPStartXfer+0x2ee>
 8009026:	b98e      	cbnz	r6, 800904c <USB_EPStartXfer+0x2d6>
 8009028:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800902c:	b292      	uxth	r2, r2
 800902e:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8009032:	b292      	uxth	r2, r2
 8009034:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8009038:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800903c:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8009040:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8009044:	b292      	uxth	r2, r2
 8009046:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800904a:	e00b      	b.n	8009064 <USB_EPStartXfer+0x2ee>
 800904c:	0872      	lsrs	r2, r6, #1
 800904e:	f016 0f01 	tst.w	r6, #1
 8009052:	d000      	beq.n	8009056 <USB_EPStartXfer+0x2e0>
 8009054:	3201      	adds	r2, #1
 8009056:	0292      	lsls	r2, r2, #10
 8009058:	b292      	uxth	r2, r2
 800905a:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800905e:	e001      	b.n	8009064 <USB_EPStartXfer+0x2ee>
 8009060:	2a01      	cmp	r2, #1
 8009062:	d027      	beq.n	80090b4 <USB_EPStartXfer+0x33e>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009064:	b2b3      	uxth	r3, r6
 8009066:	8922      	ldrh	r2, [r4, #8]
 8009068:	6961      	ldr	r1, [r4, #20]
 800906a:	4628      	mov	r0, r5
 800906c:	f7ff fe6f 	bl	8008d4e <USB_WritePMA>
            ep->xfer_buff += len;
 8009070:	6963      	ldr	r3, [r4, #20]
 8009072:	4433      	add	r3, r6
 8009074:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8009076:	6a23      	ldr	r3, [r4, #32]
 8009078:	6922      	ldr	r2, [r4, #16]
 800907a:	4293      	cmp	r3, r2
 800907c:	d924      	bls.n	80090c8 <USB_EPStartXfer+0x352>
              ep->xfer_len_db -= len;
 800907e:	1b9b      	subs	r3, r3, r6
 8009080:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009082:	7863      	ldrb	r3, [r4, #1]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d140      	bne.n	800910a <USB_EPStartXfer+0x394>
 8009088:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 800908c:	fa15 f383 	uxtah	r3, r5, r3
 8009090:	7822      	ldrb	r2, [r4, #0]
 8009092:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009096:	2e3e      	cmp	r6, #62	; 0x3e
 8009098:	d91a      	bls.n	80090d0 <USB_EPStartXfer+0x35a>
 800909a:	0972      	lsrs	r2, r6, #5
 800909c:	f016 0f1f 	tst.w	r6, #31
 80090a0:	d100      	bne.n	80090a4 <USB_EPStartXfer+0x32e>
 80090a2:	3a01      	subs	r2, #1
 80090a4:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 80090a8:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80090ac:	b292      	uxth	r2, r2
 80090ae:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80090b2:	e02c      	b.n	800910e <USB_EPStartXfer+0x398>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80090b4:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80090b8:	fa15 f282 	uxtah	r2, r5, r2
 80090bc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80090c0:	b2b2      	uxth	r2, r6
 80090c2:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 80090c6:	e7cd      	b.n	8009064 <USB_EPStartXfer+0x2ee>
              ep->xfer_len_db = 0U;
 80090c8:	2200      	movs	r2, #0
 80090ca:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 80090cc:	461e      	mov	r6, r3
 80090ce:	e7d8      	b.n	8009082 <USB_EPStartXfer+0x30c>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80090d0:	b98e      	cbnz	r6, 80090f6 <USB_EPStartXfer+0x380>
 80090d2:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80090d6:	b292      	uxth	r2, r2
 80090d8:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 80090dc:	b292      	uxth	r2, r2
 80090de:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80090e2:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80090e6:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80090ea:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80090ee:	b292      	uxth	r2, r2
 80090f0:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80090f4:	e00b      	b.n	800910e <USB_EPStartXfer+0x398>
 80090f6:	0872      	lsrs	r2, r6, #1
 80090f8:	f016 0f01 	tst.w	r6, #1
 80090fc:	d000      	beq.n	8009100 <USB_EPStartXfer+0x38a>
 80090fe:	3201      	adds	r2, #1
 8009100:	0292      	lsls	r2, r2, #10
 8009102:	b292      	uxth	r2, r2
 8009104:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8009108:	e001      	b.n	800910e <USB_EPStartXfer+0x398>
 800910a:	2b01      	cmp	r3, #1
 800910c:	d006      	beq.n	800911c <USB_EPStartXfer+0x3a6>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800910e:	b2b3      	uxth	r3, r6
 8009110:	8962      	ldrh	r2, [r4, #10]
 8009112:	6961      	ldr	r1, [r4, #20]
 8009114:	4628      	mov	r0, r5
 8009116:	f7ff fe1a 	bl	8008d4e <USB_WritePMA>
 800911a:	e6a2      	b.n	8008e62 <USB_EPStartXfer+0xec>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800911c:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8009120:	fa15 f383 	uxtah	r3, r5, r3
 8009124:	7822      	ldrb	r2, [r4, #0]
 8009126:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800912a:	b2b2      	uxth	r2, r6
 800912c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8009130:	e7ed      	b.n	800910e <USB_EPStartXfer+0x398>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8009132:	7821      	ldrb	r1, [r4, #0]
 8009134:	f835 2021 	ldrh.w	r2, [r5, r1, lsl #2]
 8009138:	b292      	uxth	r2, r2
 800913a:	f422 42e2 	bic.w	r2, r2, #28928	; 0x7100
 800913e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009142:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009146:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800914a:	f825 2021 	strh.w	r2, [r5, r1, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800914e:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8009152:	fa15 f282 	uxtah	r2, r5, r2
 8009156:	7821      	ldrb	r1, [r4, #0]
 8009158:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800915c:	b29b      	uxth	r3, r3
 800915e:	f8a2 3402 	strh.w	r3, [r2, #1026]	; 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009162:	8922      	ldrh	r2, [r4, #8]
 8009164:	6961      	ldr	r1, [r4, #20]
 8009166:	4628      	mov	r0, r5
 8009168:	f7ff fdf1 	bl	8008d4e <USB_WritePMA>
 800916c:	e679      	b.n	8008e62 <USB_EPStartXfer+0xec>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800916e:	b98e      	cbnz	r6, 8009194 <USB_EPStartXfer+0x41e>
 8009170:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8009174:	b292      	uxth	r2, r2
 8009176:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800917a:	b292      	uxth	r2, r2
 800917c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8009180:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8009184:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8009188:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800918c:	b292      	uxth	r2, r2
 800918e:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8009192:	e012      	b.n	80091ba <USB_EPStartXfer+0x444>
 8009194:	0872      	lsrs	r2, r6, #1
 8009196:	f016 0f01 	tst.w	r6, #1
 800919a:	d000      	beq.n	800919e <USB_EPStartXfer+0x428>
 800919c:	3201      	adds	r2, #1
 800919e:	0292      	lsls	r2, r2, #10
 80091a0:	b292      	uxth	r2, r2
 80091a2:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80091a6:	e008      	b.n	80091ba <USB_EPStartXfer+0x444>
 80091a8:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80091ac:	fa15 f282 	uxtah	r2, r5, r2
 80091b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80091b4:	b2b2      	uxth	r2, r6
 80091b6:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80091ba:	b2b3      	uxth	r3, r6
 80091bc:	8962      	ldrh	r2, [r4, #10]
 80091be:	6961      	ldr	r1, [r4, #20]
 80091c0:	4628      	mov	r0, r5
 80091c2:	f7ff fdc4 	bl	8008d4e <USB_WritePMA>
 80091c6:	e64c      	b.n	8008e62 <USB_EPStartXfer+0xec>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80091c8:	bb8a      	cbnz	r2, 800922e <USB_EPStartXfer+0x4b8>
 80091ca:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80091ce:	fa15 f282 	uxtah	r2, r5, r2
 80091d2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80091d6:	2e3e      	cmp	r6, #62	; 0x3e
 80091d8:	d90c      	bls.n	80091f4 <USB_EPStartXfer+0x47e>
 80091da:	0972      	lsrs	r2, r6, #5
 80091dc:	f016 0f1f 	tst.w	r6, #31
 80091e0:	d100      	bne.n	80091e4 <USB_EPStartXfer+0x46e>
 80091e2:	3a01      	subs	r2, #1
 80091e4:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 80091e8:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80091ec:	b292      	uxth	r2, r2
 80091ee:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 80091f2:	e025      	b.n	8009240 <USB_EPStartXfer+0x4ca>
 80091f4:	b98e      	cbnz	r6, 800921a <USB_EPStartXfer+0x4a4>
 80091f6:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 80091fa:	b292      	uxth	r2, r2
 80091fc:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8009200:	b292      	uxth	r2, r2
 8009202:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8009206:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800920a:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800920e:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8009212:	b292      	uxth	r2, r2
 8009214:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8009218:	e012      	b.n	8009240 <USB_EPStartXfer+0x4ca>
 800921a:	0872      	lsrs	r2, r6, #1
 800921c:	f016 0f01 	tst.w	r6, #1
 8009220:	d000      	beq.n	8009224 <USB_EPStartXfer+0x4ae>
 8009222:	3201      	adds	r2, #1
 8009224:	0292      	lsls	r2, r2, #10
 8009226:	b292      	uxth	r2, r2
 8009228:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800922c:	e008      	b.n	8009240 <USB_EPStartXfer+0x4ca>
 800922e:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8009232:	fa15 f282 	uxtah	r2, r5, r2
 8009236:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800923a:	b2b2      	uxth	r2, r6
 800923c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009240:	b2b3      	uxth	r3, r6
 8009242:	8922      	ldrh	r2, [r4, #8]
 8009244:	6961      	ldr	r1, [r4, #20]
 8009246:	4628      	mov	r0, r5
 8009248:	f7ff fd81 	bl	8008d4e <USB_WritePMA>
 800924c:	e609      	b.n	8008e62 <USB_EPStartXfer+0xec>
        ep->xfer_len = 0U;
 800924e:	2200      	movs	r2, #0
 8009250:	618a      	str	r2, [r1, #24]
        len = ep->xfer_len;
 8009252:	461a      	mov	r2, r3
 8009254:	e5a0      	b.n	8008d98 <USB_EPStartXfer+0x22>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8009256:	b98a      	cbnz	r2, 800927c <USB_EPStartXfer+0x506>
 8009258:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800925c:	b292      	uxth	r2, r2
 800925e:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8009262:	b292      	uxth	r2, r2
 8009264:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8009268:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800926c:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8009270:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8009274:	b292      	uxth	r2, r2
 8009276:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800927a:	e5a3      	b.n	8008dc4 <USB_EPStartXfer+0x4e>
 800927c:	0851      	lsrs	r1, r2, #1
 800927e:	f012 0f01 	tst.w	r2, #1
 8009282:	d000      	beq.n	8009286 <USB_EPStartXfer+0x510>
 8009284:	3101      	adds	r1, #1
 8009286:	0289      	lsls	r1, r1, #10
 8009288:	b289      	uxth	r1, r1
 800928a:	f8a3 1406 	strh.w	r1, [r3, #1030]	; 0x406
 800928e:	e599      	b.n	8008dc4 <USB_EPStartXfer+0x4e>
      if (ep->type == EP_TYPE_BULK)
 8009290:	78cb      	ldrb	r3, [r1, #3]
 8009292:	2b02      	cmp	r3, #2
 8009294:	d03b      	beq.n	800930e <USB_EPStartXfer+0x598>
      else if (ep->type == EP_TYPE_ISOC)
 8009296:	2b01      	cmp	r3, #1
 8009298:	f040 811b 	bne.w	80094d2 <USB_EPStartXfer+0x75c>
        if (ep->xfer_len > ep->maxpacket)
 800929c:	6989      	ldr	r1, [r1, #24]
 800929e:	6923      	ldr	r3, [r4, #16]
 80092a0:	4299      	cmp	r1, r3
 80092a2:	f240 80ca 	bls.w	800943a <USB_EPStartXfer+0x6c4>
          ep->xfer_len -= len;
 80092a6:	1ac9      	subs	r1, r1, r3
 80092a8:	61a1      	str	r1, [r4, #24]
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80092aa:	b9aa      	cbnz	r2, 80092d8 <USB_EPStartXfer+0x562>
 80092ac:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80092b0:	fa15 f282 	uxtah	r2, r5, r2
 80092b4:	7821      	ldrb	r1, [r4, #0]
 80092b6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80092ba:	2b3e      	cmp	r3, #62	; 0x3e
 80092bc:	f240 80c1 	bls.w	8009442 <USB_EPStartXfer+0x6cc>
 80092c0:	0959      	lsrs	r1, r3, #5
 80092c2:	f013 0f1f 	tst.w	r3, #31
 80092c6:	d100      	bne.n	80092ca <USB_EPStartXfer+0x554>
 80092c8:	3901      	subs	r1, #1
 80092ca:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 80092ce:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80092d2:	b289      	uxth	r1, r1
 80092d4:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 80092d8:	7862      	ldrb	r2, [r4, #1]
 80092da:	2a00      	cmp	r2, #0
 80092dc:	f040 80eb 	bne.w	80094b6 <USB_EPStartXfer+0x740>
 80092e0:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80092e4:	fa15 f282 	uxtah	r2, r5, r2
 80092e8:	7821      	ldrb	r1, [r4, #0]
 80092ea:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80092ee:	2b3e      	cmp	r3, #62	; 0x3e
 80092f0:	f240 80c4 	bls.w	800947c <USB_EPStartXfer+0x706>
 80092f4:	0959      	lsrs	r1, r3, #5
 80092f6:	f013 0f1f 	tst.w	r3, #31
 80092fa:	d100      	bne.n	80092fe <USB_EPStartXfer+0x588>
 80092fc:	3901      	subs	r1, #1
 80092fe:	ea6f 63c1 	mvn.w	r3, r1, lsl #27
 8009302:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009306:	b29b      	uxth	r3, r3
 8009308:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 800930c:	e55a      	b.n	8008dc4 <USB_EPStartXfer+0x4e>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800930e:	b9aa      	cbnz	r2, 800933c <USB_EPStartXfer+0x5c6>
 8009310:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8009314:	fa10 f383 	uxtah	r3, r0, r3
 8009318:	780a      	ldrb	r2, [r1, #0]
 800931a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800931e:	6909      	ldr	r1, [r1, #16]
 8009320:	293e      	cmp	r1, #62	; 0x3e
 8009322:	d925      	bls.n	8009370 <USB_EPStartXfer+0x5fa>
 8009324:	094a      	lsrs	r2, r1, #5
 8009326:	f011 0f1f 	tst.w	r1, #31
 800932a:	d100      	bne.n	800932e <USB_EPStartXfer+0x5b8>
 800932c:	3a01      	subs	r2, #1
 800932e:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8009332:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8009336:	b292      	uxth	r2, r2
 8009338:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800933c:	7863      	ldrb	r3, [r4, #1]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d150      	bne.n	80093e4 <USB_EPStartXfer+0x66e>
 8009342:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8009346:	fa15 f383 	uxtah	r3, r5, r3
 800934a:	7822      	ldrb	r2, [r4, #0]
 800934c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009350:	6921      	ldr	r1, [r4, #16]
 8009352:	293e      	cmp	r1, #62	; 0x3e
 8009354:	d929      	bls.n	80093aa <USB_EPStartXfer+0x634>
 8009356:	094a      	lsrs	r2, r1, #5
 8009358:	f011 0f1f 	tst.w	r1, #31
 800935c:	d100      	bne.n	8009360 <USB_EPStartXfer+0x5ea>
 800935e:	3a01      	subs	r2, #1
 8009360:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8009364:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8009368:	b292      	uxth	r2, r2
 800936a:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800936e:	e03b      	b.n	80093e8 <USB_EPStartXfer+0x672>
 8009370:	b989      	cbnz	r1, 8009396 <USB_EPStartXfer+0x620>
 8009372:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8009376:	b292      	uxth	r2, r2
 8009378:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800937c:	b292      	uxth	r2, r2
 800937e:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8009382:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8009386:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800938a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800938e:	b292      	uxth	r2, r2
 8009390:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8009394:	e7d2      	b.n	800933c <USB_EPStartXfer+0x5c6>
 8009396:	084a      	lsrs	r2, r1, #1
 8009398:	f011 0f01 	tst.w	r1, #1
 800939c:	d000      	beq.n	80093a0 <USB_EPStartXfer+0x62a>
 800939e:	3201      	adds	r2, #1
 80093a0:	0292      	lsls	r2, r2, #10
 80093a2:	b292      	uxth	r2, r2
 80093a4:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 80093a8:	e7c8      	b.n	800933c <USB_EPStartXfer+0x5c6>
 80093aa:	b989      	cbnz	r1, 80093d0 <USB_EPStartXfer+0x65a>
 80093ac:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80093b0:	b292      	uxth	r2, r2
 80093b2:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 80093b6:	b292      	uxth	r2, r2
 80093b8:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80093bc:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80093c0:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80093c4:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80093c8:	b292      	uxth	r2, r2
 80093ca:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80093ce:	e00b      	b.n	80093e8 <USB_EPStartXfer+0x672>
 80093d0:	084a      	lsrs	r2, r1, #1
 80093d2:	f011 0f01 	tst.w	r1, #1
 80093d6:	d000      	beq.n	80093da <USB_EPStartXfer+0x664>
 80093d8:	3201      	adds	r2, #1
 80093da:	0292      	lsls	r2, r2, #10
 80093dc:	b292      	uxth	r2, r2
 80093de:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80093e2:	e001      	b.n	80093e8 <USB_EPStartXfer+0x672>
 80093e4:	2b01      	cmp	r3, #1
 80093e6:	d01d      	beq.n	8009424 <USB_EPStartXfer+0x6ae>
        if (ep->xfer_count != 0U)
 80093e8:	69e3      	ldr	r3, [r4, #28]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	f43f acea 	beq.w	8008dc4 <USB_EPStartXfer+0x4e>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80093f0:	7822      	ldrb	r2, [r4, #0]
 80093f2:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80093f6:	f244 0340 	movw	r3, #16448	; 0x4040
 80093fa:	ea03 0001 	and.w	r0, r3, r1
 80093fe:	438b      	bics	r3, r1
 8009400:	d002      	beq.n	8009408 <USB_EPStartXfer+0x692>
 8009402:	2800      	cmp	r0, #0
 8009404:	f47f acde 	bne.w	8008dc4 <USB_EPStartXfer+0x4e>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8009408:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800940c:	b29b      	uxth	r3, r3
 800940e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009416:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800941a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800941e:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 8009422:	e4cf      	b.n	8008dc4 <USB_EPStartXfer+0x4e>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009424:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8009428:	fa15 f383 	uxtah	r3, r5, r3
 800942c:	7822      	ldrb	r2, [r4, #0]
 800942e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009432:	8a22      	ldrh	r2, [r4, #16]
 8009434:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8009438:	e7d6      	b.n	80093e8 <USB_EPStartXfer+0x672>
          ep->xfer_len = 0U;
 800943a:	2300      	movs	r3, #0
 800943c:	61a3      	str	r3, [r4, #24]
          len = ep->xfer_len;
 800943e:	460b      	mov	r3, r1
 8009440:	e733      	b.n	80092aa <USB_EPStartXfer+0x534>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009442:	b98b      	cbnz	r3, 8009468 <USB_EPStartXfer+0x6f2>
 8009444:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 8009448:	b289      	uxth	r1, r1
 800944a:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 800944e:	b289      	uxth	r1, r1
 8009450:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8009454:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 8009458:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800945c:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8009460:	b289      	uxth	r1, r1
 8009462:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8009466:	e737      	b.n	80092d8 <USB_EPStartXfer+0x562>
 8009468:	0859      	lsrs	r1, r3, #1
 800946a:	f013 0f01 	tst.w	r3, #1
 800946e:	d000      	beq.n	8009472 <USB_EPStartXfer+0x6fc>
 8009470:	3101      	adds	r1, #1
 8009472:	0289      	lsls	r1, r1, #10
 8009474:	b289      	uxth	r1, r1
 8009476:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 800947a:	e72d      	b.n	80092d8 <USB_EPStartXfer+0x562>
 800947c:	b98b      	cbnz	r3, 80094a2 <USB_EPStartXfer+0x72c>
 800947e:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	; 0x406
 8009482:	b29b      	uxth	r3, r3
 8009484:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009488:	b29b      	uxth	r3, r3
 800948a:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 800948e:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	; 0x406
 8009492:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009496:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800949a:	b29b      	uxth	r3, r3
 800949c:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 80094a0:	e490      	b.n	8008dc4 <USB_EPStartXfer+0x4e>
 80094a2:	0859      	lsrs	r1, r3, #1
 80094a4:	f013 0f01 	tst.w	r3, #1
 80094a8:	d000      	beq.n	80094ac <USB_EPStartXfer+0x736>
 80094aa:	3101      	adds	r1, #1
 80094ac:	028b      	lsls	r3, r1, #10
 80094ae:	b29b      	uxth	r3, r3
 80094b0:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 80094b4:	e486      	b.n	8008dc4 <USB_EPStartXfer+0x4e>
 80094b6:	2a01      	cmp	r2, #1
 80094b8:	f47f ac84 	bne.w	8008dc4 <USB_EPStartXfer+0x4e>
 80094bc:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80094c0:	fa15 f282 	uxtah	r2, r5, r2
 80094c4:	7821      	ldrb	r1, [r4, #0]
 80094c6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 80094d0:	e478      	b.n	8008dc4 <USB_EPStartXfer+0x4e>
        return HAL_ERROR;
 80094d2:	2001      	movs	r0, #1
 80094d4:	e487      	b.n	8008de6 <USB_EPStartXfer+0x70>

080094d6 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80094d6:	b410      	push	{r4}
  uint32_t n = (uint32_t)wNBytes >> 1;
 80094d8:	085c      	lsrs	r4, r3, #1
  uint32_t i;
  uint32_t temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80094da:	4410      	add	r0, r2
 80094dc:	f500 6080 	add.w	r0, r0, #1024	; 0x400

  for (i = n; i != 0U; i--)
 80094e0:	e007      	b.n	80094f2 <USB_ReadPMA+0x1c>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80094e2:	f830 2b02 	ldrh.w	r2, [r0], #2
    pdwVal++;
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80094e6:	700a      	strb	r2, [r1, #0]
    pBuf++;
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80094e8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80094ec:	704a      	strb	r2, [r1, #1]
    pBuf++;
 80094ee:	3102      	adds	r1, #2
  for (i = n; i != 0U; i--)
 80094f0:	3c01      	subs	r4, #1
 80094f2:	2c00      	cmp	r4, #0
 80094f4:	d1f5      	bne.n	80094e2 <USB_ReadPMA+0xc>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80094f6:	f013 0f01 	tst.w	r3, #1
 80094fa:	d001      	beq.n	8009500 <USB_ReadPMA+0x2a>
  {
    temp = *pdwVal;
 80094fc:	8803      	ldrh	r3, [r0, #0]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80094fe:	700b      	strb	r3, [r1, #0]
  }
}
 8009500:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009504:	4770      	bx	lr
	...

08009508 <LCD_IO_Init>:
/*!
 * @brief Nizkonivojska inicializacija zaslona
 * @internal
 */
static void LCD_IO_Init()
{
 8009508:	b538      	push	{r3, r4, r5, lr}
	LCD_RST_LOW();
 800950a:	4c05      	ldr	r4, [pc, #20]	; (8009520 <LCD_IO_Init+0x18>)
 800950c:	2508      	movs	r5, #8
 800950e:	62a5      	str	r5, [r4, #40]	; 0x28
	HAL_Delay(120);
 8009510:	2078      	movs	r0, #120	; 0x78
 8009512:	f7f9 fe5d 	bl	80031d0 <HAL_Delay>
	LCD_RST_HIGH();
 8009516:	61a5      	str	r5, [r4, #24]
	HAL_Delay(120);
 8009518:	2078      	movs	r0, #120	; 0x78
 800951a:	f7f9 fe59 	bl	80031d0 <HAL_Delay>
}
 800951e:	bd38      	pop	{r3, r4, r5, pc}
 8009520:	48000c00 	.word	0x48000c00

08009524 <LCD_SetBacklight>:
 * @param state logina vrednost
 */

void LCD_SetBacklight(uint8_t state)
{
	if (state == 1)
 8009524:	2801      	cmp	r0, #1
 8009526:	d003      	beq.n	8009530 <LCD_SetBacklight+0xc>
		LCD_BCKL_ON();
	else
		LCD_BCKL_OFF();
 8009528:	4b03      	ldr	r3, [pc, #12]	; (8009538 <LCD_SetBacklight+0x14>)
 800952a:	2240      	movs	r2, #64	; 0x40
 800952c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800952e:	4770      	bx	lr
		LCD_BCKL_ON();
 8009530:	4b01      	ldr	r3, [pc, #4]	; (8009538 <LCD_SetBacklight+0x14>)
 8009532:	2240      	movs	r2, #64	; 0x40
 8009534:	619a      	str	r2, [r3, #24]
 8009536:	4770      	bx	lr
 8009538:	48000400 	.word	0x48000400

0800953c <LCD_FillRect>:
 *
 * Funkcija izbere eleno obmoje, potem pa tolikokrat polje izbrano barvo,
 * kolikor slikovnih tok je potrebnih.
 */
void LCD_FillRect(uint32_t x, uint32_t y, uint32_t w, uint32_t h, uint16_t c)
{
 800953c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009540:	4607      	mov	r7, r0
 8009542:	4688      	mov	r8, r1
 8009544:	4615      	mov	r5, r2
 8009546:	461e      	mov	r6, r3
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* t. vseh pikslov     */
 8009548:	2002      	movs	r0, #2
 800954a:	f000 f967 	bl	800981c <ILI9341_GetParam>
 800954e:	4604      	mov	r4, r0
	uint32_t pixel_count = w*h;  /* Dejansko t. pikslov */
 8009550:	fb06 f305 	mul.w	r3, r6, r5

	if(pixel_count > max_count)
 8009554:	4298      	cmp	r0, r3
 8009556:	d300      	bcc.n	800955a <LCD_FillRect+0x1e>
	uint32_t pixel_count = w*h;  /* Dejansko t. pikslov */
 8009558:	461c      	mov	r4, r3
		pixel_count = max_count;

	// Izbor koordinat piksla
	ILI9341_SetDisplayWindow(x, y, w, h);
 800955a:	4633      	mov	r3, r6
 800955c:	462a      	mov	r2, r5
 800955e:	4641      	mov	r1, r8
 8009560:	4638      	mov	r0, r7
 8009562:	f000 f87d 	bl	8009660 <ILI9341_SetDisplayWindow>

#ifdef ILI9341_USEDMA
	ILI9341_SendRepeatedDataDMA(c, pixel_count);
 8009566:	4621      	mov	r1, r4
 8009568:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 800956c:	f000 f910 	bl	8009790 <ILI9341_SendRepeatedDataDMA>
#else
	ILI9341_SendRepeatedData(c, pixel_count);
#endif

}
 8009570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009574 <LCD_ClearScreen>:

/*!
 * @brief Poisti zaslon (prebarvaj s rno barvo)
 */
void LCD_ClearScreen()
{
 8009574:	b510      	push	{r4, lr}
 8009576:	b082      	sub	sp, #8
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 8009578:	2000      	movs	r0, #0
 800957a:	f000 f94f 	bl	800981c <ILI9341_GetParam>
 800957e:	4604      	mov	r4, r0
 8009580:	2001      	movs	r0, #1
 8009582:	f000 f94b 	bl	800981c <ILI9341_GetParam>
 8009586:	4603      	mov	r3, r0
 8009588:	2000      	movs	r0, #0
 800958a:	9000      	str	r0, [sp, #0]
 800958c:	4622      	mov	r2, r4
 800958e:	4601      	mov	r1, r0
 8009590:	f7ff ffd4 	bl	800953c <LCD_FillRect>
}
 8009594:	b002      	add	sp, #8
 8009596:	bd10      	pop	{r4, pc}

08009598 <LCD_Init>:
{
 8009598:	b508      	push	{r3, lr}
	LCD_IO_Init();
 800959a:	f7ff ffb5 	bl	8009508 <LCD_IO_Init>
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 800959e:	2103      	movs	r1, #3
 80095a0:	2055      	movs	r0, #85	; 0x55
 80095a2:	f000 f8ab 	bl	80096fc <ILI9341_Init>
	ILI9341_DisplayOn();
 80095a6:	f000 f92d 	bl	8009804 <ILI9341_DisplayOn>
	LCD_ClearScreen();
 80095aa:	f7ff ffe3 	bl	8009574 <LCD_ClearScreen>
	ILI9341_WaitTransfer();
 80095ae:	f000 f815 	bl	80095dc <ILI9341_WaitTransfer>
	LCD_SetBacklight(1);
 80095b2:	2001      	movs	r0, #1
 80095b4:	f7ff ffb6 	bl	8009524 <LCD_SetBacklight>
}
 80095b8:	bd08      	pop	{r3, pc}
	...

080095bc <ILI9341_SendData>:
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length)
{
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;

	for (uint32_t i = 0; i < (length/increment); i += increment)
 80095bc:	2300      	movs	r3, #0
 80095be:	e007      	b.n	80095d0 <ILI9341_SendData+0x14>
		FMC_BANK1_WriteData(data[i]);
 80095c0:	f830 c013 	ldrh.w	ip, [r0, r3, lsl #1]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80095c4:	4a04      	ldr	r2, [pc, #16]	; (80095d8 <ILI9341_SendData+0x1c>)
 80095c6:	f8a2 c000 	strh.w	ip, [r2]
  __ASM volatile ("dsb 0xF":::"memory");
 80095ca:	f3bf 8f4f 	dsb	sy
	for (uint32_t i = 0; i < (length/increment); i += increment)
 80095ce:	3301      	adds	r3, #1
 80095d0:	428b      	cmp	r3, r1
 80095d2:	d3f5      	bcc.n	80095c0 <ILI9341_SendData+0x4>
}
 80095d4:	4770      	bx	lr
 80095d6:	bf00      	nop
 80095d8:	60010000 	.word	0x60010000

080095dc <ILI9341_WaitTransfer>:
#endif
}

//! @brief Poakaj na prenos podatka FSMC->Ili9341.
void ILI9341_WaitTransfer()
{
 80095dc:	b508      	push	{r3, lr}
#ifdef ILI9341_USEDMA
	while (HAL_DMA_GetState(&hLCDDMA) != HAL_DMA_STATE_READY);
 80095de:	4803      	ldr	r0, [pc, #12]	; (80095ec <ILI9341_WaitTransfer+0x10>)
 80095e0:	f7fa fee5 	bl	80043ae <HAL_DMA_GetState>
 80095e4:	2801      	cmp	r0, #1
 80095e6:	d1fa      	bne.n	80095de <ILI9341_WaitTransfer+0x2>
#endif
}
 80095e8:	bd08      	pop	{r3, pc}
 80095ea:	bf00      	nop
 80095ec:	200005f8 	.word	0x200005f8

080095f0 <ILI9341_SetAddress>:
{
 80095f0:	b510      	push	{r4, lr}
 80095f2:	4604      	mov	r4, r0
	ILI9341_WaitTransfer();
 80095f4:	f7ff fff2 	bl	80095dc <ILI9341_WaitTransfer>
	FMC_BANK1_SetAddress(*address);
 80095f8:	8822      	ldrh	r2, [r4, #0]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80095fa:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 80095fe:	801a      	strh	r2, [r3, #0]
 8009600:	f3bf 8f4f 	dsb	sy
}
 8009604:	bd10      	pop	{r4, pc}
	...

08009608 <ILI9341_SetOrientation>:
{
 8009608:	b510      	push	{r4, lr}
 800960a:	b082      	sub	sp, #8
 800960c:	4604      	mov	r4, r0
	ILI9341_Data_t command   = ILI9341_MAC; /* Memory Access Control */
 800960e:	2336      	movs	r3, #54	; 0x36
 8009610:	f8ad 3006 	strh.w	r3, [sp, #6]
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 8009614:	4b10      	ldr	r3, [pc, #64]	; (8009658 <ILI9341_SetOrientation+0x50>)
 8009616:	f833 3020 	ldrh.w	r3, [r3, r0, lsl #2]
 800961a:	f8ad 3004 	strh.w	r3, [sp, #4]
	ILI9341_SetAddress(&command);
 800961e:	f10d 0006 	add.w	r0, sp, #6
 8009622:	f7ff ffe5 	bl	80095f0 <ILI9341_SetAddress>
	ILI9341_SendData(&parameter, 1);
 8009626:	2101      	movs	r1, #1
 8009628:	a801      	add	r0, sp, #4
 800962a:	f7ff ffc7 	bl	80095bc <ILI9341_SendData>
	switch (orientation) {
 800962e:	b144      	cbz	r4, 8009642 <ILI9341_SetOrientation+0x3a>
 8009630:	2c03      	cmp	r4, #3
 8009632:	d006      	beq.n	8009642 <ILI9341_SetOrientation+0x3a>
		LCD.width  = ILI9341_WIDTH;
 8009634:	4b09      	ldr	r3, [pc, #36]	; (800965c <ILI9341_SetOrientation+0x54>)
 8009636:	22f0      	movs	r2, #240	; 0xf0
 8009638:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_HEIGHT;
 800963a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800963e:	605a      	str	r2, [r3, #4]
		break;
 8009640:	e005      	b.n	800964e <ILI9341_SetOrientation+0x46>
		LCD.width  = ILI9341_HEIGHT;
 8009642:	4b06      	ldr	r3, [pc, #24]	; (800965c <ILI9341_SetOrientation+0x54>)
 8009644:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8009648:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_WIDTH;
 800964a:	22f0      	movs	r2, #240	; 0xf0
 800964c:	605a      	str	r2, [r3, #4]
	LCD.orientation = orientation;
 800964e:	4b03      	ldr	r3, [pc, #12]	; (800965c <ILI9341_SetOrientation+0x54>)
 8009650:	609c      	str	r4, [r3, #8]
}
 8009652:	b002      	add	sp, #8
 8009654:	bd10      	pop	{r4, pc}
 8009656:	bf00      	nop
 8009658:	0800f640 	.word	0x0800f640
 800965c:	2001839c 	.word	0x2001839c

08009660 <ILI9341_SetDisplayWindow>:
{
 8009660:	b530      	push	{r4, r5, lr}
 8009662:	b085      	sub	sp, #20
 8009664:	460c      	mov	r4, r1
 8009666:	461d      	mov	r5, r3
	command = ILI9341_CASET;
 8009668:	232a      	movs	r3, #42	; 0x2a
 800966a:	f8ad 300e 	strh.w	r3, [sp, #14]
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 800966e:	f3c0 230f 	ubfx	r3, r0, #8, #16
 8009672:	f8ad 3004 	strh.w	r3, [sp, #4]
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 8009676:	b2c3      	uxtb	r3, r0
 8009678:	f8ad 3006 	strh.w	r3, [sp, #6]
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 800967c:	1883      	adds	r3, r0, r2
 800967e:	3b01      	subs	r3, #1
 8009680:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8009684:	f8ad 3008 	strh.w	r3, [sp, #8]
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 8009688:	fa12 f080 	uxtah	r0, r2, r0
 800968c:	b280      	uxth	r0, r0
 800968e:	3801      	subs	r0, #1
 8009690:	b2c0      	uxtb	r0, r0
 8009692:	f8ad 000a 	strh.w	r0, [sp, #10]
	ILI9341_SetAddress(&command);
 8009696:	f10d 000e 	add.w	r0, sp, #14
 800969a:	f7ff ffa9 	bl	80095f0 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 800969e:	2104      	movs	r1, #4
 80096a0:	eb0d 0001 	add.w	r0, sp, r1
 80096a4:	f7ff ff8a 	bl	80095bc <ILI9341_SendData>
	command = ILI9341_RASET;
 80096a8:	232b      	movs	r3, #43	; 0x2b
 80096aa:	f8ad 300e 	strh.w	r3, [sp, #14]
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 80096ae:	f3c4 230f 	ubfx	r3, r4, #8, #16
 80096b2:	f8ad 3004 	strh.w	r3, [sp, #4]
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 80096b6:	b2e3      	uxtb	r3, r4
 80096b8:	f8ad 3006 	strh.w	r3, [sp, #6]
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 80096bc:	1962      	adds	r2, r4, r5
 80096be:	3a01      	subs	r2, #1
 80096c0:	f3c2 220f 	ubfx	r2, r2, #8, #16
 80096c4:	f8ad 2008 	strh.w	r2, [sp, #8]
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 80096c8:	fa15 f484 	uxtah	r4, r5, r4
 80096cc:	b2a4      	uxth	r4, r4
 80096ce:	3c01      	subs	r4, #1
 80096d0:	b2e4      	uxtb	r4, r4
 80096d2:	f8ad 400a 	strh.w	r4, [sp, #10]
	ILI9341_SetAddress(&command);
 80096d6:	f10d 000e 	add.w	r0, sp, #14
 80096da:	f7ff ff89 	bl	80095f0 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 80096de:	2104      	movs	r1, #4
 80096e0:	eb0d 0001 	add.w	r0, sp, r1
 80096e4:	f7ff ff6a 	bl	80095bc <ILI9341_SendData>
	command = ILI9341_GRAM;
 80096e8:	232c      	movs	r3, #44	; 0x2c
 80096ea:	f8ad 300e 	strh.w	r3, [sp, #14]
	ILI9341_SetAddress(&command);
 80096ee:	f10d 000e 	add.w	r0, sp, #14
 80096f2:	f7ff ff7d 	bl	80095f0 <ILI9341_SetAddress>
}
 80096f6:	b005      	add	sp, #20
 80096f8:	bd30      	pop	{r4, r5, pc}
	...

080096fc <ILI9341_Init>:
{
 80096fc:	b510      	push	{r4, lr}
 80096fe:	b084      	sub	sp, #16
 8009700:	4604      	mov	r4, r0
	ILI9341_SetOrientation(orientation);
 8009702:	4608      	mov	r0, r1
 8009704:	f7ff ff80 	bl	8009608 <ILI9341_SetOrientation>
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8009708:	4a20      	ldr	r2, [pc, #128]	; (800978c <ILI9341_Init+0x90>)
 800970a:	6853      	ldr	r3, [r2, #4]
 800970c:	6812      	ldr	r2, [r2, #0]
 800970e:	2100      	movs	r1, #0
 8009710:	4608      	mov	r0, r1
 8009712:	f7ff ffa5 	bl	8009660 <ILI9341_SetDisplayWindow>
	command = ILI9341_SLEEP_OUT;
 8009716:	2311      	movs	r3, #17
 8009718:	f8ad 300e 	strh.w	r3, [sp, #14]
	ILI9341_SetAddress(&command);
 800971c:	f10d 000e 	add.w	r0, sp, #14
 8009720:	f7ff ff66 	bl	80095f0 <ILI9341_SetAddress>
	HAL_Delay(200);
 8009724:	20c8      	movs	r0, #200	; 0xc8
 8009726:	f7f9 fd53 	bl	80031d0 <HAL_Delay>
	command = ILI9341_NORMAL_MODE_ON;
 800972a:	2313      	movs	r3, #19
 800972c:	f8ad 300e 	strh.w	r3, [sp, #14]
	ILI9341_SetAddress(&command);
 8009730:	f10d 000e 	add.w	r0, sp, #14
 8009734:	f7ff ff5c 	bl	80095f0 <ILI9341_SetAddress>
	HAL_Delay(100);
 8009738:	2064      	movs	r0, #100	; 0x64
 800973a:	f7f9 fd49 	bl	80031d0 <HAL_Delay>
	command = ILI9341_PIXEL_FORMAT;
 800973e:	233a      	movs	r3, #58	; 0x3a
 8009740:	f8ad 300e 	strh.w	r3, [sp, #14]
	parameter[0] = color_space;
 8009744:	f8ad 4004 	strh.w	r4, [sp, #4]
	ILI9341_SetAddress(&command);
 8009748:	f10d 000e 	add.w	r0, sp, #14
 800974c:	f7ff ff50 	bl	80095f0 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 8009750:	2101      	movs	r1, #1
 8009752:	a801      	add	r0, sp, #4
 8009754:	f7ff ff32 	bl	80095bc <ILI9341_SendData>
	HAL_Delay(100);
 8009758:	2064      	movs	r0, #100	; 0x64
 800975a:	f7f9 fd39 	bl	80031d0 <HAL_Delay>
	command = ILI9341_INTERFACE;
 800975e:	23f6      	movs	r3, #246	; 0xf6
 8009760:	f8ad 300e 	strh.w	r3, [sp, #14]
	parameter[0] = 0x49;
 8009764:	2349      	movs	r3, #73	; 0x49
 8009766:	f8ad 3004 	strh.w	r3, [sp, #4]
	parameter[1] = 0;
 800976a:	2300      	movs	r3, #0
 800976c:	f8ad 3006 	strh.w	r3, [sp, #6]
	parameter[2] = 0x20;
 8009770:	2320      	movs	r3, #32
 8009772:	f8ad 3008 	strh.w	r3, [sp, #8]
	ILI9341_SetAddress(&command);
 8009776:	f10d 000e 	add.w	r0, sp, #14
 800977a:	f7ff ff39 	bl	80095f0 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 3);
 800977e:	2103      	movs	r1, #3
 8009780:	a801      	add	r0, sp, #4
 8009782:	f7ff ff1b 	bl	80095bc <ILI9341_SendData>
}
 8009786:	b004      	add	sp, #16
 8009788:	bd10      	pop	{r4, pc}
 800978a:	bf00      	nop
 800978c:	2001839c 	.word	0x2001839c

08009790 <ILI9341_SendRepeatedDataDMA>:
{
 8009790:	b530      	push	{r4, r5, lr}
 8009792:	b083      	sub	sp, #12
 8009794:	460c      	mov	r4, r1
 8009796:	f8ad 0006 	strh.w	r0, [sp, #6]
	switch (hLCDDMA.Init.PeriphDataAlignment)
 800979a:	4b18      	ldr	r3, [pc, #96]	; (80097fc <ILI9341_SendRepeatedDataDMA+0x6c>)
 800979c:	695b      	ldr	r3, [r3, #20]
 800979e:	b17b      	cbz	r3, 80097c0 <ILI9341_SendRepeatedDataDMA+0x30>
 80097a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80097a4:	d100      	bne.n	80097a8 <ILI9341_SendRepeatedDataDMA+0x18>
			len = (num_copies / (2*LCD_IO_DATA_WRITE_CYCLES));
 80097a6:	084c      	lsrs	r4, r1, #1
	ILI9341_WaitTransfer();
 80097a8:	f7ff ff18 	bl	80095dc <ILI9341_WaitTransfer>
	HAL_DMA_DeInit(&hLCDDMA);
 80097ac:	4d13      	ldr	r5, [pc, #76]	; (80097fc <ILI9341_SendRepeatedDataDMA+0x6c>)
 80097ae:	4628      	mov	r0, r5
 80097b0:	f7fa fcb6 	bl	8004120 <HAL_DMA_DeInit>
	hLCDDMA.Init.PeriphInc = DMA_PINC_DISABLE;	// dont increment source address
 80097b4:	2300      	movs	r3, #0
 80097b6:	60eb      	str	r3, [r5, #12]
	HAL_DMA_Init(&hLCDDMA);
 80097b8:	4628      	mov	r0, r5
 80097ba:	f7fa fc45 	bl	8004048 <HAL_DMA_Init>
 80097be:	e00e      	b.n	80097de <ILI9341_SendRepeatedDataDMA+0x4e>
			len = 2*num_copies/LCD_IO_DATA_WRITE_CYCLES;
 80097c0:	004c      	lsls	r4, r1, #1
			break;
 80097c2:	e7f1      	b.n	80097a8 <ILI9341_SendRepeatedDataDMA+0x18>
			len -= 65535;
 80097c4:	f5a4 447f 	sub.w	r4, r4, #65280	; 0xff00
 80097c8:	3cff      	subs	r4, #255	; 0xff
			transfer = 65535;
 80097ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
		if (HAL_DMA_Start_IT(&hLCDDMA, (uint32_t) &data, (uint32_t)FMC_BANK1_MEM, transfer) != HAL_OK) return 1;
 80097ce:	4a0c      	ldr	r2, [pc, #48]	; (8009800 <ILI9341_SendRepeatedDataDMA+0x70>)
 80097d0:	f10d 0106 	add.w	r1, sp, #6
 80097d4:	4809      	ldr	r0, [pc, #36]	; (80097fc <ILI9341_SendRepeatedDataDMA+0x6c>)
 80097d6:	f7fa fcff 	bl	80041d8 <HAL_DMA_Start_IT>
 80097da:	b960      	cbnz	r0, 80097f6 <ILI9341_SendRepeatedDataDMA+0x66>
	while (len);
 80097dc:	b134      	cbz	r4, 80097ec <ILI9341_SendRepeatedDataDMA+0x5c>
		ILI9341_WaitTransfer();
 80097de:	f7ff fefd 	bl	80095dc <ILI9341_WaitTransfer>
		if (len > 65535)
 80097e2:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 80097e6:	d2ed      	bcs.n	80097c4 <ILI9341_SendRepeatedDataDMA+0x34>
		if (transfer == 0) return 1;
 80097e8:	b914      	cbnz	r4, 80097f0 <ILI9341_SendRepeatedDataDMA+0x60>
 80097ea:	2001      	movs	r0, #1
}
 80097ec:	b003      	add	sp, #12
 80097ee:	bd30      	pop	{r4, r5, pc}
			transfer = len;
 80097f0:	4623      	mov	r3, r4
			len = 0;
 80097f2:	2400      	movs	r4, #0
 80097f4:	e7eb      	b.n	80097ce <ILI9341_SendRepeatedDataDMA+0x3e>
		if (HAL_DMA_Start_IT(&hLCDDMA, (uint32_t) &data, (uint32_t)FMC_BANK1_MEM, transfer) != HAL_OK) return 1;
 80097f6:	2001      	movs	r0, #1
 80097f8:	e7f8      	b.n	80097ec <ILI9341_SendRepeatedDataDMA+0x5c>
 80097fa:	bf00      	nop
 80097fc:	200005f8 	.word	0x200005f8
 8009800:	60010000 	.word	0x60010000

08009804 <ILI9341_DisplayOn>:

//! @brief Strojno omogoi zaslon
void ILI9341_DisplayOn()
{
 8009804:	b500      	push	{lr}
 8009806:	b083      	sub	sp, #12
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
 8009808:	2329      	movs	r3, #41	; 0x29
 800980a:	f8ad 3006 	strh.w	r3, [sp, #6]
	ILI9341_SetAddress(&command);
 800980e:	f10d 0006 	add.w	r0, sp, #6
 8009812:	f7ff feed 	bl	80095f0 <ILI9341_SetAddress>
}
 8009816:	b003      	add	sp, #12
 8009818:	f85d fb04 	ldr.w	pc, [sp], #4

0800981c <ILI9341_GetParam>:
 */
uint32_t ILI9341_GetParam(LCD_Param_t param)
{
	uint32_t value = 0;

	switch (param) {
 800981c:	2803      	cmp	r0, #3
 800981e:	d803      	bhi.n	8009828 <ILI9341_GetParam+0xc>
 8009820:	e8df f000 	tbb	[pc, r0]
 8009824:	0a0d0704 	.word	0x0a0d0704
 8009828:	2000      	movs	r0, #0
 800982a:	4770      	bx	lr
	case LCD_WIDTH:
		value = LCD.width;
 800982c:	4b05      	ldr	r3, [pc, #20]	; (8009844 <ILI9341_GetParam+0x28>)
 800982e:	6818      	ldr	r0, [r3, #0]
		break;
 8009830:	4770      	bx	lr
	case LCD_HEIGHT:
		value = LCD.height;
 8009832:	4b04      	ldr	r3, [pc, #16]	; (8009844 <ILI9341_GetParam+0x28>)
 8009834:	6858      	ldr	r0, [r3, #4]
		break;
 8009836:	4770      	bx	lr
	case LCD_AREA:
		value = ILI9341_AREA;
		break;
	case LCD_ORIENTATION:
		value = LCD.orientation;
 8009838:	4b02      	ldr	r3, [pc, #8]	; (8009844 <ILI9341_GetParam+0x28>)
 800983a:	6898      	ldr	r0, [r3, #8]
		break;
 800983c:	4770      	bx	lr
		value = ILI9341_AREA;
 800983e:	f44f 3096 	mov.w	r0, #76800	; 0x12c00
	default:
		break;
	}

	return value;
}
 8009842:	4770      	bx	lr
 8009844:	2001839c 	.word	0x2001839c

08009848 <UserPixelSetFunction>:


#include "lcd_ugui.h"

void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 8009848:	b500      	push	{lr}
 800984a:	b083      	sub	sp, #12
 800984c:	f8ad 2006 	strh.w	r2, [sp, #6]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 8009850:	2301      	movs	r3, #1
 8009852:	461a      	mov	r2, r3
 8009854:	f7ff ff04 	bl	8009660 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 8009858:	2101      	movs	r1, #1
 800985a:	f10d 0006 	add.w	r0, sp, #6
 800985e:	f7ff fead 	bl	80095bc <ILI9341_SendData>
}
 8009862:	b003      	add	sp, #12
 8009864:	f85d fb04 	ldr.w	pc, [sp], #4

08009868 <_HW_FillFrame_>:

UG_RESULT _HW_FillFrame_(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c)
{
 8009868:	b510      	push	{r4, lr}
 800986a:	b082      	sub	sp, #8
	LCD_FillRect(x1, y1, x2-x1, y2-y1, c);
 800986c:	f8bd 4010 	ldrh.w	r4, [sp, #16]
 8009870:	9400      	str	r4, [sp, #0]
 8009872:	1a5b      	subs	r3, r3, r1
 8009874:	1a12      	subs	r2, r2, r0
 8009876:	f7ff fe61 	bl	800953c <LCD_FillRect>
	return UG_RESULT_OK;
}
 800987a:	2000      	movs	r0, #0
 800987c:	b002      	add	sp, #8
 800987e:	bd10      	pop	{r4, pc}

08009880 <LCD_UG_init>:


UG_GUI gui;

UG_S16 LCD_UG_init(void)
{
 8009880:	b510      	push	{r4, lr}
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 8009882:	2000      	movs	r0, #0
 8009884:	f7ff ffca 	bl	800981c <ILI9341_GetParam>
 8009888:	4604      	mov	r4, r0
 800988a:	2001      	movs	r0, #1
 800988c:	f7ff ffc6 	bl	800981c <ILI9341_GetParam>
 8009890:	b203      	sxth	r3, r0
 8009892:	b222      	sxth	r2, r4
 8009894:	490b      	ldr	r1, [pc, #44]	; (80098c4 <LCD_UG_init+0x44>)
 8009896:	480c      	ldr	r0, [pc, #48]	; (80098c8 <LCD_UG_init+0x48>)
 8009898:	f000 f81c 	bl	80098d4 <UG_Init>
	UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
 800989c:	490b      	ldr	r1, [pc, #44]	; (80098cc <LCD_UG_init+0x4c>)
 800989e:	2001      	movs	r0, #1
 80098a0:	f000 f8b2 	bl	8009a08 <UG_DriverRegister>
	UG_DriverEnable(DRIVER_FILL_FRAME);
 80098a4:	2001      	movs	r0, #1
 80098a6:	f000 f8bd 	bl	8009a24 <UG_DriverEnable>

	UG_FontSelect(&FONT_8X12);
 80098aa:	4809      	ldr	r0, [pc, #36]	; (80098d0 <LCD_UG_init+0x50>)
 80098ac:	f000 f852 	bl	8009954 <UG_FontSelect>
	UG_SetForecolor(C_WHITE);
 80098b0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80098b4:	f000 f898 	bl	80099e8 <UG_SetForecolor>
	UG_SetBackcolor(C_BLACK);
 80098b8:	2000      	movs	r0, #0
 80098ba:	f000 f89d 	bl	80099f8 <UG_SetBackcolor>
	return 0;
}
 80098be:	2000      	movs	r0, #0
 80098c0:	bd10      	pop	{r4, pc}
 80098c2:	bf00      	nop
 80098c4:	08009849 	.word	0x08009849
 80098c8:	200183a8 	.word	0x200183a8
 80098cc:	08009869 	.word	0x08009869
 80098d0:	0800f650 	.word	0x0800f650

080098d4 <UG_Init>:

UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 80098d4:	6001      	str	r1, [r0, #0]
   g->x_dim = x;
 80098d6:	8082      	strh	r2, [r0, #4]
   g->y_dim = y;
 80098d8:	80c3      	strh	r3, [r0, #6]
   g->console.x_start = 4;
 80098da:	2104      	movs	r1, #4
 80098dc:	8401      	strh	r1, [r0, #32]
   g->console.y_start = 4;
 80098de:	8441      	strh	r1, [r0, #34]	; 0x22
   g->console.x_end = g->x_dim - g->console.x_start-1;
 80098e0:	b292      	uxth	r2, r2
 80098e2:	3a04      	subs	r2, #4
 80098e4:	b292      	uxth	r2, r2
 80098e6:	3a01      	subs	r2, #1
 80098e8:	b212      	sxth	r2, r2
 80098ea:	8482      	strh	r2, [r0, #36]	; 0x24
   g->console.y_end = g->y_dim - g->console.x_start-1;
 80098ec:	b29b      	uxth	r3, r3
 80098ee:	3b04      	subs	r3, #4
 80098f0:	b29b      	uxth	r3, r3
 80098f2:	3b01      	subs	r3, #1
 80098f4:	b21b      	sxth	r3, r3
 80098f6:	84c3      	strh	r3, [r0, #38]	; 0x26
   g->console.x_pos = g->console.x_end;
 80098f8:	8382      	strh	r2, [r0, #28]
   g->console.y_pos = g->console.y_end;
 80098fa:	83c3      	strh	r3, [r0, #30]
   g->char_h_space = 1;
 80098fc:	2301      	movs	r3, #1
 80098fe:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
   g->char_v_space = 1;
 8009902:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
   g->font.p = NULL;
 8009906:	2300      	movs	r3, #0
 8009908:	62c3      	str	r3, [r0, #44]	; 0x2c
   g->font.char_height = 0;
 800990a:	8683      	strh	r3, [r0, #52]	; 0x34
   g->font.char_width = 0;
 800990c:	8643      	strh	r3, [r0, #50]	; 0x32
   g->font.start_char = 0;
 800990e:	86c3      	strh	r3, [r0, #54]	; 0x36
   g->font.end_char = 0;
 8009910:	8703      	strh	r3, [r0, #56]	; 0x38
   g->font.widths = NULL;
 8009912:	63c3      	str	r3, [r0, #60]	; 0x3c
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
 8009914:	f645 425d 	movw	r2, #23645	; 0x5c5d
 8009918:	f8a0 2046 	strh.w	r2, [r0, #70]	; 0x46
   #endif
   g->fore_color = C_WHITE;
 800991c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009920:	f8a0 2042 	strh.w	r2, [r0, #66]	; 0x42
   g->back_color = C_BLACK;
 8009924:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
   g->next_window = NULL;
 8009928:	6103      	str	r3, [r0, #16]
   g->active_window = NULL;
 800992a:	6143      	str	r3, [r0, #20]
   g->last_window = NULL;
 800992c:	6183      	str	r3, [r0, #24]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800992e:	e008      	b.n	8009942 <UG_Init+0x6e>
   {
      g->driver[i].driver = NULL;
 8009930:	f103 0209 	add.w	r2, r3, #9
 8009934:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8009938:	2100      	movs	r1, #0
 800993a:	6051      	str	r1, [r2, #4]
      g->driver[i].state = 0;
 800993c:	7211      	strb	r1, [r2, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800993e:	3301      	adds	r3, #1
 8009940:	b2db      	uxtb	r3, r3
 8009942:	2b02      	cmp	r3, #2
 8009944:	d9f4      	bls.n	8009930 <UG_Init+0x5c>
   }

   gui = g;
 8009946:	4b02      	ldr	r3, [pc, #8]	; (8009950 <UG_Init+0x7c>)
 8009948:	6018      	str	r0, [r3, #0]
   return 1;
}
 800994a:	2001      	movs	r0, #1
 800994c:	4770      	bx	lr
 800994e:	bf00      	nop
 8009950:	2001840c 	.word	0x2001840c

08009954 <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 8009954:	b500      	push	{lr}
   gui->font = *font;
 8009956:	4b07      	ldr	r3, [pc, #28]	; (8009974 <UG_FontSelect+0x20>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f103 0c2c 	add.w	ip, r3, #44	; 0x2c
 800995e:	4686      	mov	lr, r0
 8009960:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8009964:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8009968:	f8de 3000 	ldr.w	r3, [lr]
 800996c:	f8cc 3000 	str.w	r3, [ip]
}
 8009970:	f85d fb04 	ldr.w	pc, [sp], #4
 8009974:	2001840c 	.word	0x2001840c

08009978 <UG_FillFrame>:
{
   UG_FillFrame(0,0,gui->x_dim-1,gui->y_dim-1,c);
}

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8009978:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800997c:	b083      	sub	sp, #12
 800997e:	4606      	mov	r6, r0
 8009980:	4688      	mov	r8, r1
 8009982:	4691      	mov	r9, r2
 8009984:	461d      	mov	r5, r3
 8009986:	f8bd 7028 	ldrh.w	r7, [sp, #40]	; 0x28
   UG_S16 n,m;

   if ( x2 < x1 )
 800998a:	4282      	cmp	r2, r0
 800998c:	db01      	blt.n	8009992 <UG_FillFrame+0x1a>
 800998e:	4681      	mov	r9, r0
 8009990:	4616      	mov	r6, r2
   {
      n = x2;
      x2 = x1;
      x1 = n;
   }
   if ( y2 < y1 )
 8009992:	4545      	cmp	r5, r8
 8009994:	db02      	blt.n	800999c <UG_FillFrame+0x24>
 8009996:	462b      	mov	r3, r5
 8009998:	4645      	mov	r5, r8
 800999a:	4698      	mov	r8, r3
      y2 = y1;
      y1 = n;
   }

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 800999c:	4b11      	ldr	r3, [pc, #68]	; (80099e4 <UG_FillFrame+0x6c>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 80099a4:	f012 0f02 	tst.w	r2, #2
 80099a8:	d017      	beq.n	80099da <UG_FillFrame+0x62>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 80099aa:	6d5c      	ldr	r4, [r3, #84]	; 0x54
 80099ac:	9700      	str	r7, [sp, #0]
 80099ae:	4643      	mov	r3, r8
 80099b0:	4632      	mov	r2, r6
 80099b2:	4629      	mov	r1, r5
 80099b4:	4648      	mov	r0, r9
 80099b6:	47a0      	blx	r4
 80099b8:	b978      	cbnz	r0, 80099da <UG_FillFrame+0x62>
      for( n=x1; n<=x2; n++ )
      {
         gui->pset(n,m,c);
      }
   }
}
 80099ba:	b003      	add	sp, #12
 80099bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
         gui->pset(n,m,c);
 80099c0:	4b08      	ldr	r3, [pc, #32]	; (80099e4 <UG_FillFrame+0x6c>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	463a      	mov	r2, r7
 80099c8:	4629      	mov	r1, r5
 80099ca:	4620      	mov	r0, r4
 80099cc:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 80099ce:	3401      	adds	r4, #1
 80099d0:	b224      	sxth	r4, r4
 80099d2:	42a6      	cmp	r6, r4
 80099d4:	daf4      	bge.n	80099c0 <UG_FillFrame+0x48>
   for( m=y1; m<=y2; m++ )
 80099d6:	3501      	adds	r5, #1
 80099d8:	b22d      	sxth	r5, r5
 80099da:	45a8      	cmp	r8, r5
 80099dc:	dbed      	blt.n	80099ba <UG_FillFrame+0x42>
      for( n=x1; n<=x2; n++ )
 80099de:	464c      	mov	r4, r9
 80099e0:	e7f7      	b.n	80099d2 <UG_FillFrame+0x5a>
 80099e2:	bf00      	nop
 80099e4:	2001840c 	.word	0x2001840c

080099e8 <UG_SetForecolor>:
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
   gui->fore_color = c;
 80099e8:	4b02      	ldr	r3, [pc, #8]	; (80099f4 <UG_SetForecolor+0xc>)
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f8a3 0042 	strh.w	r0, [r3, #66]	; 0x42
}
 80099f0:	4770      	bx	lr
 80099f2:	bf00      	nop
 80099f4:	2001840c 	.word	0x2001840c

080099f8 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
   gui->back_color = c;
 80099f8:	4b02      	ldr	r3, [pc, #8]	; (8009a04 <UG_SetBackcolor+0xc>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f8a3 0044 	strh.w	r0, [r3, #68]	; 0x44
}
 8009a00:	4770      	bx	lr
 8009a02:	bf00      	nop
 8009a04:	2001840c 	.word	0x2001840c

08009a08 <UG_DriverRegister>:
/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8009a08:	2802      	cmp	r0, #2
 8009a0a:	d807      	bhi.n	8009a1c <UG_DriverRegister+0x14>

   gui->driver[type].driver = driver;
 8009a0c:	4b04      	ldr	r3, [pc, #16]	; (8009a20 <UG_DriverRegister+0x18>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	3009      	adds	r0, #9
 8009a12:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8009a16:	6041      	str	r1, [r0, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 8009a18:	2303      	movs	r3, #3
 8009a1a:	7203      	strb	r3, [r0, #8]
}
 8009a1c:	4770      	bx	lr
 8009a1e:	bf00      	nop
 8009a20:	2001840c 	.word	0x2001840c

08009a24 <UG_DriverEnable>:

void UG_DriverEnable( UG_U8 type )
{
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8009a24:	2802      	cmp	r0, #2
 8009a26:	d80f      	bhi.n	8009a48 <UG_DriverEnable+0x24>
   if ( gui->driver[type].state & DRIVER_REGISTERED )
 8009a28:	4b08      	ldr	r3, [pc, #32]	; (8009a4c <UG_DriverEnable+0x28>)
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	f100 0309 	add.w	r3, r0, #9
 8009a30:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009a34:	7a1b      	ldrb	r3, [r3, #8]
 8009a36:	f013 0f01 	tst.w	r3, #1
 8009a3a:	d005      	beq.n	8009a48 <UG_DriverEnable+0x24>
   {
      gui->driver[type].state |= DRIVER_ENABLED;
 8009a3c:	3009      	adds	r0, #9
 8009a3e:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8009a42:	f043 0302 	orr.w	r3, r3, #2
 8009a46:	7203      	strb	r3, [r0, #8]
   }
}
 8009a48:	4770      	bx	lr
 8009a4a:	bf00      	nop
 8009a4c:	2001840c 	.word	0x2001840c

08009a50 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009a50:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009a52:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 8009a56:	b184      	cbz	r4, 8009a7a <USBD_CDC_EP0_RxReady+0x2a>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009a58:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8009a5c:	b17b      	cbz	r3, 8009a7e <USBD_CDC_EP0_RxReady+0x2e>
 8009a5e:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8009a62:	28ff      	cmp	r0, #255	; 0xff
 8009a64:	d00d      	beq.n	8009a82 <USBD_CDC_EP0_RxReady+0x32>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009a66:	689b      	ldr	r3, [r3, #8]
 8009a68:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8009a6c:	4621      	mov	r1, r4
 8009a6e:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8009a70:	23ff      	movs	r3, #255	; 0xff
 8009a72:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8009a76:	2000      	movs	r0, #0
}
 8009a78:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8009a7a:	2003      	movs	r0, #3
 8009a7c:	e7fc      	b.n	8009a78 <USBD_CDC_EP0_RxReady+0x28>
  return (uint8_t)USBD_OK;
 8009a7e:	2000      	movs	r0, #0
 8009a80:	e7fa      	b.n	8009a78 <USBD_CDC_EP0_RxReady+0x28>
 8009a82:	2000      	movs	r0, #0
 8009a84:	e7f8      	b.n	8009a78 <USBD_CDC_EP0_RxReady+0x28>
	...

08009a88 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8009a88:	2343      	movs	r3, #67	; 0x43
 8009a8a:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 8009a8c:	4800      	ldr	r0, [pc, #0]	; (8009a90 <USBD_CDC_GetFSCfgDesc+0x8>)
 8009a8e:	4770      	bx	lr
 8009a90:	20000064 	.word	0x20000064

08009a94 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8009a94:	2343      	movs	r3, #67	; 0x43
 8009a96:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 8009a98:	4800      	ldr	r0, [pc, #0]	; (8009a9c <USBD_CDC_GetHSCfgDesc+0x8>)
 8009a9a:	4770      	bx	lr
 8009a9c:	200000a8 	.word	0x200000a8

08009aa0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009aa0:	2343      	movs	r3, #67	; 0x43
 8009aa2:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 8009aa4:	4800      	ldr	r0, [pc, #0]	; (8009aa8 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8009aa6:	4770      	bx	lr
 8009aa8:	200000f8 	.word	0x200000f8

08009aac <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009aac:	230a      	movs	r3, #10
 8009aae:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 8009ab0:	4800      	ldr	r0, [pc, #0]	; (8009ab4 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8009ab2:	4770      	bx	lr
 8009ab4:	200000ec 	.word	0x200000ec

08009ab8 <USBD_CDC_DataOut>:
{
 8009ab8:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009aba:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 8009abe:	b175      	cbz	r5, 8009ade <USBD_CDC_DataOut+0x26>
 8009ac0:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009ac2:	f001 f8a3 	bl	800ac0c <USBD_LL_GetRxDataSize>
 8009ac6:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009aca:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8009ace:	68db      	ldr	r3, [r3, #12]
 8009ad0:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 8009ad4:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 8009ad8:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8009ada:	2000      	movs	r0, #0
}
 8009adc:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 8009ade:	2003      	movs	r0, #3
 8009ae0:	e7fc      	b.n	8009adc <USBD_CDC_DataOut+0x24>

08009ae2 <USBD_CDC_DataIn>:
{
 8009ae2:	b510      	push	{r4, lr}
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009ae4:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
  if (pdev->pClassData == NULL)
 8009ae8:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 8009aec:	b353      	cbz	r3, 8009b44 <USBD_CDC_DataIn+0x62>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009aee:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8009af2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8009af6:	6992      	ldr	r2, [r2, #24]
 8009af8:	b14a      	cbz	r2, 8009b0e <USBD_CDC_DataIn+0x2c>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009afa:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 8009afe:	eb04 04cc 	add.w	r4, r4, ip, lsl #3
 8009b02:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8009b04:	fbb2 fcf4 	udiv	ip, r2, r4
 8009b08:	fb04 221c 	mls	r2, r4, ip, r2
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009b0c:	b172      	cbz	r2, 8009b2c <USBD_CDC_DataIn+0x4a>
    hcdc->TxState = 0U;
 8009b0e:	2200      	movs	r2, #0
 8009b10:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8009b14:	f8d0 22c0 	ldr.w	r2, [r0, #704]	; 0x2c0
 8009b18:	6914      	ldr	r4, [r2, #16]
 8009b1a:	b1ac      	cbz	r4, 8009b48 <USBD_CDC_DataIn+0x66>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009b1c:	460a      	mov	r2, r1
 8009b1e:	f503 7104 	add.w	r1, r3, #528	; 0x210
 8009b22:	f8d3 0208 	ldr.w	r0, [r3, #520]	; 0x208
 8009b26:	47a0      	blx	r4
  return (uint8_t)USBD_OK;
 8009b28:	2000      	movs	r0, #0
}
 8009b2a:	bd10      	pop	{r4, pc}
    pdev->ep_in[epnum].total_length = 0U;
 8009b2c:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8009b30:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8009b34:	2400      	movs	r4, #0
 8009b36:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009b38:	4623      	mov	r3, r4
 8009b3a:	4622      	mov	r2, r4
 8009b3c:	f001 f856 	bl	800abec <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 8009b40:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009b42:	e7f2      	b.n	8009b2a <USBD_CDC_DataIn+0x48>
    return (uint8_t)USBD_FAIL;
 8009b44:	2003      	movs	r0, #3
 8009b46:	e7f0      	b.n	8009b2a <USBD_CDC_DataIn+0x48>
  return (uint8_t)USBD_OK;
 8009b48:	2000      	movs	r0, #0
 8009b4a:	e7ee      	b.n	8009b2a <USBD_CDC_DataIn+0x48>

08009b4c <USBD_CDC_Setup>:
{
 8009b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b4e:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009b50:	f8d0 62bc 	ldr.w	r6, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 8009b54:	2300      	movs	r3, #0
 8009b56:	f88d 3007 	strb.w	r3, [sp, #7]
  uint16_t status_info = 0U;
 8009b5a:	f8ad 3004 	strh.w	r3, [sp, #4]
  if (hcdc == NULL)
 8009b5e:	2e00      	cmp	r6, #0
 8009b60:	d06c      	beq.n	8009c3c <USBD_CDC_Setup+0xf0>
 8009b62:	4607      	mov	r7, r0
 8009b64:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009b66:	780b      	ldrb	r3, [r1, #0]
 8009b68:	f013 0560 	ands.w	r5, r3, #96	; 0x60
 8009b6c:	d02a      	beq.n	8009bc4 <USBD_CDC_Setup+0x78>
 8009b6e:	2d20      	cmp	r5, #32
 8009b70:	d15e      	bne.n	8009c30 <USBD_CDC_Setup+0xe4>
      if (req->wLength != 0U)
 8009b72:	88ca      	ldrh	r2, [r1, #6]
 8009b74:	b1f2      	cbz	r2, 8009bb4 <USBD_CDC_Setup+0x68>
        if ((req->bmRequest & 0x80U) != 0U)
 8009b76:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009b7a:	d00f      	beq.n	8009b9c <USBD_CDC_Setup+0x50>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009b7c:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8009b80:	689b      	ldr	r3, [r3, #8]
 8009b82:	4631      	mov	r1, r6
 8009b84:	7860      	ldrb	r0, [r4, #1]
 8009b86:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009b88:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009b8a:	2a07      	cmp	r2, #7
 8009b8c:	bf28      	it	cs
 8009b8e:	2207      	movcs	r2, #7
 8009b90:	4631      	mov	r1, r6
 8009b92:	4638      	mov	r0, r7
 8009b94:	f000 fdd4 	bl	800a740 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8009b98:	2500      	movs	r5, #0
 8009b9a:	e04c      	b.n	8009c36 <USBD_CDC_Setup+0xea>
          hcdc->CmdOpCode = req->bRequest;
 8009b9c:	784b      	ldrb	r3, [r1, #1]
 8009b9e:	f886 3200 	strb.w	r3, [r6, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009ba2:	798b      	ldrb	r3, [r1, #6]
 8009ba4:	f886 3201 	strb.w	r3, [r6, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009ba8:	88ca      	ldrh	r2, [r1, #6]
 8009baa:	4631      	mov	r1, r6
 8009bac:	f000 fddd 	bl	800a76a <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 8009bb0:	2500      	movs	r5, #0
 8009bb2:	e040      	b.n	8009c36 <USBD_CDC_Setup+0xea>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009bb4:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8009bb8:	689b      	ldr	r3, [r3, #8]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	7848      	ldrb	r0, [r1, #1]
 8009bbe:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 8009bc0:	2500      	movs	r5, #0
 8009bc2:	e038      	b.n	8009c36 <USBD_CDC_Setup+0xea>
      switch (req->bRequest)
 8009bc4:	784e      	ldrb	r6, [r1, #1]
 8009bc6:	2e0b      	cmp	r6, #11
 8009bc8:	d82e      	bhi.n	8009c28 <USBD_CDC_Setup+0xdc>
 8009bca:	e8df f006 	tbb	[pc, r6]
 8009bce:	3406      	.short	0x3406
 8009bd0:	2d2d2d2d 	.word	0x2d2d2d2d
 8009bd4:	2d2d2d2d 	.word	0x2d2d2d2d
 8009bd8:	2415      	.short	0x2415
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bda:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009bde:	b2db      	uxtb	r3, r3
 8009be0:	2b03      	cmp	r3, #3
 8009be2:	d003      	beq.n	8009bec <USBD_CDC_Setup+0xa0>
            USBD_CtlError(pdev, req);
 8009be4:	f000 fa72 	bl	800a0cc <USBD_CtlError>
            ret = USBD_FAIL;
 8009be8:	2503      	movs	r5, #3
 8009bea:	e024      	b.n	8009c36 <USBD_CDC_Setup+0xea>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009bec:	2202      	movs	r2, #2
 8009bee:	a901      	add	r1, sp, #4
 8009bf0:	f000 fda6 	bl	800a740 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8009bf4:	4635      	mov	r5, r6
 8009bf6:	e01e      	b.n	8009c36 <USBD_CDC_Setup+0xea>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bf8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009bfc:	b2db      	uxtb	r3, r3
 8009bfe:	2b03      	cmp	r3, #3
 8009c00:	d003      	beq.n	8009c0a <USBD_CDC_Setup+0xbe>
            USBD_CtlError(pdev, req);
 8009c02:	f000 fa63 	bl	800a0cc <USBD_CtlError>
            ret = USBD_FAIL;
 8009c06:	2503      	movs	r5, #3
 8009c08:	e015      	b.n	8009c36 <USBD_CDC_Setup+0xea>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009c0a:	2201      	movs	r2, #1
 8009c0c:	f10d 0107 	add.w	r1, sp, #7
 8009c10:	f000 fd96 	bl	800a740 <USBD_CtlSendData>
 8009c14:	e00f      	b.n	8009c36 <USBD_CDC_Setup+0xea>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009c16:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	2b03      	cmp	r3, #3
 8009c1e:	d00a      	beq.n	8009c36 <USBD_CDC_Setup+0xea>
            USBD_CtlError(pdev, req);
 8009c20:	f000 fa54 	bl	800a0cc <USBD_CtlError>
            ret = USBD_FAIL;
 8009c24:	2503      	movs	r5, #3
 8009c26:	e006      	b.n	8009c36 <USBD_CDC_Setup+0xea>
          USBD_CtlError(pdev, req);
 8009c28:	f000 fa50 	bl	800a0cc <USBD_CtlError>
          ret = USBD_FAIL;
 8009c2c:	2503      	movs	r5, #3
          break;
 8009c2e:	e002      	b.n	8009c36 <USBD_CDC_Setup+0xea>
      USBD_CtlError(pdev, req);
 8009c30:	f000 fa4c 	bl	800a0cc <USBD_CtlError>
      ret = USBD_FAIL;
 8009c34:	2503      	movs	r5, #3
}
 8009c36:	4628      	mov	r0, r5
 8009c38:	b003      	add	sp, #12
 8009c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 8009c3c:	2503      	movs	r5, #3
 8009c3e:	e7fa      	b.n	8009c36 <USBD_CDC_Setup+0xea>

08009c40 <USBD_CDC_DeInit>:
{
 8009c40:	b538      	push	{r3, r4, r5, lr}
 8009c42:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009c44:	2181      	movs	r1, #129	; 0x81
 8009c46:	f000 ff9a 	bl	800ab7e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009c4a:	2500      	movs	r5, #0
 8009c4c:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009c4e:	2101      	movs	r1, #1
 8009c50:	4620      	mov	r0, r4
 8009c52:	f000 ff94 	bl	800ab7e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009c56:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009c5a:	2182      	movs	r1, #130	; 0x82
 8009c5c:	4620      	mov	r0, r4
 8009c5e:	f000 ff8e 	bl	800ab7e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009c62:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8009c66:	f8a4 504e 	strh.w	r5, [r4, #78]	; 0x4e
  if (pdev->pClassData != NULL)
 8009c6a:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 8009c6e:	b14b      	cbz	r3, 8009c84 <USBD_CDC_DeInit+0x44>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009c70:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8009c78:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 8009c7c:	f000 fff4 	bl	800ac68 <USBD_static_free>
    pdev->pClassData = NULL;
 8009c80:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 8009c84:	2000      	movs	r0, #0
 8009c86:	bd38      	pop	{r3, r4, r5, pc}

08009c88 <USBD_CDC_Init>:
{
 8009c88:	b570      	push	{r4, r5, r6, lr}
 8009c8a:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009c8c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009c90:	f000 ffe6 	bl	800ac60 <USBD_static_malloc>
  if (hcdc == NULL)
 8009c94:	b3b8      	cbz	r0, 8009d06 <USBD_CDC_Init+0x7e>
 8009c96:	4606      	mov	r6, r0
  pdev->pClassData = (void *)hcdc;
 8009c98:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c9c:	7c23      	ldrb	r3, [r4, #16]
 8009c9e:	bbbb      	cbnz	r3, 8009d10 <USBD_CDC_Init+0x88>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009ca0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ca4:	2202      	movs	r2, #2
 8009ca6:	2181      	movs	r1, #129	; 0x81
 8009ca8:	4620      	mov	r0, r4
 8009caa:	f000 ff5d 	bl	800ab68 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009cae:	2501      	movs	r5, #1
 8009cb0:	8725      	strh	r5, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009cb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cb6:	2202      	movs	r2, #2
 8009cb8:	4629      	mov	r1, r5
 8009cba:	4620      	mov	r0, r4
 8009cbc:	f000 ff54 	bl	800ab68 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009cc0:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009cc4:	2310      	movs	r3, #16
 8009cc6:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009cca:	2308      	movs	r3, #8
 8009ccc:	2203      	movs	r2, #3
 8009cce:	2182      	movs	r1, #130	; 0x82
 8009cd0:	4620      	mov	r0, r4
 8009cd2:	f000 ff49 	bl	800ab68 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009cdc:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	4798      	blx	r3
  hcdc->TxState = 0U;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	f8c6 3214 	str.w	r3, [r6, #532]	; 0x214
  hcdc->RxState = 0U;
 8009cea:	f8c6 3218 	str.w	r3, [r6, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009cee:	7c25      	ldrb	r5, [r4, #16]
 8009cf0:	bb15      	cbnz	r5, 8009d38 <USBD_CDC_Init+0xb0>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009cf2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cf6:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8009cfa:	2101      	movs	r1, #1
 8009cfc:	4620      	mov	r0, r4
 8009cfe:	f000 ff7d 	bl	800abfc <USBD_LL_PrepareReceive>
}
 8009d02:	4628      	mov	r0, r5
 8009d04:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassData = NULL;
 8009d06:	2300      	movs	r3, #0
 8009d08:	f8c4 32bc 	str.w	r3, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8009d0c:	2502      	movs	r5, #2
 8009d0e:	e7f8      	b.n	8009d02 <USBD_CDC_Init+0x7a>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009d10:	2340      	movs	r3, #64	; 0x40
 8009d12:	2202      	movs	r2, #2
 8009d14:	2181      	movs	r1, #129	; 0x81
 8009d16:	4620      	mov	r0, r4
 8009d18:	f000 ff26 	bl	800ab68 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009d1c:	2501      	movs	r5, #1
 8009d1e:	8725      	strh	r5, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009d20:	2340      	movs	r3, #64	; 0x40
 8009d22:	2202      	movs	r2, #2
 8009d24:	4629      	mov	r1, r5
 8009d26:	4620      	mov	r0, r4
 8009d28:	f000 ff1e 	bl	800ab68 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009d2c:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009d30:	2310      	movs	r3, #16
 8009d32:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
 8009d36:	e7c8      	b.n	8009cca <USBD_CDC_Init+0x42>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009d38:	2340      	movs	r3, #64	; 0x40
 8009d3a:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8009d3e:	2101      	movs	r1, #1
 8009d40:	4620      	mov	r0, r4
 8009d42:	f000 ff5b 	bl	800abfc <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8009d46:	2500      	movs	r5, #0
 8009d48:	e7db      	b.n	8009d02 <USBD_CDC_Init+0x7a>

08009d4a <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 8009d4a:	b119      	cbz	r1, 8009d54 <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 8009d4c:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8009d50:	2000      	movs	r0, #0
 8009d52:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8009d54:	2003      	movs	r0, #3
}
 8009d56:	4770      	bx	lr

08009d58 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009d58:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 8009d5c:	b12b      	cbz	r3, 8009d6a <USBD_CDC_SetTxBuffer+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 8009d5e:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009d62:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009d66:	2000      	movs	r0, #0
 8009d68:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8009d6a:	2003      	movs	r0, #3
}
 8009d6c:	4770      	bx	lr

08009d6e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009d6e:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 8009d72:	b11b      	cbz	r3, 8009d7c <USBD_CDC_SetRxBuffer+0xe>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 8009d74:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009d78:	2000      	movs	r0, #0
 8009d7a:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8009d7c:	2003      	movs	r0, #3
}
 8009d7e:	4770      	bx	lr

08009d80 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009d80:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009d82:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc

  if (pdev->pClassData == NULL)
 8009d86:	b192      	cbz	r2, 8009dae <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d88:	7c04      	ldrb	r4, [r0, #16]
 8009d8a:	b944      	cbnz	r4, 8009d9e <USBD_CDC_ReceivePacket+0x1e>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009d8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009d90:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8009d94:	2101      	movs	r1, #1
 8009d96:	f000 ff31 	bl	800abfc <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 8009d9a:	4620      	mov	r0, r4
 8009d9c:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009d9e:	2340      	movs	r3, #64	; 0x40
 8009da0:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8009da4:	2101      	movs	r1, #1
 8009da6:	f000 ff29 	bl	800abfc <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8009daa:	2400      	movs	r4, #0
 8009dac:	e7f5      	b.n	8009d9a <USBD_CDC_ReceivePacket+0x1a>
    return (uint8_t)USBD_FAIL;
 8009dae:	2403      	movs	r4, #3
 8009db0:	e7f3      	b.n	8009d9a <USBD_CDC_ReceivePacket+0x1a>

08009db2 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009db2:	b198      	cbz	r0, 8009ddc <USBD_Init+0x2a>
{
 8009db4:	b508      	push	{r3, lr}
 8009db6:	4603      	mov	r3, r0
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8009db8:	2000      	movs	r0, #0
 8009dba:	f8c3 02b8 	str.w	r0, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8009dbe:	f8c3 02c0 	str.w	r0, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8009dc2:	f8c3 02cc 	str.w	r0, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009dc6:	b109      	cbz	r1, 8009dcc <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 8009dc8:	f8c3 12b4 	str.w	r1, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009dcc:	2101      	movs	r1, #1
 8009dce:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->id = id;
 8009dd2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f000 fe7b 	bl	800aad0 <USBD_LL_Init>

  return ret;
}
 8009dda:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8009ddc:	2003      	movs	r0, #3
}
 8009dde:	4770      	bx	lr

08009de0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009de0:	b510      	push	{r4, lr}
 8009de2:	b082      	sub	sp, #8
  uint16_t len = 0U;
 8009de4:	2300      	movs	r3, #0
 8009de6:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8009dea:	b161      	cbz	r1, 8009e06 <USBD_RegisterClass+0x26>
 8009dec:	4604      	mov	r4, r0
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8009dee:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8009df2:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8009df4:	b14b      	cbz	r3, 8009e0a <USBD_RegisterClass+0x2a>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8009df6:	f10d 0006 	add.w	r0, sp, #6
 8009dfa:	4798      	blx	r3
 8009dfc:	f8c4 02cc 	str.w	r0, [r4, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8009e00:	2000      	movs	r0, #0
}
 8009e02:	b002      	add	sp, #8
 8009e04:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 8009e06:	2003      	movs	r0, #3
 8009e08:	e7fb      	b.n	8009e02 <USBD_RegisterClass+0x22>
  return USBD_OK;
 8009e0a:	2000      	movs	r0, #0
 8009e0c:	e7f9      	b.n	8009e02 <USBD_RegisterClass+0x22>

08009e0e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009e0e:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009e10:	f000 fea2 	bl	800ab58 <USBD_LL_Start>
}
 8009e14:	bd08      	pop	{r3, pc}

08009e16 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e16:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8009e18:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009e1c:	b113      	cbz	r3, 8009e24 <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	4798      	blx	r3
  }

  return ret;
}
 8009e22:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009e24:	2003      	movs	r0, #3
 8009e26:	e7fc      	b.n	8009e22 <USBD_SetClassConfig+0xc>

08009e28 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e28:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8009e2a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009e2e:	b10b      	cbz	r3, 8009e34 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	4798      	blx	r3
  }

  return USBD_OK;
}
 8009e34:	2000      	movs	r0, #0
 8009e36:	bd08      	pop	{r3, pc}

08009e38 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009e38:	b538      	push	{r3, r4, r5, lr}
 8009e3a:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009e3c:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
 8009e40:	4628      	mov	r0, r5
 8009e42:	f000 f92f 	bl	800a0a4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009e46:	2301      	movs	r3, #1
 8009e48:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009e4c:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0
 8009e50:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009e54:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
 8009e58:	f001 031f 	and.w	r3, r1, #31
 8009e5c:	2b01      	cmp	r3, #1
 8009e5e:	d00d      	beq.n	8009e7c <USBD_LL_SetupStage+0x44>
 8009e60:	2b02      	cmp	r3, #2
 8009e62:	d010      	beq.n	8009e86 <USBD_LL_SetupStage+0x4e>
 8009e64:	b12b      	cbz	r3, 8009e72 <USBD_LL_SetupStage+0x3a>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009e66:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8009e6a:	4620      	mov	r0, r4
 8009e6c:	f000 fe8f 	bl	800ab8e <USBD_LL_StallEP>
      break;
 8009e70:	e003      	b.n	8009e7a <USBD_LL_SetupStage+0x42>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009e72:	4629      	mov	r1, r5
 8009e74:	4620      	mov	r0, r4
 8009e76:	f000 fae4 	bl	800a442 <USBD_StdDevReq>
  }

  return ret;
}
 8009e7a:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009e7c:	4629      	mov	r1, r5
 8009e7e:	4620      	mov	r0, r4
 8009e80:	f000 fb17 	bl	800a4b2 <USBD_StdItfReq>
      break;
 8009e84:	e7f9      	b.n	8009e7a <USBD_LL_SetupStage+0x42>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009e86:	4629      	mov	r1, r5
 8009e88:	4620      	mov	r0, r4
 8009e8a:	f000 fb46 	bl	800a51a <USBD_StdEPReq>
      break;
 8009e8e:	e7f4      	b.n	8009e7a <USBD_LL_SetupStage+0x42>

08009e90 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009e90:	b538      	push	{r3, r4, r5, lr}
 8009e92:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009e94:	460d      	mov	r5, r1
 8009e96:	bb41      	cbnz	r1, 8009eea <USBD_LL_DataOutStage+0x5a>
 8009e98:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009e9a:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8009e9e:	2a03      	cmp	r2, #3
 8009ea0:	d001      	beq.n	8009ea6 <USBD_LL_DataOutStage+0x16>
        }
      }
    }
  }

  return USBD_OK;
 8009ea2:	4608      	mov	r0, r1
}
 8009ea4:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8009ea6:	f8d0 115c 	ldr.w	r1, [r0, #348]	; 0x15c
 8009eaa:	f8d0 2160 	ldr.w	r2, [r0, #352]	; 0x160
 8009eae:	4291      	cmp	r1, r2
 8009eb0:	d809      	bhi.n	8009ec6 <USBD_LL_DataOutStage+0x36>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009eb2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009eb6:	b2db      	uxtb	r3, r3
 8009eb8:	2b03      	cmp	r3, #3
 8009eba:	d00f      	beq.n	8009edc <USBD_LL_DataOutStage+0x4c>
        (void)USBD_CtlSendStatus(pdev);
 8009ebc:	4620      	mov	r0, r4
 8009ebe:	f000 fc6b 	bl	800a798 <USBD_CtlSendStatus>
  return USBD_OK;
 8009ec2:	4628      	mov	r0, r5
 8009ec4:	e7ee      	b.n	8009ea4 <USBD_LL_DataOutStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8009ec6:	1a89      	subs	r1, r1, r2
 8009ec8:	f8c0 115c 	str.w	r1, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009ecc:	428a      	cmp	r2, r1
 8009ece:	bf28      	it	cs
 8009ed0:	460a      	movcs	r2, r1
 8009ed2:	4619      	mov	r1, r3
 8009ed4:	f000 fc58 	bl	800a788 <USBD_CtlContinueRx>
  return USBD_OK;
 8009ed8:	4628      	mov	r0, r5
 8009eda:	e7e3      	b.n	8009ea4 <USBD_LL_DataOutStage+0x14>
          if (pdev->pClass->EP0_RxReady != NULL)
 8009edc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009ee0:	691b      	ldr	r3, [r3, #16]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d0ea      	beq.n	8009ebc <USBD_LL_DataOutStage+0x2c>
            pdev->pClass->EP0_RxReady(pdev);
 8009ee6:	4798      	blx	r3
 8009ee8:	e7e8      	b.n	8009ebc <USBD_LL_DataOutStage+0x2c>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009eea:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009eee:	b2db      	uxtb	r3, r3
 8009ef0:	2b03      	cmp	r3, #3
 8009ef2:	d001      	beq.n	8009ef8 <USBD_LL_DataOutStage+0x68>
  return USBD_OK;
 8009ef4:	2000      	movs	r0, #0
 8009ef6:	e7d5      	b.n	8009ea4 <USBD_LL_DataOutStage+0x14>
      if (pdev->pClass->DataOut != NULL)
 8009ef8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009efc:	699b      	ldr	r3, [r3, #24]
 8009efe:	b10b      	cbz	r3, 8009f04 <USBD_LL_DataOutStage+0x74>
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8009f00:	4798      	blx	r3
        if (ret != USBD_OK)
 8009f02:	e7cf      	b.n	8009ea4 <USBD_LL_DataOutStage+0x14>
  return USBD_OK;
 8009f04:	2000      	movs	r0, #0
 8009f06:	e7cd      	b.n	8009ea4 <USBD_LL_DataOutStage+0x14>

08009f08 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009f08:	b538      	push	{r3, r4, r5, lr}
 8009f0a:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009f0c:	460d      	mov	r5, r1
 8009f0e:	2900      	cmp	r1, #0
 8009f10:	d14a      	bne.n	8009fa8 <USBD_LL_DataInStage+0xa0>
 8009f12:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009f14:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8009f18:	2a02      	cmp	r2, #2
 8009f1a:	d005      	beq.n	8009f28 <USBD_LL_DataInStage+0x20>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8009f1c:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8009f20:	2b01      	cmp	r3, #1
 8009f22:	d03c      	beq.n	8009f9e <USBD_LL_DataInStage+0x96>
        }
      }
    }
  }

  return USBD_OK;
 8009f24:	4628      	mov	r0, r5
}
 8009f26:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8009f28:	69c2      	ldr	r2, [r0, #28]
 8009f2a:	6a01      	ldr	r1, [r0, #32]
 8009f2c:	428a      	cmp	r2, r1
 8009f2e:	d80e      	bhi.n	8009f4e <USBD_LL_DataInStage+0x46>
        if ((pep->maxpacket == pep->rem_length) &&
 8009f30:	428a      	cmp	r2, r1
 8009f32:	d018      	beq.n	8009f66 <USBD_LL_DataInStage+0x5e>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f34:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8009f38:	b2db      	uxtb	r3, r3
 8009f3a:	2b03      	cmp	r3, #3
 8009f3c:	d027      	beq.n	8009f8e <USBD_LL_DataInStage+0x86>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009f3e:	2180      	movs	r1, #128	; 0x80
 8009f40:	4620      	mov	r0, r4
 8009f42:	f000 fe24 	bl	800ab8e <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009f46:	4620      	mov	r0, r4
 8009f48:	f000 fc31 	bl	800a7ae <USBD_CtlReceiveStatus>
 8009f4c:	e7e6      	b.n	8009f1c <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8009f4e:	1a52      	subs	r2, r2, r1
 8009f50:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009f52:	4619      	mov	r1, r3
 8009f54:	f000 fc01 	bl	800a75a <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009f58:	2300      	movs	r3, #0
 8009f5a:	461a      	mov	r2, r3
 8009f5c:	4619      	mov	r1, r3
 8009f5e:	4620      	mov	r0, r4
 8009f60:	f000 fe4c 	bl	800abfc <USBD_LL_PrepareReceive>
 8009f64:	e7da      	b.n	8009f1c <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 8009f66:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8009f68:	4299      	cmp	r1, r3
 8009f6a:	d8e3      	bhi.n	8009f34 <USBD_LL_DataInStage+0x2c>
            (pep->total_length < pdev->ep0_data_len))
 8009f6c:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d2df      	bcs.n	8009f34 <USBD_LL_DataInStage+0x2c>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009f74:	2200      	movs	r2, #0
 8009f76:	4611      	mov	r1, r2
 8009f78:	f000 fbef 	bl	800a75a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009f7c:	2100      	movs	r1, #0
 8009f7e:	f8c4 1298 	str.w	r1, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009f82:	460b      	mov	r3, r1
 8009f84:	460a      	mov	r2, r1
 8009f86:	4620      	mov	r0, r4
 8009f88:	f000 fe38 	bl	800abfc <USBD_LL_PrepareReceive>
 8009f8c:	e7c6      	b.n	8009f1c <USBD_LL_DataInStage+0x14>
            if (pdev->pClass->EP0_TxSent != NULL)
 8009f8e:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8009f92:	68db      	ldr	r3, [r3, #12]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d0d2      	beq.n	8009f3e <USBD_LL_DataInStage+0x36>
              pdev->pClass->EP0_TxSent(pdev);
 8009f98:	4620      	mov	r0, r4
 8009f9a:	4798      	blx	r3
 8009f9c:	e7cf      	b.n	8009f3e <USBD_LL_DataInStage+0x36>
      pdev->dev_test_mode = 0U;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
  return USBD_OK;
 8009fa4:	4628      	mov	r0, r5
 8009fa6:	e7be      	b.n	8009f26 <USBD_LL_DataInStage+0x1e>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009fa8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009fac:	b2db      	uxtb	r3, r3
 8009fae:	2b03      	cmp	r3, #3
 8009fb0:	d001      	beq.n	8009fb6 <USBD_LL_DataInStage+0xae>
  return USBD_OK;
 8009fb2:	2000      	movs	r0, #0
 8009fb4:	e7b7      	b.n	8009f26 <USBD_LL_DataInStage+0x1e>
      if (pdev->pClass->DataIn != NULL)
 8009fb6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009fba:	695b      	ldr	r3, [r3, #20]
 8009fbc:	b10b      	cbz	r3, 8009fc2 <USBD_LL_DataInStage+0xba>
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8009fbe:	4798      	blx	r3
        if (ret != USBD_OK)
 8009fc0:	e7b1      	b.n	8009f26 <USBD_LL_DataInStage+0x1e>
  return USBD_OK;
 8009fc2:	2000      	movs	r0, #0
 8009fc4:	e7af      	b.n	8009f26 <USBD_LL_DataInStage+0x1e>

08009fc6 <USBD_LL_Reset>:
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009fcc:	2300      	movs	r3, #0
 8009fce:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 8009fd2:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8009fd4:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8009fd8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009fdc:	b1f3      	cbz	r3, 800a01c <USBD_LL_Reset+0x56>
{
 8009fde:	b570      	push	{r4, r5, r6, lr}
 8009fe0:	4604      	mov	r4, r0
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 8009fe2:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
 8009fe6:	b11a      	cbz	r2, 8009ff0 <USBD_LL_Reset+0x2a>
  {
    if (pdev->pClass->DeInit != NULL)
 8009fe8:	685b      	ldr	r3, [r3, #4]
 8009fea:	b10b      	cbz	r3, 8009ff0 <USBD_LL_Reset+0x2a>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009fec:	2100      	movs	r1, #0
 8009fee:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ff0:	2340      	movs	r3, #64	; 0x40
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	4611      	mov	r1, r2
 8009ff6:	4620      	mov	r0, r4
 8009ff8:	f000 fdb6 	bl	800ab68 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009ffc:	2601      	movs	r6, #1
 8009ffe:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a002:	2540      	movs	r5, #64	; 0x40
 800a004:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a008:	462b      	mov	r3, r5
 800a00a:	2200      	movs	r2, #0
 800a00c:	2180      	movs	r1, #128	; 0x80
 800a00e:	4620      	mov	r0, r4
 800a010:	f000 fdaa 	bl	800ab68 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a014:	84a6      	strh	r6, [r4, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a016:	6225      	str	r5, [r4, #32]

  return USBD_OK;
 800a018:	2000      	movs	r0, #0
}
 800a01a:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 800a01c:	2003      	movs	r0, #3
}
 800a01e:	4770      	bx	lr

0800a020 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800a020:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800a022:	2000      	movs	r0, #0
 800a024:	4770      	bx	lr

0800a026 <USBD_LL_Suspend>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state = pdev->dev_state;
 800a026:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a02a:	b2db      	uxtb	r3, r3
 800a02c:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a030:	2304      	movs	r3, #4
 800a032:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 800a036:	2000      	movs	r0, #0
 800a038:	4770      	bx	lr

0800a03a <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a03a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a03e:	b2db      	uxtb	r3, r3
 800a040:	2b04      	cmp	r3, #4
 800a042:	d001      	beq.n	800a048 <USBD_LL_Resume+0xe>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 800a044:	2000      	movs	r0, #0
 800a046:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 800a048:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800a04c:	b2db      	uxtb	r3, r3
 800a04e:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
 800a052:	e7f7      	b.n	800a044 <USBD_LL_Resume+0xa>

0800a054 <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 800a054:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800a058:	b162      	cbz	r2, 800a074 <USBD_LL_SOF+0x20>
{
 800a05a:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a05c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a060:	b2db      	uxtb	r3, r3
 800a062:	2b03      	cmp	r3, #3
 800a064:	d001      	beq.n	800a06a <USBD_LL_SOF+0x16>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 800a066:	2000      	movs	r0, #0
}
 800a068:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 800a06a:	69d3      	ldr	r3, [r2, #28]
 800a06c:	b123      	cbz	r3, 800a078 <USBD_LL_SOF+0x24>
      (void)pdev->pClass->SOF(pdev);
 800a06e:	4798      	blx	r3
  return USBD_OK;
 800a070:	2000      	movs	r0, #0
 800a072:	e7f9      	b.n	800a068 <USBD_LL_SOF+0x14>
    return USBD_FAIL;
 800a074:	2003      	movs	r0, #3
}
 800a076:	4770      	bx	lr
  return USBD_OK;
 800a078:	2000      	movs	r0, #0
 800a07a:	e7f5      	b.n	800a068 <USBD_LL_SOF+0x14>

0800a07c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a07c:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 800a07e:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800a080:	e002      	b.n	800a088 <USBD_GetLen+0xc>
  {
    len++;
 800a082:	3001      	adds	r0, #1
 800a084:	b2c0      	uxtb	r0, r0
    pbuff++;
 800a086:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 800a088:	781a      	ldrb	r2, [r3, #0]
 800a08a:	2a00      	cmp	r2, #0
 800a08c:	d1f9      	bne.n	800a082 <USBD_GetLen+0x6>
  }

  return len;
}
 800a08e:	4770      	bx	lr

0800a090 <USBD_SetFeature>:
{
 800a090:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a092:	884b      	ldrh	r3, [r1, #2]
 800a094:	2b01      	cmp	r3, #1
 800a096:	d000      	beq.n	800a09a <USBD_SetFeature+0xa>
}
 800a098:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 800a09a:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a09e:	f000 fb7b 	bl	800a798 <USBD_CtlSendStatus>
}
 800a0a2:	e7f9      	b.n	800a098 <USBD_SetFeature+0x8>

0800a0a4 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800a0a4:	780b      	ldrb	r3, [r1, #0]
 800a0a6:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800a0a8:	784b      	ldrb	r3, [r1, #1]
 800a0aa:	7043      	strb	r3, [r0, #1]
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 800a0ac:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 800a0ae:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a0b0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800a0b4:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 800a0b6:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 800a0b8:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a0ba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800a0be:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 800a0c0:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 800a0c2:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a0c4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 800a0c8:	80c3      	strh	r3, [r0, #6]
}
 800a0ca:	4770      	bx	lr

0800a0cc <USBD_CtlError>:
{
 800a0cc:	b510      	push	{r4, lr}
 800a0ce:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a0d0:	2180      	movs	r1, #128	; 0x80
 800a0d2:	f000 fd5c 	bl	800ab8e <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a0d6:	2100      	movs	r1, #0
 800a0d8:	4620      	mov	r0, r4
 800a0da:	f000 fd58 	bl	800ab8e <USBD_LL_StallEP>
}
 800a0de:	bd10      	pop	{r4, pc}

0800a0e0 <USBD_GetDescriptor>:
{
 800a0e0:	b530      	push	{r4, r5, lr}
 800a0e2:	b083      	sub	sp, #12
 800a0e4:	4604      	mov	r4, r0
 800a0e6:	460d      	mov	r5, r1
  uint16_t len = 0U;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800a0ee:	884a      	ldrh	r2, [r1, #2]
 800a0f0:	0a13      	lsrs	r3, r2, #8
 800a0f2:	3b01      	subs	r3, #1
 800a0f4:	2b0e      	cmp	r3, #14
 800a0f6:	f200 80bc 	bhi.w	800a272 <USBD_GetDescriptor+0x192>
 800a0fa:	e8df f003 	tbb	[pc, r3]
 800a0fe:	3015      	.short	0x3015
 800a100:	9ebaba44 	.word	0x9ebaba44
 800a104:	bababaab 	.word	0xbababaab
 800a108:	babababa 	.word	0xbabababa
 800a10c:	08          	.byte	0x08
 800a10d:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a10e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a112:	69db      	ldr	r3, [r3, #28]
 800a114:	b123      	cbz	r3, 800a120 <USBD_GetDescriptor+0x40>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a116:	f10d 0106 	add.w	r1, sp, #6
 800a11a:	7c00      	ldrb	r0, [r0, #16]
 800a11c:	4798      	blx	r3
  if (err != 0U)
 800a11e:	e00a      	b.n	800a136 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 800a120:	4629      	mov	r1, r5
 800a122:	f7ff ffd3 	bl	800a0cc <USBD_CtlError>
  if (err != 0U)
 800a126:	e018      	b.n	800a15a <USBD_GetDescriptor+0x7a>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a128:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	f10d 0106 	add.w	r1, sp, #6
 800a132:	7c00      	ldrb	r0, [r0, #16]
 800a134:	4798      	blx	r3
  if (req->wLength != 0U)
 800a136:	88ea      	ldrh	r2, [r5, #6]
 800a138:	2a00      	cmp	r2, #0
 800a13a:	f000 80a3 	beq.w	800a284 <USBD_GetDescriptor+0x1a4>
    if (len != 0U)
 800a13e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800a142:	2b00      	cmp	r3, #0
 800a144:	f000 8099 	beq.w	800a27a <USBD_GetDescriptor+0x19a>
      len = MIN(len, req->wLength);
 800a148:	429a      	cmp	r2, r3
 800a14a:	bf28      	it	cs
 800a14c:	461a      	movcs	r2, r3
 800a14e:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a152:	4601      	mov	r1, r0
 800a154:	4620      	mov	r0, r4
 800a156:	f000 faf3 	bl	800a740 <USBD_CtlSendData>
}
 800a15a:	b003      	add	sp, #12
 800a15c:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a15e:	7c03      	ldrb	r3, [r0, #16]
 800a160:	b943      	cbnz	r3, 800a174 <USBD_GetDescriptor+0x94>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a162:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a168:	f10d 0006 	add.w	r0, sp, #6
 800a16c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a16e:	2302      	movs	r3, #2
 800a170:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800a172:	e7e0      	b.n	800a136 <USBD_GetDescriptor+0x56>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a174:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a17a:	f10d 0006 	add.w	r0, sp, #6
 800a17e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a180:	2302      	movs	r3, #2
 800a182:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800a184:	e7d7      	b.n	800a136 <USBD_GetDescriptor+0x56>
      switch ((uint8_t)(req->wValue))
 800a186:	b2d2      	uxtb	r2, r2
 800a188:	2a05      	cmp	r2, #5
 800a18a:	d852      	bhi.n	800a232 <USBD_GetDescriptor+0x152>
 800a18c:	e8df f002 	tbb	[pc, r2]
 800a190:	2a1d1003 	.word	0x2a1d1003
 800a194:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a196:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	b123      	cbz	r3, 800a1a8 <USBD_GetDescriptor+0xc8>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a19e:	f10d 0106 	add.w	r1, sp, #6
 800a1a2:	7c00      	ldrb	r0, [r0, #16]
 800a1a4:	4798      	blx	r3
  if (err != 0U)
 800a1a6:	e7c6      	b.n	800a136 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800a1a8:	4629      	mov	r1, r5
 800a1aa:	f7ff ff8f 	bl	800a0cc <USBD_CtlError>
  if (err != 0U)
 800a1ae:	e7d4      	b.n	800a15a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a1b0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a1b4:	689b      	ldr	r3, [r3, #8]
 800a1b6:	b123      	cbz	r3, 800a1c2 <USBD_GetDescriptor+0xe2>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a1b8:	f10d 0106 	add.w	r1, sp, #6
 800a1bc:	7c00      	ldrb	r0, [r0, #16]
 800a1be:	4798      	blx	r3
  if (err != 0U)
 800a1c0:	e7b9      	b.n	800a136 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800a1c2:	4629      	mov	r1, r5
 800a1c4:	f7ff ff82 	bl	800a0cc <USBD_CtlError>
  if (err != 0U)
 800a1c8:	e7c7      	b.n	800a15a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a1ca:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a1ce:	68db      	ldr	r3, [r3, #12]
 800a1d0:	b123      	cbz	r3, 800a1dc <USBD_GetDescriptor+0xfc>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a1d2:	f10d 0106 	add.w	r1, sp, #6
 800a1d6:	7c00      	ldrb	r0, [r0, #16]
 800a1d8:	4798      	blx	r3
  if (err != 0U)
 800a1da:	e7ac      	b.n	800a136 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800a1dc:	4629      	mov	r1, r5
 800a1de:	f7ff ff75 	bl	800a0cc <USBD_CtlError>
  if (err != 0U)
 800a1e2:	e7ba      	b.n	800a15a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a1e4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a1e8:	691b      	ldr	r3, [r3, #16]
 800a1ea:	b123      	cbz	r3, 800a1f6 <USBD_GetDescriptor+0x116>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a1ec:	f10d 0106 	add.w	r1, sp, #6
 800a1f0:	7c00      	ldrb	r0, [r0, #16]
 800a1f2:	4798      	blx	r3
  if (err != 0U)
 800a1f4:	e79f      	b.n	800a136 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800a1f6:	4629      	mov	r1, r5
 800a1f8:	f7ff ff68 	bl	800a0cc <USBD_CtlError>
  if (err != 0U)
 800a1fc:	e7ad      	b.n	800a15a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a1fe:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a202:	695b      	ldr	r3, [r3, #20]
 800a204:	b123      	cbz	r3, 800a210 <USBD_GetDescriptor+0x130>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a206:	f10d 0106 	add.w	r1, sp, #6
 800a20a:	7c00      	ldrb	r0, [r0, #16]
 800a20c:	4798      	blx	r3
  if (err != 0U)
 800a20e:	e792      	b.n	800a136 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800a210:	4629      	mov	r1, r5
 800a212:	f7ff ff5b 	bl	800a0cc <USBD_CtlError>
  if (err != 0U)
 800a216:	e7a0      	b.n	800a15a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a218:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a21c:	699b      	ldr	r3, [r3, #24]
 800a21e:	b123      	cbz	r3, 800a22a <USBD_GetDescriptor+0x14a>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a220:	f10d 0106 	add.w	r1, sp, #6
 800a224:	7c00      	ldrb	r0, [r0, #16]
 800a226:	4798      	blx	r3
  if (err != 0U)
 800a228:	e785      	b.n	800a136 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800a22a:	4629      	mov	r1, r5
 800a22c:	f7ff ff4e 	bl	800a0cc <USBD_CtlError>
  if (err != 0U)
 800a230:	e793      	b.n	800a15a <USBD_GetDescriptor+0x7a>
          USBD_CtlError(pdev, req);
 800a232:	4629      	mov	r1, r5
 800a234:	f7ff ff4a 	bl	800a0cc <USBD_CtlError>
  if (err != 0U)
 800a238:	e78f      	b.n	800a15a <USBD_GetDescriptor+0x7a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a23a:	7c03      	ldrb	r3, [r0, #16]
 800a23c:	b933      	cbnz	r3, 800a24c <USBD_GetDescriptor+0x16c>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a23e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a244:	f10d 0006 	add.w	r0, sp, #6
 800a248:	4798      	blx	r3
  if (err != 0U)
 800a24a:	e774      	b.n	800a136 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 800a24c:	4629      	mov	r1, r5
 800a24e:	f7ff ff3d 	bl	800a0cc <USBD_CtlError>
  if (err != 0U)
 800a252:	e782      	b.n	800a15a <USBD_GetDescriptor+0x7a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a254:	7c03      	ldrb	r3, [r0, #16]
 800a256:	b943      	cbnz	r3, 800a26a <USBD_GetDescriptor+0x18a>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a258:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a25c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a25e:	f10d 0006 	add.w	r0, sp, #6
 800a262:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a264:	2307      	movs	r3, #7
 800a266:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800a268:	e765      	b.n	800a136 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 800a26a:	4629      	mov	r1, r5
 800a26c:	f7ff ff2e 	bl	800a0cc <USBD_CtlError>
  if (err != 0U)
 800a270:	e773      	b.n	800a15a <USBD_GetDescriptor+0x7a>
      USBD_CtlError(pdev, req);
 800a272:	4629      	mov	r1, r5
 800a274:	f7ff ff2a 	bl	800a0cc <USBD_CtlError>
    return;
 800a278:	e76f      	b.n	800a15a <USBD_GetDescriptor+0x7a>
      USBD_CtlError(pdev, req);
 800a27a:	4629      	mov	r1, r5
 800a27c:	4620      	mov	r0, r4
 800a27e:	f7ff ff25 	bl	800a0cc <USBD_CtlError>
 800a282:	e76a      	b.n	800a15a <USBD_GetDescriptor+0x7a>
    (void)USBD_CtlSendStatus(pdev);
 800a284:	4620      	mov	r0, r4
 800a286:	f000 fa87 	bl	800a798 <USBD_CtlSendStatus>
 800a28a:	e766      	b.n	800a15a <USBD_GetDescriptor+0x7a>

0800a28c <USBD_SetAddress>:
{
 800a28c:	b538      	push	{r3, r4, r5, lr}
 800a28e:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a290:	888b      	ldrh	r3, [r1, #4]
 800a292:	b9fb      	cbnz	r3, 800a2d4 <USBD_SetAddress+0x48>
 800a294:	88cb      	ldrh	r3, [r1, #6]
 800a296:	b9eb      	cbnz	r3, 800a2d4 <USBD_SetAddress+0x48>
 800a298:	884b      	ldrh	r3, [r1, #2]
 800a29a:	2b7f      	cmp	r3, #127	; 0x7f
 800a29c:	d81a      	bhi.n	800a2d4 <USBD_SetAddress+0x48>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a29e:	f003 057f 	and.w	r5, r3, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2a2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a2a6:	b2db      	uxtb	r3, r3
 800a2a8:	2b03      	cmp	r3, #3
 800a2aa:	d00c      	beq.n	800a2c6 <USBD_SetAddress+0x3a>
      pdev->dev_address = dev_addr;
 800a2ac:	f880 529e 	strb.w	r5, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a2b0:	4629      	mov	r1, r5
 800a2b2:	f000 fc93 	bl	800abdc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a2b6:	4620      	mov	r0, r4
 800a2b8:	f000 fa6e 	bl	800a798 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800a2bc:	b135      	cbz	r5, 800a2cc <USBD_SetAddress+0x40>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a2be:	2302      	movs	r3, #2
 800a2c0:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800a2c4:	e009      	b.n	800a2da <USBD_SetAddress+0x4e>
      USBD_CtlError(pdev, req);
 800a2c6:	f7ff ff01 	bl	800a0cc <USBD_CtlError>
 800a2ca:	e006      	b.n	800a2da <USBD_SetAddress+0x4e>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800a2d2:	e002      	b.n	800a2da <USBD_SetAddress+0x4e>
    USBD_CtlError(pdev, req);
 800a2d4:	4620      	mov	r0, r4
 800a2d6:	f7ff fef9 	bl	800a0cc <USBD_CtlError>
}
 800a2da:	bd38      	pop	{r3, r4, r5, pc}

0800a2dc <USBD_SetConfig>:
{
 800a2dc:	b570      	push	{r4, r5, r6, lr}
 800a2de:	4604      	mov	r4, r0
 800a2e0:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 800a2e2:	788d      	ldrb	r5, [r1, #2]
 800a2e4:	4b2e      	ldr	r3, [pc, #184]	; (800a3a0 <USBD_SetConfig+0xc4>)
 800a2e6:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a2e8:	2d01      	cmp	r5, #1
 800a2ea:	d810      	bhi.n	800a30e <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 800a2ec:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a2f0:	b2db      	uxtb	r3, r3
 800a2f2:	2b02      	cmp	r3, #2
 800a2f4:	d00f      	beq.n	800a316 <USBD_SetConfig+0x3a>
 800a2f6:	2b03      	cmp	r3, #3
 800a2f8:	d023      	beq.n	800a342 <USBD_SetConfig+0x66>
      USBD_CtlError(pdev, req);
 800a2fa:	f7ff fee7 	bl	800a0cc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a2fe:	4b28      	ldr	r3, [pc, #160]	; (800a3a0 <USBD_SetConfig+0xc4>)
 800a300:	7819      	ldrb	r1, [r3, #0]
 800a302:	4620      	mov	r0, r4
 800a304:	f7ff fd90 	bl	8009e28 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a308:	2503      	movs	r5, #3
}
 800a30a:	4628      	mov	r0, r5
 800a30c:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 800a30e:	f7ff fedd 	bl	800a0cc <USBD_CtlError>
    return USBD_FAIL;
 800a312:	2503      	movs	r5, #3
 800a314:	e7f9      	b.n	800a30a <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 800a316:	b18d      	cbz	r5, 800a33c <USBD_SetConfig+0x60>
        pdev->dev_config = cfgidx;
 800a318:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a31a:	4629      	mov	r1, r5
 800a31c:	f7ff fd7b 	bl	8009e16 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800a320:	4605      	mov	r5, r0
 800a322:	b120      	cbz	r0, 800a32e <USBD_SetConfig+0x52>
          USBD_CtlError(pdev, req);
 800a324:	4631      	mov	r1, r6
 800a326:	4620      	mov	r0, r4
 800a328:	f7ff fed0 	bl	800a0cc <USBD_CtlError>
 800a32c:	e7ed      	b.n	800a30a <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800a32e:	4620      	mov	r0, r4
 800a330:	f000 fa32 	bl	800a798 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a334:	2303      	movs	r3, #3
 800a336:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800a33a:	e7e6      	b.n	800a30a <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 800a33c:	f000 fa2c 	bl	800a798 <USBD_CtlSendStatus>
 800a340:	e7e3      	b.n	800a30a <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 800a342:	b1cd      	cbz	r5, 800a378 <USBD_SetConfig+0x9c>
      else if (cfgidx != pdev->dev_config)
 800a344:	6841      	ldr	r1, [r0, #4]
 800a346:	428d      	cmp	r5, r1
 800a348:	d025      	beq.n	800a396 <USBD_SetConfig+0xba>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a34a:	b2c9      	uxtb	r1, r1
 800a34c:	f7ff fd6c 	bl	8009e28 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a350:	4b13      	ldr	r3, [pc, #76]	; (800a3a0 <USBD_SetConfig+0xc4>)
 800a352:	7819      	ldrb	r1, [r3, #0]
 800a354:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a356:	4620      	mov	r0, r4
 800a358:	f7ff fd5d 	bl	8009e16 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800a35c:	4605      	mov	r5, r0
 800a35e:	b1b0      	cbz	r0, 800a38e <USBD_SetConfig+0xb2>
          USBD_CtlError(pdev, req);
 800a360:	4631      	mov	r1, r6
 800a362:	4620      	mov	r0, r4
 800a364:	f7ff feb2 	bl	800a0cc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a368:	7921      	ldrb	r1, [r4, #4]
 800a36a:	4620      	mov	r0, r4
 800a36c:	f7ff fd5c 	bl	8009e28 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a370:	2302      	movs	r3, #2
 800a372:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800a376:	e7c8      	b.n	800a30a <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a378:	2302      	movs	r3, #2
 800a37a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a37e:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a380:	4629      	mov	r1, r5
 800a382:	f7ff fd51 	bl	8009e28 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a386:	4620      	mov	r0, r4
 800a388:	f000 fa06 	bl	800a798 <USBD_CtlSendStatus>
 800a38c:	e7bd      	b.n	800a30a <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800a38e:	4620      	mov	r0, r4
 800a390:	f000 fa02 	bl	800a798 <USBD_CtlSendStatus>
 800a394:	e7b9      	b.n	800a30a <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 800a396:	f000 f9ff 	bl	800a798 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800a39a:	2500      	movs	r5, #0
 800a39c:	e7b5      	b.n	800a30a <USBD_SetConfig+0x2e>
 800a39e:	bf00      	nop
 800a3a0:	20018410 	.word	0x20018410

0800a3a4 <USBD_GetConfig>:
{
 800a3a4:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 800a3a6:	88cb      	ldrh	r3, [r1, #6]
 800a3a8:	2b01      	cmp	r3, #1
 800a3aa:	d10b      	bne.n	800a3c4 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 800a3ac:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a3b0:	b2db      	uxtb	r3, r3
 800a3b2:	2b02      	cmp	r3, #2
 800a3b4:	d909      	bls.n	800a3ca <USBD_GetConfig+0x26>
 800a3b6:	2b03      	cmp	r3, #3
 800a3b8:	d109      	bne.n	800a3ce <USBD_GetConfig+0x2a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	1d01      	adds	r1, r0, #4
 800a3be:	f000 f9bf 	bl	800a740 <USBD_CtlSendData>
        break;
 800a3c2:	e001      	b.n	800a3c8 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 800a3c4:	f7ff fe82 	bl	800a0cc <USBD_CtlError>
}
 800a3c8:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 800a3ca:	b25b      	sxtb	r3, r3
 800a3cc:	b913      	cbnz	r3, 800a3d4 <USBD_GetConfig+0x30>
        USBD_CtlError(pdev, req);
 800a3ce:	f7ff fe7d 	bl	800a0cc <USBD_CtlError>
}
 800a3d2:	e7f9      	b.n	800a3c8 <USBD_GetConfig+0x24>
        pdev->dev_default_config = 0U;
 800a3d4:	4601      	mov	r1, r0
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a3dc:	2201      	movs	r2, #1
 800a3de:	f000 f9af 	bl	800a740 <USBD_CtlSendData>
        break;
 800a3e2:	e7f1      	b.n	800a3c8 <USBD_GetConfig+0x24>

0800a3e4 <USBD_GetStatus>:
{
 800a3e4:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800a3e6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a3ea:	3b01      	subs	r3, #1
 800a3ec:	2b02      	cmp	r3, #2
 800a3ee:	d812      	bhi.n	800a416 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 800a3f0:	88cb      	ldrh	r3, [r1, #6]
 800a3f2:	2b02      	cmp	r3, #2
 800a3f4:	d10c      	bne.n	800a410 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800a3fa:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 800a3fe:	b10b      	cbz	r3, 800a404 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a400:	2303      	movs	r3, #3
 800a402:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a404:	2202      	movs	r2, #2
 800a406:	f100 010c 	add.w	r1, r0, #12
 800a40a:	f000 f999 	bl	800a740 <USBD_CtlSendData>
}
 800a40e:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 800a410:	f7ff fe5c 	bl	800a0cc <USBD_CtlError>
        break;
 800a414:	e7fb      	b.n	800a40e <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 800a416:	f7ff fe59 	bl	800a0cc <USBD_CtlError>
}
 800a41a:	e7f8      	b.n	800a40e <USBD_GetStatus+0x2a>

0800a41c <USBD_ClrFeature>:
{
 800a41c:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800a41e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a422:	3b01      	subs	r3, #1
 800a424:	2b02      	cmp	r3, #2
 800a426:	d809      	bhi.n	800a43c <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a428:	884b      	ldrh	r3, [r1, #2]
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	d000      	beq.n	800a430 <USBD_ClrFeature+0x14>
}
 800a42e:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 800a430:	2300      	movs	r3, #0
 800a432:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a436:	f000 f9af 	bl	800a798 <USBD_CtlSendStatus>
 800a43a:	e7f8      	b.n	800a42e <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 800a43c:	f7ff fe46 	bl	800a0cc <USBD_CtlError>
}
 800a440:	e7f5      	b.n	800a42e <USBD_ClrFeature+0x12>

0800a442 <USBD_StdDevReq>:
{
 800a442:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a444:	780c      	ldrb	r4, [r1, #0]
 800a446:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800a44a:	2c20      	cmp	r4, #32
 800a44c:	d006      	beq.n	800a45c <USBD_StdDevReq+0x1a>
 800a44e:	2c40      	cmp	r4, #64	; 0x40
 800a450:	d004      	beq.n	800a45c <USBD_StdDevReq+0x1a>
 800a452:	b154      	cbz	r4, 800a46a <USBD_StdDevReq+0x28>
      USBD_CtlError(pdev, req);
 800a454:	f7ff fe3a 	bl	800a0cc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a458:	2400      	movs	r4, #0
      break;
 800a45a:	e004      	b.n	800a466 <USBD_StdDevReq+0x24>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a45c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a460:	689b      	ldr	r3, [r3, #8]
 800a462:	4798      	blx	r3
 800a464:	4604      	mov	r4, r0
}
 800a466:	4620      	mov	r0, r4
 800a468:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 800a46a:	784d      	ldrb	r5, [r1, #1]
 800a46c:	2d09      	cmp	r5, #9
 800a46e:	d81d      	bhi.n	800a4ac <USBD_StdDevReq+0x6a>
 800a470:	e8df f005 	tbb	[pc, r5]
 800a474:	161c1912 	.word	0x161c1912
 800a478:	1c05081c 	.word	0x1c05081c
 800a47c:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 800a47e:	f7ff fe2f 	bl	800a0e0 <USBD_GetDescriptor>
          break;
 800a482:	e7f0      	b.n	800a466 <USBD_StdDevReq+0x24>
          USBD_SetAddress(pdev, req);
 800a484:	f7ff ff02 	bl	800a28c <USBD_SetAddress>
          break;
 800a488:	e7ed      	b.n	800a466 <USBD_StdDevReq+0x24>
          ret = USBD_SetConfig(pdev, req);
 800a48a:	f7ff ff27 	bl	800a2dc <USBD_SetConfig>
 800a48e:	4604      	mov	r4, r0
          break;
 800a490:	e7e9      	b.n	800a466 <USBD_StdDevReq+0x24>
          USBD_GetConfig(pdev, req);
 800a492:	f7ff ff87 	bl	800a3a4 <USBD_GetConfig>
          break;
 800a496:	e7e6      	b.n	800a466 <USBD_StdDevReq+0x24>
          USBD_GetStatus(pdev, req);
 800a498:	f7ff ffa4 	bl	800a3e4 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800a49c:	462c      	mov	r4, r5
          break;
 800a49e:	e7e2      	b.n	800a466 <USBD_StdDevReq+0x24>
          USBD_SetFeature(pdev, req);
 800a4a0:	f7ff fdf6 	bl	800a090 <USBD_SetFeature>
          break;
 800a4a4:	e7df      	b.n	800a466 <USBD_StdDevReq+0x24>
          USBD_ClrFeature(pdev, req);
 800a4a6:	f7ff ffb9 	bl	800a41c <USBD_ClrFeature>
          break;
 800a4aa:	e7dc      	b.n	800a466 <USBD_StdDevReq+0x24>
          USBD_CtlError(pdev, req);
 800a4ac:	f7ff fe0e 	bl	800a0cc <USBD_CtlError>
          break;
 800a4b0:	e7d9      	b.n	800a466 <USBD_StdDevReq+0x24>

0800a4b2 <USBD_StdItfReq>:
{
 800a4b2:	b570      	push	{r4, r5, r6, lr}
 800a4b4:	4605      	mov	r5, r0
 800a4b6:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a4b8:	780b      	ldrb	r3, [r1, #0]
 800a4ba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a4be:	2b20      	cmp	r3, #32
 800a4c0:	d007      	beq.n	800a4d2 <USBD_StdItfReq+0x20>
 800a4c2:	2b40      	cmp	r3, #64	; 0x40
 800a4c4:	d005      	beq.n	800a4d2 <USBD_StdItfReq+0x20>
 800a4c6:	b123      	cbz	r3, 800a4d2 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 800a4c8:	f7ff fe00 	bl	800a0cc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a4cc:	2600      	movs	r6, #0
}
 800a4ce:	4630      	mov	r0, r6
 800a4d0:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 800a4d2:	f895 329c 	ldrb.w	r3, [r5, #668]	; 0x29c
 800a4d6:	3b01      	subs	r3, #1
 800a4d8:	2b02      	cmp	r3, #2
 800a4da:	d818      	bhi.n	800a50e <USBD_StdItfReq+0x5c>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a4dc:	7923      	ldrb	r3, [r4, #4]
 800a4de:	2b01      	cmp	r3, #1
 800a4e0:	d80f      	bhi.n	800a502 <USBD_StdItfReq+0x50>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a4e2:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800a4e6:	689b      	ldr	r3, [r3, #8]
 800a4e8:	4621      	mov	r1, r4
 800a4ea:	4628      	mov	r0, r5
 800a4ec:	4798      	blx	r3
 800a4ee:	4606      	mov	r6, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a4f0:	88e3      	ldrh	r3, [r4, #6]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d1eb      	bne.n	800a4ce <USBD_StdItfReq+0x1c>
 800a4f6:	2800      	cmp	r0, #0
 800a4f8:	d1e9      	bne.n	800a4ce <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 800a4fa:	4628      	mov	r0, r5
 800a4fc:	f000 f94c 	bl	800a798 <USBD_CtlSendStatus>
 800a500:	e7e5      	b.n	800a4ce <USBD_StdItfReq+0x1c>
            USBD_CtlError(pdev, req);
 800a502:	4621      	mov	r1, r4
 800a504:	4628      	mov	r0, r5
 800a506:	f7ff fde1 	bl	800a0cc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a50a:	2600      	movs	r6, #0
 800a50c:	e7df      	b.n	800a4ce <USBD_StdItfReq+0x1c>
          USBD_CtlError(pdev, req);
 800a50e:	4621      	mov	r1, r4
 800a510:	4628      	mov	r0, r5
 800a512:	f7ff fddb 	bl	800a0cc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a516:	2600      	movs	r6, #0
          break;
 800a518:	e7d9      	b.n	800a4ce <USBD_StdItfReq+0x1c>

0800a51a <USBD_StdEPReq>:
{
 800a51a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a51c:	4606      	mov	r6, r0
 800a51e:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 800a520:	888b      	ldrh	r3, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a522:	780c      	ldrb	r4, [r1, #0]
 800a524:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800a528:	2c20      	cmp	r4, #32
 800a52a:	d008      	beq.n	800a53e <USBD_StdEPReq+0x24>
 800a52c:	b2d9      	uxtb	r1, r3
 800a52e:	2c40      	cmp	r4, #64	; 0x40
 800a530:	d005      	beq.n	800a53e <USBD_StdEPReq+0x24>
 800a532:	b16c      	cbz	r4, 800a550 <USBD_StdEPReq+0x36>
      USBD_CtlError(pdev, req);
 800a534:	4629      	mov	r1, r5
 800a536:	f7ff fdc9 	bl	800a0cc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a53a:	2400      	movs	r4, #0
      break;
 800a53c:	e006      	b.n	800a54c <USBD_StdEPReq+0x32>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a53e:	f8d6 32b8 	ldr.w	r3, [r6, #696]	; 0x2b8
 800a542:	689b      	ldr	r3, [r3, #8]
 800a544:	4629      	mov	r1, r5
 800a546:	4630      	mov	r0, r6
 800a548:	4798      	blx	r3
 800a54a:	4604      	mov	r4, r0
}
 800a54c:	4620      	mov	r0, r4
 800a54e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      switch (req->bRequest)
 800a550:	786f      	ldrb	r7, [r5, #1]
 800a552:	2f01      	cmp	r7, #1
 800a554:	d02f      	beq.n	800a5b6 <USBD_StdEPReq+0x9c>
 800a556:	2f03      	cmp	r7, #3
 800a558:	d005      	beq.n	800a566 <USBD_StdEPReq+0x4c>
 800a55a:	2f00      	cmp	r7, #0
 800a55c:	d059      	beq.n	800a612 <USBD_StdEPReq+0xf8>
          USBD_CtlError(pdev, req);
 800a55e:	4629      	mov	r1, r5
 800a560:	f7ff fdb4 	bl	800a0cc <USBD_CtlError>
          break;
 800a564:	e7f2      	b.n	800a54c <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 800a566:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a56a:	b2db      	uxtb	r3, r3
 800a56c:	2b02      	cmp	r3, #2
 800a56e:	d005      	beq.n	800a57c <USBD_StdEPReq+0x62>
 800a570:	2b03      	cmp	r3, #3
 800a572:	d012      	beq.n	800a59a <USBD_StdEPReq+0x80>
              USBD_CtlError(pdev, req);
 800a574:	4629      	mov	r1, r5
 800a576:	f7ff fda9 	bl	800a0cc <USBD_CtlError>
              break;
 800a57a:	e7e7      	b.n	800a54c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a57c:	b109      	cbz	r1, 800a582 <USBD_StdEPReq+0x68>
 800a57e:	2980      	cmp	r1, #128	; 0x80
 800a580:	d104      	bne.n	800a58c <USBD_StdEPReq+0x72>
                USBD_CtlError(pdev, req);
 800a582:	4629      	mov	r1, r5
 800a584:	4630      	mov	r0, r6
 800a586:	f7ff fda1 	bl	800a0cc <USBD_CtlError>
 800a58a:	e7df      	b.n	800a54c <USBD_StdEPReq+0x32>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a58c:	f000 faff 	bl	800ab8e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a590:	2180      	movs	r1, #128	; 0x80
 800a592:	4630      	mov	r0, r6
 800a594:	f000 fafb 	bl	800ab8e <USBD_LL_StallEP>
 800a598:	e7d8      	b.n	800a54c <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a59a:	886b      	ldrh	r3, [r5, #2]
 800a59c:	b923      	cbnz	r3, 800a5a8 <USBD_StdEPReq+0x8e>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a59e:	b119      	cbz	r1, 800a5a8 <USBD_StdEPReq+0x8e>
 800a5a0:	2980      	cmp	r1, #128	; 0x80
 800a5a2:	d001      	beq.n	800a5a8 <USBD_StdEPReq+0x8e>
 800a5a4:	88eb      	ldrh	r3, [r5, #6]
 800a5a6:	b11b      	cbz	r3, 800a5b0 <USBD_StdEPReq+0x96>
              (void)USBD_CtlSendStatus(pdev);
 800a5a8:	4630      	mov	r0, r6
 800a5aa:	f000 f8f5 	bl	800a798 <USBD_CtlSendStatus>
              break;
 800a5ae:	e7cd      	b.n	800a54c <USBD_StdEPReq+0x32>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a5b0:	f000 faed 	bl	800ab8e <USBD_LL_StallEP>
 800a5b4:	e7f8      	b.n	800a5a8 <USBD_StdEPReq+0x8e>
          switch (pdev->dev_state)
 800a5b6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	2b02      	cmp	r3, #2
 800a5be:	d005      	beq.n	800a5cc <USBD_StdEPReq+0xb2>
 800a5c0:	2b03      	cmp	r3, #3
 800a5c2:	d012      	beq.n	800a5ea <USBD_StdEPReq+0xd0>
              USBD_CtlError(pdev, req);
 800a5c4:	4629      	mov	r1, r5
 800a5c6:	f7ff fd81 	bl	800a0cc <USBD_CtlError>
              break;
 800a5ca:	e7bf      	b.n	800a54c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a5cc:	b109      	cbz	r1, 800a5d2 <USBD_StdEPReq+0xb8>
 800a5ce:	2980      	cmp	r1, #128	; 0x80
 800a5d0:	d104      	bne.n	800a5dc <USBD_StdEPReq+0xc2>
                USBD_CtlError(pdev, req);
 800a5d2:	4629      	mov	r1, r5
 800a5d4:	4630      	mov	r0, r6
 800a5d6:	f7ff fd79 	bl	800a0cc <USBD_CtlError>
 800a5da:	e7b7      	b.n	800a54c <USBD_StdEPReq+0x32>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a5dc:	f000 fad7 	bl	800ab8e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a5e0:	2180      	movs	r1, #128	; 0x80
 800a5e2:	4630      	mov	r0, r6
 800a5e4:	f000 fad3 	bl	800ab8e <USBD_LL_StallEP>
 800a5e8:	e7b0      	b.n	800a54c <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a5ea:	886b      	ldrh	r3, [r5, #2]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d1ad      	bne.n	800a54c <USBD_StdEPReq+0x32>
                if ((ep_addr & 0x7FU) != 0x00U)
 800a5f0:	f011 0f7f 	tst.w	r1, #127	; 0x7f
 800a5f4:	d10a      	bne.n	800a60c <USBD_StdEPReq+0xf2>
                (void)USBD_CtlSendStatus(pdev);
 800a5f6:	4630      	mov	r0, r6
 800a5f8:	f000 f8ce 	bl	800a798 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a5fc:	f8d6 32b8 	ldr.w	r3, [r6, #696]	; 0x2b8
 800a600:	689b      	ldr	r3, [r3, #8]
 800a602:	4629      	mov	r1, r5
 800a604:	4630      	mov	r0, r6
 800a606:	4798      	blx	r3
 800a608:	4604      	mov	r4, r0
 800a60a:	e79f      	b.n	800a54c <USBD_StdEPReq+0x32>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a60c:	f000 fac7 	bl	800ab9e <USBD_LL_ClearStallEP>
 800a610:	e7f1      	b.n	800a5f6 <USBD_StdEPReq+0xdc>
          switch (pdev->dev_state)
 800a612:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800a616:	b2d2      	uxtb	r2, r2
 800a618:	2a02      	cmp	r2, #2
 800a61a:	d006      	beq.n	800a62a <USBD_StdEPReq+0x110>
 800a61c:	2a03      	cmp	r2, #3
 800a61e:	d029      	beq.n	800a674 <USBD_StdEPReq+0x15a>
              USBD_CtlError(pdev, req);
 800a620:	4629      	mov	r1, r5
 800a622:	f7ff fd53 	bl	800a0cc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a626:	463c      	mov	r4, r7
              break;
 800a628:	e790      	b.n	800a54c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a62a:	b109      	cbz	r1, 800a630 <USBD_StdEPReq+0x116>
 800a62c:	2980      	cmp	r1, #128	; 0x80
 800a62e:	d113      	bne.n	800a658 <USBD_StdEPReq+0x13e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a630:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a634:	d115      	bne.n	800a662 <USBD_StdEPReq+0x148>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a636:	f001 017f 	and.w	r1, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a63a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800a63e:	0089      	lsls	r1, r1, #2
 800a640:	f501 71a8 	add.w	r1, r1, #336	; 0x150
 800a644:	4431      	add	r1, r6
 800a646:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 800a648:	2300      	movs	r3, #0
 800a64a:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a64c:	2202      	movs	r2, #2
 800a64e:	4630      	mov	r0, r6
 800a650:	f000 f876 	bl	800a740 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a654:	463c      	mov	r4, r7
              break;
 800a656:	e779      	b.n	800a54c <USBD_StdEPReq+0x32>
                USBD_CtlError(pdev, req);
 800a658:	4629      	mov	r1, r5
 800a65a:	f7ff fd37 	bl	800a0cc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a65e:	463c      	mov	r4, r7
                break;
 800a660:	e774      	b.n	800a54c <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a662:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800a666:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800a66a:	0089      	lsls	r1, r1, #2
 800a66c:	3110      	adds	r1, #16
 800a66e:	4431      	add	r1, r6
 800a670:	3104      	adds	r1, #4
 800a672:	e7e9      	b.n	800a648 <USBD_StdEPReq+0x12e>
              if ((ep_addr & 0x80U) == 0x80U)
 800a674:	b25b      	sxtb	r3, r3
 800a676:	2b00      	cmp	r3, #0
 800a678:	db1f      	blt.n	800a6ba <USBD_StdEPReq+0x1a0>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a67a:	f001 020f 	and.w	r2, r1, #15
 800a67e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800a682:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800a686:	f8b2 2164 	ldrh.w	r2, [r2, #356]	; 0x164
 800a68a:	b322      	cbz	r2, 800a6d6 <USBD_StdEPReq+0x1bc>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	db27      	blt.n	800a6e0 <USBD_StdEPReq+0x1c6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a690:	f001 037f 	and.w	r3, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a694:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a698:	009c      	lsls	r4, r3, #2
 800a69a:	f504 74a8 	add.w	r4, r4, #336	; 0x150
 800a69e:	4434      	add	r4, r6
 800a6a0:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a6a2:	b109      	cbz	r1, 800a6a8 <USBD_StdEPReq+0x18e>
 800a6a4:	2980      	cmp	r1, #128	; 0x80
 800a6a6:	d124      	bne.n	800a6f2 <USBD_StdEPReq+0x1d8>
                pep->status = 0x0000U;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a6ac:	2202      	movs	r2, #2
 800a6ae:	4621      	mov	r1, r4
 800a6b0:	4630      	mov	r0, r6
 800a6b2:	f000 f845 	bl	800a740 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a6b6:	463c      	mov	r4, r7
              break;
 800a6b8:	e748      	b.n	800a54c <USBD_StdEPReq+0x32>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a6ba:	f001 020f 	and.w	r2, r1, #15
 800a6be:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800a6c2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800a6c6:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800a6c8:	2a00      	cmp	r2, #0
 800a6ca:	d1df      	bne.n	800a68c <USBD_StdEPReq+0x172>
                  USBD_CtlError(pdev, req);
 800a6cc:	4629      	mov	r1, r5
 800a6ce:	f7ff fcfd 	bl	800a0cc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a6d2:	463c      	mov	r4, r7
                  break;
 800a6d4:	e73a      	b.n	800a54c <USBD_StdEPReq+0x32>
                  USBD_CtlError(pdev, req);
 800a6d6:	4629      	mov	r1, r5
 800a6d8:	f7ff fcf8 	bl	800a0cc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a6dc:	463c      	mov	r4, r7
                  break;
 800a6de:	e735      	b.n	800a54c <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a6e0:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800a6e4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a6e8:	009c      	lsls	r4, r3, #2
 800a6ea:	3410      	adds	r4, #16
 800a6ec:	4434      	add	r4, r6
 800a6ee:	3404      	adds	r4, #4
 800a6f0:	e7d7      	b.n	800a6a2 <USBD_StdEPReq+0x188>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a6f2:	4630      	mov	r0, r6
 800a6f4:	f000 fa5b 	bl	800abae <USBD_LL_IsStallEP>
 800a6f8:	b110      	cbz	r0, 800a700 <USBD_StdEPReq+0x1e6>
                pep->status = 0x0001U;
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	6023      	str	r3, [r4, #0]
 800a6fe:	e7d5      	b.n	800a6ac <USBD_StdEPReq+0x192>
                pep->status = 0x0000U;
 800a700:	2300      	movs	r3, #0
 800a702:	6023      	str	r3, [r4, #0]
 800a704:	e7d2      	b.n	800a6ac <USBD_StdEPReq+0x192>

0800a706 <USBD_GetString>:
  if (desc == NULL)
 800a706:	b1d0      	cbz	r0, 800a73e <USBD_GetString+0x38>
{
 800a708:	b570      	push	{r4, r5, r6, lr}
 800a70a:	460d      	mov	r5, r1
 800a70c:	4616      	mov	r6, r2
 800a70e:	4604      	mov	r4, r0
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a710:	f7ff fcb4 	bl	800a07c <USBD_GetLen>
 800a714:	1c43      	adds	r3, r0, #1
 800a716:	005b      	lsls	r3, r3, #1
 800a718:	b29b      	uxth	r3, r3
 800a71a:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 800a71c:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a71e:	2303      	movs	r3, #3
 800a720:	706b      	strb	r3, [r5, #1]
  idx++;
 800a722:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 800a724:	e007      	b.n	800a736 <USBD_GetString+0x30>
    unicode[idx] = *pdesc;
 800a726:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 800a728:	3401      	adds	r4, #1
    idx++;
 800a72a:	1c5a      	adds	r2, r3, #1
 800a72c:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 800a72e:	2100      	movs	r1, #0
 800a730:	54a9      	strb	r1, [r5, r2]
    idx++;
 800a732:	3302      	adds	r3, #2
 800a734:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 800a736:	7822      	ldrb	r2, [r4, #0]
 800a738:	2a00      	cmp	r2, #0
 800a73a:	d1f4      	bne.n	800a726 <USBD_GetString+0x20>
}
 800a73c:	bd70      	pop	{r4, r5, r6, pc}
 800a73e:	4770      	bx	lr

0800a740 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a740:	b508      	push	{r3, lr}
 800a742:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a744:	2202      	movs	r2, #2
 800a746:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a74a:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a74c:	61c3      	str	r3, [r0, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a74e:	460a      	mov	r2, r1
 800a750:	2100      	movs	r1, #0
 800a752:	f000 fa4b 	bl	800abec <USBD_LL_Transmit>

  return USBD_OK;
}
 800a756:	2000      	movs	r0, #0
 800a758:	bd08      	pop	{r3, pc}

0800a75a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a75a:	b508      	push	{r3, lr}
 800a75c:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a75e:	460a      	mov	r2, r1
 800a760:	2100      	movs	r1, #0
 800a762:	f000 fa43 	bl	800abec <USBD_LL_Transmit>

  return USBD_OK;
}
 800a766:	2000      	movs	r0, #0
 800a768:	bd08      	pop	{r3, pc}

0800a76a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a76a:	b508      	push	{r3, lr}
 800a76c:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a76e:	2203      	movs	r2, #3
 800a770:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a774:	f8c0 3158 	str.w	r3, [r0, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a778:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a77c:	460a      	mov	r2, r1
 800a77e:	2100      	movs	r1, #0
 800a780:	f000 fa3c 	bl	800abfc <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800a784:	2000      	movs	r0, #0
 800a786:	bd08      	pop	{r3, pc}

0800a788 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a788:	b508      	push	{r3, lr}
 800a78a:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a78c:	460a      	mov	r2, r1
 800a78e:	2100      	movs	r1, #0
 800a790:	f000 fa34 	bl	800abfc <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800a794:	2000      	movs	r0, #0
 800a796:	bd08      	pop	{r3, pc}

0800a798 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a798:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a79a:	2204      	movs	r2, #4
 800a79c:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	461a      	mov	r2, r3
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	f000 fa21 	bl	800abec <USBD_LL_Transmit>

  return USBD_OK;
}
 800a7aa:	2000      	movs	r0, #0
 800a7ac:	bd08      	pop	{r3, pc}

0800a7ae <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a7ae:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a7b0:	2205      	movs	r2, #5
 800a7b2:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	461a      	mov	r2, r3
 800a7ba:	4619      	mov	r1, r3
 800a7bc:	f000 fa1e 	bl	800abfc <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800a7c0:	2000      	movs	r0, #0
 800a7c2:	bd08      	pop	{r3, pc}

0800a7c4 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800a7c4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	490f      	ldr	r1, [pc, #60]	; (800a808 <MX_USB_Device_Init+0x44>)
 800a7ca:	4810      	ldr	r0, [pc, #64]	; (800a80c <MX_USB_Device_Init+0x48>)
 800a7cc:	f7ff faf1 	bl	8009db2 <USBD_Init>
 800a7d0:	b970      	cbnz	r0, 800a7f0 <MX_USB_Device_Init+0x2c>
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800a7d2:	490f      	ldr	r1, [pc, #60]	; (800a810 <MX_USB_Device_Init+0x4c>)
 800a7d4:	480d      	ldr	r0, [pc, #52]	; (800a80c <MX_USB_Device_Init+0x48>)
 800a7d6:	f7ff fb03 	bl	8009de0 <USBD_RegisterClass>
 800a7da:	b960      	cbnz	r0, 800a7f6 <MX_USB_Device_Init+0x32>
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800a7dc:	490d      	ldr	r1, [pc, #52]	; (800a814 <MX_USB_Device_Init+0x50>)
 800a7de:	480b      	ldr	r0, [pc, #44]	; (800a80c <MX_USB_Device_Init+0x48>)
 800a7e0:	f7ff fab3 	bl	8009d4a <USBD_CDC_RegisterInterface>
 800a7e4:	b950      	cbnz	r0, 800a7fc <MX_USB_Device_Init+0x38>
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800a7e6:	4809      	ldr	r0, [pc, #36]	; (800a80c <MX_USB_Device_Init+0x48>)
 800a7e8:	f7ff fb11 	bl	8009e0e <USBD_Start>
 800a7ec:	b948      	cbnz	r0, 800a802 <MX_USB_Device_Init+0x3e>
    Error_Handler();
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800a7ee:	bd08      	pop	{r3, pc}
    Error_Handler();
 800a7f0:	f7f7 fb1e 	bl	8001e30 <Error_Handler>
 800a7f4:	e7ed      	b.n	800a7d2 <MX_USB_Device_Init+0xe>
    Error_Handler();
 800a7f6:	f7f7 fb1b 	bl	8001e30 <Error_Handler>
 800a7fa:	e7ef      	b.n	800a7dc <MX_USB_Device_Init+0x18>
    Error_Handler();
 800a7fc:	f7f7 fb18 	bl	8001e30 <Error_Handler>
 800a800:	e7f1      	b.n	800a7e6 <MX_USB_Device_Init+0x22>
    Error_Handler();
 800a802:	f7f7 fb15 	bl	8001e30 <Error_Handler>
}
 800a806:	e7f2      	b.n	800a7ee <MX_USB_Device_Init+0x2a>
 800a808:	20000150 	.word	0x20000150
 800a80c:	20018414 	.word	0x20018414
 800a810:	2000002c 	.word	0x2000002c
 800a814:	2000013c 	.word	0x2000013c

0800a818 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800a818:	2000      	movs	r0, #0
 800a81a:	4770      	bx	lr

0800a81c <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 800a81c:	2000      	movs	r0, #0
 800a81e:	4770      	bx	lr

0800a820 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800a820:	2000      	movs	r0, #0
 800a822:	4770      	bx	lr

0800a824 <CDC_Receive_FS>:
{
 800a824:	b510      	push	{r4, lr}
 800a826:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a828:	4c04      	ldr	r4, [pc, #16]	; (800a83c <CDC_Receive_FS+0x18>)
 800a82a:	4620      	mov	r0, r4
 800a82c:	f7ff fa9f 	bl	8009d6e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a830:	4620      	mov	r0, r4
 800a832:	f7ff faa5 	bl	8009d80 <USBD_CDC_ReceivePacket>
}
 800a836:	2000      	movs	r0, #0
 800a838:	bd10      	pop	{r4, pc}
 800a83a:	bf00      	nop
 800a83c:	20018414 	.word	0x20018414

0800a840 <CDC_Init_FS>:
{
 800a840:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a842:	4c06      	ldr	r4, [pc, #24]	; (800a85c <CDC_Init_FS+0x1c>)
 800a844:	2200      	movs	r2, #0
 800a846:	4906      	ldr	r1, [pc, #24]	; (800a860 <CDC_Init_FS+0x20>)
 800a848:	4620      	mov	r0, r4
 800a84a:	f7ff fa85 	bl	8009d58 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a84e:	4905      	ldr	r1, [pc, #20]	; (800a864 <CDC_Init_FS+0x24>)
 800a850:	4620      	mov	r0, r4
 800a852:	f7ff fa8c 	bl	8009d6e <USBD_CDC_SetRxBuffer>
}
 800a856:	2000      	movs	r0, #0
 800a858:	bd10      	pop	{r4, pc}
 800a85a:	bf00      	nop
 800a85c:	20018414 	.word	0x20018414
 800a860:	20018ee4 	.word	0x20018ee4
 800a864:	200186e4 	.word	0x200186e4

0800a868 <USBD_CDC_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800a868:	2312      	movs	r3, #18
 800a86a:	800b      	strh	r3, [r1, #0]
  return USBD_CDC_DeviceDesc;
}
 800a86c:	4800      	ldr	r0, [pc, #0]	; (800a870 <USBD_CDC_DeviceDescriptor+0x8>)
 800a86e:	4770      	bx	lr
 800a870:	20000170 	.word	0x20000170

0800a874 <USBD_CDC_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a874:	2304      	movs	r3, #4
 800a876:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 800a878:	4800      	ldr	r0, [pc, #0]	; (800a87c <USBD_CDC_LangIDStrDescriptor+0x8>)
 800a87a:	4770      	bx	lr
 800a87c:	20000184 	.word	0x20000184

0800a880 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 800a880:	2300      	movs	r3, #0
 800a882:	4293      	cmp	r3, r2
 800a884:	d21e      	bcs.n	800a8c4 <IntToUnicode+0x44>
{
 800a886:	b500      	push	{lr}
 800a888:	e010      	b.n	800a8ac <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a88a:	f10c 0c37 	add.w	ip, ip, #55	; 0x37
 800a88e:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 800a892:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 800a894:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800a898:	f10c 0c01 	add.w	ip, ip, #1
 800a89c:	f04f 0e00 	mov.w	lr, #0
 800a8a0:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 800a8a4:	3301      	adds	r3, #1
 800a8a6:	b2db      	uxtb	r3, r3
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d209      	bcs.n	800a8c0 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 800a8ac:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 800a8b0:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
 800a8b4:	d2e9      	bcs.n	800a88a <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 800a8b6:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800a8ba:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 800a8be:	e7e8      	b.n	800a892 <IntToUnicode+0x12>
  }
}
 800a8c0:	f85d fb04 	ldr.w	pc, [sp], #4
 800a8c4:	4770      	bx	lr
	...

0800a8c8 <Get_SerialNum>:
{
 800a8c8:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a8ca:	4b0b      	ldr	r3, [pc, #44]	; (800a8f8 <Get_SerialNum+0x30>)
 800a8cc:	f8d3 0590 	ldr.w	r0, [r3, #1424]	; 0x590
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a8d0:	f8d3 4594 	ldr.w	r4, [r3, #1428]	; 0x594
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a8d4:	f8d3 3598 	ldr.w	r3, [r3, #1432]	; 0x598
  if (deviceserial0 != 0)
 800a8d8:	18c0      	adds	r0, r0, r3
 800a8da:	d100      	bne.n	800a8de <Get_SerialNum+0x16>
}
 800a8dc:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a8de:	4d07      	ldr	r5, [pc, #28]	; (800a8fc <Get_SerialNum+0x34>)
 800a8e0:	2208      	movs	r2, #8
 800a8e2:	1ca9      	adds	r1, r5, #2
 800a8e4:	f7ff ffcc 	bl	800a880 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a8e8:	2204      	movs	r2, #4
 800a8ea:	f105 0112 	add.w	r1, r5, #18
 800a8ee:	4620      	mov	r0, r4
 800a8f0:	f7ff ffc6 	bl	800a880 <IntToUnicode>
}
 800a8f4:	e7f2      	b.n	800a8dc <Get_SerialNum+0x14>
 800a8f6:	bf00      	nop
 800a8f8:	1fff7000 	.word	0x1fff7000
 800a8fc:	20000188 	.word	0x20000188

0800a900 <USBD_CDC_SerialStrDescriptor>:
{
 800a900:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800a902:	231a      	movs	r3, #26
 800a904:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 800a906:	f7ff ffdf 	bl	800a8c8 <Get_SerialNum>
}
 800a90a:	4801      	ldr	r0, [pc, #4]	; (800a910 <USBD_CDC_SerialStrDescriptor+0x10>)
 800a90c:	bd08      	pop	{r3, pc}
 800a90e:	bf00      	nop
 800a910:	20000188 	.word	0x20000188

0800a914 <USBD_CDC_ProductStrDescriptor>:
{
 800a914:	b508      	push	{r3, lr}
 800a916:	460a      	mov	r2, r1
  if(speed == 0)
 800a918:	b928      	cbnz	r0, 800a926 <USBD_CDC_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800a91a:	4905      	ldr	r1, [pc, #20]	; (800a930 <USBD_CDC_ProductStrDescriptor+0x1c>)
 800a91c:	4805      	ldr	r0, [pc, #20]	; (800a934 <USBD_CDC_ProductStrDescriptor+0x20>)
 800a91e:	f7ff fef2 	bl	800a706 <USBD_GetString>
}
 800a922:	4803      	ldr	r0, [pc, #12]	; (800a930 <USBD_CDC_ProductStrDescriptor+0x1c>)
 800a924:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800a926:	4902      	ldr	r1, [pc, #8]	; (800a930 <USBD_CDC_ProductStrDescriptor+0x1c>)
 800a928:	4802      	ldr	r0, [pc, #8]	; (800a934 <USBD_CDC_ProductStrDescriptor+0x20>)
 800a92a:	f7ff feec 	bl	800a706 <USBD_GetString>
 800a92e:	e7f8      	b.n	800a922 <USBD_CDC_ProductStrDescriptor+0xe>
 800a930:	200196e4 	.word	0x200196e4
 800a934:	08010264 	.word	0x08010264

0800a938 <USBD_CDC_ManufacturerStrDescriptor>:
{
 800a938:	b510      	push	{r4, lr}
 800a93a:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a93c:	4c03      	ldr	r4, [pc, #12]	; (800a94c <USBD_CDC_ManufacturerStrDescriptor+0x14>)
 800a93e:	4621      	mov	r1, r4
 800a940:	4803      	ldr	r0, [pc, #12]	; (800a950 <USBD_CDC_ManufacturerStrDescriptor+0x18>)
 800a942:	f7ff fee0 	bl	800a706 <USBD_GetString>
}
 800a946:	4620      	mov	r0, r4
 800a948:	bd10      	pop	{r4, pc}
 800a94a:	bf00      	nop
 800a94c:	200196e4 	.word	0x200196e4
 800a950:	0801027c 	.word	0x0801027c

0800a954 <USBD_CDC_ConfigStrDescriptor>:
{
 800a954:	b508      	push	{r3, lr}
 800a956:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 800a958:	b928      	cbnz	r0, 800a966 <USBD_CDC_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800a95a:	4905      	ldr	r1, [pc, #20]	; (800a970 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 800a95c:	4805      	ldr	r0, [pc, #20]	; (800a974 <USBD_CDC_ConfigStrDescriptor+0x20>)
 800a95e:	f7ff fed2 	bl	800a706 <USBD_GetString>
}
 800a962:	4803      	ldr	r0, [pc, #12]	; (800a970 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 800a964:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800a966:	4902      	ldr	r1, [pc, #8]	; (800a970 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 800a968:	4802      	ldr	r0, [pc, #8]	; (800a974 <USBD_CDC_ConfigStrDescriptor+0x20>)
 800a96a:	f7ff fecc 	bl	800a706 <USBD_GetString>
 800a96e:	e7f8      	b.n	800a962 <USBD_CDC_ConfigStrDescriptor+0xe>
 800a970:	200196e4 	.word	0x200196e4
 800a974:	08010290 	.word	0x08010290

0800a978 <USBD_CDC_InterfaceStrDescriptor>:
{
 800a978:	b508      	push	{r3, lr}
 800a97a:	460a      	mov	r2, r1
  if(speed == 0)
 800a97c:	b928      	cbnz	r0, 800a98a <USBD_CDC_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800a97e:	4905      	ldr	r1, [pc, #20]	; (800a994 <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 800a980:	4805      	ldr	r0, [pc, #20]	; (800a998 <USBD_CDC_InterfaceStrDescriptor+0x20>)
 800a982:	f7ff fec0 	bl	800a706 <USBD_GetString>
}
 800a986:	4803      	ldr	r0, [pc, #12]	; (800a994 <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 800a988:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800a98a:	4902      	ldr	r1, [pc, #8]	; (800a994 <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 800a98c:	4802      	ldr	r0, [pc, #8]	; (800a998 <USBD_CDC_InterfaceStrDescriptor+0x20>)
 800a98e:	f7ff feba 	bl	800a706 <USBD_GetString>
 800a992:	e7f8      	b.n	800a986 <USBD_CDC_InterfaceStrDescriptor+0xe>
 800a994:	200196e4 	.word	0x200196e4
 800a998:	0801029c 	.word	0x0801029c

0800a99c <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800a99c:	2803      	cmp	r0, #3
 800a99e:	d805      	bhi.n	800a9ac <USBD_Get_USB_Status+0x10>
 800a9a0:	e8df f000 	tbb	[pc, r0]
 800a9a4:	05020405 	.word	0x05020405
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a9a8:	2001      	movs	r0, #1
    break;
 800a9aa:	4770      	bx	lr
      usb_status = USBD_FAIL;
 800a9ac:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800a9ae:	4770      	bx	lr

0800a9b0 <SystemClockConfig_Resume>:
{
 800a9b0:	b508      	push	{r3, lr}
  SystemClock_Config();
 800a9b2:	f7f7 fa3f 	bl	8001e34 <SystemClock_Config>
}
 800a9b6:	bd08      	pop	{r3, pc}

0800a9b8 <HAL_PCD_MspInit>:
{
 800a9b8:	b510      	push	{r4, lr}
 800a9ba:	b096      	sub	sp, #88	; 0x58
 800a9bc:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a9be:	2254      	movs	r2, #84	; 0x54
 800a9c0:	2100      	movs	r1, #0
 800a9c2:	a801      	add	r0, sp, #4
 800a9c4:	f000 f98c 	bl	800ace0 <memset>
  if(pcdHandle->Instance==USB)
 800a9c8:	6822      	ldr	r2, [r4, #0]
 800a9ca:	4b11      	ldr	r3, [pc, #68]	; (800aa10 <HAL_PCD_MspInit+0x58>)
 800a9cc:	429a      	cmp	r2, r3
 800a9ce:	d001      	beq.n	800a9d4 <HAL_PCD_MspInit+0x1c>
}
 800a9d0:	b016      	add	sp, #88	; 0x58
 800a9d2:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800a9d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a9d8:	9301      	str	r3, [sp, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a9da:	a801      	add	r0, sp, #4
 800a9dc:	f7fc f82c 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 800a9e0:	b990      	cbnz	r0, 800aa08 <HAL_PCD_MspInit+0x50>
    __HAL_RCC_USB_CLK_ENABLE();
 800a9e2:	4b0c      	ldr	r3, [pc, #48]	; (800aa14 <HAL_PCD_MspInit+0x5c>)
 800a9e4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a9e6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800a9ea:	659a      	str	r2, [r3, #88]	; 0x58
 800a9ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a9f2:	9300      	str	r3, [sp, #0]
 800a9f4:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	4611      	mov	r1, r2
 800a9fa:	2014      	movs	r0, #20
 800a9fc:	f7f9 f8e8 	bl	8003bd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800aa00:	2014      	movs	r0, #20
 800aa02:	f7f9 f91d 	bl	8003c40 <HAL_NVIC_EnableIRQ>
}
 800aa06:	e7e3      	b.n	800a9d0 <HAL_PCD_MspInit+0x18>
      Error_Handler();
 800aa08:	f7f7 fa12 	bl	8001e30 <Error_Handler>
 800aa0c:	e7e9      	b.n	800a9e2 <HAL_PCD_MspInit+0x2a>
 800aa0e:	bf00      	nop
 800aa10:	40005c00 	.word	0x40005c00
 800aa14:	40021000 	.word	0x40021000

0800aa18 <HAL_PCD_SetupStageCallback>:
{
 800aa18:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800aa1a:	f500 712c 	add.w	r1, r0, #688	; 0x2b0
 800aa1e:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800aa22:	f7ff fa09 	bl	8009e38 <USBD_LL_SetupStage>
}
 800aa26:	bd08      	pop	{r3, pc}

0800aa28 <HAL_PCD_DataOutStageCallback>:
{
 800aa28:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800aa2a:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800aa2e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800aa32:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 800aa36:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800aa3a:	f7ff fa29 	bl	8009e90 <USBD_LL_DataOutStage>
}
 800aa3e:	bd08      	pop	{r3, pc}

0800aa40 <HAL_PCD_DataInStageCallback>:
{
 800aa40:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800aa42:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800aa46:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800aa4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aa4c:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800aa50:	f7ff fa5a 	bl	8009f08 <USBD_LL_DataInStage>
}
 800aa54:	bd08      	pop	{r3, pc}

0800aa56 <HAL_PCD_SOFCallback>:
{
 800aa56:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800aa58:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800aa5c:	f7ff fafa 	bl	800a054 <USBD_LL_SOF>
}
 800aa60:	bd08      	pop	{r3, pc}

0800aa62 <HAL_PCD_ResetCallback>:
{
 800aa62:	b510      	push	{r4, lr}
 800aa64:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800aa66:	6883      	ldr	r3, [r0, #8]
 800aa68:	2b02      	cmp	r3, #2
 800aa6a:	d109      	bne.n	800aa80 <HAL_PCD_ResetCallback+0x1e>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800aa6c:	2101      	movs	r1, #1
 800aa6e:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 800aa72:	f7ff fad5 	bl	800a020 <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800aa76:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 800aa7a:	f7ff faa4 	bl	8009fc6 <USBD_LL_Reset>
}
 800aa7e:	bd10      	pop	{r4, pc}
    Error_Handler();
 800aa80:	f7f7 f9d6 	bl	8001e30 <Error_Handler>
 800aa84:	e7f2      	b.n	800aa6c <HAL_PCD_ResetCallback+0xa>
	...

0800aa88 <HAL_PCD_SuspendCallback>:
{
 800aa88:	b510      	push	{r4, lr}
 800aa8a:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800aa8c:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800aa90:	f7ff fac9 	bl	800a026 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 800aa94:	69a3      	ldr	r3, [r4, #24]
 800aa96:	b123      	cbz	r3, 800aaa2 <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aa98:	4a02      	ldr	r2, [pc, #8]	; (800aaa4 <HAL_PCD_SuspendCallback+0x1c>)
 800aa9a:	6913      	ldr	r3, [r2, #16]
 800aa9c:	f043 0306 	orr.w	r3, r3, #6
 800aaa0:	6113      	str	r3, [r2, #16]
}
 800aaa2:	bd10      	pop	{r4, pc}
 800aaa4:	e000ed00 	.word	0xe000ed00

0800aaa8 <HAL_PCD_ResumeCallback>:
{
 800aaa8:	b510      	push	{r4, lr}
 800aaaa:	4604      	mov	r4, r0
  if (hpcd->Init.low_power_enable)
 800aaac:	6983      	ldr	r3, [r0, #24]
 800aaae:	b923      	cbnz	r3, 800aaba <HAL_PCD_ResumeCallback+0x12>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800aab0:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 800aab4:	f7ff fac1 	bl	800a03a <USBD_LL_Resume>
}
 800aab8:	bd10      	pop	{r4, pc}
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aaba:	4a04      	ldr	r2, [pc, #16]	; (800aacc <HAL_PCD_ResumeCallback+0x24>)
 800aabc:	6913      	ldr	r3, [r2, #16]
 800aabe:	f023 0306 	bic.w	r3, r3, #6
 800aac2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800aac4:	f7ff ff74 	bl	800a9b0 <SystemClockConfig_Resume>
 800aac8:	e7f2      	b.n	800aab0 <HAL_PCD_ResumeCallback+0x8>
 800aaca:	bf00      	nop
 800aacc:	e000ed00 	.word	0xe000ed00

0800aad0 <USBD_LL_Init>:
{
 800aad0:	b510      	push	{r4, lr}
 800aad2:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 800aad4:	481e      	ldr	r0, [pc, #120]	; (800ab50 <USBD_LL_Init+0x80>)
 800aad6:	f8c0 42f0 	str.w	r4, [r0, #752]	; 0x2f0
  pdev->pData = &hpcd_USB_FS;
 800aada:	f8c4 02c4 	str.w	r0, [r4, #708]	; 0x2c4
  hpcd_USB_FS.Instance = USB;
 800aade:	4b1d      	ldr	r3, [pc, #116]	; (800ab54 <USBD_LL_Init+0x84>)
 800aae0:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800aae2:	2308      	movs	r3, #8
 800aae4:	6043      	str	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800aae6:	2302      	movs	r3, #2
 800aae8:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800aaea:	6103      	str	r3, [r0, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800aaec:	2300      	movs	r3, #0
 800aaee:	6143      	str	r3, [r0, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800aaf0:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800aaf2:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800aaf4:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800aaf6:	f7fa fb16 	bl	8005126 <HAL_PCD_Init>
 800aafa:	bb30      	cbnz	r0, 800ab4a <USBD_LL_Init+0x7a>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800aafc:	2318      	movs	r3, #24
 800aafe:	2200      	movs	r2, #0
 800ab00:	4611      	mov	r1, r2
 800ab02:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800ab06:	f7fb fa48 	bl	8005f9a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800ab0a:	2358      	movs	r3, #88	; 0x58
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	2180      	movs	r1, #128	; 0x80
 800ab10:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800ab14:	f7fb fa41 	bl	8005f9a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800ab18:	23c0      	movs	r3, #192	; 0xc0
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	2181      	movs	r1, #129	; 0x81
 800ab1e:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800ab22:	f7fb fa3a 	bl	8005f9a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800ab26:	f44f 7388 	mov.w	r3, #272	; 0x110
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	2101      	movs	r1, #1
 800ab2e:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800ab32:	f7fb fa32 	bl	8005f9a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800ab36:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	2182      	movs	r1, #130	; 0x82
 800ab3e:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800ab42:	f7fb fa2a 	bl	8005f9a <HAL_PCDEx_PMAConfig>
}
 800ab46:	2000      	movs	r0, #0
 800ab48:	bd10      	pop	{r4, pc}
    Error_Handler( );
 800ab4a:	f7f7 f971 	bl	8001e30 <Error_Handler>
 800ab4e:	e7d5      	b.n	800aafc <USBD_LL_Init+0x2c>
 800ab50:	200198e4 	.word	0x200198e4
 800ab54:	40005c00 	.word	0x40005c00

0800ab58 <USBD_LL_Start>:
{
 800ab58:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800ab5a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800ab5e:	f7fa fb54 	bl	800520a <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab62:	f7ff ff1b 	bl	800a99c <USBD_Get_USB_Status>
}
 800ab66:	bd08      	pop	{r3, pc}

0800ab68 <USBD_LL_OpenEP>:
{
 800ab68:	b508      	push	{r3, lr}
 800ab6a:	4694      	mov	ip, r2
 800ab6c:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ab6e:	4663      	mov	r3, ip
 800ab70:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800ab74:	f7fb f8da 	bl	8005d2c <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab78:	f7ff ff10 	bl	800a99c <USBD_Get_USB_Status>
}
 800ab7c:	bd08      	pop	{r3, pc}

0800ab7e <USBD_LL_CloseEP>:
{
 800ab7e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ab80:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800ab84:	f7fb f914 	bl	8005db0 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab88:	f7ff ff08 	bl	800a99c <USBD_Get_USB_Status>
}
 800ab8c:	bd08      	pop	{r3, pc}

0800ab8e <USBD_LL_StallEP>:
{
 800ab8e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ab90:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800ab94:	f7fb f991 	bl	8005eba <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab98:	f7ff ff00 	bl	800a99c <USBD_Get_USB_Status>
}
 800ab9c:	bd08      	pop	{r3, pc}

0800ab9e <USBD_LL_ClearStallEP>:
{
 800ab9e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800aba0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800aba4:	f7fb f9be 	bl	8005f24 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800aba8:	f7ff fef8 	bl	800a99c <USBD_Get_USB_Status>
}
 800abac:	bd08      	pop	{r3, pc}

0800abae <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800abae:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 800abb2:	f011 0f80 	tst.w	r1, #128	; 0x80
 800abb6:	d108      	bne.n	800abca <USBD_LL_IsStallEP+0x1c>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800abb8:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800abbc:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800abc0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800abc4:	f891 016a 	ldrb.w	r0, [r1, #362]	; 0x16a
}
 800abc8:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800abca:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800abce:	3101      	adds	r1, #1
 800abd0:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800abd4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800abd8:	7888      	ldrb	r0, [r1, #2]
 800abda:	4770      	bx	lr

0800abdc <USBD_LL_SetUSBAddress>:
{
 800abdc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800abde:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800abe2:	f7fa ffb6 	bl	8005b52 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800abe6:	f7ff fed9 	bl	800a99c <USBD_Get_USB_Status>
}
 800abea:	bd08      	pop	{r3, pc}

0800abec <USBD_LL_Transmit>:
{
 800abec:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800abee:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800abf2:	f7fb f93a 	bl	8005e6a <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800abf6:	f7ff fed1 	bl	800a99c <USBD_Get_USB_Status>
}
 800abfa:	bd08      	pop	{r3, pc}

0800abfc <USBD_LL_PrepareReceive>:
{
 800abfc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800abfe:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800ac02:	f7fb f907 	bl	8005e14 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac06:	f7ff fec9 	bl	800a99c <USBD_Get_USB_Status>
}
 800ac0a:	bd08      	pop	{r3, pc}

0800ac0c <USBD_LL_GetRxDataSize>:
{
 800ac0c:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ac0e:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800ac12:	f7fb f921 	bl	8005e58 <HAL_PCD_EP_GetRxCount>
}
 800ac16:	bd08      	pop	{r3, pc}

0800ac18 <HAL_PCDEx_LPM_Callback>:
{
 800ac18:	b510      	push	{r4, lr}
 800ac1a:	4604      	mov	r4, r0
  switch (msg)
 800ac1c:	b111      	cbz	r1, 800ac24 <HAL_PCDEx_LPM_Callback+0xc>
 800ac1e:	2901      	cmp	r1, #1
 800ac20:	d00f      	beq.n	800ac42 <HAL_PCDEx_LPM_Callback+0x2a>
}
 800ac22:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 800ac24:	6983      	ldr	r3, [r0, #24]
 800ac26:	b923      	cbnz	r3, 800ac32 <HAL_PCDEx_LPM_Callback+0x1a>
    USBD_LL_Resume(hpcd->pData);
 800ac28:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 800ac2c:	f7ff fa05 	bl	800a03a <USBD_LL_Resume>
    break;
 800ac30:	e7f7      	b.n	800ac22 <HAL_PCDEx_LPM_Callback+0xa>
      SystemClockConfig_Resume();
 800ac32:	f7ff febd 	bl	800a9b0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ac36:	4a09      	ldr	r2, [pc, #36]	; (800ac5c <HAL_PCDEx_LPM_Callback+0x44>)
 800ac38:	6913      	ldr	r3, [r2, #16]
 800ac3a:	f023 0306 	bic.w	r3, r3, #6
 800ac3e:	6113      	str	r3, [r2, #16]
 800ac40:	e7f2      	b.n	800ac28 <HAL_PCDEx_LPM_Callback+0x10>
    USBD_LL_Suspend(hpcd->pData);
 800ac42:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800ac46:	f7ff f9ee 	bl	800a026 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ac4a:	69a3      	ldr	r3, [r4, #24]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d0e8      	beq.n	800ac22 <HAL_PCDEx_LPM_Callback+0xa>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ac50:	4a02      	ldr	r2, [pc, #8]	; (800ac5c <HAL_PCDEx_LPM_Callback+0x44>)
 800ac52:	6913      	ldr	r3, [r2, #16]
 800ac54:	f043 0306 	orr.w	r3, r3, #6
 800ac58:	6113      	str	r3, [r2, #16]
}
 800ac5a:	e7e2      	b.n	800ac22 <HAL_PCDEx_LPM_Callback+0xa>
 800ac5c:	e000ed00 	.word	0xe000ed00

0800ac60 <USBD_static_malloc>:
}
 800ac60:	4800      	ldr	r0, [pc, #0]	; (800ac64 <USBD_static_malloc+0x4>)
 800ac62:	4770      	bx	lr
 800ac64:	20019bd8 	.word	0x20019bd8

0800ac68 <USBD_static_free>:
}
 800ac68:	4770      	bx	lr
	...

0800ac6c <__errno>:
 800ac6c:	4b01      	ldr	r3, [pc, #4]	; (800ac74 <__errno+0x8>)
 800ac6e:	6818      	ldr	r0, [r3, #0]
 800ac70:	4770      	bx	lr
 800ac72:	bf00      	nop
 800ac74:	200001a4 	.word	0x200001a4

0800ac78 <__libc_init_array>:
 800ac78:	b570      	push	{r4, r5, r6, lr}
 800ac7a:	4d0d      	ldr	r5, [pc, #52]	; (800acb0 <__libc_init_array+0x38>)
 800ac7c:	4c0d      	ldr	r4, [pc, #52]	; (800acb4 <__libc_init_array+0x3c>)
 800ac7e:	1b64      	subs	r4, r4, r5
 800ac80:	10a4      	asrs	r4, r4, #2
 800ac82:	2600      	movs	r6, #0
 800ac84:	42a6      	cmp	r6, r4
 800ac86:	d109      	bne.n	800ac9c <__libc_init_array+0x24>
 800ac88:	4d0b      	ldr	r5, [pc, #44]	; (800acb8 <__libc_init_array+0x40>)
 800ac8a:	4c0c      	ldr	r4, [pc, #48]	; (800acbc <__libc_init_array+0x44>)
 800ac8c:	f004 fc94 	bl	800f5b8 <_init>
 800ac90:	1b64      	subs	r4, r4, r5
 800ac92:	10a4      	asrs	r4, r4, #2
 800ac94:	2600      	movs	r6, #0
 800ac96:	42a6      	cmp	r6, r4
 800ac98:	d105      	bne.n	800aca6 <__libc_init_array+0x2e>
 800ac9a:	bd70      	pop	{r4, r5, r6, pc}
 800ac9c:	f855 3b04 	ldr.w	r3, [r5], #4
 800aca0:	4798      	blx	r3
 800aca2:	3601      	adds	r6, #1
 800aca4:	e7ee      	b.n	800ac84 <__libc_init_array+0xc>
 800aca6:	f855 3b04 	ldr.w	r3, [r5], #4
 800acaa:	4798      	blx	r3
 800acac:	3601      	adds	r6, #1
 800acae:	e7f2      	b.n	800ac96 <__libc_init_array+0x1e>
 800acb0:	0801075c 	.word	0x0801075c
 800acb4:	0801075c 	.word	0x0801075c
 800acb8:	0801075c 	.word	0x0801075c
 800acbc:	08010760 	.word	0x08010760

0800acc0 <malloc>:
 800acc0:	4b02      	ldr	r3, [pc, #8]	; (800accc <malloc+0xc>)
 800acc2:	4601      	mov	r1, r0
 800acc4:	6818      	ldr	r0, [r3, #0]
 800acc6:	f000 b87f 	b.w	800adc8 <_malloc_r>
 800acca:	bf00      	nop
 800accc:	200001a4 	.word	0x200001a4

0800acd0 <free>:
 800acd0:	4b02      	ldr	r3, [pc, #8]	; (800acdc <free+0xc>)
 800acd2:	4601      	mov	r1, r0
 800acd4:	6818      	ldr	r0, [r3, #0]
 800acd6:	f000 b80b 	b.w	800acf0 <_free_r>
 800acda:	bf00      	nop
 800acdc:	200001a4 	.word	0x200001a4

0800ace0 <memset>:
 800ace0:	4402      	add	r2, r0
 800ace2:	4603      	mov	r3, r0
 800ace4:	4293      	cmp	r3, r2
 800ace6:	d100      	bne.n	800acea <memset+0xa>
 800ace8:	4770      	bx	lr
 800acea:	f803 1b01 	strb.w	r1, [r3], #1
 800acee:	e7f9      	b.n	800ace4 <memset+0x4>

0800acf0 <_free_r>:
 800acf0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800acf2:	2900      	cmp	r1, #0
 800acf4:	d044      	beq.n	800ad80 <_free_r+0x90>
 800acf6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acfa:	9001      	str	r0, [sp, #4]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	f1a1 0404 	sub.w	r4, r1, #4
 800ad02:	bfb8      	it	lt
 800ad04:	18e4      	addlt	r4, r4, r3
 800ad06:	f003 f83d 	bl	800dd84 <__malloc_lock>
 800ad0a:	4a1e      	ldr	r2, [pc, #120]	; (800ad84 <_free_r+0x94>)
 800ad0c:	9801      	ldr	r0, [sp, #4]
 800ad0e:	6813      	ldr	r3, [r2, #0]
 800ad10:	b933      	cbnz	r3, 800ad20 <_free_r+0x30>
 800ad12:	6063      	str	r3, [r4, #4]
 800ad14:	6014      	str	r4, [r2, #0]
 800ad16:	b003      	add	sp, #12
 800ad18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad1c:	f003 b838 	b.w	800dd90 <__malloc_unlock>
 800ad20:	42a3      	cmp	r3, r4
 800ad22:	d908      	bls.n	800ad36 <_free_r+0x46>
 800ad24:	6825      	ldr	r5, [r4, #0]
 800ad26:	1961      	adds	r1, r4, r5
 800ad28:	428b      	cmp	r3, r1
 800ad2a:	bf01      	itttt	eq
 800ad2c:	6819      	ldreq	r1, [r3, #0]
 800ad2e:	685b      	ldreq	r3, [r3, #4]
 800ad30:	1949      	addeq	r1, r1, r5
 800ad32:	6021      	streq	r1, [r4, #0]
 800ad34:	e7ed      	b.n	800ad12 <_free_r+0x22>
 800ad36:	461a      	mov	r2, r3
 800ad38:	685b      	ldr	r3, [r3, #4]
 800ad3a:	b10b      	cbz	r3, 800ad40 <_free_r+0x50>
 800ad3c:	42a3      	cmp	r3, r4
 800ad3e:	d9fa      	bls.n	800ad36 <_free_r+0x46>
 800ad40:	6811      	ldr	r1, [r2, #0]
 800ad42:	1855      	adds	r5, r2, r1
 800ad44:	42a5      	cmp	r5, r4
 800ad46:	d10b      	bne.n	800ad60 <_free_r+0x70>
 800ad48:	6824      	ldr	r4, [r4, #0]
 800ad4a:	4421      	add	r1, r4
 800ad4c:	1854      	adds	r4, r2, r1
 800ad4e:	42a3      	cmp	r3, r4
 800ad50:	6011      	str	r1, [r2, #0]
 800ad52:	d1e0      	bne.n	800ad16 <_free_r+0x26>
 800ad54:	681c      	ldr	r4, [r3, #0]
 800ad56:	685b      	ldr	r3, [r3, #4]
 800ad58:	6053      	str	r3, [r2, #4]
 800ad5a:	4421      	add	r1, r4
 800ad5c:	6011      	str	r1, [r2, #0]
 800ad5e:	e7da      	b.n	800ad16 <_free_r+0x26>
 800ad60:	d902      	bls.n	800ad68 <_free_r+0x78>
 800ad62:	230c      	movs	r3, #12
 800ad64:	6003      	str	r3, [r0, #0]
 800ad66:	e7d6      	b.n	800ad16 <_free_r+0x26>
 800ad68:	6825      	ldr	r5, [r4, #0]
 800ad6a:	1961      	adds	r1, r4, r5
 800ad6c:	428b      	cmp	r3, r1
 800ad6e:	bf04      	itt	eq
 800ad70:	6819      	ldreq	r1, [r3, #0]
 800ad72:	685b      	ldreq	r3, [r3, #4]
 800ad74:	6063      	str	r3, [r4, #4]
 800ad76:	bf04      	itt	eq
 800ad78:	1949      	addeq	r1, r1, r5
 800ad7a:	6021      	streq	r1, [r4, #0]
 800ad7c:	6054      	str	r4, [r2, #4]
 800ad7e:	e7ca      	b.n	800ad16 <_free_r+0x26>
 800ad80:	b003      	add	sp, #12
 800ad82:	bd30      	pop	{r4, r5, pc}
 800ad84:	20019df8 	.word	0x20019df8

0800ad88 <sbrk_aligned>:
 800ad88:	b570      	push	{r4, r5, r6, lr}
 800ad8a:	4e0e      	ldr	r6, [pc, #56]	; (800adc4 <sbrk_aligned+0x3c>)
 800ad8c:	460c      	mov	r4, r1
 800ad8e:	6831      	ldr	r1, [r6, #0]
 800ad90:	4605      	mov	r5, r0
 800ad92:	b911      	cbnz	r1, 800ad9a <sbrk_aligned+0x12>
 800ad94:	f000 ff06 	bl	800bba4 <_sbrk_r>
 800ad98:	6030      	str	r0, [r6, #0]
 800ad9a:	4621      	mov	r1, r4
 800ad9c:	4628      	mov	r0, r5
 800ad9e:	f000 ff01 	bl	800bba4 <_sbrk_r>
 800ada2:	1c43      	adds	r3, r0, #1
 800ada4:	d00a      	beq.n	800adbc <sbrk_aligned+0x34>
 800ada6:	1cc4      	adds	r4, r0, #3
 800ada8:	f024 0403 	bic.w	r4, r4, #3
 800adac:	42a0      	cmp	r0, r4
 800adae:	d007      	beq.n	800adc0 <sbrk_aligned+0x38>
 800adb0:	1a21      	subs	r1, r4, r0
 800adb2:	4628      	mov	r0, r5
 800adb4:	f000 fef6 	bl	800bba4 <_sbrk_r>
 800adb8:	3001      	adds	r0, #1
 800adba:	d101      	bne.n	800adc0 <sbrk_aligned+0x38>
 800adbc:	f04f 34ff 	mov.w	r4, #4294967295
 800adc0:	4620      	mov	r0, r4
 800adc2:	bd70      	pop	{r4, r5, r6, pc}
 800adc4:	20019dfc 	.word	0x20019dfc

0800adc8 <_malloc_r>:
 800adc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adcc:	1ccd      	adds	r5, r1, #3
 800adce:	f025 0503 	bic.w	r5, r5, #3
 800add2:	3508      	adds	r5, #8
 800add4:	2d0c      	cmp	r5, #12
 800add6:	bf38      	it	cc
 800add8:	250c      	movcc	r5, #12
 800adda:	2d00      	cmp	r5, #0
 800addc:	4607      	mov	r7, r0
 800adde:	db01      	blt.n	800ade4 <_malloc_r+0x1c>
 800ade0:	42a9      	cmp	r1, r5
 800ade2:	d905      	bls.n	800adf0 <_malloc_r+0x28>
 800ade4:	230c      	movs	r3, #12
 800ade6:	603b      	str	r3, [r7, #0]
 800ade8:	2600      	movs	r6, #0
 800adea:	4630      	mov	r0, r6
 800adec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adf0:	4e2e      	ldr	r6, [pc, #184]	; (800aeac <_malloc_r+0xe4>)
 800adf2:	f002 ffc7 	bl	800dd84 <__malloc_lock>
 800adf6:	6833      	ldr	r3, [r6, #0]
 800adf8:	461c      	mov	r4, r3
 800adfa:	bb34      	cbnz	r4, 800ae4a <_malloc_r+0x82>
 800adfc:	4629      	mov	r1, r5
 800adfe:	4638      	mov	r0, r7
 800ae00:	f7ff ffc2 	bl	800ad88 <sbrk_aligned>
 800ae04:	1c43      	adds	r3, r0, #1
 800ae06:	4604      	mov	r4, r0
 800ae08:	d14d      	bne.n	800aea6 <_malloc_r+0xde>
 800ae0a:	6834      	ldr	r4, [r6, #0]
 800ae0c:	4626      	mov	r6, r4
 800ae0e:	2e00      	cmp	r6, #0
 800ae10:	d140      	bne.n	800ae94 <_malloc_r+0xcc>
 800ae12:	6823      	ldr	r3, [r4, #0]
 800ae14:	4631      	mov	r1, r6
 800ae16:	4638      	mov	r0, r7
 800ae18:	eb04 0803 	add.w	r8, r4, r3
 800ae1c:	f000 fec2 	bl	800bba4 <_sbrk_r>
 800ae20:	4580      	cmp	r8, r0
 800ae22:	d13a      	bne.n	800ae9a <_malloc_r+0xd2>
 800ae24:	6821      	ldr	r1, [r4, #0]
 800ae26:	3503      	adds	r5, #3
 800ae28:	1a6d      	subs	r5, r5, r1
 800ae2a:	f025 0503 	bic.w	r5, r5, #3
 800ae2e:	3508      	adds	r5, #8
 800ae30:	2d0c      	cmp	r5, #12
 800ae32:	bf38      	it	cc
 800ae34:	250c      	movcc	r5, #12
 800ae36:	4629      	mov	r1, r5
 800ae38:	4638      	mov	r0, r7
 800ae3a:	f7ff ffa5 	bl	800ad88 <sbrk_aligned>
 800ae3e:	3001      	adds	r0, #1
 800ae40:	d02b      	beq.n	800ae9a <_malloc_r+0xd2>
 800ae42:	6823      	ldr	r3, [r4, #0]
 800ae44:	442b      	add	r3, r5
 800ae46:	6023      	str	r3, [r4, #0]
 800ae48:	e00e      	b.n	800ae68 <_malloc_r+0xa0>
 800ae4a:	6822      	ldr	r2, [r4, #0]
 800ae4c:	1b52      	subs	r2, r2, r5
 800ae4e:	d41e      	bmi.n	800ae8e <_malloc_r+0xc6>
 800ae50:	2a0b      	cmp	r2, #11
 800ae52:	d916      	bls.n	800ae82 <_malloc_r+0xba>
 800ae54:	1961      	adds	r1, r4, r5
 800ae56:	42a3      	cmp	r3, r4
 800ae58:	6025      	str	r5, [r4, #0]
 800ae5a:	bf18      	it	ne
 800ae5c:	6059      	strne	r1, [r3, #4]
 800ae5e:	6863      	ldr	r3, [r4, #4]
 800ae60:	bf08      	it	eq
 800ae62:	6031      	streq	r1, [r6, #0]
 800ae64:	5162      	str	r2, [r4, r5]
 800ae66:	604b      	str	r3, [r1, #4]
 800ae68:	4638      	mov	r0, r7
 800ae6a:	f104 060b 	add.w	r6, r4, #11
 800ae6e:	f002 ff8f 	bl	800dd90 <__malloc_unlock>
 800ae72:	f026 0607 	bic.w	r6, r6, #7
 800ae76:	1d23      	adds	r3, r4, #4
 800ae78:	1af2      	subs	r2, r6, r3
 800ae7a:	d0b6      	beq.n	800adea <_malloc_r+0x22>
 800ae7c:	1b9b      	subs	r3, r3, r6
 800ae7e:	50a3      	str	r3, [r4, r2]
 800ae80:	e7b3      	b.n	800adea <_malloc_r+0x22>
 800ae82:	6862      	ldr	r2, [r4, #4]
 800ae84:	42a3      	cmp	r3, r4
 800ae86:	bf0c      	ite	eq
 800ae88:	6032      	streq	r2, [r6, #0]
 800ae8a:	605a      	strne	r2, [r3, #4]
 800ae8c:	e7ec      	b.n	800ae68 <_malloc_r+0xa0>
 800ae8e:	4623      	mov	r3, r4
 800ae90:	6864      	ldr	r4, [r4, #4]
 800ae92:	e7b2      	b.n	800adfa <_malloc_r+0x32>
 800ae94:	4634      	mov	r4, r6
 800ae96:	6876      	ldr	r6, [r6, #4]
 800ae98:	e7b9      	b.n	800ae0e <_malloc_r+0x46>
 800ae9a:	230c      	movs	r3, #12
 800ae9c:	603b      	str	r3, [r7, #0]
 800ae9e:	4638      	mov	r0, r7
 800aea0:	f002 ff76 	bl	800dd90 <__malloc_unlock>
 800aea4:	e7a1      	b.n	800adea <_malloc_r+0x22>
 800aea6:	6025      	str	r5, [r4, #0]
 800aea8:	e7de      	b.n	800ae68 <_malloc_r+0xa0>
 800aeaa:	bf00      	nop
 800aeac:	20019df8 	.word	0x20019df8

0800aeb0 <__cvt>:
 800aeb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aeb4:	ec55 4b10 	vmov	r4, r5, d0
 800aeb8:	2d00      	cmp	r5, #0
 800aeba:	460e      	mov	r6, r1
 800aebc:	4619      	mov	r1, r3
 800aebe:	462b      	mov	r3, r5
 800aec0:	bfbb      	ittet	lt
 800aec2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800aec6:	461d      	movlt	r5, r3
 800aec8:	2300      	movge	r3, #0
 800aeca:	232d      	movlt	r3, #45	; 0x2d
 800aecc:	700b      	strb	r3, [r1, #0]
 800aece:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aed0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800aed4:	4691      	mov	r9, r2
 800aed6:	f023 0820 	bic.w	r8, r3, #32
 800aeda:	bfbc      	itt	lt
 800aedc:	4622      	movlt	r2, r4
 800aede:	4614      	movlt	r4, r2
 800aee0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aee4:	d005      	beq.n	800aef2 <__cvt+0x42>
 800aee6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800aeea:	d100      	bne.n	800aeee <__cvt+0x3e>
 800aeec:	3601      	adds	r6, #1
 800aeee:	2102      	movs	r1, #2
 800aef0:	e000      	b.n	800aef4 <__cvt+0x44>
 800aef2:	2103      	movs	r1, #3
 800aef4:	ab03      	add	r3, sp, #12
 800aef6:	9301      	str	r3, [sp, #4]
 800aef8:	ab02      	add	r3, sp, #8
 800aefa:	9300      	str	r3, [sp, #0]
 800aefc:	ec45 4b10 	vmov	d0, r4, r5
 800af00:	4653      	mov	r3, sl
 800af02:	4632      	mov	r2, r6
 800af04:	f001 fdbc 	bl	800ca80 <_dtoa_r>
 800af08:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800af0c:	4607      	mov	r7, r0
 800af0e:	d102      	bne.n	800af16 <__cvt+0x66>
 800af10:	f019 0f01 	tst.w	r9, #1
 800af14:	d022      	beq.n	800af5c <__cvt+0xac>
 800af16:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800af1a:	eb07 0906 	add.w	r9, r7, r6
 800af1e:	d110      	bne.n	800af42 <__cvt+0x92>
 800af20:	783b      	ldrb	r3, [r7, #0]
 800af22:	2b30      	cmp	r3, #48	; 0x30
 800af24:	d10a      	bne.n	800af3c <__cvt+0x8c>
 800af26:	2200      	movs	r2, #0
 800af28:	2300      	movs	r3, #0
 800af2a:	4620      	mov	r0, r4
 800af2c:	4629      	mov	r1, r5
 800af2e:	f7f5 fdf3 	bl	8000b18 <__aeabi_dcmpeq>
 800af32:	b918      	cbnz	r0, 800af3c <__cvt+0x8c>
 800af34:	f1c6 0601 	rsb	r6, r6, #1
 800af38:	f8ca 6000 	str.w	r6, [sl]
 800af3c:	f8da 3000 	ldr.w	r3, [sl]
 800af40:	4499      	add	r9, r3
 800af42:	2200      	movs	r2, #0
 800af44:	2300      	movs	r3, #0
 800af46:	4620      	mov	r0, r4
 800af48:	4629      	mov	r1, r5
 800af4a:	f7f5 fde5 	bl	8000b18 <__aeabi_dcmpeq>
 800af4e:	b108      	cbz	r0, 800af54 <__cvt+0xa4>
 800af50:	f8cd 900c 	str.w	r9, [sp, #12]
 800af54:	2230      	movs	r2, #48	; 0x30
 800af56:	9b03      	ldr	r3, [sp, #12]
 800af58:	454b      	cmp	r3, r9
 800af5a:	d307      	bcc.n	800af6c <__cvt+0xbc>
 800af5c:	9b03      	ldr	r3, [sp, #12]
 800af5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af60:	1bdb      	subs	r3, r3, r7
 800af62:	4638      	mov	r0, r7
 800af64:	6013      	str	r3, [r2, #0]
 800af66:	b004      	add	sp, #16
 800af68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af6c:	1c59      	adds	r1, r3, #1
 800af6e:	9103      	str	r1, [sp, #12]
 800af70:	701a      	strb	r2, [r3, #0]
 800af72:	e7f0      	b.n	800af56 <__cvt+0xa6>

0800af74 <__exponent>:
 800af74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af76:	4603      	mov	r3, r0
 800af78:	2900      	cmp	r1, #0
 800af7a:	bfb8      	it	lt
 800af7c:	4249      	neglt	r1, r1
 800af7e:	f803 2b02 	strb.w	r2, [r3], #2
 800af82:	bfb4      	ite	lt
 800af84:	222d      	movlt	r2, #45	; 0x2d
 800af86:	222b      	movge	r2, #43	; 0x2b
 800af88:	2909      	cmp	r1, #9
 800af8a:	7042      	strb	r2, [r0, #1]
 800af8c:	dd2a      	ble.n	800afe4 <__exponent+0x70>
 800af8e:	f10d 0407 	add.w	r4, sp, #7
 800af92:	46a4      	mov	ip, r4
 800af94:	270a      	movs	r7, #10
 800af96:	46a6      	mov	lr, r4
 800af98:	460a      	mov	r2, r1
 800af9a:	fb91 f6f7 	sdiv	r6, r1, r7
 800af9e:	fb07 1516 	mls	r5, r7, r6, r1
 800afa2:	3530      	adds	r5, #48	; 0x30
 800afa4:	2a63      	cmp	r2, #99	; 0x63
 800afa6:	f104 34ff 	add.w	r4, r4, #4294967295
 800afaa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800afae:	4631      	mov	r1, r6
 800afb0:	dcf1      	bgt.n	800af96 <__exponent+0x22>
 800afb2:	3130      	adds	r1, #48	; 0x30
 800afb4:	f1ae 0502 	sub.w	r5, lr, #2
 800afb8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800afbc:	1c44      	adds	r4, r0, #1
 800afbe:	4629      	mov	r1, r5
 800afc0:	4561      	cmp	r1, ip
 800afc2:	d30a      	bcc.n	800afda <__exponent+0x66>
 800afc4:	f10d 0209 	add.w	r2, sp, #9
 800afc8:	eba2 020e 	sub.w	r2, r2, lr
 800afcc:	4565      	cmp	r5, ip
 800afce:	bf88      	it	hi
 800afd0:	2200      	movhi	r2, #0
 800afd2:	4413      	add	r3, r2
 800afd4:	1a18      	subs	r0, r3, r0
 800afd6:	b003      	add	sp, #12
 800afd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afda:	f811 2b01 	ldrb.w	r2, [r1], #1
 800afde:	f804 2f01 	strb.w	r2, [r4, #1]!
 800afe2:	e7ed      	b.n	800afc0 <__exponent+0x4c>
 800afe4:	2330      	movs	r3, #48	; 0x30
 800afe6:	3130      	adds	r1, #48	; 0x30
 800afe8:	7083      	strb	r3, [r0, #2]
 800afea:	70c1      	strb	r1, [r0, #3]
 800afec:	1d03      	adds	r3, r0, #4
 800afee:	e7f1      	b.n	800afd4 <__exponent+0x60>

0800aff0 <_printf_float>:
 800aff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aff4:	ed2d 8b02 	vpush	{d8}
 800aff8:	b08d      	sub	sp, #52	; 0x34
 800affa:	460c      	mov	r4, r1
 800affc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b000:	4616      	mov	r6, r2
 800b002:	461f      	mov	r7, r3
 800b004:	4605      	mov	r5, r0
 800b006:	f002 fe99 	bl	800dd3c <_localeconv_r>
 800b00a:	f8d0 a000 	ldr.w	sl, [r0]
 800b00e:	4650      	mov	r0, sl
 800b010:	f7f5 f906 	bl	8000220 <strlen>
 800b014:	2300      	movs	r3, #0
 800b016:	930a      	str	r3, [sp, #40]	; 0x28
 800b018:	6823      	ldr	r3, [r4, #0]
 800b01a:	9305      	str	r3, [sp, #20]
 800b01c:	f8d8 3000 	ldr.w	r3, [r8]
 800b020:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b024:	3307      	adds	r3, #7
 800b026:	f023 0307 	bic.w	r3, r3, #7
 800b02a:	f103 0208 	add.w	r2, r3, #8
 800b02e:	f8c8 2000 	str.w	r2, [r8]
 800b032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b036:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b03a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b03e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b042:	9307      	str	r3, [sp, #28]
 800b044:	f8cd 8018 	str.w	r8, [sp, #24]
 800b048:	ee08 0a10 	vmov	s16, r0
 800b04c:	4b9f      	ldr	r3, [pc, #636]	; (800b2cc <_printf_float+0x2dc>)
 800b04e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b052:	f04f 32ff 	mov.w	r2, #4294967295
 800b056:	f7f5 fd91 	bl	8000b7c <__aeabi_dcmpun>
 800b05a:	bb88      	cbnz	r0, 800b0c0 <_printf_float+0xd0>
 800b05c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b060:	4b9a      	ldr	r3, [pc, #616]	; (800b2cc <_printf_float+0x2dc>)
 800b062:	f04f 32ff 	mov.w	r2, #4294967295
 800b066:	f7f5 fd6b 	bl	8000b40 <__aeabi_dcmple>
 800b06a:	bb48      	cbnz	r0, 800b0c0 <_printf_float+0xd0>
 800b06c:	2200      	movs	r2, #0
 800b06e:	2300      	movs	r3, #0
 800b070:	4640      	mov	r0, r8
 800b072:	4649      	mov	r1, r9
 800b074:	f7f5 fd5a 	bl	8000b2c <__aeabi_dcmplt>
 800b078:	b110      	cbz	r0, 800b080 <_printf_float+0x90>
 800b07a:	232d      	movs	r3, #45	; 0x2d
 800b07c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b080:	4b93      	ldr	r3, [pc, #588]	; (800b2d0 <_printf_float+0x2e0>)
 800b082:	4894      	ldr	r0, [pc, #592]	; (800b2d4 <_printf_float+0x2e4>)
 800b084:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b088:	bf94      	ite	ls
 800b08a:	4698      	movls	r8, r3
 800b08c:	4680      	movhi	r8, r0
 800b08e:	2303      	movs	r3, #3
 800b090:	6123      	str	r3, [r4, #16]
 800b092:	9b05      	ldr	r3, [sp, #20]
 800b094:	f023 0204 	bic.w	r2, r3, #4
 800b098:	6022      	str	r2, [r4, #0]
 800b09a:	f04f 0900 	mov.w	r9, #0
 800b09e:	9700      	str	r7, [sp, #0]
 800b0a0:	4633      	mov	r3, r6
 800b0a2:	aa0b      	add	r2, sp, #44	; 0x2c
 800b0a4:	4621      	mov	r1, r4
 800b0a6:	4628      	mov	r0, r5
 800b0a8:	f000 f9d8 	bl	800b45c <_printf_common>
 800b0ac:	3001      	adds	r0, #1
 800b0ae:	f040 8090 	bne.w	800b1d2 <_printf_float+0x1e2>
 800b0b2:	f04f 30ff 	mov.w	r0, #4294967295
 800b0b6:	b00d      	add	sp, #52	; 0x34
 800b0b8:	ecbd 8b02 	vpop	{d8}
 800b0bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0c0:	4642      	mov	r2, r8
 800b0c2:	464b      	mov	r3, r9
 800b0c4:	4640      	mov	r0, r8
 800b0c6:	4649      	mov	r1, r9
 800b0c8:	f7f5 fd58 	bl	8000b7c <__aeabi_dcmpun>
 800b0cc:	b140      	cbz	r0, 800b0e0 <_printf_float+0xf0>
 800b0ce:	464b      	mov	r3, r9
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	bfbc      	itt	lt
 800b0d4:	232d      	movlt	r3, #45	; 0x2d
 800b0d6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b0da:	487f      	ldr	r0, [pc, #508]	; (800b2d8 <_printf_float+0x2e8>)
 800b0dc:	4b7f      	ldr	r3, [pc, #508]	; (800b2dc <_printf_float+0x2ec>)
 800b0de:	e7d1      	b.n	800b084 <_printf_float+0x94>
 800b0e0:	6863      	ldr	r3, [r4, #4]
 800b0e2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b0e6:	9206      	str	r2, [sp, #24]
 800b0e8:	1c5a      	adds	r2, r3, #1
 800b0ea:	d13f      	bne.n	800b16c <_printf_float+0x17c>
 800b0ec:	2306      	movs	r3, #6
 800b0ee:	6063      	str	r3, [r4, #4]
 800b0f0:	9b05      	ldr	r3, [sp, #20]
 800b0f2:	6861      	ldr	r1, [r4, #4]
 800b0f4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	9303      	str	r3, [sp, #12]
 800b0fc:	ab0a      	add	r3, sp, #40	; 0x28
 800b0fe:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b102:	ab09      	add	r3, sp, #36	; 0x24
 800b104:	ec49 8b10 	vmov	d0, r8, r9
 800b108:	9300      	str	r3, [sp, #0]
 800b10a:	6022      	str	r2, [r4, #0]
 800b10c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b110:	4628      	mov	r0, r5
 800b112:	f7ff fecd 	bl	800aeb0 <__cvt>
 800b116:	9b06      	ldr	r3, [sp, #24]
 800b118:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b11a:	2b47      	cmp	r3, #71	; 0x47
 800b11c:	4680      	mov	r8, r0
 800b11e:	d108      	bne.n	800b132 <_printf_float+0x142>
 800b120:	1cc8      	adds	r0, r1, #3
 800b122:	db02      	blt.n	800b12a <_printf_float+0x13a>
 800b124:	6863      	ldr	r3, [r4, #4]
 800b126:	4299      	cmp	r1, r3
 800b128:	dd41      	ble.n	800b1ae <_printf_float+0x1be>
 800b12a:	f1ab 0b02 	sub.w	fp, fp, #2
 800b12e:	fa5f fb8b 	uxtb.w	fp, fp
 800b132:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b136:	d820      	bhi.n	800b17a <_printf_float+0x18a>
 800b138:	3901      	subs	r1, #1
 800b13a:	465a      	mov	r2, fp
 800b13c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b140:	9109      	str	r1, [sp, #36]	; 0x24
 800b142:	f7ff ff17 	bl	800af74 <__exponent>
 800b146:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b148:	1813      	adds	r3, r2, r0
 800b14a:	2a01      	cmp	r2, #1
 800b14c:	4681      	mov	r9, r0
 800b14e:	6123      	str	r3, [r4, #16]
 800b150:	dc02      	bgt.n	800b158 <_printf_float+0x168>
 800b152:	6822      	ldr	r2, [r4, #0]
 800b154:	07d2      	lsls	r2, r2, #31
 800b156:	d501      	bpl.n	800b15c <_printf_float+0x16c>
 800b158:	3301      	adds	r3, #1
 800b15a:	6123      	str	r3, [r4, #16]
 800b15c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b160:	2b00      	cmp	r3, #0
 800b162:	d09c      	beq.n	800b09e <_printf_float+0xae>
 800b164:	232d      	movs	r3, #45	; 0x2d
 800b166:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b16a:	e798      	b.n	800b09e <_printf_float+0xae>
 800b16c:	9a06      	ldr	r2, [sp, #24]
 800b16e:	2a47      	cmp	r2, #71	; 0x47
 800b170:	d1be      	bne.n	800b0f0 <_printf_float+0x100>
 800b172:	2b00      	cmp	r3, #0
 800b174:	d1bc      	bne.n	800b0f0 <_printf_float+0x100>
 800b176:	2301      	movs	r3, #1
 800b178:	e7b9      	b.n	800b0ee <_printf_float+0xfe>
 800b17a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b17e:	d118      	bne.n	800b1b2 <_printf_float+0x1c2>
 800b180:	2900      	cmp	r1, #0
 800b182:	6863      	ldr	r3, [r4, #4]
 800b184:	dd0b      	ble.n	800b19e <_printf_float+0x1ae>
 800b186:	6121      	str	r1, [r4, #16]
 800b188:	b913      	cbnz	r3, 800b190 <_printf_float+0x1a0>
 800b18a:	6822      	ldr	r2, [r4, #0]
 800b18c:	07d0      	lsls	r0, r2, #31
 800b18e:	d502      	bpl.n	800b196 <_printf_float+0x1a6>
 800b190:	3301      	adds	r3, #1
 800b192:	440b      	add	r3, r1
 800b194:	6123      	str	r3, [r4, #16]
 800b196:	65a1      	str	r1, [r4, #88]	; 0x58
 800b198:	f04f 0900 	mov.w	r9, #0
 800b19c:	e7de      	b.n	800b15c <_printf_float+0x16c>
 800b19e:	b913      	cbnz	r3, 800b1a6 <_printf_float+0x1b6>
 800b1a0:	6822      	ldr	r2, [r4, #0]
 800b1a2:	07d2      	lsls	r2, r2, #31
 800b1a4:	d501      	bpl.n	800b1aa <_printf_float+0x1ba>
 800b1a6:	3302      	adds	r3, #2
 800b1a8:	e7f4      	b.n	800b194 <_printf_float+0x1a4>
 800b1aa:	2301      	movs	r3, #1
 800b1ac:	e7f2      	b.n	800b194 <_printf_float+0x1a4>
 800b1ae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b1b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1b4:	4299      	cmp	r1, r3
 800b1b6:	db05      	blt.n	800b1c4 <_printf_float+0x1d4>
 800b1b8:	6823      	ldr	r3, [r4, #0]
 800b1ba:	6121      	str	r1, [r4, #16]
 800b1bc:	07d8      	lsls	r0, r3, #31
 800b1be:	d5ea      	bpl.n	800b196 <_printf_float+0x1a6>
 800b1c0:	1c4b      	adds	r3, r1, #1
 800b1c2:	e7e7      	b.n	800b194 <_printf_float+0x1a4>
 800b1c4:	2900      	cmp	r1, #0
 800b1c6:	bfd4      	ite	le
 800b1c8:	f1c1 0202 	rsble	r2, r1, #2
 800b1cc:	2201      	movgt	r2, #1
 800b1ce:	4413      	add	r3, r2
 800b1d0:	e7e0      	b.n	800b194 <_printf_float+0x1a4>
 800b1d2:	6823      	ldr	r3, [r4, #0]
 800b1d4:	055a      	lsls	r2, r3, #21
 800b1d6:	d407      	bmi.n	800b1e8 <_printf_float+0x1f8>
 800b1d8:	6923      	ldr	r3, [r4, #16]
 800b1da:	4642      	mov	r2, r8
 800b1dc:	4631      	mov	r1, r6
 800b1de:	4628      	mov	r0, r5
 800b1e0:	47b8      	blx	r7
 800b1e2:	3001      	adds	r0, #1
 800b1e4:	d12c      	bne.n	800b240 <_printf_float+0x250>
 800b1e6:	e764      	b.n	800b0b2 <_printf_float+0xc2>
 800b1e8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b1ec:	f240 80e0 	bls.w	800b3b0 <_printf_float+0x3c0>
 800b1f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	f7f5 fc8e 	bl	8000b18 <__aeabi_dcmpeq>
 800b1fc:	2800      	cmp	r0, #0
 800b1fe:	d034      	beq.n	800b26a <_printf_float+0x27a>
 800b200:	4a37      	ldr	r2, [pc, #220]	; (800b2e0 <_printf_float+0x2f0>)
 800b202:	2301      	movs	r3, #1
 800b204:	4631      	mov	r1, r6
 800b206:	4628      	mov	r0, r5
 800b208:	47b8      	blx	r7
 800b20a:	3001      	adds	r0, #1
 800b20c:	f43f af51 	beq.w	800b0b2 <_printf_float+0xc2>
 800b210:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b214:	429a      	cmp	r2, r3
 800b216:	db02      	blt.n	800b21e <_printf_float+0x22e>
 800b218:	6823      	ldr	r3, [r4, #0]
 800b21a:	07d8      	lsls	r0, r3, #31
 800b21c:	d510      	bpl.n	800b240 <_printf_float+0x250>
 800b21e:	ee18 3a10 	vmov	r3, s16
 800b222:	4652      	mov	r2, sl
 800b224:	4631      	mov	r1, r6
 800b226:	4628      	mov	r0, r5
 800b228:	47b8      	blx	r7
 800b22a:	3001      	adds	r0, #1
 800b22c:	f43f af41 	beq.w	800b0b2 <_printf_float+0xc2>
 800b230:	f04f 0800 	mov.w	r8, #0
 800b234:	f104 091a 	add.w	r9, r4, #26
 800b238:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b23a:	3b01      	subs	r3, #1
 800b23c:	4543      	cmp	r3, r8
 800b23e:	dc09      	bgt.n	800b254 <_printf_float+0x264>
 800b240:	6823      	ldr	r3, [r4, #0]
 800b242:	079b      	lsls	r3, r3, #30
 800b244:	f100 8105 	bmi.w	800b452 <_printf_float+0x462>
 800b248:	68e0      	ldr	r0, [r4, #12]
 800b24a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b24c:	4298      	cmp	r0, r3
 800b24e:	bfb8      	it	lt
 800b250:	4618      	movlt	r0, r3
 800b252:	e730      	b.n	800b0b6 <_printf_float+0xc6>
 800b254:	2301      	movs	r3, #1
 800b256:	464a      	mov	r2, r9
 800b258:	4631      	mov	r1, r6
 800b25a:	4628      	mov	r0, r5
 800b25c:	47b8      	blx	r7
 800b25e:	3001      	adds	r0, #1
 800b260:	f43f af27 	beq.w	800b0b2 <_printf_float+0xc2>
 800b264:	f108 0801 	add.w	r8, r8, #1
 800b268:	e7e6      	b.n	800b238 <_printf_float+0x248>
 800b26a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	dc39      	bgt.n	800b2e4 <_printf_float+0x2f4>
 800b270:	4a1b      	ldr	r2, [pc, #108]	; (800b2e0 <_printf_float+0x2f0>)
 800b272:	2301      	movs	r3, #1
 800b274:	4631      	mov	r1, r6
 800b276:	4628      	mov	r0, r5
 800b278:	47b8      	blx	r7
 800b27a:	3001      	adds	r0, #1
 800b27c:	f43f af19 	beq.w	800b0b2 <_printf_float+0xc2>
 800b280:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b284:	4313      	orrs	r3, r2
 800b286:	d102      	bne.n	800b28e <_printf_float+0x29e>
 800b288:	6823      	ldr	r3, [r4, #0]
 800b28a:	07d9      	lsls	r1, r3, #31
 800b28c:	d5d8      	bpl.n	800b240 <_printf_float+0x250>
 800b28e:	ee18 3a10 	vmov	r3, s16
 800b292:	4652      	mov	r2, sl
 800b294:	4631      	mov	r1, r6
 800b296:	4628      	mov	r0, r5
 800b298:	47b8      	blx	r7
 800b29a:	3001      	adds	r0, #1
 800b29c:	f43f af09 	beq.w	800b0b2 <_printf_float+0xc2>
 800b2a0:	f04f 0900 	mov.w	r9, #0
 800b2a4:	f104 0a1a 	add.w	sl, r4, #26
 800b2a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2aa:	425b      	negs	r3, r3
 800b2ac:	454b      	cmp	r3, r9
 800b2ae:	dc01      	bgt.n	800b2b4 <_printf_float+0x2c4>
 800b2b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2b2:	e792      	b.n	800b1da <_printf_float+0x1ea>
 800b2b4:	2301      	movs	r3, #1
 800b2b6:	4652      	mov	r2, sl
 800b2b8:	4631      	mov	r1, r6
 800b2ba:	4628      	mov	r0, r5
 800b2bc:	47b8      	blx	r7
 800b2be:	3001      	adds	r0, #1
 800b2c0:	f43f aef7 	beq.w	800b0b2 <_printf_float+0xc2>
 800b2c4:	f109 0901 	add.w	r9, r9, #1
 800b2c8:	e7ee      	b.n	800b2a8 <_printf_float+0x2b8>
 800b2ca:	bf00      	nop
 800b2cc:	7fefffff 	.word	0x7fefffff
 800b2d0:	080102b0 	.word	0x080102b0
 800b2d4:	080102b4 	.word	0x080102b4
 800b2d8:	080102bc 	.word	0x080102bc
 800b2dc:	080102b8 	.word	0x080102b8
 800b2e0:	080102c0 	.word	0x080102c0
 800b2e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b2e8:	429a      	cmp	r2, r3
 800b2ea:	bfa8      	it	ge
 800b2ec:	461a      	movge	r2, r3
 800b2ee:	2a00      	cmp	r2, #0
 800b2f0:	4691      	mov	r9, r2
 800b2f2:	dc37      	bgt.n	800b364 <_printf_float+0x374>
 800b2f4:	f04f 0b00 	mov.w	fp, #0
 800b2f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b2fc:	f104 021a 	add.w	r2, r4, #26
 800b300:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b302:	9305      	str	r3, [sp, #20]
 800b304:	eba3 0309 	sub.w	r3, r3, r9
 800b308:	455b      	cmp	r3, fp
 800b30a:	dc33      	bgt.n	800b374 <_printf_float+0x384>
 800b30c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b310:	429a      	cmp	r2, r3
 800b312:	db3b      	blt.n	800b38c <_printf_float+0x39c>
 800b314:	6823      	ldr	r3, [r4, #0]
 800b316:	07da      	lsls	r2, r3, #31
 800b318:	d438      	bmi.n	800b38c <_printf_float+0x39c>
 800b31a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b31c:	9a05      	ldr	r2, [sp, #20]
 800b31e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b320:	1a9a      	subs	r2, r3, r2
 800b322:	eba3 0901 	sub.w	r9, r3, r1
 800b326:	4591      	cmp	r9, r2
 800b328:	bfa8      	it	ge
 800b32a:	4691      	movge	r9, r2
 800b32c:	f1b9 0f00 	cmp.w	r9, #0
 800b330:	dc35      	bgt.n	800b39e <_printf_float+0x3ae>
 800b332:	f04f 0800 	mov.w	r8, #0
 800b336:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b33a:	f104 0a1a 	add.w	sl, r4, #26
 800b33e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b342:	1a9b      	subs	r3, r3, r2
 800b344:	eba3 0309 	sub.w	r3, r3, r9
 800b348:	4543      	cmp	r3, r8
 800b34a:	f77f af79 	ble.w	800b240 <_printf_float+0x250>
 800b34e:	2301      	movs	r3, #1
 800b350:	4652      	mov	r2, sl
 800b352:	4631      	mov	r1, r6
 800b354:	4628      	mov	r0, r5
 800b356:	47b8      	blx	r7
 800b358:	3001      	adds	r0, #1
 800b35a:	f43f aeaa 	beq.w	800b0b2 <_printf_float+0xc2>
 800b35e:	f108 0801 	add.w	r8, r8, #1
 800b362:	e7ec      	b.n	800b33e <_printf_float+0x34e>
 800b364:	4613      	mov	r3, r2
 800b366:	4631      	mov	r1, r6
 800b368:	4642      	mov	r2, r8
 800b36a:	4628      	mov	r0, r5
 800b36c:	47b8      	blx	r7
 800b36e:	3001      	adds	r0, #1
 800b370:	d1c0      	bne.n	800b2f4 <_printf_float+0x304>
 800b372:	e69e      	b.n	800b0b2 <_printf_float+0xc2>
 800b374:	2301      	movs	r3, #1
 800b376:	4631      	mov	r1, r6
 800b378:	4628      	mov	r0, r5
 800b37a:	9205      	str	r2, [sp, #20]
 800b37c:	47b8      	blx	r7
 800b37e:	3001      	adds	r0, #1
 800b380:	f43f ae97 	beq.w	800b0b2 <_printf_float+0xc2>
 800b384:	9a05      	ldr	r2, [sp, #20]
 800b386:	f10b 0b01 	add.w	fp, fp, #1
 800b38a:	e7b9      	b.n	800b300 <_printf_float+0x310>
 800b38c:	ee18 3a10 	vmov	r3, s16
 800b390:	4652      	mov	r2, sl
 800b392:	4631      	mov	r1, r6
 800b394:	4628      	mov	r0, r5
 800b396:	47b8      	blx	r7
 800b398:	3001      	adds	r0, #1
 800b39a:	d1be      	bne.n	800b31a <_printf_float+0x32a>
 800b39c:	e689      	b.n	800b0b2 <_printf_float+0xc2>
 800b39e:	9a05      	ldr	r2, [sp, #20]
 800b3a0:	464b      	mov	r3, r9
 800b3a2:	4442      	add	r2, r8
 800b3a4:	4631      	mov	r1, r6
 800b3a6:	4628      	mov	r0, r5
 800b3a8:	47b8      	blx	r7
 800b3aa:	3001      	adds	r0, #1
 800b3ac:	d1c1      	bne.n	800b332 <_printf_float+0x342>
 800b3ae:	e680      	b.n	800b0b2 <_printf_float+0xc2>
 800b3b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3b2:	2a01      	cmp	r2, #1
 800b3b4:	dc01      	bgt.n	800b3ba <_printf_float+0x3ca>
 800b3b6:	07db      	lsls	r3, r3, #31
 800b3b8:	d538      	bpl.n	800b42c <_printf_float+0x43c>
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	4642      	mov	r2, r8
 800b3be:	4631      	mov	r1, r6
 800b3c0:	4628      	mov	r0, r5
 800b3c2:	47b8      	blx	r7
 800b3c4:	3001      	adds	r0, #1
 800b3c6:	f43f ae74 	beq.w	800b0b2 <_printf_float+0xc2>
 800b3ca:	ee18 3a10 	vmov	r3, s16
 800b3ce:	4652      	mov	r2, sl
 800b3d0:	4631      	mov	r1, r6
 800b3d2:	4628      	mov	r0, r5
 800b3d4:	47b8      	blx	r7
 800b3d6:	3001      	adds	r0, #1
 800b3d8:	f43f ae6b 	beq.w	800b0b2 <_printf_float+0xc2>
 800b3dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	f7f5 fb98 	bl	8000b18 <__aeabi_dcmpeq>
 800b3e8:	b9d8      	cbnz	r0, 800b422 <_printf_float+0x432>
 800b3ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3ec:	f108 0201 	add.w	r2, r8, #1
 800b3f0:	3b01      	subs	r3, #1
 800b3f2:	4631      	mov	r1, r6
 800b3f4:	4628      	mov	r0, r5
 800b3f6:	47b8      	blx	r7
 800b3f8:	3001      	adds	r0, #1
 800b3fa:	d10e      	bne.n	800b41a <_printf_float+0x42a>
 800b3fc:	e659      	b.n	800b0b2 <_printf_float+0xc2>
 800b3fe:	2301      	movs	r3, #1
 800b400:	4652      	mov	r2, sl
 800b402:	4631      	mov	r1, r6
 800b404:	4628      	mov	r0, r5
 800b406:	47b8      	blx	r7
 800b408:	3001      	adds	r0, #1
 800b40a:	f43f ae52 	beq.w	800b0b2 <_printf_float+0xc2>
 800b40e:	f108 0801 	add.w	r8, r8, #1
 800b412:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b414:	3b01      	subs	r3, #1
 800b416:	4543      	cmp	r3, r8
 800b418:	dcf1      	bgt.n	800b3fe <_printf_float+0x40e>
 800b41a:	464b      	mov	r3, r9
 800b41c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b420:	e6dc      	b.n	800b1dc <_printf_float+0x1ec>
 800b422:	f04f 0800 	mov.w	r8, #0
 800b426:	f104 0a1a 	add.w	sl, r4, #26
 800b42a:	e7f2      	b.n	800b412 <_printf_float+0x422>
 800b42c:	2301      	movs	r3, #1
 800b42e:	4642      	mov	r2, r8
 800b430:	e7df      	b.n	800b3f2 <_printf_float+0x402>
 800b432:	2301      	movs	r3, #1
 800b434:	464a      	mov	r2, r9
 800b436:	4631      	mov	r1, r6
 800b438:	4628      	mov	r0, r5
 800b43a:	47b8      	blx	r7
 800b43c:	3001      	adds	r0, #1
 800b43e:	f43f ae38 	beq.w	800b0b2 <_printf_float+0xc2>
 800b442:	f108 0801 	add.w	r8, r8, #1
 800b446:	68e3      	ldr	r3, [r4, #12]
 800b448:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b44a:	1a5b      	subs	r3, r3, r1
 800b44c:	4543      	cmp	r3, r8
 800b44e:	dcf0      	bgt.n	800b432 <_printf_float+0x442>
 800b450:	e6fa      	b.n	800b248 <_printf_float+0x258>
 800b452:	f04f 0800 	mov.w	r8, #0
 800b456:	f104 0919 	add.w	r9, r4, #25
 800b45a:	e7f4      	b.n	800b446 <_printf_float+0x456>

0800b45c <_printf_common>:
 800b45c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b460:	4616      	mov	r6, r2
 800b462:	4699      	mov	r9, r3
 800b464:	688a      	ldr	r2, [r1, #8]
 800b466:	690b      	ldr	r3, [r1, #16]
 800b468:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b46c:	4293      	cmp	r3, r2
 800b46e:	bfb8      	it	lt
 800b470:	4613      	movlt	r3, r2
 800b472:	6033      	str	r3, [r6, #0]
 800b474:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b478:	4607      	mov	r7, r0
 800b47a:	460c      	mov	r4, r1
 800b47c:	b10a      	cbz	r2, 800b482 <_printf_common+0x26>
 800b47e:	3301      	adds	r3, #1
 800b480:	6033      	str	r3, [r6, #0]
 800b482:	6823      	ldr	r3, [r4, #0]
 800b484:	0699      	lsls	r1, r3, #26
 800b486:	bf42      	ittt	mi
 800b488:	6833      	ldrmi	r3, [r6, #0]
 800b48a:	3302      	addmi	r3, #2
 800b48c:	6033      	strmi	r3, [r6, #0]
 800b48e:	6825      	ldr	r5, [r4, #0]
 800b490:	f015 0506 	ands.w	r5, r5, #6
 800b494:	d106      	bne.n	800b4a4 <_printf_common+0x48>
 800b496:	f104 0a19 	add.w	sl, r4, #25
 800b49a:	68e3      	ldr	r3, [r4, #12]
 800b49c:	6832      	ldr	r2, [r6, #0]
 800b49e:	1a9b      	subs	r3, r3, r2
 800b4a0:	42ab      	cmp	r3, r5
 800b4a2:	dc26      	bgt.n	800b4f2 <_printf_common+0x96>
 800b4a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b4a8:	1e13      	subs	r3, r2, #0
 800b4aa:	6822      	ldr	r2, [r4, #0]
 800b4ac:	bf18      	it	ne
 800b4ae:	2301      	movne	r3, #1
 800b4b0:	0692      	lsls	r2, r2, #26
 800b4b2:	d42b      	bmi.n	800b50c <_printf_common+0xb0>
 800b4b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b4b8:	4649      	mov	r1, r9
 800b4ba:	4638      	mov	r0, r7
 800b4bc:	47c0      	blx	r8
 800b4be:	3001      	adds	r0, #1
 800b4c0:	d01e      	beq.n	800b500 <_printf_common+0xa4>
 800b4c2:	6823      	ldr	r3, [r4, #0]
 800b4c4:	68e5      	ldr	r5, [r4, #12]
 800b4c6:	6832      	ldr	r2, [r6, #0]
 800b4c8:	f003 0306 	and.w	r3, r3, #6
 800b4cc:	2b04      	cmp	r3, #4
 800b4ce:	bf08      	it	eq
 800b4d0:	1aad      	subeq	r5, r5, r2
 800b4d2:	68a3      	ldr	r3, [r4, #8]
 800b4d4:	6922      	ldr	r2, [r4, #16]
 800b4d6:	bf0c      	ite	eq
 800b4d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b4dc:	2500      	movne	r5, #0
 800b4de:	4293      	cmp	r3, r2
 800b4e0:	bfc4      	itt	gt
 800b4e2:	1a9b      	subgt	r3, r3, r2
 800b4e4:	18ed      	addgt	r5, r5, r3
 800b4e6:	2600      	movs	r6, #0
 800b4e8:	341a      	adds	r4, #26
 800b4ea:	42b5      	cmp	r5, r6
 800b4ec:	d11a      	bne.n	800b524 <_printf_common+0xc8>
 800b4ee:	2000      	movs	r0, #0
 800b4f0:	e008      	b.n	800b504 <_printf_common+0xa8>
 800b4f2:	2301      	movs	r3, #1
 800b4f4:	4652      	mov	r2, sl
 800b4f6:	4649      	mov	r1, r9
 800b4f8:	4638      	mov	r0, r7
 800b4fa:	47c0      	blx	r8
 800b4fc:	3001      	adds	r0, #1
 800b4fe:	d103      	bne.n	800b508 <_printf_common+0xac>
 800b500:	f04f 30ff 	mov.w	r0, #4294967295
 800b504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b508:	3501      	adds	r5, #1
 800b50a:	e7c6      	b.n	800b49a <_printf_common+0x3e>
 800b50c:	18e1      	adds	r1, r4, r3
 800b50e:	1c5a      	adds	r2, r3, #1
 800b510:	2030      	movs	r0, #48	; 0x30
 800b512:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b516:	4422      	add	r2, r4
 800b518:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b51c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b520:	3302      	adds	r3, #2
 800b522:	e7c7      	b.n	800b4b4 <_printf_common+0x58>
 800b524:	2301      	movs	r3, #1
 800b526:	4622      	mov	r2, r4
 800b528:	4649      	mov	r1, r9
 800b52a:	4638      	mov	r0, r7
 800b52c:	47c0      	blx	r8
 800b52e:	3001      	adds	r0, #1
 800b530:	d0e6      	beq.n	800b500 <_printf_common+0xa4>
 800b532:	3601      	adds	r6, #1
 800b534:	e7d9      	b.n	800b4ea <_printf_common+0x8e>
	...

0800b538 <_printf_i>:
 800b538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b53c:	7e0f      	ldrb	r7, [r1, #24]
 800b53e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b540:	2f78      	cmp	r7, #120	; 0x78
 800b542:	4691      	mov	r9, r2
 800b544:	4680      	mov	r8, r0
 800b546:	460c      	mov	r4, r1
 800b548:	469a      	mov	sl, r3
 800b54a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b54e:	d807      	bhi.n	800b560 <_printf_i+0x28>
 800b550:	2f62      	cmp	r7, #98	; 0x62
 800b552:	d80a      	bhi.n	800b56a <_printf_i+0x32>
 800b554:	2f00      	cmp	r7, #0
 800b556:	f000 80d8 	beq.w	800b70a <_printf_i+0x1d2>
 800b55a:	2f58      	cmp	r7, #88	; 0x58
 800b55c:	f000 80a3 	beq.w	800b6a6 <_printf_i+0x16e>
 800b560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b564:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b568:	e03a      	b.n	800b5e0 <_printf_i+0xa8>
 800b56a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b56e:	2b15      	cmp	r3, #21
 800b570:	d8f6      	bhi.n	800b560 <_printf_i+0x28>
 800b572:	a101      	add	r1, pc, #4	; (adr r1, 800b578 <_printf_i+0x40>)
 800b574:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b578:	0800b5d1 	.word	0x0800b5d1
 800b57c:	0800b5e5 	.word	0x0800b5e5
 800b580:	0800b561 	.word	0x0800b561
 800b584:	0800b561 	.word	0x0800b561
 800b588:	0800b561 	.word	0x0800b561
 800b58c:	0800b561 	.word	0x0800b561
 800b590:	0800b5e5 	.word	0x0800b5e5
 800b594:	0800b561 	.word	0x0800b561
 800b598:	0800b561 	.word	0x0800b561
 800b59c:	0800b561 	.word	0x0800b561
 800b5a0:	0800b561 	.word	0x0800b561
 800b5a4:	0800b6f1 	.word	0x0800b6f1
 800b5a8:	0800b615 	.word	0x0800b615
 800b5ac:	0800b6d3 	.word	0x0800b6d3
 800b5b0:	0800b561 	.word	0x0800b561
 800b5b4:	0800b561 	.word	0x0800b561
 800b5b8:	0800b713 	.word	0x0800b713
 800b5bc:	0800b561 	.word	0x0800b561
 800b5c0:	0800b615 	.word	0x0800b615
 800b5c4:	0800b561 	.word	0x0800b561
 800b5c8:	0800b561 	.word	0x0800b561
 800b5cc:	0800b6db 	.word	0x0800b6db
 800b5d0:	682b      	ldr	r3, [r5, #0]
 800b5d2:	1d1a      	adds	r2, r3, #4
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	602a      	str	r2, [r5, #0]
 800b5d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b5dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	e0a3      	b.n	800b72c <_printf_i+0x1f4>
 800b5e4:	6820      	ldr	r0, [r4, #0]
 800b5e6:	6829      	ldr	r1, [r5, #0]
 800b5e8:	0606      	lsls	r6, r0, #24
 800b5ea:	f101 0304 	add.w	r3, r1, #4
 800b5ee:	d50a      	bpl.n	800b606 <_printf_i+0xce>
 800b5f0:	680e      	ldr	r6, [r1, #0]
 800b5f2:	602b      	str	r3, [r5, #0]
 800b5f4:	2e00      	cmp	r6, #0
 800b5f6:	da03      	bge.n	800b600 <_printf_i+0xc8>
 800b5f8:	232d      	movs	r3, #45	; 0x2d
 800b5fa:	4276      	negs	r6, r6
 800b5fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b600:	485e      	ldr	r0, [pc, #376]	; (800b77c <_printf_i+0x244>)
 800b602:	230a      	movs	r3, #10
 800b604:	e019      	b.n	800b63a <_printf_i+0x102>
 800b606:	680e      	ldr	r6, [r1, #0]
 800b608:	602b      	str	r3, [r5, #0]
 800b60a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b60e:	bf18      	it	ne
 800b610:	b236      	sxthne	r6, r6
 800b612:	e7ef      	b.n	800b5f4 <_printf_i+0xbc>
 800b614:	682b      	ldr	r3, [r5, #0]
 800b616:	6820      	ldr	r0, [r4, #0]
 800b618:	1d19      	adds	r1, r3, #4
 800b61a:	6029      	str	r1, [r5, #0]
 800b61c:	0601      	lsls	r1, r0, #24
 800b61e:	d501      	bpl.n	800b624 <_printf_i+0xec>
 800b620:	681e      	ldr	r6, [r3, #0]
 800b622:	e002      	b.n	800b62a <_printf_i+0xf2>
 800b624:	0646      	lsls	r6, r0, #25
 800b626:	d5fb      	bpl.n	800b620 <_printf_i+0xe8>
 800b628:	881e      	ldrh	r6, [r3, #0]
 800b62a:	4854      	ldr	r0, [pc, #336]	; (800b77c <_printf_i+0x244>)
 800b62c:	2f6f      	cmp	r7, #111	; 0x6f
 800b62e:	bf0c      	ite	eq
 800b630:	2308      	moveq	r3, #8
 800b632:	230a      	movne	r3, #10
 800b634:	2100      	movs	r1, #0
 800b636:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b63a:	6865      	ldr	r5, [r4, #4]
 800b63c:	60a5      	str	r5, [r4, #8]
 800b63e:	2d00      	cmp	r5, #0
 800b640:	bfa2      	ittt	ge
 800b642:	6821      	ldrge	r1, [r4, #0]
 800b644:	f021 0104 	bicge.w	r1, r1, #4
 800b648:	6021      	strge	r1, [r4, #0]
 800b64a:	b90e      	cbnz	r6, 800b650 <_printf_i+0x118>
 800b64c:	2d00      	cmp	r5, #0
 800b64e:	d04d      	beq.n	800b6ec <_printf_i+0x1b4>
 800b650:	4615      	mov	r5, r2
 800b652:	fbb6 f1f3 	udiv	r1, r6, r3
 800b656:	fb03 6711 	mls	r7, r3, r1, r6
 800b65a:	5dc7      	ldrb	r7, [r0, r7]
 800b65c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b660:	4637      	mov	r7, r6
 800b662:	42bb      	cmp	r3, r7
 800b664:	460e      	mov	r6, r1
 800b666:	d9f4      	bls.n	800b652 <_printf_i+0x11a>
 800b668:	2b08      	cmp	r3, #8
 800b66a:	d10b      	bne.n	800b684 <_printf_i+0x14c>
 800b66c:	6823      	ldr	r3, [r4, #0]
 800b66e:	07de      	lsls	r6, r3, #31
 800b670:	d508      	bpl.n	800b684 <_printf_i+0x14c>
 800b672:	6923      	ldr	r3, [r4, #16]
 800b674:	6861      	ldr	r1, [r4, #4]
 800b676:	4299      	cmp	r1, r3
 800b678:	bfde      	ittt	le
 800b67a:	2330      	movle	r3, #48	; 0x30
 800b67c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b680:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b684:	1b52      	subs	r2, r2, r5
 800b686:	6122      	str	r2, [r4, #16]
 800b688:	f8cd a000 	str.w	sl, [sp]
 800b68c:	464b      	mov	r3, r9
 800b68e:	aa03      	add	r2, sp, #12
 800b690:	4621      	mov	r1, r4
 800b692:	4640      	mov	r0, r8
 800b694:	f7ff fee2 	bl	800b45c <_printf_common>
 800b698:	3001      	adds	r0, #1
 800b69a:	d14c      	bne.n	800b736 <_printf_i+0x1fe>
 800b69c:	f04f 30ff 	mov.w	r0, #4294967295
 800b6a0:	b004      	add	sp, #16
 800b6a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6a6:	4835      	ldr	r0, [pc, #212]	; (800b77c <_printf_i+0x244>)
 800b6a8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b6ac:	6829      	ldr	r1, [r5, #0]
 800b6ae:	6823      	ldr	r3, [r4, #0]
 800b6b0:	f851 6b04 	ldr.w	r6, [r1], #4
 800b6b4:	6029      	str	r1, [r5, #0]
 800b6b6:	061d      	lsls	r5, r3, #24
 800b6b8:	d514      	bpl.n	800b6e4 <_printf_i+0x1ac>
 800b6ba:	07df      	lsls	r7, r3, #31
 800b6bc:	bf44      	itt	mi
 800b6be:	f043 0320 	orrmi.w	r3, r3, #32
 800b6c2:	6023      	strmi	r3, [r4, #0]
 800b6c4:	b91e      	cbnz	r6, 800b6ce <_printf_i+0x196>
 800b6c6:	6823      	ldr	r3, [r4, #0]
 800b6c8:	f023 0320 	bic.w	r3, r3, #32
 800b6cc:	6023      	str	r3, [r4, #0]
 800b6ce:	2310      	movs	r3, #16
 800b6d0:	e7b0      	b.n	800b634 <_printf_i+0xfc>
 800b6d2:	6823      	ldr	r3, [r4, #0]
 800b6d4:	f043 0320 	orr.w	r3, r3, #32
 800b6d8:	6023      	str	r3, [r4, #0]
 800b6da:	2378      	movs	r3, #120	; 0x78
 800b6dc:	4828      	ldr	r0, [pc, #160]	; (800b780 <_printf_i+0x248>)
 800b6de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b6e2:	e7e3      	b.n	800b6ac <_printf_i+0x174>
 800b6e4:	0659      	lsls	r1, r3, #25
 800b6e6:	bf48      	it	mi
 800b6e8:	b2b6      	uxthmi	r6, r6
 800b6ea:	e7e6      	b.n	800b6ba <_printf_i+0x182>
 800b6ec:	4615      	mov	r5, r2
 800b6ee:	e7bb      	b.n	800b668 <_printf_i+0x130>
 800b6f0:	682b      	ldr	r3, [r5, #0]
 800b6f2:	6826      	ldr	r6, [r4, #0]
 800b6f4:	6961      	ldr	r1, [r4, #20]
 800b6f6:	1d18      	adds	r0, r3, #4
 800b6f8:	6028      	str	r0, [r5, #0]
 800b6fa:	0635      	lsls	r5, r6, #24
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	d501      	bpl.n	800b704 <_printf_i+0x1cc>
 800b700:	6019      	str	r1, [r3, #0]
 800b702:	e002      	b.n	800b70a <_printf_i+0x1d2>
 800b704:	0670      	lsls	r0, r6, #25
 800b706:	d5fb      	bpl.n	800b700 <_printf_i+0x1c8>
 800b708:	8019      	strh	r1, [r3, #0]
 800b70a:	2300      	movs	r3, #0
 800b70c:	6123      	str	r3, [r4, #16]
 800b70e:	4615      	mov	r5, r2
 800b710:	e7ba      	b.n	800b688 <_printf_i+0x150>
 800b712:	682b      	ldr	r3, [r5, #0]
 800b714:	1d1a      	adds	r2, r3, #4
 800b716:	602a      	str	r2, [r5, #0]
 800b718:	681d      	ldr	r5, [r3, #0]
 800b71a:	6862      	ldr	r2, [r4, #4]
 800b71c:	2100      	movs	r1, #0
 800b71e:	4628      	mov	r0, r5
 800b720:	f7f4 fd86 	bl	8000230 <memchr>
 800b724:	b108      	cbz	r0, 800b72a <_printf_i+0x1f2>
 800b726:	1b40      	subs	r0, r0, r5
 800b728:	6060      	str	r0, [r4, #4]
 800b72a:	6863      	ldr	r3, [r4, #4]
 800b72c:	6123      	str	r3, [r4, #16]
 800b72e:	2300      	movs	r3, #0
 800b730:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b734:	e7a8      	b.n	800b688 <_printf_i+0x150>
 800b736:	6923      	ldr	r3, [r4, #16]
 800b738:	462a      	mov	r2, r5
 800b73a:	4649      	mov	r1, r9
 800b73c:	4640      	mov	r0, r8
 800b73e:	47d0      	blx	sl
 800b740:	3001      	adds	r0, #1
 800b742:	d0ab      	beq.n	800b69c <_printf_i+0x164>
 800b744:	6823      	ldr	r3, [r4, #0]
 800b746:	079b      	lsls	r3, r3, #30
 800b748:	d413      	bmi.n	800b772 <_printf_i+0x23a>
 800b74a:	68e0      	ldr	r0, [r4, #12]
 800b74c:	9b03      	ldr	r3, [sp, #12]
 800b74e:	4298      	cmp	r0, r3
 800b750:	bfb8      	it	lt
 800b752:	4618      	movlt	r0, r3
 800b754:	e7a4      	b.n	800b6a0 <_printf_i+0x168>
 800b756:	2301      	movs	r3, #1
 800b758:	4632      	mov	r2, r6
 800b75a:	4649      	mov	r1, r9
 800b75c:	4640      	mov	r0, r8
 800b75e:	47d0      	blx	sl
 800b760:	3001      	adds	r0, #1
 800b762:	d09b      	beq.n	800b69c <_printf_i+0x164>
 800b764:	3501      	adds	r5, #1
 800b766:	68e3      	ldr	r3, [r4, #12]
 800b768:	9903      	ldr	r1, [sp, #12]
 800b76a:	1a5b      	subs	r3, r3, r1
 800b76c:	42ab      	cmp	r3, r5
 800b76e:	dcf2      	bgt.n	800b756 <_printf_i+0x21e>
 800b770:	e7eb      	b.n	800b74a <_printf_i+0x212>
 800b772:	2500      	movs	r5, #0
 800b774:	f104 0619 	add.w	r6, r4, #25
 800b778:	e7f5      	b.n	800b766 <_printf_i+0x22e>
 800b77a:	bf00      	nop
 800b77c:	080102c2 	.word	0x080102c2
 800b780:	080102d3 	.word	0x080102d3

0800b784 <_scanf_float>:
 800b784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b788:	b087      	sub	sp, #28
 800b78a:	4617      	mov	r7, r2
 800b78c:	9303      	str	r3, [sp, #12]
 800b78e:	688b      	ldr	r3, [r1, #8]
 800b790:	1e5a      	subs	r2, r3, #1
 800b792:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b796:	bf83      	ittte	hi
 800b798:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b79c:	195b      	addhi	r3, r3, r5
 800b79e:	9302      	strhi	r3, [sp, #8]
 800b7a0:	2300      	movls	r3, #0
 800b7a2:	bf86      	itte	hi
 800b7a4:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b7a8:	608b      	strhi	r3, [r1, #8]
 800b7aa:	9302      	strls	r3, [sp, #8]
 800b7ac:	680b      	ldr	r3, [r1, #0]
 800b7ae:	468b      	mov	fp, r1
 800b7b0:	2500      	movs	r5, #0
 800b7b2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b7b6:	f84b 3b1c 	str.w	r3, [fp], #28
 800b7ba:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b7be:	4680      	mov	r8, r0
 800b7c0:	460c      	mov	r4, r1
 800b7c2:	465e      	mov	r6, fp
 800b7c4:	46aa      	mov	sl, r5
 800b7c6:	46a9      	mov	r9, r5
 800b7c8:	9501      	str	r5, [sp, #4]
 800b7ca:	68a2      	ldr	r2, [r4, #8]
 800b7cc:	b152      	cbz	r2, 800b7e4 <_scanf_float+0x60>
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	781b      	ldrb	r3, [r3, #0]
 800b7d2:	2b4e      	cmp	r3, #78	; 0x4e
 800b7d4:	d864      	bhi.n	800b8a0 <_scanf_float+0x11c>
 800b7d6:	2b40      	cmp	r3, #64	; 0x40
 800b7d8:	d83c      	bhi.n	800b854 <_scanf_float+0xd0>
 800b7da:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800b7de:	b2c8      	uxtb	r0, r1
 800b7e0:	280e      	cmp	r0, #14
 800b7e2:	d93a      	bls.n	800b85a <_scanf_float+0xd6>
 800b7e4:	f1b9 0f00 	cmp.w	r9, #0
 800b7e8:	d003      	beq.n	800b7f2 <_scanf_float+0x6e>
 800b7ea:	6823      	ldr	r3, [r4, #0]
 800b7ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b7f0:	6023      	str	r3, [r4, #0]
 800b7f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b7f6:	f1ba 0f01 	cmp.w	sl, #1
 800b7fa:	f200 8113 	bhi.w	800ba24 <_scanf_float+0x2a0>
 800b7fe:	455e      	cmp	r6, fp
 800b800:	f200 8105 	bhi.w	800ba0e <_scanf_float+0x28a>
 800b804:	2501      	movs	r5, #1
 800b806:	4628      	mov	r0, r5
 800b808:	b007      	add	sp, #28
 800b80a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b80e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800b812:	2a0d      	cmp	r2, #13
 800b814:	d8e6      	bhi.n	800b7e4 <_scanf_float+0x60>
 800b816:	a101      	add	r1, pc, #4	; (adr r1, 800b81c <_scanf_float+0x98>)
 800b818:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b81c:	0800b95b 	.word	0x0800b95b
 800b820:	0800b7e5 	.word	0x0800b7e5
 800b824:	0800b7e5 	.word	0x0800b7e5
 800b828:	0800b7e5 	.word	0x0800b7e5
 800b82c:	0800b9bb 	.word	0x0800b9bb
 800b830:	0800b993 	.word	0x0800b993
 800b834:	0800b7e5 	.word	0x0800b7e5
 800b838:	0800b7e5 	.word	0x0800b7e5
 800b83c:	0800b969 	.word	0x0800b969
 800b840:	0800b7e5 	.word	0x0800b7e5
 800b844:	0800b7e5 	.word	0x0800b7e5
 800b848:	0800b7e5 	.word	0x0800b7e5
 800b84c:	0800b7e5 	.word	0x0800b7e5
 800b850:	0800b921 	.word	0x0800b921
 800b854:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800b858:	e7db      	b.n	800b812 <_scanf_float+0x8e>
 800b85a:	290e      	cmp	r1, #14
 800b85c:	d8c2      	bhi.n	800b7e4 <_scanf_float+0x60>
 800b85e:	a001      	add	r0, pc, #4	; (adr r0, 800b864 <_scanf_float+0xe0>)
 800b860:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b864:	0800b913 	.word	0x0800b913
 800b868:	0800b7e5 	.word	0x0800b7e5
 800b86c:	0800b913 	.word	0x0800b913
 800b870:	0800b9a7 	.word	0x0800b9a7
 800b874:	0800b7e5 	.word	0x0800b7e5
 800b878:	0800b8c1 	.word	0x0800b8c1
 800b87c:	0800b8fd 	.word	0x0800b8fd
 800b880:	0800b8fd 	.word	0x0800b8fd
 800b884:	0800b8fd 	.word	0x0800b8fd
 800b888:	0800b8fd 	.word	0x0800b8fd
 800b88c:	0800b8fd 	.word	0x0800b8fd
 800b890:	0800b8fd 	.word	0x0800b8fd
 800b894:	0800b8fd 	.word	0x0800b8fd
 800b898:	0800b8fd 	.word	0x0800b8fd
 800b89c:	0800b8fd 	.word	0x0800b8fd
 800b8a0:	2b6e      	cmp	r3, #110	; 0x6e
 800b8a2:	d809      	bhi.n	800b8b8 <_scanf_float+0x134>
 800b8a4:	2b60      	cmp	r3, #96	; 0x60
 800b8a6:	d8b2      	bhi.n	800b80e <_scanf_float+0x8a>
 800b8a8:	2b54      	cmp	r3, #84	; 0x54
 800b8aa:	d077      	beq.n	800b99c <_scanf_float+0x218>
 800b8ac:	2b59      	cmp	r3, #89	; 0x59
 800b8ae:	d199      	bne.n	800b7e4 <_scanf_float+0x60>
 800b8b0:	2d07      	cmp	r5, #7
 800b8b2:	d197      	bne.n	800b7e4 <_scanf_float+0x60>
 800b8b4:	2508      	movs	r5, #8
 800b8b6:	e029      	b.n	800b90c <_scanf_float+0x188>
 800b8b8:	2b74      	cmp	r3, #116	; 0x74
 800b8ba:	d06f      	beq.n	800b99c <_scanf_float+0x218>
 800b8bc:	2b79      	cmp	r3, #121	; 0x79
 800b8be:	e7f6      	b.n	800b8ae <_scanf_float+0x12a>
 800b8c0:	6821      	ldr	r1, [r4, #0]
 800b8c2:	05c8      	lsls	r0, r1, #23
 800b8c4:	d51a      	bpl.n	800b8fc <_scanf_float+0x178>
 800b8c6:	9b02      	ldr	r3, [sp, #8]
 800b8c8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800b8cc:	6021      	str	r1, [r4, #0]
 800b8ce:	f109 0901 	add.w	r9, r9, #1
 800b8d2:	b11b      	cbz	r3, 800b8dc <_scanf_float+0x158>
 800b8d4:	3b01      	subs	r3, #1
 800b8d6:	3201      	adds	r2, #1
 800b8d8:	9302      	str	r3, [sp, #8]
 800b8da:	60a2      	str	r2, [r4, #8]
 800b8dc:	68a3      	ldr	r3, [r4, #8]
 800b8de:	3b01      	subs	r3, #1
 800b8e0:	60a3      	str	r3, [r4, #8]
 800b8e2:	6923      	ldr	r3, [r4, #16]
 800b8e4:	3301      	adds	r3, #1
 800b8e6:	6123      	str	r3, [r4, #16]
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	3b01      	subs	r3, #1
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	607b      	str	r3, [r7, #4]
 800b8f0:	f340 8084 	ble.w	800b9fc <_scanf_float+0x278>
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	3301      	adds	r3, #1
 800b8f8:	603b      	str	r3, [r7, #0]
 800b8fa:	e766      	b.n	800b7ca <_scanf_float+0x46>
 800b8fc:	eb1a 0f05 	cmn.w	sl, r5
 800b900:	f47f af70 	bne.w	800b7e4 <_scanf_float+0x60>
 800b904:	6822      	ldr	r2, [r4, #0]
 800b906:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800b90a:	6022      	str	r2, [r4, #0]
 800b90c:	f806 3b01 	strb.w	r3, [r6], #1
 800b910:	e7e4      	b.n	800b8dc <_scanf_float+0x158>
 800b912:	6822      	ldr	r2, [r4, #0]
 800b914:	0610      	lsls	r0, r2, #24
 800b916:	f57f af65 	bpl.w	800b7e4 <_scanf_float+0x60>
 800b91a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b91e:	e7f4      	b.n	800b90a <_scanf_float+0x186>
 800b920:	f1ba 0f00 	cmp.w	sl, #0
 800b924:	d10e      	bne.n	800b944 <_scanf_float+0x1c0>
 800b926:	f1b9 0f00 	cmp.w	r9, #0
 800b92a:	d10e      	bne.n	800b94a <_scanf_float+0x1c6>
 800b92c:	6822      	ldr	r2, [r4, #0]
 800b92e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b932:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b936:	d108      	bne.n	800b94a <_scanf_float+0x1c6>
 800b938:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b93c:	6022      	str	r2, [r4, #0]
 800b93e:	f04f 0a01 	mov.w	sl, #1
 800b942:	e7e3      	b.n	800b90c <_scanf_float+0x188>
 800b944:	f1ba 0f02 	cmp.w	sl, #2
 800b948:	d055      	beq.n	800b9f6 <_scanf_float+0x272>
 800b94a:	2d01      	cmp	r5, #1
 800b94c:	d002      	beq.n	800b954 <_scanf_float+0x1d0>
 800b94e:	2d04      	cmp	r5, #4
 800b950:	f47f af48 	bne.w	800b7e4 <_scanf_float+0x60>
 800b954:	3501      	adds	r5, #1
 800b956:	b2ed      	uxtb	r5, r5
 800b958:	e7d8      	b.n	800b90c <_scanf_float+0x188>
 800b95a:	f1ba 0f01 	cmp.w	sl, #1
 800b95e:	f47f af41 	bne.w	800b7e4 <_scanf_float+0x60>
 800b962:	f04f 0a02 	mov.w	sl, #2
 800b966:	e7d1      	b.n	800b90c <_scanf_float+0x188>
 800b968:	b97d      	cbnz	r5, 800b98a <_scanf_float+0x206>
 800b96a:	f1b9 0f00 	cmp.w	r9, #0
 800b96e:	f47f af3c 	bne.w	800b7ea <_scanf_float+0x66>
 800b972:	6822      	ldr	r2, [r4, #0]
 800b974:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b978:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b97c:	f47f af39 	bne.w	800b7f2 <_scanf_float+0x6e>
 800b980:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b984:	6022      	str	r2, [r4, #0]
 800b986:	2501      	movs	r5, #1
 800b988:	e7c0      	b.n	800b90c <_scanf_float+0x188>
 800b98a:	2d03      	cmp	r5, #3
 800b98c:	d0e2      	beq.n	800b954 <_scanf_float+0x1d0>
 800b98e:	2d05      	cmp	r5, #5
 800b990:	e7de      	b.n	800b950 <_scanf_float+0x1cc>
 800b992:	2d02      	cmp	r5, #2
 800b994:	f47f af26 	bne.w	800b7e4 <_scanf_float+0x60>
 800b998:	2503      	movs	r5, #3
 800b99a:	e7b7      	b.n	800b90c <_scanf_float+0x188>
 800b99c:	2d06      	cmp	r5, #6
 800b99e:	f47f af21 	bne.w	800b7e4 <_scanf_float+0x60>
 800b9a2:	2507      	movs	r5, #7
 800b9a4:	e7b2      	b.n	800b90c <_scanf_float+0x188>
 800b9a6:	6822      	ldr	r2, [r4, #0]
 800b9a8:	0591      	lsls	r1, r2, #22
 800b9aa:	f57f af1b 	bpl.w	800b7e4 <_scanf_float+0x60>
 800b9ae:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800b9b2:	6022      	str	r2, [r4, #0]
 800b9b4:	f8cd 9004 	str.w	r9, [sp, #4]
 800b9b8:	e7a8      	b.n	800b90c <_scanf_float+0x188>
 800b9ba:	6822      	ldr	r2, [r4, #0]
 800b9bc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800b9c0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b9c4:	d006      	beq.n	800b9d4 <_scanf_float+0x250>
 800b9c6:	0550      	lsls	r0, r2, #21
 800b9c8:	f57f af0c 	bpl.w	800b7e4 <_scanf_float+0x60>
 800b9cc:	f1b9 0f00 	cmp.w	r9, #0
 800b9d0:	f43f af0f 	beq.w	800b7f2 <_scanf_float+0x6e>
 800b9d4:	0591      	lsls	r1, r2, #22
 800b9d6:	bf58      	it	pl
 800b9d8:	9901      	ldrpl	r1, [sp, #4]
 800b9da:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b9de:	bf58      	it	pl
 800b9e0:	eba9 0101 	subpl.w	r1, r9, r1
 800b9e4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800b9e8:	bf58      	it	pl
 800b9ea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b9ee:	6022      	str	r2, [r4, #0]
 800b9f0:	f04f 0900 	mov.w	r9, #0
 800b9f4:	e78a      	b.n	800b90c <_scanf_float+0x188>
 800b9f6:	f04f 0a03 	mov.w	sl, #3
 800b9fa:	e787      	b.n	800b90c <_scanf_float+0x188>
 800b9fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ba00:	4639      	mov	r1, r7
 800ba02:	4640      	mov	r0, r8
 800ba04:	4798      	blx	r3
 800ba06:	2800      	cmp	r0, #0
 800ba08:	f43f aedf 	beq.w	800b7ca <_scanf_float+0x46>
 800ba0c:	e6ea      	b.n	800b7e4 <_scanf_float+0x60>
 800ba0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ba12:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ba16:	463a      	mov	r2, r7
 800ba18:	4640      	mov	r0, r8
 800ba1a:	4798      	blx	r3
 800ba1c:	6923      	ldr	r3, [r4, #16]
 800ba1e:	3b01      	subs	r3, #1
 800ba20:	6123      	str	r3, [r4, #16]
 800ba22:	e6ec      	b.n	800b7fe <_scanf_float+0x7a>
 800ba24:	1e6b      	subs	r3, r5, #1
 800ba26:	2b06      	cmp	r3, #6
 800ba28:	d825      	bhi.n	800ba76 <_scanf_float+0x2f2>
 800ba2a:	2d02      	cmp	r5, #2
 800ba2c:	d836      	bhi.n	800ba9c <_scanf_float+0x318>
 800ba2e:	455e      	cmp	r6, fp
 800ba30:	f67f aee8 	bls.w	800b804 <_scanf_float+0x80>
 800ba34:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ba38:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ba3c:	463a      	mov	r2, r7
 800ba3e:	4640      	mov	r0, r8
 800ba40:	4798      	blx	r3
 800ba42:	6923      	ldr	r3, [r4, #16]
 800ba44:	3b01      	subs	r3, #1
 800ba46:	6123      	str	r3, [r4, #16]
 800ba48:	e7f1      	b.n	800ba2e <_scanf_float+0x2aa>
 800ba4a:	9802      	ldr	r0, [sp, #8]
 800ba4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ba50:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800ba54:	9002      	str	r0, [sp, #8]
 800ba56:	463a      	mov	r2, r7
 800ba58:	4640      	mov	r0, r8
 800ba5a:	4798      	blx	r3
 800ba5c:	6923      	ldr	r3, [r4, #16]
 800ba5e:	3b01      	subs	r3, #1
 800ba60:	6123      	str	r3, [r4, #16]
 800ba62:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ba66:	fa5f fa8a 	uxtb.w	sl, sl
 800ba6a:	f1ba 0f02 	cmp.w	sl, #2
 800ba6e:	d1ec      	bne.n	800ba4a <_scanf_float+0x2c6>
 800ba70:	3d03      	subs	r5, #3
 800ba72:	b2ed      	uxtb	r5, r5
 800ba74:	1b76      	subs	r6, r6, r5
 800ba76:	6823      	ldr	r3, [r4, #0]
 800ba78:	05da      	lsls	r2, r3, #23
 800ba7a:	d52f      	bpl.n	800badc <_scanf_float+0x358>
 800ba7c:	055b      	lsls	r3, r3, #21
 800ba7e:	d510      	bpl.n	800baa2 <_scanf_float+0x31e>
 800ba80:	455e      	cmp	r6, fp
 800ba82:	f67f aebf 	bls.w	800b804 <_scanf_float+0x80>
 800ba86:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ba8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ba8e:	463a      	mov	r2, r7
 800ba90:	4640      	mov	r0, r8
 800ba92:	4798      	blx	r3
 800ba94:	6923      	ldr	r3, [r4, #16]
 800ba96:	3b01      	subs	r3, #1
 800ba98:	6123      	str	r3, [r4, #16]
 800ba9a:	e7f1      	b.n	800ba80 <_scanf_float+0x2fc>
 800ba9c:	46aa      	mov	sl, r5
 800ba9e:	9602      	str	r6, [sp, #8]
 800baa0:	e7df      	b.n	800ba62 <_scanf_float+0x2de>
 800baa2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800baa6:	6923      	ldr	r3, [r4, #16]
 800baa8:	2965      	cmp	r1, #101	; 0x65
 800baaa:	f103 33ff 	add.w	r3, r3, #4294967295
 800baae:	f106 35ff 	add.w	r5, r6, #4294967295
 800bab2:	6123      	str	r3, [r4, #16]
 800bab4:	d00c      	beq.n	800bad0 <_scanf_float+0x34c>
 800bab6:	2945      	cmp	r1, #69	; 0x45
 800bab8:	d00a      	beq.n	800bad0 <_scanf_float+0x34c>
 800baba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800babe:	463a      	mov	r2, r7
 800bac0:	4640      	mov	r0, r8
 800bac2:	4798      	blx	r3
 800bac4:	6923      	ldr	r3, [r4, #16]
 800bac6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800baca:	3b01      	subs	r3, #1
 800bacc:	1eb5      	subs	r5, r6, #2
 800bace:	6123      	str	r3, [r4, #16]
 800bad0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bad4:	463a      	mov	r2, r7
 800bad6:	4640      	mov	r0, r8
 800bad8:	4798      	blx	r3
 800bada:	462e      	mov	r6, r5
 800badc:	6825      	ldr	r5, [r4, #0]
 800bade:	f015 0510 	ands.w	r5, r5, #16
 800bae2:	d159      	bne.n	800bb98 <_scanf_float+0x414>
 800bae4:	7035      	strb	r5, [r6, #0]
 800bae6:	6823      	ldr	r3, [r4, #0]
 800bae8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800baec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800baf0:	d11b      	bne.n	800bb2a <_scanf_float+0x3a6>
 800baf2:	9b01      	ldr	r3, [sp, #4]
 800baf4:	454b      	cmp	r3, r9
 800baf6:	eba3 0209 	sub.w	r2, r3, r9
 800bafa:	d123      	bne.n	800bb44 <_scanf_float+0x3c0>
 800bafc:	2200      	movs	r2, #0
 800bafe:	4659      	mov	r1, fp
 800bb00:	4640      	mov	r0, r8
 800bb02:	f000 fea7 	bl	800c854 <_strtod_r>
 800bb06:	6822      	ldr	r2, [r4, #0]
 800bb08:	9b03      	ldr	r3, [sp, #12]
 800bb0a:	f012 0f02 	tst.w	r2, #2
 800bb0e:	ec57 6b10 	vmov	r6, r7, d0
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	d021      	beq.n	800bb5a <_scanf_float+0x3d6>
 800bb16:	9903      	ldr	r1, [sp, #12]
 800bb18:	1d1a      	adds	r2, r3, #4
 800bb1a:	600a      	str	r2, [r1, #0]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	e9c3 6700 	strd	r6, r7, [r3]
 800bb22:	68e3      	ldr	r3, [r4, #12]
 800bb24:	3301      	adds	r3, #1
 800bb26:	60e3      	str	r3, [r4, #12]
 800bb28:	e66d      	b.n	800b806 <_scanf_float+0x82>
 800bb2a:	9b04      	ldr	r3, [sp, #16]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d0e5      	beq.n	800bafc <_scanf_float+0x378>
 800bb30:	9905      	ldr	r1, [sp, #20]
 800bb32:	230a      	movs	r3, #10
 800bb34:	462a      	mov	r2, r5
 800bb36:	3101      	adds	r1, #1
 800bb38:	4640      	mov	r0, r8
 800bb3a:	f000 ff13 	bl	800c964 <_strtol_r>
 800bb3e:	9b04      	ldr	r3, [sp, #16]
 800bb40:	9e05      	ldr	r6, [sp, #20]
 800bb42:	1ac2      	subs	r2, r0, r3
 800bb44:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800bb48:	429e      	cmp	r6, r3
 800bb4a:	bf28      	it	cs
 800bb4c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800bb50:	4912      	ldr	r1, [pc, #72]	; (800bb9c <_scanf_float+0x418>)
 800bb52:	4630      	mov	r0, r6
 800bb54:	f000 f83c 	bl	800bbd0 <siprintf>
 800bb58:	e7d0      	b.n	800bafc <_scanf_float+0x378>
 800bb5a:	9903      	ldr	r1, [sp, #12]
 800bb5c:	f012 0f04 	tst.w	r2, #4
 800bb60:	f103 0204 	add.w	r2, r3, #4
 800bb64:	600a      	str	r2, [r1, #0]
 800bb66:	d1d9      	bne.n	800bb1c <_scanf_float+0x398>
 800bb68:	f8d3 8000 	ldr.w	r8, [r3]
 800bb6c:	ee10 2a10 	vmov	r2, s0
 800bb70:	ee10 0a10 	vmov	r0, s0
 800bb74:	463b      	mov	r3, r7
 800bb76:	4639      	mov	r1, r7
 800bb78:	f7f5 f800 	bl	8000b7c <__aeabi_dcmpun>
 800bb7c:	b128      	cbz	r0, 800bb8a <_scanf_float+0x406>
 800bb7e:	4808      	ldr	r0, [pc, #32]	; (800bba0 <_scanf_float+0x41c>)
 800bb80:	f000 f820 	bl	800bbc4 <nanf>
 800bb84:	ed88 0a00 	vstr	s0, [r8]
 800bb88:	e7cb      	b.n	800bb22 <_scanf_float+0x39e>
 800bb8a:	4630      	mov	r0, r6
 800bb8c:	4639      	mov	r1, r7
 800bb8e:	f7f5 f853 	bl	8000c38 <__aeabi_d2f>
 800bb92:	f8c8 0000 	str.w	r0, [r8]
 800bb96:	e7c4      	b.n	800bb22 <_scanf_float+0x39e>
 800bb98:	2500      	movs	r5, #0
 800bb9a:	e634      	b.n	800b806 <_scanf_float+0x82>
 800bb9c:	080102e4 	.word	0x080102e4
 800bba0:	080106f0 	.word	0x080106f0

0800bba4 <_sbrk_r>:
 800bba4:	b538      	push	{r3, r4, r5, lr}
 800bba6:	4d06      	ldr	r5, [pc, #24]	; (800bbc0 <_sbrk_r+0x1c>)
 800bba8:	2300      	movs	r3, #0
 800bbaa:	4604      	mov	r4, r0
 800bbac:	4608      	mov	r0, r1
 800bbae:	602b      	str	r3, [r5, #0]
 800bbb0:	f7f6 fcb4 	bl	800251c <_sbrk>
 800bbb4:	1c43      	adds	r3, r0, #1
 800bbb6:	d102      	bne.n	800bbbe <_sbrk_r+0x1a>
 800bbb8:	682b      	ldr	r3, [r5, #0]
 800bbba:	b103      	cbz	r3, 800bbbe <_sbrk_r+0x1a>
 800bbbc:	6023      	str	r3, [r4, #0]
 800bbbe:	bd38      	pop	{r3, r4, r5, pc}
 800bbc0:	20019e00 	.word	0x20019e00

0800bbc4 <nanf>:
 800bbc4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800bbcc <nanf+0x8>
 800bbc8:	4770      	bx	lr
 800bbca:	bf00      	nop
 800bbcc:	7fc00000 	.word	0x7fc00000

0800bbd0 <siprintf>:
 800bbd0:	b40e      	push	{r1, r2, r3}
 800bbd2:	b500      	push	{lr}
 800bbd4:	b09c      	sub	sp, #112	; 0x70
 800bbd6:	ab1d      	add	r3, sp, #116	; 0x74
 800bbd8:	9002      	str	r0, [sp, #8]
 800bbda:	9006      	str	r0, [sp, #24]
 800bbdc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bbe0:	4809      	ldr	r0, [pc, #36]	; (800bc08 <siprintf+0x38>)
 800bbe2:	9107      	str	r1, [sp, #28]
 800bbe4:	9104      	str	r1, [sp, #16]
 800bbe6:	4909      	ldr	r1, [pc, #36]	; (800bc0c <siprintf+0x3c>)
 800bbe8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbec:	9105      	str	r1, [sp, #20]
 800bbee:	6800      	ldr	r0, [r0, #0]
 800bbf0:	9301      	str	r3, [sp, #4]
 800bbf2:	a902      	add	r1, sp, #8
 800bbf4:	f002 fe04 	bl	800e800 <_svfiprintf_r>
 800bbf8:	9b02      	ldr	r3, [sp, #8]
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	701a      	strb	r2, [r3, #0]
 800bbfe:	b01c      	add	sp, #112	; 0x70
 800bc00:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc04:	b003      	add	sp, #12
 800bc06:	4770      	bx	lr
 800bc08:	200001a4 	.word	0x200001a4
 800bc0c:	ffff0208 	.word	0xffff0208

0800bc10 <sulp>:
 800bc10:	b570      	push	{r4, r5, r6, lr}
 800bc12:	4604      	mov	r4, r0
 800bc14:	460d      	mov	r5, r1
 800bc16:	ec45 4b10 	vmov	d0, r4, r5
 800bc1a:	4616      	mov	r6, r2
 800bc1c:	f002 fc30 	bl	800e480 <__ulp>
 800bc20:	ec51 0b10 	vmov	r0, r1, d0
 800bc24:	b17e      	cbz	r6, 800bc46 <sulp+0x36>
 800bc26:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bc2a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	dd09      	ble.n	800bc46 <sulp+0x36>
 800bc32:	051b      	lsls	r3, r3, #20
 800bc34:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800bc38:	2400      	movs	r4, #0
 800bc3a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800bc3e:	4622      	mov	r2, r4
 800bc40:	462b      	mov	r3, r5
 800bc42:	f7f4 fd01 	bl	8000648 <__aeabi_dmul>
 800bc46:	bd70      	pop	{r4, r5, r6, pc}

0800bc48 <_strtod_l>:
 800bc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc4c:	ed2d 8b02 	vpush	{d8}
 800bc50:	b09d      	sub	sp, #116	; 0x74
 800bc52:	461f      	mov	r7, r3
 800bc54:	2300      	movs	r3, #0
 800bc56:	9318      	str	r3, [sp, #96]	; 0x60
 800bc58:	4ba2      	ldr	r3, [pc, #648]	; (800bee4 <_strtod_l+0x29c>)
 800bc5a:	9213      	str	r2, [sp, #76]	; 0x4c
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	9305      	str	r3, [sp, #20]
 800bc60:	4604      	mov	r4, r0
 800bc62:	4618      	mov	r0, r3
 800bc64:	4688      	mov	r8, r1
 800bc66:	f7f4 fadb 	bl	8000220 <strlen>
 800bc6a:	f04f 0a00 	mov.w	sl, #0
 800bc6e:	4605      	mov	r5, r0
 800bc70:	f04f 0b00 	mov.w	fp, #0
 800bc74:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bc78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bc7a:	781a      	ldrb	r2, [r3, #0]
 800bc7c:	2a2b      	cmp	r2, #43	; 0x2b
 800bc7e:	d04e      	beq.n	800bd1e <_strtod_l+0xd6>
 800bc80:	d83b      	bhi.n	800bcfa <_strtod_l+0xb2>
 800bc82:	2a0d      	cmp	r2, #13
 800bc84:	d834      	bhi.n	800bcf0 <_strtod_l+0xa8>
 800bc86:	2a08      	cmp	r2, #8
 800bc88:	d834      	bhi.n	800bcf4 <_strtod_l+0xac>
 800bc8a:	2a00      	cmp	r2, #0
 800bc8c:	d03e      	beq.n	800bd0c <_strtod_l+0xc4>
 800bc8e:	2300      	movs	r3, #0
 800bc90:	930a      	str	r3, [sp, #40]	; 0x28
 800bc92:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800bc94:	7833      	ldrb	r3, [r6, #0]
 800bc96:	2b30      	cmp	r3, #48	; 0x30
 800bc98:	f040 80b0 	bne.w	800bdfc <_strtod_l+0x1b4>
 800bc9c:	7873      	ldrb	r3, [r6, #1]
 800bc9e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bca2:	2b58      	cmp	r3, #88	; 0x58
 800bca4:	d168      	bne.n	800bd78 <_strtod_l+0x130>
 800bca6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bca8:	9301      	str	r3, [sp, #4]
 800bcaa:	ab18      	add	r3, sp, #96	; 0x60
 800bcac:	9702      	str	r7, [sp, #8]
 800bcae:	9300      	str	r3, [sp, #0]
 800bcb0:	4a8d      	ldr	r2, [pc, #564]	; (800bee8 <_strtod_l+0x2a0>)
 800bcb2:	ab19      	add	r3, sp, #100	; 0x64
 800bcb4:	a917      	add	r1, sp, #92	; 0x5c
 800bcb6:	4620      	mov	r0, r4
 800bcb8:	f001 fd38 	bl	800d72c <__gethex>
 800bcbc:	f010 0707 	ands.w	r7, r0, #7
 800bcc0:	4605      	mov	r5, r0
 800bcc2:	d005      	beq.n	800bcd0 <_strtod_l+0x88>
 800bcc4:	2f06      	cmp	r7, #6
 800bcc6:	d12c      	bne.n	800bd22 <_strtod_l+0xda>
 800bcc8:	3601      	adds	r6, #1
 800bcca:	2300      	movs	r3, #0
 800bccc:	9617      	str	r6, [sp, #92]	; 0x5c
 800bcce:	930a      	str	r3, [sp, #40]	; 0x28
 800bcd0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	f040 8590 	bne.w	800c7f8 <_strtod_l+0xbb0>
 800bcd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bcda:	b1eb      	cbz	r3, 800bd18 <_strtod_l+0xd0>
 800bcdc:	4652      	mov	r2, sl
 800bcde:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bce2:	ec43 2b10 	vmov	d0, r2, r3
 800bce6:	b01d      	add	sp, #116	; 0x74
 800bce8:	ecbd 8b02 	vpop	{d8}
 800bcec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcf0:	2a20      	cmp	r2, #32
 800bcf2:	d1cc      	bne.n	800bc8e <_strtod_l+0x46>
 800bcf4:	3301      	adds	r3, #1
 800bcf6:	9317      	str	r3, [sp, #92]	; 0x5c
 800bcf8:	e7be      	b.n	800bc78 <_strtod_l+0x30>
 800bcfa:	2a2d      	cmp	r2, #45	; 0x2d
 800bcfc:	d1c7      	bne.n	800bc8e <_strtod_l+0x46>
 800bcfe:	2201      	movs	r2, #1
 800bd00:	920a      	str	r2, [sp, #40]	; 0x28
 800bd02:	1c5a      	adds	r2, r3, #1
 800bd04:	9217      	str	r2, [sp, #92]	; 0x5c
 800bd06:	785b      	ldrb	r3, [r3, #1]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d1c2      	bne.n	800bc92 <_strtod_l+0x4a>
 800bd0c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bd0e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	f040 856e 	bne.w	800c7f4 <_strtod_l+0xbac>
 800bd18:	4652      	mov	r2, sl
 800bd1a:	465b      	mov	r3, fp
 800bd1c:	e7e1      	b.n	800bce2 <_strtod_l+0x9a>
 800bd1e:	2200      	movs	r2, #0
 800bd20:	e7ee      	b.n	800bd00 <_strtod_l+0xb8>
 800bd22:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bd24:	b13a      	cbz	r2, 800bd36 <_strtod_l+0xee>
 800bd26:	2135      	movs	r1, #53	; 0x35
 800bd28:	a81a      	add	r0, sp, #104	; 0x68
 800bd2a:	f002 fcb4 	bl	800e696 <__copybits>
 800bd2e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bd30:	4620      	mov	r0, r4
 800bd32:	f002 f873 	bl	800de1c <_Bfree>
 800bd36:	3f01      	subs	r7, #1
 800bd38:	2f04      	cmp	r7, #4
 800bd3a:	d806      	bhi.n	800bd4a <_strtod_l+0x102>
 800bd3c:	e8df f007 	tbb	[pc, r7]
 800bd40:	1714030a 	.word	0x1714030a
 800bd44:	0a          	.byte	0x0a
 800bd45:	00          	.byte	0x00
 800bd46:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800bd4a:	0728      	lsls	r0, r5, #28
 800bd4c:	d5c0      	bpl.n	800bcd0 <_strtod_l+0x88>
 800bd4e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800bd52:	e7bd      	b.n	800bcd0 <_strtod_l+0x88>
 800bd54:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800bd58:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bd5a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800bd5e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800bd62:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bd66:	e7f0      	b.n	800bd4a <_strtod_l+0x102>
 800bd68:	f8df b180 	ldr.w	fp, [pc, #384]	; 800beec <_strtod_l+0x2a4>
 800bd6c:	e7ed      	b.n	800bd4a <_strtod_l+0x102>
 800bd6e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800bd72:	f04f 3aff 	mov.w	sl, #4294967295
 800bd76:	e7e8      	b.n	800bd4a <_strtod_l+0x102>
 800bd78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd7a:	1c5a      	adds	r2, r3, #1
 800bd7c:	9217      	str	r2, [sp, #92]	; 0x5c
 800bd7e:	785b      	ldrb	r3, [r3, #1]
 800bd80:	2b30      	cmp	r3, #48	; 0x30
 800bd82:	d0f9      	beq.n	800bd78 <_strtod_l+0x130>
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d0a3      	beq.n	800bcd0 <_strtod_l+0x88>
 800bd88:	2301      	movs	r3, #1
 800bd8a:	f04f 0900 	mov.w	r9, #0
 800bd8e:	9304      	str	r3, [sp, #16]
 800bd90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd92:	9308      	str	r3, [sp, #32]
 800bd94:	f8cd 901c 	str.w	r9, [sp, #28]
 800bd98:	464f      	mov	r7, r9
 800bd9a:	220a      	movs	r2, #10
 800bd9c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800bd9e:	7806      	ldrb	r6, [r0, #0]
 800bda0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800bda4:	b2d9      	uxtb	r1, r3
 800bda6:	2909      	cmp	r1, #9
 800bda8:	d92a      	bls.n	800be00 <_strtod_l+0x1b8>
 800bdaa:	9905      	ldr	r1, [sp, #20]
 800bdac:	462a      	mov	r2, r5
 800bdae:	f002 fe2f 	bl	800ea10 <strncmp>
 800bdb2:	b398      	cbz	r0, 800be1c <_strtod_l+0x1d4>
 800bdb4:	2000      	movs	r0, #0
 800bdb6:	4632      	mov	r2, r6
 800bdb8:	463d      	mov	r5, r7
 800bdba:	9005      	str	r0, [sp, #20]
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	2a65      	cmp	r2, #101	; 0x65
 800bdc0:	d001      	beq.n	800bdc6 <_strtod_l+0x17e>
 800bdc2:	2a45      	cmp	r2, #69	; 0x45
 800bdc4:	d118      	bne.n	800bdf8 <_strtod_l+0x1b0>
 800bdc6:	b91d      	cbnz	r5, 800bdd0 <_strtod_l+0x188>
 800bdc8:	9a04      	ldr	r2, [sp, #16]
 800bdca:	4302      	orrs	r2, r0
 800bdcc:	d09e      	beq.n	800bd0c <_strtod_l+0xc4>
 800bdce:	2500      	movs	r5, #0
 800bdd0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800bdd4:	f108 0201 	add.w	r2, r8, #1
 800bdd8:	9217      	str	r2, [sp, #92]	; 0x5c
 800bdda:	f898 2001 	ldrb.w	r2, [r8, #1]
 800bdde:	2a2b      	cmp	r2, #43	; 0x2b
 800bde0:	d075      	beq.n	800bece <_strtod_l+0x286>
 800bde2:	2a2d      	cmp	r2, #45	; 0x2d
 800bde4:	d07b      	beq.n	800bede <_strtod_l+0x296>
 800bde6:	f04f 0c00 	mov.w	ip, #0
 800bdea:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800bdee:	2909      	cmp	r1, #9
 800bdf0:	f240 8082 	bls.w	800bef8 <_strtod_l+0x2b0>
 800bdf4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bdf8:	2600      	movs	r6, #0
 800bdfa:	e09d      	b.n	800bf38 <_strtod_l+0x2f0>
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	e7c4      	b.n	800bd8a <_strtod_l+0x142>
 800be00:	2f08      	cmp	r7, #8
 800be02:	bfd8      	it	le
 800be04:	9907      	ldrle	r1, [sp, #28]
 800be06:	f100 0001 	add.w	r0, r0, #1
 800be0a:	bfda      	itte	le
 800be0c:	fb02 3301 	mlale	r3, r2, r1, r3
 800be10:	9307      	strle	r3, [sp, #28]
 800be12:	fb02 3909 	mlagt	r9, r2, r9, r3
 800be16:	3701      	adds	r7, #1
 800be18:	9017      	str	r0, [sp, #92]	; 0x5c
 800be1a:	e7bf      	b.n	800bd9c <_strtod_l+0x154>
 800be1c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800be1e:	195a      	adds	r2, r3, r5
 800be20:	9217      	str	r2, [sp, #92]	; 0x5c
 800be22:	5d5a      	ldrb	r2, [r3, r5]
 800be24:	2f00      	cmp	r7, #0
 800be26:	d037      	beq.n	800be98 <_strtod_l+0x250>
 800be28:	9005      	str	r0, [sp, #20]
 800be2a:	463d      	mov	r5, r7
 800be2c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800be30:	2b09      	cmp	r3, #9
 800be32:	d912      	bls.n	800be5a <_strtod_l+0x212>
 800be34:	2301      	movs	r3, #1
 800be36:	e7c2      	b.n	800bdbe <_strtod_l+0x176>
 800be38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800be3a:	1c5a      	adds	r2, r3, #1
 800be3c:	9217      	str	r2, [sp, #92]	; 0x5c
 800be3e:	785a      	ldrb	r2, [r3, #1]
 800be40:	3001      	adds	r0, #1
 800be42:	2a30      	cmp	r2, #48	; 0x30
 800be44:	d0f8      	beq.n	800be38 <_strtod_l+0x1f0>
 800be46:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800be4a:	2b08      	cmp	r3, #8
 800be4c:	f200 84d9 	bhi.w	800c802 <_strtod_l+0xbba>
 800be50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800be52:	9005      	str	r0, [sp, #20]
 800be54:	2000      	movs	r0, #0
 800be56:	9308      	str	r3, [sp, #32]
 800be58:	4605      	mov	r5, r0
 800be5a:	3a30      	subs	r2, #48	; 0x30
 800be5c:	f100 0301 	add.w	r3, r0, #1
 800be60:	d014      	beq.n	800be8c <_strtod_l+0x244>
 800be62:	9905      	ldr	r1, [sp, #20]
 800be64:	4419      	add	r1, r3
 800be66:	9105      	str	r1, [sp, #20]
 800be68:	462b      	mov	r3, r5
 800be6a:	eb00 0e05 	add.w	lr, r0, r5
 800be6e:	210a      	movs	r1, #10
 800be70:	4573      	cmp	r3, lr
 800be72:	d113      	bne.n	800be9c <_strtod_l+0x254>
 800be74:	182b      	adds	r3, r5, r0
 800be76:	2b08      	cmp	r3, #8
 800be78:	f105 0501 	add.w	r5, r5, #1
 800be7c:	4405      	add	r5, r0
 800be7e:	dc1c      	bgt.n	800beba <_strtod_l+0x272>
 800be80:	9907      	ldr	r1, [sp, #28]
 800be82:	230a      	movs	r3, #10
 800be84:	fb03 2301 	mla	r3, r3, r1, r2
 800be88:	9307      	str	r3, [sp, #28]
 800be8a:	2300      	movs	r3, #0
 800be8c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800be8e:	1c51      	adds	r1, r2, #1
 800be90:	9117      	str	r1, [sp, #92]	; 0x5c
 800be92:	7852      	ldrb	r2, [r2, #1]
 800be94:	4618      	mov	r0, r3
 800be96:	e7c9      	b.n	800be2c <_strtod_l+0x1e4>
 800be98:	4638      	mov	r0, r7
 800be9a:	e7d2      	b.n	800be42 <_strtod_l+0x1fa>
 800be9c:	2b08      	cmp	r3, #8
 800be9e:	dc04      	bgt.n	800beaa <_strtod_l+0x262>
 800bea0:	9e07      	ldr	r6, [sp, #28]
 800bea2:	434e      	muls	r6, r1
 800bea4:	9607      	str	r6, [sp, #28]
 800bea6:	3301      	adds	r3, #1
 800bea8:	e7e2      	b.n	800be70 <_strtod_l+0x228>
 800beaa:	f103 0c01 	add.w	ip, r3, #1
 800beae:	f1bc 0f10 	cmp.w	ip, #16
 800beb2:	bfd8      	it	le
 800beb4:	fb01 f909 	mulle.w	r9, r1, r9
 800beb8:	e7f5      	b.n	800bea6 <_strtod_l+0x25e>
 800beba:	2d10      	cmp	r5, #16
 800bebc:	bfdc      	itt	le
 800bebe:	230a      	movle	r3, #10
 800bec0:	fb03 2909 	mlale	r9, r3, r9, r2
 800bec4:	e7e1      	b.n	800be8a <_strtod_l+0x242>
 800bec6:	2300      	movs	r3, #0
 800bec8:	9305      	str	r3, [sp, #20]
 800beca:	2301      	movs	r3, #1
 800becc:	e77c      	b.n	800bdc8 <_strtod_l+0x180>
 800bece:	f04f 0c00 	mov.w	ip, #0
 800bed2:	f108 0202 	add.w	r2, r8, #2
 800bed6:	9217      	str	r2, [sp, #92]	; 0x5c
 800bed8:	f898 2002 	ldrb.w	r2, [r8, #2]
 800bedc:	e785      	b.n	800bdea <_strtod_l+0x1a2>
 800bede:	f04f 0c01 	mov.w	ip, #1
 800bee2:	e7f6      	b.n	800bed2 <_strtod_l+0x28a>
 800bee4:	08010538 	.word	0x08010538
 800bee8:	080102ec 	.word	0x080102ec
 800beec:	7ff00000 	.word	0x7ff00000
 800bef0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bef2:	1c51      	adds	r1, r2, #1
 800bef4:	9117      	str	r1, [sp, #92]	; 0x5c
 800bef6:	7852      	ldrb	r2, [r2, #1]
 800bef8:	2a30      	cmp	r2, #48	; 0x30
 800befa:	d0f9      	beq.n	800bef0 <_strtod_l+0x2a8>
 800befc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800bf00:	2908      	cmp	r1, #8
 800bf02:	f63f af79 	bhi.w	800bdf8 <_strtod_l+0x1b0>
 800bf06:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800bf0a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bf0c:	9206      	str	r2, [sp, #24]
 800bf0e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bf10:	1c51      	adds	r1, r2, #1
 800bf12:	9117      	str	r1, [sp, #92]	; 0x5c
 800bf14:	7852      	ldrb	r2, [r2, #1]
 800bf16:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800bf1a:	2e09      	cmp	r6, #9
 800bf1c:	d937      	bls.n	800bf8e <_strtod_l+0x346>
 800bf1e:	9e06      	ldr	r6, [sp, #24]
 800bf20:	1b89      	subs	r1, r1, r6
 800bf22:	2908      	cmp	r1, #8
 800bf24:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800bf28:	dc02      	bgt.n	800bf30 <_strtod_l+0x2e8>
 800bf2a:	4576      	cmp	r6, lr
 800bf2c:	bfa8      	it	ge
 800bf2e:	4676      	movge	r6, lr
 800bf30:	f1bc 0f00 	cmp.w	ip, #0
 800bf34:	d000      	beq.n	800bf38 <_strtod_l+0x2f0>
 800bf36:	4276      	negs	r6, r6
 800bf38:	2d00      	cmp	r5, #0
 800bf3a:	d14d      	bne.n	800bfd8 <_strtod_l+0x390>
 800bf3c:	9904      	ldr	r1, [sp, #16]
 800bf3e:	4301      	orrs	r1, r0
 800bf40:	f47f aec6 	bne.w	800bcd0 <_strtod_l+0x88>
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	f47f aee1 	bne.w	800bd0c <_strtod_l+0xc4>
 800bf4a:	2a69      	cmp	r2, #105	; 0x69
 800bf4c:	d027      	beq.n	800bf9e <_strtod_l+0x356>
 800bf4e:	dc24      	bgt.n	800bf9a <_strtod_l+0x352>
 800bf50:	2a49      	cmp	r2, #73	; 0x49
 800bf52:	d024      	beq.n	800bf9e <_strtod_l+0x356>
 800bf54:	2a4e      	cmp	r2, #78	; 0x4e
 800bf56:	f47f aed9 	bne.w	800bd0c <_strtod_l+0xc4>
 800bf5a:	499f      	ldr	r1, [pc, #636]	; (800c1d8 <_strtod_l+0x590>)
 800bf5c:	a817      	add	r0, sp, #92	; 0x5c
 800bf5e:	f001 fe3d 	bl	800dbdc <__match>
 800bf62:	2800      	cmp	r0, #0
 800bf64:	f43f aed2 	beq.w	800bd0c <_strtod_l+0xc4>
 800bf68:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bf6a:	781b      	ldrb	r3, [r3, #0]
 800bf6c:	2b28      	cmp	r3, #40	; 0x28
 800bf6e:	d12d      	bne.n	800bfcc <_strtod_l+0x384>
 800bf70:	499a      	ldr	r1, [pc, #616]	; (800c1dc <_strtod_l+0x594>)
 800bf72:	aa1a      	add	r2, sp, #104	; 0x68
 800bf74:	a817      	add	r0, sp, #92	; 0x5c
 800bf76:	f001 fe45 	bl	800dc04 <__hexnan>
 800bf7a:	2805      	cmp	r0, #5
 800bf7c:	d126      	bne.n	800bfcc <_strtod_l+0x384>
 800bf7e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bf80:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800bf84:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800bf88:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800bf8c:	e6a0      	b.n	800bcd0 <_strtod_l+0x88>
 800bf8e:	210a      	movs	r1, #10
 800bf90:	fb01 2e0e 	mla	lr, r1, lr, r2
 800bf94:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800bf98:	e7b9      	b.n	800bf0e <_strtod_l+0x2c6>
 800bf9a:	2a6e      	cmp	r2, #110	; 0x6e
 800bf9c:	e7db      	b.n	800bf56 <_strtod_l+0x30e>
 800bf9e:	4990      	ldr	r1, [pc, #576]	; (800c1e0 <_strtod_l+0x598>)
 800bfa0:	a817      	add	r0, sp, #92	; 0x5c
 800bfa2:	f001 fe1b 	bl	800dbdc <__match>
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	f43f aeb0 	beq.w	800bd0c <_strtod_l+0xc4>
 800bfac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bfae:	498d      	ldr	r1, [pc, #564]	; (800c1e4 <_strtod_l+0x59c>)
 800bfb0:	3b01      	subs	r3, #1
 800bfb2:	a817      	add	r0, sp, #92	; 0x5c
 800bfb4:	9317      	str	r3, [sp, #92]	; 0x5c
 800bfb6:	f001 fe11 	bl	800dbdc <__match>
 800bfba:	b910      	cbnz	r0, 800bfc2 <_strtod_l+0x37a>
 800bfbc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bfbe:	3301      	adds	r3, #1
 800bfc0:	9317      	str	r3, [sp, #92]	; 0x5c
 800bfc2:	f8df b230 	ldr.w	fp, [pc, #560]	; 800c1f4 <_strtod_l+0x5ac>
 800bfc6:	f04f 0a00 	mov.w	sl, #0
 800bfca:	e681      	b.n	800bcd0 <_strtod_l+0x88>
 800bfcc:	4886      	ldr	r0, [pc, #536]	; (800c1e8 <_strtod_l+0x5a0>)
 800bfce:	f002 fd17 	bl	800ea00 <nan>
 800bfd2:	ec5b ab10 	vmov	sl, fp, d0
 800bfd6:	e67b      	b.n	800bcd0 <_strtod_l+0x88>
 800bfd8:	9b05      	ldr	r3, [sp, #20]
 800bfda:	9807      	ldr	r0, [sp, #28]
 800bfdc:	1af3      	subs	r3, r6, r3
 800bfde:	2f00      	cmp	r7, #0
 800bfe0:	bf08      	it	eq
 800bfe2:	462f      	moveq	r7, r5
 800bfe4:	2d10      	cmp	r5, #16
 800bfe6:	9306      	str	r3, [sp, #24]
 800bfe8:	46a8      	mov	r8, r5
 800bfea:	bfa8      	it	ge
 800bfec:	f04f 0810 	movge.w	r8, #16
 800bff0:	f7f4 fab0 	bl	8000554 <__aeabi_ui2d>
 800bff4:	2d09      	cmp	r5, #9
 800bff6:	4682      	mov	sl, r0
 800bff8:	468b      	mov	fp, r1
 800bffa:	dd13      	ble.n	800c024 <_strtod_l+0x3dc>
 800bffc:	4b7b      	ldr	r3, [pc, #492]	; (800c1ec <_strtod_l+0x5a4>)
 800bffe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c002:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c006:	f7f4 fb1f 	bl	8000648 <__aeabi_dmul>
 800c00a:	4682      	mov	sl, r0
 800c00c:	4648      	mov	r0, r9
 800c00e:	468b      	mov	fp, r1
 800c010:	f7f4 faa0 	bl	8000554 <__aeabi_ui2d>
 800c014:	4602      	mov	r2, r0
 800c016:	460b      	mov	r3, r1
 800c018:	4650      	mov	r0, sl
 800c01a:	4659      	mov	r1, fp
 800c01c:	f7f4 f95e 	bl	80002dc <__adddf3>
 800c020:	4682      	mov	sl, r0
 800c022:	468b      	mov	fp, r1
 800c024:	2d0f      	cmp	r5, #15
 800c026:	dc38      	bgt.n	800c09a <_strtod_l+0x452>
 800c028:	9b06      	ldr	r3, [sp, #24]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	f43f ae50 	beq.w	800bcd0 <_strtod_l+0x88>
 800c030:	dd24      	ble.n	800c07c <_strtod_l+0x434>
 800c032:	2b16      	cmp	r3, #22
 800c034:	dc0b      	bgt.n	800c04e <_strtod_l+0x406>
 800c036:	496d      	ldr	r1, [pc, #436]	; (800c1ec <_strtod_l+0x5a4>)
 800c038:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c03c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c040:	4652      	mov	r2, sl
 800c042:	465b      	mov	r3, fp
 800c044:	f7f4 fb00 	bl	8000648 <__aeabi_dmul>
 800c048:	4682      	mov	sl, r0
 800c04a:	468b      	mov	fp, r1
 800c04c:	e640      	b.n	800bcd0 <_strtod_l+0x88>
 800c04e:	9a06      	ldr	r2, [sp, #24]
 800c050:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c054:	4293      	cmp	r3, r2
 800c056:	db20      	blt.n	800c09a <_strtod_l+0x452>
 800c058:	4c64      	ldr	r4, [pc, #400]	; (800c1ec <_strtod_l+0x5a4>)
 800c05a:	f1c5 050f 	rsb	r5, r5, #15
 800c05e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c062:	4652      	mov	r2, sl
 800c064:	465b      	mov	r3, fp
 800c066:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c06a:	f7f4 faed 	bl	8000648 <__aeabi_dmul>
 800c06e:	9b06      	ldr	r3, [sp, #24]
 800c070:	1b5d      	subs	r5, r3, r5
 800c072:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c076:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c07a:	e7e3      	b.n	800c044 <_strtod_l+0x3fc>
 800c07c:	9b06      	ldr	r3, [sp, #24]
 800c07e:	3316      	adds	r3, #22
 800c080:	db0b      	blt.n	800c09a <_strtod_l+0x452>
 800c082:	9b05      	ldr	r3, [sp, #20]
 800c084:	1b9e      	subs	r6, r3, r6
 800c086:	4b59      	ldr	r3, [pc, #356]	; (800c1ec <_strtod_l+0x5a4>)
 800c088:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800c08c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c090:	4650      	mov	r0, sl
 800c092:	4659      	mov	r1, fp
 800c094:	f7f4 fc02 	bl	800089c <__aeabi_ddiv>
 800c098:	e7d6      	b.n	800c048 <_strtod_l+0x400>
 800c09a:	9b06      	ldr	r3, [sp, #24]
 800c09c:	eba5 0808 	sub.w	r8, r5, r8
 800c0a0:	4498      	add	r8, r3
 800c0a2:	f1b8 0f00 	cmp.w	r8, #0
 800c0a6:	dd74      	ble.n	800c192 <_strtod_l+0x54a>
 800c0a8:	f018 030f 	ands.w	r3, r8, #15
 800c0ac:	d00a      	beq.n	800c0c4 <_strtod_l+0x47c>
 800c0ae:	494f      	ldr	r1, [pc, #316]	; (800c1ec <_strtod_l+0x5a4>)
 800c0b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c0b4:	4652      	mov	r2, sl
 800c0b6:	465b      	mov	r3, fp
 800c0b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c0bc:	f7f4 fac4 	bl	8000648 <__aeabi_dmul>
 800c0c0:	4682      	mov	sl, r0
 800c0c2:	468b      	mov	fp, r1
 800c0c4:	f038 080f 	bics.w	r8, r8, #15
 800c0c8:	d04f      	beq.n	800c16a <_strtod_l+0x522>
 800c0ca:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c0ce:	dd22      	ble.n	800c116 <_strtod_l+0x4ce>
 800c0d0:	2500      	movs	r5, #0
 800c0d2:	462e      	mov	r6, r5
 800c0d4:	9507      	str	r5, [sp, #28]
 800c0d6:	9505      	str	r5, [sp, #20]
 800c0d8:	2322      	movs	r3, #34	; 0x22
 800c0da:	f8df b118 	ldr.w	fp, [pc, #280]	; 800c1f4 <_strtod_l+0x5ac>
 800c0de:	6023      	str	r3, [r4, #0]
 800c0e0:	f04f 0a00 	mov.w	sl, #0
 800c0e4:	9b07      	ldr	r3, [sp, #28]
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	f43f adf2 	beq.w	800bcd0 <_strtod_l+0x88>
 800c0ec:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c0ee:	4620      	mov	r0, r4
 800c0f0:	f001 fe94 	bl	800de1c <_Bfree>
 800c0f4:	9905      	ldr	r1, [sp, #20]
 800c0f6:	4620      	mov	r0, r4
 800c0f8:	f001 fe90 	bl	800de1c <_Bfree>
 800c0fc:	4631      	mov	r1, r6
 800c0fe:	4620      	mov	r0, r4
 800c100:	f001 fe8c 	bl	800de1c <_Bfree>
 800c104:	9907      	ldr	r1, [sp, #28]
 800c106:	4620      	mov	r0, r4
 800c108:	f001 fe88 	bl	800de1c <_Bfree>
 800c10c:	4629      	mov	r1, r5
 800c10e:	4620      	mov	r0, r4
 800c110:	f001 fe84 	bl	800de1c <_Bfree>
 800c114:	e5dc      	b.n	800bcd0 <_strtod_l+0x88>
 800c116:	4b36      	ldr	r3, [pc, #216]	; (800c1f0 <_strtod_l+0x5a8>)
 800c118:	9304      	str	r3, [sp, #16]
 800c11a:	2300      	movs	r3, #0
 800c11c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c120:	4650      	mov	r0, sl
 800c122:	4659      	mov	r1, fp
 800c124:	4699      	mov	r9, r3
 800c126:	f1b8 0f01 	cmp.w	r8, #1
 800c12a:	dc21      	bgt.n	800c170 <_strtod_l+0x528>
 800c12c:	b10b      	cbz	r3, 800c132 <_strtod_l+0x4ea>
 800c12e:	4682      	mov	sl, r0
 800c130:	468b      	mov	fp, r1
 800c132:	4b2f      	ldr	r3, [pc, #188]	; (800c1f0 <_strtod_l+0x5a8>)
 800c134:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c138:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c13c:	4652      	mov	r2, sl
 800c13e:	465b      	mov	r3, fp
 800c140:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c144:	f7f4 fa80 	bl	8000648 <__aeabi_dmul>
 800c148:	4b2a      	ldr	r3, [pc, #168]	; (800c1f4 <_strtod_l+0x5ac>)
 800c14a:	460a      	mov	r2, r1
 800c14c:	400b      	ands	r3, r1
 800c14e:	492a      	ldr	r1, [pc, #168]	; (800c1f8 <_strtod_l+0x5b0>)
 800c150:	428b      	cmp	r3, r1
 800c152:	4682      	mov	sl, r0
 800c154:	d8bc      	bhi.n	800c0d0 <_strtod_l+0x488>
 800c156:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c15a:	428b      	cmp	r3, r1
 800c15c:	bf86      	itte	hi
 800c15e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800c1fc <_strtod_l+0x5b4>
 800c162:	f04f 3aff 	movhi.w	sl, #4294967295
 800c166:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c16a:	2300      	movs	r3, #0
 800c16c:	9304      	str	r3, [sp, #16]
 800c16e:	e084      	b.n	800c27a <_strtod_l+0x632>
 800c170:	f018 0f01 	tst.w	r8, #1
 800c174:	d005      	beq.n	800c182 <_strtod_l+0x53a>
 800c176:	9b04      	ldr	r3, [sp, #16]
 800c178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c17c:	f7f4 fa64 	bl	8000648 <__aeabi_dmul>
 800c180:	2301      	movs	r3, #1
 800c182:	9a04      	ldr	r2, [sp, #16]
 800c184:	3208      	adds	r2, #8
 800c186:	f109 0901 	add.w	r9, r9, #1
 800c18a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c18e:	9204      	str	r2, [sp, #16]
 800c190:	e7c9      	b.n	800c126 <_strtod_l+0x4de>
 800c192:	d0ea      	beq.n	800c16a <_strtod_l+0x522>
 800c194:	f1c8 0800 	rsb	r8, r8, #0
 800c198:	f018 020f 	ands.w	r2, r8, #15
 800c19c:	d00a      	beq.n	800c1b4 <_strtod_l+0x56c>
 800c19e:	4b13      	ldr	r3, [pc, #76]	; (800c1ec <_strtod_l+0x5a4>)
 800c1a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c1a4:	4650      	mov	r0, sl
 800c1a6:	4659      	mov	r1, fp
 800c1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ac:	f7f4 fb76 	bl	800089c <__aeabi_ddiv>
 800c1b0:	4682      	mov	sl, r0
 800c1b2:	468b      	mov	fp, r1
 800c1b4:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c1b8:	d0d7      	beq.n	800c16a <_strtod_l+0x522>
 800c1ba:	f1b8 0f1f 	cmp.w	r8, #31
 800c1be:	dd1f      	ble.n	800c200 <_strtod_l+0x5b8>
 800c1c0:	2500      	movs	r5, #0
 800c1c2:	462e      	mov	r6, r5
 800c1c4:	9507      	str	r5, [sp, #28]
 800c1c6:	9505      	str	r5, [sp, #20]
 800c1c8:	2322      	movs	r3, #34	; 0x22
 800c1ca:	f04f 0a00 	mov.w	sl, #0
 800c1ce:	f04f 0b00 	mov.w	fp, #0
 800c1d2:	6023      	str	r3, [r4, #0]
 800c1d4:	e786      	b.n	800c0e4 <_strtod_l+0x49c>
 800c1d6:	bf00      	nop
 800c1d8:	080102bd 	.word	0x080102bd
 800c1dc:	08010300 	.word	0x08010300
 800c1e0:	080102b5 	.word	0x080102b5
 800c1e4:	08010444 	.word	0x08010444
 800c1e8:	080106f0 	.word	0x080106f0
 800c1ec:	080105d0 	.word	0x080105d0
 800c1f0:	080105a8 	.word	0x080105a8
 800c1f4:	7ff00000 	.word	0x7ff00000
 800c1f8:	7ca00000 	.word	0x7ca00000
 800c1fc:	7fefffff 	.word	0x7fefffff
 800c200:	f018 0310 	ands.w	r3, r8, #16
 800c204:	bf18      	it	ne
 800c206:	236a      	movne	r3, #106	; 0x6a
 800c208:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800c5b8 <_strtod_l+0x970>
 800c20c:	9304      	str	r3, [sp, #16]
 800c20e:	4650      	mov	r0, sl
 800c210:	4659      	mov	r1, fp
 800c212:	2300      	movs	r3, #0
 800c214:	f018 0f01 	tst.w	r8, #1
 800c218:	d004      	beq.n	800c224 <_strtod_l+0x5dc>
 800c21a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c21e:	f7f4 fa13 	bl	8000648 <__aeabi_dmul>
 800c222:	2301      	movs	r3, #1
 800c224:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c228:	f109 0908 	add.w	r9, r9, #8
 800c22c:	d1f2      	bne.n	800c214 <_strtod_l+0x5cc>
 800c22e:	b10b      	cbz	r3, 800c234 <_strtod_l+0x5ec>
 800c230:	4682      	mov	sl, r0
 800c232:	468b      	mov	fp, r1
 800c234:	9b04      	ldr	r3, [sp, #16]
 800c236:	b1c3      	cbz	r3, 800c26a <_strtod_l+0x622>
 800c238:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c23c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c240:	2b00      	cmp	r3, #0
 800c242:	4659      	mov	r1, fp
 800c244:	dd11      	ble.n	800c26a <_strtod_l+0x622>
 800c246:	2b1f      	cmp	r3, #31
 800c248:	f340 8124 	ble.w	800c494 <_strtod_l+0x84c>
 800c24c:	2b34      	cmp	r3, #52	; 0x34
 800c24e:	bfde      	ittt	le
 800c250:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c254:	f04f 33ff 	movle.w	r3, #4294967295
 800c258:	fa03 f202 	lslle.w	r2, r3, r2
 800c25c:	f04f 0a00 	mov.w	sl, #0
 800c260:	bfcc      	ite	gt
 800c262:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c266:	ea02 0b01 	andle.w	fp, r2, r1
 800c26a:	2200      	movs	r2, #0
 800c26c:	2300      	movs	r3, #0
 800c26e:	4650      	mov	r0, sl
 800c270:	4659      	mov	r1, fp
 800c272:	f7f4 fc51 	bl	8000b18 <__aeabi_dcmpeq>
 800c276:	2800      	cmp	r0, #0
 800c278:	d1a2      	bne.n	800c1c0 <_strtod_l+0x578>
 800c27a:	9b07      	ldr	r3, [sp, #28]
 800c27c:	9300      	str	r3, [sp, #0]
 800c27e:	9908      	ldr	r1, [sp, #32]
 800c280:	462b      	mov	r3, r5
 800c282:	463a      	mov	r2, r7
 800c284:	4620      	mov	r0, r4
 800c286:	f001 fe31 	bl	800deec <__s2b>
 800c28a:	9007      	str	r0, [sp, #28]
 800c28c:	2800      	cmp	r0, #0
 800c28e:	f43f af1f 	beq.w	800c0d0 <_strtod_l+0x488>
 800c292:	9b05      	ldr	r3, [sp, #20]
 800c294:	1b9e      	subs	r6, r3, r6
 800c296:	9b06      	ldr	r3, [sp, #24]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	bfb4      	ite	lt
 800c29c:	4633      	movlt	r3, r6
 800c29e:	2300      	movge	r3, #0
 800c2a0:	930c      	str	r3, [sp, #48]	; 0x30
 800c2a2:	9b06      	ldr	r3, [sp, #24]
 800c2a4:	2500      	movs	r5, #0
 800c2a6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c2aa:	9312      	str	r3, [sp, #72]	; 0x48
 800c2ac:	462e      	mov	r6, r5
 800c2ae:	9b07      	ldr	r3, [sp, #28]
 800c2b0:	4620      	mov	r0, r4
 800c2b2:	6859      	ldr	r1, [r3, #4]
 800c2b4:	f001 fd72 	bl	800dd9c <_Balloc>
 800c2b8:	9005      	str	r0, [sp, #20]
 800c2ba:	2800      	cmp	r0, #0
 800c2bc:	f43f af0c 	beq.w	800c0d8 <_strtod_l+0x490>
 800c2c0:	9b07      	ldr	r3, [sp, #28]
 800c2c2:	691a      	ldr	r2, [r3, #16]
 800c2c4:	3202      	adds	r2, #2
 800c2c6:	f103 010c 	add.w	r1, r3, #12
 800c2ca:	0092      	lsls	r2, r2, #2
 800c2cc:	300c      	adds	r0, #12
 800c2ce:	f001 fd4b 	bl	800dd68 <memcpy>
 800c2d2:	ec4b ab10 	vmov	d0, sl, fp
 800c2d6:	aa1a      	add	r2, sp, #104	; 0x68
 800c2d8:	a919      	add	r1, sp, #100	; 0x64
 800c2da:	4620      	mov	r0, r4
 800c2dc:	f002 f94c 	bl	800e578 <__d2b>
 800c2e0:	ec4b ab18 	vmov	d8, sl, fp
 800c2e4:	9018      	str	r0, [sp, #96]	; 0x60
 800c2e6:	2800      	cmp	r0, #0
 800c2e8:	f43f aef6 	beq.w	800c0d8 <_strtod_l+0x490>
 800c2ec:	2101      	movs	r1, #1
 800c2ee:	4620      	mov	r0, r4
 800c2f0:	f001 fe96 	bl	800e020 <__i2b>
 800c2f4:	4606      	mov	r6, r0
 800c2f6:	2800      	cmp	r0, #0
 800c2f8:	f43f aeee 	beq.w	800c0d8 <_strtod_l+0x490>
 800c2fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c2fe:	9904      	ldr	r1, [sp, #16]
 800c300:	2b00      	cmp	r3, #0
 800c302:	bfab      	itete	ge
 800c304:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800c306:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800c308:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c30a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800c30e:	bfac      	ite	ge
 800c310:	eb03 0902 	addge.w	r9, r3, r2
 800c314:	1ad7      	sublt	r7, r2, r3
 800c316:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c318:	eba3 0801 	sub.w	r8, r3, r1
 800c31c:	4490      	add	r8, r2
 800c31e:	4ba1      	ldr	r3, [pc, #644]	; (800c5a4 <_strtod_l+0x95c>)
 800c320:	f108 38ff 	add.w	r8, r8, #4294967295
 800c324:	4598      	cmp	r8, r3
 800c326:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c32a:	f280 80c7 	bge.w	800c4bc <_strtod_l+0x874>
 800c32e:	eba3 0308 	sub.w	r3, r3, r8
 800c332:	2b1f      	cmp	r3, #31
 800c334:	eba2 0203 	sub.w	r2, r2, r3
 800c338:	f04f 0101 	mov.w	r1, #1
 800c33c:	f300 80b1 	bgt.w	800c4a2 <_strtod_l+0x85a>
 800c340:	fa01 f303 	lsl.w	r3, r1, r3
 800c344:	930d      	str	r3, [sp, #52]	; 0x34
 800c346:	2300      	movs	r3, #0
 800c348:	9308      	str	r3, [sp, #32]
 800c34a:	eb09 0802 	add.w	r8, r9, r2
 800c34e:	9b04      	ldr	r3, [sp, #16]
 800c350:	45c1      	cmp	r9, r8
 800c352:	4417      	add	r7, r2
 800c354:	441f      	add	r7, r3
 800c356:	464b      	mov	r3, r9
 800c358:	bfa8      	it	ge
 800c35a:	4643      	movge	r3, r8
 800c35c:	42bb      	cmp	r3, r7
 800c35e:	bfa8      	it	ge
 800c360:	463b      	movge	r3, r7
 800c362:	2b00      	cmp	r3, #0
 800c364:	bfc2      	ittt	gt
 800c366:	eba8 0803 	subgt.w	r8, r8, r3
 800c36a:	1aff      	subgt	r7, r7, r3
 800c36c:	eba9 0903 	subgt.w	r9, r9, r3
 800c370:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c372:	2b00      	cmp	r3, #0
 800c374:	dd17      	ble.n	800c3a6 <_strtod_l+0x75e>
 800c376:	4631      	mov	r1, r6
 800c378:	461a      	mov	r2, r3
 800c37a:	4620      	mov	r0, r4
 800c37c:	f001 ff10 	bl	800e1a0 <__pow5mult>
 800c380:	4606      	mov	r6, r0
 800c382:	2800      	cmp	r0, #0
 800c384:	f43f aea8 	beq.w	800c0d8 <_strtod_l+0x490>
 800c388:	4601      	mov	r1, r0
 800c38a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c38c:	4620      	mov	r0, r4
 800c38e:	f001 fe5d 	bl	800e04c <__multiply>
 800c392:	900b      	str	r0, [sp, #44]	; 0x2c
 800c394:	2800      	cmp	r0, #0
 800c396:	f43f ae9f 	beq.w	800c0d8 <_strtod_l+0x490>
 800c39a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c39c:	4620      	mov	r0, r4
 800c39e:	f001 fd3d 	bl	800de1c <_Bfree>
 800c3a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c3a4:	9318      	str	r3, [sp, #96]	; 0x60
 800c3a6:	f1b8 0f00 	cmp.w	r8, #0
 800c3aa:	f300 808c 	bgt.w	800c4c6 <_strtod_l+0x87e>
 800c3ae:	9b06      	ldr	r3, [sp, #24]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	dd08      	ble.n	800c3c6 <_strtod_l+0x77e>
 800c3b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c3b6:	9905      	ldr	r1, [sp, #20]
 800c3b8:	4620      	mov	r0, r4
 800c3ba:	f001 fef1 	bl	800e1a0 <__pow5mult>
 800c3be:	9005      	str	r0, [sp, #20]
 800c3c0:	2800      	cmp	r0, #0
 800c3c2:	f43f ae89 	beq.w	800c0d8 <_strtod_l+0x490>
 800c3c6:	2f00      	cmp	r7, #0
 800c3c8:	dd08      	ble.n	800c3dc <_strtod_l+0x794>
 800c3ca:	9905      	ldr	r1, [sp, #20]
 800c3cc:	463a      	mov	r2, r7
 800c3ce:	4620      	mov	r0, r4
 800c3d0:	f001 ff40 	bl	800e254 <__lshift>
 800c3d4:	9005      	str	r0, [sp, #20]
 800c3d6:	2800      	cmp	r0, #0
 800c3d8:	f43f ae7e 	beq.w	800c0d8 <_strtod_l+0x490>
 800c3dc:	f1b9 0f00 	cmp.w	r9, #0
 800c3e0:	dd08      	ble.n	800c3f4 <_strtod_l+0x7ac>
 800c3e2:	4631      	mov	r1, r6
 800c3e4:	464a      	mov	r2, r9
 800c3e6:	4620      	mov	r0, r4
 800c3e8:	f001 ff34 	bl	800e254 <__lshift>
 800c3ec:	4606      	mov	r6, r0
 800c3ee:	2800      	cmp	r0, #0
 800c3f0:	f43f ae72 	beq.w	800c0d8 <_strtod_l+0x490>
 800c3f4:	9a05      	ldr	r2, [sp, #20]
 800c3f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c3f8:	4620      	mov	r0, r4
 800c3fa:	f001 ffb7 	bl	800e36c <__mdiff>
 800c3fe:	4605      	mov	r5, r0
 800c400:	2800      	cmp	r0, #0
 800c402:	f43f ae69 	beq.w	800c0d8 <_strtod_l+0x490>
 800c406:	68c3      	ldr	r3, [r0, #12]
 800c408:	930b      	str	r3, [sp, #44]	; 0x2c
 800c40a:	2300      	movs	r3, #0
 800c40c:	60c3      	str	r3, [r0, #12]
 800c40e:	4631      	mov	r1, r6
 800c410:	f001 ff90 	bl	800e334 <__mcmp>
 800c414:	2800      	cmp	r0, #0
 800c416:	da60      	bge.n	800c4da <_strtod_l+0x892>
 800c418:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c41a:	ea53 030a 	orrs.w	r3, r3, sl
 800c41e:	f040 8082 	bne.w	800c526 <_strtod_l+0x8de>
 800c422:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c426:	2b00      	cmp	r3, #0
 800c428:	d17d      	bne.n	800c526 <_strtod_l+0x8de>
 800c42a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c42e:	0d1b      	lsrs	r3, r3, #20
 800c430:	051b      	lsls	r3, r3, #20
 800c432:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c436:	d976      	bls.n	800c526 <_strtod_l+0x8de>
 800c438:	696b      	ldr	r3, [r5, #20]
 800c43a:	b913      	cbnz	r3, 800c442 <_strtod_l+0x7fa>
 800c43c:	692b      	ldr	r3, [r5, #16]
 800c43e:	2b01      	cmp	r3, #1
 800c440:	dd71      	ble.n	800c526 <_strtod_l+0x8de>
 800c442:	4629      	mov	r1, r5
 800c444:	2201      	movs	r2, #1
 800c446:	4620      	mov	r0, r4
 800c448:	f001 ff04 	bl	800e254 <__lshift>
 800c44c:	4631      	mov	r1, r6
 800c44e:	4605      	mov	r5, r0
 800c450:	f001 ff70 	bl	800e334 <__mcmp>
 800c454:	2800      	cmp	r0, #0
 800c456:	dd66      	ble.n	800c526 <_strtod_l+0x8de>
 800c458:	9904      	ldr	r1, [sp, #16]
 800c45a:	4a53      	ldr	r2, [pc, #332]	; (800c5a8 <_strtod_l+0x960>)
 800c45c:	465b      	mov	r3, fp
 800c45e:	2900      	cmp	r1, #0
 800c460:	f000 8081 	beq.w	800c566 <_strtod_l+0x91e>
 800c464:	ea02 010b 	and.w	r1, r2, fp
 800c468:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c46c:	dc7b      	bgt.n	800c566 <_strtod_l+0x91e>
 800c46e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c472:	f77f aea9 	ble.w	800c1c8 <_strtod_l+0x580>
 800c476:	4b4d      	ldr	r3, [pc, #308]	; (800c5ac <_strtod_l+0x964>)
 800c478:	4650      	mov	r0, sl
 800c47a:	4659      	mov	r1, fp
 800c47c:	2200      	movs	r2, #0
 800c47e:	f7f4 f8e3 	bl	8000648 <__aeabi_dmul>
 800c482:	460b      	mov	r3, r1
 800c484:	4303      	orrs	r3, r0
 800c486:	bf08      	it	eq
 800c488:	2322      	moveq	r3, #34	; 0x22
 800c48a:	4682      	mov	sl, r0
 800c48c:	468b      	mov	fp, r1
 800c48e:	bf08      	it	eq
 800c490:	6023      	streq	r3, [r4, #0]
 800c492:	e62b      	b.n	800c0ec <_strtod_l+0x4a4>
 800c494:	f04f 32ff 	mov.w	r2, #4294967295
 800c498:	fa02 f303 	lsl.w	r3, r2, r3
 800c49c:	ea03 0a0a 	and.w	sl, r3, sl
 800c4a0:	e6e3      	b.n	800c26a <_strtod_l+0x622>
 800c4a2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800c4a6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800c4aa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800c4ae:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800c4b2:	fa01 f308 	lsl.w	r3, r1, r8
 800c4b6:	9308      	str	r3, [sp, #32]
 800c4b8:	910d      	str	r1, [sp, #52]	; 0x34
 800c4ba:	e746      	b.n	800c34a <_strtod_l+0x702>
 800c4bc:	2300      	movs	r3, #0
 800c4be:	9308      	str	r3, [sp, #32]
 800c4c0:	2301      	movs	r3, #1
 800c4c2:	930d      	str	r3, [sp, #52]	; 0x34
 800c4c4:	e741      	b.n	800c34a <_strtod_l+0x702>
 800c4c6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c4c8:	4642      	mov	r2, r8
 800c4ca:	4620      	mov	r0, r4
 800c4cc:	f001 fec2 	bl	800e254 <__lshift>
 800c4d0:	9018      	str	r0, [sp, #96]	; 0x60
 800c4d2:	2800      	cmp	r0, #0
 800c4d4:	f47f af6b 	bne.w	800c3ae <_strtod_l+0x766>
 800c4d8:	e5fe      	b.n	800c0d8 <_strtod_l+0x490>
 800c4da:	465f      	mov	r7, fp
 800c4dc:	d16e      	bne.n	800c5bc <_strtod_l+0x974>
 800c4de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c4e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c4e4:	b342      	cbz	r2, 800c538 <_strtod_l+0x8f0>
 800c4e6:	4a32      	ldr	r2, [pc, #200]	; (800c5b0 <_strtod_l+0x968>)
 800c4e8:	4293      	cmp	r3, r2
 800c4ea:	d128      	bne.n	800c53e <_strtod_l+0x8f6>
 800c4ec:	9b04      	ldr	r3, [sp, #16]
 800c4ee:	4651      	mov	r1, sl
 800c4f0:	b1eb      	cbz	r3, 800c52e <_strtod_l+0x8e6>
 800c4f2:	4b2d      	ldr	r3, [pc, #180]	; (800c5a8 <_strtod_l+0x960>)
 800c4f4:	403b      	ands	r3, r7
 800c4f6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c4fa:	f04f 32ff 	mov.w	r2, #4294967295
 800c4fe:	d819      	bhi.n	800c534 <_strtod_l+0x8ec>
 800c500:	0d1b      	lsrs	r3, r3, #20
 800c502:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c506:	fa02 f303 	lsl.w	r3, r2, r3
 800c50a:	4299      	cmp	r1, r3
 800c50c:	d117      	bne.n	800c53e <_strtod_l+0x8f6>
 800c50e:	4b29      	ldr	r3, [pc, #164]	; (800c5b4 <_strtod_l+0x96c>)
 800c510:	429f      	cmp	r7, r3
 800c512:	d102      	bne.n	800c51a <_strtod_l+0x8d2>
 800c514:	3101      	adds	r1, #1
 800c516:	f43f addf 	beq.w	800c0d8 <_strtod_l+0x490>
 800c51a:	4b23      	ldr	r3, [pc, #140]	; (800c5a8 <_strtod_l+0x960>)
 800c51c:	403b      	ands	r3, r7
 800c51e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c522:	f04f 0a00 	mov.w	sl, #0
 800c526:	9b04      	ldr	r3, [sp, #16]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d1a4      	bne.n	800c476 <_strtod_l+0x82e>
 800c52c:	e5de      	b.n	800c0ec <_strtod_l+0x4a4>
 800c52e:	f04f 33ff 	mov.w	r3, #4294967295
 800c532:	e7ea      	b.n	800c50a <_strtod_l+0x8c2>
 800c534:	4613      	mov	r3, r2
 800c536:	e7e8      	b.n	800c50a <_strtod_l+0x8c2>
 800c538:	ea53 030a 	orrs.w	r3, r3, sl
 800c53c:	d08c      	beq.n	800c458 <_strtod_l+0x810>
 800c53e:	9b08      	ldr	r3, [sp, #32]
 800c540:	b1db      	cbz	r3, 800c57a <_strtod_l+0x932>
 800c542:	423b      	tst	r3, r7
 800c544:	d0ef      	beq.n	800c526 <_strtod_l+0x8de>
 800c546:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c548:	9a04      	ldr	r2, [sp, #16]
 800c54a:	4650      	mov	r0, sl
 800c54c:	4659      	mov	r1, fp
 800c54e:	b1c3      	cbz	r3, 800c582 <_strtod_l+0x93a>
 800c550:	f7ff fb5e 	bl	800bc10 <sulp>
 800c554:	4602      	mov	r2, r0
 800c556:	460b      	mov	r3, r1
 800c558:	ec51 0b18 	vmov	r0, r1, d8
 800c55c:	f7f3 febe 	bl	80002dc <__adddf3>
 800c560:	4682      	mov	sl, r0
 800c562:	468b      	mov	fp, r1
 800c564:	e7df      	b.n	800c526 <_strtod_l+0x8de>
 800c566:	4013      	ands	r3, r2
 800c568:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c56c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c570:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c574:	f04f 3aff 	mov.w	sl, #4294967295
 800c578:	e7d5      	b.n	800c526 <_strtod_l+0x8de>
 800c57a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c57c:	ea13 0f0a 	tst.w	r3, sl
 800c580:	e7e0      	b.n	800c544 <_strtod_l+0x8fc>
 800c582:	f7ff fb45 	bl	800bc10 <sulp>
 800c586:	4602      	mov	r2, r0
 800c588:	460b      	mov	r3, r1
 800c58a:	ec51 0b18 	vmov	r0, r1, d8
 800c58e:	f7f3 fea3 	bl	80002d8 <__aeabi_dsub>
 800c592:	2200      	movs	r2, #0
 800c594:	2300      	movs	r3, #0
 800c596:	4682      	mov	sl, r0
 800c598:	468b      	mov	fp, r1
 800c59a:	f7f4 fabd 	bl	8000b18 <__aeabi_dcmpeq>
 800c59e:	2800      	cmp	r0, #0
 800c5a0:	d0c1      	beq.n	800c526 <_strtod_l+0x8de>
 800c5a2:	e611      	b.n	800c1c8 <_strtod_l+0x580>
 800c5a4:	fffffc02 	.word	0xfffffc02
 800c5a8:	7ff00000 	.word	0x7ff00000
 800c5ac:	39500000 	.word	0x39500000
 800c5b0:	000fffff 	.word	0x000fffff
 800c5b4:	7fefffff 	.word	0x7fefffff
 800c5b8:	08010318 	.word	0x08010318
 800c5bc:	4631      	mov	r1, r6
 800c5be:	4628      	mov	r0, r5
 800c5c0:	f002 f836 	bl	800e630 <__ratio>
 800c5c4:	ec59 8b10 	vmov	r8, r9, d0
 800c5c8:	ee10 0a10 	vmov	r0, s0
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c5d2:	4649      	mov	r1, r9
 800c5d4:	f7f4 fab4 	bl	8000b40 <__aeabi_dcmple>
 800c5d8:	2800      	cmp	r0, #0
 800c5da:	d07a      	beq.n	800c6d2 <_strtod_l+0xa8a>
 800c5dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d04a      	beq.n	800c678 <_strtod_l+0xa30>
 800c5e2:	4b95      	ldr	r3, [pc, #596]	; (800c838 <_strtod_l+0xbf0>)
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c5ea:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800c838 <_strtod_l+0xbf0>
 800c5ee:	f04f 0800 	mov.w	r8, #0
 800c5f2:	4b92      	ldr	r3, [pc, #584]	; (800c83c <_strtod_l+0xbf4>)
 800c5f4:	403b      	ands	r3, r7
 800c5f6:	930d      	str	r3, [sp, #52]	; 0x34
 800c5f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c5fa:	4b91      	ldr	r3, [pc, #580]	; (800c840 <_strtod_l+0xbf8>)
 800c5fc:	429a      	cmp	r2, r3
 800c5fe:	f040 80b0 	bne.w	800c762 <_strtod_l+0xb1a>
 800c602:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c606:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800c60a:	ec4b ab10 	vmov	d0, sl, fp
 800c60e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c612:	f001 ff35 	bl	800e480 <__ulp>
 800c616:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c61a:	ec53 2b10 	vmov	r2, r3, d0
 800c61e:	f7f4 f813 	bl	8000648 <__aeabi_dmul>
 800c622:	4652      	mov	r2, sl
 800c624:	465b      	mov	r3, fp
 800c626:	f7f3 fe59 	bl	80002dc <__adddf3>
 800c62a:	460b      	mov	r3, r1
 800c62c:	4983      	ldr	r1, [pc, #524]	; (800c83c <_strtod_l+0xbf4>)
 800c62e:	4a85      	ldr	r2, [pc, #532]	; (800c844 <_strtod_l+0xbfc>)
 800c630:	4019      	ands	r1, r3
 800c632:	4291      	cmp	r1, r2
 800c634:	4682      	mov	sl, r0
 800c636:	d960      	bls.n	800c6fa <_strtod_l+0xab2>
 800c638:	ee18 3a90 	vmov	r3, s17
 800c63c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c640:	4293      	cmp	r3, r2
 800c642:	d104      	bne.n	800c64e <_strtod_l+0xa06>
 800c644:	ee18 3a10 	vmov	r3, s16
 800c648:	3301      	adds	r3, #1
 800c64a:	f43f ad45 	beq.w	800c0d8 <_strtod_l+0x490>
 800c64e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800c850 <_strtod_l+0xc08>
 800c652:	f04f 3aff 	mov.w	sl, #4294967295
 800c656:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c658:	4620      	mov	r0, r4
 800c65a:	f001 fbdf 	bl	800de1c <_Bfree>
 800c65e:	9905      	ldr	r1, [sp, #20]
 800c660:	4620      	mov	r0, r4
 800c662:	f001 fbdb 	bl	800de1c <_Bfree>
 800c666:	4631      	mov	r1, r6
 800c668:	4620      	mov	r0, r4
 800c66a:	f001 fbd7 	bl	800de1c <_Bfree>
 800c66e:	4629      	mov	r1, r5
 800c670:	4620      	mov	r0, r4
 800c672:	f001 fbd3 	bl	800de1c <_Bfree>
 800c676:	e61a      	b.n	800c2ae <_strtod_l+0x666>
 800c678:	f1ba 0f00 	cmp.w	sl, #0
 800c67c:	d11b      	bne.n	800c6b6 <_strtod_l+0xa6e>
 800c67e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c682:	b9f3      	cbnz	r3, 800c6c2 <_strtod_l+0xa7a>
 800c684:	4b6c      	ldr	r3, [pc, #432]	; (800c838 <_strtod_l+0xbf0>)
 800c686:	2200      	movs	r2, #0
 800c688:	4640      	mov	r0, r8
 800c68a:	4649      	mov	r1, r9
 800c68c:	f7f4 fa4e 	bl	8000b2c <__aeabi_dcmplt>
 800c690:	b9d0      	cbnz	r0, 800c6c8 <_strtod_l+0xa80>
 800c692:	4640      	mov	r0, r8
 800c694:	4649      	mov	r1, r9
 800c696:	4b6c      	ldr	r3, [pc, #432]	; (800c848 <_strtod_l+0xc00>)
 800c698:	2200      	movs	r2, #0
 800c69a:	f7f3 ffd5 	bl	8000648 <__aeabi_dmul>
 800c69e:	4680      	mov	r8, r0
 800c6a0:	4689      	mov	r9, r1
 800c6a2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c6a6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800c6aa:	9315      	str	r3, [sp, #84]	; 0x54
 800c6ac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c6b0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c6b4:	e79d      	b.n	800c5f2 <_strtod_l+0x9aa>
 800c6b6:	f1ba 0f01 	cmp.w	sl, #1
 800c6ba:	d102      	bne.n	800c6c2 <_strtod_l+0xa7a>
 800c6bc:	2f00      	cmp	r7, #0
 800c6be:	f43f ad83 	beq.w	800c1c8 <_strtod_l+0x580>
 800c6c2:	4b62      	ldr	r3, [pc, #392]	; (800c84c <_strtod_l+0xc04>)
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	e78e      	b.n	800c5e6 <_strtod_l+0x99e>
 800c6c8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800c848 <_strtod_l+0xc00>
 800c6cc:	f04f 0800 	mov.w	r8, #0
 800c6d0:	e7e7      	b.n	800c6a2 <_strtod_l+0xa5a>
 800c6d2:	4b5d      	ldr	r3, [pc, #372]	; (800c848 <_strtod_l+0xc00>)
 800c6d4:	4640      	mov	r0, r8
 800c6d6:	4649      	mov	r1, r9
 800c6d8:	2200      	movs	r2, #0
 800c6da:	f7f3 ffb5 	bl	8000648 <__aeabi_dmul>
 800c6de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6e0:	4680      	mov	r8, r0
 800c6e2:	4689      	mov	r9, r1
 800c6e4:	b933      	cbnz	r3, 800c6f4 <_strtod_l+0xaac>
 800c6e6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c6ea:	900e      	str	r0, [sp, #56]	; 0x38
 800c6ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800c6ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c6f2:	e7dd      	b.n	800c6b0 <_strtod_l+0xa68>
 800c6f4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800c6f8:	e7f9      	b.n	800c6ee <_strtod_l+0xaa6>
 800c6fa:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c6fe:	9b04      	ldr	r3, [sp, #16]
 800c700:	2b00      	cmp	r3, #0
 800c702:	d1a8      	bne.n	800c656 <_strtod_l+0xa0e>
 800c704:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c708:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c70a:	0d1b      	lsrs	r3, r3, #20
 800c70c:	051b      	lsls	r3, r3, #20
 800c70e:	429a      	cmp	r2, r3
 800c710:	d1a1      	bne.n	800c656 <_strtod_l+0xa0e>
 800c712:	4640      	mov	r0, r8
 800c714:	4649      	mov	r1, r9
 800c716:	f7f4 faf7 	bl	8000d08 <__aeabi_d2lz>
 800c71a:	f7f3 ff67 	bl	80005ec <__aeabi_l2d>
 800c71e:	4602      	mov	r2, r0
 800c720:	460b      	mov	r3, r1
 800c722:	4640      	mov	r0, r8
 800c724:	4649      	mov	r1, r9
 800c726:	f7f3 fdd7 	bl	80002d8 <__aeabi_dsub>
 800c72a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c72c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c730:	ea43 030a 	orr.w	r3, r3, sl
 800c734:	4313      	orrs	r3, r2
 800c736:	4680      	mov	r8, r0
 800c738:	4689      	mov	r9, r1
 800c73a:	d055      	beq.n	800c7e8 <_strtod_l+0xba0>
 800c73c:	a336      	add	r3, pc, #216	; (adr r3, 800c818 <_strtod_l+0xbd0>)
 800c73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c742:	f7f4 f9f3 	bl	8000b2c <__aeabi_dcmplt>
 800c746:	2800      	cmp	r0, #0
 800c748:	f47f acd0 	bne.w	800c0ec <_strtod_l+0x4a4>
 800c74c:	a334      	add	r3, pc, #208	; (adr r3, 800c820 <_strtod_l+0xbd8>)
 800c74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c752:	4640      	mov	r0, r8
 800c754:	4649      	mov	r1, r9
 800c756:	f7f4 fa07 	bl	8000b68 <__aeabi_dcmpgt>
 800c75a:	2800      	cmp	r0, #0
 800c75c:	f43f af7b 	beq.w	800c656 <_strtod_l+0xa0e>
 800c760:	e4c4      	b.n	800c0ec <_strtod_l+0x4a4>
 800c762:	9b04      	ldr	r3, [sp, #16]
 800c764:	b333      	cbz	r3, 800c7b4 <_strtod_l+0xb6c>
 800c766:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c768:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c76c:	d822      	bhi.n	800c7b4 <_strtod_l+0xb6c>
 800c76e:	a32e      	add	r3, pc, #184	; (adr r3, 800c828 <_strtod_l+0xbe0>)
 800c770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c774:	4640      	mov	r0, r8
 800c776:	4649      	mov	r1, r9
 800c778:	f7f4 f9e2 	bl	8000b40 <__aeabi_dcmple>
 800c77c:	b1a0      	cbz	r0, 800c7a8 <_strtod_l+0xb60>
 800c77e:	4649      	mov	r1, r9
 800c780:	4640      	mov	r0, r8
 800c782:	f7f4 fa39 	bl	8000bf8 <__aeabi_d2uiz>
 800c786:	2801      	cmp	r0, #1
 800c788:	bf38      	it	cc
 800c78a:	2001      	movcc	r0, #1
 800c78c:	f7f3 fee2 	bl	8000554 <__aeabi_ui2d>
 800c790:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c792:	4680      	mov	r8, r0
 800c794:	4689      	mov	r9, r1
 800c796:	bb23      	cbnz	r3, 800c7e2 <_strtod_l+0xb9a>
 800c798:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c79c:	9010      	str	r0, [sp, #64]	; 0x40
 800c79e:	9311      	str	r3, [sp, #68]	; 0x44
 800c7a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c7a4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c7a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c7ac:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c7b0:	1a9b      	subs	r3, r3, r2
 800c7b2:	9309      	str	r3, [sp, #36]	; 0x24
 800c7b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c7b8:	eeb0 0a48 	vmov.f32	s0, s16
 800c7bc:	eef0 0a68 	vmov.f32	s1, s17
 800c7c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c7c4:	f001 fe5c 	bl	800e480 <__ulp>
 800c7c8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c7cc:	ec53 2b10 	vmov	r2, r3, d0
 800c7d0:	f7f3 ff3a 	bl	8000648 <__aeabi_dmul>
 800c7d4:	ec53 2b18 	vmov	r2, r3, d8
 800c7d8:	f7f3 fd80 	bl	80002dc <__adddf3>
 800c7dc:	4682      	mov	sl, r0
 800c7de:	468b      	mov	fp, r1
 800c7e0:	e78d      	b.n	800c6fe <_strtod_l+0xab6>
 800c7e2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800c7e6:	e7db      	b.n	800c7a0 <_strtod_l+0xb58>
 800c7e8:	a311      	add	r3, pc, #68	; (adr r3, 800c830 <_strtod_l+0xbe8>)
 800c7ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ee:	f7f4 f99d 	bl	8000b2c <__aeabi_dcmplt>
 800c7f2:	e7b2      	b.n	800c75a <_strtod_l+0xb12>
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	930a      	str	r3, [sp, #40]	; 0x28
 800c7f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c7fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c7fc:	6013      	str	r3, [r2, #0]
 800c7fe:	f7ff ba6b 	b.w	800bcd8 <_strtod_l+0x90>
 800c802:	2a65      	cmp	r2, #101	; 0x65
 800c804:	f43f ab5f 	beq.w	800bec6 <_strtod_l+0x27e>
 800c808:	2a45      	cmp	r2, #69	; 0x45
 800c80a:	f43f ab5c 	beq.w	800bec6 <_strtod_l+0x27e>
 800c80e:	2301      	movs	r3, #1
 800c810:	f7ff bb94 	b.w	800bf3c <_strtod_l+0x2f4>
 800c814:	f3af 8000 	nop.w
 800c818:	94a03595 	.word	0x94a03595
 800c81c:	3fdfffff 	.word	0x3fdfffff
 800c820:	35afe535 	.word	0x35afe535
 800c824:	3fe00000 	.word	0x3fe00000
 800c828:	ffc00000 	.word	0xffc00000
 800c82c:	41dfffff 	.word	0x41dfffff
 800c830:	94a03595 	.word	0x94a03595
 800c834:	3fcfffff 	.word	0x3fcfffff
 800c838:	3ff00000 	.word	0x3ff00000
 800c83c:	7ff00000 	.word	0x7ff00000
 800c840:	7fe00000 	.word	0x7fe00000
 800c844:	7c9fffff 	.word	0x7c9fffff
 800c848:	3fe00000 	.word	0x3fe00000
 800c84c:	bff00000 	.word	0xbff00000
 800c850:	7fefffff 	.word	0x7fefffff

0800c854 <_strtod_r>:
 800c854:	4b01      	ldr	r3, [pc, #4]	; (800c85c <_strtod_r+0x8>)
 800c856:	f7ff b9f7 	b.w	800bc48 <_strtod_l>
 800c85a:	bf00      	nop
 800c85c:	2000020c 	.word	0x2000020c

0800c860 <_strtol_l.constprop.0>:
 800c860:	2b01      	cmp	r3, #1
 800c862:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c866:	d001      	beq.n	800c86c <_strtol_l.constprop.0+0xc>
 800c868:	2b24      	cmp	r3, #36	; 0x24
 800c86a:	d906      	bls.n	800c87a <_strtol_l.constprop.0+0x1a>
 800c86c:	f7fe f9fe 	bl	800ac6c <__errno>
 800c870:	2316      	movs	r3, #22
 800c872:	6003      	str	r3, [r0, #0]
 800c874:	2000      	movs	r0, #0
 800c876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c87a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c960 <_strtol_l.constprop.0+0x100>
 800c87e:	460d      	mov	r5, r1
 800c880:	462e      	mov	r6, r5
 800c882:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c886:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c88a:	f017 0708 	ands.w	r7, r7, #8
 800c88e:	d1f7      	bne.n	800c880 <_strtol_l.constprop.0+0x20>
 800c890:	2c2d      	cmp	r4, #45	; 0x2d
 800c892:	d132      	bne.n	800c8fa <_strtol_l.constprop.0+0x9a>
 800c894:	782c      	ldrb	r4, [r5, #0]
 800c896:	2701      	movs	r7, #1
 800c898:	1cb5      	adds	r5, r6, #2
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d05b      	beq.n	800c956 <_strtol_l.constprop.0+0xf6>
 800c89e:	2b10      	cmp	r3, #16
 800c8a0:	d109      	bne.n	800c8b6 <_strtol_l.constprop.0+0x56>
 800c8a2:	2c30      	cmp	r4, #48	; 0x30
 800c8a4:	d107      	bne.n	800c8b6 <_strtol_l.constprop.0+0x56>
 800c8a6:	782c      	ldrb	r4, [r5, #0]
 800c8a8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c8ac:	2c58      	cmp	r4, #88	; 0x58
 800c8ae:	d14d      	bne.n	800c94c <_strtol_l.constprop.0+0xec>
 800c8b0:	786c      	ldrb	r4, [r5, #1]
 800c8b2:	2310      	movs	r3, #16
 800c8b4:	3502      	adds	r5, #2
 800c8b6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c8ba:	f108 38ff 	add.w	r8, r8, #4294967295
 800c8be:	f04f 0c00 	mov.w	ip, #0
 800c8c2:	fbb8 f9f3 	udiv	r9, r8, r3
 800c8c6:	4666      	mov	r6, ip
 800c8c8:	fb03 8a19 	mls	sl, r3, r9, r8
 800c8cc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800c8d0:	f1be 0f09 	cmp.w	lr, #9
 800c8d4:	d816      	bhi.n	800c904 <_strtol_l.constprop.0+0xa4>
 800c8d6:	4674      	mov	r4, lr
 800c8d8:	42a3      	cmp	r3, r4
 800c8da:	dd24      	ble.n	800c926 <_strtol_l.constprop.0+0xc6>
 800c8dc:	f1bc 0f00 	cmp.w	ip, #0
 800c8e0:	db1e      	blt.n	800c920 <_strtol_l.constprop.0+0xc0>
 800c8e2:	45b1      	cmp	r9, r6
 800c8e4:	d31c      	bcc.n	800c920 <_strtol_l.constprop.0+0xc0>
 800c8e6:	d101      	bne.n	800c8ec <_strtol_l.constprop.0+0x8c>
 800c8e8:	45a2      	cmp	sl, r4
 800c8ea:	db19      	blt.n	800c920 <_strtol_l.constprop.0+0xc0>
 800c8ec:	fb06 4603 	mla	r6, r6, r3, r4
 800c8f0:	f04f 0c01 	mov.w	ip, #1
 800c8f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c8f8:	e7e8      	b.n	800c8cc <_strtol_l.constprop.0+0x6c>
 800c8fa:	2c2b      	cmp	r4, #43	; 0x2b
 800c8fc:	bf04      	itt	eq
 800c8fe:	782c      	ldrbeq	r4, [r5, #0]
 800c900:	1cb5      	addeq	r5, r6, #2
 800c902:	e7ca      	b.n	800c89a <_strtol_l.constprop.0+0x3a>
 800c904:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800c908:	f1be 0f19 	cmp.w	lr, #25
 800c90c:	d801      	bhi.n	800c912 <_strtol_l.constprop.0+0xb2>
 800c90e:	3c37      	subs	r4, #55	; 0x37
 800c910:	e7e2      	b.n	800c8d8 <_strtol_l.constprop.0+0x78>
 800c912:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800c916:	f1be 0f19 	cmp.w	lr, #25
 800c91a:	d804      	bhi.n	800c926 <_strtol_l.constprop.0+0xc6>
 800c91c:	3c57      	subs	r4, #87	; 0x57
 800c91e:	e7db      	b.n	800c8d8 <_strtol_l.constprop.0+0x78>
 800c920:	f04f 3cff 	mov.w	ip, #4294967295
 800c924:	e7e6      	b.n	800c8f4 <_strtol_l.constprop.0+0x94>
 800c926:	f1bc 0f00 	cmp.w	ip, #0
 800c92a:	da05      	bge.n	800c938 <_strtol_l.constprop.0+0xd8>
 800c92c:	2322      	movs	r3, #34	; 0x22
 800c92e:	6003      	str	r3, [r0, #0]
 800c930:	4646      	mov	r6, r8
 800c932:	b942      	cbnz	r2, 800c946 <_strtol_l.constprop.0+0xe6>
 800c934:	4630      	mov	r0, r6
 800c936:	e79e      	b.n	800c876 <_strtol_l.constprop.0+0x16>
 800c938:	b107      	cbz	r7, 800c93c <_strtol_l.constprop.0+0xdc>
 800c93a:	4276      	negs	r6, r6
 800c93c:	2a00      	cmp	r2, #0
 800c93e:	d0f9      	beq.n	800c934 <_strtol_l.constprop.0+0xd4>
 800c940:	f1bc 0f00 	cmp.w	ip, #0
 800c944:	d000      	beq.n	800c948 <_strtol_l.constprop.0+0xe8>
 800c946:	1e69      	subs	r1, r5, #1
 800c948:	6011      	str	r1, [r2, #0]
 800c94a:	e7f3      	b.n	800c934 <_strtol_l.constprop.0+0xd4>
 800c94c:	2430      	movs	r4, #48	; 0x30
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d1b1      	bne.n	800c8b6 <_strtol_l.constprop.0+0x56>
 800c952:	2308      	movs	r3, #8
 800c954:	e7af      	b.n	800c8b6 <_strtol_l.constprop.0+0x56>
 800c956:	2c30      	cmp	r4, #48	; 0x30
 800c958:	d0a5      	beq.n	800c8a6 <_strtol_l.constprop.0+0x46>
 800c95a:	230a      	movs	r3, #10
 800c95c:	e7ab      	b.n	800c8b6 <_strtol_l.constprop.0+0x56>
 800c95e:	bf00      	nop
 800c960:	08010341 	.word	0x08010341

0800c964 <_strtol_r>:
 800c964:	f7ff bf7c 	b.w	800c860 <_strtol_l.constprop.0>

0800c968 <quorem>:
 800c968:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c96c:	6903      	ldr	r3, [r0, #16]
 800c96e:	690c      	ldr	r4, [r1, #16]
 800c970:	42a3      	cmp	r3, r4
 800c972:	4607      	mov	r7, r0
 800c974:	f2c0 8081 	blt.w	800ca7a <quorem+0x112>
 800c978:	3c01      	subs	r4, #1
 800c97a:	f101 0814 	add.w	r8, r1, #20
 800c97e:	f100 0514 	add.w	r5, r0, #20
 800c982:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c986:	9301      	str	r3, [sp, #4]
 800c988:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c98c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c990:	3301      	adds	r3, #1
 800c992:	429a      	cmp	r2, r3
 800c994:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c998:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c99c:	fbb2 f6f3 	udiv	r6, r2, r3
 800c9a0:	d331      	bcc.n	800ca06 <quorem+0x9e>
 800c9a2:	f04f 0e00 	mov.w	lr, #0
 800c9a6:	4640      	mov	r0, r8
 800c9a8:	46ac      	mov	ip, r5
 800c9aa:	46f2      	mov	sl, lr
 800c9ac:	f850 2b04 	ldr.w	r2, [r0], #4
 800c9b0:	b293      	uxth	r3, r2
 800c9b2:	fb06 e303 	mla	r3, r6, r3, lr
 800c9b6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c9ba:	b29b      	uxth	r3, r3
 800c9bc:	ebaa 0303 	sub.w	r3, sl, r3
 800c9c0:	f8dc a000 	ldr.w	sl, [ip]
 800c9c4:	0c12      	lsrs	r2, r2, #16
 800c9c6:	fa13 f38a 	uxtah	r3, r3, sl
 800c9ca:	fb06 e202 	mla	r2, r6, r2, lr
 800c9ce:	9300      	str	r3, [sp, #0]
 800c9d0:	9b00      	ldr	r3, [sp, #0]
 800c9d2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c9d6:	b292      	uxth	r2, r2
 800c9d8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c9dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c9e0:	f8bd 3000 	ldrh.w	r3, [sp]
 800c9e4:	4581      	cmp	r9, r0
 800c9e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c9ea:	f84c 3b04 	str.w	r3, [ip], #4
 800c9ee:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c9f2:	d2db      	bcs.n	800c9ac <quorem+0x44>
 800c9f4:	f855 300b 	ldr.w	r3, [r5, fp]
 800c9f8:	b92b      	cbnz	r3, 800ca06 <quorem+0x9e>
 800c9fa:	9b01      	ldr	r3, [sp, #4]
 800c9fc:	3b04      	subs	r3, #4
 800c9fe:	429d      	cmp	r5, r3
 800ca00:	461a      	mov	r2, r3
 800ca02:	d32e      	bcc.n	800ca62 <quorem+0xfa>
 800ca04:	613c      	str	r4, [r7, #16]
 800ca06:	4638      	mov	r0, r7
 800ca08:	f001 fc94 	bl	800e334 <__mcmp>
 800ca0c:	2800      	cmp	r0, #0
 800ca0e:	db24      	blt.n	800ca5a <quorem+0xf2>
 800ca10:	3601      	adds	r6, #1
 800ca12:	4628      	mov	r0, r5
 800ca14:	f04f 0c00 	mov.w	ip, #0
 800ca18:	f858 2b04 	ldr.w	r2, [r8], #4
 800ca1c:	f8d0 e000 	ldr.w	lr, [r0]
 800ca20:	b293      	uxth	r3, r2
 800ca22:	ebac 0303 	sub.w	r3, ip, r3
 800ca26:	0c12      	lsrs	r2, r2, #16
 800ca28:	fa13 f38e 	uxtah	r3, r3, lr
 800ca2c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ca30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ca34:	b29b      	uxth	r3, r3
 800ca36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca3a:	45c1      	cmp	r9, r8
 800ca3c:	f840 3b04 	str.w	r3, [r0], #4
 800ca40:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ca44:	d2e8      	bcs.n	800ca18 <quorem+0xb0>
 800ca46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ca4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ca4e:	b922      	cbnz	r2, 800ca5a <quorem+0xf2>
 800ca50:	3b04      	subs	r3, #4
 800ca52:	429d      	cmp	r5, r3
 800ca54:	461a      	mov	r2, r3
 800ca56:	d30a      	bcc.n	800ca6e <quorem+0x106>
 800ca58:	613c      	str	r4, [r7, #16]
 800ca5a:	4630      	mov	r0, r6
 800ca5c:	b003      	add	sp, #12
 800ca5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca62:	6812      	ldr	r2, [r2, #0]
 800ca64:	3b04      	subs	r3, #4
 800ca66:	2a00      	cmp	r2, #0
 800ca68:	d1cc      	bne.n	800ca04 <quorem+0x9c>
 800ca6a:	3c01      	subs	r4, #1
 800ca6c:	e7c7      	b.n	800c9fe <quorem+0x96>
 800ca6e:	6812      	ldr	r2, [r2, #0]
 800ca70:	3b04      	subs	r3, #4
 800ca72:	2a00      	cmp	r2, #0
 800ca74:	d1f0      	bne.n	800ca58 <quorem+0xf0>
 800ca76:	3c01      	subs	r4, #1
 800ca78:	e7eb      	b.n	800ca52 <quorem+0xea>
 800ca7a:	2000      	movs	r0, #0
 800ca7c:	e7ee      	b.n	800ca5c <quorem+0xf4>
	...

0800ca80 <_dtoa_r>:
 800ca80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca84:	ed2d 8b04 	vpush	{d8-d9}
 800ca88:	ec57 6b10 	vmov	r6, r7, d0
 800ca8c:	b093      	sub	sp, #76	; 0x4c
 800ca8e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ca90:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ca94:	9106      	str	r1, [sp, #24]
 800ca96:	ee10 aa10 	vmov	sl, s0
 800ca9a:	4604      	mov	r4, r0
 800ca9c:	9209      	str	r2, [sp, #36]	; 0x24
 800ca9e:	930c      	str	r3, [sp, #48]	; 0x30
 800caa0:	46bb      	mov	fp, r7
 800caa2:	b975      	cbnz	r5, 800cac2 <_dtoa_r+0x42>
 800caa4:	2010      	movs	r0, #16
 800caa6:	f7fe f90b 	bl	800acc0 <malloc>
 800caaa:	4602      	mov	r2, r0
 800caac:	6260      	str	r0, [r4, #36]	; 0x24
 800caae:	b920      	cbnz	r0, 800caba <_dtoa_r+0x3a>
 800cab0:	4ba7      	ldr	r3, [pc, #668]	; (800cd50 <_dtoa_r+0x2d0>)
 800cab2:	21ea      	movs	r1, #234	; 0xea
 800cab4:	48a7      	ldr	r0, [pc, #668]	; (800cd54 <_dtoa_r+0x2d4>)
 800cab6:	f001 ffcd 	bl	800ea54 <__assert_func>
 800caba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cabe:	6005      	str	r5, [r0, #0]
 800cac0:	60c5      	str	r5, [r0, #12]
 800cac2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cac4:	6819      	ldr	r1, [r3, #0]
 800cac6:	b151      	cbz	r1, 800cade <_dtoa_r+0x5e>
 800cac8:	685a      	ldr	r2, [r3, #4]
 800caca:	604a      	str	r2, [r1, #4]
 800cacc:	2301      	movs	r3, #1
 800cace:	4093      	lsls	r3, r2
 800cad0:	608b      	str	r3, [r1, #8]
 800cad2:	4620      	mov	r0, r4
 800cad4:	f001 f9a2 	bl	800de1c <_Bfree>
 800cad8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cada:	2200      	movs	r2, #0
 800cadc:	601a      	str	r2, [r3, #0]
 800cade:	1e3b      	subs	r3, r7, #0
 800cae0:	bfaa      	itet	ge
 800cae2:	2300      	movge	r3, #0
 800cae4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800cae8:	f8c8 3000 	strge.w	r3, [r8]
 800caec:	4b9a      	ldr	r3, [pc, #616]	; (800cd58 <_dtoa_r+0x2d8>)
 800caee:	bfbc      	itt	lt
 800caf0:	2201      	movlt	r2, #1
 800caf2:	f8c8 2000 	strlt.w	r2, [r8]
 800caf6:	ea33 030b 	bics.w	r3, r3, fp
 800cafa:	d11b      	bne.n	800cb34 <_dtoa_r+0xb4>
 800cafc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cafe:	f242 730f 	movw	r3, #9999	; 0x270f
 800cb02:	6013      	str	r3, [r2, #0]
 800cb04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cb08:	4333      	orrs	r3, r6
 800cb0a:	f000 8592 	beq.w	800d632 <_dtoa_r+0xbb2>
 800cb0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb10:	b963      	cbnz	r3, 800cb2c <_dtoa_r+0xac>
 800cb12:	4b92      	ldr	r3, [pc, #584]	; (800cd5c <_dtoa_r+0x2dc>)
 800cb14:	e022      	b.n	800cb5c <_dtoa_r+0xdc>
 800cb16:	4b92      	ldr	r3, [pc, #584]	; (800cd60 <_dtoa_r+0x2e0>)
 800cb18:	9301      	str	r3, [sp, #4]
 800cb1a:	3308      	adds	r3, #8
 800cb1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cb1e:	6013      	str	r3, [r2, #0]
 800cb20:	9801      	ldr	r0, [sp, #4]
 800cb22:	b013      	add	sp, #76	; 0x4c
 800cb24:	ecbd 8b04 	vpop	{d8-d9}
 800cb28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb2c:	4b8b      	ldr	r3, [pc, #556]	; (800cd5c <_dtoa_r+0x2dc>)
 800cb2e:	9301      	str	r3, [sp, #4]
 800cb30:	3303      	adds	r3, #3
 800cb32:	e7f3      	b.n	800cb1c <_dtoa_r+0x9c>
 800cb34:	2200      	movs	r2, #0
 800cb36:	2300      	movs	r3, #0
 800cb38:	4650      	mov	r0, sl
 800cb3a:	4659      	mov	r1, fp
 800cb3c:	f7f3 ffec 	bl	8000b18 <__aeabi_dcmpeq>
 800cb40:	ec4b ab19 	vmov	d9, sl, fp
 800cb44:	4680      	mov	r8, r0
 800cb46:	b158      	cbz	r0, 800cb60 <_dtoa_r+0xe0>
 800cb48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cb4a:	2301      	movs	r3, #1
 800cb4c:	6013      	str	r3, [r2, #0]
 800cb4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	f000 856b 	beq.w	800d62c <_dtoa_r+0xbac>
 800cb56:	4883      	ldr	r0, [pc, #524]	; (800cd64 <_dtoa_r+0x2e4>)
 800cb58:	6018      	str	r0, [r3, #0]
 800cb5a:	1e43      	subs	r3, r0, #1
 800cb5c:	9301      	str	r3, [sp, #4]
 800cb5e:	e7df      	b.n	800cb20 <_dtoa_r+0xa0>
 800cb60:	ec4b ab10 	vmov	d0, sl, fp
 800cb64:	aa10      	add	r2, sp, #64	; 0x40
 800cb66:	a911      	add	r1, sp, #68	; 0x44
 800cb68:	4620      	mov	r0, r4
 800cb6a:	f001 fd05 	bl	800e578 <__d2b>
 800cb6e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800cb72:	ee08 0a10 	vmov	s16, r0
 800cb76:	2d00      	cmp	r5, #0
 800cb78:	f000 8084 	beq.w	800cc84 <_dtoa_r+0x204>
 800cb7c:	ee19 3a90 	vmov	r3, s19
 800cb80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cb84:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800cb88:	4656      	mov	r6, sl
 800cb8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800cb8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cb92:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800cb96:	4b74      	ldr	r3, [pc, #464]	; (800cd68 <_dtoa_r+0x2e8>)
 800cb98:	2200      	movs	r2, #0
 800cb9a:	4630      	mov	r0, r6
 800cb9c:	4639      	mov	r1, r7
 800cb9e:	f7f3 fb9b 	bl	80002d8 <__aeabi_dsub>
 800cba2:	a365      	add	r3, pc, #404	; (adr r3, 800cd38 <_dtoa_r+0x2b8>)
 800cba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba8:	f7f3 fd4e 	bl	8000648 <__aeabi_dmul>
 800cbac:	a364      	add	r3, pc, #400	; (adr r3, 800cd40 <_dtoa_r+0x2c0>)
 800cbae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb2:	f7f3 fb93 	bl	80002dc <__adddf3>
 800cbb6:	4606      	mov	r6, r0
 800cbb8:	4628      	mov	r0, r5
 800cbba:	460f      	mov	r7, r1
 800cbbc:	f7f3 fcda 	bl	8000574 <__aeabi_i2d>
 800cbc0:	a361      	add	r3, pc, #388	; (adr r3, 800cd48 <_dtoa_r+0x2c8>)
 800cbc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbc6:	f7f3 fd3f 	bl	8000648 <__aeabi_dmul>
 800cbca:	4602      	mov	r2, r0
 800cbcc:	460b      	mov	r3, r1
 800cbce:	4630      	mov	r0, r6
 800cbd0:	4639      	mov	r1, r7
 800cbd2:	f7f3 fb83 	bl	80002dc <__adddf3>
 800cbd6:	4606      	mov	r6, r0
 800cbd8:	460f      	mov	r7, r1
 800cbda:	f7f3 ffe5 	bl	8000ba8 <__aeabi_d2iz>
 800cbde:	2200      	movs	r2, #0
 800cbe0:	9000      	str	r0, [sp, #0]
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	4630      	mov	r0, r6
 800cbe6:	4639      	mov	r1, r7
 800cbe8:	f7f3 ffa0 	bl	8000b2c <__aeabi_dcmplt>
 800cbec:	b150      	cbz	r0, 800cc04 <_dtoa_r+0x184>
 800cbee:	9800      	ldr	r0, [sp, #0]
 800cbf0:	f7f3 fcc0 	bl	8000574 <__aeabi_i2d>
 800cbf4:	4632      	mov	r2, r6
 800cbf6:	463b      	mov	r3, r7
 800cbf8:	f7f3 ff8e 	bl	8000b18 <__aeabi_dcmpeq>
 800cbfc:	b910      	cbnz	r0, 800cc04 <_dtoa_r+0x184>
 800cbfe:	9b00      	ldr	r3, [sp, #0]
 800cc00:	3b01      	subs	r3, #1
 800cc02:	9300      	str	r3, [sp, #0]
 800cc04:	9b00      	ldr	r3, [sp, #0]
 800cc06:	2b16      	cmp	r3, #22
 800cc08:	d85a      	bhi.n	800ccc0 <_dtoa_r+0x240>
 800cc0a:	9a00      	ldr	r2, [sp, #0]
 800cc0c:	4b57      	ldr	r3, [pc, #348]	; (800cd6c <_dtoa_r+0x2ec>)
 800cc0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc16:	ec51 0b19 	vmov	r0, r1, d9
 800cc1a:	f7f3 ff87 	bl	8000b2c <__aeabi_dcmplt>
 800cc1e:	2800      	cmp	r0, #0
 800cc20:	d050      	beq.n	800ccc4 <_dtoa_r+0x244>
 800cc22:	9b00      	ldr	r3, [sp, #0]
 800cc24:	3b01      	subs	r3, #1
 800cc26:	9300      	str	r3, [sp, #0]
 800cc28:	2300      	movs	r3, #0
 800cc2a:	930b      	str	r3, [sp, #44]	; 0x2c
 800cc2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cc2e:	1b5d      	subs	r5, r3, r5
 800cc30:	1e6b      	subs	r3, r5, #1
 800cc32:	9305      	str	r3, [sp, #20]
 800cc34:	bf45      	ittet	mi
 800cc36:	f1c5 0301 	rsbmi	r3, r5, #1
 800cc3a:	9304      	strmi	r3, [sp, #16]
 800cc3c:	2300      	movpl	r3, #0
 800cc3e:	2300      	movmi	r3, #0
 800cc40:	bf4c      	ite	mi
 800cc42:	9305      	strmi	r3, [sp, #20]
 800cc44:	9304      	strpl	r3, [sp, #16]
 800cc46:	9b00      	ldr	r3, [sp, #0]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	db3d      	blt.n	800ccc8 <_dtoa_r+0x248>
 800cc4c:	9b05      	ldr	r3, [sp, #20]
 800cc4e:	9a00      	ldr	r2, [sp, #0]
 800cc50:	920a      	str	r2, [sp, #40]	; 0x28
 800cc52:	4413      	add	r3, r2
 800cc54:	9305      	str	r3, [sp, #20]
 800cc56:	2300      	movs	r3, #0
 800cc58:	9307      	str	r3, [sp, #28]
 800cc5a:	9b06      	ldr	r3, [sp, #24]
 800cc5c:	2b09      	cmp	r3, #9
 800cc5e:	f200 8089 	bhi.w	800cd74 <_dtoa_r+0x2f4>
 800cc62:	2b05      	cmp	r3, #5
 800cc64:	bfc4      	itt	gt
 800cc66:	3b04      	subgt	r3, #4
 800cc68:	9306      	strgt	r3, [sp, #24]
 800cc6a:	9b06      	ldr	r3, [sp, #24]
 800cc6c:	f1a3 0302 	sub.w	r3, r3, #2
 800cc70:	bfcc      	ite	gt
 800cc72:	2500      	movgt	r5, #0
 800cc74:	2501      	movle	r5, #1
 800cc76:	2b03      	cmp	r3, #3
 800cc78:	f200 8087 	bhi.w	800cd8a <_dtoa_r+0x30a>
 800cc7c:	e8df f003 	tbb	[pc, r3]
 800cc80:	59383a2d 	.word	0x59383a2d
 800cc84:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800cc88:	441d      	add	r5, r3
 800cc8a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800cc8e:	2b20      	cmp	r3, #32
 800cc90:	bfc1      	itttt	gt
 800cc92:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800cc96:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800cc9a:	fa0b f303 	lslgt.w	r3, fp, r3
 800cc9e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800cca2:	bfda      	itte	le
 800cca4:	f1c3 0320 	rsble	r3, r3, #32
 800cca8:	fa06 f003 	lslle.w	r0, r6, r3
 800ccac:	4318      	orrgt	r0, r3
 800ccae:	f7f3 fc51 	bl	8000554 <__aeabi_ui2d>
 800ccb2:	2301      	movs	r3, #1
 800ccb4:	4606      	mov	r6, r0
 800ccb6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ccba:	3d01      	subs	r5, #1
 800ccbc:	930e      	str	r3, [sp, #56]	; 0x38
 800ccbe:	e76a      	b.n	800cb96 <_dtoa_r+0x116>
 800ccc0:	2301      	movs	r3, #1
 800ccc2:	e7b2      	b.n	800cc2a <_dtoa_r+0x1aa>
 800ccc4:	900b      	str	r0, [sp, #44]	; 0x2c
 800ccc6:	e7b1      	b.n	800cc2c <_dtoa_r+0x1ac>
 800ccc8:	9b04      	ldr	r3, [sp, #16]
 800ccca:	9a00      	ldr	r2, [sp, #0]
 800cccc:	1a9b      	subs	r3, r3, r2
 800ccce:	9304      	str	r3, [sp, #16]
 800ccd0:	4253      	negs	r3, r2
 800ccd2:	9307      	str	r3, [sp, #28]
 800ccd4:	2300      	movs	r3, #0
 800ccd6:	930a      	str	r3, [sp, #40]	; 0x28
 800ccd8:	e7bf      	b.n	800cc5a <_dtoa_r+0x1da>
 800ccda:	2300      	movs	r3, #0
 800ccdc:	9308      	str	r3, [sp, #32]
 800ccde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	dc55      	bgt.n	800cd90 <_dtoa_r+0x310>
 800cce4:	2301      	movs	r3, #1
 800cce6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ccea:	461a      	mov	r2, r3
 800ccec:	9209      	str	r2, [sp, #36]	; 0x24
 800ccee:	e00c      	b.n	800cd0a <_dtoa_r+0x28a>
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	e7f3      	b.n	800ccdc <_dtoa_r+0x25c>
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ccf8:	9308      	str	r3, [sp, #32]
 800ccfa:	9b00      	ldr	r3, [sp, #0]
 800ccfc:	4413      	add	r3, r2
 800ccfe:	9302      	str	r3, [sp, #8]
 800cd00:	3301      	adds	r3, #1
 800cd02:	2b01      	cmp	r3, #1
 800cd04:	9303      	str	r3, [sp, #12]
 800cd06:	bfb8      	it	lt
 800cd08:	2301      	movlt	r3, #1
 800cd0a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800cd0c:	2200      	movs	r2, #0
 800cd0e:	6042      	str	r2, [r0, #4]
 800cd10:	2204      	movs	r2, #4
 800cd12:	f102 0614 	add.w	r6, r2, #20
 800cd16:	429e      	cmp	r6, r3
 800cd18:	6841      	ldr	r1, [r0, #4]
 800cd1a:	d93d      	bls.n	800cd98 <_dtoa_r+0x318>
 800cd1c:	4620      	mov	r0, r4
 800cd1e:	f001 f83d 	bl	800dd9c <_Balloc>
 800cd22:	9001      	str	r0, [sp, #4]
 800cd24:	2800      	cmp	r0, #0
 800cd26:	d13b      	bne.n	800cda0 <_dtoa_r+0x320>
 800cd28:	4b11      	ldr	r3, [pc, #68]	; (800cd70 <_dtoa_r+0x2f0>)
 800cd2a:	4602      	mov	r2, r0
 800cd2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800cd30:	e6c0      	b.n	800cab4 <_dtoa_r+0x34>
 800cd32:	2301      	movs	r3, #1
 800cd34:	e7df      	b.n	800ccf6 <_dtoa_r+0x276>
 800cd36:	bf00      	nop
 800cd38:	636f4361 	.word	0x636f4361
 800cd3c:	3fd287a7 	.word	0x3fd287a7
 800cd40:	8b60c8b3 	.word	0x8b60c8b3
 800cd44:	3fc68a28 	.word	0x3fc68a28
 800cd48:	509f79fb 	.word	0x509f79fb
 800cd4c:	3fd34413 	.word	0x3fd34413
 800cd50:	0801044e 	.word	0x0801044e
 800cd54:	08010465 	.word	0x08010465
 800cd58:	7ff00000 	.word	0x7ff00000
 800cd5c:	0801044a 	.word	0x0801044a
 800cd60:	08010441 	.word	0x08010441
 800cd64:	080102c1 	.word	0x080102c1
 800cd68:	3ff80000 	.word	0x3ff80000
 800cd6c:	080105d0 	.word	0x080105d0
 800cd70:	080104c0 	.word	0x080104c0
 800cd74:	2501      	movs	r5, #1
 800cd76:	2300      	movs	r3, #0
 800cd78:	9306      	str	r3, [sp, #24]
 800cd7a:	9508      	str	r5, [sp, #32]
 800cd7c:	f04f 33ff 	mov.w	r3, #4294967295
 800cd80:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cd84:	2200      	movs	r2, #0
 800cd86:	2312      	movs	r3, #18
 800cd88:	e7b0      	b.n	800ccec <_dtoa_r+0x26c>
 800cd8a:	2301      	movs	r3, #1
 800cd8c:	9308      	str	r3, [sp, #32]
 800cd8e:	e7f5      	b.n	800cd7c <_dtoa_r+0x2fc>
 800cd90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd92:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cd96:	e7b8      	b.n	800cd0a <_dtoa_r+0x28a>
 800cd98:	3101      	adds	r1, #1
 800cd9a:	6041      	str	r1, [r0, #4]
 800cd9c:	0052      	lsls	r2, r2, #1
 800cd9e:	e7b8      	b.n	800cd12 <_dtoa_r+0x292>
 800cda0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cda2:	9a01      	ldr	r2, [sp, #4]
 800cda4:	601a      	str	r2, [r3, #0]
 800cda6:	9b03      	ldr	r3, [sp, #12]
 800cda8:	2b0e      	cmp	r3, #14
 800cdaa:	f200 809d 	bhi.w	800cee8 <_dtoa_r+0x468>
 800cdae:	2d00      	cmp	r5, #0
 800cdb0:	f000 809a 	beq.w	800cee8 <_dtoa_r+0x468>
 800cdb4:	9b00      	ldr	r3, [sp, #0]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	dd32      	ble.n	800ce20 <_dtoa_r+0x3a0>
 800cdba:	4ab7      	ldr	r2, [pc, #732]	; (800d098 <_dtoa_r+0x618>)
 800cdbc:	f003 030f 	and.w	r3, r3, #15
 800cdc0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cdc4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cdc8:	9b00      	ldr	r3, [sp, #0]
 800cdca:	05d8      	lsls	r0, r3, #23
 800cdcc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800cdd0:	d516      	bpl.n	800ce00 <_dtoa_r+0x380>
 800cdd2:	4bb2      	ldr	r3, [pc, #712]	; (800d09c <_dtoa_r+0x61c>)
 800cdd4:	ec51 0b19 	vmov	r0, r1, d9
 800cdd8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cddc:	f7f3 fd5e 	bl	800089c <__aeabi_ddiv>
 800cde0:	f007 070f 	and.w	r7, r7, #15
 800cde4:	4682      	mov	sl, r0
 800cde6:	468b      	mov	fp, r1
 800cde8:	2503      	movs	r5, #3
 800cdea:	4eac      	ldr	r6, [pc, #688]	; (800d09c <_dtoa_r+0x61c>)
 800cdec:	b957      	cbnz	r7, 800ce04 <_dtoa_r+0x384>
 800cdee:	4642      	mov	r2, r8
 800cdf0:	464b      	mov	r3, r9
 800cdf2:	4650      	mov	r0, sl
 800cdf4:	4659      	mov	r1, fp
 800cdf6:	f7f3 fd51 	bl	800089c <__aeabi_ddiv>
 800cdfa:	4682      	mov	sl, r0
 800cdfc:	468b      	mov	fp, r1
 800cdfe:	e028      	b.n	800ce52 <_dtoa_r+0x3d2>
 800ce00:	2502      	movs	r5, #2
 800ce02:	e7f2      	b.n	800cdea <_dtoa_r+0x36a>
 800ce04:	07f9      	lsls	r1, r7, #31
 800ce06:	d508      	bpl.n	800ce1a <_dtoa_r+0x39a>
 800ce08:	4640      	mov	r0, r8
 800ce0a:	4649      	mov	r1, r9
 800ce0c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ce10:	f7f3 fc1a 	bl	8000648 <__aeabi_dmul>
 800ce14:	3501      	adds	r5, #1
 800ce16:	4680      	mov	r8, r0
 800ce18:	4689      	mov	r9, r1
 800ce1a:	107f      	asrs	r7, r7, #1
 800ce1c:	3608      	adds	r6, #8
 800ce1e:	e7e5      	b.n	800cdec <_dtoa_r+0x36c>
 800ce20:	f000 809b 	beq.w	800cf5a <_dtoa_r+0x4da>
 800ce24:	9b00      	ldr	r3, [sp, #0]
 800ce26:	4f9d      	ldr	r7, [pc, #628]	; (800d09c <_dtoa_r+0x61c>)
 800ce28:	425e      	negs	r6, r3
 800ce2a:	4b9b      	ldr	r3, [pc, #620]	; (800d098 <_dtoa_r+0x618>)
 800ce2c:	f006 020f 	and.w	r2, r6, #15
 800ce30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce38:	ec51 0b19 	vmov	r0, r1, d9
 800ce3c:	f7f3 fc04 	bl	8000648 <__aeabi_dmul>
 800ce40:	1136      	asrs	r6, r6, #4
 800ce42:	4682      	mov	sl, r0
 800ce44:	468b      	mov	fp, r1
 800ce46:	2300      	movs	r3, #0
 800ce48:	2502      	movs	r5, #2
 800ce4a:	2e00      	cmp	r6, #0
 800ce4c:	d17a      	bne.n	800cf44 <_dtoa_r+0x4c4>
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d1d3      	bne.n	800cdfa <_dtoa_r+0x37a>
 800ce52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	f000 8082 	beq.w	800cf5e <_dtoa_r+0x4de>
 800ce5a:	4b91      	ldr	r3, [pc, #580]	; (800d0a0 <_dtoa_r+0x620>)
 800ce5c:	2200      	movs	r2, #0
 800ce5e:	4650      	mov	r0, sl
 800ce60:	4659      	mov	r1, fp
 800ce62:	f7f3 fe63 	bl	8000b2c <__aeabi_dcmplt>
 800ce66:	2800      	cmp	r0, #0
 800ce68:	d079      	beq.n	800cf5e <_dtoa_r+0x4de>
 800ce6a:	9b03      	ldr	r3, [sp, #12]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d076      	beq.n	800cf5e <_dtoa_r+0x4de>
 800ce70:	9b02      	ldr	r3, [sp, #8]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	dd36      	ble.n	800cee4 <_dtoa_r+0x464>
 800ce76:	9b00      	ldr	r3, [sp, #0]
 800ce78:	4650      	mov	r0, sl
 800ce7a:	4659      	mov	r1, fp
 800ce7c:	1e5f      	subs	r7, r3, #1
 800ce7e:	2200      	movs	r2, #0
 800ce80:	4b88      	ldr	r3, [pc, #544]	; (800d0a4 <_dtoa_r+0x624>)
 800ce82:	f7f3 fbe1 	bl	8000648 <__aeabi_dmul>
 800ce86:	9e02      	ldr	r6, [sp, #8]
 800ce88:	4682      	mov	sl, r0
 800ce8a:	468b      	mov	fp, r1
 800ce8c:	3501      	adds	r5, #1
 800ce8e:	4628      	mov	r0, r5
 800ce90:	f7f3 fb70 	bl	8000574 <__aeabi_i2d>
 800ce94:	4652      	mov	r2, sl
 800ce96:	465b      	mov	r3, fp
 800ce98:	f7f3 fbd6 	bl	8000648 <__aeabi_dmul>
 800ce9c:	4b82      	ldr	r3, [pc, #520]	; (800d0a8 <_dtoa_r+0x628>)
 800ce9e:	2200      	movs	r2, #0
 800cea0:	f7f3 fa1c 	bl	80002dc <__adddf3>
 800cea4:	46d0      	mov	r8, sl
 800cea6:	46d9      	mov	r9, fp
 800cea8:	4682      	mov	sl, r0
 800ceaa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800ceae:	2e00      	cmp	r6, #0
 800ceb0:	d158      	bne.n	800cf64 <_dtoa_r+0x4e4>
 800ceb2:	4b7e      	ldr	r3, [pc, #504]	; (800d0ac <_dtoa_r+0x62c>)
 800ceb4:	2200      	movs	r2, #0
 800ceb6:	4640      	mov	r0, r8
 800ceb8:	4649      	mov	r1, r9
 800ceba:	f7f3 fa0d 	bl	80002d8 <__aeabi_dsub>
 800cebe:	4652      	mov	r2, sl
 800cec0:	465b      	mov	r3, fp
 800cec2:	4680      	mov	r8, r0
 800cec4:	4689      	mov	r9, r1
 800cec6:	f7f3 fe4f 	bl	8000b68 <__aeabi_dcmpgt>
 800ceca:	2800      	cmp	r0, #0
 800cecc:	f040 8295 	bne.w	800d3fa <_dtoa_r+0x97a>
 800ced0:	4652      	mov	r2, sl
 800ced2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ced6:	4640      	mov	r0, r8
 800ced8:	4649      	mov	r1, r9
 800ceda:	f7f3 fe27 	bl	8000b2c <__aeabi_dcmplt>
 800cede:	2800      	cmp	r0, #0
 800cee0:	f040 8289 	bne.w	800d3f6 <_dtoa_r+0x976>
 800cee4:	ec5b ab19 	vmov	sl, fp, d9
 800cee8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	f2c0 8148 	blt.w	800d180 <_dtoa_r+0x700>
 800cef0:	9a00      	ldr	r2, [sp, #0]
 800cef2:	2a0e      	cmp	r2, #14
 800cef4:	f300 8144 	bgt.w	800d180 <_dtoa_r+0x700>
 800cef8:	4b67      	ldr	r3, [pc, #412]	; (800d098 <_dtoa_r+0x618>)
 800cefa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cefe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cf02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	f280 80d5 	bge.w	800d0b4 <_dtoa_r+0x634>
 800cf0a:	9b03      	ldr	r3, [sp, #12]
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	f300 80d1 	bgt.w	800d0b4 <_dtoa_r+0x634>
 800cf12:	f040 826f 	bne.w	800d3f4 <_dtoa_r+0x974>
 800cf16:	4b65      	ldr	r3, [pc, #404]	; (800d0ac <_dtoa_r+0x62c>)
 800cf18:	2200      	movs	r2, #0
 800cf1a:	4640      	mov	r0, r8
 800cf1c:	4649      	mov	r1, r9
 800cf1e:	f7f3 fb93 	bl	8000648 <__aeabi_dmul>
 800cf22:	4652      	mov	r2, sl
 800cf24:	465b      	mov	r3, fp
 800cf26:	f7f3 fe15 	bl	8000b54 <__aeabi_dcmpge>
 800cf2a:	9e03      	ldr	r6, [sp, #12]
 800cf2c:	4637      	mov	r7, r6
 800cf2e:	2800      	cmp	r0, #0
 800cf30:	f040 8245 	bne.w	800d3be <_dtoa_r+0x93e>
 800cf34:	9d01      	ldr	r5, [sp, #4]
 800cf36:	2331      	movs	r3, #49	; 0x31
 800cf38:	f805 3b01 	strb.w	r3, [r5], #1
 800cf3c:	9b00      	ldr	r3, [sp, #0]
 800cf3e:	3301      	adds	r3, #1
 800cf40:	9300      	str	r3, [sp, #0]
 800cf42:	e240      	b.n	800d3c6 <_dtoa_r+0x946>
 800cf44:	07f2      	lsls	r2, r6, #31
 800cf46:	d505      	bpl.n	800cf54 <_dtoa_r+0x4d4>
 800cf48:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf4c:	f7f3 fb7c 	bl	8000648 <__aeabi_dmul>
 800cf50:	3501      	adds	r5, #1
 800cf52:	2301      	movs	r3, #1
 800cf54:	1076      	asrs	r6, r6, #1
 800cf56:	3708      	adds	r7, #8
 800cf58:	e777      	b.n	800ce4a <_dtoa_r+0x3ca>
 800cf5a:	2502      	movs	r5, #2
 800cf5c:	e779      	b.n	800ce52 <_dtoa_r+0x3d2>
 800cf5e:	9f00      	ldr	r7, [sp, #0]
 800cf60:	9e03      	ldr	r6, [sp, #12]
 800cf62:	e794      	b.n	800ce8e <_dtoa_r+0x40e>
 800cf64:	9901      	ldr	r1, [sp, #4]
 800cf66:	4b4c      	ldr	r3, [pc, #304]	; (800d098 <_dtoa_r+0x618>)
 800cf68:	4431      	add	r1, r6
 800cf6a:	910d      	str	r1, [sp, #52]	; 0x34
 800cf6c:	9908      	ldr	r1, [sp, #32]
 800cf6e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800cf72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cf76:	2900      	cmp	r1, #0
 800cf78:	d043      	beq.n	800d002 <_dtoa_r+0x582>
 800cf7a:	494d      	ldr	r1, [pc, #308]	; (800d0b0 <_dtoa_r+0x630>)
 800cf7c:	2000      	movs	r0, #0
 800cf7e:	f7f3 fc8d 	bl	800089c <__aeabi_ddiv>
 800cf82:	4652      	mov	r2, sl
 800cf84:	465b      	mov	r3, fp
 800cf86:	f7f3 f9a7 	bl	80002d8 <__aeabi_dsub>
 800cf8a:	9d01      	ldr	r5, [sp, #4]
 800cf8c:	4682      	mov	sl, r0
 800cf8e:	468b      	mov	fp, r1
 800cf90:	4649      	mov	r1, r9
 800cf92:	4640      	mov	r0, r8
 800cf94:	f7f3 fe08 	bl	8000ba8 <__aeabi_d2iz>
 800cf98:	4606      	mov	r6, r0
 800cf9a:	f7f3 faeb 	bl	8000574 <__aeabi_i2d>
 800cf9e:	4602      	mov	r2, r0
 800cfa0:	460b      	mov	r3, r1
 800cfa2:	4640      	mov	r0, r8
 800cfa4:	4649      	mov	r1, r9
 800cfa6:	f7f3 f997 	bl	80002d8 <__aeabi_dsub>
 800cfaa:	3630      	adds	r6, #48	; 0x30
 800cfac:	f805 6b01 	strb.w	r6, [r5], #1
 800cfb0:	4652      	mov	r2, sl
 800cfb2:	465b      	mov	r3, fp
 800cfb4:	4680      	mov	r8, r0
 800cfb6:	4689      	mov	r9, r1
 800cfb8:	f7f3 fdb8 	bl	8000b2c <__aeabi_dcmplt>
 800cfbc:	2800      	cmp	r0, #0
 800cfbe:	d163      	bne.n	800d088 <_dtoa_r+0x608>
 800cfc0:	4642      	mov	r2, r8
 800cfc2:	464b      	mov	r3, r9
 800cfc4:	4936      	ldr	r1, [pc, #216]	; (800d0a0 <_dtoa_r+0x620>)
 800cfc6:	2000      	movs	r0, #0
 800cfc8:	f7f3 f986 	bl	80002d8 <__aeabi_dsub>
 800cfcc:	4652      	mov	r2, sl
 800cfce:	465b      	mov	r3, fp
 800cfd0:	f7f3 fdac 	bl	8000b2c <__aeabi_dcmplt>
 800cfd4:	2800      	cmp	r0, #0
 800cfd6:	f040 80b5 	bne.w	800d144 <_dtoa_r+0x6c4>
 800cfda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cfdc:	429d      	cmp	r5, r3
 800cfde:	d081      	beq.n	800cee4 <_dtoa_r+0x464>
 800cfe0:	4b30      	ldr	r3, [pc, #192]	; (800d0a4 <_dtoa_r+0x624>)
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	4650      	mov	r0, sl
 800cfe6:	4659      	mov	r1, fp
 800cfe8:	f7f3 fb2e 	bl	8000648 <__aeabi_dmul>
 800cfec:	4b2d      	ldr	r3, [pc, #180]	; (800d0a4 <_dtoa_r+0x624>)
 800cfee:	4682      	mov	sl, r0
 800cff0:	468b      	mov	fp, r1
 800cff2:	4640      	mov	r0, r8
 800cff4:	4649      	mov	r1, r9
 800cff6:	2200      	movs	r2, #0
 800cff8:	f7f3 fb26 	bl	8000648 <__aeabi_dmul>
 800cffc:	4680      	mov	r8, r0
 800cffe:	4689      	mov	r9, r1
 800d000:	e7c6      	b.n	800cf90 <_dtoa_r+0x510>
 800d002:	4650      	mov	r0, sl
 800d004:	4659      	mov	r1, fp
 800d006:	f7f3 fb1f 	bl	8000648 <__aeabi_dmul>
 800d00a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d00c:	9d01      	ldr	r5, [sp, #4]
 800d00e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d010:	4682      	mov	sl, r0
 800d012:	468b      	mov	fp, r1
 800d014:	4649      	mov	r1, r9
 800d016:	4640      	mov	r0, r8
 800d018:	f7f3 fdc6 	bl	8000ba8 <__aeabi_d2iz>
 800d01c:	4606      	mov	r6, r0
 800d01e:	f7f3 faa9 	bl	8000574 <__aeabi_i2d>
 800d022:	3630      	adds	r6, #48	; 0x30
 800d024:	4602      	mov	r2, r0
 800d026:	460b      	mov	r3, r1
 800d028:	4640      	mov	r0, r8
 800d02a:	4649      	mov	r1, r9
 800d02c:	f7f3 f954 	bl	80002d8 <__aeabi_dsub>
 800d030:	f805 6b01 	strb.w	r6, [r5], #1
 800d034:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d036:	429d      	cmp	r5, r3
 800d038:	4680      	mov	r8, r0
 800d03a:	4689      	mov	r9, r1
 800d03c:	f04f 0200 	mov.w	r2, #0
 800d040:	d124      	bne.n	800d08c <_dtoa_r+0x60c>
 800d042:	4b1b      	ldr	r3, [pc, #108]	; (800d0b0 <_dtoa_r+0x630>)
 800d044:	4650      	mov	r0, sl
 800d046:	4659      	mov	r1, fp
 800d048:	f7f3 f948 	bl	80002dc <__adddf3>
 800d04c:	4602      	mov	r2, r0
 800d04e:	460b      	mov	r3, r1
 800d050:	4640      	mov	r0, r8
 800d052:	4649      	mov	r1, r9
 800d054:	f7f3 fd88 	bl	8000b68 <__aeabi_dcmpgt>
 800d058:	2800      	cmp	r0, #0
 800d05a:	d173      	bne.n	800d144 <_dtoa_r+0x6c4>
 800d05c:	4652      	mov	r2, sl
 800d05e:	465b      	mov	r3, fp
 800d060:	4913      	ldr	r1, [pc, #76]	; (800d0b0 <_dtoa_r+0x630>)
 800d062:	2000      	movs	r0, #0
 800d064:	f7f3 f938 	bl	80002d8 <__aeabi_dsub>
 800d068:	4602      	mov	r2, r0
 800d06a:	460b      	mov	r3, r1
 800d06c:	4640      	mov	r0, r8
 800d06e:	4649      	mov	r1, r9
 800d070:	f7f3 fd5c 	bl	8000b2c <__aeabi_dcmplt>
 800d074:	2800      	cmp	r0, #0
 800d076:	f43f af35 	beq.w	800cee4 <_dtoa_r+0x464>
 800d07a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d07c:	1e6b      	subs	r3, r5, #1
 800d07e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d080:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d084:	2b30      	cmp	r3, #48	; 0x30
 800d086:	d0f8      	beq.n	800d07a <_dtoa_r+0x5fa>
 800d088:	9700      	str	r7, [sp, #0]
 800d08a:	e049      	b.n	800d120 <_dtoa_r+0x6a0>
 800d08c:	4b05      	ldr	r3, [pc, #20]	; (800d0a4 <_dtoa_r+0x624>)
 800d08e:	f7f3 fadb 	bl	8000648 <__aeabi_dmul>
 800d092:	4680      	mov	r8, r0
 800d094:	4689      	mov	r9, r1
 800d096:	e7bd      	b.n	800d014 <_dtoa_r+0x594>
 800d098:	080105d0 	.word	0x080105d0
 800d09c:	080105a8 	.word	0x080105a8
 800d0a0:	3ff00000 	.word	0x3ff00000
 800d0a4:	40240000 	.word	0x40240000
 800d0a8:	401c0000 	.word	0x401c0000
 800d0ac:	40140000 	.word	0x40140000
 800d0b0:	3fe00000 	.word	0x3fe00000
 800d0b4:	9d01      	ldr	r5, [sp, #4]
 800d0b6:	4656      	mov	r6, sl
 800d0b8:	465f      	mov	r7, fp
 800d0ba:	4642      	mov	r2, r8
 800d0bc:	464b      	mov	r3, r9
 800d0be:	4630      	mov	r0, r6
 800d0c0:	4639      	mov	r1, r7
 800d0c2:	f7f3 fbeb 	bl	800089c <__aeabi_ddiv>
 800d0c6:	f7f3 fd6f 	bl	8000ba8 <__aeabi_d2iz>
 800d0ca:	4682      	mov	sl, r0
 800d0cc:	f7f3 fa52 	bl	8000574 <__aeabi_i2d>
 800d0d0:	4642      	mov	r2, r8
 800d0d2:	464b      	mov	r3, r9
 800d0d4:	f7f3 fab8 	bl	8000648 <__aeabi_dmul>
 800d0d8:	4602      	mov	r2, r0
 800d0da:	460b      	mov	r3, r1
 800d0dc:	4630      	mov	r0, r6
 800d0de:	4639      	mov	r1, r7
 800d0e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d0e4:	f7f3 f8f8 	bl	80002d8 <__aeabi_dsub>
 800d0e8:	f805 6b01 	strb.w	r6, [r5], #1
 800d0ec:	9e01      	ldr	r6, [sp, #4]
 800d0ee:	9f03      	ldr	r7, [sp, #12]
 800d0f0:	1bae      	subs	r6, r5, r6
 800d0f2:	42b7      	cmp	r7, r6
 800d0f4:	4602      	mov	r2, r0
 800d0f6:	460b      	mov	r3, r1
 800d0f8:	d135      	bne.n	800d166 <_dtoa_r+0x6e6>
 800d0fa:	f7f3 f8ef 	bl	80002dc <__adddf3>
 800d0fe:	4642      	mov	r2, r8
 800d100:	464b      	mov	r3, r9
 800d102:	4606      	mov	r6, r0
 800d104:	460f      	mov	r7, r1
 800d106:	f7f3 fd2f 	bl	8000b68 <__aeabi_dcmpgt>
 800d10a:	b9d0      	cbnz	r0, 800d142 <_dtoa_r+0x6c2>
 800d10c:	4642      	mov	r2, r8
 800d10e:	464b      	mov	r3, r9
 800d110:	4630      	mov	r0, r6
 800d112:	4639      	mov	r1, r7
 800d114:	f7f3 fd00 	bl	8000b18 <__aeabi_dcmpeq>
 800d118:	b110      	cbz	r0, 800d120 <_dtoa_r+0x6a0>
 800d11a:	f01a 0f01 	tst.w	sl, #1
 800d11e:	d110      	bne.n	800d142 <_dtoa_r+0x6c2>
 800d120:	4620      	mov	r0, r4
 800d122:	ee18 1a10 	vmov	r1, s16
 800d126:	f000 fe79 	bl	800de1c <_Bfree>
 800d12a:	2300      	movs	r3, #0
 800d12c:	9800      	ldr	r0, [sp, #0]
 800d12e:	702b      	strb	r3, [r5, #0]
 800d130:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d132:	3001      	adds	r0, #1
 800d134:	6018      	str	r0, [r3, #0]
 800d136:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d138:	2b00      	cmp	r3, #0
 800d13a:	f43f acf1 	beq.w	800cb20 <_dtoa_r+0xa0>
 800d13e:	601d      	str	r5, [r3, #0]
 800d140:	e4ee      	b.n	800cb20 <_dtoa_r+0xa0>
 800d142:	9f00      	ldr	r7, [sp, #0]
 800d144:	462b      	mov	r3, r5
 800d146:	461d      	mov	r5, r3
 800d148:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d14c:	2a39      	cmp	r2, #57	; 0x39
 800d14e:	d106      	bne.n	800d15e <_dtoa_r+0x6de>
 800d150:	9a01      	ldr	r2, [sp, #4]
 800d152:	429a      	cmp	r2, r3
 800d154:	d1f7      	bne.n	800d146 <_dtoa_r+0x6c6>
 800d156:	9901      	ldr	r1, [sp, #4]
 800d158:	2230      	movs	r2, #48	; 0x30
 800d15a:	3701      	adds	r7, #1
 800d15c:	700a      	strb	r2, [r1, #0]
 800d15e:	781a      	ldrb	r2, [r3, #0]
 800d160:	3201      	adds	r2, #1
 800d162:	701a      	strb	r2, [r3, #0]
 800d164:	e790      	b.n	800d088 <_dtoa_r+0x608>
 800d166:	4ba6      	ldr	r3, [pc, #664]	; (800d400 <_dtoa_r+0x980>)
 800d168:	2200      	movs	r2, #0
 800d16a:	f7f3 fa6d 	bl	8000648 <__aeabi_dmul>
 800d16e:	2200      	movs	r2, #0
 800d170:	2300      	movs	r3, #0
 800d172:	4606      	mov	r6, r0
 800d174:	460f      	mov	r7, r1
 800d176:	f7f3 fccf 	bl	8000b18 <__aeabi_dcmpeq>
 800d17a:	2800      	cmp	r0, #0
 800d17c:	d09d      	beq.n	800d0ba <_dtoa_r+0x63a>
 800d17e:	e7cf      	b.n	800d120 <_dtoa_r+0x6a0>
 800d180:	9a08      	ldr	r2, [sp, #32]
 800d182:	2a00      	cmp	r2, #0
 800d184:	f000 80d7 	beq.w	800d336 <_dtoa_r+0x8b6>
 800d188:	9a06      	ldr	r2, [sp, #24]
 800d18a:	2a01      	cmp	r2, #1
 800d18c:	f300 80ba 	bgt.w	800d304 <_dtoa_r+0x884>
 800d190:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d192:	2a00      	cmp	r2, #0
 800d194:	f000 80b2 	beq.w	800d2fc <_dtoa_r+0x87c>
 800d198:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d19c:	9e07      	ldr	r6, [sp, #28]
 800d19e:	9d04      	ldr	r5, [sp, #16]
 800d1a0:	9a04      	ldr	r2, [sp, #16]
 800d1a2:	441a      	add	r2, r3
 800d1a4:	9204      	str	r2, [sp, #16]
 800d1a6:	9a05      	ldr	r2, [sp, #20]
 800d1a8:	2101      	movs	r1, #1
 800d1aa:	441a      	add	r2, r3
 800d1ac:	4620      	mov	r0, r4
 800d1ae:	9205      	str	r2, [sp, #20]
 800d1b0:	f000 ff36 	bl	800e020 <__i2b>
 800d1b4:	4607      	mov	r7, r0
 800d1b6:	2d00      	cmp	r5, #0
 800d1b8:	dd0c      	ble.n	800d1d4 <_dtoa_r+0x754>
 800d1ba:	9b05      	ldr	r3, [sp, #20]
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	dd09      	ble.n	800d1d4 <_dtoa_r+0x754>
 800d1c0:	42ab      	cmp	r3, r5
 800d1c2:	9a04      	ldr	r2, [sp, #16]
 800d1c4:	bfa8      	it	ge
 800d1c6:	462b      	movge	r3, r5
 800d1c8:	1ad2      	subs	r2, r2, r3
 800d1ca:	9204      	str	r2, [sp, #16]
 800d1cc:	9a05      	ldr	r2, [sp, #20]
 800d1ce:	1aed      	subs	r5, r5, r3
 800d1d0:	1ad3      	subs	r3, r2, r3
 800d1d2:	9305      	str	r3, [sp, #20]
 800d1d4:	9b07      	ldr	r3, [sp, #28]
 800d1d6:	b31b      	cbz	r3, 800d220 <_dtoa_r+0x7a0>
 800d1d8:	9b08      	ldr	r3, [sp, #32]
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	f000 80af 	beq.w	800d33e <_dtoa_r+0x8be>
 800d1e0:	2e00      	cmp	r6, #0
 800d1e2:	dd13      	ble.n	800d20c <_dtoa_r+0x78c>
 800d1e4:	4639      	mov	r1, r7
 800d1e6:	4632      	mov	r2, r6
 800d1e8:	4620      	mov	r0, r4
 800d1ea:	f000 ffd9 	bl	800e1a0 <__pow5mult>
 800d1ee:	ee18 2a10 	vmov	r2, s16
 800d1f2:	4601      	mov	r1, r0
 800d1f4:	4607      	mov	r7, r0
 800d1f6:	4620      	mov	r0, r4
 800d1f8:	f000 ff28 	bl	800e04c <__multiply>
 800d1fc:	ee18 1a10 	vmov	r1, s16
 800d200:	4680      	mov	r8, r0
 800d202:	4620      	mov	r0, r4
 800d204:	f000 fe0a 	bl	800de1c <_Bfree>
 800d208:	ee08 8a10 	vmov	s16, r8
 800d20c:	9b07      	ldr	r3, [sp, #28]
 800d20e:	1b9a      	subs	r2, r3, r6
 800d210:	d006      	beq.n	800d220 <_dtoa_r+0x7a0>
 800d212:	ee18 1a10 	vmov	r1, s16
 800d216:	4620      	mov	r0, r4
 800d218:	f000 ffc2 	bl	800e1a0 <__pow5mult>
 800d21c:	ee08 0a10 	vmov	s16, r0
 800d220:	2101      	movs	r1, #1
 800d222:	4620      	mov	r0, r4
 800d224:	f000 fefc 	bl	800e020 <__i2b>
 800d228:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	4606      	mov	r6, r0
 800d22e:	f340 8088 	ble.w	800d342 <_dtoa_r+0x8c2>
 800d232:	461a      	mov	r2, r3
 800d234:	4601      	mov	r1, r0
 800d236:	4620      	mov	r0, r4
 800d238:	f000 ffb2 	bl	800e1a0 <__pow5mult>
 800d23c:	9b06      	ldr	r3, [sp, #24]
 800d23e:	2b01      	cmp	r3, #1
 800d240:	4606      	mov	r6, r0
 800d242:	f340 8081 	ble.w	800d348 <_dtoa_r+0x8c8>
 800d246:	f04f 0800 	mov.w	r8, #0
 800d24a:	6933      	ldr	r3, [r6, #16]
 800d24c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d250:	6918      	ldr	r0, [r3, #16]
 800d252:	f000 fe95 	bl	800df80 <__hi0bits>
 800d256:	f1c0 0020 	rsb	r0, r0, #32
 800d25a:	9b05      	ldr	r3, [sp, #20]
 800d25c:	4418      	add	r0, r3
 800d25e:	f010 001f 	ands.w	r0, r0, #31
 800d262:	f000 8092 	beq.w	800d38a <_dtoa_r+0x90a>
 800d266:	f1c0 0320 	rsb	r3, r0, #32
 800d26a:	2b04      	cmp	r3, #4
 800d26c:	f340 808a 	ble.w	800d384 <_dtoa_r+0x904>
 800d270:	f1c0 001c 	rsb	r0, r0, #28
 800d274:	9b04      	ldr	r3, [sp, #16]
 800d276:	4403      	add	r3, r0
 800d278:	9304      	str	r3, [sp, #16]
 800d27a:	9b05      	ldr	r3, [sp, #20]
 800d27c:	4403      	add	r3, r0
 800d27e:	4405      	add	r5, r0
 800d280:	9305      	str	r3, [sp, #20]
 800d282:	9b04      	ldr	r3, [sp, #16]
 800d284:	2b00      	cmp	r3, #0
 800d286:	dd07      	ble.n	800d298 <_dtoa_r+0x818>
 800d288:	ee18 1a10 	vmov	r1, s16
 800d28c:	461a      	mov	r2, r3
 800d28e:	4620      	mov	r0, r4
 800d290:	f000 ffe0 	bl	800e254 <__lshift>
 800d294:	ee08 0a10 	vmov	s16, r0
 800d298:	9b05      	ldr	r3, [sp, #20]
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	dd05      	ble.n	800d2aa <_dtoa_r+0x82a>
 800d29e:	4631      	mov	r1, r6
 800d2a0:	461a      	mov	r2, r3
 800d2a2:	4620      	mov	r0, r4
 800d2a4:	f000 ffd6 	bl	800e254 <__lshift>
 800d2a8:	4606      	mov	r6, r0
 800d2aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d06e      	beq.n	800d38e <_dtoa_r+0x90e>
 800d2b0:	ee18 0a10 	vmov	r0, s16
 800d2b4:	4631      	mov	r1, r6
 800d2b6:	f001 f83d 	bl	800e334 <__mcmp>
 800d2ba:	2800      	cmp	r0, #0
 800d2bc:	da67      	bge.n	800d38e <_dtoa_r+0x90e>
 800d2be:	9b00      	ldr	r3, [sp, #0]
 800d2c0:	3b01      	subs	r3, #1
 800d2c2:	ee18 1a10 	vmov	r1, s16
 800d2c6:	9300      	str	r3, [sp, #0]
 800d2c8:	220a      	movs	r2, #10
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	4620      	mov	r0, r4
 800d2ce:	f000 fdc7 	bl	800de60 <__multadd>
 800d2d2:	9b08      	ldr	r3, [sp, #32]
 800d2d4:	ee08 0a10 	vmov	s16, r0
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	f000 81b1 	beq.w	800d640 <_dtoa_r+0xbc0>
 800d2de:	2300      	movs	r3, #0
 800d2e0:	4639      	mov	r1, r7
 800d2e2:	220a      	movs	r2, #10
 800d2e4:	4620      	mov	r0, r4
 800d2e6:	f000 fdbb 	bl	800de60 <__multadd>
 800d2ea:	9b02      	ldr	r3, [sp, #8]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	4607      	mov	r7, r0
 800d2f0:	f300 808e 	bgt.w	800d410 <_dtoa_r+0x990>
 800d2f4:	9b06      	ldr	r3, [sp, #24]
 800d2f6:	2b02      	cmp	r3, #2
 800d2f8:	dc51      	bgt.n	800d39e <_dtoa_r+0x91e>
 800d2fa:	e089      	b.n	800d410 <_dtoa_r+0x990>
 800d2fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d2fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d302:	e74b      	b.n	800d19c <_dtoa_r+0x71c>
 800d304:	9b03      	ldr	r3, [sp, #12]
 800d306:	1e5e      	subs	r6, r3, #1
 800d308:	9b07      	ldr	r3, [sp, #28]
 800d30a:	42b3      	cmp	r3, r6
 800d30c:	bfbf      	itttt	lt
 800d30e:	9b07      	ldrlt	r3, [sp, #28]
 800d310:	9607      	strlt	r6, [sp, #28]
 800d312:	1af2      	sublt	r2, r6, r3
 800d314:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d316:	bfb6      	itet	lt
 800d318:	189b      	addlt	r3, r3, r2
 800d31a:	1b9e      	subge	r6, r3, r6
 800d31c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d31e:	9b03      	ldr	r3, [sp, #12]
 800d320:	bfb8      	it	lt
 800d322:	2600      	movlt	r6, #0
 800d324:	2b00      	cmp	r3, #0
 800d326:	bfb7      	itett	lt
 800d328:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d32c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d330:	1a9d      	sublt	r5, r3, r2
 800d332:	2300      	movlt	r3, #0
 800d334:	e734      	b.n	800d1a0 <_dtoa_r+0x720>
 800d336:	9e07      	ldr	r6, [sp, #28]
 800d338:	9d04      	ldr	r5, [sp, #16]
 800d33a:	9f08      	ldr	r7, [sp, #32]
 800d33c:	e73b      	b.n	800d1b6 <_dtoa_r+0x736>
 800d33e:	9a07      	ldr	r2, [sp, #28]
 800d340:	e767      	b.n	800d212 <_dtoa_r+0x792>
 800d342:	9b06      	ldr	r3, [sp, #24]
 800d344:	2b01      	cmp	r3, #1
 800d346:	dc18      	bgt.n	800d37a <_dtoa_r+0x8fa>
 800d348:	f1ba 0f00 	cmp.w	sl, #0
 800d34c:	d115      	bne.n	800d37a <_dtoa_r+0x8fa>
 800d34e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d352:	b993      	cbnz	r3, 800d37a <_dtoa_r+0x8fa>
 800d354:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d358:	0d1b      	lsrs	r3, r3, #20
 800d35a:	051b      	lsls	r3, r3, #20
 800d35c:	b183      	cbz	r3, 800d380 <_dtoa_r+0x900>
 800d35e:	9b04      	ldr	r3, [sp, #16]
 800d360:	3301      	adds	r3, #1
 800d362:	9304      	str	r3, [sp, #16]
 800d364:	9b05      	ldr	r3, [sp, #20]
 800d366:	3301      	adds	r3, #1
 800d368:	9305      	str	r3, [sp, #20]
 800d36a:	f04f 0801 	mov.w	r8, #1
 800d36e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d370:	2b00      	cmp	r3, #0
 800d372:	f47f af6a 	bne.w	800d24a <_dtoa_r+0x7ca>
 800d376:	2001      	movs	r0, #1
 800d378:	e76f      	b.n	800d25a <_dtoa_r+0x7da>
 800d37a:	f04f 0800 	mov.w	r8, #0
 800d37e:	e7f6      	b.n	800d36e <_dtoa_r+0x8ee>
 800d380:	4698      	mov	r8, r3
 800d382:	e7f4      	b.n	800d36e <_dtoa_r+0x8ee>
 800d384:	f43f af7d 	beq.w	800d282 <_dtoa_r+0x802>
 800d388:	4618      	mov	r0, r3
 800d38a:	301c      	adds	r0, #28
 800d38c:	e772      	b.n	800d274 <_dtoa_r+0x7f4>
 800d38e:	9b03      	ldr	r3, [sp, #12]
 800d390:	2b00      	cmp	r3, #0
 800d392:	dc37      	bgt.n	800d404 <_dtoa_r+0x984>
 800d394:	9b06      	ldr	r3, [sp, #24]
 800d396:	2b02      	cmp	r3, #2
 800d398:	dd34      	ble.n	800d404 <_dtoa_r+0x984>
 800d39a:	9b03      	ldr	r3, [sp, #12]
 800d39c:	9302      	str	r3, [sp, #8]
 800d39e:	9b02      	ldr	r3, [sp, #8]
 800d3a0:	b96b      	cbnz	r3, 800d3be <_dtoa_r+0x93e>
 800d3a2:	4631      	mov	r1, r6
 800d3a4:	2205      	movs	r2, #5
 800d3a6:	4620      	mov	r0, r4
 800d3a8:	f000 fd5a 	bl	800de60 <__multadd>
 800d3ac:	4601      	mov	r1, r0
 800d3ae:	4606      	mov	r6, r0
 800d3b0:	ee18 0a10 	vmov	r0, s16
 800d3b4:	f000 ffbe 	bl	800e334 <__mcmp>
 800d3b8:	2800      	cmp	r0, #0
 800d3ba:	f73f adbb 	bgt.w	800cf34 <_dtoa_r+0x4b4>
 800d3be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3c0:	9d01      	ldr	r5, [sp, #4]
 800d3c2:	43db      	mvns	r3, r3
 800d3c4:	9300      	str	r3, [sp, #0]
 800d3c6:	f04f 0800 	mov.w	r8, #0
 800d3ca:	4631      	mov	r1, r6
 800d3cc:	4620      	mov	r0, r4
 800d3ce:	f000 fd25 	bl	800de1c <_Bfree>
 800d3d2:	2f00      	cmp	r7, #0
 800d3d4:	f43f aea4 	beq.w	800d120 <_dtoa_r+0x6a0>
 800d3d8:	f1b8 0f00 	cmp.w	r8, #0
 800d3dc:	d005      	beq.n	800d3ea <_dtoa_r+0x96a>
 800d3de:	45b8      	cmp	r8, r7
 800d3e0:	d003      	beq.n	800d3ea <_dtoa_r+0x96a>
 800d3e2:	4641      	mov	r1, r8
 800d3e4:	4620      	mov	r0, r4
 800d3e6:	f000 fd19 	bl	800de1c <_Bfree>
 800d3ea:	4639      	mov	r1, r7
 800d3ec:	4620      	mov	r0, r4
 800d3ee:	f000 fd15 	bl	800de1c <_Bfree>
 800d3f2:	e695      	b.n	800d120 <_dtoa_r+0x6a0>
 800d3f4:	2600      	movs	r6, #0
 800d3f6:	4637      	mov	r7, r6
 800d3f8:	e7e1      	b.n	800d3be <_dtoa_r+0x93e>
 800d3fa:	9700      	str	r7, [sp, #0]
 800d3fc:	4637      	mov	r7, r6
 800d3fe:	e599      	b.n	800cf34 <_dtoa_r+0x4b4>
 800d400:	40240000 	.word	0x40240000
 800d404:	9b08      	ldr	r3, [sp, #32]
 800d406:	2b00      	cmp	r3, #0
 800d408:	f000 80ca 	beq.w	800d5a0 <_dtoa_r+0xb20>
 800d40c:	9b03      	ldr	r3, [sp, #12]
 800d40e:	9302      	str	r3, [sp, #8]
 800d410:	2d00      	cmp	r5, #0
 800d412:	dd05      	ble.n	800d420 <_dtoa_r+0x9a0>
 800d414:	4639      	mov	r1, r7
 800d416:	462a      	mov	r2, r5
 800d418:	4620      	mov	r0, r4
 800d41a:	f000 ff1b 	bl	800e254 <__lshift>
 800d41e:	4607      	mov	r7, r0
 800d420:	f1b8 0f00 	cmp.w	r8, #0
 800d424:	d05b      	beq.n	800d4de <_dtoa_r+0xa5e>
 800d426:	6879      	ldr	r1, [r7, #4]
 800d428:	4620      	mov	r0, r4
 800d42a:	f000 fcb7 	bl	800dd9c <_Balloc>
 800d42e:	4605      	mov	r5, r0
 800d430:	b928      	cbnz	r0, 800d43e <_dtoa_r+0x9be>
 800d432:	4b87      	ldr	r3, [pc, #540]	; (800d650 <_dtoa_r+0xbd0>)
 800d434:	4602      	mov	r2, r0
 800d436:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d43a:	f7ff bb3b 	b.w	800cab4 <_dtoa_r+0x34>
 800d43e:	693a      	ldr	r2, [r7, #16]
 800d440:	3202      	adds	r2, #2
 800d442:	0092      	lsls	r2, r2, #2
 800d444:	f107 010c 	add.w	r1, r7, #12
 800d448:	300c      	adds	r0, #12
 800d44a:	f000 fc8d 	bl	800dd68 <memcpy>
 800d44e:	2201      	movs	r2, #1
 800d450:	4629      	mov	r1, r5
 800d452:	4620      	mov	r0, r4
 800d454:	f000 fefe 	bl	800e254 <__lshift>
 800d458:	9b01      	ldr	r3, [sp, #4]
 800d45a:	f103 0901 	add.w	r9, r3, #1
 800d45e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d462:	4413      	add	r3, r2
 800d464:	9305      	str	r3, [sp, #20]
 800d466:	f00a 0301 	and.w	r3, sl, #1
 800d46a:	46b8      	mov	r8, r7
 800d46c:	9304      	str	r3, [sp, #16]
 800d46e:	4607      	mov	r7, r0
 800d470:	4631      	mov	r1, r6
 800d472:	ee18 0a10 	vmov	r0, s16
 800d476:	f7ff fa77 	bl	800c968 <quorem>
 800d47a:	4641      	mov	r1, r8
 800d47c:	9002      	str	r0, [sp, #8]
 800d47e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d482:	ee18 0a10 	vmov	r0, s16
 800d486:	f000 ff55 	bl	800e334 <__mcmp>
 800d48a:	463a      	mov	r2, r7
 800d48c:	9003      	str	r0, [sp, #12]
 800d48e:	4631      	mov	r1, r6
 800d490:	4620      	mov	r0, r4
 800d492:	f000 ff6b 	bl	800e36c <__mdiff>
 800d496:	68c2      	ldr	r2, [r0, #12]
 800d498:	f109 3bff 	add.w	fp, r9, #4294967295
 800d49c:	4605      	mov	r5, r0
 800d49e:	bb02      	cbnz	r2, 800d4e2 <_dtoa_r+0xa62>
 800d4a0:	4601      	mov	r1, r0
 800d4a2:	ee18 0a10 	vmov	r0, s16
 800d4a6:	f000 ff45 	bl	800e334 <__mcmp>
 800d4aa:	4602      	mov	r2, r0
 800d4ac:	4629      	mov	r1, r5
 800d4ae:	4620      	mov	r0, r4
 800d4b0:	9207      	str	r2, [sp, #28]
 800d4b2:	f000 fcb3 	bl	800de1c <_Bfree>
 800d4b6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d4ba:	ea43 0102 	orr.w	r1, r3, r2
 800d4be:	9b04      	ldr	r3, [sp, #16]
 800d4c0:	430b      	orrs	r3, r1
 800d4c2:	464d      	mov	r5, r9
 800d4c4:	d10f      	bne.n	800d4e6 <_dtoa_r+0xa66>
 800d4c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d4ca:	d02a      	beq.n	800d522 <_dtoa_r+0xaa2>
 800d4cc:	9b03      	ldr	r3, [sp, #12]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	dd02      	ble.n	800d4d8 <_dtoa_r+0xa58>
 800d4d2:	9b02      	ldr	r3, [sp, #8]
 800d4d4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800d4d8:	f88b a000 	strb.w	sl, [fp]
 800d4dc:	e775      	b.n	800d3ca <_dtoa_r+0x94a>
 800d4de:	4638      	mov	r0, r7
 800d4e0:	e7ba      	b.n	800d458 <_dtoa_r+0x9d8>
 800d4e2:	2201      	movs	r2, #1
 800d4e4:	e7e2      	b.n	800d4ac <_dtoa_r+0xa2c>
 800d4e6:	9b03      	ldr	r3, [sp, #12]
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	db04      	blt.n	800d4f6 <_dtoa_r+0xa76>
 800d4ec:	9906      	ldr	r1, [sp, #24]
 800d4ee:	430b      	orrs	r3, r1
 800d4f0:	9904      	ldr	r1, [sp, #16]
 800d4f2:	430b      	orrs	r3, r1
 800d4f4:	d122      	bne.n	800d53c <_dtoa_r+0xabc>
 800d4f6:	2a00      	cmp	r2, #0
 800d4f8:	ddee      	ble.n	800d4d8 <_dtoa_r+0xa58>
 800d4fa:	ee18 1a10 	vmov	r1, s16
 800d4fe:	2201      	movs	r2, #1
 800d500:	4620      	mov	r0, r4
 800d502:	f000 fea7 	bl	800e254 <__lshift>
 800d506:	4631      	mov	r1, r6
 800d508:	ee08 0a10 	vmov	s16, r0
 800d50c:	f000 ff12 	bl	800e334 <__mcmp>
 800d510:	2800      	cmp	r0, #0
 800d512:	dc03      	bgt.n	800d51c <_dtoa_r+0xa9c>
 800d514:	d1e0      	bne.n	800d4d8 <_dtoa_r+0xa58>
 800d516:	f01a 0f01 	tst.w	sl, #1
 800d51a:	d0dd      	beq.n	800d4d8 <_dtoa_r+0xa58>
 800d51c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d520:	d1d7      	bne.n	800d4d2 <_dtoa_r+0xa52>
 800d522:	2339      	movs	r3, #57	; 0x39
 800d524:	f88b 3000 	strb.w	r3, [fp]
 800d528:	462b      	mov	r3, r5
 800d52a:	461d      	mov	r5, r3
 800d52c:	3b01      	subs	r3, #1
 800d52e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d532:	2a39      	cmp	r2, #57	; 0x39
 800d534:	d071      	beq.n	800d61a <_dtoa_r+0xb9a>
 800d536:	3201      	adds	r2, #1
 800d538:	701a      	strb	r2, [r3, #0]
 800d53a:	e746      	b.n	800d3ca <_dtoa_r+0x94a>
 800d53c:	2a00      	cmp	r2, #0
 800d53e:	dd07      	ble.n	800d550 <_dtoa_r+0xad0>
 800d540:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d544:	d0ed      	beq.n	800d522 <_dtoa_r+0xaa2>
 800d546:	f10a 0301 	add.w	r3, sl, #1
 800d54a:	f88b 3000 	strb.w	r3, [fp]
 800d54e:	e73c      	b.n	800d3ca <_dtoa_r+0x94a>
 800d550:	9b05      	ldr	r3, [sp, #20]
 800d552:	f809 ac01 	strb.w	sl, [r9, #-1]
 800d556:	4599      	cmp	r9, r3
 800d558:	d047      	beq.n	800d5ea <_dtoa_r+0xb6a>
 800d55a:	ee18 1a10 	vmov	r1, s16
 800d55e:	2300      	movs	r3, #0
 800d560:	220a      	movs	r2, #10
 800d562:	4620      	mov	r0, r4
 800d564:	f000 fc7c 	bl	800de60 <__multadd>
 800d568:	45b8      	cmp	r8, r7
 800d56a:	ee08 0a10 	vmov	s16, r0
 800d56e:	f04f 0300 	mov.w	r3, #0
 800d572:	f04f 020a 	mov.w	r2, #10
 800d576:	4641      	mov	r1, r8
 800d578:	4620      	mov	r0, r4
 800d57a:	d106      	bne.n	800d58a <_dtoa_r+0xb0a>
 800d57c:	f000 fc70 	bl	800de60 <__multadd>
 800d580:	4680      	mov	r8, r0
 800d582:	4607      	mov	r7, r0
 800d584:	f109 0901 	add.w	r9, r9, #1
 800d588:	e772      	b.n	800d470 <_dtoa_r+0x9f0>
 800d58a:	f000 fc69 	bl	800de60 <__multadd>
 800d58e:	4639      	mov	r1, r7
 800d590:	4680      	mov	r8, r0
 800d592:	2300      	movs	r3, #0
 800d594:	220a      	movs	r2, #10
 800d596:	4620      	mov	r0, r4
 800d598:	f000 fc62 	bl	800de60 <__multadd>
 800d59c:	4607      	mov	r7, r0
 800d59e:	e7f1      	b.n	800d584 <_dtoa_r+0xb04>
 800d5a0:	9b03      	ldr	r3, [sp, #12]
 800d5a2:	9302      	str	r3, [sp, #8]
 800d5a4:	9d01      	ldr	r5, [sp, #4]
 800d5a6:	ee18 0a10 	vmov	r0, s16
 800d5aa:	4631      	mov	r1, r6
 800d5ac:	f7ff f9dc 	bl	800c968 <quorem>
 800d5b0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d5b4:	9b01      	ldr	r3, [sp, #4]
 800d5b6:	f805 ab01 	strb.w	sl, [r5], #1
 800d5ba:	1aea      	subs	r2, r5, r3
 800d5bc:	9b02      	ldr	r3, [sp, #8]
 800d5be:	4293      	cmp	r3, r2
 800d5c0:	dd09      	ble.n	800d5d6 <_dtoa_r+0xb56>
 800d5c2:	ee18 1a10 	vmov	r1, s16
 800d5c6:	2300      	movs	r3, #0
 800d5c8:	220a      	movs	r2, #10
 800d5ca:	4620      	mov	r0, r4
 800d5cc:	f000 fc48 	bl	800de60 <__multadd>
 800d5d0:	ee08 0a10 	vmov	s16, r0
 800d5d4:	e7e7      	b.n	800d5a6 <_dtoa_r+0xb26>
 800d5d6:	9b02      	ldr	r3, [sp, #8]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	bfc8      	it	gt
 800d5dc:	461d      	movgt	r5, r3
 800d5de:	9b01      	ldr	r3, [sp, #4]
 800d5e0:	bfd8      	it	le
 800d5e2:	2501      	movle	r5, #1
 800d5e4:	441d      	add	r5, r3
 800d5e6:	f04f 0800 	mov.w	r8, #0
 800d5ea:	ee18 1a10 	vmov	r1, s16
 800d5ee:	2201      	movs	r2, #1
 800d5f0:	4620      	mov	r0, r4
 800d5f2:	f000 fe2f 	bl	800e254 <__lshift>
 800d5f6:	4631      	mov	r1, r6
 800d5f8:	ee08 0a10 	vmov	s16, r0
 800d5fc:	f000 fe9a 	bl	800e334 <__mcmp>
 800d600:	2800      	cmp	r0, #0
 800d602:	dc91      	bgt.n	800d528 <_dtoa_r+0xaa8>
 800d604:	d102      	bne.n	800d60c <_dtoa_r+0xb8c>
 800d606:	f01a 0f01 	tst.w	sl, #1
 800d60a:	d18d      	bne.n	800d528 <_dtoa_r+0xaa8>
 800d60c:	462b      	mov	r3, r5
 800d60e:	461d      	mov	r5, r3
 800d610:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d614:	2a30      	cmp	r2, #48	; 0x30
 800d616:	d0fa      	beq.n	800d60e <_dtoa_r+0xb8e>
 800d618:	e6d7      	b.n	800d3ca <_dtoa_r+0x94a>
 800d61a:	9a01      	ldr	r2, [sp, #4]
 800d61c:	429a      	cmp	r2, r3
 800d61e:	d184      	bne.n	800d52a <_dtoa_r+0xaaa>
 800d620:	9b00      	ldr	r3, [sp, #0]
 800d622:	3301      	adds	r3, #1
 800d624:	9300      	str	r3, [sp, #0]
 800d626:	2331      	movs	r3, #49	; 0x31
 800d628:	7013      	strb	r3, [r2, #0]
 800d62a:	e6ce      	b.n	800d3ca <_dtoa_r+0x94a>
 800d62c:	4b09      	ldr	r3, [pc, #36]	; (800d654 <_dtoa_r+0xbd4>)
 800d62e:	f7ff ba95 	b.w	800cb5c <_dtoa_r+0xdc>
 800d632:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d634:	2b00      	cmp	r3, #0
 800d636:	f47f aa6e 	bne.w	800cb16 <_dtoa_r+0x96>
 800d63a:	4b07      	ldr	r3, [pc, #28]	; (800d658 <_dtoa_r+0xbd8>)
 800d63c:	f7ff ba8e 	b.w	800cb5c <_dtoa_r+0xdc>
 800d640:	9b02      	ldr	r3, [sp, #8]
 800d642:	2b00      	cmp	r3, #0
 800d644:	dcae      	bgt.n	800d5a4 <_dtoa_r+0xb24>
 800d646:	9b06      	ldr	r3, [sp, #24]
 800d648:	2b02      	cmp	r3, #2
 800d64a:	f73f aea8 	bgt.w	800d39e <_dtoa_r+0x91e>
 800d64e:	e7a9      	b.n	800d5a4 <_dtoa_r+0xb24>
 800d650:	080104c0 	.word	0x080104c0
 800d654:	080102c0 	.word	0x080102c0
 800d658:	08010441 	.word	0x08010441

0800d65c <rshift>:
 800d65c:	6903      	ldr	r3, [r0, #16]
 800d65e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d662:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d666:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d66a:	f100 0414 	add.w	r4, r0, #20
 800d66e:	dd45      	ble.n	800d6fc <rshift+0xa0>
 800d670:	f011 011f 	ands.w	r1, r1, #31
 800d674:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d678:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d67c:	d10c      	bne.n	800d698 <rshift+0x3c>
 800d67e:	f100 0710 	add.w	r7, r0, #16
 800d682:	4629      	mov	r1, r5
 800d684:	42b1      	cmp	r1, r6
 800d686:	d334      	bcc.n	800d6f2 <rshift+0x96>
 800d688:	1a9b      	subs	r3, r3, r2
 800d68a:	009b      	lsls	r3, r3, #2
 800d68c:	1eea      	subs	r2, r5, #3
 800d68e:	4296      	cmp	r6, r2
 800d690:	bf38      	it	cc
 800d692:	2300      	movcc	r3, #0
 800d694:	4423      	add	r3, r4
 800d696:	e015      	b.n	800d6c4 <rshift+0x68>
 800d698:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d69c:	f1c1 0820 	rsb	r8, r1, #32
 800d6a0:	40cf      	lsrs	r7, r1
 800d6a2:	f105 0e04 	add.w	lr, r5, #4
 800d6a6:	46a1      	mov	r9, r4
 800d6a8:	4576      	cmp	r6, lr
 800d6aa:	46f4      	mov	ip, lr
 800d6ac:	d815      	bhi.n	800d6da <rshift+0x7e>
 800d6ae:	1a9a      	subs	r2, r3, r2
 800d6b0:	0092      	lsls	r2, r2, #2
 800d6b2:	3a04      	subs	r2, #4
 800d6b4:	3501      	adds	r5, #1
 800d6b6:	42ae      	cmp	r6, r5
 800d6b8:	bf38      	it	cc
 800d6ba:	2200      	movcc	r2, #0
 800d6bc:	18a3      	adds	r3, r4, r2
 800d6be:	50a7      	str	r7, [r4, r2]
 800d6c0:	b107      	cbz	r7, 800d6c4 <rshift+0x68>
 800d6c2:	3304      	adds	r3, #4
 800d6c4:	1b1a      	subs	r2, r3, r4
 800d6c6:	42a3      	cmp	r3, r4
 800d6c8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d6cc:	bf08      	it	eq
 800d6ce:	2300      	moveq	r3, #0
 800d6d0:	6102      	str	r2, [r0, #16]
 800d6d2:	bf08      	it	eq
 800d6d4:	6143      	streq	r3, [r0, #20]
 800d6d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d6da:	f8dc c000 	ldr.w	ip, [ip]
 800d6de:	fa0c fc08 	lsl.w	ip, ip, r8
 800d6e2:	ea4c 0707 	orr.w	r7, ip, r7
 800d6e6:	f849 7b04 	str.w	r7, [r9], #4
 800d6ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d6ee:	40cf      	lsrs	r7, r1
 800d6f0:	e7da      	b.n	800d6a8 <rshift+0x4c>
 800d6f2:	f851 cb04 	ldr.w	ip, [r1], #4
 800d6f6:	f847 cf04 	str.w	ip, [r7, #4]!
 800d6fa:	e7c3      	b.n	800d684 <rshift+0x28>
 800d6fc:	4623      	mov	r3, r4
 800d6fe:	e7e1      	b.n	800d6c4 <rshift+0x68>

0800d700 <__hexdig_fun>:
 800d700:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d704:	2b09      	cmp	r3, #9
 800d706:	d802      	bhi.n	800d70e <__hexdig_fun+0xe>
 800d708:	3820      	subs	r0, #32
 800d70a:	b2c0      	uxtb	r0, r0
 800d70c:	4770      	bx	lr
 800d70e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d712:	2b05      	cmp	r3, #5
 800d714:	d801      	bhi.n	800d71a <__hexdig_fun+0x1a>
 800d716:	3847      	subs	r0, #71	; 0x47
 800d718:	e7f7      	b.n	800d70a <__hexdig_fun+0xa>
 800d71a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d71e:	2b05      	cmp	r3, #5
 800d720:	d801      	bhi.n	800d726 <__hexdig_fun+0x26>
 800d722:	3827      	subs	r0, #39	; 0x27
 800d724:	e7f1      	b.n	800d70a <__hexdig_fun+0xa>
 800d726:	2000      	movs	r0, #0
 800d728:	4770      	bx	lr
	...

0800d72c <__gethex>:
 800d72c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d730:	ed2d 8b02 	vpush	{d8}
 800d734:	b089      	sub	sp, #36	; 0x24
 800d736:	ee08 0a10 	vmov	s16, r0
 800d73a:	9304      	str	r3, [sp, #16]
 800d73c:	4bb4      	ldr	r3, [pc, #720]	; (800da10 <__gethex+0x2e4>)
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	9301      	str	r3, [sp, #4]
 800d742:	4618      	mov	r0, r3
 800d744:	468b      	mov	fp, r1
 800d746:	4690      	mov	r8, r2
 800d748:	f7f2 fd6a 	bl	8000220 <strlen>
 800d74c:	9b01      	ldr	r3, [sp, #4]
 800d74e:	f8db 2000 	ldr.w	r2, [fp]
 800d752:	4403      	add	r3, r0
 800d754:	4682      	mov	sl, r0
 800d756:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d75a:	9305      	str	r3, [sp, #20]
 800d75c:	1c93      	adds	r3, r2, #2
 800d75e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d762:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d766:	32fe      	adds	r2, #254	; 0xfe
 800d768:	18d1      	adds	r1, r2, r3
 800d76a:	461f      	mov	r7, r3
 800d76c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d770:	9100      	str	r1, [sp, #0]
 800d772:	2830      	cmp	r0, #48	; 0x30
 800d774:	d0f8      	beq.n	800d768 <__gethex+0x3c>
 800d776:	f7ff ffc3 	bl	800d700 <__hexdig_fun>
 800d77a:	4604      	mov	r4, r0
 800d77c:	2800      	cmp	r0, #0
 800d77e:	d13a      	bne.n	800d7f6 <__gethex+0xca>
 800d780:	9901      	ldr	r1, [sp, #4]
 800d782:	4652      	mov	r2, sl
 800d784:	4638      	mov	r0, r7
 800d786:	f001 f943 	bl	800ea10 <strncmp>
 800d78a:	4605      	mov	r5, r0
 800d78c:	2800      	cmp	r0, #0
 800d78e:	d168      	bne.n	800d862 <__gethex+0x136>
 800d790:	f817 000a 	ldrb.w	r0, [r7, sl]
 800d794:	eb07 060a 	add.w	r6, r7, sl
 800d798:	f7ff ffb2 	bl	800d700 <__hexdig_fun>
 800d79c:	2800      	cmp	r0, #0
 800d79e:	d062      	beq.n	800d866 <__gethex+0x13a>
 800d7a0:	4633      	mov	r3, r6
 800d7a2:	7818      	ldrb	r0, [r3, #0]
 800d7a4:	2830      	cmp	r0, #48	; 0x30
 800d7a6:	461f      	mov	r7, r3
 800d7a8:	f103 0301 	add.w	r3, r3, #1
 800d7ac:	d0f9      	beq.n	800d7a2 <__gethex+0x76>
 800d7ae:	f7ff ffa7 	bl	800d700 <__hexdig_fun>
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	fab0 f480 	clz	r4, r0
 800d7b8:	0964      	lsrs	r4, r4, #5
 800d7ba:	4635      	mov	r5, r6
 800d7bc:	9300      	str	r3, [sp, #0]
 800d7be:	463a      	mov	r2, r7
 800d7c0:	4616      	mov	r6, r2
 800d7c2:	3201      	adds	r2, #1
 800d7c4:	7830      	ldrb	r0, [r6, #0]
 800d7c6:	f7ff ff9b 	bl	800d700 <__hexdig_fun>
 800d7ca:	2800      	cmp	r0, #0
 800d7cc:	d1f8      	bne.n	800d7c0 <__gethex+0x94>
 800d7ce:	9901      	ldr	r1, [sp, #4]
 800d7d0:	4652      	mov	r2, sl
 800d7d2:	4630      	mov	r0, r6
 800d7d4:	f001 f91c 	bl	800ea10 <strncmp>
 800d7d8:	b980      	cbnz	r0, 800d7fc <__gethex+0xd0>
 800d7da:	b94d      	cbnz	r5, 800d7f0 <__gethex+0xc4>
 800d7dc:	eb06 050a 	add.w	r5, r6, sl
 800d7e0:	462a      	mov	r2, r5
 800d7e2:	4616      	mov	r6, r2
 800d7e4:	3201      	adds	r2, #1
 800d7e6:	7830      	ldrb	r0, [r6, #0]
 800d7e8:	f7ff ff8a 	bl	800d700 <__hexdig_fun>
 800d7ec:	2800      	cmp	r0, #0
 800d7ee:	d1f8      	bne.n	800d7e2 <__gethex+0xb6>
 800d7f0:	1bad      	subs	r5, r5, r6
 800d7f2:	00ad      	lsls	r5, r5, #2
 800d7f4:	e004      	b.n	800d800 <__gethex+0xd4>
 800d7f6:	2400      	movs	r4, #0
 800d7f8:	4625      	mov	r5, r4
 800d7fa:	e7e0      	b.n	800d7be <__gethex+0x92>
 800d7fc:	2d00      	cmp	r5, #0
 800d7fe:	d1f7      	bne.n	800d7f0 <__gethex+0xc4>
 800d800:	7833      	ldrb	r3, [r6, #0]
 800d802:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d806:	2b50      	cmp	r3, #80	; 0x50
 800d808:	d13b      	bne.n	800d882 <__gethex+0x156>
 800d80a:	7873      	ldrb	r3, [r6, #1]
 800d80c:	2b2b      	cmp	r3, #43	; 0x2b
 800d80e:	d02c      	beq.n	800d86a <__gethex+0x13e>
 800d810:	2b2d      	cmp	r3, #45	; 0x2d
 800d812:	d02e      	beq.n	800d872 <__gethex+0x146>
 800d814:	1c71      	adds	r1, r6, #1
 800d816:	f04f 0900 	mov.w	r9, #0
 800d81a:	7808      	ldrb	r0, [r1, #0]
 800d81c:	f7ff ff70 	bl	800d700 <__hexdig_fun>
 800d820:	1e43      	subs	r3, r0, #1
 800d822:	b2db      	uxtb	r3, r3
 800d824:	2b18      	cmp	r3, #24
 800d826:	d82c      	bhi.n	800d882 <__gethex+0x156>
 800d828:	f1a0 0210 	sub.w	r2, r0, #16
 800d82c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d830:	f7ff ff66 	bl	800d700 <__hexdig_fun>
 800d834:	1e43      	subs	r3, r0, #1
 800d836:	b2db      	uxtb	r3, r3
 800d838:	2b18      	cmp	r3, #24
 800d83a:	d91d      	bls.n	800d878 <__gethex+0x14c>
 800d83c:	f1b9 0f00 	cmp.w	r9, #0
 800d840:	d000      	beq.n	800d844 <__gethex+0x118>
 800d842:	4252      	negs	r2, r2
 800d844:	4415      	add	r5, r2
 800d846:	f8cb 1000 	str.w	r1, [fp]
 800d84a:	b1e4      	cbz	r4, 800d886 <__gethex+0x15a>
 800d84c:	9b00      	ldr	r3, [sp, #0]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	bf14      	ite	ne
 800d852:	2700      	movne	r7, #0
 800d854:	2706      	moveq	r7, #6
 800d856:	4638      	mov	r0, r7
 800d858:	b009      	add	sp, #36	; 0x24
 800d85a:	ecbd 8b02 	vpop	{d8}
 800d85e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d862:	463e      	mov	r6, r7
 800d864:	4625      	mov	r5, r4
 800d866:	2401      	movs	r4, #1
 800d868:	e7ca      	b.n	800d800 <__gethex+0xd4>
 800d86a:	f04f 0900 	mov.w	r9, #0
 800d86e:	1cb1      	adds	r1, r6, #2
 800d870:	e7d3      	b.n	800d81a <__gethex+0xee>
 800d872:	f04f 0901 	mov.w	r9, #1
 800d876:	e7fa      	b.n	800d86e <__gethex+0x142>
 800d878:	230a      	movs	r3, #10
 800d87a:	fb03 0202 	mla	r2, r3, r2, r0
 800d87e:	3a10      	subs	r2, #16
 800d880:	e7d4      	b.n	800d82c <__gethex+0x100>
 800d882:	4631      	mov	r1, r6
 800d884:	e7df      	b.n	800d846 <__gethex+0x11a>
 800d886:	1bf3      	subs	r3, r6, r7
 800d888:	3b01      	subs	r3, #1
 800d88a:	4621      	mov	r1, r4
 800d88c:	2b07      	cmp	r3, #7
 800d88e:	dc0b      	bgt.n	800d8a8 <__gethex+0x17c>
 800d890:	ee18 0a10 	vmov	r0, s16
 800d894:	f000 fa82 	bl	800dd9c <_Balloc>
 800d898:	4604      	mov	r4, r0
 800d89a:	b940      	cbnz	r0, 800d8ae <__gethex+0x182>
 800d89c:	4b5d      	ldr	r3, [pc, #372]	; (800da14 <__gethex+0x2e8>)
 800d89e:	4602      	mov	r2, r0
 800d8a0:	21de      	movs	r1, #222	; 0xde
 800d8a2:	485d      	ldr	r0, [pc, #372]	; (800da18 <__gethex+0x2ec>)
 800d8a4:	f001 f8d6 	bl	800ea54 <__assert_func>
 800d8a8:	3101      	adds	r1, #1
 800d8aa:	105b      	asrs	r3, r3, #1
 800d8ac:	e7ee      	b.n	800d88c <__gethex+0x160>
 800d8ae:	f100 0914 	add.w	r9, r0, #20
 800d8b2:	f04f 0b00 	mov.w	fp, #0
 800d8b6:	f1ca 0301 	rsb	r3, sl, #1
 800d8ba:	f8cd 9008 	str.w	r9, [sp, #8]
 800d8be:	f8cd b000 	str.w	fp, [sp]
 800d8c2:	9306      	str	r3, [sp, #24]
 800d8c4:	42b7      	cmp	r7, r6
 800d8c6:	d340      	bcc.n	800d94a <__gethex+0x21e>
 800d8c8:	9802      	ldr	r0, [sp, #8]
 800d8ca:	9b00      	ldr	r3, [sp, #0]
 800d8cc:	f840 3b04 	str.w	r3, [r0], #4
 800d8d0:	eba0 0009 	sub.w	r0, r0, r9
 800d8d4:	1080      	asrs	r0, r0, #2
 800d8d6:	0146      	lsls	r6, r0, #5
 800d8d8:	6120      	str	r0, [r4, #16]
 800d8da:	4618      	mov	r0, r3
 800d8dc:	f000 fb50 	bl	800df80 <__hi0bits>
 800d8e0:	1a30      	subs	r0, r6, r0
 800d8e2:	f8d8 6000 	ldr.w	r6, [r8]
 800d8e6:	42b0      	cmp	r0, r6
 800d8e8:	dd63      	ble.n	800d9b2 <__gethex+0x286>
 800d8ea:	1b87      	subs	r7, r0, r6
 800d8ec:	4639      	mov	r1, r7
 800d8ee:	4620      	mov	r0, r4
 800d8f0:	f000 fef4 	bl	800e6dc <__any_on>
 800d8f4:	4682      	mov	sl, r0
 800d8f6:	b1a8      	cbz	r0, 800d924 <__gethex+0x1f8>
 800d8f8:	1e7b      	subs	r3, r7, #1
 800d8fa:	1159      	asrs	r1, r3, #5
 800d8fc:	f003 021f 	and.w	r2, r3, #31
 800d900:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d904:	f04f 0a01 	mov.w	sl, #1
 800d908:	fa0a f202 	lsl.w	r2, sl, r2
 800d90c:	420a      	tst	r2, r1
 800d90e:	d009      	beq.n	800d924 <__gethex+0x1f8>
 800d910:	4553      	cmp	r3, sl
 800d912:	dd05      	ble.n	800d920 <__gethex+0x1f4>
 800d914:	1eb9      	subs	r1, r7, #2
 800d916:	4620      	mov	r0, r4
 800d918:	f000 fee0 	bl	800e6dc <__any_on>
 800d91c:	2800      	cmp	r0, #0
 800d91e:	d145      	bne.n	800d9ac <__gethex+0x280>
 800d920:	f04f 0a02 	mov.w	sl, #2
 800d924:	4639      	mov	r1, r7
 800d926:	4620      	mov	r0, r4
 800d928:	f7ff fe98 	bl	800d65c <rshift>
 800d92c:	443d      	add	r5, r7
 800d92e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d932:	42ab      	cmp	r3, r5
 800d934:	da4c      	bge.n	800d9d0 <__gethex+0x2a4>
 800d936:	ee18 0a10 	vmov	r0, s16
 800d93a:	4621      	mov	r1, r4
 800d93c:	f000 fa6e 	bl	800de1c <_Bfree>
 800d940:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d942:	2300      	movs	r3, #0
 800d944:	6013      	str	r3, [r2, #0]
 800d946:	27a3      	movs	r7, #163	; 0xa3
 800d948:	e785      	b.n	800d856 <__gethex+0x12a>
 800d94a:	1e73      	subs	r3, r6, #1
 800d94c:	9a05      	ldr	r2, [sp, #20]
 800d94e:	9303      	str	r3, [sp, #12]
 800d950:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d954:	4293      	cmp	r3, r2
 800d956:	d019      	beq.n	800d98c <__gethex+0x260>
 800d958:	f1bb 0f20 	cmp.w	fp, #32
 800d95c:	d107      	bne.n	800d96e <__gethex+0x242>
 800d95e:	9b02      	ldr	r3, [sp, #8]
 800d960:	9a00      	ldr	r2, [sp, #0]
 800d962:	f843 2b04 	str.w	r2, [r3], #4
 800d966:	9302      	str	r3, [sp, #8]
 800d968:	2300      	movs	r3, #0
 800d96a:	9300      	str	r3, [sp, #0]
 800d96c:	469b      	mov	fp, r3
 800d96e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800d972:	f7ff fec5 	bl	800d700 <__hexdig_fun>
 800d976:	9b00      	ldr	r3, [sp, #0]
 800d978:	f000 000f 	and.w	r0, r0, #15
 800d97c:	fa00 f00b 	lsl.w	r0, r0, fp
 800d980:	4303      	orrs	r3, r0
 800d982:	9300      	str	r3, [sp, #0]
 800d984:	f10b 0b04 	add.w	fp, fp, #4
 800d988:	9b03      	ldr	r3, [sp, #12]
 800d98a:	e00d      	b.n	800d9a8 <__gethex+0x27c>
 800d98c:	9b03      	ldr	r3, [sp, #12]
 800d98e:	9a06      	ldr	r2, [sp, #24]
 800d990:	4413      	add	r3, r2
 800d992:	42bb      	cmp	r3, r7
 800d994:	d3e0      	bcc.n	800d958 <__gethex+0x22c>
 800d996:	4618      	mov	r0, r3
 800d998:	9901      	ldr	r1, [sp, #4]
 800d99a:	9307      	str	r3, [sp, #28]
 800d99c:	4652      	mov	r2, sl
 800d99e:	f001 f837 	bl	800ea10 <strncmp>
 800d9a2:	9b07      	ldr	r3, [sp, #28]
 800d9a4:	2800      	cmp	r0, #0
 800d9a6:	d1d7      	bne.n	800d958 <__gethex+0x22c>
 800d9a8:	461e      	mov	r6, r3
 800d9aa:	e78b      	b.n	800d8c4 <__gethex+0x198>
 800d9ac:	f04f 0a03 	mov.w	sl, #3
 800d9b0:	e7b8      	b.n	800d924 <__gethex+0x1f8>
 800d9b2:	da0a      	bge.n	800d9ca <__gethex+0x29e>
 800d9b4:	1a37      	subs	r7, r6, r0
 800d9b6:	4621      	mov	r1, r4
 800d9b8:	ee18 0a10 	vmov	r0, s16
 800d9bc:	463a      	mov	r2, r7
 800d9be:	f000 fc49 	bl	800e254 <__lshift>
 800d9c2:	1bed      	subs	r5, r5, r7
 800d9c4:	4604      	mov	r4, r0
 800d9c6:	f100 0914 	add.w	r9, r0, #20
 800d9ca:	f04f 0a00 	mov.w	sl, #0
 800d9ce:	e7ae      	b.n	800d92e <__gethex+0x202>
 800d9d0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d9d4:	42a8      	cmp	r0, r5
 800d9d6:	dd72      	ble.n	800dabe <__gethex+0x392>
 800d9d8:	1b45      	subs	r5, r0, r5
 800d9da:	42ae      	cmp	r6, r5
 800d9dc:	dc36      	bgt.n	800da4c <__gethex+0x320>
 800d9de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d9e2:	2b02      	cmp	r3, #2
 800d9e4:	d02a      	beq.n	800da3c <__gethex+0x310>
 800d9e6:	2b03      	cmp	r3, #3
 800d9e8:	d02c      	beq.n	800da44 <__gethex+0x318>
 800d9ea:	2b01      	cmp	r3, #1
 800d9ec:	d11c      	bne.n	800da28 <__gethex+0x2fc>
 800d9ee:	42ae      	cmp	r6, r5
 800d9f0:	d11a      	bne.n	800da28 <__gethex+0x2fc>
 800d9f2:	2e01      	cmp	r6, #1
 800d9f4:	d112      	bne.n	800da1c <__gethex+0x2f0>
 800d9f6:	9a04      	ldr	r2, [sp, #16]
 800d9f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d9fc:	6013      	str	r3, [r2, #0]
 800d9fe:	2301      	movs	r3, #1
 800da00:	6123      	str	r3, [r4, #16]
 800da02:	f8c9 3000 	str.w	r3, [r9]
 800da06:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800da08:	2762      	movs	r7, #98	; 0x62
 800da0a:	601c      	str	r4, [r3, #0]
 800da0c:	e723      	b.n	800d856 <__gethex+0x12a>
 800da0e:	bf00      	nop
 800da10:	08010538 	.word	0x08010538
 800da14:	080104c0 	.word	0x080104c0
 800da18:	080104d1 	.word	0x080104d1
 800da1c:	1e71      	subs	r1, r6, #1
 800da1e:	4620      	mov	r0, r4
 800da20:	f000 fe5c 	bl	800e6dc <__any_on>
 800da24:	2800      	cmp	r0, #0
 800da26:	d1e6      	bne.n	800d9f6 <__gethex+0x2ca>
 800da28:	ee18 0a10 	vmov	r0, s16
 800da2c:	4621      	mov	r1, r4
 800da2e:	f000 f9f5 	bl	800de1c <_Bfree>
 800da32:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800da34:	2300      	movs	r3, #0
 800da36:	6013      	str	r3, [r2, #0]
 800da38:	2750      	movs	r7, #80	; 0x50
 800da3a:	e70c      	b.n	800d856 <__gethex+0x12a>
 800da3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d1f2      	bne.n	800da28 <__gethex+0x2fc>
 800da42:	e7d8      	b.n	800d9f6 <__gethex+0x2ca>
 800da44:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800da46:	2b00      	cmp	r3, #0
 800da48:	d1d5      	bne.n	800d9f6 <__gethex+0x2ca>
 800da4a:	e7ed      	b.n	800da28 <__gethex+0x2fc>
 800da4c:	1e6f      	subs	r7, r5, #1
 800da4e:	f1ba 0f00 	cmp.w	sl, #0
 800da52:	d131      	bne.n	800dab8 <__gethex+0x38c>
 800da54:	b127      	cbz	r7, 800da60 <__gethex+0x334>
 800da56:	4639      	mov	r1, r7
 800da58:	4620      	mov	r0, r4
 800da5a:	f000 fe3f 	bl	800e6dc <__any_on>
 800da5e:	4682      	mov	sl, r0
 800da60:	117b      	asrs	r3, r7, #5
 800da62:	2101      	movs	r1, #1
 800da64:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800da68:	f007 071f 	and.w	r7, r7, #31
 800da6c:	fa01 f707 	lsl.w	r7, r1, r7
 800da70:	421f      	tst	r7, r3
 800da72:	4629      	mov	r1, r5
 800da74:	4620      	mov	r0, r4
 800da76:	bf18      	it	ne
 800da78:	f04a 0a02 	orrne.w	sl, sl, #2
 800da7c:	1b76      	subs	r6, r6, r5
 800da7e:	f7ff fded 	bl	800d65c <rshift>
 800da82:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800da86:	2702      	movs	r7, #2
 800da88:	f1ba 0f00 	cmp.w	sl, #0
 800da8c:	d048      	beq.n	800db20 <__gethex+0x3f4>
 800da8e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800da92:	2b02      	cmp	r3, #2
 800da94:	d015      	beq.n	800dac2 <__gethex+0x396>
 800da96:	2b03      	cmp	r3, #3
 800da98:	d017      	beq.n	800daca <__gethex+0x39e>
 800da9a:	2b01      	cmp	r3, #1
 800da9c:	d109      	bne.n	800dab2 <__gethex+0x386>
 800da9e:	f01a 0f02 	tst.w	sl, #2
 800daa2:	d006      	beq.n	800dab2 <__gethex+0x386>
 800daa4:	f8d9 0000 	ldr.w	r0, [r9]
 800daa8:	ea4a 0a00 	orr.w	sl, sl, r0
 800daac:	f01a 0f01 	tst.w	sl, #1
 800dab0:	d10e      	bne.n	800dad0 <__gethex+0x3a4>
 800dab2:	f047 0710 	orr.w	r7, r7, #16
 800dab6:	e033      	b.n	800db20 <__gethex+0x3f4>
 800dab8:	f04f 0a01 	mov.w	sl, #1
 800dabc:	e7d0      	b.n	800da60 <__gethex+0x334>
 800dabe:	2701      	movs	r7, #1
 800dac0:	e7e2      	b.n	800da88 <__gethex+0x35c>
 800dac2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dac4:	f1c3 0301 	rsb	r3, r3, #1
 800dac8:	9315      	str	r3, [sp, #84]	; 0x54
 800daca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d0f0      	beq.n	800dab2 <__gethex+0x386>
 800dad0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dad4:	f104 0314 	add.w	r3, r4, #20
 800dad8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800dadc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800dae0:	f04f 0c00 	mov.w	ip, #0
 800dae4:	4618      	mov	r0, r3
 800dae6:	f853 2b04 	ldr.w	r2, [r3], #4
 800daea:	f1b2 3fff 	cmp.w	r2, #4294967295
 800daee:	d01c      	beq.n	800db2a <__gethex+0x3fe>
 800daf0:	3201      	adds	r2, #1
 800daf2:	6002      	str	r2, [r0, #0]
 800daf4:	2f02      	cmp	r7, #2
 800daf6:	f104 0314 	add.w	r3, r4, #20
 800dafa:	d13f      	bne.n	800db7c <__gethex+0x450>
 800dafc:	f8d8 2000 	ldr.w	r2, [r8]
 800db00:	3a01      	subs	r2, #1
 800db02:	42b2      	cmp	r2, r6
 800db04:	d10a      	bne.n	800db1c <__gethex+0x3f0>
 800db06:	1171      	asrs	r1, r6, #5
 800db08:	2201      	movs	r2, #1
 800db0a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800db0e:	f006 061f 	and.w	r6, r6, #31
 800db12:	fa02 f606 	lsl.w	r6, r2, r6
 800db16:	421e      	tst	r6, r3
 800db18:	bf18      	it	ne
 800db1a:	4617      	movne	r7, r2
 800db1c:	f047 0720 	orr.w	r7, r7, #32
 800db20:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800db22:	601c      	str	r4, [r3, #0]
 800db24:	9b04      	ldr	r3, [sp, #16]
 800db26:	601d      	str	r5, [r3, #0]
 800db28:	e695      	b.n	800d856 <__gethex+0x12a>
 800db2a:	4299      	cmp	r1, r3
 800db2c:	f843 cc04 	str.w	ip, [r3, #-4]
 800db30:	d8d8      	bhi.n	800dae4 <__gethex+0x3b8>
 800db32:	68a3      	ldr	r3, [r4, #8]
 800db34:	459b      	cmp	fp, r3
 800db36:	db19      	blt.n	800db6c <__gethex+0x440>
 800db38:	6861      	ldr	r1, [r4, #4]
 800db3a:	ee18 0a10 	vmov	r0, s16
 800db3e:	3101      	adds	r1, #1
 800db40:	f000 f92c 	bl	800dd9c <_Balloc>
 800db44:	4681      	mov	r9, r0
 800db46:	b918      	cbnz	r0, 800db50 <__gethex+0x424>
 800db48:	4b1a      	ldr	r3, [pc, #104]	; (800dbb4 <__gethex+0x488>)
 800db4a:	4602      	mov	r2, r0
 800db4c:	2184      	movs	r1, #132	; 0x84
 800db4e:	e6a8      	b.n	800d8a2 <__gethex+0x176>
 800db50:	6922      	ldr	r2, [r4, #16]
 800db52:	3202      	adds	r2, #2
 800db54:	f104 010c 	add.w	r1, r4, #12
 800db58:	0092      	lsls	r2, r2, #2
 800db5a:	300c      	adds	r0, #12
 800db5c:	f000 f904 	bl	800dd68 <memcpy>
 800db60:	4621      	mov	r1, r4
 800db62:	ee18 0a10 	vmov	r0, s16
 800db66:	f000 f959 	bl	800de1c <_Bfree>
 800db6a:	464c      	mov	r4, r9
 800db6c:	6923      	ldr	r3, [r4, #16]
 800db6e:	1c5a      	adds	r2, r3, #1
 800db70:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800db74:	6122      	str	r2, [r4, #16]
 800db76:	2201      	movs	r2, #1
 800db78:	615a      	str	r2, [r3, #20]
 800db7a:	e7bb      	b.n	800daf4 <__gethex+0x3c8>
 800db7c:	6922      	ldr	r2, [r4, #16]
 800db7e:	455a      	cmp	r2, fp
 800db80:	dd0b      	ble.n	800db9a <__gethex+0x46e>
 800db82:	2101      	movs	r1, #1
 800db84:	4620      	mov	r0, r4
 800db86:	f7ff fd69 	bl	800d65c <rshift>
 800db8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800db8e:	3501      	adds	r5, #1
 800db90:	42ab      	cmp	r3, r5
 800db92:	f6ff aed0 	blt.w	800d936 <__gethex+0x20a>
 800db96:	2701      	movs	r7, #1
 800db98:	e7c0      	b.n	800db1c <__gethex+0x3f0>
 800db9a:	f016 061f 	ands.w	r6, r6, #31
 800db9e:	d0fa      	beq.n	800db96 <__gethex+0x46a>
 800dba0:	4453      	add	r3, sl
 800dba2:	f1c6 0620 	rsb	r6, r6, #32
 800dba6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dbaa:	f000 f9e9 	bl	800df80 <__hi0bits>
 800dbae:	42b0      	cmp	r0, r6
 800dbb0:	dbe7      	blt.n	800db82 <__gethex+0x456>
 800dbb2:	e7f0      	b.n	800db96 <__gethex+0x46a>
 800dbb4:	080104c0 	.word	0x080104c0

0800dbb8 <L_shift>:
 800dbb8:	f1c2 0208 	rsb	r2, r2, #8
 800dbbc:	0092      	lsls	r2, r2, #2
 800dbbe:	b570      	push	{r4, r5, r6, lr}
 800dbc0:	f1c2 0620 	rsb	r6, r2, #32
 800dbc4:	6843      	ldr	r3, [r0, #4]
 800dbc6:	6804      	ldr	r4, [r0, #0]
 800dbc8:	fa03 f506 	lsl.w	r5, r3, r6
 800dbcc:	432c      	orrs	r4, r5
 800dbce:	40d3      	lsrs	r3, r2
 800dbd0:	6004      	str	r4, [r0, #0]
 800dbd2:	f840 3f04 	str.w	r3, [r0, #4]!
 800dbd6:	4288      	cmp	r0, r1
 800dbd8:	d3f4      	bcc.n	800dbc4 <L_shift+0xc>
 800dbda:	bd70      	pop	{r4, r5, r6, pc}

0800dbdc <__match>:
 800dbdc:	b530      	push	{r4, r5, lr}
 800dbde:	6803      	ldr	r3, [r0, #0]
 800dbe0:	3301      	adds	r3, #1
 800dbe2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dbe6:	b914      	cbnz	r4, 800dbee <__match+0x12>
 800dbe8:	6003      	str	r3, [r0, #0]
 800dbea:	2001      	movs	r0, #1
 800dbec:	bd30      	pop	{r4, r5, pc}
 800dbee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dbf2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800dbf6:	2d19      	cmp	r5, #25
 800dbf8:	bf98      	it	ls
 800dbfa:	3220      	addls	r2, #32
 800dbfc:	42a2      	cmp	r2, r4
 800dbfe:	d0f0      	beq.n	800dbe2 <__match+0x6>
 800dc00:	2000      	movs	r0, #0
 800dc02:	e7f3      	b.n	800dbec <__match+0x10>

0800dc04 <__hexnan>:
 800dc04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc08:	680b      	ldr	r3, [r1, #0]
 800dc0a:	115e      	asrs	r6, r3, #5
 800dc0c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dc10:	f013 031f 	ands.w	r3, r3, #31
 800dc14:	b087      	sub	sp, #28
 800dc16:	bf18      	it	ne
 800dc18:	3604      	addne	r6, #4
 800dc1a:	2500      	movs	r5, #0
 800dc1c:	1f37      	subs	r7, r6, #4
 800dc1e:	4690      	mov	r8, r2
 800dc20:	6802      	ldr	r2, [r0, #0]
 800dc22:	9301      	str	r3, [sp, #4]
 800dc24:	4682      	mov	sl, r0
 800dc26:	f846 5c04 	str.w	r5, [r6, #-4]
 800dc2a:	46b9      	mov	r9, r7
 800dc2c:	463c      	mov	r4, r7
 800dc2e:	9502      	str	r5, [sp, #8]
 800dc30:	46ab      	mov	fp, r5
 800dc32:	7851      	ldrb	r1, [r2, #1]
 800dc34:	1c53      	adds	r3, r2, #1
 800dc36:	9303      	str	r3, [sp, #12]
 800dc38:	b341      	cbz	r1, 800dc8c <__hexnan+0x88>
 800dc3a:	4608      	mov	r0, r1
 800dc3c:	9205      	str	r2, [sp, #20]
 800dc3e:	9104      	str	r1, [sp, #16]
 800dc40:	f7ff fd5e 	bl	800d700 <__hexdig_fun>
 800dc44:	2800      	cmp	r0, #0
 800dc46:	d14f      	bne.n	800dce8 <__hexnan+0xe4>
 800dc48:	9904      	ldr	r1, [sp, #16]
 800dc4a:	9a05      	ldr	r2, [sp, #20]
 800dc4c:	2920      	cmp	r1, #32
 800dc4e:	d818      	bhi.n	800dc82 <__hexnan+0x7e>
 800dc50:	9b02      	ldr	r3, [sp, #8]
 800dc52:	459b      	cmp	fp, r3
 800dc54:	dd13      	ble.n	800dc7e <__hexnan+0x7a>
 800dc56:	454c      	cmp	r4, r9
 800dc58:	d206      	bcs.n	800dc68 <__hexnan+0x64>
 800dc5a:	2d07      	cmp	r5, #7
 800dc5c:	dc04      	bgt.n	800dc68 <__hexnan+0x64>
 800dc5e:	462a      	mov	r2, r5
 800dc60:	4649      	mov	r1, r9
 800dc62:	4620      	mov	r0, r4
 800dc64:	f7ff ffa8 	bl	800dbb8 <L_shift>
 800dc68:	4544      	cmp	r4, r8
 800dc6a:	d950      	bls.n	800dd0e <__hexnan+0x10a>
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	f1a4 0904 	sub.w	r9, r4, #4
 800dc72:	f844 3c04 	str.w	r3, [r4, #-4]
 800dc76:	f8cd b008 	str.w	fp, [sp, #8]
 800dc7a:	464c      	mov	r4, r9
 800dc7c:	461d      	mov	r5, r3
 800dc7e:	9a03      	ldr	r2, [sp, #12]
 800dc80:	e7d7      	b.n	800dc32 <__hexnan+0x2e>
 800dc82:	2929      	cmp	r1, #41	; 0x29
 800dc84:	d156      	bne.n	800dd34 <__hexnan+0x130>
 800dc86:	3202      	adds	r2, #2
 800dc88:	f8ca 2000 	str.w	r2, [sl]
 800dc8c:	f1bb 0f00 	cmp.w	fp, #0
 800dc90:	d050      	beq.n	800dd34 <__hexnan+0x130>
 800dc92:	454c      	cmp	r4, r9
 800dc94:	d206      	bcs.n	800dca4 <__hexnan+0xa0>
 800dc96:	2d07      	cmp	r5, #7
 800dc98:	dc04      	bgt.n	800dca4 <__hexnan+0xa0>
 800dc9a:	462a      	mov	r2, r5
 800dc9c:	4649      	mov	r1, r9
 800dc9e:	4620      	mov	r0, r4
 800dca0:	f7ff ff8a 	bl	800dbb8 <L_shift>
 800dca4:	4544      	cmp	r4, r8
 800dca6:	d934      	bls.n	800dd12 <__hexnan+0x10e>
 800dca8:	f1a8 0204 	sub.w	r2, r8, #4
 800dcac:	4623      	mov	r3, r4
 800dcae:	f853 1b04 	ldr.w	r1, [r3], #4
 800dcb2:	f842 1f04 	str.w	r1, [r2, #4]!
 800dcb6:	429f      	cmp	r7, r3
 800dcb8:	d2f9      	bcs.n	800dcae <__hexnan+0xaa>
 800dcba:	1b3b      	subs	r3, r7, r4
 800dcbc:	f023 0303 	bic.w	r3, r3, #3
 800dcc0:	3304      	adds	r3, #4
 800dcc2:	3401      	adds	r4, #1
 800dcc4:	3e03      	subs	r6, #3
 800dcc6:	42b4      	cmp	r4, r6
 800dcc8:	bf88      	it	hi
 800dcca:	2304      	movhi	r3, #4
 800dccc:	4443      	add	r3, r8
 800dcce:	2200      	movs	r2, #0
 800dcd0:	f843 2b04 	str.w	r2, [r3], #4
 800dcd4:	429f      	cmp	r7, r3
 800dcd6:	d2fb      	bcs.n	800dcd0 <__hexnan+0xcc>
 800dcd8:	683b      	ldr	r3, [r7, #0]
 800dcda:	b91b      	cbnz	r3, 800dce4 <__hexnan+0xe0>
 800dcdc:	4547      	cmp	r7, r8
 800dcde:	d127      	bne.n	800dd30 <__hexnan+0x12c>
 800dce0:	2301      	movs	r3, #1
 800dce2:	603b      	str	r3, [r7, #0]
 800dce4:	2005      	movs	r0, #5
 800dce6:	e026      	b.n	800dd36 <__hexnan+0x132>
 800dce8:	3501      	adds	r5, #1
 800dcea:	2d08      	cmp	r5, #8
 800dcec:	f10b 0b01 	add.w	fp, fp, #1
 800dcf0:	dd06      	ble.n	800dd00 <__hexnan+0xfc>
 800dcf2:	4544      	cmp	r4, r8
 800dcf4:	d9c3      	bls.n	800dc7e <__hexnan+0x7a>
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	f844 3c04 	str.w	r3, [r4, #-4]
 800dcfc:	2501      	movs	r5, #1
 800dcfe:	3c04      	subs	r4, #4
 800dd00:	6822      	ldr	r2, [r4, #0]
 800dd02:	f000 000f 	and.w	r0, r0, #15
 800dd06:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800dd0a:	6022      	str	r2, [r4, #0]
 800dd0c:	e7b7      	b.n	800dc7e <__hexnan+0x7a>
 800dd0e:	2508      	movs	r5, #8
 800dd10:	e7b5      	b.n	800dc7e <__hexnan+0x7a>
 800dd12:	9b01      	ldr	r3, [sp, #4]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d0df      	beq.n	800dcd8 <__hexnan+0xd4>
 800dd18:	f04f 32ff 	mov.w	r2, #4294967295
 800dd1c:	f1c3 0320 	rsb	r3, r3, #32
 800dd20:	fa22 f303 	lsr.w	r3, r2, r3
 800dd24:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800dd28:	401a      	ands	r2, r3
 800dd2a:	f846 2c04 	str.w	r2, [r6, #-4]
 800dd2e:	e7d3      	b.n	800dcd8 <__hexnan+0xd4>
 800dd30:	3f04      	subs	r7, #4
 800dd32:	e7d1      	b.n	800dcd8 <__hexnan+0xd4>
 800dd34:	2004      	movs	r0, #4
 800dd36:	b007      	add	sp, #28
 800dd38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dd3c <_localeconv_r>:
 800dd3c:	4800      	ldr	r0, [pc, #0]	; (800dd40 <_localeconv_r+0x4>)
 800dd3e:	4770      	bx	lr
 800dd40:	200002fc 	.word	0x200002fc

0800dd44 <__ascii_mbtowc>:
 800dd44:	b082      	sub	sp, #8
 800dd46:	b901      	cbnz	r1, 800dd4a <__ascii_mbtowc+0x6>
 800dd48:	a901      	add	r1, sp, #4
 800dd4a:	b142      	cbz	r2, 800dd5e <__ascii_mbtowc+0x1a>
 800dd4c:	b14b      	cbz	r3, 800dd62 <__ascii_mbtowc+0x1e>
 800dd4e:	7813      	ldrb	r3, [r2, #0]
 800dd50:	600b      	str	r3, [r1, #0]
 800dd52:	7812      	ldrb	r2, [r2, #0]
 800dd54:	1e10      	subs	r0, r2, #0
 800dd56:	bf18      	it	ne
 800dd58:	2001      	movne	r0, #1
 800dd5a:	b002      	add	sp, #8
 800dd5c:	4770      	bx	lr
 800dd5e:	4610      	mov	r0, r2
 800dd60:	e7fb      	b.n	800dd5a <__ascii_mbtowc+0x16>
 800dd62:	f06f 0001 	mvn.w	r0, #1
 800dd66:	e7f8      	b.n	800dd5a <__ascii_mbtowc+0x16>

0800dd68 <memcpy>:
 800dd68:	440a      	add	r2, r1
 800dd6a:	4291      	cmp	r1, r2
 800dd6c:	f100 33ff 	add.w	r3, r0, #4294967295
 800dd70:	d100      	bne.n	800dd74 <memcpy+0xc>
 800dd72:	4770      	bx	lr
 800dd74:	b510      	push	{r4, lr}
 800dd76:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dd7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dd7e:	4291      	cmp	r1, r2
 800dd80:	d1f9      	bne.n	800dd76 <memcpy+0xe>
 800dd82:	bd10      	pop	{r4, pc}

0800dd84 <__malloc_lock>:
 800dd84:	4801      	ldr	r0, [pc, #4]	; (800dd8c <__malloc_lock+0x8>)
 800dd86:	f000 be96 	b.w	800eab6 <__retarget_lock_acquire_recursive>
 800dd8a:	bf00      	nop
 800dd8c:	20019e04 	.word	0x20019e04

0800dd90 <__malloc_unlock>:
 800dd90:	4801      	ldr	r0, [pc, #4]	; (800dd98 <__malloc_unlock+0x8>)
 800dd92:	f000 be91 	b.w	800eab8 <__retarget_lock_release_recursive>
 800dd96:	bf00      	nop
 800dd98:	20019e04 	.word	0x20019e04

0800dd9c <_Balloc>:
 800dd9c:	b570      	push	{r4, r5, r6, lr}
 800dd9e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800dda0:	4604      	mov	r4, r0
 800dda2:	460d      	mov	r5, r1
 800dda4:	b976      	cbnz	r6, 800ddc4 <_Balloc+0x28>
 800dda6:	2010      	movs	r0, #16
 800dda8:	f7fc ff8a 	bl	800acc0 <malloc>
 800ddac:	4602      	mov	r2, r0
 800ddae:	6260      	str	r0, [r4, #36]	; 0x24
 800ddb0:	b920      	cbnz	r0, 800ddbc <_Balloc+0x20>
 800ddb2:	4b18      	ldr	r3, [pc, #96]	; (800de14 <_Balloc+0x78>)
 800ddb4:	4818      	ldr	r0, [pc, #96]	; (800de18 <_Balloc+0x7c>)
 800ddb6:	2166      	movs	r1, #102	; 0x66
 800ddb8:	f000 fe4c 	bl	800ea54 <__assert_func>
 800ddbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ddc0:	6006      	str	r6, [r0, #0]
 800ddc2:	60c6      	str	r6, [r0, #12]
 800ddc4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ddc6:	68f3      	ldr	r3, [r6, #12]
 800ddc8:	b183      	cbz	r3, 800ddec <_Balloc+0x50>
 800ddca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ddcc:	68db      	ldr	r3, [r3, #12]
 800ddce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ddd2:	b9b8      	cbnz	r0, 800de04 <_Balloc+0x68>
 800ddd4:	2101      	movs	r1, #1
 800ddd6:	fa01 f605 	lsl.w	r6, r1, r5
 800ddda:	1d72      	adds	r2, r6, #5
 800dddc:	0092      	lsls	r2, r2, #2
 800ddde:	4620      	mov	r0, r4
 800dde0:	f000 fc9d 	bl	800e71e <_calloc_r>
 800dde4:	b160      	cbz	r0, 800de00 <_Balloc+0x64>
 800dde6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ddea:	e00e      	b.n	800de0a <_Balloc+0x6e>
 800ddec:	2221      	movs	r2, #33	; 0x21
 800ddee:	2104      	movs	r1, #4
 800ddf0:	4620      	mov	r0, r4
 800ddf2:	f000 fc94 	bl	800e71e <_calloc_r>
 800ddf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ddf8:	60f0      	str	r0, [r6, #12]
 800ddfa:	68db      	ldr	r3, [r3, #12]
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d1e4      	bne.n	800ddca <_Balloc+0x2e>
 800de00:	2000      	movs	r0, #0
 800de02:	bd70      	pop	{r4, r5, r6, pc}
 800de04:	6802      	ldr	r2, [r0, #0]
 800de06:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800de0a:	2300      	movs	r3, #0
 800de0c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800de10:	e7f7      	b.n	800de02 <_Balloc+0x66>
 800de12:	bf00      	nop
 800de14:	0801044e 	.word	0x0801044e
 800de18:	0801054c 	.word	0x0801054c

0800de1c <_Bfree>:
 800de1c:	b570      	push	{r4, r5, r6, lr}
 800de1e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800de20:	4605      	mov	r5, r0
 800de22:	460c      	mov	r4, r1
 800de24:	b976      	cbnz	r6, 800de44 <_Bfree+0x28>
 800de26:	2010      	movs	r0, #16
 800de28:	f7fc ff4a 	bl	800acc0 <malloc>
 800de2c:	4602      	mov	r2, r0
 800de2e:	6268      	str	r0, [r5, #36]	; 0x24
 800de30:	b920      	cbnz	r0, 800de3c <_Bfree+0x20>
 800de32:	4b09      	ldr	r3, [pc, #36]	; (800de58 <_Bfree+0x3c>)
 800de34:	4809      	ldr	r0, [pc, #36]	; (800de5c <_Bfree+0x40>)
 800de36:	218a      	movs	r1, #138	; 0x8a
 800de38:	f000 fe0c 	bl	800ea54 <__assert_func>
 800de3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800de40:	6006      	str	r6, [r0, #0]
 800de42:	60c6      	str	r6, [r0, #12]
 800de44:	b13c      	cbz	r4, 800de56 <_Bfree+0x3a>
 800de46:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800de48:	6862      	ldr	r2, [r4, #4]
 800de4a:	68db      	ldr	r3, [r3, #12]
 800de4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800de50:	6021      	str	r1, [r4, #0]
 800de52:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800de56:	bd70      	pop	{r4, r5, r6, pc}
 800de58:	0801044e 	.word	0x0801044e
 800de5c:	0801054c 	.word	0x0801054c

0800de60 <__multadd>:
 800de60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de64:	690d      	ldr	r5, [r1, #16]
 800de66:	4607      	mov	r7, r0
 800de68:	460c      	mov	r4, r1
 800de6a:	461e      	mov	r6, r3
 800de6c:	f101 0c14 	add.w	ip, r1, #20
 800de70:	2000      	movs	r0, #0
 800de72:	f8dc 3000 	ldr.w	r3, [ip]
 800de76:	b299      	uxth	r1, r3
 800de78:	fb02 6101 	mla	r1, r2, r1, r6
 800de7c:	0c1e      	lsrs	r6, r3, #16
 800de7e:	0c0b      	lsrs	r3, r1, #16
 800de80:	fb02 3306 	mla	r3, r2, r6, r3
 800de84:	b289      	uxth	r1, r1
 800de86:	3001      	adds	r0, #1
 800de88:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800de8c:	4285      	cmp	r5, r0
 800de8e:	f84c 1b04 	str.w	r1, [ip], #4
 800de92:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800de96:	dcec      	bgt.n	800de72 <__multadd+0x12>
 800de98:	b30e      	cbz	r6, 800dede <__multadd+0x7e>
 800de9a:	68a3      	ldr	r3, [r4, #8]
 800de9c:	42ab      	cmp	r3, r5
 800de9e:	dc19      	bgt.n	800ded4 <__multadd+0x74>
 800dea0:	6861      	ldr	r1, [r4, #4]
 800dea2:	4638      	mov	r0, r7
 800dea4:	3101      	adds	r1, #1
 800dea6:	f7ff ff79 	bl	800dd9c <_Balloc>
 800deaa:	4680      	mov	r8, r0
 800deac:	b928      	cbnz	r0, 800deba <__multadd+0x5a>
 800deae:	4602      	mov	r2, r0
 800deb0:	4b0c      	ldr	r3, [pc, #48]	; (800dee4 <__multadd+0x84>)
 800deb2:	480d      	ldr	r0, [pc, #52]	; (800dee8 <__multadd+0x88>)
 800deb4:	21b5      	movs	r1, #181	; 0xb5
 800deb6:	f000 fdcd 	bl	800ea54 <__assert_func>
 800deba:	6922      	ldr	r2, [r4, #16]
 800debc:	3202      	adds	r2, #2
 800debe:	f104 010c 	add.w	r1, r4, #12
 800dec2:	0092      	lsls	r2, r2, #2
 800dec4:	300c      	adds	r0, #12
 800dec6:	f7ff ff4f 	bl	800dd68 <memcpy>
 800deca:	4621      	mov	r1, r4
 800decc:	4638      	mov	r0, r7
 800dece:	f7ff ffa5 	bl	800de1c <_Bfree>
 800ded2:	4644      	mov	r4, r8
 800ded4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ded8:	3501      	adds	r5, #1
 800deda:	615e      	str	r6, [r3, #20]
 800dedc:	6125      	str	r5, [r4, #16]
 800dede:	4620      	mov	r0, r4
 800dee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dee4:	080104c0 	.word	0x080104c0
 800dee8:	0801054c 	.word	0x0801054c

0800deec <__s2b>:
 800deec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800def0:	460c      	mov	r4, r1
 800def2:	4615      	mov	r5, r2
 800def4:	461f      	mov	r7, r3
 800def6:	2209      	movs	r2, #9
 800def8:	3308      	adds	r3, #8
 800defa:	4606      	mov	r6, r0
 800defc:	fb93 f3f2 	sdiv	r3, r3, r2
 800df00:	2100      	movs	r1, #0
 800df02:	2201      	movs	r2, #1
 800df04:	429a      	cmp	r2, r3
 800df06:	db09      	blt.n	800df1c <__s2b+0x30>
 800df08:	4630      	mov	r0, r6
 800df0a:	f7ff ff47 	bl	800dd9c <_Balloc>
 800df0e:	b940      	cbnz	r0, 800df22 <__s2b+0x36>
 800df10:	4602      	mov	r2, r0
 800df12:	4b19      	ldr	r3, [pc, #100]	; (800df78 <__s2b+0x8c>)
 800df14:	4819      	ldr	r0, [pc, #100]	; (800df7c <__s2b+0x90>)
 800df16:	21ce      	movs	r1, #206	; 0xce
 800df18:	f000 fd9c 	bl	800ea54 <__assert_func>
 800df1c:	0052      	lsls	r2, r2, #1
 800df1e:	3101      	adds	r1, #1
 800df20:	e7f0      	b.n	800df04 <__s2b+0x18>
 800df22:	9b08      	ldr	r3, [sp, #32]
 800df24:	6143      	str	r3, [r0, #20]
 800df26:	2d09      	cmp	r5, #9
 800df28:	f04f 0301 	mov.w	r3, #1
 800df2c:	6103      	str	r3, [r0, #16]
 800df2e:	dd16      	ble.n	800df5e <__s2b+0x72>
 800df30:	f104 0909 	add.w	r9, r4, #9
 800df34:	46c8      	mov	r8, r9
 800df36:	442c      	add	r4, r5
 800df38:	f818 3b01 	ldrb.w	r3, [r8], #1
 800df3c:	4601      	mov	r1, r0
 800df3e:	3b30      	subs	r3, #48	; 0x30
 800df40:	220a      	movs	r2, #10
 800df42:	4630      	mov	r0, r6
 800df44:	f7ff ff8c 	bl	800de60 <__multadd>
 800df48:	45a0      	cmp	r8, r4
 800df4a:	d1f5      	bne.n	800df38 <__s2b+0x4c>
 800df4c:	f1a5 0408 	sub.w	r4, r5, #8
 800df50:	444c      	add	r4, r9
 800df52:	1b2d      	subs	r5, r5, r4
 800df54:	1963      	adds	r3, r4, r5
 800df56:	42bb      	cmp	r3, r7
 800df58:	db04      	blt.n	800df64 <__s2b+0x78>
 800df5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df5e:	340a      	adds	r4, #10
 800df60:	2509      	movs	r5, #9
 800df62:	e7f6      	b.n	800df52 <__s2b+0x66>
 800df64:	f814 3b01 	ldrb.w	r3, [r4], #1
 800df68:	4601      	mov	r1, r0
 800df6a:	3b30      	subs	r3, #48	; 0x30
 800df6c:	220a      	movs	r2, #10
 800df6e:	4630      	mov	r0, r6
 800df70:	f7ff ff76 	bl	800de60 <__multadd>
 800df74:	e7ee      	b.n	800df54 <__s2b+0x68>
 800df76:	bf00      	nop
 800df78:	080104c0 	.word	0x080104c0
 800df7c:	0801054c 	.word	0x0801054c

0800df80 <__hi0bits>:
 800df80:	0c03      	lsrs	r3, r0, #16
 800df82:	041b      	lsls	r3, r3, #16
 800df84:	b9d3      	cbnz	r3, 800dfbc <__hi0bits+0x3c>
 800df86:	0400      	lsls	r0, r0, #16
 800df88:	2310      	movs	r3, #16
 800df8a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800df8e:	bf04      	itt	eq
 800df90:	0200      	lsleq	r0, r0, #8
 800df92:	3308      	addeq	r3, #8
 800df94:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800df98:	bf04      	itt	eq
 800df9a:	0100      	lsleq	r0, r0, #4
 800df9c:	3304      	addeq	r3, #4
 800df9e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800dfa2:	bf04      	itt	eq
 800dfa4:	0080      	lsleq	r0, r0, #2
 800dfa6:	3302      	addeq	r3, #2
 800dfa8:	2800      	cmp	r0, #0
 800dfaa:	db05      	blt.n	800dfb8 <__hi0bits+0x38>
 800dfac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800dfb0:	f103 0301 	add.w	r3, r3, #1
 800dfb4:	bf08      	it	eq
 800dfb6:	2320      	moveq	r3, #32
 800dfb8:	4618      	mov	r0, r3
 800dfba:	4770      	bx	lr
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	e7e4      	b.n	800df8a <__hi0bits+0xa>

0800dfc0 <__lo0bits>:
 800dfc0:	6803      	ldr	r3, [r0, #0]
 800dfc2:	f013 0207 	ands.w	r2, r3, #7
 800dfc6:	4601      	mov	r1, r0
 800dfc8:	d00b      	beq.n	800dfe2 <__lo0bits+0x22>
 800dfca:	07da      	lsls	r2, r3, #31
 800dfcc:	d423      	bmi.n	800e016 <__lo0bits+0x56>
 800dfce:	0798      	lsls	r0, r3, #30
 800dfd0:	bf49      	itett	mi
 800dfd2:	085b      	lsrmi	r3, r3, #1
 800dfd4:	089b      	lsrpl	r3, r3, #2
 800dfd6:	2001      	movmi	r0, #1
 800dfd8:	600b      	strmi	r3, [r1, #0]
 800dfda:	bf5c      	itt	pl
 800dfdc:	600b      	strpl	r3, [r1, #0]
 800dfde:	2002      	movpl	r0, #2
 800dfe0:	4770      	bx	lr
 800dfe2:	b298      	uxth	r0, r3
 800dfe4:	b9a8      	cbnz	r0, 800e012 <__lo0bits+0x52>
 800dfe6:	0c1b      	lsrs	r3, r3, #16
 800dfe8:	2010      	movs	r0, #16
 800dfea:	b2da      	uxtb	r2, r3
 800dfec:	b90a      	cbnz	r2, 800dff2 <__lo0bits+0x32>
 800dfee:	3008      	adds	r0, #8
 800dff0:	0a1b      	lsrs	r3, r3, #8
 800dff2:	071a      	lsls	r2, r3, #28
 800dff4:	bf04      	itt	eq
 800dff6:	091b      	lsreq	r3, r3, #4
 800dff8:	3004      	addeq	r0, #4
 800dffa:	079a      	lsls	r2, r3, #30
 800dffc:	bf04      	itt	eq
 800dffe:	089b      	lsreq	r3, r3, #2
 800e000:	3002      	addeq	r0, #2
 800e002:	07da      	lsls	r2, r3, #31
 800e004:	d403      	bmi.n	800e00e <__lo0bits+0x4e>
 800e006:	085b      	lsrs	r3, r3, #1
 800e008:	f100 0001 	add.w	r0, r0, #1
 800e00c:	d005      	beq.n	800e01a <__lo0bits+0x5a>
 800e00e:	600b      	str	r3, [r1, #0]
 800e010:	4770      	bx	lr
 800e012:	4610      	mov	r0, r2
 800e014:	e7e9      	b.n	800dfea <__lo0bits+0x2a>
 800e016:	2000      	movs	r0, #0
 800e018:	4770      	bx	lr
 800e01a:	2020      	movs	r0, #32
 800e01c:	4770      	bx	lr
	...

0800e020 <__i2b>:
 800e020:	b510      	push	{r4, lr}
 800e022:	460c      	mov	r4, r1
 800e024:	2101      	movs	r1, #1
 800e026:	f7ff feb9 	bl	800dd9c <_Balloc>
 800e02a:	4602      	mov	r2, r0
 800e02c:	b928      	cbnz	r0, 800e03a <__i2b+0x1a>
 800e02e:	4b05      	ldr	r3, [pc, #20]	; (800e044 <__i2b+0x24>)
 800e030:	4805      	ldr	r0, [pc, #20]	; (800e048 <__i2b+0x28>)
 800e032:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e036:	f000 fd0d 	bl	800ea54 <__assert_func>
 800e03a:	2301      	movs	r3, #1
 800e03c:	6144      	str	r4, [r0, #20]
 800e03e:	6103      	str	r3, [r0, #16]
 800e040:	bd10      	pop	{r4, pc}
 800e042:	bf00      	nop
 800e044:	080104c0 	.word	0x080104c0
 800e048:	0801054c 	.word	0x0801054c

0800e04c <__multiply>:
 800e04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e050:	4691      	mov	r9, r2
 800e052:	690a      	ldr	r2, [r1, #16]
 800e054:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e058:	429a      	cmp	r2, r3
 800e05a:	bfb8      	it	lt
 800e05c:	460b      	movlt	r3, r1
 800e05e:	460c      	mov	r4, r1
 800e060:	bfbc      	itt	lt
 800e062:	464c      	movlt	r4, r9
 800e064:	4699      	movlt	r9, r3
 800e066:	6927      	ldr	r7, [r4, #16]
 800e068:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e06c:	68a3      	ldr	r3, [r4, #8]
 800e06e:	6861      	ldr	r1, [r4, #4]
 800e070:	eb07 060a 	add.w	r6, r7, sl
 800e074:	42b3      	cmp	r3, r6
 800e076:	b085      	sub	sp, #20
 800e078:	bfb8      	it	lt
 800e07a:	3101      	addlt	r1, #1
 800e07c:	f7ff fe8e 	bl	800dd9c <_Balloc>
 800e080:	b930      	cbnz	r0, 800e090 <__multiply+0x44>
 800e082:	4602      	mov	r2, r0
 800e084:	4b44      	ldr	r3, [pc, #272]	; (800e198 <__multiply+0x14c>)
 800e086:	4845      	ldr	r0, [pc, #276]	; (800e19c <__multiply+0x150>)
 800e088:	f240 115d 	movw	r1, #349	; 0x15d
 800e08c:	f000 fce2 	bl	800ea54 <__assert_func>
 800e090:	f100 0514 	add.w	r5, r0, #20
 800e094:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e098:	462b      	mov	r3, r5
 800e09a:	2200      	movs	r2, #0
 800e09c:	4543      	cmp	r3, r8
 800e09e:	d321      	bcc.n	800e0e4 <__multiply+0x98>
 800e0a0:	f104 0314 	add.w	r3, r4, #20
 800e0a4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e0a8:	f109 0314 	add.w	r3, r9, #20
 800e0ac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e0b0:	9202      	str	r2, [sp, #8]
 800e0b2:	1b3a      	subs	r2, r7, r4
 800e0b4:	3a15      	subs	r2, #21
 800e0b6:	f022 0203 	bic.w	r2, r2, #3
 800e0ba:	3204      	adds	r2, #4
 800e0bc:	f104 0115 	add.w	r1, r4, #21
 800e0c0:	428f      	cmp	r7, r1
 800e0c2:	bf38      	it	cc
 800e0c4:	2204      	movcc	r2, #4
 800e0c6:	9201      	str	r2, [sp, #4]
 800e0c8:	9a02      	ldr	r2, [sp, #8]
 800e0ca:	9303      	str	r3, [sp, #12]
 800e0cc:	429a      	cmp	r2, r3
 800e0ce:	d80c      	bhi.n	800e0ea <__multiply+0x9e>
 800e0d0:	2e00      	cmp	r6, #0
 800e0d2:	dd03      	ble.n	800e0dc <__multiply+0x90>
 800e0d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d05a      	beq.n	800e192 <__multiply+0x146>
 800e0dc:	6106      	str	r6, [r0, #16]
 800e0de:	b005      	add	sp, #20
 800e0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0e4:	f843 2b04 	str.w	r2, [r3], #4
 800e0e8:	e7d8      	b.n	800e09c <__multiply+0x50>
 800e0ea:	f8b3 a000 	ldrh.w	sl, [r3]
 800e0ee:	f1ba 0f00 	cmp.w	sl, #0
 800e0f2:	d024      	beq.n	800e13e <__multiply+0xf2>
 800e0f4:	f104 0e14 	add.w	lr, r4, #20
 800e0f8:	46a9      	mov	r9, r5
 800e0fa:	f04f 0c00 	mov.w	ip, #0
 800e0fe:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e102:	f8d9 1000 	ldr.w	r1, [r9]
 800e106:	fa1f fb82 	uxth.w	fp, r2
 800e10a:	b289      	uxth	r1, r1
 800e10c:	fb0a 110b 	mla	r1, sl, fp, r1
 800e110:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e114:	f8d9 2000 	ldr.w	r2, [r9]
 800e118:	4461      	add	r1, ip
 800e11a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e11e:	fb0a c20b 	mla	r2, sl, fp, ip
 800e122:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e126:	b289      	uxth	r1, r1
 800e128:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e12c:	4577      	cmp	r7, lr
 800e12e:	f849 1b04 	str.w	r1, [r9], #4
 800e132:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e136:	d8e2      	bhi.n	800e0fe <__multiply+0xb2>
 800e138:	9a01      	ldr	r2, [sp, #4]
 800e13a:	f845 c002 	str.w	ip, [r5, r2]
 800e13e:	9a03      	ldr	r2, [sp, #12]
 800e140:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e144:	3304      	adds	r3, #4
 800e146:	f1b9 0f00 	cmp.w	r9, #0
 800e14a:	d020      	beq.n	800e18e <__multiply+0x142>
 800e14c:	6829      	ldr	r1, [r5, #0]
 800e14e:	f104 0c14 	add.w	ip, r4, #20
 800e152:	46ae      	mov	lr, r5
 800e154:	f04f 0a00 	mov.w	sl, #0
 800e158:	f8bc b000 	ldrh.w	fp, [ip]
 800e15c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e160:	fb09 220b 	mla	r2, r9, fp, r2
 800e164:	4492      	add	sl, r2
 800e166:	b289      	uxth	r1, r1
 800e168:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e16c:	f84e 1b04 	str.w	r1, [lr], #4
 800e170:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e174:	f8be 1000 	ldrh.w	r1, [lr]
 800e178:	0c12      	lsrs	r2, r2, #16
 800e17a:	fb09 1102 	mla	r1, r9, r2, r1
 800e17e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e182:	4567      	cmp	r7, ip
 800e184:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e188:	d8e6      	bhi.n	800e158 <__multiply+0x10c>
 800e18a:	9a01      	ldr	r2, [sp, #4]
 800e18c:	50a9      	str	r1, [r5, r2]
 800e18e:	3504      	adds	r5, #4
 800e190:	e79a      	b.n	800e0c8 <__multiply+0x7c>
 800e192:	3e01      	subs	r6, #1
 800e194:	e79c      	b.n	800e0d0 <__multiply+0x84>
 800e196:	bf00      	nop
 800e198:	080104c0 	.word	0x080104c0
 800e19c:	0801054c 	.word	0x0801054c

0800e1a0 <__pow5mult>:
 800e1a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1a4:	4615      	mov	r5, r2
 800e1a6:	f012 0203 	ands.w	r2, r2, #3
 800e1aa:	4606      	mov	r6, r0
 800e1ac:	460f      	mov	r7, r1
 800e1ae:	d007      	beq.n	800e1c0 <__pow5mult+0x20>
 800e1b0:	4c25      	ldr	r4, [pc, #148]	; (800e248 <__pow5mult+0xa8>)
 800e1b2:	3a01      	subs	r2, #1
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e1ba:	f7ff fe51 	bl	800de60 <__multadd>
 800e1be:	4607      	mov	r7, r0
 800e1c0:	10ad      	asrs	r5, r5, #2
 800e1c2:	d03d      	beq.n	800e240 <__pow5mult+0xa0>
 800e1c4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e1c6:	b97c      	cbnz	r4, 800e1e8 <__pow5mult+0x48>
 800e1c8:	2010      	movs	r0, #16
 800e1ca:	f7fc fd79 	bl	800acc0 <malloc>
 800e1ce:	4602      	mov	r2, r0
 800e1d0:	6270      	str	r0, [r6, #36]	; 0x24
 800e1d2:	b928      	cbnz	r0, 800e1e0 <__pow5mult+0x40>
 800e1d4:	4b1d      	ldr	r3, [pc, #116]	; (800e24c <__pow5mult+0xac>)
 800e1d6:	481e      	ldr	r0, [pc, #120]	; (800e250 <__pow5mult+0xb0>)
 800e1d8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e1dc:	f000 fc3a 	bl	800ea54 <__assert_func>
 800e1e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e1e4:	6004      	str	r4, [r0, #0]
 800e1e6:	60c4      	str	r4, [r0, #12]
 800e1e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e1ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e1f0:	b94c      	cbnz	r4, 800e206 <__pow5mult+0x66>
 800e1f2:	f240 2171 	movw	r1, #625	; 0x271
 800e1f6:	4630      	mov	r0, r6
 800e1f8:	f7ff ff12 	bl	800e020 <__i2b>
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	f8c8 0008 	str.w	r0, [r8, #8]
 800e202:	4604      	mov	r4, r0
 800e204:	6003      	str	r3, [r0, #0]
 800e206:	f04f 0900 	mov.w	r9, #0
 800e20a:	07eb      	lsls	r3, r5, #31
 800e20c:	d50a      	bpl.n	800e224 <__pow5mult+0x84>
 800e20e:	4639      	mov	r1, r7
 800e210:	4622      	mov	r2, r4
 800e212:	4630      	mov	r0, r6
 800e214:	f7ff ff1a 	bl	800e04c <__multiply>
 800e218:	4639      	mov	r1, r7
 800e21a:	4680      	mov	r8, r0
 800e21c:	4630      	mov	r0, r6
 800e21e:	f7ff fdfd 	bl	800de1c <_Bfree>
 800e222:	4647      	mov	r7, r8
 800e224:	106d      	asrs	r5, r5, #1
 800e226:	d00b      	beq.n	800e240 <__pow5mult+0xa0>
 800e228:	6820      	ldr	r0, [r4, #0]
 800e22a:	b938      	cbnz	r0, 800e23c <__pow5mult+0x9c>
 800e22c:	4622      	mov	r2, r4
 800e22e:	4621      	mov	r1, r4
 800e230:	4630      	mov	r0, r6
 800e232:	f7ff ff0b 	bl	800e04c <__multiply>
 800e236:	6020      	str	r0, [r4, #0]
 800e238:	f8c0 9000 	str.w	r9, [r0]
 800e23c:	4604      	mov	r4, r0
 800e23e:	e7e4      	b.n	800e20a <__pow5mult+0x6a>
 800e240:	4638      	mov	r0, r7
 800e242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e246:	bf00      	nop
 800e248:	08010698 	.word	0x08010698
 800e24c:	0801044e 	.word	0x0801044e
 800e250:	0801054c 	.word	0x0801054c

0800e254 <__lshift>:
 800e254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e258:	460c      	mov	r4, r1
 800e25a:	6849      	ldr	r1, [r1, #4]
 800e25c:	6923      	ldr	r3, [r4, #16]
 800e25e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e262:	68a3      	ldr	r3, [r4, #8]
 800e264:	4607      	mov	r7, r0
 800e266:	4691      	mov	r9, r2
 800e268:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e26c:	f108 0601 	add.w	r6, r8, #1
 800e270:	42b3      	cmp	r3, r6
 800e272:	db0b      	blt.n	800e28c <__lshift+0x38>
 800e274:	4638      	mov	r0, r7
 800e276:	f7ff fd91 	bl	800dd9c <_Balloc>
 800e27a:	4605      	mov	r5, r0
 800e27c:	b948      	cbnz	r0, 800e292 <__lshift+0x3e>
 800e27e:	4602      	mov	r2, r0
 800e280:	4b2a      	ldr	r3, [pc, #168]	; (800e32c <__lshift+0xd8>)
 800e282:	482b      	ldr	r0, [pc, #172]	; (800e330 <__lshift+0xdc>)
 800e284:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e288:	f000 fbe4 	bl	800ea54 <__assert_func>
 800e28c:	3101      	adds	r1, #1
 800e28e:	005b      	lsls	r3, r3, #1
 800e290:	e7ee      	b.n	800e270 <__lshift+0x1c>
 800e292:	2300      	movs	r3, #0
 800e294:	f100 0114 	add.w	r1, r0, #20
 800e298:	f100 0210 	add.w	r2, r0, #16
 800e29c:	4618      	mov	r0, r3
 800e29e:	4553      	cmp	r3, sl
 800e2a0:	db37      	blt.n	800e312 <__lshift+0xbe>
 800e2a2:	6920      	ldr	r0, [r4, #16]
 800e2a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e2a8:	f104 0314 	add.w	r3, r4, #20
 800e2ac:	f019 091f 	ands.w	r9, r9, #31
 800e2b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e2b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e2b8:	d02f      	beq.n	800e31a <__lshift+0xc6>
 800e2ba:	f1c9 0e20 	rsb	lr, r9, #32
 800e2be:	468a      	mov	sl, r1
 800e2c0:	f04f 0c00 	mov.w	ip, #0
 800e2c4:	681a      	ldr	r2, [r3, #0]
 800e2c6:	fa02 f209 	lsl.w	r2, r2, r9
 800e2ca:	ea42 020c 	orr.w	r2, r2, ip
 800e2ce:	f84a 2b04 	str.w	r2, [sl], #4
 800e2d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e2d6:	4298      	cmp	r0, r3
 800e2d8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e2dc:	d8f2      	bhi.n	800e2c4 <__lshift+0x70>
 800e2de:	1b03      	subs	r3, r0, r4
 800e2e0:	3b15      	subs	r3, #21
 800e2e2:	f023 0303 	bic.w	r3, r3, #3
 800e2e6:	3304      	adds	r3, #4
 800e2e8:	f104 0215 	add.w	r2, r4, #21
 800e2ec:	4290      	cmp	r0, r2
 800e2ee:	bf38      	it	cc
 800e2f0:	2304      	movcc	r3, #4
 800e2f2:	f841 c003 	str.w	ip, [r1, r3]
 800e2f6:	f1bc 0f00 	cmp.w	ip, #0
 800e2fa:	d001      	beq.n	800e300 <__lshift+0xac>
 800e2fc:	f108 0602 	add.w	r6, r8, #2
 800e300:	3e01      	subs	r6, #1
 800e302:	4638      	mov	r0, r7
 800e304:	612e      	str	r6, [r5, #16]
 800e306:	4621      	mov	r1, r4
 800e308:	f7ff fd88 	bl	800de1c <_Bfree>
 800e30c:	4628      	mov	r0, r5
 800e30e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e312:	f842 0f04 	str.w	r0, [r2, #4]!
 800e316:	3301      	adds	r3, #1
 800e318:	e7c1      	b.n	800e29e <__lshift+0x4a>
 800e31a:	3904      	subs	r1, #4
 800e31c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e320:	f841 2f04 	str.w	r2, [r1, #4]!
 800e324:	4298      	cmp	r0, r3
 800e326:	d8f9      	bhi.n	800e31c <__lshift+0xc8>
 800e328:	e7ea      	b.n	800e300 <__lshift+0xac>
 800e32a:	bf00      	nop
 800e32c:	080104c0 	.word	0x080104c0
 800e330:	0801054c 	.word	0x0801054c

0800e334 <__mcmp>:
 800e334:	b530      	push	{r4, r5, lr}
 800e336:	6902      	ldr	r2, [r0, #16]
 800e338:	690c      	ldr	r4, [r1, #16]
 800e33a:	1b12      	subs	r2, r2, r4
 800e33c:	d10e      	bne.n	800e35c <__mcmp+0x28>
 800e33e:	f100 0314 	add.w	r3, r0, #20
 800e342:	3114      	adds	r1, #20
 800e344:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e348:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e34c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e350:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e354:	42a5      	cmp	r5, r4
 800e356:	d003      	beq.n	800e360 <__mcmp+0x2c>
 800e358:	d305      	bcc.n	800e366 <__mcmp+0x32>
 800e35a:	2201      	movs	r2, #1
 800e35c:	4610      	mov	r0, r2
 800e35e:	bd30      	pop	{r4, r5, pc}
 800e360:	4283      	cmp	r3, r0
 800e362:	d3f3      	bcc.n	800e34c <__mcmp+0x18>
 800e364:	e7fa      	b.n	800e35c <__mcmp+0x28>
 800e366:	f04f 32ff 	mov.w	r2, #4294967295
 800e36a:	e7f7      	b.n	800e35c <__mcmp+0x28>

0800e36c <__mdiff>:
 800e36c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e370:	460c      	mov	r4, r1
 800e372:	4606      	mov	r6, r0
 800e374:	4611      	mov	r1, r2
 800e376:	4620      	mov	r0, r4
 800e378:	4690      	mov	r8, r2
 800e37a:	f7ff ffdb 	bl	800e334 <__mcmp>
 800e37e:	1e05      	subs	r5, r0, #0
 800e380:	d110      	bne.n	800e3a4 <__mdiff+0x38>
 800e382:	4629      	mov	r1, r5
 800e384:	4630      	mov	r0, r6
 800e386:	f7ff fd09 	bl	800dd9c <_Balloc>
 800e38a:	b930      	cbnz	r0, 800e39a <__mdiff+0x2e>
 800e38c:	4b3a      	ldr	r3, [pc, #232]	; (800e478 <__mdiff+0x10c>)
 800e38e:	4602      	mov	r2, r0
 800e390:	f240 2132 	movw	r1, #562	; 0x232
 800e394:	4839      	ldr	r0, [pc, #228]	; (800e47c <__mdiff+0x110>)
 800e396:	f000 fb5d 	bl	800ea54 <__assert_func>
 800e39a:	2301      	movs	r3, #1
 800e39c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e3a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3a4:	bfa4      	itt	ge
 800e3a6:	4643      	movge	r3, r8
 800e3a8:	46a0      	movge	r8, r4
 800e3aa:	4630      	mov	r0, r6
 800e3ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e3b0:	bfa6      	itte	ge
 800e3b2:	461c      	movge	r4, r3
 800e3b4:	2500      	movge	r5, #0
 800e3b6:	2501      	movlt	r5, #1
 800e3b8:	f7ff fcf0 	bl	800dd9c <_Balloc>
 800e3bc:	b920      	cbnz	r0, 800e3c8 <__mdiff+0x5c>
 800e3be:	4b2e      	ldr	r3, [pc, #184]	; (800e478 <__mdiff+0x10c>)
 800e3c0:	4602      	mov	r2, r0
 800e3c2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e3c6:	e7e5      	b.n	800e394 <__mdiff+0x28>
 800e3c8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e3cc:	6926      	ldr	r6, [r4, #16]
 800e3ce:	60c5      	str	r5, [r0, #12]
 800e3d0:	f104 0914 	add.w	r9, r4, #20
 800e3d4:	f108 0514 	add.w	r5, r8, #20
 800e3d8:	f100 0e14 	add.w	lr, r0, #20
 800e3dc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e3e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e3e4:	f108 0210 	add.w	r2, r8, #16
 800e3e8:	46f2      	mov	sl, lr
 800e3ea:	2100      	movs	r1, #0
 800e3ec:	f859 3b04 	ldr.w	r3, [r9], #4
 800e3f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e3f4:	fa1f f883 	uxth.w	r8, r3
 800e3f8:	fa11 f18b 	uxtah	r1, r1, fp
 800e3fc:	0c1b      	lsrs	r3, r3, #16
 800e3fe:	eba1 0808 	sub.w	r8, r1, r8
 800e402:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e406:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e40a:	fa1f f888 	uxth.w	r8, r8
 800e40e:	1419      	asrs	r1, r3, #16
 800e410:	454e      	cmp	r6, r9
 800e412:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e416:	f84a 3b04 	str.w	r3, [sl], #4
 800e41a:	d8e7      	bhi.n	800e3ec <__mdiff+0x80>
 800e41c:	1b33      	subs	r3, r6, r4
 800e41e:	3b15      	subs	r3, #21
 800e420:	f023 0303 	bic.w	r3, r3, #3
 800e424:	3304      	adds	r3, #4
 800e426:	3415      	adds	r4, #21
 800e428:	42a6      	cmp	r6, r4
 800e42a:	bf38      	it	cc
 800e42c:	2304      	movcc	r3, #4
 800e42e:	441d      	add	r5, r3
 800e430:	4473      	add	r3, lr
 800e432:	469e      	mov	lr, r3
 800e434:	462e      	mov	r6, r5
 800e436:	4566      	cmp	r6, ip
 800e438:	d30e      	bcc.n	800e458 <__mdiff+0xec>
 800e43a:	f10c 0203 	add.w	r2, ip, #3
 800e43e:	1b52      	subs	r2, r2, r5
 800e440:	f022 0203 	bic.w	r2, r2, #3
 800e444:	3d03      	subs	r5, #3
 800e446:	45ac      	cmp	ip, r5
 800e448:	bf38      	it	cc
 800e44a:	2200      	movcc	r2, #0
 800e44c:	441a      	add	r2, r3
 800e44e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e452:	b17b      	cbz	r3, 800e474 <__mdiff+0x108>
 800e454:	6107      	str	r7, [r0, #16]
 800e456:	e7a3      	b.n	800e3a0 <__mdiff+0x34>
 800e458:	f856 8b04 	ldr.w	r8, [r6], #4
 800e45c:	fa11 f288 	uxtah	r2, r1, r8
 800e460:	1414      	asrs	r4, r2, #16
 800e462:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e466:	b292      	uxth	r2, r2
 800e468:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e46c:	f84e 2b04 	str.w	r2, [lr], #4
 800e470:	1421      	asrs	r1, r4, #16
 800e472:	e7e0      	b.n	800e436 <__mdiff+0xca>
 800e474:	3f01      	subs	r7, #1
 800e476:	e7ea      	b.n	800e44e <__mdiff+0xe2>
 800e478:	080104c0 	.word	0x080104c0
 800e47c:	0801054c 	.word	0x0801054c

0800e480 <__ulp>:
 800e480:	b082      	sub	sp, #8
 800e482:	ed8d 0b00 	vstr	d0, [sp]
 800e486:	9b01      	ldr	r3, [sp, #4]
 800e488:	4912      	ldr	r1, [pc, #72]	; (800e4d4 <__ulp+0x54>)
 800e48a:	4019      	ands	r1, r3
 800e48c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800e490:	2900      	cmp	r1, #0
 800e492:	dd05      	ble.n	800e4a0 <__ulp+0x20>
 800e494:	2200      	movs	r2, #0
 800e496:	460b      	mov	r3, r1
 800e498:	ec43 2b10 	vmov	d0, r2, r3
 800e49c:	b002      	add	sp, #8
 800e49e:	4770      	bx	lr
 800e4a0:	4249      	negs	r1, r1
 800e4a2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800e4a6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800e4aa:	f04f 0200 	mov.w	r2, #0
 800e4ae:	f04f 0300 	mov.w	r3, #0
 800e4b2:	da04      	bge.n	800e4be <__ulp+0x3e>
 800e4b4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800e4b8:	fa41 f300 	asr.w	r3, r1, r0
 800e4bc:	e7ec      	b.n	800e498 <__ulp+0x18>
 800e4be:	f1a0 0114 	sub.w	r1, r0, #20
 800e4c2:	291e      	cmp	r1, #30
 800e4c4:	bfda      	itte	le
 800e4c6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800e4ca:	fa20 f101 	lsrle.w	r1, r0, r1
 800e4ce:	2101      	movgt	r1, #1
 800e4d0:	460a      	mov	r2, r1
 800e4d2:	e7e1      	b.n	800e498 <__ulp+0x18>
 800e4d4:	7ff00000 	.word	0x7ff00000

0800e4d8 <__b2d>:
 800e4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4da:	6905      	ldr	r5, [r0, #16]
 800e4dc:	f100 0714 	add.w	r7, r0, #20
 800e4e0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e4e4:	1f2e      	subs	r6, r5, #4
 800e4e6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e4ea:	4620      	mov	r0, r4
 800e4ec:	f7ff fd48 	bl	800df80 <__hi0bits>
 800e4f0:	f1c0 0320 	rsb	r3, r0, #32
 800e4f4:	280a      	cmp	r0, #10
 800e4f6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800e574 <__b2d+0x9c>
 800e4fa:	600b      	str	r3, [r1, #0]
 800e4fc:	dc14      	bgt.n	800e528 <__b2d+0x50>
 800e4fe:	f1c0 0e0b 	rsb	lr, r0, #11
 800e502:	fa24 f10e 	lsr.w	r1, r4, lr
 800e506:	42b7      	cmp	r7, r6
 800e508:	ea41 030c 	orr.w	r3, r1, ip
 800e50c:	bf34      	ite	cc
 800e50e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e512:	2100      	movcs	r1, #0
 800e514:	3015      	adds	r0, #21
 800e516:	fa04 f000 	lsl.w	r0, r4, r0
 800e51a:	fa21 f10e 	lsr.w	r1, r1, lr
 800e51e:	ea40 0201 	orr.w	r2, r0, r1
 800e522:	ec43 2b10 	vmov	d0, r2, r3
 800e526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e528:	42b7      	cmp	r7, r6
 800e52a:	bf3a      	itte	cc
 800e52c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e530:	f1a5 0608 	subcc.w	r6, r5, #8
 800e534:	2100      	movcs	r1, #0
 800e536:	380b      	subs	r0, #11
 800e538:	d017      	beq.n	800e56a <__b2d+0x92>
 800e53a:	f1c0 0c20 	rsb	ip, r0, #32
 800e53e:	fa04 f500 	lsl.w	r5, r4, r0
 800e542:	42be      	cmp	r6, r7
 800e544:	fa21 f40c 	lsr.w	r4, r1, ip
 800e548:	ea45 0504 	orr.w	r5, r5, r4
 800e54c:	bf8c      	ite	hi
 800e54e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e552:	2400      	movls	r4, #0
 800e554:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800e558:	fa01 f000 	lsl.w	r0, r1, r0
 800e55c:	fa24 f40c 	lsr.w	r4, r4, ip
 800e560:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e564:	ea40 0204 	orr.w	r2, r0, r4
 800e568:	e7db      	b.n	800e522 <__b2d+0x4a>
 800e56a:	ea44 030c 	orr.w	r3, r4, ip
 800e56e:	460a      	mov	r2, r1
 800e570:	e7d7      	b.n	800e522 <__b2d+0x4a>
 800e572:	bf00      	nop
 800e574:	3ff00000 	.word	0x3ff00000

0800e578 <__d2b>:
 800e578:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e57c:	4689      	mov	r9, r1
 800e57e:	2101      	movs	r1, #1
 800e580:	ec57 6b10 	vmov	r6, r7, d0
 800e584:	4690      	mov	r8, r2
 800e586:	f7ff fc09 	bl	800dd9c <_Balloc>
 800e58a:	4604      	mov	r4, r0
 800e58c:	b930      	cbnz	r0, 800e59c <__d2b+0x24>
 800e58e:	4602      	mov	r2, r0
 800e590:	4b25      	ldr	r3, [pc, #148]	; (800e628 <__d2b+0xb0>)
 800e592:	4826      	ldr	r0, [pc, #152]	; (800e62c <__d2b+0xb4>)
 800e594:	f240 310a 	movw	r1, #778	; 0x30a
 800e598:	f000 fa5c 	bl	800ea54 <__assert_func>
 800e59c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e5a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e5a4:	bb35      	cbnz	r5, 800e5f4 <__d2b+0x7c>
 800e5a6:	2e00      	cmp	r6, #0
 800e5a8:	9301      	str	r3, [sp, #4]
 800e5aa:	d028      	beq.n	800e5fe <__d2b+0x86>
 800e5ac:	4668      	mov	r0, sp
 800e5ae:	9600      	str	r6, [sp, #0]
 800e5b0:	f7ff fd06 	bl	800dfc0 <__lo0bits>
 800e5b4:	9900      	ldr	r1, [sp, #0]
 800e5b6:	b300      	cbz	r0, 800e5fa <__d2b+0x82>
 800e5b8:	9a01      	ldr	r2, [sp, #4]
 800e5ba:	f1c0 0320 	rsb	r3, r0, #32
 800e5be:	fa02 f303 	lsl.w	r3, r2, r3
 800e5c2:	430b      	orrs	r3, r1
 800e5c4:	40c2      	lsrs	r2, r0
 800e5c6:	6163      	str	r3, [r4, #20]
 800e5c8:	9201      	str	r2, [sp, #4]
 800e5ca:	9b01      	ldr	r3, [sp, #4]
 800e5cc:	61a3      	str	r3, [r4, #24]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	bf14      	ite	ne
 800e5d2:	2202      	movne	r2, #2
 800e5d4:	2201      	moveq	r2, #1
 800e5d6:	6122      	str	r2, [r4, #16]
 800e5d8:	b1d5      	cbz	r5, 800e610 <__d2b+0x98>
 800e5da:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e5de:	4405      	add	r5, r0
 800e5e0:	f8c9 5000 	str.w	r5, [r9]
 800e5e4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e5e8:	f8c8 0000 	str.w	r0, [r8]
 800e5ec:	4620      	mov	r0, r4
 800e5ee:	b003      	add	sp, #12
 800e5f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e5f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e5f8:	e7d5      	b.n	800e5a6 <__d2b+0x2e>
 800e5fa:	6161      	str	r1, [r4, #20]
 800e5fc:	e7e5      	b.n	800e5ca <__d2b+0x52>
 800e5fe:	a801      	add	r0, sp, #4
 800e600:	f7ff fcde 	bl	800dfc0 <__lo0bits>
 800e604:	9b01      	ldr	r3, [sp, #4]
 800e606:	6163      	str	r3, [r4, #20]
 800e608:	2201      	movs	r2, #1
 800e60a:	6122      	str	r2, [r4, #16]
 800e60c:	3020      	adds	r0, #32
 800e60e:	e7e3      	b.n	800e5d8 <__d2b+0x60>
 800e610:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e614:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e618:	f8c9 0000 	str.w	r0, [r9]
 800e61c:	6918      	ldr	r0, [r3, #16]
 800e61e:	f7ff fcaf 	bl	800df80 <__hi0bits>
 800e622:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e626:	e7df      	b.n	800e5e8 <__d2b+0x70>
 800e628:	080104c0 	.word	0x080104c0
 800e62c:	0801054c 	.word	0x0801054c

0800e630 <__ratio>:
 800e630:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e634:	4688      	mov	r8, r1
 800e636:	4669      	mov	r1, sp
 800e638:	4681      	mov	r9, r0
 800e63a:	f7ff ff4d 	bl	800e4d8 <__b2d>
 800e63e:	a901      	add	r1, sp, #4
 800e640:	4640      	mov	r0, r8
 800e642:	ec55 4b10 	vmov	r4, r5, d0
 800e646:	f7ff ff47 	bl	800e4d8 <__b2d>
 800e64a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e64e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e652:	eba3 0c02 	sub.w	ip, r3, r2
 800e656:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e65a:	1a9b      	subs	r3, r3, r2
 800e65c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e660:	ec51 0b10 	vmov	r0, r1, d0
 800e664:	2b00      	cmp	r3, #0
 800e666:	bfd6      	itet	le
 800e668:	460a      	movle	r2, r1
 800e66a:	462a      	movgt	r2, r5
 800e66c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e670:	468b      	mov	fp, r1
 800e672:	462f      	mov	r7, r5
 800e674:	bfd4      	ite	le
 800e676:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800e67a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e67e:	4620      	mov	r0, r4
 800e680:	ee10 2a10 	vmov	r2, s0
 800e684:	465b      	mov	r3, fp
 800e686:	4639      	mov	r1, r7
 800e688:	f7f2 f908 	bl	800089c <__aeabi_ddiv>
 800e68c:	ec41 0b10 	vmov	d0, r0, r1
 800e690:	b003      	add	sp, #12
 800e692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e696 <__copybits>:
 800e696:	3901      	subs	r1, #1
 800e698:	b570      	push	{r4, r5, r6, lr}
 800e69a:	1149      	asrs	r1, r1, #5
 800e69c:	6914      	ldr	r4, [r2, #16]
 800e69e:	3101      	adds	r1, #1
 800e6a0:	f102 0314 	add.w	r3, r2, #20
 800e6a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e6a8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e6ac:	1f05      	subs	r5, r0, #4
 800e6ae:	42a3      	cmp	r3, r4
 800e6b0:	d30c      	bcc.n	800e6cc <__copybits+0x36>
 800e6b2:	1aa3      	subs	r3, r4, r2
 800e6b4:	3b11      	subs	r3, #17
 800e6b6:	f023 0303 	bic.w	r3, r3, #3
 800e6ba:	3211      	adds	r2, #17
 800e6bc:	42a2      	cmp	r2, r4
 800e6be:	bf88      	it	hi
 800e6c0:	2300      	movhi	r3, #0
 800e6c2:	4418      	add	r0, r3
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	4288      	cmp	r0, r1
 800e6c8:	d305      	bcc.n	800e6d6 <__copybits+0x40>
 800e6ca:	bd70      	pop	{r4, r5, r6, pc}
 800e6cc:	f853 6b04 	ldr.w	r6, [r3], #4
 800e6d0:	f845 6f04 	str.w	r6, [r5, #4]!
 800e6d4:	e7eb      	b.n	800e6ae <__copybits+0x18>
 800e6d6:	f840 3b04 	str.w	r3, [r0], #4
 800e6da:	e7f4      	b.n	800e6c6 <__copybits+0x30>

0800e6dc <__any_on>:
 800e6dc:	f100 0214 	add.w	r2, r0, #20
 800e6e0:	6900      	ldr	r0, [r0, #16]
 800e6e2:	114b      	asrs	r3, r1, #5
 800e6e4:	4298      	cmp	r0, r3
 800e6e6:	b510      	push	{r4, lr}
 800e6e8:	db11      	blt.n	800e70e <__any_on+0x32>
 800e6ea:	dd0a      	ble.n	800e702 <__any_on+0x26>
 800e6ec:	f011 011f 	ands.w	r1, r1, #31
 800e6f0:	d007      	beq.n	800e702 <__any_on+0x26>
 800e6f2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e6f6:	fa24 f001 	lsr.w	r0, r4, r1
 800e6fa:	fa00 f101 	lsl.w	r1, r0, r1
 800e6fe:	428c      	cmp	r4, r1
 800e700:	d10b      	bne.n	800e71a <__any_on+0x3e>
 800e702:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e706:	4293      	cmp	r3, r2
 800e708:	d803      	bhi.n	800e712 <__any_on+0x36>
 800e70a:	2000      	movs	r0, #0
 800e70c:	bd10      	pop	{r4, pc}
 800e70e:	4603      	mov	r3, r0
 800e710:	e7f7      	b.n	800e702 <__any_on+0x26>
 800e712:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e716:	2900      	cmp	r1, #0
 800e718:	d0f5      	beq.n	800e706 <__any_on+0x2a>
 800e71a:	2001      	movs	r0, #1
 800e71c:	e7f6      	b.n	800e70c <__any_on+0x30>

0800e71e <_calloc_r>:
 800e71e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e720:	fba1 2402 	umull	r2, r4, r1, r2
 800e724:	b94c      	cbnz	r4, 800e73a <_calloc_r+0x1c>
 800e726:	4611      	mov	r1, r2
 800e728:	9201      	str	r2, [sp, #4]
 800e72a:	f7fc fb4d 	bl	800adc8 <_malloc_r>
 800e72e:	9a01      	ldr	r2, [sp, #4]
 800e730:	4605      	mov	r5, r0
 800e732:	b930      	cbnz	r0, 800e742 <_calloc_r+0x24>
 800e734:	4628      	mov	r0, r5
 800e736:	b003      	add	sp, #12
 800e738:	bd30      	pop	{r4, r5, pc}
 800e73a:	220c      	movs	r2, #12
 800e73c:	6002      	str	r2, [r0, #0]
 800e73e:	2500      	movs	r5, #0
 800e740:	e7f8      	b.n	800e734 <_calloc_r+0x16>
 800e742:	4621      	mov	r1, r4
 800e744:	f7fc facc 	bl	800ace0 <memset>
 800e748:	e7f4      	b.n	800e734 <_calloc_r+0x16>

0800e74a <__ssputs_r>:
 800e74a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e74e:	688e      	ldr	r6, [r1, #8]
 800e750:	429e      	cmp	r6, r3
 800e752:	4682      	mov	sl, r0
 800e754:	460c      	mov	r4, r1
 800e756:	4690      	mov	r8, r2
 800e758:	461f      	mov	r7, r3
 800e75a:	d838      	bhi.n	800e7ce <__ssputs_r+0x84>
 800e75c:	898a      	ldrh	r2, [r1, #12]
 800e75e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e762:	d032      	beq.n	800e7ca <__ssputs_r+0x80>
 800e764:	6825      	ldr	r5, [r4, #0]
 800e766:	6909      	ldr	r1, [r1, #16]
 800e768:	eba5 0901 	sub.w	r9, r5, r1
 800e76c:	6965      	ldr	r5, [r4, #20]
 800e76e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e772:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e776:	3301      	adds	r3, #1
 800e778:	444b      	add	r3, r9
 800e77a:	106d      	asrs	r5, r5, #1
 800e77c:	429d      	cmp	r5, r3
 800e77e:	bf38      	it	cc
 800e780:	461d      	movcc	r5, r3
 800e782:	0553      	lsls	r3, r2, #21
 800e784:	d531      	bpl.n	800e7ea <__ssputs_r+0xa0>
 800e786:	4629      	mov	r1, r5
 800e788:	f7fc fb1e 	bl	800adc8 <_malloc_r>
 800e78c:	4606      	mov	r6, r0
 800e78e:	b950      	cbnz	r0, 800e7a6 <__ssputs_r+0x5c>
 800e790:	230c      	movs	r3, #12
 800e792:	f8ca 3000 	str.w	r3, [sl]
 800e796:	89a3      	ldrh	r3, [r4, #12]
 800e798:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e79c:	81a3      	strh	r3, [r4, #12]
 800e79e:	f04f 30ff 	mov.w	r0, #4294967295
 800e7a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7a6:	6921      	ldr	r1, [r4, #16]
 800e7a8:	464a      	mov	r2, r9
 800e7aa:	f7ff fadd 	bl	800dd68 <memcpy>
 800e7ae:	89a3      	ldrh	r3, [r4, #12]
 800e7b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e7b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e7b8:	81a3      	strh	r3, [r4, #12]
 800e7ba:	6126      	str	r6, [r4, #16]
 800e7bc:	6165      	str	r5, [r4, #20]
 800e7be:	444e      	add	r6, r9
 800e7c0:	eba5 0509 	sub.w	r5, r5, r9
 800e7c4:	6026      	str	r6, [r4, #0]
 800e7c6:	60a5      	str	r5, [r4, #8]
 800e7c8:	463e      	mov	r6, r7
 800e7ca:	42be      	cmp	r6, r7
 800e7cc:	d900      	bls.n	800e7d0 <__ssputs_r+0x86>
 800e7ce:	463e      	mov	r6, r7
 800e7d0:	6820      	ldr	r0, [r4, #0]
 800e7d2:	4632      	mov	r2, r6
 800e7d4:	4641      	mov	r1, r8
 800e7d6:	f000 f970 	bl	800eaba <memmove>
 800e7da:	68a3      	ldr	r3, [r4, #8]
 800e7dc:	1b9b      	subs	r3, r3, r6
 800e7de:	60a3      	str	r3, [r4, #8]
 800e7e0:	6823      	ldr	r3, [r4, #0]
 800e7e2:	4433      	add	r3, r6
 800e7e4:	6023      	str	r3, [r4, #0]
 800e7e6:	2000      	movs	r0, #0
 800e7e8:	e7db      	b.n	800e7a2 <__ssputs_r+0x58>
 800e7ea:	462a      	mov	r2, r5
 800e7ec:	f000 f97f 	bl	800eaee <_realloc_r>
 800e7f0:	4606      	mov	r6, r0
 800e7f2:	2800      	cmp	r0, #0
 800e7f4:	d1e1      	bne.n	800e7ba <__ssputs_r+0x70>
 800e7f6:	6921      	ldr	r1, [r4, #16]
 800e7f8:	4650      	mov	r0, sl
 800e7fa:	f7fc fa79 	bl	800acf0 <_free_r>
 800e7fe:	e7c7      	b.n	800e790 <__ssputs_r+0x46>

0800e800 <_svfiprintf_r>:
 800e800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e804:	4698      	mov	r8, r3
 800e806:	898b      	ldrh	r3, [r1, #12]
 800e808:	061b      	lsls	r3, r3, #24
 800e80a:	b09d      	sub	sp, #116	; 0x74
 800e80c:	4607      	mov	r7, r0
 800e80e:	460d      	mov	r5, r1
 800e810:	4614      	mov	r4, r2
 800e812:	d50e      	bpl.n	800e832 <_svfiprintf_r+0x32>
 800e814:	690b      	ldr	r3, [r1, #16]
 800e816:	b963      	cbnz	r3, 800e832 <_svfiprintf_r+0x32>
 800e818:	2140      	movs	r1, #64	; 0x40
 800e81a:	f7fc fad5 	bl	800adc8 <_malloc_r>
 800e81e:	6028      	str	r0, [r5, #0]
 800e820:	6128      	str	r0, [r5, #16]
 800e822:	b920      	cbnz	r0, 800e82e <_svfiprintf_r+0x2e>
 800e824:	230c      	movs	r3, #12
 800e826:	603b      	str	r3, [r7, #0]
 800e828:	f04f 30ff 	mov.w	r0, #4294967295
 800e82c:	e0d1      	b.n	800e9d2 <_svfiprintf_r+0x1d2>
 800e82e:	2340      	movs	r3, #64	; 0x40
 800e830:	616b      	str	r3, [r5, #20]
 800e832:	2300      	movs	r3, #0
 800e834:	9309      	str	r3, [sp, #36]	; 0x24
 800e836:	2320      	movs	r3, #32
 800e838:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e83c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e840:	2330      	movs	r3, #48	; 0x30
 800e842:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e9ec <_svfiprintf_r+0x1ec>
 800e846:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e84a:	f04f 0901 	mov.w	r9, #1
 800e84e:	4623      	mov	r3, r4
 800e850:	469a      	mov	sl, r3
 800e852:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e856:	b10a      	cbz	r2, 800e85c <_svfiprintf_r+0x5c>
 800e858:	2a25      	cmp	r2, #37	; 0x25
 800e85a:	d1f9      	bne.n	800e850 <_svfiprintf_r+0x50>
 800e85c:	ebba 0b04 	subs.w	fp, sl, r4
 800e860:	d00b      	beq.n	800e87a <_svfiprintf_r+0x7a>
 800e862:	465b      	mov	r3, fp
 800e864:	4622      	mov	r2, r4
 800e866:	4629      	mov	r1, r5
 800e868:	4638      	mov	r0, r7
 800e86a:	f7ff ff6e 	bl	800e74a <__ssputs_r>
 800e86e:	3001      	adds	r0, #1
 800e870:	f000 80aa 	beq.w	800e9c8 <_svfiprintf_r+0x1c8>
 800e874:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e876:	445a      	add	r2, fp
 800e878:	9209      	str	r2, [sp, #36]	; 0x24
 800e87a:	f89a 3000 	ldrb.w	r3, [sl]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	f000 80a2 	beq.w	800e9c8 <_svfiprintf_r+0x1c8>
 800e884:	2300      	movs	r3, #0
 800e886:	f04f 32ff 	mov.w	r2, #4294967295
 800e88a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e88e:	f10a 0a01 	add.w	sl, sl, #1
 800e892:	9304      	str	r3, [sp, #16]
 800e894:	9307      	str	r3, [sp, #28]
 800e896:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e89a:	931a      	str	r3, [sp, #104]	; 0x68
 800e89c:	4654      	mov	r4, sl
 800e89e:	2205      	movs	r2, #5
 800e8a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8a4:	4851      	ldr	r0, [pc, #324]	; (800e9ec <_svfiprintf_r+0x1ec>)
 800e8a6:	f7f1 fcc3 	bl	8000230 <memchr>
 800e8aa:	9a04      	ldr	r2, [sp, #16]
 800e8ac:	b9d8      	cbnz	r0, 800e8e6 <_svfiprintf_r+0xe6>
 800e8ae:	06d0      	lsls	r0, r2, #27
 800e8b0:	bf44      	itt	mi
 800e8b2:	2320      	movmi	r3, #32
 800e8b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e8b8:	0711      	lsls	r1, r2, #28
 800e8ba:	bf44      	itt	mi
 800e8bc:	232b      	movmi	r3, #43	; 0x2b
 800e8be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e8c2:	f89a 3000 	ldrb.w	r3, [sl]
 800e8c6:	2b2a      	cmp	r3, #42	; 0x2a
 800e8c8:	d015      	beq.n	800e8f6 <_svfiprintf_r+0xf6>
 800e8ca:	9a07      	ldr	r2, [sp, #28]
 800e8cc:	4654      	mov	r4, sl
 800e8ce:	2000      	movs	r0, #0
 800e8d0:	f04f 0c0a 	mov.w	ip, #10
 800e8d4:	4621      	mov	r1, r4
 800e8d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e8da:	3b30      	subs	r3, #48	; 0x30
 800e8dc:	2b09      	cmp	r3, #9
 800e8de:	d94e      	bls.n	800e97e <_svfiprintf_r+0x17e>
 800e8e0:	b1b0      	cbz	r0, 800e910 <_svfiprintf_r+0x110>
 800e8e2:	9207      	str	r2, [sp, #28]
 800e8e4:	e014      	b.n	800e910 <_svfiprintf_r+0x110>
 800e8e6:	eba0 0308 	sub.w	r3, r0, r8
 800e8ea:	fa09 f303 	lsl.w	r3, r9, r3
 800e8ee:	4313      	orrs	r3, r2
 800e8f0:	9304      	str	r3, [sp, #16]
 800e8f2:	46a2      	mov	sl, r4
 800e8f4:	e7d2      	b.n	800e89c <_svfiprintf_r+0x9c>
 800e8f6:	9b03      	ldr	r3, [sp, #12]
 800e8f8:	1d19      	adds	r1, r3, #4
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	9103      	str	r1, [sp, #12]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	bfbb      	ittet	lt
 800e902:	425b      	neglt	r3, r3
 800e904:	f042 0202 	orrlt.w	r2, r2, #2
 800e908:	9307      	strge	r3, [sp, #28]
 800e90a:	9307      	strlt	r3, [sp, #28]
 800e90c:	bfb8      	it	lt
 800e90e:	9204      	strlt	r2, [sp, #16]
 800e910:	7823      	ldrb	r3, [r4, #0]
 800e912:	2b2e      	cmp	r3, #46	; 0x2e
 800e914:	d10c      	bne.n	800e930 <_svfiprintf_r+0x130>
 800e916:	7863      	ldrb	r3, [r4, #1]
 800e918:	2b2a      	cmp	r3, #42	; 0x2a
 800e91a:	d135      	bne.n	800e988 <_svfiprintf_r+0x188>
 800e91c:	9b03      	ldr	r3, [sp, #12]
 800e91e:	1d1a      	adds	r2, r3, #4
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	9203      	str	r2, [sp, #12]
 800e924:	2b00      	cmp	r3, #0
 800e926:	bfb8      	it	lt
 800e928:	f04f 33ff 	movlt.w	r3, #4294967295
 800e92c:	3402      	adds	r4, #2
 800e92e:	9305      	str	r3, [sp, #20]
 800e930:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e9fc <_svfiprintf_r+0x1fc>
 800e934:	7821      	ldrb	r1, [r4, #0]
 800e936:	2203      	movs	r2, #3
 800e938:	4650      	mov	r0, sl
 800e93a:	f7f1 fc79 	bl	8000230 <memchr>
 800e93e:	b140      	cbz	r0, 800e952 <_svfiprintf_r+0x152>
 800e940:	2340      	movs	r3, #64	; 0x40
 800e942:	eba0 000a 	sub.w	r0, r0, sl
 800e946:	fa03 f000 	lsl.w	r0, r3, r0
 800e94a:	9b04      	ldr	r3, [sp, #16]
 800e94c:	4303      	orrs	r3, r0
 800e94e:	3401      	adds	r4, #1
 800e950:	9304      	str	r3, [sp, #16]
 800e952:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e956:	4826      	ldr	r0, [pc, #152]	; (800e9f0 <_svfiprintf_r+0x1f0>)
 800e958:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e95c:	2206      	movs	r2, #6
 800e95e:	f7f1 fc67 	bl	8000230 <memchr>
 800e962:	2800      	cmp	r0, #0
 800e964:	d038      	beq.n	800e9d8 <_svfiprintf_r+0x1d8>
 800e966:	4b23      	ldr	r3, [pc, #140]	; (800e9f4 <_svfiprintf_r+0x1f4>)
 800e968:	bb1b      	cbnz	r3, 800e9b2 <_svfiprintf_r+0x1b2>
 800e96a:	9b03      	ldr	r3, [sp, #12]
 800e96c:	3307      	adds	r3, #7
 800e96e:	f023 0307 	bic.w	r3, r3, #7
 800e972:	3308      	adds	r3, #8
 800e974:	9303      	str	r3, [sp, #12]
 800e976:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e978:	4433      	add	r3, r6
 800e97a:	9309      	str	r3, [sp, #36]	; 0x24
 800e97c:	e767      	b.n	800e84e <_svfiprintf_r+0x4e>
 800e97e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e982:	460c      	mov	r4, r1
 800e984:	2001      	movs	r0, #1
 800e986:	e7a5      	b.n	800e8d4 <_svfiprintf_r+0xd4>
 800e988:	2300      	movs	r3, #0
 800e98a:	3401      	adds	r4, #1
 800e98c:	9305      	str	r3, [sp, #20]
 800e98e:	4619      	mov	r1, r3
 800e990:	f04f 0c0a 	mov.w	ip, #10
 800e994:	4620      	mov	r0, r4
 800e996:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e99a:	3a30      	subs	r2, #48	; 0x30
 800e99c:	2a09      	cmp	r2, #9
 800e99e:	d903      	bls.n	800e9a8 <_svfiprintf_r+0x1a8>
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d0c5      	beq.n	800e930 <_svfiprintf_r+0x130>
 800e9a4:	9105      	str	r1, [sp, #20]
 800e9a6:	e7c3      	b.n	800e930 <_svfiprintf_r+0x130>
 800e9a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800e9ac:	4604      	mov	r4, r0
 800e9ae:	2301      	movs	r3, #1
 800e9b0:	e7f0      	b.n	800e994 <_svfiprintf_r+0x194>
 800e9b2:	ab03      	add	r3, sp, #12
 800e9b4:	9300      	str	r3, [sp, #0]
 800e9b6:	462a      	mov	r2, r5
 800e9b8:	4b0f      	ldr	r3, [pc, #60]	; (800e9f8 <_svfiprintf_r+0x1f8>)
 800e9ba:	a904      	add	r1, sp, #16
 800e9bc:	4638      	mov	r0, r7
 800e9be:	f7fc fb17 	bl	800aff0 <_printf_float>
 800e9c2:	1c42      	adds	r2, r0, #1
 800e9c4:	4606      	mov	r6, r0
 800e9c6:	d1d6      	bne.n	800e976 <_svfiprintf_r+0x176>
 800e9c8:	89ab      	ldrh	r3, [r5, #12]
 800e9ca:	065b      	lsls	r3, r3, #25
 800e9cc:	f53f af2c 	bmi.w	800e828 <_svfiprintf_r+0x28>
 800e9d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e9d2:	b01d      	add	sp, #116	; 0x74
 800e9d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9d8:	ab03      	add	r3, sp, #12
 800e9da:	9300      	str	r3, [sp, #0]
 800e9dc:	462a      	mov	r2, r5
 800e9de:	4b06      	ldr	r3, [pc, #24]	; (800e9f8 <_svfiprintf_r+0x1f8>)
 800e9e0:	a904      	add	r1, sp, #16
 800e9e2:	4638      	mov	r0, r7
 800e9e4:	f7fc fda8 	bl	800b538 <_printf_i>
 800e9e8:	e7eb      	b.n	800e9c2 <_svfiprintf_r+0x1c2>
 800e9ea:	bf00      	nop
 800e9ec:	080106a4 	.word	0x080106a4
 800e9f0:	080106ae 	.word	0x080106ae
 800e9f4:	0800aff1 	.word	0x0800aff1
 800e9f8:	0800e74b 	.word	0x0800e74b
 800e9fc:	080106aa 	.word	0x080106aa

0800ea00 <nan>:
 800ea00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ea08 <nan+0x8>
 800ea04:	4770      	bx	lr
 800ea06:	bf00      	nop
 800ea08:	00000000 	.word	0x00000000
 800ea0c:	7ff80000 	.word	0x7ff80000

0800ea10 <strncmp>:
 800ea10:	b510      	push	{r4, lr}
 800ea12:	b17a      	cbz	r2, 800ea34 <strncmp+0x24>
 800ea14:	4603      	mov	r3, r0
 800ea16:	3901      	subs	r1, #1
 800ea18:	1884      	adds	r4, r0, r2
 800ea1a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ea1e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ea22:	4290      	cmp	r0, r2
 800ea24:	d101      	bne.n	800ea2a <strncmp+0x1a>
 800ea26:	42a3      	cmp	r3, r4
 800ea28:	d101      	bne.n	800ea2e <strncmp+0x1e>
 800ea2a:	1a80      	subs	r0, r0, r2
 800ea2c:	bd10      	pop	{r4, pc}
 800ea2e:	2800      	cmp	r0, #0
 800ea30:	d1f3      	bne.n	800ea1a <strncmp+0xa>
 800ea32:	e7fa      	b.n	800ea2a <strncmp+0x1a>
 800ea34:	4610      	mov	r0, r2
 800ea36:	e7f9      	b.n	800ea2c <strncmp+0x1c>

0800ea38 <__ascii_wctomb>:
 800ea38:	b149      	cbz	r1, 800ea4e <__ascii_wctomb+0x16>
 800ea3a:	2aff      	cmp	r2, #255	; 0xff
 800ea3c:	bf85      	ittet	hi
 800ea3e:	238a      	movhi	r3, #138	; 0x8a
 800ea40:	6003      	strhi	r3, [r0, #0]
 800ea42:	700a      	strbls	r2, [r1, #0]
 800ea44:	f04f 30ff 	movhi.w	r0, #4294967295
 800ea48:	bf98      	it	ls
 800ea4a:	2001      	movls	r0, #1
 800ea4c:	4770      	bx	lr
 800ea4e:	4608      	mov	r0, r1
 800ea50:	4770      	bx	lr
	...

0800ea54 <__assert_func>:
 800ea54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ea56:	4614      	mov	r4, r2
 800ea58:	461a      	mov	r2, r3
 800ea5a:	4b09      	ldr	r3, [pc, #36]	; (800ea80 <__assert_func+0x2c>)
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	4605      	mov	r5, r0
 800ea60:	68d8      	ldr	r0, [r3, #12]
 800ea62:	b14c      	cbz	r4, 800ea78 <__assert_func+0x24>
 800ea64:	4b07      	ldr	r3, [pc, #28]	; (800ea84 <__assert_func+0x30>)
 800ea66:	9100      	str	r1, [sp, #0]
 800ea68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ea6c:	4906      	ldr	r1, [pc, #24]	; (800ea88 <__assert_func+0x34>)
 800ea6e:	462b      	mov	r3, r5
 800ea70:	f000 f80e 	bl	800ea90 <fiprintf>
 800ea74:	f000 fa84 	bl	800ef80 <abort>
 800ea78:	4b04      	ldr	r3, [pc, #16]	; (800ea8c <__assert_func+0x38>)
 800ea7a:	461c      	mov	r4, r3
 800ea7c:	e7f3      	b.n	800ea66 <__assert_func+0x12>
 800ea7e:	bf00      	nop
 800ea80:	200001a4 	.word	0x200001a4
 800ea84:	080106b5 	.word	0x080106b5
 800ea88:	080106c2 	.word	0x080106c2
 800ea8c:	080106f0 	.word	0x080106f0

0800ea90 <fiprintf>:
 800ea90:	b40e      	push	{r1, r2, r3}
 800ea92:	b503      	push	{r0, r1, lr}
 800ea94:	4601      	mov	r1, r0
 800ea96:	ab03      	add	r3, sp, #12
 800ea98:	4805      	ldr	r0, [pc, #20]	; (800eab0 <fiprintf+0x20>)
 800ea9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea9e:	6800      	ldr	r0, [r0, #0]
 800eaa0:	9301      	str	r3, [sp, #4]
 800eaa2:	f000 f87d 	bl	800eba0 <_vfiprintf_r>
 800eaa6:	b002      	add	sp, #8
 800eaa8:	f85d eb04 	ldr.w	lr, [sp], #4
 800eaac:	b003      	add	sp, #12
 800eaae:	4770      	bx	lr
 800eab0:	200001a4 	.word	0x200001a4

0800eab4 <__retarget_lock_init_recursive>:
 800eab4:	4770      	bx	lr

0800eab6 <__retarget_lock_acquire_recursive>:
 800eab6:	4770      	bx	lr

0800eab8 <__retarget_lock_release_recursive>:
 800eab8:	4770      	bx	lr

0800eaba <memmove>:
 800eaba:	4288      	cmp	r0, r1
 800eabc:	b510      	push	{r4, lr}
 800eabe:	eb01 0402 	add.w	r4, r1, r2
 800eac2:	d902      	bls.n	800eaca <memmove+0x10>
 800eac4:	4284      	cmp	r4, r0
 800eac6:	4623      	mov	r3, r4
 800eac8:	d807      	bhi.n	800eada <memmove+0x20>
 800eaca:	1e43      	subs	r3, r0, #1
 800eacc:	42a1      	cmp	r1, r4
 800eace:	d008      	beq.n	800eae2 <memmove+0x28>
 800ead0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ead4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ead8:	e7f8      	b.n	800eacc <memmove+0x12>
 800eada:	4402      	add	r2, r0
 800eadc:	4601      	mov	r1, r0
 800eade:	428a      	cmp	r2, r1
 800eae0:	d100      	bne.n	800eae4 <memmove+0x2a>
 800eae2:	bd10      	pop	{r4, pc}
 800eae4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eae8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eaec:	e7f7      	b.n	800eade <memmove+0x24>

0800eaee <_realloc_r>:
 800eaee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaf2:	4680      	mov	r8, r0
 800eaf4:	4614      	mov	r4, r2
 800eaf6:	460e      	mov	r6, r1
 800eaf8:	b921      	cbnz	r1, 800eb04 <_realloc_r+0x16>
 800eafa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eafe:	4611      	mov	r1, r2
 800eb00:	f7fc b962 	b.w	800adc8 <_malloc_r>
 800eb04:	b92a      	cbnz	r2, 800eb12 <_realloc_r+0x24>
 800eb06:	f7fc f8f3 	bl	800acf0 <_free_r>
 800eb0a:	4625      	mov	r5, r4
 800eb0c:	4628      	mov	r0, r5
 800eb0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb12:	f000 fc59 	bl	800f3c8 <_malloc_usable_size_r>
 800eb16:	4284      	cmp	r4, r0
 800eb18:	4607      	mov	r7, r0
 800eb1a:	d802      	bhi.n	800eb22 <_realloc_r+0x34>
 800eb1c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800eb20:	d812      	bhi.n	800eb48 <_realloc_r+0x5a>
 800eb22:	4621      	mov	r1, r4
 800eb24:	4640      	mov	r0, r8
 800eb26:	f7fc f94f 	bl	800adc8 <_malloc_r>
 800eb2a:	4605      	mov	r5, r0
 800eb2c:	2800      	cmp	r0, #0
 800eb2e:	d0ed      	beq.n	800eb0c <_realloc_r+0x1e>
 800eb30:	42bc      	cmp	r4, r7
 800eb32:	4622      	mov	r2, r4
 800eb34:	4631      	mov	r1, r6
 800eb36:	bf28      	it	cs
 800eb38:	463a      	movcs	r2, r7
 800eb3a:	f7ff f915 	bl	800dd68 <memcpy>
 800eb3e:	4631      	mov	r1, r6
 800eb40:	4640      	mov	r0, r8
 800eb42:	f7fc f8d5 	bl	800acf0 <_free_r>
 800eb46:	e7e1      	b.n	800eb0c <_realloc_r+0x1e>
 800eb48:	4635      	mov	r5, r6
 800eb4a:	e7df      	b.n	800eb0c <_realloc_r+0x1e>

0800eb4c <__sfputc_r>:
 800eb4c:	6893      	ldr	r3, [r2, #8]
 800eb4e:	3b01      	subs	r3, #1
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	b410      	push	{r4}
 800eb54:	6093      	str	r3, [r2, #8]
 800eb56:	da08      	bge.n	800eb6a <__sfputc_r+0x1e>
 800eb58:	6994      	ldr	r4, [r2, #24]
 800eb5a:	42a3      	cmp	r3, r4
 800eb5c:	db01      	blt.n	800eb62 <__sfputc_r+0x16>
 800eb5e:	290a      	cmp	r1, #10
 800eb60:	d103      	bne.n	800eb6a <__sfputc_r+0x1e>
 800eb62:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb66:	f000 b94b 	b.w	800ee00 <__swbuf_r>
 800eb6a:	6813      	ldr	r3, [r2, #0]
 800eb6c:	1c58      	adds	r0, r3, #1
 800eb6e:	6010      	str	r0, [r2, #0]
 800eb70:	7019      	strb	r1, [r3, #0]
 800eb72:	4608      	mov	r0, r1
 800eb74:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb78:	4770      	bx	lr

0800eb7a <__sfputs_r>:
 800eb7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb7c:	4606      	mov	r6, r0
 800eb7e:	460f      	mov	r7, r1
 800eb80:	4614      	mov	r4, r2
 800eb82:	18d5      	adds	r5, r2, r3
 800eb84:	42ac      	cmp	r4, r5
 800eb86:	d101      	bne.n	800eb8c <__sfputs_r+0x12>
 800eb88:	2000      	movs	r0, #0
 800eb8a:	e007      	b.n	800eb9c <__sfputs_r+0x22>
 800eb8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb90:	463a      	mov	r2, r7
 800eb92:	4630      	mov	r0, r6
 800eb94:	f7ff ffda 	bl	800eb4c <__sfputc_r>
 800eb98:	1c43      	adds	r3, r0, #1
 800eb9a:	d1f3      	bne.n	800eb84 <__sfputs_r+0xa>
 800eb9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800eba0 <_vfiprintf_r>:
 800eba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eba4:	460d      	mov	r5, r1
 800eba6:	b09d      	sub	sp, #116	; 0x74
 800eba8:	4614      	mov	r4, r2
 800ebaa:	4698      	mov	r8, r3
 800ebac:	4606      	mov	r6, r0
 800ebae:	b118      	cbz	r0, 800ebb8 <_vfiprintf_r+0x18>
 800ebb0:	6983      	ldr	r3, [r0, #24]
 800ebb2:	b90b      	cbnz	r3, 800ebb8 <_vfiprintf_r+0x18>
 800ebb4:	f000 fb06 	bl	800f1c4 <__sinit>
 800ebb8:	4b89      	ldr	r3, [pc, #548]	; (800ede0 <_vfiprintf_r+0x240>)
 800ebba:	429d      	cmp	r5, r3
 800ebbc:	d11b      	bne.n	800ebf6 <_vfiprintf_r+0x56>
 800ebbe:	6875      	ldr	r5, [r6, #4]
 800ebc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ebc2:	07d9      	lsls	r1, r3, #31
 800ebc4:	d405      	bmi.n	800ebd2 <_vfiprintf_r+0x32>
 800ebc6:	89ab      	ldrh	r3, [r5, #12]
 800ebc8:	059a      	lsls	r2, r3, #22
 800ebca:	d402      	bmi.n	800ebd2 <_vfiprintf_r+0x32>
 800ebcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ebce:	f7ff ff72 	bl	800eab6 <__retarget_lock_acquire_recursive>
 800ebd2:	89ab      	ldrh	r3, [r5, #12]
 800ebd4:	071b      	lsls	r3, r3, #28
 800ebd6:	d501      	bpl.n	800ebdc <_vfiprintf_r+0x3c>
 800ebd8:	692b      	ldr	r3, [r5, #16]
 800ebda:	b9eb      	cbnz	r3, 800ec18 <_vfiprintf_r+0x78>
 800ebdc:	4629      	mov	r1, r5
 800ebde:	4630      	mov	r0, r6
 800ebe0:	f000 f960 	bl	800eea4 <__swsetup_r>
 800ebe4:	b1c0      	cbz	r0, 800ec18 <_vfiprintf_r+0x78>
 800ebe6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ebe8:	07dc      	lsls	r4, r3, #31
 800ebea:	d50e      	bpl.n	800ec0a <_vfiprintf_r+0x6a>
 800ebec:	f04f 30ff 	mov.w	r0, #4294967295
 800ebf0:	b01d      	add	sp, #116	; 0x74
 800ebf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebf6:	4b7b      	ldr	r3, [pc, #492]	; (800ede4 <_vfiprintf_r+0x244>)
 800ebf8:	429d      	cmp	r5, r3
 800ebfa:	d101      	bne.n	800ec00 <_vfiprintf_r+0x60>
 800ebfc:	68b5      	ldr	r5, [r6, #8]
 800ebfe:	e7df      	b.n	800ebc0 <_vfiprintf_r+0x20>
 800ec00:	4b79      	ldr	r3, [pc, #484]	; (800ede8 <_vfiprintf_r+0x248>)
 800ec02:	429d      	cmp	r5, r3
 800ec04:	bf08      	it	eq
 800ec06:	68f5      	ldreq	r5, [r6, #12]
 800ec08:	e7da      	b.n	800ebc0 <_vfiprintf_r+0x20>
 800ec0a:	89ab      	ldrh	r3, [r5, #12]
 800ec0c:	0598      	lsls	r0, r3, #22
 800ec0e:	d4ed      	bmi.n	800ebec <_vfiprintf_r+0x4c>
 800ec10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ec12:	f7ff ff51 	bl	800eab8 <__retarget_lock_release_recursive>
 800ec16:	e7e9      	b.n	800ebec <_vfiprintf_r+0x4c>
 800ec18:	2300      	movs	r3, #0
 800ec1a:	9309      	str	r3, [sp, #36]	; 0x24
 800ec1c:	2320      	movs	r3, #32
 800ec1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ec22:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec26:	2330      	movs	r3, #48	; 0x30
 800ec28:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800edec <_vfiprintf_r+0x24c>
 800ec2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ec30:	f04f 0901 	mov.w	r9, #1
 800ec34:	4623      	mov	r3, r4
 800ec36:	469a      	mov	sl, r3
 800ec38:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec3c:	b10a      	cbz	r2, 800ec42 <_vfiprintf_r+0xa2>
 800ec3e:	2a25      	cmp	r2, #37	; 0x25
 800ec40:	d1f9      	bne.n	800ec36 <_vfiprintf_r+0x96>
 800ec42:	ebba 0b04 	subs.w	fp, sl, r4
 800ec46:	d00b      	beq.n	800ec60 <_vfiprintf_r+0xc0>
 800ec48:	465b      	mov	r3, fp
 800ec4a:	4622      	mov	r2, r4
 800ec4c:	4629      	mov	r1, r5
 800ec4e:	4630      	mov	r0, r6
 800ec50:	f7ff ff93 	bl	800eb7a <__sfputs_r>
 800ec54:	3001      	adds	r0, #1
 800ec56:	f000 80aa 	beq.w	800edae <_vfiprintf_r+0x20e>
 800ec5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ec5c:	445a      	add	r2, fp
 800ec5e:	9209      	str	r2, [sp, #36]	; 0x24
 800ec60:	f89a 3000 	ldrb.w	r3, [sl]
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	f000 80a2 	beq.w	800edae <_vfiprintf_r+0x20e>
 800ec6a:	2300      	movs	r3, #0
 800ec6c:	f04f 32ff 	mov.w	r2, #4294967295
 800ec70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec74:	f10a 0a01 	add.w	sl, sl, #1
 800ec78:	9304      	str	r3, [sp, #16]
 800ec7a:	9307      	str	r3, [sp, #28]
 800ec7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ec80:	931a      	str	r3, [sp, #104]	; 0x68
 800ec82:	4654      	mov	r4, sl
 800ec84:	2205      	movs	r2, #5
 800ec86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec8a:	4858      	ldr	r0, [pc, #352]	; (800edec <_vfiprintf_r+0x24c>)
 800ec8c:	f7f1 fad0 	bl	8000230 <memchr>
 800ec90:	9a04      	ldr	r2, [sp, #16]
 800ec92:	b9d8      	cbnz	r0, 800eccc <_vfiprintf_r+0x12c>
 800ec94:	06d1      	lsls	r1, r2, #27
 800ec96:	bf44      	itt	mi
 800ec98:	2320      	movmi	r3, #32
 800ec9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ec9e:	0713      	lsls	r3, r2, #28
 800eca0:	bf44      	itt	mi
 800eca2:	232b      	movmi	r3, #43	; 0x2b
 800eca4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eca8:	f89a 3000 	ldrb.w	r3, [sl]
 800ecac:	2b2a      	cmp	r3, #42	; 0x2a
 800ecae:	d015      	beq.n	800ecdc <_vfiprintf_r+0x13c>
 800ecb0:	9a07      	ldr	r2, [sp, #28]
 800ecb2:	4654      	mov	r4, sl
 800ecb4:	2000      	movs	r0, #0
 800ecb6:	f04f 0c0a 	mov.w	ip, #10
 800ecba:	4621      	mov	r1, r4
 800ecbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ecc0:	3b30      	subs	r3, #48	; 0x30
 800ecc2:	2b09      	cmp	r3, #9
 800ecc4:	d94e      	bls.n	800ed64 <_vfiprintf_r+0x1c4>
 800ecc6:	b1b0      	cbz	r0, 800ecf6 <_vfiprintf_r+0x156>
 800ecc8:	9207      	str	r2, [sp, #28]
 800ecca:	e014      	b.n	800ecf6 <_vfiprintf_r+0x156>
 800eccc:	eba0 0308 	sub.w	r3, r0, r8
 800ecd0:	fa09 f303 	lsl.w	r3, r9, r3
 800ecd4:	4313      	orrs	r3, r2
 800ecd6:	9304      	str	r3, [sp, #16]
 800ecd8:	46a2      	mov	sl, r4
 800ecda:	e7d2      	b.n	800ec82 <_vfiprintf_r+0xe2>
 800ecdc:	9b03      	ldr	r3, [sp, #12]
 800ecde:	1d19      	adds	r1, r3, #4
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	9103      	str	r1, [sp, #12]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	bfbb      	ittet	lt
 800ece8:	425b      	neglt	r3, r3
 800ecea:	f042 0202 	orrlt.w	r2, r2, #2
 800ecee:	9307      	strge	r3, [sp, #28]
 800ecf0:	9307      	strlt	r3, [sp, #28]
 800ecf2:	bfb8      	it	lt
 800ecf4:	9204      	strlt	r2, [sp, #16]
 800ecf6:	7823      	ldrb	r3, [r4, #0]
 800ecf8:	2b2e      	cmp	r3, #46	; 0x2e
 800ecfa:	d10c      	bne.n	800ed16 <_vfiprintf_r+0x176>
 800ecfc:	7863      	ldrb	r3, [r4, #1]
 800ecfe:	2b2a      	cmp	r3, #42	; 0x2a
 800ed00:	d135      	bne.n	800ed6e <_vfiprintf_r+0x1ce>
 800ed02:	9b03      	ldr	r3, [sp, #12]
 800ed04:	1d1a      	adds	r2, r3, #4
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	9203      	str	r2, [sp, #12]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	bfb8      	it	lt
 800ed0e:	f04f 33ff 	movlt.w	r3, #4294967295
 800ed12:	3402      	adds	r4, #2
 800ed14:	9305      	str	r3, [sp, #20]
 800ed16:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800edfc <_vfiprintf_r+0x25c>
 800ed1a:	7821      	ldrb	r1, [r4, #0]
 800ed1c:	2203      	movs	r2, #3
 800ed1e:	4650      	mov	r0, sl
 800ed20:	f7f1 fa86 	bl	8000230 <memchr>
 800ed24:	b140      	cbz	r0, 800ed38 <_vfiprintf_r+0x198>
 800ed26:	2340      	movs	r3, #64	; 0x40
 800ed28:	eba0 000a 	sub.w	r0, r0, sl
 800ed2c:	fa03 f000 	lsl.w	r0, r3, r0
 800ed30:	9b04      	ldr	r3, [sp, #16]
 800ed32:	4303      	orrs	r3, r0
 800ed34:	3401      	adds	r4, #1
 800ed36:	9304      	str	r3, [sp, #16]
 800ed38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed3c:	482c      	ldr	r0, [pc, #176]	; (800edf0 <_vfiprintf_r+0x250>)
 800ed3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ed42:	2206      	movs	r2, #6
 800ed44:	f7f1 fa74 	bl	8000230 <memchr>
 800ed48:	2800      	cmp	r0, #0
 800ed4a:	d03f      	beq.n	800edcc <_vfiprintf_r+0x22c>
 800ed4c:	4b29      	ldr	r3, [pc, #164]	; (800edf4 <_vfiprintf_r+0x254>)
 800ed4e:	bb1b      	cbnz	r3, 800ed98 <_vfiprintf_r+0x1f8>
 800ed50:	9b03      	ldr	r3, [sp, #12]
 800ed52:	3307      	adds	r3, #7
 800ed54:	f023 0307 	bic.w	r3, r3, #7
 800ed58:	3308      	adds	r3, #8
 800ed5a:	9303      	str	r3, [sp, #12]
 800ed5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed5e:	443b      	add	r3, r7
 800ed60:	9309      	str	r3, [sp, #36]	; 0x24
 800ed62:	e767      	b.n	800ec34 <_vfiprintf_r+0x94>
 800ed64:	fb0c 3202 	mla	r2, ip, r2, r3
 800ed68:	460c      	mov	r4, r1
 800ed6a:	2001      	movs	r0, #1
 800ed6c:	e7a5      	b.n	800ecba <_vfiprintf_r+0x11a>
 800ed6e:	2300      	movs	r3, #0
 800ed70:	3401      	adds	r4, #1
 800ed72:	9305      	str	r3, [sp, #20]
 800ed74:	4619      	mov	r1, r3
 800ed76:	f04f 0c0a 	mov.w	ip, #10
 800ed7a:	4620      	mov	r0, r4
 800ed7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed80:	3a30      	subs	r2, #48	; 0x30
 800ed82:	2a09      	cmp	r2, #9
 800ed84:	d903      	bls.n	800ed8e <_vfiprintf_r+0x1ee>
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d0c5      	beq.n	800ed16 <_vfiprintf_r+0x176>
 800ed8a:	9105      	str	r1, [sp, #20]
 800ed8c:	e7c3      	b.n	800ed16 <_vfiprintf_r+0x176>
 800ed8e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ed92:	4604      	mov	r4, r0
 800ed94:	2301      	movs	r3, #1
 800ed96:	e7f0      	b.n	800ed7a <_vfiprintf_r+0x1da>
 800ed98:	ab03      	add	r3, sp, #12
 800ed9a:	9300      	str	r3, [sp, #0]
 800ed9c:	462a      	mov	r2, r5
 800ed9e:	4b16      	ldr	r3, [pc, #88]	; (800edf8 <_vfiprintf_r+0x258>)
 800eda0:	a904      	add	r1, sp, #16
 800eda2:	4630      	mov	r0, r6
 800eda4:	f7fc f924 	bl	800aff0 <_printf_float>
 800eda8:	4607      	mov	r7, r0
 800edaa:	1c78      	adds	r0, r7, #1
 800edac:	d1d6      	bne.n	800ed5c <_vfiprintf_r+0x1bc>
 800edae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800edb0:	07d9      	lsls	r1, r3, #31
 800edb2:	d405      	bmi.n	800edc0 <_vfiprintf_r+0x220>
 800edb4:	89ab      	ldrh	r3, [r5, #12]
 800edb6:	059a      	lsls	r2, r3, #22
 800edb8:	d402      	bmi.n	800edc0 <_vfiprintf_r+0x220>
 800edba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800edbc:	f7ff fe7c 	bl	800eab8 <__retarget_lock_release_recursive>
 800edc0:	89ab      	ldrh	r3, [r5, #12]
 800edc2:	065b      	lsls	r3, r3, #25
 800edc4:	f53f af12 	bmi.w	800ebec <_vfiprintf_r+0x4c>
 800edc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800edca:	e711      	b.n	800ebf0 <_vfiprintf_r+0x50>
 800edcc:	ab03      	add	r3, sp, #12
 800edce:	9300      	str	r3, [sp, #0]
 800edd0:	462a      	mov	r2, r5
 800edd2:	4b09      	ldr	r3, [pc, #36]	; (800edf8 <_vfiprintf_r+0x258>)
 800edd4:	a904      	add	r1, sp, #16
 800edd6:	4630      	mov	r0, r6
 800edd8:	f7fc fbae 	bl	800b538 <_printf_i>
 800eddc:	e7e4      	b.n	800eda8 <_vfiprintf_r+0x208>
 800edde:	bf00      	nop
 800ede0:	08010714 	.word	0x08010714
 800ede4:	08010734 	.word	0x08010734
 800ede8:	080106f4 	.word	0x080106f4
 800edec:	080106a4 	.word	0x080106a4
 800edf0:	080106ae 	.word	0x080106ae
 800edf4:	0800aff1 	.word	0x0800aff1
 800edf8:	0800eb7b 	.word	0x0800eb7b
 800edfc:	080106aa 	.word	0x080106aa

0800ee00 <__swbuf_r>:
 800ee00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee02:	460e      	mov	r6, r1
 800ee04:	4614      	mov	r4, r2
 800ee06:	4605      	mov	r5, r0
 800ee08:	b118      	cbz	r0, 800ee12 <__swbuf_r+0x12>
 800ee0a:	6983      	ldr	r3, [r0, #24]
 800ee0c:	b90b      	cbnz	r3, 800ee12 <__swbuf_r+0x12>
 800ee0e:	f000 f9d9 	bl	800f1c4 <__sinit>
 800ee12:	4b21      	ldr	r3, [pc, #132]	; (800ee98 <__swbuf_r+0x98>)
 800ee14:	429c      	cmp	r4, r3
 800ee16:	d12b      	bne.n	800ee70 <__swbuf_r+0x70>
 800ee18:	686c      	ldr	r4, [r5, #4]
 800ee1a:	69a3      	ldr	r3, [r4, #24]
 800ee1c:	60a3      	str	r3, [r4, #8]
 800ee1e:	89a3      	ldrh	r3, [r4, #12]
 800ee20:	071a      	lsls	r2, r3, #28
 800ee22:	d52f      	bpl.n	800ee84 <__swbuf_r+0x84>
 800ee24:	6923      	ldr	r3, [r4, #16]
 800ee26:	b36b      	cbz	r3, 800ee84 <__swbuf_r+0x84>
 800ee28:	6923      	ldr	r3, [r4, #16]
 800ee2a:	6820      	ldr	r0, [r4, #0]
 800ee2c:	1ac0      	subs	r0, r0, r3
 800ee2e:	6963      	ldr	r3, [r4, #20]
 800ee30:	b2f6      	uxtb	r6, r6
 800ee32:	4283      	cmp	r3, r0
 800ee34:	4637      	mov	r7, r6
 800ee36:	dc04      	bgt.n	800ee42 <__swbuf_r+0x42>
 800ee38:	4621      	mov	r1, r4
 800ee3a:	4628      	mov	r0, r5
 800ee3c:	f000 f92e 	bl	800f09c <_fflush_r>
 800ee40:	bb30      	cbnz	r0, 800ee90 <__swbuf_r+0x90>
 800ee42:	68a3      	ldr	r3, [r4, #8]
 800ee44:	3b01      	subs	r3, #1
 800ee46:	60a3      	str	r3, [r4, #8]
 800ee48:	6823      	ldr	r3, [r4, #0]
 800ee4a:	1c5a      	adds	r2, r3, #1
 800ee4c:	6022      	str	r2, [r4, #0]
 800ee4e:	701e      	strb	r6, [r3, #0]
 800ee50:	6963      	ldr	r3, [r4, #20]
 800ee52:	3001      	adds	r0, #1
 800ee54:	4283      	cmp	r3, r0
 800ee56:	d004      	beq.n	800ee62 <__swbuf_r+0x62>
 800ee58:	89a3      	ldrh	r3, [r4, #12]
 800ee5a:	07db      	lsls	r3, r3, #31
 800ee5c:	d506      	bpl.n	800ee6c <__swbuf_r+0x6c>
 800ee5e:	2e0a      	cmp	r6, #10
 800ee60:	d104      	bne.n	800ee6c <__swbuf_r+0x6c>
 800ee62:	4621      	mov	r1, r4
 800ee64:	4628      	mov	r0, r5
 800ee66:	f000 f919 	bl	800f09c <_fflush_r>
 800ee6a:	b988      	cbnz	r0, 800ee90 <__swbuf_r+0x90>
 800ee6c:	4638      	mov	r0, r7
 800ee6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee70:	4b0a      	ldr	r3, [pc, #40]	; (800ee9c <__swbuf_r+0x9c>)
 800ee72:	429c      	cmp	r4, r3
 800ee74:	d101      	bne.n	800ee7a <__swbuf_r+0x7a>
 800ee76:	68ac      	ldr	r4, [r5, #8]
 800ee78:	e7cf      	b.n	800ee1a <__swbuf_r+0x1a>
 800ee7a:	4b09      	ldr	r3, [pc, #36]	; (800eea0 <__swbuf_r+0xa0>)
 800ee7c:	429c      	cmp	r4, r3
 800ee7e:	bf08      	it	eq
 800ee80:	68ec      	ldreq	r4, [r5, #12]
 800ee82:	e7ca      	b.n	800ee1a <__swbuf_r+0x1a>
 800ee84:	4621      	mov	r1, r4
 800ee86:	4628      	mov	r0, r5
 800ee88:	f000 f80c 	bl	800eea4 <__swsetup_r>
 800ee8c:	2800      	cmp	r0, #0
 800ee8e:	d0cb      	beq.n	800ee28 <__swbuf_r+0x28>
 800ee90:	f04f 37ff 	mov.w	r7, #4294967295
 800ee94:	e7ea      	b.n	800ee6c <__swbuf_r+0x6c>
 800ee96:	bf00      	nop
 800ee98:	08010714 	.word	0x08010714
 800ee9c:	08010734 	.word	0x08010734
 800eea0:	080106f4 	.word	0x080106f4

0800eea4 <__swsetup_r>:
 800eea4:	4b32      	ldr	r3, [pc, #200]	; (800ef70 <__swsetup_r+0xcc>)
 800eea6:	b570      	push	{r4, r5, r6, lr}
 800eea8:	681d      	ldr	r5, [r3, #0]
 800eeaa:	4606      	mov	r6, r0
 800eeac:	460c      	mov	r4, r1
 800eeae:	b125      	cbz	r5, 800eeba <__swsetup_r+0x16>
 800eeb0:	69ab      	ldr	r3, [r5, #24]
 800eeb2:	b913      	cbnz	r3, 800eeba <__swsetup_r+0x16>
 800eeb4:	4628      	mov	r0, r5
 800eeb6:	f000 f985 	bl	800f1c4 <__sinit>
 800eeba:	4b2e      	ldr	r3, [pc, #184]	; (800ef74 <__swsetup_r+0xd0>)
 800eebc:	429c      	cmp	r4, r3
 800eebe:	d10f      	bne.n	800eee0 <__swsetup_r+0x3c>
 800eec0:	686c      	ldr	r4, [r5, #4]
 800eec2:	89a3      	ldrh	r3, [r4, #12]
 800eec4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eec8:	0719      	lsls	r1, r3, #28
 800eeca:	d42c      	bmi.n	800ef26 <__swsetup_r+0x82>
 800eecc:	06dd      	lsls	r5, r3, #27
 800eece:	d411      	bmi.n	800eef4 <__swsetup_r+0x50>
 800eed0:	2309      	movs	r3, #9
 800eed2:	6033      	str	r3, [r6, #0]
 800eed4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800eed8:	81a3      	strh	r3, [r4, #12]
 800eeda:	f04f 30ff 	mov.w	r0, #4294967295
 800eede:	e03e      	b.n	800ef5e <__swsetup_r+0xba>
 800eee0:	4b25      	ldr	r3, [pc, #148]	; (800ef78 <__swsetup_r+0xd4>)
 800eee2:	429c      	cmp	r4, r3
 800eee4:	d101      	bne.n	800eeea <__swsetup_r+0x46>
 800eee6:	68ac      	ldr	r4, [r5, #8]
 800eee8:	e7eb      	b.n	800eec2 <__swsetup_r+0x1e>
 800eeea:	4b24      	ldr	r3, [pc, #144]	; (800ef7c <__swsetup_r+0xd8>)
 800eeec:	429c      	cmp	r4, r3
 800eeee:	bf08      	it	eq
 800eef0:	68ec      	ldreq	r4, [r5, #12]
 800eef2:	e7e6      	b.n	800eec2 <__swsetup_r+0x1e>
 800eef4:	0758      	lsls	r0, r3, #29
 800eef6:	d512      	bpl.n	800ef1e <__swsetup_r+0x7a>
 800eef8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800eefa:	b141      	cbz	r1, 800ef0e <__swsetup_r+0x6a>
 800eefc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ef00:	4299      	cmp	r1, r3
 800ef02:	d002      	beq.n	800ef0a <__swsetup_r+0x66>
 800ef04:	4630      	mov	r0, r6
 800ef06:	f7fb fef3 	bl	800acf0 <_free_r>
 800ef0a:	2300      	movs	r3, #0
 800ef0c:	6363      	str	r3, [r4, #52]	; 0x34
 800ef0e:	89a3      	ldrh	r3, [r4, #12]
 800ef10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ef14:	81a3      	strh	r3, [r4, #12]
 800ef16:	2300      	movs	r3, #0
 800ef18:	6063      	str	r3, [r4, #4]
 800ef1a:	6923      	ldr	r3, [r4, #16]
 800ef1c:	6023      	str	r3, [r4, #0]
 800ef1e:	89a3      	ldrh	r3, [r4, #12]
 800ef20:	f043 0308 	orr.w	r3, r3, #8
 800ef24:	81a3      	strh	r3, [r4, #12]
 800ef26:	6923      	ldr	r3, [r4, #16]
 800ef28:	b94b      	cbnz	r3, 800ef3e <__swsetup_r+0x9a>
 800ef2a:	89a3      	ldrh	r3, [r4, #12]
 800ef2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ef30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ef34:	d003      	beq.n	800ef3e <__swsetup_r+0x9a>
 800ef36:	4621      	mov	r1, r4
 800ef38:	4630      	mov	r0, r6
 800ef3a:	f000 fa05 	bl	800f348 <__smakebuf_r>
 800ef3e:	89a0      	ldrh	r0, [r4, #12]
 800ef40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ef44:	f010 0301 	ands.w	r3, r0, #1
 800ef48:	d00a      	beq.n	800ef60 <__swsetup_r+0xbc>
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	60a3      	str	r3, [r4, #8]
 800ef4e:	6963      	ldr	r3, [r4, #20]
 800ef50:	425b      	negs	r3, r3
 800ef52:	61a3      	str	r3, [r4, #24]
 800ef54:	6923      	ldr	r3, [r4, #16]
 800ef56:	b943      	cbnz	r3, 800ef6a <__swsetup_r+0xc6>
 800ef58:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ef5c:	d1ba      	bne.n	800eed4 <__swsetup_r+0x30>
 800ef5e:	bd70      	pop	{r4, r5, r6, pc}
 800ef60:	0781      	lsls	r1, r0, #30
 800ef62:	bf58      	it	pl
 800ef64:	6963      	ldrpl	r3, [r4, #20]
 800ef66:	60a3      	str	r3, [r4, #8]
 800ef68:	e7f4      	b.n	800ef54 <__swsetup_r+0xb0>
 800ef6a:	2000      	movs	r0, #0
 800ef6c:	e7f7      	b.n	800ef5e <__swsetup_r+0xba>
 800ef6e:	bf00      	nop
 800ef70:	200001a4 	.word	0x200001a4
 800ef74:	08010714 	.word	0x08010714
 800ef78:	08010734 	.word	0x08010734
 800ef7c:	080106f4 	.word	0x080106f4

0800ef80 <abort>:
 800ef80:	b508      	push	{r3, lr}
 800ef82:	2006      	movs	r0, #6
 800ef84:	f000 fa50 	bl	800f428 <raise>
 800ef88:	2001      	movs	r0, #1
 800ef8a:	f7f3 fa97 	bl	80024bc <_exit>
	...

0800ef90 <__sflush_r>:
 800ef90:	898a      	ldrh	r2, [r1, #12]
 800ef92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef96:	4605      	mov	r5, r0
 800ef98:	0710      	lsls	r0, r2, #28
 800ef9a:	460c      	mov	r4, r1
 800ef9c:	d458      	bmi.n	800f050 <__sflush_r+0xc0>
 800ef9e:	684b      	ldr	r3, [r1, #4]
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	dc05      	bgt.n	800efb0 <__sflush_r+0x20>
 800efa4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	dc02      	bgt.n	800efb0 <__sflush_r+0x20>
 800efaa:	2000      	movs	r0, #0
 800efac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800efb2:	2e00      	cmp	r6, #0
 800efb4:	d0f9      	beq.n	800efaa <__sflush_r+0x1a>
 800efb6:	2300      	movs	r3, #0
 800efb8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800efbc:	682f      	ldr	r7, [r5, #0]
 800efbe:	602b      	str	r3, [r5, #0]
 800efc0:	d032      	beq.n	800f028 <__sflush_r+0x98>
 800efc2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800efc4:	89a3      	ldrh	r3, [r4, #12]
 800efc6:	075a      	lsls	r2, r3, #29
 800efc8:	d505      	bpl.n	800efd6 <__sflush_r+0x46>
 800efca:	6863      	ldr	r3, [r4, #4]
 800efcc:	1ac0      	subs	r0, r0, r3
 800efce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800efd0:	b10b      	cbz	r3, 800efd6 <__sflush_r+0x46>
 800efd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800efd4:	1ac0      	subs	r0, r0, r3
 800efd6:	2300      	movs	r3, #0
 800efd8:	4602      	mov	r2, r0
 800efda:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800efdc:	6a21      	ldr	r1, [r4, #32]
 800efde:	4628      	mov	r0, r5
 800efe0:	47b0      	blx	r6
 800efe2:	1c43      	adds	r3, r0, #1
 800efe4:	89a3      	ldrh	r3, [r4, #12]
 800efe6:	d106      	bne.n	800eff6 <__sflush_r+0x66>
 800efe8:	6829      	ldr	r1, [r5, #0]
 800efea:	291d      	cmp	r1, #29
 800efec:	d82c      	bhi.n	800f048 <__sflush_r+0xb8>
 800efee:	4a2a      	ldr	r2, [pc, #168]	; (800f098 <__sflush_r+0x108>)
 800eff0:	40ca      	lsrs	r2, r1
 800eff2:	07d6      	lsls	r6, r2, #31
 800eff4:	d528      	bpl.n	800f048 <__sflush_r+0xb8>
 800eff6:	2200      	movs	r2, #0
 800eff8:	6062      	str	r2, [r4, #4]
 800effa:	04d9      	lsls	r1, r3, #19
 800effc:	6922      	ldr	r2, [r4, #16]
 800effe:	6022      	str	r2, [r4, #0]
 800f000:	d504      	bpl.n	800f00c <__sflush_r+0x7c>
 800f002:	1c42      	adds	r2, r0, #1
 800f004:	d101      	bne.n	800f00a <__sflush_r+0x7a>
 800f006:	682b      	ldr	r3, [r5, #0]
 800f008:	b903      	cbnz	r3, 800f00c <__sflush_r+0x7c>
 800f00a:	6560      	str	r0, [r4, #84]	; 0x54
 800f00c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f00e:	602f      	str	r7, [r5, #0]
 800f010:	2900      	cmp	r1, #0
 800f012:	d0ca      	beq.n	800efaa <__sflush_r+0x1a>
 800f014:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f018:	4299      	cmp	r1, r3
 800f01a:	d002      	beq.n	800f022 <__sflush_r+0x92>
 800f01c:	4628      	mov	r0, r5
 800f01e:	f7fb fe67 	bl	800acf0 <_free_r>
 800f022:	2000      	movs	r0, #0
 800f024:	6360      	str	r0, [r4, #52]	; 0x34
 800f026:	e7c1      	b.n	800efac <__sflush_r+0x1c>
 800f028:	6a21      	ldr	r1, [r4, #32]
 800f02a:	2301      	movs	r3, #1
 800f02c:	4628      	mov	r0, r5
 800f02e:	47b0      	blx	r6
 800f030:	1c41      	adds	r1, r0, #1
 800f032:	d1c7      	bne.n	800efc4 <__sflush_r+0x34>
 800f034:	682b      	ldr	r3, [r5, #0]
 800f036:	2b00      	cmp	r3, #0
 800f038:	d0c4      	beq.n	800efc4 <__sflush_r+0x34>
 800f03a:	2b1d      	cmp	r3, #29
 800f03c:	d001      	beq.n	800f042 <__sflush_r+0xb2>
 800f03e:	2b16      	cmp	r3, #22
 800f040:	d101      	bne.n	800f046 <__sflush_r+0xb6>
 800f042:	602f      	str	r7, [r5, #0]
 800f044:	e7b1      	b.n	800efaa <__sflush_r+0x1a>
 800f046:	89a3      	ldrh	r3, [r4, #12]
 800f048:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f04c:	81a3      	strh	r3, [r4, #12]
 800f04e:	e7ad      	b.n	800efac <__sflush_r+0x1c>
 800f050:	690f      	ldr	r7, [r1, #16]
 800f052:	2f00      	cmp	r7, #0
 800f054:	d0a9      	beq.n	800efaa <__sflush_r+0x1a>
 800f056:	0793      	lsls	r3, r2, #30
 800f058:	680e      	ldr	r6, [r1, #0]
 800f05a:	bf08      	it	eq
 800f05c:	694b      	ldreq	r3, [r1, #20]
 800f05e:	600f      	str	r7, [r1, #0]
 800f060:	bf18      	it	ne
 800f062:	2300      	movne	r3, #0
 800f064:	eba6 0807 	sub.w	r8, r6, r7
 800f068:	608b      	str	r3, [r1, #8]
 800f06a:	f1b8 0f00 	cmp.w	r8, #0
 800f06e:	dd9c      	ble.n	800efaa <__sflush_r+0x1a>
 800f070:	6a21      	ldr	r1, [r4, #32]
 800f072:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f074:	4643      	mov	r3, r8
 800f076:	463a      	mov	r2, r7
 800f078:	4628      	mov	r0, r5
 800f07a:	47b0      	blx	r6
 800f07c:	2800      	cmp	r0, #0
 800f07e:	dc06      	bgt.n	800f08e <__sflush_r+0xfe>
 800f080:	89a3      	ldrh	r3, [r4, #12]
 800f082:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f086:	81a3      	strh	r3, [r4, #12]
 800f088:	f04f 30ff 	mov.w	r0, #4294967295
 800f08c:	e78e      	b.n	800efac <__sflush_r+0x1c>
 800f08e:	4407      	add	r7, r0
 800f090:	eba8 0800 	sub.w	r8, r8, r0
 800f094:	e7e9      	b.n	800f06a <__sflush_r+0xda>
 800f096:	bf00      	nop
 800f098:	20400001 	.word	0x20400001

0800f09c <_fflush_r>:
 800f09c:	b538      	push	{r3, r4, r5, lr}
 800f09e:	690b      	ldr	r3, [r1, #16]
 800f0a0:	4605      	mov	r5, r0
 800f0a2:	460c      	mov	r4, r1
 800f0a4:	b913      	cbnz	r3, 800f0ac <_fflush_r+0x10>
 800f0a6:	2500      	movs	r5, #0
 800f0a8:	4628      	mov	r0, r5
 800f0aa:	bd38      	pop	{r3, r4, r5, pc}
 800f0ac:	b118      	cbz	r0, 800f0b6 <_fflush_r+0x1a>
 800f0ae:	6983      	ldr	r3, [r0, #24]
 800f0b0:	b90b      	cbnz	r3, 800f0b6 <_fflush_r+0x1a>
 800f0b2:	f000 f887 	bl	800f1c4 <__sinit>
 800f0b6:	4b14      	ldr	r3, [pc, #80]	; (800f108 <_fflush_r+0x6c>)
 800f0b8:	429c      	cmp	r4, r3
 800f0ba:	d11b      	bne.n	800f0f4 <_fflush_r+0x58>
 800f0bc:	686c      	ldr	r4, [r5, #4]
 800f0be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d0ef      	beq.n	800f0a6 <_fflush_r+0xa>
 800f0c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f0c8:	07d0      	lsls	r0, r2, #31
 800f0ca:	d404      	bmi.n	800f0d6 <_fflush_r+0x3a>
 800f0cc:	0599      	lsls	r1, r3, #22
 800f0ce:	d402      	bmi.n	800f0d6 <_fflush_r+0x3a>
 800f0d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f0d2:	f7ff fcf0 	bl	800eab6 <__retarget_lock_acquire_recursive>
 800f0d6:	4628      	mov	r0, r5
 800f0d8:	4621      	mov	r1, r4
 800f0da:	f7ff ff59 	bl	800ef90 <__sflush_r>
 800f0de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f0e0:	07da      	lsls	r2, r3, #31
 800f0e2:	4605      	mov	r5, r0
 800f0e4:	d4e0      	bmi.n	800f0a8 <_fflush_r+0xc>
 800f0e6:	89a3      	ldrh	r3, [r4, #12]
 800f0e8:	059b      	lsls	r3, r3, #22
 800f0ea:	d4dd      	bmi.n	800f0a8 <_fflush_r+0xc>
 800f0ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f0ee:	f7ff fce3 	bl	800eab8 <__retarget_lock_release_recursive>
 800f0f2:	e7d9      	b.n	800f0a8 <_fflush_r+0xc>
 800f0f4:	4b05      	ldr	r3, [pc, #20]	; (800f10c <_fflush_r+0x70>)
 800f0f6:	429c      	cmp	r4, r3
 800f0f8:	d101      	bne.n	800f0fe <_fflush_r+0x62>
 800f0fa:	68ac      	ldr	r4, [r5, #8]
 800f0fc:	e7df      	b.n	800f0be <_fflush_r+0x22>
 800f0fe:	4b04      	ldr	r3, [pc, #16]	; (800f110 <_fflush_r+0x74>)
 800f100:	429c      	cmp	r4, r3
 800f102:	bf08      	it	eq
 800f104:	68ec      	ldreq	r4, [r5, #12]
 800f106:	e7da      	b.n	800f0be <_fflush_r+0x22>
 800f108:	08010714 	.word	0x08010714
 800f10c:	08010734 	.word	0x08010734
 800f110:	080106f4 	.word	0x080106f4

0800f114 <std>:
 800f114:	2300      	movs	r3, #0
 800f116:	b510      	push	{r4, lr}
 800f118:	4604      	mov	r4, r0
 800f11a:	e9c0 3300 	strd	r3, r3, [r0]
 800f11e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f122:	6083      	str	r3, [r0, #8]
 800f124:	8181      	strh	r1, [r0, #12]
 800f126:	6643      	str	r3, [r0, #100]	; 0x64
 800f128:	81c2      	strh	r2, [r0, #14]
 800f12a:	6183      	str	r3, [r0, #24]
 800f12c:	4619      	mov	r1, r3
 800f12e:	2208      	movs	r2, #8
 800f130:	305c      	adds	r0, #92	; 0x5c
 800f132:	f7fb fdd5 	bl	800ace0 <memset>
 800f136:	4b05      	ldr	r3, [pc, #20]	; (800f14c <std+0x38>)
 800f138:	6263      	str	r3, [r4, #36]	; 0x24
 800f13a:	4b05      	ldr	r3, [pc, #20]	; (800f150 <std+0x3c>)
 800f13c:	62a3      	str	r3, [r4, #40]	; 0x28
 800f13e:	4b05      	ldr	r3, [pc, #20]	; (800f154 <std+0x40>)
 800f140:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f142:	4b05      	ldr	r3, [pc, #20]	; (800f158 <std+0x44>)
 800f144:	6224      	str	r4, [r4, #32]
 800f146:	6323      	str	r3, [r4, #48]	; 0x30
 800f148:	bd10      	pop	{r4, pc}
 800f14a:	bf00      	nop
 800f14c:	0800f461 	.word	0x0800f461
 800f150:	0800f483 	.word	0x0800f483
 800f154:	0800f4bb 	.word	0x0800f4bb
 800f158:	0800f4df 	.word	0x0800f4df

0800f15c <_cleanup_r>:
 800f15c:	4901      	ldr	r1, [pc, #4]	; (800f164 <_cleanup_r+0x8>)
 800f15e:	f000 b8af 	b.w	800f2c0 <_fwalk_reent>
 800f162:	bf00      	nop
 800f164:	0800f09d 	.word	0x0800f09d

0800f168 <__sfmoreglue>:
 800f168:	b570      	push	{r4, r5, r6, lr}
 800f16a:	2268      	movs	r2, #104	; 0x68
 800f16c:	1e4d      	subs	r5, r1, #1
 800f16e:	4355      	muls	r5, r2
 800f170:	460e      	mov	r6, r1
 800f172:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f176:	f7fb fe27 	bl	800adc8 <_malloc_r>
 800f17a:	4604      	mov	r4, r0
 800f17c:	b140      	cbz	r0, 800f190 <__sfmoreglue+0x28>
 800f17e:	2100      	movs	r1, #0
 800f180:	e9c0 1600 	strd	r1, r6, [r0]
 800f184:	300c      	adds	r0, #12
 800f186:	60a0      	str	r0, [r4, #8]
 800f188:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f18c:	f7fb fda8 	bl	800ace0 <memset>
 800f190:	4620      	mov	r0, r4
 800f192:	bd70      	pop	{r4, r5, r6, pc}

0800f194 <__sfp_lock_acquire>:
 800f194:	4801      	ldr	r0, [pc, #4]	; (800f19c <__sfp_lock_acquire+0x8>)
 800f196:	f7ff bc8e 	b.w	800eab6 <__retarget_lock_acquire_recursive>
 800f19a:	bf00      	nop
 800f19c:	20019e05 	.word	0x20019e05

0800f1a0 <__sfp_lock_release>:
 800f1a0:	4801      	ldr	r0, [pc, #4]	; (800f1a8 <__sfp_lock_release+0x8>)
 800f1a2:	f7ff bc89 	b.w	800eab8 <__retarget_lock_release_recursive>
 800f1a6:	bf00      	nop
 800f1a8:	20019e05 	.word	0x20019e05

0800f1ac <__sinit_lock_acquire>:
 800f1ac:	4801      	ldr	r0, [pc, #4]	; (800f1b4 <__sinit_lock_acquire+0x8>)
 800f1ae:	f7ff bc82 	b.w	800eab6 <__retarget_lock_acquire_recursive>
 800f1b2:	bf00      	nop
 800f1b4:	20019e06 	.word	0x20019e06

0800f1b8 <__sinit_lock_release>:
 800f1b8:	4801      	ldr	r0, [pc, #4]	; (800f1c0 <__sinit_lock_release+0x8>)
 800f1ba:	f7ff bc7d 	b.w	800eab8 <__retarget_lock_release_recursive>
 800f1be:	bf00      	nop
 800f1c0:	20019e06 	.word	0x20019e06

0800f1c4 <__sinit>:
 800f1c4:	b510      	push	{r4, lr}
 800f1c6:	4604      	mov	r4, r0
 800f1c8:	f7ff fff0 	bl	800f1ac <__sinit_lock_acquire>
 800f1cc:	69a3      	ldr	r3, [r4, #24]
 800f1ce:	b11b      	cbz	r3, 800f1d8 <__sinit+0x14>
 800f1d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f1d4:	f7ff bff0 	b.w	800f1b8 <__sinit_lock_release>
 800f1d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f1dc:	6523      	str	r3, [r4, #80]	; 0x50
 800f1de:	4b13      	ldr	r3, [pc, #76]	; (800f22c <__sinit+0x68>)
 800f1e0:	4a13      	ldr	r2, [pc, #76]	; (800f230 <__sinit+0x6c>)
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	62a2      	str	r2, [r4, #40]	; 0x28
 800f1e6:	42a3      	cmp	r3, r4
 800f1e8:	bf04      	itt	eq
 800f1ea:	2301      	moveq	r3, #1
 800f1ec:	61a3      	streq	r3, [r4, #24]
 800f1ee:	4620      	mov	r0, r4
 800f1f0:	f000 f820 	bl	800f234 <__sfp>
 800f1f4:	6060      	str	r0, [r4, #4]
 800f1f6:	4620      	mov	r0, r4
 800f1f8:	f000 f81c 	bl	800f234 <__sfp>
 800f1fc:	60a0      	str	r0, [r4, #8]
 800f1fe:	4620      	mov	r0, r4
 800f200:	f000 f818 	bl	800f234 <__sfp>
 800f204:	2200      	movs	r2, #0
 800f206:	60e0      	str	r0, [r4, #12]
 800f208:	2104      	movs	r1, #4
 800f20a:	6860      	ldr	r0, [r4, #4]
 800f20c:	f7ff ff82 	bl	800f114 <std>
 800f210:	68a0      	ldr	r0, [r4, #8]
 800f212:	2201      	movs	r2, #1
 800f214:	2109      	movs	r1, #9
 800f216:	f7ff ff7d 	bl	800f114 <std>
 800f21a:	68e0      	ldr	r0, [r4, #12]
 800f21c:	2202      	movs	r2, #2
 800f21e:	2112      	movs	r1, #18
 800f220:	f7ff ff78 	bl	800f114 <std>
 800f224:	2301      	movs	r3, #1
 800f226:	61a3      	str	r3, [r4, #24]
 800f228:	e7d2      	b.n	800f1d0 <__sinit+0xc>
 800f22a:	bf00      	nop
 800f22c:	080102ac 	.word	0x080102ac
 800f230:	0800f15d 	.word	0x0800f15d

0800f234 <__sfp>:
 800f234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f236:	4607      	mov	r7, r0
 800f238:	f7ff ffac 	bl	800f194 <__sfp_lock_acquire>
 800f23c:	4b1e      	ldr	r3, [pc, #120]	; (800f2b8 <__sfp+0x84>)
 800f23e:	681e      	ldr	r6, [r3, #0]
 800f240:	69b3      	ldr	r3, [r6, #24]
 800f242:	b913      	cbnz	r3, 800f24a <__sfp+0x16>
 800f244:	4630      	mov	r0, r6
 800f246:	f7ff ffbd 	bl	800f1c4 <__sinit>
 800f24a:	3648      	adds	r6, #72	; 0x48
 800f24c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f250:	3b01      	subs	r3, #1
 800f252:	d503      	bpl.n	800f25c <__sfp+0x28>
 800f254:	6833      	ldr	r3, [r6, #0]
 800f256:	b30b      	cbz	r3, 800f29c <__sfp+0x68>
 800f258:	6836      	ldr	r6, [r6, #0]
 800f25a:	e7f7      	b.n	800f24c <__sfp+0x18>
 800f25c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f260:	b9d5      	cbnz	r5, 800f298 <__sfp+0x64>
 800f262:	4b16      	ldr	r3, [pc, #88]	; (800f2bc <__sfp+0x88>)
 800f264:	60e3      	str	r3, [r4, #12]
 800f266:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f26a:	6665      	str	r5, [r4, #100]	; 0x64
 800f26c:	f7ff fc22 	bl	800eab4 <__retarget_lock_init_recursive>
 800f270:	f7ff ff96 	bl	800f1a0 <__sfp_lock_release>
 800f274:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f278:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f27c:	6025      	str	r5, [r4, #0]
 800f27e:	61a5      	str	r5, [r4, #24]
 800f280:	2208      	movs	r2, #8
 800f282:	4629      	mov	r1, r5
 800f284:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f288:	f7fb fd2a 	bl	800ace0 <memset>
 800f28c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f290:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f294:	4620      	mov	r0, r4
 800f296:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f298:	3468      	adds	r4, #104	; 0x68
 800f29a:	e7d9      	b.n	800f250 <__sfp+0x1c>
 800f29c:	2104      	movs	r1, #4
 800f29e:	4638      	mov	r0, r7
 800f2a0:	f7ff ff62 	bl	800f168 <__sfmoreglue>
 800f2a4:	4604      	mov	r4, r0
 800f2a6:	6030      	str	r0, [r6, #0]
 800f2a8:	2800      	cmp	r0, #0
 800f2aa:	d1d5      	bne.n	800f258 <__sfp+0x24>
 800f2ac:	f7ff ff78 	bl	800f1a0 <__sfp_lock_release>
 800f2b0:	230c      	movs	r3, #12
 800f2b2:	603b      	str	r3, [r7, #0]
 800f2b4:	e7ee      	b.n	800f294 <__sfp+0x60>
 800f2b6:	bf00      	nop
 800f2b8:	080102ac 	.word	0x080102ac
 800f2bc:	ffff0001 	.word	0xffff0001

0800f2c0 <_fwalk_reent>:
 800f2c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f2c4:	4606      	mov	r6, r0
 800f2c6:	4688      	mov	r8, r1
 800f2c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f2cc:	2700      	movs	r7, #0
 800f2ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f2d2:	f1b9 0901 	subs.w	r9, r9, #1
 800f2d6:	d505      	bpl.n	800f2e4 <_fwalk_reent+0x24>
 800f2d8:	6824      	ldr	r4, [r4, #0]
 800f2da:	2c00      	cmp	r4, #0
 800f2dc:	d1f7      	bne.n	800f2ce <_fwalk_reent+0xe>
 800f2de:	4638      	mov	r0, r7
 800f2e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f2e4:	89ab      	ldrh	r3, [r5, #12]
 800f2e6:	2b01      	cmp	r3, #1
 800f2e8:	d907      	bls.n	800f2fa <_fwalk_reent+0x3a>
 800f2ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f2ee:	3301      	adds	r3, #1
 800f2f0:	d003      	beq.n	800f2fa <_fwalk_reent+0x3a>
 800f2f2:	4629      	mov	r1, r5
 800f2f4:	4630      	mov	r0, r6
 800f2f6:	47c0      	blx	r8
 800f2f8:	4307      	orrs	r7, r0
 800f2fa:	3568      	adds	r5, #104	; 0x68
 800f2fc:	e7e9      	b.n	800f2d2 <_fwalk_reent+0x12>

0800f2fe <__swhatbuf_r>:
 800f2fe:	b570      	push	{r4, r5, r6, lr}
 800f300:	460e      	mov	r6, r1
 800f302:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f306:	2900      	cmp	r1, #0
 800f308:	b096      	sub	sp, #88	; 0x58
 800f30a:	4614      	mov	r4, r2
 800f30c:	461d      	mov	r5, r3
 800f30e:	da08      	bge.n	800f322 <__swhatbuf_r+0x24>
 800f310:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f314:	2200      	movs	r2, #0
 800f316:	602a      	str	r2, [r5, #0]
 800f318:	061a      	lsls	r2, r3, #24
 800f31a:	d410      	bmi.n	800f33e <__swhatbuf_r+0x40>
 800f31c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f320:	e00e      	b.n	800f340 <__swhatbuf_r+0x42>
 800f322:	466a      	mov	r2, sp
 800f324:	f000 f902 	bl	800f52c <_fstat_r>
 800f328:	2800      	cmp	r0, #0
 800f32a:	dbf1      	blt.n	800f310 <__swhatbuf_r+0x12>
 800f32c:	9a01      	ldr	r2, [sp, #4]
 800f32e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f332:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f336:	425a      	negs	r2, r3
 800f338:	415a      	adcs	r2, r3
 800f33a:	602a      	str	r2, [r5, #0]
 800f33c:	e7ee      	b.n	800f31c <__swhatbuf_r+0x1e>
 800f33e:	2340      	movs	r3, #64	; 0x40
 800f340:	2000      	movs	r0, #0
 800f342:	6023      	str	r3, [r4, #0]
 800f344:	b016      	add	sp, #88	; 0x58
 800f346:	bd70      	pop	{r4, r5, r6, pc}

0800f348 <__smakebuf_r>:
 800f348:	898b      	ldrh	r3, [r1, #12]
 800f34a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f34c:	079d      	lsls	r5, r3, #30
 800f34e:	4606      	mov	r6, r0
 800f350:	460c      	mov	r4, r1
 800f352:	d507      	bpl.n	800f364 <__smakebuf_r+0x1c>
 800f354:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f358:	6023      	str	r3, [r4, #0]
 800f35a:	6123      	str	r3, [r4, #16]
 800f35c:	2301      	movs	r3, #1
 800f35e:	6163      	str	r3, [r4, #20]
 800f360:	b002      	add	sp, #8
 800f362:	bd70      	pop	{r4, r5, r6, pc}
 800f364:	ab01      	add	r3, sp, #4
 800f366:	466a      	mov	r2, sp
 800f368:	f7ff ffc9 	bl	800f2fe <__swhatbuf_r>
 800f36c:	9900      	ldr	r1, [sp, #0]
 800f36e:	4605      	mov	r5, r0
 800f370:	4630      	mov	r0, r6
 800f372:	f7fb fd29 	bl	800adc8 <_malloc_r>
 800f376:	b948      	cbnz	r0, 800f38c <__smakebuf_r+0x44>
 800f378:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f37c:	059a      	lsls	r2, r3, #22
 800f37e:	d4ef      	bmi.n	800f360 <__smakebuf_r+0x18>
 800f380:	f023 0303 	bic.w	r3, r3, #3
 800f384:	f043 0302 	orr.w	r3, r3, #2
 800f388:	81a3      	strh	r3, [r4, #12]
 800f38a:	e7e3      	b.n	800f354 <__smakebuf_r+0xc>
 800f38c:	4b0d      	ldr	r3, [pc, #52]	; (800f3c4 <__smakebuf_r+0x7c>)
 800f38e:	62b3      	str	r3, [r6, #40]	; 0x28
 800f390:	89a3      	ldrh	r3, [r4, #12]
 800f392:	6020      	str	r0, [r4, #0]
 800f394:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f398:	81a3      	strh	r3, [r4, #12]
 800f39a:	9b00      	ldr	r3, [sp, #0]
 800f39c:	6163      	str	r3, [r4, #20]
 800f39e:	9b01      	ldr	r3, [sp, #4]
 800f3a0:	6120      	str	r0, [r4, #16]
 800f3a2:	b15b      	cbz	r3, 800f3bc <__smakebuf_r+0x74>
 800f3a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f3a8:	4630      	mov	r0, r6
 800f3aa:	f000 f8d1 	bl	800f550 <_isatty_r>
 800f3ae:	b128      	cbz	r0, 800f3bc <__smakebuf_r+0x74>
 800f3b0:	89a3      	ldrh	r3, [r4, #12]
 800f3b2:	f023 0303 	bic.w	r3, r3, #3
 800f3b6:	f043 0301 	orr.w	r3, r3, #1
 800f3ba:	81a3      	strh	r3, [r4, #12]
 800f3bc:	89a0      	ldrh	r0, [r4, #12]
 800f3be:	4305      	orrs	r5, r0
 800f3c0:	81a5      	strh	r5, [r4, #12]
 800f3c2:	e7cd      	b.n	800f360 <__smakebuf_r+0x18>
 800f3c4:	0800f15d 	.word	0x0800f15d

0800f3c8 <_malloc_usable_size_r>:
 800f3c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f3cc:	1f18      	subs	r0, r3, #4
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	bfbc      	itt	lt
 800f3d2:	580b      	ldrlt	r3, [r1, r0]
 800f3d4:	18c0      	addlt	r0, r0, r3
 800f3d6:	4770      	bx	lr

0800f3d8 <_raise_r>:
 800f3d8:	291f      	cmp	r1, #31
 800f3da:	b538      	push	{r3, r4, r5, lr}
 800f3dc:	4604      	mov	r4, r0
 800f3de:	460d      	mov	r5, r1
 800f3e0:	d904      	bls.n	800f3ec <_raise_r+0x14>
 800f3e2:	2316      	movs	r3, #22
 800f3e4:	6003      	str	r3, [r0, #0]
 800f3e6:	f04f 30ff 	mov.w	r0, #4294967295
 800f3ea:	bd38      	pop	{r3, r4, r5, pc}
 800f3ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f3ee:	b112      	cbz	r2, 800f3f6 <_raise_r+0x1e>
 800f3f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f3f4:	b94b      	cbnz	r3, 800f40a <_raise_r+0x32>
 800f3f6:	4620      	mov	r0, r4
 800f3f8:	f000 f830 	bl	800f45c <_getpid_r>
 800f3fc:	462a      	mov	r2, r5
 800f3fe:	4601      	mov	r1, r0
 800f400:	4620      	mov	r0, r4
 800f402:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f406:	f000 b817 	b.w	800f438 <_kill_r>
 800f40a:	2b01      	cmp	r3, #1
 800f40c:	d00a      	beq.n	800f424 <_raise_r+0x4c>
 800f40e:	1c59      	adds	r1, r3, #1
 800f410:	d103      	bne.n	800f41a <_raise_r+0x42>
 800f412:	2316      	movs	r3, #22
 800f414:	6003      	str	r3, [r0, #0]
 800f416:	2001      	movs	r0, #1
 800f418:	e7e7      	b.n	800f3ea <_raise_r+0x12>
 800f41a:	2400      	movs	r4, #0
 800f41c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f420:	4628      	mov	r0, r5
 800f422:	4798      	blx	r3
 800f424:	2000      	movs	r0, #0
 800f426:	e7e0      	b.n	800f3ea <_raise_r+0x12>

0800f428 <raise>:
 800f428:	4b02      	ldr	r3, [pc, #8]	; (800f434 <raise+0xc>)
 800f42a:	4601      	mov	r1, r0
 800f42c:	6818      	ldr	r0, [r3, #0]
 800f42e:	f7ff bfd3 	b.w	800f3d8 <_raise_r>
 800f432:	bf00      	nop
 800f434:	200001a4 	.word	0x200001a4

0800f438 <_kill_r>:
 800f438:	b538      	push	{r3, r4, r5, lr}
 800f43a:	4d07      	ldr	r5, [pc, #28]	; (800f458 <_kill_r+0x20>)
 800f43c:	2300      	movs	r3, #0
 800f43e:	4604      	mov	r4, r0
 800f440:	4608      	mov	r0, r1
 800f442:	4611      	mov	r1, r2
 800f444:	602b      	str	r3, [r5, #0]
 800f446:	f7f3 f831 	bl	80024ac <_kill>
 800f44a:	1c43      	adds	r3, r0, #1
 800f44c:	d102      	bne.n	800f454 <_kill_r+0x1c>
 800f44e:	682b      	ldr	r3, [r5, #0]
 800f450:	b103      	cbz	r3, 800f454 <_kill_r+0x1c>
 800f452:	6023      	str	r3, [r4, #0]
 800f454:	bd38      	pop	{r3, r4, r5, pc}
 800f456:	bf00      	nop
 800f458:	20019e00 	.word	0x20019e00

0800f45c <_getpid_r>:
 800f45c:	f7f3 b824 	b.w	80024a8 <_getpid>

0800f460 <__sread>:
 800f460:	b510      	push	{r4, lr}
 800f462:	460c      	mov	r4, r1
 800f464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f468:	f000 f894 	bl	800f594 <_read_r>
 800f46c:	2800      	cmp	r0, #0
 800f46e:	bfab      	itete	ge
 800f470:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f472:	89a3      	ldrhlt	r3, [r4, #12]
 800f474:	181b      	addge	r3, r3, r0
 800f476:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f47a:	bfac      	ite	ge
 800f47c:	6563      	strge	r3, [r4, #84]	; 0x54
 800f47e:	81a3      	strhlt	r3, [r4, #12]
 800f480:	bd10      	pop	{r4, pc}

0800f482 <__swrite>:
 800f482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f486:	461f      	mov	r7, r3
 800f488:	898b      	ldrh	r3, [r1, #12]
 800f48a:	05db      	lsls	r3, r3, #23
 800f48c:	4605      	mov	r5, r0
 800f48e:	460c      	mov	r4, r1
 800f490:	4616      	mov	r6, r2
 800f492:	d505      	bpl.n	800f4a0 <__swrite+0x1e>
 800f494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f498:	2302      	movs	r3, #2
 800f49a:	2200      	movs	r2, #0
 800f49c:	f000 f868 	bl	800f570 <_lseek_r>
 800f4a0:	89a3      	ldrh	r3, [r4, #12]
 800f4a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f4a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f4aa:	81a3      	strh	r3, [r4, #12]
 800f4ac:	4632      	mov	r2, r6
 800f4ae:	463b      	mov	r3, r7
 800f4b0:	4628      	mov	r0, r5
 800f4b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f4b6:	f000 b817 	b.w	800f4e8 <_write_r>

0800f4ba <__sseek>:
 800f4ba:	b510      	push	{r4, lr}
 800f4bc:	460c      	mov	r4, r1
 800f4be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f4c2:	f000 f855 	bl	800f570 <_lseek_r>
 800f4c6:	1c43      	adds	r3, r0, #1
 800f4c8:	89a3      	ldrh	r3, [r4, #12]
 800f4ca:	bf15      	itete	ne
 800f4cc:	6560      	strne	r0, [r4, #84]	; 0x54
 800f4ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f4d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f4d6:	81a3      	strheq	r3, [r4, #12]
 800f4d8:	bf18      	it	ne
 800f4da:	81a3      	strhne	r3, [r4, #12]
 800f4dc:	bd10      	pop	{r4, pc}

0800f4de <__sclose>:
 800f4de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f4e2:	f000 b813 	b.w	800f50c <_close_r>
	...

0800f4e8 <_write_r>:
 800f4e8:	b538      	push	{r3, r4, r5, lr}
 800f4ea:	4d07      	ldr	r5, [pc, #28]	; (800f508 <_write_r+0x20>)
 800f4ec:	4604      	mov	r4, r0
 800f4ee:	4608      	mov	r0, r1
 800f4f0:	4611      	mov	r1, r2
 800f4f2:	2200      	movs	r2, #0
 800f4f4:	602a      	str	r2, [r5, #0]
 800f4f6:	461a      	mov	r2, r3
 800f4f8:	f7f2 fff6 	bl	80024e8 <_write>
 800f4fc:	1c43      	adds	r3, r0, #1
 800f4fe:	d102      	bne.n	800f506 <_write_r+0x1e>
 800f500:	682b      	ldr	r3, [r5, #0]
 800f502:	b103      	cbz	r3, 800f506 <_write_r+0x1e>
 800f504:	6023      	str	r3, [r4, #0]
 800f506:	bd38      	pop	{r3, r4, r5, pc}
 800f508:	20019e00 	.word	0x20019e00

0800f50c <_close_r>:
 800f50c:	b538      	push	{r3, r4, r5, lr}
 800f50e:	4d06      	ldr	r5, [pc, #24]	; (800f528 <_close_r+0x1c>)
 800f510:	2300      	movs	r3, #0
 800f512:	4604      	mov	r4, r0
 800f514:	4608      	mov	r0, r1
 800f516:	602b      	str	r3, [r5, #0]
 800f518:	f7f2 fff4 	bl	8002504 <_close>
 800f51c:	1c43      	adds	r3, r0, #1
 800f51e:	d102      	bne.n	800f526 <_close_r+0x1a>
 800f520:	682b      	ldr	r3, [r5, #0]
 800f522:	b103      	cbz	r3, 800f526 <_close_r+0x1a>
 800f524:	6023      	str	r3, [r4, #0]
 800f526:	bd38      	pop	{r3, r4, r5, pc}
 800f528:	20019e00 	.word	0x20019e00

0800f52c <_fstat_r>:
 800f52c:	b538      	push	{r3, r4, r5, lr}
 800f52e:	4d07      	ldr	r5, [pc, #28]	; (800f54c <_fstat_r+0x20>)
 800f530:	2300      	movs	r3, #0
 800f532:	4604      	mov	r4, r0
 800f534:	4608      	mov	r0, r1
 800f536:	4611      	mov	r1, r2
 800f538:	602b      	str	r3, [r5, #0]
 800f53a:	f7f2 ffe6 	bl	800250a <_fstat>
 800f53e:	1c43      	adds	r3, r0, #1
 800f540:	d102      	bne.n	800f548 <_fstat_r+0x1c>
 800f542:	682b      	ldr	r3, [r5, #0]
 800f544:	b103      	cbz	r3, 800f548 <_fstat_r+0x1c>
 800f546:	6023      	str	r3, [r4, #0]
 800f548:	bd38      	pop	{r3, r4, r5, pc}
 800f54a:	bf00      	nop
 800f54c:	20019e00 	.word	0x20019e00

0800f550 <_isatty_r>:
 800f550:	b538      	push	{r3, r4, r5, lr}
 800f552:	4d06      	ldr	r5, [pc, #24]	; (800f56c <_isatty_r+0x1c>)
 800f554:	2300      	movs	r3, #0
 800f556:	4604      	mov	r4, r0
 800f558:	4608      	mov	r0, r1
 800f55a:	602b      	str	r3, [r5, #0]
 800f55c:	f7f2 ffda 	bl	8002514 <_isatty>
 800f560:	1c43      	adds	r3, r0, #1
 800f562:	d102      	bne.n	800f56a <_isatty_r+0x1a>
 800f564:	682b      	ldr	r3, [r5, #0]
 800f566:	b103      	cbz	r3, 800f56a <_isatty_r+0x1a>
 800f568:	6023      	str	r3, [r4, #0]
 800f56a:	bd38      	pop	{r3, r4, r5, pc}
 800f56c:	20019e00 	.word	0x20019e00

0800f570 <_lseek_r>:
 800f570:	b538      	push	{r3, r4, r5, lr}
 800f572:	4d07      	ldr	r5, [pc, #28]	; (800f590 <_lseek_r+0x20>)
 800f574:	4604      	mov	r4, r0
 800f576:	4608      	mov	r0, r1
 800f578:	4611      	mov	r1, r2
 800f57a:	2200      	movs	r2, #0
 800f57c:	602a      	str	r2, [r5, #0]
 800f57e:	461a      	mov	r2, r3
 800f580:	f7f2 ffca 	bl	8002518 <_lseek>
 800f584:	1c43      	adds	r3, r0, #1
 800f586:	d102      	bne.n	800f58e <_lseek_r+0x1e>
 800f588:	682b      	ldr	r3, [r5, #0]
 800f58a:	b103      	cbz	r3, 800f58e <_lseek_r+0x1e>
 800f58c:	6023      	str	r3, [r4, #0]
 800f58e:	bd38      	pop	{r3, r4, r5, pc}
 800f590:	20019e00 	.word	0x20019e00

0800f594 <_read_r>:
 800f594:	b538      	push	{r3, r4, r5, lr}
 800f596:	4d07      	ldr	r5, [pc, #28]	; (800f5b4 <_read_r+0x20>)
 800f598:	4604      	mov	r4, r0
 800f59a:	4608      	mov	r0, r1
 800f59c:	4611      	mov	r1, r2
 800f59e:	2200      	movs	r2, #0
 800f5a0:	602a      	str	r2, [r5, #0]
 800f5a2:	461a      	mov	r2, r3
 800f5a4:	f7f2 ff90 	bl	80024c8 <_read>
 800f5a8:	1c43      	adds	r3, r0, #1
 800f5aa:	d102      	bne.n	800f5b2 <_read_r+0x1e>
 800f5ac:	682b      	ldr	r3, [r5, #0]
 800f5ae:	b103      	cbz	r3, 800f5b2 <_read_r+0x1e>
 800f5b0:	6023      	str	r3, [r4, #0]
 800f5b2:	bd38      	pop	{r3, r4, r5, pc}
 800f5b4:	20019e00 	.word	0x20019e00

0800f5b8 <_init>:
 800f5b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5ba:	bf00      	nop
 800f5bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5be:	bc08      	pop	{r3}
 800f5c0:	469e      	mov	lr, r3
 800f5c2:	4770      	bx	lr

0800f5c4 <_fini>:
 800f5c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5c6:	bf00      	nop
 800f5c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5ca:	bc08      	pop	{r3}
 800f5cc:	469e      	mov	lr, r3
 800f5ce:	4770      	bx	lr
