design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/ejjimenezu/Repos/caravel_simple_fpu/openlane/fpu,fpu,24_12_05_06_12,flow completed,0h36m59s0ms,0h28m46s0ms,124341.321773046,0.43001867879999994,68387.7269751753,56.3,-1,2242.25,29056,0,0,0,0,0,0,0,9,5,0,-1,-1,664729,188971,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,526502920.0,0.0,48.73,41.29,10.25,9.36,-1,34997,39436,305,4647,0,0,0,35368,1465,291,860,1737,4213,5200,1756,6149,473,440,561,20167,5806,6037,15013,29408,76431,408410.4480000001,-1,-1,-1,347000.0,569000.0,1.23e-07,-1,-1,-1,20.05,25.0,40.0,25,1,55,100,100,0.3,1,8,0.65,1,sky130_fd_sc_hd,AREA 3
