#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x122704e30 .scope module, "q5_b_tb" "q5_b_tb" 2 16;
 .timescale 0 0;
v0x1227278e0_0 .var "a1", 1 0;
v0x1227279d0_0 .var "a2", 3 0;
v0x122727a60_0 .var "a3", 4 0;
v0x122727b30_0 .var "b1", 1 0;
v0x122727c00_0 .var "b2", 3 0;
v0x122727d10_0 .var "b3", 4 0;
v0x122727de0_0 .net "out1", 2 0, L_0x122728230;  1 drivers
v0x122727e70_0 .net "out2", 4 0, L_0x122728590;  1 drivers
v0x122727f40_0 .net "out3", 5 0, L_0x1227288f0;  1 drivers
S_0x122704fa0 .scope module, "g1" "ins_adder" 2 23, 2 5 0, S_0x122704e30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a1";
    .port_info 1 /INPUT 2 "b1";
    .port_info 2 /INPUT 4 "a2";
    .port_info 3 /INPUT 4 "b2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 5 "b3";
    .port_info 6 /OUTPUT 3 "out1";
    .port_info 7 /OUTPUT 5 "out2";
    .port_info 8 /OUTPUT 6 "out3";
v0x122727170_0 .net "a1", 1 0, v0x1227278e0_0;  1 drivers
v0x122727220_0 .net "a2", 3 0, v0x1227279d0_0;  1 drivers
v0x1227272d0_0 .net "a3", 4 0, v0x122727a60_0;  1 drivers
v0x1227273a0_0 .net "b1", 1 0, v0x122727b30_0;  1 drivers
v0x122727450_0 .net "b2", 3 0, v0x122727c00_0;  1 drivers
v0x122727520_0 .net "b3", 4 0, v0x122727d10_0;  1 drivers
v0x1227275d0_0 .net "out1", 2 0, L_0x122728230;  alias, 1 drivers
v0x122727680_0 .net "out2", 4 0, L_0x122728590;  alias, 1 drivers
v0x122727730_0 .net "out3", 5 0, L_0x1227288f0;  alias, 1 drivers
S_0x122705ef0 .scope module, "g1" "para_n_bit_adder" 2 9, 2 1 0, S_0x122704fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 3 "out";
P_0x122705c10 .param/l "n" 0 2 1, +C4<00000000000000000000000000000010>;
v0x122712320_0 .net *"_ivl_0", 2 0, L_0x122728050;  1 drivers
L_0x118068010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x122725d20_0 .net *"_ivl_3", 0 0, L_0x118068010;  1 drivers
v0x122725dc0_0 .net *"_ivl_4", 2 0, L_0x122728130;  1 drivers
L_0x118068058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x122725e50_0 .net *"_ivl_7", 0 0, L_0x118068058;  1 drivers
v0x122725ee0_0 .net "a", 1 0, v0x1227278e0_0;  alias, 1 drivers
v0x122725fb0_0 .net "b", 1 0, v0x122727b30_0;  alias, 1 drivers
v0x122726060_0 .net "out", 2 0, L_0x122728230;  alias, 1 drivers
L_0x122728050 .concat [ 2 1 0 0], v0x1227278e0_0, L_0x118068010;
L_0x122728130 .concat [ 2 1 0 0], v0x122727b30_0, L_0x118068058;
L_0x122728230 .arith/sum 3, L_0x122728050, L_0x122728130;
S_0x122726140 .scope module, "g2" "para_n_bit_adder" 2 9, 2 1 0, S_0x122704fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 5 "out";
P_0x122726310 .param/l "n" 0 2 1, +C4<00000000000000000000000000000100>;
v0x122726480_0 .net *"_ivl_0", 4 0, L_0x122728370;  1 drivers
L_0x1180680a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x122726530_0 .net *"_ivl_3", 0 0, L_0x1180680a0;  1 drivers
v0x1227265d0_0 .net *"_ivl_4", 4 0, L_0x122728450;  1 drivers
L_0x1180680e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x122726660_0 .net *"_ivl_7", 0 0, L_0x1180680e8;  1 drivers
v0x1227266f0_0 .net "a", 3 0, v0x1227279d0_0;  alias, 1 drivers
v0x1227267c0_0 .net "b", 3 0, v0x122727c00_0;  alias, 1 drivers
v0x122726870_0 .net "out", 4 0, L_0x122728590;  alias, 1 drivers
L_0x122728370 .concat [ 4 1 0 0], v0x1227279d0_0, L_0x1180680a0;
L_0x122728450 .concat [ 4 1 0 0], v0x122727c00_0, L_0x1180680e8;
L_0x122728590 .arith/sum 5, L_0x122728370, L_0x122728450;
S_0x122726950 .scope module, "g3" "para_n_bit_adder" 2 11, 2 1 0, S_0x122704fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 6 "out";
P_0x122726b10 .param/l "n" 0 2 1, +C4<00000000000000000000000000000101>;
v0x122726ca0_0 .net *"_ivl_0", 5 0, L_0x1227286d0;  1 drivers
L_0x118068130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x122726d50_0 .net *"_ivl_3", 0 0, L_0x118068130;  1 drivers
v0x122726df0_0 .net *"_ivl_4", 5 0, L_0x1227287f0;  1 drivers
L_0x118068178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x122726e80_0 .net *"_ivl_7", 0 0, L_0x118068178;  1 drivers
v0x122726f10_0 .net "a", 4 0, v0x122727a60_0;  alias, 1 drivers
v0x122726fe0_0 .net "b", 4 0, v0x122727d10_0;  alias, 1 drivers
v0x122727090_0 .net "out", 5 0, L_0x1227288f0;  alias, 1 drivers
L_0x1227286d0 .concat [ 5 1 0 0], v0x122727a60_0, L_0x118068130;
L_0x1227287f0 .concat [ 5 1 0 0], v0x122727d10_0, L_0x118068178;
L_0x1227288f0 .arith/sum 6, L_0x1227286d0, L_0x1227287f0;
    .scope S_0x122704e30;
T_0 ;
    %vpi_call 2 26 "$dumpfile", "q5_b_tb.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x122704e30 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1227278e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x122727b30_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1227279d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x122727c00_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x122727a60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x122727d10_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1227278e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x122727b30_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1227279d0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x122727c00_0, 0, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x122727a60_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x122727d10_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1227278e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x122727b30_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1227279d0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x122727c00_0, 0, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x122727a60_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x122727d10_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1227278e0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x122727b30_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1227279d0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x122727c00_0, 0, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x122727a60_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x122727d10_0, 0, 5;
    %delay 10, 0;
    %end;
    .thread T_0;
    .scope S_0x122704e30;
T_1 ;
    %vpi_call 2 58 "$monitor", "a1 = %b, b1 = %b, out1 = %b, a2 = %b, b2 = %b, out2 = %b, a3 = %b, b3 = %b, out3 = %b", v0x1227278e0_0, v0x122727b30_0, v0x122727de0_0, v0x1227279d0_0, v0x122727c00_0, v0x122727e70_0, v0x122727a60_0, v0x122727d10_0, v0x122727f40_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "q1_b.v";
