// Seed: 1499467166
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_4;
  logic id_5 = id_3;
  wire  id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8
  );
  inout wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout supply0 id_1;
  assign id_7[1] = -1 == 1;
  xor primCall (id_8, id_10, id_6, id_5, id_9, id_4, id_2, id_13, id_12, id_11, id_1, id_7);
  parameter id_14 = 1 + 1;
  assign id_1 = 1 || id_4;
endmodule
