# Details

Date : 2025-06-23 19:14:25

Directory d:\\VivadoProject\\Multlane_RENTT\\Multlane_RENTT.srcs\\sources_1\\RTL

Total : 30 files,  2837 codes, 991 comments, 339 blanks, all 4167 lines

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [RBFU.v](/RBFU.v) | Verilog | 137 | 43 | 17 | 197 |
| [RBFU\_E.v](/RBFU_E.v) | Verilog | 80 | 64 | 19 | 163 |
| [RBFU\_O.v](/RBFU_O.v) | Verilog | 80 | 63 | 19 | 162 |
| [addr\_gen.v](/addr_gen.v) | Verilog | 58 | 48 | 15 | 121 |
| [arbiter.v](/arbiter.v) | Verilog | 31 | 60 | 13 | 104 |
| [auxiliary.v](/auxiliary.v) | Verilog | 47 | 19 | 9 | 75 |
| [bank.v](/bank.v) | Verilog | 38 | 19 | 6 | 63 |
| [basic\_unit/Div2.v](/basic_unit/Div2.v) | Verilog | 8 | 19 | 6 | 33 |
| [basic\_unit/MA.v](/basic_unit/MA.v) | Verilog | 16 | 19 | 4 | 39 |
| [basic\_unit/MS.v](/basic_unit/MS.v) | Verilog | 14 | 19 | 7 | 40 |
| [basic\_unit/Modmul.v](/basic_unit/Modmul.v) | Verilog | 17 | 20 | 4 | 41 |
| [basic\_unit/bitmod\_wocsa3/CSA1.v](/basic_unit/bitmod_wocsa3/CSA1.v) | Verilog | 6 | 19 | 3 | 28 |
| [basic\_unit/bitmod\_wocsa3/CSA2.v](/basic_unit/bitmod_wocsa3/CSA2.v) | Verilog | 6 | 19 | 4 | 29 |
| [basic\_unit/bitmod\_wocsa3/Hybrid\_compress\_wocsa3.v](/basic_unit/bitmod_wocsa3/Hybrid_compress_wocsa3.v) | Verilog | 154 | 90 | 18 | 262 |
| [basic\_unit/bitmod\_wocsa3/bitmod\_wocsa3.v](/basic_unit/bitmod_wocsa3/bitmod_wocsa3.v) | Verilog | 43 | 159 | 32 | 234 |
| [basic\_unit/bitmod\_wocsa3/sel\_n2q.v](/basic_unit/bitmod_wocsa3/sel_n2q.v) | Verilog | 82 | 25 | 7 | 114 |
| [basic\_unit/bitmod\_wocsa3/sel\_nq.v](/basic_unit/bitmod_wocsa3/sel_nq.v) | Verilog | 81 | 25 | 9 | 115 |
| [basic\_unit/bitmod\_wocsa3/sel\_q.v](/basic_unit/bitmod_wocsa3/sel_q.v) | Verilog | 81 | 23 | 6 | 110 |
| [basic\_unit/intmul.v](/basic_unit/intmul.v) | Verilog | 10 | 23 | 4 | 37 |
| [fsm.v](/fsm.v) | Verilog | 134 | 21 | 12 | 167 |
| [memory\_map.v](/memory_map.v) | Verilog | 49 | 31 | 12 | 92 |
| [network\_RBFU\_in.v](/network_RBFU_in.v) | Verilog | 49 | 0 | 8 | 57 |
| [network\_RBFU\_out.v](/network_RBFU_out.v) | Verilog | 54 | 0 | 7 | 61 |
| [network\_bank\_in.v](/network_bank_in.v) | Verilog | 32 | 49 | 12 | 93 |
| [parameter.v](/parameter.v) | Verilog | 20 | 3 | 7 | 30 |
| [polytop.v](/polytop.v) | Verilog | 250 | 68 | 42 | 360 |
| [polytop\_RE.v](/polytop_RE.v) | Verilog | 199 | 34 | 28 | 261 |
| [readme.md](/readme.md) | Markdown | 2 | 0 | 0 | 2 |
| [tf\_ROM.v](/tf_ROM.v) | Verilog | 1,039 | 8 | 5 | 1,052 |
| [tf\_address\_generator.v](/tf_address_generator.v) | Verilog | 20 | 1 | 4 | 25 |

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)