{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1356350512933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 32-bit " "Running Quartus II 32-bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1356350512933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 24 16:01:52 2012 " "Processing started: Mon Dec 24 16:01:52 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1356350512933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1356350512933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off equalizer -c equalizer --generate_symbol=D:/projects/EQ/01_edge_detector.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off equalizer -c equalizer --generate_symbol=D:/projects/EQ/01_edge_detector.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1356350512933 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ff_bfr 01_edge_detector.v(16) " "Verilog HDL error at 01_edge_detector.v(16): object \"ff_bfr\" is not declared" {  } { { "01_edge_detector.v" "" { Text "D:/projects/EQ/01_edge_detector.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1356350513226 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk 01_edge_detector.v(18) " "Verilog HDL error at 01_edge_detector.v(18): object \"clk\" is not declared" {  } { { "01_edge_detector.v" "" { Text "D:/projects/EQ/01_edge_detector.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1356350513226 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ena 01_edge_detector.v(27) " "Verilog HDL error at 01_edge_detector.v(27): object \"ena\" is not declared" {  } { { "01_edge_detector.v" "" { Text "D:/projects/EQ/01_edge_detector.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1356350513226 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ff_bfr 01_edge_detector.v(28) " "Verilog HDL error at 01_edge_detector.v(28): object \"ff_bfr\" is not declared" {  } { { "01_edge_detector.v" "" { Text "D:/projects/EQ/01_edge_detector.v" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1356350513226 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 4 s 0 s Quartus II 32-bit " "Quartus II 32-bit Create Symbol File was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1356350513227 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 24 16:01:53 2012 " "Processing ended: Mon Dec 24 16:01:53 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1356350513227 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1356350513227 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1356350513227 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1356350513227 ""}
