L 1 "..\..\Pictures\LedOffLeft.c"
N/*****************************************************************************
N*   This software is copyright protected. All rights reserved 
N*   Toshiba Electronics Europe GmbH 
N*   European LSI Design and Engineering Center (ELDEC)
N****************************************************************************** 
N*   File Name   : $RCSfile: $ 
N*   Description : Image file
N****************************************************************************** 
N*   PROJECT     : Capricorn 
N*   MODULE      : Graphics 
N*               : $Name: $ 
N*   LIBRARIES   : None 
N*   AUTHOR      : $Author: $
N****************************************************************************** 
N*   VERSION     : $Revision: $ 
N*   RELEASE     : Preliminary & Confidential 
N*   DATE        : $Date: $ 
N*   SOURCE MOD. : $Source: $ 
N*   LOG:        : please have a look at the end of the file
N*****************************************************************************/
N/************************************************************************
N * Generated using TEE Capricorn: Image to C Code Generator
N * Version 2.00
N * Toshiba Electronics Europe GmbH
N * This software is copyright protected. All rights reserved
N ************************************************************************
N * Converted on: 04.03.2016 @ 14:48
N * Output format: FMT_RGBA32
N * Image Dimensions : Width=42, Height=42
N * Input Filename: C:\Users\liklon\Desktop\ledonofflr\LedOffLeft.png
N ************************************************************************/
N
N#include "captypes.h"
L 1 "..\..\..\..\common\inc\captypes.h" 1
N/*****************************************************************************
N*   This software is copyright protected. All rights reserved
N*   Toshiba Electronics Europe GmbH
N*   European LSI Design and Engineering Center (ELDEC)
N******************************************************************************
N*   DESCRIPTION : Standard core definitions
N******************************************************************************
N*   PLATFORM    : TMPR46xXBG-300
N*   PROJECT     :
N*   MODULE      : Capricorn standard C types
N*   LIBRARIES   : None
N******************************************************************************
N*   VERSION     : $Revision: 1.6 $
N*   DATE        : $Date: 2015/05/04 09:07:19 $
N*   TAG         : $Name:  $
N*   RELEASE     : Preliminary & Confidential
N*****************************************************************************/
N#ifndef CAPTYPES_H
N#define CAPTYPES_H
N
N/**********************************************
N*                Include files                *
N**********************************************/
N
N/*********************************************/
N
N
N/**********************************************
N*                Definitions                  *
N**********************************************/
N/* Simple error codes */
N#define C_SUCCESS                           (0)
N#define C_FAILED                            (-1)
N
N/* Simple boolean value */
N#define C_FALSE                             (0)
N#define C_TRUE                              (1)
N
N/* NULL pointer definition */
N#define C_NULL                              ((void*)0)
N
N/* NULL pointer definition */
N#define TYPES_NULL_PTR   ((void *)0UL)
N
N/*********************************************/
N
N
N/**********************************************
N*            Primitive data types             *
N**********************************************/
N
N/*
N *  MISRA-C & ELDEC MPU/MCU software coding
N *  guideline compliant type definitions
N */
Ntypedef signed char int8_t;                 /* 1 byte,  prefix i8 */
Ntypedef signed short int16_t;               /* 2 bytes, prefix i16 */
Ntypedef signed int int32_t;                 /* 4 bytes, prefix i32 */
Ntypedef signed long long int64_t;           /* 8 bytes, prefix i64 */
Ntypedef unsigned char uint8_t;              /* 1 byte,  prefix u8 */
Ntypedef unsigned short uint16_t;            /* 2 bytes, prefix u16 */
Ntypedef unsigned int uint32_t;              /* 4 bytes, prefix u32 */
Ntypedef unsigned long long uint64_t;        /* 8 bytes, prefix u64 */
Ntypedef int bool_t;                         /* 4 bytes, prefix bo */
Ntypedef float float32_t;                    /* 4 bytes, prefix f32 */
Ntypedef double float64_t;                   /* 8 bytes, prefix f64 */
N
N/*********************************************/
N/*
N Definition for Cortex R4 32-bit memory/registers */
N#define TYPES_REG32 (volatile int32_t*)
N/*
N Definition for Cortex R4 16-bit memory/registers */
N#define TYPES_REG16 (volatile uint16_t*)
N/*
N Definition for Cortex R4 8-bit memory/registers */
N#define TYPES_REG8 (volatile uint8_t*)
N
N
N#endif /* CAPTYPES_H */
N
N/***************************************************************************/
N
N
N/***********************  BEGIN of DISCLAIMER   *****************************
N
N- TOSHIBA is continually working to improve the quality and reliability of
N  its products.
N  Nevertheless, semiconductor devices in general can malfunction or fail
N  due to their inherent electrical sensitivity and vulnerability to physical
N  stress. It is the responsibility of the buyer, when utilizing TOSHIBA
N  products, to comply with the standards of safety in making a safe design
N  for the entire system, and to avoid situations in which a malfunction or
N  failure of such TOSHIBA products could cause loss of human life,
N  bodily injury or damage to property.
N
N  In developing your designs, please ensure that TOSHIBA products are used
N  within specified operating ranges as set forth in the most recent TOSHIBA
N  products specifications. Also, please keep in mind the precautions and
N  conditions set forth in the Handling Guide for Semiconductor Devices, or
N  TOSHIBA Semiconductor Reliability Handbook etc..
N
N- The Toshiba products listed in this document are intended for usage in
N  general electronics applications (computer, personal equipment,
N  office equipment, measuring equipment,industrial robotics, domestic
N  appliances, etc.). These Toshiba products are neither intended nor
N  warranted for usage in equipment that requires extraordinarily high quality
N  and/or reliability or a malfunction or failure of which may cause loss
N  of human life or bodily injury (Unintended Usage).
N  Unintended Usage include atomic energy control instruments, airplane or
N  spaceship instruments, transportation instruments, traffic signal
N  instruments, combustion control instruments, medical instruments,
N  all types of safety devices, etc..
N  Unintended Usage of Toshiba products listed in this document shall be made
N  at the customer’s own risk.
N
N- Toshiba assumes no liability for any damage or losses (including but not
N  limited to, loss of business profit,business interruption, loss of business
N  information,and other pecuniary losses) occurring from the use of,
N  or inability to use, this product.
N
N- The products described in this document are subject to the foreign exchange
N  and foreign trade laws.
N
N- The products described in this document contain components made in the
N  United States and subject to export control of the U.S. authorities.
N  Diversion contrary to the U.S. law is prohibited.
N
N- The information contained herein is presented only as a guide for the
N  applications of our products.
N  No responsibility is assumed by TOSHIBA CORPORATION for any infringements
N  of intellectual property or other rights of the third parties which may
N  result from its use.
N  No license is granted by implication or otherwise under any intellectual
N  property or other rights of TOSHIBA CORPORATION or others.
N
N- The information contained herein is subject to change without notice.
N
N****************************  END of DISCLAIMER ****************************/
N
L 34 "..\..\Pictures\LedOffLeft.c" 2
N#include "images_defs.h"
L 1 "..\..\usecases\images\inc\images_defs.h" 1
N/*****************************************************************************
N*   This software is copyright protected. All rights reserved 
N*   Toshiba Electronics Europe GmbH 
N*   European LSI Design and Engineering Center (ELDEC)
N****************************************************************************** 
N*   File Name   : $RCSfile: $ 
N*   Description : Image file
N****************************************************************************** 
N*   PROJECT     : Capricorn 
N*   MODULE      : Graphics 
N*               : $Name: $ 
N*   LIBRARIES   : None 
N*   AUTHOR      : $Author: $
N****************************************************************************** 
N*   VERSION     : $Revision: $ 
N*   RELEASE     : Preliminary & Confidential 
N*   DATE        : $Date: $ 
N*   SOURCE MOD. : $Source: $ 
N*   LOG:        : please have a look at the end of the file
N*****************************************************************************/
N/************************************************************************
N * Generated using TEE Capricorn: Image to C Code Generator
N * Version 2.00
N * Toshiba Electronics Europe GmbH
N * This software is copyright protected. All rights reserved
N ************************************************************************
N * Converted on: 21.01.2016 @ 10:59
N ************************************************************************/
N#ifndef IMAGES_DEFS_H
N#define IMAGES_DEFS_H
N
N
N#define NEEDLE_1_SIZE (2915)
N#define NEEDLE_1_HEIGHT (219)
N#define NEEDLE_1_WIDTH (60)
N#define NEEDLE_1_XPOS (0)
N#define NEEDLE_1_YPOS (0)
N#define NEEDLE_1_XCPOS (30)
N#define NEEDLE_1_YCPOS (189)
N
N#define FIRSTLOGO_SIZE (537600)
N#define FIRSTLOGO_HEIGHT (420)
N#define FIRSTLOGO_WIDTH (1280)
N#define FIRSTLOGO_XPOS (0)
N#define FIRSTLOGO_YPOS (0)
N#define FIRSTLOGO_XCPOS (0)
N#define FIRSTLOGO_YCPOS (0)
N
N#define MAINSHOW_SIZE (537600)
N#define MAINSHOW_HEIGHT (420)
N#define MAINSHOW_WIDTH (1280)
N#define MAINSHOW_XPOS (0)
N#define MAINSHOW_YPOS (0)
N#define MAINSHOW_XCPOS (0)
N#define MAINSHOW_YCPOS (0)
N
N#define LEDOFFLEFT_SIZE (1764)
N#define LEDOFFLEFT_HEIGHT (42)
N#define LEDOFFLEFT_WIDTH (42)
N#define LEDOFFLEFT_XPOS (0)
N#define LEDOFFLEFT_YPOS (0)
N#define LEDOFFLEFT_XCPOS (0)
N#define LEDOFFLEFT_YCPOS (0)
N
N#define LEDOFFRIGHT_SIZE (1764)
N#define LEDOFFRIGHT_HEIGHT (42)
N#define LEDOFFRIGHT_WIDTH (42)
N#define LEDOFFRIGHT_XPOS (0)
N#define LEDOFFRIGHT_YPOS (0)
N#define LEDOFFRIGHT_XCPOS (0)
N#define LEDOFFRIGHT_YCPOS (0)
N
N#define LEDONLEFT_SIZE (1764)
N#define LEDONLEFT_HEIGHT (42)
N#define LEDONLEFT_WIDTH (42)
N#define LEDONLEFT_XPOS (0)
N#define LEDONLEFT_YPOS (0)
N#define LEDONLEFT_XCPOS (0)
N#define LEDONLEFT_YCPOS (0)
N
N#define LEDONRIGHT_SIZE (1764)
N#define LEDONRIGHT_HEIGHT (42)
N#define LEDONRIGHT_WIDTH (42)
N#define LEDONRIGHT_XPOS (0)
N#define LEDONRIGHT_YPOS (0)
N#define LEDONRIGHT_XCPOS (0)
N#define LEDONRIGHT_YCPOS (0)
N
N/***************************************************************************/
N
N#define DIGIFONT_0_SIZE (162)
N#define DIGIFONT_0_HEIGHT (24)
N#define DIGIFONT_0_WIDTH (18)
N#define DIGIFONT_0_XPOS (0)
N#define DIGIFONT_0_YPOS (0)
N#define DIGIFONT_0_XCPOS (0)
N#define DIGIFONT_0_YCPOS (0)
N#define STIMAGE_DIGIFONT_SIZE_X (11)
N#define STIMAGE_DIGIFONT_SIZE_Y (1)
N
N#define DIGIFONT_1_SIZE (82)
N#define DIGIFONT_1_HEIGHT (24)
N#define DIGIFONT_1_WIDTH (18)
N#define DIGIFONT_1_XPOS (0)
N#define DIGIFONT_1_YPOS (0)
N#define DIGIFONT_1_XCPOS (0)
N#define DIGIFONT_1_YCPOS (0)
N
N#define DIGIFONT_2_SIZE (119)
N#define DIGIFONT_2_HEIGHT (24)
N#define DIGIFONT_2_WIDTH (18)
N#define DIGIFONT_2_XPOS (0)
N#define DIGIFONT_2_YPOS (0)
N#define DIGIFONT_2_XCPOS (0)
N#define DIGIFONT_2_YCPOS (0)
N
N#define DIGIFONT_3_SIZE (121)
N#define DIGIFONT_3_HEIGHT (24)
N#define DIGIFONT_3_WIDTH (18)
N#define DIGIFONT_3_XPOS (0)
N#define DIGIFONT_3_YPOS (0)
N#define DIGIFONT_3_XCPOS (0)
N#define DIGIFONT_3_YCPOS (0)
N
N#define DIGIFONT_4_SIZE (130)
N#define DIGIFONT_4_HEIGHT (24)
N#define DIGIFONT_4_WIDTH (18)
N#define DIGIFONT_4_XPOS (0)
N#define DIGIFONT_4_YPOS (0)
N#define DIGIFONT_4_XCPOS (0)
N#define DIGIFONT_4_YCPOS (0)
N
N#define DIGIFONT_5_SIZE (121)
N#define DIGIFONT_5_HEIGHT (24)
N#define DIGIFONT_5_WIDTH (18)
N#define DIGIFONT_5_XPOS (0)
N#define DIGIFONT_5_YPOS (0)
N#define DIGIFONT_5_XCPOS (0)
N#define DIGIFONT_5_YCPOS (0)
N
N#define DIGIFONT_6_SIZE (144)
N#define DIGIFONT_6_HEIGHT (24)
N#define DIGIFONT_6_WIDTH (18)
N#define DIGIFONT_6_XPOS (0)
N#define DIGIFONT_6_YPOS (0)
N#define DIGIFONT_6_XCPOS (0)
N#define DIGIFONT_6_YCPOS (0)
N
N#define DIGIFONT_7_SIZE (95)
N#define DIGIFONT_7_HEIGHT (24)
N#define DIGIFONT_7_WIDTH (18)
N#define DIGIFONT_7_XPOS (0)
N#define DIGIFONT_7_YPOS (0)
N#define DIGIFONT_7_XCPOS (0)
N#define DIGIFONT_7_YCPOS (0)
N
N#define DIGIFONT_8_SIZE (167)
N#define DIGIFONT_8_HEIGHT (24)
N#define DIGIFONT_8_WIDTH (18)
N#define DIGIFONT_8_XPOS (0)
N#define DIGIFONT_8_YPOS (0)
N#define DIGIFONT_8_XCPOS (0)
N#define DIGIFONT_8_YCPOS (0)
N
N#define DIGIFONT_9_SIZE (145)
N#define DIGIFONT_9_HEIGHT (24)
N#define DIGIFONT_9_WIDTH (18)
N#define DIGIFONT_9_XPOS (0)
N#define DIGIFONT_9_YPOS (0)
N#define DIGIFONT_9_XCPOS (0)
N#define DIGIFONT_9_YCPOS (0)
N
N#define DIGIFONT_DP_SIZE (42)
N#define DIGIFONT_DP_HEIGHT (24)
N#define DIGIFONT_DP_WIDTH (10)
N#define DIGIFONT_DP_XPOS (0)
N#define DIGIFONT_DP_YPOS (0)
N#define DIGIFONT_DP_XCPOS (0)
N#define DIGIFONT_DP_YCPOS (0)
N
N
N
N
N#define AIRBAG_OFF_SIZE (2322)
N#define AIRBAG_OFF_HEIGHT (43)
N#define AIRBAG_OFF_WIDTH (54)
N#define AIRBAG_OFF_XPOS (0)
N#define AIRBAG_OFF_YPOS (0)
N#define AIRBAG_OFF_XCPOS (0)
N#define AIRBAG_OFF_YCPOS (0)
N
N#define AIRBAG_ON_SIZE (2322)
N#define AIRBAG_ON_HEIGHT (43)
N#define AIRBAG_ON_WIDTH (54)
N#define AIRBAG_ON_XPOS (0)
N#define AIRBAG_ON_YPOS (0)
N#define AIRBAG_ON_XCPOS (0)
N#define AIRBAG_ON_YCPOS (0)
N
N#define ASB_OFF_SIZE (2709)
N#define ASB_OFF_HEIGHT (43)
N#define ASB_OFF_WIDTH (63)
N#define ASB_OFF_XPOS (0)
N#define ASB_OFF_YPOS (0)
N#define ASB_OFF_XCPOS (0)
N#define ASB_OFF_YCPOS (0)
N
N#define ASB_ON_SIZE (2709)
N#define ASB_ON_HEIGHT (43)
N#define ASB_ON_WIDTH (63)
N#define ASB_ON_XPOS (0)
N#define ASB_ON_YPOS (0)
N#define ASB_ON_XCPOS (0)
N#define ASB_ON_YCPOS (0)
N
N#define A_FOGLAMP_OFF_SIZE (2560)
N#define A_FOGLAMP_OFF_HEIGHT (40)
N#define A_FOGLAMP_OFF_WIDTH (64)
N#define A_FOGLAMP_OFF_XPOS (0)
N#define A_FOGLAMP_OFF_YPOS (0)
N#define A_FOGLAMP_OFF_XCPOS (0)
N#define A_FOGLAMP_OFF_YCPOS (0)
N
N#define A_FOGLAMP_ON_SIZE (2560)
N#define A_FOGLAMP_ON_HEIGHT (40)
N#define A_FOGLAMP_ON_WIDTH (64)
N#define A_FOGLAMP_ON_XPOS (0)
N#define A_FOGLAMP_ON_YPOS (0)
N#define A_FOGLAMP_ON_XCPOS (0)
N#define A_FOGLAMP_ON_YCPOS (0)
N
N#define BRAKEFLUID_OFF_SIZE (2580)
N#define BRAKEFLUID_OFF_HEIGHT (43)
N#define BRAKEFLUID_OFF_WIDTH (60)
N#define BRAKEFLUID_OFF_XPOS (0)
N#define BRAKEFLUID_OFF_YPOS (0)
N#define BRAKEFLUID_OFF_XCPOS (0)
N#define BRAKEFLUID_OFF_YCPOS (0)
N
N#define BRAKEFLUID_ON_SIZE (2580)
N#define BRAKEFLUID_ON_HEIGHT (43)
N#define BRAKEFLUID_ON_WIDTH (60)
N#define BRAKEFLUID_ON_XPOS (0)
N#define BRAKEFLUID_ON_YPOS (0)
N#define BRAKEFLUID_ON_XCPOS (0)
N#define BRAKEFLUID_ON_YCPOS (0)
N
N#define CARLOCK_OFF_SIZE (2360)
N#define CARLOCK_OFF_HEIGHT (40)
N#define CARLOCK_OFF_WIDTH (59)
N#define CARLOCK_OFF_XPOS (0)
N#define CARLOCK_OFF_YPOS (0)
N#define CARLOCK_OFF_XCPOS (0)
N#define CARLOCK_OFF_YCPOS (0)
N
N#define CARLOCK_ON_SIZE (2360)
N#define CARLOCK_ON_HEIGHT (40)
N#define CARLOCK_ON_WIDTH (59)
N#define CARLOCK_ON_XPOS (0)
N#define CARLOCK_ON_YPOS (0)
N#define CARLOCK_ON_XCPOS (0)
N#define CARLOCK_ON_YCPOS (0)
N
N#define CHARGE_OFF_SIZE (2600)
N#define CHARGE_OFF_HEIGHT (40)
N#define CHARGE_OFF_WIDTH (65)
N#define CHARGE_OFF_XPOS (0)
N#define CHARGE_OFF_YPOS (0)
N#define CHARGE_OFF_XCPOS (0)
N#define CHARGE_OFF_YCPOS (0)
N
N#define CHARGE_ON_SIZE (2600)
N#define CHARGE_ON_HEIGHT (40)
N#define CHARGE_ON_WIDTH (65)
N#define CHARGE_ON_XPOS (0)
N#define CHARGE_ON_YPOS (0)
N#define CHARGE_ON_XCPOS (0)
N#define CHARGE_ON_YCPOS (0)
N
N#define CHARGPLUG_OFF_SIZE (2760)
N#define CHARGPLUG_OFF_HEIGHT (40)
N#define CHARGPLUG_OFF_WIDTH (69)
N#define CHARGPLUG_OFF_XPOS (0)
N#define CHARGPLUG_OFF_YPOS (0)
N#define CHARGPLUG_OFF_XCPOS (0)
N#define CHARGPLUG_OFF_YCPOS (0)
N
N#define CHARGPLUG_ON_SIZE (2760)
N#define CHARGPLUG_ON_HEIGHT (40)
N#define CHARGPLUG_ON_WIDTH (69)
N#define CHARGPLUG_ON_XPOS (0)
N#define CHARGPLUG_ON_YPOS (0)
N#define CHARGPLUG_ON_XCPOS (0)
N#define CHARGPLUG_ON_YCPOS (0)
N
N#define DCDC_OFF_SIZE (2400)
N#define DCDC_OFF_HEIGHT (40)
N#define DCDC_OFF_WIDTH (60)
N#define DCDC_OFF_XPOS (0)
N#define DCDC_OFF_YPOS (0)
N#define DCDC_OFF_XCPOS (0)
N#define DCDC_OFF_YCPOS (0)
N
N#define DCDC_ON_SIZE (2400)
N#define DCDC_ON_HEIGHT (40)
N#define DCDC_ON_WIDTH (60)
N#define DCDC_ON_XPOS (0)
N#define DCDC_ON_YPOS (0)
N#define DCDC_ON_XCPOS (0)
N#define DCDC_ON_YCPOS (0)
N
N#define DIPPEDHEADLIGHT_OFF_SIZE (2752)
N#define DIPPEDHEADLIGHT_OFF_HEIGHT (43)
N#define DIPPEDHEADLIGHT_OFF_WIDTH (64)
N#define DIPPEDHEADLIGHT_OFF_XPOS (0)
N#define DIPPEDHEADLIGHT_OFF_YPOS (0)
N#define DIPPEDHEADLIGHT_OFF_XCPOS (0)
N#define DIPPEDHEADLIGHT_OFF_YCPOS (0)
N
N#define DIPPEDHEADLIGHT_ON_SIZE (2752)
N#define DIPPEDHEADLIGHT_ON_HEIGHT (43)
N#define DIPPEDHEADLIGHT_ON_WIDTH (64)
N#define DIPPEDHEADLIGHT_ON_XPOS (0)
N#define DIPPEDHEADLIGHT_ON_YPOS (0)
N#define DIPPEDHEADLIGHT_ON_XCPOS (0)
N#define DIPPEDHEADLIGHT_ON_YCPOS (0)
N
N#define DOOR_OFF_SIZE (2967)
N#define DOOR_OFF_HEIGHT (43)
N#define DOOR_OFF_WIDTH (69)
N#define DOOR_OFF_XPOS (0)
N#define DOOR_OFF_YPOS (0)
N#define DOOR_OFF_XCPOS (0)
N#define DOOR_OFF_YCPOS (0)
N
N#define DOOR_ON_SIZE (2967)
N#define DOOR_ON_HEIGHT (43)
N#define DOOR_ON_WIDTH (69)
N#define DOOR_ON_XPOS (0)
N#define DOOR_ON_YPOS (0)
N#define DOOR_ON_XCPOS (0)
N#define DOOR_ON_YCPOS (0)
N
N#define EPS_OFF_SIZE (2560)
N#define EPS_OFF_HEIGHT (40)
N#define EPS_OFF_WIDTH (64)
N#define EPS_OFF_XPOS (0)
N#define EPS_OFF_YPOS (0)
N#define EPS_OFF_XCPOS (0)
N#define EPS_OFF_YCPOS (0)
N
N#define EPS_ON_SIZE (2560)
N#define EPS_ON_HEIGHT (40)
N#define EPS_ON_WIDTH (64)
N#define EPS_ON_XPOS (0)
N#define EPS_ON_YPOS (0)
N#define EPS_ON_XCPOS (0)
N#define EPS_ON_YCPOS (0)
N
N#define F_FOGLAMP_OFF_SIZE (2537)
N#define F_FOGLAMP_OFF_HEIGHT (43)
N#define F_FOGLAMP_OFF_WIDTH (59)
N#define F_FOGLAMP_OFF_XPOS (0)
N#define F_FOGLAMP_OFF_YPOS (0)
N#define F_FOGLAMP_OFF_XCPOS (0)
N#define F_FOGLAMP_OFF_YCPOS (0)
N
N#define F_FOGLAMP_ON_SIZE (2537)
N#define F_FOGLAMP_ON_HEIGHT (43)
N#define F_FOGLAMP_ON_WIDTH (59)
N#define F_FOGLAMP_ON_XPOS (0)
N#define F_FOGLAMP_ON_YPOS (0)
N#define F_FOGLAMP_ON_XCPOS (0)
N#define F_FOGLAMP_ON_YCPOS (0)
N
N#define HIGHBEAM_OFF_SIZE (2752)
N#define HIGHBEAM_OFF_HEIGHT (43)
N#define HIGHBEAM_OFF_WIDTH (64)
N#define HIGHBEAM_OFF_XPOS (0)
N#define HIGHBEAM_OFF_YPOS (0)
N#define HIGHBEAM_OFF_XCPOS (0)
N#define HIGHBEAM_OFF_YCPOS (0)
N
N#define HIGHBEAM_ON_SIZE (2752)
N#define HIGHBEAM_ON_HEIGHT (43)
N#define HIGHBEAM_ON_WIDTH (64)
N#define HIGHBEAM_ON_XPOS (0)
N#define HIGHBEAM_ON_YPOS (0)
N#define HIGHBEAM_ON_XCPOS (0)
N#define HIGHBEAM_ON_YCPOS (0)
N
N#define INSULATIONERR_OFF_SIZE (2160)
N#define INSULATIONERR_OFF_HEIGHT (40)
N#define INSULATIONERR_OFF_WIDTH (54)
N#define INSULATIONERR_OFF_XPOS (0)
N#define INSULATIONERR_OFF_YPOS (0)
N#define INSULATIONERR_OFF_XCPOS (0)
N#define INSULATIONERR_OFF_YCPOS (0)
N
N#define INSULATIONERR_ON_SIZE (2160)
N#define INSULATIONERR_ON_HEIGHT (40)
N#define INSULATIONERR_ON_WIDTH (54)
N#define INSULATIONERR_ON_XPOS (0)
N#define INSULATIONERR_ON_YPOS (0)
N#define INSULATIONERR_ON_XCPOS (0)
N#define INSULATIONERR_ON_YCPOS (0)
N
N#define MOTORERR_OFF_SIZE (2795)
N#define MOTORERR_OFF_HEIGHT (43)
N#define MOTORERR_OFF_WIDTH (65)
N#define MOTORERR_OFF_XPOS (0)
N#define MOTORERR_OFF_YPOS (0)
N#define MOTORERR_OFF_XCPOS (0)
N#define MOTORERR_OFF_YCPOS (0)
N
N#define MOTORERR_ON_SIZE (2795)
N#define MOTORERR_ON_HEIGHT (43)
N#define MOTORERR_ON_WIDTH (65)
N#define MOTORERR_ON_XPOS (0)
N#define MOTORERR_ON_YPOS (0)
N#define MOTORERR_ON_XCPOS (0)
N#define MOTORERR_ON_YCPOS (0)
N
N#define MOTOROT_OFF_SIZE (2623)
N#define MOTOROT_OFF_HEIGHT (43)
N#define MOTOROT_OFF_WIDTH (61)
N#define MOTOROT_OFF_XPOS (0)
N#define MOTOROT_OFF_YPOS (0)
N#define MOTOROT_OFF_XCPOS (0)
N#define MOTOROT_OFF_YCPOS (0)
N
N#define MOTOROT_ON_SIZE (2623)
N#define MOTOROT_ON_HEIGHT (43)
N#define MOTOROT_ON_WIDTH (61)
N#define MOTOROT_ON_XPOS (0)
N#define MOTOROT_ON_YPOS (0)
N#define MOTOROT_ON_XCPOS (0)
N#define MOTOROT_ON_YCPOS (0)
N
N#define MOTORSPEED_OFF_SIZE (2580)
N#define MOTORSPEED_OFF_HEIGHT (43)
N#define MOTORSPEED_OFF_WIDTH (60)
N#define MOTORSPEED_OFF_XPOS (0)
N#define MOTORSPEED_OFF_YPOS (0)
N#define MOTORSPEED_OFF_XCPOS (0)
N#define MOTORSPEED_OFF_YCPOS (0)
N
N#define MOTORSPEED_ON_SIZE (2580)
N#define MOTORSPEED_ON_HEIGHT (43)
N#define MOTORSPEED_ON_WIDTH (60)
N#define MOTORSPEED_ON_XPOS (0)
N#define MOTORSPEED_ON_YPOS (0)
N#define MOTORSPEED_ON_XCPOS (0)
N#define MOTORSPEED_ON_YCPOS (0)
N
N#define PARKING_OFF_SIZE (2520)
N#define PARKING_OFF_HEIGHT (40)
N#define PARKING_OFF_WIDTH (63)
N#define PARKING_OFF_XPOS (0)
N#define PARKING_OFF_YPOS (0)
N#define PARKING_OFF_XCPOS (0)
N#define PARKING_OFF_YCPOS (0)
N
N#define PARKING_ON_SIZE (2520)
N#define PARKING_ON_HEIGHT (40)
N#define PARKING_ON_WIDTH (63)
N#define PARKING_ON_XPOS (0)
N#define PARKING_ON_YPOS (0)
N#define PARKING_ON_XCPOS (0)
N#define PARKING_ON_YCPOS (0)
N
N#define POWERBATTERYCUT_OFF_SIZE (2440)
N#define POWERBATTERYCUT_OFF_HEIGHT (40)
N#define POWERBATTERYCUT_OFF_WIDTH (61)
N#define POWERBATTERYCUT_OFF_XPOS (0)
N#define POWERBATTERYCUT_OFF_YPOS (0)
N#define POWERBATTERYCUT_OFF_XCPOS (0)
N#define POWERBATTERYCUT_OFF_YCPOS (0)
N
N#define POWERBATTERYCUT_ON_SIZE (2440)
N#define POWERBATTERYCUT_ON_HEIGHT (40)
N#define POWERBATTERYCUT_ON_WIDTH (61)
N#define POWERBATTERYCUT_ON_XPOS (0)
N#define POWERBATTERYCUT_ON_YPOS (0)
N#define POWERBATTERYCUT_ON_XCPOS (0)
N#define POWERBATTERYCUT_ON_YCPOS (0)
N
N#define POWERBATTERY_OFF_SIZE (2320)
N#define POWERBATTERY_OFF_HEIGHT (40)
N#define POWERBATTERY_OFF_WIDTH (58)
N#define POWERBATTERY_OFF_XPOS (0)
N#define POWERBATTERY_OFF_YPOS (0)
N#define POWERBATTERY_OFF_XCPOS (0)
N#define POWERBATTERY_OFF_YCPOS (0)
N
N#define POWERBATTERY_ON_SIZE (2320)
N#define POWERBATTERY_ON_HEIGHT (40)
N#define POWERBATTERY_ON_WIDTH (58)
N#define POWERBATTERY_ON_XPOS (0)
N#define POWERBATTERY_ON_YPOS (0)
N#define POWERBATTERY_ON_XCPOS (0)
N#define POWERBATTERY_ON_YCPOS (0)
N
N#define SAFETYBELT_OFF_SIZE (2400)
N#define SAFETYBELT_OFF_HEIGHT (40)
N#define SAFETYBELT_OFF_WIDTH (60)
N#define SAFETYBELT_OFF_XPOS (0)
N#define SAFETYBELT_OFF_YPOS (0)
N#define SAFETYBELT_OFF_XCPOS (0)
N#define SAFETYBELT_OFF_YCPOS (0)
N
N#define SAFETYBELT_ON_SIZE (2400)
N#define SAFETYBELT_ON_HEIGHT (40)
N#define SAFETYBELT_ON_WIDTH (60)
N#define SAFETYBELT_ON_XPOS (0)
N#define SAFETYBELT_ON_YPOS (0)
N#define SAFETYBELT_ON_XCPOS (0)
N#define SAFETYBELT_ON_YCPOS (0)
N
N#define SMALLLIGHT_OFF_SIZE (2360)
N#define SMALLLIGHT_OFF_HEIGHT (40)
N#define SMALLLIGHT_OFF_WIDTH (59)
N#define SMALLLIGHT_OFF_XPOS (0)
N#define SMALLLIGHT_OFF_YPOS (0)
N#define SMALLLIGHT_OFF_XCPOS (0)
N#define SMALLLIGHT_OFF_YCPOS (0)
N
N#define SMALLLIGHT_ON_SIZE (2360)
N#define SMALLLIGHT_ON_HEIGHT (40)
N#define SMALLLIGHT_ON_WIDTH (59)
N#define SMALLLIGHT_ON_XPOS (0)
N#define SMALLLIGHT_ON_YPOS (0)
N#define SMALLLIGHT_ON_XCPOS (0)
N#define SMALLLIGHT_ON_YCPOS (0)
N
N#define SOC_OFF_SIZE (2494)
N#define SOC_OFF_HEIGHT (43)
N#define SOC_OFF_WIDTH (58)
N#define SOC_OFF_XPOS (0)
N#define SOC_OFF_YPOS (0)
N#define SOC_OFF_XCPOS (0)
N#define SOC_OFF_YCPOS (0)
N
N#define SOC_ON_SIZE (2494)
N#define SOC_ON_HEIGHT (43)
N#define SOC_ON_WIDTH (58)
N#define SOC_ON_XPOS (0)
N#define SOC_ON_YPOS (0)
N#define SOC_ON_XCPOS (0)
N#define SOC_ON_YCPOS (0)
N
N#define SYSTEMERR_OFF_SIZE (2537)
N#define SYSTEMERR_OFF_HEIGHT (43)
N#define SYSTEMERR_OFF_WIDTH (59)
N#define SYSTEMERR_OFF_XPOS (0)
N#define SYSTEMERR_OFF_YPOS (0)
N#define SYSTEMERR_OFF_XCPOS (0)
N#define SYSTEMERR_OFF_YCPOS (0)
N
N#define SYSTEMERR_ON_SIZE (2537)
N#define SYSTEMERR_ON_HEIGHT (43)
N#define SYSTEMERR_ON_WIDTH (59)
N#define SYSTEMERR_ON_XPOS (0)
N#define SYSTEMERR_ON_YPOS (0)
N#define SYSTEMERR_ON_XCPOS (0)
N#define SYSTEMERR_ON_YCPOS (0)
N
N
N
N#define BATDOWNINVAL_SIZE (630)
N#define BATDOWNINVAL_HEIGHT (14)
N#define BATDOWNINVAL_WIDTH (45)
N#define BATDOWNINVAL_XPOS (0)
N#define BATDOWNINVAL_YPOS (0)
N#define BATDOWNINVAL_XCPOS (0)
N#define BATDOWNINVAL_YCPOS (0)
N
N#define BATDOWNVAL_SIZE (630)
N#define BATDOWNVAL_HEIGHT (14)
N#define BATDOWNVAL_WIDTH (45)
N#define BATDOWNVAL_XPOS (0)
N#define BATDOWNVAL_YPOS (0)
N#define BATDOWNVAL_XCPOS (0)
N#define BATDOWNVAL_YCPOS (0)
N
N#define BATINVAL_SIZE (495)
N#define BATINVAL_HEIGHT (11)
N#define BATINVAL_WIDTH (45)
N#define BATINVAL_XPOS (0)
N#define BATINVAL_YPOS (0)
N#define BATINVAL_XCPOS (0)
N#define BATINVAL_YCPOS (0)
N
N#define BATUP_SIZE (900)
N#define BATUP_HEIGHT (20)
N#define BATUP_WIDTH (45)
N#define BATUP_XPOS (0)
N#define BATUP_YPOS (0)
N#define BATUP_XCPOS (0)
N#define BATUP_YCPOS (0)
N
N#define BATVAL_SIZE (495)
N#define BATVAL_HEIGHT (11)
N#define BATVAL_WIDTH (45)
N#define BATVAL_XPOS (0)
N#define BATVAL_YPOS (0)
N#define BATVAL_XCPOS (0)
N#define BATVAL_YCPOS (0)
N
N#define PROINVAL_SIZE (189)
N#define PROINVAL_HEIGHT (21)
N#define PROINVAL_WIDTH (9)
N#define PROINVAL_XPOS (0)
N#define PROINVAL_YPOS (0)
N#define PROINVAL_XCPOS (0)
N#define PROINVAL_YCPOS (0)
N
N#define PROLEFT_SIZE (252)
N#define PROLEFT_HEIGHT (21)
N#define PROLEFT_WIDTH (12)
N#define PROLEFT_XPOS (0)
N#define PROLEFT_YPOS (0)
N#define PROLEFT_XCPOS (0)
N#define PROLEFT_YCPOS (0)
N
N#define PRORIGHT_SIZE (210)
N#define PRORIGHT_HEIGHT (21)
N#define PRORIGHT_WIDTH (10)
N#define PRORIGHT_XPOS (0)
N#define PRORIGHT_YPOS (0)
N#define PRORIGHT_XCPOS (0)
N#define PRORIGHT_YCPOS (0)
N
N#define PROVAL_SIZE (210)
N#define PROVAL_HEIGHT (21)
N#define PROVAL_WIDTH (10)
N#define PROVAL_XPOS (0)
N#define PROVAL_YPOS (0)
N#define PROVAL_XCPOS (0)
N#define PROVAL_YCPOS (0)
N
N
N
N#define FONT0_SIZE (165)
N#define FONT0_HEIGHT (15)
N#define FONT0_WIDTH (11)
N#define FONT0_XPOS (0)
N#define FONT0_YPOS (0)
N#define FONT0_XCPOS (0)
N#define FONT0_YCPOS (0)
N
N#define FONT1_SIZE (160)
N#define FONT1_HEIGHT (16)
N#define FONT1_WIDTH (10)
N#define FONT1_XPOS (0)
N#define FONT1_YPOS (0)
N#define FONT1_XCPOS (0)
N#define FONT1_YCPOS (0)
N
N#define FONT2_SIZE (165)
N#define FONT2_HEIGHT (15)
N#define FONT2_WIDTH (11)
N#define FONT2_XPOS (0)
N#define FONT2_YPOS (0)
N#define FONT2_XCPOS (0)
N#define FONT2_YCPOS (0)
N
N#define FONT3_SIZE (165)
N#define FONT3_HEIGHT (15)
N#define FONT3_WIDTH (11)
N#define FONT3_XPOS (0)
N#define FONT3_YPOS (0)
N#define FONT3_XCPOS (0)
N#define FONT3_YCPOS (0)
N
N#define FONT4_SIZE (180)
N#define FONT4_HEIGHT (15)
N#define FONT4_WIDTH (12)
N#define FONT4_XPOS (0)
N#define FONT4_YPOS (0)
N#define FONT4_XCPOS (0)
N#define FONT4_YCPOS (0)
N
N#define FONT5_SIZE (150)
N#define FONT5_HEIGHT (15)
N#define FONT5_WIDTH (10)
N#define FONT5_XPOS (0)
N#define FONT5_YPOS (0)
N#define FONT5_XCPOS (0)
N#define FONT5_YCPOS (0)
N
N#define FONT6_SIZE (165)
N#define FONT6_HEIGHT (15)
N#define FONT6_WIDTH (11)
N#define FONT6_XPOS (0)
N#define FONT6_YPOS (0)
N#define FONT6_XCPOS (0)
N#define FONT6_YCPOS (0)
N
N#define FONT7_SIZE (165)
N#define FONT7_HEIGHT (15)
N#define FONT7_WIDTH (11)
N#define FONT7_XPOS (0)
N#define FONT7_YPOS (0)
N#define FONT7_XCPOS (0)
N#define FONT7_YCPOS (0)
N
N#define FONT8_SIZE (165)
N#define FONT8_HEIGHT (15)
N#define FONT8_WIDTH (11)
N#define FONT8_XPOS (0)
N#define FONT8_YPOS (0)
N#define FONT8_XCPOS (0)
N#define FONT8_YCPOS (0)
N
N#define FONT9_SIZE (165)
N#define FONT9_HEIGHT (15)
N#define FONT9_WIDTH (11)
N#define FONT9_XPOS (0)
N#define FONT9_YPOS (0)
N#define FONT9_XCPOS (0)
N#define FONT9_YCPOS (0)
N
N#define FONTDP_SIZE (42)
N#define FONTDP_HEIGHT (6)
N#define FONTDP_WIDTH (7)
N#define FONTDP_XPOS (0)
N#define FONTDP_YPOS (0)
N#define FONTDP_XCPOS (0)
N#define FONTDP_YCPOS (0)
N
N
N
N#define KM_SIZE (256)
N#define KM_HEIGHT (16)
N#define KM_WIDTH (16)
N#define KM_XPOS (0)
N#define KM_YPOS (0)
N#define KM_XCPOS (0)
N#define KM_YCPOS (0)
N
N#define TOTALDISTANCE_SIZE (960)
N#define TOTALDISTANCE_HEIGHT (16)
N#define TOTALDISTANCE_WIDTH (60)
N#define TOTALDISTANCE_XPOS (0)
N#define TOTALDISTANCE_YPOS (0)
N#define TOTALDISTANCE_XCPOS (0)
N#define TOTALDISTANCE_YCPOS (0)
N
N#define TRIPDISTANCE_SIZE (1200)
N#define TRIPDISTANCE_HEIGHT (16)
N#define TRIPDISTANCE_WIDTH (75)
N#define TRIPDISTANCE_XPOS (0)
N#define TRIPDISTANCE_YPOS (0)
N#define TRIPDISTANCE_XCPOS (0)
N#define TRIPDISTANCE_YCPOS (0)
N
N#define WFONT0_SIZE (128)
N#define WFONT0_HEIGHT (16)
N#define WFONT0_WIDTH (8)
N#define WFONT0_XPOS (0)
N#define WFONT0_YPOS (0)
N#define WFONT0_XCPOS (0)
N#define WFONT0_YCPOS (0)
N
N#define WFONT1_SIZE (128)
N#define WFONT1_HEIGHT (16)
N#define WFONT1_WIDTH (8)
N#define WFONT1_XPOS (0)
N#define WFONT1_YPOS (0)
N#define WFONT1_XCPOS (0)
N#define WFONT1_YCPOS (0)
N
N#define WFONT2_SIZE (128)
N#define WFONT2_HEIGHT (16)
N#define WFONT2_WIDTH (8)
N#define WFONT2_XPOS (0)
N#define WFONT2_YPOS (0)
N#define WFONT2_XCPOS (0)
N#define WFONT2_YCPOS (0)
N
N#define WFONT3_SIZE (128)
N#define WFONT3_HEIGHT (16)
N#define WFONT3_WIDTH (8)
N#define WFONT3_XPOS (0)
N#define WFONT3_YPOS (0)
N#define WFONT3_XCPOS (0)
N#define WFONT3_YCPOS (0)
N
N#define WFONT4_SIZE (128)
N#define WFONT4_HEIGHT (16)
N#define WFONT4_WIDTH (8)
N#define WFONT4_XPOS (0)
N#define WFONT4_YPOS (0)
N#define WFONT4_XCPOS (0)
N#define WFONT4_YCPOS (0)
N
N#define WFONT5_SIZE (128)
N#define WFONT5_HEIGHT (16)
N#define WFONT5_WIDTH (8)
N#define WFONT5_XPOS (0)
N#define WFONT5_YPOS (0)
N#define WFONT5_XCPOS (0)
N#define WFONT5_YCPOS (0)
N
N#define WFONT6_SIZE (128)
N#define WFONT6_HEIGHT (16)
N#define WFONT6_WIDTH (8)
N#define WFONT6_XPOS (0)
N#define WFONT6_YPOS (0)
N#define WFONT6_XCPOS (0)
N#define WFONT6_YCPOS (0)
N
N#define WFONT7_SIZE (128)
N#define WFONT7_HEIGHT (16)
N#define WFONT7_WIDTH (8)
N#define WFONT7_XPOS (0)
N#define WFONT7_YPOS (0)
N#define WFONT7_XCPOS (0)
N#define WFONT7_YCPOS (0)
N
N#define WFONT8_SIZE (128)
N#define WFONT8_HEIGHT (16)
N#define WFONT8_WIDTH (8)
N#define WFONT8_XPOS (0)
N#define WFONT8_YPOS (0)
N#define WFONT8_XCPOS (0)
N#define WFONT8_YCPOS (0)
N
N#define WFONT9_SIZE (128)
N#define WFONT9_HEIGHT (16)
N#define WFONT9_WIDTH (8)
N#define WFONT9_XPOS (0)
N#define WFONT9_YPOS (0)
N#define WFONT9_XCPOS (0)
N#define WFONT9_YCPOS (0)
N
N#define WFONTDP_SIZE (128)
N#define WFONTDP_HEIGHT (16)
N#define WFONTDP_WIDTH (8)
N#define WFONTDP_XPOS (0)
N#define WFONTDP_YPOS (0)
N#define WFONTDP_XCPOS (0)
N#define WFONTDP_YCPOS (0)
N
N
N#define CHARGETIME_SIZE (1800)
N#define CHARGETIME_HEIGHT (24)
N#define CHARGETIME_WIDTH (75)
N#define CHARGETIME_XPOS (0)
N#define CHARGETIME_YPOS (0)
N#define CHARGETIME_XCPOS (0)
N#define CHARGETIME_YCPOS (0)
N
N#define HOUR_SIZE (432)
N#define HOUR_HEIGHT (24)
N#define HOUR_WIDTH (18)
N#define HOUR_XPOS (0)
N#define HOUR_YPOS (0)
N#define HOUR_XCPOS (0)
N#define HOUR_YCPOS (0)
N
N#define MINUTE_SIZE (432)
N#define MINUTE_HEIGHT (24)
N#define MINUTE_WIDTH (18)
N#define MINUTE_XPOS (0)
N#define MINUTE_YPOS (0)
N#define MINUTE_XCPOS (0)
N#define MINUTE_YCPOS (0)
N
N
N
N
N#define ERR1_SIZE (4096)
N#define ERR1_HEIGHT (32)
N#define ERR1_WIDTH (128)
N#define ERR1_XPOS (0)
N#define ERR1_YPOS (0)
N#define ERR1_XCPOS (0)
N#define ERR1_YCPOS (0)
N
N#define ERR10_SIZE (4096)
N#define ERR10_HEIGHT (32)
N#define ERR10_WIDTH (128)
N#define ERR10_XPOS (0)
N#define ERR10_YPOS (0)
N#define ERR10_XCPOS (0)
N#define ERR10_YCPOS (0)
N
N#define ERR11_SIZE (4096)
N#define ERR11_HEIGHT (32)
N#define ERR11_WIDTH (128)
N#define ERR11_XPOS (0)
N#define ERR11_YPOS (0)
N#define ERR11_XCPOS (0)
N#define ERR11_YCPOS (0)
N
N#define ERR12_SIZE (4096)
N#define ERR12_HEIGHT (32)
N#define ERR12_WIDTH (128)
N#define ERR12_XPOS (0)
N#define ERR12_YPOS (0)
N#define ERR12_XCPOS (0)
N#define ERR12_YCPOS (0)
N
N#define ERR13_SIZE (4096)
N#define ERR13_HEIGHT (32)
N#define ERR13_WIDTH (128)
N#define ERR13_XPOS (0)
N#define ERR13_YPOS (0)
N#define ERR13_XCPOS (0)
N#define ERR13_YCPOS (0)
N
N#define ERR14_SIZE (4096)
N#define ERR14_HEIGHT (32)
N#define ERR14_WIDTH (128)
N#define ERR14_XPOS (0)
N#define ERR14_YPOS (0)
N#define ERR14_XCPOS (0)
N#define ERR14_YCPOS (0)
N
N#define ERR15_SIZE (4096)
N#define ERR15_HEIGHT (32)
N#define ERR15_WIDTH (128)
N#define ERR15_XPOS (0)
N#define ERR15_YPOS (0)
N#define ERR15_XCPOS (0)
N#define ERR15_YCPOS (0)
N
N#define ERR16_SIZE (4096)
N#define ERR16_HEIGHT (32)
N#define ERR16_WIDTH (128)
N#define ERR16_XPOS (0)
N#define ERR16_YPOS (0)
N#define ERR16_XCPOS (0)
N#define ERR16_YCPOS (0)
N
N#define ERR17_SIZE (4096)
N#define ERR17_HEIGHT (32)
N#define ERR17_WIDTH (128)
N#define ERR17_XPOS (0)
N#define ERR17_YPOS (0)
N#define ERR17_XCPOS (0)
N#define ERR17_YCPOS (0)
N
N#define ERR18_SIZE (4096)
N#define ERR18_HEIGHT (32)
N#define ERR18_WIDTH (128)
N#define ERR18_XPOS (0)
N#define ERR18_YPOS (0)
N#define ERR18_XCPOS (0)
N#define ERR18_YCPOS (0)
N
N#define ERR19_SIZE (6848)
N#define ERR19_HEIGHT (32)
N#define ERR19_WIDTH (214)
N#define ERR19_XPOS (0)
N#define ERR19_YPOS (0)
N#define ERR19_XCPOS (0)
N#define ERR19_YCPOS (0)
N
N#define ERR2_SIZE (4096)
N#define ERR2_HEIGHT (32)
N#define ERR2_WIDTH (128)
N#define ERR2_XPOS (0)
N#define ERR2_YPOS (0)
N#define ERR2_XCPOS (0)
N#define ERR2_YCPOS (0)
N
N#define ERR3_SIZE (4096)
N#define ERR3_HEIGHT (32)
N#define ERR3_WIDTH (128)
N#define ERR3_XPOS (0)
N#define ERR3_YPOS (0)
N#define ERR3_XCPOS (0)
N#define ERR3_YCPOS (0)
N
N#define ERR4_SIZE (4096)
N#define ERR4_HEIGHT (32)
N#define ERR4_WIDTH (128)
N#define ERR4_XPOS (0)
N#define ERR4_YPOS (0)
N#define ERR4_XCPOS (0)
N#define ERR4_YCPOS (0)
N
N#define ERR5_SIZE (6848)
N#define ERR5_HEIGHT (32)
N#define ERR5_WIDTH (214)
N#define ERR5_XPOS (0)
N#define ERR5_YPOS (0)
N#define ERR5_XCPOS (0)
N#define ERR5_YCPOS (0)
N
N#define ERR6_SIZE (4096)
N#define ERR6_HEIGHT (32)
N#define ERR6_WIDTH (128)
N#define ERR6_XPOS (0)
N#define ERR6_YPOS (0)
N#define ERR6_XCPOS (0)
N#define ERR6_YCPOS (0)
N
N#define ERR7_SIZE (4096)
N#define ERR7_HEIGHT (32)
N#define ERR7_WIDTH (128)
N#define ERR7_XPOS (0)
N#define ERR7_YPOS (0)
N#define ERR7_XCPOS (0)
N#define ERR7_YCPOS (0)
N
N#define ERR8_SIZE (4096)
N#define ERR8_HEIGHT (32)
N#define ERR8_WIDTH (128)
N#define ERR8_XPOS (0)
N#define ERR8_YPOS (0)
N#define ERR8_XCPOS (0)
N#define ERR8_YCPOS (0)
N
N#define ERR9_SIZE (4096)
N#define ERR9_HEIGHT (32)
N#define ERR9_WIDTH (128)
N#define ERR9_XPOS (0)
N#define ERR9_YPOS (0)
N#define ERR9_XCPOS (0)
N#define ERR9_YCPOS (0)
N
N
N
N#define FONTA_SIZE (128)
N#define FONTA_HEIGHT (16)
N#define FONTA_WIDTH (8)
N#define FONTA_XPOS (0)
N#define FONTA_YPOS (0)
N#define FONTA_XCPOS (0)
N#define FONTA_YCPOS (0)
N
N#define FONTE_SIZE (128)
N#define FONTE_HEIGHT (16)
N#define FONTE_WIDTH (8)
N#define FONTE_XPOS (0)
N#define FONTE_YPOS (0)
N#define FONTE_XCPOS (0)
N#define FONTE_YCPOS (0)
N
N#define FONTF_SIZE (128)
N#define FONTF_HEIGHT (16)
N#define FONTF_WIDTH (8)
N#define FONTF_XPOS (0)
N#define FONTF_YPOS (0)
N#define FONTF_XCPOS (0)
N#define FONTF_YCPOS (0)
N
N#define FONTSOC_SIZE (384)
N#define FONTSOC_HEIGHT (16)
N#define FONTSOC_WIDTH (24)
N#define FONTSOC_XPOS (0)
N#define FONTSOC_YPOS (0)
N#define FONTSOC_XCPOS (0)
N#define FONTSOC_YCPOS (0)
N
N#define FONTV_SIZE (128)
N#define FONTV_HEIGHT (16)
N#define FONTV_WIDTH (8)
N#define FONTV_XPOS (0)
N#define FONTV_YPOS (0)
N#define FONTV_XCPOS (0)
N#define FONTV_YCPOS (0)
N
N
N#define LEV_D_SIZE (450)
N#define LEV_D_HEIGHT (30)
N#define LEV_D_WIDTH (15)
N#define LEV_D_XPOS (0)
N#define LEV_D_YPOS (0)
N#define LEV_D_XCPOS (0)
N#define LEV_D_YCPOS (0)
N
N#define LEV_N_SIZE (450)
N#define LEV_N_HEIGHT (30)
N#define LEV_N_WIDTH (15)
N#define LEV_N_XPOS (0)
N#define LEV_N_YPOS (0)
N#define LEV_N_XCPOS (0)
N#define LEV_N_YCPOS (0)
N
N#define LEV_P_SIZE (450)
N#define LEV_P_HEIGHT (30)
N#define LEV_P_WIDTH (15)
N#define LEV_P_XPOS (0)
N#define LEV_P_YPOS (0)
N#define LEV_P_XCPOS (0)
N#define LEV_P_YCPOS (0)
N
N#define LEV_R_SIZE (450)
N#define LEV_R_HEIGHT (30)
N#define LEV_R_WIDTH (15)
N#define LEV_R_XPOS (0)
N#define LEV_R_YPOS (0)
N#define LEV_R_XCPOS (0)
N#define LEV_R_YCPOS (0)
N
N#define LEV_S_SIZE (450)
N#define LEV_S_HEIGHT (30)
N#define LEV_S_WIDTH (15)
N#define LEV_S_XPOS (0)
N#define LEV_S_YPOS (0)
N#define LEV_S_XCPOS (0)
N#define LEV_S_YCPOS (0)
N
N
N#define READY_OFF_SIZE (912)
N#define READY_OFF_HEIGHT (19)
N#define READY_OFF_WIDTH (48)
N#define READY_OFF_XPOS (0)
N#define READY_OFF_YPOS (0)
N#define READY_OFF_XCPOS (0)
N#define READY_OFF_YCPOS (0)
N
N#define READY_ON_SIZE (912)
N#define READY_ON_HEIGHT (19)
N#define READY_ON_WIDTH (48)
N#define READY_ON_XPOS (0)
N#define READY_ON_YPOS (0)
N#define READY_ON_XCPOS (0)
N#define READY_ON_YCPOS (0)
N
N
N#define FONT_NE_SIZE (165)
N#define FONT_NE_HEIGHT (15)
N#define FONT_NE_WIDTH (11)
N#define FONT_NE_XPOS (0)
N#define FONT_NE_YPOS (0)
N#define FONT_NE_XCPOS (0)
N#define FONT_NE_YCPOS (0)
N
N#define FONT_WNE_SIZE (128)
N#define FONT_WNE_HEIGHT (16)
N#define FONT_WNE_WIDTH (8)
N#define FONT_WNE_XPOS (0)
N#define FONT_WNE_YPOS (0)
N#define FONT_WNE_XCPOS (0)
N#define FONT_WNE_YCPOS (0)
N
N#define NEEDLEA_SIZE (15834)
N#define NEEDLEA_HEIGHT (182)
N#define NEEDLEA_WIDTH (87)
N#define NEEDLEA_XPOS (0)
N#define NEEDLEA_YPOS (0)
N#define NEEDLEA_XCPOS (42)
N#define NEEDLEA_YCPOS (143)
N
N#define NEEDLEB_SIZE (6138)
N#define NEEDLEB_HEIGHT (99)
N#define NEEDLEB_WIDTH (62)
N#define NEEDLEB_XPOS (0)
N#define NEEDLEB_YPOS (0)
N#define NEEDLEB_XCPOS (32)
N#define NEEDLEB_YCPOS (74)
N
N
N#define DOOR_1_SIZE (1764)
N#define DOOR_1_HEIGHT (42)
N#define DOOR_1_WIDTH (42)
N#define DOOR_1_XPOS (0)
N#define DOOR_1_YPOS (0)
N#define DOOR_1_XCPOS (0)
N#define DOOR_1_YCPOS (0)
N
N#define DOOR_2_SIZE (1764)
N#define DOOR_2_HEIGHT (42)
N#define DOOR_2_WIDTH (42)
N#define DOOR_2_XPOS (0)
N#define DOOR_2_YPOS (0)
N#define DOOR_2_XCPOS (0)
N#define DOOR_2_YCPOS (0)
N
N#define ERR_RED_SIZE (5103)
N#define ERR_RED_HEIGHT (63)
N#define ERR_RED_WIDTH (81)
N#define ERR_RED_XPOS (0)
N#define ERR_RED_YPOS (0)
N#define ERR_RED_XCPOS (0)
N#define ERR_RED_YCPOS (0)
N
N#define ERR_YELLOW_SIZE (5103)
N#define ERR_YELLOW_HEIGHT (63)
N#define ERR_YELLOW_WIDTH (81)
N#define ERR_YELLOW_XPOS (0)
N#define ERR_YELLOW_YPOS (0)
N#define ERR_YELLOW_XCPOS (0)
N#define ERR_YELLOW_YCPOS (0)
N
N
N/***************************************************************************/
N
N
N#endif
N/****************************************************************************/
N
N/************************** BEGIN of DISCLAIMER   **************************
N
N- TOSHIBA is continually working to improve the quality and reliability of   
N  its products. Nevertheless, semiconductor devices in general can
N  malfunction or fail due to their inherent electrical sensitivity and 
N  vulnerability to physical stress. It is the responsibility of the buyer, 
N  when utilizing TOSHIBA products, to comply with the standards of safety 
N  in making a safe design for the entire system, and to avoid situations in 
N  which a malfunction or failure of such TOSHIBA products could cause loss of
N  human life, bodily injury or damage to property.
N
N  In developing your designs, please ensure that TOSHIBA products are used 
N  within specified operating ranges as set forth in the most recent TOSHIBA
N  products specifications.
N  Also, please keep in mind the precautions and conditions set forth in the 
N  ï¿½Handling Guide for Semiconductor Devices,ï¿?or 
N  ï¿½TOSHIBA Semiconductor Reliability Handbookï¿?etc..
N
N- The Toshiba products listed in this document are intended for usage in 
N  general electronics applications (computer, personal equipment, office 
N  equipment, measuring equipment, industrial robotics, domestic appliances,
N  etc.). 
N  These Toshiba products are neither intended nor warranted for usage in 
N  equipment that requires extraordinarily high quality and/or reliability or
N  a malfunction or failure of which may cause loss of human life or bodily 
N  injury (ï¿½Unintended Usageï¿?. Unintended Usage include atomic energy control
N  instruments, airplane or spaceship instruments, transportation instruments, 
N  traffic signal instruments, combustion control instruments, medical 
N  instruments, all types of safety devices, etc.. 
N  Unintended Usage of Toshiba products listed in this document shall be 
N  made at the customerï¿½s own risk.
N
N- Toshiba assumes no liability for any damage or losses (including but not
N  limited to, loss of business profit,business interruption, loss of business
N  information,and other pecuniary losses) occurring 
N  from the use of, or inability to use, this product.
N
N- The products described in this document are subject to the foreign exchange
N  and foreign trade laws.
N
N- The products described in this document contain components made in the
N  United States and subject to export control of the U.S. authorities. 
N  Diversion contrary to the U.S. law is prohibited.
N
N- The information contained herein is presented only as a guide for the
N  applications of our products. 
N  No responsibility is assumed by TOSHIBA CORPORATION for any infringements
N  of intellectual property or other rights of the third parties which may 
N  result from its use. 
N  No license is granted by implication or otherwise under any intellectual 
N  property or other rights of TOSHIBA CORPORATION or others.
N
N- The information contained herein is subject to change without notice.
N
N****************************  END of DISCLAIMER ****************************/
N
N/********************************* BEGIN OF LOG ******************************
N*
N* $Log: $
N*
N*********************************** END OF LOG ******************************/
L 35 "..\..\Pictures\LedOffLeft.c" 2
N#include "mydef.h"
L 1 "..\..\src\mydef.h" 1
N#ifndef __MYDEF_H__
N#define __MYDEF_H__
N
N
N#include "captypes.h" 
N#include "gf.h"
L 1 "..\..\..\..\mw\inc\gf.h" 1
N/****************************************************************************
N*   This software is copyright protected. All rights reserved
N*   Toshiba Electronic Europe GmbH,
N*   European LSI Design and Engineering Centre (ELDEC)
N*****************************************************************************
N*   DESCRIPTION : Contains declarations for Image structures
N*****************************************************************************
N*   PLATFORM    : TMPR46xXBG-300
N*   PROJECT     :
N*   MODULE      : Middleware
N*   LIBRARIES   : None
N*****************************************************************************
N*   VERSION     : $Revision: 1.8 $
N*   DATE        : $Date: 2015/07/21 12:38:02 $
N*   TAG         : $Name: Graphic_Middleware_V1_5 $
N*   RELEASE     : Preliminary & Confidential
N****************************************************************************/
N#ifndef GF_H
N#define GF_H
N
N/**********************************************
N*                Include files                *
N**********************************************/
N#include "captypes.h"
N
N/*********************************************/
N
N/**********************************************
N*                 Constants                   *
N**********************************************/
N
N#define MW_GF_H_REVISION     "$Revision: 1.8 $"
N#define MW_GF_H_TAG          "$Name: Graphic_Middleware_V1_5 $"
N
N/*********************************************/
N/*---------------------------------------
N|             MATH LIBRARY USE           |
N ---------------------------------------*/
N/* Enables use of standard math library */
N/* if following define is disabled, LLDD/GA rotation and scaling are using integer instead of float */
N/* and sin/cos lookup table is used instead of math library functions */
N
N#define GA_USE_MATH_LIB
N
N#ifdef GA_USE_MATH_LIB
N/* Pi Constant Value */
N#define GA_CONST_PI 3.1415926535897932384626433
N#endif
N
N/**********************************************
N*            External variables               *
N**********************************************/
N
N/*********************************************/
N
N/**********************************************
N*               Enumerations                  *
N**********************************************/
N
N/*********************************************/
N
N/**********************************************
N*                 Structures                  *
N**********************************************/
N
N/**
N* @brief Transformation table structure
N*/
Ntypedef struct tag_table_st
N{
N    uint32_t    u32Address;         /*!< Table source address */
N    uint16_t    u16Width;           /*!< Image width */
N    uint16_t    u16Height;          /*!< Image height */
N} gf_table_st;
N
N
N/**
N* @brief Image description structure
N*/
Ntypedef struct tag_image_st
N{
N    uint32_t    u32Address;         /*!< Image source address */
N    uint16_t    u16Width;           /*!< Image width */
N    uint16_t    u16Height;          /*!< Image height */
N    int16_t     i16CenterX;         /*!< Image rotation center X-coord (optional) */
N    int16_t     i16CenterY;         /*!< Image rotation center Y-coord (optional) */
N    uint8_t     eFormat;            /*!< Image Format */
N    uint32_t    u32Paletteaddress;  /*!< palette address for PNG */
N} gf_image_st;
N
N
N/**
N* @brief CLUT description structure
N*/
Ntypedef struct tag_clut_st
N{
N    uint32_t    u32Address;         /*!< CLUT source address */
N    uint8_t     u8Length;           /*!< CLUT length */
N} gf_clut_st;
N
N/*********************************************/
N
N
N/**********************************************
N*            Function prototypes              *
N**********************************************/
N
N
N/***************************************************************************/
N
N#endif /* GF_H */
N
N/***************************************************************************/
N
N/************************* BEGIN of DISCLAIMER   *****************************
N
N- TOSHIBA is continually working to improve the quality and reliability of
N  its products.
N  Nevertheless, semiconductor devices in general can malfunction or fail
N  due to their inherent electrical sensitivity and vulnerability to physical
N  stress. It is the responsibility of the buyer, when utilizing TOSHIBA
N  products, to comply with the standards of safety in making a safe design
N  for the entire system, and to avoid situations in which a malfunction or
N  failure of such TOSHIBA products could cause loss of human life,
N  bodily injury or damage to property.
N
N  In developing your designs, please ensure that TOSHIBA products are used
N  within specified operating ranges as set forth in the most recent TOSHIBA
N  products specifications. Also, please keep in mind the precautions and
N  conditions set forth in the “Handling Guide for Semiconductor Devices, or
N  TOSHIBA Semiconductor Reliability Handbook etc..
N
N- The Toshiba products listed in this document are intended for usage in
N  general electronics applications (computer, personal equipment,
N  office equipment, measuring equipment,industrial robotics, domestic
N  appliances, etc.). These Toshiba products are neither intended nor
N  warranted for usage in equipment that requires extraordinarily high quality
N  and/or reliability or a malfunction or failure of which may cause loss
N  of human life or bodily injury (“Unintended Usage).
N  Unintended Usage include atomic energy control instruments, airplane or
N  spaceship instruments, transportation instruments, traffic signal
N  instruments, combustion control instruments, medical instruments,
N  all types of safety devices, etc..
N  Unintended Usage of Toshiba products listed in this document shall be made
N  at the customer’s own risk.
N
N- Toshiba assumes no liability for any damage or losses (including but not
N  limited to, loss of business profit,business interruption, loss of business
N  information,and other pecuniary losses) occurring from the use of,
N  or inability to use, this product.
N
N- The products described in this document are subject to the foreign exchange
N  and foreign trade laws.
N
N- The products described in this document contain components made in the
N  United States and subject to export control of the U.S. authorities.
N  Diversion contrary to the U.S. law is prohibited.
N
N- The information contained herein is presented only as a guide for the
N  applications of our products.
N  No responsibility is assumed by TOSHIBA CORPORATION for any infringements
N  of intellectual property or other rights of the third parties which may
N  result from its use.
N  No license is granted by implication or otherwise under any intellectual
N  property or other rights of TOSHIBA CORPORATION or others.
N
N- The information contained herein is subject to change without notice.
N
N****************************  END of DISCLAIMER *****************************/
L 7 "..\..\src\mydef.h" 2
N#include "gpio.h"
L 1 "..\..\..\..\lldd\inc\gpio.h" 1
N/*****************************************************************************
N*   This software is copyright protected. All rights reserved
N*   Toshiba Electronics Europe GmbH
N*   European LSI Design and Engineering Center (ELDEC)
N******************************************************************************
N*   DESCRIPTION : General Purpose Input Output Port Driver
N******************************************************************************
N*   PLATFORM    : TMPR46xXBG-300
N*   PROJECT     :
N*   MODULE      : General Purpose Input Output Port (GPIO)
N*   LIBRARIES   : None
N******************************************************************************
N*   VERSION     : $Revision: 1.12 $
N*   DATE        : $Date: 2015/05/04 09:07:14 $
N*   TAG         : $Name: LLDD_1_6 $
N*   RELEASE     : Preliminary & Confidential
N*****************************************************************************/
N#ifndef GPIO_H
N#define GPIO_H
N
N/**********************************************
N*                Include files                *
N**********************************************/
N#include "captypes.h"                      /* Core specific primitive type definitions */
N
N/*********************************************/
N
N/**********************************************
N*                 Constants                   *
N**********************************************/
N
N#define LLDD_GPIO_H_REVISION     "$Revision: 1.12 $"
N#define LLDD_GPIO_H_TAG          "$Name: LLDD_1_6 $"
N
N/*********************************************/
N
N#define PORT_DDR_DQ0_AS_GPIO               0
N#define PORT_DDR_DQ0_AS_ESEI1MISO          1
N#define PORT_DDR_DQ0_AS_PWMOUT00           2
N
N#define PORT_DDR_DQ1_AS_GPIO               0
N#define PORT_DDR_DQ1_AS_ESEI1MOSI          1
N#define PORT_DDR_DQ1_AS_PWMOUT01           2
N
N#define PORT_DDR_DQ2_AS_GPIO               0
N#define PORT_DDR_DQ2_AS_ESEI1SCLK          1
N#define PORT_DDR_DQ2_AS_PWMOUT02           2
N
N#define PORT_DDR_DQ3_AS_GPIO               0
N#define PORT_DDR_DQ3_AS_ESEI1SSOI          1
N#define PORT_DDR_DQ3_AS_PWMOUR03           2
N
N#define PORT_DDR_DQ4_AS_GPIO               0
N#define PORT_DDR_DQ4_AS_PWMOUT04           1
N#define PORT_DDR_DQ4_AS_TBIO0              2
N
N#define PORT_DDR_DQ5_AS_GPIO               0
N#define PORT_DDR_DQ5_AS_PWMOUT05           1
N#define PORT_DDR_DQ5_AS_TBIO1              2
N
N#define PORT_DDR_DQ6_AS_GPIO               0
N#define PORT_DDR_DQ6_AS_PWMOUT06           1
N#define PORT_DDR_DQ6_AS_TBIO2              2
N
N#define PORT_DDR_DQ7_AS_GPIO               0
N#define PORT_DDR_DQ7_AS_PWMOUT07           1
N#define PORT_DDR_DQ7_AS_TBIO3              2
N
N#define PORT_DDR_DQ8_AS_GPIO               0
N#define PORT_DDR_DQ8_AS_PWMOUT08           1
N#define PORT_DDR_DQ8_AS_TBIO6              2
N
N#define PORT_DDR_DQ9_AS_GPIO               0
N#define PORT_DDR_DQ9_AS_PWMOUT09           1
N#define PORT_DDR_DQ9_AS_TBIO7              2
N
N#define PORT_DDR_DQ10_AS_GPIO              0
N#define PORT_DDR_DQ10_AS_PWMOUT10          1
N#define PORT_DDR_DQ10_AS_TBIO8             2
N
N#define PORT_DDR_DQ11_AS_GPIO              0
N#define PORT_DDR_DQ11_AS_PWMOUT11          1
N#define PORT_DDR_DQ11_AS_TBIO9             2
N
N#define PORT_DDR_DQ12_AS_GPIO              0
N#define PORT_DDR_DQ12_AS_UART0RX           1
N#define PORT_DDR_DQ12_AS_PWMOUT12          2
N
N#define PORT_DDR_DQ13_AS_GPIO              0
N#define PORT_DDR_DQ13_AS_UART0TX           1
N#define PORT_DDR_DQ13_AS_PWMOUT13          2
N
N#define PORT_DDR_DQ14_AS_GPIO              0
N#define PORT_DDR_DQ14_AS_UART1RX           1
N#define PORT_DDR_DQ14_AS_PWMOUT14          2
N
N#define PORT_DDR_DQ15_AS_GPIO              0
N#define PORT_DDR_DQ15_AS_UART1TX           1
N#define PORT_DDR_DQ15_AS_PWMOUT15          2
N
N#define PORT_DDR_DM0_AS_GPIO               0
N#define PORT_DDR_DM0_AS_PWMOUT16           1
N
N#define PORT_DDR_DM1_AS_GPIO               0
N#define PORT_DDR_DM1_AS_PWMOUT17           1
N
N#define PORT_DDR_WE_AS_GPIO                0
N#define PORT_DDR_WE_AS_PWMOUT18            1
N
N#define PORT_DDR_RAS_AS_GPIO               0
N#define PORT_DDR_RAS_AS_PWMOUT19           1
N
N#define PORT_DDR_CAS_AS_GPIO               0
N#define PORT_DDR_CAS_AS_PWMOUT20           1
N
N#define PORT_DDR_CS_AS_GPIO                0
N#define PORT_DDR_CS_AS_PWMOUT21            1
N
N#define PORT_DDR_CKE_AS_GPIO               0
N#define PORT_DDR_CKE_AS_PWMOUT22           1
N
N#define PORT_DDR_BA0_AS_GPIO               0
N#define PORT_DDR_BA0_AS_QSPI1_SCLK         1
N#define PORT_DDR_BA0_AS_PWMOUT23           2
N
N#define PORT_DDR_BA1_AS_GPIO               0
N#define PORT_DDR_BA1_AS_QSPI1_SIO0         1
N#define PORT_DDR_BA1_AS_HSPWM0             2
N
N#define PORT_DDR_A0_AS_GPIO                0
N#define PORT_DDR_A0_AS_QSPI1_SIO1          1
N#define PORT_DDR_A0_AS_HSPWM0N             2
N
N#define PORT_DDR_A1_AS_GPIO                0
N#define PORT_DDR_A1_AS_QSPI1_SIO2          1
N#define PORT_DDR_A1_AS_HSPWM1              2
N
N#define PORT_DDR_A2_AS_GPIO                0
N#define PORT_DDR_A2_AS_QSPI1_SIO3          1
N#define PORT_DDR_A2_AS_HSPWM1N             2
N
N#define PORT_DDR_A3_AS_GPIO                0
N#define PORT_DDR_A3_AS_QSPI1_CS0           1
N#define PORT_DDR_A3_AS_HSPWM2              2
N
N#define PORT_DDR_A4_AS_GPIO                0
N#define PORT_DDR_A4_AS_QSPI1_CS1           1
N#define PORT_DDR_A4_AS_HSPWM2N             2
N
N#define PORT_DDR_A5_AS_GPIO                0
N#define PORT_DDR_A5_AS_IRQ0                1
N#define PORT_DDR_A5_AS_HSPWM3              2
N
N#define PORT_DDR_A6_AS_GPIO                0
N#define PORT_DDR_A6_AS_EBIF_AD08           1
N#define PORT_DDR_A6_AS_HSPWM3N             2
N
N#define PORT_DDR_A7_AS_GPIO                0
N#define PORT_DDR_A7_AS_CMRGB0              1
N#define PORT_DDR_A7_AS_EBIF_AD09           2
N
N#define PORT_DDR_A8_AS_GPIO                0
N#define PORT_DDR_A8_AS_CMRGB1              1
N#define PORT_DDR_A8_AS_EBIF_AD10           2
N
N#define PORT_DDR_A9_AS_GPIO                0
N#define PORT_DDR_A9_AS_CMRGB2              1
N#define PORT_DDR_A9_AS_EBIF_AD11           2
N
N#define PORT_DDR_A10_AS_GPIO               0
N#define PORT_DDR_A10_AS_CMRGB3             1
N#define PORT_DDR_A10_AS_EBIF_AD12          2
N
N#define PORT_DDR_A11_AS_GPIO               0
N#define PORT_DDR_A11_AS_CMRGB4             1
N#define PORT_DDR_A11_AS_EBIF_AD13          2
N
N#define PORT_DDR_A12_AS_GPIO               0
N#define PORT_DDR_A12_AS_CMRGB5             1
N#define PORT_DDR_A12_AS_EBIF_AD14          2
N
N#define PORT_DDR_A13_AS_GPIO               0
N#define PORT_DDR_A13_AS_CMRGB6             1
N#define PORT_DDR_A13_AS_EBIF_AD15          2
N#define PORT_DDR_A13_AS_IRQ1               3
N
N#define PORT_DDR_DQS0_AS_GPIO              0
N#define PORT_DDR_DQS0_AS_GDC0_PWM          1
N#define PORT_DDR_DQS0_AS_CMRGB7            2
N#define PORT_DDR_DQS0_AS_EBIF_CS1          3
N#define PORT_DDR_DQS0_AS_IRQ5              4
N
N#define PORT_DDR_DQS1_AS_GPIO              0
N#define PORT_DDR_DQS1_AS_GDC1_PWM          1
N#define PORT_DDR_DQS1_AS_CMFOOD            2
N#define PORT_DDR_DQS1_AS_IRQ4              3
N
N#define PORT_DDR_DQS2_AS_GPIO              0
N#define PORT_DDR_DQS2_AS_CMCBCR0           1
N#define PORT_DDR_DQS2_AS_EBIF_AD00         2
N#define PORT_DDR_DQS2_AS_NF_DATA0          3
N#define PORT_DDR_DQS2_AS_IRQ3              4
N#define PORT_DDR_DQS2_AS_PWMOUT04          5
N#define PORT_DDR_DQS2_AS_HSPWM1            6
N
N#define PORT_DDR_DQS3_AS_GPIO              0
N#define PORT_DDR_DQS3_AS_CMCBCR1           1
N#define PORT_DDR_DQS3_AS_EBIF_AD01         2
N#define PORT_DDR_DQS3_AS_NF_DATA1          3
N#define PORT_DDR_DQS3_AS_IRQ2              4
N#define PORT_DDR_DQS3_AS_PWMOUT05          5
N#define PORT_DDR_DQS3_AS_HSPWM1N           6
N
N#define PORT_DDR_DM2_AS_GPIO               0
N#define PORT_DDR_DM2_AS_D0RGB0             1
N#define PORT_DDR_DM2_AS_CMCBCR2            2
N#define PORT_DDR_DM2_AS_EBIF_AD02          3
N#define PORT_DDR_DM2_AS_NF_DATA2           4
N#define PORT_DDR_DM2_AS_PWMOUT06           5
N
N#define PORT_DDR_DM3_AS_GPIO               0
N#define PORT_DDR_DM3_AS_D0RGB1             1
N#define PORT_DDR_DM3_AS_CMCBCR3            2
N#define PORT_DDR_DM3_AS_EBIF_AD03          3
N#define PORT_DDR_DM3_AS_NF_DATA3           4
N#define PORT_DDR_DM3_AS_PWMOUT07           5
N
N#define PORT_DDR_DQ16_AS_GPIO              0
N#define PORT_DDR_DQ16_AS_D0RGB8            1
N#define PORT_DDR_DQ16_AS_CMCBCR4           2
N#define PORT_DDR_DQ16_AS_EBIF_AD04         3
N#define PORT_DDR_DQ16_AS_NF_DATA4          4
N#define PORT_DDR_DQ16_AS_PWMOUT08          5
N
N#define PORT_DDR_DQ17_AS_GPIO              0
N#define PORT_DDR_DQ17_AS_D0RGB9            1
N#define PORT_DDR_DQ17_AS_CMCBCR5           2
N#define PORT_DDR_DQ17_AS_EBIF_AD05         3
N#define PORT_DDR_DQ17_AS_NF_DATA5          4
N#define PORT_DDR_DQ17_AS_PWMOUT09          5
N
N#define PORT_DDR_DQ18_AS_GPIO              0
N#define PORT_DDR_DQ18_AS_D0RGB16           1
N#define PORT_DDR_DQ18_AS_CMCBCR6           2
N#define PORT_DDR_DQ18_AS_EBIF_AD06         3
N#define PORT_DDR_DQ18_AS_NF_DATA6          4
N#define PORT_DDR_DQ18_AS_PWMOUT10          5
N
N#define PORT_DDR_DQ19_AS_GPIO              0
N#define PORT_DDR_DQ19_AS_D0RGB17           1
N#define PORT_DDR_DQ19_AS_CMCBCR7           2
N#define PORT_DDR_DQ19_AS_EBIF_AD07         3
N#define PORT_DDR_DQ19_AS_NF_DATA7          4
N#define PORT_DDR_DQ19_AS_PWMOUT11          5
N
N#define PORT_DDR_DQ20_AS_GPIO              0
N#define PORT_DDR_DQ20_AS_CMCLK             1
N#define PORT_DDR_DQ20_AS_EBIF_ALE          2
N#define PORT_DDR_DQ20_AS_NF_ALE            3
N#define PORT_DDR_DQ20_AS_PWMOUT12          4
N
N#define PORT_DDR_DQ21_AS_GPIO              0
N#define PORT_DDR_DQ21_AS_CMHDISP           1
N#define PORT_DDR_DQ21_AS_EBIF_CS0          2
N#define PORT_DDR_DQ21_AS_NF_CLE            3
N#define PORT_DDR_DQ21_AS_PWMOUT13          4
N
N#define PORT_DDR_DQ22_AS_GPIO              0
N#define PORT_DDR_DQ22_AS_CMHSYNC           1
N#define PORT_DDR_DQ22_AS_EBIF_OE           2
N#define PORT_DDR_DQ22_AS_NF_RE             3
N#define PORT_DDR_DQ22_AS_PWMOUT14          4
N
N#define PORT_DDR_DQ23_AS_GPIO              0
N#define PORT_DDR_DQ23_AS_CMVSYNC           1
N#define PORT_DDR_DQ23_AS_EBIF_WE           2
N#define PORT_DDR_DQ23_AS_NF_WE             3
N#define PORT_DDR_DQ23_AS_PWMOUT15          4
N
N#define PORT_DDR_DQ24_AS_GPIO              0
N#define PORT_DDR_DQ24_AS_CMY0              1
N#define PORT_DDR_DQ24_AS_EBIF_AEX0         2
N#define PORT_DDR_DQ24_AS_NF_BUSYN          3
N#define PORT_DDR_DQ24_AS_PWMOUT16          4
N
N#define PORT_DDR_DQ25_AS_GPIO              0
N#define PORT_DDR_DQ25_AS_CMY1              1
N#define PORT_DDR_DQ25_AS_EBIF_AEX1         2
N#define PORT_DDR_DQ25_AS_NF_CSN            3
N#define PORT_DDR_DQ25_AS_PWMOUT17          4
N
N#define PORT_DDR_DQ26_AS_GPIO              0
N#define PORT_DDR_DQ26_AS_CMY2              1
N#define PORT_DDR_DQ26_AS_EBIF_AEX2         2
N#define PORT_DDR_DQ26_AS_NF_CSN2           3
N#define PORT_DDR_DQ26_AS_PWMOUT18          4
N
N#define PORT_DDR_DQ27_AS_GPIO              0
N#define PORT_DDR_DQ27_AS_CMY3              1
N#define PORT_DDR_DQ27_AS_EBIF_AEX3         2
N#define PORT_DDR_DQ27_AS_PWMOUT19          3
N
N#define PORT_DDR_DQ28_AS_GPIO              0
N#define PORT_DDR_DQ28_AS_CMY4              1
N#define PORT_DDR_DQ28_AS_EBIF_AEX4         2
N#define PORT_DDR_DQ28_AS_ESEI1MISO         3
N#define PORT_DDR_DQ28_AS_PWMOUT20          4
N
N#define PORT_DDR_DQ29_AS_GPIO              0
N#define PORT_DDR_DQ29_AS_CMY5              1
N#define PORT_DDR_DQ29_AS_EBIF_AEX5         2
N#define PORT_DDR_DQ29_AS_ESEI1MOSI         3
N#define PORT_DDR_DQ29_AS_PWMOUT21          4
N
N#define PORT_DDR_DQ30_AS_GPIO              0
N#define PORT_DDR_DQ30_AS_CMY6              1
N#define PORT_DDR_DQ30_RESERVED             2
N#define PORT_DDR_DQ30_AS_ESEI1_SCLK        3
N#define PORT_DDR_DQ30_AS_PWMOUT22          4
N
N#define PORT_DDR_DQ31_AS_GPIO              0
N#define PORT_DDR_DQ31_AS_CMY7              1
N#define PORT_DDR_DQ31_AS_ESEI1SSOI         2
N#define PORT_DDR_DQ31_AS_PWMOUT23          3
N
N#define PORT_QSPI0_SIO0_AS_GPIO            0
N#define PORT_QSPI0_SIO0_AS_QSPI0_SIO0      1
N#define PORT_QSPI0_SIO0_AS_QSPI1_SIO0      2
N#define PORT_QSPI0_SIO0_AS_EBIF_WAITN      3
N#define PORT_QSPI0_SIO0_AS_NF_BUSYN        4
N
N#define PORT_QSPI0_SIO1_AS_GPIO            0
N#define PORT_QSPI0_SIO1_AS_QSPI0_SIO1      1
N#define PORT_QSPI0_SIO1_AS_QSPI1_SIO1      2
N#define PORT_QSPI0_SIO1_AS_EBIF_OE         3
N#define PORT_QSPI0_SIO1_AS_NF_RE           4
N
N#define PORT_QSPI0_SIO2_AS_GPIO            0
N#define PORT_QSPI0_SIO2_AS_QSPI0_SIO2      1
N#define PORT_QSPI0_SIO2_AS_QSPI1_SIO2      2
N#define PORT_QSPI0_SIO2_AS_EBIF_WE         3
N#define PORT_QSPI0_SIO2_AS_NF_WE           4
N
N#define PORT_QSPI0_SIO3_AS_GPIO            0
N#define PORT_QSPI0_SIO3_AS_QSPI0_SIO3      1
N#define PORT_QSPI0_SIO3_AS_QSPI1_SIO3      2
N#define PORT_QSPI0_SIO3_AS_EBIF_ALE        3
N#define PORT_QSPI0_SIO3_AS_NF_ALE          4
N
N#define PORT_QSPI0_CS0_AS_GPIO             0
N#define PORT_QSPI0_CS0_AS_QSPI0_CS0        1
N#define PORT_QSPI0_CS0_AS_QSPI1_CS0        2
N#define PORT_QSPI0_CS0_AS_EBIF_CS0         3
N#define PORT_QSPI0_CS0_AS_NF_CSN           4
N
N#define PORT_QSPI0_SCLK_AS_GPIO            0
N#define PORT_QSPI0_SCLK_AS_QSPI0_SCLK      1
N#define PORT_QSPI0_SCLK_AS_QSPI1_SCLK      2
N#define PORT_QSPI0_SCLK_AS_EBIF_SYSCLK0    3
N#define PORT_QSPI0_SCLK_AS_NF_CLE          4
N
N#define PORT_D0HDISP_AS_GPIO               0
N#define PORT_D0HDISP_AS_D0HDISP            1
N
N#define PORT_D0HSYNC_AS_GPIO               0
N#define PORT_D0HSYNC_AS_D0HSYNC            1
N
N#define PORT_D0VSYNC_AS_GPIO               0
N#define PORT_D0VSYNC_AS_D0VSYNC            1
N
N#define PORT_D0DOTCLK_AS_GPIO              0
N#define PORT_D0DOTCLK_AS_D0DOTCLK          1
N
N#define PORT_D0RGB0_AS_GPIO                0
N#define PORT_D0RGB0_AS_D0RGB0              1
N#define PORT_D0RGB0_AS_GDC0PWM             2
N
N#define PORT_D0RGB1_AS_GPIO                0
N#define PORT_D0RGB1_AS_D0RGB1              1
N
N#define PORT_D0RGB2_AS_GPIO                0
N#define PORT_D0RGB2_AS_D0RGB2              1
N#define PORT_D0RGB2_AS_DSU_TRACED08        2
N
N#define PORT_D0RGB3_AS_GPIO                0
N#define PORT_D0RGB3_AS_D0RGB3              1
N#define PORT_D0RGB3_AS_DSU_TRACED11        2
N
N#define PORT_D0RGB4_AS_GPIO                0
N#define PORT_D0RGB4_AS_D0RGB4              1
N#define PORT_D0RGB4_AS_DSU_TRACECLK        2
N
N#define PORT_D0RGB5_AS_GPIO                0
N#define PORT_D0RGB5_AS_D0RGB5              1
N#define PORT_D0RGB5_AS_DSU_TRACED02        2
N
N#define PORT_D0RGB6_AS_GPIO                0
N#define PORT_D0RGB6_AS_D0RGB6              1
N#define PORT_D0RGB6_AS_DSU_TRACE05         2
N
N#define PORT_D0RGB7_AS_GPIO                0
N#define PORT_D0RGB7_AS_D0RGB7              1
N#define PORT_D0RGB7_AS_DSU_TRACED14        2
N
N#define PORT_D0RGB8_AS_GPIO                0
N#define PORT_D0RGB8_AS_D0RGB8              1
N
N#define PORT_D0RGB9_AS_GPIO                0
N#define PORT_D0RGB9_AS_D0RGB9              1
N
N#define PORT_D0RGB10_AS_GPIO               0
N#define PORT_D0RGB10_AS_D0RGB10            1
N#define PORT_D0RGB10_AS_DSU_TRACED09       2
N
N#define PORT_D0RGB11_AS_GPIO               0
N#define PORT_D0RGB11_AS_D0RGB11            1
N#define PORT_D0RGB11_AS_DSU_TRACED12       2
N
N#define PORT_D0RGB12_AS_GPIO               0
N#define PORT_D0RGB12_AS_D0RGB12            1
N#define PORT_D0RGB12_AS_DSU_TRACED00       2
N
N#define PORT_D0RGB13_AS_GPIO               0
N#define PORT_D0RGB13_AS_D0RGB13            1
N#define PORT_D0RGB13_AS_DSU_TRACED03       2
N
N#define PORT_D0RGB14_AS_GPIO               0
N#define PORT_D0RGB14_AS_D0RGB14            1
N#define PORT_D0RGB14_AS_DSU_TRACED06       2
N
N#define PORT_D0RGB15_AS_TSM_TPC0_GTDO      0
N#define PORT_D0RGB15_AS_D0RGB15            1
N#define PORT_D0RGB15_AS_DSU_TRACED15       2
N#define PORT_D0RGB15_AS_GPIO               3
N
N#define PORT_D0RGB16_AS_GPIO               0
N#define PORT_D0RGB16_AS_D0RGB16            1
N
N#define PORT_D0RGB17_AS_GPIO               0
N#define PORT_D0RGB17_AS_D0RGB17            1
N
N#define PORT_D0RGB18_AS_GPIO               0
N#define PORT_D0RGB18_AS_D0RGB18            1
N#define PORT_D0RGB18_AS_DSU_TRACED10       2
N
N#define PORT_D0RGB19_AS_GPIO               0
N#define PORT_D0RGB19_AS_D0RGB19            1
N#define PORT_D0RGB19_AS_DSU_TRACED13       2
N
N#define PORT_D0RGB20_AS_GPIO               0
N#define PORT_D0RGB20_AS_D0RGB20            1
N#define PORT_D0RGB20_AS_DSU_TRACED01       2
N
N#define PORT_D0RGB21_AS_GPIO               0
N#define PORT_D0RGB21_AS_D0RGB21            1
N#define PORT_D0RGB21_AS_DSU_TRACECTL       2
N
N#define PORT_D0RGB22_AS_GPIO               0
N#define PORT_D0RGB22_AS_D0RGB22            1
N#define PORT_D0RGB22_AS_DSU_TRACED07       2
N
N#define PORT_D0RGB23_AS_GPIO               0
N#define PORT_D0RGB23_AS_D0RGB23            1
N#define PORT_D0RGB23_AS_DSU_TRACED04       2
N
N#define PORT_DOTCLKIN_AS_GPIO              0
N#define PORT_DOTCLKIN_AS_DOTCLKIN          1
N#define PORT_DOTCLKIN_AS_QSPI1_CS1         2
N#define PORT_DOTCLKIN_AS_EBIF_CS1          3
N#define PORT_DOTCLKIN_AS_NF_CSN2           4
N
N#define PORT_PNLGPP0_AS_TSM_GTMS           0
N#define PORT_PNLGPP0_AS_PNLGPP0            1
N#define PORT_PNLGPP0_AS_QSPI1_CS0          2
N#define PORT_PNLGPP0_AS_EBIF_AD08          3
N#define PORT_PNLGPP0_AS_NF_DATA8           4
N#define PORT_PNLGPP0_AS_I2S0SD             5
N#define PORT_PNLGPP0_AS_ESEI0MISO          6
N#define PORT_PNLGPP0_AS_TBIO0              7
N
N#define PORT_PNLGPP1_AS_TSM_GTDI           0
N#define PORT_PNLGPP1_AS_PNLGPP1            1
N#define PORT_PNLGPP1_AS_QSPI1_SIO0         2
N#define PORT_PNLGPP1_AS_EBIF_AD09          3
N#define PORT_PNLGPP1_AS_NF_DATA9           4
N#define PORT_PNLGPP1_AS_I2S0WS             5
N#define PORT_PNLGPP1_AS_ESEI0MOSI          6
N#define PORT_PNLGPP1_AS_TBIO1              7
N
N#define PORT_PNLGPP2_AS_TSM_GTCK           0
N#define PORT_PNLGPP2_AS_PNLGPP2            1
N#define PORT_PNLGPP2_AS_QSPI1_SCLK         2
N#define PORT_PNLGPP2_AS_EBIF_AD10          3
N#define PORT_PNLGPP2_AS_NF_DATA10          4
N#define PORT_PNLGPP2_AS_I2S0CLK            5
N#define PORT_PNLGPP2_AS_ESEI0SCLK          6
N#define PORT_PNLGPP2_AS_TBIO6              7
N
N#define PORT_PNLGPP3_AS_TSM_GTRST          0
N#define PORT_PNLGPP3_AS_PNLGPP3            1
N#define PORT_PNLGPP3_AS_QSPI1_SIO1         2
N#define PORT_PNLGPP3_AS_EBIF_AD11          3
N#define PORT_PNLGPP3_AS_NF_DATA11          4
N#define PORT_PNLGPP3_AS_I2SMCLK            5
N#define PORT_PNLGPP3_AS_ESEI0SSOI          6
N#define PORT_PNLGPP3_AS_TBIO7              4
N
N#define PORT_PNLGPP4_AS_GPIO               0
N#define PORT_PNLGPP4_AS_PNLGPP4            1
N#define PORT_PNLGPP4_AS_QSPI1_SIO2         2
N#define PORT_PNLGPP4_AS_EBIF_AD12          3
N#define PORT_PNLGPP4_AS_NF_DATA12          4
N#define PORT_PNLGPP4_AS_PWMOUT18           5
N
N#define PORT_PNLGPP5_AS_GPIO               0
N#define PORT_PNLGPP5_AS_PNLGPP5            1
N#define PORT_PNLGPP5_AS_QSPI1_SIO3         2
N#define PORT_PNLGPP5_AS_EBIF_AD13          3
N#define PORT_PNLGPP5_AS_NF_DATA13          4
N#define PORT_PNLGPP5_AS_PWMOUT19           5
N
N#define PORT_PNLGPP6_AS_GPIO               0
N#define PORT_PNLGPP6_AS_PNLGPP6            1
N#define PORT_PNLGPP6_AS_GDC0PWM            2
N#define PORT_PNLGPP6_AS_EBIF_AD14          3
N#define PORT_PNLGPP6_AS_NF_DATA14          4
N#define PORT_PNLGPP6_AS_PWMOUT20           5
N
N#define PORT_PNLGPP7_AS_GPIO               0
N#define PORT_PNLGPP7_AS_PNLGPP7            1
N#define PORT_PNLGPP7_AS_GDC1PWM            2
N#define PORT_PNLGPP7_AS_EBIF_AD15          3
N#define PORT_PNLGPP7_AS_NF_DATA15          4
N#define PORT_PNLGPP7_AS_PWMOUT21           5
N
N#define PORT_D1HDISP_AS_GPIO               0
N#define PORT_D1HDISP_AS_D1HDISP            1
N#define PORT_D1HDISP_AS_EBIF_AEX3          2
N
N#define PORT_D1HSYNC_AS_GPIO               0
N#define PORT_D1HSYNC_AS_D1HSYNC            1
N#define PORT_D1HSYNC_AS_EBIF_AEX4          2
N
N#define PORT_D1VSYNC_AS_GPIO               0
N#define PORT_D1VSYNC_AS_D1VSYNC            1
N#define PORT_D1VSYNC_AS_EBIF_AEX5          2
N#define PORT_D1VSYNC_AS_DMA_REQ            3
N#define PORT_D1VSYNC_AS_DSU_TRACED08       4
N
N#define PORT_D1DOTCLK_AS_GPIO              0
N#define PORT_D1DOTCLK_AS_D1DOTCLK          1
N#define PORT_D1DOTCLK_AS_DMA_ACK           2
N#define PORT_D1DOTCLK_AS_DSU_TRACED11      3
N
N#define PORT_D1RGB0_AS_GPIO                0
N#define PORT_D1RGB0_AS_D1RGB0              1
N#define PORT_D1RGB0_AS_GDC1PWM             2
N#define PORT_D1RGB0_AS_EBIF_ALE            3
N#define PORT_D1RGB0_AS_EBIF_AEX0           4
N#define PORT_D1RGB0_AS_NF_BUSYN            5
N#define PORT_D1RGB0_AS_HSPWM1              6
N#define PORT_D1RGB0_AS_DSU_TRACECLK        7
N
N#define PORT_D1RGB1_AS_GPIO                0
N#define PORT_D1RGB1_AS_D1RGB1              1
N#define PORT_D1RGB1_AS_EBIF_CS0            2
N#define PORT_D1RGB1_AS_EBIF_AEX1           3
N#define PORT_D1RGB1_AS_NF_CSN              4
N#define PORT_D1RGB1_AS_PWMOUT11            5
N#define PORT_D1RGB1_AS_HSPWM1N             6
N#define PORT_D1RGB1_AS_DSU_TRACED02        7
N
N#define PORT_D1RGB2_AS_GPIO                0
N#define PORT_D1RGB2_AS_D1RGB2              1
N#define PORT_D1RGB2_AS_RESERVED            2
N#define PORT_D1RGB2_AS_NF_ALE              3
N#define PORT_D1RGB2_AS_DSU_TRACED05        4
N
N#define PORT_D1RGB3_AS_GPIO                0
N#define PORT_D1RGB3_AS_D1RGB3              1
N#define PORT_D1RGB3_AS_EBIF_OE             2
N#define PORT_D1RGB3_AS_NF_CLE              3
N#define PORT_D1RGB3_AS_DSU_TRACED14        4
N
N#define PORT_D1RGB4_AS_GPIO                0
N#define PORT_D1RGB4_AS_D1RGB4              1
N#define PORT_D1RGB4_AS_EBIF_WE             2
N#define PORT_D1RGB4_AS_NF_WE               3
N
N#define PORT_D1RGB5_AS_GPIO                0
N#define PORT_D1RGB5_AS_D1RGB5              1
N#define PORT_D1RGB5_AS_EBIF_AD00           2
N#define PORT_D1RGB5_AS_NF_RE               3
N
N#define PORT_D1RGB6_AS_GPIO                0
N#define PORT_D1RGB6_AS_D1RGB6              1
N#define PORT_D1RGB6_AS_EBIF_AD01           2
N#define PORT_D1RGB6_AS_NF_DATA0            3
N#define PORT_D1RGB6_AS_DSU_TRACED09        4
N
N#define PORT_D1RGB7_AS_GPIO                0
N#define PORT_D1RGB7_AS_D1RGB7              1
N#define PORT_D1RGB7_AS_EBIF_AD02           2
N#define PORT_D1RGB7_AS_NF_DATA1            3
N#define PORT_D1RGB7_AS_DSU_TRACED12        4
N
N#define PORT_D1RGB8_AS_GPIO                0
N#define PORT_D1RGB8_AS_D1RGB8              1
N#define PORT_D1RGB8_AS_EBIF_AD03           2
N#define PORT_D1RGB8_AS_EBIF_AEX2           3
N#define PORT_D1RGB8_AS_NFDATA2             4
N#define PORT_D1RGB8_AS_HSPWM2              5
N#define PORT_D1RGB8_AS_DSU_TRACED00        6
N
N#define PORT_D1RGB9_AS_GPIO                0
N#define PORT_D1RGB9_AS_D1RGB9              1
N#define PORT_D1RGB9_AS_EBIF_AD04           2
N#define PORT_D1RGB9_AS_EBIF_AEX3           3
N#define PORT_D1RGB9_AS_NF_DATA3            4
N#define PORT_D1RGB9_AS_PWMOUT12            5
N#define PORT_D1RGB9_AS_HSPWM2N             6
N#define PORT_D1RGB9_AS_DSU_TRACED03        7
N
N#define PORT_D1RGB10_AS_GPIO               0
N#define PORT_D1RGB10_AS_D1RGB10            1
N#define PORT_D1RGB10_AS_EBIF_AD05          2
N#define PORT_D1RGB10_AS_NF_DATA4           3
N#define PORT_D1RGB10_AS_DSU_TRACED06       4
N
N#define PORT_D1RGB11_AS_GPIO               0
N#define PORT_D1RGB11_AS_D1RGB11            1
N#define PORT_D1RGB11_AS_EBIF_AD06          2
N#define PORT_D1RGB11_AS_NF_DATA5           3
N#define PORT_D1RGB11_AS_DSU_TRACED15       4
N
N#define PORT_D1RGB12_AS_GPIO               0
N#define PORT_D1RGB12_AS_D1RGB12            1
N#define PORT_D1RGB12_AS_EBIF_AD07          2
N#define PORT_D1RGB12_AS_NF_DATA6           3
N
N#define PORT_D1RGB13_AS_GPIO               0
N#define PORT_D1RGB13_AS_D1RGB13            1
N#define PORT_D1RGB13_AS_EBIF_AD08          2
N#define PORT_D1RGB13_AS_NF_DATA7           3
N
N#define PORT_D1RGB14_AS_GPIO               0
N#define PORT_D1RGB14_AS_D1RGB14            1
N#define PORT_D1RGB14_AS_EBIF_AD09          2
N#define PORT_D1RGB14_AS_NF_DATA8           3
N#define PORT_D1RGB14_AS_DSU_TRACED10       4
N
N#define PORT_D1RGB15_AS_GPIO               0
N#define PORT_D1RGB15_AS_D1RGB15            1
N#define PORT_D1RGB15_AS_EBIF_AD10          2
N#define PORT_D1RGB15_AS_NF_DATA9           3
N#define PORT_D1RGB15_AS_DSU_TRACED13       4
N
N#define PORT_D1RGB16_AS_GPIO               0
N#define PORT_D1RGB16_AS_D1RGB16            1
N#define PORT_D1RGB16_AS_EBIF_AD11          2
N#define PORT_D1RGB16_AS_EBIF_AEX4          3
N#define PORT_D1RGB16_AS_NF_DATA10          4
N#define PORT_D1RGB16_AS_HSPWM3             5
N#define PORT_D1RGB16_AS_DSU_TRACED01       6
N
N#define PORT_D1RGB17_AS_GPIO               0
N#define PORT_D1RGB17_AS_D1RGB17            1
N#define PORT_D1RGB17_AS_EBIF_AD12          2
N#define PORT_D1RGB17_AS_EBIF_AEX5          3
N#define PORT_D1RGB17_AS_NF_DATA11          4
N#define PORT_D1RGB17_AS_PWMOUT13           5
N#define PORT_D1RGB17_AS_HSPWM3N            6
N#define PORT_D1RGB17_AS_DSU_TRACETL        7
N
N#define PORT_D1RGB18_AS_GPIO               0
N#define PORT_D1RGB18_AS_D1RGB18            1
N#define PORT_D1RGB18_AS_EBIF_AD13          2
N#define PORT_D1RGB18_AS_NF_DATA12          3
N#define PORT_D1RGB18_AS_DSU_TRACED07       4
N
N#define PORT_D1RGB19_AS_GPIO               0
N#define PORT_D1RGB19_AS_D1RGB19            1
N#define PORT_D1RGB19_AS_EBIF_AD14          2
N#define PORT_D1RGB19_AS_NF_DATA13          3
N#define PORT_D1RGB19_AS_DSU_TRACED04       4
N
N#define PORT_D1RGB20_AS_GPIO               0
N#define PORT_D1RGB20_AS_D1RGB20            1
N#define PORT_D1RGB20_AS_EBIF_AD15          2
N#define PORT_D1RGB20_AS_NF_DATA14          3
N
N#define PORT_D1RGB21_AS_GPIO               0
N#define PORT_D1RGB21_AS_D1RGB21            1
N#define PORT_D1RGB21_AS_EBIF_AEX0          2
N#define PORT_D1RGB21_AS_NF_DATA15          3
N
N#define PORT_D1RGB22_AS_GPIO               0
N#define PORT_D1RGB22_AS_D1RGB22            1
N#define PORT_D1RGB22_AS_EBIF_AEX1          2
N#define PORT_D1RGB22_AS_NF_CSN2            3
N
N#define PORT_D1RGB23_AS_GPIO               0
N#define PORT_D1RGB23_AS_D1RGB23            1
N#define PORT_D1RGB23_AS_EBIF_AEX2          2
N
N#define PORT_CMCBCR0_AS_CMCBCR0            0
N#define PORT_CMCBCR0_AS_EBIF_AD08          1
N#define PORT_CMCBCR0_AS_PWMOUT01           2
N#define PORT_CMCBCR0_AS_GPIO               3
N
N#define PORT_CMCBCR1_AS_CMCBCR1            0
N#define PORT_CMCBCR1_AS_EBIF_AD09          1
N#define PORT_CMCBCR1_AS_NF_CSN2            2
N#define PORT_CMCBCR1_AS_PWMOUT02           3
N#define PORT_CMCBCR1_AS_GPIO               4
N
N#define PORT_CMCBCR2_AS_CMCBCR2            0
N#define PORT_CMCBCR2_AS_EBIF_AD10          1
N#define PORT_CMCBCR2_AS_NF_BUSYN           2
N#define PORT_CMCBCR2_AS_PWMOUT03           3
N#define PORT_CMCBCR2_AS_GPIO               4
N
N#define PORT_CMCBCR3_AS_CMCBCR3            0
N#define PORT_CMCBCR3_AS_EBIF_AD11          1
N#define PORT_CMCBCR3_AS_NF_CSN             2
N#define PORT_CMCBCR3_AS_PWMOUT04           3
N#define PORT_CMCBCR3_AS_GPIO               4
N
N#define PORT_CMCBCR4_AS_CMCBCR4            0
N#define PORT_CMCBCR4_AS_EBIF_AD12          1
N#define PORT_CMCBCR4_AS_NF_ALE             2
N#define PORT_CMCBCR4_AS_PWMOUT05           3
N#define PORT_CMCBCR4_AS_GPIO               4
N
N#define PORT_CMCBCR5_AS_CMCBR5             0
N#define PORT_CMCBCR5_AS_EBIF_AD13          1
N#define PORT_CMCBCR5_AS_NF_CLE             2
N#define PORT_CMCBCR5_AS_PWMOUT06           3
N#define PORT_CMCBCR5_AS_GPIO               4
N
N#define PORT_CMCBCR6_AS_CMCBCR6            0
N#define PORT_CMCBCR6_AS_EBIF_AD14          1
N#define PORT_CMCBCR6_AS_NF_WE              2
N#define PORT_CMCBCR6_AS_PWMOUT07           3
N#define PORT_CMCBCR6_AS_GPIO               4
N
N#define PORT_CMCBCR7_AS_CMCBCR7            0
N#define PORT_CMCBCR7_AS_EBIF_AD15          1
N#define PORT_CMCBCR7_AS_NF_RE              2
N#define PORT_CMCBCR7_AS_PWMOUT08           3
N#define PORT_CMCBCR7_AS_GPIO               4
N
N#define PORT_CMCLK_AS_CMCLK                0
N#define PORT_CMCLK_AS_EBIF_ALE             1
N#define PORT_CMCLK_AS_PWMOUT09             2
N#define PORT_CMCLK_AS_GPIO                 3
N
N#define PORT_CMFOOD_AS_CMFOOD              0
N#define PORT_CMFOOD_AS_EBIF_CS0            1
N#define PORT_CMFOOD_AS_PWMOUT10            2
N#define PORT_CMFOOD_AS_GPIO                3
N
N#define PORT_CMHDISP_AS_CMHDISP            0
N#define PORT_CMHDISP_AS_RESERVED           1
N#define PORT_CMHDISP_AS_PWMOUT11           2
N#define PORT_CMHDISP_AS_GPIO               3
N
N#define PORT_CMHSYNC_AS_CMHSYNC            0
N#define PORT_CMHSYNC_AS_EBIF_OE            1
N#define PORT_CMHSYNC_AS_PWMOUT12           2
N#define PORT_CMHSYNC_AS_GPIO               3
N
N#define PORT_CMVSYNC_AS_CMVSYNC            0
N#define PORT_CMVSYNC_AS_EBIF_WE            1
N#define PORT_CMVSYNC_AS_PWMOUT13           2
N#define PORT_CMVSYNC_AS_GPIO               3
N
N#define PORT_CMY0_AS_CMY0                  0
N#define PORT_CMY0_AS_EBIF_AEX0             1
N#define PORT_CMY0_AS_NF_DATA8              2
N#define PORT_CMY0_AS_PWMOUT14              3
N#define PORT_CMY0_AS_GPIO                  4
N
N#define PORT_CMY1_AS_CMY1                  0
N#define PORT_CMY1_AS_EBIF_AEX1             1
N#define PORT_CMY1_AS_NF_DATA9              2
N#define PORT_CMY1_AS_PWMOUT15              3
N#define PORT_CMY1_AS_GPIO                  4
N
N#define PORT_CMY2_AS_CMY2                  0
N#define PORT_CMY2_AS_EBIF_AEX2             1
N#define PORT_CMY2_AS_NF_DATA10             2
N#define PORT_CMY2_AS_PWMOUT16              3
N#define PORT_CMY2_AS_GPIO                  4
N
N#define PORT_CMY3_AS_CMY3                  0
N#define PORT_CMY3_AS_EBIF_AEX3             1
N#define PORT_CMY3_AS_NF_DATA11             2
N#define PORT_CMY3_AS_PWMOUT17              3
N#define PORT_CMY3_AS_GPIO                  4
N
N#define PORT_CMY4_AS_CMY4                  0
N#define PORT_CMY4_AS_EBIF_AEX4             1
N#define PORT_CMY4_AS_NF_DATA12             2
N#define PORT_CMY4_AS_PWMOUT18              3
N#define PORT_CMY4_AS_GPIO                  4
N
N#define PORT_CMY5_AS_CMY5                  0
N#define PORT_CMY5_AS_EBIF_AEX5             1
N#define PORT_CMY5_AS_NF_DATA13             2
N#define PORT_CMY5_AS_PWMOUT19              3
N#define PORT_CMY5_AS_GPIO                  4
N
N#define PORT_CMY6_AS_CMY6                  0
N#define PORT_CMY6_AS_EBIF_CS1              1
N#define PORT_CMY6_AS_NF_DATA14             2
N#define PORT_CMY6_AS_DMA_REQ               3
N#define PORT_CMY6_AS_PWMOUT20              4
N#define PORT_CMY6_AS_GPIO                  5
N
N#define PORT_CMY7_AS_CMY7                  0
N#define PORT_CMY7_AS_NF_DATA15             1
N#define PORT_CMY7_AS_DMA_ACK               2
N#define PORT_CMY7_AS_PWMOUT21              3
N#define PORT_CMY7_AS_GPIO                  4
N
N#define PORT_CMRGB0_AS_CMRGB0              0
N#define PORT_CMRGB0_AS_EBIF_AD00           1
N#define PORT_CMRGB0_AS_EBIF_AD00S          2
N#define PORT_CMRGB0_AS_NF_DATA0            3
N#define PORT_CMRGB0_AS_NF_DATA0S           4
N#define PORT_CMRGB0_AS_IRQ2                5
N#define PORT_CMRGB0_AS_ESEI1MISO           6
N#define PORT_CMRGB0_AS_GPIO                7
N
N#define PORT_CMRGB1_AS_CMRGB1              0
N#define PORT_CMRGB1_AS_EBIF_AD01           1
N#define PORT_CMRGB1_AS_EBIF_AD01S          2
N#define PORT_CMRGB1_AS_NF_DATA1            3
N#define PORT_CMRGB1_AS_NF_DATA1S           4
N#define PORT_CMRGB1_AS_IRQ3                5
N#define PORT_CMRGB1_AS_ESEI1MOSI           6
N#define PORT_CMRGB1_AS_GPIO                7
N
N#define PORT_CMRGB2_AS_CMRGB2              0
N#define PORT_CMRGB2_AS_EBIF_AD02           1
N#define PORT_CMRGB2_AS_EBIF_AD02S          2
N#define PORT_CMRGB2_AS_NF_DATA2            3
N#define PORT_CMRGB2_AS_NF_DATA2S           4
N#define PORT_CMRGB2_AS_IRQ4                5
N#define PORT_CMRGB2_AS_ESEI1SCLK           6
N#define PORT_CMRGB2_AS_GPIO                7
N
N#define PORT_CMRGB3_AS_CMRGB3              0
N#define PORT_CMRGB3_AS_EBIF_AD03           1
N#define PORT_CMRGB3_AS_EBIF_AD03S          2
N#define PORT_CMRGB3_AS_NF_DATA3            3
N#define PORT_CMRGB3_AS_NF_DATA3S           4
N#define PORT_CMRGB3_AS_IRQ5                5
N#define PORT_CMRGB3_AS_ESEI1SSOI           6
N#define PORT_CMRGB3_AS_GPIO                7
N
N#define PORT_CMRGB4_AS_CMRGB4              0
N#define PORT_CMRGB4_AS_EBIF_AD04           1
N#define PORT_CMRGB4_AS_EBIF_AD04S          2
N#define PORT_CMRGB4_AS_NF_DATA4            3
N#define PORT_CMRGB4_AS_NF_DATA4S           4
N#define PORT_CMRGB4_AS_IRQ0                5
N#define PORT_CMRGB4_AS_UART1RX             6
N#define PORT_CMRGB4_AS_GPIO                7
N
N#define PORT_CMRGB5_AS_CMRGB5              0
N#define PORT_CMRGB5_AS_EBIF_AD05           1
N#define PORT_CMRGB5_AS_EBIF_AD05S          2
N#define PORT_CMRGB5_AS_NF_DATA5            3
N#define PORT_CMRGB5_AS_NF_DATA5S           4
N#define PORT_CMRGB5_AS_IRQ1                5
N#define PORT_CMRGB5_AS_UART1TX             6
N#define PORT_CMRGB5_AS_GPIO                7
N
N#define PORT_CMRGB6_AS_CMRGB6              0
N#define PORT_CMRGB6_AS_EBIF_AD06           1
N#define PORT_CMRGB6_AS_EBIF_AD06S          2
N#define PORT_CMRGB6_AS_NF_DATA6            3
N#define PORT_CMRGB6_AS_NF_DATA6S           4
N#define PORT_CMRGB6_AS_CANRX2              5
N#define PORT_CMRGB6_AS_PWMOUT22            6
N#define PORT_CMRGB6_AS_GPIO                7
N
N#define PORT_CMRGB7_AS_CMRGB7              0
N#define PORT_CMRGB7_AS_EBIF_AD07           1
N#define PORT_CMRGB7_AS_EBIF_AD07S          2
N#define PORT_CMRGB7_AS_NF_DATA7            3
N#define PORT_CMRGB7_AS_NF_DATA7S           4
N#define PORT_CMRGB7_AS_CANTX2              5
N#define PORT_CMRGB7_AS_PWMOUT23            6
N#define PORT_CMRGB7_AS_GPIO                7
N
N#define PORT_I2CCLK_AS_GPIO                0
N#define PORT_I2CCLK_AS_DOTCLKIN            1
N#define PORT_I2CCLK_AS_UART1RX             2
N#define PORT_I2CCLK_AS_I2CCLK              3
N
N#define PORT_I2CDATA_AS_GPIO               0
N#define PORT_I2CDATA_AS_UART1TX            1
N#define PORT_I2CDATA_AS_I2CDATA            2
N
N#define PORT_CANRX0_AS_GPIO                0
N#define PORT_CANRX0_AS_DMA_REQ             1
N#define PORT_CANRX0_AS_CANRX0              2
N#define PORT_CANRX0_AS_HSPWM2              3
N
N#define PORT_CANTX0_AS_GPIO                0
N#define PORT_CANTX0_AS_DMA_ACK             1
N#define PORT_CANTX0_AS_CANTX0              2
N#define PORT_CANTX0_AS_HSPWM2N             3
N
N#define PORT_CANRX1_AS_GPIO                0
N#define PORT_CANRX1_AS_UART0RX             1
N#define PORT_CANRX1_AS_CANRX1              2
N#define PORT_CANRX1_AS_PWMOUT17            3
N
N#define PORT_CANTX1_AS_GPIO                0
N#define PORT_CANTX1_AS_UART0TX             1
N#define PORT_CANTX1_AS_CANTX1              2
N#define PORT_CANTX1_AS_PWMOUT18            3
N
N#define PORT_ESEI0MISO_AS_GPIO             0
N#define PORT_ESEI0MISO_AS_ESEI0MISO        1
N#define PORT_ESEI0MISO_AS_TBIO2            2
N
N#define PORT_ESEI0MOSI_AS_GPIO             0
N#define PORT_ESEI0MOSI_AS_ESEI0MOSI        1
N#define PORT_ESEI0MOSI_AS_TBIO3            2
N
N#define PORT_ESEI0SCLK_AS_GPIO             0
N#define PORT_ESEI0SCLK_AS_IRQ0             1
N#define PORT_ESEI0SCLK_AS_ESEI0CLK         2
N#define PORT_ESEI0SCLK_AS_TBIO8            3
N
N#define PORT_ESEI0SSOI_AS_GPIO             0
N#define PORT_ESEI0SSOI_AS_IRQ1             1
N#define PORT_ESEI0SSOI_AS_ESEI0SSOI        2
N#define PORT_ESEI0SSOI_AS_PWMOUT19         3
N#define PORT_ESEI0SSOI_AS_TBIO9            4
N
N#define PORT_I2S0CLK_AS_GPIO               0
N#define PORT_I2S0CLK_AS_IRQ2               1
N#define PORT_I2S0CLK_AS_I2S0CLK            2
N#define PORT_I2S0CLK_AS_ESEI1MISO          3
N#define PORT_I2S0CLK_AS_PWMOUT20           4
N#define PORT_I2S0CLK_AS_TBIO0              5
N
N#define PORT_I2S0WS_AS_GPIO                0
N#define PORT_I2S0WS_AS_IRQ3                1
N#define PORT_I2S0WS_AS_I2S0WS              2
N#define PORT_I2S0WS_AS_ESEI1MOSI           3
N#define PORT_I2S0WS_AS_PWMOUT21            4
N#define PORT_I2S0WS_AS_TBIO1               5
N
N#define PORT_I2S0SD_AS_GPIO                0
N#define PORT_I2S0SD_AS_IRQ4                1
N#define PORT_I2S0SD_AS_I2S0SD              2
N#define PORT_I2S0SD_AS_ESEI1SCLK           3
N#define PORT_I2S0SD_AS_PWMOUT22            4
N#define PORT_I2S0SD_AS_TBIO6               5
N
N#define PORT_I2SMCLK_AS_GPIO               0
N#define PORT_I2SMCLK_AS_I2SMCLK            1
N#define PORT_I2SMCLK_AS_ESEI1SSOI          2
N#define PORT_I2SMCLK_AS_PWMOUT23           3
N#define PORT_I2SMCLK_AS_TBIO7              4
N
N#define PORT_PWMOUT00_AS_GPIO              0
N#define PORT_PWMOUT00_AS_PWMOUT0           1
N
N#define PORT_HSPWM0_AS_GPIO                0
N#define PORT_HSPWM0_AS_GDC0PWM             1
N#define PORT_HSPWM0_AS_IRQ2                2
N#define PORT_HSPWM0_AS_PWMOUT01            3
N#define PORT_HSPWM0_AS_HSPWM0              4
N
N#define PORT_HSPWM0N_AS_GPIO               0
N#define PORT_HSPWM0N_AS_I2S1CLK            1
N#define PORT_HSPWM0N_AS_PWMOUT02           2
N#define PORT_HSPWM0N_AS_HSPWM0N            3
N
N#define PORT_HSPWM1_AS_GPIO                0
N#define PORT_HSPWM1_AS_GDC1PWM             1
N#define PORT_HSPWM1_AS_I2S1WS              2
N#define PORT_HSPWM1_AS_CANRX2              3
N#define PORT_HSPWM1_AS_PWMOUT03            4
N#define PORT_HSPWM1_AS_HSPWM1              5
N
N#define PORT_HSPWM1N_AS_GPIO               0
N#define PORT_HSPWM1N_AS_I2S1SD             1
N#define PORT_HSPWM1N_AS_CANTX2             2
N#define PORT_HSPWM1N_AS_PWMOUT04           3
N#define PORT_HSPWM1N_AS_HSPWM1N            4
N
N#define PORT_UART0RX_AS_GPIO               0
N#define PORT_UART0RX_AS_UART0RX            1
N#define PORT_UART0RX_AS_PWMOUT05           2
N
N#define PORT_UART0TX_AS_GPIO               0
N#define PORT_UART0TX_AS_UART0TX            1
N#define PORT_UART0TX_AS_PWMOUT06           2
N
N#define PORT_ADC_IN0_AS_ADC_IN0            0
N#define PORT_ADC_IN0_AS_IRQ1               1
N#define PORT_ADC_IN0_AS_GPIO               2
N
N#define PORT_ADC_IN1_AS_ADC_IN1            0
N#define PORT_ADC_IN1_AS_IRQ0               1
N#define PORT_ADC_IN1_AS_GPIO               2
N
N#define PORT_ADC_IN2_AS_ADC_IN2            0
N#define PORT_ADC_IN2_AS_IRQ5               1
N#define PORT_ADC_IN2_AS_GPIO               2
N
N#define PORT_ADC_IN3_AS_ADC_IN3            0
N#define PORT_ADC_IN3_AS_IRQ4               1
N#define PORT_ADC_IN3_AS_GPIO               2
N
N#define PORT_ADC_IN4_AS_ADC_IN4            0
N#define PORT_ADC_IN4_AS_IRQ3               1
N#define PORT_ADC_IN4_AS_GPIO               2
N
N#define PORT_ADC_IN5_AS_ADC_IN5            0
N#define PORT_ADC_IN5_AS_IRQ2               1
N#define PORT_ADC_IN5_AS_GPIO               2
N                                    
N#define PORT_ADC_IN6_AS_ADC_IN6            0
N#define PORT_ADC_IN6_AS_IRQ1               1
N#define PORT_ADC_IN6_AS_GPIO               2
N                                    
N#define PORT_ADC_IN7_AS_ADC_IN7            0
N#define PORT_ADC_IN7_AS_IRQ0               1
N#define PORT_ADC_IN7_AS_GPIO               2
N
N#define PORT_SC0_C0_LEFT_AS_SC0_C0_LEFT    0
N#define PORT_SC0_C0_LEFT_AS_PWMOUT11       1
N#define PORT_SC0_C0_LEFT_AS_GPIO           2
N
N#define PORT_SC0_C0_RIGHT_AS_SC0_C0_RIGHT  0
N#define PORT_SC0_C0_RIGHT_AS_PWMOUT10      1
N#define PORT_SC0_C0_RIGHT_AS_GPIO          2
N
N#define PORT_SC0_C1_LEFT_AS_SC0_C1_LEFT    0
N#define PORT_SC0_C1_LEFT_AS_PWMOUT09       1
N#define PORT_SC0_C1_LEFT_AS_GPIO           2
N
N#define PORT_SC0_C1_RIGHT_AS_SC0_C1_RIGHT  0
N#define PORT_SC0_C1_RIGHT_AS_PWMOUT08      1
N#define PORT_SC0_C1_RIGHT_AS_GPIO          2
N
N#define PORT_SC1_C0_LEFT_AS_SC1_C0_LEFT    0
N#define PORT_SC1_C0_LEFT_AS_PWMOUT07       1
N#define PORT_SC1_C0_LEFT_AS_GPIO           2
N
N#define PORT_SC1_C0_RIGHT_AS_SC1_C0_RIGHT  0
N#define PORT_SC1_C0_RIGHT_AS_PWMOUT06      1
N#define PORT_SC1_C0_RIGHT_AS_GPIO          2
N
N#define PORT_SC1_C1_LEFT_AS_SC1_C1_LEFT    0
N#define PORT_SC1_C1_LEFT_AS_PWMOUT05       1
N#define PORT_SC1_C1_LEFT_AS_GPIO           2
N
N#define PORT_SC1_C1_RIGHT_AS_SC1_C1_RIGHT  0
N#define PORT_SC1_C1_RIGHT_AS_PWMOUT04      1
N#define PORT_SC1_C1_RIGHT_AS_GPIO          2
N
N#define PORT_SC2_C0_LEFT_AS_SC2_C0_LEFT    0
N#define PORT_SC2_C0_LEFT_AS_PWMOUT03       1
N#define PORT_SC2_C0_LEFT_AS_GPIO           2
N
N#define PORT_SC2_C0_RIGHT_AS_SC2_C0_RIGHT  0
N#define PORT_SC2_C0_RIGHT_AS_PWMOUT02      1
N#define PORT_SC2_C0_RIGHT_AS_GPIO          2
N
N#define PORT_SC2_C1_LEFT_AS_SC2_C1_LEFT    0
N#define PORT_SC2_C1_LEFT_AS_IRQ5           1
N#define PORT_SC2_C1_LEFT_AS_PWMOUT01       2
N#define PORT_SC2_C1_LEFT_AS_GPIO           3
N
N#define PORT_SC2_C1_RIGHT_AS_SC2_C1_RIGHT  0
N#define PORT_SC2_C1_RIGHT_AS_IRQ4          1
N#define PORT_SC2_C1_RIGHT_AS_PWMOUT00      2
N#define PORT_SC2_C1_RIGHT_AS_GPIO          3
N
N#define PORT_SC3_C0_LEFT_AS_SC3_C0_LEFT    0
N#define PORT_SC3_C0_LEFT_AS_IRQ3           1
N#define PORT_SC3_C0_LEFT_AS_PWMOUT23       2
N#define PORT_SC3_C0_LEFT_AS_TBIO2          3
N#define PORT_SC3_C0_LEFT_AS_GPIO           4
N
N#define PORT_SC3_C0_RIGHT_AS_SC3_C0_RIGHT  0
N#define PORT_SC3_C0_RIGHT_AS_IRQ2          1
N#define PORT_SC3_C0_RIGHT_AS_PWMOUT22      2
N#define PORT_SC3_C0_RIGHT_AS_TBIO3         3
N#define PORT_SC3_C0_RIGHT_AS_GPIO          4
N
N#define PORT_SC3_C1_LEFT_AS_SC3_C1_LEFT    0
N#define PORT_SC3_C1_LEFT_AS_IRQ1           1
N#define PORT_SC3_C1_LEFT_AS_PWMOUT21       2
N#define PORT_SC3_C1_LEFT_AS_TBIO8          3
N#define PORT_SC3_C1_LEFT_AS_GPIO           4
N
N#define PORT_SC3_C1_RIGHT_AS_SC3_C1_RIGHT  0
N#define PORT_SC3_C1_RIGHT_AS_IRQ0          1
N#define PORT_SC3_C1_RIGHT_AS_PWMOUT20      2
N#define PORT_SC3_C1_RIGHT_AS_TBIO9         3
N#define PORT_SC3_C1_RIGHT_AS_GPIO          4
N
N#define PORT_SC4_C0_LEFT_AS_SC4_C0_LEFT    0
N#define PORT_SC4_C0_LEFT_AS_PWMOUT19       1
N#define PORT_SC4_C0_LEFT_AS_GPIO           2
N
N#define PORT_SC4_C0_RIGHT_AS_SC4_C0_RIGHT  0
N#define PORT_SC4_C0_RIGHT_AS_PWMOUT18      1
N#define PORT_SC4_C0_RIGHT_AS_GPIO          2
N
N#define PORT_SC4_C1_LEFT_AS_SC4_C1_LEFT    0
N#define PORT_SC4_C1_LEFT_AS_PWMOUT17       1
N#define PORT_SC4_C1_LEFT_AS_GPIO           2
N
N#define PORT_SC4_C1_RIGHT_AS_SC4_C1_RIGHT  0
N#define PORT_SC4_C1_RIGHT_AS_PWMOUT16      1
N#define PORT_SC4_C1_RIGHT_AS_GPIO          2
N
N/**********************************************
N*               Enumerations                  *
N**********************************************/
N
N/* List of all pins */
Ntypedef enum tag_portpin_e
N{
N    PORT_DDR_DQ0 = 0,
N    PORT_DDR_DQ1,
N    PORT_DDR_DQ2,
N    PORT_DDR_DQ3,
N    PORT_DDR_DQ4,
N    PORT_DDR_DQ5,
N    PORT_DDR_DQ6,
N    PORT_DDR_DQ7,
N    PORT_DDR_DQ8,
N    PORT_DDR_DQ9,
N    PORT_DDR_DQ10,
N    PORT_DDR_DQ11,
N    PORT_DDR_DQ12,
N    PORT_DDR_DQ13,
N    PORT_DDR_DQ14,
N    PORT_DDR_DQ15,
N    PORT_DDR_DM0,
N    PORT_DDR_DM1,
N    PORT_DDR_WE,
N    PORT_DDR_RAS,
N    PORT_DDR_CAS,
N    PORT_DDR_CS,
N    PORT_DDR_CKE,
N    PORT_DDR_CK,
N    PORT_DDR_CKN,
N    PORT_DDR_BA0,
N    PORT_DDR_BA1,
N    PORT_DDR_A0,
N    PORT_DDR_A1,
N    PORT_DDR_A2,
N    PORT_DDR_A3,
N    PORT_DDR_A4,
N    PORT_DDR_A5,
N    PORT_DDR_A6,
N    PORT_DDR_A7,
N    PORT_DDR_A8,
N    PORT_DDR_A9,
N    PORT_DDR_A10,
N    PORT_DDR_A11,
N    PORT_DDR_A12,
N    PORT_DDR_A13,
N    PORT_DDR_DQS0,
N    PORT_DDR_DQS1,
N    PORT_DUMMY_0,
N    PORT_DUMMY_1,
N    PORT_DUMMY_2,
N    PORT_DUMMY_3,
N    PORT_DUMMY_4,
N    PORT_DDR_DQS2,
N    PORT_DDR_DQS3,
N    PORT_DDR_DM2,
N    PORT_DDR_DM3,
N    PORT_DDR_DQ16,
N    PORT_DDR_DQ17,
N    PORT_DDR_DQ18,
N    PORT_DDR_DQ19,
N    PORT_DDR_DQ20,
N    PORT_DDR_DQ21,
N    PORT_DDR_DQ22,
N    PORT_DDR_DQ23,
N    PORT_DDR_DQ24,
N    PORT_DDR_DQ25,
N    PORT_DDR_DQ26,
N    PORT_DDR_DQ27,
N    PORT_DDR_DQ28,
N    PORT_DDR_DQ29,
N    PORT_DDR_DQ30,
N    PORT_DDR_DQ31,
N    PORT_DUMMY_5,
N    PORT_DUMMY_6,
N    PORT_DUMMY_7,
N    PORT_DUMMY_8,
N    PORT_DUMMY_9,
N    PORT_DUMMY_10,
N    PORT_DUMMY_11,
N    PORT_DUMMY_12,
N    PORT_DUMMY_13,
N    PORT_DUMMY_14,
N    PORT_DUMMY_15,
N    PORT_DUMMY_16,
N    PORT_QSPI0_SIO0,
N    PORT_QSPI0_SIO1,
N    PORT_QSPI0_SIO2,
N    PORT_QSPI0_SIO3,
N    PORT_QSPI0_CS0,
N    PORT_QSPI0_SCLK,
N    PORT_DUMMY_17,
N    PORT_DUMMY_18,
N    PORT_DUMMY_19,
N    PORT_DUMMY_20,
N    PORT_DUMMY_21,
N    PORT_DUMMY_22,
N    PORT_DUMMY_23,
N    PORT_DUMMY_24,
N    PORT_DUMMY_25,
N    PORT_DUMMY_26,
N    PORT_D0HDISP,
N    PORT_D0HSYNC,
N    PORT_D0VSYNC,
N    PORT_D0DOTCLK,
N    PORT_D0RGB0,
N    PORT_D0RGB1,
N    PORT_D0RGB2,
N    PORT_D0RGB3,
N    PORT_D0RGB4,
N    PORT_D0RGB5,
N    PORT_D0RGB6,
N    PORT_D0RGB7,
N    PORT_D0RGB8,
N    PORT_D0RGB9,
N    PORT_D0RGB10,
N    PORT_D0RGB11,
N    PORT_D0RGB12,
N    PORT_D0RGB13,
N    PORT_D0RGB14,
N    PORT_D0RGB15,
N    PORT_D0RGB16,
N    PORT_D0RGB17,
N    PORT_D0RGB18,
N    PORT_D0RGB19,
N    PORT_D0RGB20,
N    PORT_D0RGB21,
N    PORT_D0RGB22,
N    PORT_D0RGB23,
N    PORT_DUMMY_27,
N    PORT_DUMMY_28,
N    PORT_DUMMY_29,
N    PORT_DUMMY_30,
N    PORT_DUMMY_31,
N    PORT_DUMMY_32,
N    PORT_DUMMY_33,
N    PORT_DUMMY_34,
N    PORT_DUMMY_35,
N    PORT_DUMMY_36,
N    PORT_DUMMY_37,
N    PORT_DUMMY_38,
N    PORT_DOTCLKIN,
N    PORT_DUMMY_39,
N    PORT_PNLGPP0,
N    PORT_PNLGPP1,
N    PORT_PNLGPP2,
N    PORT_PNLGPP3,
N    PORT_PNLGPP4,
N    PORT_PNLGPP5,
N    PORT_PNLGPP6,
N    PORT_PNLGPP7,
N    PORT_DUMMY_40,
N    PORT_DUMMY_41,
N    PORT_DUMMY_42,
N    PORT_DUMMY_43,
N    PORT_DUMMY_44,
N    PORT_DUMMY_45,
N    PORT_D1HDISP,
N    PORT_D1HSYNC,
N    PORT_D1VSYNC,
N    PORT_D1DOTCLK,
N    PORT_D1RGB0,
N    PORT_D1RGB1,
N    PORT_D1RGB2,
N    PORT_D1RGB3,
N    PORT_D1RGB4,
N    PORT_D1RGB5,
N    PORT_D1RGB6,
N    PORT_D1RGB7,
N    PORT_D1RGB8,
N    PORT_D1RGB9,
N    PORT_D1RGB10,
N    PORT_D1RGB11,
N    PORT_D1RGB12,
N    PORT_D1RGB13,
N    PORT_D1RGB14,
N    PORT_D1RGB15,
N    PORT_D1RGB16,
N    PORT_D1RGB17,
N    PORT_D1RGB18,
N    PORT_D1RGB19,
N    PORT_D1RGB20,
N    PORT_D1RGB21,
N    PORT_D1RGB22,
N    PORT_D1RGB23,
N    PORT_DUMMY_46,
N    PORT_DUMMY_47,
N    PORT_DUMMY_48,
N    PORT_DUMMY_49,
N    PORT_DUMMY_50,
N    PORT_DUMMY_51,
N    PORT_DUMMY_52,
N    PORT_DUMMY_53,
N    PORT_DUMMY_54,
N    PORT_DUMMY_55,
N    PORT_DUMMY_56,
N    PORT_DUMMY_57,
N    PORT_CMCBCR0,
N    PORT_CMCBCR1,
N    PORT_CMCBCR2,
N    PORT_CMCBCR3,
N    PORT_CMCBCR4,
N    PORT_CMCBCR5,
N    PORT_CMCBCR6,
N    PORT_CMCBCR7,
N    PORT_CMCLK,
N    PORT_DUMMY_58,
N    PORT_CMFOOD,
N    PORT_CMHDISP,
N    PORT_CMHSYNC,
N    PORT_CMVSYNC,
N    PORT_CMY0,        
N    PORT_CMY1,        
N    PORT_CMY2,        
N    PORT_CMY3,        
N    PORT_CMY4,        
N    PORT_CMY5,        
N    PORT_CMY6,        
N    PORT_CMY7,        
N    PORT_CMRGB0,        
N    PORT_CMRGB1,        
N    PORT_CMRGB2,        
N    PORT_CMRGB3,        
N    PORT_CMRGB4,        
N    PORT_CMRGB5,        
N    PORT_CMRGB6,        
N    PORT_CMRGB7,        
N    PORT_DUMMY_59,
N    PORT_DUMMY_60,
N    PORT_DUMMY_61,
N    PORT_DUMMY_62,
N    PORT_DUMMY_63,
N    PORT_DUMMY_64,
N    PORT_DUMMY_65,
N    PORT_DUMMY_66,
N    PORT_DUMMY_67,
N    PORT_DUMMY_68,
N    PORT_DUMMY_69,
N    PORT_DUMMY_70,
N    PORT_DUMMY_71,
N    PORT_DUMMY_72,
N    PORT_DUMMY_73,
N    PORT_DUMMY_74,
N    PORT_DUMMY_75,
N    PORT_DUMMY_76,
N    PORT_I2CCLK,
N    PORT_I2CDATA,
N    PORT_CANRX0,
N    PORT_CANTX0,
N    PORT_CANRX1,
N    PORT_CANTX1,
N    PORT_MLBDAT_IO,
N    PORT_MLBSIG_IO,
N    PORT_MLBCLK,
N    PORT_DUMMY_77,
N    PORT_ESEI0MISO,
N    PORT_ESEI0MOSI,
N    PORT_ESEI0SCLK,
N    PORT_ESEI0SSOI,
N    PORT_I2S0CLK,
N    PORT_I2S0WS,
N    PORT_I2S0SD,
N    PORT_I2SMCLK,
N    PORT_PWMOUT00,
N    PORT_DUMMY_78,
N    PORT_HSPWM0,
N    PORT_HSPWM0N,
N    PORT_HSPWM1,
N    PORT_HSPWM1N,
N    PORT_UART0RX,
N    PORT_UART0TX,
N    PORT_DUMMY_79,
N    PORT_DUMMY_80,
N    PORT_DUMMY_81,
N    PORT_DUMMY_82,
N    PORT_DUMMY_83,
N    PORT_DUMMY_84,
N    PORT_SIP_QSPI_SIO0,
N    PORT_SIP_QSPI_SIO1,
N    PORT_SIP_QSPI_SIO2,
N    PORT_SIP_QSPI_SIO3,
N    PORT_SIP_QSPI_CS,
N    PORT_SIP_QSPI_SCLK,
N    PORT_DUMMY_85,
N    PORT_DUMMY_86,
N    PORT_NMI,
N    PORT_RESETN,
N    PORT_DSU_JTAG_SEL,
N    PORT_DSU_GTCK,
N    PORT_DSU_GTDI,
N    PORT_DSU_GTMS,
N    PORT_DSU_GTRST,
N    PORT_DSU_TPC0_GTDO,
N    PORT_DUMMY_87,
N    PORT_DUMMY_88,
N    PORT_DUMMY_89,
N    PORT_DUMMY_90,
N    PORT_DUMMY_91,
N    PORT_DUMMY_92,
N    PORT_DUMMY_93,
N    PORT_DUMMY_94,
N    PORT_ADC_IN0,
N    PORT_ADC_IN1,
N    PORT_ADC_IN2,
N    PORT_ADC_IN3,
N    PORT_ADC_IN4,
N    PORT_ADC_IN5,
N    PORT_ADC_IN6,
N    PORT_ADC_IN7,
N    PORT_ADC_IN8,
N    PORT_ADC_IN9,
N    PORT_ADC_IN10,
N    PORT_ADC_IN11,
N    PORT_ADC_IN12,
N    PORT_ADC_IN13,
N    PORT_DUMMY_95,
N    PORT_DUMMY_96,
N    PORT_DUMMY_97,
N    PORT_DUMMY_98,
N    PORT_DUMMY_99,
N    PORT_DUMMY_100,
N    PORT_DUMMY_101,
N    PORT_DUMMY_102,
N    PORT_DUMMY_103,
N    PORT_DUMMY_104,
N    PORT_SC0_C0_LEFT,
N    PORT_SC0_C0_RIGHT,
N    PORT_SC0_C1_LEFT,
N    PORT_SC0_C1_RIGHT,
N    PORT_SC1_C0_LEFT,
N    PORT_SC1_C0_RIGHT,
N    PORT_SC1_C1_LEFT,
N    PORT_SC1_C1_RIGHT,
N    PORT_SC2_C0_LEFT,
N    PORT_SC2_C0_RIGHT,
N    PORT_SC2_C1_LEFT,
N    PORT_SC2_C1_RIGHT,
N    PORT_SC3_C0_LEFT,
N    PORT_SC3_C0_RIGHT,
N    PORT_SC3_C1_LEFT,
N    PORT_SC3_C1_RIGHT,
N    PORT_SC4_C0_LEFT,
N    PORT_SC4_C0_RIGHT,
N    PORT_SC4_C1_LEFT,
N    PORT_SC4_C1_RIGHT
N} gpio_portpin_e;
N
N/* Enable/disable */
Ntypedef enum tag_gpio_en_e
N{
N    GPIO_DISABLE = 0x0,                       /* Disable */
N    GPIO_ENABLE  = 0x1                        /* Enable */
N} gpio_en_e;
N
N/* Output resistance */
Ntypedef enum tag_gpio_output_resistance_e
N{
N    GPIO_OUTPUT_RESISTANCE_25  = 0x0,         /* Output_resistance 25 Ohm */
N    GPIO_OUTPUT_RESISTANCE_50  = 0x1,         /* Output_resistance 50 Ohm */
N    GPIO_OUTPUT_RESISTANCE_75  = 0x2,         /* Output_resistance 75 Ohm */
N    GPIO_OUTPUT_RESISTANCE_150 = 0x3          /* Output_resistance 150 Ohm */
N} gpio_output_resistance_e;
N
N/* SMC macro */
Ntypedef enum tag_gpio_smcmacro_e
N{
N    GPIO_SMC_MACRO_0 = 0x0,                   /* SMC macro 0 */
N    GPIO_SMC_MACRO_1 = 0x1,                   /* SMC macro 1 */
N    GPIO_SMC_MACRO_2 = 0x2,                   /* SMC macro 2 */
N    GPIO_SMC_MACRO_3 = 0x3,                   /* SMC macro 3 */
N    GPIO_SMC_MACRO_4 = 0x4                    /* SMC macro 4 */
N} gpio_smcmacro_e;
N
N/* Memory configuration */
Ntypedef enum tag_gpio_mem_config_e
N{
N    GPIO_MEM_CONFIG_NO_SDRAM = 0x0,           /* no SDRAM -> GPIO functionality */
N    GPIO_MEM_CONFIG_LPDDR_32 = 0x1,           /* LPDDR 32 bit */
N    GPIO_MEM_CONFIG_SDRAM_32 = 0x2,           /* SDRAM 32 bit */
N    GPIO_MEM_CONFIG_LPDDR_16 = 0x3            /* LPDDR 16 bit */
N} gpio_mem_config_e;
N
N/* Direction */
Ntypedef enum tag_gpio_direction_e
N{
N    GPIO_OUTPUT = 0x0,                        /* Output */
N    GPIO_INPUT  = 0x1                         /* Input */
N} gpio_direction_e;
N
N/* GPIO state */
Ntypedef enum tag_gpio_state_e
N{
N    GPIO_LOW  = 0x0,                          /* Low */
N    GPIO_HIGH = 0x1                           /* High */
N} gpio_state_e;
N
N/****************************************************************************/
N
N
N/**********************************************
N*                 Structures                  *
N**********************************************/
N
N
N/*********************************************/
N
N
N/**********************************************
N*        Exported function prototypes         *
N**********************************************/
N
N/****************************************************************************
N *
N * Function:      vGPIO_GetVersion
N *
N * Purpose:       Retrieve pointers to module and header revision and tag string
N *
N * Inputs:        none
N *
N * Outputs:       pau8ModuleRevision - pointer to module revision string
N *                pau8ModuleTag      - pointer to module tag string
N *                pau8HeaderRevision - pointer to header revision string
N *                pau8HeaderTag      - pointer to header tag string
N *                pau8IORevision     - pointer to IO header revision string
N *                pau8IOTag          - pointer to IO header tag string
N *
N * Return Values: void
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nvoid vGPIO_GetVersion(uint8_t** pau8ModuleRevision, uint8_t** pau8ModuleTag,
N                      uint8_t** pau8HeaderRevision, uint8_t** pau8HeaderTag,
N                      uint8_t** pau8IORevision, uint8_t** pau8IOTag);
N
N/****************************************************************************
N *
N * Function:      i32GPIO_EnablePullUp
N *
N * Purpose:       Enable/disable pull-up
N *
N * Inputs:        ePin    Pin type
N *                eEn     Enable/disable
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32GPIO_EnablePullUp(gpio_portpin_e ePin, gpio_en_e eEn);
N
N/****************************************************************************
N *
N * Function:      i32GPIO_EnablePullDown
N *
N * Purpose:       Enable/disable pull-down
N *
N * Inputs:        ePin    Pin type
N *                eEn     Enable/disable
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32GPIO_EnablePullDown(gpio_portpin_e ePin, gpio_en_e eEn);
N
N/****************************************************************************
N *
N * Function:      i32GPIO_EnableSchmittTrigger
N *
N * Purpose:       Enable/disable schmitt trigger
N *
N * Inputs:        ePin    Pin type
N *                eEn     Enable/disable
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32GPIO_EnableSchmittTrigger(gpio_portpin_e ePin, gpio_en_e eEn);
N
N/****************************************************************************
N *
N * Function:      i32GPIO_SetOutputResistance
N *
N * Purpose:       Set output resistance
N *
N * Inputs:        ePin                  Pin type
N *                eOutputResistance     Output resistance
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32GPIO_SetOutputResistance(gpio_portpin_e ePin, gpio_output_resistance_e eOutputResistance);
N
N/****************************************************************************
N *
N * Function:      i32GPIO_EnableLatchFunction
N *
N * Purpose:       Enable/disable latch function
N *
N * Inputs:        ePin    Pin type
N *                eEn     Enable/disable
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32GPIO_EnableLatchFunction(gpio_portpin_e ePin, gpio_en_e eEn);
N
N/****************************************************************************
N *
N * Function:      i32GPIO_EnableSMCMacro
N *
N * Purpose:       Enable/disable SMC macro
N *
N * Inputs:        eSMCMacro    SMC macro
N *                eEn          Enable/disable
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32GPIO_EnableSMCMacro(gpio_smcmacro_e eSMCMacro, gpio_en_e eEn);
N
N/****************************************************************************
N *
N * Function:      i32GPIO_SetPinFunction
N *
N * Purpose:       Set pin function
N *
N * Inputs:        ePin             Pin type
N *                u8PinFunction    Pin function
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32GPIO_SetPinFunction(gpio_portpin_e ePin, uint8_t u8PinFunction);
N
N/****************************************************************************
N *
N * Function:      i32GPIO_SetPinDirection
N *
N * Purpose:       Set pin direction
N *
N * Inputs:        ePin             port pin no.
N *                ePinDirection    pin direction
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32GPIO_SetPinDirection(gpio_portpin_e ePin, gpio_direction_e ePinDirection);
N
N/****************************************************************************
N *
N * Function:      i32GPIO_SetPinState
N *
N * Purpose:       Set pin state
N *
N * Inputs:        ePin         port pin no.
N *                ePinState    pin state
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32GPIO_SetPinState(gpio_portpin_e ePin, gpio_state_e ePinState);
N
N/****************************************************************************
N *
N * Function:      i32GPIO_GetPinState
N *
N * Purpose:       Set pin state
N *
N * Inputs:        ePin         port pin no.
N *
N * Outputs:       ePinState    pin state
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32GPIO_GetPinState(gpio_portpin_e ePin, gpio_state_e * ePinState);
N
N/****************************************************************************
N *
N * Function:      i32GPIO_SelectMemoryInterfaceConfiguration
N *
N * Purpose:       Set memory interface configuration
N *
N * Inputs:        eMemConfig    Memory interface configuration
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32GPIO_SelectMemoryInterfaceConfiguration(gpio_mem_config_e eMemConfig);
N
N/****************************************************************************/
N
N
N#endif /* GPIO_H */
N
N/****************************************************************************/
N
N
N/***********************  BEGIN of DISCLAIMER   *****************************
N
N- TOSHIBA is continually working to improve the quality and reliability of
N  its products.
N  Nevertheless, semiconductor devices in general can malfunction or fail
N  due to their inherent electrical sensitivity and vulnerability to physical
N  stress. It is the responsibility of the buyer, when utilizing TOSHIBA
N  products, to comply with the standards of safety in making a safe design
N  for the entire system, and to avoid situations in which a malfunction or
N  failure of such TOSHIBA products could cause loss of human life,
N  bodily injury or damage to property.
N
N  In developing your designs, please ensure that TOSHIBA products are used
N  within specified operating ranges as set forth in the most recent TOSHIBA
N  products specifications. Also, please keep in mind the precautions and
N  conditions set forth in the “Handling Guide for Semiconductor Devices, or
N  TOSHIBA Semiconductor Reliability Handbook etc..
N
N- The Toshiba products listed in this document are intended for usage in
N  general electronics applications (computer, personal equipment,
N  office equipment, measuring equipment,industrial robotics, domestic
N  appliances, etc.). These Toshiba products are neither intended nor
N  warranted for usage in equipment that requires extraordinarily high quality
N  and/or reliability or a malfunction or failure of which may cause loss
N  of human life or bodily injury (“Unintended Usage).
N  Unintended Usage include atomic energy control instruments, airplane or
N  spaceship instruments, transportation instruments, traffic signal
N  instruments, combustion control instruments, medical instruments,
N  all types of safety devices, etc..
N  Unintended Usage of Toshiba products listed in this document shall be made
N  at the customer’s own risk.
N
N- Toshiba assumes no liability for any damage or losses (including but not
N  limited to, loss of business profit,business interruption, loss of business
N  information,and other pecuniary losses) occurring from the use of,
N  or inability to use, this product.
N
N- The products described in this document are subject to the foreign exchange
N  and foreign trade laws.
N
N- The products described in this document contain components made in the
N  United States and subject to export control of the U.S. authorities.
N  Diversion contrary to the U.S. law is prohibited.
N
N- The information contained herein is presented only as a guide for the
N  applications of our products.
N  No responsibility is assumed by TOSHIBA CORPORATION for any infringements
N  of intellectual property or other rights of the third parties which may
N  result from its use.
N  No license is granted by implication or otherwise under any intellectual
N  property or other rights of TOSHIBA CORPORATION or others.
N
N- The information contained herein is subject to change without notice.
N
N****************************  END of DISCLAIMER ****************************/
N
L 8 "..\..\src\mydef.h" 2
N
Ntypedef enum model_e_index
N{
N	POWER_ON_LOGO_INDEX_ee = 0x01,
N	MAIN_SCREEN_INDEX_ee,
N	WAKE_UP_SCREEN_INDEX_ee,
N	POWER_DOWN_INDEX_ee,
N	MOTOR_BATTERY_INFO_INDEX_ee,
N
N	PRNDS_INDEX_ee = 0X11,
N	READY_INDEX_ee,
N	SMALLLIGHT_INDEX_ee,
N	LED_ON_OFF_LEFT_INDEX_ee,
N	LED_ON_OFF_RIGHT_INDEX_ee,
N	F_FOGLAMP_INDEX_ee,
N	A_FOGLAMP_INDEX_ee,
N	HIGHBEAM_INDEX_ee,
N	DIPPEDHEADLIGHT_INDEX_ee,
N	SAFETYBELT_INDEX_ee,
N	AIRBAG_INDEX_ee,
N	ASB_INDEX_ee,
N	BRAKEFLUID_INDEX_ee,
N	PARKING_INDEX_ee,
N	MOTORERR_INDEX_ee,
N	MOTOROT_INDEX_ee,
N	MOTORSPEED_INDEX_ee,
N	POWERBATTERY_INDEX_ee,
N	SOC_INDEX_ee,
N	CHARGE_INDEX_ee,
N	CHARGPLUG_INDEX_ee,
N	DOOR_INDEX_ee,
N	DCDC_INDEX_ee,
N	POWERBATTERYCUT_INDEX_ee,
N	SYSTEMERR_INDEX_ee,
N	EPS_INDEX_ee,
N	PARKING_ERR_INDEX_ee,
N	CARLOCK_INDEX_ee,
N	ERR_WORD_INDEX_ee,
N	INSULATIONERR_INDEX_ee,
N	DOOR_1_OPEN_INDEX_ee,
N	DOOR_2_OPEN_INDEX_ee,
N	ERR_RED_INDEX_ee,
N	ERR_YELLOW_INDEX_ee,
N	BL_ADJ_LEVEL_INDEX_ee,
N	ICON_TOTAL_NUMBER_ee,
N
N    NEEDLE_SPEED_INDEX_ee = 0X41,
N    ROTATE_SPEED_INDEX_ee,
N    MOTOR_POWER_INDEX_ee,
N    TOTAL_VOLTAGE_INDEX_ee,
N	TOTAL_CURRENT_INDEX_ee,
N	SOC_NUMBER_INDEX_ee,
N	BATTERY_VOLTAGE_INDEX_ee,
N	BATTERY_LIFE_INDEX_ee,
N	TOTAL_DISTANCE_INDEX_ee,
N	TRIP_DISTANCE_INDEX_ee,
N	TORQUE_NUMBER_INDEX_ee,
N	MOTOR_TNUMBER_INDEX_ee,
N	CONTROL_TNUMBER_INDEX_ee,
N	BATTERY_MAX_VOLTAGE_INDEX_ee,
N	BATTERY_MIN_VOLTAGE_INDEX_ee,
N	BATTERY_DROPOUT_V_INDEX_ee,
N	BATTERY_DROPOUT_T_INDEX_ee,
N	CHARGE_TIME_INDEX_ee,
N	
N	BATTERY_MAX_T_INDEX_ee,
N	BATTERY_MIN_T_INDEX_ee,
N	CHARGE_TIME_M_INDEX_ee,
N	NEEDLE_ROTATE_INDEX_ee,
N	NEEDLE_KPAA_INDEX_ee,
N	NEEDLE_KPAB_INDEX_ee,
N	NEEDLE_SOC_INDEX_ee,
N	NEEDLE_VOL_INDEX_ee,
N
N	ALPHA_DATA_INDEX_ee,
N	
N	TYPE3_TOTAL_NUMBER_ee,
N	
N}model_index_et;
N
N/**********************************************Êý¾ÝÀàÏÔÊ¾ÅäÖÃ,ÐèÒªÏÔÊ¾µÄÈ¥µôÆÁ±Î**************************************************/
N
N#define _NEEDLE_SPEED_ENABLE      //NEEDLE_SPEED_INDEX_ee
N//#define _SPEED_NUMBER_ENABLE
N
N//#define _ROTATE_SPEED_ENABLE      //ROTATE_SPEED_INDEX_ee,
N#define _NEEDLE_ROTATE_ENABLE      //NEEDLE_ROTATE_INDEX_ee,
N
N
N//#define _MOTOR_POWER_ENABLE       //MOTOR_POWER_INDEX_ee,
N//#define _TOTAL_VOLTAGE_ENABLE     //TOTAL_VOLTAGE_INDEX_ee,
N//#define _TOTAL_CURRENT_ENABLE       //TOTAL_CURRENT_INDEX_ee,
N
N//#define _SOC_NUMBER_ENABLE          //SOC_NUMBER_INDEX_ee,
N#define _NEEDLE_SOC_ENABLE      //NEEDLE_SOC_INDEX_ee,
N
N//#define _BATTERY_VOLTAGE_ENABLE       //BATTERY_VOLTAGE_INDEX_ee,
N#define _NEEDLE_VOL_ENABLE         //NEEDLE_VOL_INDEX_ee,
N
N
N//#define _BATTERY_LIFE_ENABLE      //BATTERY_LIFE_INDEX_ee,
N//#define _TOTAL_DISTANCE_ENABLE      //TOTAL_DISTANCE_INDEX_ee,
N//#define _TRIP_DISTANCE_ENABLE      //TRIP_DISTANCE_INDEX_ee,
N//#define _TORQUE_NUMBER_ENABLE      //TORQUE_NUMBER_INDEX_ee,
N//#define _MOTOR_TNUMBER_ENABLE      //MOTOR_TNUMBER_INDEX_ee,
N//#define _CONTROL_TNUMBER_ENABLE      //CONTROL_TNUMBER_INDEX_ee,
N//#define _BATTERY_MAX_VOLTAGE_ENABLE      //BATTERY_MAX_VOLTAGE_INDEX_ee,
N//#define _BATTERY_MIN_VOLTAGE_ENABLE      //BATTERY_MIN_VOLTAGE_INDEX_ee,
N//#define _BATTERY_DROPOUT_V_ENABLE      //BATTERY_DROPOUT_V_INDEX_ee,
N//#define _BATTERY_DROPOUT_T_ENABLE      //BATTERY_DROPOUT_T_INDEX_ee,
N//#define _CHARGE_TIME_ENABLE      //CHARGE_TIME_INDEX_ee,
N//#define _BATTERY_MAX_T_ENABLE      //BATTERY_MAX_T_INDEX_ee,
N//#define _BATTERY_MIN_T_ENABLE      //BATTERY_MIN_T_INDEX_ee,
N//#define _CHARGE_TIME_M_ENABLE      //CHARGE_TIME_M_INDEX_ee,
N
N
N#define _NEEDLE_KPAA_ENABLE      //NEEDLE_KPAA_INDEX_ee
N#define _NEEDLE_KPAB_ENABLE      //NEEDLE_KPAB_INDEX_ee
N
N
N/**********************************************Í¼±êÀàÏÔÊ¾ÅäÖÃ**************************************************/
N
N#define	PRNDS_CF			(0) 
N#define	READY_CF 			(0) 
N#define	SMALLLIGHT_CF		(0) 
N#define	LED_ON_OFF_LEFT_CF	(1) 
N#define	LED_ON_OFF_RIGHT_CF	(1) 
N#define	F_FOGLAMP_CF		(1) 
N#define	A_FOGLAMP_CF		(1) 
N#define	HIGHBEAM_CF			(1) 
N#define	DIPPEDHEADLIGHT_CF	(1) 
N#define	SAFETYBELT_CF		(1) 
N#define	AIRBAG_CF			(0) 
N#define	ASB_CF				(1) 
N#define	BRAKEFLUID_CF		(1) 
N#define	PARKING_CF			(1) 
N#define	MOTORERR_CF			(1) 
N#define	MOTOROT_CF			(0) 
N#define	MOTORSPEED_CF		(0) 
N#define	POWERBATTERY_CF		(1) 
N#define	SOC_CF				(1) 
N#define	CHARGE_CF			(1) 
N#define	CHARGPLUG_CF		(1) 
N#define	DOOR_CF				(0) 
N#define	DCDC_CF				(1) 
N#define	POWERBATTERYCUT_CF	(0) 
N#define	SYSTEMERR_CF		(0) 
N#define	EPS_CF				(0) 
N#define	PARKING_ERR_CF		(0) 
N#define	CARLOCK_CF			(0) 
N#define	ERR_WORD_CF			(0) 
N#define	INSULATIONERR_CF	(0) 
N#define	DOOR_1_OPEN_CF		(1) 
N#define	DOOR_2_OPEN_CF		(1) 
N#define	ERR_RED_CF			(1) 
N#define	ERR_YELLOW_CF		(1) 
N#define BL_ADJ_LEVEL_CF		(1)
N
N
N#define ICON_OFF_SHOW	(0)
N/************************************************±³¹â¿ØÖÆ²¿·Ö************/
N#define BL_ON_GP_STAT	(1)
N#define BL_EN_PIN		PORT_PNLGPP6
N
N#define BLADJ_ON_GP_STAT	(1)
N#define BL_ADJ_PIN		PORT_PNLGPP5
N
N#define PANEL_ON_GP_STAT	(1)
N#define PANEL_PIN		PORT_PNLGPP7
N
N//#define BL_OFF_ADC0_PIN		PORT_ADC_IN0
N
N#define BL_ADJ_PWM_LEVEL_PARAM	(1171)	
N
N
N
N
N
N
Ntypedef struct model_type1
N{
N	uint8_t u8screenIndex;
N}cmd_type1_t;
N
Ntypedef struct model_type2
N{
N	uint8_t u8modelIndex;
N	uint8_t u8status;
N}cmd_type2_t;
N
N
N
N#define MAX_DATA_LEN	(4)
Ntypedef struct model_type3
N{
N	uint8_t u8modelIndex;
N	uint8_t u8dataLen;
N	uint8_t u8data[MAX_DATA_LEN];
X	uint8_t u8data[(4)];
N	uint8_t u8flag;
N}cmd_type3_t;
N
N
Ntypedef union 
N{
N	cmd_type1_t stCmdType1;
N	cmd_type2_t stCmdType2;
N	cmd_type3_t stCmdType3;
N}model_parameters_ut;
N
Ntypedef struct 
N{
N	model_parameters_ut utmodel;
N	uint8_t u8typex;
N}model_parameters_st;
N
N
N
N
N#define CODE_HEAD	(0XAA)
N#define CODE_END	(0XDD)
N#define CODE_LEN	(0X05)
N
N#define CODE_TYPE1	(0X01)
N#define CODE_TYPE2	(0X02)
N#define CODE_TYPE3	(0X03)
N
N#define CODE_TYPE1_LEN	(0X05)
N#define CODE_TYPE2_LEN	(0X06)
N#define CODE_TYPE3_LEN	(0X07)
N
N
N
N
N
Ntypedef struct 
N{
N	uint32_t u32data;
N	uint8_t u8dp;
N}all_data_st;
N
N
N
N#define TYPE2_NUMBER_BASE	(0X11)
N#define TYPE2_NUMBER	(ICON_TOTAL_NUMBER_ee - TYPE2_NUMBER_BASE)
N
N#define TYPE3_NUMBER_BASE	(0X41)
N#define TYPE3_NUMBER	(TYPE3_TOTAL_NUMBER_ee - TYPE3_NUMBER_BASE)
N
Ntypedef struct model_data
N{
N	uint8_t u8type1Data;
N	uint8_t u8type2DataTable[TYPE2_NUMBER];
X	uint8_t u8type2DataTable[(ICON_TOTAL_NUMBER_ee - (0X11))];
N	all_data_st sttype3DataTable[TYPE3_NUMBER];	
X	all_data_st sttype3DataTable[(TYPE3_TOTAL_NUMBER_ee - (0X41))];	
N}model_data_st;
N
N
Ntypedef void(*vRunFun_t)(void);
N#define FUNCTION_NUMBER	(28)   //º¯ÊýÖ¸ÕëÊý×éµÄÔªËØ¸öÊý
N#define ACK_CONNECT 	(0X55)
N#define POWER_ON_LOGO	(1)   //¿ª»ú½çÃæÐòºÅ
N#define MAIN_SCREEN	(2)   //Ö÷½çÃæÐòºÅ
N#define WAKE_UP_SCREEN	(3)
N#define POWER_DOWN_SCREEN  (4)
N#define MOTOR_BATTERY_INFO_SCREEN	(5)
N/**********************timer****************/
N
N#define TIMERCOMPLX_NUMBER(n)   (n * 75 * (1000 / 64))   //ms
N
N/*******************SPEED NEEDLE**************************/
Ntypedef struct
N{
N	float32_t f32rota_angle;
N	float32_t f32CurrentDAngle;
N	float32_t f32StepAngle;
N}needle_show_st;
N
N
N
N
N#define INIT_ANGLE	(-115)
N#define SPEED_LEVEL	(10)
N#define MAX_STEP	(5)
N#define SPEED_PARAM	(0.61)
N#define SPEED_NUMBER_X	(613)
N#define SPEED_NUMBER_Y	(142)
N
N
N#define INIT_ANGLE_ROTATE	(-115)
N#define SPEED_LEVEL_ROTATE	(10)
N#define MAX_STEP_ROTATE		(5)
N#define SPEED_PARAM_ROTATE	(34.78)
N
N#define INIT_ANGLE_SOC	(-130)
N#define SPEED_LEVEL_SOC	(10)
N#define MAX_STEP_SOC	(5)
N#define SPEED_PARAM_SOC	(1.2)
N
N#define INIT_ANGLE_KPA	(-125)
N#define SPEED_LEVEL_KPA	(10)
N#define MAX_STEP_KPA	(5)
N#define SPEED_PARAM_KPA	(0.14)   //125  71
N
N#define INIT_ANGLE_KPB	(124)
N#define SPEED_LEVEL_KPB	(10)
N#define MAX_STEP_KPB	(5)
N#define SPEED_PARAM_KPB	(0.14)   //124   70
N
N#define INIT_ANGLE_V	(129)
N#define SPEED_LEVEL_V	(10)
N#define MAX_STEP_V	(5)
N#define SPEED_PARAM_V	(0.2)
N
N
N
N/*********************************************************/
N
N/***************************batpro level*************************/
N
Ntypedef struct
N{
N	uint16_t u16Startx;
N	uint16_t u16Starty;
N	uint8_t u8MaxLevel;
N	uint8_t u8CurrentLevel;
N}DiyBar_st;
N
N
Ntypedef enum
N{
N	FONT2418_ee,
N	FONT1115_ee,
N	FONT0816_ee,
N}font_et;
N
Ntypedef union
N{
N	gf_image_st *pstimage_char;
N	uint16_t u16data;
N}battery_message_ut;
N
Ntypedef struct
N{
N	battery_message_ut utdata;
N	uint8_t u8flag;
N	uint8_t u8num;
N}battery_show_st;
N/************************************************************/
N
N
N//#define _AT_RUN
N
N
N/*****************************************************************/
N
Nextern uint16_t u16TimerCount;    //Ã»10ms¼ÓÒ»£¬×î´ó10000
Nextern model_data_st gModeData;   //ËùÓÐ¶ÔÏó¹²Ïí
Nextern uint16_t u16Type2XYTable[][2]; 
Nextern uint16_t u16Type3XYTable[][2];
Nextern void vInitAllData(void);
Nextern gf_image_st* stIconTable[][2];
Nextern void vInitIconTable(void);
Nextern DiyBar_st stBatTable[];
Nextern vRunFun_t gRunFunTable[];
Nextern uint8_t u8IconConfigTable[];
Nextern uint16_t u16Timer1SFlag;
Nextern uint16_t u16TimerAlpha;
N#endif
N
N
L 36 "..\..\Pictures\LedOffLeft.c" 2
N
N
N#if defined(__GHS__) || defined(__ghs__)
X#if 0L || 0L
S#pragma ghs section rodata = ".ROMgraphics"
S#define ALIGNED
N#endif /* defined(__GHS__) || defined(__ghs__) */
N
N#if defined(_DIAB_TOOL)
X#if 0L
S#pragma section .rodata ".ROMgraphics"
S/* fixme: specify alignment */
S#define ALIGNED
N#endif /* defined(_DIAB_TOOL) */
N
N#if defined(__arm__) && defined(__ARMCC_VERSION)
X#if 1L && 1L
N#pragma arm section rodata = ".ROMgraphics"
N#define ALIGNED __align(8)
N#endif /* defined(__arm__) && defined(__ARMCC_VERSION) */
N
N#if defined(__GHS__) || defined(__ghs__)
X#if 0L || 0L
S#pragma alignvar(8)
N#endif /* defined(__GHS__) || defined(__ghs__) */
N
N#if (ICON_OFF_SHOW == 1)
X#if ((0) == 1)
S
SALIGNED const uint32_t u32_LedOffLeft[LEDOFFLEFT_SIZE] = {
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xD2D2D22E, 0xBCBCBC2E, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xD3D3D341, 0xD4D4D4EE, 
S0xBFBFBF30, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xD6D6D619, 
S0xDBDBDBFD, 0xE1E1E1FF, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0xCBCBCB41, 0xD8D8D8FA, 0xE1E1E1FF, 0xD7D7D7F9, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0xCCCCCC3C, 0xDBDBDBFE, 0xE1E1E1FF, 0xE1E1E1FF, 0xD8D8D8F9, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0xCBCBCB4F, 0xDBDBDBFD, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD8D8D8FA, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0xC5C5C561, 0xDFDFDFFF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xD8D8D8FA, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xCBCBCB6D, 0xE0E0E0FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD8D8D8FA, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xCDCDCD77, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD8D8D8FA, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xCECECE93, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD8D8D8FA, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xD1D1D198, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xD8D8D8FA, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0xCDCDCDAA, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD8D8D8F9, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0xCFCFCFB5, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD7D7D7F9, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0xCCCCCCBA, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xDFDFDFFF, 
S0xD5D5D5F5, 0xD4D4D4F4, 0xD5D5D5F5, 0xD5D5D5F5, 0xD5D5D5F5, 0xD5D5D5F5, 0xD5D5D5F5, 0xD5D5D5F5, 
S0xD5D5D5F5, 0xD5D5D5F5, 0xD5D5D5F5, 0xD5D5D5F5, 0xD5D5D5F5, 0xD5D5D5F5, 0xD5D5D5F5, 0xD5D5D5F5, 
S0xD5D5D5F5, 0xD4D4D4F6, 0xCECECEE0, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0xCBCBCBC7, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xDADADAFD, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xD0D0D0D0, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD4D4D4F6, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xD1D1D1D9, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xD4D4D4F6, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xD2D2D2E5, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xD4D4D4F6, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xD2D2D2EB, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD4D4D4F6, 0x00000000, 0x00000000, 0xCACACA1D, 
S0xD3D3D3EB, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD4D4D4F6, 0x00000000, 
S0xC9C9C980, 0xD9D9D9FB, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xD4D4D4F6, 0x00000000, 0xC5C5C53A, 0xCACACAAA, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xD4D4D4F6, 0x00000000, 0x00000000, 0x00000000, 0xCDCDCD80, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD4D4D4F6, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0xD0D0D083, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD4D4D4F6, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xD0D0D07F, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xD4D4D4F6, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xD1D1D176, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xD4D4D4F6, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0xD4D4D465, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xDBDBDBFD, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xCECECE73, 0xE0E0E0FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xDEDEDEFF, 0xD1D1D1EE, 0xD1D1D1ED, 0xD1D1D1EE, 0xD1D1D1EE, 
S0xD1D1D1EE, 0xD1D1D1EE, 0xD1D1D1EE, 0xD1D1D1EE, 0xD1D1D1EE, 0xD1D1D1EE, 0xD1D1D1EE, 0xD1D1D1EE, 
S0xD1D1D1EE, 0xD1D1D1EE, 0xD1D1D1EE, 0xD1D1D1EE, 0xD1D1D1EE, 0xD2D2D2F0, 0xCCCCCCD9, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0xC7C7C761, 0xE0E0E0FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD7D7D7F9, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0xCFCFCF6B, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD8D8D8F9, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xD0D0D068, 0xDCDCDCFE, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xD8D8D8FA, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0xCFCFCF50, 0xDFDFDFFF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD8D8D8FA, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xD5D5D557, 0xDDDDDDFE, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD8D8D8FA, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xD3D3D34D, 
S0xDDDDDDFE, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD8D8D8FA, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0xC8C8C84F, 0xDDDDDDFE, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xD8D8D8FA, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xC5C5C550, 0xDFDFDFFF, 0xE1E1E1FF, 
S0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD8D8D8FA, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0xC6C6C648, 0xDBDBDBFD, 0xE1E1E1FF, 0xE1E1E1FF, 0xE1E1E1FF, 0xD8D8D8FA, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0xCCCCCC3C, 0xDDDDDDFE, 0xE1E1E1FF, 0xE1E1E1FF, 0xD8D8D8FA, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xCDCDCD48, 0xD9D9D9FC, 
S0xE1E1E1FF, 0xD6D6D6F8, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0xC7C7C72E, 0xE0E0E0FF, 0xE1E1E1FF, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xCCCCCC65, 0xD8D8D8F9, 0xBFBFBF28, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xC6C6C668, 
S0xBFBFBF2C, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 
S0x00000000, 0x00000000, 0x00000000, 0x00000000
S};
S
S
N#endif
N
N#if defined(__GHS__) || defined(__ghs__)
X#if 0L || 0L
S#pragma ghs section rodata = default
N#endif /* defined(__GHS__) || defined(__ghs__) */
N
N#if defined(_DIAB_TOOL)
X#if 0L
S#pragma section .rodata "default"
S/* fixme: specify alignment */
N#endif /* defined(_DIAB_TOOL) */
N
N#if defined(__arm__) && defined(__ARMCC_VERSION)
X#if 1L && 1L
N#pragma arm section rodata
N#endif /* defined(__arm__) && defined(__ARMCC_VERSION) */
N
N/****************************************************************************/
N
N/************************** BEGIN of DISCLAIMER   **************************
N
N- TOSHIBA is continually working to improve the quality and reliability of   
N  its products. Nevertheless, semiconductor devices in general can
N  malfunction or fail due to their inherent electrical sensitivity and 
N  vulnerability to physical stress. It is the responsibility of the buyer, 
N  when utilizing TOSHIBA products, to comply with the standards of safety 
N  in making a safe design for the entire system, and to avoid situations in 
N  which a malfunction or failure of such TOSHIBA products could cause loss of
N  human life, bodily injury or damage to property.
N
N  In developing your designs, please ensure that TOSHIBA products are used 
N  within specified operating ranges as set forth in the most recent TOSHIBA
N  products specifications.
N  Also, please keep in mind the precautions and conditions set forth in the 
N  ï¿½Handling Guide for Semiconductor Devices,ï¿½ or 
N  ï¿½TOSHIBA Semiconductor Reliability Handbookï¿½ etc..
N
N- The Toshiba products listed in this document are intended for usage in 
N  general electronics applications (computer, personal equipment, office 
N  equipment, measuring equipment, industrial robotics, domestic appliances,
N  etc.). 
N  These Toshiba products are neither intended nor warranted for usage in 
N  equipment that requires extraordinarily high quality and/or reliability or
N  a malfunction or failure of which may cause loss of human life or bodily 
N  injury (ï¿½Unintended Usageï¿½). Unintended Usage include atomic energy control
N  instruments, airplane or spaceship instruments, transportation instruments, 
N  traffic signal instruments, combustion control instruments, medical 
N  instruments, all types of safety devices, etc.. 
N  Unintended Usage of Toshiba products listed in this document shall be 
N  made at the customerï¿½s own risk.
N
N- Toshiba assumes no liability for any damage or losses (including but not
N  limited to, loss of business profit,business interruption, loss of business
N  information,and other pecuniary losses) occurring 
N  from the use of, or inability to use, this product.
N
N- The products described in this document are subject to the foreign exchange
N  and foreign trade laws.
N
N- The products described in this document contain components made in the
N  United States and subject to export control of the U.S. authorities. 
N  Diversion contrary to the U.S. law is prohibited.
N
N- The information contained herein is presented only as a guide for the
N  applications of our products. 
N  No responsibility is assumed by TOSHIBA CORPORATION for any infringements
N  of intellectual property or other rights of the third parties which may 
N  result from its use. 
N  No license is granted by implication or otherwise under any intellectual 
N  property or other rights of TOSHIBA CORPORATION or others.
N
N- The information contained herein is subject to change without notice.
N
N****************************  END of DISCLAIMER ****************************/
N
N/********************************* BEGIN OF LOG ******************************
N*
N* $Log: $
N*
N*********************************** END OF LOG ******************************/
