{"Source Block": ["oh/emesh/dv/ememory.v@130:148@HdlStmProcess", "       access_out <=1'b0;   \n     else if(~wait_in)\n       access_out                    <= mem_rd;\n                 \n   //Other emesh signals \"dataload\"\n   always @ (posedge clk)\n     if(mem_rd & ~wait_in)   \n       begin\n\t  write_out           <= 1'b1;\n          align_addr[2:0]     <= dstaddr_in[2:0];\n\t  datamode_out[1:0]   <= datamode_in[1:0];\n\t  ctrlmode_out[4:0]   <= ctrlmode_in[3:0];                  \n          dstaddr_out[AW-1:0] <= srcaddr_in[AW-1:0];\n       end\n\n   \n   //Data alignment for readback\n   emesh_rdalign emesh_rdalign (// Outputs\n\t\t\t\t.data_out\t(dout_aligned[DW-1:0]),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[135, "   always @ (posedge clk)\n"], [136, "     if(mem_rd & ~wait_in)   \n"]], "Add": [[136, "     else\n"], [137, "\t  access_out          <= mem_rd;\n"]]}}