// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) Shirayuki39 <lorddemecrius83@proton.me>
 */

#include <fdtdec.h>
#include <init.h>
#include <asm/armv8/mmu.h>
#include <asm/system.h>
#include <asm/global_data.h>
#include <linux/sizes.h>

DECLARE_GLOBAL_DATA_PTR;

int print_cpuinfo(void)
{
	printf("CPU:   MediaTek MT6789 (6x Cortex-A55  2x Cortex-A76)\n");
	return 0;
}

int dram_init(void)
{
	int ret;

	ret = fdtdec_setup_mem_size_base();
	if (ret)
		return ret;

	gd->ram_size = get_ram_size((void *)gd->ram_base, SZ_2G);

	return 0;
}

void reset_cpu(void)
{
	psci_system_reset();
}

static struct mm_region lg8n_mem_map[] = {
	{
		/* Peripheral region */
		.virt  = 0x00000000UL,
		.phys  = 0x00000000UL,
		.size  = 0x40000000UL,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN,
	},
	{
		/* DRAM region 0 */
		.virt  = 0x040000000UL,
		.phys  = 0x040000000UL,
		.size  = 0x026f00000UL,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,
	},
	{
		/* TEE reserved 0 */
		.virt  = 0x66f00000UL,
		.phys  = 0x66f00000UL,
		.size  = 0x09100000UL,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN,
	},
	{
		/* DRAM region 1 */
		.virt  = 0x70000000UL,
		.phys  = 0x70000000UL,
		.size  = 0x08000000UL,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,
	},
	{
		/* TEE reserved 1 */
		.virt  = 0x78000000UL,
		.phys  = 0x78000000UL,
		.size  = 0x07fff000UL,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN,
	},
	{
		/* DRAM region 2 */
		.virt  = 0x7ffff000UL,
		.phys  = 0x7ffff000UL,
		.size  = 0x7e0c9000UL,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,
	},
	{
		/* Framebuffer */
		.virt  = 0xfe0c8000UL,
		.phys  = 0xfe0c8000UL,
		.size  = 0x01df0000UL,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL_NC) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN,
	},
	{
		/* DRAM region 3 */
		.virt  = 0xffeb8000UL,
		.phys  = 0xffeb8000UL,
		.size  = 0x40148000UL,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,
	},
	{
		/* DRAM region 4 */
		.virt  = 0x140000000UL,
		.phys  = 0x140000000UL,
		.size  = 0x0c0000000UL,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,
	},
	{
		0,
	}
};

struct mm_region *mem_map = lg8n_mem_map;
