// Seed: 3259294985
module module_0;
  assign id_1 = ~-1;
  wire id_2;
  assign id_1 = id_1[-1];
  wire id_3, id_4, id_5;
  wire id_6 = id_4;
  wire id_7;
  wire id_8;
  tri0 id_9 = -1;
  wire id_10;
endmodule
module module_1 (
    output tri0 id_0,
    output logic id_1,
    output tri id_2,
    id_18,
    input logic id_3,
    input supply0 id_4,
    input wor id_5,
    output uwire id_6,
    input wand id_7,
    input wand id_8,
    input uwire id_9,
    input wire id_10,
    output supply0 id_11,
    input wire id_12,
    input logic id_13,
    input logic id_14,
    output uwire id_15,
    output wire id_16
);
  final
    @* begin : LABEL_0
      id_1 <= id_14;
    end
  parameter id_19 = -1'b0 < id_5;
  wire id_20;
  parameter id_21 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_9 = 0;
  logic id_22, id_23;
  initial $display(id_13, id_3, id_22, 1'h0, 1 * id_9);
  assign id_1 = id_3;
  tri id_24, id_25 = 1, id_26, id_27, id_28;
  wire id_29;
endmodule
