Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 19 17:19:19 2017
| Host         : LAPTOP-07004HLV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 409 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     61.102        0.000                      0                 2842        0.061        0.000                      0                 2842        3.000        0.000                       0                   415  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100Mhz              {0.000 5.000}      10.000          100.000         
  clk12_clk_wiz_0       {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk12_clk_wiz_0_1     {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk12_clk_wiz_0            61.102        0.000                      0                 2842        0.237        0.000                      0                 2842       41.167        0.000                       0                   411  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk12_clk_wiz_0_1          61.112        0.000                      0                 2842        0.237        0.000                      0                 2842       41.167        0.000                       0                   411  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk12_clk_wiz_0_1  clk12_clk_wiz_0         61.102        0.000                      0                 2842        0.061        0.000                      0                 2842  
clk12_clk_wiz_0    clk12_clk_wiz_0_1       61.102        0.000                      0                 2842        0.061        0.000                      0                 2842  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0
  To Clock:  clk12_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       61.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.102ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.642ns  (logic 0.518ns (2.393%)  route 21.124ns (97.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        21.124    20.734    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.726    82.039    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.835    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.835    
                         arrival time                         -20.734    
  -------------------------------------------------------------------
                         slack                                 61.102    

Slack (MET) :             61.240ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.501ns  (logic 0.518ns (2.409%)  route 20.983ns (97.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.983    20.592    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y2          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.723    82.036    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.832    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.832    
                         arrival time                         -20.592    
  -------------------------------------------------------------------
                         slack                                 61.240    

Slack (MET) :             61.397ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.419ns  (logic 0.642ns (2.997%)  route 20.777ns (97.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        18.164    17.774    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.124    17.898 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_300/O
                         net (fo=1, routed)           2.612    20.510    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_152
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.726    82.039    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.907    
                         arrival time                         -20.510    
  -------------------------------------------------------------------
                         slack                                 61.397    

Slack (MET) :             61.590ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.145ns  (logic 0.518ns (2.450%)  route 20.627ns (97.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.627    20.236    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y3          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.717    82.030    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.826    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.826    
                         arrival time                         -20.236    
  -------------------------------------------------------------------
                         slack                                 61.590    

Slack (MET) :             61.737ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.992ns  (logic 0.518ns (2.468%)  route 20.474ns (97.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.474    20.083    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y4          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.711    82.024    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.820    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -20.083    
  -------------------------------------------------------------------
                         slack                                 61.737    

Slack (MET) :             61.875ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.932ns  (logic 0.642ns (3.067%)  route 20.290ns (96.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        18.178    17.788    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.124    17.912 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_306/O
                         net (fo=1, routed)           2.112    20.023    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_155
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.717    82.030    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.898    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.898    
                         arrival time                         -20.023    
  -------------------------------------------------------------------
                         slack                                 61.875    

Slack (MET) :             62.015ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.801ns  (logic 0.642ns (3.086%)  route 20.159ns (96.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        19.659    19.268    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.124    19.392 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_357/O
                         net (fo=1, routed)           0.500    19.892    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_182
    RAMB36_X0Y7          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.726    82.039    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.907    
                         arrival time                         -19.892    
  -------------------------------------------------------------------
                         slack                                 62.015    

Slack (MET) :             62.129ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 0.518ns (2.514%)  route 20.088ns (97.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.088    19.697    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.717    82.030    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.826    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.826    
                         arrival time                         -19.697    
  -------------------------------------------------------------------
                         slack                                 62.129    

Slack (MET) :             62.287ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.453ns  (logic 0.518ns (2.533%)  route 19.935ns (97.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        19.935    19.544    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y6          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.722    82.035    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.831    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.831    
                         arrival time                         -19.544    
  -------------------------------------------------------------------
                         slack                                 62.287    

Slack (MET) :             62.541ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.278ns  (logic 0.642ns (3.166%)  route 19.636ns (96.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 82.042 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        19.295    18.904    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.124    19.028 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_355/O
                         net (fo=1, routed)           0.341    19.369    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_181
    RAMB36_X0Y9          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.729    82.042    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.530    
                         clock uncertainty           -0.176    82.353    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.910    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                         -19.369    
  -------------------------------------------------------------------
                         slack                                 62.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.091%)  route 0.171ns (47.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.289    audio/FSMDMIC/dato2[0]
    SLICE_X65Y102        LUT5 (Prop_lut5_I1_O)        0.045    -0.244 r  audio/FSMDMIC/dato2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    audio/FSMDMIC/next_dato2[3]
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X65Y102        FDCE (Hold_fdce_C_D)         0.107    -0.481    audio/FSMDMIC/dato2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X67Y103        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          0.168    -0.293    audio/FSMDMIC/cuenta_reg_reg_n_0_[0]
    SLICE_X67Y103        LUT2 (Prop_lut2_I1_O)        0.042    -0.251 r  audio/FSMDMIC/cuenta_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    audio/FSMDMIC/cuenta_reg[1]_i_1_n_0
    SLICE_X67Y103        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X67Y103        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[1]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X67Y103        FDCE (Hold_fdce_C_D)         0.107    -0.495    audio/FSMDMIC/cuenta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.293    audio/FSMDMIC/dato1[6]
    SLICE_X63Y103        LUT4 (Prop_lut4_I0_O)        0.042    -0.251 r  audio/FSMDMIC/dato1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    audio/FSMDMIC/next_dato1[7]
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.832    -0.840    audio/FSMDMIC/CLK
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X63Y103        FDCE (Hold_fdce_C_D)         0.107    -0.495    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/sout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.849%)  route 0.211ns (53.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.211    -0.250    audio/FSMDMIC/dato1[6]
    SLICE_X64Y103        LUT3 (Prop_lut3_I0_O)        0.045    -0.205 r  audio/FSMDMIC/sout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    audio/FSMDMIC/sout_next[6]
    SLICE_X64Y103        FDCE                                         r  audio/FSMDMIC/sout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X64Y103        FDCE                                         r  audio/FSMDMIC/sout_reg[6]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X64Y103        FDCE (Hold_fdce_C_D)         0.107    -0.457    audio/FSMDMIC/sout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.091%)  route 0.171ns (47.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.289    audio/FSMDMIC/dato2[0]
    SLICE_X65Y102        LUT4 (Prop_lut4_I0_O)        0.045    -0.244 r  audio/FSMDMIC/dato2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    audio/FSMDMIC/next_dato2[2]
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[2]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X65Y102        FDCE (Hold_fdce_C_D)         0.092    -0.496    audio/FSMDMIC/dato2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 control/saddra_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.405%)  route 0.206ns (49.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    control/CLK
    SLICE_X62Y100        FDCE                                         r  control/saddra_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  control/saddra_reg[18]/Q
                         net (fo=9, routed)           0.206    -0.232    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X66Y101        LUT3 (Prop_lut3_I0_O)        0.045    -0.187 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1_n_0
    SLICE_X66Y101        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y101        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.120    -0.443    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.275    audio/FSMDMIC/dato2[6]
    SLICE_X64Y102        LUT4 (Prop_lut4_I0_O)        0.042    -0.233 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    audio/FSMDMIC/next_dato2[7]
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X64Y102        FDCE (Hold_fdce_C_D)         0.107    -0.494    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.589%)  route 0.168ns (47.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  audio/FSMDMIC/dato1_reg[0]/Q
                         net (fo=8, routed)           0.168    -0.293    audio/FSMDMIC/dato1[0]
    SLICE_X65Y104        LUT2 (Prop_lut2_I1_O)        0.045    -0.248 r  audio/FSMDMIC/dato1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    audio/FSMDMIC/next_dato1[0]
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X65Y104        FDCE (Hold_fdce_C_D)         0.092    -0.510    audio/FSMDMIC/dato1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.776%)  route 0.180ns (49.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/dato1_reg[0]/Q
                         net (fo=8, routed)           0.180    -0.281    audio/FSMDMIC/dato1[0]
    SLICE_X64Y104        LUT3 (Prop_lut3_I1_O)        0.045    -0.236 r  audio/FSMDMIC/dato1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    audio/FSMDMIC/next_dato1[1]
    SLICE_X64Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X64Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X64Y104        FDCE (Hold_fdce_C_D)         0.091    -0.498    audio/FSMDMIC/dato1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/primer_ciclo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/primer_ciclo_reg/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X66Y104        FDCE                                         r  audio/FSMDMIC/primer_ciclo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  audio/FSMDMIC/primer_ciclo_reg/Q
                         net (fo=2, routed)           0.174    -0.264    audio/FSMDMIC/primer_ciclo_reg_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  audio/FSMDMIC/primer_ciclo_i_1/O
                         net (fo=1, routed)           0.000    -0.219    audio/FSMDMIC/primer_ciclo_i_1_n_0
    SLICE_X66Y104        FDCE                                         r  audio/FSMDMIC/primer_ciclo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X66Y104        FDCE                                         r  audio/FSMDMIC/primer_ciclo_reg/C
                         clock pessimism              0.237    -0.602    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.120    -0.482    audio/FSMDMIC/primer_ciclo_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y15     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y32     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y25     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y10     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y36     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y2      ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y21     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y37     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y29     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y15     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y101    audio/EN4C/clk3_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y101    audio/EN4C/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y101    audio/EN4C/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y101    audio/EN4C/en4_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X72Y102    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_376_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y94     control/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y94     control/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y94     control/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X65Y98     control/cuenta_play_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y98     control/cuenta_play_r_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y102    audio/EN4C/en2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y102    audio/EN4C/en2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y103    audio/FSMDMIC/cuenta_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y103    audio/FSMDMIC/cuenta_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y105    audio/FSMDMIC/cuenta_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y105    audio/FSMDMIC/cuenta_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y105    audio/FSMDMIC/cuenta_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y104    audio/FSMDMIC/cuenta_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y105    audio/FSMDMIC/cuenta_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y104    audio/FSMDMIC/cuenta_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   control/reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0_1
  To Clock:  clk12_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       61.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.112ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.642ns  (logic 0.518ns (2.393%)  route 21.124ns (97.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        21.124    20.734    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.726    82.039    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.166    82.361    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.846    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.846    
                         arrival time                         -20.734    
  -------------------------------------------------------------------
                         slack                                 61.112    

Slack (MET) :             61.251ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.501ns  (logic 0.518ns (2.409%)  route 20.983ns (97.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.983    20.592    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y2          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.723    82.036    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.166    82.358    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.843    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.843    
                         arrival time                         -20.592    
  -------------------------------------------------------------------
                         slack                                 61.251    

Slack (MET) :             61.408ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.419ns  (logic 0.642ns (2.997%)  route 20.777ns (97.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        18.164    17.774    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.124    17.898 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_300/O
                         net (fo=1, routed)           2.612    20.510    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_152
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.726    82.039    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.166    82.361    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.918    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.918    
                         arrival time                         -20.510    
  -------------------------------------------------------------------
                         slack                                 61.408    

Slack (MET) :             61.601ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.145ns  (logic 0.518ns (2.450%)  route 20.627ns (97.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.627    20.236    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y3          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.717    82.030    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.166    82.352    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.837    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.837    
                         arrival time                         -20.236    
  -------------------------------------------------------------------
                         slack                                 61.601    

Slack (MET) :             61.748ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.992ns  (logic 0.518ns (2.468%)  route 20.474ns (97.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.474    20.083    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y4          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.711    82.024    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.166    82.346    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.831    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.831    
                         arrival time                         -20.083    
  -------------------------------------------------------------------
                         slack                                 61.748    

Slack (MET) :             61.886ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.932ns  (logic 0.642ns (3.067%)  route 20.290ns (96.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        18.178    17.788    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.124    17.912 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_306/O
                         net (fo=1, routed)           2.112    20.023    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_155
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.717    82.030    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.166    82.352    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.909    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.909    
                         arrival time                         -20.023    
  -------------------------------------------------------------------
                         slack                                 61.886    

Slack (MET) :             62.026ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.801ns  (logic 0.642ns (3.086%)  route 20.159ns (96.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        19.659    19.268    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.124    19.392 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_357/O
                         net (fo=1, routed)           0.500    19.892    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_182
    RAMB36_X0Y7          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.726    82.039    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.166    82.361    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.918    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.918    
                         arrival time                         -19.892    
  -------------------------------------------------------------------
                         slack                                 62.026    

Slack (MET) :             62.140ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 0.518ns (2.514%)  route 20.088ns (97.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.088    19.697    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.717    82.030    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.166    82.352    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.837    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.837    
                         arrival time                         -19.697    
  -------------------------------------------------------------------
                         slack                                 62.140    

Slack (MET) :             62.298ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.453ns  (logic 0.518ns (2.533%)  route 19.935ns (97.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        19.935    19.544    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y6          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.722    82.035    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.166    82.357    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.842    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.842    
                         arrival time                         -19.544    
  -------------------------------------------------------------------
                         slack                                 62.298    

Slack (MET) :             62.552ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.278ns  (logic 0.642ns (3.166%)  route 19.636ns (96.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 82.042 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        19.295    18.904    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.124    19.028 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_355/O
                         net (fo=1, routed)           0.341    19.369    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_181
    RAMB36_X0Y9          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.729    82.042    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.530    
                         clock uncertainty           -0.166    82.364    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.921    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.921    
                         arrival time                         -19.369    
  -------------------------------------------------------------------
                         slack                                 62.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.091%)  route 0.171ns (47.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.289    audio/FSMDMIC/dato2[0]
    SLICE_X65Y102        LUT5 (Prop_lut5_I1_O)        0.045    -0.244 r  audio/FSMDMIC/dato2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    audio/FSMDMIC/next_dato2[3]
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X65Y102        FDCE (Hold_fdce_C_D)         0.107    -0.481    audio/FSMDMIC/dato2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X67Y103        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          0.168    -0.293    audio/FSMDMIC/cuenta_reg_reg_n_0_[0]
    SLICE_X67Y103        LUT2 (Prop_lut2_I1_O)        0.042    -0.251 r  audio/FSMDMIC/cuenta_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    audio/FSMDMIC/cuenta_reg[1]_i_1_n_0
    SLICE_X67Y103        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X67Y103        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[1]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X67Y103        FDCE (Hold_fdce_C_D)         0.107    -0.495    audio/FSMDMIC/cuenta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.293    audio/FSMDMIC/dato1[6]
    SLICE_X63Y103        LUT4 (Prop_lut4_I0_O)        0.042    -0.251 r  audio/FSMDMIC/dato1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    audio/FSMDMIC/next_dato1[7]
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.832    -0.840    audio/FSMDMIC/CLK
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X63Y103        FDCE (Hold_fdce_C_D)         0.107    -0.495    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/sout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.849%)  route 0.211ns (53.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.211    -0.250    audio/FSMDMIC/dato1[6]
    SLICE_X64Y103        LUT3 (Prop_lut3_I0_O)        0.045    -0.205 r  audio/FSMDMIC/sout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    audio/FSMDMIC/sout_next[6]
    SLICE_X64Y103        FDCE                                         r  audio/FSMDMIC/sout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X64Y103        FDCE                                         r  audio/FSMDMIC/sout_reg[6]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X64Y103        FDCE (Hold_fdce_C_D)         0.107    -0.457    audio/FSMDMIC/sout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.091%)  route 0.171ns (47.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.289    audio/FSMDMIC/dato2[0]
    SLICE_X65Y102        LUT4 (Prop_lut4_I0_O)        0.045    -0.244 r  audio/FSMDMIC/dato2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    audio/FSMDMIC/next_dato2[2]
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[2]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X65Y102        FDCE (Hold_fdce_C_D)         0.092    -0.496    audio/FSMDMIC/dato2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 control/saddra_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.405%)  route 0.206ns (49.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    control/CLK
    SLICE_X62Y100        FDCE                                         r  control/saddra_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  control/saddra_reg[18]/Q
                         net (fo=9, routed)           0.206    -0.232    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X66Y101        LUT3 (Prop_lut3_I0_O)        0.045    -0.187 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1_n_0
    SLICE_X66Y101        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y101        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.120    -0.443    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.275    audio/FSMDMIC/dato2[6]
    SLICE_X64Y102        LUT4 (Prop_lut4_I0_O)        0.042    -0.233 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    audio/FSMDMIC/next_dato2[7]
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X64Y102        FDCE (Hold_fdce_C_D)         0.107    -0.494    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.589%)  route 0.168ns (47.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  audio/FSMDMIC/dato1_reg[0]/Q
                         net (fo=8, routed)           0.168    -0.293    audio/FSMDMIC/dato1[0]
    SLICE_X65Y104        LUT2 (Prop_lut2_I1_O)        0.045    -0.248 r  audio/FSMDMIC/dato1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    audio/FSMDMIC/next_dato1[0]
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X65Y104        FDCE (Hold_fdce_C_D)         0.092    -0.510    audio/FSMDMIC/dato1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.776%)  route 0.180ns (49.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/dato1_reg[0]/Q
                         net (fo=8, routed)           0.180    -0.281    audio/FSMDMIC/dato1[0]
    SLICE_X64Y104        LUT3 (Prop_lut3_I1_O)        0.045    -0.236 r  audio/FSMDMIC/dato1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    audio/FSMDMIC/next_dato1[1]
    SLICE_X64Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X64Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X64Y104        FDCE (Hold_fdce_C_D)         0.091    -0.498    audio/FSMDMIC/dato1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/primer_ciclo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/primer_ciclo_reg/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X66Y104        FDCE                                         r  audio/FSMDMIC/primer_ciclo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  audio/FSMDMIC/primer_ciclo_reg/Q
                         net (fo=2, routed)           0.174    -0.264    audio/FSMDMIC/primer_ciclo_reg_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  audio/FSMDMIC/primer_ciclo_i_1/O
                         net (fo=1, routed)           0.000    -0.219    audio/FSMDMIC/primer_ciclo_i_1_n_0
    SLICE_X66Y104        FDCE                                         r  audio/FSMDMIC/primer_ciclo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X66Y104        FDCE                                         r  audio/FSMDMIC/primer_ciclo_reg/C
                         clock pessimism              0.237    -0.602    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.120    -0.482    audio/FSMDMIC/primer_ciclo_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y15     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y32     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y25     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y10     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y36     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y2      ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y21     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y37     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y29     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y15     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y101    audio/EN4C/clk3_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y101    audio/EN4C/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y101    audio/EN4C/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X85Y101    audio/EN4C/en4_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X72Y102    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_376_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y94     control/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y94     control/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y94     control/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X65Y98     control/cuenta_play_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y98     control/cuenta_play_r_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y102    audio/EN4C/en2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y102    audio/EN4C/en2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y103    audio/FSMDMIC/cuenta_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y103    audio/FSMDMIC/cuenta_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y105    audio/FSMDMIC/cuenta_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y105    audio/FSMDMIC/cuenta_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y105    audio/FSMDMIC/cuenta_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y104    audio/FSMDMIC/cuenta_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y105    audio/FSMDMIC/cuenta_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y104    audio/FSMDMIC/cuenta_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   control/reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0_1
  To Clock:  clk12_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       61.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.102ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.642ns  (logic 0.518ns (2.393%)  route 21.124ns (97.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        21.124    20.734    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.726    82.039    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.835    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.835    
                         arrival time                         -20.734    
  -------------------------------------------------------------------
                         slack                                 61.102    

Slack (MET) :             61.240ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.501ns  (logic 0.518ns (2.409%)  route 20.983ns (97.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.983    20.592    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y2          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.723    82.036    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.832    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.832    
                         arrival time                         -20.592    
  -------------------------------------------------------------------
                         slack                                 61.240    

Slack (MET) :             61.397ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.419ns  (logic 0.642ns (2.997%)  route 20.777ns (97.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        18.164    17.774    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.124    17.898 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_300/O
                         net (fo=1, routed)           2.612    20.510    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_152
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.726    82.039    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.907    
                         arrival time                         -20.510    
  -------------------------------------------------------------------
                         slack                                 61.397    

Slack (MET) :             61.590ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.145ns  (logic 0.518ns (2.450%)  route 20.627ns (97.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.627    20.236    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y3          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.717    82.030    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.826    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.826    
                         arrival time                         -20.236    
  -------------------------------------------------------------------
                         slack                                 61.590    

Slack (MET) :             61.737ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.992ns  (logic 0.518ns (2.468%)  route 20.474ns (97.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.474    20.083    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y4          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.711    82.024    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.820    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -20.083    
  -------------------------------------------------------------------
                         slack                                 61.737    

Slack (MET) :             61.875ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.932ns  (logic 0.642ns (3.067%)  route 20.290ns (96.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        18.178    17.788    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.124    17.912 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_306/O
                         net (fo=1, routed)           2.112    20.023    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_155
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.717    82.030    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.898    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.898    
                         arrival time                         -20.023    
  -------------------------------------------------------------------
                         slack                                 61.875    

Slack (MET) :             62.015ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.801ns  (logic 0.642ns (3.086%)  route 20.159ns (96.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        19.659    19.268    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.124    19.392 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_357/O
                         net (fo=1, routed)           0.500    19.892    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_182
    RAMB36_X0Y7          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.726    82.039    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.907    
                         arrival time                         -19.892    
  -------------------------------------------------------------------
                         slack                                 62.015    

Slack (MET) :             62.129ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 0.518ns (2.514%)  route 20.088ns (97.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.088    19.697    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.717    82.030    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.826    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.826    
                         arrival time                         -19.697    
  -------------------------------------------------------------------
                         slack                                 62.129    

Slack (MET) :             62.287ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.453ns  (logic 0.518ns (2.533%)  route 19.935ns (97.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        19.935    19.544    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y6          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.722    82.035    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.831    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.831    
                         arrival time                         -19.544    
  -------------------------------------------------------------------
                         slack                                 62.287    

Slack (MET) :             62.541ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.278ns  (logic 0.642ns (3.166%)  route 19.636ns (96.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 82.042 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        19.295    18.904    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.124    19.028 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_355/O
                         net (fo=1, routed)           0.341    19.369    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_181
    RAMB36_X0Y9          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.729    82.042    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.530    
                         clock uncertainty           -0.176    82.353    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.910    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                         -19.369    
  -------------------------------------------------------------------
                         slack                                 62.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.091%)  route 0.171ns (47.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.289    audio/FSMDMIC/dato2[0]
    SLICE_X65Y102        LUT5 (Prop_lut5_I1_O)        0.045    -0.244 r  audio/FSMDMIC/dato2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    audio/FSMDMIC/next_dato2[3]
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X65Y102        FDCE (Hold_fdce_C_D)         0.107    -0.305    audio/FSMDMIC/dato2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X67Y103        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          0.168    -0.293    audio/FSMDMIC/cuenta_reg_reg_n_0_[0]
    SLICE_X67Y103        LUT2 (Prop_lut2_I1_O)        0.042    -0.251 r  audio/FSMDMIC/cuenta_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    audio/FSMDMIC/cuenta_reg[1]_i_1_n_0
    SLICE_X67Y103        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X67Y103        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[1]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.176    -0.426    
    SLICE_X67Y103        FDCE (Hold_fdce_C_D)         0.107    -0.319    audio/FSMDMIC/cuenta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.293    audio/FSMDMIC/dato1[6]
    SLICE_X63Y103        LUT4 (Prop_lut4_I0_O)        0.042    -0.251 r  audio/FSMDMIC/dato1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    audio/FSMDMIC/next_dato1[7]
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.832    -0.840    audio/FSMDMIC/CLK
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.176    -0.426    
    SLICE_X63Y103        FDCE (Hold_fdce_C_D)         0.107    -0.319    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/sout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.849%)  route 0.211ns (53.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.211    -0.250    audio/FSMDMIC/dato1[6]
    SLICE_X64Y103        LUT3 (Prop_lut3_I0_O)        0.045    -0.205 r  audio/FSMDMIC/sout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    audio/FSMDMIC/sout_next[6]
    SLICE_X64Y103        FDCE                                         r  audio/FSMDMIC/sout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X64Y103        FDCE                                         r  audio/FSMDMIC/sout_reg[6]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X64Y103        FDCE (Hold_fdce_C_D)         0.107    -0.281    audio/FSMDMIC/sout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.091%)  route 0.171ns (47.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.289    audio/FSMDMIC/dato2[0]
    SLICE_X65Y102        LUT4 (Prop_lut4_I0_O)        0.045    -0.244 r  audio/FSMDMIC/dato2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    audio/FSMDMIC/next_dato2[2]
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[2]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X65Y102        FDCE (Hold_fdce_C_D)         0.092    -0.320    audio/FSMDMIC/dato2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 control/saddra_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.405%)  route 0.206ns (49.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    control/CLK
    SLICE_X62Y100        FDCE                                         r  control/saddra_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  control/saddra_reg[18]/Q
                         net (fo=9, routed)           0.206    -0.232    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X66Y101        LUT3 (Prop_lut3_I0_O)        0.045    -0.187 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1_n_0
    SLICE_X66Y101        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y101        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.120    -0.267    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.275    audio/FSMDMIC/dato2[6]
    SLICE_X64Y102        LUT4 (Prop_lut4_I0_O)        0.042    -0.233 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    audio/FSMDMIC/next_dato2[7]
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.176    -0.425    
    SLICE_X64Y102        FDCE (Hold_fdce_C_D)         0.107    -0.318    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.589%)  route 0.168ns (47.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  audio/FSMDMIC/dato1_reg[0]/Q
                         net (fo=8, routed)           0.168    -0.293    audio/FSMDMIC/dato1[0]
    SLICE_X65Y104        LUT2 (Prop_lut2_I1_O)        0.045    -0.248 r  audio/FSMDMIC/dato1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    audio/FSMDMIC/next_dato1[0]
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.176    -0.426    
    SLICE_X65Y104        FDCE (Hold_fdce_C_D)         0.092    -0.334    audio/FSMDMIC/dato1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.776%)  route 0.180ns (49.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/dato1_reg[0]/Q
                         net (fo=8, routed)           0.180    -0.281    audio/FSMDMIC/dato1[0]
    SLICE_X64Y104        LUT3 (Prop_lut3_I1_O)        0.045    -0.236 r  audio/FSMDMIC/dato1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    audio/FSMDMIC/next_dato1[1]
    SLICE_X64Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X64Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/C
                         clock pessimism              0.250    -0.589    
                         clock uncertainty            0.176    -0.413    
    SLICE_X64Y104        FDCE (Hold_fdce_C_D)         0.091    -0.322    audio/FSMDMIC/dato1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/primer_ciclo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/primer_ciclo_reg/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X66Y104        FDCE                                         r  audio/FSMDMIC/primer_ciclo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  audio/FSMDMIC/primer_ciclo_reg/Q
                         net (fo=2, routed)           0.174    -0.264    audio/FSMDMIC/primer_ciclo_reg_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  audio/FSMDMIC/primer_ciclo_i_1/O
                         net (fo=1, routed)           0.000    -0.219    audio/FSMDMIC/primer_ciclo_i_1_n_0
    SLICE_X66Y104        FDCE                                         r  audio/FSMDMIC/primer_ciclo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X66Y104        FDCE                                         r  audio/FSMDMIC/primer_ciclo_reg/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.176    -0.426    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.120    -0.306    audio/FSMDMIC/primer_ciclo_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0
  To Clock:  clk12_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       61.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.102ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.642ns  (logic 0.518ns (2.393%)  route 21.124ns (97.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        21.124    20.734    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.726    82.039    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.835    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.835    
                         arrival time                         -20.734    
  -------------------------------------------------------------------
                         slack                                 61.102    

Slack (MET) :             61.240ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.501ns  (logic 0.518ns (2.409%)  route 20.983ns (97.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.983    20.592    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y2          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.723    82.036    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.832    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.832    
                         arrival time                         -20.592    
  -------------------------------------------------------------------
                         slack                                 61.240    

Slack (MET) :             61.397ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.419ns  (logic 0.642ns (2.997%)  route 20.777ns (97.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        18.164    17.774    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.124    17.898 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_300/O
                         net (fo=1, routed)           2.612    20.510    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_152
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.726    82.039    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.907    
                         arrival time                         -20.510    
  -------------------------------------------------------------------
                         slack                                 61.397    

Slack (MET) :             61.590ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.145ns  (logic 0.518ns (2.450%)  route 20.627ns (97.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.627    20.236    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y3          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.717    82.030    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.826    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.826    
                         arrival time                         -20.236    
  -------------------------------------------------------------------
                         slack                                 61.590    

Slack (MET) :             61.737ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.992ns  (logic 0.518ns (2.468%)  route 20.474ns (97.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.474    20.083    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y4          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.711    82.024    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.820    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -20.083    
  -------------------------------------------------------------------
                         slack                                 61.737    

Slack (MET) :             61.875ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.932ns  (logic 0.642ns (3.067%)  route 20.290ns (96.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        18.178    17.788    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.124    17.912 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_306/O
                         net (fo=1, routed)           2.112    20.023    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_155
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.717    82.030    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.898    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.898    
                         arrival time                         -20.023    
  -------------------------------------------------------------------
                         slack                                 61.875    

Slack (MET) :             62.015ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.801ns  (logic 0.642ns (3.086%)  route 20.159ns (96.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        19.659    19.268    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.124    19.392 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_357/O
                         net (fo=1, routed)           0.500    19.892    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_182
    RAMB36_X0Y7          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.726    82.039    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.907    
                         arrival time                         -19.892    
  -------------------------------------------------------------------
                         slack                                 62.015    

Slack (MET) :             62.129ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 0.518ns (2.514%)  route 20.088ns (97.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        20.088    19.697    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.717    82.030    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.826    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.826    
                         arrival time                         -19.697    
  -------------------------------------------------------------------
                         slack                                 62.129    

Slack (MET) :             62.287ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.453ns  (logic 0.518ns (2.533%)  route 19.935ns (97.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  control/saddra_reg[15]/Q
                         net (fo=192, routed)        19.935    19.544    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y6          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.722    82.035    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.831    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.831    
                         arrival time                         -19.544    
  -------------------------------------------------------------------
                         slack                                 62.287    

Slack (MET) :             62.541ns  (required time - arrival time)
  Source:                 control/saddra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.278ns  (logic 0.642ns (3.166%)  route 19.636ns (96.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 82.042 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.631    -0.909    control/CLK
    SLICE_X58Y99         FDCE                                         r  control/saddra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  control/saddra_reg[15]/Q
                         net (fo=192, routed)        19.295    18.904    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.124    19.028 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_355/O
                         net (fo=1, routed)           0.341    19.369    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_181
    RAMB36_X0Y9          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         1.729    82.042    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.530    
                         clock uncertainty           -0.176    82.353    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.910    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                         -19.369    
  -------------------------------------------------------------------
                         slack                                 62.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.091%)  route 0.171ns (47.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.289    audio/FSMDMIC/dato2[0]
    SLICE_X65Y102        LUT5 (Prop_lut5_I1_O)        0.045    -0.244 r  audio/FSMDMIC/dato2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    audio/FSMDMIC/next_dato2[3]
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X65Y102        FDCE (Hold_fdce_C_D)         0.107    -0.305    audio/FSMDMIC/dato2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X67Y103        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          0.168    -0.293    audio/FSMDMIC/cuenta_reg_reg_n_0_[0]
    SLICE_X67Y103        LUT2 (Prop_lut2_I1_O)        0.042    -0.251 r  audio/FSMDMIC/cuenta_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    audio/FSMDMIC/cuenta_reg[1]_i_1_n_0
    SLICE_X67Y103        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X67Y103        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[1]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.176    -0.426    
    SLICE_X67Y103        FDCE (Hold_fdce_C_D)         0.107    -0.319    audio/FSMDMIC/cuenta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.293    audio/FSMDMIC/dato1[6]
    SLICE_X63Y103        LUT4 (Prop_lut4_I0_O)        0.042    -0.251 r  audio/FSMDMIC/dato1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    audio/FSMDMIC/next_dato1[7]
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.832    -0.840    audio/FSMDMIC/CLK
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.176    -0.426    
    SLICE_X63Y103        FDCE (Hold_fdce_C_D)         0.107    -0.319    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/sout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.849%)  route 0.211ns (53.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X63Y103        FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.211    -0.250    audio/FSMDMIC/dato1[6]
    SLICE_X64Y103        LUT3 (Prop_lut3_I0_O)        0.045    -0.205 r  audio/FSMDMIC/sout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    audio/FSMDMIC/sout_next[6]
    SLICE_X64Y103        FDCE                                         r  audio/FSMDMIC/sout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X64Y103        FDCE                                         r  audio/FSMDMIC/sout_reg[6]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X64Y103        FDCE (Hold_fdce_C_D)         0.107    -0.281    audio/FSMDMIC/sout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.091%)  route 0.171ns (47.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.289    audio/FSMDMIC/dato2[0]
    SLICE_X65Y102        LUT4 (Prop_lut4_I0_O)        0.045    -0.244 r  audio/FSMDMIC/dato2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    audio/FSMDMIC/next_dato2[2]
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X65Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[2]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X65Y102        FDCE (Hold_fdce_C_D)         0.092    -0.320    audio/FSMDMIC/dato2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 control/saddra_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.405%)  route 0.206ns (49.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    control/CLK
    SLICE_X62Y100        FDCE                                         r  control/saddra_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  control/saddra_reg[18]/Q
                         net (fo=9, routed)           0.206    -0.232    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X66Y101        LUT3 (Prop_lut3_I0_O)        0.045    -0.187 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1_n_0
    SLICE_X66Y101        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y101        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.120    -0.267    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.275    audio/FSMDMIC/dato2[6]
    SLICE_X64Y102        LUT4 (Prop_lut4_I0_O)        0.042    -0.233 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    audio/FSMDMIC/next_dato2[7]
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X64Y102        FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.176    -0.425    
    SLICE_X64Y102        FDCE (Hold_fdce_C_D)         0.107    -0.318    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.589%)  route 0.168ns (47.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  audio/FSMDMIC/dato1_reg[0]/Q
                         net (fo=8, routed)           0.168    -0.293    audio/FSMDMIC/dato1[0]
    SLICE_X65Y104        LUT2 (Prop_lut2_I1_O)        0.045    -0.248 r  audio/FSMDMIC/dato1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    audio/FSMDMIC/next_dato1[0]
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.176    -0.426    
    SLICE_X65Y104        FDCE (Hold_fdce_C_D)         0.092    -0.334    audio/FSMDMIC/dato1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.776%)  route 0.180ns (49.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X65Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/FSMDMIC/dato1_reg[0]/Q
                         net (fo=8, routed)           0.180    -0.281    audio/FSMDMIC/dato1[0]
    SLICE_X64Y104        LUT3 (Prop_lut3_I1_O)        0.045    -0.236 r  audio/FSMDMIC/dato1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    audio/FSMDMIC/next_dato1[1]
    SLICE_X64Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X64Y104        FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/C
                         clock pessimism              0.250    -0.589    
                         clock uncertainty            0.176    -0.413    
    SLICE_X64Y104        FDCE (Hold_fdce_C_D)         0.091    -0.322    audio/FSMDMIC/dato1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/primer_ciclo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/primer_ciclo_reg/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.562    -0.602    audio/FSMDMIC/CLK
    SLICE_X66Y104        FDCE                                         r  audio/FSMDMIC/primer_ciclo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  audio/FSMDMIC/primer_ciclo_reg/Q
                         net (fo=2, routed)           0.174    -0.264    audio/FSMDMIC/primer_ciclo_reg_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  audio/FSMDMIC/primer_ciclo_i_1/O
                         net (fo=1, routed)           0.000    -0.219    audio/FSMDMIC/primer_ciclo_i_1_n_0
    SLICE_X66Y104        FDCE                                         r  audio/FSMDMIC/primer_ciclo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=409, routed)         0.834    -0.839    audio/FSMDMIC/CLK
    SLICE_X66Y104        FDCE                                         r  audio/FSMDMIC/primer_ciclo_reg/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.176    -0.426    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.120    -0.306    audio/FSMDMIC/primer_ciclo_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.087    





