static inline T_1 F_1 ( T_1 V_1 , T_1 V_2 )\r\n{\r\nT_1 V_3 ;\r\nV_3 = F_2 ( V_1 ) ;\r\nV_3 |= V_2 ;\r\nF_3 ( V_1 , V_3 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic inline T_1 F_4 ( T_1 V_1 , T_1 V_4 )\r\n{\r\nT_1 V_3 ;\r\nV_3 = F_2 ( V_1 ) ;\r\nV_3 &= ~ V_4 ;\r\nF_3 ( V_1 , V_3 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic void F_5 ( struct V_5 * V_6 )\r\n{\r\nF_3 ( V_7 , 1 << F_6 ( V_6 -> V_8 ) ) ;\r\n}\r\nstatic void F_7 ( struct V_5 * V_6 )\r\n{\r\nF_4 ( V_9 , 1 << F_6 ( V_6 -> V_8 ) ) ;\r\n}\r\nstatic void F_8 ( struct V_5 * V_6 )\r\n{\r\nunsigned int V_10 ;\r\nV_10 = F_6 ( V_6 -> V_8 ) ;\r\nF_4 ( V_9 , 1 << V_10 ) ;\r\nF_3 ( V_7 , 1 << V_10 ) ;\r\n}\r\nstatic void F_9 ( struct V_5 * V_6 )\r\n{\r\nF_1 ( V_9 , 1 << F_6 ( V_6 -> V_8 ) ) ;\r\n}\r\nstatic unsigned int F_10 ( struct V_5 * V_3 )\r\n{\r\nif ( F_11 ( & V_11 , V_3 -> V_12 ) )\r\nF_12 ( V_11 . V_13 ,\r\nL_1 ,\r\nV_3 -> V_12 ) ;\r\nF_9 ( V_3 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( struct V_5 * V_3 )\r\n{\r\nF_7 ( V_3 ) ;\r\nF_14 ( & V_11 , V_3 -> V_12 ) ;\r\n}\r\nstatic void F_15 ( struct V_5 * V_6 )\r\n{\r\nF_3 ( V_14 ,\r\n1 << ( F_6 ( V_6 -> V_8 ) - V_15 ) ) ;\r\n}\r\nstatic void F_16 ( struct V_5 * V_6 )\r\n{\r\nF_4 ( V_16 , 1 << ( F_6 ( V_6 -> V_8 ) - V_15 ) ) ;\r\n}\r\nstatic void F_17 ( struct V_5 * V_6 )\r\n{\r\nunsigned int V_10 ;\r\nV_10 = F_6 ( V_6 -> V_8 ) - V_15 ;\r\nF_4 ( V_16 , 1 << V_10 ) ;\r\nF_3 ( V_14 , 1 << V_10 ) ;\r\n}\r\nstatic void F_18 ( struct V_5 * V_6 )\r\n{\r\nF_1 ( V_16 , 1 << ( F_6 ( V_6 -> V_8 ) - V_15 ) ) ;\r\n}\r\nstatic int F_19 ( unsigned int V_8 )\r\n{\r\nT_1 V_17 , V_18 , V_19 , V_20 ;\r\nint V_21 ;\r\nV_17 = F_2 ( V_7 ) ;\r\nV_18 = F_2 ( V_14 ) ;\r\nV_19 = F_2 ( V_9 ) ;\r\nV_20 = F_2 ( V_16 ) ;\r\nV_19 &= V_17 ;\r\nV_20 &= V_18 ;\r\nif ( V_19 ) {\r\nfor ( V_21 = 0 ; V_21 < 16 ; V_21 ++ ) {\r\nif ( V_19 & ( 1 << V_21 ) )\r\nreturn F_20 ( V_21 ) ;\r\n}\r\n} else if ( V_20 ) {\r\nfor ( V_21 = 0 ; V_21 < 16 ; V_21 ++ ) {\r\nif ( V_20 & ( 1 << V_21 ) )\r\nreturn F_20 ( V_21 + V_15 ) ;\r\n}\r\n}\r\nF_21 ( V_22 L_2 ,\r\nV_19 , V_17 , V_20 , V_18 ) ;\r\nF_22 ( & V_23 ) ;\r\nreturn - V_24 ;\r\n}\r\nvoid F_23 ( unsigned int V_10 , T_2 V_25 ,\r\nT_3 signal )\r\n{\r\nT_1 V_26 ;\r\nif ( V_10 < V_15 ) {\r\nV_26 = 1 << V_10 ;\r\nif ( V_25 != V_27 ) {\r\nF_1 ( V_28 , V_26 ) ;\r\nif ( signal == V_29 )\r\nF_1 ( V_30 , V_26 ) ;\r\nelse\r\nF_4 ( V_30 , V_26 ) ;\r\nif ( V_31 & V_32 ) {\r\nswitch ( V_25 ) {\r\ncase V_33 :\r\nF_1 ( V_34 , V_26 ) ;\r\nF_4 ( V_35 , V_26 ) ;\r\nbreak;\r\ncase V_36 :\r\nF_4 ( V_34 , V_26 ) ;\r\nF_1 ( V_35 , V_26 ) ;\r\nbreak;\r\ndefault:\r\nF_1 ( V_34 , V_26 ) ;\r\nF_1 ( V_35 , V_26 ) ;\r\nbreak;\r\n}\r\n}\r\nF_24 ( F_20 ( V_10 ) ,\r\n& V_37 ,\r\nV_38 ) ;\r\n} else {\r\nF_4 ( V_28 , V_26 ) ;\r\nF_4 ( V_30 , V_26 ) ;\r\nF_24 ( F_20 ( V_10 ) ,\r\n& V_37 ,\r\nV_39 ) ;\r\n}\r\nF_3 ( V_7 , V_26 ) ;\r\n} else if ( V_10 < V_40 ) {\r\nV_26 = 1 << ( V_10 - V_15 ) ;\r\nif ( V_25 != V_27 ) {\r\nF_1 ( V_41 , V_26 ) ;\r\nif ( signal == V_29 )\r\nF_1 ( V_42 , V_26 ) ;\r\nelse\r\nF_4 ( V_42 , V_26 ) ;\r\nif ( V_31 & V_32 ) {\r\nswitch ( V_25 ) {\r\ncase V_33 :\r\nF_1 ( V_43 , V_26 ) ;\r\nF_4 ( V_44 , V_26 ) ;\r\nbreak;\r\ncase V_36 :\r\nF_4 ( V_43 , V_26 ) ;\r\nF_1 ( V_44 , V_26 ) ;\r\nbreak;\r\ndefault:\r\nF_1 ( V_43 , V_26 ) ;\r\nF_1 ( V_44 , V_26 ) ;\r\nbreak;\r\n}\r\n}\r\nF_24 ( F_20 ( V_10 ) ,\r\n& V_45 ,\r\nV_38 ) ;\r\n} else {\r\nF_4 ( V_41 , V_26 ) ;\r\nF_4 ( V_42 , V_26 ) ;\r\nF_24 ( F_20 ( V_10 ) ,\r\n& V_45 ,\r\nV_39 ) ;\r\n}\r\nF_3 ( V_14 , V_26 ) ;\r\n}\r\n}\r\nvoid F_25 ( unsigned int V_10 , T_4 V_46 )\r\n{\r\nT_1 V_26 ;\r\nif ( V_10 < V_15 ) {\r\nV_26 = 1 << V_10 ;\r\nif ( V_46 == V_47 )\r\nF_1 ( V_48 , V_26 ) ;\r\nelse\r\nF_4 ( V_48 , V_26 ) ;\r\nF_3 ( V_7 , V_26 ) ;\r\n} else if ( V_10 < V_40 ) {\r\nV_26 = 1 << ( V_10 - V_15 ) ;\r\nif ( V_46 == V_47 )\r\nF_1 ( V_49 , V_26 ) ;\r\nelse\r\nF_4 ( V_49 , V_26 ) ;\r\nF_3 ( V_14 , V_26 ) ;\r\n}\r\n}\r\nstatic int F_26 ( struct V_50 * V_51 , unsigned V_10 , int V_52 )\r\n{\r\nT_1 V_1 , V_26 , V_53 ;\r\nunsigned long V_54 ;\r\nif ( V_10 >= V_51 -> V_55 )\r\nreturn - V_24 ;\r\nif ( V_10 < 16 ) {\r\nV_1 = V_56 ;\r\nV_26 = 1 << V_10 ;\r\n} else if ( V_10 < 32 ) {\r\nV_1 = V_57 ;\r\nV_26 = 1 << ( V_10 - 16 ) ;\r\n} else {\r\nif ( V_31 & V_58 ) {\r\nV_1 = V_59 ;\r\nV_26 = 1 << ( V_10 - 32 ) ;\r\n} else {\r\nswitch ( V_10 ) {\r\ncase 48 :\r\nV_1 = V_60 ;\r\nV_26 = V_61 ;\r\nbreak;\r\ncase 49 :\r\nV_1 = V_60 ;\r\nV_26 = V_62 ;\r\nbreak;\r\ndefault:\r\nreturn - V_24 ;\r\n}\r\n}\r\n}\r\nF_27 ( & V_63 , V_54 ) ;\r\nV_53 = F_2 ( V_1 ) ;\r\nif ( V_52 == V_64 )\r\nV_53 |= V_26 ;\r\nelse\r\nV_53 &= ~ V_26 ;\r\nF_3 ( V_1 , V_53 ) ;\r\nF_28 ( & V_63 , V_54 ) ;\r\nreturn 0 ;\r\n}\r\nint F_29 ( unsigned int V_10 , T_5 V_65 )\r\n{\r\nT_1 V_53 , V_26 ;\r\nunsigned long V_54 ;\r\nif ( ( V_31 & V_66 ) != V_66 )\r\nreturn - V_67 ;\r\nif ( V_10 >= 15 )\r\nreturn - V_24 ;\r\nV_26 = 1 << V_10 ;\r\nF_27 ( & V_63 , V_54 ) ;\r\nif ( V_65 == V_68 || V_65 == V_69 ) {\r\nV_53 = F_2 ( V_70 ) ;\r\nif ( V_65 == V_68 )\r\nV_53 |= V_26 ;\r\nelse\r\nV_53 &= ~ V_26 ;\r\nF_3 ( V_70 , V_53 ) ;\r\nV_53 = F_2 ( V_71 ) ;\r\nV_53 |= V_26 ;\r\nF_3 ( V_71 , V_53 ) ;\r\n} else {\r\nV_53 = F_2 ( V_71 ) ;\r\nV_53 &= ~ V_26 ;\r\nF_3 ( V_71 , V_53 ) ;\r\n}\r\nF_28 ( & V_63 , V_54 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_30 ( struct V_50 * V_51 , unsigned V_10 )\r\n{\r\nT_1 V_53 , V_26 ;\r\nif ( V_10 >= V_51 -> V_55 )\r\nreturn - V_24 ;\r\nif ( V_10 < 16 ) {\r\nV_53 = F_2 ( V_72 ) ;\r\nV_26 = 1 << V_10 ;\r\n} else if ( V_10 < 32 ) {\r\nV_53 = F_2 ( V_73 ) ;\r\nV_26 = 1 << ( V_10 - 16 ) ;\r\n} else if ( V_10 < 48 ) {\r\nV_53 = F_2 ( V_74 ) ;\r\nV_26 = 1 << ( V_10 - 32 ) ;\r\n} else {\r\nV_53 = F_2 ( V_60 ) ;\r\nV_26 = 1 << ( V_10 - 48 ) ;\r\n}\r\nif ( V_53 & V_26 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_31 ( struct V_50 * V_51 , unsigned V_10 ,\r\nint V_75 )\r\n{\r\nT_1 V_1 , V_26 , V_53 ;\r\nunsigned long V_54 ;\r\nif ( V_10 >= V_51 -> V_55 )\r\nreturn;\r\nif ( V_10 < 16 ) {\r\nV_1 = V_72 ;\r\nV_26 = 1 << V_10 ;\r\n} else if ( V_10 < 32 ) {\r\nV_1 = V_73 ;\r\nV_26 = 1 << ( V_10 - 16 ) ;\r\n} else if ( V_10 < 48 ) {\r\nV_1 = V_74 ;\r\nV_26 = 1 << ( V_10 - 32 ) ;\r\n} else {\r\nV_1 = V_60 ;\r\nV_26 = 1 << ( V_10 - 48 ) ;\r\n}\r\nF_27 ( & V_63 , V_54 ) ;\r\nV_53 = F_2 ( V_1 ) ;\r\nif ( V_75 )\r\nV_53 |= V_26 ;\r\nelse\r\nV_53 &= ~ V_26 ;\r\nF_3 ( V_1 , V_53 ) ;\r\nF_28 ( & V_63 , V_54 ) ;\r\n}\r\nstatic int F_32 ( struct V_50 * V_51 , unsigned V_1 )\r\n{\r\nreturn F_26 ( V_51 , V_1 , V_76 ) ;\r\n}\r\nstatic int F_33 ( struct V_50 * V_51 , unsigned V_1 ,\r\nint V_75 )\r\n{\r\nF_31 ( V_51 , V_1 , V_75 ) ;\r\nreturn F_26 ( V_51 , V_1 , V_64 ) ;\r\n}\r\nstatic int F_34 ( struct V_50 * V_51 , unsigned V_1 )\r\n{\r\nif ( V_1 >= V_51 -> V_55 )\r\nreturn - V_24 ;\r\nreturn V_77 + V_1 ;\r\n}\r\nstatic int F_35 ( struct V_78 * V_79 )\r\n{\r\nstruct V_80 * V_81 ;\r\nunsigned int V_25 , V_21 , V_10 ;\r\nstruct V_82 * V_51 ;\r\nint V_8 , V_83 ;\r\nswitch ( V_79 -> V_84 ) {\r\ncase V_85 :\r\nV_31 = V_66 ;\r\nV_11 . V_55 = 50 ;\r\nbreak;\r\ncase V_86 :\r\nV_11 . V_55 = 36 ;\r\nbreak;\r\ncase V_87 :\r\nV_31 = V_32 ;\r\nV_11 . V_55 = 48 ;\r\nbreak;\r\ndefault:\r\nF_12 ( & V_79 -> V_13 , L_3 , V_79 -> V_84 ) ;\r\nreturn - V_88 ;\r\n}\r\nV_81 = F_36 ( V_79 , V_89 , 0 ) ;\r\nif ( ! V_81 )\r\nreturn - V_90 ;\r\nV_91 = F_37 ( V_81 -> V_92 , F_38 ( V_81 ) ) ;\r\nif ( ! V_91 )\r\nreturn - V_93 ;\r\nV_11 . V_13 = & V_79 -> V_13 ;\r\nV_83 = F_39 ( & V_11 ) ;\r\nF_3 ( V_9 , 0 ) ;\r\nF_3 ( V_16 , 0 ) ;\r\nV_25 = F_2 ( V_41 ) << 16 ;\r\nV_25 |= F_2 ( V_28 ) ;\r\nfor ( V_21 = V_77 ; V_21 <= V_94 ; V_21 ++ ) {\r\nV_10 = F_6 ( V_21 ) ;\r\nif ( V_10 < V_15 )\r\nV_51 = & V_37 ;\r\nelse\r\nV_51 = & V_45 ;\r\nif ( V_25 & ( 1 << V_10 ) )\r\nF_24 ( V_21 , V_51 , V_38 ) ;\r\nelse\r\nF_24 ( V_21 , V_51 , V_39 ) ;\r\n}\r\nV_8 = F_40 ( V_79 , 0 ) ;\r\nif ( V_8 < 0 || V_8 >= V_95 )\r\nreturn - V_90 ;\r\nreturn F_41 ( V_8 , F_19 ) ;\r\n}\r\nstatic int F_42 ( struct V_78 * V_79 )\r\n{\r\nif ( V_91 ) {\r\nF_43 ( V_91 ) ;\r\nV_91 = NULL ;\r\n}\r\nreturn 0 ;\r\n}
