

================================================================
== Vitis HLS Report for 'seg_7_driver'
================================================================
* Date:           Sun Jan 15 13:36:56 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        seg_7_driver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  6.088 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%digit2_read = read i4 @_ssdm_op_Read.ap_none.i4, i4 %digit2" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 3 'read' 'digit2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%digit1_read = read i4 @_ssdm_op_Read.ap_none.i4, i4 %digit1" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 4 'read' 'digit1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%refresh_signal_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %refresh_signal" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 5 'read' 'refresh_signal_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 6 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.93ns)   --->   "%icmp_ln34 = icmp_eq  i2 %state_load, i2 3" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 7 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.93ns)   --->   "%icmp_ln34_1 = icmp_eq  i2 %state_load, i2 1" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 8 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.93ns)   --->   "%icmp_ln34_2 = icmp_eq  i2 %state_load, i2 0" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 9 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.97ns)   --->   "%and_ln11 = and i1 %icmp_ln34, i1 %refresh_signal_read" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 10 'and' 'and_ln11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.97ns)   --->   "%xor_ln11 = xor i1 %refresh_signal_read, i1 1" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 11 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.97ns)   --->   "%and_ln11_1 = and i1 %icmp_ln34_1, i1 %xor_ln11" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 12 'and' 'and_ln11_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln11_6)   --->   "%and_ln11_2 = and i1 %icmp_ln34_2, i1 %xor_ln11" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 13 'and' 'and_ln11_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.97ns)   --->   "%and_ln11_3 = and i1 %icmp_ln34_2, i1 %refresh_signal_read" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 14 'and' 'and_ln11_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_2)   --->   "%select_ln11 = select i1 %and_ln11_3, i4 %digit2_read, i4 %digit1_read" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 15 'select' 'select_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln11_1 = select i1 %and_ln11_1, i4 %digit2_read, i4 %digit1_read" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 16 'select' 'select_ln11_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln11_2 = select i1 %icmp_ln34_2, i4 %select_ln11, i4 %select_ln11_1" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 17 'select' 'select_ln11_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i4 %select_ln11_2" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 18 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%seg_7_code_V_addr = getelementptr i8 %seg_7_code_V, i64 0, i64 %zext_ln11" [seg_7_driver/seg_7_driver.cpp:39]   --->   Operation 19 'getelementptr' 'seg_7_code_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.15ns)   --->   "%seg_7_code_V_load = load i4 %seg_7_code_V_addr" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 20 'load' 'seg_7_code_V_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln11_6)   --->   "%or_ln11_2 = or i1 %and_ln11_2, i1 %and_ln11" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 21 'or' 'or_ln11_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.97ns)   --->   "%or_ln11_3 = or i1 %and_ln11_3, i1 %and_ln11_1" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 22 'or' 'or_ln11_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln11_4)   --->   "%and_ln11_4 = and i1 %icmp_ln34_1, i1 %refresh_signal_read" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 23 'and' 'and_ln11_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "%and_ln11_5 = and i1 %icmp_ln34, i1 %xor_ln11" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 24 'and' 'and_ln11_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node next_state)   --->   "%select_ln11_4 = select i1 %and_ln11_5, i2 3, i2 2" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 25 'select' 'select_ln11_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln11_4 = or i1 %and_ln11_5, i1 %and_ln11_4" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 26 'or' 'or_ln11_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node next_state)   --->   "%zext_ln11_1 = zext i1 %or_ln11_3" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 27 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln11_6)   --->   "%or_ln11_5 = or i1 %or_ln11_3, i1 %or_ln11_2" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 28 'or' 'or_ln11_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node next_state)   --->   "%select_ln11_5 = select i1 %refresh_signal_read, i2 3, i2 2" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 29 'select' 'select_ln11_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node next_state)   --->   "%select_ln11_6 = select i1 %or_ln11_4, i2 %select_ln11_4, i2 %zext_ln11_1" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 30 'select' 'select_ln11_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln11_6 = or i1 %or_ln11_4, i1 %or_ln11_5" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 31 'or' 'or_ln11_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.99ns) (out node of the LUT)   --->   "%next_state = select i1 %or_ln11_6, i2 %select_ln11_6, i2 %select_ln11_5" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 32 'select' 'next_state' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln92 = store i2 %next_state, i2 %state" [seg_7_driver/seg_7_driver.cpp:92]   --->   Operation 33 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.19>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [seg_7_driver/seg_7_driver.cpp:14]   --->   Operation 34 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [seg_7_driver/seg_7_driver.cpp:10]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln10 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [seg_7_driver/seg_7_driver.cpp:10]   --->   Operation 36 'specinterface' 'specinterface_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %refresh_signal"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %refresh_signal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %digit1"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %digit1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %digit2"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %digit2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %seg_7_data"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seg_7_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %seg_7_enable"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %seg_7_enable, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node seg_7_enable_local)   --->   "%select_ln34 = select i1 %icmp_ln34_2, i4 14, i4 13" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 47 'select' 'select_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node seg_7_enable_local)   --->   "%or_ln34 = or i1 %icmp_ln34_2, i1 %icmp_ln34_1" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 48 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node seg_7_enable_local)   --->   "%select_ln34_1 = select i1 %icmp_ln34, i4 7, i4 11" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 49 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.99ns) (out node of the LUT)   --->   "%seg_7_enable_local = select i1 %or_ln34, i4 %select_ln34, i4 %select_ln34_1" [seg_7_driver/seg_7_driver.cpp:34]   --->   Operation 50 'select' 'seg_7_enable_local' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node seg_7_data_local)   --->   "%or_ln11 = or i1 %and_ln11_1, i1 %and_ln11" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 51 'or' 'or_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (2.15ns)   --->   "%seg_7_code_V_load = load i4 %seg_7_code_V_addr" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 52 'load' 'seg_7_code_V_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node seg_7_data_local)   --->   "%or_ln11_1 = or i1 %icmp_ln34_2, i1 %or_ln11" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 53 'or' 'or_ln11_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.04ns) (out node of the LUT)   --->   "%seg_7_data_local = select i1 %or_ln11_1, i8 %seg_7_code_V_load, i8 192" [seg_7_driver/seg_7_driver.cpp:11]   --->   Operation 54 'select' 'seg_7_data_local' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %seg_7_data, i8 %seg_7_data_local" [seg_7_driver/seg_7_driver.cpp:93]   --->   Operation 55 'write' 'write_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_none.i4P0A, i4 %seg_7_enable, i4 %seg_7_enable_local" [seg_7_driver/seg_7_driver.cpp:94]   --->   Operation 56 'write' 'write_ln94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln96 = ret" [seg_7_driver/seg_7_driver.cpp:96]   --->   Operation 57 'ret' 'ret_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 6.09ns
The critical path consists of the following:
	wire read operation ('refresh_signal_read', seg_7_driver/seg_7_driver.cpp:11) on port 'refresh_signal' (seg_7_driver/seg_7_driver.cpp:11) [23]  (0 ns)
	'xor' operation ('xor_ln11', seg_7_driver/seg_7_driver.cpp:11) [33]  (0.978 ns)
	'and' operation ('and_ln11_1', seg_7_driver/seg_7_driver.cpp:11) [34]  (0.978 ns)
	'select' operation ('select_ln11_1', seg_7_driver/seg_7_driver.cpp:11) [38]  (0.99 ns)
	'select' operation ('select_ln11_2', seg_7_driver/seg_7_driver.cpp:11) [40]  (0.99 ns)
	'getelementptr' operation ('seg_7_code_V_addr', seg_7_driver/seg_7_driver.cpp:39) [42]  (0 ns)
	'load' operation ('seg_7_code_V_load', seg_7_driver/seg_7_driver.cpp:11) on array 'seg_7_code_V' [43]  (2.15 ns)

 <State 2>: 3.19ns
The critical path consists of the following:
	'load' operation ('seg_7_code_V_load', seg_7_driver/seg_7_driver.cpp:11) on array 'seg_7_code_V' [43]  (2.15 ns)
	'select' operation ('seg_7_data_local', seg_7_driver/seg_7_driver.cpp:11) [45]  (1.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
