ARM GAS  /tmp/ccUshFZr.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"gpio.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_GPIO_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_GPIO_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * @file    gpio.c
   4:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/gpio.c ****   *          of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/gpio.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/gpio.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                             www.st.com/SLA0044
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** 
  23:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/gpio.c **** 
  25:Core/Src/gpio.c **** /* USER CODE END 0 */
  26:Core/Src/gpio.c **** 
  27:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  29:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  31:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccUshFZr.s 			page 2


  32:Core/Src/gpio.c **** /* USER CODE END 1 */
  33:Core/Src/gpio.c **** 
  34:Core/Src/gpio.c **** /** Configure pins
  35:Core/Src/gpio.c ****      PC14-OSC32_IN (OSC32_IN)   ------> RCC_OSC32_IN
  36:Core/Src/gpio.c ****      PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
  37:Core/Src/gpio.c ****      PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
  38:Core/Src/gpio.c ****      PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
  39:Core/Src/gpio.c ****      PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
  40:Core/Src/gpio.c ****      PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  28              		.loc 1 43 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 56
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 24
  35              		.cfi_offset 4, -24
  36              		.cfi_offset 5, -20
  37              		.cfi_offset 6, -16
  38              		.cfi_offset 7, -12
  39              		.cfi_offset 8, -8
  40              		.cfi_offset 14, -4
  41 0004 8EB0     		sub	sp, sp, #56
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 80
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 45 3 view .LVU1
  45              		.loc 1 45 20 is_stmt 0 view .LVU2
  46 0006 0024     		movs	r4, #0
  47 0008 0994     		str	r4, [sp, #36]
  48 000a 0A94     		str	r4, [sp, #40]
  49 000c 0B94     		str	r4, [sp, #44]
  50 000e 0C94     		str	r4, [sp, #48]
  51 0010 0D94     		str	r4, [sp, #52]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  52              		.loc 1 48 3 is_stmt 1 view .LVU3
  53              	.LBB2:
  54              		.loc 1 48 3 view .LVU4
  55              		.loc 1 48 3 view .LVU5
  56 0012 554B     		ldr	r3, .L3
  57 0014 D3F8E020 		ldr	r2, [r3, #224]
  58 0018 42F00402 		orr	r2, r2, #4
  59 001c C3F8E020 		str	r2, [r3, #224]
  60              		.loc 1 48 3 view .LVU6
  61 0020 D3F8E020 		ldr	r2, [r3, #224]
  62 0024 02F00402 		and	r2, r2, #4
  63 0028 0192     		str	r2, [sp, #4]
  64              		.loc 1 48 3 view .LVU7
  65 002a 019A     		ldr	r2, [sp, #4]
  66              	.LBE2:
  67              		.loc 1 48 3 view .LVU8
ARM GAS  /tmp/ccUshFZr.s 			page 3


  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  68              		.loc 1 49 3 view .LVU9
  69              	.LBB3:
  70              		.loc 1 49 3 view .LVU10
  71              		.loc 1 49 3 view .LVU11
  72 002c D3F8E020 		ldr	r2, [r3, #224]
  73 0030 42F02002 		orr	r2, r2, #32
  74 0034 C3F8E020 		str	r2, [r3, #224]
  75              		.loc 1 49 3 view .LVU12
  76 0038 D3F8E020 		ldr	r2, [r3, #224]
  77 003c 02F02002 		and	r2, r2, #32
  78 0040 0292     		str	r2, [sp, #8]
  79              		.loc 1 49 3 view .LVU13
  80 0042 029A     		ldr	r2, [sp, #8]
  81              	.LBE3:
  82              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  83              		.loc 1 50 3 view .LVU15
  84              	.LBB4:
  85              		.loc 1 50 3 view .LVU16
  86              		.loc 1 50 3 view .LVU17
  87 0044 D3F8E020 		ldr	r2, [r3, #224]
  88 0048 42F08002 		orr	r2, r2, #128
  89 004c C3F8E020 		str	r2, [r3, #224]
  90              		.loc 1 50 3 view .LVU18
  91 0050 D3F8E020 		ldr	r2, [r3, #224]
  92 0054 02F08002 		and	r2, r2, #128
  93 0058 0392     		str	r2, [sp, #12]
  94              		.loc 1 50 3 view .LVU19
  95 005a 039A     		ldr	r2, [sp, #12]
  96              	.LBE4:
  97              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  98              		.loc 1 51 3 view .LVU21
  99              	.LBB5:
 100              		.loc 1 51 3 view .LVU22
 101              		.loc 1 51 3 view .LVU23
 102 005c D3F8E020 		ldr	r2, [r3, #224]
 103 0060 42F00102 		orr	r2, r2, #1
 104 0064 C3F8E020 		str	r2, [r3, #224]
 105              		.loc 1 51 3 view .LVU24
 106 0068 D3F8E020 		ldr	r2, [r3, #224]
 107 006c 02F00102 		and	r2, r2, #1
 108 0070 0492     		str	r2, [sp, #16]
 109              		.loc 1 51 3 view .LVU25
 110 0072 049A     		ldr	r2, [sp, #16]
 111              	.LBE5:
 112              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 113              		.loc 1 52 3 view .LVU27
 114              	.LBB6:
 115              		.loc 1 52 3 view .LVU28
 116              		.loc 1 52 3 view .LVU29
 117 0074 D3F8E020 		ldr	r2, [r3, #224]
 118 0078 42F00202 		orr	r2, r2, #2
 119 007c C3F8E020 		str	r2, [r3, #224]
 120              		.loc 1 52 3 view .LVU30
ARM GAS  /tmp/ccUshFZr.s 			page 4


 121 0080 D3F8E020 		ldr	r2, [r3, #224]
 122 0084 02F00202 		and	r2, r2, #2
 123 0088 0592     		str	r2, [sp, #20]
 124              		.loc 1 52 3 view .LVU31
 125 008a 059A     		ldr	r2, [sp, #20]
 126              	.LBE6:
 127              		.loc 1 52 3 view .LVU32
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 128              		.loc 1 53 3 view .LVU33
 129              	.LBB7:
 130              		.loc 1 53 3 view .LVU34
 131              		.loc 1 53 3 view .LVU35
 132 008c D3F8E020 		ldr	r2, [r3, #224]
 133 0090 42F04002 		orr	r2, r2, #64
 134 0094 C3F8E020 		str	r2, [r3, #224]
 135              		.loc 1 53 3 view .LVU36
 136 0098 D3F8E020 		ldr	r2, [r3, #224]
 137 009c 02F04002 		and	r2, r2, #64
 138 00a0 0692     		str	r2, [sp, #24]
 139              		.loc 1 53 3 view .LVU37
 140 00a2 069A     		ldr	r2, [sp, #24]
 141              	.LBE7:
 142              		.loc 1 53 3 view .LVU38
  54:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 143              		.loc 1 54 3 view .LVU39
 144              	.LBB8:
 145              		.loc 1 54 3 view .LVU40
 146              		.loc 1 54 3 view .LVU41
 147 00a4 D3F8E020 		ldr	r2, [r3, #224]
 148 00a8 42F01002 		orr	r2, r2, #16
 149 00ac C3F8E020 		str	r2, [r3, #224]
 150              		.loc 1 54 3 view .LVU42
 151 00b0 D3F8E020 		ldr	r2, [r3, #224]
 152 00b4 02F01002 		and	r2, r2, #16
 153 00b8 0792     		str	r2, [sp, #28]
 154              		.loc 1 54 3 view .LVU43
 155 00ba 079A     		ldr	r2, [sp, #28]
 156              	.LBE8:
 157              		.loc 1 54 3 view .LVU44
  55:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 158              		.loc 1 55 3 view .LVU45
 159              	.LBB9:
 160              		.loc 1 55 3 view .LVU46
 161              		.loc 1 55 3 view .LVU47
 162 00bc D3F8E020 		ldr	r2, [r3, #224]
 163 00c0 42F00802 		orr	r2, r2, #8
 164 00c4 C3F8E020 		str	r2, [r3, #224]
 165              		.loc 1 55 3 view .LVU48
 166 00c8 D3F8E030 		ldr	r3, [r3, #224]
 167 00cc 03F00803 		and	r3, r3, #8
 168 00d0 0893     		str	r3, [sp, #32]
 169              		.loc 1 55 3 view .LVU49
 170 00d2 089B     		ldr	r3, [sp, #32]
 171              	.LBE9:
 172              		.loc 1 55 3 view .LVU50
  56:Core/Src/gpio.c **** 
  57:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
ARM GAS  /tmp/ccUshFZr.s 			page 5


  58:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 173              		.loc 1 58 3 view .LVU51
 174 00d4 DFF8A480 		ldr	r8, .L3+20
 175 00d8 2246     		mov	r2, r4
 176 00da 44F20101 		movw	r1, #16385
 177 00de 4046     		mov	r0, r8
 178 00e0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 179              	.LVL0:
  59:Core/Src/gpio.c **** 
  60:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  61:Core/Src/gpio.c ****   HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 180              		.loc 1 61 3 view .LVU52
 181 00e4 214F     		ldr	r7, .L3+4
 182 00e6 2246     		mov	r2, r4
 183 00e8 4FF48061 		mov	r1, #1024
 184 00ec 3846     		mov	r0, r7
 185 00ee FFF7FEFF 		bl	HAL_GPIO_WritePin
 186              	.LVL1:
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  64:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 187              		.loc 1 64 3 view .LVU53
 188 00f2 1F4E     		ldr	r6, .L3+8
 189 00f4 2246     		mov	r2, r4
 190 00f6 0221     		movs	r1, #2
 191 00f8 3046     		mov	r0, r6
 192 00fa FFF7FEFF 		bl	HAL_GPIO_WritePin
 193              	.LVL2:
  65:Core/Src/gpio.c **** 
  66:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = B1_Pin;
 194              		.loc 1 67 3 view .LVU54
 195              		.loc 1 67 23 is_stmt 0 view .LVU55
 196 00fe 4FF40053 		mov	r3, #8192
 197 0102 0993     		str	r3, [sp, #36]
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 198              		.loc 1 68 3 is_stmt 1 view .LVU56
 199              		.loc 1 68 24 is_stmt 0 view .LVU57
 200 0104 0A94     		str	r4, [sp, #40]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 69 3 is_stmt 1 view .LVU58
 202              		.loc 1 69 24 is_stmt 0 view .LVU59
 203 0106 0B94     		str	r4, [sp, #44]
  70:Core/Src/gpio.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 204              		.loc 1 70 3 is_stmt 1 view .LVU60
 205 0108 09A9     		add	r1, sp, #36
 206 010a 1A48     		ldr	r0, .L3+12
 207 010c FFF7FEFF 		bl	HAL_GPIO_Init
 208              	.LVL3:
  71:Core/Src/gpio.c **** 
  72:Core/Src/gpio.c ****   /*Configure GPIO pins : PBPin PBPin */
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 209              		.loc 1 73 3 view .LVU61
 210              		.loc 1 73 23 is_stmt 0 view .LVU62
 211 0110 44F20103 		movw	r3, #16385
 212 0114 0993     		str	r3, [sp, #36]
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  /tmp/ccUshFZr.s 			page 6


 213              		.loc 1 74 3 is_stmt 1 view .LVU63
 214              		.loc 1 74 24 is_stmt 0 view .LVU64
 215 0116 0125     		movs	r5, #1
 216 0118 0A95     		str	r5, [sp, #40]
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 75 3 is_stmt 1 view .LVU65
 218              		.loc 1 75 24 is_stmt 0 view .LVU66
 219 011a 0B94     		str	r4, [sp, #44]
  76:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 220              		.loc 1 76 3 is_stmt 1 view .LVU67
 221              		.loc 1 76 25 is_stmt 0 view .LVU68
 222 011c 0C94     		str	r4, [sp, #48]
  77:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 223              		.loc 1 77 3 is_stmt 1 view .LVU69
 224 011e 09A9     		add	r1, sp, #36
 225 0120 4046     		mov	r0, r8
 226 0122 FFF7FEFF 		bl	HAL_GPIO_Init
 227              	.LVL4:
  78:Core/Src/gpio.c **** 
  79:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 228              		.loc 1 80 3 view .LVU70
 229              		.loc 1 80 23 is_stmt 0 view .LVU71
 230 0126 4FF48063 		mov	r3, #1024
 231 012a 0993     		str	r3, [sp, #36]
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 232              		.loc 1 81 3 is_stmt 1 view .LVU72
 233              		.loc 1 81 24 is_stmt 0 view .LVU73
 234 012c 0A95     		str	r5, [sp, #40]
  82:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 235              		.loc 1 82 3 is_stmt 1 view .LVU74
 236              		.loc 1 82 24 is_stmt 0 view .LVU75
 237 012e 0B94     		str	r4, [sp, #44]
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 238              		.loc 1 83 3 is_stmt 1 view .LVU76
 239              		.loc 1 83 25 is_stmt 0 view .LVU77
 240 0130 0C94     		str	r4, [sp, #48]
  84:Core/Src/gpio.c ****   HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 241              		.loc 1 84 3 is_stmt 1 view .LVU78
 242 0132 09A9     		add	r1, sp, #36
 243 0134 3846     		mov	r0, r7
 244 0136 FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL5:
  85:Core/Src/gpio.c **** 
  86:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  87:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 246              		.loc 1 87 3 view .LVU79
 247              		.loc 1 87 23 is_stmt 0 view .LVU80
 248 013a 8023     		movs	r3, #128
 249 013c 0993     		str	r3, [sp, #36]
  88:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 250              		.loc 1 88 3 is_stmt 1 view .LVU81
 251              		.loc 1 88 24 is_stmt 0 view .LVU82
 252 013e 4FF48813 		mov	r3, #1114112
 253 0142 0A93     		str	r3, [sp, #40]
  89:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 254              		.loc 1 89 3 is_stmt 1 view .LVU83
ARM GAS  /tmp/ccUshFZr.s 			page 7


 255              		.loc 1 89 24 is_stmt 0 view .LVU84
 256 0144 0B94     		str	r4, [sp, #44]
  90:Core/Src/gpio.c ****   HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 257              		.loc 1 90 3 is_stmt 1 view .LVU85
 258 0146 09A9     		add	r1, sp, #36
 259 0148 0B48     		ldr	r0, .L3+16
 260 014a FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL6:
  91:Core/Src/gpio.c **** 
  92:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  93:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 262              		.loc 1 93 3 view .LVU86
 263              		.loc 1 93 23 is_stmt 0 view .LVU87
 264 014e 0223     		movs	r3, #2
 265 0150 0993     		str	r3, [sp, #36]
  94:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 266              		.loc 1 94 3 is_stmt 1 view .LVU88
 267              		.loc 1 94 24 is_stmt 0 view .LVU89
 268 0152 0A95     		str	r5, [sp, #40]
  95:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 269              		.loc 1 95 3 is_stmt 1 view .LVU90
 270              		.loc 1 95 24 is_stmt 0 view .LVU91
 271 0154 0B94     		str	r4, [sp, #44]
  96:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 272              		.loc 1 96 3 is_stmt 1 view .LVU92
 273              		.loc 1 96 25 is_stmt 0 view .LVU93
 274 0156 0C94     		str	r4, [sp, #48]
  97:Core/Src/gpio.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 275              		.loc 1 97 3 is_stmt 1 view .LVU94
 276 0158 09A9     		add	r1, sp, #36
 277 015a 3046     		mov	r0, r6
 278 015c FFF7FEFF 		bl	HAL_GPIO_Init
 279              	.LVL7:
  98:Core/Src/gpio.c **** 
  99:Core/Src/gpio.c **** }
 280              		.loc 1 99 1 is_stmt 0 view .LVU95
 281 0160 0EB0     		add	sp, sp, #56
 282              	.LCFI2:
 283              		.cfi_def_cfa_offset 24
 284              		@ sp needed
 285 0162 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 286              	.L4:
 287 0166 00BF     		.align	2
 288              	.L3:
 289 0168 00440258 		.word	1476543488
 290 016c 000C0258 		.word	1476529152
 291 0170 00100258 		.word	1476530176
 292 0174 00080258 		.word	1476528128
 293 0178 00180258 		.word	1476532224
 294 017c 00040258 		.word	1476527104
 295              		.cfi_endproc
 296              	.LFE144:
 298              		.text
 299              	.Letext0:
 300              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 301              		.file 3 "Drivers/CMSIS/Include/core_cm7.h"
 302              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
ARM GAS  /tmp/ccUshFZr.s 			page 8


 303              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 304              		.file 6 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 305              		.file 7 "/usr/include/newlib/sys/_types.h"
 306              		.file 8 "/usr/include/newlib/sys/reent.h"
 307              		.file 9 "/usr/include/newlib/sys/lock.h"
 308              		.file 10 "/usr/include/newlib/math.h"
 309              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 310              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 311              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 312              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 313              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/ccUshFZr.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccUshFZr.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccUshFZr.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccUshFZr.s:289    .text.MX_GPIO_Init:0000000000000168 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
