{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734274809115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734274809115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 16:00:09 2024 " "Processing started: Sun Dec 15 16:00:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734274809115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734274809115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734274809115 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734274809459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiClk-rtl " "Found design unit 1: digiClk-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiClk " "Found entity 1: digiClk" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_width_adapter-rtl " "Found design unit 1: digiclk_width_adapter-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_width_adapter.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_width_adapter " "Found entity 1: digiclk_width_adapter" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_width_adapter.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_width_adapter_001-rtl " "Found design unit 1: digiclk_width_adapter_001-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_width_adapter_001.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_width_adapter_001 " "Found entity 1: digiclk_width_adapter_001" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_width_adapter_001.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_cpu_instruction_master_translator-rtl " "Found design unit 1: digiclk_cpu_instruction_master_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_cpu_instruction_master_translator " "Found entity 1: digiclk_cpu_instruction_master_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_cpu_data_master_translator-rtl " "Found design unit 1: digiclk_cpu_data_master_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_cpu_data_master_translator " "Found entity 1: digiclk_cpu_data_master_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: digiclk_cpu_jtag_debug_module_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_cpu_jtag_debug_module_translator " "Found entity 1: digiclk_cpu_jtag_debug_module_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_sdram_controler_s1_translator-rtl " "Found design unit 1: digiclk_sdram_controler_s1_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_sdram_controler_s1_translator " "Found entity 1: digiclk_sdram_controler_s1_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_timer_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_timer_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_timer_0_s1_translator-rtl " "Found design unit 1: digiclk_timer_0_s1_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_timer_0_s1_translator " "Found entity 1: digiclk_timer_0_s1_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_key_avalon_parallel_port_slave_translator-rtl " "Found design unit 1: digiclk_key_avalon_parallel_port_slave_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_key_avalon_parallel_port_slave_translator " "Found entity 1: digiclk_key_avalon_parallel_port_slave_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: digiclk_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: digiclk_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_sys_id_control_slave_translator-rtl " "Found design unit 1: digiclk_sys_id_control_slave_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_sys_id_control_slave_translator " "Found entity 1: digiclk_sys_id_control_slave_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_irq_mapper " "Found entity 1: digiClk_irq_mapper" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_irq_mapper.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809959 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_rsp_xbar_mux_001 " "Found entity 1: digiClk_rsp_xbar_mux_001" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_rsp_xbar_mux " "Found entity 1: digiClk_rsp_xbar_mux" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_rsp_xbar_demux_003 " "Found entity 1: digiClk_rsp_xbar_demux_003" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_demux_003.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_rsp_xbar_demux " "Found entity 1: digiClk_rsp_xbar_demux" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_demux.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_cmd_xbar_mux " "Found entity 1: digiClk_cmd_xbar_mux" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_mux.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_cmd_xbar_demux_001 " "Found entity 1: digiClk_cmd_xbar_demux_001" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_demux_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_cmd_xbar_demux " "Found entity 1: digiClk_cmd_xbar_demux" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_demux.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel digiClk_id_router_003.sv(48) " "Verilog HDL Declaration information at digiClk_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274809990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel digiClk_id_router_003.sv(49) " "Verilog HDL Declaration information at digiClk_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274809990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_id_router_003_default_decode " "Found entity 1: digiClk_id_router_003_default_decode" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_id_router_003 " "Found entity 2: digiClk_id_router_003" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274809990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel digiClk_id_router_001.sv(48) " "Verilog HDL Declaration information at digiClk_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274809990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel digiClk_id_router_001.sv(49) " "Verilog HDL Declaration information at digiClk_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274809990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_id_router_001_default_decode " "Found entity 1: digiClk_id_router_001_default_decode" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810006 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_id_router_001 " "Found entity 2: digiClk_id_router_001" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel digiClk_id_router.sv(48) " "Verilog HDL Declaration information at digiClk_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274810006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel digiClk_id_router.sv(49) " "Verilog HDL Declaration information at digiClk_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274810006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_id_router_default_decode " "Found entity 1: digiClk_id_router_default_decode" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810006 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_id_router " "Found entity 2: digiClk_id_router" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel digiClk_addr_router_001.sv(48) " "Verilog HDL Declaration information at digiClk_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274810006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel digiClk_addr_router_001.sv(49) " "Verilog HDL Declaration information at digiClk_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274810006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_addr_router_001_default_decode " "Found entity 1: digiClk_addr_router_001_default_decode" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810006 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_addr_router_001 " "Found entity 2: digiClk_addr_router_001" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel digiClk_addr_router.sv(48) " "Verilog HDL Declaration information at digiClk_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274810006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel digiClk_addr_router.sv(49) " "Verilog HDL Declaration information at digiClk_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274810006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_addr_router_default_decode " "Found entity 1: digiClk_addr_router_default_decode" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810006 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_addr_router " "Found entity 2: digiClk_addr_router" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_7_seg_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_7_seg_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_7_SEG_CONTROLLER " "Found entity 1: digiClk_7_SEG_CONTROLLER" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_7_SEG_CONTROLLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_7_SEG_CONTROLLER.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_jtag_uart_0_sim_scfifo_w " "Found entity 1: digiClk_jtag_uart_0_sim_scfifo_w" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_jtag_uart_0_scfifo_w " "Found entity 2: digiClk_jtag_uart_0_scfifo_w" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""} { "Info" "ISGN_ENTITY_NAME" "3 digiClk_jtag_uart_0_sim_scfifo_r " "Found entity 3: digiClk_jtag_uart_0_sim_scfifo_r" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""} { "Info" "ISGN_ENTITY_NAME" "4 digiClk_jtag_uart_0_scfifo_r " "Found entity 4: digiClk_jtag_uart_0_scfifo_r" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""} { "Info" "ISGN_ENTITY_NAME" "5 digiClk_jtag_uart_0 " "Found entity 5: digiClk_jtag_uart_0" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_SWITCHES " "Found entity 1: digiClk_SWITCHES" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SWITCHES.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SWITCHES.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_KEY " "Found entity 1: digiClk_KEY" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_KEY.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_KEY.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_led_red.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_led_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_LED_RED " "Found entity 1: digiClk_LED_RED" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_LED_RED.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_LED_RED.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_led_green.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_led_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_LED_GREEN " "Found entity 1: digiClk_LED_GREEN" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_LED_GREEN.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_LED_GREEN.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_timer_0 " "Found entity 1: digiClk_timer_0" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_timer_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_SYS_ID " "Found entity 1: digiClk_SYS_ID" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SYS_ID.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SYS_ID.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_sdram_controler.v 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_sdram_controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_SDRAM_CONTROLER_input_efifo_module " "Found entity 1: digiClk_SDRAM_CONTROLER_input_efifo_module" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810053 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_SDRAM_CONTROLER " "Found entity 2: digiClk_SDRAM_CONTROLER" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_CPU_register_bank_a_module " "Found entity 1: digiClk_CPU_register_bank_a_module" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_CPU_register_bank_b_module " "Found entity 2: digiClk_CPU_register_bank_b_module" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "3 digiClk_CPU_nios2_oci_debug " "Found entity 3: digiClk_CPU_nios2_oci_debug" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "4 digiClk_CPU_ociram_sp_ram_module " "Found entity 4: digiClk_CPU_ociram_sp_ram_module" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "5 digiClk_CPU_nios2_ocimem " "Found entity 5: digiClk_CPU_nios2_ocimem" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "6 digiClk_CPU_nios2_avalon_reg " "Found entity 6: digiClk_CPU_nios2_avalon_reg" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "7 digiClk_CPU_nios2_oci_break " "Found entity 7: digiClk_CPU_nios2_oci_break" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "8 digiClk_CPU_nios2_oci_xbrk " "Found entity 8: digiClk_CPU_nios2_oci_xbrk" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "9 digiClk_CPU_nios2_oci_dbrk " "Found entity 9: digiClk_CPU_nios2_oci_dbrk" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "10 digiClk_CPU_nios2_oci_itrace " "Found entity 10: digiClk_CPU_nios2_oci_itrace" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "11 digiClk_CPU_nios2_oci_td_mode " "Found entity 11: digiClk_CPU_nios2_oci_td_mode" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "12 digiClk_CPU_nios2_oci_dtrace " "Found entity 12: digiClk_CPU_nios2_oci_dtrace" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "13 digiClk_CPU_nios2_oci_compute_tm_count " "Found entity 13: digiClk_CPU_nios2_oci_compute_tm_count" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "14 digiClk_CPU_nios2_oci_fifowp_inc " "Found entity 14: digiClk_CPU_nios2_oci_fifowp_inc" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "15 digiClk_CPU_nios2_oci_fifocount_inc " "Found entity 15: digiClk_CPU_nios2_oci_fifocount_inc" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "16 digiClk_CPU_nios2_oci_fifo " "Found entity 16: digiClk_CPU_nios2_oci_fifo" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "17 digiClk_CPU_nios2_oci_pib " "Found entity 17: digiClk_CPU_nios2_oci_pib" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "18 digiClk_CPU_nios2_oci_im " "Found entity 18: digiClk_CPU_nios2_oci_im" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "19 digiClk_CPU_nios2_performance_monitors " "Found entity 19: digiClk_CPU_nios2_performance_monitors" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "20 digiClk_CPU_nios2_oci " "Found entity 20: digiClk_CPU_nios2_oci" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""} { "Info" "ISGN_ENTITY_NAME" "21 digiClk_CPU " "Found entity 21: digiClk_CPU" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_CPU_jtag_debug_module_sysclk " "Found entity 1: digiClk_CPU_jtag_debug_module_sysclk" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_CPU_jtag_debug_module_tck " "Found entity 1: digiClk_CPU_jtag_debug_module_tck" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_tck.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_CPU_jtag_debug_module_wrapper " "Found entity 1: digiClk_CPU_jtag_debug_module_wrapper" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_CPU_oci_test_bench " "Found entity 1: digiClk_CPU_oci_test_bench" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_oci_test_bench.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_CPU_test_bench " "Found entity 1: digiClk_CPU_test_bench" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_test_bench.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_PLL " "Found entity 1: digiClk_PLL" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810084 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_SDRAM_CONTROLER.v(316) " "Verilog HDL or VHDL warning at digiClk_SDRAM_CONTROLER.v(316): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274810115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_SDRAM_CONTROLER.v(326) " "Verilog HDL or VHDL warning at digiClk_SDRAM_CONTROLER.v(326): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274810115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_SDRAM_CONTROLER.v(336) " "Verilog HDL or VHDL warning at digiClk_SDRAM_CONTROLER.v(336): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274810115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_SDRAM_CONTROLER.v(680) " "Verilog HDL or VHDL warning at digiClk_SDRAM_CONTROLER.v(680): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274810115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_CPU.v(1567) " "Verilog HDL or VHDL warning at digiClk_CPU.v(1567): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274810131 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_CPU.v(1569) " "Verilog HDL or VHDL warning at digiClk_CPU.v(1569): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274810131 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_CPU.v(1725) " "Verilog HDL or VHDL warning at digiClk_CPU.v(1725): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274810131 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_CPU.v(2553) " "Verilog HDL or VHDL warning at digiClk_CPU.v(2553): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274810131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digiClk " "Elaborating entity \"digiClk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734274810162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_PLL digiClk_PLL:pll " "Elaborating entity \"digiClk_PLL\" for hierarchy \"digiClk_PLL:pll\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "pll" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK digiClk_PLL.v(97) " "Verilog HDL or VHDL warning at digiClk_PLL.v(97): object \"VGA_CLK\" assigned a value but never read" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734274810641 "|digiClk|digiClk_PLL:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll digiClk_PLL:pll\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" "DE_Clock_Generator_System" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_PLL:pll\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_PLL:pll\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274810704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU digiClk_CPU:cpu " "Elaborating entity \"digiClk_CPU\" for hierarchy \"digiClk_CPU:cpu\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_test_bench digiClk_CPU:cpu\|digiClk_CPU_test_bench:the_digiClk_CPU_test_bench " "Elaborating entity \"digiClk_CPU_test_bench\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_test_bench:the_digiClk_CPU_test_bench\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_test_bench" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_register_bank_a_module digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a " "Elaborating entity \"digiClk_CPU_register_bank_a_module\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "digiClk_CPU_register_bank_a" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_altsyncram" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file digiClk_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"digiClk_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810911 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274810911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/altsyncram_60g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274810987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274810987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274810989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_register_bank_b_module digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b " "Elaborating entity \"digiClk_CPU_register_bank_b_module\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "digiClk_CPU_register_bank_b" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_altsyncram" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file digiClk_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"digiClk_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811167 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274811167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70g1 " "Found entity 1: altsyncram_70g1" {  } { { "db/altsyncram_70g1.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/altsyncram_70g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274811229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274811229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_70g1 digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_70g1:auto_generated " "Elaborating entity \"altsyncram_70g1\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_70g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci " "Elaborating entity \"digiClk_CPU_nios2_oci\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_debug digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug " "Elaborating entity \"digiClk_CPU_nios2_oci_debug\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_debug" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_altera_std_synchronizer" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274811421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811421 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274811421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_ocimem digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem " "Elaborating entity \"digiClk_CPU_nios2_ocimem\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_ocimem" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_ociram_sp_ram_module digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram " "Elaborating entity \"digiClk_CPU_ociram_sp_ram_module\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "digiClk_CPU_ociram_sp_ram" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_altsyncram" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274811500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file digiClk_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"digiClk_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811500 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274811500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ad71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ad71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ad71 " "Found entity 1: altsyncram_ad71" {  } { { "db/altsyncram_ad71.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/altsyncram_ad71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274811567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274811567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ad71 digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ad71:auto_generated " "Elaborating entity \"altsyncram_ad71\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ad71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_avalon_reg digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_avalon_reg:the_digiClk_CPU_nios2_avalon_reg " "Elaborating entity \"digiClk_CPU_nios2_avalon_reg\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_avalon_reg:the_digiClk_CPU_nios2_avalon_reg\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_avalon_reg" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_break digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_break:the_digiClk_CPU_nios2_oci_break " "Elaborating entity \"digiClk_CPU_nios2_oci_break\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_break:the_digiClk_CPU_nios2_oci_break\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_break" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_xbrk digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_xbrk:the_digiClk_CPU_nios2_oci_xbrk " "Elaborating entity \"digiClk_CPU_nios2_oci_xbrk\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_xbrk:the_digiClk_CPU_nios2_oci_xbrk\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_xbrk" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_dbrk digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_dbrk:the_digiClk_CPU_nios2_oci_dbrk " "Elaborating entity \"digiClk_CPU_nios2_oci_dbrk\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_dbrk:the_digiClk_CPU_nios2_oci_dbrk\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_dbrk" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_itrace digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_itrace:the_digiClk_CPU_nios2_oci_itrace " "Elaborating entity \"digiClk_CPU_nios2_oci_itrace\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_itrace:the_digiClk_CPU_nios2_oci_itrace\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_itrace" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_dtrace digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_dtrace:the_digiClk_CPU_nios2_oci_dtrace " "Elaborating entity \"digiClk_CPU_nios2_oci_dtrace\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_dtrace:the_digiClk_CPU_nios2_oci_dtrace\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_dtrace" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_td_mode digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_dtrace:the_digiClk_CPU_nios2_oci_dtrace\|digiClk_CPU_nios2_oci_td_mode:digiClk_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"digiClk_CPU_nios2_oci_td_mode\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_dtrace:the_digiClk_CPU_nios2_oci_dtrace\|digiClk_CPU_nios2_oci_td_mode:digiClk_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "digiClk_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_fifo digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo " "Elaborating entity \"digiClk_CPU_nios2_oci_fifo\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_compute_tm_count digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_nios2_oci_compute_tm_count:digiClk_CPU_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"digiClk_CPU_nios2_oci_compute_tm_count\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_nios2_oci_compute_tm_count:digiClk_CPU_nios2_oci_compute_tm_count_tm_count\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "digiClk_CPU_nios2_oci_compute_tm_count_tm_count" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_fifowp_inc digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_nios2_oci_fifowp_inc:digiClk_CPU_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"digiClk_CPU_nios2_oci_fifowp_inc\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_nios2_oci_fifowp_inc:digiClk_CPU_nios2_oci_fifowp_inc_fifowp\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "digiClk_CPU_nios2_oci_fifowp_inc_fifowp" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_fifocount_inc digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_nios2_oci_fifocount_inc:digiClk_CPU_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"digiClk_CPU_nios2_oci_fifocount_inc\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_nios2_oci_fifocount_inc:digiClk_CPU_nios2_oci_fifocount_inc_fifocount\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "digiClk_CPU_nios2_oci_fifocount_inc_fifocount" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_oci_test_bench digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_oci_test_bench:the_digiClk_CPU_oci_test_bench " "Elaborating entity \"digiClk_CPU_oci_test_bench\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_oci_test_bench:the_digiClk_CPU_oci_test_bench\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_oci_test_bench" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811854 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "digiClk_CPU_oci_test_bench " "Entity \"digiClk_CPU_oci_test_bench\" contains only dangling pins" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_oci_test_bench" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1734274811854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_pib digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_pib:the_digiClk_CPU_nios2_oci_pib " "Elaborating entity \"digiClk_CPU_nios2_oci_pib\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_pib:the_digiClk_CPU_nios2_oci_pib\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_pib" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_im digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_im:the_digiClk_CPU_nios2_oci_im " "Elaborating entity \"digiClk_CPU_nios2_oci_im\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_im:the_digiClk_CPU_nios2_oci_im\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_im" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_jtag_debug_module_wrapper digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper " "Elaborating entity \"digiClk_CPU_jtag_debug_module_wrapper\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_jtag_debug_module_wrapper" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_jtag_debug_module_tck digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|digiClk_CPU_jtag_debug_module_tck:the_digiClk_CPU_jtag_debug_module_tck " "Elaborating entity \"digiClk_CPU_jtag_debug_module_tck\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|digiClk_CPU_jtag_debug_module_tck:the_digiClk_CPU_jtag_debug_module_tck\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" "the_digiClk_CPU_jtag_debug_module_tck" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_jtag_debug_module_sysclk digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|digiClk_CPU_jtag_debug_module_sysclk:the_digiClk_CPU_jtag_debug_module_sysclk " "Elaborating entity \"digiClk_CPU_jtag_debug_module_sysclk\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|digiClk_CPU_jtag_debug_module_sysclk:the_digiClk_CPU_jtag_debug_module_sysclk\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" "the_digiClk_CPU_jtag_debug_module_sysclk" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" "digiClk_CPU_jtag_debug_module_phy" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274811963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy " "Instantiated megafunction \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811963 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274811963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_SDRAM_CONTROLER digiClk_SDRAM_CONTROLER:sdram_controler " "Elaborating entity \"digiClk_SDRAM_CONTROLER\" for hierarchy \"digiClk_SDRAM_CONTROLER:sdram_controler\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "sdram_controler" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274811979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_SDRAM_CONTROLER_input_efifo_module digiClk_SDRAM_CONTROLER:sdram_controler\|digiClk_SDRAM_CONTROLER_input_efifo_module:the_digiClk_SDRAM_CONTROLER_input_efifo_module " "Elaborating entity \"digiClk_SDRAM_CONTROLER_input_efifo_module\" for hierarchy \"digiClk_SDRAM_CONTROLER:sdram_controler\|digiClk_SDRAM_CONTROLER_input_efifo_module:the_digiClk_SDRAM_CONTROLER_input_efifo_module\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "the_digiClk_SDRAM_CONTROLER_input_efifo_module" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_SYS_ID digiClk_SYS_ID:sys_id " "Elaborating entity \"digiClk_SYS_ID\" for hierarchy \"digiClk_SYS_ID:sys_id\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "sys_id" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_timer_0 digiClk_timer_0:timer_0 " "Elaborating entity \"digiClk_timer_0\" for hierarchy \"digiClk_timer_0:timer_0\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "timer_0" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_LED_GREEN digiClk_LED_GREEN:led_green " "Elaborating entity \"digiClk_LED_GREEN\" for hierarchy \"digiClk_LED_GREEN:led_green\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "led_green" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_LED_RED digiClk_LED_RED:led_red " "Elaborating entity \"digiClk_LED_RED\" for hierarchy \"digiClk_LED_RED:led_red\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "led_red" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_KEY digiClk_KEY:key " "Elaborating entity \"digiClk_KEY\" for hierarchy \"digiClk_KEY:key\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "key" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812119 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data digiClk_KEY.v(113) " "Verilog HDL or VHDL warning at digiClk_KEY.v(113): object \"data\" assigned a value but never read" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_KEY.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_KEY.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734274812119 "|digiClk|digiClk_KEY:key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_SWITCHES digiClk_SWITCHES:switches " "Elaborating entity \"digiClk_SWITCHES\" for hierarchy \"digiClk_SWITCHES:switches\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "switches" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812119 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data digiClk_SWITCHES.v(113) " "Verilog HDL or VHDL warning at digiClk_SWITCHES.v(113): object \"data\" assigned a value but never read" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SWITCHES.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SWITCHES.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734274812135 "|digiClk|digiClk_SWITCHES:switches"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_jtag_uart_0 digiClk_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"digiClk_jtag_uart_0\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "jtag_uart_0" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_jtag_uart_0_scfifo_w digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w " "Elaborating entity \"digiClk_jtag_uart_0_scfifo_w\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "the_digiClk_jtag_uart_0_scfifo_w" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "wfifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274812260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812260 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274812260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274812307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274812307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274812338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274812338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/altera/13.0sp1/CLOCK/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274812358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274812358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/altera/13.0sp1/CLOCK/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274812421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274812421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/altera/13.0sp1/CLOCK/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274812483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274812483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/altera/13.0sp1/CLOCK/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274812546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274812546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/altera/13.0sp1/CLOCK/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274812608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274812608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/altera/13.0sp1/CLOCK/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_jtag_uart_0_scfifo_r digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_r:the_digiClk_jtag_uart_0_scfifo_r " "Elaborating entity \"digiClk_jtag_uart_0_scfifo_r\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_r:the_digiClk_jtag_uart_0_scfifo_r\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "the_digiClk_jtag_uart_0_scfifo_r" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic digiClk_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:digiClk_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:digiClk_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "digiClk_jtag_uart_0_alt_jtag_atlantic" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:digiClk_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"digiClk_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:digiClk_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274812765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:digiClk_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"digiClk_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:digiClk_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812765 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274812765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_7_SEG_CONTROLLER digiClk_7_SEG_CONTROLLER:id7_seg_controller " "Elaborating entity \"digiClk_7_SEG_CONTROLLER\" for hierarchy \"digiClk_7_SEG_CONTROLLER:id7_seg_controller\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "id7_seg_controller" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_cpu_instruction_master_translator digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"digiclk_cpu_instruction_master_translator\" for hierarchy \"digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu_instruction_master_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812780 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid digiclk_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at digiclk_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812796 "|digiClk|digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response digiclk_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at digiclk_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812796 "|digiClk|digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid digiclk_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at digiclk_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812796 "|digiClk|digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken digiclk_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at digiclk_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812796 "|digiClk|digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest digiclk_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812796 "|digiClk|digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_cpu_data_master_translator digiclk_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"digiclk_cpu_data_master_translator\" for hierarchy \"digiclk_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu_data_master_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812827 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid digiclk_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at digiclk_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812827 "|digiClk|digiclk_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response digiclk_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at digiclk_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812827 "|digiClk|digiclk_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid digiclk_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at digiclk_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812827 "|digiClk|digiclk_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken digiclk_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at digiclk_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812827 "|digiClk|digiclk_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest digiclk_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812827 "|digiClk|digiclk_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator digiclk_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"digiclk_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_cpu_jtag_debug_module_translator digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"digiclk_cpu_jtag_debug_module_translator\" for hierarchy \"digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu_jtag_debug_module_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812862 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digiclk_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812863 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digiclk_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812863 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digiclk_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812863 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect digiclk_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812863 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digiclk_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812863 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digiclk_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812863 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digiclk_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812863 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digiclk_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812863 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digiclk_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812863 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digiclk_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812863 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digiclk_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812863 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_sdram_controler_s1_translator digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator " "Elaborating entity \"digiclk_sdram_controler_s1_translator\" for hierarchy \"digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "sdram_controler_s1_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812894 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digiclk_sdram_controler_s1_translator.vhd(60) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812894 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digiclk_sdram_controler_s1_translator.vhd(61) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812894 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digiclk_sdram_controler_s1_translator.vhd(62) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812894 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digiclk_sdram_controler_s1_translator.vhd(63) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812894 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digiclk_sdram_controler_s1_translator.vhd(64) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812894 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digiclk_sdram_controler_s1_translator.vhd(65) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812894 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digiclk_sdram_controler_s1_translator.vhd(66) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812894 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digiclk_sdram_controler_s1_translator.vhd(68) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812894 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digiclk_sdram_controler_s1_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812894 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digiclk_sdram_controler_s1_translator.vhd(72) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812894 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digiclk_sdram_controler_s1_translator.vhd(74) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812894 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator\|altera_merlin_slave_translator:sdram_controler_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator\|altera_merlin_slave_translator:sdram_controler_s1_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "sdram_controler_s1_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_timer_0_s1_translator digiclk_timer_0_s1_translator:timer_0_s1_translator " "Elaborating entity \"digiclk_timer_0_s1_translator\" for hierarchy \"digiclk_timer_0_s1_translator:timer_0_s1_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "timer_0_s1_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812926 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digiclk_timer_0_s1_translator.vhd(56) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812926 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digiclk_timer_0_s1_translator.vhd(57) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812926 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digiclk_timer_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812926 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable digiclk_timer_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812926 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digiclk_timer_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812926 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digiclk_timer_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812926 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digiclk_timer_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812926 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digiclk_timer_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812926 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read digiclk_timer_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812926 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digiclk_timer_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812926 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digiclk_timer_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812926 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digiclk_timer_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812926 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digiclk_timer_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812926 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digiclk_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digiclk_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "timer_0_s1_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_key_avalon_parallel_port_slave_translator digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator " "Elaborating entity \"digiclk_key_avalon_parallel_port_slave_translator\" for hierarchy \"digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "key_avalon_parallel_port_slave_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812957 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digiclk_key_avalon_parallel_port_slave_translator.vhd(58) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812957 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digiclk_key_avalon_parallel_port_slave_translator.vhd(59) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812957 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digiclk_key_avalon_parallel_port_slave_translator.vhd(60) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812957 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digiclk_key_avalon_parallel_port_slave_translator.vhd(61) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812957 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digiclk_key_avalon_parallel_port_slave_translator.vhd(62) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812957 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digiclk_key_avalon_parallel_port_slave_translator.vhd(63) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812957 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digiclk_key_avalon_parallel_port_slave_translator.vhd(64) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812957 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digiclk_key_avalon_parallel_port_slave_translator.vhd(68) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812957 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digiclk_key_avalon_parallel_port_slave_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812957 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digiclk_key_avalon_parallel_port_slave_translator.vhd(72) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812957 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digiclk_key_avalon_parallel_port_slave_translator.vhd(74) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274812957 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator\|altera_merlin_slave_translator:key_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator\|altera_merlin_slave_translator:key_avalon_parallel_port_slave_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "key_avalon_parallel_port_slave_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274812972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_jtag_uart_0_avalon_jtag_slave_translator digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"digiclk_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813004 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813019 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813019 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813019 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813019 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813019 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813019 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813019 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813019 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813019 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813019 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813019 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813019 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_sys_id_control_slave_translator digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"digiclk_sys_id_control_slave_translator\" for hierarchy \"digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "sys_id_control_slave_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813051 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digiclk_sys_id_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digiclk_sys_id_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digiclk_sys_id_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable digiclk_sys_id_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect digiclk_sys_id_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digiclk_sys_id_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digiclk_sys_id_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digiclk_sys_id_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digiclk_sys_id_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read digiclk_sys_id_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write digiclk_sys_id_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digiclk_sys_id_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata digiclk_sys_id_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digiclk_sys_id_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digiclk_sys_id_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digiclk_sys_id_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813051 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "sys_id_control_slave_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813113 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813129 "|digiClk|digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813191 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813191 "|digiClk|digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813191 "|digiClk|digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813191 "|digiClk|digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813191 "|digiClk|digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813191 "|digiClk|digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813191 "|digiClk|digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "sdram_controler_s1_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813238 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813238 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_controler_s1_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813301 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813301 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813301 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813301 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813301 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813301 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813301 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813394 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813394 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813394 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813394 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813394 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813394 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813394 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813394 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274813394 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_addr_router digiClk_addr_router:addr_router " "Elaborating entity \"digiClk_addr_router\" for hierarchy \"digiClk_addr_router:addr_router\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "addr_router" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 4870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_addr_router_default_decode digiClk_addr_router:addr_router\|digiClk_addr_router_default_decode:the_default_decode " "Elaborating entity \"digiClk_addr_router_default_decode\" for hierarchy \"digiClk_addr_router:addr_router\|digiClk_addr_router_default_decode:the_default_decode\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" "the_default_decode" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_addr_router_001 digiClk_addr_router_001:addr_router_001 " "Elaborating entity \"digiClk_addr_router_001\" for hierarchy \"digiClk_addr_router_001:addr_router_001\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "addr_router_001" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 4887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_addr_router_001_default_decode digiClk_addr_router_001:addr_router_001\|digiClk_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"digiClk_addr_router_001_default_decode\" for hierarchy \"digiClk_addr_router_001:addr_router_001\|digiClk_addr_router_001_default_decode:the_default_decode\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" "the_default_decode" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_id_router digiClk_id_router:id_router " "Elaborating entity \"digiClk_id_router\" for hierarchy \"digiClk_id_router:id_router\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "id_router" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 4904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_id_router_default_decode digiClk_id_router:id_router\|digiClk_id_router_default_decode:the_default_decode " "Elaborating entity \"digiClk_id_router_default_decode\" for hierarchy \"digiClk_id_router:id_router\|digiClk_id_router_default_decode:the_default_decode\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" "the_default_decode" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_id_router_001 digiClk_id_router_001:id_router_001 " "Elaborating entity \"digiClk_id_router_001\" for hierarchy \"digiClk_id_router_001:id_router_001\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "id_router_001" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 4921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_id_router_001_default_decode digiClk_id_router_001:id_router_001\|digiClk_id_router_001_default_decode:the_default_decode " "Elaborating entity \"digiClk_id_router_001_default_decode\" for hierarchy \"digiClk_id_router_001:id_router_001\|digiClk_id_router_001_default_decode:the_default_decode\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" "the_default_decode" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_id_router_003 digiClk_id_router_003:id_router_003 " "Elaborating entity \"digiClk_id_router_003\" for hierarchy \"digiClk_id_router_003:id_router_003\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "id_router_003" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 4955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_id_router_003_default_decode digiClk_id_router_003:id_router_003\|digiClk_id_router_003_default_decode:the_default_decode " "Elaborating entity \"digiClk_id_router_003_default_decode\" for hierarchy \"digiClk_id_router_003:id_router_003\|digiClk_id_router_003_default_decode:the_default_decode\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" "the_default_decode" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"altera_merlin_burst_adapter:burst_adapter\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "burst_adapter" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "rst_controller" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_cmd_xbar_demux digiClk_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"digiClk_cmd_xbar_demux\" for hierarchy \"digiClk_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cmd_xbar_demux" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_cmd_xbar_demux_001 digiClk_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"digiClk_cmd_xbar_demux_001\" for hierarchy \"digiClk_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cmd_xbar_demux_001" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_cmd_xbar_mux digiClk_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"digiClk_cmd_xbar_mux\" for hierarchy \"digiClk_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cmd_xbar_mux" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator digiClk_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"digiClk_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_mux.sv" "arb" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder digiClk_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"digiClk_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_rsp_xbar_demux digiClk_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"digiClk_rsp_xbar_demux\" for hierarchy \"digiClk_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "rsp_xbar_demux" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_rsp_xbar_demux_003 digiClk_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"digiClk_rsp_xbar_demux_003\" for hierarchy \"digiClk_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "rsp_xbar_demux_003" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_rsp_xbar_mux digiClk_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"digiClk_rsp_xbar_mux\" for hierarchy \"digiClk_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "rsp_xbar_mux" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator digiClk_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"digiClk_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux.sv" "arb" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274813993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder digiClk_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"digiClk_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274814008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_rsp_xbar_mux_001 digiClk_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"digiClk_rsp_xbar_mux_001\" for hierarchy \"digiClk_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "rsp_xbar_mux_001" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274814008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator digiClk_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"digiClk_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux_001.sv" "arb" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux_001.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274814071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder digiClk_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"digiClk_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274814071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_width_adapter digiclk_width_adapter:width_adapter " "Elaborating entity \"digiclk_width_adapter\" for hierarchy \"digiclk_width_adapter:width_adapter\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "width_adapter" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274814087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter digiclk_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"digiclk_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_width_adapter.vhd" "width_adapter" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274814102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_width_adapter_001 digiclk_width_adapter_001:width_adapter_001 " "Elaborating entity \"digiclk_width_adapter_001\" for hierarchy \"digiclk_width_adapter_001:width_adapter_001\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "width_adapter_001" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274814133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter digiclk_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"digiclk_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_width_adapter_001.vhd" "width_adapter_001" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274814149 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1734274814165 "|digiClk|digiclk_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734274814165 "|digiClk|digiclk_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734274814165 "|digiClk|digiclk_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734274814165 "|digiClk|digiclk_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_irq_mapper digiClk_irq_mapper:irq_mapper " "Elaborating entity \"digiClk_irq_mapper\" for hierarchy \"digiClk_irq_mapper:irq_mapper\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "irq_mapper" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274814201 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815105 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815106 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815106 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815106 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815106 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815106 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815110 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815110 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815110 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815110 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815110 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815110 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815126 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815126 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815126 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815126 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815126 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815126 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815141 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815141 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815141 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815141 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815141 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815141 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815141 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815141 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815141 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815141 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815141 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815141 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815157 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815157 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815157 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815157 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815157 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815157 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815173 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815173 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815173 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815173 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815173 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815173 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815188 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815188 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815188 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815188 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815188 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274815188 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" "DE_Clock_Generator_System" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" 162 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1734274815298 "|digiClk|digiClk_PLL:pll|altpll:DE_Clock_Generator_System"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1734274817097 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1734274817097 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1734274819457 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 440 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 354 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 3167 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 4133 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 348 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 3740 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 599 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_timer_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_timer_0.v" 166 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_timer_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_timer_0.v" 175 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1734274819660 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1734274819675 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_controler_wire_cke VCC " "Pin \"sdram_controler_wire_cke\" is stuck at VCC" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734274821535 "|digiClk|sdram_controler_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734274821535 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "315 " "315 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1734274822800 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1734274822909 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1734274822909 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734274822972 "|digiClk|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734274822972 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/CLOCK/output_files/clock.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/CLOCK/output_files/clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1734274823659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734274824347 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274824347 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_reset_n " "No output dependent on input pin \"reset_reset_n\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274824784 "|digiClk|reset_reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1734274824784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3507 " "Implemented 3507 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734274824784 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734274824784 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1734274824784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3289 " "Implemented 3289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734274824784 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1734274824784 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1734274824784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734274824784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 179 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 179 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734274824862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 16:00:24 2024 " "Processing ended: Sun Dec 15 16:00:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734274824862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734274824862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734274824862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734274824862 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734274826079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734274826080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 16:00:25 2024 " "Processing started: Sun Dec 15 16:00:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734274826080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734274826080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734274826080 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734274826170 ""}
{ "Info" "0" "" "Project  = clock" {  } {  } 0 0 "Project  = clock" 0 0 "Fitter" 0 0 1734274826170 ""}
{ "Info" "0" "" "Revision = clock" {  } {  } 0 0 "Revision = clock" 0 0 "Fitter" 0 0 1734274826170 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1734274826279 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734274826311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734274826342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734274826342 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\|pll Cyclone II PLL " "Implemented PLL \"digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 3644 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1734274826373 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk1 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 3645 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1734274826373 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 3644 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1734274826373 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734274826436 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734274826451 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734274826811 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734274826811 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734274826811 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1734274826811 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 8639 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734274826826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 8640 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734274826826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 8641 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734274826826 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1734274826826 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1734274826826 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "100 100 " "No exact pin location assignment(s) for 100 pins of 100 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[0\] " "Pin sdram_controler_wire_dq\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[0] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[1\] " "Pin sdram_controler_wire_dq\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[1] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[2\] " "Pin sdram_controler_wire_dq\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[2] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[3\] " "Pin sdram_controler_wire_dq\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[3] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[4\] " "Pin sdram_controler_wire_dq\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[4] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[5\] " "Pin sdram_controler_wire_dq\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[5] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[6\] " "Pin sdram_controler_wire_dq\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[6] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[7\] " "Pin sdram_controler_wire_dq\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[7] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[8\] " "Pin sdram_controler_wire_dq\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[8] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[9\] " "Pin sdram_controler_wire_dq\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[9] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[10\] " "Pin sdram_controler_wire_dq\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[10] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[11\] " "Pin sdram_controler_wire_dq\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[11] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[12\] " "Pin sdram_controler_wire_dq\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[12] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[13\] " "Pin sdram_controler_wire_dq\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[13] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[14\] " "Pin sdram_controler_wire_dq\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[14] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dq\[15\] " "Pin sdram_controler_wire_dq\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dq[15] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_reset_n " "Pin reset_reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_addr\[0\] " "Pin sdram_controler_wire_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_addr[0] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_addr\[1\] " "Pin sdram_controler_wire_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_addr[1] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_addr\[2\] " "Pin sdram_controler_wire_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_addr[2] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_addr\[3\] " "Pin sdram_controler_wire_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_addr[3] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_addr\[4\] " "Pin sdram_controler_wire_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_addr[4] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_addr\[5\] " "Pin sdram_controler_wire_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_addr[5] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_addr\[6\] " "Pin sdram_controler_wire_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_addr[6] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_addr\[7\] " "Pin sdram_controler_wire_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_addr[7] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_addr\[8\] " "Pin sdram_controler_wire_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_addr[8] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_addr\[9\] " "Pin sdram_controler_wire_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_addr[9] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_addr\[10\] " "Pin sdram_controler_wire_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_addr[10] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_addr\[11\] " "Pin sdram_controler_wire_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_addr[11] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_ba\[0\] " "Pin sdram_controler_wire_ba\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_ba[0] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_ba[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_ba\[1\] " "Pin sdram_controler_wire_ba\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_ba[1] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_ba[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_cas_n " "Pin sdram_controler_wire_cas_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_cas_n } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_cas_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_cke " "Pin sdram_controler_wire_cke not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_cke } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_cke } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_cs_n " "Pin sdram_controler_wire_cs_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_cs_n } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dqm\[0\] " "Pin sdram_controler_wire_dqm\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dqm[0] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dqm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_dqm\[1\] " "Pin sdram_controler_wire_dqm\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_dqm[1] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_dqm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_ras_n " "Pin sdram_controler_wire_ras_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_ras_n } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_ras_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_controler_wire_we_n " "Pin sdram_controler_wire_we_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdram_controler_wire_we_n } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controler_wire_we_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_red_external_interface_export\[0\] " "Pin led_red_external_interface_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_red_external_interface_export[0] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_red_external_interface_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_red_external_interface_export\[1\] " "Pin led_red_external_interface_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_red_external_interface_export[1] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_red_external_interface_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_red_external_interface_export\[2\] " "Pin led_red_external_interface_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_red_external_interface_export[2] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_red_external_interface_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_red_external_interface_export\[3\] " "Pin led_red_external_interface_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_red_external_interface_export[3] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_red_external_interface_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_red_external_interface_export\[4\] " "Pin led_red_external_interface_export\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_red_external_interface_export[4] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_red_external_interface_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_red_external_interface_export\[5\] " "Pin led_red_external_interface_export\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_red_external_interface_export[5] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_red_external_interface_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_red_external_interface_export\[6\] " "Pin led_red_external_interface_export\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_red_external_interface_export[6] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_red_external_interface_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_red_external_interface_export\[7\] " "Pin led_red_external_interface_export\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_red_external_interface_export[7] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_red_external_interface_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_red_external_interface_export\[8\] " "Pin led_red_external_interface_export\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_red_external_interface_export[8] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_red_external_interface_export[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_red_external_interface_export\[9\] " "Pin led_red_external_interface_export\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_red_external_interface_export[9] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_red_external_interface_export[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_green_external_interface_export\[0\] " "Pin led_green_external_interface_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_green_external_interface_export[0] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_green_external_interface_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_green_external_interface_export\[1\] " "Pin led_green_external_interface_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_green_external_interface_export[1] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_green_external_interface_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_green_external_interface_export\[2\] " "Pin led_green_external_interface_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_green_external_interface_export[2] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_green_external_interface_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_green_external_interface_export\[3\] " "Pin led_green_external_interface_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_green_external_interface_export[3] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_green_external_interface_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_green_external_interface_export\[4\] " "Pin led_green_external_interface_export\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_green_external_interface_export[4] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_green_external_interface_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_green_external_interface_export\[5\] " "Pin led_green_external_interface_export\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_green_external_interface_export[5] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_green_external_interface_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_green_external_interface_export\[6\] " "Pin led_green_external_interface_export\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_green_external_interface_export[6] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_green_external_interface_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_green_external_interface_export\[7\] " "Pin led_green_external_interface_export\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { led_green_external_interface_export[7] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_green_external_interface_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX0\[0\] " "Pin id7_seg_controller_external_interface_HEX0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX0[0] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX0\[1\] " "Pin id7_seg_controller_external_interface_HEX0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX0[1] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX0\[2\] " "Pin id7_seg_controller_external_interface_HEX0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX0[2] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX0\[3\] " "Pin id7_seg_controller_external_interface_HEX0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX0[3] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX0\[4\] " "Pin id7_seg_controller_external_interface_HEX0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX0[4] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX0\[5\] " "Pin id7_seg_controller_external_interface_HEX0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX0[5] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX0\[6\] " "Pin id7_seg_controller_external_interface_HEX0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX0[6] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX1\[0\] " "Pin id7_seg_controller_external_interface_HEX1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX1[0] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX1\[1\] " "Pin id7_seg_controller_external_interface_HEX1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX1[1] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX1\[2\] " "Pin id7_seg_controller_external_interface_HEX1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX1[2] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX1\[3\] " "Pin id7_seg_controller_external_interface_HEX1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX1[3] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX1\[4\] " "Pin id7_seg_controller_external_interface_HEX1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX1[4] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX1\[5\] " "Pin id7_seg_controller_external_interface_HEX1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX1[5] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX1\[6\] " "Pin id7_seg_controller_external_interface_HEX1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX1[6] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX2\[0\] " "Pin id7_seg_controller_external_interface_HEX2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX2[0] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX2\[1\] " "Pin id7_seg_controller_external_interface_HEX2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX2[1] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX2\[2\] " "Pin id7_seg_controller_external_interface_HEX2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX2[2] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX2\[3\] " "Pin id7_seg_controller_external_interface_HEX2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX2[3] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX2\[4\] " "Pin id7_seg_controller_external_interface_HEX2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX2[4] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX2\[5\] " "Pin id7_seg_controller_external_interface_HEX2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX2[5] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX2\[6\] " "Pin id7_seg_controller_external_interface_HEX2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX2[6] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX3\[0\] " "Pin id7_seg_controller_external_interface_HEX3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX3[0] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX3\[1\] " "Pin id7_seg_controller_external_interface_HEX3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX3[1] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX3\[2\] " "Pin id7_seg_controller_external_interface_HEX3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX3[2] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX3\[3\] " "Pin id7_seg_controller_external_interface_HEX3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX3[3] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX3\[4\] " "Pin id7_seg_controller_external_interface_HEX3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX3[4] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX3\[5\] " "Pin id7_seg_controller_external_interface_HEX3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX3[5] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "id7_seg_controller_external_interface_HEX3\[6\] " "Pin id7_seg_controller_external_interface_HEX3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { id7_seg_controller_external_interface_HEX3[6] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id7_seg_controller_external_interface_HEX3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pll_sdram_clk_clk " "Pin pll_sdram_clk_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pll_sdram_clk_clk } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_sdram_clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_clk " "Pin clk_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_external_interface_export\[0\] " "Pin key_external_interface_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key_external_interface_export[0] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_external_interface_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches_external_interface_export\[0\] " "Pin switches_external_interface_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches_external_interface_export[0] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches_external_interface_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_external_interface_export\[1\] " "Pin key_external_interface_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key_external_interface_export[1] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_external_interface_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches_external_interface_export\[1\] " "Pin switches_external_interface_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches_external_interface_export[1] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches_external_interface_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_external_interface_export\[2\] " "Pin key_external_interface_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key_external_interface_export[2] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_external_interface_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches_external_interface_export\[2\] " "Pin switches_external_interface_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches_external_interface_export[2] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches_external_interface_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_external_interface_export\[3\] " "Pin key_external_interface_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key_external_interface_export[3] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_external_interface_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches_external_interface_export\[3\] " "Pin switches_external_interface_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches_external_interface_export[3] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches_external_interface_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches_external_interface_export\[4\] " "Pin switches_external_interface_export\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches_external_interface_export[4] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches_external_interface_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches_external_interface_export\[5\] " "Pin switches_external_interface_export\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches_external_interface_export[5] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches_external_interface_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches_external_interface_export\[6\] " "Pin switches_external_interface_export\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches_external_interface_export[6] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches_external_interface_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches_external_interface_export\[7\] " "Pin switches_external_interface_export\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches_external_interface_export[7] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches_external_interface_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches_external_interface_export\[8\] " "Pin switches_external_interface_export\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches_external_interface_export[8] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches_external_interface_export[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches_external_interface_export\[9\] " "Pin switches_external_interface_export\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches_external_interface_export[9] } } } { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches_external_interface_export[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734274826936 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1734274826936 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1734274827232 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1734274827232 ""}
{ "Info" "ISTA_SDC_FOUND" "../DigitalClock-main/Hardware/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../DigitalClock-main/Hardware/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1734274827279 ""}
{ "Info" "ISTA_SDC_FOUND" "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.sdc " "Reading SDC File: '../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1734274827279 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734274827311 "|digiClk|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827357 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827357 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1734274827357 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1734274827357 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827357 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827357 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1734274827357 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1734274827357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734274827545 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digiClk_PLL:pll|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 3644 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734274827545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734274827545 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digiClk_PLL:pll|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 3644 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734274827545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734274827545 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 3957 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734274827545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734274827545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 8627 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734274827545 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1734274827545 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 8369 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734274827545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734274827545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 8503 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734274827545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 8504 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734274827545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 8628 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734274827545 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1734274827545 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 0 { 0 ""} 0 8262 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734274827545 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734274827951 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734274827967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734274827967 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734274827967 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1734274828279 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734274828279 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1734274828295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1734274828295 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734274828295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734274828654 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O " "Packed 68 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1734274828654 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1734274828654 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734274828654 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "98 unused 3.3V 15 67 16 " "Number of I/O pins in group: 98 (unused VREF, 3.3V VCCIO, 15 input, 67 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1734274828670 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1734274828670 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1734274828670 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 1 40 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734274828670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 7 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734274828670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734274828670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734274828670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734274828670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734274828670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734274828670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734274828670 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1734274828670 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1734274828670 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734274828748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734274829904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734274831154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734274831185 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734274831987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734274831987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734274832456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/CLOCK/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1734274834018 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734274834018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734274834331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1734274834346 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1734274834346 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734274834346 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1734274834440 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734274834456 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "84 " "Found 84 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[0\] 0 " "Pin \"sdram_controler_wire_dq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[1\] 0 " "Pin \"sdram_controler_wire_dq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[2\] 0 " "Pin \"sdram_controler_wire_dq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[3\] 0 " "Pin \"sdram_controler_wire_dq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[4\] 0 " "Pin \"sdram_controler_wire_dq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[5\] 0 " "Pin \"sdram_controler_wire_dq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[6\] 0 " "Pin \"sdram_controler_wire_dq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[7\] 0 " "Pin \"sdram_controler_wire_dq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[8\] 0 " "Pin \"sdram_controler_wire_dq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[9\] 0 " "Pin \"sdram_controler_wire_dq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[10\] 0 " "Pin \"sdram_controler_wire_dq\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[11\] 0 " "Pin \"sdram_controler_wire_dq\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[12\] 0 " "Pin \"sdram_controler_wire_dq\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[13\] 0 " "Pin \"sdram_controler_wire_dq\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[14\] 0 " "Pin \"sdram_controler_wire_dq\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dq\[15\] 0 " "Pin \"sdram_controler_wire_dq\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_addr\[0\] 0 " "Pin \"sdram_controler_wire_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_addr\[1\] 0 " "Pin \"sdram_controler_wire_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_addr\[2\] 0 " "Pin \"sdram_controler_wire_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_addr\[3\] 0 " "Pin \"sdram_controler_wire_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_addr\[4\] 0 " "Pin \"sdram_controler_wire_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_addr\[5\] 0 " "Pin \"sdram_controler_wire_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_addr\[6\] 0 " "Pin \"sdram_controler_wire_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_addr\[7\] 0 " "Pin \"sdram_controler_wire_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_addr\[8\] 0 " "Pin \"sdram_controler_wire_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_addr\[9\] 0 " "Pin \"sdram_controler_wire_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_addr\[10\] 0 " "Pin \"sdram_controler_wire_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_addr\[11\] 0 " "Pin \"sdram_controler_wire_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_ba\[0\] 0 " "Pin \"sdram_controler_wire_ba\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_ba\[1\] 0 " "Pin \"sdram_controler_wire_ba\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_cas_n 0 " "Pin \"sdram_controler_wire_cas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_cke 0 " "Pin \"sdram_controler_wire_cke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_cs_n 0 " "Pin \"sdram_controler_wire_cs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dqm\[0\] 0 " "Pin \"sdram_controler_wire_dqm\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_dqm\[1\] 0 " "Pin \"sdram_controler_wire_dqm\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_ras_n 0 " "Pin \"sdram_controler_wire_ras_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_controler_wire_we_n 0 " "Pin \"sdram_controler_wire_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_red_external_interface_export\[0\] 0 " "Pin \"led_red_external_interface_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_red_external_interface_export\[1\] 0 " "Pin \"led_red_external_interface_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_red_external_interface_export\[2\] 0 " "Pin \"led_red_external_interface_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_red_external_interface_export\[3\] 0 " "Pin \"led_red_external_interface_export\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_red_external_interface_export\[4\] 0 " "Pin \"led_red_external_interface_export\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_red_external_interface_export\[5\] 0 " "Pin \"led_red_external_interface_export\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_red_external_interface_export\[6\] 0 " "Pin \"led_red_external_interface_export\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_red_external_interface_export\[7\] 0 " "Pin \"led_red_external_interface_export\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_red_external_interface_export\[8\] 0 " "Pin \"led_red_external_interface_export\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_red_external_interface_export\[9\] 0 " "Pin \"led_red_external_interface_export\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_green_external_interface_export\[0\] 0 " "Pin \"led_green_external_interface_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_green_external_interface_export\[1\] 0 " "Pin \"led_green_external_interface_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_green_external_interface_export\[2\] 0 " "Pin \"led_green_external_interface_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_green_external_interface_export\[3\] 0 " "Pin \"led_green_external_interface_export\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_green_external_interface_export\[4\] 0 " "Pin \"led_green_external_interface_export\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_green_external_interface_export\[5\] 0 " "Pin \"led_green_external_interface_export\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_green_external_interface_export\[6\] 0 " "Pin \"led_green_external_interface_export\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_green_external_interface_export\[7\] 0 " "Pin \"led_green_external_interface_export\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX0\[0\] 0 " "Pin \"id7_seg_controller_external_interface_HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX0\[1\] 0 " "Pin \"id7_seg_controller_external_interface_HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX0\[2\] 0 " "Pin \"id7_seg_controller_external_interface_HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX0\[3\] 0 " "Pin \"id7_seg_controller_external_interface_HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX0\[4\] 0 " "Pin \"id7_seg_controller_external_interface_HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX0\[5\] 0 " "Pin \"id7_seg_controller_external_interface_HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX0\[6\] 0 " "Pin \"id7_seg_controller_external_interface_HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX1\[0\] 0 " "Pin \"id7_seg_controller_external_interface_HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX1\[1\] 0 " "Pin \"id7_seg_controller_external_interface_HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX1\[2\] 0 " "Pin \"id7_seg_controller_external_interface_HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX1\[3\] 0 " "Pin \"id7_seg_controller_external_interface_HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX1\[4\] 0 " "Pin \"id7_seg_controller_external_interface_HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX1\[5\] 0 " "Pin \"id7_seg_controller_external_interface_HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX1\[6\] 0 " "Pin \"id7_seg_controller_external_interface_HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX2\[0\] 0 " "Pin \"id7_seg_controller_external_interface_HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX2\[1\] 0 " "Pin \"id7_seg_controller_external_interface_HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX2\[2\] 0 " "Pin \"id7_seg_controller_external_interface_HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX2\[3\] 0 " "Pin \"id7_seg_controller_external_interface_HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX2\[4\] 0 " "Pin \"id7_seg_controller_external_interface_HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX2\[5\] 0 " "Pin \"id7_seg_controller_external_interface_HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX2\[6\] 0 " "Pin \"id7_seg_controller_external_interface_HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX3\[0\] 0 " "Pin \"id7_seg_controller_external_interface_HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX3\[1\] 0 " "Pin \"id7_seg_controller_external_interface_HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX3\[2\] 0 " "Pin \"id7_seg_controller_external_interface_HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX3\[3\] 0 " "Pin \"id7_seg_controller_external_interface_HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX3\[4\] 0 " "Pin \"id7_seg_controller_external_interface_HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX3\[5\] 0 " "Pin \"id7_seg_controller_external_interface_HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "id7_seg_controller_external_interface_HEX3\[6\] 0 " "Pin \"id7_seg_controller_external_interface_HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pll_sdram_clk_clk 0 " "Pin \"pll_sdram_clk_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734274834518 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1734274834518 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734274835253 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734274835456 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734274836237 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734274836518 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1734274836581 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1734274836659 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1734274836674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/CLOCK/output_files/clock.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/CLOCK/output_files/clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734274836987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734274837784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 16:00:37 2024 " "Processing ended: Sun Dec 15 16:00:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734274837784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734274837784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734274837784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734274837784 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1734274838721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734274838721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 16:00:38 2024 " "Processing started: Sun Dec 15 16:00:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734274838721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1734274838721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1734274838721 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1734274839671 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1734274839703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734274840140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 16:00:40 2024 " "Processing ended: Sun Dec 15 16:00:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734274840140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734274840140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734274840140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1734274840140 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1734274840790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1734274841294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 16:00:40 2024 " "Processing started: Sun Dec 15 16:00:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734274841295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734274841295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clock -c clock " "Command: quartus_sta clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734274841295 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1734274841386 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734274841657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1734274841692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1734274841692 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1734274841973 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1734274841973 ""}
{ "Info" "ISTA_SDC_FOUND" "../DigitalClock-main/Hardware/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../DigitalClock-main/Hardware/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1734274842005 ""}
{ "Info" "ISTA_SDC_FOUND" "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.sdc " "Reading SDC File: '../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1734274842005 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1734274842020 "|digiClk|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1734274842051 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1734274842051 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1734274842051 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1734274842051 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1734274842067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734274842067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734274842114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734274842130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734274842130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734274842130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.531 " "Worst-case minimum pulse width slack is 97.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734274842176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734274842176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.531         0.000 altera_reserved_tck  " "   97.531         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734274842176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734274842176 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1734274842192 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1734274842208 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1734274842301 "|digiClk|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1734274842301 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1734274842301 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1734274842301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734274842317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734274842317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734274842317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734274842333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734274842333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734274842333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734274842333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734274842333 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1734274842348 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1734274842364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1734274842364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734274842473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 16:00:42 2024 " "Processing ended: Sun Dec 15 16:00:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734274842473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734274842473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734274842473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734274842473 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 199 s " "Quartus II Full Compilation was successful. 0 errors, 199 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734274843129 ""}
