<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mips-boards › msc01_pci.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>msc01_pci.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * PCI Register definitions for the MIPS System Controller.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2002, 2005  MIPS Technologies, Inc.  All rights reserved.</span>
<span class="cm"> *	Authors: Carsten Langgaard &lt;carstenl@mips.com&gt;</span>
<span class="cm"> *		 Maciej W. Rozycki &lt;macro@mips.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_MIPS_BOARDS_MSC01_PCI_H</span>
<span class="cp">#define __ASM_MIPS_BOARDS_MSC01_PCI_H</span>

<span class="cm">/*</span>
<span class="cm"> * Register offset addresses</span>
<span class="cm"> */</span>

<span class="cp">#define MSC01_PCI_ID_OFS		0x0000</span>
<span class="cp">#define MSC01_PCI_SC2PMBASL_OFS		0x0208</span>
<span class="cp">#define MSC01_PCI_SC2PMMSKL_OFS		0x0218</span>
<span class="cp">#define MSC01_PCI_SC2PMMAPL_OFS		0x0228</span>
<span class="cp">#define MSC01_PCI_SC2PIOBASL_OFS	0x0248</span>
<span class="cp">#define MSC01_PCI_SC2PIOMSKL_OFS	0x0258</span>
<span class="cp">#define MSC01_PCI_SC2PIOMAPL_OFS	0x0268</span>
<span class="cp">#define MSC01_PCI_P2SCMSKL_OFS		0x0308</span>
<span class="cp">#define MSC01_PCI_P2SCMAPL_OFS		0x0318</span>
<span class="cp">#define MSC01_PCI_INTCFG_OFS		0x0600</span>
<span class="cp">#define MSC01_PCI_INTSTAT_OFS		0x0608</span>
<span class="cp">#define MSC01_PCI_CFGADDR_OFS		0x0610</span>
<span class="cp">#define MSC01_PCI_CFGDATA_OFS		0x0618</span>
<span class="cp">#define MSC01_PCI_IACK_OFS		0x0620</span>
<span class="cp">#define MSC01_PCI_HEAD0_OFS		0x2000	</span><span class="cm">/* DevID, VendorID */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD1_OFS		0x2008	</span><span class="cm">/* Status, Command */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD2_OFS		0x2010	</span><span class="cm">/* Class code, RevID */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD3_OFS		0x2018	</span><span class="cm">/* bist, header, latency */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD4_OFS		0x2020	</span><span class="cm">/* BAR 0 */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD5_OFS		0x2028	</span><span class="cm">/* BAR 1 */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD6_OFS		0x2030	</span><span class="cm">/* BAR 2 */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD7_OFS		0x2038	</span><span class="cm">/* BAR 3 */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD8_OFS		0x2040	</span><span class="cm">/* BAR 4 */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD9_OFS		0x2048	</span><span class="cm">/* BAR 5 */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD10_OFS		0x2050	</span><span class="cm">/* CardBus CIS Ptr */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD11_OFS		0x2058	</span><span class="cm">/* SubSystem ID, -VendorID */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD12_OFS		0x2060	</span><span class="cm">/* ROM BAR */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD13_OFS		0x2068	</span><span class="cm">/* Capabilities ptr */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD14_OFS		0x2070	</span><span class="cm">/* reserved */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_HEAD15_OFS		0x2078	</span><span class="cm">/* Maxl, ming, intpin, int */</span><span class="cp"></span>
<span class="cp">#define MSC01_PCI_BAR0_OFS		0x2220</span>
<span class="cp">#define MSC01_PCI_CFG_OFS		0x2380</span>
<span class="cp">#define MSC01_PCI_SWAP_OFS		0x2388</span>


<span class="cm">/*****************************************************************************</span>
<span class="cm"> * Register encodings</span>
<span class="cm"> ****************************************************************************/</span>

<span class="cp">#define MSC01_PCI_ID_ID_SHF		16</span>
<span class="cp">#define MSC01_PCI_ID_ID_MSK		0x00ff0000</span>
<span class="cp">#define MSC01_PCI_ID_ID_HOSTBRIDGE	82</span>
<span class="cp">#define MSC01_PCI_ID_MAR_SHF		8</span>
<span class="cp">#define MSC01_PCI_ID_MAR_MSK		0x0000ff00</span>
<span class="cp">#define MSC01_PCI_ID_MIR_SHF		0</span>
<span class="cp">#define MSC01_PCI_ID_MIR_MSK		0x000000ff</span>

<span class="cp">#define MSC01_PCI_SC2PMBASL_BAS_SHF	24</span>
<span class="cp">#define MSC01_PCI_SC2PMBASL_BAS_MSK	0xff000000</span>

<span class="cp">#define MSC01_PCI_SC2PMMSKL_MSK_SHF	24</span>
<span class="cp">#define MSC01_PCI_SC2PMMSKL_MSK_MSK	0xff000000</span>

<span class="cp">#define MSC01_PCI_SC2PMMAPL_MAP_SHF	24</span>
<span class="cp">#define MSC01_PCI_SC2PMMAPL_MAP_MSK	0xff000000</span>

<span class="cp">#define MSC01_PCI_SC2PIOBASL_BAS_SHF	24</span>
<span class="cp">#define MSC01_PCI_SC2PIOBASL_BAS_MSK	0xff000000</span>

<span class="cp">#define MSC01_PCI_SC2PIOMSKL_MSK_SHF	24</span>
<span class="cp">#define MSC01_PCI_SC2PIOMSKL_MSK_MSK	0xff000000</span>

<span class="cp">#define MSC01_PCI_SC2PIOMAPL_MAP_SHF	24</span>
<span class="cp">#define MSC01_PCI_SC2PIOMAPL_MAP_MSK	0xff000000</span>

<span class="cp">#define MSC01_PCI_P2SCMSKL_MSK_SHF	24</span>
<span class="cp">#define MSC01_PCI_P2SCMSKL_MSK_MSK	0xff000000</span>

<span class="cp">#define MSC01_PCI_P2SCMAPL_MAP_SHF	24</span>
<span class="cp">#define MSC01_PCI_P2SCMAPL_MAP_MSK	0xff000000</span>

<span class="cp">#define MSC01_PCI_INTCFG_RST_SHF	10</span>
<span class="cp">#define MSC01_PCI_INTCFG_RST_MSK	0x00000400</span>
<span class="cp">#define MSC01_PCI_INTCFG_RST_BIT	0x00000400</span>
<span class="cp">#define MSC01_PCI_INTCFG_MWE_SHF	9</span>
<span class="cp">#define MSC01_PCI_INTCFG_MWE_MSK	0x00000200</span>
<span class="cp">#define MSC01_PCI_INTCFG_MWE_BIT	0x00000200</span>
<span class="cp">#define MSC01_PCI_INTCFG_DTO_SHF	8</span>
<span class="cp">#define MSC01_PCI_INTCFG_DTO_MSK	0x00000100</span>
<span class="cp">#define MSC01_PCI_INTCFG_DTO_BIT	0x00000100</span>
<span class="cp">#define MSC01_PCI_INTCFG_MA_SHF		7</span>
<span class="cp">#define MSC01_PCI_INTCFG_MA_MSK		0x00000080</span>
<span class="cp">#define MSC01_PCI_INTCFG_MA_BIT		0x00000080</span>
<span class="cp">#define MSC01_PCI_INTCFG_TA_SHF		6</span>
<span class="cp">#define MSC01_PCI_INTCFG_TA_MSK		0x00000040</span>
<span class="cp">#define MSC01_PCI_INTCFG_TA_BIT		0x00000040</span>
<span class="cp">#define MSC01_PCI_INTCFG_RTY_SHF	5</span>
<span class="cp">#define MSC01_PCI_INTCFG_RTY_MSK	0x00000020</span>
<span class="cp">#define MSC01_PCI_INTCFG_RTY_BIT	0x00000020</span>
<span class="cp">#define MSC01_PCI_INTCFG_MWP_SHF	4</span>
<span class="cp">#define MSC01_PCI_INTCFG_MWP_MSK	0x00000010</span>
<span class="cp">#define MSC01_PCI_INTCFG_MWP_BIT	0x00000010</span>
<span class="cp">#define MSC01_PCI_INTCFG_MRP_SHF	3</span>
<span class="cp">#define MSC01_PCI_INTCFG_MRP_MSK	0x00000008</span>
<span class="cp">#define MSC01_PCI_INTCFG_MRP_BIT	0x00000008</span>
<span class="cp">#define MSC01_PCI_INTCFG_SWP_SHF	2</span>
<span class="cp">#define MSC01_PCI_INTCFG_SWP_MSK	0x00000004</span>
<span class="cp">#define MSC01_PCI_INTCFG_SWP_BIT	0x00000004</span>
<span class="cp">#define MSC01_PCI_INTCFG_SRP_SHF	1</span>
<span class="cp">#define MSC01_PCI_INTCFG_SRP_MSK	0x00000002</span>
<span class="cp">#define MSC01_PCI_INTCFG_SRP_BIT	0x00000002</span>
<span class="cp">#define MSC01_PCI_INTCFG_SE_SHF		0</span>
<span class="cp">#define MSC01_PCI_INTCFG_SE_MSK		0x00000001</span>
<span class="cp">#define MSC01_PCI_INTCFG_SE_BIT		0x00000001</span>

<span class="cp">#define MSC01_PCI_INTSTAT_RST_SHF	10</span>
<span class="cp">#define MSC01_PCI_INTSTAT_RST_MSK	0x00000400</span>
<span class="cp">#define MSC01_PCI_INTSTAT_RST_BIT	0x00000400</span>
<span class="cp">#define MSC01_PCI_INTSTAT_MWE_SHF	9</span>
<span class="cp">#define MSC01_PCI_INTSTAT_MWE_MSK	0x00000200</span>
<span class="cp">#define MSC01_PCI_INTSTAT_MWE_BIT	0x00000200</span>
<span class="cp">#define MSC01_PCI_INTSTAT_DTO_SHF	8</span>
<span class="cp">#define MSC01_PCI_INTSTAT_DTO_MSK	0x00000100</span>
<span class="cp">#define MSC01_PCI_INTSTAT_DTO_BIT	0x00000100</span>
<span class="cp">#define MSC01_PCI_INTSTAT_MA_SHF	7</span>
<span class="cp">#define MSC01_PCI_INTSTAT_MA_MSK	0x00000080</span>
<span class="cp">#define MSC01_PCI_INTSTAT_MA_BIT	0x00000080</span>
<span class="cp">#define MSC01_PCI_INTSTAT_TA_SHF	6</span>
<span class="cp">#define MSC01_PCI_INTSTAT_TA_MSK	0x00000040</span>
<span class="cp">#define MSC01_PCI_INTSTAT_TA_BIT	0x00000040</span>
<span class="cp">#define MSC01_PCI_INTSTAT_RTY_SHF	5</span>
<span class="cp">#define MSC01_PCI_INTSTAT_RTY_MSK	0x00000020</span>
<span class="cp">#define MSC01_PCI_INTSTAT_RTY_BIT	0x00000020</span>
<span class="cp">#define MSC01_PCI_INTSTAT_MWP_SHF	4</span>
<span class="cp">#define MSC01_PCI_INTSTAT_MWP_MSK	0x00000010</span>
<span class="cp">#define MSC01_PCI_INTSTAT_MWP_BIT	0x00000010</span>
<span class="cp">#define MSC01_PCI_INTSTAT_MRP_SHF	3</span>
<span class="cp">#define MSC01_PCI_INTSTAT_MRP_MSK	0x00000008</span>
<span class="cp">#define MSC01_PCI_INTSTAT_MRP_BIT	0x00000008</span>
<span class="cp">#define MSC01_PCI_INTSTAT_SWP_SHF	2</span>
<span class="cp">#define MSC01_PCI_INTSTAT_SWP_MSK	0x00000004</span>
<span class="cp">#define MSC01_PCI_INTSTAT_SWP_BIT	0x00000004</span>
<span class="cp">#define MSC01_PCI_INTSTAT_SRP_SHF	1</span>
<span class="cp">#define MSC01_PCI_INTSTAT_SRP_MSK	0x00000002</span>
<span class="cp">#define MSC01_PCI_INTSTAT_SRP_BIT	0x00000002</span>
<span class="cp">#define MSC01_PCI_INTSTAT_SE_SHF	0</span>
<span class="cp">#define MSC01_PCI_INTSTAT_SE_MSK	0x00000001</span>
<span class="cp">#define MSC01_PCI_INTSTAT_SE_BIT	0x00000001</span>

<span class="cp">#define MSC01_PCI_CFGADDR_BNUM_SHF	16</span>
<span class="cp">#define MSC01_PCI_CFGADDR_BNUM_MSK	0x00ff0000</span>
<span class="cp">#define MSC01_PCI_CFGADDR_DNUM_SHF	11</span>
<span class="cp">#define MSC01_PCI_CFGADDR_DNUM_MSK	0x0000f800</span>
<span class="cp">#define MSC01_PCI_CFGADDR_FNUM_SHF	8</span>
<span class="cp">#define MSC01_PCI_CFGADDR_FNUM_MSK	0x00000700</span>
<span class="cp">#define MSC01_PCI_CFGADDR_RNUM_SHF	2</span>
<span class="cp">#define MSC01_PCI_CFGADDR_RNUM_MSK	0x000000fc</span>

<span class="cp">#define MSC01_PCI_CFGDATA_DATA_SHF	0</span>
<span class="cp">#define MSC01_PCI_CFGDATA_DATA_MSK	0xffffffff</span>

<span class="cm">/* The defines below are ONLY valid for a MEM bar! */</span>
<span class="cp">#define MSC01_PCI_BAR0_SIZE_SHF		4</span>
<span class="cp">#define MSC01_PCI_BAR0_SIZE_MSK		0xfffffff0</span>
<span class="cp">#define MSC01_PCI_BAR0_P_SHF		3</span>
<span class="cp">#define MSC01_PCI_BAR0_P_MSK		0x00000008</span>
<span class="cp">#define MSC01_PCI_BAR0_P_BIT		MSC01_PCI_BAR0_P_MSK</span>
<span class="cp">#define MSC01_PCI_BAR0_D_SHF		1</span>
<span class="cp">#define MSC01_PCI_BAR0_D_MSK		0x00000006</span>
<span class="cp">#define MSC01_PCI_BAR0_T_SHF		0</span>
<span class="cp">#define MSC01_PCI_BAR0_T_MSK		0x00000001</span>
<span class="cp">#define MSC01_PCI_BAR0_T_BIT		MSC01_PCI_BAR0_T_MSK</span>


<span class="cp">#define MSC01_PCI_CFG_RA_SHF		17</span>
<span class="cp">#define MSC01_PCI_CFG_RA_MSK		0x00020000</span>
<span class="cp">#define MSC01_PCI_CFG_RA_BIT		MSC01_PCI_CFG_RA_MSK</span>
<span class="cp">#define MSC01_PCI_CFG_G_SHF		16</span>
<span class="cp">#define MSC01_PCI_CFG_G_MSK		0x00010000</span>
<span class="cp">#define MSC01_PCI_CFG_G_BIT		MSC01_PCI_CFG_G_MSK</span>
<span class="cp">#define MSC01_PCI_CFG_EN_SHF		15</span>
<span class="cp">#define MSC01_PCI_CFG_EN_MSK		0x00008000</span>
<span class="cp">#define MSC01_PCI_CFG_EN_BIT		MSC01_PCI_CFG_EN_MSK</span>
<span class="cp">#define MSC01_PCI_CFG_MAXRTRY_SHF	0</span>
<span class="cp">#define MSC01_PCI_CFG_MAXRTRY_MSK	0x00000fff</span>

<span class="cp">#define MSC01_PCI_SWAP_IO_SHF		18</span>
<span class="cp">#define MSC01_PCI_SWAP_IO_MSK		0x000c0000</span>
<span class="cp">#define MSC01_PCI_SWAP_MEM_SHF		16</span>
<span class="cp">#define MSC01_PCI_SWAP_MEM_MSK		0x00030000</span>
<span class="cp">#define MSC01_PCI_SWAP_BAR0_SHF		0</span>
<span class="cp">#define MSC01_PCI_SWAP_BAR0_MSK		0x00000003</span>
<span class="cp">#define MSC01_PCI_SWAP_NOSWAP		0</span>
<span class="cp">#define MSC01_PCI_SWAP_BYTESWAP		1</span>

<span class="cm">/*</span>
<span class="cm"> * MIPS System controller PCI register base.</span>
<span class="cm"> *</span>
<span class="cm"> * FIXME - are these macros specific to Malta and co or to the MSC?  If the</span>
<span class="cm"> * latter, they should be moved elsewhere.</span>
<span class="cm"> */</span>
<span class="cp">#define MIPS_MSC01_PCI_REG_BASE		0x1bd00000</span>
<span class="cp">#define MIPS_SOCITSC_PCI_REG_BASE	0x1ff10000</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">_pcictrl_msc</span><span class="p">;</span>

<span class="cp">#define MSC01_PCI_REG_BASE	_pcictrl_msc</span>

<span class="cp">#define MSC_WRITE(reg, data)	do { *(volatile u32 *)(reg) = data; } while (0)</span>
<span class="cp">#define MSC_READ(reg, data)	do { data = *(volatile u32 *)(reg); } while (0)</span>

<span class="cm">/*</span>
<span class="cm"> * Registers absolute addresses</span>
<span class="cm"> */</span>

<span class="cp">#define MSC01_PCI_ID		(MSC01_PCI_REG_BASE + MSC01_PCI_ID_OFS)</span>
<span class="cp">#define MSC01_PCI_SC2PMBASL	(MSC01_PCI_REG_BASE + MSC01_PCI_SC2PMBASL_OFS)</span>
<span class="cp">#define MSC01_PCI_SC2PMMSKL	(MSC01_PCI_REG_BASE + MSC01_PCI_SC2PMMSKL_OFS)</span>
<span class="cp">#define MSC01_PCI_SC2PMMAPL	(MSC01_PCI_REG_BASE + MSC01_PCI_SC2PMMAPL_OFS)</span>
<span class="cp">#define MSC01_PCI_SC2PIOBASL	(MSC01_PCI_REG_BASE + MSC01_PCI_SC2PIOBASL_OFS)</span>
<span class="cp">#define MSC01_PCI_SC2PIOMSKL	(MSC01_PCI_REG_BASE + MSC01_PCI_SC2PIOMSKL_OFS)</span>
<span class="cp">#define MSC01_PCI_SC2PIOMAPL	(MSC01_PCI_REG_BASE + MSC01_PCI_SC2PIOMAPL_OFS)</span>
<span class="cp">#define MSC01_PCI_P2SCMSKL	(MSC01_PCI_REG_BASE + MSC01_PCI_P2SCMSKL_OFS)</span>
<span class="cp">#define MSC01_PCI_P2SCMAPL	(MSC01_PCI_REG_BASE + MSC01_PCI_P2SCMAPL_OFS)</span>
<span class="cp">#define MSC01_PCI_INTCFG	(MSC01_PCI_REG_BASE + MSC01_PCI_INTCFG_OFS)</span>
<span class="cp">#define MSC01_PCI_INTSTAT	(MSC01_PCI_REG_BASE + MSC01_PCI_INTSTAT_OFS)</span>
<span class="cp">#define MSC01_PCI_CFGADDR	(MSC01_PCI_REG_BASE + MSC01_PCI_CFGADDR_OFS)</span>
<span class="cp">#define MSC01_PCI_CFGDATA	(MSC01_PCI_REG_BASE + MSC01_PCI_CFGDATA_OFS)</span>
<span class="cp">#define MSC01_PCI_IACK		(MSC01_PCI_REG_BASE + MSC01_PCI_IACK_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD0		(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD0_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD1		(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD1_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD2		(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD2_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD3		(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD3_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD4		(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD4_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD5		(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD5_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD6		(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD6_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD7		(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD7_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD8		(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD8_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD9		(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD9_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD10	(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD10_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD11	(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD11_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD12	(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD11_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD13	(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD11_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD14	(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD11_OFS)</span>
<span class="cp">#define MSC01_PCI_HEAD15	(MSC01_PCI_REG_BASE + MSC01_PCI_HEAD11_OFS)</span>
<span class="cp">#define MSC01_PCI_BAR0		(MSC01_PCI_REG_BASE + MSC01_PCI_BAR0_OFS)</span>
<span class="cp">#define MSC01_PCI_CFG		(MSC01_PCI_REG_BASE + MSC01_PCI_CFG_OFS)</span>
<span class="cp">#define MSC01_PCI_SWAP		(MSC01_PCI_REG_BASE + MSC01_PCI_SWAP_OFS)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_MIPS_BOARDS_MSC01_PCI_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
