
---------- Begin Simulation Statistics ----------
final_tick                               92839012083000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  18374                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827004                       # Number of bytes of host memory used
host_op_rate                                    29775                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   544.23                       # Real time elapsed on the host
host_tick_rate                              106418657                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057917                       # Number of seconds simulated
sim_ticks                                 57916656750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1440851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2884425                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2040925                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       173161                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4336258                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1613221                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2040925                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       427704                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4343581                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             205                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        24386                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12933647                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9454232                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       173165                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        637364                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     15064717                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    113763918                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.142440                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.787872                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    107717634     94.69%     94.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2551806      2.24%     96.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1263567      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       824047      0.72%     98.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       503758      0.44%     99.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        99825      0.09%     99.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       121019      0.11%     99.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        44898      0.04%     99.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       637364      0.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    113763918                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      11.583329                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                11.583329                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     109657739                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       32826532                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1604650                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2686757                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         173342                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1709607                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4761004                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44520                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1572089                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1612                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4343581                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2952276                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             112593560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         19095                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               23727087                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1263                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          346684                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.037499                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3063936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1613426                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.204838                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    115832104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.328644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.470606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        109606889     94.63%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           137525      0.12%     94.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           596505      0.51%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           329448      0.28%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           472572      0.41%     95.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           399991      0.35%     96.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1143571      0.99%     97.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           167876      0.14%     97.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2977727      2.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    115832104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       185787                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2350319                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.212135                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6794884                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1572089                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        79116245                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6780163                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4805                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2271861                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     31256177                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5222795                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       196174                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24572264                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         472940                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1293397                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         173342                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2390530                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       226669                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        41549                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          236                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3213106                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1210048                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          236                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        90897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        94890                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28039166                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23811176                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.631391                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17703671                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.205564                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23824663                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33387472                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19888441                       # number of integer regfile writes
system.switch_cpus.ipc                       0.086331                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.086331                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        13747      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17860637     72.11%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2083      0.01%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5252654     21.21%     93.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1639318      6.62%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24768439                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              269544                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010883                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           68263     25.33%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          72070     26.74%     52.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        129211     47.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25024236                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    165661662                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23811176                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     46307946                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           31256177                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24768439                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     15051541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        23137                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26262607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    115832104                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.213831                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.807008                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    104398230     90.13%     90.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5445510      4.70%     94.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2535629      2.19%     97.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1562569      1.35%     98.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       840458      0.73%     99.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       456779      0.39%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       322863      0.28%     99.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       179469      0.15%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        90597      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    115832104                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.213828                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2952484                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   210                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       396879                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       615977                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6780163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2271861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12698189                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                115833292                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       101027218                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5757232                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2084965                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         953482                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        170933                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      85035301                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       31991113                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     40425098                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3529037                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2390302                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         173342                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9017533                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         19802736                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     48355830                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          10853337                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            144395821                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            64610049                       # The number of ROB writes
system.switch_cpus.timesIdled                      17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2091098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1416016                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4183239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1416016                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1364133                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       138766                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1302085                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79441                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79441                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1364133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4327999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4327999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4327999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    101269760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    101269760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               101269760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1443574                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1443574    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1443574                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3859460000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7541530750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  57916656750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       279846                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3387072                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79740                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79740                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012383                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6275343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6275379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142924928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142926080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1575820                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8881024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3667961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.386050                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.486842                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2251945     61.40%     61.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1416016     38.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3667961                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2232697500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3138178500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       648567                       # number of demand (read+write) hits
system.l2.demand_hits::total                   648567                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       648567                       # number of overall hits
system.l2.overall_hits::total                  648567                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1443553                       # number of demand (read+write) misses
system.l2.demand_misses::total                1443574                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1443553                       # number of overall misses
system.l2.overall_misses::total               1443574                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1543000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 115411081000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     115412624000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1543000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 115411081000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    115412624000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2092120                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2092141                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2092120                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2092141                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.689995                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.689998                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.689995                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.689998                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90764.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79949.320184                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79949.226018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90764.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79949.320184                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79949.226018                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              138766                       # number of writebacks
system.l2.writebacks::total                    138766                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1443553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1443570                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1443553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1443570                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1373000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 100975551000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 100976924000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1373000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 100975551000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 100976924000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.689995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.689997                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.689995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.689997                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80764.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69949.320184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69949.447550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80764.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69949.320184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69949.447550                       # average overall mshr miss latency
system.l2.replacements                        1575820                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       141080                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           141080                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       141080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       141080                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1281048                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1281048                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          299                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   299                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79441                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6728202000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6728202000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.996250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84694.326607                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84694.326607                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5933792000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5933792000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.996250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74694.326607                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74694.326607                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90764.705882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85722.222222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1373000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1373000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80764.705882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80764.705882                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       648268                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            648268                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1364112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1364115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 108682879000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 108682879000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012383                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.677860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.677861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79672.987995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79672.812776                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1364112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1364112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  95041759000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  95041759000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.677860                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.677859                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69672.987995                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69672.987995                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.530175                       # Cycle average of tags in use
system.l2.tags.total_refs                     1948305                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1575820                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.236375                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.732685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.179924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.016668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2018.599495                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.985644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999282                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1548                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  35043780                       # Number of tag accesses
system.l2.tags.data_accesses                 35043780                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     92387392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           92388736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8881024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8881024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1443553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1443574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       138766                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             138766                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        18786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1595178264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1595201470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        18786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      153341448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            153341448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      153341448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        18786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1595178264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1748542918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    138423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1442503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000263167250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8572                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8572                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2979631                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             130007                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1443570                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     138766                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1443570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   138766                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1050                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   343                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             99970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             72455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             46806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             80684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             89540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            83352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            89490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            88921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           106090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           116254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8959                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14132908500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7212600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             41180158500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9797.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28547.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1260510                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  121522                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1443570                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               138766                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  707503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  544886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  162581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       198884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    508.726373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   306.225975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   409.769436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        48350     24.31%     24.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        34308     17.25%     41.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15134      7.61%     49.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10179      5.12%     54.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8679      4.36%     58.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7217      3.63%     62.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6312      3.17%     65.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5555      2.79%     68.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        63150     31.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       198884                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     168.263066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    100.795532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.398070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4879     56.92%     56.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         2109     24.60%     81.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          831      9.69%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          329      3.84%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           92      1.07%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           72      0.84%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           55      0.64%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           78      0.91%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           51      0.59%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           36      0.42%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           20      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           13      0.15%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            5      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8572                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.145474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.135765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.588220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8001     93.34%     93.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              115      1.34%     94.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              279      3.25%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              143      1.67%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.31%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8572                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               92321280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   67200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8857536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                92388480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8881024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1594.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       152.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1595.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    153.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57916529500                       # Total gap between requests
system.mem_ctrls.avgGap                      36601.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     92320192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8857536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 18785.614727321081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1594017976.529696702957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 152935899.567441791296                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1443553                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       138766                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       671750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  41179486750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1416322960500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39514.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28526.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10206556.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            663927180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            352878075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5342269380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          365029380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4571692320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25430882880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        824455680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        37551134895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        648.365030                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1843641250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1933880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54139124750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            756126000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            401886705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4957323420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          357413400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4571692320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24777508410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1374700800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        37196651055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        642.244445                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3249789000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1933880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  52732977000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    57916646000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2952249                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2952261                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2952249                       # number of overall hits
system.cpu.icache.overall_hits::total         2952261                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2092500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2092500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2092500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2092500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2952276                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2952289                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2952276                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2952289                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        77500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        77500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1569000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92294.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92294.117647                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2952249                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2952261                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2092500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2092500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2952276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2952289                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        77500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92294.117647                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.011224                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000624                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.010600                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5904596                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5904596                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3322980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3322981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3322980                       # number of overall hits
system.cpu.dcache.overall_hits::total         3322981                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2440121                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2440124                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2440121                       # number of overall misses
system.cpu.dcache.overall_misses::total       2440124                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 146413041896                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 146413041896                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 146413041896                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 146413041896                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5763101                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5763105                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5763101                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5763105                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.423404                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.423404                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.423404                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.423404                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60002.369512                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60002.295742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60002.369512                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60002.295742                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     11302211                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            380794                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.680644                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       141080                       # number of writebacks
system.cpu.dcache.writebacks::total            141080                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       348001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       348001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       348001                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       348001                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2092120                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2092120                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2092120                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2092120                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 125887045396                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 125887045396                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 125887045396                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 125887045396                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.363020                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.363020                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.363020                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.363020                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 60172.000361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60172.000361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 60172.000361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60172.000361                       # average overall mshr miss latency
system.cpu.dcache.replacements                2091098                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2340908                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2340909                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2360380                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2360383                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 139474555500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 139474555500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4701288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4701292                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.502071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.502071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 59089.873453                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59089.798351                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       347998                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       347998                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 119028389000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 119028389000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.428049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.428049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 59148.009175                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59148.009175                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6938486396                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6938486396                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87012.783838                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87012.783838                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79738                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79738                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6858656396                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6858656396                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86014.903760                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86014.903760                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92839012083000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.638555                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5413852                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2091098                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.589000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.638553                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13618332                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13618332                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               93008690439000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  25225                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827140                       # Number of bytes of host memory used
host_op_rate                                    40605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1585.72                       # Real time elapsed on the host
host_tick_rate                              107003950                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.169678                       # Number of seconds simulated
sim_ticks                                169678356000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4415544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8831069                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5221201                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       408638                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     11027908                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4082454                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5221201                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1138747                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11045930                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             518                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        57416                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36288361                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26840629                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       408657                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1837360                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     35491772                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    334519610                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.144037                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.787347                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    316260049     94.54%     94.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      7858313      2.35%     96.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3792392      1.13%     98.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2526909      0.76%     98.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1458970      0.44%     99.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       242622      0.07%     99.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       389453      0.12%     99.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       153542      0.05%     99.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1837360      0.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    334519610                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      11.311890                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                11.311890                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     322992184                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       87440186                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4264122                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6710548                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         409192                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4979992                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13148145                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120289                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4968598                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4337                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11045930                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8109381                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             330559319                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         47327                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               63133524                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3300                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          818384                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.032550                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8384209                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4082972                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.186039                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    339356038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.293979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.388748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        322830646     95.13%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           329524      0.10%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1776047      0.52%     95.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           783503      0.23%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1406057      0.41%     96.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1210455      0.36%     96.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2928586      0.86%     97.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           446234      0.13%     97.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7644986      2.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    339356038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     674                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       432052                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6626970                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.200427                       # Inst execution rate
system.switch_cpus.iew.exec_refs             19174010                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4968598                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       238801000                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17674745                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        12296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6941878                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     83648553                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      14205412                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       470371                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68016339                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1274635                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3395076                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         409192                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6695990                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       548424                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       147676                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          741                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7264571                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3390891                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          741                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       218004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       214048                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          77807988                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66295300                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.613620                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          47744568                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.195356                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66324765                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         95489795                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54694721                       # number of integer regfile writes
system.switch_cpus.ipc                       0.088403                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.088403                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        34523      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      49030220     71.59%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         5620      0.01%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14266062     20.83%     92.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5150287      7.52%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68486712                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              756335                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011044                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          172334     22.79%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         171057     22.62%     45.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        412944     54.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69208524                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    477134224                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66295300                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    119114569                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           83648553                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68486712                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     35465276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        48429                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     61048017                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    339356038                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.201814                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.770202                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    306246082     90.24%     90.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     16968582      5.00%     95.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6970627      2.05%     97.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4236552      1.25%     98.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2212424      0.65%     99.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1193359      0.35%     99.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       874225      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       428117      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       226070      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    339356038                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.201813                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8109917                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   536                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1474281                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2045649                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17674745                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6941878                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        35057845                       # number of misc regfile reads
system.switch_cpus.numCycles                339356712                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       294608469                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       18072625                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5580175                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1705829                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        349289                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     227601718                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       85405998                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    107067628                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9224076                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10576972                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         409192                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      29534126                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         46149544                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    131311071                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          31989277                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            416357228                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           172193899                       # The number of ROB writes
system.switch_cpus.timesIdled                      16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5704108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4364902                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11408218                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4364902                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 169678356000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4196415                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       404311                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4011233                       # Transaction distribution
system.membus.trans_dist::ReadExReq            219108                       # Transaction distribution
system.membus.trans_dist::ReadExResp           219108                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4196417                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13246592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13246592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13246592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    308469376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    308469376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               308469376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4415525                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4415525    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4415525                       # Request fanout histogram
system.membus.reqLayer2.occupancy         11678704500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        23094397500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 169678356000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 169678356000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 169678356000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 169678356000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5484108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       815523                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9701478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220001                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220000                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5484109                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17112326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17112326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391380480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391380480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4812893                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25875904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10517003                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.415033                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.492728                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6152101     58.50%     58.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4364902     41.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10517003                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6115321000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8556162000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 169678356000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1288584                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1288584                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1288584                       # number of overall hits
system.l2.overall_hits::total                 1288584                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      4415526                       # number of demand (read+write) misses
system.l2.demand_misses::total                4415526                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      4415526                       # number of overall misses
system.l2.overall_misses::total               4415526                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 356691651000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     356691651000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 356691651000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    356691651000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5704110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5704110                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5704110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5704110                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.774096                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.774096                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.774096                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.774096                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 80781.236709                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80781.236709                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80781.236709                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80781.236709                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              404311                       # number of writebacks
system.l2.writebacks::total                    404311                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      4415526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4415526                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4415526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4415526                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 312536421000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 312536421000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 312536421000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 312536421000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.774096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.774096                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.774096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.774096                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70781.243503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70781.243503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70781.243503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70781.243503                       # average overall mshr miss latency
system.l2.replacements                        4812893                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       411212                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           411212                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       411212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       411212                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3967552                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3967552                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          892                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   892                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       219109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              219109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18806172500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18806172500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       220001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.995945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85830.214642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85830.214642                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       219109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         219109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16615092500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16615092500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.995945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75830.260281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75830.260281                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1287692                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1287692                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4196417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4196417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 337885478500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 337885478500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5484109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5484109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.765196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.765196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80517.612644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80517.612644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4196417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4196417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 295921328500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 295921328500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.765196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.765196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70517.617410                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70517.617410                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 169678356000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     8394549                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4814941                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.743438                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.867032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2015.132968                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.983952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          445                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1255                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  96078637                       # Number of tag accesses
system.l2.tags.data_accesses                 96078637                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 169678356000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    282593472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          282593472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25875904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25875904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      4415523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4415523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       404311                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             404311                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1665465641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1665465641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      152499733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            152499733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      152499733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1665465641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1817965374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    402513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   4411451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000518864250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24895                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24895                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9048135                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             378206                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4415525                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     404311                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4415525                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   404311                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4074                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1798                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            324248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            314684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            305939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            299238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            266020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            252431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            228072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            206821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            265883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            281014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           270493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           272686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           266348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           256670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           281630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           319274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25701                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  46799553250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22057255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            129514259500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10608.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29358.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3812954                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  350979                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4415525                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               404311                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2045898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1678845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  577246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  109462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       650025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    473.969610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   273.817068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.225810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       174855     26.90%     26.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       132119     20.33%     47.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        42649      6.56%     53.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29248      4.50%     58.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24231      3.73%     62.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19527      3.00%     65.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17214      2.65%     67.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15586      2.40%     70.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       194596     29.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       650025                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     177.207471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     82.732439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    385.144916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16856     67.71%     67.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         4538     18.23%     85.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1505      6.05%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          689      2.77%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          296      1.19%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          197      0.79%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           62      0.25%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           53      0.21%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           28      0.11%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           25      0.10%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           39      0.16%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           36      0.14%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           49      0.20%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           44      0.18%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           34      0.14%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           45      0.18%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32      0.13%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           46      0.18%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           51      0.20%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           44      0.18%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           54      0.22%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           40      0.16%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           27      0.11%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           30      0.12%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           23      0.09%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327           23      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455           17      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            7      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24895                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.168387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.157220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.630819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22978     92.30%     92.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              391      1.57%     93.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              934      3.75%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              460      1.85%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              111      0.45%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24895                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              282332864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  260736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25760768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               282593600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25875904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1663.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       151.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1665.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    152.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  169678401000                       # Total gap between requests
system.mem_ctrls.avgGap                      35204.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    282332864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25760768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1663929747.174118041992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 151821178.654041171074                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      4415525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       404311                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 129514259500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4156775326000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29331.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10281133.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2215734780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1177683375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15807945720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1057634640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13394234880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      68080325190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7825688640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       109559247225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.687817                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  19299175000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5665920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 144713261000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2425479420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1289161500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15689814420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1043478000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13394234880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      69535673130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6600132480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       109977973830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.155583                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16095094500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5665920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 147917341500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   227595002000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 93008690439000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11061630                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11061642                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11061630                       # number of overall hits
system.cpu.icache.overall_hits::total        11061642                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2092500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2092500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2092500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2092500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11061657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11061670                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11061657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11061670                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        77500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        77500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1569000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92294.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92294.117647                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11061630                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11061642                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2092500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2092500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11061657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11061670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        77500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92294.117647                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 93008690439000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.044041                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11061660                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                18                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          614536.666667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002447                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.041594                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22123358                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22123358                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 93008690439000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93008690439000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93008690439000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 93008690439000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93008690439000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93008690439000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 93008690439000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13326377                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13326378                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13326377                       # number of overall hits
system.cpu.dcache.overall_hits::total        13326378                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8953188                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8953191                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8953188                       # number of overall misses
system.cpu.dcache.overall_misses::total       8953191                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 577920983931                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 577920983931                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 577920983931                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 577920983931                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22279565                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22279569                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22279565                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22279569                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.401856                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.401857                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.401856                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.401857                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64549.184484                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64549.162855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64549.184484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64549.162855                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     46258532                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1419322                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.591993                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       552292                       # number of writebacks
system.cpu.dcache.writebacks::total            552292                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1156958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1156958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1156958                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1156958                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7796230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7796230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7796230                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7796230                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 505917292432                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 505917292432                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 505917292432                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 505917292432                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.349927                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.349927                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.349927                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.349927                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 64892.556073                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64892.556073                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64892.556073                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64892.556073                       # average overall mshr miss latency
system.cpu.dcache.replacements                7795206                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9013355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9013356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8653432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8653435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 551599026000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 551599026000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17666787                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17666791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.489814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.489814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63743.382510                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63743.360411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1156938                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1156938                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7496494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7496494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 479896018500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 479896018500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.424327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.424327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 64016.061175                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64016.061175                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4313022                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4313022                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299756                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299756                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26321957931                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26321957931                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87811.279611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87811.279611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299736                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299736                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  26021273932                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26021273932                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064979                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064979                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86813.976072                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86813.976072                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 93008690439000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             2.505502                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21122608                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7796230                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.709336                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     2.505500                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.002447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.002447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          360                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          661                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52355368                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52355368                       # Number of data accesses

---------- End Simulation Statistics   ----------
