Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Apr 19 16:24:19 2022
| Host         : DESKTOP-IOM2HT6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clawgame_proc_timing_summary_routed.rpt -pb clawgame_proc_timing_summary_routed.pb -rpx clawgame_proc_timing_summary_routed.rpx -warn_on_violation
| Design       : clawgame_proc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.157        0.000                      0                  437        0.210        0.000                      0                  437        4.500        0.000                       0                   308  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.157        0.000                      0                  436        0.210        0.000                      0                  436        4.500        0.000                       0                   308  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.970        0.000                      0                    1        0.940        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 WRAPPER/InstMem/dataOut_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 2.826ns (58.641%)  route 1.993ns (41.359%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 10.103 - 5.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.855     5.457    WRAPPER/InstMem/clock_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  WRAPPER/InstMem/dataOut_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.911 r  WRAPPER/InstMem/dataOut_reg/DOADO[2]
                         net (fo=20, routed)          0.995     8.906    WRAPPER/InstMem/DOADO[2]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.030 f  WRAPPER/InstMem/q_i_6__10/O
                         net (fo=10, routed)          0.560     9.590    WRAPPER/CPU/PC_reg/loop1[15].dff/set_pc_to_j_target
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.714 r  WRAPPER/CPU/PC_reg/loop1[15].dff/q_i_3__45/O
                         net (fo=1, routed)           0.438    10.152    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_35
    SLICE_X8Y30          LUT6 (Prop_lut6_I3_O)        0.124    10.276 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__49/O
                         net (fo=1, routed)           0.000    10.276    WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg_3
    SLICE_X8Y30          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.681    10.103    WRAPPER/CPU/PC_reg/loop1[15].dff/clk0
    SLICE_X8Y30          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.283    10.387    
                         clock uncertainty           -0.035    10.351    
    SLICE_X8Y30          FDCE (Setup_fdce_C_D)        0.082    10.433    WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.433    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 WRAPPER/InstMem/dataOut_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[18].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 2.826ns (59.397%)  route 1.932ns (40.603%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 10.104 - 5.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.855     5.457    WRAPPER/InstMem/clock_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  WRAPPER/InstMem/dataOut_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.911 f  WRAPPER/InstMem/dataOut_reg/DOADO[2]
                         net (fo=20, routed)          0.995     8.906    WRAPPER/InstMem/DOADO[2]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.030 r  WRAPPER/InstMem/q_i_6__10/O
                         net (fo=10, routed)          0.521     9.551    WRAPPER/CPU/PC_reg/loop1[18].dff/set_pc_to_j_target
    SLICE_X10Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.675 r  WRAPPER/CPU/PC_reg/loop1[18].dff/q_i_3__33/O
                         net (fo=1, routed)           0.416    10.091    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_42
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.215 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__52/O
                         net (fo=1, routed)           0.000    10.215    WRAPPER/CPU/PC_reg/loop1[18].dff/q_reg_3
    SLICE_X10Y30         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[18].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.682    10.104    WRAPPER/CPU/PC_reg/loop1[18].dff/clk0
    SLICE_X10Y30         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[18].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    10.372    
                         clock uncertainty           -0.035    10.336    
    SLICE_X10Y30         FDCE (Setup_fdce_C_D)        0.082    10.418    WRAPPER/CPU/PC_reg/loop1[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 WRAPPER/InstMem/dataOut_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 2.826ns (59.533%)  route 1.921ns (40.467%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 10.105 - 5.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.855     5.457    WRAPPER/InstMem/clock_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  WRAPPER/InstMem/dataOut_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.911 r  WRAPPER/InstMem/dataOut_reg/DOADO[2]
                         net (fo=20, routed)          0.995     8.906    WRAPPER/InstMem/DOADO[2]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.030 f  WRAPPER/InstMem/q_i_6__10/O
                         net (fo=10, routed)          0.510     9.540    WRAPPER/CPU/PC_reg/loop1[2].dff/set_pc_to_j_target
    SLICE_X10Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.664 r  WRAPPER/CPU/PC_reg/loop1[2].dff/q_i_3__44/O
                         net (fo=1, routed)           0.416    10.080    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_20
    SLICE_X10Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.204 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__36/O
                         net (fo=1, routed)           0.000    10.204    WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg_3
    SLICE_X10Y31         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.683    10.105    WRAPPER/CPU/PC_reg/loop1[2].dff/clk0
    SLICE_X10Y31         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    10.373    
                         clock uncertainty           -0.035    10.337    
    SLICE_X10Y31         FDCE (Setup_fdce_C_D)        0.082    10.419    WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.419    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 WRAPPER/InstMem/dataOut_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[22].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 2.826ns (60.432%)  route 1.850ns (39.568%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 10.100 - 5.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.855     5.457    WRAPPER/InstMem/clock_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  WRAPPER/InstMem/dataOut_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.911 f  WRAPPER/InstMem/dataOut_reg/DOADO[2]
                         net (fo=20, routed)          0.995     8.906    WRAPPER/InstMem/DOADO[2]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.030 r  WRAPPER/InstMem/q_i_6__10/O
                         net (fo=10, routed)          0.591     9.621    WRAPPER/CPU/PC_reg/loop1[22].dff/set_pc_to_j_target
    SLICE_X15Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.745 r  WRAPPER/CPU/PC_reg/loop1[22].dff/q_i_3__34/O
                         net (fo=1, routed)           0.264    10.009    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_54
    SLICE_X15Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.133 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__56/O
                         net (fo=1, routed)           0.000    10.133    WRAPPER/CPU/PC_reg/loop1[22].dff/q_reg_3
    SLICE_X15Y27         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.678    10.100    WRAPPER/CPU/PC_reg/loop1[22].dff/clk0
    SLICE_X15Y27         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[22].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    10.368    
                         clock uncertainty           -0.035    10.332    
    SLICE_X15Y27         FDCE (Setup_fdce_C_D)        0.034    10.366    WRAPPER/CPU/PC_reg/loop1[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.366    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.653ns  (logic 2.207ns (22.864%)  route 7.446ns (77.136%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 20.109 - 15.000 ) 
    Source Clock Delay      (SCD):    5.490ns = ( 10.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.887    10.490    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/clk0
    SLICE_X5Y31          FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.422    10.912 r  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=52, routed)          0.490    11.401    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__42_0
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.297    11.698 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_5__4/O
                         net (fo=2, routed)           0.503    12.202    WRAPPER/CPU/XM_IR_reg/loop1[27].dff/X_read_regB[0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.124    12.326 r  WRAPPER/CPU/XM_IR_reg/loop1[27].dff/q_i_7__8/O
                         net (fo=71, routed)          0.747    13.073    WRAPPER/CPU/MW_O_reg/loop1[2].dff/bypass_B_XM
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.124    13.197 f  WRAPPER/CPU/MW_O_reg/loop1[2].dff/q_i_6__16/O
                         net (fo=1, routed)           0.632    13.829    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_B[2]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    13.953 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_4__15/O
                         net (fo=8, routed)           0.972    14.925    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_reg_20
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    15.049 f  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_31/O
                         net (fo=2, routed)           0.697    15.747    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_17
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    15.871 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_38/O
                         net (fo=1, routed)           0.661    16.531    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_5__9_1
    SLICE_X6Y28          LUT5 (Prop_lut5_I2_O)        0.124    16.655 f  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_17/O
                         net (fo=1, routed)           0.494    17.149    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_85
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.124    17.273 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_5__9/O
                         net (fo=1, routed)           0.264    17.537    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_reg_44
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.124    17.661 r  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_1__26/O
                         net (fo=35, routed)          0.265    17.927    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/overflow_in
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.124    18.051 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_10__9/O
                         net (fo=3, routed)           0.450    18.501    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_28
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.625 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_8__4/O
                         net (fo=32, routed)          0.841    19.466    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_30
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124    19.590 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__13/O
                         net (fo=1, routed)           0.428    20.018    WRAPPER/CPU/MW_O_reg/loop1[6].dff/q_reg_4
    SLICE_X11Y34         LUT6 (Prop_lut6_I3_O)        0.124    20.142 r  WRAPPER/CPU/MW_O_reg/loop1[6].dff/q_i_1__40/O
                         net (fo=1, routed)           0.000    20.142    WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg_2
    SLICE_X11Y34         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.687    20.109    WRAPPER/CPU/PC_reg/loop1[6].dff/clk0
    SLICE_X11Y34         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X11Y34         FDCE (Setup_fdce_C_D)        0.034    20.375    WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.375    
                         arrival time                         -20.142    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.644ns  (logic 2.207ns (22.885%)  route 7.437ns (77.115%))
  Logic Levels:           13  (LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 20.107 - 15.000 ) 
    Source Clock Delay      (SCD):    5.490ns = ( 10.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.887    10.490    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/clk0
    SLICE_X5Y31          FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.422    10.912 r  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=52, routed)          0.490    11.401    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__42_0
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.297    11.698 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_5__4/O
                         net (fo=2, routed)           0.503    12.202    WRAPPER/CPU/XM_IR_reg/loop1[27].dff/X_read_regB[0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.124    12.326 r  WRAPPER/CPU/XM_IR_reg/loop1[27].dff/q_i_7__8/O
                         net (fo=71, routed)          0.747    13.073    WRAPPER/CPU/MW_O_reg/loop1[2].dff/bypass_B_XM
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.124    13.197 f  WRAPPER/CPU/MW_O_reg/loop1[2].dff/q_i_6__16/O
                         net (fo=1, routed)           0.632    13.829    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_B[2]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    13.953 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_4__15/O
                         net (fo=8, routed)           0.972    14.925    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_reg_20
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    15.049 f  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_31/O
                         net (fo=2, routed)           0.697    15.747    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_17
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    15.871 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_38/O
                         net (fo=1, routed)           0.661    16.531    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_5__9_1
    SLICE_X6Y28          LUT5 (Prop_lut5_I2_O)        0.124    16.655 f  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_17/O
                         net (fo=1, routed)           0.494    17.149    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_85
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.124    17.273 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_5__9/O
                         net (fo=1, routed)           0.264    17.537    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_reg_44
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.124    17.661 f  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_1__26/O
                         net (fo=35, routed)          0.265    17.927    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/overflow_in
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.124    18.051 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_10__9/O
                         net (fo=3, routed)           0.459    18.510    WRAPPER/CPU/XM_IR_reg/loop1[27].dff/q_i_2__11
    SLICE_X10Y29         LUT3 (Prop_lut3_I1_O)        0.124    18.634 r  WRAPPER/CPU/XM_IR_reg/loop1[27].dff/q_i_5__20/O
                         net (fo=25, routed)          0.968    19.601    WRAPPER/CPU/XM_IR_reg/loop1[27].dff/q_reg_3
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.725 r  WRAPPER/CPU/XM_IR_reg/loop1[27].dff/q_i_2__18/O
                         net (fo=1, routed)           0.284    20.009    WRAPPER/CPU/MW_O_reg/loop1[11].dff/q_reg_3
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124    20.133 r  WRAPPER/CPU/MW_O_reg/loop1[11].dff/q_i_1__45/O
                         net (fo=1, routed)           0.000    20.133    WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg_2
    SLICE_X13Y33         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.685    20.107    WRAPPER/CPU/PC_reg/loop1[11].dff/clk0
    SLICE_X13Y33         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.375    
                         clock uncertainty           -0.035    20.339    
    SLICE_X13Y33         FDCE (Setup_fdce_C_D)        0.034    20.373    WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.373    
                         arrival time                         -20.133    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.636ns  (logic 2.207ns (22.903%)  route 7.429ns (77.097%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 20.102 - 15.000 ) 
    Source Clock Delay      (SCD):    5.490ns = ( 10.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.887    10.490    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/clk0
    SLICE_X5Y31          FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.422    10.912 r  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=52, routed)          0.490    11.401    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__42_0
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.297    11.698 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_5__4/O
                         net (fo=2, routed)           0.503    12.202    WRAPPER/CPU/XM_IR_reg/loop1[27].dff/X_read_regB[0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.124    12.326 r  WRAPPER/CPU/XM_IR_reg/loop1[27].dff/q_i_7__8/O
                         net (fo=71, routed)          0.747    13.073    WRAPPER/CPU/MW_O_reg/loop1[2].dff/bypass_B_XM
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.124    13.197 f  WRAPPER/CPU/MW_O_reg/loop1[2].dff/q_i_6__16/O
                         net (fo=1, routed)           0.632    13.829    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_B[2]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    13.953 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_4__15/O
                         net (fo=8, routed)           0.972    14.925    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_reg_20
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    15.049 f  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_31/O
                         net (fo=2, routed)           0.697    15.747    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_17
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    15.871 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_38/O
                         net (fo=1, routed)           0.661    16.531    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_5__9_1
    SLICE_X6Y28          LUT5 (Prop_lut5_I2_O)        0.124    16.655 f  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_17/O
                         net (fo=1, routed)           0.494    17.149    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_85
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.124    17.273 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_5__9/O
                         net (fo=1, routed)           0.264    17.537    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_reg_44
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.124    17.661 r  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_1__26/O
                         net (fo=35, routed)          0.265    17.927    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/overflow_in
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.124    18.051 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_10__9/O
                         net (fo=3, routed)           0.450    18.501    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_28
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.625 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_8__4/O
                         net (fo=32, routed)          0.910    19.535    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_30
    SLICE_X12Y28         LUT6 (Prop_lut6_I0_O)        0.124    19.659 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__15/O
                         net (fo=1, routed)           0.343    20.002    WRAPPER/CPU/MW_O_reg/loop1[8].dff/q_reg_3
    SLICE_X13Y28         LUT6 (Prop_lut6_I3_O)        0.124    20.126 r  WRAPPER/CPU/MW_O_reg/loop1[8].dff/q_i_1__42/O
                         net (fo=1, routed)           0.000    20.126    WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg_3
    SLICE_X13Y28         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.680    20.102    WRAPPER/CPU/PC_reg/loop1[8].dff/clk0
    SLICE_X13Y28         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.370    
                         clock uncertainty           -0.035    20.334    
    SLICE_X13Y28         FDCE (Setup_fdce_C_D)        0.032    20.366    WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.366    
                         arrival time                         -20.126    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.642ns  (logic 2.207ns (22.888%)  route 7.435ns (77.112%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 20.106 - 15.000 ) 
    Source Clock Delay      (SCD):    5.490ns = ( 10.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.887    10.490    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/clk0
    SLICE_X5Y31          FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.422    10.912 r  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=52, routed)          0.490    11.401    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__42_0
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.297    11.698 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_5__4/O
                         net (fo=2, routed)           0.503    12.202    WRAPPER/CPU/XM_IR_reg/loop1[27].dff/X_read_regB[0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.124    12.326 r  WRAPPER/CPU/XM_IR_reg/loop1[27].dff/q_i_7__8/O
                         net (fo=71, routed)          0.747    13.073    WRAPPER/CPU/MW_O_reg/loop1[2].dff/bypass_B_XM
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.124    13.197 f  WRAPPER/CPU/MW_O_reg/loop1[2].dff/q_i_6__16/O
                         net (fo=1, routed)           0.632    13.829    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_B[2]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    13.953 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_4__15/O
                         net (fo=8, routed)           0.972    14.925    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_reg_20
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    15.049 f  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_31/O
                         net (fo=2, routed)           0.697    15.747    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_17
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    15.871 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_38/O
                         net (fo=1, routed)           0.661    16.531    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_5__9_1
    SLICE_X6Y28          LUT5 (Prop_lut5_I2_O)        0.124    16.655 f  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_17/O
                         net (fo=1, routed)           0.494    17.149    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_85
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.124    17.273 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_5__9/O
                         net (fo=1, routed)           0.264    17.537    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_reg_44
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.124    17.661 r  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_1__26/O
                         net (fo=35, routed)          0.265    17.927    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/overflow_in
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.124    18.051 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_10__9/O
                         net (fo=3, routed)           0.450    18.501    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_28
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.625 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_8__4/O
                         net (fo=32, routed)          0.965    19.590    WRAPPER/CPU/XM_IR_reg/loop1[27].dff/q_reg_25
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.124    19.714 r  WRAPPER/CPU/XM_IR_reg/loop1[27].dff/q_i_2__27/O
                         net (fo=1, routed)           0.294    20.008    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_47
    SLICE_X15Y32         LUT6 (Prop_lut6_I2_O)        0.124    20.132 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__54/O
                         net (fo=1, routed)           0.000    20.132    WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg_4
    SLICE_X15Y32         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.684    20.106    WRAPPER/CPU/PC_reg/loop1[20].dff/clk0
    SLICE_X15Y32         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X15Y32         FDCE (Setup_fdce_C_D)        0.035    20.373    WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.373    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 WRAPPER/InstMem/dataOut_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[4].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 2.826ns (60.631%)  route 1.835ns (39.369%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 10.108 - 5.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.855     5.457    WRAPPER/InstMem/clock_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  WRAPPER/InstMem/dataOut_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.911 r  WRAPPER/InstMem/dataOut_reg/DOADO[2]
                         net (fo=20, routed)          0.995     8.906    WRAPPER/InstMem/DOADO[2]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.030 f  WRAPPER/InstMem/q_i_6__10/O
                         net (fo=10, routed)          0.437     9.467    WRAPPER/CPU/PC_reg/loop1[2].dff/set_pc_to_j_target
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.591 r  WRAPPER/CPU/PC_reg/loop1[2].dff/q_i_3__41/O
                         net (fo=1, routed)           0.403     9.994    WRAPPER/CPU/MW_O_reg/loop1[4].dff/new_PC_temp2[0]
    SLICE_X11Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.118 r  WRAPPER/CPU/MW_O_reg/loop1[4].dff/q_i_1__38/O
                         net (fo=1, routed)           0.000    10.118    WRAPPER/CPU/PC_reg/loop1[4].dff/q_reg_3
    SLICE_X11Y33         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.686    10.108    WRAPPER/CPU/PC_reg/loop1[4].dff/clk0
    SLICE_X11Y33         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[4].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    10.376    
                         clock uncertainty           -0.035    10.340    
    SLICE_X11Y33         FDCE (Setup_fdce_C_D)        0.035    10.375    WRAPPER/CPU/PC_reg/loop1[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[0].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.646ns  (logic 2.207ns (22.880%)  route 7.439ns (77.120%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 20.103 - 15.000 ) 
    Source Clock Delay      (SCD):    5.490ns = ( 10.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.887    10.490    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/clk0
    SLICE_X5Y31          FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.422    10.912 r  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=52, routed)          0.490    11.401    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__42_0
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.297    11.698 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_5__4/O
                         net (fo=2, routed)           0.503    12.202    WRAPPER/CPU/XM_IR_reg/loop1[27].dff/X_read_regB[0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.124    12.326 r  WRAPPER/CPU/XM_IR_reg/loop1[27].dff/q_i_7__8/O
                         net (fo=71, routed)          0.747    13.073    WRAPPER/CPU/MW_O_reg/loop1[2].dff/bypass_B_XM
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.124    13.197 f  WRAPPER/CPU/MW_O_reg/loop1[2].dff/q_i_6__16/O
                         net (fo=1, routed)           0.632    13.829    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_B[2]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124    13.953 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_4__15/O
                         net (fo=8, routed)           0.972    14.925    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_reg_20
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    15.049 f  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_31/O
                         net (fo=2, routed)           0.697    15.747    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_17
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.124    15.871 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_38/O
                         net (fo=1, routed)           0.661    16.531    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_5__9_1
    SLICE_X6Y28          LUT5 (Prop_lut5_I2_O)        0.124    16.655 f  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_17/O
                         net (fo=1, routed)           0.494    17.149    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_85
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.124    17.273 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_5__9/O
                         net (fo=1, routed)           0.264    17.537    WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_reg_44
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.124    17.661 f  WRAPPER/CPU/XM_IR_reg/loop1[29].dff/q_i_1__26/O
                         net (fo=35, routed)          0.265    17.927    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/overflow_in
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.124    18.051 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_10__9/O
                         net (fo=3, routed)           0.450    18.501    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_28
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.625 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_8__4/O
                         net (fo=32, routed)          0.811    19.436    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_30
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.124    19.560 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_5__19/O
                         net (fo=1, routed)           0.452    20.012    WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg_39
    SLICE_X8Y29          LUT5 (Prop_lut5_I3_O)        0.124    20.136 r  WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_i_1__24/O
                         net (fo=1, routed)           0.000    20.136    WRAPPER/CPU/PC_reg/loop1[0].dff/q_reg_3
    SLICE_X8Y29          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.681    20.103    WRAPPER/CPU/PC_reg/loop1[0].dff/clk0
    SLICE_X8Y29          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[0].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.371    
                         clock uncertainty           -0.035    20.335    
    SLICE_X8Y29          FDCE (Setup_fdce_C_D)        0.082    20.417    WRAPPER/CPU/PC_reg/loop1[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.417    
                         arrival time                         -20.136    
  -------------------------------------------------------------------
                         slack                                  0.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 TIMER/countReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIMER/countReg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.371ns (68.048%)  route 0.174ns (31.952%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.671     1.591    TIMER/clock_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  TIMER/countReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.755 f  TIMER/countReg_reg[7]/Q
                         net (fo=31, routed)          0.174     1.928    TIMER/time_left[7]
    SLICE_X2Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.973 r  TIMER/countReg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.973    TIMER/countReg[4]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.082 r  TIMER/countReg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.083    TIMER/countReg_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.136 r  TIMER/countReg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.136    TIMER/countReg_reg[8]_i_1_n_7
    SLICE_X2Y50          FDCE                                         r  TIMER/countReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.878     2.043    TIMER/clock_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  TIMER/countReg_reg[8]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134     1.926    TIMER/countReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 TIMER/countReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIMER/countReg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.384ns (68.792%)  route 0.174ns (31.208%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.671     1.591    TIMER/clock_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  TIMER/countReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.755 f  TIMER/countReg_reg[7]/Q
                         net (fo=31, routed)          0.174     1.928    TIMER/time_left[7]
    SLICE_X2Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.973 r  TIMER/countReg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.973    TIMER/countReg[4]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.082 r  TIMER/countReg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.083    TIMER/countReg_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.149 r  TIMER/countReg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.149    TIMER/countReg_reg[8]_i_1_n_5
    SLICE_X2Y50          FDCE                                         r  TIMER/countReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.878     2.043    TIMER/clock_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  TIMER/countReg_reg[10]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134     1.926    TIMER/countReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/FD_IR_reg/loop1[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.392ns  (logic 0.191ns (48.724%)  route 0.201ns (51.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 6.554 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.634     6.554    WRAPPER/CPU/FD_IR_reg/loop1[29].dff/clk0
    SLICE_X16Y32         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDCE (Prop_fdce_C_Q)         0.146     6.700 f  WRAPPER/CPU/FD_IR_reg/loop1[29].dff/q_reg/Q
                         net (fo=15, routed)          0.201     6.901    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_61
    SLICE_X14Y32         LUT4 (Prop_lut4_I1_O)        0.045     6.946 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__65/O
                         net (fo=1, routed)           0.000     6.946    WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg_34[0]
    SLICE_X14Y32         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.908     7.073    WRAPPER/CPU/FD_IR_reg/loop1[31].dff/clk0
    SLICE_X14Y32         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.590    
    SLICE_X14Y32         FDCE (Hold_fdce_C_D)         0.124     6.714    WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.714    
                         arrival time                           6.946    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_O_reg/loop1[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_O_reg/loop1[28].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.352ns  (logic 0.146ns (41.476%)  route 0.206ns (58.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 7.071 - 5.000 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 6.552 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.632     6.552    WRAPPER/CPU/XM_O_reg/loop1[28].dff/clk0
    SLICE_X9Y29          FDCE                                         r  WRAPPER/CPU/XM_O_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.146     6.698 r  WRAPPER/CPU/XM_O_reg/loop1[28].dff/q_reg/Q
                         net (fo=4, routed)           0.206     6.904    WRAPPER/CPU/MW_O_reg/loop1[28].dff/q_reg_2
    SLICE_X13Y30         FDCE                                         r  WRAPPER/CPU/MW_O_reg/loop1[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.906     7.071    WRAPPER/CPU/MW_O_reg/loop1[28].dff/clk0
    SLICE_X13Y30         FDCE                                         r  WRAPPER/CPU/MW_O_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.588    
    SLICE_X13Y30         FDCE (Hold_fdce_C_D)         0.077     6.665    WRAPPER/CPU/MW_O_reg/loop1[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.665    
                         arrival time                           6.904    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 TIMER/countReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIMER/countReg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.407ns (70.027%)  route 0.174ns (29.973%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.671     1.591    TIMER/clock_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  TIMER/countReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.755 f  TIMER/countReg_reg[7]/Q
                         net (fo=31, routed)          0.174     1.928    TIMER/time_left[7]
    SLICE_X2Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.973 r  TIMER/countReg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.973    TIMER/countReg[4]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.082 r  TIMER/countReg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.083    TIMER/countReg_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.172 r  TIMER/countReg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.172    TIMER/countReg_reg[8]_i_1_n_6
    SLICE_X2Y50          FDCE                                         r  TIMER/countReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.878     2.043    TIMER/clock_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  TIMER/countReg_reg[9]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134     1.926    TIMER/countReg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/FD_IR_reg/loop1[29].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.380ns  (logic 0.212ns (55.745%)  route 0.168ns (44.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.635     6.555    WRAPPER/CPU/FD_IR_reg/loop1[31].dff/clk0
    SLICE_X14Y32         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDCE (Prop_fdce_C_Q)         0.167     6.722 r  WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=48, routed)          0.168     6.890    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_62
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.045     6.935 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__66/O
                         net (fo=1, routed)           0.000     6.935    WRAPPER/CPU/FD_IR_reg/loop1[29].dff/q_reg_65[0]
    SLICE_X16Y32         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.908     7.073    WRAPPER/CPU/FD_IR_reg/loop1[29].dff/clk0
    SLICE_X16Y32         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.590    
    SLICE_X16Y32         FDCE (Hold_fdce_C_D)         0.098     6.688    WRAPPER/CPU/FD_IR_reg/loop1[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.688    
                         arrival time                           6.935    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 TIMER/countReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIMER/countReg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.409ns (70.130%)  route 0.174ns (29.870%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.671     1.591    TIMER/clock_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  TIMER/countReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.755 f  TIMER/countReg_reg[7]/Q
                         net (fo=31, routed)          0.174     1.928    TIMER/time_left[7]
    SLICE_X2Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.973 r  TIMER/countReg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.973    TIMER/countReg[4]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.082 r  TIMER/countReg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.083    TIMER/countReg_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.174 r  TIMER/countReg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.174    TIMER/countReg_reg[8]_i_1_n_4
    SLICE_X2Y50          FDCE                                         r  TIMER/countReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.878     2.043    TIMER/clock_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  TIMER/countReg_reg[11]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134     1.926    TIMER/countReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_O_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_O_reg/loop1[31].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.146ns (42.103%)  route 0.201ns (57.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 6.554 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.634     6.554    WRAPPER/CPU/XM_O_reg/loop1[31].dff/clk0
    SLICE_X11Y31         FDCE                                         r  WRAPPER/CPU/XM_O_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.146     6.700 r  WRAPPER/CPU/XM_O_reg/loop1[31].dff/q_reg/Q
                         net (fo=4, routed)           0.201     6.901    WRAPPER/CPU/MW_O_reg/loop1[31].dff/q_reg_2
    SLICE_X12Y31         FDCE                                         r  WRAPPER/CPU/MW_O_reg/loop1[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.907     7.072    WRAPPER/CPU/MW_O_reg/loop1[31].dff/clk0
    SLICE_X12Y31         FDCE                                         r  WRAPPER/CPU/MW_O_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.589    
    SLICE_X12Y31         FDCE (Hold_fdce_C_D)         0.063     6.652    WRAPPER/CPU/MW_O_reg/loop1[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.652    
                         arrival time                           6.901    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 TIMER/countReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIMER/countReg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.411ns (70.232%)  route 0.174ns (29.768%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.671     1.591    TIMER/clock_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  TIMER/countReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.755 f  TIMER/countReg_reg[7]/Q
                         net (fo=31, routed)          0.174     1.928    TIMER/time_left[7]
    SLICE_X2Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.973 r  TIMER/countReg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.973    TIMER/countReg[4]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.082 r  TIMER/countReg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.083    TIMER/countReg_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.123 r  TIMER/countReg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.123    TIMER/countReg_reg[8]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.176 r  TIMER/countReg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.176    TIMER/countReg_reg[12]_i_1_n_7
    SLICE_X2Y51          FDCE                                         r  TIMER/countReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.878     2.043    TIMER/clock_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  TIMER/countReg_reg[12]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.134     1.926    TIMER/countReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_O_reg/loop1[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_O_reg/loop1[30].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.350ns  (logic 0.146ns (41.736%)  route 0.204ns (58.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 6.554 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.634     6.554    WRAPPER/CPU/XM_O_reg/loop1[30].dff/clk0
    SLICE_X9Y31          FDCE                                         r  WRAPPER/CPU/XM_O_reg/loop1[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.146     6.700 r  WRAPPER/CPU/XM_O_reg/loop1[30].dff/q_reg/Q
                         net (fo=4, routed)           0.204     6.904    WRAPPER/CPU/MW_O_reg/loop1[30].dff/q_reg_2
    SLICE_X9Y32          FDCE                                         r  WRAPPER/CPU/MW_O_reg/loop1[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.908     7.073    WRAPPER/CPU/MW_O_reg/loop1[30].dff/clk0
    SLICE_X9Y32          FDCE                                         r  WRAPPER/CPU/MW_O_reg/loop1[30].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.569    
    SLICE_X9Y32          FDCE (Hold_fdce_C_D)         0.079     6.648    WRAPPER/CPU/MW_O_reg/loop1[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.648    
                         arrival time                           6.904    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13    WRAPPER/InstMem/dataOut_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y58     TIMER/countReg_reg[41]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y58     TIMER/countReg_reg[42]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y58     TIMER/countReg_reg[43]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y59     TIMER/countReg_reg[44]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y59     TIMER/countReg_reg[45]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y59     TIMER/countReg_reg[46]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y59     TIMER/countReg_reg[47]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y60     TIMER/countReg_reg[48]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y31    WRAPPER/CPU/PC_reg/loop1[26].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y31    WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y31    WRAPPER/CPU/PC_reg/loop1[31].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y31     WRAPPER/CPU/MW_O_reg/loop1[16].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y31    WRAPPER/CPU/MW_O_reg/loop1[31].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y31    WRAPPER/CPU/XM_O_reg/loop1[12].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y31    WRAPPER/CPU/XM_O_reg/loop1[16].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y31    WRAPPER/CPU/XM_O_reg/loop1[17].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y31    WRAPPER/CPU/XM_O_reg/loop1[19].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y31    WRAPPER/CPU/XM_O_reg/loop1[20].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y30    WRAPPER/CPU/PC_reg/loop1[18].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y65     TIMER/one_second_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y65     TIMER/one_second_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y65     TIMER/one_second_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y65     TIMER/one_second_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y66     TIMER/one_second_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y29    WRAPPER/CPU/PC_reg/loop1[28].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y29    WRAPPER/CPU/PC_reg/loop1[29].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y29    WRAPPER/CPU/PC_reg/loop1[30].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y40     WRAPPER/RegisterFile/register3/loop1[7].dff/q_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.940ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/dff_need_to_increment_score/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.553ns  (logic 0.831ns (18.252%)  route 3.722ns (81.748%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 20.108 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.813    10.416    WRAPPER/CPU/PC_reg/loop1[9].dff/clk0
    SLICE_X11Y34         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDCE (Prop_fdce_C_Q)         0.459    10.875 f  WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg/Q
                         net (fo=9, routed)           1.554    12.429    WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg_0
    SLICE_X17Y30         LUT4 (Prop_lut4_I0_O)        0.124    12.553 r  WRAPPER/CPU/PC_reg/loop1[9].dff/q_i_6__12/O
                         net (fo=1, routed)           0.497    13.050    WRAPPER/CPU/PC_reg/loop1[9].dff/q_i_6__12_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I0_O)        0.124    13.174 r  WRAPPER/CPU/PC_reg/loop1[9].dff/q_i_3__24/O
                         net (fo=69, routed)          1.143    14.317    WRAPPER/CPU/PC_reg/loop1[9].dff/q_i_3__24_n_0
    SLICE_X15Y34         LUT3 (Prop_lut3_I0_O)        0.124    14.441 f  WRAPPER/CPU/PC_reg/loop1[9].dff/q_i_1__27/O
                         net (fo=1, routed)           0.528    14.969    WRAPPER/CPU/dff_need_to_increment_score/q_reg_0
    SLICE_X15Y34         FDCE                                         f  WRAPPER/CPU/dff_need_to_increment_score/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.686    20.108    WRAPPER/CPU/dff_need_to_increment_score/clk0
    SLICE_X15Y34         FDCE                                         r  WRAPPER/CPU/dff_need_to_increment_score/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.376    
                         clock uncertainty           -0.035    20.340    
    SLICE_X15Y34         FDCE (Recov_fdce_C_CLR)     -0.402    19.938    WRAPPER/CPU/dff_need_to_increment_score/q_reg
  -------------------------------------------------------------------
                         required time                         19.938    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                  4.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/PC_reg/loop1[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/dff_need_to_increment_score/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.895ns  (logic 0.236ns (26.361%)  route 0.659ns (73.639%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 7.075 - 5.000 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 6.552 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.632     6.552    WRAPPER/CPU/PC_reg/loop1[30].dff/clk0
    SLICE_X11Y29         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.146     6.698 f  WRAPPER/CPU/PC_reg/loop1[30].dff/q_reg/Q
                         net (fo=3, routed)           0.191     6.889    WRAPPER/CPU/PC_reg/loop1[26].dff/q_reg_13
    SLICE_X13Y30         LUT6 (Prop_lut6_I5_O)        0.045     6.934 r  WRAPPER/CPU/PC_reg/loop1[26].dff/q_i_4__38/O
                         net (fo=69, routed)          0.295     7.230    WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg_5
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.045     7.275 f  WRAPPER/CPU/PC_reg/loop1[9].dff/q_i_1__27/O
                         net (fo=1, routed)           0.173     7.447    WRAPPER/CPU/dff_need_to_increment_score/q_reg_0
    SLICE_X15Y34         FDCE                                         f  WRAPPER/CPU/dff_need_to_increment_score/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.910     7.075    WRAPPER/CPU/dff_need_to_increment_score/clk0
    SLICE_X15Y34         FDCE                                         r  WRAPPER/CPU/dff_need_to_increment_score/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.592    
    SLICE_X15Y34         FDCE (Remov_fdce_C_CLR)     -0.085     6.507    WRAPPER/CPU/dff_need_to_increment_score/q_reg
  -------------------------------------------------------------------
                         required time                         -6.507    
                         arrival time                           7.447    
  -------------------------------------------------------------------
                         slack                                  0.940    





