21	 d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd
21	 d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd
21	 d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd
21	 d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd
21	 d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd
21	 d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd
