{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530283359955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530283359964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 29 16:42:39 2018 " "Processing started: Fri Jun 29 16:42:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530283359964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283359964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UARTreceiver -c UARTreceiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off UARTreceiver -c UARTreceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283359964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530283360706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530283360706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor_controller-behavior " "Found design unit 1: motor_controller-behavior" {  } { { "motor_controller.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/motor_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374872 ""} { "Info" "ISGN_ENTITY_NAME" "1 motor_controller " "Found entity 1: motor_controller" {  } { { "motor_controller.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/motor_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283374872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver-behavior " "Found design unit 1: lcd_driver-behavior" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/lcd_driver.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374872 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/lcd_driver.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283374872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datatolcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datatolcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataToLcd-behavior " "Found design unit 1: dataToLcd-behavior" {  } { { "dataToLcd.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/dataToLcd.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374872 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataToLcd " "Found entity 1: dataToLcd" {  } { { "dataToLcd.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/dataToLcd.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283374872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytodecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarytodecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binaryToDecimal-behavior " "Found design unit 1: binaryToDecimal-behavior" {  } { { "binaryToDecimal.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/binaryToDecimal.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374888 ""} { "Info" "ISGN_ENTITY_NAME" "1 binaryToDecimal " "Found entity 1: binaryToDecimal" {  } { { "binaryToDecimal.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/binaryToDecimal.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283374888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTreceiver-behavior " "Found design unit 1: UARTreceiver-behavior" {  } { { "UARTreceiver.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreceiver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374888 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTreceiver " "Found entity 1: UARTreceiver" {  } { { "UARTreceiver.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreceiver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283374888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartreader.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uartreader.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UARTreader " "Found entity 1: UARTreader" {  } { { "UARTreader.bdf" "" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283374888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "headingbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file headingbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 headingBuffer-behavior " "Found design unit 1: headingBuffer-behavior" {  } { { "headingBuffer.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/headingBuffer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374903 ""} { "Info" "ISGN_ENTITY_NAME" "1 headingBuffer " "Found entity 1: headingBuffer" {  } { { "headingBuffer.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/headingBuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283374903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robotdrivetriangle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file robotdrivetriangle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RobotDriveTriangle-behavior " "Found design unit 1: RobotDriveTriangle-behavior" {  } { { "RobotDriveTriangle.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/RobotDriveTriangle.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374903 ""} { "Info" "ISGN_ENTITY_NAME" "1 RobotDriveTriangle " "Found entity 1: RobotDriveTriangle" {  } { { "RobotDriveTriangle.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/RobotDriveTriangle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283374903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283374903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UARTreader " "Elaborating entity \"UARTreader\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530283374997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:inst8 " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:inst8\"" {  } { { "UARTreader.bdf" "inst8" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { -216 968 1160 -40 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530283374997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataToLcd dataToLcd:inst5 " "Elaborating entity \"dataToLcd\" for hierarchy \"dataToLcd:inst5\"" {  } { { "UARTreader.bdf" "inst5" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { -184 632 872 -40 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530283375044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToDecimal dataToLcd:inst5\|binaryToDecimal:converter1 " "Elaborating entity \"binaryToDecimal\" for hierarchy \"dataToLcd:inst5\|binaryToDecimal:converter1\"" {  } { { "dataToLcd.vhd" "converter1" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/dataToLcd.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530283375075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "headingBuffer headingBuffer:inst3 " "Elaborating entity \"headingBuffer\" for hierarchy \"headingBuffer:inst3\"" {  } { { "UARTreader.bdf" "inst3" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { -168 256 488 -88 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530283375091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTreceiver UARTreceiver:inst " "Elaborating entity \"UARTreceiver\" for hierarchy \"UARTreceiver:inst\"" {  } { { "UARTreader.bdf" "inst" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { -32 232 400 48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530283375107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RobotDriveTriangle RobotDriveTriangle:inst4 " "Elaborating entity \"RobotDriveTriangle\" for hierarchy \"RobotDriveTriangle:inst4\"" {  } { { "UARTreader.bdf" "inst4" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { 64 560 800 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530283375122 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "targetHeadingOut RobotDriveTriangle.vhd(8) " "VHDL Signal Declaration warning at RobotDriveTriangle.vhd(8): used implicit default value for signal \"targetHeadingOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RobotDriveTriangle.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/RobotDriveTriangle.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530283375122 "|UARTreader|RobotDriveTriangle:inst4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "motorAspeed RobotDriveTriangle.vhd(9) " "VHDL Signal Declaration warning at RobotDriveTriangle.vhd(9): used implicit default value for signal \"motorAspeed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RobotDriveTriangle.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/RobotDriveTriangle.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530283375122 "|UARTreader|RobotDriveTriangle:inst4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "motorAdirection RobotDriveTriangle.vhd(10) " "VHDL Signal Declaration warning at RobotDriveTriangle.vhd(10): used implicit default value for signal \"motorAdirection\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RobotDriveTriangle.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/RobotDriveTriangle.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530283375122 "|UARTreader|RobotDriveTriangle:inst4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "motorBspeed RobotDriveTriangle.vhd(11) " "VHDL Signal Declaration warning at RobotDriveTriangle.vhd(11): used implicit default value for signal \"motorBspeed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RobotDriveTriangle.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/RobotDriveTriangle.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530283375122 "|UARTreader|RobotDriveTriangle:inst4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "motorBdirection RobotDriveTriangle.vhd(12) " "VHDL Signal Declaration warning at RobotDriveTriangle.vhd(12): used implicit default value for signal \"motorBdirection\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RobotDriveTriangle.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/RobotDriveTriangle.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530283375122 "|UARTreader|RobotDriveTriangle:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_controller motor_controller:inst6 " "Elaborating entity \"motor_controller\" for hierarchy \"motor_controller:inst6\"" {  } { { "UARTreader.bdf" "inst6" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { 24 936 1136 136 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530283375138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o424 " "Found entity 1: altsyncram_o424" {  } { { "db/altsyncram_o424.tdf" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/altsyncram_o424.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283376834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283376834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283377115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283377115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283377272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283377272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9gi " "Found entity 1: cntr_9gi" {  } { { "db/cntr_9gi.tdf" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/cntr_9gi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283377475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283377475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283377537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283377537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283377655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283377655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283377811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283377811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283377952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283377952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283378015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283378015 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530283378624 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1530283378765 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.06.29.16:43:05 Progress: Loading sld4675d887/alt_sld_fab_wrapper_hw.tcl " "2018.06.29.16:43:05 Progress: Loading sld4675d887/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283385017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283388652 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283388840 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283392070 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283392242 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283392399 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283392586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283392602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283392602 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1530283393336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4675d887/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4675d887/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4675d887/alt_sld_fab.v" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/ip/sld4675d887/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283393617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283393617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283393727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283393727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283393742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283393742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283393820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283393820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283393930 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283393930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283393930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530283394023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283394023 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_rw GND " "Pin \"LCD_rw\" is stuck at GND" {  } { { "UARTreader.bdf" "" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { -176 1184 1360 -160 "LCD_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530283396743 "|UARTreader|LCD_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "motorA1 GND " "Pin \"motorA1\" is stuck at GND" {  } { { "UARTreader.bdf" "" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { 48 1184 1360 64 "motorA1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530283396743 "|UARTreader|motorA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "motorA2 GND " "Pin \"motorA2\" is stuck at GND" {  } { { "UARTreader.bdf" "" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { 64 1184 1360 80 "motorA2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530283396743 "|UARTreader|motorA2"} { "Warning" "WMLS_MLS_STUCK_PIN" "motorB1 GND " "Pin \"motorB1\" is stuck at GND" {  } { { "UARTreader.bdf" "" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { 192 1184 1360 208 "motorB1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530283396743 "|UARTreader|motorB1"} { "Warning" "WMLS_MLS_STUCK_PIN" "motorB2 GND " "Pin \"motorB2\" is stuck at GND" {  } { { "UARTreader.bdf" "" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { 208 1184 1360 224 "motorB2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530283396743 "|UARTreader|motorB2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1530283396743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530283396852 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530283397915 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 53 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 53 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1530283399368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530283399400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530283399400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1345 " "Implemented 1345 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530283399665 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530283399665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1313 " "Implemented 1313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530283399665 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1530283399665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530283399665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530283399697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 29 16:43:19 2018 " "Processing ended: Fri Jun 29 16:43:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530283399697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530283399697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530283399697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530283399697 ""}
