{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632036531537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632036531537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 12:58:51 2021 " "Processing started: Sun Sep 19 12:58:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632036531537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036531537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Midsem -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Midsem -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036531537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632036532550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632036532550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566108 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036566108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036566111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-dut_instance " "Found design unit 1: DUT-dut_instance" {  } { { "DUT.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566115 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036566115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-beh " "Found design unit 1: div-beh" {  } { { "div.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/div.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566119 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/div.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036566119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file atm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atm-atm_instance " "Found design unit 1: atm-atm_instance" {  } { { "atm.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/atm.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566122 ""} { "Info" "ISGN_ENTITY_NAME" "1 atm " "Found entity 1: atm" {  } { { "atm.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/atm.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036566122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonzero.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file nonzero.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 non_zero-Struct " "Found design unit 1: non_zero-Struct" {  } { { "nonzero.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/nonzero.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566124 ""} { "Info" "ISGN_ENTITY_NAME" "1 non_zero " "Found entity 1: non_zero" {  } { { "nonzero.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/nonzero.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036566124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "same.vhd 2 1 " "Found 2 design units, including 1 entities, in source file same.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Same-Struct " "Found design unit 1: Same-Struct" {  } { { "same.vhd" "" { Text "D:/MyAllQuartusProject/MIDSEM/same.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Same " "Found entity 1: Same" {  } { { "same.vhd" "" { Text "D:/MyAllQuartusProject/MIDSEM/same.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632036566127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632036566127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632036566258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atm atm:atm_instance " "Elaborating entity \"atm\" for hierarchy \"atm:atm_instance\"" {  } { { "DUT.vhdl" "atm_instance" { Text "D:/MyAllQuartusProject/MIDSEM/DUT.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036566333 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "S 14 16 atm.vhdl(108) " "VHDL Incomplete Partial Association warning at atm.vhdl(108): port or argument \"S\" has 14/16 unassociated elements" {  } { { "atm.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/atm.vhdl" 108 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1632036566339 "|DUT|atm:atm_instance"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "S 15 16 atm.vhdl(111) " "VHDL Incomplete Partial Association warning at atm.vhdl(111): port or argument \"S\" has 15/16 unassociated elements" {  } { { "atm.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/atm.vhdl" 111 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1632036566340 "|DUT|atm:atm_instance"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "S 10 16 atm.vhdl(114) " "VHDL Incomplete Partial Association warning at atm.vhdl(114): port or argument \"S\" has 10/16 unassociated elements" {  } { { "atm.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/atm.vhdl" 114 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1632036566341 "|DUT|atm:atm_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div atm:atm_instance\|div:div_100 " "Elaborating entity \"div\" for hierarchy \"atm:atm_instance\|div:div_100\"" {  } { { "atm.vhdl" "div_100" { Text "D:/MyAllQuartusProject/MIDSEM/atm.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036566354 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "k div.vhdl(56) " "VHDL Variable Declaration warning at div.vhdl(56): used initial value expression for variable \"k\" because variable was never assigned a value" {  } { { "div.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/div.vhdl" 56 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632036566355 "|DUT|atm:atm_instance|div:div_100"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "W div.vhdl(36) " "VHDL Variable Declaration warning at div.vhdl(36): used initial value expression for variable \"W\" because variable was never assigned a value" {  } { { "div.vhdl" "" { Text "D:/MyAllQuartusProject/MIDSEM/div.vhdl" 36 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632036566356 "|DUT|atm:atm_instance|div:div_100"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "non_zero atm:atm_instance\|non_zero:Nzero_1 " "Elaborating entity \"non_zero\" for hierarchy \"atm:atm_instance\|non_zero:Nzero_1\"" {  } { { "atm.vhdl" "Nzero_1" { Text "D:/MyAllQuartusProject/MIDSEM/atm.vhdl" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036566391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 atm:atm_instance\|non_zero:Nzero_1\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"atm:atm_instance\|non_zero:Nzero_1\|OR_2:o1\"" {  } { { "nonzero.vhdl" "o1" { Text "D:/MyAllQuartusProject/MIDSEM/nonzero.vhdl" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036566405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER atm:atm_instance\|INVERTER:not_Nzero_50 " "Elaborating entity \"INVERTER\" for hierarchy \"atm:atm_instance\|INVERTER:not_Nzero_50\"" {  } { { "atm.vhdl" "not_Nzero_50" { Text "D:/MyAllQuartusProject/MIDSEM/atm.vhdl" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036566420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 atm:atm_instance\|AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"atm:atm_instance\|AND_2:a1\"" {  } { { "atm.vhdl" "a1" { Text "D:/MyAllQuartusProject/MIDSEM/atm.vhdl" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036566429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Same atm:atm_instance\|Same:same0 " "Elaborating entity \"Same\" for hierarchy \"atm:atm_instance\|Same:same0\"" {  } { { "atm.vhdl" "same0" { Text "D:/MyAllQuartusProject/MIDSEM/atm.vhdl" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632036566442 ""}
