
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b58  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000324  08008d38  08008d38  00009d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800905c  0800905c  0000b05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800905c  0800905c  0000a05c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009064  08009064  0000b05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009064  08009064  0000a064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009068  08009068  0000a068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800906c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e8  2000005c  080090c8  0000b05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000844  080090c8  0000b844  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b18e  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b36  00000000  00000000  0002621a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001630  00000000  00000000  00029d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001122  00000000  00000000  0002b380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029778  00000000  00000000  0002c4a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c417  00000000  00000000  00055c1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001130c5  00000000  00000000  00072031  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001850f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000630c  00000000  00000000  0018513c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a1  00000000  00000000  0018b448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008d20 	.word	0x08008d20

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08008d20 	.word	0x08008d20

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b08c      	sub	sp, #48	@ 0x30
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000612:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	605a      	str	r2, [r3, #4]
 800061c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	2220      	movs	r2, #32
 8000622:	2100      	movs	r1, #0
 8000624:	4618      	mov	r0, r3
 8000626:	f007 fefd 	bl	8008424 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800062a:	4b32      	ldr	r3, [pc, #200]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800062c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000630:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000632:	4b30      	ldr	r3, [pc, #192]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000634:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000638:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800063a:	4b2e      	ldr	r3, [pc, #184]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800063c:	2200      	movs	r2, #0
 800063e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000640:	4b2c      	ldr	r3, [pc, #176]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000642:	2200      	movs	r2, #0
 8000644:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000646:	4b2b      	ldr	r3, [pc, #172]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000648:	2200      	movs	r2, #0
 800064a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800064c:	4b29      	ldr	r3, [pc, #164]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800064e:	2200      	movs	r2, #0
 8000650:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000652:	4b28      	ldr	r3, [pc, #160]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000654:	2204      	movs	r2, #4
 8000656:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000658:	4b26      	ldr	r3, [pc, #152]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800065a:	2200      	movs	r2, #0
 800065c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800065e:	4b25      	ldr	r3, [pc, #148]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000660:	2200      	movs	r2, #0
 8000662:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000664:	4b23      	ldr	r3, [pc, #140]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000666:	2201      	movs	r2, #1
 8000668:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800066a:	4b22      	ldr	r3, [pc, #136]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800066c:	2200      	movs	r2, #0
 800066e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000672:	4b20      	ldr	r3, [pc, #128]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000674:	2200      	movs	r2, #0
 8000676:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000678:	4b1e      	ldr	r3, [pc, #120]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800067a:	2200      	movs	r2, #0
 800067c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800067e:	4b1d      	ldr	r3, [pc, #116]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000680:	2200      	movs	r2, #0
 8000682:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000686:	4b1b      	ldr	r3, [pc, #108]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000688:	2200      	movs	r2, #0
 800068a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800068c:	4b19      	ldr	r3, [pc, #100]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800068e:	2200      	movs	r2, #0
 8000690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000694:	4817      	ldr	r0, [pc, #92]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000696:	f001 fd6b 	bl	8002170 <HAL_ADC_Init>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80006a0:	f000 fb02 	bl	8000ca8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80006a4:	2300      	movs	r3, #0
 80006a6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ac:	4619      	mov	r1, r3
 80006ae:	4811      	ldr	r0, [pc, #68]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 80006b0:	f002 fb80 	bl	8002db4 <HAL_ADCEx_MultiModeConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80006ba:	f000 faf5 	bl	8000ca8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80006be:	4b0e      	ldr	r3, [pc, #56]	@ (80006f8 <MX_ADC1_Init+0xec>)
 80006c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006c2:	2306      	movs	r3, #6
 80006c4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006c6:	2300      	movs	r3, #0
 80006c8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006ca:	237f      	movs	r3, #127	@ 0x7f
 80006cc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006ce:	2304      	movs	r3, #4
 80006d0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d6:	1d3b      	adds	r3, r7, #4
 80006d8:	4619      	mov	r1, r3
 80006da:	4806      	ldr	r0, [pc, #24]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 80006dc:	f001 ff04 	bl	80024e8 <HAL_ADC_ConfigChannel>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006e6:	f000 fadf 	bl	8000ca8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ea:	bf00      	nop
 80006ec:	3730      	adds	r7, #48	@ 0x30
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	20000078 	.word	0x20000078
 80006f8:	21800100 	.word	0x21800100

080006fc <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b088      	sub	sp, #32
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000702:	463b      	mov	r3, r7
 8000704:	2220      	movs	r2, #32
 8000706:	2100      	movs	r1, #0
 8000708:	4618      	mov	r0, r3
 800070a:	f007 fe8b 	bl	8008424 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800070e:	4b2b      	ldr	r3, [pc, #172]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000710:	4a2b      	ldr	r2, [pc, #172]	@ (80007c0 <MX_ADC2_Init+0xc4>)
 8000712:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000714:	4b29      	ldr	r3, [pc, #164]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000716:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800071a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800071c:	4b27      	ldr	r3, [pc, #156]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800071e:	2200      	movs	r2, #0
 8000720:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000722:	4b26      	ldr	r3, [pc, #152]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000724:	2200      	movs	r2, #0
 8000726:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000728:	4b24      	ldr	r3, [pc, #144]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800072a:	2200      	movs	r2, #0
 800072c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800072e:	4b23      	ldr	r3, [pc, #140]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000730:	2200      	movs	r2, #0
 8000732:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000734:	4b21      	ldr	r3, [pc, #132]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000736:	2204      	movs	r2, #4
 8000738:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800073a:	4b20      	ldr	r3, [pc, #128]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800073c:	2200      	movs	r2, #0
 800073e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000740:	4b1e      	ldr	r3, [pc, #120]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000742:	2200      	movs	r2, #0
 8000744:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000746:	4b1d      	ldr	r3, [pc, #116]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000748:	2201      	movs	r2, #1
 800074a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800074c:	4b1b      	ldr	r3, [pc, #108]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800074e:	2200      	movs	r2, #0
 8000750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000754:	4b19      	ldr	r3, [pc, #100]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000756:	2200      	movs	r2, #0
 8000758:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800075a:	4b18      	ldr	r3, [pc, #96]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800075c:	2200      	movs	r2, #0
 800075e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000760:	4b16      	ldr	r3, [pc, #88]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000762:	2200      	movs	r2, #0
 8000764:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800076a:	2200      	movs	r2, #0
 800076c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800076e:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000770:	2200      	movs	r2, #0
 8000772:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000776:	4811      	ldr	r0, [pc, #68]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000778:	f001 fcfa 	bl	8002170 <HAL_ADC_Init>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000782:	f000 fa91 	bl	8000ca8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000786:	4b0f      	ldr	r3, [pc, #60]	@ (80007c4 <MX_ADC2_Init+0xc8>)
 8000788:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800078a:	2306      	movs	r3, #6
 800078c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800078e:	2300      	movs	r3, #0
 8000790:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000792:	237f      	movs	r3, #127	@ 0x7f
 8000794:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000796:	2304      	movs	r3, #4
 8000798:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800079e:	463b      	mov	r3, r7
 80007a0:	4619      	mov	r1, r3
 80007a2:	4806      	ldr	r0, [pc, #24]	@ (80007bc <MX_ADC2_Init+0xc0>)
 80007a4:	f001 fea0 	bl	80024e8 <HAL_ADC_ConfigChannel>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80007ae:	f000 fa7b 	bl	8000ca8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	3720      	adds	r7, #32
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	200000e4 	.word	0x200000e4
 80007c0:	50000100 	.word	0x50000100
 80007c4:	19200040 	.word	0x19200040

080007c8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b0a4      	sub	sp, #144	@ 0x90
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	605a      	str	r2, [r3, #4]
 80007da:	609a      	str	r2, [r3, #8]
 80007dc:	60da      	str	r2, [r3, #12]
 80007de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007e4:	2254      	movs	r2, #84	@ 0x54
 80007e6:	2100      	movs	r1, #0
 80007e8:	4618      	mov	r0, r3
 80007ea:	f007 fe1b 	bl	8008424 <memset>
  if(adcHandle->Instance==ADC1)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80007f6:	d174      	bne.n	80008e2 <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80007f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80007fe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000802:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000804:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000808:	4618      	mov	r0, r3
 800080a:	f003 fd67 	bl	80042dc <HAL_RCCEx_PeriphCLKConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000814:	f000 fa48 	bl	8000ca8 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000818:	4b63      	ldr	r3, [pc, #396]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	3301      	adds	r3, #1
 800081e:	4a62      	ldr	r2, [pc, #392]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000820:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000822:	4b61      	ldr	r3, [pc, #388]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	2b01      	cmp	r3, #1
 8000828:	d10b      	bne.n	8000842 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800082a:	4b60      	ldr	r3, [pc, #384]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a5f      	ldr	r2, [pc, #380]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000830:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b5d      	ldr	r3, [pc, #372]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800083e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	4b5a      	ldr	r3, [pc, #360]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000846:	4a59      	ldr	r2, [pc, #356]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000848:	f043 0304 	orr.w	r3, r3, #4
 800084c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800084e:	4b57      	ldr	r3, [pc, #348]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000852:	f003 0304 	and.w	r3, r3, #4
 8000856:	623b      	str	r3, [r7, #32]
 8000858:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	4b54      	ldr	r3, [pc, #336]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085e:	4a53      	ldr	r2, [pc, #332]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000866:	4b51      	ldr	r3, [pc, #324]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	61fb      	str	r3, [r7, #28]
 8000870:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4b4e      	ldr	r3, [pc, #312]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000876:	4a4d      	ldr	r2, [pc, #308]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800087e:	4b4b      	ldr	r3, [pc, #300]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	61bb      	str	r3, [r7, #24]
 8000888:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800088a:	2304      	movs	r3, #4
 800088c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800088e:	2303      	movs	r3, #3
 8000890:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 800089a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800089e:	4619      	mov	r1, r3
 80008a0:	4843      	ldr	r0, [pc, #268]	@ (80009b0 <HAL_ADC_MspInit+0x1e8>)
 80008a2:	f002 fd2f 	bl	8003304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 80008a6:	2302      	movs	r3, #2
 80008a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008aa:	2303      	movs	r3, #3
 80008ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 80008b6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008ba:	4619      	mov	r1, r3
 80008bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008c0:	f002 fd20 	bl	8003304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008c4:	2303      	movs	r3, #3
 80008c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008c8:	2303      	movs	r3, #3
 80008ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008d8:	4619      	mov	r1, r3
 80008da:	4836      	ldr	r0, [pc, #216]	@ (80009b4 <HAL_ADC_MspInit+0x1ec>)
 80008dc:	f002 fd12 	bl	8003304 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80008e0:	e05e      	b.n	80009a0 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4a34      	ldr	r2, [pc, #208]	@ (80009b8 <HAL_ADC_MspInit+0x1f0>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d159      	bne.n	80009a0 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80008ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80008f2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80008f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008fc:	4618      	mov	r0, r3
 80008fe:	f003 fced 	bl	80042dc <HAL_RCCEx_PeriphCLKConfig>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <HAL_ADC_MspInit+0x144>
      Error_Handler();
 8000908:	f000 f9ce 	bl	8000ca8 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800090c:	4b26      	ldr	r3, [pc, #152]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	3301      	adds	r3, #1
 8000912:	4a25      	ldr	r2, [pc, #148]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000914:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000916:	4b24      	ldr	r3, [pc, #144]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d10b      	bne.n	8000936 <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800091e:	4b23      	ldr	r3, [pc, #140]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000922:	4a22      	ldr	r2, [pc, #136]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000924:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092a:	4b20      	ldr	r3, [pc, #128]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000932:	617b      	str	r3, [r7, #20]
 8000934:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000936:	4b1d      	ldr	r3, [pc, #116]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093a:	4a1c      	ldr	r2, [pc, #112]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800093c:	f043 0304 	orr.w	r3, r3, #4
 8000940:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000942:	4b1a      	ldr	r3, [pc, #104]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	f003 0304 	and.w	r3, r3, #4
 800094a:	613b      	str	r3, [r7, #16]
 800094c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094e:	4b17      	ldr	r3, [pc, #92]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000952:	4a16      	ldr	r2, [pc, #88]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000954:	f043 0301 	orr.w	r3, r3, #1
 8000958:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800095a:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095e:	f003 0301 	and.w	r3, r3, #1
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 8000966:	230b      	movs	r3, #11
 8000968:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800096a:	2303      	movs	r3, #3
 800096c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000970:	2300      	movs	r3, #0
 8000972:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000976:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800097a:	4619      	mov	r1, r3
 800097c:	480c      	ldr	r0, [pc, #48]	@ (80009b0 <HAL_ADC_MspInit+0x1e8>)
 800097e:	f002 fcc1 	bl	8003304 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8000982:	2301      	movs	r3, #1
 8000984:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000986:	2303      	movs	r3, #3
 8000988:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8000992:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000996:	4619      	mov	r1, r3
 8000998:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800099c:	f002 fcb2 	bl	8003304 <HAL_GPIO_Init>
}
 80009a0:	bf00      	nop
 80009a2:	3790      	adds	r7, #144	@ 0x90
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	20000150 	.word	0x20000150
 80009ac:	40021000 	.word	0x40021000
 80009b0:	48000800 	.word	0x48000800
 80009b4:	48000400 	.word	0x48000400
 80009b8:	50000100 	.word	0x50000100

080009bc <init_device>:

#include "user_interface/shell.h"

static char shell_uart2_received_char;

void init_device(void){
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
// Initialisation user interface
	// SHELL
	hshell1.drv.transmit = shell_uart2_transmit;
 80009c0:	4b0a      	ldr	r3, [pc, #40]	@ (80009ec <init_device+0x30>)
 80009c2:	4a0b      	ldr	r2, [pc, #44]	@ (80009f0 <init_device+0x34>)
 80009c4:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 80009c8:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <init_device+0x30>)
 80009ca:	4a0a      	ldr	r2, [pc, #40]	@ (80009f4 <init_device+0x38>)
 80009cc:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 80009d0:	4806      	ldr	r0, [pc, #24]	@ (80009ec <init_device+0x30>)
 80009d2:	f001 f823 	bl	8001a1c <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 80009d6:	2201      	movs	r2, #1
 80009d8:	4907      	ldr	r1, [pc, #28]	@ (80009f8 <init_device+0x3c>)
 80009da:	4808      	ldr	r0, [pc, #32]	@ (80009fc <init_device+0x40>)
 80009dc:	f005 fbf8 	bl	80061d0 <HAL_UART_Receive_IT>

	// LED
	led_init();
 80009e0:	f000 fe6c 	bl	80016bc <led_init>
	// BUTTON
//	button_init();
//
// Initialisation motor control
	// MOTOR
	motor_init();
 80009e4:	f000 fda4 	bl	8001530 <motor_init>
// Initialisation data acquistion
	// ANALOG INPUT
//	input_analog_init();
	// ENCODER INPUT
//	input_encoder_init();
}
 80009e8:	bf00      	nop
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	20000368 	.word	0x20000368
 80009f0:	08000a01 	.word	0x08000a01
 80009f4:	08000a2d 	.word	0x08000a2d
 80009f8:	20000154 	.word	0x20000154
 80009fc:	20000240 	.word	0x20000240

08000a00 <shell_uart2_transmit>:

uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
 8000a08:	460b      	mov	r3, r1
 8000a0a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 8000a0c:	887a      	ldrh	r2, [r7, #2]
 8000a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a12:	6879      	ldr	r1, [r7, #4]
 8000a14:	4804      	ldr	r0, [pc, #16]	@ (8000a28 <shell_uart2_transmit+0x28>)
 8000a16:	f005 fb4c 	bl	80060b2 <HAL_UART_Transmit>
	return size;
 8000a1a:	887b      	ldrh	r3, [r7, #2]
 8000a1c:	b2db      	uxtb	r3, r3
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3708      	adds	r7, #8
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000240 	.word	0x20000240

08000a2c <shell_uart2_receive>:

uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	460b      	mov	r3, r1
 8000a36:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 8000a38:	4b05      	ldr	r3, [pc, #20]	@ (8000a50 <shell_uart2_receive+0x24>)
 8000a3a:	781a      	ldrb	r2, [r3, #0]
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	701a      	strb	r2, [r3, #0]
	return 1;
 8000a40:	2301      	movs	r3, #1
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	20000154 	.word	0x20000154

08000a54 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a07      	ldr	r2, [pc, #28]	@ (8000a80 <HAL_UART_RxCpltCallback+0x2c>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d107      	bne.n	8000a76 <HAL_UART_RxCpltCallback+0x22>
		//		HAL_UART_Transmit(&huart2, (uint8_t *)&shell_uart2_received_char, 1, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8000a66:	2201      	movs	r2, #1
 8000a68:	4906      	ldr	r1, [pc, #24]	@ (8000a84 <HAL_UART_RxCpltCallback+0x30>)
 8000a6a:	4807      	ldr	r0, [pc, #28]	@ (8000a88 <HAL_UART_RxCpltCallback+0x34>)
 8000a6c:	f005 fbb0 	bl	80061d0 <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 8000a70:	4806      	ldr	r0, [pc, #24]	@ (8000a8c <HAL_UART_RxCpltCallback+0x38>)
 8000a72:	f001 f8c3 	bl	8001bfc <shell_run>
	}
}
 8000a76:	bf00      	nop
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40004400 	.word	0x40004400
 8000a84:	20000154 	.word	0x20000154
 8000a88:	20000240 	.word	0x20000240
 8000a8c:	20000368 	.word	0x20000368

08000a90 <loop>:

void loop(){
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0

}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
	...

08000aa0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b08a      	sub	sp, #40	@ 0x28
 8000aa4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa6:	f107 0314 	add.w	r3, r7, #20
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
 8000ab4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab6:	4b3f      	ldr	r3, [pc, #252]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aba:	4a3e      	ldr	r2, [pc, #248]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000abc:	f043 0304 	orr.w	r3, r3, #4
 8000ac0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ac2:	4b3c      	ldr	r3, [pc, #240]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac6:	f003 0304 	and.w	r3, r3, #4
 8000aca:	613b      	str	r3, [r7, #16]
 8000acc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ace:	4b39      	ldr	r3, [pc, #228]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad2:	4a38      	ldr	r2, [pc, #224]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000ad4:	f043 0320 	orr.w	r3, r3, #32
 8000ad8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ada:	4b36      	ldr	r3, [pc, #216]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ade:	f003 0320 	and.w	r3, r3, #32
 8000ae2:	60fb      	str	r3, [r7, #12]
 8000ae4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae6:	4b33      	ldr	r3, [pc, #204]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aea:	4a32      	ldr	r2, [pc, #200]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000aec:	f043 0301 	orr.w	r3, r3, #1
 8000af0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000af2:	4b30      	ldr	r3, [pc, #192]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af6:	f003 0301 	and.w	r3, r3, #1
 8000afa:	60bb      	str	r3, [r7, #8]
 8000afc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000afe:	4b2d      	ldr	r3, [pc, #180]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b02:	4a2c      	ldr	r2, [pc, #176]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000b04:	f043 0302 	orr.w	r3, r3, #2
 8000b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0e:	f003 0302 	and.w	r3, r3, #2
 8000b12:	607b      	str	r3, [r7, #4]
 8000b14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b16:	4b27      	ldr	r3, [pc, #156]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1a:	4a26      	ldr	r2, [pc, #152]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000b1c:	f043 0308 	orr.w	r3, r3, #8
 8000b20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b22:	4b24      	ldr	r3, [pc, #144]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b26:	f003 0308 	and.w	r3, r3, #8
 8000b2a:	603b      	str	r3, [r7, #0]
 8000b2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2120      	movs	r1, #32
 8000b32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b36:	f002 fd67 	bl	8003608 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2104      	movs	r1, #4
 8000b3e:	481e      	ldr	r0, [pc, #120]	@ (8000bb8 <MX_GPIO_Init+0x118>)
 8000b40:	f002 fd62 	bl	8003608 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000b44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b4a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4818      	ldr	r0, [pc, #96]	@ (8000bbc <MX_GPIO_Init+0x11c>)
 8000b5c:	f002 fbd2 	bl	8003304 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000b60:	2320      	movs	r3, #32
 8000b62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b64:	2301      	movs	r3, #1
 8000b66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	4619      	mov	r1, r3
 8000b76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b7a:	f002 fbc3 	bl	8003304 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8000b7e:	2304      	movs	r3, #4
 8000b80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b82:	2301      	movs	r3, #1
 8000b84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8000b8e:	f107 0314 	add.w	r3, r7, #20
 8000b92:	4619      	mov	r1, r3
 8000b94:	4808      	ldr	r0, [pc, #32]	@ (8000bb8 <MX_GPIO_Init+0x118>)
 8000b96:	f002 fbb5 	bl	8003304 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	2028      	movs	r0, #40	@ 0x28
 8000ba0:	f002 fac8 	bl	8003134 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ba4:	2028      	movs	r0, #40	@ 0x28
 8000ba6:	f002 fadf 	bl	8003168 <HAL_NVIC_EnableIRQ>

}
 8000baa:	bf00      	nop
 8000bac:	3728      	adds	r7, #40	@ 0x28
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40021000 	.word	0x40021000
 8000bb8:	48000c00 	.word	0x48000c00
 8000bbc:	48000800 	.word	0x48000800

08000bc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bc4:	f001 f8c7 	bl	8001d56 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bc8:	f000 f813 	bl	8000bf2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bcc:	f7ff ff68 	bl	8000aa0 <MX_GPIO_Init>
  MX_ADC2_Init();
 8000bd0:	f7ff fd94 	bl	80006fc <MX_ADC2_Init>
  MX_ADC1_Init();
 8000bd4:	f7ff fd1a 	bl	800060c <MX_ADC1_Init>
  MX_TIM1_Init();
 8000bd8:	f000 f990 	bl	8000efc <MX_TIM1_Init>
  MX_TIM3_Init();
 8000bdc:	f000 fa3a 	bl	8001054 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000be0:	f000 fb6e 	bl	80012c0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000be4:	f000 fbb8 	bl	8001358 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  init_device();
 8000be8:	f7ff fee8 	bl	80009bc <init_device>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		loop();
 8000bec:	f7ff ff50 	bl	8000a90 <loop>
 8000bf0:	e7fc      	b.n	8000bec <main+0x2c>

08000bf2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b094      	sub	sp, #80	@ 0x50
 8000bf6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bf8:	f107 0318 	add.w	r3, r7, #24
 8000bfc:	2238      	movs	r2, #56	@ 0x38
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4618      	mov	r0, r3
 8000c02:	f007 fc0f 	bl	8008424 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	2200      	movs	r2, #0
 8000c0a:	601a      	str	r2, [r3, #0]
 8000c0c:	605a      	str	r2, [r3, #4]
 8000c0e:	609a      	str	r2, [r3, #8]
 8000c10:	60da      	str	r2, [r3, #12]
 8000c12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c14:	2000      	movs	r0, #0
 8000c16:	f002 fd4d 	bl	80036b4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c1e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c22:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c24:	2302      	movs	r3, #2
 8000c26:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000c2c:	2306      	movs	r3, #6
 8000c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000c30:	2355      	movs	r3, #85	@ 0x55
 8000c32:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c34:	2302      	movs	r3, #2
 8000c36:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c40:	f107 0318 	add.w	r3, r7, #24
 8000c44:	4618      	mov	r0, r3
 8000c46:	f002 fde9 	bl	800381c <HAL_RCC_OscConfig>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000c50:	f000 f82a 	bl	8000ca8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c54:	230f      	movs	r3, #15
 8000c56:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c58:	2303      	movs	r3, #3
 8000c5a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c60:	2300      	movs	r3, #0
 8000c62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c68:	1d3b      	adds	r3, r7, #4
 8000c6a:	2104      	movs	r1, #4
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f003 f8e7 	bl	8003e40 <HAL_RCC_ClockConfig>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000c78:	f000 f816 	bl	8000ca8 <Error_Handler>
  }
}
 8000c7c:	bf00      	nop
 8000c7e:	3750      	adds	r7, #80	@ 0x50
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a04      	ldr	r2, [pc, #16]	@ (8000ca4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d101      	bne.n	8000c9a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000c96:	f001 f877 	bl	8001d88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c9a:	bf00      	nop
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40001000 	.word	0x40001000

08000ca8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cac:	b672      	cpsid	i
}
 8000cae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000cb0:	bf00      	nop
 8000cb2:	e7fd      	b.n	8000cb0 <Error_Handler+0x8>

08000cb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cba:	4b0f      	ldr	r3, [pc, #60]	@ (8000cf8 <HAL_MspInit+0x44>)
 8000cbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cbe:	4a0e      	ldr	r2, [pc, #56]	@ (8000cf8 <HAL_MspInit+0x44>)
 8000cc0:	f043 0301 	orr.w	r3, r3, #1
 8000cc4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf8 <HAL_MspInit+0x44>)
 8000cc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	607b      	str	r3, [r7, #4]
 8000cd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cd2:	4b09      	ldr	r3, [pc, #36]	@ (8000cf8 <HAL_MspInit+0x44>)
 8000cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cd6:	4a08      	ldr	r2, [pc, #32]	@ (8000cf8 <HAL_MspInit+0x44>)
 8000cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cde:	4b06      	ldr	r3, [pc, #24]	@ (8000cf8 <HAL_MspInit+0x44>)
 8000ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ce6:	603b      	str	r3, [r7, #0]
 8000ce8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000cea:	f002 fd87 	bl	80037fc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cee:	bf00      	nop
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40021000 	.word	0x40021000

08000cfc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b08c      	sub	sp, #48	@ 0x30
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d0c:	4b2c      	ldr	r3, [pc, #176]	@ (8000dc0 <HAL_InitTick+0xc4>)
 8000d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d10:	4a2b      	ldr	r2, [pc, #172]	@ (8000dc0 <HAL_InitTick+0xc4>)
 8000d12:	f043 0310 	orr.w	r3, r3, #16
 8000d16:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d18:	4b29      	ldr	r3, [pc, #164]	@ (8000dc0 <HAL_InitTick+0xc4>)
 8000d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d1c:	f003 0310 	and.w	r3, r3, #16
 8000d20:	60bb      	str	r3, [r7, #8]
 8000d22:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d24:	f107 020c 	add.w	r2, r7, #12
 8000d28:	f107 0310 	add.w	r3, r7, #16
 8000d2c:	4611      	mov	r1, r2
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f003 fa5c 	bl	80041ec <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d34:	f003 fa2e 	bl	8004194 <HAL_RCC_GetPCLK1Freq>
 8000d38:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d3c:	4a21      	ldr	r2, [pc, #132]	@ (8000dc4 <HAL_InitTick+0xc8>)
 8000d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d42:	0c9b      	lsrs	r3, r3, #18
 8000d44:	3b01      	subs	r3, #1
 8000d46:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d48:	4b1f      	ldr	r3, [pc, #124]	@ (8000dc8 <HAL_InitTick+0xcc>)
 8000d4a:	4a20      	ldr	r2, [pc, #128]	@ (8000dcc <HAL_InitTick+0xd0>)
 8000d4c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000dc8 <HAL_InitTick+0xcc>)
 8000d50:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d54:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d56:	4a1c      	ldr	r2, [pc, #112]	@ (8000dc8 <HAL_InitTick+0xcc>)
 8000d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d5a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000dc8 <HAL_InitTick+0xcc>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d62:	4b19      	ldr	r3, [pc, #100]	@ (8000dc8 <HAL_InitTick+0xcc>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000d68:	4817      	ldr	r0, [pc, #92]	@ (8000dc8 <HAL_InitTick+0xcc>)
 8000d6a:	f003 fd05 	bl	8004778 <HAL_TIM_Base_Init>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000d74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d11b      	bne.n	8000db4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d7c:	4812      	ldr	r0, [pc, #72]	@ (8000dc8 <HAL_InitTick+0xcc>)
 8000d7e:	f003 fd5d 	bl	800483c <HAL_TIM_Base_Start_IT>
 8000d82:	4603      	mov	r3, r0
 8000d84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000d88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d111      	bne.n	8000db4 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d90:	2036      	movs	r0, #54	@ 0x36
 8000d92:	f002 f9e9 	bl	8003168 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2b0f      	cmp	r3, #15
 8000d9a:	d808      	bhi.n	8000dae <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	6879      	ldr	r1, [r7, #4]
 8000da0:	2036      	movs	r0, #54	@ 0x36
 8000da2:	f002 f9c7 	bl	8003134 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000da6:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd0 <HAL_InitTick+0xd4>)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	6013      	str	r3, [r2, #0]
 8000dac:	e002      	b.n	8000db4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000dae:	2301      	movs	r3, #1
 8000db0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000db4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	3730      	adds	r7, #48	@ 0x30
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40021000 	.word	0x40021000
 8000dc4:	431bde83 	.word	0x431bde83
 8000dc8:	20000158 	.word	0x20000158
 8000dcc:	40001000 	.word	0x40001000
 8000dd0:	20000004 	.word	0x20000004

08000dd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dd8:	bf00      	nop
 8000dda:	e7fd      	b.n	8000dd8 <NMI_Handler+0x4>

08000ddc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000de0:	bf00      	nop
 8000de2:	e7fd      	b.n	8000de0 <HardFault_Handler+0x4>

08000de4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000de8:	bf00      	nop
 8000dea:	e7fd      	b.n	8000de8 <MemManage_Handler+0x4>

08000dec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000df0:	bf00      	nop
 8000df2:	e7fd      	b.n	8000df0 <BusFault_Handler+0x4>

08000df4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000df8:	bf00      	nop
 8000dfa:	e7fd      	b.n	8000df8 <UsageFault_Handler+0x4>

08000dfc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr

08000e0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr

08000e18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e1c:	bf00      	nop
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr

08000e26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e26:	b480      	push	{r7}
 8000e28:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e2a:	bf00      	nop
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr

08000e34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e38:	4802      	ldr	r0, [pc, #8]	@ (8000e44 <USART2_IRQHandler+0x10>)
 8000e3a:	f005 fa15 	bl	8006268 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000240 	.word	0x20000240

08000e48 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8000e4c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000e50:	f002 fc0c 	bl	800366c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e54:	bf00      	nop
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e5c:	4802      	ldr	r0, [pc, #8]	@ (8000e68 <TIM6_DAC_IRQHandler+0x10>)
 8000e5e:	f003 fecf 	bl	8004c00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	20000158 	.word	0x20000158

08000e6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e74:	4a14      	ldr	r2, [pc, #80]	@ (8000ec8 <_sbrk+0x5c>)
 8000e76:	4b15      	ldr	r3, [pc, #84]	@ (8000ecc <_sbrk+0x60>)
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e80:	4b13      	ldr	r3, [pc, #76]	@ (8000ed0 <_sbrk+0x64>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d102      	bne.n	8000e8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e88:	4b11      	ldr	r3, [pc, #68]	@ (8000ed0 <_sbrk+0x64>)
 8000e8a:	4a12      	ldr	r2, [pc, #72]	@ (8000ed4 <_sbrk+0x68>)
 8000e8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e8e:	4b10      	ldr	r3, [pc, #64]	@ (8000ed0 <_sbrk+0x64>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4413      	add	r3, r2
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d207      	bcs.n	8000eac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e9c:	f007 faca 	bl	8008434 <__errno>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	220c      	movs	r2, #12
 8000ea4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eaa:	e009      	b.n	8000ec0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000eac:	4b08      	ldr	r3, [pc, #32]	@ (8000ed0 <_sbrk+0x64>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eb2:	4b07      	ldr	r3, [pc, #28]	@ (8000ed0 <_sbrk+0x64>)
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4413      	add	r3, r2
 8000eba:	4a05      	ldr	r2, [pc, #20]	@ (8000ed0 <_sbrk+0x64>)
 8000ebc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ebe:	68fb      	ldr	r3, [r7, #12]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3718      	adds	r7, #24
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20020000 	.word	0x20020000
 8000ecc:	00000400 	.word	0x00000400
 8000ed0:	200001a4 	.word	0x200001a4
 8000ed4:	20000848 	.word	0x20000848

08000ed8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000edc:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <SystemInit+0x20>)
 8000ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ee2:	4a05      	ldr	r2, [pc, #20]	@ (8000ef8 <SystemInit+0x20>)
 8000ee4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ee8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	e000ed00 	.word	0xe000ed00

08000efc <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b098      	sub	sp, #96	@ 0x60
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f02:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	605a      	str	r2, [r3, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f0e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
 8000f1a:	60da      	str	r2, [r3, #12]
 8000f1c:	611a      	str	r2, [r3, #16]
 8000f1e:	615a      	str	r2, [r3, #20]
 8000f20:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	2234      	movs	r2, #52	@ 0x34
 8000f26:	2100      	movs	r1, #0
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f007 fa7b 	bl	8008424 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f2e:	4b47      	ldr	r3, [pc, #284]	@ (800104c <MX_TIM1_Init+0x150>)
 8000f30:	4a47      	ldr	r2, [pc, #284]	@ (8001050 <MX_TIM1_Init+0x154>)
 8000f32:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000f34:	4b45      	ldr	r3, [pc, #276]	@ (800104c <MX_TIM1_Init+0x150>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000f3a:	4b44      	ldr	r3, [pc, #272]	@ (800104c <MX_TIM1_Init+0x150>)
 8000f3c:	2220      	movs	r2, #32
 8000f3e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4249;
 8000f40:	4b42      	ldr	r3, [pc, #264]	@ (800104c <MX_TIM1_Init+0x150>)
 8000f42:	f241 0299 	movw	r2, #4249	@ 0x1099
 8000f46:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f48:	4b40      	ldr	r3, [pc, #256]	@ (800104c <MX_TIM1_Init+0x150>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f4e:	4b3f      	ldr	r3, [pc, #252]	@ (800104c <MX_TIM1_Init+0x150>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f54:	4b3d      	ldr	r3, [pc, #244]	@ (800104c <MX_TIM1_Init+0x150>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000f5a:	483c      	ldr	r0, [pc, #240]	@ (800104c <MX_TIM1_Init+0x150>)
 8000f5c:	f003 fce6 	bl	800492c <HAL_TIM_PWM_Init>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000f66:	f7ff fe9f 	bl	8000ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f72:	2300      	movs	r3, #0
 8000f74:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f76:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4833      	ldr	r0, [pc, #204]	@ (800104c <MX_TIM1_Init+0x150>)
 8000f7e:	f004 feb3 	bl	8005ce8 <HAL_TIMEx_MasterConfigSynchronization>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000f88:	f7ff fe8e 	bl	8000ca8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f8c:	2360      	movs	r3, #96	@ 0x60
 8000f8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f94:	2300      	movs	r3, #0
 8000f96:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fa8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fac:	2200      	movs	r2, #0
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4826      	ldr	r0, [pc, #152]	@ (800104c <MX_TIM1_Init+0x150>)
 8000fb2:	f003 ff75 	bl	8004ea0 <HAL_TIM_PWM_ConfigChannel>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000fbc:	f7ff fe74 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fc0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fc4:	2204      	movs	r2, #4
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4820      	ldr	r0, [pc, #128]	@ (800104c <MX_TIM1_Init+0x150>)
 8000fca:	f003 ff69 	bl	8004ea0 <HAL_TIM_PWM_ConfigChannel>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8000fd4:	f7ff fe68 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000fd8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fdc:	2208      	movs	r2, #8
 8000fde:	4619      	mov	r1, r3
 8000fe0:	481a      	ldr	r0, [pc, #104]	@ (800104c <MX_TIM1_Init+0x150>)
 8000fe2:	f003 ff5d 	bl	8004ea0 <HAL_TIM_PWM_ConfigChannel>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8000fec:	f7ff fe5c 	bl	8000ca8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 34;
 8000ffc:	2322      	movs	r3, #34	@ 0x22
 8000ffe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001004:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001008:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800100e:	2300      	movs	r3, #0
 8001010:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001012:	2300      	movs	r3, #0
 8001014:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001016:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800101a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001020:	2300      	movs	r3, #0
 8001022:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001024:	2300      	movs	r3, #0
 8001026:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001028:	1d3b      	adds	r3, r7, #4
 800102a:	4619      	mov	r1, r3
 800102c:	4807      	ldr	r0, [pc, #28]	@ (800104c <MX_TIM1_Init+0x150>)
 800102e:	f004 fef1 	bl	8005e14 <HAL_TIMEx_ConfigBreakDeadTime>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001038:	f7ff fe36 	bl	8000ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800103c:	4803      	ldr	r0, [pc, #12]	@ (800104c <MX_TIM1_Init+0x150>)
 800103e:	f000 f8d7 	bl	80011f0 <HAL_TIM_MspPostInit>

}
 8001042:	bf00      	nop
 8001044:	3760      	adds	r7, #96	@ 0x60
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	200001a8 	.word	0x200001a8
 8001050:	40012c00 	.word	0x40012c00

08001054 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 800105a:	f107 0310 	add.w	r3, r7, #16
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001072:	4b1c      	ldr	r3, [pc, #112]	@ (80010e4 <MX_TIM3_Init+0x90>)
 8001074:	4a1c      	ldr	r2, [pc, #112]	@ (80010e8 <MX_TIM3_Init+0x94>)
 8001076:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001078:	4b1a      	ldr	r3, [pc, #104]	@ (80010e4 <MX_TIM3_Init+0x90>)
 800107a:	2200      	movs	r2, #0
 800107c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800107e:	4b19      	ldr	r3, [pc, #100]	@ (80010e4 <MX_TIM3_Init+0x90>)
 8001080:	2200      	movs	r2, #0
 8001082:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001084:	4b17      	ldr	r3, [pc, #92]	@ (80010e4 <MX_TIM3_Init+0x90>)
 8001086:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800108a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800108c:	4b15      	ldr	r3, [pc, #84]	@ (80010e4 <MX_TIM3_Init+0x90>)
 800108e:	2200      	movs	r2, #0
 8001090:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001092:	4b14      	ldr	r3, [pc, #80]	@ (80010e4 <MX_TIM3_Init+0x90>)
 8001094:	2200      	movs	r2, #0
 8001096:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001098:	2300      	movs	r3, #0
 800109a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 80010a8:	f107 0310 	add.w	r3, r7, #16
 80010ac:	4619      	mov	r1, r3
 80010ae:	480d      	ldr	r0, [pc, #52]	@ (80010e4 <MX_TIM3_Init+0x90>)
 80010b0:	f004 fca9 	bl	8005a06 <HAL_TIMEx_HallSensor_Init>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80010ba:	f7ff fdf5 	bl	8000ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80010be:	2350      	movs	r3, #80	@ 0x50
 80010c0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80010c6:	1d3b      	adds	r3, r7, #4
 80010c8:	4619      	mov	r1, r3
 80010ca:	4806      	ldr	r0, [pc, #24]	@ (80010e4 <MX_TIM3_Init+0x90>)
 80010cc:	f004 fe0c 	bl	8005ce8 <HAL_TIMEx_MasterConfigSynchronization>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80010d6:	f7ff fde7 	bl	8000ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80010da:	bf00      	nop
 80010dc:	3720      	adds	r7, #32
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200001f4 	.word	0x200001f4
 80010e8:	40000400 	.word	0x40000400

080010ec <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001124 <HAL_TIM_PWM_MspInit+0x38>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d10b      	bne.n	8001116 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001128 <HAL_TIM_PWM_MspInit+0x3c>)
 8001100:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001102:	4a09      	ldr	r2, [pc, #36]	@ (8001128 <HAL_TIM_PWM_MspInit+0x3c>)
 8001104:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001108:	6613      	str	r3, [r2, #96]	@ 0x60
 800110a:	4b07      	ldr	r3, [pc, #28]	@ (8001128 <HAL_TIM_PWM_MspInit+0x3c>)
 800110c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800110e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001112:	60fb      	str	r3, [r7, #12]
 8001114:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001116:	bf00      	nop
 8001118:	3714      	adds	r7, #20
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	40012c00 	.word	0x40012c00
 8001128:	40021000 	.word	0x40021000

0800112c <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08a      	sub	sp, #40	@ 0x28
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	f107 0314 	add.w	r3, r7, #20
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]
 8001142:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a26      	ldr	r2, [pc, #152]	@ (80011e4 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d145      	bne.n	80011da <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800114e:	4b26      	ldr	r3, [pc, #152]	@ (80011e8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001152:	4a25      	ldr	r2, [pc, #148]	@ (80011e8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001154:	f043 0302 	orr.w	r3, r3, #2
 8001158:	6593      	str	r3, [r2, #88]	@ 0x58
 800115a:	4b23      	ldr	r3, [pc, #140]	@ (80011e8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800115c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800115e:	f003 0302 	and.w	r3, r3, #2
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001166:	4b20      	ldr	r3, [pc, #128]	@ (80011e8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800116a:	4a1f      	ldr	r2, [pc, #124]	@ (80011e8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800116c:	f043 0301 	orr.w	r3, r3, #1
 8001170:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001172:	4b1d      	ldr	r3, [pc, #116]	@ (80011e8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001176:	f003 0301 	and.w	r3, r3, #1
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800117e:	4b1a      	ldr	r3, [pc, #104]	@ (80011e8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001182:	4a19      	ldr	r2, [pc, #100]	@ (80011e8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001184:	f043 0304 	orr.w	r3, r3, #4
 8001188:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800118a:	4b17      	ldr	r3, [pc, #92]	@ (80011e8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800118c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118e:	f003 0304 	and.w	r3, r3, #4
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001196:	2350      	movs	r3, #80	@ 0x50
 8001198:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119a:	2302      	movs	r3, #2
 800119c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2300      	movs	r3, #0
 80011a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a2:	2300      	movs	r3, #0
 80011a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011a6:	2302      	movs	r3, #2
 80011a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011aa:	f107 0314 	add.w	r3, r7, #20
 80011ae:	4619      	mov	r1, r3
 80011b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011b4:	f002 f8a6 	bl	8003304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011be:	2302      	movs	r3, #2
 80011c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c2:	2300      	movs	r3, #0
 80011c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c6:	2300      	movs	r3, #0
 80011c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011ca:	2302      	movs	r3, #2
 80011cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4619      	mov	r1, r3
 80011d4:	4805      	ldr	r0, [pc, #20]	@ (80011ec <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 80011d6:	f002 f895 	bl	8003304 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80011da:	bf00      	nop
 80011dc:	3728      	adds	r7, #40	@ 0x28
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40000400 	.word	0x40000400
 80011e8:	40021000 	.word	0x40021000
 80011ec:	48000800 	.word	0x48000800

080011f0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08a      	sub	sp, #40	@ 0x28
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
 8001206:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a29      	ldr	r2, [pc, #164]	@ (80012b4 <HAL_TIM_MspPostInit+0xc4>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d14b      	bne.n	80012aa <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001212:	4b29      	ldr	r3, [pc, #164]	@ (80012b8 <HAL_TIM_MspPostInit+0xc8>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001216:	4a28      	ldr	r2, [pc, #160]	@ (80012b8 <HAL_TIM_MspPostInit+0xc8>)
 8001218:	f043 0302 	orr.w	r3, r3, #2
 800121c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800121e:	4b26      	ldr	r3, [pc, #152]	@ (80012b8 <HAL_TIM_MspPostInit+0xc8>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	613b      	str	r3, [r7, #16]
 8001228:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800122a:	4b23      	ldr	r3, [pc, #140]	@ (80012b8 <HAL_TIM_MspPostInit+0xc8>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122e:	4a22      	ldr	r2, [pc, #136]	@ (80012b8 <HAL_TIM_MspPostInit+0xc8>)
 8001230:	f043 0301 	orr.w	r3, r3, #1
 8001234:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001236:	4b20      	ldr	r3, [pc, #128]	@ (80012b8 <HAL_TIM_MspPostInit+0xc8>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 8001242:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001246:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001248:	2302      	movs	r3, #2
 800124a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001250:	2300      	movs	r3, #0
 8001252:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001254:	2306      	movs	r3, #6
 8001256:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	4619      	mov	r1, r3
 800125e:	4817      	ldr	r0, [pc, #92]	@ (80012bc <HAL_TIM_MspPostInit+0xcc>)
 8001260:	f002 f850 	bl	8003304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001264:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001268:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126a:	2302      	movs	r3, #2
 800126c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001272:	2300      	movs	r3, #0
 8001274:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001276:	2304      	movs	r3, #4
 8001278:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 800127a:	f107 0314 	add.w	r3, r7, #20
 800127e:	4619      	mov	r1, r3
 8001280:	480e      	ldr	r0, [pc, #56]	@ (80012bc <HAL_TIM_MspPostInit+0xcc>)
 8001282:	f002 f83f 	bl	8003304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8001286:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800128a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128c:	2302      	movs	r3, #2
 800128e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001294:	2300      	movs	r3, #0
 8001296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001298:	2306      	movs	r3, #6
 800129a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	4619      	mov	r1, r3
 80012a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012a6:	f002 f82d 	bl	8003304 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80012aa:	bf00      	nop
 80012ac:	3728      	adds	r7, #40	@ 0x28
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40012c00 	.word	0x40012c00
 80012b8:	40021000 	.word	0x40021000
 80012bc:	48000400 	.word	0x48000400

080012c0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012c4:	4b22      	ldr	r3, [pc, #136]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 80012c6:	4a23      	ldr	r2, [pc, #140]	@ (8001354 <MX_USART2_UART_Init+0x94>)
 80012c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012ca:	4b21      	ldr	r3, [pc, #132]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 80012cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 80012da:	2200      	movs	r2, #0
 80012dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012de:	4b1c      	ldr	r3, [pc, #112]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 80012e6:	220c      	movs	r2, #12
 80012e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ea:	4b19      	ldr	r3, [pc, #100]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012f0:	4b17      	ldr	r3, [pc, #92]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012f6:	4b16      	ldr	r3, [pc, #88]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012fc:	4b14      	ldr	r3, [pc, #80]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 80012fe:	2200      	movs	r2, #0
 8001300:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001302:	4b13      	ldr	r3, [pc, #76]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 8001304:	2200      	movs	r2, #0
 8001306:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001308:	4811      	ldr	r0, [pc, #68]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 800130a:	f004 fe82 	bl	8006012 <HAL_UART_Init>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001314:	f7ff fcc8 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001318:	2100      	movs	r1, #0
 800131a:	480d      	ldr	r0, [pc, #52]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 800131c:	f006 fef9 	bl	8008112 <HAL_UARTEx_SetTxFifoThreshold>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001326:	f7ff fcbf 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800132a:	2100      	movs	r1, #0
 800132c:	4808      	ldr	r0, [pc, #32]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 800132e:	f006 ff2e 	bl	800818e <HAL_UARTEx_SetRxFifoThreshold>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001338:	f7ff fcb6 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800133c:	4804      	ldr	r0, [pc, #16]	@ (8001350 <MX_USART2_UART_Init+0x90>)
 800133e:	f006 feaf 	bl	80080a0 <HAL_UARTEx_DisableFifoMode>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001348:	f7ff fcae 	bl	8000ca8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800134c:	bf00      	nop
 800134e:	bd80      	pop	{r7, pc}
 8001350:	20000240 	.word	0x20000240
 8001354:	40004400 	.word	0x40004400

08001358 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800135c:	4b22      	ldr	r3, [pc, #136]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 800135e:	4a23      	ldr	r2, [pc, #140]	@ (80013ec <MX_USART3_UART_Init+0x94>)
 8001360:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001362:	4b21      	ldr	r3, [pc, #132]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 8001364:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001368:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800136a:	4b1f      	ldr	r3, [pc, #124]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 800136c:	2200      	movs	r2, #0
 800136e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001370:	4b1d      	ldr	r3, [pc, #116]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 8001372:	2200      	movs	r2, #0
 8001374:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001376:	4b1c      	ldr	r3, [pc, #112]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 8001378:	2200      	movs	r2, #0
 800137a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800137c:	4b1a      	ldr	r3, [pc, #104]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 800137e:	220c      	movs	r2, #12
 8001380:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001382:	4b19      	ldr	r3, [pc, #100]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 8001384:	2200      	movs	r2, #0
 8001386:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001388:	4b17      	ldr	r3, [pc, #92]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 800138a:	2200      	movs	r2, #0
 800138c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800138e:	4b16      	ldr	r3, [pc, #88]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 8001390:	2200      	movs	r2, #0
 8001392:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001394:	4b14      	ldr	r3, [pc, #80]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 8001396:	2200      	movs	r2, #0
 8001398:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800139a:	4b13      	ldr	r3, [pc, #76]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 800139c:	2200      	movs	r2, #0
 800139e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013a0:	4811      	ldr	r0, [pc, #68]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 80013a2:	f004 fe36 	bl	8006012 <HAL_UART_Init>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80013ac:	f7ff fc7c 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013b0:	2100      	movs	r1, #0
 80013b2:	480d      	ldr	r0, [pc, #52]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 80013b4:	f006 fead 	bl	8008112 <HAL_UARTEx_SetTxFifoThreshold>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80013be:	f7ff fc73 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013c2:	2100      	movs	r1, #0
 80013c4:	4808      	ldr	r0, [pc, #32]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 80013c6:	f006 fee2 	bl	800818e <HAL_UARTEx_SetRxFifoThreshold>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80013d0:	f7ff fc6a 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80013d4:	4804      	ldr	r0, [pc, #16]	@ (80013e8 <MX_USART3_UART_Init+0x90>)
 80013d6:	f006 fe63 	bl	80080a0 <HAL_UARTEx_DisableFifoMode>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80013e0:	f7ff fc62 	bl	8000ca8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	200002d4 	.word	0x200002d4
 80013ec:	40004800 	.word	0x40004800

080013f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b0a0      	sub	sp, #128	@ 0x80
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001408:	f107 0318 	add.w	r3, r7, #24
 800140c:	2254      	movs	r2, #84	@ 0x54
 800140e:	2100      	movs	r1, #0
 8001410:	4618      	mov	r0, r3
 8001412:	f007 f807 	bl	8008424 <memset>
  if(uartHandle->Instance==USART2)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a41      	ldr	r2, [pc, #260]	@ (8001520 <HAL_UART_MspInit+0x130>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d13f      	bne.n	80014a0 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001420:	2302      	movs	r3, #2
 8001422:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001424:	2300      	movs	r3, #0
 8001426:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001428:	f107 0318 	add.w	r3, r7, #24
 800142c:	4618      	mov	r0, r3
 800142e:	f002 ff55 	bl	80042dc <HAL_RCCEx_PeriphCLKConfig>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001438:	f7ff fc36 	bl	8000ca8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800143c:	4b39      	ldr	r3, [pc, #228]	@ (8001524 <HAL_UART_MspInit+0x134>)
 800143e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001440:	4a38      	ldr	r2, [pc, #224]	@ (8001524 <HAL_UART_MspInit+0x134>)
 8001442:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001446:	6593      	str	r3, [r2, #88]	@ 0x58
 8001448:	4b36      	ldr	r3, [pc, #216]	@ (8001524 <HAL_UART_MspInit+0x134>)
 800144a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800144c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001450:	617b      	str	r3, [r7, #20]
 8001452:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001454:	4b33      	ldr	r3, [pc, #204]	@ (8001524 <HAL_UART_MspInit+0x134>)
 8001456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001458:	4a32      	ldr	r2, [pc, #200]	@ (8001524 <HAL_UART_MspInit+0x134>)
 800145a:	f043 0301 	orr.w	r3, r3, #1
 800145e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001460:	4b30      	ldr	r3, [pc, #192]	@ (8001524 <HAL_UART_MspInit+0x134>)
 8001462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001464:	f003 0301 	and.w	r3, r3, #1
 8001468:	613b      	str	r3, [r7, #16]
 800146a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800146c:	230c      	movs	r3, #12
 800146e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001470:	2302      	movs	r3, #2
 8001472:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001474:	2300      	movs	r3, #0
 8001476:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001478:	2300      	movs	r3, #0
 800147a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800147c:	2307      	movs	r3, #7
 800147e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001480:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001484:	4619      	mov	r1, r3
 8001486:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800148a:	f001 ff3b 	bl	8003304 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800148e:	2200      	movs	r2, #0
 8001490:	2100      	movs	r1, #0
 8001492:	2026      	movs	r0, #38	@ 0x26
 8001494:	f001 fe4e 	bl	8003134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001498:	2026      	movs	r0, #38	@ 0x26
 800149a:	f001 fe65 	bl	8003168 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800149e:	e03b      	b.n	8001518 <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a20      	ldr	r2, [pc, #128]	@ (8001528 <HAL_UART_MspInit+0x138>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d136      	bne.n	8001518 <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014aa:	2304      	movs	r3, #4
 80014ac:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80014ae:	2300      	movs	r3, #0
 80014b0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014b2:	f107 0318 	add.w	r3, r7, #24
 80014b6:	4618      	mov	r0, r3
 80014b8:	f002 ff10 	bl	80042dc <HAL_RCCEx_PeriphCLKConfig>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80014c2:	f7ff fbf1 	bl	8000ca8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80014c6:	4b17      	ldr	r3, [pc, #92]	@ (8001524 <HAL_UART_MspInit+0x134>)
 80014c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ca:	4a16      	ldr	r2, [pc, #88]	@ (8001524 <HAL_UART_MspInit+0x134>)
 80014cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80014d2:	4b14      	ldr	r3, [pc, #80]	@ (8001524 <HAL_UART_MspInit+0x134>)
 80014d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014de:	4b11      	ldr	r3, [pc, #68]	@ (8001524 <HAL_UART_MspInit+0x134>)
 80014e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e2:	4a10      	ldr	r2, [pc, #64]	@ (8001524 <HAL_UART_MspInit+0x134>)
 80014e4:	f043 0304 	orr.w	r3, r3, #4
 80014e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001524 <HAL_UART_MspInit+0x134>)
 80014ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ee:	f003 0304 	and.w	r3, r3, #4
 80014f2:	60bb      	str	r3, [r7, #8]
 80014f4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80014f6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80014fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fc:	2302      	movs	r3, #2
 80014fe:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001500:	2300      	movs	r3, #0
 8001502:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001504:	2300      	movs	r3, #0
 8001506:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001508:	2307      	movs	r3, #7
 800150a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800150c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001510:	4619      	mov	r1, r3
 8001512:	4806      	ldr	r0, [pc, #24]	@ (800152c <HAL_UART_MspInit+0x13c>)
 8001514:	f001 fef6 	bl	8003304 <HAL_GPIO_Init>
}
 8001518:	bf00      	nop
 800151a:	3780      	adds	r7, #128	@ 0x80
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40004400 	.word	0x40004400
 8001524:	40021000 	.word	0x40021000
 8001528:	40004800 	.word	0x40004800
 800152c:	48000800 	.word	0x48000800

08001530 <motor_init>:
#include "motor_control/motor.h"
#define alpha 0.6
#define ARR 4250


int motor_init(){
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "motor", motor_control, "Control MOTOR");
 8001534:	4b04      	ldr	r3, [pc, #16]	@ (8001548 <motor_init+0x18>)
 8001536:	4a05      	ldr	r2, [pc, #20]	@ (800154c <motor_init+0x1c>)
 8001538:	4905      	ldr	r1, [pc, #20]	@ (8001550 <motor_init+0x20>)
 800153a:	4806      	ldr	r0, [pc, #24]	@ (8001554 <motor_init+0x24>)
 800153c:	f000 fab0 	bl	8001aa0 <shell_add>
 8001540:	4603      	mov	r3, r0
}
 8001542:	4618      	mov	r0, r3
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	08008d38 	.word	0x08008d38
 800154c:	08001559 	.word	0x08001559
 8001550:	08008d48 	.word	0x08008d48
 8001554:	20000368 	.word	0x20000368

08001558 <motor_control>:

int motor_control(h_shell_t* h_shell, int argc, char** argv)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b08c      	sub	sp, #48	@ 0x30
 800155c:	af04      	add	r7, sp, #16
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
	int size;

	//Scurit
	if (argc < 2) {
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	2b01      	cmp	r3, #1
 8001568:	dc15      	bgt.n	8001596 <motor_control+0x3e>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Erreur: Entrez un rapport (0-100)\r\n");
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001570:	4a4e      	ldr	r2, [pc, #312]	@ (80016ac <motor_control+0x154>)
 8001572:	2140      	movs	r1, #64	@ 0x40
 8001574:	4618      	mov	r0, r3
 8001576:	f006 ff1f 	bl	80083b8 <sniprintf>
 800157a:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001582:	68fa      	ldr	r2, [r7, #12]
 8001584:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001588:	6939      	ldr	r1, [r7, #16]
 800158a:	b289      	uxth	r1, r1
 800158c:	4610      	mov	r0, r2
 800158e:	4798      	blx	r3
		return -1;
 8001590:	f04f 33ff 	mov.w	r3, #4294967295
 8001594:	e086      	b.n	80016a4 <motor_control+0x14c>
	}
	int alpha_input = atoi(argv[1]);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	3304      	adds	r3, #4
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4618      	mov	r0, r3
 800159e:	f006 fe83 	bl	80082a8 <atoi>
 80015a2:	61f8      	str	r0, [r7, #28]

	//Clamping

	if (alpha_input > 100) {
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	2b64      	cmp	r3, #100	@ 0x64
 80015a8:	dd15      	ble.n	80015d6 <motor_control+0x7e>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Erreur: Entrez un rapport (0-100)\r\n");
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80015b0:	4a3e      	ldr	r2, [pc, #248]	@ (80016ac <motor_control+0x154>)
 80015b2:	2140      	movs	r1, #64	@ 0x40
 80015b4:	4618      	mov	r0, r3
 80015b6:	f006 feff 	bl	80083b8 <sniprintf>
 80015ba:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80015c2:	68fa      	ldr	r2, [r7, #12]
 80015c4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80015c8:	6939      	ldr	r1, [r7, #16]
 80015ca:	b289      	uxth	r1, r1
 80015cc:	4610      	mov	r0, r2
 80015ce:	4798      	blx	r3
		return -1;
 80015d0:	f04f 33ff 	mov.w	r3, #4294967295
 80015d4:	e066      	b.n	80016a4 <motor_control+0x14c>
	}
	if (alpha_input < 0) {
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	da15      	bge.n	8001608 <motor_control+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Erreur: Entrez un rapport (0-100)\r\n");
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80015e2:	4a32      	ldr	r2, [pc, #200]	@ (80016ac <motor_control+0x154>)
 80015e4:	2140      	movs	r1, #64	@ 0x40
 80015e6:	4618      	mov	r0, r3
 80015e8:	f006 fee6 	bl	80083b8 <sniprintf>
 80015ec:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80015f4:	68fa      	ldr	r2, [r7, #12]
 80015f6:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80015fa:	6939      	ldr	r1, [r7, #16]
 80015fc:	b289      	uxth	r1, r1
 80015fe:	4610      	mov	r0, r2
 8001600:	4798      	blx	r3
		return -1;
 8001602:	f04f 33ff 	mov.w	r3, #4294967295
 8001606:	e04d      	b.n	80016a4 <motor_control+0x14c>
	}


	uint32_t pulse_ch1 = (alpha_input * ARR) / 100;
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	f241 029a 	movw	r2, #4250	@ 0x109a
 800160e:	fb02 f303 	mul.w	r3, r2, r3
 8001612:	4a27      	ldr	r2, [pc, #156]	@ (80016b0 <motor_control+0x158>)
 8001614:	fb82 1203 	smull	r1, r2, r2, r3
 8001618:	1152      	asrs	r2, r2, #5
 800161a:	17db      	asrs	r3, r3, #31
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	61bb      	str	r3, [r7, #24]
	uint32_t pulse_ch2 = ((100 - alpha_input) * ARR) / 100;
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8001626:	f241 029a 	movw	r2, #4250	@ 0x109a
 800162a:	fb02 f303 	mul.w	r3, r2, r3
 800162e:	4a20      	ldr	r2, [pc, #128]	@ (80016b0 <motor_control+0x158>)
 8001630:	fb82 1203 	smull	r1, r2, r2, r3
 8001634:	1152      	asrs	r2, r2, #5
 8001636:	17db      	asrs	r3, r3, #31
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	617b      	str	r3, [r7, #20]

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800163c:	2100      	movs	r1, #0
 800163e:	481d      	ldr	r0, [pc, #116]	@ (80016b4 <motor_control+0x15c>)
 8001640:	f003 f9cc 	bl	80049dc <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001644:	2100      	movs	r1, #0
 8001646:	481b      	ldr	r0, [pc, #108]	@ (80016b4 <motor_control+0x15c>)
 8001648:	f004 fa8c 	bl	8005b64 <HAL_TIMEx_PWMN_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800164c:	2104      	movs	r1, #4
 800164e:	4819      	ldr	r0, [pc, #100]	@ (80016b4 <motor_control+0x15c>)
 8001650:	f003 f9c4 	bl	80049dc <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001654:	2104      	movs	r1, #4
 8001656:	4817      	ldr	r0, [pc, #92]	@ (80016b4 <motor_control+0x15c>)
 8001658:	f004 fa84 	bl	8005b64 <HAL_TIMEx_PWMN_Start>


	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse_ch1);
 800165c:	4b15      	ldr	r3, [pc, #84]	@ (80016b4 <motor_control+0x15c>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse_ch2);
 8001664:	4b13      	ldr	r3, [pc, #76]	@ (80016b4 <motor_control+0x15c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	697a      	ldr	r2, [r7, #20]
 800166a:	639a      	str	r2, [r3, #56]	@ 0x38

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE,
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8001678:	697a      	ldr	r2, [r7, #20]
 800167a:	9202      	str	r2, [sp, #8]
 800167c:	9301      	str	r3, [sp, #4]
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	9300      	str	r3, [sp, #0]
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	4a0c      	ldr	r2, [pc, #48]	@ (80016b8 <motor_control+0x160>)
 8001686:	2140      	movs	r1, #64	@ 0x40
 8001688:	f006 fe96 	bl	80083b8 <sniprintf>
 800168c:	6138      	str	r0, [r7, #16]
			"PWM Set: CH1=%d%% (%lu), CH2=%d%% (%lu)\r\n",
			alpha_input, pulse_ch1, (100-alpha_input), pulse_ch2);
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001694:	68fa      	ldr	r2, [r7, #12]
 8001696:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800169a:	6939      	ldr	r1, [r7, #16]
 800169c:	b289      	uxth	r1, r1
 800169e:	4610      	mov	r0, r2
 80016a0:	4798      	blx	r3

	return 0;
 80016a2:	2300      	movs	r3, #0
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3720      	adds	r7, #32
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	08008d50 	.word	0x08008d50
 80016b0:	51eb851f 	.word	0x51eb851f
 80016b4:	200001a8 	.word	0x200001a8
 80016b8:	08008d74 	.word	0x08008d74

080016bc <led_init>:
 *      Author: nicolas
 */

#include "user_interface/led.h"

int led_init(){
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "led", led_control, "Control LED");
 80016c0:	4b04      	ldr	r3, [pc, #16]	@ (80016d4 <led_init+0x18>)
 80016c2:	4a05      	ldr	r2, [pc, #20]	@ (80016d8 <led_init+0x1c>)
 80016c4:	4905      	ldr	r1, [pc, #20]	@ (80016dc <led_init+0x20>)
 80016c6:	4806      	ldr	r0, [pc, #24]	@ (80016e0 <led_init+0x24>)
 80016c8:	f000 f9ea 	bl	8001aa0 <shell_add>
 80016cc:	4603      	mov	r3, r0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	08008da0 	.word	0x08008da0
 80016d8:	080016e5 	.word	0x080016e5
 80016dc:	08008dac 	.word	0x08008dac
 80016e0:	20000368 	.word	0x20000368

080016e4 <led_control>:

int led_control(h_shell_t* h_shell, int argc, char** argv)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
	int size;

	if(argc!=2){
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	2b02      	cmp	r3, #2
 80016f4:	d014      	beq.n	8001720 <led_control+0x3c>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80016fc:	4a4b      	ldr	r2, [pc, #300]	@ (800182c <led_control+0x148>)
 80016fe:	2140      	movs	r1, #64	@ 0x40
 8001700:	4618      	mov	r0, r3
 8001702:	f006 fe59 	bl	80083b8 <sniprintf>
 8001706:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800170e:	68fa      	ldr	r2, [r7, #12]
 8001710:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001714:	6979      	ldr	r1, [r7, #20]
 8001716:	b289      	uxth	r1, r1
 8001718:	4610      	mov	r0, r2
 800171a:	4798      	blx	r3
		return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e081      	b.n	8001824 <led_control+0x140>
	}
	if(strcmp(argv[1],"on")==0){
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	3304      	adds	r3, #4
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4942      	ldr	r1, [pc, #264]	@ (8001830 <led_control+0x14c>)
 8001728:	4618      	mov	r0, r3
 800172a:	f7fe fd79 	bl	8000220 <strcmp>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d11a      	bne.n	800176a <led_control+0x86>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, SET);
 8001734:	2201      	movs	r2, #1
 8001736:	2120      	movs	r1, #32
 8001738:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800173c:	f001 ff64 	bl	8003608 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED ON\r\n");
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001746:	4a3b      	ldr	r2, [pc, #236]	@ (8001834 <led_control+0x150>)
 8001748:	2140      	movs	r1, #64	@ 0x40
 800174a:	4618      	mov	r0, r3
 800174c:	f006 fe34 	bl	80083b8 <sniprintf>
 8001750:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001758:	68fa      	ldr	r2, [r7, #12]
 800175a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800175e:	6979      	ldr	r1, [r7, #20]
 8001760:	b289      	uxth	r1, r1
 8001762:	4610      	mov	r0, r2
 8001764:	4798      	blx	r3
		return HAL_OK;
 8001766:	2300      	movs	r3, #0
 8001768:	e05c      	b.n	8001824 <led_control+0x140>
	}
	else if(strcmp(argv[1],"off")==0){
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	3304      	adds	r3, #4
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4931      	ldr	r1, [pc, #196]	@ (8001838 <led_control+0x154>)
 8001772:	4618      	mov	r0, r3
 8001774:	f7fe fd54 	bl	8000220 <strcmp>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d11a      	bne.n	80017b4 <led_control+0xd0>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, RESET);
 800177e:	2200      	movs	r2, #0
 8001780:	2120      	movs	r1, #32
 8001782:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001786:	f001 ff3f 	bl	8003608 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED OFF\r\n");
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001790:	4a2a      	ldr	r2, [pc, #168]	@ (800183c <led_control+0x158>)
 8001792:	2140      	movs	r1, #64	@ 0x40
 8001794:	4618      	mov	r0, r3
 8001796:	f006 fe0f 	bl	80083b8 <sniprintf>
 800179a:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80017a2:	68fa      	ldr	r2, [r7, #12]
 80017a4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80017a8:	6979      	ldr	r1, [r7, #20]
 80017aa:	b289      	uxth	r1, r1
 80017ac:	4610      	mov	r0, r2
 80017ae:	4798      	blx	r3
		return HAL_OK;
 80017b0:	2300      	movs	r3, #0
 80017b2:	e037      	b.n	8001824 <led_control+0x140>
	}
	else if(strcmp(argv[1],"toggle")==0){
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	3304      	adds	r3, #4
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4921      	ldr	r1, [pc, #132]	@ (8001840 <led_control+0x15c>)
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe fd2f 	bl	8000220 <strcmp>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d119      	bne.n	80017fc <led_control+0x118>
		HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 80017c8:	2120      	movs	r1, #32
 80017ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017ce:	f001 ff33 	bl	8003638 <HAL_GPIO_TogglePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED TOGGLE\r\n");
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80017d8:	4a1a      	ldr	r2, [pc, #104]	@ (8001844 <led_control+0x160>)
 80017da:	2140      	movs	r1, #64	@ 0x40
 80017dc:	4618      	mov	r0, r3
 80017de:	f006 fdeb 	bl	80083b8 <sniprintf>
 80017e2:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80017ea:	68fa      	ldr	r2, [r7, #12]
 80017ec:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80017f0:	6979      	ldr	r1, [r7, #20]
 80017f2:	b289      	uxth	r1, r1
 80017f4:	4610      	mov	r0, r2
 80017f6:	4798      	blx	r3
		return HAL_OK;
 80017f8:	2300      	movs	r3, #0
 80017fa:	e013      	b.n	8001824 <led_control+0x140>
	}

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001802:	4a0a      	ldr	r2, [pc, #40]	@ (800182c <led_control+0x148>)
 8001804:	2140      	movs	r1, #64	@ 0x40
 8001806:	4618      	mov	r0, r3
 8001808:	f006 fdd6 	bl	80083b8 <sniprintf>
 800180c:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001814:	68fa      	ldr	r2, [r7, #12]
 8001816:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800181a:	6979      	ldr	r1, [r7, #20]
 800181c:	b289      	uxth	r1, r1
 800181e:	4610      	mov	r0, r2
 8001820:	4798      	blx	r3
	return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
}
 8001824:	4618      	mov	r0, r3
 8001826:	3718      	adds	r7, #24
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	08008db0 	.word	0x08008db0
 8001830:	08008dd8 	.word	0x08008dd8
 8001834:	08008ddc 	.word	0x08008ddc
 8001838:	08008de8 	.word	0x08008de8
 800183c:	08008dec 	.word	0x08008dec
 8001840:	08008df8 	.word	0x08008df8
 8001844:	08008e00 	.word	0x08008e00

08001848 <is_character_valid>:
 *
 * @param c The character to check.
 * @return 1 if the character is valid, 0 otherwise.
 */
static int is_character_valid(char c)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	71fb      	strb	r3, [r7, #7]
	return (c >= 'a' && c <= 'z') || (c >= 'A' && c <= 'Z') || (c >= '0' && c <= '9') || (c == ' ') || (c == '=');
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	2b60      	cmp	r3, #96	@ 0x60
 8001856:	d902      	bls.n	800185e <is_character_valid+0x16>
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	2b7a      	cmp	r3, #122	@ 0x7a
 800185c:	d911      	bls.n	8001882 <is_character_valid+0x3a>
 800185e:	79fb      	ldrb	r3, [r7, #7]
 8001860:	2b40      	cmp	r3, #64	@ 0x40
 8001862:	d902      	bls.n	800186a <is_character_valid+0x22>
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	2b5a      	cmp	r3, #90	@ 0x5a
 8001868:	d90b      	bls.n	8001882 <is_character_valid+0x3a>
 800186a:	79fb      	ldrb	r3, [r7, #7]
 800186c:	2b2f      	cmp	r3, #47	@ 0x2f
 800186e:	d902      	bls.n	8001876 <is_character_valid+0x2e>
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	2b39      	cmp	r3, #57	@ 0x39
 8001874:	d905      	bls.n	8001882 <is_character_valid+0x3a>
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	2b20      	cmp	r3, #32
 800187a:	d002      	beq.n	8001882 <is_character_valid+0x3a>
 800187c:	79fb      	ldrb	r3, [r7, #7]
 800187e:	2b3d      	cmp	r3, #61	@ 0x3d
 8001880:	d101      	bne.n	8001886 <is_character_valid+0x3e>
 8001882:	2301      	movs	r3, #1
 8001884:	e000      	b.n	8001888 <is_character_valid+0x40>
 8001886:	2300      	movs	r3, #0
}
 8001888:	4618      	mov	r0, r3
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <is_string_valid>:

static int is_string_valid(char* str)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
	int reading_head = 0;
 800189c:	2300      	movs	r3, #0
 800189e:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 80018a0:	e018      	b.n	80018d4 <is_string_valid+0x40>
		//		char c = str[reading_head];
		if(!is_character_valid(str[reading_head])){
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	4413      	add	r3, r2
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff ffcc 	bl	8001848 <is_character_valid>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d10b      	bne.n	80018ce <is_string_valid+0x3a>
			if(reading_head == 0){
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d101      	bne.n	80018c0 <is_string_valid+0x2c>
				return 0;
 80018bc:	2300      	movs	r3, #0
 80018be:	e010      	b.n	80018e2 <is_string_valid+0x4e>
			}
			else{
				str[reading_head] = '\0';
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	4413      	add	r3, r2
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
				return 1;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e009      	b.n	80018e2 <is_string_valid+0x4e>
			}
		}
		reading_head++;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	3301      	adds	r3, #1
 80018d2:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	4413      	add	r3, r2
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d1e0      	bne.n	80018a2 <is_string_valid+0xe>
	}
	return 1;
 80018e0:	2301      	movs	r3, #1
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
	...

080018ec <sh_help>:
 * @param argc The number of command arguments.
 * @param argv The array of command arguments.
 * @return 0 on success.
 */
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 80018ec:	b590      	push	{r4, r7, lr}
 80018ee:	b089      	sub	sp, #36	@ 0x24
 80018f0:	af02      	add	r7, sp, #8
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
	int i, size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80018fe:	4a2c      	ldr	r2, [pc, #176]	@ (80019b0 <sh_help+0xc4>)
 8001900:	2140      	movs	r1, #64	@ 0x40
 8001902:	4618      	mov	r0, r3
 8001904:	f006 fd58 	bl	80083b8 <sniprintf>
 8001908:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001910:	68fa      	ldr	r2, [r7, #12]
 8001912:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001916:	6939      	ldr	r1, [r7, #16]
 8001918:	b289      	uxth	r1, r1
 800191a:	4610      	mov	r0, r2
 800191c:	4798      	blx	r3
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001924:	4a23      	ldr	r2, [pc, #140]	@ (80019b4 <sh_help+0xc8>)
 8001926:	2140      	movs	r1, #64	@ 0x40
 8001928:	4618      	mov	r0, r3
 800192a:	f006 fd45 	bl	80083b8 <sniprintf>
 800192e:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800193c:	6939      	ldr	r1, [r7, #16]
 800193e:	b289      	uxth	r1, r1
 8001940:	4610      	mov	r0, r2
 8001942:	4798      	blx	r3

	for (i = 0; i < h_shell->func_list_size; i++){
 8001944:	2300      	movs	r3, #0
 8001946:	617b      	str	r3, [r7, #20]
 8001948:	e028      	b.n	800199c <sh_help+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001950:	68f9      	ldr	r1, [r7, #12]
 8001952:	697a      	ldr	r2, [r7, #20]
 8001954:	4613      	mov	r3, r2
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	4413      	add	r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	440b      	add	r3, r1
 800195e:	3304      	adds	r3, #4
 8001960:	681c      	ldr	r4, [r3, #0]
 8001962:	68f9      	ldr	r1, [r7, #12]
 8001964:	697a      	ldr	r2, [r7, #20]
 8001966:	4613      	mov	r3, r2
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	4413      	add	r3, r2
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	440b      	add	r3, r1
 8001970:	330c      	adds	r3, #12
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	9300      	str	r3, [sp, #0]
 8001976:	4623      	mov	r3, r4
 8001978:	4a0f      	ldr	r2, [pc, #60]	@ (80019b8 <sh_help+0xcc>)
 800197a:	2140      	movs	r1, #64	@ 0x40
 800197c:	f006 fd1c 	bl	80083b8 <sniprintf>
 8001980:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800198e:	6939      	ldr	r1, [r7, #16]
 8001990:	b289      	uxth	r1, r1
 8001992:	4610      	mov	r0, r2
 8001994:	4798      	blx	r3
	for (i = 0; i < h_shell->func_list_size; i++){
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	3301      	adds	r3, #1
 800199a:	617b      	str	r3, [r7, #20]
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	697a      	ldr	r2, [r7, #20]
 80019a2:	429a      	cmp	r2, r3
 80019a4:	dbd1      	blt.n	800194a <sh_help+0x5e>
	}
	return 0;
 80019a6:	2300      	movs	r3, #0
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	371c      	adds	r7, #28
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd90      	pop	{r4, r7, pc}
 80019b0:	08008e10 	.word	0x08008e10
 80019b4:	08008e28 	.word	0x08008e28
 80019b8:	08008e44 	.word	0x08008e44

080019bc <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b088      	sub	sp, #32
 80019c0:	af02      	add	r7, sp, #8
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
	int size;
	for(int arg=0; arg<argc; arg++){
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
 80019cc:	e01b      	b.n	8001a06 <sh_test_list+0x4a>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	4413      	add	r3, r2
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001a18 <sh_test_list+0x5c>)
 80019e4:	2140      	movs	r1, #64	@ 0x40
 80019e6:	f006 fce7 	bl	80083b8 <sniprintf>
 80019ea:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80019f2:	68fa      	ldr	r2, [r7, #12]
 80019f4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80019f8:	6939      	ldr	r1, [r7, #16]
 80019fa:	b289      	uxth	r1, r1
 80019fc:	4610      	mov	r0, r2
 80019fe:	4798      	blx	r3
	for(int arg=0; arg<argc; arg++){
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	3301      	adds	r3, #1
 8001a04:	617b      	str	r3, [r7, #20]
 8001a06:	697a      	ldr	r2, [r7, #20]
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	dbdf      	blt.n	80019ce <sh_test_list+0x12>
	}
	return 0;
 8001a0e:	2300      	movs	r3, #0
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3718      	adds	r7, #24
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	08008e50 	.word	0x08008e50

08001a1c <shell_init>:
 * This function initializes the shell instance by setting up the internal data structures and registering the help command.
 *
 * @param h_shell The pointer to the shell instance.
 */
void shell_init(h_shell_t* h_shell)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
	int size = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	601a      	str	r2, [r3, #0]

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Monsieur Shell v0.2.2 without FreeRTOS <=\r\n");
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001a34:	4a12      	ldr	r2, [pc, #72]	@ (8001a80 <shell_init+0x64>)
 8001a36:	2140      	movs	r1, #64	@ 0x40
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f006 fcbd 	bl	80083b8 <sniprintf>
 8001a3e:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001a4c:	68f9      	ldr	r1, [r7, #12]
 8001a4e:	b289      	uxth	r1, r1
 8001a50:	4610      	mov	r0, r2
 8001a52:	4798      	blx	r3
	h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001a5a:	210d      	movs	r1, #13
 8001a5c:	4809      	ldr	r0, [pc, #36]	@ (8001a84 <shell_init+0x68>)
 8001a5e:	4798      	blx	r3

	shell_add(h_shell, "help", sh_help, "Help");
 8001a60:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <shell_init+0x6c>)
 8001a62:	4a0a      	ldr	r2, [pc, #40]	@ (8001a8c <shell_init+0x70>)
 8001a64:	490a      	ldr	r1, [pc, #40]	@ (8001a90 <shell_init+0x74>)
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f000 f81a 	bl	8001aa0 <shell_add>
	shell_add(h_shell, "test", sh_test_list, "Test list");
 8001a6c:	4b09      	ldr	r3, [pc, #36]	@ (8001a94 <shell_init+0x78>)
 8001a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a98 <shell_init+0x7c>)
 8001a70:	490a      	ldr	r1, [pc, #40]	@ (8001a9c <shell_init+0x80>)
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f000 f814 	bl	8001aa0 <shell_add>
}
 8001a78:	bf00      	nop
 8001a7a:	3710      	adds	r7, #16
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	08008e60 	.word	0x08008e60
 8001a84:	08008e94 	.word	0x08008e94
 8001a88:	08008ea4 	.word	0x08008ea4
 8001a8c:	080018ed 	.word	0x080018ed
 8001a90:	08008eac 	.word	0x08008eac
 8001a94:	08008eb4 	.word	0x08008eb4
 8001a98:	080019bd 	.word	0x080019bd
 8001a9c:	08008ec0 	.word	0x08008ec0

08001aa0 <shell_add>:
 * @param pfunc Pointer to the function implementing the command.
 * @param description The description of the command.
 * @return 0 on success, or a negative error code on failure.
 */
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	607a      	str	r2, [r7, #4]
 8001aac:	603b      	str	r3, [r7, #0]
	if(is_string_valid(string_func_code))
 8001aae:	68b8      	ldr	r0, [r7, #8]
 8001ab0:	f7ff fef0 	bl	8001894 <is_string_valid>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d02b      	beq.n	8001b12 <shell_add+0x72>
	{
		if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ac0:	dc27      	bgt.n	8001b12 <shell_add+0x72>
		{
			h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	68f9      	ldr	r1, [r7, #12]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	4413      	add	r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	440b      	add	r3, r1
 8001ad2:	3304      	adds	r3, #4
 8001ad4:	68ba      	ldr	r2, [r7, #8]
 8001ad6:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	68f9      	ldr	r1, [r7, #12]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	4413      	add	r3, r2
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	440b      	add	r3, r1
 8001ae8:	3308      	adds	r3, #8
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].description = description;
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	68f9      	ldr	r1, [r7, #12]
 8001af4:	4613      	mov	r3, r2
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	4413      	add	r3, r2
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	440b      	add	r3, r1
 8001afe:	330c      	adds	r3, #12
 8001b00:	683a      	ldr	r2, [r7, #0]
 8001b02:	601a      	str	r2, [r3, #0]
			h_shell->func_list_size++;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	1c5a      	adds	r2, r3, #1
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	601a      	str	r2, [r3, #0]
			return 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	e001      	b.n	8001b16 <shell_add+0x76>
		}
	}
	return -1;
 8001b12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3710      	adds	r7, #16
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
	...

08001b20 <shell_exec>:
 * @param h_shell The pointer to the shell instance.
 * @param buf The input buffer containing the command.
 * @return 0 on success, or a negative error code on failure.
 */
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b08e      	sub	sp, #56	@ 0x38
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
	int i, argc;
	char* argv[SHELL_ARGC_MAX];
	char* p;

	// Create argc, argv**
	argc = 1;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	633b      	str	r3, [r7, #48]	@ 0x30
	argv[0] = buf;
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	60bb      	str	r3, [r7, #8]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b36:	e013      	b.n	8001b60 <shell_exec+0x40>
	{
		if (*p == ' ')
 8001b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	2b20      	cmp	r3, #32
 8001b3e:	d10c      	bne.n	8001b5a <shell_exec+0x3a>
		{
			*p = '\0';
 8001b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b42:	2200      	movs	r2, #0
 8001b44:	701a      	strb	r2, [r3, #0]
			argv[argc++] = p + 1;
 8001b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b48:	1c5a      	adds	r2, r3, #1
 8001b4a:	633a      	str	r2, [r7, #48]	@ 0x30
 8001b4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b4e:	3201      	adds	r2, #1
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	3338      	adds	r3, #56	@ 0x38
 8001b54:	443b      	add	r3, r7
 8001b56:	f843 2c30 	str.w	r2, [r3, #-48]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8001b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d002      	beq.n	8001b6e <shell_exec+0x4e>
 8001b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b6a:	2b07      	cmp	r3, #7
 8001b6c:	dde4      	ble.n	8001b38 <shell_exec+0x18>
		}
	}

	for (i = 0; i < h_shell->func_list_size; i++)
 8001b6e:	2300      	movs	r3, #0
 8001b70:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b72:	e023      	b.n	8001bbc <shell_exec+0x9c>
	{
		if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 8001b74:	6879      	ldr	r1, [r7, #4]
 8001b76:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001b78:	4613      	mov	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	4413      	add	r3, r2
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	440b      	add	r3, r1
 8001b82:	3304      	adds	r3, #4
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	68ba      	ldr	r2, [r7, #8]
 8001b88:	4611      	mov	r1, r2
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7fe fb48 	bl	8000220 <strcmp>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d10f      	bne.n	8001bb6 <shell_exec+0x96>
		{

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8001b96:	6879      	ldr	r1, [r7, #4]
 8001b98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	4413      	add	r3, r2
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	440b      	add	r3, r1
 8001ba4:	3308      	adds	r3, #8
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f107 0208 	add.w	r2, r7, #8
 8001bac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	4798      	blx	r3
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	e01c      	b.n	8001bf0 <shell_exec+0xd0>
	for (i = 0; i < h_shell->func_list_size; i++)
 8001bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bb8:	3301      	adds	r3, #1
 8001bba:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	dbd6      	blt.n	8001b74 <shell_exec+0x54>
		}
	}

	int size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf8 <shell_exec+0xd8>)
 8001bd0:	2140      	movs	r1, #64	@ 0x40
 8001bd2:	f006 fbf1 	bl	80083b8 <sniprintf>
 8001bd6:	62b8      	str	r0, [r7, #40]	@ 0x28
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001be4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001be6:	b289      	uxth	r1, r1
 8001be8:	4610      	mov	r0, r2
 8001bea:	4798      	blx	r3
	return -1;
 8001bec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3738      	adds	r7, #56	@ 0x38
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	08008ec8 	.word	0x08008ec8

08001bfc <shell_run>:
 *
 * @param h_shell The pointer to the shell instance.
 * @return Never returns, it's an infinite loop.
 */
int shell_run(h_shell_t* h_shell)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
	static int cmd_buffer_index;
	char c;
	int size;

	h_shell->drv.receive(&c, 1);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8001c0a:	f107 020b 	add.w	r2, r7, #11
 8001c0e:	2101      	movs	r1, #1
 8001c10:	4610      	mov	r0, r2
 8001c12:	4798      	blx	r3

	switch(c)
 8001c14:	7afb      	ldrb	r3, [r7, #11]
 8001c16:	2b08      	cmp	r3, #8
 8001c18:	d02f      	beq.n	8001c7a <shell_run+0x7e>
 8001c1a:	2b0d      	cmp	r3, #13
 8001c1c:	d144      	bne.n	8001ca8 <shell_run+0xac>
	{
	case '\r': // Process RETURN key
		//case '\n':
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001c24:	4a33      	ldr	r2, [pc, #204]	@ (8001cf4 <shell_run+0xf8>)
 8001c26:	2140      	movs	r1, #64	@ 0x40
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f006 fbc5 	bl	80083b8 <sniprintf>
 8001c2e:	60f8      	str	r0, [r7, #12]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001c3c:	68f9      	ldr	r1, [r7, #12]
 8001c3e:	b289      	uxth	r1, r1
 8001c40:	4610      	mov	r0, r2
 8001c42:	4798      	blx	r3
		h_shell->cmd_buffer[cmd_buffer_index++] = 0; // Add '\0' char at the end of the string
 8001c44:	4b2c      	ldr	r3, [pc, #176]	@ (8001cf8 <shell_run+0xfc>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	1c5a      	adds	r2, r3, #1
 8001c4a:	492b      	ldr	r1, [pc, #172]	@ (8001cf8 <shell_run+0xfc>)
 8001c4c:	600a      	str	r2, [r1, #0]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	4413      	add	r3, r2
 8001c52:	2200      	movs	r2, #0
 8001c54:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
		//		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
		//		h_shell->drv.transmit(h_shell->print_buffer, size);
		cmd_buffer_index = 0; // Reset buffer
 8001c58:	4b27      	ldr	r3, [pc, #156]	@ (8001cf8 <shell_run+0xfc>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]
		shell_exec(h_shell, h_shell->cmd_buffer);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8001c64:	4619      	mov	r1, r3
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f7ff ff5a 	bl	8001b20 <shell_exec>
		h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001c72:	210d      	movs	r1, #13
 8001c74:	4821      	ldr	r0, [pc, #132]	@ (8001cfc <shell_run+0x100>)
 8001c76:	4798      	blx	r3
		break;
 8001c78:	e036      	b.n	8001ce8 <shell_run+0xec>

	case '\b': // Backspace
		if (cmd_buffer_index > 0) // Is there a character to delete?
 8001c7a:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf8 <shell_run+0xfc>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	dd31      	ble.n	8001ce6 <shell_run+0xea>
		{
			h_shell->cmd_buffer[cmd_buffer_index] = '\0'; // Removes character from the buffer, '\0' character is required for shell_exec to work
 8001c82:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf8 <shell_run+0xfc>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	4413      	add	r3, r2
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
			cmd_buffer_index--;
 8001c90:	4b19      	ldr	r3, [pc, #100]	@ (8001cf8 <shell_run+0xfc>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	3b01      	subs	r3, #1
 8001c96:	4a18      	ldr	r2, [pc, #96]	@ (8001cf8 <shell_run+0xfc>)
 8001c98:	6013      	str	r3, [r2, #0]
			h_shell->drv.transmit("\b \b", 3); // "Deletes" the character on the terminal
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001ca0:	2103      	movs	r1, #3
 8001ca2:	4817      	ldr	r0, [pc, #92]	@ (8001d00 <shell_run+0x104>)
 8001ca4:	4798      	blx	r3
		}
		break;
 8001ca6:	e01e      	b.n	8001ce6 <shell_run+0xea>

	default: // Other characters
		// Only store characters if the buffer has space
		if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 8001ca8:	4b13      	ldr	r3, [pc, #76]	@ (8001cf8 <shell_run+0xfc>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cae:	dc1b      	bgt.n	8001ce8 <shell_run+0xec>
		{
			if (is_character_valid(c))
 8001cb0:	7afb      	ldrb	r3, [r7, #11]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff fdc8 	bl	8001848 <is_character_valid>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d014      	beq.n	8001ce8 <shell_run+0xec>
			{
				h_shell->drv.transmit(&c, 1); // echo
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001cc4:	f107 020b 	add.w	r2, r7, #11
 8001cc8:	2101      	movs	r1, #1
 8001cca:	4610      	mov	r0, r2
 8001ccc:	4798      	blx	r3
				h_shell->cmd_buffer[cmd_buffer_index++] = c; // Store
 8001cce:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf8 <shell_run+0xfc>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	1c5a      	adds	r2, r3, #1
 8001cd4:	4908      	ldr	r1, [pc, #32]	@ (8001cf8 <shell_run+0xfc>)
 8001cd6:	600a      	str	r2, [r1, #0]
 8001cd8:	7af9      	ldrb	r1, [r7, #11]
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	4413      	add	r3, r2
 8001cde:	460a      	mov	r2, r1
 8001ce0:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8001ce4:	e000      	b.n	8001ce8 <shell_run+0xec>
		break;
 8001ce6:	bf00      	nop
			}
		}
	}
	return 0;
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3710      	adds	r7, #16
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	08008ee0 	.word	0x08008ee0
 8001cf8:	200006f4 	.word	0x200006f4
 8001cfc:	08008e94 	.word	0x08008e94
 8001d00:	08008ee4 	.word	0x08008ee4

08001d04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d04:	480d      	ldr	r0, [pc, #52]	@ (8001d3c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d06:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d08:	f7ff f8e6 	bl	8000ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d0c:	480c      	ldr	r0, [pc, #48]	@ (8001d40 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d0e:	490d      	ldr	r1, [pc, #52]	@ (8001d44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d10:	4a0d      	ldr	r2, [pc, #52]	@ (8001d48 <LoopForever+0xe>)
  movs r3, #0
 8001d12:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001d14:	e002      	b.n	8001d1c <LoopCopyDataInit>

08001d16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d1a:	3304      	adds	r3, #4

08001d1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d20:	d3f9      	bcc.n	8001d16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d22:	4a0a      	ldr	r2, [pc, #40]	@ (8001d4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d24:	4c0a      	ldr	r4, [pc, #40]	@ (8001d50 <LoopForever+0x16>)
  movs r3, #0
 8001d26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d28:	e001      	b.n	8001d2e <LoopFillZerobss>

08001d2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d2c:	3204      	adds	r2, #4

08001d2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d30:	d3fb      	bcc.n	8001d2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d32:	f006 fb85 	bl	8008440 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d36:	f7fe ff43 	bl	8000bc0 <main>

08001d3a <LoopForever>:

LoopForever:
    b LoopForever
 8001d3a:	e7fe      	b.n	8001d3a <LoopForever>
  ldr   r0, =_estack
 8001d3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d44:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001d48:	0800906c 	.word	0x0800906c
  ldr r2, =_sbss
 8001d4c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001d50:	20000844 	.word	0x20000844

08001d54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d54:	e7fe      	b.n	8001d54 <ADC1_2_IRQHandler>

08001d56 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b082      	sub	sp, #8
 8001d5a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d60:	2003      	movs	r0, #3
 8001d62:	f001 f9dc 	bl	800311e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d66:	200f      	movs	r0, #15
 8001d68:	f7fe ffc8 	bl	8000cfc <HAL_InitTick>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d002      	beq.n	8001d78 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	71fb      	strb	r3, [r7, #7]
 8001d76:	e001      	b.n	8001d7c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d78:	f7fe ff9c 	bl	8000cb4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d7c:	79fb      	ldrb	r3, [r7, #7]

}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
	...

08001d88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d8c:	4b05      	ldr	r3, [pc, #20]	@ (8001da4 <HAL_IncTick+0x1c>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	4b05      	ldr	r3, [pc, #20]	@ (8001da8 <HAL_IncTick+0x20>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4413      	add	r3, r2
 8001d96:	4a03      	ldr	r2, [pc, #12]	@ (8001da4 <HAL_IncTick+0x1c>)
 8001d98:	6013      	str	r3, [r2, #0]
}
 8001d9a:	bf00      	nop
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr
 8001da4:	200006f8 	.word	0x200006f8
 8001da8:	20000008 	.word	0x20000008

08001dac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  return uwTick;
 8001db0:	4b03      	ldr	r3, [pc, #12]	@ (8001dc0 <HAL_GetTick+0x14>)
 8001db2:	681b      	ldr	r3, [r3, #0]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	200006f8 	.word	0x200006f8

08001dc4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	431a      	orrs	r2, r3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	609a      	str	r2, [r3, #8]
}
 8001dde:	bf00      	nop
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr

08001dea <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001dea:	b480      	push	{r7}
 8001dec:	b083      	sub	sp, #12
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
 8001df2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	431a      	orrs	r2, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	609a      	str	r2, [r3, #8]
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b087      	sub	sp, #28
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	60f8      	str	r0, [r7, #12]
 8001e34:	60b9      	str	r1, [r7, #8]
 8001e36:	607a      	str	r2, [r7, #4]
 8001e38:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	3360      	adds	r3, #96	@ 0x60
 8001e3e:	461a      	mov	r2, r3
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	4413      	add	r3, r2
 8001e46:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	4b08      	ldr	r3, [pc, #32]	@ (8001e70 <LL_ADC_SetOffset+0x44>)
 8001e4e:	4013      	ands	r3, r2
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001e64:	bf00      	nop
 8001e66:	371c      	adds	r7, #28
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr
 8001e70:	03fff000 	.word	0x03fff000

08001e74 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	3360      	adds	r3, #96	@ 0x60
 8001e82:	461a      	mov	r2, r3
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	4413      	add	r3, r2
 8001e8a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3714      	adds	r7, #20
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b087      	sub	sp, #28
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	3360      	adds	r3, #96	@ 0x60
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	4413      	add	r3, r2
 8001eb8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	431a      	orrs	r2, r3
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001eca:	bf00      	nop
 8001ecc:	371c      	adds	r7, #28
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr

08001ed6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b087      	sub	sp, #28
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	60f8      	str	r0, [r7, #12]
 8001ede:	60b9      	str	r1, [r7, #8]
 8001ee0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	3360      	adds	r3, #96	@ 0x60
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	4413      	add	r3, r2
 8001eee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	431a      	orrs	r2, r3
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001f00:	bf00      	nop
 8001f02:	371c      	adds	r7, #28
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b087      	sub	sp, #28
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	3360      	adds	r3, #96	@ 0x60
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	4413      	add	r3, r2
 8001f24:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	431a      	orrs	r2, r3
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001f36:	bf00      	nop
 8001f38:	371c      	adds	r7, #28
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr

08001f42 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001f42:	b480      	push	{r7}
 8001f44:	b083      	sub	sp, #12
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
 8001f4a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	695b      	ldr	r3, [r3, #20]
 8001f50:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	431a      	orrs	r2, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	615a      	str	r2, [r3, #20]
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b087      	sub	sp, #28
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	60b9      	str	r1, [r7, #8]
 8001f72:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	3330      	adds	r3, #48	@ 0x30
 8001f78:	461a      	mov	r2, r3
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	0a1b      	lsrs	r3, r3, #8
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	f003 030c 	and.w	r3, r3, #12
 8001f84:	4413      	add	r3, r2
 8001f86:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	f003 031f 	and.w	r3, r3, #31
 8001f92:	211f      	movs	r1, #31
 8001f94:	fa01 f303 	lsl.w	r3, r1, r3
 8001f98:	43db      	mvns	r3, r3
 8001f9a:	401a      	ands	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	0e9b      	lsrs	r3, r3, #26
 8001fa0:	f003 011f 	and.w	r1, r3, #31
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	f003 031f 	and.w	r3, r3, #31
 8001faa:	fa01 f303 	lsl.w	r3, r1, r3
 8001fae:	431a      	orrs	r2, r3
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001fb4:	bf00      	nop
 8001fb6:	371c      	adds	r7, #28
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b087      	sub	sp, #28
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	3314      	adds	r3, #20
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	0e5b      	lsrs	r3, r3, #25
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	f003 0304 	and.w	r3, r3, #4
 8001fdc:	4413      	add	r3, r2
 8001fde:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	0d1b      	lsrs	r3, r3, #20
 8001fe8:	f003 031f 	and.w	r3, r3, #31
 8001fec:	2107      	movs	r1, #7
 8001fee:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff2:	43db      	mvns	r3, r3
 8001ff4:	401a      	ands	r2, r3
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	0d1b      	lsrs	r3, r3, #20
 8001ffa:	f003 031f 	and.w	r3, r3, #31
 8001ffe:	6879      	ldr	r1, [r7, #4]
 8002000:	fa01 f303 	lsl.w	r3, r1, r3
 8002004:	431a      	orrs	r2, r3
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800200a:	bf00      	nop
 800200c:	371c      	adds	r7, #28
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
	...

08002018 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002030:	43db      	mvns	r3, r3
 8002032:	401a      	ands	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f003 0318 	and.w	r3, r3, #24
 800203a:	4908      	ldr	r1, [pc, #32]	@ (800205c <LL_ADC_SetChannelSingleDiff+0x44>)
 800203c:	40d9      	lsrs	r1, r3
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	400b      	ands	r3, r1
 8002042:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002046:	431a      	orrs	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800204e:	bf00      	nop
 8002050:	3714      	adds	r7, #20
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	0007ffff 	.word	0x0007ffff

08002060 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002070:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	6093      	str	r3, [r2, #8]
}
 8002078:	bf00      	nop
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002094:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002098:	d101      	bne.n	800209e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800209a:	2301      	movs	r3, #1
 800209c:	e000      	b.n	80020a0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800209e:	2300      	movs	r3, #0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80020bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020c0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80020e8:	d101      	bne.n	80020ee <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80020ea:	2301      	movs	r3, #1
 80020ec:	e000      	b.n	80020f0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	2b01      	cmp	r3, #1
 800210e:	d101      	bne.n	8002114 <LL_ADC_IsEnabled+0x18>
 8002110:	2301      	movs	r3, #1
 8002112:	e000      	b.n	8002116 <LL_ADC_IsEnabled+0x1a>
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr

08002122 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002122:	b480      	push	{r7}
 8002124:	b083      	sub	sp, #12
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f003 0304 	and.w	r3, r3, #4
 8002132:	2b04      	cmp	r3, #4
 8002134:	d101      	bne.n	800213a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002136:	2301      	movs	r3, #1
 8002138:	e000      	b.n	800213c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800213a:	2300      	movs	r3, #0
}
 800213c:	4618      	mov	r0, r3
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f003 0308 	and.w	r3, r3, #8
 8002158:	2b08      	cmp	r3, #8
 800215a:	d101      	bne.n	8002160 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800215c:	2301      	movs	r3, #1
 800215e:	e000      	b.n	8002162 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	370c      	adds	r7, #12
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
	...

08002170 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002170:	b590      	push	{r4, r7, lr}
 8002172:	b089      	sub	sp, #36	@ 0x24
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002178:	2300      	movs	r3, #0
 800217a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800217c:	2300      	movs	r3, #0
 800217e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e1a9      	b.n	80024de <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	695b      	ldr	r3, [r3, #20]
 800218e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002194:	2b00      	cmp	r3, #0
 8002196:	d109      	bne.n	80021ac <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f7fe fb15 	bl	80007c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff ff67 	bl	8002084 <LL_ADC_IsDeepPowerDownEnabled>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d004      	beq.n	80021c6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7ff ff4d 	bl	8002060 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7ff ff82 	bl	80020d4 <LL_ADC_IsInternalRegulatorEnabled>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d115      	bne.n	8002202 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4618      	mov	r0, r3
 80021dc:	f7ff ff66 	bl	80020ac <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021e0:	4b9c      	ldr	r3, [pc, #624]	@ (8002454 <HAL_ADC_Init+0x2e4>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	099b      	lsrs	r3, r3, #6
 80021e6:	4a9c      	ldr	r2, [pc, #624]	@ (8002458 <HAL_ADC_Init+0x2e8>)
 80021e8:	fba2 2303 	umull	r2, r3, r2, r3
 80021ec:	099b      	lsrs	r3, r3, #6
 80021ee:	3301      	adds	r3, #1
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021f4:	e002      	b.n	80021fc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	3b01      	subs	r3, #1
 80021fa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d1f9      	bne.n	80021f6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4618      	mov	r0, r3
 8002208:	f7ff ff64 	bl	80020d4 <LL_ADC_IsInternalRegulatorEnabled>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d10d      	bne.n	800222e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002216:	f043 0210 	orr.w	r2, r3, #16
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002222:	f043 0201 	orr.w	r2, r3, #1
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff ff75 	bl	8002122 <LL_ADC_REG_IsConversionOngoing>
 8002238:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800223e:	f003 0310 	and.w	r3, r3, #16
 8002242:	2b00      	cmp	r3, #0
 8002244:	f040 8142 	bne.w	80024cc <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	2b00      	cmp	r3, #0
 800224c:	f040 813e 	bne.w	80024cc <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002254:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002258:	f043 0202 	orr.w	r2, r3, #2
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4618      	mov	r0, r3
 8002266:	f7ff ff49 	bl	80020fc <LL_ADC_IsEnabled>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d141      	bne.n	80022f4 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002278:	d004      	beq.n	8002284 <HAL_ADC_Init+0x114>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a77      	ldr	r2, [pc, #476]	@ (800245c <HAL_ADC_Init+0x2ec>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d10f      	bne.n	80022a4 <HAL_ADC_Init+0x134>
 8002284:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002288:	f7ff ff38 	bl	80020fc <LL_ADC_IsEnabled>
 800228c:	4604      	mov	r4, r0
 800228e:	4873      	ldr	r0, [pc, #460]	@ (800245c <HAL_ADC_Init+0x2ec>)
 8002290:	f7ff ff34 	bl	80020fc <LL_ADC_IsEnabled>
 8002294:	4603      	mov	r3, r0
 8002296:	4323      	orrs	r3, r4
 8002298:	2b00      	cmp	r3, #0
 800229a:	bf0c      	ite	eq
 800229c:	2301      	moveq	r3, #1
 800229e:	2300      	movne	r3, #0
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	e012      	b.n	80022ca <HAL_ADC_Init+0x15a>
 80022a4:	486e      	ldr	r0, [pc, #440]	@ (8002460 <HAL_ADC_Init+0x2f0>)
 80022a6:	f7ff ff29 	bl	80020fc <LL_ADC_IsEnabled>
 80022aa:	4604      	mov	r4, r0
 80022ac:	486d      	ldr	r0, [pc, #436]	@ (8002464 <HAL_ADC_Init+0x2f4>)
 80022ae:	f7ff ff25 	bl	80020fc <LL_ADC_IsEnabled>
 80022b2:	4603      	mov	r3, r0
 80022b4:	431c      	orrs	r4, r3
 80022b6:	486c      	ldr	r0, [pc, #432]	@ (8002468 <HAL_ADC_Init+0x2f8>)
 80022b8:	f7ff ff20 	bl	80020fc <LL_ADC_IsEnabled>
 80022bc:	4603      	mov	r3, r0
 80022be:	4323      	orrs	r3, r4
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	bf0c      	ite	eq
 80022c4:	2301      	moveq	r3, #1
 80022c6:	2300      	movne	r3, #0
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d012      	beq.n	80022f4 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022d6:	d004      	beq.n	80022e2 <HAL_ADC_Init+0x172>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a5f      	ldr	r2, [pc, #380]	@ (800245c <HAL_ADC_Init+0x2ec>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d101      	bne.n	80022e6 <HAL_ADC_Init+0x176>
 80022e2:	4a62      	ldr	r2, [pc, #392]	@ (800246c <HAL_ADC_Init+0x2fc>)
 80022e4:	e000      	b.n	80022e8 <HAL_ADC_Init+0x178>
 80022e6:	4a62      	ldr	r2, [pc, #392]	@ (8002470 <HAL_ADC_Init+0x300>)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	4619      	mov	r1, r3
 80022ee:	4610      	mov	r0, r2
 80022f0:	f7ff fd68 	bl	8001dc4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	7f5b      	ldrb	r3, [r3, #29]
 80022f8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022fe:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002304:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800230a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002312:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002314:	4313      	orrs	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800231e:	2b01      	cmp	r3, #1
 8002320:	d106      	bne.n	8002330 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002326:	3b01      	subs	r3, #1
 8002328:	045b      	lsls	r3, r3, #17
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	4313      	orrs	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002334:	2b00      	cmp	r3, #0
 8002336:	d009      	beq.n	800234c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002344:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	4313      	orrs	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	68da      	ldr	r2, [r3, #12]
 8002352:	4b48      	ldr	r3, [pc, #288]	@ (8002474 <HAL_ADC_Init+0x304>)
 8002354:	4013      	ands	r3, r2
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	6812      	ldr	r2, [r2, #0]
 800235a:	69b9      	ldr	r1, [r7, #24]
 800235c:	430b      	orrs	r3, r1
 800235e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	691b      	ldr	r3, [r3, #16]
 8002366:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff fee4 	bl	8002148 <LL_ADC_INJ_IsConversionOngoing>
 8002380:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d17f      	bne.n	8002488 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d17c      	bne.n	8002488 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002392:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800239a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800239c:	4313      	orrs	r3, r2
 800239e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80023aa:	f023 0302 	bic.w	r3, r3, #2
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	6812      	ldr	r2, [r2, #0]
 80023b2:	69b9      	ldr	r1, [r7, #24]
 80023b4:	430b      	orrs	r3, r1
 80023b6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d017      	beq.n	80023f0 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	691a      	ldr	r2, [r3, #16]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80023ce:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80023d8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80023dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	6911      	ldr	r1, [r2, #16]
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	6812      	ldr	r2, [r2, #0]
 80023e8:	430b      	orrs	r3, r1
 80023ea:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80023ee:	e013      	b.n	8002418 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	691a      	ldr	r2, [r3, #16]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80023fe:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	6812      	ldr	r2, [r2, #0]
 800240c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002410:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002414:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800241e:	2b01      	cmp	r3, #1
 8002420:	d12a      	bne.n	8002478 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	691b      	ldr	r3, [r3, #16]
 8002428:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800242c:	f023 0304 	bic.w	r3, r3, #4
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002438:	4311      	orrs	r1, r2
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800243e:	4311      	orrs	r1, r2
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002444:	430a      	orrs	r2, r1
 8002446:	431a      	orrs	r2, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f042 0201 	orr.w	r2, r2, #1
 8002450:	611a      	str	r2, [r3, #16]
 8002452:	e019      	b.n	8002488 <HAL_ADC_Init+0x318>
 8002454:	20000000 	.word	0x20000000
 8002458:	053e2d63 	.word	0x053e2d63
 800245c:	50000100 	.word	0x50000100
 8002460:	50000400 	.word	0x50000400
 8002464:	50000500 	.word	0x50000500
 8002468:	50000600 	.word	0x50000600
 800246c:	50000300 	.word	0x50000300
 8002470:	50000700 	.word	0x50000700
 8002474:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	691a      	ldr	r2, [r3, #16]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f022 0201 	bic.w	r2, r2, #1
 8002486:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	695b      	ldr	r3, [r3, #20]
 800248c:	2b01      	cmp	r3, #1
 800248e:	d10c      	bne.n	80024aa <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002496:	f023 010f 	bic.w	r1, r3, #15
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a1b      	ldr	r3, [r3, #32]
 800249e:	1e5a      	subs	r2, r3, #1
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	430a      	orrs	r2, r1
 80024a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80024a8:	e007      	b.n	80024ba <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f022 020f 	bic.w	r2, r2, #15
 80024b8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024be:	f023 0303 	bic.w	r3, r3, #3
 80024c2:	f043 0201 	orr.w	r2, r3, #1
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80024ca:	e007      	b.n	80024dc <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d0:	f043 0210 	orr.w	r2, r3, #16
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80024dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3724      	adds	r7, #36	@ 0x24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd90      	pop	{r4, r7, pc}
 80024e6:	bf00      	nop

080024e8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b0b6      	sub	sp, #216	@ 0xd8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024f2:	2300      	movs	r3, #0
 80024f4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80024f8:	2300      	movs	r3, #0
 80024fa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002502:	2b01      	cmp	r3, #1
 8002504:	d102      	bne.n	800250c <HAL_ADC_ConfigChannel+0x24>
 8002506:	2302      	movs	r3, #2
 8002508:	f000 bc13 	b.w	8002d32 <HAL_ADC_ConfigChannel+0x84a>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4618      	mov	r0, r3
 800251a:	f7ff fe02 	bl	8002122 <LL_ADC_REG_IsConversionOngoing>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	f040 83f3 	bne.w	8002d0c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6818      	ldr	r0, [r3, #0]
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	6859      	ldr	r1, [r3, #4]
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	461a      	mov	r2, r3
 8002534:	f7ff fd18 	bl	8001f68 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4618      	mov	r0, r3
 800253e:	f7ff fdf0 	bl	8002122 <LL_ADC_REG_IsConversionOngoing>
 8002542:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff fdfc 	bl	8002148 <LL_ADC_INJ_IsConversionOngoing>
 8002550:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002554:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002558:	2b00      	cmp	r3, #0
 800255a:	f040 81d9 	bne.w	8002910 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800255e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002562:	2b00      	cmp	r3, #0
 8002564:	f040 81d4 	bne.w	8002910 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002570:	d10f      	bne.n	8002592 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6818      	ldr	r0, [r3, #0]
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2200      	movs	r2, #0
 800257c:	4619      	mov	r1, r3
 800257e:	f7ff fd1f 	bl	8001fc0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800258a:	4618      	mov	r0, r3
 800258c:	f7ff fcd9 	bl	8001f42 <LL_ADC_SetSamplingTimeCommonConfig>
 8002590:	e00e      	b.n	80025b0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6818      	ldr	r0, [r3, #0]
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	6819      	ldr	r1, [r3, #0]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	461a      	mov	r2, r3
 80025a0:	f7ff fd0e 	bl	8001fc0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2100      	movs	r1, #0
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff fcc9 	bl	8001f42 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	695a      	ldr	r2, [r3, #20]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	08db      	lsrs	r3, r3, #3
 80025bc:	f003 0303 	and.w	r3, r3, #3
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	fa02 f303 	lsl.w	r3, r2, r3
 80025c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	2b04      	cmp	r3, #4
 80025d0:	d022      	beq.n	8002618 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6818      	ldr	r0, [r3, #0]
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	6919      	ldr	r1, [r3, #16]
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80025e2:	f7ff fc23 	bl	8001e2c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6818      	ldr	r0, [r3, #0]
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	6919      	ldr	r1, [r3, #16]
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	461a      	mov	r2, r3
 80025f4:	f7ff fc6f 	bl	8001ed6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6818      	ldr	r0, [r3, #0]
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002604:	2b01      	cmp	r3, #1
 8002606:	d102      	bne.n	800260e <HAL_ADC_ConfigChannel+0x126>
 8002608:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800260c:	e000      	b.n	8002610 <HAL_ADC_ConfigChannel+0x128>
 800260e:	2300      	movs	r3, #0
 8002610:	461a      	mov	r2, r3
 8002612:	f7ff fc7b 	bl	8001f0c <LL_ADC_SetOffsetSaturation>
 8002616:	e17b      	b.n	8002910 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2100      	movs	r1, #0
 800261e:	4618      	mov	r0, r3
 8002620:	f7ff fc28 	bl	8001e74 <LL_ADC_GetOffsetChannel>
 8002624:	4603      	mov	r3, r0
 8002626:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800262a:	2b00      	cmp	r3, #0
 800262c:	d10a      	bne.n	8002644 <HAL_ADC_ConfigChannel+0x15c>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2100      	movs	r1, #0
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff fc1d 	bl	8001e74 <LL_ADC_GetOffsetChannel>
 800263a:	4603      	mov	r3, r0
 800263c:	0e9b      	lsrs	r3, r3, #26
 800263e:	f003 021f 	and.w	r2, r3, #31
 8002642:	e01e      	b.n	8002682 <HAL_ADC_ConfigChannel+0x19a>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2100      	movs	r1, #0
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff fc12 	bl	8001e74 <LL_ADC_GetOffsetChannel>
 8002650:	4603      	mov	r3, r0
 8002652:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002656:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800265a:	fa93 f3a3 	rbit	r3, r3
 800265e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002662:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002666:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800266a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002672:	2320      	movs	r3, #32
 8002674:	e004      	b.n	8002680 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002676:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800267a:	fab3 f383 	clz	r3, r3
 800267e:	b2db      	uxtb	r3, r3
 8002680:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800268a:	2b00      	cmp	r3, #0
 800268c:	d105      	bne.n	800269a <HAL_ADC_ConfigChannel+0x1b2>
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	0e9b      	lsrs	r3, r3, #26
 8002694:	f003 031f 	and.w	r3, r3, #31
 8002698:	e018      	b.n	80026cc <HAL_ADC_ConfigChannel+0x1e4>
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80026a6:	fa93 f3a3 	rbit	r3, r3
 80026aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80026ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80026b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80026b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d101      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80026be:	2320      	movs	r3, #32
 80026c0:	e004      	b.n	80026cc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80026c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80026c6:	fab3 f383 	clz	r3, r3
 80026ca:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d106      	bne.n	80026de <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2200      	movs	r2, #0
 80026d6:	2100      	movs	r1, #0
 80026d8:	4618      	mov	r0, r3
 80026da:	f7ff fbe1 	bl	8001ea0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2101      	movs	r1, #1
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7ff fbc5 	bl	8001e74 <LL_ADC_GetOffsetChannel>
 80026ea:	4603      	mov	r3, r0
 80026ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d10a      	bne.n	800270a <HAL_ADC_ConfigChannel+0x222>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2101      	movs	r1, #1
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7ff fbba 	bl	8001e74 <LL_ADC_GetOffsetChannel>
 8002700:	4603      	mov	r3, r0
 8002702:	0e9b      	lsrs	r3, r3, #26
 8002704:	f003 021f 	and.w	r2, r3, #31
 8002708:	e01e      	b.n	8002748 <HAL_ADC_ConfigChannel+0x260>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	2101      	movs	r1, #1
 8002710:	4618      	mov	r0, r3
 8002712:	f7ff fbaf 	bl	8001e74 <LL_ADC_GetOffsetChannel>
 8002716:	4603      	mov	r3, r0
 8002718:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002720:	fa93 f3a3 	rbit	r3, r3
 8002724:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002728:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800272c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002730:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002734:	2b00      	cmp	r3, #0
 8002736:	d101      	bne.n	800273c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002738:	2320      	movs	r3, #32
 800273a:	e004      	b.n	8002746 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800273c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002740:	fab3 f383 	clz	r3, r3
 8002744:	b2db      	uxtb	r3, r3
 8002746:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002750:	2b00      	cmp	r3, #0
 8002752:	d105      	bne.n	8002760 <HAL_ADC_ConfigChannel+0x278>
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	0e9b      	lsrs	r3, r3, #26
 800275a:	f003 031f 	and.w	r3, r3, #31
 800275e:	e018      	b.n	8002792 <HAL_ADC_ConfigChannel+0x2aa>
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002768:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800276c:	fa93 f3a3 	rbit	r3, r3
 8002770:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002774:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002778:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800277c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002780:	2b00      	cmp	r3, #0
 8002782:	d101      	bne.n	8002788 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002784:	2320      	movs	r3, #32
 8002786:	e004      	b.n	8002792 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002788:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800278c:	fab3 f383 	clz	r3, r3
 8002790:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002792:	429a      	cmp	r2, r3
 8002794:	d106      	bne.n	80027a4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2200      	movs	r2, #0
 800279c:	2101      	movs	r1, #1
 800279e:	4618      	mov	r0, r3
 80027a0:	f7ff fb7e 	bl	8001ea0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2102      	movs	r1, #2
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff fb62 	bl	8001e74 <LL_ADC_GetOffsetChannel>
 80027b0:	4603      	mov	r3, r0
 80027b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d10a      	bne.n	80027d0 <HAL_ADC_ConfigChannel+0x2e8>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2102      	movs	r1, #2
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff fb57 	bl	8001e74 <LL_ADC_GetOffsetChannel>
 80027c6:	4603      	mov	r3, r0
 80027c8:	0e9b      	lsrs	r3, r3, #26
 80027ca:	f003 021f 	and.w	r2, r3, #31
 80027ce:	e01e      	b.n	800280e <HAL_ADC_ConfigChannel+0x326>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2102      	movs	r1, #2
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff fb4c 	bl	8001e74 <LL_ADC_GetOffsetChannel>
 80027dc:	4603      	mov	r3, r0
 80027de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027e6:	fa93 f3a3 	rbit	r3, r3
 80027ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80027ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80027f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80027f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d101      	bne.n	8002802 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80027fe:	2320      	movs	r3, #32
 8002800:	e004      	b.n	800280c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002802:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002806:	fab3 f383 	clz	r3, r3
 800280a:	b2db      	uxtb	r3, r3
 800280c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002816:	2b00      	cmp	r3, #0
 8002818:	d105      	bne.n	8002826 <HAL_ADC_ConfigChannel+0x33e>
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	0e9b      	lsrs	r3, r3, #26
 8002820:	f003 031f 	and.w	r3, r3, #31
 8002824:	e016      	b.n	8002854 <HAL_ADC_ConfigChannel+0x36c>
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002832:	fa93 f3a3 	rbit	r3, r3
 8002836:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002838:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800283a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800283e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002846:	2320      	movs	r3, #32
 8002848:	e004      	b.n	8002854 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800284a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800284e:	fab3 f383 	clz	r3, r3
 8002852:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002854:	429a      	cmp	r2, r3
 8002856:	d106      	bne.n	8002866 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2200      	movs	r2, #0
 800285e:	2102      	movs	r1, #2
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff fb1d 	bl	8001ea0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2103      	movs	r1, #3
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff fb01 	bl	8001e74 <LL_ADC_GetOffsetChannel>
 8002872:	4603      	mov	r3, r0
 8002874:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002878:	2b00      	cmp	r3, #0
 800287a:	d10a      	bne.n	8002892 <HAL_ADC_ConfigChannel+0x3aa>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2103      	movs	r1, #3
 8002882:	4618      	mov	r0, r3
 8002884:	f7ff faf6 	bl	8001e74 <LL_ADC_GetOffsetChannel>
 8002888:	4603      	mov	r3, r0
 800288a:	0e9b      	lsrs	r3, r3, #26
 800288c:	f003 021f 	and.w	r2, r3, #31
 8002890:	e017      	b.n	80028c2 <HAL_ADC_ConfigChannel+0x3da>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2103      	movs	r1, #3
 8002898:	4618      	mov	r0, r3
 800289a:	f7ff faeb 	bl	8001e74 <LL_ADC_GetOffsetChannel>
 800289e:	4603      	mov	r3, r0
 80028a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80028a4:	fa93 f3a3 	rbit	r3, r3
 80028a8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80028aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80028ac:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80028ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80028b4:	2320      	movs	r3, #32
 80028b6:	e003      	b.n	80028c0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80028b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028ba:	fab3 f383 	clz	r3, r3
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d105      	bne.n	80028da <HAL_ADC_ConfigChannel+0x3f2>
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	0e9b      	lsrs	r3, r3, #26
 80028d4:	f003 031f 	and.w	r3, r3, #31
 80028d8:	e011      	b.n	80028fe <HAL_ADC_ConfigChannel+0x416>
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80028e2:	fa93 f3a3 	rbit	r3, r3
 80028e6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80028e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80028ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80028ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d101      	bne.n	80028f6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80028f2:	2320      	movs	r3, #32
 80028f4:	e003      	b.n	80028fe <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80028f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80028f8:	fab3 f383 	clz	r3, r3
 80028fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80028fe:	429a      	cmp	r2, r3
 8002900:	d106      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2200      	movs	r2, #0
 8002908:	2103      	movs	r1, #3
 800290a:	4618      	mov	r0, r3
 800290c:	f7ff fac8 	bl	8001ea0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff fbf1 	bl	80020fc <LL_ADC_IsEnabled>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	f040 813d 	bne.w	8002b9c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6818      	ldr	r0, [r3, #0]
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	6819      	ldr	r1, [r3, #0]
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	461a      	mov	r2, r3
 8002930:	f7ff fb72 	bl	8002018 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	4aa2      	ldr	r2, [pc, #648]	@ (8002bc4 <HAL_ADC_ConfigChannel+0x6dc>)
 800293a:	4293      	cmp	r3, r2
 800293c:	f040 812e 	bne.w	8002b9c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10b      	bne.n	8002968 <HAL_ADC_ConfigChannel+0x480>
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	0e9b      	lsrs	r3, r3, #26
 8002956:	3301      	adds	r3, #1
 8002958:	f003 031f 	and.w	r3, r3, #31
 800295c:	2b09      	cmp	r3, #9
 800295e:	bf94      	ite	ls
 8002960:	2301      	movls	r3, #1
 8002962:	2300      	movhi	r3, #0
 8002964:	b2db      	uxtb	r3, r3
 8002966:	e019      	b.n	800299c <HAL_ADC_ConfigChannel+0x4b4>
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002970:	fa93 f3a3 	rbit	r3, r3
 8002974:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002976:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002978:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800297a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800297c:	2b00      	cmp	r3, #0
 800297e:	d101      	bne.n	8002984 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002980:	2320      	movs	r3, #32
 8002982:	e003      	b.n	800298c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002984:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002986:	fab3 f383 	clz	r3, r3
 800298a:	b2db      	uxtb	r3, r3
 800298c:	3301      	adds	r3, #1
 800298e:	f003 031f 	and.w	r3, r3, #31
 8002992:	2b09      	cmp	r3, #9
 8002994:	bf94      	ite	ls
 8002996:	2301      	movls	r3, #1
 8002998:	2300      	movhi	r3, #0
 800299a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800299c:	2b00      	cmp	r3, #0
 800299e:	d079      	beq.n	8002a94 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d107      	bne.n	80029bc <HAL_ADC_ConfigChannel+0x4d4>
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	0e9b      	lsrs	r3, r3, #26
 80029b2:	3301      	adds	r3, #1
 80029b4:	069b      	lsls	r3, r3, #26
 80029b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029ba:	e015      	b.n	80029e8 <HAL_ADC_ConfigChannel+0x500>
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029c4:	fa93 f3a3 	rbit	r3, r3
 80029c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80029ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029cc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80029ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d101      	bne.n	80029d8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80029d4:	2320      	movs	r3, #32
 80029d6:	e003      	b.n	80029e0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80029d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029da:	fab3 f383 	clz	r3, r3
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	3301      	adds	r3, #1
 80029e2:	069b      	lsls	r3, r3, #26
 80029e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d109      	bne.n	8002a08 <HAL_ADC_ConfigChannel+0x520>
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	0e9b      	lsrs	r3, r3, #26
 80029fa:	3301      	adds	r3, #1
 80029fc:	f003 031f 	and.w	r3, r3, #31
 8002a00:	2101      	movs	r1, #1
 8002a02:	fa01 f303 	lsl.w	r3, r1, r3
 8002a06:	e017      	b.n	8002a38 <HAL_ADC_ConfigChannel+0x550>
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a10:	fa93 f3a3 	rbit	r3, r3
 8002a14:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002a16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a18:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002a1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d101      	bne.n	8002a24 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002a20:	2320      	movs	r3, #32
 8002a22:	e003      	b.n	8002a2c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002a24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a26:	fab3 f383 	clz	r3, r3
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	f003 031f 	and.w	r3, r3, #31
 8002a32:	2101      	movs	r1, #1
 8002a34:	fa01 f303 	lsl.w	r3, r1, r3
 8002a38:	ea42 0103 	orr.w	r1, r2, r3
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d10a      	bne.n	8002a5e <HAL_ADC_ConfigChannel+0x576>
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	0e9b      	lsrs	r3, r3, #26
 8002a4e:	3301      	adds	r3, #1
 8002a50:	f003 021f 	and.w	r2, r3, #31
 8002a54:	4613      	mov	r3, r2
 8002a56:	005b      	lsls	r3, r3, #1
 8002a58:	4413      	add	r3, r2
 8002a5a:	051b      	lsls	r3, r3, #20
 8002a5c:	e018      	b.n	8002a90 <HAL_ADC_ConfigChannel+0x5a8>
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a66:	fa93 f3a3 	rbit	r3, r3
 8002a6a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002a6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002a70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002a76:	2320      	movs	r3, #32
 8002a78:	e003      	b.n	8002a82 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002a7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a7c:	fab3 f383 	clz	r3, r3
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	3301      	adds	r3, #1
 8002a84:	f003 021f 	and.w	r2, r3, #31
 8002a88:	4613      	mov	r3, r2
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	4413      	add	r3, r2
 8002a8e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a90:	430b      	orrs	r3, r1
 8002a92:	e07e      	b.n	8002b92 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d107      	bne.n	8002ab0 <HAL_ADC_ConfigChannel+0x5c8>
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	0e9b      	lsrs	r3, r3, #26
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	069b      	lsls	r3, r3, #26
 8002aaa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002aae:	e015      	b.n	8002adc <HAL_ADC_ConfigChannel+0x5f4>
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ab8:	fa93 f3a3 	rbit	r3, r3
 8002abc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ac0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d101      	bne.n	8002acc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002ac8:	2320      	movs	r3, #32
 8002aca:	e003      	b.n	8002ad4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ace:	fab3 f383 	clz	r3, r3
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	069b      	lsls	r3, r3, #26
 8002ad8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d109      	bne.n	8002afc <HAL_ADC_ConfigChannel+0x614>
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	0e9b      	lsrs	r3, r3, #26
 8002aee:	3301      	adds	r3, #1
 8002af0:	f003 031f 	and.w	r3, r3, #31
 8002af4:	2101      	movs	r1, #1
 8002af6:	fa01 f303 	lsl.w	r3, r1, r3
 8002afa:	e017      	b.n	8002b2c <HAL_ADC_ConfigChannel+0x644>
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b02:	6a3b      	ldr	r3, [r7, #32]
 8002b04:	fa93 f3a3 	rbit	r3, r3
 8002b08:	61fb      	str	r3, [r7, #28]
  return result;
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d101      	bne.n	8002b18 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002b14:	2320      	movs	r3, #32
 8002b16:	e003      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1a:	fab3 f383 	clz	r3, r3
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	3301      	adds	r3, #1
 8002b22:	f003 031f 	and.w	r3, r3, #31
 8002b26:	2101      	movs	r1, #1
 8002b28:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2c:	ea42 0103 	orr.w	r1, r2, r3
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d10d      	bne.n	8002b58 <HAL_ADC_ConfigChannel+0x670>
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	0e9b      	lsrs	r3, r3, #26
 8002b42:	3301      	adds	r3, #1
 8002b44:	f003 021f 	and.w	r2, r3, #31
 8002b48:	4613      	mov	r3, r2
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	4413      	add	r3, r2
 8002b4e:	3b1e      	subs	r3, #30
 8002b50:	051b      	lsls	r3, r3, #20
 8002b52:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b56:	e01b      	b.n	8002b90 <HAL_ADC_ConfigChannel+0x6a8>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	fa93 f3a3 	rbit	r3, r3
 8002b64:	613b      	str	r3, [r7, #16]
  return result;
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d101      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002b70:	2320      	movs	r3, #32
 8002b72:	e003      	b.n	8002b7c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	fab3 f383 	clz	r3, r3
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	f003 021f 	and.w	r2, r3, #31
 8002b82:	4613      	mov	r3, r2
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	4413      	add	r3, r2
 8002b88:	3b1e      	subs	r3, #30
 8002b8a:	051b      	lsls	r3, r3, #20
 8002b8c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b90:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b96:	4619      	mov	r1, r3
 8002b98:	f7ff fa12 	bl	8001fc0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	4b09      	ldr	r3, [pc, #36]	@ (8002bc8 <HAL_ADC_ConfigChannel+0x6e0>)
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	f000 80be 	beq.w	8002d26 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002bb2:	d004      	beq.n	8002bbe <HAL_ADC_ConfigChannel+0x6d6>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a04      	ldr	r2, [pc, #16]	@ (8002bcc <HAL_ADC_ConfigChannel+0x6e4>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d10a      	bne.n	8002bd4 <HAL_ADC_ConfigChannel+0x6ec>
 8002bbe:	4b04      	ldr	r3, [pc, #16]	@ (8002bd0 <HAL_ADC_ConfigChannel+0x6e8>)
 8002bc0:	e009      	b.n	8002bd6 <HAL_ADC_ConfigChannel+0x6ee>
 8002bc2:	bf00      	nop
 8002bc4:	407f0000 	.word	0x407f0000
 8002bc8:	80080000 	.word	0x80080000
 8002bcc:	50000100 	.word	0x50000100
 8002bd0:	50000300 	.word	0x50000300
 8002bd4:	4b59      	ldr	r3, [pc, #356]	@ (8002d3c <HAL_ADC_ConfigChannel+0x854>)
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff f91a 	bl	8001e10 <LL_ADC_GetCommonPathInternalCh>
 8002bdc:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a56      	ldr	r2, [pc, #344]	@ (8002d40 <HAL_ADC_ConfigChannel+0x858>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d004      	beq.n	8002bf4 <HAL_ADC_ConfigChannel+0x70c>
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a55      	ldr	r2, [pc, #340]	@ (8002d44 <HAL_ADC_ConfigChannel+0x85c>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d13a      	bne.n	8002c6a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002bf4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002bf8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d134      	bne.n	8002c6a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c08:	d005      	beq.n	8002c16 <HAL_ADC_ConfigChannel+0x72e>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a4e      	ldr	r2, [pc, #312]	@ (8002d48 <HAL_ADC_ConfigChannel+0x860>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	f040 8085 	bne.w	8002d20 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c1e:	d004      	beq.n	8002c2a <HAL_ADC_ConfigChannel+0x742>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a49      	ldr	r2, [pc, #292]	@ (8002d4c <HAL_ADC_ConfigChannel+0x864>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d101      	bne.n	8002c2e <HAL_ADC_ConfigChannel+0x746>
 8002c2a:	4a49      	ldr	r2, [pc, #292]	@ (8002d50 <HAL_ADC_ConfigChannel+0x868>)
 8002c2c:	e000      	b.n	8002c30 <HAL_ADC_ConfigChannel+0x748>
 8002c2e:	4a43      	ldr	r2, [pc, #268]	@ (8002d3c <HAL_ADC_ConfigChannel+0x854>)
 8002c30:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c34:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c38:	4619      	mov	r1, r3
 8002c3a:	4610      	mov	r0, r2
 8002c3c:	f7ff f8d5 	bl	8001dea <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c40:	4b44      	ldr	r3, [pc, #272]	@ (8002d54 <HAL_ADC_ConfigChannel+0x86c>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	099b      	lsrs	r3, r3, #6
 8002c46:	4a44      	ldr	r2, [pc, #272]	@ (8002d58 <HAL_ADC_ConfigChannel+0x870>)
 8002c48:	fba2 2303 	umull	r2, r3, r2, r3
 8002c4c:	099b      	lsrs	r3, r3, #6
 8002c4e:	1c5a      	adds	r2, r3, #1
 8002c50:	4613      	mov	r3, r2
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	4413      	add	r3, r2
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c5a:	e002      	b.n	8002c62 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d1f9      	bne.n	8002c5c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c68:	e05a      	b.n	8002d20 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a3b      	ldr	r2, [pc, #236]	@ (8002d5c <HAL_ADC_ConfigChannel+0x874>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d125      	bne.n	8002cc0 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c78:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d11f      	bne.n	8002cc0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a31      	ldr	r2, [pc, #196]	@ (8002d4c <HAL_ADC_ConfigChannel+0x864>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d104      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x7ac>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a34      	ldr	r2, [pc, #208]	@ (8002d60 <HAL_ADC_ConfigChannel+0x878>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d047      	beq.n	8002d24 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c9c:	d004      	beq.n	8002ca8 <HAL_ADC_ConfigChannel+0x7c0>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a2a      	ldr	r2, [pc, #168]	@ (8002d4c <HAL_ADC_ConfigChannel+0x864>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d101      	bne.n	8002cac <HAL_ADC_ConfigChannel+0x7c4>
 8002ca8:	4a29      	ldr	r2, [pc, #164]	@ (8002d50 <HAL_ADC_ConfigChannel+0x868>)
 8002caa:	e000      	b.n	8002cae <HAL_ADC_ConfigChannel+0x7c6>
 8002cac:	4a23      	ldr	r2, [pc, #140]	@ (8002d3c <HAL_ADC_ConfigChannel+0x854>)
 8002cae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	4610      	mov	r0, r2
 8002cba:	f7ff f896 	bl	8001dea <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002cbe:	e031      	b.n	8002d24 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a27      	ldr	r2, [pc, #156]	@ (8002d64 <HAL_ADC_ConfigChannel+0x87c>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d12d      	bne.n	8002d26 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002cca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d127      	bne.n	8002d26 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a1c      	ldr	r2, [pc, #112]	@ (8002d4c <HAL_ADC_ConfigChannel+0x864>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d022      	beq.n	8002d26 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ce8:	d004      	beq.n	8002cf4 <HAL_ADC_ConfigChannel+0x80c>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a17      	ldr	r2, [pc, #92]	@ (8002d4c <HAL_ADC_ConfigChannel+0x864>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d101      	bne.n	8002cf8 <HAL_ADC_ConfigChannel+0x810>
 8002cf4:	4a16      	ldr	r2, [pc, #88]	@ (8002d50 <HAL_ADC_ConfigChannel+0x868>)
 8002cf6:	e000      	b.n	8002cfa <HAL_ADC_ConfigChannel+0x812>
 8002cf8:	4a10      	ldr	r2, [pc, #64]	@ (8002d3c <HAL_ADC_ConfigChannel+0x854>)
 8002cfa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cfe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d02:	4619      	mov	r1, r3
 8002d04:	4610      	mov	r0, r2
 8002d06:	f7ff f870 	bl	8001dea <LL_ADC_SetCommonPathInternalCh>
 8002d0a:	e00c      	b.n	8002d26 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d10:	f043 0220 	orr.w	r2, r3, #32
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002d1e:	e002      	b.n	8002d26 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d20:	bf00      	nop
 8002d22:	e000      	b.n	8002d26 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d24:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002d2e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	37d8      	adds	r7, #216	@ 0xd8
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	50000700 	.word	0x50000700
 8002d40:	c3210000 	.word	0xc3210000
 8002d44:	90c00010 	.word	0x90c00010
 8002d48:	50000600 	.word	0x50000600
 8002d4c:	50000100 	.word	0x50000100
 8002d50:	50000300 	.word	0x50000300
 8002d54:	20000000 	.word	0x20000000
 8002d58:	053e2d63 	.word	0x053e2d63
 8002d5c:	c7520000 	.word	0xc7520000
 8002d60:	50000500 	.word	0x50000500
 8002d64:	cb840000 	.word	0xcb840000

08002d68 <LL_ADC_IsEnabled>:
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d101      	bne.n	8002d80 <LL_ADC_IsEnabled+0x18>
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e000      	b.n	8002d82 <LL_ADC_IsEnabled+0x1a>
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <LL_ADC_REG_IsConversionOngoing>:
{
 8002d8e:	b480      	push	{r7}
 8002d90:	b083      	sub	sp, #12
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 0304 	and.w	r3, r3, #4
 8002d9e:	2b04      	cmp	r3, #4
 8002da0:	d101      	bne.n	8002da6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002da2:	2301      	movs	r3, #1
 8002da4:	e000      	b.n	8002da8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002db4:	b590      	push	{r4, r7, lr}
 8002db6:	b0a1      	sub	sp, #132	@ 0x84
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
 8002dbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d101      	bne.n	8002dd2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002dce:	2302      	movs	r3, #2
 8002dd0:	e0e7      	b.n	8002fa2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002dda:	2300      	movs	r3, #0
 8002ddc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002dde:	2300      	movs	r3, #0
 8002de0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002dea:	d102      	bne.n	8002df2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002dec:	4b6f      	ldr	r3, [pc, #444]	@ (8002fac <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002dee:	60bb      	str	r3, [r7, #8]
 8002df0:	e009      	b.n	8002e06 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a6e      	ldr	r2, [pc, #440]	@ (8002fb0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d102      	bne.n	8002e02 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002dfc:	4b6d      	ldr	r3, [pc, #436]	@ (8002fb4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002dfe:	60bb      	str	r3, [r7, #8]
 8002e00:	e001      	b.n	8002e06 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002e02:	2300      	movs	r3, #0
 8002e04:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d10b      	bne.n	8002e24 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e10:	f043 0220 	orr.w	r2, r3, #32
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e0be      	b.n	8002fa2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7ff ffb1 	bl	8002d8e <LL_ADC_REG_IsConversionOngoing>
 8002e2c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7ff ffab 	bl	8002d8e <LL_ADC_REG_IsConversionOngoing>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f040 80a0 	bne.w	8002f80 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002e40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f040 809c 	bne.w	8002f80 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e50:	d004      	beq.n	8002e5c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a55      	ldr	r2, [pc, #340]	@ (8002fac <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d101      	bne.n	8002e60 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002e5c:	4b56      	ldr	r3, [pc, #344]	@ (8002fb8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8002e5e:	e000      	b.n	8002e62 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002e60:	4b56      	ldr	r3, [pc, #344]	@ (8002fbc <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8002e62:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d04b      	beq.n	8002f04 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002e6c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	6859      	ldr	r1, [r3, #4]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002e7e:	035b      	lsls	r3, r3, #13
 8002e80:	430b      	orrs	r3, r1
 8002e82:	431a      	orrs	r2, r3
 8002e84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e86:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e90:	d004      	beq.n	8002e9c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a45      	ldr	r2, [pc, #276]	@ (8002fac <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d10f      	bne.n	8002ebc <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002e9c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002ea0:	f7ff ff62 	bl	8002d68 <LL_ADC_IsEnabled>
 8002ea4:	4604      	mov	r4, r0
 8002ea6:	4841      	ldr	r0, [pc, #260]	@ (8002fac <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002ea8:	f7ff ff5e 	bl	8002d68 <LL_ADC_IsEnabled>
 8002eac:	4603      	mov	r3, r0
 8002eae:	4323      	orrs	r3, r4
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	bf0c      	ite	eq
 8002eb4:	2301      	moveq	r3, #1
 8002eb6:	2300      	movne	r3, #0
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	e012      	b.n	8002ee2 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002ebc:	483c      	ldr	r0, [pc, #240]	@ (8002fb0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002ebe:	f7ff ff53 	bl	8002d68 <LL_ADC_IsEnabled>
 8002ec2:	4604      	mov	r4, r0
 8002ec4:	483b      	ldr	r0, [pc, #236]	@ (8002fb4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002ec6:	f7ff ff4f 	bl	8002d68 <LL_ADC_IsEnabled>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	431c      	orrs	r4, r3
 8002ece:	483c      	ldr	r0, [pc, #240]	@ (8002fc0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002ed0:	f7ff ff4a 	bl	8002d68 <LL_ADC_IsEnabled>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	4323      	orrs	r3, r4
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	bf0c      	ite	eq
 8002edc:	2301      	moveq	r3, #1
 8002ede:	2300      	movne	r3, #0
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d056      	beq.n	8002f94 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002ee6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002eee:	f023 030f 	bic.w	r3, r3, #15
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	6811      	ldr	r1, [r2, #0]
 8002ef6:	683a      	ldr	r2, [r7, #0]
 8002ef8:	6892      	ldr	r2, [r2, #8]
 8002efa:	430a      	orrs	r2, r1
 8002efc:	431a      	orrs	r2, r3
 8002efe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f00:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f02:	e047      	b.n	8002f94 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002f04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f0e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f18:	d004      	beq.n	8002f24 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a23      	ldr	r2, [pc, #140]	@ (8002fac <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d10f      	bne.n	8002f44 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8002f24:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002f28:	f7ff ff1e 	bl	8002d68 <LL_ADC_IsEnabled>
 8002f2c:	4604      	mov	r4, r0
 8002f2e:	481f      	ldr	r0, [pc, #124]	@ (8002fac <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002f30:	f7ff ff1a 	bl	8002d68 <LL_ADC_IsEnabled>
 8002f34:	4603      	mov	r3, r0
 8002f36:	4323      	orrs	r3, r4
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	bf0c      	ite	eq
 8002f3c:	2301      	moveq	r3, #1
 8002f3e:	2300      	movne	r3, #0
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	e012      	b.n	8002f6a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8002f44:	481a      	ldr	r0, [pc, #104]	@ (8002fb0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002f46:	f7ff ff0f 	bl	8002d68 <LL_ADC_IsEnabled>
 8002f4a:	4604      	mov	r4, r0
 8002f4c:	4819      	ldr	r0, [pc, #100]	@ (8002fb4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002f4e:	f7ff ff0b 	bl	8002d68 <LL_ADC_IsEnabled>
 8002f52:	4603      	mov	r3, r0
 8002f54:	431c      	orrs	r4, r3
 8002f56:	481a      	ldr	r0, [pc, #104]	@ (8002fc0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002f58:	f7ff ff06 	bl	8002d68 <LL_ADC_IsEnabled>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	4323      	orrs	r3, r4
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	bf0c      	ite	eq
 8002f64:	2301      	moveq	r3, #1
 8002f66:	2300      	movne	r3, #0
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d012      	beq.n	8002f94 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002f6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002f76:	f023 030f 	bic.w	r3, r3, #15
 8002f7a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002f7c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f7e:	e009      	b.n	8002f94 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f84:	f043 0220 	orr.w	r2, r3, #32
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002f92:	e000      	b.n	8002f96 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f94:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002f9e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3784      	adds	r7, #132	@ 0x84
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd90      	pop	{r4, r7, pc}
 8002faa:	bf00      	nop
 8002fac:	50000100 	.word	0x50000100
 8002fb0:	50000400 	.word	0x50000400
 8002fb4:	50000500 	.word	0x50000500
 8002fb8:	50000300 	.word	0x50000300
 8002fbc:	50000700 	.word	0x50000700
 8002fc0:	50000600 	.word	0x50000600

08002fc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b085      	sub	sp, #20
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f003 0307 	and.w	r3, r3, #7
 8002fd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8003008 <__NVIC_SetPriorityGrouping+0x44>)
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fda:	68ba      	ldr	r2, [r7, #8]
 8002fdc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ff0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ff4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ff6:	4a04      	ldr	r2, [pc, #16]	@ (8003008 <__NVIC_SetPriorityGrouping+0x44>)
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	60d3      	str	r3, [r2, #12]
}
 8002ffc:	bf00      	nop
 8002ffe:	3714      	adds	r7, #20
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr
 8003008:	e000ed00 	.word	0xe000ed00

0800300c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003010:	4b04      	ldr	r3, [pc, #16]	@ (8003024 <__NVIC_GetPriorityGrouping+0x18>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	0a1b      	lsrs	r3, r3, #8
 8003016:	f003 0307 	and.w	r3, r3, #7
}
 800301a:	4618      	mov	r0, r3
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr
 8003024:	e000ed00 	.word	0xe000ed00

08003028 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	4603      	mov	r3, r0
 8003030:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003036:	2b00      	cmp	r3, #0
 8003038:	db0b      	blt.n	8003052 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800303a:	79fb      	ldrb	r3, [r7, #7]
 800303c:	f003 021f 	and.w	r2, r3, #31
 8003040:	4907      	ldr	r1, [pc, #28]	@ (8003060 <__NVIC_EnableIRQ+0x38>)
 8003042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003046:	095b      	lsrs	r3, r3, #5
 8003048:	2001      	movs	r0, #1
 800304a:	fa00 f202 	lsl.w	r2, r0, r2
 800304e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003052:	bf00      	nop
 8003054:	370c      	adds	r7, #12
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	e000e100 	.word	0xe000e100

08003064 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	4603      	mov	r3, r0
 800306c:	6039      	str	r1, [r7, #0]
 800306e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003070:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003074:	2b00      	cmp	r3, #0
 8003076:	db0a      	blt.n	800308e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	b2da      	uxtb	r2, r3
 800307c:	490c      	ldr	r1, [pc, #48]	@ (80030b0 <__NVIC_SetPriority+0x4c>)
 800307e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003082:	0112      	lsls	r2, r2, #4
 8003084:	b2d2      	uxtb	r2, r2
 8003086:	440b      	add	r3, r1
 8003088:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800308c:	e00a      	b.n	80030a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	b2da      	uxtb	r2, r3
 8003092:	4908      	ldr	r1, [pc, #32]	@ (80030b4 <__NVIC_SetPriority+0x50>)
 8003094:	79fb      	ldrb	r3, [r7, #7]
 8003096:	f003 030f 	and.w	r3, r3, #15
 800309a:	3b04      	subs	r3, #4
 800309c:	0112      	lsls	r2, r2, #4
 800309e:	b2d2      	uxtb	r2, r2
 80030a0:	440b      	add	r3, r1
 80030a2:	761a      	strb	r2, [r3, #24]
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	e000e100 	.word	0xe000e100
 80030b4:	e000ed00 	.word	0xe000ed00

080030b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b089      	sub	sp, #36	@ 0x24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f003 0307 	and.w	r3, r3, #7
 80030ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	f1c3 0307 	rsb	r3, r3, #7
 80030d2:	2b04      	cmp	r3, #4
 80030d4:	bf28      	it	cs
 80030d6:	2304      	movcs	r3, #4
 80030d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	3304      	adds	r3, #4
 80030de:	2b06      	cmp	r3, #6
 80030e0:	d902      	bls.n	80030e8 <NVIC_EncodePriority+0x30>
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	3b03      	subs	r3, #3
 80030e6:	e000      	b.n	80030ea <NVIC_EncodePriority+0x32>
 80030e8:	2300      	movs	r3, #0
 80030ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030ec:	f04f 32ff 	mov.w	r2, #4294967295
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	fa02 f303 	lsl.w	r3, r2, r3
 80030f6:	43da      	mvns	r2, r3
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	401a      	ands	r2, r3
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003100:	f04f 31ff 	mov.w	r1, #4294967295
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	fa01 f303 	lsl.w	r3, r1, r3
 800310a:	43d9      	mvns	r1, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003110:	4313      	orrs	r3, r2
         );
}
 8003112:	4618      	mov	r0, r3
 8003114:	3724      	adds	r7, #36	@ 0x24
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr

0800311e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b082      	sub	sp, #8
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f7ff ff4c 	bl	8002fc4 <__NVIC_SetPriorityGrouping>
}
 800312c:	bf00      	nop
 800312e:	3708      	adds	r7, #8
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	607a      	str	r2, [r7, #4]
 8003140:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003142:	f7ff ff63 	bl	800300c <__NVIC_GetPriorityGrouping>
 8003146:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	68b9      	ldr	r1, [r7, #8]
 800314c:	6978      	ldr	r0, [r7, #20]
 800314e:	f7ff ffb3 	bl	80030b8 <NVIC_EncodePriority>
 8003152:	4602      	mov	r2, r0
 8003154:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003158:	4611      	mov	r1, r2
 800315a:	4618      	mov	r0, r3
 800315c:	f7ff ff82 	bl	8003064 <__NVIC_SetPriority>
}
 8003160:	bf00      	nop
 8003162:	3718      	adds	r7, #24
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	4603      	mov	r3, r0
 8003170:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff ff56 	bl	8003028 <__NVIC_EnableIRQ>
}
 800317c:	bf00      	nop
 800317e:	3708      	adds	r7, #8
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003184:	b480      	push	{r7}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800318c:	2300      	movs	r3, #0
 800318e:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003196:	b2db      	uxtb	r3, r3
 8003198:	2b02      	cmp	r3, #2
 800319a:	d005      	beq.n	80031a8 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2204      	movs	r2, #4
 80031a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	73fb      	strb	r3, [r7, #15]
 80031a6:	e037      	b.n	8003218 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f022 020e 	bic.w	r2, r2, #14
 80031b6:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031c6:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f022 0201 	bic.w	r2, r2, #1
 80031d6:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031dc:	f003 021f 	and.w	r2, r3, #31
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e4:	2101      	movs	r1, #1
 80031e6:	fa01 f202 	lsl.w	r2, r1, r2
 80031ea:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80031f4:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00c      	beq.n	8003218 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003208:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800320c:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003216:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003228:	7bfb      	ldrb	r3, [r7, #15]
}
 800322a:	4618      	mov	r0, r3
 800322c:	3714      	adds	r7, #20
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr

08003236 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003236:	b580      	push	{r7, lr}
 8003238:	b084      	sub	sp, #16
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800323e:	2300      	movs	r3, #0
 8003240:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b02      	cmp	r3, #2
 800324c:	d00d      	beq.n	800326a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2204      	movs	r2, #4
 8003252:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	73fb      	strb	r3, [r7, #15]
 8003268:	e047      	b.n	80032fa <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f022 020e 	bic.w	r2, r2, #14
 8003278:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f022 0201 	bic.w	r2, r2, #1
 8003288:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003294:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003298:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800329e:	f003 021f 	and.w	r2, r3, #31
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a6:	2101      	movs	r1, #1
 80032a8:	fa01 f202 	lsl.w	r2, r1, r2
 80032ac:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80032b6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d00c      	beq.n	80032da <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80032ce:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80032d8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2201      	movs	r2, #1
 80032de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	4798      	blx	r3
    }
  }
  return status;
 80032fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3710      	adds	r7, #16
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003304:	b480      	push	{r7}
 8003306:	b087      	sub	sp, #28
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800330e:	2300      	movs	r3, #0
 8003310:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003312:	e15a      	b.n	80035ca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	2101      	movs	r1, #1
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	fa01 f303 	lsl.w	r3, r1, r3
 8003320:	4013      	ands	r3, r2
 8003322:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2b00      	cmp	r3, #0
 8003328:	f000 814c 	beq.w	80035c4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f003 0303 	and.w	r3, r3, #3
 8003334:	2b01      	cmp	r3, #1
 8003336:	d005      	beq.n	8003344 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003340:	2b02      	cmp	r3, #2
 8003342:	d130      	bne.n	80033a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	2203      	movs	r2, #3
 8003350:	fa02 f303 	lsl.w	r3, r2, r3
 8003354:	43db      	mvns	r3, r3
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	4013      	ands	r3, r2
 800335a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	68da      	ldr	r2, [r3, #12]
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	693a      	ldr	r2, [r7, #16]
 800336a:	4313      	orrs	r3, r2
 800336c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800337a:	2201      	movs	r2, #1
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	fa02 f303 	lsl.w	r3, r2, r3
 8003382:	43db      	mvns	r3, r3
 8003384:	693a      	ldr	r2, [r7, #16]
 8003386:	4013      	ands	r3, r2
 8003388:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	091b      	lsrs	r3, r3, #4
 8003390:	f003 0201 	and.w	r2, r3, #1
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	fa02 f303 	lsl.w	r3, r2, r3
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	4313      	orrs	r3, r2
 800339e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f003 0303 	and.w	r3, r3, #3
 80033ae:	2b03      	cmp	r3, #3
 80033b0:	d017      	beq.n	80033e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	005b      	lsls	r3, r3, #1
 80033bc:	2203      	movs	r2, #3
 80033be:	fa02 f303 	lsl.w	r3, r2, r3
 80033c2:	43db      	mvns	r3, r3
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	4013      	ands	r3, r2
 80033c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	689a      	ldr	r2, [r3, #8]
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	4313      	orrs	r3, r2
 80033da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	693a      	ldr	r2, [r7, #16]
 80033e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f003 0303 	and.w	r3, r3, #3
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d123      	bne.n	8003436 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	08da      	lsrs	r2, r3, #3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	3208      	adds	r2, #8
 80033f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	f003 0307 	and.w	r3, r3, #7
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	220f      	movs	r2, #15
 8003406:	fa02 f303 	lsl.w	r3, r2, r3
 800340a:	43db      	mvns	r3, r3
 800340c:	693a      	ldr	r2, [r7, #16]
 800340e:	4013      	ands	r3, r2
 8003410:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	691a      	ldr	r2, [r3, #16]
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	f003 0307 	and.w	r3, r3, #7
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	fa02 f303 	lsl.w	r3, r2, r3
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	4313      	orrs	r3, r2
 8003426:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	08da      	lsrs	r2, r3, #3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	3208      	adds	r2, #8
 8003430:	6939      	ldr	r1, [r7, #16]
 8003432:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	005b      	lsls	r3, r3, #1
 8003440:	2203      	movs	r2, #3
 8003442:	fa02 f303 	lsl.w	r3, r2, r3
 8003446:	43db      	mvns	r3, r3
 8003448:	693a      	ldr	r2, [r7, #16]
 800344a:	4013      	ands	r3, r2
 800344c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f003 0203 	and.w	r2, r3, #3
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	fa02 f303 	lsl.w	r3, r2, r3
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	4313      	orrs	r3, r2
 8003462:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003472:	2b00      	cmp	r3, #0
 8003474:	f000 80a6 	beq.w	80035c4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003478:	4b5b      	ldr	r3, [pc, #364]	@ (80035e8 <HAL_GPIO_Init+0x2e4>)
 800347a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800347c:	4a5a      	ldr	r2, [pc, #360]	@ (80035e8 <HAL_GPIO_Init+0x2e4>)
 800347e:	f043 0301 	orr.w	r3, r3, #1
 8003482:	6613      	str	r3, [r2, #96]	@ 0x60
 8003484:	4b58      	ldr	r3, [pc, #352]	@ (80035e8 <HAL_GPIO_Init+0x2e4>)
 8003486:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003488:	f003 0301 	and.w	r3, r3, #1
 800348c:	60bb      	str	r3, [r7, #8]
 800348e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003490:	4a56      	ldr	r2, [pc, #344]	@ (80035ec <HAL_GPIO_Init+0x2e8>)
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	089b      	lsrs	r3, r3, #2
 8003496:	3302      	adds	r3, #2
 8003498:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800349c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f003 0303 	and.w	r3, r3, #3
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	220f      	movs	r2, #15
 80034a8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ac:	43db      	mvns	r3, r3
 80034ae:	693a      	ldr	r2, [r7, #16]
 80034b0:	4013      	ands	r3, r2
 80034b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80034ba:	d01f      	beq.n	80034fc <HAL_GPIO_Init+0x1f8>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4a4c      	ldr	r2, [pc, #304]	@ (80035f0 <HAL_GPIO_Init+0x2ec>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d019      	beq.n	80034f8 <HAL_GPIO_Init+0x1f4>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a4b      	ldr	r2, [pc, #300]	@ (80035f4 <HAL_GPIO_Init+0x2f0>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d013      	beq.n	80034f4 <HAL_GPIO_Init+0x1f0>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	4a4a      	ldr	r2, [pc, #296]	@ (80035f8 <HAL_GPIO_Init+0x2f4>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d00d      	beq.n	80034f0 <HAL_GPIO_Init+0x1ec>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a49      	ldr	r2, [pc, #292]	@ (80035fc <HAL_GPIO_Init+0x2f8>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d007      	beq.n	80034ec <HAL_GPIO_Init+0x1e8>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a48      	ldr	r2, [pc, #288]	@ (8003600 <HAL_GPIO_Init+0x2fc>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d101      	bne.n	80034e8 <HAL_GPIO_Init+0x1e4>
 80034e4:	2305      	movs	r3, #5
 80034e6:	e00a      	b.n	80034fe <HAL_GPIO_Init+0x1fa>
 80034e8:	2306      	movs	r3, #6
 80034ea:	e008      	b.n	80034fe <HAL_GPIO_Init+0x1fa>
 80034ec:	2304      	movs	r3, #4
 80034ee:	e006      	b.n	80034fe <HAL_GPIO_Init+0x1fa>
 80034f0:	2303      	movs	r3, #3
 80034f2:	e004      	b.n	80034fe <HAL_GPIO_Init+0x1fa>
 80034f4:	2302      	movs	r3, #2
 80034f6:	e002      	b.n	80034fe <HAL_GPIO_Init+0x1fa>
 80034f8:	2301      	movs	r3, #1
 80034fa:	e000      	b.n	80034fe <HAL_GPIO_Init+0x1fa>
 80034fc:	2300      	movs	r3, #0
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	f002 0203 	and.w	r2, r2, #3
 8003504:	0092      	lsls	r2, r2, #2
 8003506:	4093      	lsls	r3, r2
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	4313      	orrs	r3, r2
 800350c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800350e:	4937      	ldr	r1, [pc, #220]	@ (80035ec <HAL_GPIO_Init+0x2e8>)
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	089b      	lsrs	r3, r3, #2
 8003514:	3302      	adds	r3, #2
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800351c:	4b39      	ldr	r3, [pc, #228]	@ (8003604 <HAL_GPIO_Init+0x300>)
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	43db      	mvns	r3, r3
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	4013      	ands	r3, r2
 800352a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d003      	beq.n	8003540 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	4313      	orrs	r3, r2
 800353e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003540:	4a30      	ldr	r2, [pc, #192]	@ (8003604 <HAL_GPIO_Init+0x300>)
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003546:	4b2f      	ldr	r3, [pc, #188]	@ (8003604 <HAL_GPIO_Init+0x300>)
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	43db      	mvns	r3, r3
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	4013      	ands	r3, r2
 8003554:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d003      	beq.n	800356a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	4313      	orrs	r3, r2
 8003568:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800356a:	4a26      	ldr	r2, [pc, #152]	@ (8003604 <HAL_GPIO_Init+0x300>)
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003570:	4b24      	ldr	r3, [pc, #144]	@ (8003604 <HAL_GPIO_Init+0x300>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	43db      	mvns	r3, r3
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	4013      	ands	r3, r2
 800357e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d003      	beq.n	8003594 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	4313      	orrs	r3, r2
 8003592:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003594:	4a1b      	ldr	r2, [pc, #108]	@ (8003604 <HAL_GPIO_Init+0x300>)
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800359a:	4b1a      	ldr	r3, [pc, #104]	@ (8003604 <HAL_GPIO_Init+0x300>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	43db      	mvns	r3, r3
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	4013      	ands	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d003      	beq.n	80035be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80035be:	4a11      	ldr	r2, [pc, #68]	@ (8003604 <HAL_GPIO_Init+0x300>)
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	3301      	adds	r3, #1
 80035c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	fa22 f303 	lsr.w	r3, r2, r3
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	f47f ae9d 	bne.w	8003314 <HAL_GPIO_Init+0x10>
  }
}
 80035da:	bf00      	nop
 80035dc:	bf00      	nop
 80035de:	371c      	adds	r7, #28
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr
 80035e8:	40021000 	.word	0x40021000
 80035ec:	40010000 	.word	0x40010000
 80035f0:	48000400 	.word	0x48000400
 80035f4:	48000800 	.word	0x48000800
 80035f8:	48000c00 	.word	0x48000c00
 80035fc:	48001000 	.word	0x48001000
 8003600:	48001400 	.word	0x48001400
 8003604:	40010400 	.word	0x40010400

08003608 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	460b      	mov	r3, r1
 8003612:	807b      	strh	r3, [r7, #2]
 8003614:	4613      	mov	r3, r2
 8003616:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003618:	787b      	ldrb	r3, [r7, #1]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d003      	beq.n	8003626 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800361e:	887a      	ldrh	r2, [r7, #2]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003624:	e002      	b.n	800362c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003626:	887a      	ldrh	r2, [r7, #2]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800362c:	bf00      	nop
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	460b      	mov	r3, r1
 8003642:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	695b      	ldr	r3, [r3, #20]
 8003648:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800364a:	887a      	ldrh	r2, [r7, #2]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	4013      	ands	r3, r2
 8003650:	041a      	lsls	r2, r3, #16
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	43d9      	mvns	r1, r3
 8003656:	887b      	ldrh	r3, [r7, #2]
 8003658:	400b      	ands	r3, r1
 800365a:	431a      	orrs	r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	619a      	str	r2, [r3, #24]
}
 8003660:	bf00      	nop
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
 8003672:	4603      	mov	r3, r0
 8003674:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003676:	4b08      	ldr	r3, [pc, #32]	@ (8003698 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003678:	695a      	ldr	r2, [r3, #20]
 800367a:	88fb      	ldrh	r3, [r7, #6]
 800367c:	4013      	ands	r3, r2
 800367e:	2b00      	cmp	r3, #0
 8003680:	d006      	beq.n	8003690 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003682:	4a05      	ldr	r2, [pc, #20]	@ (8003698 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003684:	88fb      	ldrh	r3, [r7, #6]
 8003686:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003688:	88fb      	ldrh	r3, [r7, #6]
 800368a:	4618      	mov	r0, r3
 800368c:	f000 f806 	bl	800369c <HAL_GPIO_EXTI_Callback>
  }
}
 8003690:	bf00      	nop
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	40010400 	.word	0x40010400

0800369c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	4603      	mov	r3, r0
 80036a4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80036a6:	bf00      	nop
 80036a8:	370c      	adds	r7, #12
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
	...

080036b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b085      	sub	sp, #20
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d141      	bne.n	8003746 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80036c2:	4b4b      	ldr	r3, [pc, #300]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80036ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ce:	d131      	bne.n	8003734 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80036d0:	4b47      	ldr	r3, [pc, #284]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036d6:	4a46      	ldr	r2, [pc, #280]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80036dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80036e0:	4b43      	ldr	r3, [pc, #268]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80036e8:	4a41      	ldr	r2, [pc, #260]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80036f0:	4b40      	ldr	r3, [pc, #256]	@ (80037f4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2232      	movs	r2, #50	@ 0x32
 80036f6:	fb02 f303 	mul.w	r3, r2, r3
 80036fa:	4a3f      	ldr	r2, [pc, #252]	@ (80037f8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80036fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003700:	0c9b      	lsrs	r3, r3, #18
 8003702:	3301      	adds	r3, #1
 8003704:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003706:	e002      	b.n	800370e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	3b01      	subs	r3, #1
 800370c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800370e:	4b38      	ldr	r3, [pc, #224]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003716:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800371a:	d102      	bne.n	8003722 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d1f2      	bne.n	8003708 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003722:	4b33      	ldr	r3, [pc, #204]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003724:	695b      	ldr	r3, [r3, #20]
 8003726:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800372a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800372e:	d158      	bne.n	80037e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e057      	b.n	80037e4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003734:	4b2e      	ldr	r3, [pc, #184]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003736:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800373a:	4a2d      	ldr	r2, [pc, #180]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800373c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003740:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003744:	e04d      	b.n	80037e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800374c:	d141      	bne.n	80037d2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800374e:	4b28      	ldr	r3, [pc, #160]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003756:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800375a:	d131      	bne.n	80037c0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800375c:	4b24      	ldr	r3, [pc, #144]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800375e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003762:	4a23      	ldr	r2, [pc, #140]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003764:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003768:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800376c:	4b20      	ldr	r3, [pc, #128]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003774:	4a1e      	ldr	r2, [pc, #120]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003776:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800377a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800377c:	4b1d      	ldr	r3, [pc, #116]	@ (80037f4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2232      	movs	r2, #50	@ 0x32
 8003782:	fb02 f303 	mul.w	r3, r2, r3
 8003786:	4a1c      	ldr	r2, [pc, #112]	@ (80037f8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003788:	fba2 2303 	umull	r2, r3, r2, r3
 800378c:	0c9b      	lsrs	r3, r3, #18
 800378e:	3301      	adds	r3, #1
 8003790:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003792:	e002      	b.n	800379a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	3b01      	subs	r3, #1
 8003798:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800379a:	4b15      	ldr	r3, [pc, #84]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037a6:	d102      	bne.n	80037ae <HAL_PWREx_ControlVoltageScaling+0xfa>
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d1f2      	bne.n	8003794 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037ae:	4b10      	ldr	r3, [pc, #64]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037ba:	d112      	bne.n	80037e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e011      	b.n	80037e4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037c0:	4b0b      	ldr	r3, [pc, #44]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037c6:	4a0a      	ldr	r2, [pc, #40]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80037d0:	e007      	b.n	80037e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80037d2:	4b07      	ldr	r3, [pc, #28]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037da:	4a05      	ldr	r2, [pc, #20]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037dc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037e0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80037e2:	2300      	movs	r3, #0
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3714      	adds	r7, #20
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr
 80037f0:	40007000 	.word	0x40007000
 80037f4:	20000000 	.word	0x20000000
 80037f8:	431bde83 	.word	0x431bde83

080037fc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80037fc:	b480      	push	{r7}
 80037fe:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003800:	4b05      	ldr	r3, [pc, #20]	@ (8003818 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	4a04      	ldr	r2, [pc, #16]	@ (8003818 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003806:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800380a:	6093      	str	r3, [r2, #8]
}
 800380c:	bf00      	nop
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	40007000 	.word	0x40007000

0800381c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b088      	sub	sp, #32
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e2fe      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0301 	and.w	r3, r3, #1
 8003836:	2b00      	cmp	r3, #0
 8003838:	d075      	beq.n	8003926 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800383a:	4b97      	ldr	r3, [pc, #604]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f003 030c 	and.w	r3, r3, #12
 8003842:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003844:	4b94      	ldr	r3, [pc, #592]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	f003 0303 	and.w	r3, r3, #3
 800384c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	2b0c      	cmp	r3, #12
 8003852:	d102      	bne.n	800385a <HAL_RCC_OscConfig+0x3e>
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	2b03      	cmp	r3, #3
 8003858:	d002      	beq.n	8003860 <HAL_RCC_OscConfig+0x44>
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	2b08      	cmp	r3, #8
 800385e:	d10b      	bne.n	8003878 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003860:	4b8d      	ldr	r3, [pc, #564]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d05b      	beq.n	8003924 <HAL_RCC_OscConfig+0x108>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d157      	bne.n	8003924 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e2d9      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003880:	d106      	bne.n	8003890 <HAL_RCC_OscConfig+0x74>
 8003882:	4b85      	ldr	r3, [pc, #532]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a84      	ldr	r2, [pc, #528]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800388c:	6013      	str	r3, [r2, #0]
 800388e:	e01d      	b.n	80038cc <HAL_RCC_OscConfig+0xb0>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003898:	d10c      	bne.n	80038b4 <HAL_RCC_OscConfig+0x98>
 800389a:	4b7f      	ldr	r3, [pc, #508]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a7e      	ldr	r2, [pc, #504]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80038a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038a4:	6013      	str	r3, [r2, #0]
 80038a6:	4b7c      	ldr	r3, [pc, #496]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a7b      	ldr	r2, [pc, #492]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80038ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038b0:	6013      	str	r3, [r2, #0]
 80038b2:	e00b      	b.n	80038cc <HAL_RCC_OscConfig+0xb0>
 80038b4:	4b78      	ldr	r3, [pc, #480]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a77      	ldr	r2, [pc, #476]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80038ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038be:	6013      	str	r3, [r2, #0]
 80038c0:	4b75      	ldr	r3, [pc, #468]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a74      	ldr	r2, [pc, #464]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80038c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d013      	beq.n	80038fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d4:	f7fe fa6a 	bl	8001dac <HAL_GetTick>
 80038d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038da:	e008      	b.n	80038ee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038dc:	f7fe fa66 	bl	8001dac <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	2b64      	cmp	r3, #100	@ 0x64
 80038e8:	d901      	bls.n	80038ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e29e      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038ee:	4b6a      	ldr	r3, [pc, #424]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d0f0      	beq.n	80038dc <HAL_RCC_OscConfig+0xc0>
 80038fa:	e014      	b.n	8003926 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038fc:	f7fe fa56 	bl	8001dac <HAL_GetTick>
 8003900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003902:	e008      	b.n	8003916 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003904:	f7fe fa52 	bl	8001dac <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	2b64      	cmp	r3, #100	@ 0x64
 8003910:	d901      	bls.n	8003916 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e28a      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003916:	4b60      	ldr	r3, [pc, #384]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d1f0      	bne.n	8003904 <HAL_RCC_OscConfig+0xe8>
 8003922:	e000      	b.n	8003926 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003924:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d075      	beq.n	8003a1e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003932:	4b59      	ldr	r3, [pc, #356]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f003 030c 	and.w	r3, r3, #12
 800393a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800393c:	4b56      	ldr	r3, [pc, #344]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	f003 0303 	and.w	r3, r3, #3
 8003944:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	2b0c      	cmp	r3, #12
 800394a:	d102      	bne.n	8003952 <HAL_RCC_OscConfig+0x136>
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	2b02      	cmp	r3, #2
 8003950:	d002      	beq.n	8003958 <HAL_RCC_OscConfig+0x13c>
 8003952:	69bb      	ldr	r3, [r7, #24]
 8003954:	2b04      	cmp	r3, #4
 8003956:	d11f      	bne.n	8003998 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003958:	4b4f      	ldr	r3, [pc, #316]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003960:	2b00      	cmp	r3, #0
 8003962:	d005      	beq.n	8003970 <HAL_RCC_OscConfig+0x154>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d101      	bne.n	8003970 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e25d      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003970:	4b49      	ldr	r3, [pc, #292]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	061b      	lsls	r3, r3, #24
 800397e:	4946      	ldr	r1, [pc, #280]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003980:	4313      	orrs	r3, r2
 8003982:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003984:	4b45      	ldr	r3, [pc, #276]	@ (8003a9c <HAL_RCC_OscConfig+0x280>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4618      	mov	r0, r3
 800398a:	f7fd f9b7 	bl	8000cfc <HAL_InitTick>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d043      	beq.n	8003a1c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e249      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d023      	beq.n	80039e8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039a0:	4b3d      	ldr	r3, [pc, #244]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a3c      	ldr	r2, [pc, #240]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80039a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ac:	f7fe f9fe 	bl	8001dac <HAL_GetTick>
 80039b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039b2:	e008      	b.n	80039c6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039b4:	f7fe f9fa 	bl	8001dac <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d901      	bls.n	80039c6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e232      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039c6:	4b34      	ldr	r3, [pc, #208]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d0f0      	beq.n	80039b4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039d2:	4b31      	ldr	r3, [pc, #196]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	691b      	ldr	r3, [r3, #16]
 80039de:	061b      	lsls	r3, r3, #24
 80039e0:	492d      	ldr	r1, [pc, #180]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80039e2:	4313      	orrs	r3, r2
 80039e4:	604b      	str	r3, [r1, #4]
 80039e6:	e01a      	b.n	8003a1e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039e8:	4b2b      	ldr	r3, [pc, #172]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a2a      	ldr	r2, [pc, #168]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 80039ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f4:	f7fe f9da 	bl	8001dac <HAL_GetTick>
 80039f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039fa:	e008      	b.n	8003a0e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039fc:	f7fe f9d6 	bl	8001dac <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e20e      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a0e:	4b22      	ldr	r3, [pc, #136]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d1f0      	bne.n	80039fc <HAL_RCC_OscConfig+0x1e0>
 8003a1a:	e000      	b.n	8003a1e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a1c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0308 	and.w	r3, r3, #8
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d041      	beq.n	8003aae <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d01c      	beq.n	8003a6c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a32:	4b19      	ldr	r3, [pc, #100]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003a34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a38:	4a17      	ldr	r2, [pc, #92]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003a3a:	f043 0301 	orr.w	r3, r3, #1
 8003a3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a42:	f7fe f9b3 	bl	8001dac <HAL_GetTick>
 8003a46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a48:	e008      	b.n	8003a5c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a4a:	f7fe f9af 	bl	8001dac <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d901      	bls.n	8003a5c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	e1e7      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a5c:	4b0e      	ldr	r3, [pc, #56]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003a5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a62:	f003 0302 	and.w	r3, r3, #2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d0ef      	beq.n	8003a4a <HAL_RCC_OscConfig+0x22e>
 8003a6a:	e020      	b.n	8003aae <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003a6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a72:	4a09      	ldr	r2, [pc, #36]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003a74:	f023 0301 	bic.w	r3, r3, #1
 8003a78:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a7c:	f7fe f996 	bl	8001dac <HAL_GetTick>
 8003a80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a82:	e00d      	b.n	8003aa0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a84:	f7fe f992 	bl	8001dac <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d906      	bls.n	8003aa0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e1ca      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
 8003a96:	bf00      	nop
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003aa0:	4b8c      	ldr	r3, [pc, #560]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1ea      	bne.n	8003a84 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0304 	and.w	r3, r3, #4
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	f000 80a6 	beq.w	8003c08 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003abc:	2300      	movs	r3, #0
 8003abe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ac0:	4b84      	ldr	r3, [pc, #528]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d101      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x2b4>
 8003acc:	2301      	movs	r3, #1
 8003ace:	e000      	b.n	8003ad2 <HAL_RCC_OscConfig+0x2b6>
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00d      	beq.n	8003af2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ad6:	4b7f      	ldr	r3, [pc, #508]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ada:	4a7e      	ldr	r2, [pc, #504]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003adc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ae0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ae2:	4b7c      	ldr	r3, [pc, #496]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aea:	60fb      	str	r3, [r7, #12]
 8003aec:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003aee:	2301      	movs	r3, #1
 8003af0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003af2:	4b79      	ldr	r3, [pc, #484]	@ (8003cd8 <HAL_RCC_OscConfig+0x4bc>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d118      	bne.n	8003b30 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003afe:	4b76      	ldr	r3, [pc, #472]	@ (8003cd8 <HAL_RCC_OscConfig+0x4bc>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a75      	ldr	r2, [pc, #468]	@ (8003cd8 <HAL_RCC_OscConfig+0x4bc>)
 8003b04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b0a:	f7fe f94f 	bl	8001dac <HAL_GetTick>
 8003b0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b10:	e008      	b.n	8003b24 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b12:	f7fe f94b 	bl	8001dac <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	2b02      	cmp	r3, #2
 8003b1e:	d901      	bls.n	8003b24 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	e183      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b24:	4b6c      	ldr	r3, [pc, #432]	@ (8003cd8 <HAL_RCC_OscConfig+0x4bc>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d0f0      	beq.n	8003b12 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d108      	bne.n	8003b4a <HAL_RCC_OscConfig+0x32e>
 8003b38:	4b66      	ldr	r3, [pc, #408]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b3e:	4a65      	ldr	r2, [pc, #404]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003b40:	f043 0301 	orr.w	r3, r3, #1
 8003b44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b48:	e024      	b.n	8003b94 <HAL_RCC_OscConfig+0x378>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	2b05      	cmp	r3, #5
 8003b50:	d110      	bne.n	8003b74 <HAL_RCC_OscConfig+0x358>
 8003b52:	4b60      	ldr	r3, [pc, #384]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b58:	4a5e      	ldr	r2, [pc, #376]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003b5a:	f043 0304 	orr.w	r3, r3, #4
 8003b5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b62:	4b5c      	ldr	r3, [pc, #368]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b68:	4a5a      	ldr	r2, [pc, #360]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003b6a:	f043 0301 	orr.w	r3, r3, #1
 8003b6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b72:	e00f      	b.n	8003b94 <HAL_RCC_OscConfig+0x378>
 8003b74:	4b57      	ldr	r3, [pc, #348]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b7a:	4a56      	ldr	r2, [pc, #344]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003b7c:	f023 0301 	bic.w	r3, r3, #1
 8003b80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b84:	4b53      	ldr	r3, [pc, #332]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b8a:	4a52      	ldr	r2, [pc, #328]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003b8c:	f023 0304 	bic.w	r3, r3, #4
 8003b90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d016      	beq.n	8003bca <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b9c:	f7fe f906 	bl	8001dac <HAL_GetTick>
 8003ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ba2:	e00a      	b.n	8003bba <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ba4:	f7fe f902 	bl	8001dac <HAL_GetTick>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e138      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bba:	4b46      	ldr	r3, [pc, #280]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc0:	f003 0302 	and.w	r3, r3, #2
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d0ed      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x388>
 8003bc8:	e015      	b.n	8003bf6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bca:	f7fe f8ef 	bl	8001dac <HAL_GetTick>
 8003bce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bd0:	e00a      	b.n	8003be8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bd2:	f7fe f8eb 	bl	8001dac <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d901      	bls.n	8003be8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e121      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003be8:	4b3a      	ldr	r3, [pc, #232]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1ed      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003bf6:	7ffb      	ldrb	r3, [r7, #31]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d105      	bne.n	8003c08 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bfc:	4b35      	ldr	r3, [pc, #212]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c00:	4a34      	ldr	r2, [pc, #208]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003c02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c06:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0320 	and.w	r3, r3, #32
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d03c      	beq.n	8003c8e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d01c      	beq.n	8003c56 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c1c:	4b2d      	ldr	r3, [pc, #180]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003c1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c22:	4a2c      	ldr	r2, [pc, #176]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003c24:	f043 0301 	orr.w	r3, r3, #1
 8003c28:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c2c:	f7fe f8be 	bl	8001dac <HAL_GetTick>
 8003c30:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c32:	e008      	b.n	8003c46 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c34:	f7fe f8ba 	bl	8001dac <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d901      	bls.n	8003c46 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e0f2      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c46:	4b23      	ldr	r3, [pc, #140]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003c48:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0ef      	beq.n	8003c34 <HAL_RCC_OscConfig+0x418>
 8003c54:	e01b      	b.n	8003c8e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c56:	4b1f      	ldr	r3, [pc, #124]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003c58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c5c:	4a1d      	ldr	r2, [pc, #116]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003c5e:	f023 0301 	bic.w	r3, r3, #1
 8003c62:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c66:	f7fe f8a1 	bl	8001dac <HAL_GetTick>
 8003c6a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c6c:	e008      	b.n	8003c80 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c6e:	f7fe f89d 	bl	8001dac <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d901      	bls.n	8003c80 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e0d5      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c80:	4b14      	ldr	r3, [pc, #80]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003c82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d1ef      	bne.n	8003c6e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	69db      	ldr	r3, [r3, #28]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 80c9 	beq.w	8003e2a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c98:	4b0e      	ldr	r3, [pc, #56]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f003 030c 	and.w	r3, r3, #12
 8003ca0:	2b0c      	cmp	r3, #12
 8003ca2:	f000 8083 	beq.w	8003dac <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	69db      	ldr	r3, [r3, #28]
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d15e      	bne.n	8003d6c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cae:	4b09      	ldr	r3, [pc, #36]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a08      	ldr	r2, [pc, #32]	@ (8003cd4 <HAL_RCC_OscConfig+0x4b8>)
 8003cb4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cba:	f7fe f877 	bl	8001dac <HAL_GetTick>
 8003cbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cc0:	e00c      	b.n	8003cdc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cc2:	f7fe f873 	bl	8001dac <HAL_GetTick>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d905      	bls.n	8003cdc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e0ab      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cdc:	4b55      	ldr	r3, [pc, #340]	@ (8003e34 <HAL_RCC_OscConfig+0x618>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d1ec      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ce8:	4b52      	ldr	r3, [pc, #328]	@ (8003e34 <HAL_RCC_OscConfig+0x618>)
 8003cea:	68da      	ldr	r2, [r3, #12]
 8003cec:	4b52      	ldr	r3, [pc, #328]	@ (8003e38 <HAL_RCC_OscConfig+0x61c>)
 8003cee:	4013      	ands	r3, r2
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	6a11      	ldr	r1, [r2, #32]
 8003cf4:	687a      	ldr	r2, [r7, #4]
 8003cf6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003cf8:	3a01      	subs	r2, #1
 8003cfa:	0112      	lsls	r2, r2, #4
 8003cfc:	4311      	orrs	r1, r2
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003d02:	0212      	lsls	r2, r2, #8
 8003d04:	4311      	orrs	r1, r2
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d0a:	0852      	lsrs	r2, r2, #1
 8003d0c:	3a01      	subs	r2, #1
 8003d0e:	0552      	lsls	r2, r2, #21
 8003d10:	4311      	orrs	r1, r2
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d16:	0852      	lsrs	r2, r2, #1
 8003d18:	3a01      	subs	r2, #1
 8003d1a:	0652      	lsls	r2, r2, #25
 8003d1c:	4311      	orrs	r1, r2
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003d22:	06d2      	lsls	r2, r2, #27
 8003d24:	430a      	orrs	r2, r1
 8003d26:	4943      	ldr	r1, [pc, #268]	@ (8003e34 <HAL_RCC_OscConfig+0x618>)
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d2c:	4b41      	ldr	r3, [pc, #260]	@ (8003e34 <HAL_RCC_OscConfig+0x618>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a40      	ldr	r2, [pc, #256]	@ (8003e34 <HAL_RCC_OscConfig+0x618>)
 8003d32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d36:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d38:	4b3e      	ldr	r3, [pc, #248]	@ (8003e34 <HAL_RCC_OscConfig+0x618>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	4a3d      	ldr	r2, [pc, #244]	@ (8003e34 <HAL_RCC_OscConfig+0x618>)
 8003d3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d42:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d44:	f7fe f832 	bl	8001dac <HAL_GetTick>
 8003d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d4a:	e008      	b.n	8003d5e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d4c:	f7fe f82e 	bl	8001dac <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e066      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d5e:	4b35      	ldr	r3, [pc, #212]	@ (8003e34 <HAL_RCC_OscConfig+0x618>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d0f0      	beq.n	8003d4c <HAL_RCC_OscConfig+0x530>
 8003d6a:	e05e      	b.n	8003e2a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d6c:	4b31      	ldr	r3, [pc, #196]	@ (8003e34 <HAL_RCC_OscConfig+0x618>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a30      	ldr	r2, [pc, #192]	@ (8003e34 <HAL_RCC_OscConfig+0x618>)
 8003d72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d78:	f7fe f818 	bl	8001dac <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d80:	f7fe f814 	bl	8001dac <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e04c      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d92:	4b28      	ldr	r3, [pc, #160]	@ (8003e34 <HAL_RCC_OscConfig+0x618>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1f0      	bne.n	8003d80 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003d9e:	4b25      	ldr	r3, [pc, #148]	@ (8003e34 <HAL_RCC_OscConfig+0x618>)
 8003da0:	68da      	ldr	r2, [r3, #12]
 8003da2:	4924      	ldr	r1, [pc, #144]	@ (8003e34 <HAL_RCC_OscConfig+0x618>)
 8003da4:	4b25      	ldr	r3, [pc, #148]	@ (8003e3c <HAL_RCC_OscConfig+0x620>)
 8003da6:	4013      	ands	r3, r2
 8003da8:	60cb      	str	r3, [r1, #12]
 8003daa:	e03e      	b.n	8003e2a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	69db      	ldr	r3, [r3, #28]
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d101      	bne.n	8003db8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e039      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003db8:	4b1e      	ldr	r3, [pc, #120]	@ (8003e34 <HAL_RCC_OscConfig+0x618>)
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	f003 0203 	and.w	r2, r3, #3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a1b      	ldr	r3, [r3, #32]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d12c      	bne.n	8003e26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d123      	bne.n	8003e26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003de8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d11b      	bne.n	8003e26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d113      	bne.n	8003e26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e08:	085b      	lsrs	r3, r3, #1
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d109      	bne.n	8003e26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e1c:	085b      	lsrs	r3, r3, #1
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d001      	beq.n	8003e2a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e000      	b.n	8003e2c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3720      	adds	r7, #32
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	40021000 	.word	0x40021000
 8003e38:	019f800c 	.word	0x019f800c
 8003e3c:	feeefffc 	.word	0xfeeefffc

08003e40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b086      	sub	sp, #24
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d101      	bne.n	8003e58 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e11e      	b.n	8004096 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e58:	4b91      	ldr	r3, [pc, #580]	@ (80040a0 <HAL_RCC_ClockConfig+0x260>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 030f 	and.w	r3, r3, #15
 8003e60:	683a      	ldr	r2, [r7, #0]
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d910      	bls.n	8003e88 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e66:	4b8e      	ldr	r3, [pc, #568]	@ (80040a0 <HAL_RCC_ClockConfig+0x260>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f023 020f 	bic.w	r2, r3, #15
 8003e6e:	498c      	ldr	r1, [pc, #560]	@ (80040a0 <HAL_RCC_ClockConfig+0x260>)
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e76:	4b8a      	ldr	r3, [pc, #552]	@ (80040a0 <HAL_RCC_ClockConfig+0x260>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 030f 	and.w	r3, r3, #15
 8003e7e:	683a      	ldr	r2, [r7, #0]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d001      	beq.n	8003e88 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e106      	b.n	8004096 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0301 	and.w	r3, r3, #1
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d073      	beq.n	8003f7c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	2b03      	cmp	r3, #3
 8003e9a:	d129      	bne.n	8003ef0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e9c:	4b81      	ldr	r3, [pc, #516]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d101      	bne.n	8003eac <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e0f4      	b.n	8004096 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003eac:	f000 f9d0 	bl	8004250 <RCC_GetSysClockFreqFromPLLSource>
 8003eb0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	4a7c      	ldr	r2, [pc, #496]	@ (80040a8 <HAL_RCC_ClockConfig+0x268>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d93f      	bls.n	8003f3a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003eba:	4b7a      	ldr	r3, [pc, #488]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d009      	beq.n	8003eda <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d033      	beq.n	8003f3a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d12f      	bne.n	8003f3a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003eda:	4b72      	ldr	r3, [pc, #456]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ee2:	4a70      	ldr	r2, [pc, #448]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003ee4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ee8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003eea:	2380      	movs	r3, #128	@ 0x80
 8003eec:	617b      	str	r3, [r7, #20]
 8003eee:	e024      	b.n	8003f3a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d107      	bne.n	8003f08 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ef8:	4b6a      	ldr	r3, [pc, #424]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d109      	bne.n	8003f18 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e0c6      	b.n	8004096 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f08:	4b66      	ldr	r3, [pc, #408]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d101      	bne.n	8003f18 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e0be      	b.n	8004096 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003f18:	f000 f8ce 	bl	80040b8 <HAL_RCC_GetSysClockFreq>
 8003f1c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	4a61      	ldr	r2, [pc, #388]	@ (80040a8 <HAL_RCC_ClockConfig+0x268>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d909      	bls.n	8003f3a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f26:	4b5f      	ldr	r3, [pc, #380]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f2e:	4a5d      	ldr	r2, [pc, #372]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003f30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f34:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003f36:	2380      	movs	r3, #128	@ 0x80
 8003f38:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f3a:	4b5a      	ldr	r3, [pc, #360]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f023 0203 	bic.w	r2, r3, #3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	4957      	ldr	r1, [pc, #348]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f4c:	f7fd ff2e 	bl	8001dac <HAL_GetTick>
 8003f50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f52:	e00a      	b.n	8003f6a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f54:	f7fd ff2a 	bl	8001dac <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d901      	bls.n	8003f6a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e095      	b.n	8004096 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f6a:	4b4e      	ldr	r3, [pc, #312]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 020c 	and.w	r2, r3, #12
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d1eb      	bne.n	8003f54 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d023      	beq.n	8003fd0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0304 	and.w	r3, r3, #4
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d005      	beq.n	8003fa0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f94:	4b43      	ldr	r3, [pc, #268]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	4a42      	ldr	r2, [pc, #264]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003f9a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f9e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0308 	and.w	r3, r3, #8
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d007      	beq.n	8003fbc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003fac:	4b3d      	ldr	r3, [pc, #244]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003fb4:	4a3b      	ldr	r2, [pc, #236]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003fb6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003fba:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fbc:	4b39      	ldr	r3, [pc, #228]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	4936      	ldr	r1, [pc, #216]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	608b      	str	r3, [r1, #8]
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	2b80      	cmp	r3, #128	@ 0x80
 8003fd4:	d105      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003fd6:	4b33      	ldr	r3, [pc, #204]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	4a32      	ldr	r2, [pc, #200]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8003fdc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003fe0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fe2:	4b2f      	ldr	r3, [pc, #188]	@ (80040a0 <HAL_RCC_ClockConfig+0x260>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 030f 	and.w	r3, r3, #15
 8003fea:	683a      	ldr	r2, [r7, #0]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d21d      	bcs.n	800402c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80040a0 <HAL_RCC_ClockConfig+0x260>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f023 020f 	bic.w	r2, r3, #15
 8003ff8:	4929      	ldr	r1, [pc, #164]	@ (80040a0 <HAL_RCC_ClockConfig+0x260>)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004000:	f7fd fed4 	bl	8001dac <HAL_GetTick>
 8004004:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004006:	e00a      	b.n	800401e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004008:	f7fd fed0 	bl	8001dac <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004016:	4293      	cmp	r3, r2
 8004018:	d901      	bls.n	800401e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e03b      	b.n	8004096 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800401e:	4b20      	ldr	r3, [pc, #128]	@ (80040a0 <HAL_RCC_ClockConfig+0x260>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 030f 	and.w	r3, r3, #15
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	429a      	cmp	r2, r3
 800402a:	d1ed      	bne.n	8004008 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0304 	and.w	r3, r3, #4
 8004034:	2b00      	cmp	r3, #0
 8004036:	d008      	beq.n	800404a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004038:	4b1a      	ldr	r3, [pc, #104]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	4917      	ldr	r1, [pc, #92]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8004046:	4313      	orrs	r3, r2
 8004048:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0308 	and.w	r3, r3, #8
 8004052:	2b00      	cmp	r3, #0
 8004054:	d009      	beq.n	800406a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004056:	4b13      	ldr	r3, [pc, #76]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	490f      	ldr	r1, [pc, #60]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8004066:	4313      	orrs	r3, r2
 8004068:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800406a:	f000 f825 	bl	80040b8 <HAL_RCC_GetSysClockFreq>
 800406e:	4602      	mov	r2, r0
 8004070:	4b0c      	ldr	r3, [pc, #48]	@ (80040a4 <HAL_RCC_ClockConfig+0x264>)
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	091b      	lsrs	r3, r3, #4
 8004076:	f003 030f 	and.w	r3, r3, #15
 800407a:	490c      	ldr	r1, [pc, #48]	@ (80040ac <HAL_RCC_ClockConfig+0x26c>)
 800407c:	5ccb      	ldrb	r3, [r1, r3]
 800407e:	f003 031f 	and.w	r3, r3, #31
 8004082:	fa22 f303 	lsr.w	r3, r2, r3
 8004086:	4a0a      	ldr	r2, [pc, #40]	@ (80040b0 <HAL_RCC_ClockConfig+0x270>)
 8004088:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800408a:	4b0a      	ldr	r3, [pc, #40]	@ (80040b4 <HAL_RCC_ClockConfig+0x274>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4618      	mov	r0, r3
 8004090:	f7fc fe34 	bl	8000cfc <HAL_InitTick>
 8004094:	4603      	mov	r3, r0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3718      	adds	r7, #24
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	40022000 	.word	0x40022000
 80040a4:	40021000 	.word	0x40021000
 80040a8:	04c4b400 	.word	0x04c4b400
 80040ac:	08008ee8 	.word	0x08008ee8
 80040b0:	20000000 	.word	0x20000000
 80040b4:	20000004 	.word	0x20000004

080040b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b087      	sub	sp, #28
 80040bc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80040be:	4b2c      	ldr	r3, [pc, #176]	@ (8004170 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f003 030c 	and.w	r3, r3, #12
 80040c6:	2b04      	cmp	r3, #4
 80040c8:	d102      	bne.n	80040d0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80040ca:	4b2a      	ldr	r3, [pc, #168]	@ (8004174 <HAL_RCC_GetSysClockFreq+0xbc>)
 80040cc:	613b      	str	r3, [r7, #16]
 80040ce:	e047      	b.n	8004160 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80040d0:	4b27      	ldr	r3, [pc, #156]	@ (8004170 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f003 030c 	and.w	r3, r3, #12
 80040d8:	2b08      	cmp	r3, #8
 80040da:	d102      	bne.n	80040e2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80040dc:	4b26      	ldr	r3, [pc, #152]	@ (8004178 <HAL_RCC_GetSysClockFreq+0xc0>)
 80040de:	613b      	str	r3, [r7, #16]
 80040e0:	e03e      	b.n	8004160 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80040e2:	4b23      	ldr	r3, [pc, #140]	@ (8004170 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f003 030c 	and.w	r3, r3, #12
 80040ea:	2b0c      	cmp	r3, #12
 80040ec:	d136      	bne.n	800415c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80040ee:	4b20      	ldr	r3, [pc, #128]	@ (8004170 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	f003 0303 	and.w	r3, r3, #3
 80040f6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040f8:	4b1d      	ldr	r3, [pc, #116]	@ (8004170 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	091b      	lsrs	r3, r3, #4
 80040fe:	f003 030f 	and.w	r3, r3, #15
 8004102:	3301      	adds	r3, #1
 8004104:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2b03      	cmp	r3, #3
 800410a:	d10c      	bne.n	8004126 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800410c:	4a1a      	ldr	r2, [pc, #104]	@ (8004178 <HAL_RCC_GetSysClockFreq+0xc0>)
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	fbb2 f3f3 	udiv	r3, r2, r3
 8004114:	4a16      	ldr	r2, [pc, #88]	@ (8004170 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004116:	68d2      	ldr	r2, [r2, #12]
 8004118:	0a12      	lsrs	r2, r2, #8
 800411a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800411e:	fb02 f303 	mul.w	r3, r2, r3
 8004122:	617b      	str	r3, [r7, #20]
      break;
 8004124:	e00c      	b.n	8004140 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004126:	4a13      	ldr	r2, [pc, #76]	@ (8004174 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	fbb2 f3f3 	udiv	r3, r2, r3
 800412e:	4a10      	ldr	r2, [pc, #64]	@ (8004170 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004130:	68d2      	ldr	r2, [r2, #12]
 8004132:	0a12      	lsrs	r2, r2, #8
 8004134:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004138:	fb02 f303 	mul.w	r3, r2, r3
 800413c:	617b      	str	r3, [r7, #20]
      break;
 800413e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004140:	4b0b      	ldr	r3, [pc, #44]	@ (8004170 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	0e5b      	lsrs	r3, r3, #25
 8004146:	f003 0303 	and.w	r3, r3, #3
 800414a:	3301      	adds	r3, #1
 800414c:	005b      	lsls	r3, r3, #1
 800414e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004150:	697a      	ldr	r2, [r7, #20]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	fbb2 f3f3 	udiv	r3, r2, r3
 8004158:	613b      	str	r3, [r7, #16]
 800415a:	e001      	b.n	8004160 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800415c:	2300      	movs	r3, #0
 800415e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004160:	693b      	ldr	r3, [r7, #16]
}
 8004162:	4618      	mov	r0, r3
 8004164:	371c      	adds	r7, #28
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop
 8004170:	40021000 	.word	0x40021000
 8004174:	00f42400 	.word	0x00f42400
 8004178:	016e3600 	.word	0x016e3600

0800417c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800417c:	b480      	push	{r7}
 800417e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004180:	4b03      	ldr	r3, [pc, #12]	@ (8004190 <HAL_RCC_GetHCLKFreq+0x14>)
 8004182:	681b      	ldr	r3, [r3, #0]
}
 8004184:	4618      	mov	r0, r3
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	20000000 	.word	0x20000000

08004194 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004198:	f7ff fff0 	bl	800417c <HAL_RCC_GetHCLKFreq>
 800419c:	4602      	mov	r2, r0
 800419e:	4b06      	ldr	r3, [pc, #24]	@ (80041b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	0a1b      	lsrs	r3, r3, #8
 80041a4:	f003 0307 	and.w	r3, r3, #7
 80041a8:	4904      	ldr	r1, [pc, #16]	@ (80041bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80041aa:	5ccb      	ldrb	r3, [r1, r3]
 80041ac:	f003 031f 	and.w	r3, r3, #31
 80041b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	40021000 	.word	0x40021000
 80041bc:	08008ef8 	.word	0x08008ef8

080041c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80041c4:	f7ff ffda 	bl	800417c <HAL_RCC_GetHCLKFreq>
 80041c8:	4602      	mov	r2, r0
 80041ca:	4b06      	ldr	r3, [pc, #24]	@ (80041e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	0adb      	lsrs	r3, r3, #11
 80041d0:	f003 0307 	and.w	r3, r3, #7
 80041d4:	4904      	ldr	r1, [pc, #16]	@ (80041e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80041d6:	5ccb      	ldrb	r3, [r1, r3]
 80041d8:	f003 031f 	and.w	r3, r3, #31
 80041dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	40021000 	.word	0x40021000
 80041e8:	08008ef8 	.word	0x08008ef8

080041ec <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	220f      	movs	r2, #15
 80041fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80041fc:	4b12      	ldr	r3, [pc, #72]	@ (8004248 <HAL_RCC_GetClockConfig+0x5c>)
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f003 0203 	and.w	r2, r3, #3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004208:	4b0f      	ldr	r3, [pc, #60]	@ (8004248 <HAL_RCC_GetClockConfig+0x5c>)
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004214:	4b0c      	ldr	r3, [pc, #48]	@ (8004248 <HAL_RCC_GetClockConfig+0x5c>)
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004220:	4b09      	ldr	r3, [pc, #36]	@ (8004248 <HAL_RCC_GetClockConfig+0x5c>)
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	08db      	lsrs	r3, r3, #3
 8004226:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800422e:	4b07      	ldr	r3, [pc, #28]	@ (800424c <HAL_RCC_GetClockConfig+0x60>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 020f 	and.w	r2, r3, #15
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	601a      	str	r2, [r3, #0]
}
 800423a:	bf00      	nop
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	40021000 	.word	0x40021000
 800424c:	40022000 	.word	0x40022000

08004250 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004250:	b480      	push	{r7}
 8004252:	b087      	sub	sp, #28
 8004254:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004256:	4b1e      	ldr	r3, [pc, #120]	@ (80042d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	f003 0303 	and.w	r3, r3, #3
 800425e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004260:	4b1b      	ldr	r3, [pc, #108]	@ (80042d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	091b      	lsrs	r3, r3, #4
 8004266:	f003 030f 	and.w	r3, r3, #15
 800426a:	3301      	adds	r3, #1
 800426c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	2b03      	cmp	r3, #3
 8004272:	d10c      	bne.n	800428e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004274:	4a17      	ldr	r2, [pc, #92]	@ (80042d4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	fbb2 f3f3 	udiv	r3, r2, r3
 800427c:	4a14      	ldr	r2, [pc, #80]	@ (80042d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800427e:	68d2      	ldr	r2, [r2, #12]
 8004280:	0a12      	lsrs	r2, r2, #8
 8004282:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004286:	fb02 f303 	mul.w	r3, r2, r3
 800428a:	617b      	str	r3, [r7, #20]
    break;
 800428c:	e00c      	b.n	80042a8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800428e:	4a12      	ldr	r2, [pc, #72]	@ (80042d8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	fbb2 f3f3 	udiv	r3, r2, r3
 8004296:	4a0e      	ldr	r2, [pc, #56]	@ (80042d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004298:	68d2      	ldr	r2, [r2, #12]
 800429a:	0a12      	lsrs	r2, r2, #8
 800429c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80042a0:	fb02 f303 	mul.w	r3, r2, r3
 80042a4:	617b      	str	r3, [r7, #20]
    break;
 80042a6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80042a8:	4b09      	ldr	r3, [pc, #36]	@ (80042d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	0e5b      	lsrs	r3, r3, #25
 80042ae:	f003 0303 	and.w	r3, r3, #3
 80042b2:	3301      	adds	r3, #1
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80042b8:	697a      	ldr	r2, [r7, #20]
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80042c2:	687b      	ldr	r3, [r7, #4]
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	371c      	adds	r7, #28
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr
 80042d0:	40021000 	.word	0x40021000
 80042d4:	016e3600 	.word	0x016e3600
 80042d8:	00f42400 	.word	0x00f42400

080042dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b086      	sub	sp, #24
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042e4:	2300      	movs	r3, #0
 80042e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042e8:	2300      	movs	r3, #0
 80042ea:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	f000 8098 	beq.w	800442a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042fa:	2300      	movs	r3, #0
 80042fc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042fe:	4b43      	ldr	r3, [pc, #268]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004302:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004306:	2b00      	cmp	r3, #0
 8004308:	d10d      	bne.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800430a:	4b40      	ldr	r3, [pc, #256]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800430c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800430e:	4a3f      	ldr	r2, [pc, #252]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004310:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004314:	6593      	str	r3, [r2, #88]	@ 0x58
 8004316:	4b3d      	ldr	r3, [pc, #244]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800431a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800431e:	60bb      	str	r3, [r7, #8]
 8004320:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004322:	2301      	movs	r3, #1
 8004324:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004326:	4b3a      	ldr	r3, [pc, #232]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a39      	ldr	r2, [pc, #228]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800432c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004330:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004332:	f7fd fd3b 	bl	8001dac <HAL_GetTick>
 8004336:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004338:	e009      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800433a:	f7fd fd37 	bl	8001dac <HAL_GetTick>
 800433e:	4602      	mov	r2, r0
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	2b02      	cmp	r3, #2
 8004346:	d902      	bls.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	74fb      	strb	r3, [r7, #19]
        break;
 800434c:	e005      	b.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800434e:	4b30      	ldr	r3, [pc, #192]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004356:	2b00      	cmp	r3, #0
 8004358:	d0ef      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800435a:	7cfb      	ldrb	r3, [r7, #19]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d159      	bne.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004360:	4b2a      	ldr	r3, [pc, #168]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004366:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800436a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d01e      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	429a      	cmp	r2, r3
 800437a:	d019      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800437c:	4b23      	ldr	r3, [pc, #140]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800437e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004382:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004386:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004388:	4b20      	ldr	r3, [pc, #128]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800438a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800438e:	4a1f      	ldr	r2, [pc, #124]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004390:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004394:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004398:	4b1c      	ldr	r3, [pc, #112]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800439a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800439e:	4a1b      	ldr	r2, [pc, #108]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80043a8:	4a18      	ldr	r2, [pc, #96]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d016      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ba:	f7fd fcf7 	bl	8001dac <HAL_GetTick>
 80043be:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043c0:	e00b      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043c2:	f7fd fcf3 	bl	8001dac <HAL_GetTick>
 80043c6:	4602      	mov	r2, r0
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d902      	bls.n	80043da <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80043d4:	2303      	movs	r3, #3
 80043d6:	74fb      	strb	r3, [r7, #19]
            break;
 80043d8:	e006      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043da:	4b0c      	ldr	r3, [pc, #48]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043e0:	f003 0302 	and.w	r3, r3, #2
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d0ec      	beq.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80043e8:	7cfb      	ldrb	r3, [r7, #19]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d10b      	bne.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043ee:	4b07      	ldr	r3, [pc, #28]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043fc:	4903      	ldr	r1, [pc, #12]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004404:	e008      	b.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004406:	7cfb      	ldrb	r3, [r7, #19]
 8004408:	74bb      	strb	r3, [r7, #18]
 800440a:	e005      	b.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800440c:	40021000 	.word	0x40021000
 8004410:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004414:	7cfb      	ldrb	r3, [r7, #19]
 8004416:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004418:	7c7b      	ldrb	r3, [r7, #17]
 800441a:	2b01      	cmp	r3, #1
 800441c:	d105      	bne.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800441e:	4ba7      	ldr	r3, [pc, #668]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004422:	4aa6      	ldr	r2, [pc, #664]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004424:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004428:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0301 	and.w	r3, r3, #1
 8004432:	2b00      	cmp	r3, #0
 8004434:	d00a      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004436:	4ba1      	ldr	r3, [pc, #644]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800443c:	f023 0203 	bic.w	r2, r3, #3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	499d      	ldr	r1, [pc, #628]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004446:	4313      	orrs	r3, r2
 8004448:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d00a      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004458:	4b98      	ldr	r3, [pc, #608]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800445a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800445e:	f023 020c 	bic.w	r2, r3, #12
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	4995      	ldr	r1, [pc, #596]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004468:	4313      	orrs	r3, r2
 800446a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0304 	and.w	r3, r3, #4
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00a      	beq.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800447a:	4b90      	ldr	r3, [pc, #576]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800447c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004480:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	498c      	ldr	r1, [pc, #560]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800448a:	4313      	orrs	r3, r2
 800448c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0308 	and.w	r3, r3, #8
 8004498:	2b00      	cmp	r3, #0
 800449a:	d00a      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800449c:	4b87      	ldr	r3, [pc, #540]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800449e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044a2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	691b      	ldr	r3, [r3, #16]
 80044aa:	4984      	ldr	r1, [pc, #528]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ac:	4313      	orrs	r3, r2
 80044ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 0310 	and.w	r3, r3, #16
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d00a      	beq.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80044be:	4b7f      	ldr	r3, [pc, #508]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	497b      	ldr	r1, [pc, #492]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ce:	4313      	orrs	r3, r2
 80044d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0320 	and.w	r3, r3, #32
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d00a      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80044e0:	4b76      	ldr	r3, [pc, #472]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044e6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	4973      	ldr	r1, [pc, #460]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d00a      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004502:	4b6e      	ldr	r3, [pc, #440]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004508:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	69db      	ldr	r3, [r3, #28]
 8004510:	496a      	ldr	r1, [pc, #424]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004512:	4313      	orrs	r3, r2
 8004514:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00a      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004524:	4b65      	ldr	r3, [pc, #404]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800452a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a1b      	ldr	r3, [r3, #32]
 8004532:	4962      	ldr	r1, [pc, #392]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004534:	4313      	orrs	r3, r2
 8004536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00a      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004546:	4b5d      	ldr	r3, [pc, #372]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800454c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004554:	4959      	ldr	r1, [pc, #356]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004556:	4313      	orrs	r3, r2
 8004558:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00a      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004568:	4b54      	ldr	r3, [pc, #336]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800456a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800456e:	f023 0203 	bic.w	r2, r3, #3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004576:	4951      	ldr	r1, [pc, #324]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004578:	4313      	orrs	r3, r2
 800457a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004586:	2b00      	cmp	r3, #0
 8004588:	d00a      	beq.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800458a:	4b4c      	ldr	r3, [pc, #304]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800458c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004590:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004598:	4948      	ldr	r1, [pc, #288]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800459a:	4313      	orrs	r3, r2
 800459c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d015      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045ac:	4b43      	ldr	r3, [pc, #268]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ba:	4940      	ldr	r1, [pc, #256]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045bc:	4313      	orrs	r3, r2
 80045be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045ca:	d105      	bne.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045cc:	4b3b      	ldr	r3, [pc, #236]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	4a3a      	ldr	r2, [pc, #232]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045d6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d015      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80045e4:	4b35      	ldr	r3, [pc, #212]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045f2:	4932      	ldr	r1, [pc, #200]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004602:	d105      	bne.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004604:	4b2d      	ldr	r3, [pc, #180]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	4a2c      	ldr	r2, [pc, #176]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800460a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800460e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d015      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800461c:	4b27      	ldr	r3, [pc, #156]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800461e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004622:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800462a:	4924      	ldr	r1, [pc, #144]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800462c:	4313      	orrs	r3, r2
 800462e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004636:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800463a:	d105      	bne.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800463c:	4b1f      	ldr	r3, [pc, #124]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	4a1e      	ldr	r2, [pc, #120]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004642:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004646:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d015      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004654:	4b19      	ldr	r3, [pc, #100]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800465a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004662:	4916      	ldr	r1, [pc, #88]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004664:	4313      	orrs	r3, r2
 8004666:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800466e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004672:	d105      	bne.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004674:	4b11      	ldr	r3, [pc, #68]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	4a10      	ldr	r2, [pc, #64]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800467a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800467e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d019      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800468c:	4b0b      	ldr	r3, [pc, #44]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800468e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004692:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	4908      	ldr	r1, [pc, #32]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800469c:	4313      	orrs	r3, r2
 800469e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046aa:	d109      	bne.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046ac:	4b03      	ldr	r3, [pc, #12]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	4a02      	ldr	r2, [pc, #8]	@ (80046bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046b6:	60d3      	str	r3, [r2, #12]
 80046b8:	e002      	b.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80046ba:	bf00      	nop
 80046bc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d015      	beq.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80046cc:	4b29      	ldr	r3, [pc, #164]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046d2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046da:	4926      	ldr	r1, [pc, #152]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046ea:	d105      	bne.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80046ec:	4b21      	ldr	r3, [pc, #132]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	4a20      	ldr	r2, [pc, #128]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046f6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d015      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004704:	4b1b      	ldr	r3, [pc, #108]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800470a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004712:	4918      	ldr	r1, [pc, #96]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004714:	4313      	orrs	r3, r2
 8004716:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800471e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004722:	d105      	bne.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004724:	4b13      	ldr	r3, [pc, #76]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	4a12      	ldr	r2, [pc, #72]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800472a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800472e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004738:	2b00      	cmp	r3, #0
 800473a:	d015      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800473c:	4b0d      	ldr	r3, [pc, #52]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800473e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004742:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800474a:	490a      	ldr	r1, [pc, #40]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800474c:	4313      	orrs	r3, r2
 800474e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004756:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800475a:	d105      	bne.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800475c:	4b05      	ldr	r3, [pc, #20]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	4a04      	ldr	r2, [pc, #16]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004762:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004766:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004768:	7cbb      	ldrb	r3, [r7, #18]
}
 800476a:	4618      	mov	r0, r3
 800476c:	3718      	adds	r7, #24
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	40021000 	.word	0x40021000

08004778 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d101      	bne.n	800478a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e049      	b.n	800481e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	d106      	bne.n	80047a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f000 f841 	bl	8004826 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2202      	movs	r2, #2
 80047a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	3304      	adds	r3, #4
 80047b4:	4619      	mov	r1, r3
 80047b6:	4610      	mov	r0, r2
 80047b8:	f000 fcae 	bl	8005118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3708      	adds	r7, #8
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}

08004826 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004826:	b480      	push	{r7}
 8004828:	b083      	sub	sp, #12
 800482a:	af00      	add	r7, sp, #0
 800482c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800482e:	bf00      	nop
 8004830:	370c      	adds	r7, #12
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr
	...

0800483c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800484a:	b2db      	uxtb	r3, r3
 800484c:	2b01      	cmp	r3, #1
 800484e:	d001      	beq.n	8004854 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e054      	b.n	80048fe <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2202      	movs	r2, #2
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68da      	ldr	r2, [r3, #12]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f042 0201 	orr.w	r2, r2, #1
 800486a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a26      	ldr	r2, [pc, #152]	@ (800490c <HAL_TIM_Base_Start_IT+0xd0>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d022      	beq.n	80048bc <HAL_TIM_Base_Start_IT+0x80>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800487e:	d01d      	beq.n	80048bc <HAL_TIM_Base_Start_IT+0x80>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a22      	ldr	r2, [pc, #136]	@ (8004910 <HAL_TIM_Base_Start_IT+0xd4>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d018      	beq.n	80048bc <HAL_TIM_Base_Start_IT+0x80>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a21      	ldr	r2, [pc, #132]	@ (8004914 <HAL_TIM_Base_Start_IT+0xd8>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d013      	beq.n	80048bc <HAL_TIM_Base_Start_IT+0x80>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a1f      	ldr	r2, [pc, #124]	@ (8004918 <HAL_TIM_Base_Start_IT+0xdc>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d00e      	beq.n	80048bc <HAL_TIM_Base_Start_IT+0x80>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a1e      	ldr	r2, [pc, #120]	@ (800491c <HAL_TIM_Base_Start_IT+0xe0>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d009      	beq.n	80048bc <HAL_TIM_Base_Start_IT+0x80>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a1c      	ldr	r2, [pc, #112]	@ (8004920 <HAL_TIM_Base_Start_IT+0xe4>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d004      	beq.n	80048bc <HAL_TIM_Base_Start_IT+0x80>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a1b      	ldr	r2, [pc, #108]	@ (8004924 <HAL_TIM_Base_Start_IT+0xe8>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d115      	bne.n	80048e8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689a      	ldr	r2, [r3, #8]
 80048c2:	4b19      	ldr	r3, [pc, #100]	@ (8004928 <HAL_TIM_Base_Start_IT+0xec>)
 80048c4:	4013      	ands	r3, r2
 80048c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2b06      	cmp	r3, #6
 80048cc:	d015      	beq.n	80048fa <HAL_TIM_Base_Start_IT+0xbe>
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048d4:	d011      	beq.n	80048fa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f042 0201 	orr.w	r2, r2, #1
 80048e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048e6:	e008      	b.n	80048fa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f042 0201 	orr.w	r2, r2, #1
 80048f6:	601a      	str	r2, [r3, #0]
 80048f8:	e000      	b.n	80048fc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048fa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3714      	adds	r7, #20
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	40012c00 	.word	0x40012c00
 8004910:	40000400 	.word	0x40000400
 8004914:	40000800 	.word	0x40000800
 8004918:	40000c00 	.word	0x40000c00
 800491c:	40013400 	.word	0x40013400
 8004920:	40014000 	.word	0x40014000
 8004924:	40015000 	.word	0x40015000
 8004928:	00010007 	.word	0x00010007

0800492c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b082      	sub	sp, #8
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e049      	b.n	80049d2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004944:	b2db      	uxtb	r3, r3
 8004946:	2b00      	cmp	r3, #0
 8004948:	d106      	bne.n	8004958 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7fc fbca 	bl	80010ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2202      	movs	r2, #2
 800495c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	3304      	adds	r3, #4
 8004968:	4619      	mov	r1, r3
 800496a:	4610      	mov	r0, r2
 800496c:	f000 fbd4 	bl	8005118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049d0:	2300      	movs	r3, #0
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3708      	adds	r7, #8
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
	...

080049dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d109      	bne.n	8004a00 <HAL_TIM_PWM_Start+0x24>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	bf14      	ite	ne
 80049f8:	2301      	movne	r3, #1
 80049fa:	2300      	moveq	r3, #0
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	e03c      	b.n	8004a7a <HAL_TIM_PWM_Start+0x9e>
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	2b04      	cmp	r3, #4
 8004a04:	d109      	bne.n	8004a1a <HAL_TIM_PWM_Start+0x3e>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	bf14      	ite	ne
 8004a12:	2301      	movne	r3, #1
 8004a14:	2300      	moveq	r3, #0
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	e02f      	b.n	8004a7a <HAL_TIM_PWM_Start+0x9e>
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	2b08      	cmp	r3, #8
 8004a1e:	d109      	bne.n	8004a34 <HAL_TIM_PWM_Start+0x58>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	bf14      	ite	ne
 8004a2c:	2301      	movne	r3, #1
 8004a2e:	2300      	moveq	r3, #0
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	e022      	b.n	8004a7a <HAL_TIM_PWM_Start+0x9e>
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	2b0c      	cmp	r3, #12
 8004a38:	d109      	bne.n	8004a4e <HAL_TIM_PWM_Start+0x72>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	bf14      	ite	ne
 8004a46:	2301      	movne	r3, #1
 8004a48:	2300      	moveq	r3, #0
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	e015      	b.n	8004a7a <HAL_TIM_PWM_Start+0x9e>
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	2b10      	cmp	r3, #16
 8004a52:	d109      	bne.n	8004a68 <HAL_TIM_PWM_Start+0x8c>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	bf14      	ite	ne
 8004a60:	2301      	movne	r3, #1
 8004a62:	2300      	moveq	r3, #0
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	e008      	b.n	8004a7a <HAL_TIM_PWM_Start+0x9e>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	bf14      	ite	ne
 8004a74:	2301      	movne	r3, #1
 8004a76:	2300      	moveq	r3, #0
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d001      	beq.n	8004a82 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e0a6      	b.n	8004bd0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d104      	bne.n	8004a92 <HAL_TIM_PWM_Start+0xb6>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a90:	e023      	b.n	8004ada <HAL_TIM_PWM_Start+0xfe>
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	2b04      	cmp	r3, #4
 8004a96:	d104      	bne.n	8004aa2 <HAL_TIM_PWM_Start+0xc6>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004aa0:	e01b      	b.n	8004ada <HAL_TIM_PWM_Start+0xfe>
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	2b08      	cmp	r3, #8
 8004aa6:	d104      	bne.n	8004ab2 <HAL_TIM_PWM_Start+0xd6>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ab0:	e013      	b.n	8004ada <HAL_TIM_PWM_Start+0xfe>
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	2b0c      	cmp	r3, #12
 8004ab6:	d104      	bne.n	8004ac2 <HAL_TIM_PWM_Start+0xe6>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2202      	movs	r2, #2
 8004abc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ac0:	e00b      	b.n	8004ada <HAL_TIM_PWM_Start+0xfe>
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	2b10      	cmp	r3, #16
 8004ac6:	d104      	bne.n	8004ad2 <HAL_TIM_PWM_Start+0xf6>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2202      	movs	r2, #2
 8004acc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ad0:	e003      	b.n	8004ada <HAL_TIM_PWM_Start+0xfe>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2202      	movs	r2, #2
 8004ad6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	6839      	ldr	r1, [r7, #0]
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f000 ff6a 	bl	80059bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a3a      	ldr	r2, [pc, #232]	@ (8004bd8 <HAL_TIM_PWM_Start+0x1fc>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d018      	beq.n	8004b24 <HAL_TIM_PWM_Start+0x148>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a39      	ldr	r2, [pc, #228]	@ (8004bdc <HAL_TIM_PWM_Start+0x200>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d013      	beq.n	8004b24 <HAL_TIM_PWM_Start+0x148>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a37      	ldr	r2, [pc, #220]	@ (8004be0 <HAL_TIM_PWM_Start+0x204>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d00e      	beq.n	8004b24 <HAL_TIM_PWM_Start+0x148>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a36      	ldr	r2, [pc, #216]	@ (8004be4 <HAL_TIM_PWM_Start+0x208>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d009      	beq.n	8004b24 <HAL_TIM_PWM_Start+0x148>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a34      	ldr	r2, [pc, #208]	@ (8004be8 <HAL_TIM_PWM_Start+0x20c>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d004      	beq.n	8004b24 <HAL_TIM_PWM_Start+0x148>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a33      	ldr	r2, [pc, #204]	@ (8004bec <HAL_TIM_PWM_Start+0x210>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d101      	bne.n	8004b28 <HAL_TIM_PWM_Start+0x14c>
 8004b24:	2301      	movs	r3, #1
 8004b26:	e000      	b.n	8004b2a <HAL_TIM_PWM_Start+0x14e>
 8004b28:	2300      	movs	r3, #0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d007      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a25      	ldr	r2, [pc, #148]	@ (8004bd8 <HAL_TIM_PWM_Start+0x1fc>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d022      	beq.n	8004b8e <HAL_TIM_PWM_Start+0x1b2>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b50:	d01d      	beq.n	8004b8e <HAL_TIM_PWM_Start+0x1b2>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a26      	ldr	r2, [pc, #152]	@ (8004bf0 <HAL_TIM_PWM_Start+0x214>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d018      	beq.n	8004b8e <HAL_TIM_PWM_Start+0x1b2>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a24      	ldr	r2, [pc, #144]	@ (8004bf4 <HAL_TIM_PWM_Start+0x218>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d013      	beq.n	8004b8e <HAL_TIM_PWM_Start+0x1b2>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a23      	ldr	r2, [pc, #140]	@ (8004bf8 <HAL_TIM_PWM_Start+0x21c>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d00e      	beq.n	8004b8e <HAL_TIM_PWM_Start+0x1b2>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a19      	ldr	r2, [pc, #100]	@ (8004bdc <HAL_TIM_PWM_Start+0x200>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d009      	beq.n	8004b8e <HAL_TIM_PWM_Start+0x1b2>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a18      	ldr	r2, [pc, #96]	@ (8004be0 <HAL_TIM_PWM_Start+0x204>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d004      	beq.n	8004b8e <HAL_TIM_PWM_Start+0x1b2>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a18      	ldr	r2, [pc, #96]	@ (8004bec <HAL_TIM_PWM_Start+0x210>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d115      	bne.n	8004bba <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	4b19      	ldr	r3, [pc, #100]	@ (8004bfc <HAL_TIM_PWM_Start+0x220>)
 8004b96:	4013      	ands	r3, r2
 8004b98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2b06      	cmp	r3, #6
 8004b9e:	d015      	beq.n	8004bcc <HAL_TIM_PWM_Start+0x1f0>
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ba6:	d011      	beq.n	8004bcc <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f042 0201 	orr.w	r2, r2, #1
 8004bb6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bb8:	e008      	b.n	8004bcc <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f042 0201 	orr.w	r2, r2, #1
 8004bc8:	601a      	str	r2, [r3, #0]
 8004bca:	e000      	b.n	8004bce <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bcc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004bce:	2300      	movs	r3, #0
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3710      	adds	r7, #16
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	40012c00 	.word	0x40012c00
 8004bdc:	40013400 	.word	0x40013400
 8004be0:	40014000 	.word	0x40014000
 8004be4:	40014400 	.word	0x40014400
 8004be8:	40014800 	.word	0x40014800
 8004bec:	40015000 	.word	0x40015000
 8004bf0:	40000400 	.word	0x40000400
 8004bf4:	40000800 	.word	0x40000800
 8004bf8:	40000c00 	.word	0x40000c00
 8004bfc:	00010007 	.word	0x00010007

08004c00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	f003 0302 	and.w	r3, r3, #2
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d020      	beq.n	8004c64 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f003 0302 	and.w	r3, r3, #2
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d01b      	beq.n	8004c64 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f06f 0202 	mvn.w	r2, #2
 8004c34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	699b      	ldr	r3, [r3, #24]
 8004c42:	f003 0303 	and.w	r3, r3, #3
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d003      	beq.n	8004c52 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 fa46 	bl	80050dc <HAL_TIM_IC_CaptureCallback>
 8004c50:	e005      	b.n	8004c5e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 fa38 	bl	80050c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 fa49 	bl	80050f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	f003 0304 	and.w	r3, r3, #4
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d020      	beq.n	8004cb0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f003 0304 	and.w	r3, r3, #4
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d01b      	beq.n	8004cb0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f06f 0204 	mvn.w	r2, #4
 8004c80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2202      	movs	r2, #2
 8004c86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d003      	beq.n	8004c9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 fa20 	bl	80050dc <HAL_TIM_IC_CaptureCallback>
 8004c9c:	e005      	b.n	8004caa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 fa12 	bl	80050c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f000 fa23 	bl	80050f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	f003 0308 	and.w	r3, r3, #8
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d020      	beq.n	8004cfc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f003 0308 	and.w	r3, r3, #8
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d01b      	beq.n	8004cfc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f06f 0208 	mvn.w	r2, #8
 8004ccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2204      	movs	r2, #4
 8004cd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	69db      	ldr	r3, [r3, #28]
 8004cda:	f003 0303 	and.w	r3, r3, #3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d003      	beq.n	8004cea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f000 f9fa 	bl	80050dc <HAL_TIM_IC_CaptureCallback>
 8004ce8:	e005      	b.n	8004cf6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f9ec 	bl	80050c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 f9fd 	bl	80050f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	f003 0310 	and.w	r3, r3, #16
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d020      	beq.n	8004d48 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f003 0310 	and.w	r3, r3, #16
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d01b      	beq.n	8004d48 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f06f 0210 	mvn.w	r2, #16
 8004d18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2208      	movs	r2, #8
 8004d1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	69db      	ldr	r3, [r3, #28]
 8004d26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d003      	beq.n	8004d36 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f000 f9d4 	bl	80050dc <HAL_TIM_IC_CaptureCallback>
 8004d34:	e005      	b.n	8004d42 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 f9c6 	bl	80050c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f000 f9d7 	bl	80050f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	f003 0301 	and.w	r3, r3, #1
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00c      	beq.n	8004d6c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d007      	beq.n	8004d6c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f06f 0201 	mvn.w	r2, #1
 8004d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f7fb ff8c 	bl	8000c84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d104      	bne.n	8004d80 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d00c      	beq.n	8004d9a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d007      	beq.n	8004d9a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004d92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f001 f8db 	bl	8005f50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d00c      	beq.n	8004dbe <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d007      	beq.n	8004dbe <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004db6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f001 f8d3 	bl	8005f64 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d00c      	beq.n	8004de2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d007      	beq.n	8004de2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004dda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 f991 	bl	8005104 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	f003 0320 	and.w	r3, r3, #32
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d00c      	beq.n	8004e06 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f003 0320 	and.w	r3, r3, #32
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d007      	beq.n	8004e06 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f06f 0220 	mvn.w	r2, #32
 8004dfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f001 f89b 	bl	8005f3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d00c      	beq.n	8004e2a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d007      	beq.n	8004e2a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8004e22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f001 f8a7 	bl	8005f78 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d00c      	beq.n	8004e4e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d007      	beq.n	8004e4e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004e46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f001 f89f 	bl	8005f8c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d00c      	beq.n	8004e72 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d007      	beq.n	8004e72 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004e6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f001 f897 	bl	8005fa0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00c      	beq.n	8004e96 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d007      	beq.n	8004e96 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004e8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f001 f88f 	bl	8005fb4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e96:	bf00      	nop
 8004e98:	3710      	adds	r7, #16
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
	...

08004ea0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004eac:	2300      	movs	r3, #0
 8004eae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d101      	bne.n	8004ebe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004eba:	2302      	movs	r3, #2
 8004ebc:	e0ff      	b.n	80050be <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2b14      	cmp	r3, #20
 8004eca:	f200 80f0 	bhi.w	80050ae <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004ece:	a201      	add	r2, pc, #4	@ (adr r2, 8004ed4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ed4:	08004f29 	.word	0x08004f29
 8004ed8:	080050af 	.word	0x080050af
 8004edc:	080050af 	.word	0x080050af
 8004ee0:	080050af 	.word	0x080050af
 8004ee4:	08004f69 	.word	0x08004f69
 8004ee8:	080050af 	.word	0x080050af
 8004eec:	080050af 	.word	0x080050af
 8004ef0:	080050af 	.word	0x080050af
 8004ef4:	08004fab 	.word	0x08004fab
 8004ef8:	080050af 	.word	0x080050af
 8004efc:	080050af 	.word	0x080050af
 8004f00:	080050af 	.word	0x080050af
 8004f04:	08004feb 	.word	0x08004feb
 8004f08:	080050af 	.word	0x080050af
 8004f0c:	080050af 	.word	0x080050af
 8004f10:	080050af 	.word	0x080050af
 8004f14:	0800502d 	.word	0x0800502d
 8004f18:	080050af 	.word	0x080050af
 8004f1c:	080050af 	.word	0x080050af
 8004f20:	080050af 	.word	0x080050af
 8004f24:	0800506d 	.word	0x0800506d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68b9      	ldr	r1, [r7, #8]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f000 f9a6 	bl	8005280 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	699a      	ldr	r2, [r3, #24]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f042 0208 	orr.w	r2, r2, #8
 8004f42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	699a      	ldr	r2, [r3, #24]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f022 0204 	bic.w	r2, r2, #4
 8004f52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	6999      	ldr	r1, [r3, #24]
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	691a      	ldr	r2, [r3, #16]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	430a      	orrs	r2, r1
 8004f64:	619a      	str	r2, [r3, #24]
      break;
 8004f66:	e0a5      	b.n	80050b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68b9      	ldr	r1, [r7, #8]
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f000 fa20 	bl	80053b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	699a      	ldr	r2, [r3, #24]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	699a      	ldr	r2, [r3, #24]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	6999      	ldr	r1, [r3, #24]
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	021a      	lsls	r2, r3, #8
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	430a      	orrs	r2, r1
 8004fa6:	619a      	str	r2, [r3, #24]
      break;
 8004fa8:	e084      	b.n	80050b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68b9      	ldr	r1, [r7, #8]
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f000 fa93 	bl	80054dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	69da      	ldr	r2, [r3, #28]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f042 0208 	orr.w	r2, r2, #8
 8004fc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	69da      	ldr	r2, [r3, #28]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f022 0204 	bic.w	r2, r2, #4
 8004fd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	69d9      	ldr	r1, [r3, #28]
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	691a      	ldr	r2, [r3, #16]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	430a      	orrs	r2, r1
 8004fe6:	61da      	str	r2, [r3, #28]
      break;
 8004fe8:	e064      	b.n	80050b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	68b9      	ldr	r1, [r7, #8]
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f000 fb05 	bl	8005600 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	69da      	ldr	r2, [r3, #28]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005004:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	69da      	ldr	r2, [r3, #28]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005014:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	69d9      	ldr	r1, [r3, #28]
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	691b      	ldr	r3, [r3, #16]
 8005020:	021a      	lsls	r2, r3, #8
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	430a      	orrs	r2, r1
 8005028:	61da      	str	r2, [r3, #28]
      break;
 800502a:	e043      	b.n	80050b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68b9      	ldr	r1, [r7, #8]
 8005032:	4618      	mov	r0, r3
 8005034:	f000 fb78 	bl	8005728 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f042 0208 	orr.w	r2, r2, #8
 8005046:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f022 0204 	bic.w	r2, r2, #4
 8005056:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	691a      	ldr	r2, [r3, #16]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	430a      	orrs	r2, r1
 8005068:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800506a:	e023      	b.n	80050b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68b9      	ldr	r1, [r7, #8]
 8005072:	4618      	mov	r0, r3
 8005074:	f000 fbc2 	bl	80057fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005086:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005096:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	021a      	lsls	r2, r3, #8
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	430a      	orrs	r2, r1
 80050aa:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80050ac:	e002      	b.n	80050b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	75fb      	strb	r3, [r7, #23]
      break;
 80050b2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80050bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3718      	adds	r7, #24
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	bf00      	nop

080050c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b083      	sub	sp, #12
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050d0:	bf00      	nop
 80050d2:	370c      	adds	r7, #12
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050e4:	bf00      	nop
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050f8:	bf00      	nop
 80050fa:	370c      	adds	r7, #12
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800510c:	bf00      	nop
 800510e:	370c      	adds	r7, #12
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr

08005118 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005118:	b480      	push	{r7}
 800511a:	b085      	sub	sp, #20
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	4a4c      	ldr	r2, [pc, #304]	@ (800525c <TIM_Base_SetConfig+0x144>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d017      	beq.n	8005160 <TIM_Base_SetConfig+0x48>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005136:	d013      	beq.n	8005160 <TIM_Base_SetConfig+0x48>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a49      	ldr	r2, [pc, #292]	@ (8005260 <TIM_Base_SetConfig+0x148>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d00f      	beq.n	8005160 <TIM_Base_SetConfig+0x48>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	4a48      	ldr	r2, [pc, #288]	@ (8005264 <TIM_Base_SetConfig+0x14c>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d00b      	beq.n	8005160 <TIM_Base_SetConfig+0x48>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4a47      	ldr	r2, [pc, #284]	@ (8005268 <TIM_Base_SetConfig+0x150>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d007      	beq.n	8005160 <TIM_Base_SetConfig+0x48>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	4a46      	ldr	r2, [pc, #280]	@ (800526c <TIM_Base_SetConfig+0x154>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d003      	beq.n	8005160 <TIM_Base_SetConfig+0x48>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	4a45      	ldr	r2, [pc, #276]	@ (8005270 <TIM_Base_SetConfig+0x158>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d108      	bne.n	8005172 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005166:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	4313      	orrs	r3, r2
 8005170:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a39      	ldr	r2, [pc, #228]	@ (800525c <TIM_Base_SetConfig+0x144>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d023      	beq.n	80051c2 <TIM_Base_SetConfig+0xaa>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005180:	d01f      	beq.n	80051c2 <TIM_Base_SetConfig+0xaa>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a36      	ldr	r2, [pc, #216]	@ (8005260 <TIM_Base_SetConfig+0x148>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d01b      	beq.n	80051c2 <TIM_Base_SetConfig+0xaa>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a35      	ldr	r2, [pc, #212]	@ (8005264 <TIM_Base_SetConfig+0x14c>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d017      	beq.n	80051c2 <TIM_Base_SetConfig+0xaa>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a34      	ldr	r2, [pc, #208]	@ (8005268 <TIM_Base_SetConfig+0x150>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d013      	beq.n	80051c2 <TIM_Base_SetConfig+0xaa>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a33      	ldr	r2, [pc, #204]	@ (800526c <TIM_Base_SetConfig+0x154>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d00f      	beq.n	80051c2 <TIM_Base_SetConfig+0xaa>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a33      	ldr	r2, [pc, #204]	@ (8005274 <TIM_Base_SetConfig+0x15c>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d00b      	beq.n	80051c2 <TIM_Base_SetConfig+0xaa>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a32      	ldr	r2, [pc, #200]	@ (8005278 <TIM_Base_SetConfig+0x160>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d007      	beq.n	80051c2 <TIM_Base_SetConfig+0xaa>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a31      	ldr	r2, [pc, #196]	@ (800527c <TIM_Base_SetConfig+0x164>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d003      	beq.n	80051c2 <TIM_Base_SetConfig+0xaa>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a2c      	ldr	r2, [pc, #176]	@ (8005270 <TIM_Base_SetConfig+0x158>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d108      	bne.n	80051d4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	68db      	ldr	r3, [r3, #12]
 80051ce:	68fa      	ldr	r2, [r7, #12]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	4313      	orrs	r3, r2
 80051e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	68fa      	ldr	r2, [r7, #12]
 80051e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	689a      	ldr	r2, [r3, #8]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4a18      	ldr	r2, [pc, #96]	@ (800525c <TIM_Base_SetConfig+0x144>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d013      	beq.n	8005228 <TIM_Base_SetConfig+0x110>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a1a      	ldr	r2, [pc, #104]	@ (800526c <TIM_Base_SetConfig+0x154>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d00f      	beq.n	8005228 <TIM_Base_SetConfig+0x110>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a1a      	ldr	r2, [pc, #104]	@ (8005274 <TIM_Base_SetConfig+0x15c>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d00b      	beq.n	8005228 <TIM_Base_SetConfig+0x110>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4a19      	ldr	r2, [pc, #100]	@ (8005278 <TIM_Base_SetConfig+0x160>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d007      	beq.n	8005228 <TIM_Base_SetConfig+0x110>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4a18      	ldr	r2, [pc, #96]	@ (800527c <TIM_Base_SetConfig+0x164>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d003      	beq.n	8005228 <TIM_Base_SetConfig+0x110>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	4a13      	ldr	r2, [pc, #76]	@ (8005270 <TIM_Base_SetConfig+0x158>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d103      	bne.n	8005230 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	691a      	ldr	r2, [r3, #16]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	f003 0301 	and.w	r3, r3, #1
 800523e:	2b01      	cmp	r3, #1
 8005240:	d105      	bne.n	800524e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	f023 0201 	bic.w	r2, r3, #1
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	611a      	str	r2, [r3, #16]
  }
}
 800524e:	bf00      	nop
 8005250:	3714      	adds	r7, #20
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr
 800525a:	bf00      	nop
 800525c:	40012c00 	.word	0x40012c00
 8005260:	40000400 	.word	0x40000400
 8005264:	40000800 	.word	0x40000800
 8005268:	40000c00 	.word	0x40000c00
 800526c:	40013400 	.word	0x40013400
 8005270:	40015000 	.word	0x40015000
 8005274:	40014000 	.word	0x40014000
 8005278:	40014400 	.word	0x40014400
 800527c:	40014800 	.word	0x40014800

08005280 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005280:	b480      	push	{r7}
 8005282:	b087      	sub	sp, #28
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	f023 0201 	bic.w	r2, r3, #1
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	699b      	ldr	r3, [r3, #24]
 80052a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f023 0303 	bic.w	r3, r3, #3
 80052ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	f023 0302 	bic.w	r3, r3, #2
 80052cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	697a      	ldr	r2, [r7, #20]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	4a30      	ldr	r2, [pc, #192]	@ (800539c <TIM_OC1_SetConfig+0x11c>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d013      	beq.n	8005308 <TIM_OC1_SetConfig+0x88>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a2f      	ldr	r2, [pc, #188]	@ (80053a0 <TIM_OC1_SetConfig+0x120>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d00f      	beq.n	8005308 <TIM_OC1_SetConfig+0x88>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4a2e      	ldr	r2, [pc, #184]	@ (80053a4 <TIM_OC1_SetConfig+0x124>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d00b      	beq.n	8005308 <TIM_OC1_SetConfig+0x88>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	4a2d      	ldr	r2, [pc, #180]	@ (80053a8 <TIM_OC1_SetConfig+0x128>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d007      	beq.n	8005308 <TIM_OC1_SetConfig+0x88>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4a2c      	ldr	r2, [pc, #176]	@ (80053ac <TIM_OC1_SetConfig+0x12c>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d003      	beq.n	8005308 <TIM_OC1_SetConfig+0x88>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4a2b      	ldr	r2, [pc, #172]	@ (80053b0 <TIM_OC1_SetConfig+0x130>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d10c      	bne.n	8005322 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	f023 0308 	bic.w	r3, r3, #8
 800530e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	697a      	ldr	r2, [r7, #20]
 8005316:	4313      	orrs	r3, r2
 8005318:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	f023 0304 	bic.w	r3, r3, #4
 8005320:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a1d      	ldr	r2, [pc, #116]	@ (800539c <TIM_OC1_SetConfig+0x11c>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d013      	beq.n	8005352 <TIM_OC1_SetConfig+0xd2>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a1c      	ldr	r2, [pc, #112]	@ (80053a0 <TIM_OC1_SetConfig+0x120>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d00f      	beq.n	8005352 <TIM_OC1_SetConfig+0xd2>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	4a1b      	ldr	r2, [pc, #108]	@ (80053a4 <TIM_OC1_SetConfig+0x124>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d00b      	beq.n	8005352 <TIM_OC1_SetConfig+0xd2>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	4a1a      	ldr	r2, [pc, #104]	@ (80053a8 <TIM_OC1_SetConfig+0x128>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d007      	beq.n	8005352 <TIM_OC1_SetConfig+0xd2>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	4a19      	ldr	r2, [pc, #100]	@ (80053ac <TIM_OC1_SetConfig+0x12c>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d003      	beq.n	8005352 <TIM_OC1_SetConfig+0xd2>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4a18      	ldr	r2, [pc, #96]	@ (80053b0 <TIM_OC1_SetConfig+0x130>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d111      	bne.n	8005376 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005358:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005360:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	695b      	ldr	r3, [r3, #20]
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	4313      	orrs	r3, r2
 800536a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	693a      	ldr	r2, [r7, #16]
 8005372:	4313      	orrs	r3, r2
 8005374:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	693a      	ldr	r2, [r7, #16]
 800537a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	68fa      	ldr	r2, [r7, #12]
 8005380:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	685a      	ldr	r2, [r3, #4]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	697a      	ldr	r2, [r7, #20]
 800538e:	621a      	str	r2, [r3, #32]
}
 8005390:	bf00      	nop
 8005392:	371c      	adds	r7, #28
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr
 800539c:	40012c00 	.word	0x40012c00
 80053a0:	40013400 	.word	0x40013400
 80053a4:	40014000 	.word	0x40014000
 80053a8:	40014400 	.word	0x40014400
 80053ac:	40014800 	.word	0x40014800
 80053b0:	40015000 	.word	0x40015000

080053b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b087      	sub	sp, #28
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a1b      	ldr	r3, [r3, #32]
 80053c8:	f023 0210 	bic.w	r2, r3, #16
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80053e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	021b      	lsls	r3, r3, #8
 80053f6:	68fa      	ldr	r2, [r7, #12]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	f023 0320 	bic.w	r3, r3, #32
 8005402:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	011b      	lsls	r3, r3, #4
 800540a:	697a      	ldr	r2, [r7, #20]
 800540c:	4313      	orrs	r3, r2
 800540e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a2c      	ldr	r2, [pc, #176]	@ (80054c4 <TIM_OC2_SetConfig+0x110>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d007      	beq.n	8005428 <TIM_OC2_SetConfig+0x74>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	4a2b      	ldr	r2, [pc, #172]	@ (80054c8 <TIM_OC2_SetConfig+0x114>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d003      	beq.n	8005428 <TIM_OC2_SetConfig+0x74>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a2a      	ldr	r2, [pc, #168]	@ (80054cc <TIM_OC2_SetConfig+0x118>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d10d      	bne.n	8005444 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800542e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	011b      	lsls	r3, r3, #4
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	4313      	orrs	r3, r2
 800543a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005442:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a1f      	ldr	r2, [pc, #124]	@ (80054c4 <TIM_OC2_SetConfig+0x110>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d013      	beq.n	8005474 <TIM_OC2_SetConfig+0xc0>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a1e      	ldr	r2, [pc, #120]	@ (80054c8 <TIM_OC2_SetConfig+0x114>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d00f      	beq.n	8005474 <TIM_OC2_SetConfig+0xc0>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a1e      	ldr	r2, [pc, #120]	@ (80054d0 <TIM_OC2_SetConfig+0x11c>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d00b      	beq.n	8005474 <TIM_OC2_SetConfig+0xc0>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a1d      	ldr	r2, [pc, #116]	@ (80054d4 <TIM_OC2_SetConfig+0x120>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d007      	beq.n	8005474 <TIM_OC2_SetConfig+0xc0>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a1c      	ldr	r2, [pc, #112]	@ (80054d8 <TIM_OC2_SetConfig+0x124>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d003      	beq.n	8005474 <TIM_OC2_SetConfig+0xc0>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a17      	ldr	r2, [pc, #92]	@ (80054cc <TIM_OC2_SetConfig+0x118>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d113      	bne.n	800549c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800547a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005482:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	695b      	ldr	r3, [r3, #20]
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	693a      	ldr	r2, [r7, #16]
 800548c:	4313      	orrs	r3, r2
 800548e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	4313      	orrs	r3, r2
 800549a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	693a      	ldr	r2, [r7, #16]
 80054a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	68fa      	ldr	r2, [r7, #12]
 80054a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	685a      	ldr	r2, [r3, #4]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	697a      	ldr	r2, [r7, #20]
 80054b4:	621a      	str	r2, [r3, #32]
}
 80054b6:	bf00      	nop
 80054b8:	371c      	adds	r7, #28
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop
 80054c4:	40012c00 	.word	0x40012c00
 80054c8:	40013400 	.word	0x40013400
 80054cc:	40015000 	.word	0x40015000
 80054d0:	40014000 	.word	0x40014000
 80054d4:	40014400 	.word	0x40014400
 80054d8:	40014800 	.word	0x40014800

080054dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054dc:	b480      	push	{r7}
 80054de:	b087      	sub	sp, #28
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6a1b      	ldr	r3, [r3, #32]
 80054ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6a1b      	ldr	r3, [r3, #32]
 80054f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	69db      	ldr	r3, [r3, #28]
 8005502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800550a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800550e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f023 0303 	bic.w	r3, r3, #3
 8005516:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	68fa      	ldr	r2, [r7, #12]
 800551e:	4313      	orrs	r3, r2
 8005520:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005528:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	021b      	lsls	r3, r3, #8
 8005530:	697a      	ldr	r2, [r7, #20]
 8005532:	4313      	orrs	r3, r2
 8005534:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4a2b      	ldr	r2, [pc, #172]	@ (80055e8 <TIM_OC3_SetConfig+0x10c>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d007      	beq.n	800554e <TIM_OC3_SetConfig+0x72>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a2a      	ldr	r2, [pc, #168]	@ (80055ec <TIM_OC3_SetConfig+0x110>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d003      	beq.n	800554e <TIM_OC3_SetConfig+0x72>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a29      	ldr	r2, [pc, #164]	@ (80055f0 <TIM_OC3_SetConfig+0x114>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d10d      	bne.n	800556a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005554:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	021b      	lsls	r3, r3, #8
 800555c:	697a      	ldr	r2, [r7, #20]
 800555e:	4313      	orrs	r3, r2
 8005560:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005568:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a1e      	ldr	r2, [pc, #120]	@ (80055e8 <TIM_OC3_SetConfig+0x10c>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d013      	beq.n	800559a <TIM_OC3_SetConfig+0xbe>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a1d      	ldr	r2, [pc, #116]	@ (80055ec <TIM_OC3_SetConfig+0x110>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d00f      	beq.n	800559a <TIM_OC3_SetConfig+0xbe>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a1d      	ldr	r2, [pc, #116]	@ (80055f4 <TIM_OC3_SetConfig+0x118>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d00b      	beq.n	800559a <TIM_OC3_SetConfig+0xbe>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a1c      	ldr	r2, [pc, #112]	@ (80055f8 <TIM_OC3_SetConfig+0x11c>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d007      	beq.n	800559a <TIM_OC3_SetConfig+0xbe>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a1b      	ldr	r2, [pc, #108]	@ (80055fc <TIM_OC3_SetConfig+0x120>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d003      	beq.n	800559a <TIM_OC3_SetConfig+0xbe>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a16      	ldr	r2, [pc, #88]	@ (80055f0 <TIM_OC3_SetConfig+0x114>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d113      	bne.n	80055c2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80055a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80055a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	695b      	ldr	r3, [r3, #20]
 80055ae:	011b      	lsls	r3, r3, #4
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	4313      	orrs	r3, r2
 80055b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	699b      	ldr	r3, [r3, #24]
 80055ba:	011b      	lsls	r3, r3, #4
 80055bc:	693a      	ldr	r2, [r7, #16]
 80055be:	4313      	orrs	r3, r2
 80055c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	693a      	ldr	r2, [r7, #16]
 80055c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	685a      	ldr	r2, [r3, #4]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	697a      	ldr	r2, [r7, #20]
 80055da:	621a      	str	r2, [r3, #32]
}
 80055dc:	bf00      	nop
 80055de:	371c      	adds	r7, #28
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr
 80055e8:	40012c00 	.word	0x40012c00
 80055ec:	40013400 	.word	0x40013400
 80055f0:	40015000 	.word	0x40015000
 80055f4:	40014000 	.word	0x40014000
 80055f8:	40014400 	.word	0x40014400
 80055fc:	40014800 	.word	0x40014800

08005600 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005600:	b480      	push	{r7}
 8005602:	b087      	sub	sp, #28
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6a1b      	ldr	r3, [r3, #32]
 800560e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a1b      	ldr	r3, [r3, #32]
 8005614:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	69db      	ldr	r3, [r3, #28]
 8005626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800562e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005632:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800563a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	021b      	lsls	r3, r3, #8
 8005642:	68fa      	ldr	r2, [r7, #12]
 8005644:	4313      	orrs	r3, r2
 8005646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800564e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	031b      	lsls	r3, r3, #12
 8005656:	697a      	ldr	r2, [r7, #20]
 8005658:	4313      	orrs	r3, r2
 800565a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a2c      	ldr	r2, [pc, #176]	@ (8005710 <TIM_OC4_SetConfig+0x110>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d007      	beq.n	8005674 <TIM_OC4_SetConfig+0x74>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a2b      	ldr	r2, [pc, #172]	@ (8005714 <TIM_OC4_SetConfig+0x114>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d003      	beq.n	8005674 <TIM_OC4_SetConfig+0x74>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	4a2a      	ldr	r2, [pc, #168]	@ (8005718 <TIM_OC4_SetConfig+0x118>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d10d      	bne.n	8005690 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800567a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	031b      	lsls	r3, r3, #12
 8005682:	697a      	ldr	r2, [r7, #20]
 8005684:	4313      	orrs	r3, r2
 8005686:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800568e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a1f      	ldr	r2, [pc, #124]	@ (8005710 <TIM_OC4_SetConfig+0x110>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d013      	beq.n	80056c0 <TIM_OC4_SetConfig+0xc0>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a1e      	ldr	r2, [pc, #120]	@ (8005714 <TIM_OC4_SetConfig+0x114>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d00f      	beq.n	80056c0 <TIM_OC4_SetConfig+0xc0>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a1e      	ldr	r2, [pc, #120]	@ (800571c <TIM_OC4_SetConfig+0x11c>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d00b      	beq.n	80056c0 <TIM_OC4_SetConfig+0xc0>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4a1d      	ldr	r2, [pc, #116]	@ (8005720 <TIM_OC4_SetConfig+0x120>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d007      	beq.n	80056c0 <TIM_OC4_SetConfig+0xc0>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005724 <TIM_OC4_SetConfig+0x124>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d003      	beq.n	80056c0 <TIM_OC4_SetConfig+0xc0>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	4a17      	ldr	r2, [pc, #92]	@ (8005718 <TIM_OC4_SetConfig+0x118>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d113      	bne.n	80056e8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80056c6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80056ce:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	695b      	ldr	r3, [r3, #20]
 80056d4:	019b      	lsls	r3, r3, #6
 80056d6:	693a      	ldr	r2, [r7, #16]
 80056d8:	4313      	orrs	r3, r2
 80056da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	699b      	ldr	r3, [r3, #24]
 80056e0:	019b      	lsls	r3, r3, #6
 80056e2:	693a      	ldr	r2, [r7, #16]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	693a      	ldr	r2, [r7, #16]
 80056ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	68fa      	ldr	r2, [r7, #12]
 80056f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	685a      	ldr	r2, [r3, #4]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	697a      	ldr	r2, [r7, #20]
 8005700:	621a      	str	r2, [r3, #32]
}
 8005702:	bf00      	nop
 8005704:	371c      	adds	r7, #28
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	40012c00 	.word	0x40012c00
 8005714:	40013400 	.word	0x40013400
 8005718:	40015000 	.word	0x40015000
 800571c:	40014000 	.word	0x40014000
 8005720:	40014400 	.word	0x40014400
 8005724:	40014800 	.word	0x40014800

08005728 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005728:	b480      	push	{r7}
 800572a:	b087      	sub	sp, #28
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a1b      	ldr	r3, [r3, #32]
 8005736:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a1b      	ldr	r3, [r3, #32]
 800573c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800574e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005756:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800575a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	68fa      	ldr	r2, [r7, #12]
 8005762:	4313      	orrs	r3, r2
 8005764:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800576c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	041b      	lsls	r3, r3, #16
 8005774:	693a      	ldr	r2, [r7, #16]
 8005776:	4313      	orrs	r3, r2
 8005778:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4a19      	ldr	r2, [pc, #100]	@ (80057e4 <TIM_OC5_SetConfig+0xbc>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d013      	beq.n	80057aa <TIM_OC5_SetConfig+0x82>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a18      	ldr	r2, [pc, #96]	@ (80057e8 <TIM_OC5_SetConfig+0xc0>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d00f      	beq.n	80057aa <TIM_OC5_SetConfig+0x82>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a17      	ldr	r2, [pc, #92]	@ (80057ec <TIM_OC5_SetConfig+0xc4>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d00b      	beq.n	80057aa <TIM_OC5_SetConfig+0x82>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a16      	ldr	r2, [pc, #88]	@ (80057f0 <TIM_OC5_SetConfig+0xc8>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d007      	beq.n	80057aa <TIM_OC5_SetConfig+0x82>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a15      	ldr	r2, [pc, #84]	@ (80057f4 <TIM_OC5_SetConfig+0xcc>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d003      	beq.n	80057aa <TIM_OC5_SetConfig+0x82>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a14      	ldr	r2, [pc, #80]	@ (80057f8 <TIM_OC5_SetConfig+0xd0>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d109      	bne.n	80057be <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057b0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	695b      	ldr	r3, [r3, #20]
 80057b6:	021b      	lsls	r3, r3, #8
 80057b8:	697a      	ldr	r2, [r7, #20]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	697a      	ldr	r2, [r7, #20]
 80057c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	68fa      	ldr	r2, [r7, #12]
 80057c8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	685a      	ldr	r2, [r3, #4]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	693a      	ldr	r2, [r7, #16]
 80057d6:	621a      	str	r2, [r3, #32]
}
 80057d8:	bf00      	nop
 80057da:	371c      	adds	r7, #28
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr
 80057e4:	40012c00 	.word	0x40012c00
 80057e8:	40013400 	.word	0x40013400
 80057ec:	40014000 	.word	0x40014000
 80057f0:	40014400 	.word	0x40014400
 80057f4:	40014800 	.word	0x40014800
 80057f8:	40015000 	.word	0x40015000

080057fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b087      	sub	sp, #28
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a1b      	ldr	r3, [r3, #32]
 800580a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6a1b      	ldr	r3, [r3, #32]
 8005810:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800582a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800582e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	021b      	lsls	r3, r3, #8
 8005836:	68fa      	ldr	r2, [r7, #12]
 8005838:	4313      	orrs	r3, r2
 800583a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005842:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	051b      	lsls	r3, r3, #20
 800584a:	693a      	ldr	r2, [r7, #16]
 800584c:	4313      	orrs	r3, r2
 800584e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4a1a      	ldr	r2, [pc, #104]	@ (80058bc <TIM_OC6_SetConfig+0xc0>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d013      	beq.n	8005880 <TIM_OC6_SetConfig+0x84>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a19      	ldr	r2, [pc, #100]	@ (80058c0 <TIM_OC6_SetConfig+0xc4>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d00f      	beq.n	8005880 <TIM_OC6_SetConfig+0x84>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a18      	ldr	r2, [pc, #96]	@ (80058c4 <TIM_OC6_SetConfig+0xc8>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d00b      	beq.n	8005880 <TIM_OC6_SetConfig+0x84>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a17      	ldr	r2, [pc, #92]	@ (80058c8 <TIM_OC6_SetConfig+0xcc>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d007      	beq.n	8005880 <TIM_OC6_SetConfig+0x84>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a16      	ldr	r2, [pc, #88]	@ (80058cc <TIM_OC6_SetConfig+0xd0>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d003      	beq.n	8005880 <TIM_OC6_SetConfig+0x84>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a15      	ldr	r2, [pc, #84]	@ (80058d0 <TIM_OC6_SetConfig+0xd4>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d109      	bne.n	8005894 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005886:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	695b      	ldr	r3, [r3, #20]
 800588c:	029b      	lsls	r3, r3, #10
 800588e:	697a      	ldr	r2, [r7, #20]
 8005890:	4313      	orrs	r3, r2
 8005892:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	68fa      	ldr	r2, [r7, #12]
 800589e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	685a      	ldr	r2, [r3, #4]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	693a      	ldr	r2, [r7, #16]
 80058ac:	621a      	str	r2, [r3, #32]
}
 80058ae:	bf00      	nop
 80058b0:	371c      	adds	r7, #28
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	40012c00 	.word	0x40012c00
 80058c0:	40013400 	.word	0x40013400
 80058c4:	40014000 	.word	0x40014000
 80058c8:	40014400 	.word	0x40014400
 80058cc:	40014800 	.word	0x40014800
 80058d0:	40015000 	.word	0x40015000

080058d4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b087      	sub	sp, #28
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	607a      	str	r2, [r7, #4]
 80058e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6a1b      	ldr	r3, [r3, #32]
 80058e6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6a1b      	ldr	r3, [r3, #32]
 80058ec:	f023 0201 	bic.w	r2, r3, #1
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	699b      	ldr	r3, [r3, #24]
 80058f8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	4a28      	ldr	r2, [pc, #160]	@ (80059a0 <TIM_TI1_SetConfig+0xcc>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d01b      	beq.n	800593a <TIM_TI1_SetConfig+0x66>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005908:	d017      	beq.n	800593a <TIM_TI1_SetConfig+0x66>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	4a25      	ldr	r2, [pc, #148]	@ (80059a4 <TIM_TI1_SetConfig+0xd0>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d013      	beq.n	800593a <TIM_TI1_SetConfig+0x66>
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	4a24      	ldr	r2, [pc, #144]	@ (80059a8 <TIM_TI1_SetConfig+0xd4>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d00f      	beq.n	800593a <TIM_TI1_SetConfig+0x66>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	4a23      	ldr	r2, [pc, #140]	@ (80059ac <TIM_TI1_SetConfig+0xd8>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d00b      	beq.n	800593a <TIM_TI1_SetConfig+0x66>
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	4a22      	ldr	r2, [pc, #136]	@ (80059b0 <TIM_TI1_SetConfig+0xdc>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d007      	beq.n	800593a <TIM_TI1_SetConfig+0x66>
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	4a21      	ldr	r2, [pc, #132]	@ (80059b4 <TIM_TI1_SetConfig+0xe0>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d003      	beq.n	800593a <TIM_TI1_SetConfig+0x66>
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	4a20      	ldr	r2, [pc, #128]	@ (80059b8 <TIM_TI1_SetConfig+0xe4>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d101      	bne.n	800593e <TIM_TI1_SetConfig+0x6a>
 800593a:	2301      	movs	r3, #1
 800593c:	e000      	b.n	8005940 <TIM_TI1_SetConfig+0x6c>
 800593e:	2300      	movs	r3, #0
 8005940:	2b00      	cmp	r3, #0
 8005942:	d008      	beq.n	8005956 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	f023 0303 	bic.w	r3, r3, #3
 800594a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800594c:	697a      	ldr	r2, [r7, #20]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4313      	orrs	r3, r2
 8005952:	617b      	str	r3, [r7, #20]
 8005954:	e003      	b.n	800595e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	f043 0301 	orr.w	r3, r3, #1
 800595c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005964:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	011b      	lsls	r3, r3, #4
 800596a:	b2db      	uxtb	r3, r3
 800596c:	697a      	ldr	r2, [r7, #20]
 800596e:	4313      	orrs	r3, r2
 8005970:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	f023 030a 	bic.w	r3, r3, #10
 8005978:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	f003 030a 	and.w	r3, r3, #10
 8005980:	693a      	ldr	r2, [r7, #16]
 8005982:	4313      	orrs	r3, r2
 8005984:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	697a      	ldr	r2, [r7, #20]
 800598a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	621a      	str	r2, [r3, #32]
}
 8005992:	bf00      	nop
 8005994:	371c      	adds	r7, #28
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr
 800599e:	bf00      	nop
 80059a0:	40012c00 	.word	0x40012c00
 80059a4:	40000400 	.word	0x40000400
 80059a8:	40000800 	.word	0x40000800
 80059ac:	40000c00 	.word	0x40000c00
 80059b0:	40013400 	.word	0x40013400
 80059b4:	40014000 	.word	0x40014000
 80059b8:	40015000 	.word	0x40015000

080059bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80059bc:	b480      	push	{r7}
 80059be:	b087      	sub	sp, #28
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	60b9      	str	r1, [r7, #8]
 80059c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	f003 031f 	and.w	r3, r3, #31
 80059ce:	2201      	movs	r2, #1
 80059d0:	fa02 f303 	lsl.w	r3, r2, r3
 80059d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6a1a      	ldr	r2, [r3, #32]
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	43db      	mvns	r3, r3
 80059de:	401a      	ands	r2, r3
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	6a1a      	ldr	r2, [r3, #32]
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	f003 031f 	and.w	r3, r3, #31
 80059ee:	6879      	ldr	r1, [r7, #4]
 80059f0:	fa01 f303 	lsl.w	r3, r1, r3
 80059f4:	431a      	orrs	r2, r3
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	621a      	str	r2, [r3, #32]
}
 80059fa:	bf00      	nop
 80059fc:	371c      	adds	r7, #28
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 8005a06:	b580      	push	{r7, lr}
 8005a08:	b08a      	sub	sp, #40	@ 0x28
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
 8005a0e:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d101      	bne.n	8005a1a <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e0a0      	b.n	8005b5c <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d106      	bne.n	8005a34 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7fb fb7c 	bl	800112c <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2202      	movs	r2, #2
 8005a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	3304      	adds	r3, #4
 8005a44:	4619      	mov	r1, r3
 8005a46:	4610      	mov	r0, r2
 8005a48:	f7ff fb66 	bl	8005118 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6818      	ldr	r0, [r3, #0]
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	6819      	ldr	r1, [r3, #0]
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	2203      	movs	r2, #3
 8005a5a:	f7ff ff3b 	bl	80058d4 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	699a      	ldr	r2, [r3, #24]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f022 020c 	bic.w	r2, r2, #12
 8005a6c:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	6999      	ldr	r1, [r3, #24]
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	685a      	ldr	r2, [r3, #4]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	685a      	ldr	r2, [r3, #4]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005a8e:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	6812      	ldr	r2, [r2, #0]
 8005a9a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005a9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005aa2:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	689a      	ldr	r2, [r3, #8]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ab2:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	6812      	ldr	r2, [r2, #0]
 8005abe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ac2:	f023 0307 	bic.w	r3, r3, #7
 8005ac6:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	689a      	ldr	r2, [r3, #8]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f042 0204 	orr.w	r2, r2, #4
 8005ad6:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005adc:	2300      	movs	r3, #0
 8005ade:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8005ae0:	2370      	movs	r3, #112	@ 0x70
 8005ae2:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005aec:	2300      	movs	r3, #0
 8005aee:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	68db      	ldr	r3, [r3, #12]
 8005af4:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f107 020c 	add.w	r2, r7, #12
 8005afe:	4611      	mov	r1, r2
 8005b00:	4618      	mov	r0, r3
 8005b02:	f7ff fc57 	bl	80053b4 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	6812      	ldr	r2, [r2, #0]
 8005b10:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005b14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b18:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	685a      	ldr	r2, [r3, #4]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8005b28:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2201      	movs	r2, #1
 8005b56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b5a:	2300      	movs	r3, #0
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3728      	adds	r7, #40	@ 0x28
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b084      	sub	sp, #16
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d109      	bne.n	8005b88 <HAL_TIMEx_PWMN_Start+0x24>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	bf14      	ite	ne
 8005b80:	2301      	movne	r3, #1
 8005b82:	2300      	moveq	r3, #0
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	e022      	b.n	8005bce <HAL_TIMEx_PWMN_Start+0x6a>
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	2b04      	cmp	r3, #4
 8005b8c:	d109      	bne.n	8005ba2 <HAL_TIMEx_PWMN_Start+0x3e>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	bf14      	ite	ne
 8005b9a:	2301      	movne	r3, #1
 8005b9c:	2300      	moveq	r3, #0
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	e015      	b.n	8005bce <HAL_TIMEx_PWMN_Start+0x6a>
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	2b08      	cmp	r3, #8
 8005ba6:	d109      	bne.n	8005bbc <HAL_TIMEx_PWMN_Start+0x58>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	bf14      	ite	ne
 8005bb4:	2301      	movne	r3, #1
 8005bb6:	2300      	moveq	r3, #0
 8005bb8:	b2db      	uxtb	r3, r3
 8005bba:	e008      	b.n	8005bce <HAL_TIMEx_PWMN_Start+0x6a>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	bf14      	ite	ne
 8005bc8:	2301      	movne	r3, #1
 8005bca:	2300      	moveq	r3, #0
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d001      	beq.n	8005bd6 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e073      	b.n	8005cbe <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d104      	bne.n	8005be6 <HAL_TIMEx_PWMN_Start+0x82>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005be4:	e013      	b.n	8005c0e <HAL_TIMEx_PWMN_Start+0xaa>
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	2b04      	cmp	r3, #4
 8005bea:	d104      	bne.n	8005bf6 <HAL_TIMEx_PWMN_Start+0x92>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2202      	movs	r2, #2
 8005bf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005bf4:	e00b      	b.n	8005c0e <HAL_TIMEx_PWMN_Start+0xaa>
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	2b08      	cmp	r3, #8
 8005bfa:	d104      	bne.n	8005c06 <HAL_TIMEx_PWMN_Start+0xa2>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2202      	movs	r2, #2
 8005c00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005c04:	e003      	b.n	8005c0e <HAL_TIMEx_PWMN_Start+0xaa>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2202      	movs	r2, #2
 8005c0a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2204      	movs	r2, #4
 8005c14:	6839      	ldr	r1, [r7, #0]
 8005c16:	4618      	mov	r0, r3
 8005c18:	f000 f9d6 	bl	8005fc8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c2a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a25      	ldr	r2, [pc, #148]	@ (8005cc8 <HAL_TIMEx_PWMN_Start+0x164>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d022      	beq.n	8005c7c <HAL_TIMEx_PWMN_Start+0x118>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c3e:	d01d      	beq.n	8005c7c <HAL_TIMEx_PWMN_Start+0x118>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a21      	ldr	r2, [pc, #132]	@ (8005ccc <HAL_TIMEx_PWMN_Start+0x168>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d018      	beq.n	8005c7c <HAL_TIMEx_PWMN_Start+0x118>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a20      	ldr	r2, [pc, #128]	@ (8005cd0 <HAL_TIMEx_PWMN_Start+0x16c>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d013      	beq.n	8005c7c <HAL_TIMEx_PWMN_Start+0x118>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a1e      	ldr	r2, [pc, #120]	@ (8005cd4 <HAL_TIMEx_PWMN_Start+0x170>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d00e      	beq.n	8005c7c <HAL_TIMEx_PWMN_Start+0x118>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4a1d      	ldr	r2, [pc, #116]	@ (8005cd8 <HAL_TIMEx_PWMN_Start+0x174>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d009      	beq.n	8005c7c <HAL_TIMEx_PWMN_Start+0x118>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a1b      	ldr	r2, [pc, #108]	@ (8005cdc <HAL_TIMEx_PWMN_Start+0x178>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d004      	beq.n	8005c7c <HAL_TIMEx_PWMN_Start+0x118>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a1a      	ldr	r2, [pc, #104]	@ (8005ce0 <HAL_TIMEx_PWMN_Start+0x17c>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d115      	bne.n	8005ca8 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	689a      	ldr	r2, [r3, #8]
 8005c82:	4b18      	ldr	r3, [pc, #96]	@ (8005ce4 <HAL_TIMEx_PWMN_Start+0x180>)
 8005c84:	4013      	ands	r3, r2
 8005c86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2b06      	cmp	r3, #6
 8005c8c:	d015      	beq.n	8005cba <HAL_TIMEx_PWMN_Start+0x156>
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c94:	d011      	beq.n	8005cba <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f042 0201 	orr.w	r2, r2, #1
 8005ca4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ca6:	e008      	b.n	8005cba <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f042 0201 	orr.w	r2, r2, #1
 8005cb6:	601a      	str	r2, [r3, #0]
 8005cb8:	e000      	b.n	8005cbc <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	40012c00 	.word	0x40012c00
 8005ccc:	40000400 	.word	0x40000400
 8005cd0:	40000800 	.word	0x40000800
 8005cd4:	40000c00 	.word	0x40000c00
 8005cd8:	40013400 	.word	0x40013400
 8005cdc:	40014000 	.word	0x40014000
 8005ce0:	40015000 	.word	0x40015000
 8005ce4:	00010007 	.word	0x00010007

08005ce8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d101      	bne.n	8005d00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cfc:	2302      	movs	r3, #2
 8005cfe:	e074      	b.n	8005dea <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2202      	movs	r2, #2
 8005d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a34      	ldr	r2, [pc, #208]	@ (8005df8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d009      	beq.n	8005d3e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a33      	ldr	r2, [pc, #204]	@ (8005dfc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d004      	beq.n	8005d3e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a31      	ldr	r2, [pc, #196]	@ (8005e00 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d108      	bne.n	8005d50 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005d44:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005d56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68fa      	ldr	r2, [r7, #12]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a21      	ldr	r2, [pc, #132]	@ (8005df8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d022      	beq.n	8005dbe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d80:	d01d      	beq.n	8005dbe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a1f      	ldr	r2, [pc, #124]	@ (8005e04 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d018      	beq.n	8005dbe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a1d      	ldr	r2, [pc, #116]	@ (8005e08 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d013      	beq.n	8005dbe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a1c      	ldr	r2, [pc, #112]	@ (8005e0c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d00e      	beq.n	8005dbe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a15      	ldr	r2, [pc, #84]	@ (8005dfc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d009      	beq.n	8005dbe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a18      	ldr	r2, [pc, #96]	@ (8005e10 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d004      	beq.n	8005dbe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a11      	ldr	r2, [pc, #68]	@ (8005e00 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d10c      	bne.n	8005dd8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	68ba      	ldr	r2, [r7, #8]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68ba      	ldr	r2, [r7, #8]
 8005dd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3714      	adds	r7, #20
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr
 8005df6:	bf00      	nop
 8005df8:	40012c00 	.word	0x40012c00
 8005dfc:	40013400 	.word	0x40013400
 8005e00:	40015000 	.word	0x40015000
 8005e04:	40000400 	.word	0x40000400
 8005e08:	40000800 	.word	0x40000800
 8005e0c:	40000c00 	.word	0x40000c00
 8005e10:	40014000 	.word	0x40014000

08005e14 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b085      	sub	sp, #20
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d101      	bne.n	8005e30 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005e2c:	2302      	movs	r3, #2
 8005e2e:	e078      	b.n	8005f22 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	695b      	ldr	r3, [r3, #20]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e96:	4313      	orrs	r3, r2
 8005e98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	699b      	ldr	r3, [r3, #24]
 8005ea4:	041b      	lsls	r3, r3, #16
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	69db      	ldr	r3, [r3, #28]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a1c      	ldr	r2, [pc, #112]	@ (8005f30 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d009      	beq.n	8005ed6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a1b      	ldr	r2, [pc, #108]	@ (8005f34 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d004      	beq.n	8005ed6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a19      	ldr	r2, [pc, #100]	@ (8005f38 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d11c      	bne.n	8005f10 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee0:	051b      	lsls	r3, r3, #20
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	6a1b      	ldr	r3, [r3, #32]
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005efe:	4313      	orrs	r3, r2
 8005f00:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f20:	2300      	movs	r3, #0
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3714      	adds	r7, #20
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr
 8005f2e:	bf00      	nop
 8005f30:	40012c00 	.word	0x40012c00
 8005f34:	40013400 	.word	0x40013400
 8005f38:	40015000 	.word	0x40015000

08005f3c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b083      	sub	sp, #12
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f58:	bf00      	nop
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005f6c:	bf00      	nop
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005f80:	bf00      	nop
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b083      	sub	sp, #12
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005fa8:	bf00      	nop
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005fbc:	bf00      	nop
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b087      	sub	sp, #28
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	f003 030f 	and.w	r3, r3, #15
 8005fda:	2204      	movs	r2, #4
 8005fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6a1a      	ldr	r2, [r3, #32]
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	43db      	mvns	r3, r3
 8005fea:	401a      	ands	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6a1a      	ldr	r2, [r3, #32]
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	f003 030f 	and.w	r3, r3, #15
 8005ffa:	6879      	ldr	r1, [r7, #4]
 8005ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8006000:	431a      	orrs	r2, r3
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	621a      	str	r2, [r3, #32]
}
 8006006:	bf00      	nop
 8006008:	371c      	adds	r7, #28
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr

08006012 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006012:	b580      	push	{r7, lr}
 8006014:	b082      	sub	sp, #8
 8006016:	af00      	add	r7, sp, #0
 8006018:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d101      	bne.n	8006024 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e042      	b.n	80060aa <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800602a:	2b00      	cmp	r3, #0
 800602c:	d106      	bne.n	800603c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f7fb f9da 	bl	80013f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2224      	movs	r2, #36	@ 0x24
 8006040:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f022 0201 	bic.w	r2, r2, #1
 8006052:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006058:	2b00      	cmp	r3, #0
 800605a:	d002      	beq.n	8006062 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f000 ff61 	bl	8006f24 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 fc62 	bl	800692c <UART_SetConfig>
 8006068:	4603      	mov	r3, r0
 800606a:	2b01      	cmp	r3, #1
 800606c:	d101      	bne.n	8006072 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e01b      	b.n	80060aa <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	685a      	ldr	r2, [r3, #4]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006080:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	689a      	ldr	r2, [r3, #8]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006090:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f042 0201 	orr.w	r2, r2, #1
 80060a0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f000 ffe0 	bl	8007068 <UART_CheckIdleState>
 80060a8:	4603      	mov	r3, r0
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3708      	adds	r7, #8
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}

080060b2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060b2:	b580      	push	{r7, lr}
 80060b4:	b08a      	sub	sp, #40	@ 0x28
 80060b6:	af02      	add	r7, sp, #8
 80060b8:	60f8      	str	r0, [r7, #12]
 80060ba:	60b9      	str	r1, [r7, #8]
 80060bc:	603b      	str	r3, [r7, #0]
 80060be:	4613      	mov	r3, r2
 80060c0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060c8:	2b20      	cmp	r3, #32
 80060ca:	d17b      	bne.n	80061c4 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d002      	beq.n	80060d8 <HAL_UART_Transmit+0x26>
 80060d2:	88fb      	ldrh	r3, [r7, #6]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d101      	bne.n	80060dc <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	e074      	b.n	80061c6 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2221      	movs	r2, #33	@ 0x21
 80060e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060ec:	f7fb fe5e 	bl	8001dac <HAL_GetTick>
 80060f0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	88fa      	ldrh	r2, [r7, #6]
 80060f6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	88fa      	ldrh	r2, [r7, #6]
 80060fe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800610a:	d108      	bne.n	800611e <HAL_UART_Transmit+0x6c>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	691b      	ldr	r3, [r3, #16]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d104      	bne.n	800611e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006114:	2300      	movs	r3, #0
 8006116:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	61bb      	str	r3, [r7, #24]
 800611c:	e003      	b.n	8006126 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006122:	2300      	movs	r3, #0
 8006124:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006126:	e030      	b.n	800618a <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	9300      	str	r3, [sp, #0]
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	2200      	movs	r2, #0
 8006130:	2180      	movs	r1, #128	@ 0x80
 8006132:	68f8      	ldr	r0, [r7, #12]
 8006134:	f001 f842 	bl	80071bc <UART_WaitOnFlagUntilTimeout>
 8006138:	4603      	mov	r3, r0
 800613a:	2b00      	cmp	r3, #0
 800613c:	d005      	beq.n	800614a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2220      	movs	r2, #32
 8006142:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	e03d      	b.n	80061c6 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d10b      	bne.n	8006168 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	881b      	ldrh	r3, [r3, #0]
 8006154:	461a      	mov	r2, r3
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800615e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	3302      	adds	r3, #2
 8006164:	61bb      	str	r3, [r7, #24]
 8006166:	e007      	b.n	8006178 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006168:	69fb      	ldr	r3, [r7, #28]
 800616a:	781a      	ldrb	r2, [r3, #0]
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006172:	69fb      	ldr	r3, [r7, #28]
 8006174:	3301      	adds	r3, #1
 8006176:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800617e:	b29b      	uxth	r3, r3
 8006180:	3b01      	subs	r3, #1
 8006182:	b29a      	uxth	r2, r3
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006190:	b29b      	uxth	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d1c8      	bne.n	8006128 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	9300      	str	r3, [sp, #0]
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	2200      	movs	r2, #0
 800619e:	2140      	movs	r1, #64	@ 0x40
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f001 f80b 	bl	80071bc <UART_WaitOnFlagUntilTimeout>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d005      	beq.n	80061b8 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2220      	movs	r2, #32
 80061b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80061b4:	2303      	movs	r3, #3
 80061b6:	e006      	b.n	80061c6 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2220      	movs	r2, #32
 80061bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80061c0:	2300      	movs	r3, #0
 80061c2:	e000      	b.n	80061c6 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80061c4:	2302      	movs	r3, #2
  }
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3720      	adds	r7, #32
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
	...

080061d0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b08a      	sub	sp, #40	@ 0x28
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	4613      	mov	r3, r2
 80061dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061e4:	2b20      	cmp	r3, #32
 80061e6:	d137      	bne.n	8006258 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d002      	beq.n	80061f4 <HAL_UART_Receive_IT+0x24>
 80061ee:	88fb      	ldrh	r3, [r7, #6]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d101      	bne.n	80061f8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	e030      	b.n	800625a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2200      	movs	r2, #0
 80061fc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a18      	ldr	r2, [pc, #96]	@ (8006264 <HAL_UART_Receive_IT+0x94>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d01f      	beq.n	8006248 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006212:	2b00      	cmp	r3, #0
 8006214:	d018      	beq.n	8006248 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	e853 3f00 	ldrex	r3, [r3]
 8006222:	613b      	str	r3, [r7, #16]
   return(result);
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800622a:	627b      	str	r3, [r7, #36]	@ 0x24
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	461a      	mov	r2, r3
 8006232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006234:	623b      	str	r3, [r7, #32]
 8006236:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006238:	69f9      	ldr	r1, [r7, #28]
 800623a:	6a3a      	ldr	r2, [r7, #32]
 800623c:	e841 2300 	strex	r3, r2, [r1]
 8006240:	61bb      	str	r3, [r7, #24]
   return(result);
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d1e6      	bne.n	8006216 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006248:	88fb      	ldrh	r3, [r7, #6]
 800624a:	461a      	mov	r2, r3
 800624c:	68b9      	ldr	r1, [r7, #8]
 800624e:	68f8      	ldr	r0, [r7, #12]
 8006250:	f001 f822 	bl	8007298 <UART_Start_Receive_IT>
 8006254:	4603      	mov	r3, r0
 8006256:	e000      	b.n	800625a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006258:	2302      	movs	r3, #2
  }
}
 800625a:	4618      	mov	r0, r3
 800625c:	3728      	adds	r7, #40	@ 0x28
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	40008000 	.word	0x40008000

08006268 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b0ba      	sub	sp, #232	@ 0xe8
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	69db      	ldr	r3, [r3, #28]
 8006276:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800628e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006292:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006296:	4013      	ands	r3, r2
 8006298:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800629c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d11b      	bne.n	80062dc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80062a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062a8:	f003 0320 	and.w	r3, r3, #32
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d015      	beq.n	80062dc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80062b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062b4:	f003 0320 	and.w	r3, r3, #32
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d105      	bne.n	80062c8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80062bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d009      	beq.n	80062dc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f000 8300 	beq.w	80068d2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	4798      	blx	r3
      }
      return;
 80062da:	e2fa      	b.n	80068d2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80062dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f000 8123 	beq.w	800652c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80062e6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80062ea:	4b8d      	ldr	r3, [pc, #564]	@ (8006520 <HAL_UART_IRQHandler+0x2b8>)
 80062ec:	4013      	ands	r3, r2
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d106      	bne.n	8006300 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80062f2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80062f6:	4b8b      	ldr	r3, [pc, #556]	@ (8006524 <HAL_UART_IRQHandler+0x2bc>)
 80062f8:	4013      	ands	r3, r2
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	f000 8116 	beq.w	800652c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006300:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006304:	f003 0301 	and.w	r3, r3, #1
 8006308:	2b00      	cmp	r3, #0
 800630a:	d011      	beq.n	8006330 <HAL_UART_IRQHandler+0xc8>
 800630c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006314:	2b00      	cmp	r3, #0
 8006316:	d00b      	beq.n	8006330 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	2201      	movs	r2, #1
 800631e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006326:	f043 0201 	orr.w	r2, r3, #1
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006334:	f003 0302 	and.w	r3, r3, #2
 8006338:	2b00      	cmp	r3, #0
 800633a:	d011      	beq.n	8006360 <HAL_UART_IRQHandler+0xf8>
 800633c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006340:	f003 0301 	and.w	r3, r3, #1
 8006344:	2b00      	cmp	r3, #0
 8006346:	d00b      	beq.n	8006360 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2202      	movs	r2, #2
 800634e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006356:	f043 0204 	orr.w	r2, r3, #4
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006360:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006364:	f003 0304 	and.w	r3, r3, #4
 8006368:	2b00      	cmp	r3, #0
 800636a:	d011      	beq.n	8006390 <HAL_UART_IRQHandler+0x128>
 800636c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006370:	f003 0301 	and.w	r3, r3, #1
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00b      	beq.n	8006390 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2204      	movs	r2, #4
 800637e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006386:	f043 0202 	orr.w	r2, r3, #2
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006394:	f003 0308 	and.w	r3, r3, #8
 8006398:	2b00      	cmp	r3, #0
 800639a:	d017      	beq.n	80063cc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800639c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063a0:	f003 0320 	and.w	r3, r3, #32
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d105      	bne.n	80063b4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80063a8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80063ac:	4b5c      	ldr	r3, [pc, #368]	@ (8006520 <HAL_UART_IRQHandler+0x2b8>)
 80063ae:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d00b      	beq.n	80063cc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2208      	movs	r2, #8
 80063ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063c2:	f043 0208 	orr.w	r2, r3, #8
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80063cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d012      	beq.n	80063fe <HAL_UART_IRQHandler+0x196>
 80063d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d00c      	beq.n	80063fe <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80063ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063f4:	f043 0220 	orr.w	r2, r3, #32
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006404:	2b00      	cmp	r3, #0
 8006406:	f000 8266 	beq.w	80068d6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800640a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800640e:	f003 0320 	and.w	r3, r3, #32
 8006412:	2b00      	cmp	r3, #0
 8006414:	d013      	beq.n	800643e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006416:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800641a:	f003 0320 	and.w	r3, r3, #32
 800641e:	2b00      	cmp	r3, #0
 8006420:	d105      	bne.n	800642e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006422:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800642a:	2b00      	cmp	r3, #0
 800642c:	d007      	beq.n	800643e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006432:	2b00      	cmp	r3, #0
 8006434:	d003      	beq.n	800643e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006444:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006452:	2b40      	cmp	r3, #64	@ 0x40
 8006454:	d005      	beq.n	8006462 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006456:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800645a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800645e:	2b00      	cmp	r3, #0
 8006460:	d054      	beq.n	800650c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f001 f83a 	bl	80074dc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006472:	2b40      	cmp	r3, #64	@ 0x40
 8006474:	d146      	bne.n	8006504 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	3308      	adds	r3, #8
 800647c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006480:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006484:	e853 3f00 	ldrex	r3, [r3]
 8006488:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800648c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006490:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006494:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	3308      	adds	r3, #8
 800649e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80064a2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80064a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80064ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80064b2:	e841 2300 	strex	r3, r2, [r1]
 80064b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80064ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d1d9      	bne.n	8006476 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d017      	beq.n	80064fc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064d2:	4a15      	ldr	r2, [pc, #84]	@ (8006528 <HAL_UART_IRQHandler+0x2c0>)
 80064d4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064dc:	4618      	mov	r0, r3
 80064de:	f7fc feaa 	bl	8003236 <HAL_DMA_Abort_IT>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d019      	beq.n	800651c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80064f6:	4610      	mov	r0, r2
 80064f8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064fa:	e00f      	b.n	800651c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f000 f9ff 	bl	8006900 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006502:	e00b      	b.n	800651c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f000 f9fb 	bl	8006900 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800650a:	e007      	b.n	800651c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f000 f9f7 	bl	8006900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800651a:	e1dc      	b.n	80068d6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800651c:	bf00      	nop
    return;
 800651e:	e1da      	b.n	80068d6 <HAL_UART_IRQHandler+0x66e>
 8006520:	10000001 	.word	0x10000001
 8006524:	04000120 	.word	0x04000120
 8006528:	080075a9 	.word	0x080075a9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006530:	2b01      	cmp	r3, #1
 8006532:	f040 8170 	bne.w	8006816 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800653a:	f003 0310 	and.w	r3, r3, #16
 800653e:	2b00      	cmp	r3, #0
 8006540:	f000 8169 	beq.w	8006816 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006548:	f003 0310 	and.w	r3, r3, #16
 800654c:	2b00      	cmp	r3, #0
 800654e:	f000 8162 	beq.w	8006816 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	2210      	movs	r2, #16
 8006558:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006564:	2b40      	cmp	r3, #64	@ 0x40
 8006566:	f040 80d8 	bne.w	800671a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006578:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800657c:	2b00      	cmp	r3, #0
 800657e:	f000 80af 	beq.w	80066e0 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006588:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800658c:	429a      	cmp	r2, r3
 800658e:	f080 80a7 	bcs.w	80066e0 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006598:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f003 0320 	and.w	r3, r3, #32
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	f040 8087 	bne.w	80066be <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80065bc:	e853 3f00 	ldrex	r3, [r3]
 80065c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80065c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80065c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	461a      	mov	r2, r3
 80065d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80065da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80065de:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80065e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80065ea:	e841 2300 	strex	r3, r2, [r1]
 80065ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80065f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d1da      	bne.n	80065b0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	3308      	adds	r3, #8
 8006600:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006602:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006604:	e853 3f00 	ldrex	r3, [r3]
 8006608:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800660a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800660c:	f023 0301 	bic.w	r3, r3, #1
 8006610:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	3308      	adds	r3, #8
 800661a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800661e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006622:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006624:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006626:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800662a:	e841 2300 	strex	r3, r2, [r1]
 800662e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006630:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006632:	2b00      	cmp	r3, #0
 8006634:	d1e1      	bne.n	80065fa <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	3308      	adds	r3, #8
 800663c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800663e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006640:	e853 3f00 	ldrex	r3, [r3]
 8006644:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006646:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006648:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800664c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	3308      	adds	r3, #8
 8006656:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800665a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800665c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800665e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006660:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006662:	e841 2300 	strex	r3, r2, [r1]
 8006666:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006668:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800666a:	2b00      	cmp	r3, #0
 800666c:	d1e3      	bne.n	8006636 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2220      	movs	r2, #32
 8006672:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006682:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006684:	e853 3f00 	ldrex	r3, [r3]
 8006688:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800668a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800668c:	f023 0310 	bic.w	r3, r3, #16
 8006690:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	461a      	mov	r2, r3
 800669a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800669e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80066a0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80066a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80066a6:	e841 2300 	strex	r3, r2, [r1]
 80066aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80066ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d1e4      	bne.n	800667c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066b8:	4618      	mov	r0, r3
 80066ba:	f7fc fd63 	bl	8003184 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2202      	movs	r2, #2
 80066c2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	4619      	mov	r1, r3
 80066d8:	6878      	ldr	r0, [r7, #4]
 80066da:	f000 f91b 	bl	8006914 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80066de:	e0fc      	b.n	80068da <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80066e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80066ea:	429a      	cmp	r2, r3
 80066ec:	f040 80f5 	bne.w	80068da <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f003 0320 	and.w	r3, r3, #32
 80066fe:	2b20      	cmp	r3, #32
 8006700:	f040 80eb 	bne.w	80068da <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2202      	movs	r2, #2
 8006708:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006710:	4619      	mov	r1, r3
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 f8fe 	bl	8006914 <HAL_UARTEx_RxEventCallback>
      return;
 8006718:	e0df      	b.n	80068da <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006726:	b29b      	uxth	r3, r3
 8006728:	1ad3      	subs	r3, r2, r3
 800672a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006734:	b29b      	uxth	r3, r3
 8006736:	2b00      	cmp	r3, #0
 8006738:	f000 80d1 	beq.w	80068de <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800673c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006740:	2b00      	cmp	r3, #0
 8006742:	f000 80cc 	beq.w	80068de <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800674c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800674e:	e853 3f00 	ldrex	r3, [r3]
 8006752:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006756:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800675a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	461a      	mov	r2, r3
 8006764:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006768:	647b      	str	r3, [r7, #68]	@ 0x44
 800676a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800676c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800676e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006770:	e841 2300 	strex	r3, r2, [r1]
 8006774:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006778:	2b00      	cmp	r3, #0
 800677a:	d1e4      	bne.n	8006746 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	3308      	adds	r3, #8
 8006782:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006786:	e853 3f00 	ldrex	r3, [r3]
 800678a:	623b      	str	r3, [r7, #32]
   return(result);
 800678c:	6a3b      	ldr	r3, [r7, #32]
 800678e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006792:	f023 0301 	bic.w	r3, r3, #1
 8006796:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	3308      	adds	r3, #8
 80067a0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80067a4:	633a      	str	r2, [r7, #48]	@ 0x30
 80067a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067ac:	e841 2300 	strex	r3, r2, [r1]
 80067b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80067b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d1e1      	bne.n	800677c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2220      	movs	r2, #32
 80067bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2200      	movs	r2, #0
 80067c4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	e853 3f00 	ldrex	r3, [r3]
 80067d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f023 0310 	bic.w	r3, r3, #16
 80067e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	461a      	mov	r2, r3
 80067ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80067ee:	61fb      	str	r3, [r7, #28]
 80067f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f2:	69b9      	ldr	r1, [r7, #24]
 80067f4:	69fa      	ldr	r2, [r7, #28]
 80067f6:	e841 2300 	strex	r3, r2, [r1]
 80067fa:	617b      	str	r3, [r7, #20]
   return(result);
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1e4      	bne.n	80067cc <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2202      	movs	r2, #2
 8006806:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006808:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800680c:	4619      	mov	r1, r3
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 f880 	bl	8006914 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006814:	e063      	b.n	80068de <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800681a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d00e      	beq.n	8006840 <HAL_UART_IRQHandler+0x5d8>
 8006822:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800682a:	2b00      	cmp	r3, #0
 800682c:	d008      	beq.n	8006840 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006836:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f001 fc13 	bl	8008064 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800683e:	e051      	b.n	80068e4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006844:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006848:	2b00      	cmp	r3, #0
 800684a:	d014      	beq.n	8006876 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800684c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006854:	2b00      	cmp	r3, #0
 8006856:	d105      	bne.n	8006864 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006858:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800685c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006860:	2b00      	cmp	r3, #0
 8006862:	d008      	beq.n	8006876 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006868:	2b00      	cmp	r3, #0
 800686a:	d03a      	beq.n	80068e2 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	4798      	blx	r3
    }
    return;
 8006874:	e035      	b.n	80068e2 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800687a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800687e:	2b00      	cmp	r3, #0
 8006880:	d009      	beq.n	8006896 <HAL_UART_IRQHandler+0x62e>
 8006882:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006886:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800688a:	2b00      	cmp	r3, #0
 800688c:	d003      	beq.n	8006896 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 fe9c 	bl	80075cc <UART_EndTransmit_IT>
    return;
 8006894:	e026      	b.n	80068e4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800689a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d009      	beq.n	80068b6 <HAL_UART_IRQHandler+0x64e>
 80068a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068a6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d003      	beq.n	80068b6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f001 fbec 	bl	800808c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80068b4:	e016      	b.n	80068e4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80068b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d010      	beq.n	80068e4 <HAL_UART_IRQHandler+0x67c>
 80068c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	da0c      	bge.n	80068e4 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f001 fbd4 	bl	8008078 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80068d0:	e008      	b.n	80068e4 <HAL_UART_IRQHandler+0x67c>
      return;
 80068d2:	bf00      	nop
 80068d4:	e006      	b.n	80068e4 <HAL_UART_IRQHandler+0x67c>
    return;
 80068d6:	bf00      	nop
 80068d8:	e004      	b.n	80068e4 <HAL_UART_IRQHandler+0x67c>
      return;
 80068da:	bf00      	nop
 80068dc:	e002      	b.n	80068e4 <HAL_UART_IRQHandler+0x67c>
      return;
 80068de:	bf00      	nop
 80068e0:	e000      	b.n	80068e4 <HAL_UART_IRQHandler+0x67c>
    return;
 80068e2:	bf00      	nop
  }
}
 80068e4:	37e8      	adds	r7, #232	@ 0xe8
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}
 80068ea:	bf00      	nop

080068ec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80068ec:	b480      	push	{r7}
 80068ee:	b083      	sub	sp, #12
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80068f4:	bf00      	nop
 80068f6:	370c      	adds	r7, #12
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr

08006900 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006900:	b480      	push	{r7}
 8006902:	b083      	sub	sp, #12
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006908:	bf00      	nop
 800690a:	370c      	adds	r7, #12
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006914:	b480      	push	{r7}
 8006916:	b083      	sub	sp, #12
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
 800691c:	460b      	mov	r3, r1
 800691e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006920:	bf00      	nop
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800692c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006930:	b08c      	sub	sp, #48	@ 0x30
 8006932:	af00      	add	r7, sp, #0
 8006934:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006936:	2300      	movs	r3, #0
 8006938:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	689a      	ldr	r2, [r3, #8]
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	691b      	ldr	r3, [r3, #16]
 8006944:	431a      	orrs	r2, r3
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	431a      	orrs	r2, r3
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	69db      	ldr	r3, [r3, #28]
 8006950:	4313      	orrs	r3, r2
 8006952:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	4baa      	ldr	r3, [pc, #680]	@ (8006c04 <UART_SetConfig+0x2d8>)
 800695c:	4013      	ands	r3, r2
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	6812      	ldr	r2, [r2, #0]
 8006962:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006964:	430b      	orrs	r3, r1
 8006966:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	68da      	ldr	r2, [r3, #12]
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	430a      	orrs	r2, r1
 800697c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	699b      	ldr	r3, [r3, #24]
 8006982:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a9f      	ldr	r2, [pc, #636]	@ (8006c08 <UART_SetConfig+0x2dc>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d004      	beq.n	8006998 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	6a1b      	ldr	r3, [r3, #32]
 8006992:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006994:	4313      	orrs	r3, r2
 8006996:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80069a2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	6812      	ldr	r2, [r2, #0]
 80069aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069ac:	430b      	orrs	r3, r1
 80069ae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069b6:	f023 010f 	bic.w	r1, r3, #15
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	430a      	orrs	r2, r1
 80069c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a90      	ldr	r2, [pc, #576]	@ (8006c0c <UART_SetConfig+0x2e0>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d125      	bne.n	8006a1c <UART_SetConfig+0xf0>
 80069d0:	4b8f      	ldr	r3, [pc, #572]	@ (8006c10 <UART_SetConfig+0x2e4>)
 80069d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069d6:	f003 0303 	and.w	r3, r3, #3
 80069da:	2b03      	cmp	r3, #3
 80069dc:	d81a      	bhi.n	8006a14 <UART_SetConfig+0xe8>
 80069de:	a201      	add	r2, pc, #4	@ (adr r2, 80069e4 <UART_SetConfig+0xb8>)
 80069e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069e4:	080069f5 	.word	0x080069f5
 80069e8:	08006a05 	.word	0x08006a05
 80069ec:	080069fd 	.word	0x080069fd
 80069f0:	08006a0d 	.word	0x08006a0d
 80069f4:	2301      	movs	r3, #1
 80069f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069fa:	e116      	b.n	8006c2a <UART_SetConfig+0x2fe>
 80069fc:	2302      	movs	r3, #2
 80069fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a02:	e112      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006a04:	2304      	movs	r3, #4
 8006a06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a0a:	e10e      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006a0c:	2308      	movs	r3, #8
 8006a0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a12:	e10a      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006a14:	2310      	movs	r3, #16
 8006a16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a1a:	e106      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a7c      	ldr	r2, [pc, #496]	@ (8006c14 <UART_SetConfig+0x2e8>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d138      	bne.n	8006a98 <UART_SetConfig+0x16c>
 8006a26:	4b7a      	ldr	r3, [pc, #488]	@ (8006c10 <UART_SetConfig+0x2e4>)
 8006a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a2c:	f003 030c 	and.w	r3, r3, #12
 8006a30:	2b0c      	cmp	r3, #12
 8006a32:	d82d      	bhi.n	8006a90 <UART_SetConfig+0x164>
 8006a34:	a201      	add	r2, pc, #4	@ (adr r2, 8006a3c <UART_SetConfig+0x110>)
 8006a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a3a:	bf00      	nop
 8006a3c:	08006a71 	.word	0x08006a71
 8006a40:	08006a91 	.word	0x08006a91
 8006a44:	08006a91 	.word	0x08006a91
 8006a48:	08006a91 	.word	0x08006a91
 8006a4c:	08006a81 	.word	0x08006a81
 8006a50:	08006a91 	.word	0x08006a91
 8006a54:	08006a91 	.word	0x08006a91
 8006a58:	08006a91 	.word	0x08006a91
 8006a5c:	08006a79 	.word	0x08006a79
 8006a60:	08006a91 	.word	0x08006a91
 8006a64:	08006a91 	.word	0x08006a91
 8006a68:	08006a91 	.word	0x08006a91
 8006a6c:	08006a89 	.word	0x08006a89
 8006a70:	2300      	movs	r3, #0
 8006a72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a76:	e0d8      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006a78:	2302      	movs	r3, #2
 8006a7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a7e:	e0d4      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006a80:	2304      	movs	r3, #4
 8006a82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a86:	e0d0      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006a88:	2308      	movs	r3, #8
 8006a8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a8e:	e0cc      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006a90:	2310      	movs	r3, #16
 8006a92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a96:	e0c8      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a5e      	ldr	r2, [pc, #376]	@ (8006c18 <UART_SetConfig+0x2ec>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d125      	bne.n	8006aee <UART_SetConfig+0x1c2>
 8006aa2:	4b5b      	ldr	r3, [pc, #364]	@ (8006c10 <UART_SetConfig+0x2e4>)
 8006aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aa8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006aac:	2b30      	cmp	r3, #48	@ 0x30
 8006aae:	d016      	beq.n	8006ade <UART_SetConfig+0x1b2>
 8006ab0:	2b30      	cmp	r3, #48	@ 0x30
 8006ab2:	d818      	bhi.n	8006ae6 <UART_SetConfig+0x1ba>
 8006ab4:	2b20      	cmp	r3, #32
 8006ab6:	d00a      	beq.n	8006ace <UART_SetConfig+0x1a2>
 8006ab8:	2b20      	cmp	r3, #32
 8006aba:	d814      	bhi.n	8006ae6 <UART_SetConfig+0x1ba>
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d002      	beq.n	8006ac6 <UART_SetConfig+0x19a>
 8006ac0:	2b10      	cmp	r3, #16
 8006ac2:	d008      	beq.n	8006ad6 <UART_SetConfig+0x1aa>
 8006ac4:	e00f      	b.n	8006ae6 <UART_SetConfig+0x1ba>
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006acc:	e0ad      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006ace:	2302      	movs	r3, #2
 8006ad0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ad4:	e0a9      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006ad6:	2304      	movs	r3, #4
 8006ad8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006adc:	e0a5      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006ade:	2308      	movs	r3, #8
 8006ae0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ae4:	e0a1      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006ae6:	2310      	movs	r3, #16
 8006ae8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006aec:	e09d      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a4a      	ldr	r2, [pc, #296]	@ (8006c1c <UART_SetConfig+0x2f0>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d125      	bne.n	8006b44 <UART_SetConfig+0x218>
 8006af8:	4b45      	ldr	r3, [pc, #276]	@ (8006c10 <UART_SetConfig+0x2e4>)
 8006afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006afe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006b02:	2bc0      	cmp	r3, #192	@ 0xc0
 8006b04:	d016      	beq.n	8006b34 <UART_SetConfig+0x208>
 8006b06:	2bc0      	cmp	r3, #192	@ 0xc0
 8006b08:	d818      	bhi.n	8006b3c <UART_SetConfig+0x210>
 8006b0a:	2b80      	cmp	r3, #128	@ 0x80
 8006b0c:	d00a      	beq.n	8006b24 <UART_SetConfig+0x1f8>
 8006b0e:	2b80      	cmp	r3, #128	@ 0x80
 8006b10:	d814      	bhi.n	8006b3c <UART_SetConfig+0x210>
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d002      	beq.n	8006b1c <UART_SetConfig+0x1f0>
 8006b16:	2b40      	cmp	r3, #64	@ 0x40
 8006b18:	d008      	beq.n	8006b2c <UART_SetConfig+0x200>
 8006b1a:	e00f      	b.n	8006b3c <UART_SetConfig+0x210>
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b22:	e082      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006b24:	2302      	movs	r3, #2
 8006b26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b2a:	e07e      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006b2c:	2304      	movs	r3, #4
 8006b2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b32:	e07a      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006b34:	2308      	movs	r3, #8
 8006b36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b3a:	e076      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006b3c:	2310      	movs	r3, #16
 8006b3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b42:	e072      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a35      	ldr	r2, [pc, #212]	@ (8006c20 <UART_SetConfig+0x2f4>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d12a      	bne.n	8006ba4 <UART_SetConfig+0x278>
 8006b4e:	4b30      	ldr	r3, [pc, #192]	@ (8006c10 <UART_SetConfig+0x2e4>)
 8006b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b58:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b5c:	d01a      	beq.n	8006b94 <UART_SetConfig+0x268>
 8006b5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b62:	d81b      	bhi.n	8006b9c <UART_SetConfig+0x270>
 8006b64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b68:	d00c      	beq.n	8006b84 <UART_SetConfig+0x258>
 8006b6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b6e:	d815      	bhi.n	8006b9c <UART_SetConfig+0x270>
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d003      	beq.n	8006b7c <UART_SetConfig+0x250>
 8006b74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b78:	d008      	beq.n	8006b8c <UART_SetConfig+0x260>
 8006b7a:	e00f      	b.n	8006b9c <UART_SetConfig+0x270>
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b82:	e052      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006b84:	2302      	movs	r3, #2
 8006b86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b8a:	e04e      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006b8c:	2304      	movs	r3, #4
 8006b8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b92:	e04a      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006b94:	2308      	movs	r3, #8
 8006b96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b9a:	e046      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006b9c:	2310      	movs	r3, #16
 8006b9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ba2:	e042      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a17      	ldr	r2, [pc, #92]	@ (8006c08 <UART_SetConfig+0x2dc>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d13a      	bne.n	8006c24 <UART_SetConfig+0x2f8>
 8006bae:	4b18      	ldr	r3, [pc, #96]	@ (8006c10 <UART_SetConfig+0x2e4>)
 8006bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bb4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006bb8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006bbc:	d01a      	beq.n	8006bf4 <UART_SetConfig+0x2c8>
 8006bbe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006bc2:	d81b      	bhi.n	8006bfc <UART_SetConfig+0x2d0>
 8006bc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006bc8:	d00c      	beq.n	8006be4 <UART_SetConfig+0x2b8>
 8006bca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006bce:	d815      	bhi.n	8006bfc <UART_SetConfig+0x2d0>
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d003      	beq.n	8006bdc <UART_SetConfig+0x2b0>
 8006bd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bd8:	d008      	beq.n	8006bec <UART_SetConfig+0x2c0>
 8006bda:	e00f      	b.n	8006bfc <UART_SetConfig+0x2d0>
 8006bdc:	2300      	movs	r3, #0
 8006bde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006be2:	e022      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006be4:	2302      	movs	r3, #2
 8006be6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bea:	e01e      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006bec:	2304      	movs	r3, #4
 8006bee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bf2:	e01a      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006bf4:	2308      	movs	r3, #8
 8006bf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bfa:	e016      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006bfc:	2310      	movs	r3, #16
 8006bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c02:	e012      	b.n	8006c2a <UART_SetConfig+0x2fe>
 8006c04:	cfff69f3 	.word	0xcfff69f3
 8006c08:	40008000 	.word	0x40008000
 8006c0c:	40013800 	.word	0x40013800
 8006c10:	40021000 	.word	0x40021000
 8006c14:	40004400 	.word	0x40004400
 8006c18:	40004800 	.word	0x40004800
 8006c1c:	40004c00 	.word	0x40004c00
 8006c20:	40005000 	.word	0x40005000
 8006c24:	2310      	movs	r3, #16
 8006c26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4aae      	ldr	r2, [pc, #696]	@ (8006ee8 <UART_SetConfig+0x5bc>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	f040 8097 	bne.w	8006d64 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006c36:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006c3a:	2b08      	cmp	r3, #8
 8006c3c:	d823      	bhi.n	8006c86 <UART_SetConfig+0x35a>
 8006c3e:	a201      	add	r2, pc, #4	@ (adr r2, 8006c44 <UART_SetConfig+0x318>)
 8006c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c44:	08006c69 	.word	0x08006c69
 8006c48:	08006c87 	.word	0x08006c87
 8006c4c:	08006c71 	.word	0x08006c71
 8006c50:	08006c87 	.word	0x08006c87
 8006c54:	08006c77 	.word	0x08006c77
 8006c58:	08006c87 	.word	0x08006c87
 8006c5c:	08006c87 	.word	0x08006c87
 8006c60:	08006c87 	.word	0x08006c87
 8006c64:	08006c7f 	.word	0x08006c7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c68:	f7fd fa94 	bl	8004194 <HAL_RCC_GetPCLK1Freq>
 8006c6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c6e:	e010      	b.n	8006c92 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c70:	4b9e      	ldr	r3, [pc, #632]	@ (8006eec <UART_SetConfig+0x5c0>)
 8006c72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c74:	e00d      	b.n	8006c92 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c76:	f7fd fa1f 	bl	80040b8 <HAL_RCC_GetSysClockFreq>
 8006c7a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c7c:	e009      	b.n	8006c92 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c84:	e005      	b.n	8006c92 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006c86:	2300      	movs	r3, #0
 8006c88:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006c90:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	f000 8130 	beq.w	8006efa <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c9e:	4a94      	ldr	r2, [pc, #592]	@ (8006ef0 <UART_SetConfig+0x5c4>)
 8006ca0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006cac:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	685a      	ldr	r2, [r3, #4]
 8006cb2:	4613      	mov	r3, r2
 8006cb4:	005b      	lsls	r3, r3, #1
 8006cb6:	4413      	add	r3, r2
 8006cb8:	69ba      	ldr	r2, [r7, #24]
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	d305      	bcc.n	8006cca <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006cc4:	69ba      	ldr	r2, [r7, #24]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d903      	bls.n	8006cd2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006cd0:	e113      	b.n	8006efa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	60bb      	str	r3, [r7, #8]
 8006cd8:	60fa      	str	r2, [r7, #12]
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cde:	4a84      	ldr	r2, [pc, #528]	@ (8006ef0 <UART_SetConfig+0x5c4>)
 8006ce0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	603b      	str	r3, [r7, #0]
 8006cea:	607a      	str	r2, [r7, #4]
 8006cec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cf0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006cf4:	f7f9 faf4 	bl	80002e0 <__aeabi_uldivmod>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	460b      	mov	r3, r1
 8006cfc:	4610      	mov	r0, r2
 8006cfe:	4619      	mov	r1, r3
 8006d00:	f04f 0200 	mov.w	r2, #0
 8006d04:	f04f 0300 	mov.w	r3, #0
 8006d08:	020b      	lsls	r3, r1, #8
 8006d0a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006d0e:	0202      	lsls	r2, r0, #8
 8006d10:	6979      	ldr	r1, [r7, #20]
 8006d12:	6849      	ldr	r1, [r1, #4]
 8006d14:	0849      	lsrs	r1, r1, #1
 8006d16:	2000      	movs	r0, #0
 8006d18:	460c      	mov	r4, r1
 8006d1a:	4605      	mov	r5, r0
 8006d1c:	eb12 0804 	adds.w	r8, r2, r4
 8006d20:	eb43 0905 	adc.w	r9, r3, r5
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	469a      	mov	sl, r3
 8006d2c:	4693      	mov	fp, r2
 8006d2e:	4652      	mov	r2, sl
 8006d30:	465b      	mov	r3, fp
 8006d32:	4640      	mov	r0, r8
 8006d34:	4649      	mov	r1, r9
 8006d36:	f7f9 fad3 	bl	80002e0 <__aeabi_uldivmod>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	460b      	mov	r3, r1
 8006d3e:	4613      	mov	r3, r2
 8006d40:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006d42:	6a3b      	ldr	r3, [r7, #32]
 8006d44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d48:	d308      	bcc.n	8006d5c <UART_SetConfig+0x430>
 8006d4a:	6a3b      	ldr	r3, [r7, #32]
 8006d4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d50:	d204      	bcs.n	8006d5c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	6a3a      	ldr	r2, [r7, #32]
 8006d58:	60da      	str	r2, [r3, #12]
 8006d5a:	e0ce      	b.n	8006efa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006d62:	e0ca      	b.n	8006efa <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	69db      	ldr	r3, [r3, #28]
 8006d68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d6c:	d166      	bne.n	8006e3c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006d6e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006d72:	2b08      	cmp	r3, #8
 8006d74:	d827      	bhi.n	8006dc6 <UART_SetConfig+0x49a>
 8006d76:	a201      	add	r2, pc, #4	@ (adr r2, 8006d7c <UART_SetConfig+0x450>)
 8006d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d7c:	08006da1 	.word	0x08006da1
 8006d80:	08006da9 	.word	0x08006da9
 8006d84:	08006db1 	.word	0x08006db1
 8006d88:	08006dc7 	.word	0x08006dc7
 8006d8c:	08006db7 	.word	0x08006db7
 8006d90:	08006dc7 	.word	0x08006dc7
 8006d94:	08006dc7 	.word	0x08006dc7
 8006d98:	08006dc7 	.word	0x08006dc7
 8006d9c:	08006dbf 	.word	0x08006dbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006da0:	f7fd f9f8 	bl	8004194 <HAL_RCC_GetPCLK1Freq>
 8006da4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006da6:	e014      	b.n	8006dd2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006da8:	f7fd fa0a 	bl	80041c0 <HAL_RCC_GetPCLK2Freq>
 8006dac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006dae:	e010      	b.n	8006dd2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006db0:	4b4e      	ldr	r3, [pc, #312]	@ (8006eec <UART_SetConfig+0x5c0>)
 8006db2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006db4:	e00d      	b.n	8006dd2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006db6:	f7fd f97f 	bl	80040b8 <HAL_RCC_GetSysClockFreq>
 8006dba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006dbc:	e009      	b.n	8006dd2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006dbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006dc2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006dc4:	e005      	b.n	8006dd2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006dd0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	f000 8090 	beq.w	8006efa <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dde:	4a44      	ldr	r2, [pc, #272]	@ (8006ef0 <UART_SetConfig+0x5c4>)
 8006de0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006de4:	461a      	mov	r2, r3
 8006de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006dec:	005a      	lsls	r2, r3, #1
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	085b      	lsrs	r3, r3, #1
 8006df4:	441a      	add	r2, r3
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dfe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e00:	6a3b      	ldr	r3, [r7, #32]
 8006e02:	2b0f      	cmp	r3, #15
 8006e04:	d916      	bls.n	8006e34 <UART_SetConfig+0x508>
 8006e06:	6a3b      	ldr	r3, [r7, #32]
 8006e08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e0c:	d212      	bcs.n	8006e34 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e0e:	6a3b      	ldr	r3, [r7, #32]
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	f023 030f 	bic.w	r3, r3, #15
 8006e16:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e18:	6a3b      	ldr	r3, [r7, #32]
 8006e1a:	085b      	lsrs	r3, r3, #1
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	f003 0307 	and.w	r3, r3, #7
 8006e22:	b29a      	uxth	r2, r3
 8006e24:	8bfb      	ldrh	r3, [r7, #30]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	8bfa      	ldrh	r2, [r7, #30]
 8006e30:	60da      	str	r2, [r3, #12]
 8006e32:	e062      	b.n	8006efa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006e3a:	e05e      	b.n	8006efa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e3c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006e40:	2b08      	cmp	r3, #8
 8006e42:	d828      	bhi.n	8006e96 <UART_SetConfig+0x56a>
 8006e44:	a201      	add	r2, pc, #4	@ (adr r2, 8006e4c <UART_SetConfig+0x520>)
 8006e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e4a:	bf00      	nop
 8006e4c:	08006e71 	.word	0x08006e71
 8006e50:	08006e79 	.word	0x08006e79
 8006e54:	08006e81 	.word	0x08006e81
 8006e58:	08006e97 	.word	0x08006e97
 8006e5c:	08006e87 	.word	0x08006e87
 8006e60:	08006e97 	.word	0x08006e97
 8006e64:	08006e97 	.word	0x08006e97
 8006e68:	08006e97 	.word	0x08006e97
 8006e6c:	08006e8f 	.word	0x08006e8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e70:	f7fd f990 	bl	8004194 <HAL_RCC_GetPCLK1Freq>
 8006e74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e76:	e014      	b.n	8006ea2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e78:	f7fd f9a2 	bl	80041c0 <HAL_RCC_GetPCLK2Freq>
 8006e7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e7e:	e010      	b.n	8006ea2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e80:	4b1a      	ldr	r3, [pc, #104]	@ (8006eec <UART_SetConfig+0x5c0>)
 8006e82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e84:	e00d      	b.n	8006ea2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e86:	f7fd f917 	bl	80040b8 <HAL_RCC_GetSysClockFreq>
 8006e8a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e8c:	e009      	b.n	8006ea2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e94:	e005      	b.n	8006ea2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006e96:	2300      	movs	r3, #0
 8006e98:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006ea0:	bf00      	nop
    }

    if (pclk != 0U)
 8006ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d028      	beq.n	8006efa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eac:	4a10      	ldr	r2, [pc, #64]	@ (8006ef0 <UART_SetConfig+0x5c4>)
 8006eae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb6:	fbb3 f2f2 	udiv	r2, r3, r2
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	085b      	lsrs	r3, r3, #1
 8006ec0:	441a      	add	r2, r3
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ecc:	6a3b      	ldr	r3, [r7, #32]
 8006ece:	2b0f      	cmp	r3, #15
 8006ed0:	d910      	bls.n	8006ef4 <UART_SetConfig+0x5c8>
 8006ed2:	6a3b      	ldr	r3, [r7, #32]
 8006ed4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ed8:	d20c      	bcs.n	8006ef4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006eda:	6a3b      	ldr	r3, [r7, #32]
 8006edc:	b29a      	uxth	r2, r3
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	60da      	str	r2, [r3, #12]
 8006ee4:	e009      	b.n	8006efa <UART_SetConfig+0x5ce>
 8006ee6:	bf00      	nop
 8006ee8:	40008000 	.word	0x40008000
 8006eec:	00f42400 	.word	0x00f42400
 8006ef0:	08008f00 	.word	0x08008f00
      }
      else
      {
        ret = HAL_ERROR;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	2201      	movs	r2, #1
 8006efe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	2201      	movs	r2, #1
 8006f06:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	2200      	movs	r2, #0
 8006f14:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006f16:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3730      	adds	r7, #48	@ 0x30
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006f24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f30:	f003 0308 	and.w	r3, r3, #8
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d00a      	beq.n	8006f4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	430a      	orrs	r2, r1
 8006f4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f52:	f003 0301 	and.w	r3, r3, #1
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d00a      	beq.n	8006f70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	430a      	orrs	r2, r1
 8006f6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f74:	f003 0302 	and.w	r3, r3, #2
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d00a      	beq.n	8006f92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	430a      	orrs	r2, r1
 8006f90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f96:	f003 0304 	and.w	r3, r3, #4
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d00a      	beq.n	8006fb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	430a      	orrs	r2, r1
 8006fb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fb8:	f003 0310 	and.w	r3, r3, #16
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d00a      	beq.n	8006fd6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	430a      	orrs	r2, r1
 8006fd4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fda:	f003 0320 	and.w	r3, r3, #32
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d00a      	beq.n	8006ff8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	430a      	orrs	r2, r1
 8006ff6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007000:	2b00      	cmp	r3, #0
 8007002:	d01a      	beq.n	800703a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	430a      	orrs	r2, r1
 8007018:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800701e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007022:	d10a      	bne.n	800703a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	430a      	orrs	r2, r1
 8007038:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800703e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007042:	2b00      	cmp	r3, #0
 8007044:	d00a      	beq.n	800705c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	430a      	orrs	r2, r1
 800705a:	605a      	str	r2, [r3, #4]
  }
}
 800705c:	bf00      	nop
 800705e:	370c      	adds	r7, #12
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr

08007068 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b098      	sub	sp, #96	@ 0x60
 800706c:	af02      	add	r7, sp, #8
 800706e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007078:	f7fa fe98 	bl	8001dac <HAL_GetTick>
 800707c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f003 0308 	and.w	r3, r3, #8
 8007088:	2b08      	cmp	r3, #8
 800708a:	d12f      	bne.n	80070ec <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800708c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007090:	9300      	str	r3, [sp, #0]
 8007092:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007094:	2200      	movs	r2, #0
 8007096:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 f88e 	bl	80071bc <UART_WaitOnFlagUntilTimeout>
 80070a0:	4603      	mov	r3, r0
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d022      	beq.n	80070ec <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ae:	e853 3f00 	ldrex	r3, [r3]
 80070b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80070b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80070ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	461a      	mov	r2, r3
 80070c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80070c6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80070ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070cc:	e841 2300 	strex	r3, r2, [r1]
 80070d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d1e6      	bne.n	80070a6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2220      	movs	r2, #32
 80070dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070e8:	2303      	movs	r3, #3
 80070ea:	e063      	b.n	80071b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f003 0304 	and.w	r3, r3, #4
 80070f6:	2b04      	cmp	r3, #4
 80070f8:	d149      	bne.n	800718e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80070fa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80070fe:	9300      	str	r3, [sp, #0]
 8007100:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007102:	2200      	movs	r2, #0
 8007104:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f000 f857 	bl	80071bc <UART_WaitOnFlagUntilTimeout>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d03c      	beq.n	800718e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800711c:	e853 3f00 	ldrex	r3, [r3]
 8007120:	623b      	str	r3, [r7, #32]
   return(result);
 8007122:	6a3b      	ldr	r3, [r7, #32]
 8007124:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007128:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	461a      	mov	r2, r3
 8007130:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007132:	633b      	str	r3, [r7, #48]	@ 0x30
 8007134:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007136:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007138:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800713a:	e841 2300 	strex	r3, r2, [r1]
 800713e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007142:	2b00      	cmp	r3, #0
 8007144:	d1e6      	bne.n	8007114 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	3308      	adds	r3, #8
 800714c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	e853 3f00 	ldrex	r3, [r3]
 8007154:	60fb      	str	r3, [r7, #12]
   return(result);
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f023 0301 	bic.w	r3, r3, #1
 800715c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	3308      	adds	r3, #8
 8007164:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007166:	61fa      	str	r2, [r7, #28]
 8007168:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800716a:	69b9      	ldr	r1, [r7, #24]
 800716c:	69fa      	ldr	r2, [r7, #28]
 800716e:	e841 2300 	strex	r3, r2, [r1]
 8007172:	617b      	str	r3, [r7, #20]
   return(result);
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d1e5      	bne.n	8007146 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2220      	movs	r2, #32
 800717e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800718a:	2303      	movs	r3, #3
 800718c:	e012      	b.n	80071b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2220      	movs	r2, #32
 8007192:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2220      	movs	r2, #32
 800719a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2200      	movs	r2, #0
 80071a2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2200      	movs	r2, #0
 80071a8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2200      	movs	r2, #0
 80071ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80071b2:	2300      	movs	r3, #0
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	3758      	adds	r7, #88	@ 0x58
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd80      	pop	{r7, pc}

080071bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	60f8      	str	r0, [r7, #12]
 80071c4:	60b9      	str	r1, [r7, #8]
 80071c6:	603b      	str	r3, [r7, #0]
 80071c8:	4613      	mov	r3, r2
 80071ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071cc:	e04f      	b.n	800726e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071ce:	69bb      	ldr	r3, [r7, #24]
 80071d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071d4:	d04b      	beq.n	800726e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071d6:	f7fa fde9 	bl	8001dac <HAL_GetTick>
 80071da:	4602      	mov	r2, r0
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	1ad3      	subs	r3, r2, r3
 80071e0:	69ba      	ldr	r2, [r7, #24]
 80071e2:	429a      	cmp	r2, r3
 80071e4:	d302      	bcc.n	80071ec <UART_WaitOnFlagUntilTimeout+0x30>
 80071e6:	69bb      	ldr	r3, [r7, #24]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d101      	bne.n	80071f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80071ec:	2303      	movs	r3, #3
 80071ee:	e04e      	b.n	800728e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f003 0304 	and.w	r3, r3, #4
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d037      	beq.n	800726e <UART_WaitOnFlagUntilTimeout+0xb2>
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	2b80      	cmp	r3, #128	@ 0x80
 8007202:	d034      	beq.n	800726e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	2b40      	cmp	r3, #64	@ 0x40
 8007208:	d031      	beq.n	800726e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	69db      	ldr	r3, [r3, #28]
 8007210:	f003 0308 	and.w	r3, r3, #8
 8007214:	2b08      	cmp	r3, #8
 8007216:	d110      	bne.n	800723a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2208      	movs	r2, #8
 800721e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007220:	68f8      	ldr	r0, [r7, #12]
 8007222:	f000 f95b 	bl	80074dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2208      	movs	r2, #8
 800722a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2200      	movs	r2, #0
 8007232:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	e029      	b.n	800728e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	69db      	ldr	r3, [r3, #28]
 8007240:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007244:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007248:	d111      	bne.n	800726e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007252:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007254:	68f8      	ldr	r0, [r7, #12]
 8007256:	f000 f941 	bl	80074dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2220      	movs	r2, #32
 800725e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2200      	movs	r2, #0
 8007266:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800726a:	2303      	movs	r3, #3
 800726c:	e00f      	b.n	800728e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	69da      	ldr	r2, [r3, #28]
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	4013      	ands	r3, r2
 8007278:	68ba      	ldr	r2, [r7, #8]
 800727a:	429a      	cmp	r2, r3
 800727c:	bf0c      	ite	eq
 800727e:	2301      	moveq	r3, #1
 8007280:	2300      	movne	r3, #0
 8007282:	b2db      	uxtb	r3, r3
 8007284:	461a      	mov	r2, r3
 8007286:	79fb      	ldrb	r3, [r7, #7]
 8007288:	429a      	cmp	r2, r3
 800728a:	d0a0      	beq.n	80071ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3710      	adds	r7, #16
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
	...

08007298 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007298:	b480      	push	{r7}
 800729a:	b0a3      	sub	sp, #140	@ 0x8c
 800729c:	af00      	add	r7, sp, #0
 800729e:	60f8      	str	r0, [r7, #12]
 80072a0:	60b9      	str	r1, [r7, #8]
 80072a2:	4613      	mov	r3, r2
 80072a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	68ba      	ldr	r2, [r7, #8]
 80072aa:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	88fa      	ldrh	r2, [r7, #6]
 80072b0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	88fa      	ldrh	r2, [r7, #6]
 80072b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2200      	movs	r2, #0
 80072c0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072ca:	d10e      	bne.n	80072ea <UART_Start_Receive_IT+0x52>
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d105      	bne.n	80072e0 <UART_Start_Receive_IT+0x48>
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80072da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80072de:	e02d      	b.n	800733c <UART_Start_Receive_IT+0xa4>
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	22ff      	movs	r2, #255	@ 0xff
 80072e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80072e8:	e028      	b.n	800733c <UART_Start_Receive_IT+0xa4>
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d10d      	bne.n	800730e <UART_Start_Receive_IT+0x76>
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	691b      	ldr	r3, [r3, #16]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d104      	bne.n	8007304 <UART_Start_Receive_IT+0x6c>
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	22ff      	movs	r2, #255	@ 0xff
 80072fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007302:	e01b      	b.n	800733c <UART_Start_Receive_IT+0xa4>
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	227f      	movs	r2, #127	@ 0x7f
 8007308:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800730c:	e016      	b.n	800733c <UART_Start_Receive_IT+0xa4>
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007316:	d10d      	bne.n	8007334 <UART_Start_Receive_IT+0x9c>
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	691b      	ldr	r3, [r3, #16]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d104      	bne.n	800732a <UART_Start_Receive_IT+0x92>
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	227f      	movs	r2, #127	@ 0x7f
 8007324:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007328:	e008      	b.n	800733c <UART_Start_Receive_IT+0xa4>
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	223f      	movs	r2, #63	@ 0x3f
 800732e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007332:	e003      	b.n	800733c <UART_Start_Receive_IT+0xa4>
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2200      	movs	r2, #0
 8007338:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2200      	movs	r2, #0
 8007340:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2222      	movs	r2, #34	@ 0x22
 8007348:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	3308      	adds	r3, #8
 8007352:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007354:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007356:	e853 3f00 	ldrex	r3, [r3]
 800735a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800735c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800735e:	f043 0301 	orr.w	r3, r3, #1
 8007362:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	3308      	adds	r3, #8
 800736c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007370:	673a      	str	r2, [r7, #112]	@ 0x70
 8007372:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007374:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007376:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007378:	e841 2300 	strex	r3, r2, [r1]
 800737c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800737e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007380:	2b00      	cmp	r3, #0
 8007382:	d1e3      	bne.n	800734c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007388:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800738c:	d14f      	bne.n	800742e <UART_Start_Receive_IT+0x196>
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007394:	88fa      	ldrh	r2, [r7, #6]
 8007396:	429a      	cmp	r2, r3
 8007398:	d349      	bcc.n	800742e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073a2:	d107      	bne.n	80073b4 <UART_Start_Receive_IT+0x11c>
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	691b      	ldr	r3, [r3, #16]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d103      	bne.n	80073b4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	4a47      	ldr	r2, [pc, #284]	@ (80074cc <UART_Start_Receive_IT+0x234>)
 80073b0:	675a      	str	r2, [r3, #116]	@ 0x74
 80073b2:	e002      	b.n	80073ba <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	4a46      	ldr	r2, [pc, #280]	@ (80074d0 <UART_Start_Receive_IT+0x238>)
 80073b8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	691b      	ldr	r3, [r3, #16]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d01a      	beq.n	80073f8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073ca:	e853 3f00 	ldrex	r3, [r3]
 80073ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80073d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073d6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	461a      	mov	r2, r3
 80073e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80073e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80073e6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80073ea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80073ec:	e841 2300 	strex	r3, r2, [r1]
 80073f0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80073f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d1e4      	bne.n	80073c2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	3308      	adds	r3, #8
 80073fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007400:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007402:	e853 3f00 	ldrex	r3, [r3]
 8007406:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800740a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800740e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	3308      	adds	r3, #8
 8007416:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007418:	64ba      	str	r2, [r7, #72]	@ 0x48
 800741a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800741c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800741e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007420:	e841 2300 	strex	r3, r2, [r1]
 8007424:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007426:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007428:	2b00      	cmp	r3, #0
 800742a:	d1e5      	bne.n	80073f8 <UART_Start_Receive_IT+0x160>
 800742c:	e046      	b.n	80074bc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007436:	d107      	bne.n	8007448 <UART_Start_Receive_IT+0x1b0>
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	691b      	ldr	r3, [r3, #16]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d103      	bne.n	8007448 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	4a24      	ldr	r2, [pc, #144]	@ (80074d4 <UART_Start_Receive_IT+0x23c>)
 8007444:	675a      	str	r2, [r3, #116]	@ 0x74
 8007446:	e002      	b.n	800744e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	4a23      	ldr	r2, [pc, #140]	@ (80074d8 <UART_Start_Receive_IT+0x240>)
 800744c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	691b      	ldr	r3, [r3, #16]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d019      	beq.n	800748a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800745e:	e853 3f00 	ldrex	r3, [r3]
 8007462:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007466:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800746a:	677b      	str	r3, [r7, #116]	@ 0x74
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	461a      	mov	r2, r3
 8007472:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007474:	637b      	str	r3, [r7, #52]	@ 0x34
 8007476:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007478:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800747a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800747c:	e841 2300 	strex	r3, r2, [r1]
 8007480:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007484:	2b00      	cmp	r3, #0
 8007486:	d1e6      	bne.n	8007456 <UART_Start_Receive_IT+0x1be>
 8007488:	e018      	b.n	80074bc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	e853 3f00 	ldrex	r3, [r3]
 8007496:	613b      	str	r3, [r7, #16]
   return(result);
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	f043 0320 	orr.w	r3, r3, #32
 800749e:	67bb      	str	r3, [r7, #120]	@ 0x78
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	461a      	mov	r2, r3
 80074a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80074a8:	623b      	str	r3, [r7, #32]
 80074aa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ac:	69f9      	ldr	r1, [r7, #28]
 80074ae:	6a3a      	ldr	r2, [r7, #32]
 80074b0:	e841 2300 	strex	r3, r2, [r1]
 80074b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80074b6:	69bb      	ldr	r3, [r7, #24]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1e6      	bne.n	800748a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	378c      	adds	r7, #140	@ 0x8c
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr
 80074ca:	bf00      	nop
 80074cc:	08007cf9 	.word	0x08007cf9
 80074d0:	08007995 	.word	0x08007995
 80074d4:	080077dd 	.word	0x080077dd
 80074d8:	08007625 	.word	0x08007625

080074dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074dc:	b480      	push	{r7}
 80074de:	b095      	sub	sp, #84	@ 0x54
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074ec:	e853 3f00 	ldrex	r3, [r3]
 80074f0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80074f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	461a      	mov	r2, r3
 8007500:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007502:	643b      	str	r3, [r7, #64]	@ 0x40
 8007504:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007506:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007508:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800750a:	e841 2300 	strex	r3, r2, [r1]
 800750e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007512:	2b00      	cmp	r3, #0
 8007514:	d1e6      	bne.n	80074e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	3308      	adds	r3, #8
 800751c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800751e:	6a3b      	ldr	r3, [r7, #32]
 8007520:	e853 3f00 	ldrex	r3, [r3]
 8007524:	61fb      	str	r3, [r7, #28]
   return(result);
 8007526:	69fb      	ldr	r3, [r7, #28]
 8007528:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800752c:	f023 0301 	bic.w	r3, r3, #1
 8007530:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	3308      	adds	r3, #8
 8007538:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800753a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800753c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800753e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007540:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007542:	e841 2300 	strex	r3, r2, [r1]
 8007546:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754a:	2b00      	cmp	r3, #0
 800754c:	d1e3      	bne.n	8007516 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007552:	2b01      	cmp	r3, #1
 8007554:	d118      	bne.n	8007588 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	e853 3f00 	ldrex	r3, [r3]
 8007562:	60bb      	str	r3, [r7, #8]
   return(result);
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	f023 0310 	bic.w	r3, r3, #16
 800756a:	647b      	str	r3, [r7, #68]	@ 0x44
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	461a      	mov	r2, r3
 8007572:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007574:	61bb      	str	r3, [r7, #24]
 8007576:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007578:	6979      	ldr	r1, [r7, #20]
 800757a:	69ba      	ldr	r2, [r7, #24]
 800757c:	e841 2300 	strex	r3, r2, [r1]
 8007580:	613b      	str	r3, [r7, #16]
   return(result);
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1e6      	bne.n	8007556 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2220      	movs	r2, #32
 800758c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800759c:	bf00      	nop
 800759e:	3754      	adds	r7, #84	@ 0x54
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2200      	movs	r2, #0
 80075ba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075be:	68f8      	ldr	r0, [r7, #12]
 80075c0:	f7ff f99e 	bl	8006900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075c4:	bf00      	nop
 80075c6:	3710      	adds	r7, #16
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}

080075cc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b088      	sub	sp, #32
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	e853 3f00 	ldrex	r3, [r3]
 80075e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075e8:	61fb      	str	r3, [r7, #28]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	461a      	mov	r2, r3
 80075f0:	69fb      	ldr	r3, [r7, #28]
 80075f2:	61bb      	str	r3, [r7, #24]
 80075f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f6:	6979      	ldr	r1, [r7, #20]
 80075f8:	69ba      	ldr	r2, [r7, #24]
 80075fa:	e841 2300 	strex	r3, r2, [r1]
 80075fe:	613b      	str	r3, [r7, #16]
   return(result);
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d1e6      	bne.n	80075d4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2220      	movs	r2, #32
 800760a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f7ff f969 	bl	80068ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800761a:	bf00      	nop
 800761c:	3720      	adds	r7, #32
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}
	...

08007624 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b09c      	sub	sp, #112	@ 0x70
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007632:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800763c:	2b22      	cmp	r3, #34	@ 0x22
 800763e:	f040 80be 	bne.w	80077be <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007648:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800764c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007650:	b2d9      	uxtb	r1, r3
 8007652:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007656:	b2da      	uxtb	r2, r3
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800765c:	400a      	ands	r2, r1
 800765e:	b2d2      	uxtb	r2, r2
 8007660:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007666:	1c5a      	adds	r2, r3, #1
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007672:	b29b      	uxth	r3, r3
 8007674:	3b01      	subs	r3, #1
 8007676:	b29a      	uxth	r2, r3
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007684:	b29b      	uxth	r3, r3
 8007686:	2b00      	cmp	r3, #0
 8007688:	f040 80a1 	bne.w	80077ce <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007692:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007694:	e853 3f00 	ldrex	r3, [r3]
 8007698:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800769a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800769c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	461a      	mov	r2, r3
 80076a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80076aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80076ac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80076b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80076b2:	e841 2300 	strex	r3, r2, [r1]
 80076b6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80076b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d1e6      	bne.n	800768c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	3308      	adds	r3, #8
 80076c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c8:	e853 3f00 	ldrex	r3, [r3]
 80076cc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076d0:	f023 0301 	bic.w	r3, r3, #1
 80076d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	3308      	adds	r3, #8
 80076dc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80076de:	647a      	str	r2, [r7, #68]	@ 0x44
 80076e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076e6:	e841 2300 	strex	r3, r2, [r1]
 80076ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d1e5      	bne.n	80076be <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2220      	movs	r2, #32
 80076f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2200      	movs	r2, #0
 80076fe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a33      	ldr	r2, [pc, #204]	@ (80077d8 <UART_RxISR_8BIT+0x1b4>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d01f      	beq.n	8007750 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800771a:	2b00      	cmp	r3, #0
 800771c:	d018      	beq.n	8007750 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007726:	e853 3f00 	ldrex	r3, [r3]
 800772a:	623b      	str	r3, [r7, #32]
   return(result);
 800772c:	6a3b      	ldr	r3, [r7, #32]
 800772e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007732:	663b      	str	r3, [r7, #96]	@ 0x60
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	461a      	mov	r2, r3
 800773a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800773c:	633b      	str	r3, [r7, #48]	@ 0x30
 800773e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007740:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007742:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007744:	e841 2300 	strex	r3, r2, [r1]
 8007748:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800774a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800774c:	2b00      	cmp	r3, #0
 800774e:	d1e6      	bne.n	800771e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007754:	2b01      	cmp	r3, #1
 8007756:	d12e      	bne.n	80077b6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	e853 3f00 	ldrex	r3, [r3]
 800776a:	60fb      	str	r3, [r7, #12]
   return(result);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f023 0310 	bic.w	r3, r3, #16
 8007772:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	461a      	mov	r2, r3
 800777a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800777c:	61fb      	str	r3, [r7, #28]
 800777e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007780:	69b9      	ldr	r1, [r7, #24]
 8007782:	69fa      	ldr	r2, [r7, #28]
 8007784:	e841 2300 	strex	r3, r2, [r1]
 8007788:	617b      	str	r3, [r7, #20]
   return(result);
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d1e6      	bne.n	800775e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	69db      	ldr	r3, [r3, #28]
 8007796:	f003 0310 	and.w	r3, r3, #16
 800779a:	2b10      	cmp	r3, #16
 800779c:	d103      	bne.n	80077a6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2210      	movs	r2, #16
 80077a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077ac:	4619      	mov	r1, r3
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f7ff f8b0 	bl	8006914 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80077b4:	e00b      	b.n	80077ce <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f7f9 f94c 	bl	8000a54 <HAL_UART_RxCpltCallback>
}
 80077bc:	e007      	b.n	80077ce <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	699a      	ldr	r2, [r3, #24]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f042 0208 	orr.w	r2, r2, #8
 80077cc:	619a      	str	r2, [r3, #24]
}
 80077ce:	bf00      	nop
 80077d0:	3770      	adds	r7, #112	@ 0x70
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}
 80077d6:	bf00      	nop
 80077d8:	40008000 	.word	0x40008000

080077dc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b09c      	sub	sp, #112	@ 0x70
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80077ea:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80077f4:	2b22      	cmp	r3, #34	@ 0x22
 80077f6:	f040 80be 	bne.w	8007976 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007800:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007808:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800780a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800780e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007812:	4013      	ands	r3, r2
 8007814:	b29a      	uxth	r2, r3
 8007816:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007818:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800781e:	1c9a      	adds	r2, r3, #2
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800782a:	b29b      	uxth	r3, r3
 800782c:	3b01      	subs	r3, #1
 800782e:	b29a      	uxth	r2, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800783c:	b29b      	uxth	r3, r3
 800783e:	2b00      	cmp	r3, #0
 8007840:	f040 80a1 	bne.w	8007986 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800784c:	e853 3f00 	ldrex	r3, [r3]
 8007850:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007852:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007854:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007858:	667b      	str	r3, [r7, #100]	@ 0x64
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	461a      	mov	r2, r3
 8007860:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007862:	657b      	str	r3, [r7, #84]	@ 0x54
 8007864:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007866:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007868:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800786a:	e841 2300 	strex	r3, r2, [r1]
 800786e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007870:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1e6      	bne.n	8007844 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	3308      	adds	r3, #8
 800787c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007880:	e853 3f00 	ldrex	r3, [r3]
 8007884:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007888:	f023 0301 	bic.w	r3, r3, #1
 800788c:	663b      	str	r3, [r7, #96]	@ 0x60
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	3308      	adds	r3, #8
 8007894:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007896:	643a      	str	r2, [r7, #64]	@ 0x40
 8007898:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800789c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800789e:	e841 2300 	strex	r3, r2, [r1]
 80078a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d1e5      	bne.n	8007876 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2220      	movs	r2, #32
 80078ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2200      	movs	r2, #0
 80078b6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2200      	movs	r2, #0
 80078bc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a33      	ldr	r2, [pc, #204]	@ (8007990 <UART_RxISR_16BIT+0x1b4>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d01f      	beq.n	8007908 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d018      	beq.n	8007908 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078dc:	6a3b      	ldr	r3, [r7, #32]
 80078de:	e853 3f00 	ldrex	r3, [r3]
 80078e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80078e4:	69fb      	ldr	r3, [r7, #28]
 80078e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80078ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	461a      	mov	r2, r3
 80078f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80078f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80078f6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078fc:	e841 2300 	strex	r3, r2, [r1]
 8007900:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007904:	2b00      	cmp	r3, #0
 8007906:	d1e6      	bne.n	80078d6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800790c:	2b01      	cmp	r3, #1
 800790e:	d12e      	bne.n	800796e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	e853 3f00 	ldrex	r3, [r3]
 8007922:	60bb      	str	r3, [r7, #8]
   return(result);
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	f023 0310 	bic.w	r3, r3, #16
 800792a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	461a      	mov	r2, r3
 8007932:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007934:	61bb      	str	r3, [r7, #24]
 8007936:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007938:	6979      	ldr	r1, [r7, #20]
 800793a:	69ba      	ldr	r2, [r7, #24]
 800793c:	e841 2300 	strex	r3, r2, [r1]
 8007940:	613b      	str	r3, [r7, #16]
   return(result);
 8007942:	693b      	ldr	r3, [r7, #16]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d1e6      	bne.n	8007916 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	69db      	ldr	r3, [r3, #28]
 800794e:	f003 0310 	and.w	r3, r3, #16
 8007952:	2b10      	cmp	r3, #16
 8007954:	d103      	bne.n	800795e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	2210      	movs	r2, #16
 800795c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007964:	4619      	mov	r1, r3
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f7fe ffd4 	bl	8006914 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800796c:	e00b      	b.n	8007986 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f7f9 f870 	bl	8000a54 <HAL_UART_RxCpltCallback>
}
 8007974:	e007      	b.n	8007986 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	699a      	ldr	r2, [r3, #24]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f042 0208 	orr.w	r2, r2, #8
 8007984:	619a      	str	r2, [r3, #24]
}
 8007986:	bf00      	nop
 8007988:	3770      	adds	r7, #112	@ 0x70
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}
 800798e:	bf00      	nop
 8007990:	40008000 	.word	0x40008000

08007994 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b0ac      	sub	sp, #176	@ 0xb0
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80079a2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	69db      	ldr	r3, [r3, #28]
 80079ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079ca:	2b22      	cmp	r3, #34	@ 0x22
 80079cc:	f040 8183 	bne.w	8007cd6 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80079d6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80079da:	e126      	b.n	8007c2a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079e2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80079e6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80079ea:	b2d9      	uxtb	r1, r3
 80079ec:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80079f0:	b2da      	uxtb	r2, r3
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079f6:	400a      	ands	r2, r1
 80079f8:	b2d2      	uxtb	r2, r2
 80079fa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a00:	1c5a      	adds	r2, r3, #1
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	3b01      	subs	r3, #1
 8007a10:	b29a      	uxth	r2, r3
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	69db      	ldr	r3, [r3, #28]
 8007a1e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007a22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a26:	f003 0307 	and.w	r3, r3, #7
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d053      	beq.n	8007ad6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007a2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a32:	f003 0301 	and.w	r3, r3, #1
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d011      	beq.n	8007a5e <UART_RxISR_8BIT_FIFOEN+0xca>
 8007a3a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d00b      	beq.n	8007a5e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a54:	f043 0201 	orr.w	r2, r3, #1
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a62:	f003 0302 	and.w	r3, r3, #2
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d011      	beq.n	8007a8e <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007a6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007a6e:	f003 0301 	and.w	r3, r3, #1
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d00b      	beq.n	8007a8e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	2202      	movs	r2, #2
 8007a7c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a84:	f043 0204 	orr.w	r2, r3, #4
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a92:	f003 0304 	and.w	r3, r3, #4
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d011      	beq.n	8007abe <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007a9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007a9e:	f003 0301 	and.w	r3, r3, #1
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d00b      	beq.n	8007abe <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	2204      	movs	r2, #4
 8007aac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ab4:	f043 0202 	orr.w	r2, r3, #2
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d006      	beq.n	8007ad6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f7fe ff19 	bl	8006900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007adc:	b29b      	uxth	r3, r3
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	f040 80a3 	bne.w	8007c2a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007aec:	e853 3f00 	ldrex	r3, [r3]
 8007af0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007af2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007af4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007af8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	461a      	mov	r2, r3
 8007b02:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007b06:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007b08:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8007b0c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007b0e:	e841 2300 	strex	r3, r2, [r1]
 8007b12:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8007b14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d1e4      	bne.n	8007ae4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	3308      	adds	r3, #8
 8007b20:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b24:	e853 3f00 	ldrex	r3, [r3]
 8007b28:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007b2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007b2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b30:	f023 0301 	bic.w	r3, r3, #1
 8007b34:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	3308      	adds	r3, #8
 8007b3e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007b42:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007b44:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b46:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007b48:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007b4a:	e841 2300 	strex	r3, r2, [r1]
 8007b4e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007b50:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d1e1      	bne.n	8007b1a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2220      	movs	r2, #32
 8007b5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2200      	movs	r2, #0
 8007b62:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4a60      	ldr	r2, [pc, #384]	@ (8007cf0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d021      	beq.n	8007bb8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d01a      	beq.n	8007bb8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b8a:	e853 3f00 	ldrex	r3, [r3]
 8007b8e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007b90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007b96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007ba4:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ba6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007baa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007bac:	e841 2300 	strex	r3, r2, [r1]
 8007bb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007bb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d1e4      	bne.n	8007b82 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d130      	bne.n	8007c22 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bce:	e853 3f00 	ldrex	r3, [r3]
 8007bd2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd6:	f023 0310 	bic.w	r3, r3, #16
 8007bda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	461a      	mov	r2, r3
 8007be4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007be8:	643b      	str	r3, [r7, #64]	@ 0x40
 8007bea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007bee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007bf0:	e841 2300 	strex	r3, r2, [r1]
 8007bf4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d1e4      	bne.n	8007bc6 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	69db      	ldr	r3, [r3, #28]
 8007c02:	f003 0310 	and.w	r3, r3, #16
 8007c06:	2b10      	cmp	r3, #16
 8007c08:	d103      	bne.n	8007c12 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	2210      	movs	r2, #16
 8007c10:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007c18:	4619      	mov	r1, r3
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f7fe fe7a 	bl	8006914 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007c20:	e00e      	b.n	8007c40 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f7f8 ff16 	bl	8000a54 <HAL_UART_RxCpltCallback>
        break;
 8007c28:	e00a      	b.n	8007c40 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007c2a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d006      	beq.n	8007c40 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8007c32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c36:	f003 0320 	and.w	r3, r3, #32
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	f47f aece 	bne.w	80079dc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c46:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007c4a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d049      	beq.n	8007ce6 <UART_RxISR_8BIT_FIFOEN+0x352>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007c58:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d242      	bcs.n	8007ce6 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	3308      	adds	r3, #8
 8007c66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c68:	6a3b      	ldr	r3, [r7, #32]
 8007c6a:	e853 3f00 	ldrex	r3, [r3]
 8007c6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c70:	69fb      	ldr	r3, [r7, #28]
 8007c72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	3308      	adds	r3, #8
 8007c80:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007c84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c8c:	e841 2300 	strex	r3, r2, [r1]
 8007c90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d1e3      	bne.n	8007c60 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	4a16      	ldr	r2, [pc, #88]	@ (8007cf4 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8007c9c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	e853 3f00 	ldrex	r3, [r3]
 8007caa:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	f043 0320 	orr.w	r3, r3, #32
 8007cb2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	461a      	mov	r2, r3
 8007cbc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007cc0:	61bb      	str	r3, [r7, #24]
 8007cc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc4:	6979      	ldr	r1, [r7, #20]
 8007cc6:	69ba      	ldr	r2, [r7, #24]
 8007cc8:	e841 2300 	strex	r3, r2, [r1]
 8007ccc:	613b      	str	r3, [r7, #16]
   return(result);
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d1e4      	bne.n	8007c9e <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007cd4:	e007      	b.n	8007ce6 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	699a      	ldr	r2, [r3, #24]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f042 0208 	orr.w	r2, r2, #8
 8007ce4:	619a      	str	r2, [r3, #24]
}
 8007ce6:	bf00      	nop
 8007ce8:	37b0      	adds	r7, #176	@ 0xb0
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}
 8007cee:	bf00      	nop
 8007cf0:	40008000 	.word	0x40008000
 8007cf4:	08007625 	.word	0x08007625

08007cf8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b0ae      	sub	sp, #184	@ 0xb8
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007d06:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	69db      	ldr	r3, [r3, #28]
 8007d10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d2e:	2b22      	cmp	r3, #34	@ 0x22
 8007d30:	f040 8187 	bne.w	8008042 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007d3a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007d3e:	e12a      	b.n	8007f96 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d46:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007d52:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8007d56:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8007d5a:	4013      	ands	r3, r2
 8007d5c:	b29a      	uxth	r2, r3
 8007d5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007d62:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d68:	1c9a      	adds	r2, r3, #2
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	3b01      	subs	r3, #1
 8007d78:	b29a      	uxth	r2, r3
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	69db      	ldr	r3, [r3, #28]
 8007d86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007d8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007d8e:	f003 0307 	and.w	r3, r3, #7
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d053      	beq.n	8007e3e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007d96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007d9a:	f003 0301 	and.w	r3, r3, #1
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d011      	beq.n	8007dc6 <UART_RxISR_16BIT_FIFOEN+0xce>
 8007da2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007da6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d00b      	beq.n	8007dc6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	2201      	movs	r2, #1
 8007db4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dbc:	f043 0201 	orr.w	r2, r3, #1
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007dc6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007dca:	f003 0302 	and.w	r3, r3, #2
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d011      	beq.n	8007df6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007dd2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007dd6:	f003 0301 	and.w	r3, r3, #1
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00b      	beq.n	8007df6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	2202      	movs	r2, #2
 8007de4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dec:	f043 0204 	orr.w	r2, r3, #4
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007df6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007dfa:	f003 0304 	and.w	r3, r3, #4
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d011      	beq.n	8007e26 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007e02:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007e06:	f003 0301 	and.w	r3, r3, #1
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d00b      	beq.n	8007e26 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	2204      	movs	r2, #4
 8007e14:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e1c:	f043 0202 	orr.w	r2, r3, #2
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d006      	beq.n	8007e3e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f7fe fd65 	bl	8006900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e44:	b29b      	uxth	r3, r3
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	f040 80a5 	bne.w	8007f96 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e54:	e853 3f00 	ldrex	r3, [r3]
 8007e58:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007e5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007e5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e60:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	461a      	mov	r2, r3
 8007e6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007e6e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e72:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e74:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007e76:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007e7a:	e841 2300 	strex	r3, r2, [r1]
 8007e7e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007e80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d1e2      	bne.n	8007e4c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	3308      	adds	r3, #8
 8007e8c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e90:	e853 3f00 	ldrex	r3, [r3]
 8007e94:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007e96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e9c:	f023 0301 	bic.w	r3, r3, #1
 8007ea0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	3308      	adds	r3, #8
 8007eaa:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8007eae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007eb0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007eb4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007eb6:	e841 2300 	strex	r3, r2, [r1]
 8007eba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007ebc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d1e1      	bne.n	8007e86 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2220      	movs	r2, #32
 8007ec6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a60      	ldr	r2, [pc, #384]	@ (800805c <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d021      	beq.n	8007f24 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d01a      	beq.n	8007f24 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ef6:	e853 3f00 	ldrex	r3, [r3]
 8007efa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007efc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007efe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007f02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007f10:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007f12:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f14:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007f16:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007f18:	e841 2300 	strex	r3, r2, [r1]
 8007f1c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007f1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d1e4      	bne.n	8007eee <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d130      	bne.n	8007f8e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f3a:	e853 3f00 	ldrex	r3, [r3]
 8007f3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f42:	f023 0310 	bic.w	r3, r3, #16
 8007f46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	461a      	mov	r2, r3
 8007f50:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007f54:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f56:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f5c:	e841 2300 	strex	r3, r2, [r1]
 8007f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d1e4      	bne.n	8007f32 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	69db      	ldr	r3, [r3, #28]
 8007f6e:	f003 0310 	and.w	r3, r3, #16
 8007f72:	2b10      	cmp	r3, #16
 8007f74:	d103      	bne.n	8007f7e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	2210      	movs	r2, #16
 8007f7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007f84:	4619      	mov	r1, r3
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f7fe fcc4 	bl	8006914 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007f8c:	e00e      	b.n	8007fac <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f7f8 fd60 	bl	8000a54 <HAL_UART_RxCpltCallback>
        break;
 8007f94:	e00a      	b.n	8007fac <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007f96:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d006      	beq.n	8007fac <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8007f9e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007fa2:	f003 0320 	and.w	r3, r3, #32
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	f47f aeca 	bne.w	8007d40 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007fb2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007fb6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d049      	beq.n	8008052 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007fc4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d242      	bcs.n	8008052 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	3308      	adds	r3, #8
 8007fd2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd6:	e853 3f00 	ldrex	r3, [r3]
 8007fda:	623b      	str	r3, [r7, #32]
   return(result);
 8007fdc:	6a3b      	ldr	r3, [r7, #32]
 8007fde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007fe2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	3308      	adds	r3, #8
 8007fec:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007ff0:	633a      	str	r2, [r7, #48]	@ 0x30
 8007ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ff4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ff6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ff8:	e841 2300 	strex	r3, r2, [r1]
 8007ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008000:	2b00      	cmp	r3, #0
 8008002:	d1e3      	bne.n	8007fcc <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	4a16      	ldr	r2, [pc, #88]	@ (8008060 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8008008:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	e853 3f00 	ldrex	r3, [r3]
 8008016:	60fb      	str	r3, [r7, #12]
   return(result);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	f043 0320 	orr.w	r3, r3, #32
 800801e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	461a      	mov	r2, r3
 8008028:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800802c:	61fb      	str	r3, [r7, #28]
 800802e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008030:	69b9      	ldr	r1, [r7, #24]
 8008032:	69fa      	ldr	r2, [r7, #28]
 8008034:	e841 2300 	strex	r3, r2, [r1]
 8008038:	617b      	str	r3, [r7, #20]
   return(result);
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d1e4      	bne.n	800800a <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008040:	e007      	b.n	8008052 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	699a      	ldr	r2, [r3, #24]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f042 0208 	orr.w	r2, r2, #8
 8008050:	619a      	str	r2, [r3, #24]
}
 8008052:	bf00      	nop
 8008054:	37b8      	adds	r7, #184	@ 0xb8
 8008056:	46bd      	mov	sp, r7
 8008058:	bd80      	pop	{r7, pc}
 800805a:	bf00      	nop
 800805c:	40008000 	.word	0x40008000
 8008060:	080077dd 	.word	0x080077dd

08008064 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008064:	b480      	push	{r7}
 8008066:	b083      	sub	sp, #12
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800806c:	bf00      	nop
 800806e:	370c      	adds	r7, #12
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008078:	b480      	push	{r7}
 800807a:	b083      	sub	sp, #12
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008080:	bf00      	nop
 8008082:	370c      	adds	r7, #12
 8008084:	46bd      	mov	sp, r7
 8008086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808a:	4770      	bx	lr

0800808c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800808c:	b480      	push	{r7}
 800808e:	b083      	sub	sp, #12
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008094:	bf00      	nop
 8008096:	370c      	adds	r7, #12
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr

080080a0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b085      	sub	sp, #20
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80080ae:	2b01      	cmp	r3, #1
 80080b0:	d101      	bne.n	80080b6 <HAL_UARTEx_DisableFifoMode+0x16>
 80080b2:	2302      	movs	r3, #2
 80080b4:	e027      	b.n	8008106 <HAL_UARTEx_DisableFifoMode+0x66>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2201      	movs	r2, #1
 80080ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2224      	movs	r2, #36	@ 0x24
 80080c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	681a      	ldr	r2, [r3, #0]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f022 0201 	bic.w	r2, r2, #1
 80080dc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80080e4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	68fa      	ldr	r2, [r7, #12]
 80080f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2220      	movs	r2, #32
 80080f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2200      	movs	r2, #0
 8008100:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008104:	2300      	movs	r3, #0
}
 8008106:	4618      	mov	r0, r3
 8008108:	3714      	adds	r7, #20
 800810a:	46bd      	mov	sp, r7
 800810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008110:	4770      	bx	lr

08008112 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008112:	b580      	push	{r7, lr}
 8008114:	b084      	sub	sp, #16
 8008116:	af00      	add	r7, sp, #0
 8008118:	6078      	str	r0, [r7, #4]
 800811a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008122:	2b01      	cmp	r3, #1
 8008124:	d101      	bne.n	800812a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008126:	2302      	movs	r3, #2
 8008128:	e02d      	b.n	8008186 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2201      	movs	r2, #1
 800812e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2224      	movs	r2, #36	@ 0x24
 8008136:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	681a      	ldr	r2, [r3, #0]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f022 0201 	bic.w	r2, r2, #1
 8008150:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	689b      	ldr	r3, [r3, #8]
 8008158:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	683a      	ldr	r2, [r7, #0]
 8008162:	430a      	orrs	r2, r1
 8008164:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 f850 	bl	800820c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	68fa      	ldr	r2, [r7, #12]
 8008172:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2220      	movs	r2, #32
 8008178:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2200      	movs	r2, #0
 8008180:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008184:	2300      	movs	r3, #0
}
 8008186:	4618      	mov	r0, r3
 8008188:	3710      	adds	r7, #16
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}

0800818e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800818e:	b580      	push	{r7, lr}
 8008190:	b084      	sub	sp, #16
 8008192:	af00      	add	r7, sp, #0
 8008194:	6078      	str	r0, [r7, #4]
 8008196:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d101      	bne.n	80081a6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80081a2:	2302      	movs	r3, #2
 80081a4:	e02d      	b.n	8008202 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2201      	movs	r2, #1
 80081aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2224      	movs	r2, #36	@ 0x24
 80081b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	681a      	ldr	r2, [r3, #0]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f022 0201 	bic.w	r2, r2, #1
 80081cc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	683a      	ldr	r2, [r7, #0]
 80081de:	430a      	orrs	r2, r1
 80081e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 f812 	bl	800820c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	68fa      	ldr	r2, [r7, #12]
 80081ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2220      	movs	r2, #32
 80081f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2200      	movs	r2, #0
 80081fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008200:	2300      	movs	r3, #0
}
 8008202:	4618      	mov	r0, r3
 8008204:	3710      	adds	r7, #16
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}
	...

0800820c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800820c:	b480      	push	{r7}
 800820e:	b085      	sub	sp, #20
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008218:	2b00      	cmp	r3, #0
 800821a:	d108      	bne.n	800822e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2201      	movs	r2, #1
 8008228:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800822c:	e031      	b.n	8008292 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800822e:	2308      	movs	r3, #8
 8008230:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008232:	2308      	movs	r3, #8
 8008234:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	0e5b      	lsrs	r3, r3, #25
 800823e:	b2db      	uxtb	r3, r3
 8008240:	f003 0307 	and.w	r3, r3, #7
 8008244:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	0f5b      	lsrs	r3, r3, #29
 800824e:	b2db      	uxtb	r3, r3
 8008250:	f003 0307 	and.w	r3, r3, #7
 8008254:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008256:	7bbb      	ldrb	r3, [r7, #14]
 8008258:	7b3a      	ldrb	r2, [r7, #12]
 800825a:	4911      	ldr	r1, [pc, #68]	@ (80082a0 <UARTEx_SetNbDataToProcess+0x94>)
 800825c:	5c8a      	ldrb	r2, [r1, r2]
 800825e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008262:	7b3a      	ldrb	r2, [r7, #12]
 8008264:	490f      	ldr	r1, [pc, #60]	@ (80082a4 <UARTEx_SetNbDataToProcess+0x98>)
 8008266:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008268:	fb93 f3f2 	sdiv	r3, r3, r2
 800826c:	b29a      	uxth	r2, r3
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008274:	7bfb      	ldrb	r3, [r7, #15]
 8008276:	7b7a      	ldrb	r2, [r7, #13]
 8008278:	4909      	ldr	r1, [pc, #36]	@ (80082a0 <UARTEx_SetNbDataToProcess+0x94>)
 800827a:	5c8a      	ldrb	r2, [r1, r2]
 800827c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008280:	7b7a      	ldrb	r2, [r7, #13]
 8008282:	4908      	ldr	r1, [pc, #32]	@ (80082a4 <UARTEx_SetNbDataToProcess+0x98>)
 8008284:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008286:	fb93 f3f2 	sdiv	r3, r3, r2
 800828a:	b29a      	uxth	r2, r3
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008292:	bf00      	nop
 8008294:	3714      	adds	r7, #20
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr
 800829e:	bf00      	nop
 80082a0:	08008f18 	.word	0x08008f18
 80082a4:	08008f20 	.word	0x08008f20

080082a8 <atoi>:
 80082a8:	220a      	movs	r2, #10
 80082aa:	2100      	movs	r1, #0
 80082ac:	f000 b87a 	b.w	80083a4 <strtol>

080082b0 <_strtol_l.isra.0>:
 80082b0:	2b24      	cmp	r3, #36	@ 0x24
 80082b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082b6:	4686      	mov	lr, r0
 80082b8:	4690      	mov	r8, r2
 80082ba:	d801      	bhi.n	80082c0 <_strtol_l.isra.0+0x10>
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d106      	bne.n	80082ce <_strtol_l.isra.0+0x1e>
 80082c0:	f000 f8b8 	bl	8008434 <__errno>
 80082c4:	2316      	movs	r3, #22
 80082c6:	6003      	str	r3, [r0, #0]
 80082c8:	2000      	movs	r0, #0
 80082ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ce:	4834      	ldr	r0, [pc, #208]	@ (80083a0 <_strtol_l.isra.0+0xf0>)
 80082d0:	460d      	mov	r5, r1
 80082d2:	462a      	mov	r2, r5
 80082d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80082d8:	5d06      	ldrb	r6, [r0, r4]
 80082da:	f016 0608 	ands.w	r6, r6, #8
 80082de:	d1f8      	bne.n	80082d2 <_strtol_l.isra.0+0x22>
 80082e0:	2c2d      	cmp	r4, #45	@ 0x2d
 80082e2:	d110      	bne.n	8008306 <_strtol_l.isra.0+0x56>
 80082e4:	782c      	ldrb	r4, [r5, #0]
 80082e6:	2601      	movs	r6, #1
 80082e8:	1c95      	adds	r5, r2, #2
 80082ea:	f033 0210 	bics.w	r2, r3, #16
 80082ee:	d115      	bne.n	800831c <_strtol_l.isra.0+0x6c>
 80082f0:	2c30      	cmp	r4, #48	@ 0x30
 80082f2:	d10d      	bne.n	8008310 <_strtol_l.isra.0+0x60>
 80082f4:	782a      	ldrb	r2, [r5, #0]
 80082f6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80082fa:	2a58      	cmp	r2, #88	@ 0x58
 80082fc:	d108      	bne.n	8008310 <_strtol_l.isra.0+0x60>
 80082fe:	786c      	ldrb	r4, [r5, #1]
 8008300:	3502      	adds	r5, #2
 8008302:	2310      	movs	r3, #16
 8008304:	e00a      	b.n	800831c <_strtol_l.isra.0+0x6c>
 8008306:	2c2b      	cmp	r4, #43	@ 0x2b
 8008308:	bf04      	itt	eq
 800830a:	782c      	ldrbeq	r4, [r5, #0]
 800830c:	1c95      	addeq	r5, r2, #2
 800830e:	e7ec      	b.n	80082ea <_strtol_l.isra.0+0x3a>
 8008310:	2b00      	cmp	r3, #0
 8008312:	d1f6      	bne.n	8008302 <_strtol_l.isra.0+0x52>
 8008314:	2c30      	cmp	r4, #48	@ 0x30
 8008316:	bf14      	ite	ne
 8008318:	230a      	movne	r3, #10
 800831a:	2308      	moveq	r3, #8
 800831c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008320:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008324:	2200      	movs	r2, #0
 8008326:	fbbc f9f3 	udiv	r9, ip, r3
 800832a:	4610      	mov	r0, r2
 800832c:	fb03 ca19 	mls	sl, r3, r9, ip
 8008330:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008334:	2f09      	cmp	r7, #9
 8008336:	d80f      	bhi.n	8008358 <_strtol_l.isra.0+0xa8>
 8008338:	463c      	mov	r4, r7
 800833a:	42a3      	cmp	r3, r4
 800833c:	dd1b      	ble.n	8008376 <_strtol_l.isra.0+0xc6>
 800833e:	1c57      	adds	r7, r2, #1
 8008340:	d007      	beq.n	8008352 <_strtol_l.isra.0+0xa2>
 8008342:	4581      	cmp	r9, r0
 8008344:	d314      	bcc.n	8008370 <_strtol_l.isra.0+0xc0>
 8008346:	d101      	bne.n	800834c <_strtol_l.isra.0+0x9c>
 8008348:	45a2      	cmp	sl, r4
 800834a:	db11      	blt.n	8008370 <_strtol_l.isra.0+0xc0>
 800834c:	fb00 4003 	mla	r0, r0, r3, r4
 8008350:	2201      	movs	r2, #1
 8008352:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008356:	e7eb      	b.n	8008330 <_strtol_l.isra.0+0x80>
 8008358:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800835c:	2f19      	cmp	r7, #25
 800835e:	d801      	bhi.n	8008364 <_strtol_l.isra.0+0xb4>
 8008360:	3c37      	subs	r4, #55	@ 0x37
 8008362:	e7ea      	b.n	800833a <_strtol_l.isra.0+0x8a>
 8008364:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008368:	2f19      	cmp	r7, #25
 800836a:	d804      	bhi.n	8008376 <_strtol_l.isra.0+0xc6>
 800836c:	3c57      	subs	r4, #87	@ 0x57
 800836e:	e7e4      	b.n	800833a <_strtol_l.isra.0+0x8a>
 8008370:	f04f 32ff 	mov.w	r2, #4294967295
 8008374:	e7ed      	b.n	8008352 <_strtol_l.isra.0+0xa2>
 8008376:	1c53      	adds	r3, r2, #1
 8008378:	d108      	bne.n	800838c <_strtol_l.isra.0+0xdc>
 800837a:	2322      	movs	r3, #34	@ 0x22
 800837c:	f8ce 3000 	str.w	r3, [lr]
 8008380:	4660      	mov	r0, ip
 8008382:	f1b8 0f00 	cmp.w	r8, #0
 8008386:	d0a0      	beq.n	80082ca <_strtol_l.isra.0+0x1a>
 8008388:	1e69      	subs	r1, r5, #1
 800838a:	e006      	b.n	800839a <_strtol_l.isra.0+0xea>
 800838c:	b106      	cbz	r6, 8008390 <_strtol_l.isra.0+0xe0>
 800838e:	4240      	negs	r0, r0
 8008390:	f1b8 0f00 	cmp.w	r8, #0
 8008394:	d099      	beq.n	80082ca <_strtol_l.isra.0+0x1a>
 8008396:	2a00      	cmp	r2, #0
 8008398:	d1f6      	bne.n	8008388 <_strtol_l.isra.0+0xd8>
 800839a:	f8c8 1000 	str.w	r1, [r8]
 800839e:	e794      	b.n	80082ca <_strtol_l.isra.0+0x1a>
 80083a0:	08008f29 	.word	0x08008f29

080083a4 <strtol>:
 80083a4:	4613      	mov	r3, r2
 80083a6:	460a      	mov	r2, r1
 80083a8:	4601      	mov	r1, r0
 80083aa:	4802      	ldr	r0, [pc, #8]	@ (80083b4 <strtol+0x10>)
 80083ac:	6800      	ldr	r0, [r0, #0]
 80083ae:	f7ff bf7f 	b.w	80082b0 <_strtol_l.isra.0>
 80083b2:	bf00      	nop
 80083b4:	2000000c 	.word	0x2000000c

080083b8 <sniprintf>:
 80083b8:	b40c      	push	{r2, r3}
 80083ba:	b530      	push	{r4, r5, lr}
 80083bc:	4b18      	ldr	r3, [pc, #96]	@ (8008420 <sniprintf+0x68>)
 80083be:	1e0c      	subs	r4, r1, #0
 80083c0:	681d      	ldr	r5, [r3, #0]
 80083c2:	b09d      	sub	sp, #116	@ 0x74
 80083c4:	da08      	bge.n	80083d8 <sniprintf+0x20>
 80083c6:	238b      	movs	r3, #139	@ 0x8b
 80083c8:	602b      	str	r3, [r5, #0]
 80083ca:	f04f 30ff 	mov.w	r0, #4294967295
 80083ce:	b01d      	add	sp, #116	@ 0x74
 80083d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80083d4:	b002      	add	sp, #8
 80083d6:	4770      	bx	lr
 80083d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80083dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80083e0:	f04f 0300 	mov.w	r3, #0
 80083e4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80083e6:	bf14      	ite	ne
 80083e8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80083ec:	4623      	moveq	r3, r4
 80083ee:	9304      	str	r3, [sp, #16]
 80083f0:	9307      	str	r3, [sp, #28]
 80083f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80083f6:	9002      	str	r0, [sp, #8]
 80083f8:	9006      	str	r0, [sp, #24]
 80083fa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80083fe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008400:	ab21      	add	r3, sp, #132	@ 0x84
 8008402:	a902      	add	r1, sp, #8
 8008404:	4628      	mov	r0, r5
 8008406:	9301      	str	r3, [sp, #4]
 8008408:	f000 f994 	bl	8008734 <_svfiprintf_r>
 800840c:	1c43      	adds	r3, r0, #1
 800840e:	bfbc      	itt	lt
 8008410:	238b      	movlt	r3, #139	@ 0x8b
 8008412:	602b      	strlt	r3, [r5, #0]
 8008414:	2c00      	cmp	r4, #0
 8008416:	d0da      	beq.n	80083ce <sniprintf+0x16>
 8008418:	9b02      	ldr	r3, [sp, #8]
 800841a:	2200      	movs	r2, #0
 800841c:	701a      	strb	r2, [r3, #0]
 800841e:	e7d6      	b.n	80083ce <sniprintf+0x16>
 8008420:	2000000c 	.word	0x2000000c

08008424 <memset>:
 8008424:	4402      	add	r2, r0
 8008426:	4603      	mov	r3, r0
 8008428:	4293      	cmp	r3, r2
 800842a:	d100      	bne.n	800842e <memset+0xa>
 800842c:	4770      	bx	lr
 800842e:	f803 1b01 	strb.w	r1, [r3], #1
 8008432:	e7f9      	b.n	8008428 <memset+0x4>

08008434 <__errno>:
 8008434:	4b01      	ldr	r3, [pc, #4]	@ (800843c <__errno+0x8>)
 8008436:	6818      	ldr	r0, [r3, #0]
 8008438:	4770      	bx	lr
 800843a:	bf00      	nop
 800843c:	2000000c 	.word	0x2000000c

08008440 <__libc_init_array>:
 8008440:	b570      	push	{r4, r5, r6, lr}
 8008442:	4d0d      	ldr	r5, [pc, #52]	@ (8008478 <__libc_init_array+0x38>)
 8008444:	4c0d      	ldr	r4, [pc, #52]	@ (800847c <__libc_init_array+0x3c>)
 8008446:	1b64      	subs	r4, r4, r5
 8008448:	10a4      	asrs	r4, r4, #2
 800844a:	2600      	movs	r6, #0
 800844c:	42a6      	cmp	r6, r4
 800844e:	d109      	bne.n	8008464 <__libc_init_array+0x24>
 8008450:	4d0b      	ldr	r5, [pc, #44]	@ (8008480 <__libc_init_array+0x40>)
 8008452:	4c0c      	ldr	r4, [pc, #48]	@ (8008484 <__libc_init_array+0x44>)
 8008454:	f000 fc64 	bl	8008d20 <_init>
 8008458:	1b64      	subs	r4, r4, r5
 800845a:	10a4      	asrs	r4, r4, #2
 800845c:	2600      	movs	r6, #0
 800845e:	42a6      	cmp	r6, r4
 8008460:	d105      	bne.n	800846e <__libc_init_array+0x2e>
 8008462:	bd70      	pop	{r4, r5, r6, pc}
 8008464:	f855 3b04 	ldr.w	r3, [r5], #4
 8008468:	4798      	blx	r3
 800846a:	3601      	adds	r6, #1
 800846c:	e7ee      	b.n	800844c <__libc_init_array+0xc>
 800846e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008472:	4798      	blx	r3
 8008474:	3601      	adds	r6, #1
 8008476:	e7f2      	b.n	800845e <__libc_init_array+0x1e>
 8008478:	08009064 	.word	0x08009064
 800847c:	08009064 	.word	0x08009064
 8008480:	08009064 	.word	0x08009064
 8008484:	08009068 	.word	0x08009068

08008488 <__retarget_lock_acquire_recursive>:
 8008488:	4770      	bx	lr

0800848a <__retarget_lock_release_recursive>:
 800848a:	4770      	bx	lr

0800848c <_free_r>:
 800848c:	b538      	push	{r3, r4, r5, lr}
 800848e:	4605      	mov	r5, r0
 8008490:	2900      	cmp	r1, #0
 8008492:	d041      	beq.n	8008518 <_free_r+0x8c>
 8008494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008498:	1f0c      	subs	r4, r1, #4
 800849a:	2b00      	cmp	r3, #0
 800849c:	bfb8      	it	lt
 800849e:	18e4      	addlt	r4, r4, r3
 80084a0:	f000 f8e0 	bl	8008664 <__malloc_lock>
 80084a4:	4a1d      	ldr	r2, [pc, #116]	@ (800851c <_free_r+0x90>)
 80084a6:	6813      	ldr	r3, [r2, #0]
 80084a8:	b933      	cbnz	r3, 80084b8 <_free_r+0x2c>
 80084aa:	6063      	str	r3, [r4, #4]
 80084ac:	6014      	str	r4, [r2, #0]
 80084ae:	4628      	mov	r0, r5
 80084b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084b4:	f000 b8dc 	b.w	8008670 <__malloc_unlock>
 80084b8:	42a3      	cmp	r3, r4
 80084ba:	d908      	bls.n	80084ce <_free_r+0x42>
 80084bc:	6820      	ldr	r0, [r4, #0]
 80084be:	1821      	adds	r1, r4, r0
 80084c0:	428b      	cmp	r3, r1
 80084c2:	bf01      	itttt	eq
 80084c4:	6819      	ldreq	r1, [r3, #0]
 80084c6:	685b      	ldreq	r3, [r3, #4]
 80084c8:	1809      	addeq	r1, r1, r0
 80084ca:	6021      	streq	r1, [r4, #0]
 80084cc:	e7ed      	b.n	80084aa <_free_r+0x1e>
 80084ce:	461a      	mov	r2, r3
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	b10b      	cbz	r3, 80084d8 <_free_r+0x4c>
 80084d4:	42a3      	cmp	r3, r4
 80084d6:	d9fa      	bls.n	80084ce <_free_r+0x42>
 80084d8:	6811      	ldr	r1, [r2, #0]
 80084da:	1850      	adds	r0, r2, r1
 80084dc:	42a0      	cmp	r0, r4
 80084de:	d10b      	bne.n	80084f8 <_free_r+0x6c>
 80084e0:	6820      	ldr	r0, [r4, #0]
 80084e2:	4401      	add	r1, r0
 80084e4:	1850      	adds	r0, r2, r1
 80084e6:	4283      	cmp	r3, r0
 80084e8:	6011      	str	r1, [r2, #0]
 80084ea:	d1e0      	bne.n	80084ae <_free_r+0x22>
 80084ec:	6818      	ldr	r0, [r3, #0]
 80084ee:	685b      	ldr	r3, [r3, #4]
 80084f0:	6053      	str	r3, [r2, #4]
 80084f2:	4408      	add	r0, r1
 80084f4:	6010      	str	r0, [r2, #0]
 80084f6:	e7da      	b.n	80084ae <_free_r+0x22>
 80084f8:	d902      	bls.n	8008500 <_free_r+0x74>
 80084fa:	230c      	movs	r3, #12
 80084fc:	602b      	str	r3, [r5, #0]
 80084fe:	e7d6      	b.n	80084ae <_free_r+0x22>
 8008500:	6820      	ldr	r0, [r4, #0]
 8008502:	1821      	adds	r1, r4, r0
 8008504:	428b      	cmp	r3, r1
 8008506:	bf04      	itt	eq
 8008508:	6819      	ldreq	r1, [r3, #0]
 800850a:	685b      	ldreq	r3, [r3, #4]
 800850c:	6063      	str	r3, [r4, #4]
 800850e:	bf04      	itt	eq
 8008510:	1809      	addeq	r1, r1, r0
 8008512:	6021      	streq	r1, [r4, #0]
 8008514:	6054      	str	r4, [r2, #4]
 8008516:	e7ca      	b.n	80084ae <_free_r+0x22>
 8008518:	bd38      	pop	{r3, r4, r5, pc}
 800851a:	bf00      	nop
 800851c:	20000840 	.word	0x20000840

08008520 <sbrk_aligned>:
 8008520:	b570      	push	{r4, r5, r6, lr}
 8008522:	4e0f      	ldr	r6, [pc, #60]	@ (8008560 <sbrk_aligned+0x40>)
 8008524:	460c      	mov	r4, r1
 8008526:	6831      	ldr	r1, [r6, #0]
 8008528:	4605      	mov	r5, r0
 800852a:	b911      	cbnz	r1, 8008532 <sbrk_aligned+0x12>
 800852c:	f000 fba4 	bl	8008c78 <_sbrk_r>
 8008530:	6030      	str	r0, [r6, #0]
 8008532:	4621      	mov	r1, r4
 8008534:	4628      	mov	r0, r5
 8008536:	f000 fb9f 	bl	8008c78 <_sbrk_r>
 800853a:	1c43      	adds	r3, r0, #1
 800853c:	d103      	bne.n	8008546 <sbrk_aligned+0x26>
 800853e:	f04f 34ff 	mov.w	r4, #4294967295
 8008542:	4620      	mov	r0, r4
 8008544:	bd70      	pop	{r4, r5, r6, pc}
 8008546:	1cc4      	adds	r4, r0, #3
 8008548:	f024 0403 	bic.w	r4, r4, #3
 800854c:	42a0      	cmp	r0, r4
 800854e:	d0f8      	beq.n	8008542 <sbrk_aligned+0x22>
 8008550:	1a21      	subs	r1, r4, r0
 8008552:	4628      	mov	r0, r5
 8008554:	f000 fb90 	bl	8008c78 <_sbrk_r>
 8008558:	3001      	adds	r0, #1
 800855a:	d1f2      	bne.n	8008542 <sbrk_aligned+0x22>
 800855c:	e7ef      	b.n	800853e <sbrk_aligned+0x1e>
 800855e:	bf00      	nop
 8008560:	2000083c 	.word	0x2000083c

08008564 <_malloc_r>:
 8008564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008568:	1ccd      	adds	r5, r1, #3
 800856a:	f025 0503 	bic.w	r5, r5, #3
 800856e:	3508      	adds	r5, #8
 8008570:	2d0c      	cmp	r5, #12
 8008572:	bf38      	it	cc
 8008574:	250c      	movcc	r5, #12
 8008576:	2d00      	cmp	r5, #0
 8008578:	4606      	mov	r6, r0
 800857a:	db01      	blt.n	8008580 <_malloc_r+0x1c>
 800857c:	42a9      	cmp	r1, r5
 800857e:	d904      	bls.n	800858a <_malloc_r+0x26>
 8008580:	230c      	movs	r3, #12
 8008582:	6033      	str	r3, [r6, #0]
 8008584:	2000      	movs	r0, #0
 8008586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800858a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008660 <_malloc_r+0xfc>
 800858e:	f000 f869 	bl	8008664 <__malloc_lock>
 8008592:	f8d8 3000 	ldr.w	r3, [r8]
 8008596:	461c      	mov	r4, r3
 8008598:	bb44      	cbnz	r4, 80085ec <_malloc_r+0x88>
 800859a:	4629      	mov	r1, r5
 800859c:	4630      	mov	r0, r6
 800859e:	f7ff ffbf 	bl	8008520 <sbrk_aligned>
 80085a2:	1c43      	adds	r3, r0, #1
 80085a4:	4604      	mov	r4, r0
 80085a6:	d158      	bne.n	800865a <_malloc_r+0xf6>
 80085a8:	f8d8 4000 	ldr.w	r4, [r8]
 80085ac:	4627      	mov	r7, r4
 80085ae:	2f00      	cmp	r7, #0
 80085b0:	d143      	bne.n	800863a <_malloc_r+0xd6>
 80085b2:	2c00      	cmp	r4, #0
 80085b4:	d04b      	beq.n	800864e <_malloc_r+0xea>
 80085b6:	6823      	ldr	r3, [r4, #0]
 80085b8:	4639      	mov	r1, r7
 80085ba:	4630      	mov	r0, r6
 80085bc:	eb04 0903 	add.w	r9, r4, r3
 80085c0:	f000 fb5a 	bl	8008c78 <_sbrk_r>
 80085c4:	4581      	cmp	r9, r0
 80085c6:	d142      	bne.n	800864e <_malloc_r+0xea>
 80085c8:	6821      	ldr	r1, [r4, #0]
 80085ca:	1a6d      	subs	r5, r5, r1
 80085cc:	4629      	mov	r1, r5
 80085ce:	4630      	mov	r0, r6
 80085d0:	f7ff ffa6 	bl	8008520 <sbrk_aligned>
 80085d4:	3001      	adds	r0, #1
 80085d6:	d03a      	beq.n	800864e <_malloc_r+0xea>
 80085d8:	6823      	ldr	r3, [r4, #0]
 80085da:	442b      	add	r3, r5
 80085dc:	6023      	str	r3, [r4, #0]
 80085de:	f8d8 3000 	ldr.w	r3, [r8]
 80085e2:	685a      	ldr	r2, [r3, #4]
 80085e4:	bb62      	cbnz	r2, 8008640 <_malloc_r+0xdc>
 80085e6:	f8c8 7000 	str.w	r7, [r8]
 80085ea:	e00f      	b.n	800860c <_malloc_r+0xa8>
 80085ec:	6822      	ldr	r2, [r4, #0]
 80085ee:	1b52      	subs	r2, r2, r5
 80085f0:	d420      	bmi.n	8008634 <_malloc_r+0xd0>
 80085f2:	2a0b      	cmp	r2, #11
 80085f4:	d917      	bls.n	8008626 <_malloc_r+0xc2>
 80085f6:	1961      	adds	r1, r4, r5
 80085f8:	42a3      	cmp	r3, r4
 80085fa:	6025      	str	r5, [r4, #0]
 80085fc:	bf18      	it	ne
 80085fe:	6059      	strne	r1, [r3, #4]
 8008600:	6863      	ldr	r3, [r4, #4]
 8008602:	bf08      	it	eq
 8008604:	f8c8 1000 	streq.w	r1, [r8]
 8008608:	5162      	str	r2, [r4, r5]
 800860a:	604b      	str	r3, [r1, #4]
 800860c:	4630      	mov	r0, r6
 800860e:	f000 f82f 	bl	8008670 <__malloc_unlock>
 8008612:	f104 000b 	add.w	r0, r4, #11
 8008616:	1d23      	adds	r3, r4, #4
 8008618:	f020 0007 	bic.w	r0, r0, #7
 800861c:	1ac2      	subs	r2, r0, r3
 800861e:	bf1c      	itt	ne
 8008620:	1a1b      	subne	r3, r3, r0
 8008622:	50a3      	strne	r3, [r4, r2]
 8008624:	e7af      	b.n	8008586 <_malloc_r+0x22>
 8008626:	6862      	ldr	r2, [r4, #4]
 8008628:	42a3      	cmp	r3, r4
 800862a:	bf0c      	ite	eq
 800862c:	f8c8 2000 	streq.w	r2, [r8]
 8008630:	605a      	strne	r2, [r3, #4]
 8008632:	e7eb      	b.n	800860c <_malloc_r+0xa8>
 8008634:	4623      	mov	r3, r4
 8008636:	6864      	ldr	r4, [r4, #4]
 8008638:	e7ae      	b.n	8008598 <_malloc_r+0x34>
 800863a:	463c      	mov	r4, r7
 800863c:	687f      	ldr	r7, [r7, #4]
 800863e:	e7b6      	b.n	80085ae <_malloc_r+0x4a>
 8008640:	461a      	mov	r2, r3
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	42a3      	cmp	r3, r4
 8008646:	d1fb      	bne.n	8008640 <_malloc_r+0xdc>
 8008648:	2300      	movs	r3, #0
 800864a:	6053      	str	r3, [r2, #4]
 800864c:	e7de      	b.n	800860c <_malloc_r+0xa8>
 800864e:	230c      	movs	r3, #12
 8008650:	6033      	str	r3, [r6, #0]
 8008652:	4630      	mov	r0, r6
 8008654:	f000 f80c 	bl	8008670 <__malloc_unlock>
 8008658:	e794      	b.n	8008584 <_malloc_r+0x20>
 800865a:	6005      	str	r5, [r0, #0]
 800865c:	e7d6      	b.n	800860c <_malloc_r+0xa8>
 800865e:	bf00      	nop
 8008660:	20000840 	.word	0x20000840

08008664 <__malloc_lock>:
 8008664:	4801      	ldr	r0, [pc, #4]	@ (800866c <__malloc_lock+0x8>)
 8008666:	f7ff bf0f 	b.w	8008488 <__retarget_lock_acquire_recursive>
 800866a:	bf00      	nop
 800866c:	20000838 	.word	0x20000838

08008670 <__malloc_unlock>:
 8008670:	4801      	ldr	r0, [pc, #4]	@ (8008678 <__malloc_unlock+0x8>)
 8008672:	f7ff bf0a 	b.w	800848a <__retarget_lock_release_recursive>
 8008676:	bf00      	nop
 8008678:	20000838 	.word	0x20000838

0800867c <__ssputs_r>:
 800867c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008680:	688e      	ldr	r6, [r1, #8]
 8008682:	461f      	mov	r7, r3
 8008684:	42be      	cmp	r6, r7
 8008686:	680b      	ldr	r3, [r1, #0]
 8008688:	4682      	mov	sl, r0
 800868a:	460c      	mov	r4, r1
 800868c:	4690      	mov	r8, r2
 800868e:	d82d      	bhi.n	80086ec <__ssputs_r+0x70>
 8008690:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008694:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008698:	d026      	beq.n	80086e8 <__ssputs_r+0x6c>
 800869a:	6965      	ldr	r5, [r4, #20]
 800869c:	6909      	ldr	r1, [r1, #16]
 800869e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80086a2:	eba3 0901 	sub.w	r9, r3, r1
 80086a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80086aa:	1c7b      	adds	r3, r7, #1
 80086ac:	444b      	add	r3, r9
 80086ae:	106d      	asrs	r5, r5, #1
 80086b0:	429d      	cmp	r5, r3
 80086b2:	bf38      	it	cc
 80086b4:	461d      	movcc	r5, r3
 80086b6:	0553      	lsls	r3, r2, #21
 80086b8:	d527      	bpl.n	800870a <__ssputs_r+0x8e>
 80086ba:	4629      	mov	r1, r5
 80086bc:	f7ff ff52 	bl	8008564 <_malloc_r>
 80086c0:	4606      	mov	r6, r0
 80086c2:	b360      	cbz	r0, 800871e <__ssputs_r+0xa2>
 80086c4:	6921      	ldr	r1, [r4, #16]
 80086c6:	464a      	mov	r2, r9
 80086c8:	f000 fae6 	bl	8008c98 <memcpy>
 80086cc:	89a3      	ldrh	r3, [r4, #12]
 80086ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80086d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086d6:	81a3      	strh	r3, [r4, #12]
 80086d8:	6126      	str	r6, [r4, #16]
 80086da:	6165      	str	r5, [r4, #20]
 80086dc:	444e      	add	r6, r9
 80086de:	eba5 0509 	sub.w	r5, r5, r9
 80086e2:	6026      	str	r6, [r4, #0]
 80086e4:	60a5      	str	r5, [r4, #8]
 80086e6:	463e      	mov	r6, r7
 80086e8:	42be      	cmp	r6, r7
 80086ea:	d900      	bls.n	80086ee <__ssputs_r+0x72>
 80086ec:	463e      	mov	r6, r7
 80086ee:	6820      	ldr	r0, [r4, #0]
 80086f0:	4632      	mov	r2, r6
 80086f2:	4641      	mov	r1, r8
 80086f4:	f000 faa6 	bl	8008c44 <memmove>
 80086f8:	68a3      	ldr	r3, [r4, #8]
 80086fa:	1b9b      	subs	r3, r3, r6
 80086fc:	60a3      	str	r3, [r4, #8]
 80086fe:	6823      	ldr	r3, [r4, #0]
 8008700:	4433      	add	r3, r6
 8008702:	6023      	str	r3, [r4, #0]
 8008704:	2000      	movs	r0, #0
 8008706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800870a:	462a      	mov	r2, r5
 800870c:	f000 fad2 	bl	8008cb4 <_realloc_r>
 8008710:	4606      	mov	r6, r0
 8008712:	2800      	cmp	r0, #0
 8008714:	d1e0      	bne.n	80086d8 <__ssputs_r+0x5c>
 8008716:	6921      	ldr	r1, [r4, #16]
 8008718:	4650      	mov	r0, sl
 800871a:	f7ff feb7 	bl	800848c <_free_r>
 800871e:	230c      	movs	r3, #12
 8008720:	f8ca 3000 	str.w	r3, [sl]
 8008724:	89a3      	ldrh	r3, [r4, #12]
 8008726:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800872a:	81a3      	strh	r3, [r4, #12]
 800872c:	f04f 30ff 	mov.w	r0, #4294967295
 8008730:	e7e9      	b.n	8008706 <__ssputs_r+0x8a>
	...

08008734 <_svfiprintf_r>:
 8008734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008738:	4698      	mov	r8, r3
 800873a:	898b      	ldrh	r3, [r1, #12]
 800873c:	061b      	lsls	r3, r3, #24
 800873e:	b09d      	sub	sp, #116	@ 0x74
 8008740:	4607      	mov	r7, r0
 8008742:	460d      	mov	r5, r1
 8008744:	4614      	mov	r4, r2
 8008746:	d510      	bpl.n	800876a <_svfiprintf_r+0x36>
 8008748:	690b      	ldr	r3, [r1, #16]
 800874a:	b973      	cbnz	r3, 800876a <_svfiprintf_r+0x36>
 800874c:	2140      	movs	r1, #64	@ 0x40
 800874e:	f7ff ff09 	bl	8008564 <_malloc_r>
 8008752:	6028      	str	r0, [r5, #0]
 8008754:	6128      	str	r0, [r5, #16]
 8008756:	b930      	cbnz	r0, 8008766 <_svfiprintf_r+0x32>
 8008758:	230c      	movs	r3, #12
 800875a:	603b      	str	r3, [r7, #0]
 800875c:	f04f 30ff 	mov.w	r0, #4294967295
 8008760:	b01d      	add	sp, #116	@ 0x74
 8008762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008766:	2340      	movs	r3, #64	@ 0x40
 8008768:	616b      	str	r3, [r5, #20]
 800876a:	2300      	movs	r3, #0
 800876c:	9309      	str	r3, [sp, #36]	@ 0x24
 800876e:	2320      	movs	r3, #32
 8008770:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008774:	f8cd 800c 	str.w	r8, [sp, #12]
 8008778:	2330      	movs	r3, #48	@ 0x30
 800877a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008918 <_svfiprintf_r+0x1e4>
 800877e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008782:	f04f 0901 	mov.w	r9, #1
 8008786:	4623      	mov	r3, r4
 8008788:	469a      	mov	sl, r3
 800878a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800878e:	b10a      	cbz	r2, 8008794 <_svfiprintf_r+0x60>
 8008790:	2a25      	cmp	r2, #37	@ 0x25
 8008792:	d1f9      	bne.n	8008788 <_svfiprintf_r+0x54>
 8008794:	ebba 0b04 	subs.w	fp, sl, r4
 8008798:	d00b      	beq.n	80087b2 <_svfiprintf_r+0x7e>
 800879a:	465b      	mov	r3, fp
 800879c:	4622      	mov	r2, r4
 800879e:	4629      	mov	r1, r5
 80087a0:	4638      	mov	r0, r7
 80087a2:	f7ff ff6b 	bl	800867c <__ssputs_r>
 80087a6:	3001      	adds	r0, #1
 80087a8:	f000 80a7 	beq.w	80088fa <_svfiprintf_r+0x1c6>
 80087ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087ae:	445a      	add	r2, fp
 80087b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80087b2:	f89a 3000 	ldrb.w	r3, [sl]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	f000 809f 	beq.w	80088fa <_svfiprintf_r+0x1c6>
 80087bc:	2300      	movs	r3, #0
 80087be:	f04f 32ff 	mov.w	r2, #4294967295
 80087c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087c6:	f10a 0a01 	add.w	sl, sl, #1
 80087ca:	9304      	str	r3, [sp, #16]
 80087cc:	9307      	str	r3, [sp, #28]
 80087ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80087d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80087d4:	4654      	mov	r4, sl
 80087d6:	2205      	movs	r2, #5
 80087d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087dc:	484e      	ldr	r0, [pc, #312]	@ (8008918 <_svfiprintf_r+0x1e4>)
 80087de:	f7f7 fd2f 	bl	8000240 <memchr>
 80087e2:	9a04      	ldr	r2, [sp, #16]
 80087e4:	b9d8      	cbnz	r0, 800881e <_svfiprintf_r+0xea>
 80087e6:	06d0      	lsls	r0, r2, #27
 80087e8:	bf44      	itt	mi
 80087ea:	2320      	movmi	r3, #32
 80087ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087f0:	0711      	lsls	r1, r2, #28
 80087f2:	bf44      	itt	mi
 80087f4:	232b      	movmi	r3, #43	@ 0x2b
 80087f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087fa:	f89a 3000 	ldrb.w	r3, [sl]
 80087fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8008800:	d015      	beq.n	800882e <_svfiprintf_r+0xfa>
 8008802:	9a07      	ldr	r2, [sp, #28]
 8008804:	4654      	mov	r4, sl
 8008806:	2000      	movs	r0, #0
 8008808:	f04f 0c0a 	mov.w	ip, #10
 800880c:	4621      	mov	r1, r4
 800880e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008812:	3b30      	subs	r3, #48	@ 0x30
 8008814:	2b09      	cmp	r3, #9
 8008816:	d94b      	bls.n	80088b0 <_svfiprintf_r+0x17c>
 8008818:	b1b0      	cbz	r0, 8008848 <_svfiprintf_r+0x114>
 800881a:	9207      	str	r2, [sp, #28]
 800881c:	e014      	b.n	8008848 <_svfiprintf_r+0x114>
 800881e:	eba0 0308 	sub.w	r3, r0, r8
 8008822:	fa09 f303 	lsl.w	r3, r9, r3
 8008826:	4313      	orrs	r3, r2
 8008828:	9304      	str	r3, [sp, #16]
 800882a:	46a2      	mov	sl, r4
 800882c:	e7d2      	b.n	80087d4 <_svfiprintf_r+0xa0>
 800882e:	9b03      	ldr	r3, [sp, #12]
 8008830:	1d19      	adds	r1, r3, #4
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	9103      	str	r1, [sp, #12]
 8008836:	2b00      	cmp	r3, #0
 8008838:	bfbb      	ittet	lt
 800883a:	425b      	neglt	r3, r3
 800883c:	f042 0202 	orrlt.w	r2, r2, #2
 8008840:	9307      	strge	r3, [sp, #28]
 8008842:	9307      	strlt	r3, [sp, #28]
 8008844:	bfb8      	it	lt
 8008846:	9204      	strlt	r2, [sp, #16]
 8008848:	7823      	ldrb	r3, [r4, #0]
 800884a:	2b2e      	cmp	r3, #46	@ 0x2e
 800884c:	d10a      	bne.n	8008864 <_svfiprintf_r+0x130>
 800884e:	7863      	ldrb	r3, [r4, #1]
 8008850:	2b2a      	cmp	r3, #42	@ 0x2a
 8008852:	d132      	bne.n	80088ba <_svfiprintf_r+0x186>
 8008854:	9b03      	ldr	r3, [sp, #12]
 8008856:	1d1a      	adds	r2, r3, #4
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	9203      	str	r2, [sp, #12]
 800885c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008860:	3402      	adds	r4, #2
 8008862:	9305      	str	r3, [sp, #20]
 8008864:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008928 <_svfiprintf_r+0x1f4>
 8008868:	7821      	ldrb	r1, [r4, #0]
 800886a:	2203      	movs	r2, #3
 800886c:	4650      	mov	r0, sl
 800886e:	f7f7 fce7 	bl	8000240 <memchr>
 8008872:	b138      	cbz	r0, 8008884 <_svfiprintf_r+0x150>
 8008874:	9b04      	ldr	r3, [sp, #16]
 8008876:	eba0 000a 	sub.w	r0, r0, sl
 800887a:	2240      	movs	r2, #64	@ 0x40
 800887c:	4082      	lsls	r2, r0
 800887e:	4313      	orrs	r3, r2
 8008880:	3401      	adds	r4, #1
 8008882:	9304      	str	r3, [sp, #16]
 8008884:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008888:	4824      	ldr	r0, [pc, #144]	@ (800891c <_svfiprintf_r+0x1e8>)
 800888a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800888e:	2206      	movs	r2, #6
 8008890:	f7f7 fcd6 	bl	8000240 <memchr>
 8008894:	2800      	cmp	r0, #0
 8008896:	d036      	beq.n	8008906 <_svfiprintf_r+0x1d2>
 8008898:	4b21      	ldr	r3, [pc, #132]	@ (8008920 <_svfiprintf_r+0x1ec>)
 800889a:	bb1b      	cbnz	r3, 80088e4 <_svfiprintf_r+0x1b0>
 800889c:	9b03      	ldr	r3, [sp, #12]
 800889e:	3307      	adds	r3, #7
 80088a0:	f023 0307 	bic.w	r3, r3, #7
 80088a4:	3308      	adds	r3, #8
 80088a6:	9303      	str	r3, [sp, #12]
 80088a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088aa:	4433      	add	r3, r6
 80088ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80088ae:	e76a      	b.n	8008786 <_svfiprintf_r+0x52>
 80088b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80088b4:	460c      	mov	r4, r1
 80088b6:	2001      	movs	r0, #1
 80088b8:	e7a8      	b.n	800880c <_svfiprintf_r+0xd8>
 80088ba:	2300      	movs	r3, #0
 80088bc:	3401      	adds	r4, #1
 80088be:	9305      	str	r3, [sp, #20]
 80088c0:	4619      	mov	r1, r3
 80088c2:	f04f 0c0a 	mov.w	ip, #10
 80088c6:	4620      	mov	r0, r4
 80088c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088cc:	3a30      	subs	r2, #48	@ 0x30
 80088ce:	2a09      	cmp	r2, #9
 80088d0:	d903      	bls.n	80088da <_svfiprintf_r+0x1a6>
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d0c6      	beq.n	8008864 <_svfiprintf_r+0x130>
 80088d6:	9105      	str	r1, [sp, #20]
 80088d8:	e7c4      	b.n	8008864 <_svfiprintf_r+0x130>
 80088da:	fb0c 2101 	mla	r1, ip, r1, r2
 80088de:	4604      	mov	r4, r0
 80088e0:	2301      	movs	r3, #1
 80088e2:	e7f0      	b.n	80088c6 <_svfiprintf_r+0x192>
 80088e4:	ab03      	add	r3, sp, #12
 80088e6:	9300      	str	r3, [sp, #0]
 80088e8:	462a      	mov	r2, r5
 80088ea:	4b0e      	ldr	r3, [pc, #56]	@ (8008924 <_svfiprintf_r+0x1f0>)
 80088ec:	a904      	add	r1, sp, #16
 80088ee:	4638      	mov	r0, r7
 80088f0:	f3af 8000 	nop.w
 80088f4:	1c42      	adds	r2, r0, #1
 80088f6:	4606      	mov	r6, r0
 80088f8:	d1d6      	bne.n	80088a8 <_svfiprintf_r+0x174>
 80088fa:	89ab      	ldrh	r3, [r5, #12]
 80088fc:	065b      	lsls	r3, r3, #25
 80088fe:	f53f af2d 	bmi.w	800875c <_svfiprintf_r+0x28>
 8008902:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008904:	e72c      	b.n	8008760 <_svfiprintf_r+0x2c>
 8008906:	ab03      	add	r3, sp, #12
 8008908:	9300      	str	r3, [sp, #0]
 800890a:	462a      	mov	r2, r5
 800890c:	4b05      	ldr	r3, [pc, #20]	@ (8008924 <_svfiprintf_r+0x1f0>)
 800890e:	a904      	add	r1, sp, #16
 8008910:	4638      	mov	r0, r7
 8008912:	f000 f879 	bl	8008a08 <_printf_i>
 8008916:	e7ed      	b.n	80088f4 <_svfiprintf_r+0x1c0>
 8008918:	08009029 	.word	0x08009029
 800891c:	08009033 	.word	0x08009033
 8008920:	00000000 	.word	0x00000000
 8008924:	0800867d 	.word	0x0800867d
 8008928:	0800902f 	.word	0x0800902f

0800892c <_printf_common>:
 800892c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008930:	4616      	mov	r6, r2
 8008932:	4698      	mov	r8, r3
 8008934:	688a      	ldr	r2, [r1, #8]
 8008936:	690b      	ldr	r3, [r1, #16]
 8008938:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800893c:	4293      	cmp	r3, r2
 800893e:	bfb8      	it	lt
 8008940:	4613      	movlt	r3, r2
 8008942:	6033      	str	r3, [r6, #0]
 8008944:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008948:	4607      	mov	r7, r0
 800894a:	460c      	mov	r4, r1
 800894c:	b10a      	cbz	r2, 8008952 <_printf_common+0x26>
 800894e:	3301      	adds	r3, #1
 8008950:	6033      	str	r3, [r6, #0]
 8008952:	6823      	ldr	r3, [r4, #0]
 8008954:	0699      	lsls	r1, r3, #26
 8008956:	bf42      	ittt	mi
 8008958:	6833      	ldrmi	r3, [r6, #0]
 800895a:	3302      	addmi	r3, #2
 800895c:	6033      	strmi	r3, [r6, #0]
 800895e:	6825      	ldr	r5, [r4, #0]
 8008960:	f015 0506 	ands.w	r5, r5, #6
 8008964:	d106      	bne.n	8008974 <_printf_common+0x48>
 8008966:	f104 0a19 	add.w	sl, r4, #25
 800896a:	68e3      	ldr	r3, [r4, #12]
 800896c:	6832      	ldr	r2, [r6, #0]
 800896e:	1a9b      	subs	r3, r3, r2
 8008970:	42ab      	cmp	r3, r5
 8008972:	dc26      	bgt.n	80089c2 <_printf_common+0x96>
 8008974:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008978:	6822      	ldr	r2, [r4, #0]
 800897a:	3b00      	subs	r3, #0
 800897c:	bf18      	it	ne
 800897e:	2301      	movne	r3, #1
 8008980:	0692      	lsls	r2, r2, #26
 8008982:	d42b      	bmi.n	80089dc <_printf_common+0xb0>
 8008984:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008988:	4641      	mov	r1, r8
 800898a:	4638      	mov	r0, r7
 800898c:	47c8      	blx	r9
 800898e:	3001      	adds	r0, #1
 8008990:	d01e      	beq.n	80089d0 <_printf_common+0xa4>
 8008992:	6823      	ldr	r3, [r4, #0]
 8008994:	6922      	ldr	r2, [r4, #16]
 8008996:	f003 0306 	and.w	r3, r3, #6
 800899a:	2b04      	cmp	r3, #4
 800899c:	bf02      	ittt	eq
 800899e:	68e5      	ldreq	r5, [r4, #12]
 80089a0:	6833      	ldreq	r3, [r6, #0]
 80089a2:	1aed      	subeq	r5, r5, r3
 80089a4:	68a3      	ldr	r3, [r4, #8]
 80089a6:	bf0c      	ite	eq
 80089a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80089ac:	2500      	movne	r5, #0
 80089ae:	4293      	cmp	r3, r2
 80089b0:	bfc4      	itt	gt
 80089b2:	1a9b      	subgt	r3, r3, r2
 80089b4:	18ed      	addgt	r5, r5, r3
 80089b6:	2600      	movs	r6, #0
 80089b8:	341a      	adds	r4, #26
 80089ba:	42b5      	cmp	r5, r6
 80089bc:	d11a      	bne.n	80089f4 <_printf_common+0xc8>
 80089be:	2000      	movs	r0, #0
 80089c0:	e008      	b.n	80089d4 <_printf_common+0xa8>
 80089c2:	2301      	movs	r3, #1
 80089c4:	4652      	mov	r2, sl
 80089c6:	4641      	mov	r1, r8
 80089c8:	4638      	mov	r0, r7
 80089ca:	47c8      	blx	r9
 80089cc:	3001      	adds	r0, #1
 80089ce:	d103      	bne.n	80089d8 <_printf_common+0xac>
 80089d0:	f04f 30ff 	mov.w	r0, #4294967295
 80089d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089d8:	3501      	adds	r5, #1
 80089da:	e7c6      	b.n	800896a <_printf_common+0x3e>
 80089dc:	18e1      	adds	r1, r4, r3
 80089de:	1c5a      	adds	r2, r3, #1
 80089e0:	2030      	movs	r0, #48	@ 0x30
 80089e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80089e6:	4422      	add	r2, r4
 80089e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80089ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80089f0:	3302      	adds	r3, #2
 80089f2:	e7c7      	b.n	8008984 <_printf_common+0x58>
 80089f4:	2301      	movs	r3, #1
 80089f6:	4622      	mov	r2, r4
 80089f8:	4641      	mov	r1, r8
 80089fa:	4638      	mov	r0, r7
 80089fc:	47c8      	blx	r9
 80089fe:	3001      	adds	r0, #1
 8008a00:	d0e6      	beq.n	80089d0 <_printf_common+0xa4>
 8008a02:	3601      	adds	r6, #1
 8008a04:	e7d9      	b.n	80089ba <_printf_common+0x8e>
	...

08008a08 <_printf_i>:
 8008a08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a0c:	7e0f      	ldrb	r7, [r1, #24]
 8008a0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008a10:	2f78      	cmp	r7, #120	@ 0x78
 8008a12:	4691      	mov	r9, r2
 8008a14:	4680      	mov	r8, r0
 8008a16:	460c      	mov	r4, r1
 8008a18:	469a      	mov	sl, r3
 8008a1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008a1e:	d807      	bhi.n	8008a30 <_printf_i+0x28>
 8008a20:	2f62      	cmp	r7, #98	@ 0x62
 8008a22:	d80a      	bhi.n	8008a3a <_printf_i+0x32>
 8008a24:	2f00      	cmp	r7, #0
 8008a26:	f000 80d1 	beq.w	8008bcc <_printf_i+0x1c4>
 8008a2a:	2f58      	cmp	r7, #88	@ 0x58
 8008a2c:	f000 80b8 	beq.w	8008ba0 <_printf_i+0x198>
 8008a30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008a38:	e03a      	b.n	8008ab0 <_printf_i+0xa8>
 8008a3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008a3e:	2b15      	cmp	r3, #21
 8008a40:	d8f6      	bhi.n	8008a30 <_printf_i+0x28>
 8008a42:	a101      	add	r1, pc, #4	@ (adr r1, 8008a48 <_printf_i+0x40>)
 8008a44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a48:	08008aa1 	.word	0x08008aa1
 8008a4c:	08008ab5 	.word	0x08008ab5
 8008a50:	08008a31 	.word	0x08008a31
 8008a54:	08008a31 	.word	0x08008a31
 8008a58:	08008a31 	.word	0x08008a31
 8008a5c:	08008a31 	.word	0x08008a31
 8008a60:	08008ab5 	.word	0x08008ab5
 8008a64:	08008a31 	.word	0x08008a31
 8008a68:	08008a31 	.word	0x08008a31
 8008a6c:	08008a31 	.word	0x08008a31
 8008a70:	08008a31 	.word	0x08008a31
 8008a74:	08008bb3 	.word	0x08008bb3
 8008a78:	08008adf 	.word	0x08008adf
 8008a7c:	08008b6d 	.word	0x08008b6d
 8008a80:	08008a31 	.word	0x08008a31
 8008a84:	08008a31 	.word	0x08008a31
 8008a88:	08008bd5 	.word	0x08008bd5
 8008a8c:	08008a31 	.word	0x08008a31
 8008a90:	08008adf 	.word	0x08008adf
 8008a94:	08008a31 	.word	0x08008a31
 8008a98:	08008a31 	.word	0x08008a31
 8008a9c:	08008b75 	.word	0x08008b75
 8008aa0:	6833      	ldr	r3, [r6, #0]
 8008aa2:	1d1a      	adds	r2, r3, #4
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	6032      	str	r2, [r6, #0]
 8008aa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008aac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	e09c      	b.n	8008bee <_printf_i+0x1e6>
 8008ab4:	6833      	ldr	r3, [r6, #0]
 8008ab6:	6820      	ldr	r0, [r4, #0]
 8008ab8:	1d19      	adds	r1, r3, #4
 8008aba:	6031      	str	r1, [r6, #0]
 8008abc:	0606      	lsls	r6, r0, #24
 8008abe:	d501      	bpl.n	8008ac4 <_printf_i+0xbc>
 8008ac0:	681d      	ldr	r5, [r3, #0]
 8008ac2:	e003      	b.n	8008acc <_printf_i+0xc4>
 8008ac4:	0645      	lsls	r5, r0, #25
 8008ac6:	d5fb      	bpl.n	8008ac0 <_printf_i+0xb8>
 8008ac8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008acc:	2d00      	cmp	r5, #0
 8008ace:	da03      	bge.n	8008ad8 <_printf_i+0xd0>
 8008ad0:	232d      	movs	r3, #45	@ 0x2d
 8008ad2:	426d      	negs	r5, r5
 8008ad4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ad8:	4858      	ldr	r0, [pc, #352]	@ (8008c3c <_printf_i+0x234>)
 8008ada:	230a      	movs	r3, #10
 8008adc:	e011      	b.n	8008b02 <_printf_i+0xfa>
 8008ade:	6821      	ldr	r1, [r4, #0]
 8008ae0:	6833      	ldr	r3, [r6, #0]
 8008ae2:	0608      	lsls	r0, r1, #24
 8008ae4:	f853 5b04 	ldr.w	r5, [r3], #4
 8008ae8:	d402      	bmi.n	8008af0 <_printf_i+0xe8>
 8008aea:	0649      	lsls	r1, r1, #25
 8008aec:	bf48      	it	mi
 8008aee:	b2ad      	uxthmi	r5, r5
 8008af0:	2f6f      	cmp	r7, #111	@ 0x6f
 8008af2:	4852      	ldr	r0, [pc, #328]	@ (8008c3c <_printf_i+0x234>)
 8008af4:	6033      	str	r3, [r6, #0]
 8008af6:	bf14      	ite	ne
 8008af8:	230a      	movne	r3, #10
 8008afa:	2308      	moveq	r3, #8
 8008afc:	2100      	movs	r1, #0
 8008afe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008b02:	6866      	ldr	r6, [r4, #4]
 8008b04:	60a6      	str	r6, [r4, #8]
 8008b06:	2e00      	cmp	r6, #0
 8008b08:	db05      	blt.n	8008b16 <_printf_i+0x10e>
 8008b0a:	6821      	ldr	r1, [r4, #0]
 8008b0c:	432e      	orrs	r6, r5
 8008b0e:	f021 0104 	bic.w	r1, r1, #4
 8008b12:	6021      	str	r1, [r4, #0]
 8008b14:	d04b      	beq.n	8008bae <_printf_i+0x1a6>
 8008b16:	4616      	mov	r6, r2
 8008b18:	fbb5 f1f3 	udiv	r1, r5, r3
 8008b1c:	fb03 5711 	mls	r7, r3, r1, r5
 8008b20:	5dc7      	ldrb	r7, [r0, r7]
 8008b22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008b26:	462f      	mov	r7, r5
 8008b28:	42bb      	cmp	r3, r7
 8008b2a:	460d      	mov	r5, r1
 8008b2c:	d9f4      	bls.n	8008b18 <_printf_i+0x110>
 8008b2e:	2b08      	cmp	r3, #8
 8008b30:	d10b      	bne.n	8008b4a <_printf_i+0x142>
 8008b32:	6823      	ldr	r3, [r4, #0]
 8008b34:	07df      	lsls	r7, r3, #31
 8008b36:	d508      	bpl.n	8008b4a <_printf_i+0x142>
 8008b38:	6923      	ldr	r3, [r4, #16]
 8008b3a:	6861      	ldr	r1, [r4, #4]
 8008b3c:	4299      	cmp	r1, r3
 8008b3e:	bfde      	ittt	le
 8008b40:	2330      	movle	r3, #48	@ 0x30
 8008b42:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b46:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008b4a:	1b92      	subs	r2, r2, r6
 8008b4c:	6122      	str	r2, [r4, #16]
 8008b4e:	f8cd a000 	str.w	sl, [sp]
 8008b52:	464b      	mov	r3, r9
 8008b54:	aa03      	add	r2, sp, #12
 8008b56:	4621      	mov	r1, r4
 8008b58:	4640      	mov	r0, r8
 8008b5a:	f7ff fee7 	bl	800892c <_printf_common>
 8008b5e:	3001      	adds	r0, #1
 8008b60:	d14a      	bne.n	8008bf8 <_printf_i+0x1f0>
 8008b62:	f04f 30ff 	mov.w	r0, #4294967295
 8008b66:	b004      	add	sp, #16
 8008b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b6c:	6823      	ldr	r3, [r4, #0]
 8008b6e:	f043 0320 	orr.w	r3, r3, #32
 8008b72:	6023      	str	r3, [r4, #0]
 8008b74:	4832      	ldr	r0, [pc, #200]	@ (8008c40 <_printf_i+0x238>)
 8008b76:	2778      	movs	r7, #120	@ 0x78
 8008b78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008b7c:	6823      	ldr	r3, [r4, #0]
 8008b7e:	6831      	ldr	r1, [r6, #0]
 8008b80:	061f      	lsls	r7, r3, #24
 8008b82:	f851 5b04 	ldr.w	r5, [r1], #4
 8008b86:	d402      	bmi.n	8008b8e <_printf_i+0x186>
 8008b88:	065f      	lsls	r7, r3, #25
 8008b8a:	bf48      	it	mi
 8008b8c:	b2ad      	uxthmi	r5, r5
 8008b8e:	6031      	str	r1, [r6, #0]
 8008b90:	07d9      	lsls	r1, r3, #31
 8008b92:	bf44      	itt	mi
 8008b94:	f043 0320 	orrmi.w	r3, r3, #32
 8008b98:	6023      	strmi	r3, [r4, #0]
 8008b9a:	b11d      	cbz	r5, 8008ba4 <_printf_i+0x19c>
 8008b9c:	2310      	movs	r3, #16
 8008b9e:	e7ad      	b.n	8008afc <_printf_i+0xf4>
 8008ba0:	4826      	ldr	r0, [pc, #152]	@ (8008c3c <_printf_i+0x234>)
 8008ba2:	e7e9      	b.n	8008b78 <_printf_i+0x170>
 8008ba4:	6823      	ldr	r3, [r4, #0]
 8008ba6:	f023 0320 	bic.w	r3, r3, #32
 8008baa:	6023      	str	r3, [r4, #0]
 8008bac:	e7f6      	b.n	8008b9c <_printf_i+0x194>
 8008bae:	4616      	mov	r6, r2
 8008bb0:	e7bd      	b.n	8008b2e <_printf_i+0x126>
 8008bb2:	6833      	ldr	r3, [r6, #0]
 8008bb4:	6825      	ldr	r5, [r4, #0]
 8008bb6:	6961      	ldr	r1, [r4, #20]
 8008bb8:	1d18      	adds	r0, r3, #4
 8008bba:	6030      	str	r0, [r6, #0]
 8008bbc:	062e      	lsls	r6, r5, #24
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	d501      	bpl.n	8008bc6 <_printf_i+0x1be>
 8008bc2:	6019      	str	r1, [r3, #0]
 8008bc4:	e002      	b.n	8008bcc <_printf_i+0x1c4>
 8008bc6:	0668      	lsls	r0, r5, #25
 8008bc8:	d5fb      	bpl.n	8008bc2 <_printf_i+0x1ba>
 8008bca:	8019      	strh	r1, [r3, #0]
 8008bcc:	2300      	movs	r3, #0
 8008bce:	6123      	str	r3, [r4, #16]
 8008bd0:	4616      	mov	r6, r2
 8008bd2:	e7bc      	b.n	8008b4e <_printf_i+0x146>
 8008bd4:	6833      	ldr	r3, [r6, #0]
 8008bd6:	1d1a      	adds	r2, r3, #4
 8008bd8:	6032      	str	r2, [r6, #0]
 8008bda:	681e      	ldr	r6, [r3, #0]
 8008bdc:	6862      	ldr	r2, [r4, #4]
 8008bde:	2100      	movs	r1, #0
 8008be0:	4630      	mov	r0, r6
 8008be2:	f7f7 fb2d 	bl	8000240 <memchr>
 8008be6:	b108      	cbz	r0, 8008bec <_printf_i+0x1e4>
 8008be8:	1b80      	subs	r0, r0, r6
 8008bea:	6060      	str	r0, [r4, #4]
 8008bec:	6863      	ldr	r3, [r4, #4]
 8008bee:	6123      	str	r3, [r4, #16]
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008bf6:	e7aa      	b.n	8008b4e <_printf_i+0x146>
 8008bf8:	6923      	ldr	r3, [r4, #16]
 8008bfa:	4632      	mov	r2, r6
 8008bfc:	4649      	mov	r1, r9
 8008bfe:	4640      	mov	r0, r8
 8008c00:	47d0      	blx	sl
 8008c02:	3001      	adds	r0, #1
 8008c04:	d0ad      	beq.n	8008b62 <_printf_i+0x15a>
 8008c06:	6823      	ldr	r3, [r4, #0]
 8008c08:	079b      	lsls	r3, r3, #30
 8008c0a:	d413      	bmi.n	8008c34 <_printf_i+0x22c>
 8008c0c:	68e0      	ldr	r0, [r4, #12]
 8008c0e:	9b03      	ldr	r3, [sp, #12]
 8008c10:	4298      	cmp	r0, r3
 8008c12:	bfb8      	it	lt
 8008c14:	4618      	movlt	r0, r3
 8008c16:	e7a6      	b.n	8008b66 <_printf_i+0x15e>
 8008c18:	2301      	movs	r3, #1
 8008c1a:	4632      	mov	r2, r6
 8008c1c:	4649      	mov	r1, r9
 8008c1e:	4640      	mov	r0, r8
 8008c20:	47d0      	blx	sl
 8008c22:	3001      	adds	r0, #1
 8008c24:	d09d      	beq.n	8008b62 <_printf_i+0x15a>
 8008c26:	3501      	adds	r5, #1
 8008c28:	68e3      	ldr	r3, [r4, #12]
 8008c2a:	9903      	ldr	r1, [sp, #12]
 8008c2c:	1a5b      	subs	r3, r3, r1
 8008c2e:	42ab      	cmp	r3, r5
 8008c30:	dcf2      	bgt.n	8008c18 <_printf_i+0x210>
 8008c32:	e7eb      	b.n	8008c0c <_printf_i+0x204>
 8008c34:	2500      	movs	r5, #0
 8008c36:	f104 0619 	add.w	r6, r4, #25
 8008c3a:	e7f5      	b.n	8008c28 <_printf_i+0x220>
 8008c3c:	0800903a 	.word	0x0800903a
 8008c40:	0800904b 	.word	0x0800904b

08008c44 <memmove>:
 8008c44:	4288      	cmp	r0, r1
 8008c46:	b510      	push	{r4, lr}
 8008c48:	eb01 0402 	add.w	r4, r1, r2
 8008c4c:	d902      	bls.n	8008c54 <memmove+0x10>
 8008c4e:	4284      	cmp	r4, r0
 8008c50:	4623      	mov	r3, r4
 8008c52:	d807      	bhi.n	8008c64 <memmove+0x20>
 8008c54:	1e43      	subs	r3, r0, #1
 8008c56:	42a1      	cmp	r1, r4
 8008c58:	d008      	beq.n	8008c6c <memmove+0x28>
 8008c5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008c62:	e7f8      	b.n	8008c56 <memmove+0x12>
 8008c64:	4402      	add	r2, r0
 8008c66:	4601      	mov	r1, r0
 8008c68:	428a      	cmp	r2, r1
 8008c6a:	d100      	bne.n	8008c6e <memmove+0x2a>
 8008c6c:	bd10      	pop	{r4, pc}
 8008c6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008c72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008c76:	e7f7      	b.n	8008c68 <memmove+0x24>

08008c78 <_sbrk_r>:
 8008c78:	b538      	push	{r3, r4, r5, lr}
 8008c7a:	4d06      	ldr	r5, [pc, #24]	@ (8008c94 <_sbrk_r+0x1c>)
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	4604      	mov	r4, r0
 8008c80:	4608      	mov	r0, r1
 8008c82:	602b      	str	r3, [r5, #0]
 8008c84:	f7f8 f8f2 	bl	8000e6c <_sbrk>
 8008c88:	1c43      	adds	r3, r0, #1
 8008c8a:	d102      	bne.n	8008c92 <_sbrk_r+0x1a>
 8008c8c:	682b      	ldr	r3, [r5, #0]
 8008c8e:	b103      	cbz	r3, 8008c92 <_sbrk_r+0x1a>
 8008c90:	6023      	str	r3, [r4, #0]
 8008c92:	bd38      	pop	{r3, r4, r5, pc}
 8008c94:	20000834 	.word	0x20000834

08008c98 <memcpy>:
 8008c98:	440a      	add	r2, r1
 8008c9a:	4291      	cmp	r1, r2
 8008c9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ca0:	d100      	bne.n	8008ca4 <memcpy+0xc>
 8008ca2:	4770      	bx	lr
 8008ca4:	b510      	push	{r4, lr}
 8008ca6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008caa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cae:	4291      	cmp	r1, r2
 8008cb0:	d1f9      	bne.n	8008ca6 <memcpy+0xe>
 8008cb2:	bd10      	pop	{r4, pc}

08008cb4 <_realloc_r>:
 8008cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cb8:	4607      	mov	r7, r0
 8008cba:	4614      	mov	r4, r2
 8008cbc:	460d      	mov	r5, r1
 8008cbe:	b921      	cbnz	r1, 8008cca <_realloc_r+0x16>
 8008cc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008cc4:	4611      	mov	r1, r2
 8008cc6:	f7ff bc4d 	b.w	8008564 <_malloc_r>
 8008cca:	b92a      	cbnz	r2, 8008cd8 <_realloc_r+0x24>
 8008ccc:	f7ff fbde 	bl	800848c <_free_r>
 8008cd0:	4625      	mov	r5, r4
 8008cd2:	4628      	mov	r0, r5
 8008cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cd8:	f000 f81a 	bl	8008d10 <_malloc_usable_size_r>
 8008cdc:	4284      	cmp	r4, r0
 8008cde:	4606      	mov	r6, r0
 8008ce0:	d802      	bhi.n	8008ce8 <_realloc_r+0x34>
 8008ce2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008ce6:	d8f4      	bhi.n	8008cd2 <_realloc_r+0x1e>
 8008ce8:	4621      	mov	r1, r4
 8008cea:	4638      	mov	r0, r7
 8008cec:	f7ff fc3a 	bl	8008564 <_malloc_r>
 8008cf0:	4680      	mov	r8, r0
 8008cf2:	b908      	cbnz	r0, 8008cf8 <_realloc_r+0x44>
 8008cf4:	4645      	mov	r5, r8
 8008cf6:	e7ec      	b.n	8008cd2 <_realloc_r+0x1e>
 8008cf8:	42b4      	cmp	r4, r6
 8008cfa:	4622      	mov	r2, r4
 8008cfc:	4629      	mov	r1, r5
 8008cfe:	bf28      	it	cs
 8008d00:	4632      	movcs	r2, r6
 8008d02:	f7ff ffc9 	bl	8008c98 <memcpy>
 8008d06:	4629      	mov	r1, r5
 8008d08:	4638      	mov	r0, r7
 8008d0a:	f7ff fbbf 	bl	800848c <_free_r>
 8008d0e:	e7f1      	b.n	8008cf4 <_realloc_r+0x40>

08008d10 <_malloc_usable_size_r>:
 8008d10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d14:	1f18      	subs	r0, r3, #4
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	bfbc      	itt	lt
 8008d1a:	580b      	ldrlt	r3, [r1, r0]
 8008d1c:	18c0      	addlt	r0, r0, r3
 8008d1e:	4770      	bx	lr

08008d20 <_init>:
 8008d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d22:	bf00      	nop
 8008d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d26:	bc08      	pop	{r3}
 8008d28:	469e      	mov	lr, r3
 8008d2a:	4770      	bx	lr

08008d2c <_fini>:
 8008d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d2e:	bf00      	nop
 8008d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d32:	bc08      	pop	{r3}
 8008d34:	469e      	mov	lr, r3
 8008d36:	4770      	bx	lr
