cc -E -MT am335x-boneblack.dtb -MMD -MP -MF am335x-boneblack.Yd -I ./ -I ../../port -I ../../include -I ../../include/dt-bindings/input -nostdinc -undef -x assembler-with-cpp -D__DTS__ -D__YAML__ am335x-boneblack.yaml | \
	../../yamldt -C -l -d - -o am335x-boneblack.dtb
<stdin>: read 54878 bytes @0
<stdin>: has 1863 lines starting at line @0
SSE
DSE
* creating / at depth 0
new ref @/compatible
finalizing property compatible at /
appending property compatible at /
new ref @/interrupt-parent
finalizing property interrupt-parent at /
appending property interrupt-parent at /
new ref @/#address-cells
finalizing property #address-cells at /
appending property #address-cells at /
new ref @/#size-cells
finalizing property #size-cells at /
appending property #size-cells at /
creating node @chosen
normal node
* creating /chosen at depth 1
new ref @/chosen/~
finalizing property ~ at /chosen
Deleting empty tree marker ~ at /chosen
* finished with /chosen at depth 1
creating node @aliases
normal node
* creating /aliases at depth 1
new ref @/aliases/i2c0
finalizing property i2c0 at /aliases
appending property i2c0 at /aliases
new ref @/aliases/i2c1
finalizing property i2c1 at /aliases
appending property i2c1 at /aliases
new ref @/aliases/i2c2
finalizing property i2c2 at /aliases
appending property i2c2 at /aliases
new ref @/aliases/serial0
finalizing property serial0 at /aliases
appending property serial0 at /aliases
new ref @/aliases/serial1
finalizing property serial1 at /aliases
appending property serial1 at /aliases
new ref @/aliases/serial2
finalizing property serial2 at /aliases
appending property serial2 at /aliases
new ref @/aliases/serial3
finalizing property serial3 at /aliases
appending property serial3 at /aliases
new ref @/aliases/serial4
finalizing property serial4 at /aliases
appending property serial4 at /aliases
new ref @/aliases/serial5
finalizing property serial5 at /aliases
appending property serial5 at /aliases
new ref @/aliases/d_can0
finalizing property d_can0 at /aliases
appending property d_can0 at /aliases
new ref @/aliases/d_can1
finalizing property d_can1 at /aliases
appending property d_can1 at /aliases
new ref @/aliases/usb0
finalizing property usb0 at /aliases
appending property usb0 at /aliases
new ref @/aliases/usb1
finalizing property usb1 at /aliases
appending property usb1 at /aliases
new ref @/aliases/phy0
finalizing property phy0 at /aliases
appending property phy0 at /aliases
new ref @/aliases/phy1
finalizing property phy1 at /aliases
appending property phy1 at /aliases
new ref @/aliases/ethernet0
finalizing property ethernet0 at /aliases
appending property ethernet0 at /aliases
new ref @/aliases/ethernet1
finalizing property ethernet1 at /aliases
appending property ethernet1 at /aliases
* finished with /aliases at depth 1
creating node @cpus
normal node
* creating /cpus at depth 1
new ref @/cpus/#address-cells
finalizing property #address-cells at /cpus
appending property #address-cells at /cpus
new ref @/cpus/#size-cells
finalizing property #size-cells at /cpus
appending property #size-cells at /cpus
creating node @cpu@0
normal node
* creating /cpus/cpu@0 at depth 2
new ref @/cpus/cpu@0/compatible
finalizing property compatible at /cpus/cpu@0
appending property compatible at /cpus/cpu@0
new ref @/cpus/cpu@0/device_type
finalizing property device_type at /cpus/cpu@0
appending property device_type at /cpus/cpu@0
new ref @/cpus/cpu@0/reg
finalizing property reg at /cpus/cpu@0
appending property reg at /cpus/cpu@0
new ref @/cpus/cpu@0/operating-points-v2
finalizing property operating-points-v2 at /cpus/cpu@0
appending property operating-points-v2 at /cpus/cpu@0
new ref @/cpus/cpu@0/clocks
finalizing property clocks at /cpus/cpu@0
appending property clocks at /cpus/cpu@0
new ref @/cpus/cpu@0/clock-names
finalizing property clock-names at /cpus/cpu@0
appending property clock-names at /cpus/cpu@0
new ref @/cpus/cpu@0/clock-latency
finalizing property clock-latency at /cpus/cpu@0
appending property clock-latency at /cpus/cpu@0
* finished with /cpus/cpu@0 at depth 2
* finished with /cpus at depth 1
creating node @opp-table label=cpu0_opp_table
normal node
* creating /opp-table at depth 1
new ref @/opp-table/compatible
finalizing property compatible at /opp-table
appending property compatible at /opp-table
new ref @/opp-table/syscon
finalizing property syscon at /opp-table
appending property syscon at /opp-table
creating node @opp50-300000000
normal node
* creating /opp-table/opp50-300000000 at depth 2
new ref @/opp-table/opp50-300000000/opp-hz
finalizing property opp-hz at /opp-table/opp50-300000000
appending property opp-hz at /opp-table/opp50-300000000
new ref @/opp-table/opp50-300000000/opp-microvolt
new ref @/opp-table/opp50-300000000/opp-microvolt
new ref @/opp-table/opp50-300000000/opp-microvolt
finalizing property opp-microvolt at /opp-table/opp50-300000000
appending property opp-microvolt at /opp-table/opp50-300000000
new ref @/opp-table/opp50-300000000/opp-supported-hw
new ref @/opp-table/opp50-300000000/opp-supported-hw
finalizing property opp-supported-hw at /opp-table/opp50-300000000
appending property opp-supported-hw at /opp-table/opp50-300000000
new ref @/opp-table/opp50-300000000/opp-suspend
finalizing property opp-suspend at /opp-table/opp50-300000000
appending property opp-suspend at /opp-table/opp50-300000000
* finished with /opp-table/opp50-300000000 at depth 2
creating node @opp100-275000000
normal node
* creating /opp-table/opp100-275000000 at depth 2
new ref @/opp-table/opp100-275000000/opp-hz
finalizing property opp-hz at /opp-table/opp100-275000000
appending property opp-hz at /opp-table/opp100-275000000
new ref @/opp-table/opp100-275000000/opp-microvolt
new ref @/opp-table/opp100-275000000/opp-microvolt
new ref @/opp-table/opp100-275000000/opp-microvolt
finalizing property opp-microvolt at /opp-table/opp100-275000000
appending property opp-microvolt at /opp-table/opp100-275000000
new ref @/opp-table/opp100-275000000/opp-supported-hw
new ref @/opp-table/opp100-275000000/opp-supported-hw
finalizing property opp-supported-hw at /opp-table/opp100-275000000
appending property opp-supported-hw at /opp-table/opp100-275000000
new ref @/opp-table/opp100-275000000/opp-suspend
finalizing property opp-suspend at /opp-table/opp100-275000000
appending property opp-suspend at /opp-table/opp100-275000000
* finished with /opp-table/opp100-275000000 at depth 2
creating node @opp100-300000000
normal node
* creating /opp-table/opp100-300000000 at depth 2
new ref @/opp-table/opp100-300000000/opp-hz
finalizing property opp-hz at /opp-table/opp100-300000000
appending property opp-hz at /opp-table/opp100-300000000
new ref @/opp-table/opp100-300000000/opp-microvolt
new ref @/opp-table/opp100-300000000/opp-microvolt
new ref @/opp-table/opp100-300000000/opp-microvolt
finalizing property opp-microvolt at /opp-table/opp100-300000000
appending property opp-microvolt at /opp-table/opp100-300000000
new ref @/opp-table/opp100-300000000/opp-supported-hw
new ref @/opp-table/opp100-300000000/opp-supported-hw
finalizing property opp-supported-hw at /opp-table/opp100-300000000
appending property opp-supported-hw at /opp-table/opp100-300000000
new ref @/opp-table/opp100-300000000/opp-suspend
finalizing property opp-suspend at /opp-table/opp100-300000000
appending property opp-suspend at /opp-table/opp100-300000000
* finished with /opp-table/opp100-300000000 at depth 2
creating node @opp100-500000000
normal node
* creating /opp-table/opp100-500000000 at depth 2
new ref @/opp-table/opp100-500000000/opp-hz
finalizing property opp-hz at /opp-table/opp100-500000000
appending property opp-hz at /opp-table/opp100-500000000
new ref @/opp-table/opp100-500000000/opp-microvolt
new ref @/opp-table/opp100-500000000/opp-microvolt
new ref @/opp-table/opp100-500000000/opp-microvolt
finalizing property opp-microvolt at /opp-table/opp100-500000000
appending property opp-microvolt at /opp-table/opp100-500000000
new ref @/opp-table/opp100-500000000/opp-supported-hw
new ref @/opp-table/opp100-500000000/opp-supported-hw
finalizing property opp-supported-hw at /opp-table/opp100-500000000
appending property opp-supported-hw at /opp-table/opp100-500000000
* finished with /opp-table/opp100-500000000 at depth 2
creating node @opp100-600000000
normal node
* creating /opp-table/opp100-600000000 at depth 2
new ref @/opp-table/opp100-600000000/opp-hz
finalizing property opp-hz at /opp-table/opp100-600000000
appending property opp-hz at /opp-table/opp100-600000000
new ref @/opp-table/opp100-600000000/opp-microvolt
new ref @/opp-table/opp100-600000000/opp-microvolt
new ref @/opp-table/opp100-600000000/opp-microvolt
finalizing property opp-microvolt at /opp-table/opp100-600000000
appending property opp-microvolt at /opp-table/opp100-600000000
new ref @/opp-table/opp100-600000000/opp-supported-hw
new ref @/opp-table/opp100-600000000/opp-supported-hw
finalizing property opp-supported-hw at /opp-table/opp100-600000000
appending property opp-supported-hw at /opp-table/opp100-600000000
* finished with /opp-table/opp100-600000000 at depth 2
creating node @opp120-600000000
normal node
* creating /opp-table/opp120-600000000 at depth 2
new ref @/opp-table/opp120-600000000/opp-hz
finalizing property opp-hz at /opp-table/opp120-600000000
appending property opp-hz at /opp-table/opp120-600000000
new ref @/opp-table/opp120-600000000/opp-microvolt
new ref @/opp-table/opp120-600000000/opp-microvolt
new ref @/opp-table/opp120-600000000/opp-microvolt
finalizing property opp-microvolt at /opp-table/opp120-600000000
appending property opp-microvolt at /opp-table/opp120-600000000
new ref @/opp-table/opp120-600000000/opp-supported-hw
new ref @/opp-table/opp120-600000000/opp-supported-hw
finalizing property opp-supported-hw at /opp-table/opp120-600000000
appending property opp-supported-hw at /opp-table/opp120-600000000
* finished with /opp-table/opp120-600000000 at depth 2
creating node @opp120-720000000
normal node
* creating /opp-table/opp120-720000000 at depth 2
new ref @/opp-table/opp120-720000000/opp-hz
finalizing property opp-hz at /opp-table/opp120-720000000
appending property opp-hz at /opp-table/opp120-720000000
new ref @/opp-table/opp120-720000000/opp-microvolt
new ref @/opp-table/opp120-720000000/opp-microvolt
new ref @/opp-table/opp120-720000000/opp-microvolt
finalizing property opp-microvolt at /opp-table/opp120-720000000
appending property opp-microvolt at /opp-table/opp120-720000000
new ref @/opp-table/opp120-720000000/opp-supported-hw
new ref @/opp-table/opp120-720000000/opp-supported-hw
finalizing property opp-supported-hw at /opp-table/opp120-720000000
appending property opp-supported-hw at /opp-table/opp120-720000000
* finished with /opp-table/opp120-720000000 at depth 2
creating node @oppturbo-720000000
normal node
* creating /opp-table/oppturbo-720000000 at depth 2
new ref @/opp-table/oppturbo-720000000/opp-hz
finalizing property opp-hz at /opp-table/oppturbo-720000000
appending property opp-hz at /opp-table/oppturbo-720000000
new ref @/opp-table/oppturbo-720000000/opp-microvolt
new ref @/opp-table/oppturbo-720000000/opp-microvolt
new ref @/opp-table/oppturbo-720000000/opp-microvolt
finalizing property opp-microvolt at /opp-table/oppturbo-720000000
appending property opp-microvolt at /opp-table/oppturbo-720000000
new ref @/opp-table/oppturbo-720000000/opp-supported-hw
new ref @/opp-table/oppturbo-720000000/opp-supported-hw
finalizing property opp-supported-hw at /opp-table/oppturbo-720000000
appending property opp-supported-hw at /opp-table/oppturbo-720000000
* finished with /opp-table/oppturbo-720000000 at depth 2
creating node @oppturbo-800000000
normal node
* creating /opp-table/oppturbo-800000000 at depth 2
new ref @/opp-table/oppturbo-800000000/opp-hz
finalizing property opp-hz at /opp-table/oppturbo-800000000
appending property opp-hz at /opp-table/oppturbo-800000000
new ref @/opp-table/oppturbo-800000000/opp-microvolt
new ref @/opp-table/oppturbo-800000000/opp-microvolt
new ref @/opp-table/oppturbo-800000000/opp-microvolt
finalizing property opp-microvolt at /opp-table/oppturbo-800000000
appending property opp-microvolt at /opp-table/oppturbo-800000000
new ref @/opp-table/oppturbo-800000000/opp-supported-hw
new ref @/opp-table/oppturbo-800000000/opp-supported-hw
finalizing property opp-supported-hw at /opp-table/oppturbo-800000000
appending property opp-supported-hw at /opp-table/oppturbo-800000000
* finished with /opp-table/oppturbo-800000000 at depth 2
creating node @oppnitro-1000000000
normal node
* creating /opp-table/oppnitro-1000000000 at depth 2
new ref @/opp-table/oppnitro-1000000000/opp-hz
finalizing property opp-hz at /opp-table/oppnitro-1000000000
appending property opp-hz at /opp-table/oppnitro-1000000000
new ref @/opp-table/oppnitro-1000000000/opp-microvolt
new ref @/opp-table/oppnitro-1000000000/opp-microvolt
new ref @/opp-table/oppnitro-1000000000/opp-microvolt
finalizing property opp-microvolt at /opp-table/oppnitro-1000000000
appending property opp-microvolt at /opp-table/oppnitro-1000000000
new ref @/opp-table/oppnitro-1000000000/opp-supported-hw
new ref @/opp-table/oppnitro-1000000000/opp-supported-hw
finalizing property opp-supported-hw at /opp-table/oppnitro-1000000000
appending property opp-supported-hw at /opp-table/oppnitro-1000000000
* finished with /opp-table/oppnitro-1000000000 at depth 2
* finished with /opp-table at depth 1
creating node @pmu
normal node
* creating /pmu at depth 1
new ref @/pmu/compatible
finalizing property compatible at /pmu
appending property compatible at /pmu
new ref @/pmu/interrupts
finalizing property interrupts at /pmu
appending property interrupts at /pmu
* finished with /pmu at depth 1
creating node @soc
normal node
* creating /soc at depth 1
new property compatible at /
new property interrupt-parent at /
new property #address-cells at /
new property #size-cells at /
new property ~ at /chosen
new property i2c0 at /aliases
new property i2c1 at /aliases
new property i2c2 at /aliases
new property serial0 at /aliases
new property serial1 at /aliases
new property serial2 at /aliases
new property serial3 at /aliases
new property serial4 at /aliases
new property serial5 at /aliases
new property d_can0 at /aliases
new property d_can1 at /aliases
new property usb0 at /aliases
new property usb1 at /aliases
new property phy0 at /aliases
new property phy1 at /aliases
new property ethernet0 at /aliases
new property ethernet1 at /aliases
new property #address-cells at /cpus
new property #size-cells at /cpus
new property compatible at /cpus/cpu@0
new property device_type at /cpus/cpu@0
new property reg at /cpus/cpu@0
new property operating-points-v2 at /cpus/cpu@0
new property clocks at /cpus/cpu@0
new property clock-names at /cpus/cpu@0
new property clock-latency at /cpus/cpu@0
new property compatible at /opp-table
new property syscon at /opp-table
new property opp-hz at /opp-table/opp50-300000000
new property opp-microvolt at /opp-table/opp50-300000000 [SEQ]
sequence to prop 'opp-microvolt' (depth 0)
new property opp-supported-hw at /opp-table/opp50-300000000 [SEQ]
sequence to prop 'opp-supported-hw' (depth 0)
new property opp-suspend at /opp-table/opp50-300000000
new property opp-hz at /opp-table/opp100-275000000
new property opp-microvolt at /opp-table/opp100-275000000 [SEQ]
sequence to prop 'opp-microvolt' (depth 0)
new property opp-supported-hw at /opp-table/opp100-275000000 [SEQ]
sequence to prop 'opp-supported-hw' (depth 0)
new property opp-suspend at /opp-table/opp100-275000000
new property opp-hz at /opp-table/opp100-300000000
new property opp-microvolt at /opp-table/opp100-300000000 [SEQ]
sequence to prop 'opp-microvolt' (depth 0)
new property opp-supported-hw at /opp-table/opp100-300000000 [SEQ]
sequence to prop 'opp-supported-hw' (depth 0)
new property opp-suspend at /opp-table/opp100-300000000
new property opp-hz at /opp-table/opp100-500000000
new property opp-microvolt at /opp-table/opp100-500000000 [SEQ]
sequence to prop 'opp-microvolt' (depth 0)
new property opp-supported-hw at /opp-table/opp100-500000000 [SEQ]
sequence to prop 'opp-supported-hw' (depth 0)
new property opp-hz at /opp-table/opp100-600000000
new property opp-microvolt at /opp-table/opp100-600000000 [SEQ]
sequence to prop 'opp-microvolt' (depth 0)
new property opp-supported-hw at /opp-table/opp100-600000000 [SEQ]
sequence to prop 'opp-supported-hw' (depth 0)
new property opp-hz at /opp-table/opp120-600000000
new property opp-microvolt at /opp-table/opp120-600000000 [SEQ]
sequence to prop 'opp-microvolt' (depth 0)
new property opp-supported-hw at /opp-table/opp120-600000000 [SEQ]
sequence to prop 'opp-supported-hw' (depth 0)
new property opp-hz at /opp-table/opp120-720000000
new property opp-microvolt at /opp-table/opp120-720000000 [SEQ]
sequence to prop 'opp-microvolt' (depth 0)
new property opp-supported-hw at /opp-table/opp120-720000000 [SEQ]
sequence to prop 'opp-supported-hw' (depth 0)
new property opp-hz at /opp-table/oppturbo-720000000
new property opp-microvolt at /opp-table/oppturbo-720000000 [SEQ]
sequence to prop 'opp-microvolt' (depth 0)
new property opp-supported-hw at /opp-table/oppturbo-720000000 [SEQ]
sequence to prop 'opp-supported-hw' (depth 0)
new property opp-hz at /opp-table/oppturbo-800000000
new property opp-microvolt at /opp-table/oppturbo-800000000 [SEQ]
sequence to prop 'opp-microvolt' (depth 0)
new property opp-supported-hw at /opp-table/oppturbo-800000000 [SEQ]
sequence to prop 'opp-supported-hw' (depth 0)
new property opp-hz at /opp-table/oppnitro-1000000000
new property opp-microvolt at /opp-table/oppnitro-1000000000 [SEQ]
sequence to prop 'opp-microvolt' (depth 0)
new property opp-supported-hw at /opp-table/oppnitro-1000000000 [SEQ]
sequence to prop 'opp-supported-hw' (depth 0)
new property compatible at /pmu
new property interrupts at /pmu
new property compatiblenew ref @/soc/compatible
finalizing property compatible at /soc
appending property compatible at /soc
creating node @mpu
normal node
* creating /soc/mpu at depth 2
new ref @/soc/mpu/compatible
finalizing property compatible at /soc/mpu
appending property compatible at /soc/mpu
new ref @/soc/mpu/ti,hwmods
finalizing property ti,hwmods at /soc/mpu
appending property ti,hwmods at /soc/mpu
* finished with /soc/mpu at depth 2
* finished with /soc at depth 1
creating node @ocp
normal node
* creating /ocp at depth 1
new ref @/ocp/compatible
finalizing property compatible at /ocp
appending property compatible at /ocp
new ref @/ocp/#address-cells
finalizing property #address-cells at /ocp
appending property #address-cells at /ocp
new ref @/ocp/#size-cells
finalizing property #size-cells at /ocp
appending property #size-cells at /ocp
new ref @/ocp/ranges
finalizing property ranges at /ocp
appending property ranges at /ocp
new ref @/ocp/ti,hwmods
finalizing property ti,hwmods at /ocp
appending property ti,hwmods at /ocp
creating node @l4_wkup@44c00000 label=l4_wkup
normal node
* creating /ocp/l4_wkup@44c00000 at depth 2
new ref @/ocp/l4_wkup@44c00000/compatible
new ref @/ocp/l4_wkup@44c00000/compatible
finalizing property compatible at /ocp/l4_wkup@44c00000
appending property compatible at /ocp/l4_wkup@44c00000
new ref @/ocp/l4_wkup@44c00000/#address-cells
finalizing property #address-cells at /ocp/l4_wkup@44c00000
appending property #address-cells at /ocp/l4_wkup@44c00000
new ref @/ocp/l4_wkup@44c00000/#size-cells
finalizing property #size-cells at /ocp/l4_wkup@44c00000
appending property #size-cells at /ocp/l4_wkup@44c00000
new ref @/ocp/l4_wkup@44c00000/ranges
new ref @/ocp/l4_wkup@44c00000/ranges
new ref @/ocp/l4_wkup@44c00000/ranges
finalizing property ranges at /ocp/l4_wkup@44c00000
appending property ranges at /ocp/l4_wkup@44c00000
creating node @wkup_m3@100000 label=wkup_m3
normal node
* creating /ocp/l4_wkup@44c00000/wkup_m3@100000 at depth 3
new ref @/ocp/l4_wkup@44c00000/wkup_m3@100000/compatible
finalizing property compatible at /ocp/l4_wkup@44c00000/wkup_m3@100000
appending property compatible at /ocp/l4_wkup@44c00000/wkup_m3@100000
new ref @/ocp/l4_wkup@44c00000/wkup_m3@100000/reg
new ref @/ocp/l4_wkup@44c00000/wkup_m3@100000/reg
new ref @/ocp/l4_wkup@44c00000/wkup_m3@100000/reg
new ref @/ocp/l4_wkup@44c00000/wkup_m3@100000/reg
finalizing property reg at /ocp/l4_wkup@44c00000/wkup_m3@100000
appending property reg at /ocp/l4_wkup@44c00000/wkup_m3@100000
new ref @/ocp/l4_wkup@44c00000/wkup_m3@100000/reg-names
new ref @/ocp/l4_wkup@44c00000/wkup_m3@100000/reg-names
finalizing property reg-names at /ocp/l4_wkup@44c00000/wkup_m3@100000
appending property reg-names at /ocp/l4_wkup@44c00000/wkup_m3@100000
new ref @/ocp/l4_wkup@44c00000/wkup_m3@100000/ti,hwmods
finalizing property ti,hwmods at /ocp/l4_wkup@44c00000/wkup_m3@100000
appending property ti,hwmods at /ocp/l4_wkup@44c00000/wkup_m3@100000
new ref @/ocp/l4_wkup@44c00000/wkup_m3@100000/ti,pm-firmware
finalizing property ti,pm-firmware at /ocp/l4_wkup@44c00000/wkup_m3@100000
appending property ti,pm-firmware at /ocp/l4_wkup@44c00000/wkup_m3@100000
* finished with /ocp/l4_wkup@44c00000/wkup_m3@100000 at depth 3
creating node @prcm@200000 label=prcm
normal node
* creating /ocp/l4_wkup@44c00000/prcm@200000 at depth 3
new ref @/ocp/l4_wkup@44c00000/prcm@200000/compatible
finalizing property compatible at /ocp/l4_wkup@44c00000/prcm@200000
appending property compatible at /ocp/l4_wkup@44c00000/prcm@200000
new ref @/ocp/l4_wkup@44c00000/prcm@200000/reg
new ref @/ocp/l4_wkup@44c00000/prcm@200000/reg
finalizing property reg at /ocp/l4_wkup@44c00000/prcm@200000
appending property reg at /ocp/l4_wkup@44c00000/prcm@200000
creating node @clocks label=prcm_clocks
normal node
* creating /ocp/l4_wkup@44c00000/prcm@200000/clocks at depth 4
new ref @/ocp/l4_wkup@44c00000/prcm@200000/clocks/#address-cells
finalizing property #address-cells at /ocp/l4_wkup@44c00000/prcm@200000/clocks
appending property #address-cells at /ocp/l4_wkup@44c00000/prcm@200000/clocks
new ref @/ocp/l4_wkup@44c00000/prcm@200000/clocks/#size-cells
finalizing property #size-cells at /ocp/l4_wkup@44c00000/prcm@200000/clocks
appending property #size-cells at /ocp/l4_wkup@44c00000/prcm@200000/clocks
* finished with /ocp/l4_wkup@44c00000/prcm@200000/clocks at depth 4
creating node @clockdomains label=prcm_clockdomains
normal node
* creating /ocp/l4_wkup@44c00000/prcm@200000/clockdomains at depth 4
new ref @/ocp/l4_wkup@44c00000/prcm@200000/clockdomains/~
finalizing property ~ at /ocp/l4_wkup@44c00000/prcm@200000/clockdomains
Deleting empty tree marker ~ at /ocp/l4_wkup@44c00000/prcm@200000/clockdomains
* finished with /ocp/l4_wkup@44c00000/prcm@200000/clockdomains at depth 4
* finished with /ocp/l4_wkup@44c00000/prcm@200000 at depth 3
creating node @scm@210000 label=scm
normal node
* creating /ocp/l4_wkup@44c00000/scm@210000 at depth 3
new ref @/ocp/l4_wkup@44c00000/scm@210000/compatible
new ref @/ocp/l4_wkup@44c00000/scm@210000/compatible
finalizing property compatible at /ocp/l4_wkup@44c00000/scm@210000
appending property compatible at /ocp/l4_wkup@44c00000/scm@210000
new ref @/ocp/l4_wkup@44c00000/scm@210000/reg
new ref @/ocp/l4_wkup@44c00000/scm@210000/reg
finalizing property reg at /ocp/l4_wkup@44c00000/scm@210000
appending property reg at /ocp/l4_wkup@44c00000/scm@210000
new ref @/ocp/l4_wkup@44c00000/scm@210000/#address-cells
finalizing property #address-cells at /ocp/l4_wkup@44c00000/scm@210000
appending property #address-cells at /ocp/l4_wkup@44c00000/scm@210000
new ref @/ocp/l4_wkup@44c00000/scm@210000/#size-cells
finalizing property #size-cells at /ocp/l4_wkup@44c00000/scm@210000
appending property #size-cells at /ocp/l4_wkup@44c00000/scm@210000
new ref @/ocp/l4_wkup@44c00000/scm@210000/#pinctrl-cells
finalizing property #pinctrl-cells at /ocp/l4_wkup@44c00000/scm@210000
appending property #pinctrl-cells at /ocp/l4_wkup@44c00000/scm@210000
new ref @/ocp/l4_wkup@44c00000/scm@210000/ranges
new ref @/ocp/l4_wkup@44c00000/scm@210000/ranges
new ref @/ocp/l4_wkup@44c00000/scm@210000/ranges
finalizing property ranges at /ocp/l4_wkup@44c00000/scm@210000
appending property ranges at /ocp/l4_wkup@44c00000/scm@210000
creating node @pinmux@800 label=am33xx_pinmux
normal node
* creating /ocp/l4_wkup@44c00000/scm@210000/pinmux@800 at depth 4
new ref @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/compatible
finalizing property compatible at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
appending property compatible at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
new ref @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/reg
new ref @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/reg
finalizing property reg at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
appending property reg at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
new ref @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/#address-cells
finalizing property #address-cells at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
appending property #address-cells at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
new ref @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/#size-cells
finalizing property #size-cells at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
appending property #size-cells at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
new ref @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/#pinctrl-cells
finalizing property #pinctrl-cells at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
appending property #pinctrl-cells at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
new ref @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinctrl-single,register-width
finalizing property pinctrl-single,register-width at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
appending property pinctrl-single,register-width at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
new ref @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinctrl-single,function-mask
finalizing property pinctrl-single,function-mask at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
appending property pinctrl-single,function-mask at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
* finished with /ocp/l4_wkup@44c00000/scm@210000/pinmux@800 at depth 4
creating node @scm_conf@0 label=scm_conf
normal node
* creating /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0 at depth 4
new ref @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/compatible
new ref @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/compatible
finalizing property compatible at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0
appending property compatible at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0
new ref @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/reg
new ref @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/reg
finalizing property reg at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0
appending property reg at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0
new ref @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/#address-cells
finalizing property #address-cells at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0
appending property #address-cells at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0
new ref @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/#size-cells
finalizing property #size-cells at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0
appending property #size-cells at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0
new ref @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/ranges
new ref @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/ranges
new ref @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/ranges
finalizing property ranges at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0
appending property ranges at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0
creating node @clocks label=scm_clocks
normal node
* creating /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks at depth 5
new ref @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/#address-cells
finalizing property #address-cells at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks
appending property #address-cells at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks
new ref @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/#size-cells
finalizing property #size-cells at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks
appending property #size-cells at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks
* finished with /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks at depth 5
* finished with /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0 at depth 4
creating node @wkup_m3_ipc@1324 label=wkup_m3_ipc
normal node
* creating /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324 at depth 4
new ref @/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324/compatible
finalizing property compatible at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324
appending property compatible at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324
new ref @/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324/reg
new ref @/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324/reg
finalizing property reg at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324
appending property reg at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324
new ref @/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324/interrupts
finalizing property interrupts at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324
appending property interrupts at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324
new ref @/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324/ti,rproc
finalizing property ti,rproc at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324
appending property ti,rproc at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324
new ref @/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324/mboxes
new ref @/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324/mboxes
finalizing property mboxes at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324
appending property mboxes at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324
* finished with /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324 at depth 4
creating node @dma-router@f90 label=edma_xbar
normal node
* creating /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90 at depth 4
new ref @/ocp/l4_wkup@44c00000/scm@210000/dma-router@f90/compatible
finalizing property compatible at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90
appending property compatible at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90
new ref @/ocp/l4_wkup@44c00000/scm@210000/dma-router@f90/reg
new ref @/ocp/l4_wkup@44c00000/scm@210000/dma-router@f90/reg
finalizing property reg at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90
appending property reg at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90
new ref @/ocp/l4_wkup@44c00000/scm@210000/dma-router@f90/#dma-cells
finalizing property #dma-cells at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90
appending property #dma-cells at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90
new ref @/ocp/l4_wkup@44c00000/scm@210000/dma-router@f90/dma-requests
finalizing property dma-requests at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90
appending property dma-requests at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90
new ref @/ocp/l4_wkup@44c00000/scm@210000/dma-router@f90/dma-masters
finalizing property dma-masters at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90
appending property dma-masters at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90
* finished with /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90 at depth 4
creating node @clockdomains label=scm_clockdomains
normal node
* creating /ocp/l4_wkup@44c00000/scm@210000/clockdomains at depth 4
new ref @/ocp/l4_wkup@44c00000/scm@210000/clockdomains/~
finalizing property ~ at /ocp/l4_wkup@44c00000/scm@210000/clockdomains
Deleting empty tree marker ~ at /ocp/l4_wkup@44c00000/scm@210000/clockdomains
* finished with /ocp/l4_wkup@44c00000/scm@210000/clockdomains at depth 4
* finished with /ocp/l4_wkup@44c00000/scm@210000 at depth 3
* finished with /ocp/l4_wkup@44c00000 at depth 2
creating node @interrupt-controller@48200000 label=intc
normal node
* creating /ocp/interrupt-controller@48200000 at depth 2
new ref @/ocp/interrupt-controller@48200000/compatible
finalizing property compatible at /ocp/interrupt-controller@48200000
appending property compatible at /ocp/interrupt-controller@48200000
new ref @/ocp/interrupt-controller@48200000/interrupt-controller
finalizing property interrupt-controller at /ocp/interrupt-controller@48200000
appending property interrupt-controller at /ocp/interrupt-controller@48200000
 at /soc
new property compatible at /soc/mpu
new property ti,hwmods at /soc/mpu
new property compatible at /ocp
new property #address-cells at /ocp
new property #size-cells at /ocp
new property ranges at /ocp
new property ti,hwmods at /ocp
new property compatible at /ocp/l4_wkup@44c00000 [SEQ]
sequence to prop 'compatible' (depth 0)
new property #address-cells at /ocp/l4_wkup@44c00000
new property #size-cells at /ocp/l4_wkup@44c00000
new property ranges at /ocp/l4_wkup@44c00000 [SEQ]
sequence to prop 'ranges' (depth 0)
new property compatible at /ocp/l4_wkup@44c00000/wkup_m3@100000
new property reg at /ocp/l4_wkup@44c00000/wkup_m3@100000 [SEQ]
sequence to prop 'reg' (depth 0)
new property reg-names at /ocp/l4_wkup@44c00000/wkup_m3@100000 [SEQ]
sequence to prop 'reg-names' (depth 0)
new property ti,hwmods at /ocp/l4_wkup@44c00000/wkup_m3@100000
new property ti,pm-firmware at /ocp/l4_wkup@44c00000/wkup_m3@100000
new property compatible at /ocp/l4_wkup@44c00000/prcm@200000
new property reg at /ocp/l4_wkup@44c00000/prcm@200000 [SEQ]
sequence to prop 'reg' (depth 0)
new property #address-cells at /ocp/l4_wkup@44c00000/prcm@200000/clocks
new property #size-cells at /ocp/l4_wkup@44c00000/prcm@200000/clocks
new property ~ at /ocp/l4_wkup@44c00000/prcm@200000/clockdomains
new property compatible at /ocp/l4_wkup@44c00000/scm@210000 [SEQ]
sequence to prop 'compatible' (depth 0)
new property reg at /ocp/l4_wkup@44c00000/scm@210000 [SEQ]
sequence to prop 'reg' (depth 0)
new property #address-cells at /ocp/l4_wkup@44c00000/scm@210000
new property #size-cells at /ocp/l4_wkup@44c00000/scm@210000
new property #pinctrl-cells at /ocp/l4_wkup@44c00000/scm@210000
new property ranges at /ocp/l4_wkup@44c00000/scm@210000 [SEQ]
sequence to prop 'ranges' (depth 0)
new property compatible at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
new property reg at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800 [SEQ]
sequence to prop 'reg' (depth 0)
new property #address-cells at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
new property #size-cells at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
new property #pinctrl-cells at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
new property pinctrl-single,register-width at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
new property pinctrl-single,function-mask at /ocp/l4_wkup@44c00000/scm@210000/pinmux@800
new property compatible at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0 [SEQ]
sequence to prop 'compatible' (depth 0)
new property reg at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0 [SEQ]
sequence to prop 'reg' (depth 0)
new property #address-cells at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0
new property #size-cells at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0
new property ranges at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0 [SEQ]
sequence to prop 'ranges' (depth 0)
new property #address-cells at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks
new property #size-cells at /ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks
new property compatible at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324
new property reg at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324
new property ti,rproc at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324
new property mboxes at /ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324 [SEQ]
sequence to prop 'mboxes' (depth 0)
new property compatible at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90
new property reg at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90 [SEQ]
sequence to prop 'reg' (depth 0)
new property #dma-cells at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90
new property dma-requests at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90
new property dma-masters at /ocp/l4_wkup@44c00000/scm@210000/dma-router@f90
new property ~ at /ocp/l4_wkup@44c00000/scm@210000/clockdomains
new property compatible at /ocp/interrupt-controller@48200000
new property interrupt-controller at /ocp/interrupt-controller@48200000
new property #interrupt-cells at /ocp/interrupt-contronew ref @/ocp/interrupt-controller@48200000/#interrupt-cells
finalizing property #interrupt-cells at /ocp/interrupt-controller@48200000
appending property #interrupt-cells at /ocp/interrupt-controller@48200000
new ref @/ocp/interrupt-controller@48200000/reg
new ref @/ocp/interrupt-controller@48200000/reg
finalizing property reg at /ocp/interrupt-controller@48200000
appending property reg at /ocp/interrupt-controller@48200000
* finished with /ocp/interrupt-controller@48200000 at depth 2
creating node @edma@49000000 label=edma
normal node
* creating /ocp/edma@49000000 at depth 2
new ref @/ocp/edma@49000000/compatible
finalizing property compatible at /ocp/edma@49000000
appending property compatible at /ocp/edma@49000000
new ref @/ocp/edma@49000000/ti,hwmods
finalizing property ti,hwmods at /ocp/edma@49000000
appending property ti,hwmods at /ocp/edma@49000000
new ref @/ocp/edma@49000000/reg
new ref @/ocp/edma@49000000/reg
finalizing property reg at /ocp/edma@49000000
appending property reg at /ocp/edma@49000000
new ref @/ocp/edma@49000000/reg-names
finalizing property reg-names at /ocp/edma@49000000
appending property reg-names at /ocp/edma@49000000
new ref @/ocp/edma@49000000/interrupts
new ref @/ocp/edma@49000000/interrupts
new ref @/ocp/edma@49000000/interrupts
finalizing property interrupts at /ocp/edma@49000000
appending property interrupts at /ocp/edma@49000000
new ref @/ocp/edma@49000000/interrupt-names
new ref @/ocp/edma@49000000/interrupt-names
new ref @/ocp/edma@49000000/interrupt-names
finalizing property interrupt-names at /ocp/edma@49000000
appending property interrupt-names at /ocp/edma@49000000
new ref @/ocp/edma@49000000/dma-requests
finalizing property dma-requests at /ocp/edma@49000000
appending property dma-requests at /ocp/edma@49000000
new ref @/ocp/edma@49000000/#dma-cells
finalizing property #dma-cells at /ocp/edma@49000000
appending property #dma-cells at /ocp/edma@49000000
new ref @/ocp/edma@49000000/ti,tptcs
new ref @/ocp/edma@49000000/ti,tptcs
new ref @/ocp/edma@49000000/ti,tptcs
new ref @/ocp/edma@49000000/ti,tptcs
new ref @/ocp/edma@49000000/ti,tptcs
new ref @/ocp/edma@49000000/ti,tptcs
finalizing property ti,tptcs at /ocp/edma@49000000
appending property ti,tptcs at /ocp/edma@49000000
new ref @/ocp/edma@49000000/ti,edma-memcpy-channels
new ref @/ocp/edma@49000000/ti,edma-memcpy-channels
finalizing property ti,edma-memcpy-channels at /ocp/edma@49000000
appending property ti,edma-memcpy-channels at /ocp/edma@49000000
* finished with /ocp/edma@49000000 at depth 2
creating node @tptc@49800000 label=edma_tptc0
normal node
* creating /ocp/tptc@49800000 at depth 2
new ref @/ocp/tptc@49800000/compatible
finalizing property compatible at /ocp/tptc@49800000
appending property compatible at /ocp/tptc@49800000
new ref @/ocp/tptc@49800000/ti,hwmods
finalizing property ti,hwmods at /ocp/tptc@49800000
appending property ti,hwmods at /ocp/tptc@49800000
new ref @/ocp/tptc@49800000/reg
new ref @/ocp/tptc@49800000/reg
finalizing property reg at /ocp/tptc@49800000
appending property reg at /ocp/tptc@49800000
new ref @/ocp/tptc@49800000/interrupts
finalizing property interrupts at /ocp/tptc@49800000
appending property interrupts at /ocp/tptc@49800000
new ref @/ocp/tptc@49800000/interrupt-names
finalizing property interrupt-names at /ocp/tptc@49800000
appending property interrupt-names at /ocp/tptc@49800000
* finished with /ocp/tptc@49800000 at depth 2
creating node @tptc@49900000 label=edma_tptc1
normal node
* creating /ocp/tptc@49900000 at depth 2
new ref @/ocp/tptc@49900000/compatible
finalizing property compatible at /ocp/tptc@49900000
appending property compatible at /ocp/tptc@49900000
new ref @/ocp/tptc@49900000/ti,hwmods
finalizing property ti,hwmods at /ocp/tptc@49900000
appending property ti,hwmods at /ocp/tptc@49900000
new ref @/ocp/tptc@49900000/reg
new ref @/ocp/tptc@49900000/reg
finalizing property reg at /ocp/tptc@49900000
appending property reg at /ocp/tptc@49900000
new ref @/ocp/tptc@49900000/interrupts
finalizing property interrupts at /ocp/tptc@49900000
appending property interrupts at /ocp/tptc@49900000
new ref @/ocp/tptc@49900000/interrupt-names
finalizing property interrupt-names at /ocp/tptc@49900000
appending property interrupt-names at /ocp/tptc@49900000
* finished with /ocp/tptc@49900000 at depth 2
creating node @tptc@49a00000 label=edma_tptc2
normal node
* creating /ocp/tptc@49a00000 at depth 2
new ref @/ocp/tptc@49a00000/compatible
finalizing property compatible at /ocp/tptc@49a00000
appending property compatible at /ocp/tptc@49a00000
new ref @/ocp/tptc@49a00000/ti,hwmods
finalizing property ti,hwmods at /ocp/tptc@49a00000
appending property ti,hwmods at /ocp/tptc@49a00000
new ref @/ocp/tptc@49a00000/reg
new ref @/ocp/tptc@49a00000/reg
finalizing property reg at /ocp/tptc@49a00000
appending property reg at /ocp/tptc@49a00000
new ref @/ocp/tptc@49a00000/interrupts
finalizing property interrupts at /ocp/tptc@49a00000
appending property interrupts at /ocp/tptc@49a00000
new ref @/ocp/tptc@49a00000/interrupt-names
finalizing property interrupt-names at /ocp/tptc@49a00000
appending property interrupt-names at /ocp/tptc@49a00000
* finished with /ocp/tptc@49a00000 at depth 2
creating node @gpio@44e07000 label=gpio0
normal node
* creating /ocp/gpio@44e07000 at depth 2
new ref @/ocp/gpio@44e07000/compatible
finalizing property compatible at /ocp/gpio@44e07000
appending property compatible at /ocp/gpio@44e07000
new ref @/ocp/gpio@44e07000/ti,hwmods
finalizing property ti,hwmods at /ocp/gpio@44e07000
appending property ti,hwmods at /ocp/gpio@44e07000
new ref @/ocp/gpio@44e07000/gpio-controller
finalizing property gpio-controller at /ocp/gpio@44e07000
appending property gpio-controller at /ocp/gpio@44e07000
new ref @/ocp/gpio@44e07000/#gpio-cells
finalizing property #gpio-cells at /ocp/gpio@44e07000
appending property #gpio-cells at /ocp/gpio@44e07000
new ref @/ocp/gpio@44e07000/interrupt-controller
finalizing property interrupt-controller at /ocp/gpio@44e07000
appending property interrupt-controller at /ocp/gpio@44e07000
new ref @/ocp/gpio@44e07000/#interrupt-cells
finalizing property #interrupt-cells at /ocp/gpio@44e07000
appending property #interrupt-cells at /ocp/gpio@44e07000
new ref @/ocp/gpio@44e07000/reg
new ref @/ocp/gpio@44e07000/reg
finalizing property reg at /ocp/gpio@44e07000
appending property reg at /ocp/gpio@44e07000
new ref @/ocp/gpio@44e07000/interrupts
finalizing property interrupts at /ocp/gpio@44e07000
appending property interrupts at /ocp/gpio@44e07000
* finished with /ocp/gpio@44e07000 at depth 2
creating node @gpio@4804c000 label=gpio1
normal node
* creating /ocp/gpio@4804c000 at depth 2
new ref @/ocp/gpio@4804c000/compatible
finalizing property compatible at /ocp/gpio@4804c000
appending property compatible at /ocp/gpio@4804c000
new ref @/ocp/gpio@4804c000/ti,hwmods
finalizing property ti,hwmods at /ocp/gpio@4804c000
appending property ti,hwmods at /ocp/gpio@4804c000
new ref @/ocp/gpio@4804c000/gpio-controller
finalizing property gpio-controller at /ocp/gpio@4804c000
appending property gpio-controller at /ocp/gpio@4804c000
new ref @/ocp/gpio@4804c000/#gpio-cells
finalizing property #gpio-cells at /ocp/gpio@4804c000
appending property #gpio-cells at /ocp/gpio@4804c000
new ref @/ocp/gpio@4804c000/interrupt-controller
finalizing property interrupt-controller at /ocp/gpio@4804c000
appending property interrupt-controller at /ocp/gpio@4804c000
new ref @/ocp/gpio@4804c000/#interrupt-cells
finalizing property #interrupt-cells at /ocp/gpio@4804c000
appending property #interrupt-cells at /ocp/gpio@4804c000
new ref @/ocp/gpio@4804c000/reg
new ref @/ocp/gpio@4804c000/reg
finalizing property reg at /ocp/gpio@4804c000
appending property reg at /ocp/gpio@4804c000
new ref @/ocp/gpio@4804c000/interrupts
finalizing property interrupts at /ocp/gpio@4804c000
appending property interrupts at /ocp/gpio@4804c000
* finished with /ocp/gpio@4804c000 at depth 2
creating node @gpio@481ac000 label=gpio2
normal node
* creating /ocp/gpio@481ac000 at depth 2
new ref @/ocp/gpio@481ac000/compatible
finalizing property compatible at /ocp/gpio@481ac000
appending property compatible at /ocp/gpio@481ac000
new ref @/ocp/gpio@481ac000/ti,hwmods
finalizing property ti,hwmods at /ocp/gpio@481ac000
appending property ti,hwmods at /ocp/gpio@481ac000
new ref @/ocp/gpio@481ac000/gpio-controller
finalizing property gpio-controller at /ocp/gpio@481ac000
appending property gpio-controller at /ocp/gpio@481ac000
new ref @/ocp/gpio@481ac000/#gpio-cells
finalizing property #gpio-cells at /ocp/gpio@481ac000
appending property #gpio-cells at /ocp/gpio@481ac000
new ref @/ocp/gpio@481ac000/interrupt-controller
finalizing property interrupt-controller at /ocp/gpio@481ac000
appending property interrupt-controller at /ocp/gpio@481ac000
new ref @/ocp/gpio@481ac000/#interrupt-cells
finalizing property #interrupt-cells at /ocp/gpio@481ac000
appending property #interrupt-cells at /ocp/gpio@481ac000
new ref @/ocp/gpio@481ac000/reg
new ref @/ocp/gpio@481ac000/reg
finalizing property reg at /ocp/gpio@481ac000
appending property reg at /ocp/gpio@481ac000
new ref @/ocp/gpio@481ac000/interrupts
finalizing property interrupts at /ocp/gpio@481ac000
appending property interrupts at /ocp/gpio@481ac000
* finished with /ocp/gpio@481ac000 at depth 2
creating node @gpio@481ae000 label=gpio3
normal node
* creating /ocp/gpio@481ae000 at depth 2
new ref @/ocp/gpio@481ae000/compatible
finalizing property compatible at /ocp/gpio@481ae000
appending property compatible at /ocp/gpio@481ae000
new ref @/ocp/gpio@481ae000/ti,hwmods
finalizing property ti,hwmods at /ocp/gpio@481ae000
appending property ti,hwmods at /ocp/gpio@481ae000
new ref @/ocp/gpio@481ae000/gpio-controller
finalizing property gpio-controller at /ocp/gpio@481ae000
appending property gpio-controller at /ocp/gpio@481ae000
new ref @/ocp/gpio@481ae000/#gpio-cells
finalizing property #gpio-cells at /ocp/gpio@481ae000
appending property #gpio-cells at /ocp/gpio@481ae000
new ref @/ocp/gpio@481ae000/interrupt-controller
finalizing property interrupt-controller at /ocp/gpio@481ae000
appending property interrupt-controller at /ocp/gpio@481ae000
new ref @/ocp/gpio@481ae000/#interrupt-cells
finalizing property #interrupt-cells at /ocp/gpio@481ae000
appending property #interrupt-cells at /ocp/gpio@481ae000
new ref @/ocp/gpio@481ae000/reg
new ref @/ocp/gpio@481ae000/reg
finalizing property reg at /ocp/gpio@481ae000
appending property reg at /ocp/gpio@481ae000
new ref @/ocp/gpio@481ae000/interrupts
finalizing property interrupts at /ocp/gpio@481ae000
appending property interrupts at /ocp/gpio@481ae000
* finished with /ocp/gpio@481ae000 at depth 2
creating node @serial@44e09000 label=uart0
normal node
* creating /ocp/serial@44e09000 at depth 2
new ref @/ocp/serial@44e09000/compatible
new ref @/ocp/serial@44e09000/compatible
finalizing property compatible at /ocp/serial@44e09000
appending property compatible at /ocp/serial@44e09000
new ref @/ocp/serial@44e09000/ti,hwmods
finalizing property ti,hwmods at /ocp/serial@44e09000
appending property ti,hwmods at /ocp/serial@44e09000
new ref @/ocp/serial@44e09000/clock-frequency
finalizing property clock-frequency at /ocp/serial@44e09000
appending property clock-frequency at /ocp/serial@44e09000
new ref @/ocp/serial@44e09000/reg
new ref @/ocp/serial@44e09000/reg
finalizing property reg at /ocp/serial@44e09000
appending property reg at /ocp/serial@44e09000
new ref @/ocp/serial@44e09000/interrupts
finalizing property interrupts at /ocp/serial@44e09000
appending property interrupts at /ocp/serial@44e09000
new ref @/ocp/serial@44e09000/status
finalizing property status at /ocp/serial@44e09000
appending property status at /ocp/serial@44e09000
new ref @/ocp/serial@44e09000/dmas
new ref @/ocp/serial@44e09000/dmas
new ref @/ocp/serial@44e09000/dmas
new ref @/ocp/serial@44e09000/dmas
new ref @/ocp/serial@44e09000/dmas
new ref @/ocp/serial@44e09000/dmas
finalizing property dmas at /ocp/serial@44e09000
appending property dmas at /ocp/serial@44e09000
new ref @/ocp/serial@44e09000/dma-names
new ref @/ocp/serial@44e09000/dma-names
finalizing property dma-names at /ocp/serial@44e09000
appending property dma-names at /ocp/serial@44e09000
* finished with /ocp/serial@44e09000 at depth 2
creating node @serial@48022000 label=uart1
normal node
* creating /ocp/serial@48022000 at depth 2
ller@48200000
new property reg at /ocp/interrupt-controller@48200000 [SEQ]
sequence to prop 'reg' (depth 0)
new property compatible at /ocp/edma@49000000
new property ti,hwmods at /ocp/edma@49000000
new property reg at /ocp/edma@49000000 [SEQ]
sequence to prop 'reg' (depth 0)
new property reg-names at /ocp/edma@49000000
new property interrupts at /ocp/edma@49000000 [SEQ]
sequence to prop 'interrupts' (depth 0)
new property interrupt-names at /ocp/edma@49000000 [SEQ]
sequence to prop 'interrupt-names' (depth 0)
new property dma-requests at /ocp/edma@49000000
new property #dma-cells at /ocp/edma@49000000
new property ti,tptcs at /ocp/edma@49000000 [SEQ]
sequence to prop 'ti,tptcs' (depth 0)
sequence to prop 'ti,tptcs' (depth 1)
sequence to prop 'ti,tptcs' (depth 1)
sequence to prop 'ti,tptcs' (depth 1)
new property ti,edma-memcpy-channels at /ocp/edma@49000000 [SEQ]
sequence to prop 'ti,edma-memcpy-channels' (depth 0)
new property compatible at /ocp/tptc@49800000
new property ti,hwmods at /ocp/tptc@49800000
new property reg at /ocp/tptc@49800000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/tptc@49800000
new property interrupt-names at /ocp/tptc@49800000
new property compatible at /ocp/tptc@49900000
new property ti,hwmods at /ocp/tptc@49900000
new property reg at /ocp/tptc@49900000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/tptc@49900000
new property interrupt-names at /ocp/tptc@49900000
new property compatible at /ocp/tptc@49a00000
new property ti,hwmods at /ocp/tptc@49a00000
new property reg at /ocp/tptc@49a00000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/tptc@49a00000
new property interrupt-names at /ocp/tptc@49a00000
new property compatible at /ocp/gpio@44e07000
new property ti,hwmods at /ocp/gpio@44e07000
new property gpio-controller at /ocp/gpio@44e07000
new property #gpio-cells at /ocp/gpio@44e07000
new property interrupt-controller at /ocp/gpio@44e07000
new property #interrupt-cells at /ocp/gpio@44e07000
new property reg at /ocp/gpio@44e07000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/gpio@44e07000
new property compatible at /ocp/gpio@4804c000
new property ti,hwmods at /ocp/gpio@4804c000
new property gpio-controller at /ocp/gpio@4804c000
new property #gpio-cells at /ocp/gpio@4804c000
new property interrupt-controller at /ocp/gpio@4804c000
new property #interrupt-cells at /ocp/gpio@4804c000
new property reg at /ocp/gpio@4804c000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/gpio@4804c000
new property compatible at /ocp/gpio@481ac000
new property ti,hwmods at /ocp/gpio@481ac000
new property gpio-controller at /ocp/gpio@481ac000
new property #gpio-cells at /ocp/gpio@481ac000
new property interrupt-controller at /ocp/gpio@481ac000
new property #interrupt-cells at /ocp/gpio@481ac000
new property reg at /ocp/gpio@481ac000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/gpio@481ac000
new property compatible at /ocp/gpio@481ae000
new property ti,hwmods at /ocp/gpio@481ae000
new property gpio-controller at /ocp/gpio@481ae000
new property #gpio-cells at /ocp/gpio@481ae000
new property interrupt-controller at /ocp/gpio@481ae000
new property #interrupt-cells at /ocp/gpio@481ae000
new property reg at /ocp/gpio@481ae000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/gpio@481ae000
new property compatible at /ocp/serial@44e09000 [SEQ]
sequence to prop 'compatible' (depth 0)
new property ti,hwmods at /ocp/serial@44e09000
new property clock-frequency at /ocp/serial@44e09000
new property reg at /ocp/serial@44e09000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/serial@44e09000
new property status at /ocp/serial@44e09000
new property dmas at /ocp/serial@44e09000 [SEQ]
sequence to prop 'dmas' (depth 0)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
new property dma-names at /ocp/serial@44e09000 [SEQ]
sequence to prop 'dma-names' (depth 0)
new property compatible at /ocp/serial@48022000 [SEQ]
sequence to prop 'compnew ref @/ocp/serial@48022000/compatible
new ref @/ocp/serial@48022000/compatible
finalizing property compatible at /ocp/serial@48022000
appending property compatible at /ocp/serial@48022000
new ref @/ocp/serial@48022000/ti,hwmods
finalizing property ti,hwmods at /ocp/serial@48022000
appending property ti,hwmods at /ocp/serial@48022000
new ref @/ocp/serial@48022000/clock-frequency
finalizing property clock-frequency at /ocp/serial@48022000
appending property clock-frequency at /ocp/serial@48022000
new ref @/ocp/serial@48022000/reg
new ref @/ocp/serial@48022000/reg
finalizing property reg at /ocp/serial@48022000
appending property reg at /ocp/serial@48022000
new ref @/ocp/serial@48022000/interrupts
finalizing property interrupts at /ocp/serial@48022000
appending property interrupts at /ocp/serial@48022000
new ref @/ocp/serial@48022000/status
finalizing property status at /ocp/serial@48022000
appending property status at /ocp/serial@48022000
new ref @/ocp/serial@48022000/dmas
new ref @/ocp/serial@48022000/dmas
new ref @/ocp/serial@48022000/dmas
new ref @/ocp/serial@48022000/dmas
new ref @/ocp/serial@48022000/dmas
new ref @/ocp/serial@48022000/dmas
finalizing property dmas at /ocp/serial@48022000
appending property dmas at /ocp/serial@48022000
new ref @/ocp/serial@48022000/dma-names
new ref @/ocp/serial@48022000/dma-names
finalizing property dma-names at /ocp/serial@48022000
appending property dma-names at /ocp/serial@48022000
* finished with /ocp/serial@48022000 at depth 2
creating node @serial@48024000 label=uart2
normal node
* creating /ocp/serial@48024000 at depth 2
new ref @/ocp/serial@48024000/compatible
new ref @/ocp/serial@48024000/compatible
finalizing property compatible at /ocp/serial@48024000
appending property compatible at /ocp/serial@48024000
new ref @/ocp/serial@48024000/ti,hwmods
finalizing property ti,hwmods at /ocp/serial@48024000
appending property ti,hwmods at /ocp/serial@48024000
new ref @/ocp/serial@48024000/clock-frequency
finalizing property clock-frequency at /ocp/serial@48024000
appending property clock-frequency at /ocp/serial@48024000
new ref @/ocp/serial@48024000/reg
new ref @/ocp/serial@48024000/reg
finalizing property reg at /ocp/serial@48024000
appending property reg at /ocp/serial@48024000
new ref @/ocp/serial@48024000/interrupts
finalizing property interrupts at /ocp/serial@48024000
appending property interrupts at /ocp/serial@48024000
new ref @/ocp/serial@48024000/status
finalizing property status at /ocp/serial@48024000
appending property status at /ocp/serial@48024000
new ref @/ocp/serial@48024000/dmas
new ref @/ocp/serial@48024000/dmas
new ref @/ocp/serial@48024000/dmas
new ref @/ocp/serial@48024000/dmas
new ref @/ocp/serial@48024000/dmas
new ref @/ocp/serial@48024000/dmas
finalizing property dmas at /ocp/serial@48024000
appending property dmas at /ocp/serial@48024000
new ref @/ocp/serial@48024000/dma-names
new ref @/ocp/serial@48024000/dma-names
finalizing property dma-names at /ocp/serial@48024000
appending property dma-names at /ocp/serial@48024000
* finished with /ocp/serial@48024000 at depth 2
creating node @serial@481a6000 label=uart3
normal node
* creating /ocp/serial@481a6000 at depth 2
new ref @/ocp/serial@481a6000/compatible
new ref @/ocp/serial@481a6000/compatible
finalizing property compatible at /ocp/serial@481a6000
appending property compatible at /ocp/serial@481a6000
new ref @/ocp/serial@481a6000/ti,hwmods
finalizing property ti,hwmods at /ocp/serial@481a6000
appending property ti,hwmods at /ocp/serial@481a6000
new ref @/ocp/serial@481a6000/clock-frequency
finalizing property clock-frequency at /ocp/serial@481a6000
appending property clock-frequency at /ocp/serial@481a6000
new ref @/ocp/serial@481a6000/reg
new ref @/ocp/serial@481a6000/reg
finalizing property reg at /ocp/serial@481a6000
appending property reg at /ocp/serial@481a6000
new ref @/ocp/serial@481a6000/interrupts
finalizing property interrupts at /ocp/serial@481a6000
appending property interrupts at /ocp/serial@481a6000
new ref @/ocp/serial@481a6000/status
finalizing property status at /ocp/serial@481a6000
appending property status at /ocp/serial@481a6000
* finished with /ocp/serial@481a6000 at depth 2
creating node @serial@481a8000 label=uart4
normal node
* creating /ocp/serial@481a8000 at depth 2
new ref @/ocp/serial@481a8000/compatible
new ref @/ocp/serial@481a8000/compatible
finalizing property compatible at /ocp/serial@481a8000
appending property compatible at /ocp/serial@481a8000
new ref @/ocp/serial@481a8000/ti,hwmods
finalizing property ti,hwmods at /ocp/serial@481a8000
appending property ti,hwmods at /ocp/serial@481a8000
new ref @/ocp/serial@481a8000/clock-frequency
finalizing property clock-frequency at /ocp/serial@481a8000
appending property clock-frequency at /ocp/serial@481a8000
new ref @/ocp/serial@481a8000/reg
new ref @/ocp/serial@481a8000/reg
finalizing property reg at /ocp/serial@481a8000
appending property reg at /ocp/serial@481a8000
new ref @/ocp/serial@481a8000/interrupts
finalizing property interrupts at /ocp/serial@481a8000
appending property interrupts at /ocp/serial@481a8000
new ref @/ocp/serial@481a8000/status
finalizing property status at /ocp/serial@481a8000
appending property status at /ocp/serial@481a8000
* finished with /ocp/serial@481a8000 at depth 2
creating node @serial@481aa000 label=uart5
normal node
* creating /ocp/serial@481aa000 at depth 2
new ref @/ocp/serial@481aa000/compatible
new ref @/ocp/serial@481aa000/compatible
finalizing property compatible at /ocp/serial@481aa000
appending property compatible at /ocp/serial@481aa000
new ref @/ocp/serial@481aa000/ti,hwmods
finalizing property ti,hwmods at /ocp/serial@481aa000
appending property ti,hwmods at /ocp/serial@481aa000
new ref @/ocp/serial@481aa000/clock-frequency
finalizing property clock-frequency at /ocp/serial@481aa000
appending property clock-frequency at /ocp/serial@481aa000
new ref @/ocp/serial@481aa000/reg
new ref @/ocp/serial@481aa000/reg
finalizing property reg at /ocp/serial@481aa000
appending property reg at /ocp/serial@481aa000
new ref @/ocp/serial@481aa000/interrupts
finalizing property interrupts at /ocp/serial@481aa000
appending property interrupts at /ocp/serial@481aa000
new ref @/ocp/serial@481aa000/status
finalizing property status at /ocp/serial@481aa000
appending property status at /ocp/serial@481aa000
* finished with /ocp/serial@481aa000 at depth 2
creating node @i2c label=i2c0
normal node
* creating /ocp/i2c at depth 2
new ref @/ocp/i2c/compatible
finalizing property compatible at /ocp/i2c
appending property compatible at /ocp/i2c
new ref @/ocp/i2c/#address-cells
finalizing property #address-cells at /ocp/i2c
appending property #address-cells at /ocp/i2c
new ref @/ocp/i2c/#size-cells
finalizing property #size-cells at /ocp/i2c
appending property #size-cells at /ocp/i2c
new ref @/ocp/i2c/ti,hwmods
finalizing property ti,hwmods at /ocp/i2c
appending property ti,hwmods at /ocp/i2c
new ref @/ocp/i2c/reg
new ref @/ocp/i2c/reg
finalizing property reg at /ocp/i2c
appending property reg at /ocp/i2c
new ref @/ocp/i2c/interrupts
finalizing property interrupts at /ocp/i2c
appending property interrupts at /ocp/i2c
new ref @/ocp/i2c/status
finalizing property status at /ocp/i2c
appending property status at /ocp/i2c
* finished with /ocp/i2c at depth 2
creating node @i2c label=i2c1
normal node
* creating /ocp/i2c at depth 2
new ref @/ocp/i2c/compatible
finalizing property compatible at /ocp/i2c
appending property compatible at /ocp/i2c
new ref @/ocp/i2c/#address-cells
finalizing property #address-cells at /ocp/i2c
appending property #address-cells at /ocp/i2c
new ref @/ocp/i2c/#size-cells
finalizing property #size-cells at /ocp/i2c
appending property #size-cells at /ocp/i2c
new ref @/ocp/i2c/ti,hwmods
finalizing property ti,hwmods at /ocp/i2c
appending property ti,hwmods at /ocp/i2c
new ref @/ocp/i2c/reg
new ref @/ocp/i2c/reg
finalizing property reg at /ocp/i2c
appending property reg at /ocp/i2c
new ref @/ocp/i2c/interrupts
finalizing property interrupts at /ocp/i2c
appending property interrupts at /ocp/i2c
new ref @/ocp/i2c/status
finalizing property status at /ocp/i2c
appending property status at /ocp/i2c
* finished with /ocp/i2c at depth 2
creating node @i2c label=i2c2
normal node
* creating /ocp/i2c at depth 2
new ref @/ocp/i2c/compatible
finalizing property compatible at /ocp/i2c
appending property compatible at /ocp/i2c
new ref @/ocp/i2c/#address-cells
finalizing property #address-cells at /ocp/i2c
appending property #address-cells at /ocp/i2c
new ref @/ocp/i2c/#size-cells
finalizing property #size-cells at /ocp/i2c
appending property #size-cells at /ocp/i2c
new ref @/ocp/i2c/ti,hwmods
finalizing property ti,hwmods at /ocp/i2c
appending property ti,hwmods at /ocp/i2c
new ref @/ocp/i2c/reg
new ref @/ocp/i2c/reg
finalizing property reg at /ocp/i2c
appending property reg at /ocp/i2c
new ref @/ocp/i2c/interrupts
finalizing property interrupts at /ocp/i2c
appending property interrupts at /ocp/i2c
new ref @/ocp/i2c/status
finalizing property status at /ocp/i2c
appending property status at /ocp/i2c
* finished with /ocp/i2c at depth 2
creating node @mmc@48060000 label=mmc1
normal node
* creating /ocp/mmc@48060000 at depth 2
new ref @/ocp/mmc@48060000/compatible
finalizing property compatible at /ocp/mmc@48060000
appending property compatible at /ocp/mmc@48060000
new ref @/ocp/mmc@48060000/ti,hwmods
finalizing property ti,hwmods at /ocp/mmc@48060000
appending property ti,hwmods at /ocp/mmc@48060000
new ref @/ocp/mmc@48060000/ti,dual-volt
finalizing property ti,dual-volt at /ocp/mmc@48060000
appending property ti,dual-volt at /ocp/mmc@48060000
new ref @/ocp/mmc@48060000/ti,needs-special-reset
finalizing property ti,needs-special-reset at /ocp/mmc@48060000
appending property ti,needs-special-reset at /ocp/mmc@48060000
new ref @/ocp/mmc@48060000/ti,needs-special-hs-handling
finalizing property ti,needs-special-hs-handling at /ocp/mmc@48060000
appending property ti,needs-special-hs-handling at /ocp/mmc@48060000
new ref @/ocp/mmc@48060000/dmas
new ref @/ocp/mmc@48060000/dmas
new ref @/ocp/mmc@48060000/dmas
new ref @/ocp/mmc@48060000/dmas
new ref @/ocp/mmc@48060000/dmas
new ref @/ocp/mmc@48060000/dmas
new ref @/ocp/mmc@48060000/dmas
new ref @/ocp/mmc@48060000/dmas
finalizing property dmas at /ocp/mmc@48060000
appending property dmas at /ocp/mmc@48060000
new ref @/ocp/mmc@48060000/dma-names
new ref @/ocp/mmc@48060000/dma-names
finalizing property dma-names at /ocp/mmc@48060000
appending property dma-names at /ocp/mmc@48060000
new ref @/ocp/mmc@48060000/interrupts
finalizing property interrupts at /ocp/mmc@48060000
appending property interrupts at /ocp/mmc@48060000
new ref @/ocp/mmc@48060000/reg
new ref @/ocp/mmc@48060000/reg
finalizing property reg at /ocp/mmc@48060000
appending property reg at /ocp/mmc@48060000
new ref @/ocp/mmc@48060000/status
finalizing property status at /ocp/mmc@48060000
appending property status at /ocp/mmc@48060000
* finished with /ocp/mmc@48060000 at depth 2
creating node @mmc@481d8000 label=mmc2
normal node
* creating /ocp/mmc@481d8000 at depth 2
new ref @/ocp/mmc@481d8000/compatible
finalizing property compatible at /ocp/mmc@481d8000
appending property compatible at /ocp/mmc@481d8000
new ref @/ocp/mmc@481d8000/ti,hwmods
finalizing property ti,hwmods at /ocp/mmc@481d8000
appending property ti,hwmods at /ocp/mmc@481d8000
new ref @/ocp/mmc@481d8000/ti,needs-special-reset
finalizing property ti,needs-special-reset at /ocp/mmc@481d8000
appending property ti,needs-special-reset at /ocp/mmc@481d8000
new ref @/ocp/mmc@481d8000/dmas
new ref @/ocp/mmc@481d8000/dmas
new ref @/ocp/mmc@481d8000/dmas
new ref @/ocp/mmc@481d8000/dmas
new ref @/ocp/mmc@481d8000/dmas
new ref @/ocp/mmc@481d8000/dmas
finalizing property dmas at /ocp/mmc@481d8000
appending property dmas at /ocp/mmc@481d8000
atible' (depth 0)
new property ti,hwmods at /ocp/serial@48022000
new property clock-frequency at /ocp/serial@48022000
new property reg at /ocp/serial@48022000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/serial@48022000
new property status at /ocp/serial@48022000
new property dmas at /ocp/serial@48022000 [SEQ]
sequence to prop 'dmas' (depth 0)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
new property dma-names at /ocp/serial@48022000 [SEQ]
sequence to prop 'dma-names' (depth 0)
new property compatible at /ocp/serial@48024000 [SEQ]
sequence to prop 'compatible' (depth 0)
new property ti,hwmods at /ocp/serial@48024000
new property clock-frequency at /ocp/serial@48024000
new property reg at /ocp/serial@48024000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/serial@48024000
new property status at /ocp/serial@48024000
new property dmas at /ocp/serial@48024000 [SEQ]
sequence to prop 'dmas' (depth 0)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
new property dma-names at /ocp/serial@48024000 [SEQ]
sequence to prop 'dma-names' (depth 0)
new property compatible at /ocp/serial@481a6000 [SEQ]
sequence to prop 'compatible' (depth 0)
new property ti,hwmods at /ocp/serial@481a6000
new property clock-frequency at /ocp/serial@481a6000
new property reg at /ocp/serial@481a6000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/serial@481a6000
new property status at /ocp/serial@481a6000
new property compatible at /ocp/serial@481a8000 [SEQ]
sequence to prop 'compatible' (depth 0)
new property ti,hwmods at /ocp/serial@481a8000
new property clock-frequency at /ocp/serial@481a8000
new property reg at /ocp/serial@481a8000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/serial@481a8000
new property status at /ocp/serial@481a8000
new property compatible at /ocp/serial@481aa000 [SEQ]
sequence to prop 'compatible' (depth 0)
new property ti,hwmods at /ocp/serial@481aa000
new property clock-frequency at /ocp/serial@481aa000
new property reg at /ocp/serial@481aa000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/serial@481aa000
new property status at /ocp/serial@481aa000
new property compatible at /ocp/i2c
new property #address-cells at /ocp/i2c
new property #size-cells at /ocp/i2c
new property ti,hwmods at /ocp/i2c
new property reg at /ocp/i2c [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/i2c
new property status at /ocp/i2c
new property compatible at /ocp/i2c
new property #address-cells at /ocp/i2c
new property #size-cells at /ocp/i2c
new property ti,hwmods at /ocp/i2c
new property reg at /ocp/i2c [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/i2c
new property status at /ocp/i2c
new property compatible at /ocp/i2c
new property #address-cells at /ocp/i2c
new property #size-cells at /ocp/i2c
new property ti,hwmods at /ocp/i2c
new property reg at /ocp/i2c [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/i2c
new property status at /ocp/i2c
new property compatible at /ocp/mmc@48060000
new property ti,hwmods at /ocp/mmc@48060000
new property ti,dual-volt at /ocp/mmc@48060000
new property ti,needs-special-reset at /ocp/mmc@48060000
new property ti,needs-special-hs-handling at /ocp/mmc@48060000
new property dmas at /ocp/mmc@48060000 [SEQ]
sequence to prop 'dmas' (depth 0)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
new property dma-names at /ocp/mmc@48060000 [SEQ]
sequence to prop 'dma-names' (depth 0)
new property interrupts at /ocp/mmc@48060000
new property reg at /ocp/mmc@48060000 [SEQ]
sequence to prop 'reg' (depth 0)
new property status at /ocp/mmc@48060000
new property compatible at /ocp/mmc@481d8000
new property ti,hwmods at /ocp/mmc@481d8000
new property ti,needs-special-reset at /ocp/mmc@481d8000
new property dmas at /ocp/mmc@481d8000 [SEQ]
sequence to prop 'dmas' (depth 0)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
new property dma-names at /ocp/mmc@481d8000 [SEQ]
sequencenew ref @/ocp/mmc@481d8000/dma-names
new ref @/ocp/mmc@481d8000/dma-names
finalizing property dma-names at /ocp/mmc@481d8000
appending property dma-names at /ocp/mmc@481d8000
new ref @/ocp/mmc@481d8000/interrupts
finalizing property interrupts at /ocp/mmc@481d8000
appending property interrupts at /ocp/mmc@481d8000
new ref @/ocp/mmc@481d8000/reg
new ref @/ocp/mmc@481d8000/reg
finalizing property reg at /ocp/mmc@481d8000
appending property reg at /ocp/mmc@481d8000
new ref @/ocp/mmc@481d8000/status
finalizing property status at /ocp/mmc@481d8000
appending property status at /ocp/mmc@481d8000
* finished with /ocp/mmc@481d8000 at depth 2
creating node @mmc@47810000 label=mmc3
normal node
* creating /ocp/mmc@47810000 at depth 2
new ref @/ocp/mmc@47810000/compatible
finalizing property compatible at /ocp/mmc@47810000
appending property compatible at /ocp/mmc@47810000
new ref @/ocp/mmc@47810000/ti,hwmods
finalizing property ti,hwmods at /ocp/mmc@47810000
appending property ti,hwmods at /ocp/mmc@47810000
new ref @/ocp/mmc@47810000/ti,needs-special-reset
finalizing property ti,needs-special-reset at /ocp/mmc@47810000
appending property ti,needs-special-reset at /ocp/mmc@47810000
new ref @/ocp/mmc@47810000/interrupts
finalizing property interrupts at /ocp/mmc@47810000
appending property interrupts at /ocp/mmc@47810000
new ref @/ocp/mmc@47810000/reg
new ref @/ocp/mmc@47810000/reg
finalizing property reg at /ocp/mmc@47810000
appending property reg at /ocp/mmc@47810000
new ref @/ocp/mmc@47810000/status
finalizing property status at /ocp/mmc@47810000
appending property status at /ocp/mmc@47810000
* finished with /ocp/mmc@47810000 at depth 2
creating node @spinlock@480ca000 label=hwspinlock
normal node
* creating /ocp/spinlock@480ca000 at depth 2
new ref @/ocp/spinlock@480ca000/compatible
finalizing property compatible at /ocp/spinlock@480ca000
appending property compatible at /ocp/spinlock@480ca000
new ref @/ocp/spinlock@480ca000/reg
new ref @/ocp/spinlock@480ca000/reg
finalizing property reg at /ocp/spinlock@480ca000
appending property reg at /ocp/spinlock@480ca000
new ref @/ocp/spinlock@480ca000/ti,hwmods
finalizing property ti,hwmods at /ocp/spinlock@480ca000
appending property ti,hwmods at /ocp/spinlock@480ca000
new ref @/ocp/spinlock@480ca000/#hwlock-cells
finalizing property #hwlock-cells at /ocp/spinlock@480ca000
appending property #hwlock-cells at /ocp/spinlock@480ca000
* finished with /ocp/spinlock@480ca000 at depth 2
creating node @wdt@44e35000 label=wdt2
normal node
* creating /ocp/wdt@44e35000 at depth 2
new ref @/ocp/wdt@44e35000/compatible
finalizing property compatible at /ocp/wdt@44e35000
appending property compatible at /ocp/wdt@44e35000
new ref @/ocp/wdt@44e35000/ti,hwmods
finalizing property ti,hwmods at /ocp/wdt@44e35000
appending property ti,hwmods at /ocp/wdt@44e35000
new ref @/ocp/wdt@44e35000/reg
new ref @/ocp/wdt@44e35000/reg
finalizing property reg at /ocp/wdt@44e35000
appending property reg at /ocp/wdt@44e35000
new ref @/ocp/wdt@44e35000/interrupts
finalizing property interrupts at /ocp/wdt@44e35000
appending property interrupts at /ocp/wdt@44e35000
* finished with /ocp/wdt@44e35000 at depth 2
creating node @can@481cc000 label=dcan0
normal node
* creating /ocp/can@481cc000 at depth 2
new ref @/ocp/can@481cc000/compatible
finalizing property compatible at /ocp/can@481cc000
appending property compatible at /ocp/can@481cc000
new ref @/ocp/can@481cc000/ti,hwmods
finalizing property ti,hwmods at /ocp/can@481cc000
appending property ti,hwmods at /ocp/can@481cc000
new ref @/ocp/can@481cc000/reg
new ref @/ocp/can@481cc000/reg
finalizing property reg at /ocp/can@481cc000
appending property reg at /ocp/can@481cc000
new ref @/ocp/can@481cc000/clocks
finalizing property clocks at /ocp/can@481cc000
appending property clocks at /ocp/can@481cc000
new ref @/ocp/can@481cc000/clock-names
finalizing property clock-names at /ocp/can@481cc000
appending property clock-names at /ocp/can@481cc000
new ref @/ocp/can@481cc000/syscon-raminit
new ref @/ocp/can@481cc000/syscon-raminit
new ref @/ocp/can@481cc000/syscon-raminit
finalizing property syscon-raminit at /ocp/can@481cc000
appending property syscon-raminit at /ocp/can@481cc000
new ref @/ocp/can@481cc000/interrupts
finalizing property interrupts at /ocp/can@481cc000
appending property interrupts at /ocp/can@481cc000
new ref @/ocp/can@481cc000/status
finalizing property status at /ocp/can@481cc000
appending property status at /ocp/can@481cc000
* finished with /ocp/can@481cc000 at depth 2
creating node @can@481d0000 label=dcan1
normal node
* creating /ocp/can@481d0000 at depth 2
new ref @/ocp/can@481d0000/compatible
finalizing property compatible at /ocp/can@481d0000
appending property compatible at /ocp/can@481d0000
new ref @/ocp/can@481d0000/ti,hwmods
finalizing property ti,hwmods at /ocp/can@481d0000
appending property ti,hwmods at /ocp/can@481d0000
new ref @/ocp/can@481d0000/reg
new ref @/ocp/can@481d0000/reg
finalizing property reg at /ocp/can@481d0000
appending property reg at /ocp/can@481d0000
new ref @/ocp/can@481d0000/clocks
finalizing property clocks at /ocp/can@481d0000
appending property clocks at /ocp/can@481d0000
new ref @/ocp/can@481d0000/clock-names
finalizing property clock-names at /ocp/can@481d0000
appending property clock-names at /ocp/can@481d0000
new ref @/ocp/can@481d0000/syscon-raminit
new ref @/ocp/can@481d0000/syscon-raminit
new ref @/ocp/can@481d0000/syscon-raminit
finalizing property syscon-raminit at /ocp/can@481d0000
appending property syscon-raminit at /ocp/can@481d0000
new ref @/ocp/can@481d0000/interrupts
finalizing property interrupts at /ocp/can@481d0000
appending property interrupts at /ocp/can@481d0000
new ref @/ocp/can@481d0000/status
finalizing property status at /ocp/can@481d0000
appending property status at /ocp/can@481d0000
* finished with /ocp/can@481d0000 at depth 2
creating node @mailbox@480C8000 label=mailbox
normal node
* creating /ocp/mailbox@480C8000 at depth 2
new ref @/ocp/mailbox@480C8000/compatible
finalizing property compatible at /ocp/mailbox@480C8000
appending property compatible at /ocp/mailbox@480C8000
new ref @/ocp/mailbox@480C8000/reg
new ref @/ocp/mailbox@480C8000/reg
finalizing property reg at /ocp/mailbox@480C8000
appending property reg at /ocp/mailbox@480C8000
new ref @/ocp/mailbox@480C8000/interrupts
finalizing property interrupts at /ocp/mailbox@480C8000
appending property interrupts at /ocp/mailbox@480C8000
new ref @/ocp/mailbox@480C8000/ti,hwmods
finalizing property ti,hwmods at /ocp/mailbox@480C8000
appending property ti,hwmods at /ocp/mailbox@480C8000
new ref @/ocp/mailbox@480C8000/#mbox-cells
finalizing property #mbox-cells at /ocp/mailbox@480C8000
appending property #mbox-cells at /ocp/mailbox@480C8000
new ref @/ocp/mailbox@480C8000/ti,mbox-num-users
finalizing property ti,mbox-num-users at /ocp/mailbox@480C8000
appending property ti,mbox-num-users at /ocp/mailbox@480C8000
new ref @/ocp/mailbox@480C8000/ti,mbox-num-fifos
finalizing property ti,mbox-num-fifos at /ocp/mailbox@480C8000
appending property ti,mbox-num-fifos at /ocp/mailbox@480C8000
creating node @wkup_m3 label=mbox_wkupm3
normal node
* creating /ocp/mailbox@480C8000/wkup_m3 at depth 3
new ref @/ocp/mailbox@480C8000/wkup_m3/ti,mbox-send-noirq
finalizing property ti,mbox-send-noirq at /ocp/mailbox@480C8000/wkup_m3
appending property ti,mbox-send-noirq at /ocp/mailbox@480C8000/wkup_m3
new ref @/ocp/mailbox@480C8000/wkup_m3/ti,mbox-tx
new ref @/ocp/mailbox@480C8000/wkup_m3/ti,mbox-tx
new ref @/ocp/mailbox@480C8000/wkup_m3/ti,mbox-tx
finalizing property ti,mbox-tx at /ocp/mailbox@480C8000/wkup_m3
appending property ti,mbox-tx at /ocp/mailbox@480C8000/wkup_m3
new ref @/ocp/mailbox@480C8000/wkup_m3/ti,mbox-rx
new ref @/ocp/mailbox@480C8000/wkup_m3/ti,mbox-rx
new ref @/ocp/mailbox@480C8000/wkup_m3/ti,mbox-rx
finalizing property ti,mbox-rx at /ocp/mailbox@480C8000/wkup_m3
appending property ti,mbox-rx at /ocp/mailbox@480C8000/wkup_m3
* finished with /ocp/mailbox@480C8000/wkup_m3 at depth 3
* finished with /ocp/mailbox@480C8000 at depth 2
creating node @timer@44e31000 label=timer1
normal node
* creating /ocp/timer@44e31000 at depth 2
new ref @/ocp/timer@44e31000/compatible
finalizing property compatible at /ocp/timer@44e31000
appending property compatible at /ocp/timer@44e31000
new ref @/ocp/timer@44e31000/reg
new ref @/ocp/timer@44e31000/reg
finalizing property reg at /ocp/timer@44e31000
appending property reg at /ocp/timer@44e31000
new ref @/ocp/timer@44e31000/interrupts
finalizing property interrupts at /ocp/timer@44e31000
appending property interrupts at /ocp/timer@44e31000
new ref @/ocp/timer@44e31000/ti,hwmods
finalizing property ti,hwmods at /ocp/timer@44e31000
appending property ti,hwmods at /ocp/timer@44e31000
new ref @/ocp/timer@44e31000/ti,timer-alwon
finalizing property ti,timer-alwon at /ocp/timer@44e31000
appending property ti,timer-alwon at /ocp/timer@44e31000
* finished with /ocp/timer@44e31000 at depth 2
creating node @timer@48040000 label=timer2
normal node
* creating /ocp/timer@48040000 at depth 2
new ref @/ocp/timer@48040000/compatible
finalizing property compatible at /ocp/timer@48040000
appending property compatible at /ocp/timer@48040000
new ref @/ocp/timer@48040000/reg
new ref @/ocp/timer@48040000/reg
finalizing property reg at /ocp/timer@48040000
appending property reg at /ocp/timer@48040000
new ref @/ocp/timer@48040000/interrupts
finalizing property interrupts at /ocp/timer@48040000
appending property interrupts at /ocp/timer@48040000
new ref @/ocp/timer@48040000/ti,hwmods
finalizing property ti,hwmods at /ocp/timer@48040000
appending property ti,hwmods at /ocp/timer@48040000
* finished with /ocp/timer@48040000 at depth 2
creating node @timer@48042000 label=timer3
normal node
* creating /ocp/timer@48042000 at depth 2
new ref @/ocp/timer@48042000/compatible
finalizing property compatible at /ocp/timer@48042000
appending property compatible at /ocp/timer@48042000
new ref @/ocp/timer@48042000/reg
new ref @/ocp/timer@48042000/reg
finalizing property reg at /ocp/timer@48042000
appending property reg at /ocp/timer@48042000
new ref @/ocp/timer@48042000/interrupts
finalizing property interrupts at /ocp/timer@48042000
appending property interrupts at /ocp/timer@48042000
new ref @/ocp/timer@48042000/ti,hwmods
finalizing property ti,hwmods at /ocp/timer@48042000
appending property ti,hwmods at /ocp/timer@48042000
* finished with /ocp/timer@48042000 at depth 2
creating node @timer@48044000 label=timer4
normal node
* creating /ocp/timer@48044000 at depth 2
new ref @/ocp/timer@48044000/compatible
finalizing property compatible at /ocp/timer@48044000
appending property compatible at /ocp/timer@48044000
new ref @/ocp/timer@48044000/reg
new ref @/ocp/timer@48044000/reg
finalizing property reg at /ocp/timer@48044000
appending property reg at /ocp/timer@48044000
new ref @/ocp/timer@48044000/interrupts
finalizing property interrupts at /ocp/timer@48044000
appending property interrupts at /ocp/timer@48044000
new ref @/ocp/timer@48044000/ti,hwmods
finalizing property ti,hwmods at /ocp/timer@48044000
appending property ti,hwmods at /ocp/timer@48044000
new ref @/ocp/timer@48044000/ti,timer-pwm
finalizing property ti,timer-pwm at /ocp/timer@48044000
appending property ti,timer-pwm at /ocp/timer@48044000
* finished with /ocp/timer@48044000 at depth 2
creating node @timer@48046000 label=timer5
normal node
* creating /ocp/timer@48046000 at depth 2
new ref @/ocp/timer@48046000/compatible
finalizing property compatible at /ocp/timer@48046000
appending property compatible at /ocp/timer@48046000
new ref @/ocp/timer@48046000/reg
new ref @/ocp/timer@48046000/reg
finalizing property reg at /ocp/timer@48046000
appending property reg at /ocp/timer@48046000
new ref @/ocp/timer@48046000/interrupts
finalizing property interrupts at /ocp/timer@48046000
appending property interrupts at /ocp/timer@48046000
new ref @/ocp/timer@48046000/ti,hwmods
finalizing property ti,hwmods at /ocp/timer@48046000
appending property ti,hwmods at /ocp/timer@48046000
new ref @/ocp/timer@48046000/ti,timer-pwm
finalizing property ti,timer-pwm at /ocp/timer@48046000
appending property ti,timer-pwm at /ocp/timer@48046000
* finished with /ocp/timer@48046000 at depth 2
creating node @timer@48048000 label=timer6
normal node
* creating /ocp/timer@48048000 at depth 2
new ref @/ocp/timer@48048000/compatible
finalizing property compatible at /ocp/timer@48048000
appending property compatible at /ocp/timer@48048000
new ref @/ocp/timer@48048000/reg
new ref @/ocp/timer@48048000/reg
finalizing property reg at /ocp/timer@48048000
appending property reg at /ocp/timer@48048000
new ref @/ocp/timer@48048000/interrupts
finalizing property interrupts at /ocp/timer@48048000
appending property interrupts at /ocp/timer@48048000
new ref @/ocp/timer@48048000/ti,hwmods
finalizing property ti,hwmods at /ocp/timer@48048000
appending property ti,hwmods at /ocp/timer@48048000
new ref @/ocp/timer@48048000/ti,timer-pwm
finalizing property ti,timer-pwm at /ocp/timer@48048000
appending property ti,timer-pwm at /ocp/timer@48048000
* finished with /ocp/timer@48048000 at depth 2
creating node @timer@4804a000 label=timer7
normal node
* creating /ocp/timer@4804a000 at depth 2
new ref @/ocp/timer@4804a000/compatible
finalizing property compatible at /ocp/timer@4804a000
appending property compatible at /ocp/timer@4804a000
 to prop 'dma-names' (depth 0)
new property interrupts at /ocp/mmc@481d8000
new property reg at /ocp/mmc@481d8000 [SEQ]
sequence to prop 'reg' (depth 0)
new property status at /ocp/mmc@481d8000
new property compatible at /ocp/mmc@47810000
new property ti,hwmods at /ocp/mmc@47810000
new property ti,needs-special-reset at /ocp/mmc@47810000
new property interrupts at /ocp/mmc@47810000
new property reg at /ocp/mmc@47810000 [SEQ]
sequence to prop 'reg' (depth 0)
new property status at /ocp/mmc@47810000
new property compatible at /ocp/spinlock@480ca000
new property reg at /ocp/spinlock@480ca000 [SEQ]
sequence to prop 'reg' (depth 0)
new property ti,hwmods at /ocp/spinlock@480ca000
new property #hwlock-cells at /ocp/spinlock@480ca000
new property compatible at /ocp/wdt@44e35000
new property ti,hwmods at /ocp/wdt@44e35000
new property reg at /ocp/wdt@44e35000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/wdt@44e35000
new property compatible at /ocp/can@481cc000
new property ti,hwmods at /ocp/can@481cc000
new property reg at /ocp/can@481cc000 [SEQ]
sequence to prop 'reg' (depth 0)
new property clocks at /ocp/can@481cc000
new property clock-names at /ocp/can@481cc000
new property syscon-raminit at /ocp/can@481cc000 [SEQ]
sequence to prop 'syscon-raminit' (depth 0)
new property interrupts at /ocp/can@481cc000
new property status at /ocp/can@481cc000
new property compatible at /ocp/can@481d0000
new property ti,hwmods at /ocp/can@481d0000
new property reg at /ocp/can@481d0000 [SEQ]
sequence to prop 'reg' (depth 0)
new property clocks at /ocp/can@481d0000
new property clock-names at /ocp/can@481d0000
new property syscon-raminit at /ocp/can@481d0000 [SEQ]
sequence to prop 'syscon-raminit' (depth 0)
new property interrupts at /ocp/can@481d0000
new property status at /ocp/can@481d0000
new property compatible at /ocp/mailbox@480C8000
new property reg at /ocp/mailbox@480C8000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/mailbox@480C8000
new property ti,hwmods at /ocp/mailbox@480C8000
new property #mbox-cells at /ocp/mailbox@480C8000
new property ti,mbox-num-users at /ocp/mailbox@480C8000
new property ti,mbox-num-fifos at /ocp/mailbox@480C8000
new property ti,mbox-send-noirq at /ocp/mailbox@480C8000/wkup_m3
new property ti,mbox-tx at /ocp/mailbox@480C8000/wkup_m3 [SEQ]
sequence to prop 'ti,mbox-tx' (depth 0)
new property ti,mbox-rx at /ocp/mailbox@480C8000/wkup_m3 [SEQ]
sequence to prop 'ti,mbox-rx' (depth 0)
new property compatible at /ocp/timer@44e31000
new property reg at /ocp/timer@44e31000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/timer@44e31000
new property ti,hwmods at /ocp/timer@44e31000
new property ti,timer-alwon at /ocp/timer@44e31000
new property compatible at /ocp/timer@48040000
new property reg at /ocp/timer@48040000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/timer@48040000
new property ti,hwmods at /ocp/timer@48040000
new property compatible at /ocp/timer@48042000
new property reg at /ocp/timer@48042000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/timer@48042000
new property ti,hwmods at /ocp/timer@48042000
new property compatible at /ocp/timer@48044000
new property reg at /ocp/timer@48044000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/timer@48044000
new property ti,hwmods at /ocp/timer@48044000
new property ti,timer-pwm at /ocp/timer@48044000
new property compatible at /ocp/timer@48046000
new property reg at /ocp/timer@48046000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/timer@48046000
new property ti,hwmods at /ocp/timer@48046000
new property ti,timer-pwm at /ocp/timer@48046000
new property compatible at /ocp/timer@48048000
new property reg at /ocp/timer@48048000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/timer@48048000
new property ti,hwmods at /ocp/timer@48048000
new property ti,timer-pwm at /ocp/timer@48048000
new property compatible at /ocp/timer@4804a000
new property reg at /ocp/timer@4804a000 [SEQ]
sequencnew ref @/ocp/timer@4804a000/reg
new ref @/ocp/timer@4804a000/reg
finalizing property reg at /ocp/timer@4804a000
appending property reg at /ocp/timer@4804a000
new ref @/ocp/timer@4804a000/interrupts
finalizing property interrupts at /ocp/timer@4804a000
appending property interrupts at /ocp/timer@4804a000
new ref @/ocp/timer@4804a000/ti,hwmods
finalizing property ti,hwmods at /ocp/timer@4804a000
appending property ti,hwmods at /ocp/timer@4804a000
new ref @/ocp/timer@4804a000/ti,timer-pwm
finalizing property ti,timer-pwm at /ocp/timer@4804a000
appending property ti,timer-pwm at /ocp/timer@4804a000
* finished with /ocp/timer@4804a000 at depth 2
creating node @rtc@44e3e000 label=rtc
normal node
* creating /ocp/rtc@44e3e000 at depth 2
new ref @/ocp/rtc@44e3e000/compatible
new ref @/ocp/rtc@44e3e000/compatible
finalizing property compatible at /ocp/rtc@44e3e000
appending property compatible at /ocp/rtc@44e3e000
new ref @/ocp/rtc@44e3e000/reg
new ref @/ocp/rtc@44e3e000/reg
finalizing property reg at /ocp/rtc@44e3e000
appending property reg at /ocp/rtc@44e3e000
new ref @/ocp/rtc@44e3e000/interrupts
new ref @/ocp/rtc@44e3e000/interrupts
finalizing property interrupts at /ocp/rtc@44e3e000
appending property interrupts at /ocp/rtc@44e3e000
new ref @/ocp/rtc@44e3e000/ti,hwmods
finalizing property ti,hwmods at /ocp/rtc@44e3e000
appending property ti,hwmods at /ocp/rtc@44e3e000
new ref @/ocp/rtc@44e3e000/clocks
new ref @/ocp/rtc@44e3e000/clocks
finalizing property clocks at /ocp/rtc@44e3e000
appending property clocks at /ocp/rtc@44e3e000
new ref @/ocp/rtc@44e3e000/clock-names
new ref @/ocp/rtc@44e3e000/clock-names
finalizing property clock-names at /ocp/rtc@44e3e000
appending property clock-names at /ocp/rtc@44e3e000
new ref @/ocp/rtc@44e3e000/system-power-controller
finalizing property system-power-controller at /ocp/rtc@44e3e000
appending property system-power-controller at /ocp/rtc@44e3e000
* finished with /ocp/rtc@44e3e000 at depth 2
creating node @spi@48030000 label=spi0
normal node
* creating /ocp/spi@48030000 at depth 2
new ref @/ocp/spi@48030000/compatible
finalizing property compatible at /ocp/spi@48030000
appending property compatible at /ocp/spi@48030000
new ref @/ocp/spi@48030000/#address-cells
finalizing property #address-cells at /ocp/spi@48030000
appending property #address-cells at /ocp/spi@48030000
new ref @/ocp/spi@48030000/#size-cells
finalizing property #size-cells at /ocp/spi@48030000
appending property #size-cells at /ocp/spi@48030000
new ref @/ocp/spi@48030000/reg
new ref @/ocp/spi@48030000/reg
finalizing property reg at /ocp/spi@48030000
appending property reg at /ocp/spi@48030000
new ref @/ocp/spi@48030000/interrupts
finalizing property interrupts at /ocp/spi@48030000
appending property interrupts at /ocp/spi@48030000
new ref @/ocp/spi@48030000/ti,spi-num-cs
finalizing property ti,spi-num-cs at /ocp/spi@48030000
appending property ti,spi-num-cs at /ocp/spi@48030000
new ref @/ocp/spi@48030000/ti,hwmods
finalizing property ti,hwmods at /ocp/spi@48030000
appending property ti,hwmods at /ocp/spi@48030000
new ref @/ocp/spi@48030000/dmas
new ref @/ocp/spi@48030000/dmas
new ref @/ocp/spi@48030000/dmas
new ref @/ocp/spi@48030000/dmas
new ref @/ocp/spi@48030000/dmas
new ref @/ocp/spi@48030000/dmas
new ref @/ocp/spi@48030000/dmas
new ref @/ocp/spi@48030000/dmas
new ref @/ocp/spi@48030000/dmas
new ref @/ocp/spi@48030000/dmas
new ref @/ocp/spi@48030000/dmas
new ref @/ocp/spi@48030000/dmas
finalizing property dmas at /ocp/spi@48030000
appending property dmas at /ocp/spi@48030000
new ref @/ocp/spi@48030000/dma-names
new ref @/ocp/spi@48030000/dma-names
new ref @/ocp/spi@48030000/dma-names
new ref @/ocp/spi@48030000/dma-names
finalizing property dma-names at /ocp/spi@48030000
appending property dma-names at /ocp/spi@48030000
new ref @/ocp/spi@48030000/status
finalizing property status at /ocp/spi@48030000
appending property status at /ocp/spi@48030000
* finished with /ocp/spi@48030000 at depth 2
creating node @spi@481a0000 label=spi1
normal node
* creating /ocp/spi@481a0000 at depth 2
new ref @/ocp/spi@481a0000/compatible
finalizing property compatible at /ocp/spi@481a0000
appending property compatible at /ocp/spi@481a0000
new ref @/ocp/spi@481a0000/#address-cells
finalizing property #address-cells at /ocp/spi@481a0000
appending property #address-cells at /ocp/spi@481a0000
new ref @/ocp/spi@481a0000/#size-cells
finalizing property #size-cells at /ocp/spi@481a0000
appending property #size-cells at /ocp/spi@481a0000
new ref @/ocp/spi@481a0000/reg
new ref @/ocp/spi@481a0000/reg
finalizing property reg at /ocp/spi@481a0000
appending property reg at /ocp/spi@481a0000
new ref @/ocp/spi@481a0000/interrupts
finalizing property interrupts at /ocp/spi@481a0000
appending property interrupts at /ocp/spi@481a0000
new ref @/ocp/spi@481a0000/ti,spi-num-cs
finalizing property ti,spi-num-cs at /ocp/spi@481a0000
appending property ti,spi-num-cs at /ocp/spi@481a0000
new ref @/ocp/spi@481a0000/ti,hwmods
finalizing property ti,hwmods at /ocp/spi@481a0000
appending property ti,hwmods at /ocp/spi@481a0000
new ref @/ocp/spi@481a0000/dmas
new ref @/ocp/spi@481a0000/dmas
new ref @/ocp/spi@481a0000/dmas
new ref @/ocp/spi@481a0000/dmas
new ref @/ocp/spi@481a0000/dmas
new ref @/ocp/spi@481a0000/dmas
new ref @/ocp/spi@481a0000/dmas
new ref @/ocp/spi@481a0000/dmas
new ref @/ocp/spi@481a0000/dmas
new ref @/ocp/spi@481a0000/dmas
new ref @/ocp/spi@481a0000/dmas
new ref @/ocp/spi@481a0000/dmas
finalizing property dmas at /ocp/spi@481a0000
appending property dmas at /ocp/spi@481a0000
new ref @/ocp/spi@481a0000/dma-names
new ref @/ocp/spi@481a0000/dma-names
new ref @/ocp/spi@481a0000/dma-names
new ref @/ocp/spi@481a0000/dma-names
finalizing property dma-names at /ocp/spi@481a0000
appending property dma-names at /ocp/spi@481a0000
new ref @/ocp/spi@481a0000/status
finalizing property status at /ocp/spi@481a0000
appending property status at /ocp/spi@481a0000
* finished with /ocp/spi@481a0000 at depth 2
creating node @usb@47400000 label=usb
normal node
* creating /ocp/usb@47400000 at depth 2
new ref @/ocp/usb@47400000/compatible
finalizing property compatible at /ocp/usb@47400000
appending property compatible at /ocp/usb@47400000
new ref @/ocp/usb@47400000/reg
new ref @/ocp/usb@47400000/reg
finalizing property reg at /ocp/usb@47400000
appending property reg at /ocp/usb@47400000
new ref @/ocp/usb@47400000/ranges
finalizing property ranges at /ocp/usb@47400000
appending property ranges at /ocp/usb@47400000
new ref @/ocp/usb@47400000/#address-cells
finalizing property #address-cells at /ocp/usb@47400000
appending property #address-cells at /ocp/usb@47400000
new ref @/ocp/usb@47400000/#size-cells
finalizing property #size-cells at /ocp/usb@47400000
appending property #size-cells at /ocp/usb@47400000
new ref @/ocp/usb@47400000/ti,hwmods
finalizing property ti,hwmods at /ocp/usb@47400000
appending property ti,hwmods at /ocp/usb@47400000
new ref @/ocp/usb@47400000/status
finalizing property status at /ocp/usb@47400000
appending property status at /ocp/usb@47400000
creating node @control@44e10620 label=usb_ctrl_mod
normal node
* creating /ocp/usb@47400000/control@44e10620 at depth 3
new ref @/ocp/usb@47400000/control@44e10620/compatible
finalizing property compatible at /ocp/usb@47400000/control@44e10620
appending property compatible at /ocp/usb@47400000/control@44e10620
new ref @/ocp/usb@47400000/control@44e10620/reg
new ref @/ocp/usb@47400000/control@44e10620/reg
new ref @/ocp/usb@47400000/control@44e10620/reg
new ref @/ocp/usb@47400000/control@44e10620/reg
finalizing property reg at /ocp/usb@47400000/control@44e10620
appending property reg at /ocp/usb@47400000/control@44e10620
new ref @/ocp/usb@47400000/control@44e10620/reg-names
new ref @/ocp/usb@47400000/control@44e10620/reg-names
finalizing property reg-names at /ocp/usb@47400000/control@44e10620
appending property reg-names at /ocp/usb@47400000/control@44e10620
new ref @/ocp/usb@47400000/control@44e10620/status
finalizing property status at /ocp/usb@47400000/control@44e10620
appending property status at /ocp/usb@47400000/control@44e10620
* finished with /ocp/usb@47400000/control@44e10620 at depth 3
creating node @usb-phy@47401300 label=usb0_phy
normal node
* creating /ocp/usb@47400000/usb-phy@47401300 at depth 3
new ref @/ocp/usb@47400000/usb-phy@47401300/compatible
finalizing property compatible at /ocp/usb@47400000/usb-phy@47401300
appending property compatible at /ocp/usb@47400000/usb-phy@47401300
new ref @/ocp/usb@47400000/usb-phy@47401300/reg
new ref @/ocp/usb@47400000/usb-phy@47401300/reg
finalizing property reg at /ocp/usb@47400000/usb-phy@47401300
appending property reg at /ocp/usb@47400000/usb-phy@47401300
new ref @/ocp/usb@47400000/usb-phy@47401300/reg-names
finalizing property reg-names at /ocp/usb@47400000/usb-phy@47401300
appending property reg-names at /ocp/usb@47400000/usb-phy@47401300
new ref @/ocp/usb@47400000/usb-phy@47401300/status
finalizing property status at /ocp/usb@47400000/usb-phy@47401300
appending property status at /ocp/usb@47400000/usb-phy@47401300
new ref @/ocp/usb@47400000/usb-phy@47401300/ti,ctrl_mod
finalizing property ti,ctrl_mod at /ocp/usb@47400000/usb-phy@47401300
appending property ti,ctrl_mod at /ocp/usb@47400000/usb-phy@47401300
* finished with /ocp/usb@47400000/usb-phy@47401300 at depth 3
creating node @usb@47401000 label=usb0
normal node
* creating /ocp/usb@47400000/usb@47401000 at depth 3
new ref @/ocp/usb@47400000/usb@47401000/compatible
finalizing property compatible at /ocp/usb@47400000/usb@47401000
appending property compatible at /ocp/usb@47400000/usb@47401000
new ref @/ocp/usb@47400000/usb@47401000/status
finalizing property status at /ocp/usb@47400000/usb@47401000
appending property status at /ocp/usb@47400000/usb@47401000
new ref @/ocp/usb@47400000/usb@47401000/reg
new ref @/ocp/usb@47400000/usb@47401000/reg
new ref @/ocp/usb@47400000/usb@47401000/reg
new ref @/ocp/usb@47400000/usb@47401000/reg
finalizing property reg at /ocp/usb@47400000/usb@47401000
appending property reg at /ocp/usb@47400000/usb@47401000
new ref @/ocp/usb@47400000/usb@47401000/reg-names
new ref @/ocp/usb@47400000/usb@47401000/reg-names
finalizing property reg-names at /ocp/usb@47400000/usb@47401000
appending property reg-names at /ocp/usb@47400000/usb@47401000
new ref @/ocp/usb@47400000/usb@47401000/interrupts
finalizing property interrupts at /ocp/usb@47400000/usb@47401000
appending property interrupts at /ocp/usb@47400000/usb@47401000
new ref @/ocp/usb@47400000/usb@47401000/interrupt-names
new ref @/ocp/usb@47400000/usb@47401000/interrupt-names
finalizing property interrupt-names at /ocp/usb@47400000/usb@47401000
appending property interrupt-names at /ocp/usb@47400000/usb@47401000
new ref @/ocp/usb@47400000/usb@47401000/dr_mode
finalizing property dr_mode at /ocp/usb@47400000/usb@47401000
appending property dr_mode at /ocp/usb@47400000/usb@47401000
new ref @/ocp/usb@47400000/usb@47401000/mentor,multipoint
finalizing property mentor,multipoint at /ocp/usb@47400000/usb@47401000
appending property mentor,multipoint at /ocp/usb@47400000/usb@47401000
new ref @/ocp/usb@47400000/usb@47401000/mentor,num-eps
finalizing property mentor,num-eps at /ocp/usb@47400000/usb@47401000
appending property mentor,num-eps at /ocp/usb@47400000/usb@47401000
new ref @/ocp/usb@47400000/usb@47401000/mentor,ram-bits
finalizing property mentor,ram-bits at /ocp/usb@47400000/usb@47401000
appending property mentor,ram-bits at /ocp/usb@47400000/usb@47401000
new ref @/ocp/usb@47400000/usb@47401000/mentor,power
finalizing property mentor,power at /ocp/usb@47400000/usb@47401000
appending property mentor,power at /ocp/usb@47400000/usb@47401000
new ref @/ocp/usb@47400000/usb@47401000/phys
finalizing property phys at /ocp/usb@47400000/usb@47401000
appending property phys at /ocp/usb@47400000/usb@47401000
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
e to prop 'reg' (depth 0)
new property interrupts at /ocp/timer@4804a000
new property ti,hwmods at /ocp/timer@4804a000
new property ti,timer-pwm at /ocp/timer@4804a000
new property compatible at /ocp/rtc@44e3e000 [SEQ]
sequence to prop 'compatible' (depth 0)
new property reg at /ocp/rtc@44e3e000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/rtc@44e3e000 [SEQ]
sequence to prop 'interrupts' (depth 0)
new property ti,hwmods at /ocp/rtc@44e3e000
new property clocks at /ocp/rtc@44e3e000 [SEQ]
sequence to prop 'clocks' (depth 0)
new property clock-names at /ocp/rtc@44e3e000 [SEQ]
sequence to prop 'clock-names' (depth 0)
new property system-power-controller at /ocp/rtc@44e3e000
new property compatible at /ocp/spi@48030000
new property #address-cells at /ocp/spi@48030000
new property #size-cells at /ocp/spi@48030000
new property reg at /ocp/spi@48030000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/spi@48030000
new property ti,spi-num-cs at /ocp/spi@48030000
new property ti,hwmods at /ocp/spi@48030000
new property dmas at /ocp/spi@48030000 [SEQ]
sequence to prop 'dmas' (depth 0)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
new property dma-names at /ocp/spi@48030000 [SEQ]
sequence to prop 'dma-names' (depth 0)
new property status at /ocp/spi@48030000
new property compatible at /ocp/spi@481a0000
new property #address-cells at /ocp/spi@481a0000
new property #size-cells at /ocp/spi@481a0000
new property reg at /ocp/spi@481a0000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/spi@481a0000
new property ti,spi-num-cs at /ocp/spi@481a0000
new property ti,hwmods at /ocp/spi@481a0000
new property dmas at /ocp/spi@481a0000 [SEQ]
sequence to prop 'dmas' (depth 0)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
new property dma-names at /ocp/spi@481a0000 [SEQ]
sequence to prop 'dma-names' (depth 0)
new property status at /ocp/spi@481a0000
new property compatible at /ocp/usb@47400000
new property reg at /ocp/usb@47400000 [SEQ]
sequence to prop 'reg' (depth 0)
new property ranges at /ocp/usb@47400000
new property #address-cells at /ocp/usb@47400000
new property #size-cells at /ocp/usb@47400000
new property ti,hwmods at /ocp/usb@47400000
new property status at /ocp/usb@47400000
new property compatible at /ocp/usb@47400000/control@44e10620
new property reg at /ocp/usb@47400000/control@44e10620 [SEQ]
sequence to prop 'reg' (depth 0)
new property reg-names at /ocp/usb@47400000/control@44e10620 [SEQ]
sequence to prop 'reg-names' (depth 0)
new property status at /ocp/usb@47400000/control@44e10620
new property compatible at /ocp/usb@47400000/usb-phy@47401300
new property reg at /ocp/usb@47400000/usb-phy@47401300 [SEQ]
sequence to prop 'reg' (depth 0)
new property reg-names at /ocp/usb@47400000/usb-phy@47401300
new property status at /ocp/usb@47400000/usb-phy@47401300
new property ti,ctrl_mod at /ocp/usb@47400000/usb-phy@47401300
new property compatible at /ocp/usb@47400000/usb@47401000
new property status at /ocp/usb@47400000/usb@47401000
new property reg at /ocp/usb@47400000/usb@47401000 [SEQ]
sequence to prop 'reg' (depth 0)
new property reg-names at /ocp/usb@47400000/usb@47401000 [SEQ]
sequence to prop 'reg-names' (depth 0)
new property interrupts at /ocp/usb@47400000/usb@47401000
new property interrupt-names at /ocp/usb@47400000/usb@47401000 [SEQ]
sequence to prop 'interrupt-names' (depth 0)
new property dr_mode at /ocp/usb@47400000/usb@47401000
new property mentor,multipoint at /ocp/usb@47400000/usb@47401000
new property mentor,num-eps at /ocp/usb@47400000/usb@47401000
new property mentor,ram-bits at /ocp/usb@47400000/usb@47401000
new property mentor,power at /ocp/usb@47400000/usb@47401000
new property phys at /ocp/usb@47400000/usb@47401000
new property dmas at /ocp/usb@47400000/usb@47401000 [SEQ]
sequence to prop 'dmas' (depth 0)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
new ref @/ocp/usb@47400000/usb@47401000/dmas
finalizing property dmas at /ocp/usb@47400000/usb@47401000
appending property dmas at /ocp/usb@47400000/usb@47401000
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
new ref @/ocp/usb@47400000/usb@47401000/dma-names
finalizing property dma-names at /ocp/usb@47400000/usb@47401000
appending property dma-names at /ocp/usb@47400000/usb@47401000
* finished with /ocp/usb@47400000/usb@47401000 at depth 3
creating node @usb-phy@47401b00 label=usb1_phy
normal node
* creating /ocp/usb@47400000/usb-phy@47401b00 at depth 3
new ref @/ocp/usb@47400000/usb-phy@47401b00/compatible
finalizing property compatible at /ocp/usb@47400000/usb-phy@47401b00
appending property compatible at /ocp/usb@47400000/usb-phy@47401b00
new ref @/ocp/usb@47400000/usb-phy@47401b00/reg
new ref @/ocp/usb@47400000/usb-phy@47401b00/reg
finalizing property reg at /ocp/usb@47400000/usb-phy@47401b00
appending property reg at /ocp/usb@47400000/usb-phy@47401b00
new ref @/ocp/usb@47400000/usb-phy@47401b00/reg-names
finalizing property reg-names at /ocp/usb@47400000/usb-phy@47401b00
appending property reg-names at /ocp/usb@47400000/usb-phy@47401b00
new ref @/ocp/usb@47400000/usb-phy@47401b00/status
finalizing property status at /ocp/usb@47400000/usb-phy@47401b00
appending property status at /ocp/usb@47400000/usb-phy@47401b00
new ref @/ocp/usb@47400000/usb-phy@47401b00/ti,ctrl_mod
finalizing property ti,ctrl_mod at /ocp/usb@47400000/usb-phy@47401b00
appending property ti,ctrl_mod at /ocp/usb@47400000/usb-phy@47401b00
* finished with /ocp/usb@47400000/usb-phy@47401b00 at depth 3
creating node @usb@47401800 label=usb1
normal node
* creating /ocp/usb@47400000/usb@47401800 at depth 3
new ref @/ocp/usb@47400000/usb@47401800/compatible
finalizing property compatible at /ocp/usb@47400000/usb@47401800
appending property compatible at /ocp/usb@47400000/usb@47401800
new ref @/ocp/usb@47400000/usb@47401800/status
finalizing property status at /ocp/usb@47400000/usb@47401800
appending property status at /ocp/usb@47400000/usb@47401800
new ref @/ocp/usb@47400000/usb@47401800/reg
new ref @/ocp/usb@47400000/usb@47401800/reg
new ref @/ocp/usb@47400000/usb@47401800/reg
new ref @/ocp/usb@47400000/usb@47401800/reg
finalizing property reg at /ocp/usb@47400000/usb@47401800
appending property reg at /ocp/usb@47400000/usb@47401800
new ref @/ocp/usb@47400000/usb@47401800/reg-names
new ref @/ocp/usb@47400000/usb@47401800/reg-names
finalizing property reg-names at /ocp/usb@47400000/usb@47401800
appending property reg-names at /ocp/usb@47400000/usb@47401800
new ref @/ocp/usb@47400000/usb@47401800/interrupts
finalizing property interrupts at /ocp/usb@47400000/usb@47401800
appending property interrupts at /ocp/usb@47400000/usb@47401800
new ref @/ocp/usb@47400000/usb@47401800/interrupt-names
finalizing property interrupt-names at /ocp/usb@47400000/usb@47401800
appending property interrupt-names at /ocp/usb@47400000/usb@47401800
new ref @/ocp/usb@47400000/usb@47401800/dr_mode
finalizing property dr_mode at /ocp/usb@47400000/usb@47401800
appending property dr_mode at /ocp/usb@47400000/usb@47401800
new ref @/ocp/usb@47400000/usb@47401800/mentor,multipoint
finalizing property mentor,multipoint at /ocp/usb@47400000/usb@47401800
appending property mentor,multipoint at /ocp/usb@47400000/usb@47401800
new ref @/ocp/usb@47400000/usb@47401800/mentor,num-eps
finalizing property mentor,num-eps at /ocp/usb@47400000/usb@47401800
appending property mentor,num-eps at /ocp/usb@47400000/usb@47401800
new ref @/ocp/usb@47400000/usb@47401800/mentor,ram-bits
finalizing property mentor,ram-bits at /ocp/usb@47400000/usb@47401800
appending property mentor,ram-bits at /ocp/usb@47400000/usb@47401800
new ref @/ocp/usb@47400000/usb@47401800/mentor,power
finalizing property mentor,power at /ocp/usb@47400000/usb@47401800
appending property mentor,power at /ocp/usb@47400000/usb@47401800
new ref @/ocp/usb@47400000/usb@47401800/phys
finalizing property phys at /ocp/usb@47400000/usb@47401800
appending property phys at /ocp/usb@47400000/usb@47401800
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
new ref @/ocp/usb@47400000/usb@47401800/dmas
finalizing property dmas at /ocp/usb@47400000/usb@47401800
appending property dmas at /ocp/usb@47400000/usb@47401800
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
new ref @/ocp/usb@47400000/usb@47401800/dma-names
finalizing property dma-names at /ocp/usb@47400000/usb@47401800
appending property dma-names at /ocp/usb@47400000/usb@47401800
* finished with /ocp/usb@47400000/usb@47401800 at depth 3
creating node @dma-controller@47402000 label=cppi41dma
normal node
* creating /ocp/usb@47400000/dma-controller@47402000 at depth 3
new ref @/ocp/usb@47400000/dma-controller@47402000/compatible
finalizing property compatible at /ocp/usb@47400000/dma-controller@47402000
appending property compatible at /ocp/usb@47400000/dma-controller@47402000
new ref @/ocp/usb@47400000/dma-controller@47402000/reg
new ref @/ocp/usb@47400000/dma-controller@47402000/reg
new ref @/ocp/usb@47400000/dma-controller@47402000/reg
new ref @/ocp/usb@47400000/dma-controller@47402000/reg
new ref @/ocp/usb@47400000/dma-controller@47402000/reg
new ref @/ocp/usb@47400000/dma-controller@47402000/reg
new ref @/ocp/usb@47400000/dma-controller@47402000/reg
new ref @/ocp/usb@47400000/dma-controller@47402000/reg
finalizing property reg at /ocp/usb@47400000/dma-controller@47402000
appending property reg at /ocp/usb@47400000/dma-controller@47402000
new ref @/ocp/usb@47400000/dma-controller@47402000/reg-names
new ref @/ocp/usb@47400000/dma-controller@47402000/reg-names
new ref @/ocp/usb@47400000/dma-controller@47402000/reg-names
new ref @/ocp/usb@47400000/dma-controller@47402000/reg-names
finalizing property reg-names at /ocp/usb@47400000/dma-controller@47402000
appending property reg-names at /ocp/usb@47400000/dma-controller@47402000
new ref @/ocp/usb@47400000/dma-controller@47402000/interrupts
finalizing property interrupts at /ocp/usb@47400000/dma-controller@47402000
appending property interrupts at /ocp/usb@47400000/dma-controller@47402000
new ref @/ocp/usb@47400000/dma-controller@47402000/interrupt-names
finalizing property interrupt-names at /ocp/usb@47400000/dma-controller@47402000
appending property interrupt-names at /ocp/usb@47400000/dma-controller@47402000
new ref @/ocp/usb@47400000/dma-controller@47402000/#dma-cells
finalizing property #dma-cells at /ocp/usb@47400000/dma-controller@47402000
appending property #dma-cells at /ocp/usb@47400000/dma-controller@47402000
new ref @/ocp/usb@47400000/dma-controller@47402000/#dma-channels
finalizing property #dma-channels at /ocp/usb@47400000/dma-controller@47402000
appending property #dma-channels at /ocp/usb@47400000/dma-controller@47402000
new ref @/ocp/usb@47400000/dma-controller@47402000/#dma-requests
finalizing property #dma-requests at /ocp/usb@47400000/dma-controller@47402000
appending property #dma-requests at /ocp/usb@47400000/dma-controller@47402000
new ref @/ocp/usb@47400000/dma-controller@47402000/status
finalizing property status at /ocp/usb@47400000/dma-controller@47402000
appending property status at /ocp/usb@47400000/dma-controller@47402000
* finished with /ocp/usb@47400000/dma-controller@47402000 at depth 3
* finished with /ocp/usb@47400000 at depth 2
creating node @epwmss@48300000 label=epwmss0
normal node
* creating /ocp/epwmss@48300000 at depth 2
new ref @/ocp/epwmss@48300000/compatible
finalizing property compatible at /ocp/epwmss@48300000
appending property compatible at /ocp/epwmss@48300000
new ref @/ocp/epwmss@48300000/reg
new ref @/ocp/epwmss@48300000/reg
finalizing property reg at /ocp/epwmss@48300000
appending property reg at /ocp/epwmss@48300000
new ref @/ocp/epwmss@48300000/ti,hwmods
finalizing property ti,hwmods at /ocp/epwmss@48300000
appending property ti,hwmods at /ocp/epwmss@48300000
new ref @/ocp/epwmss@48300000/#address-cells
finalizing property #address-cells at /ocp/epwmss@48300000
appending property #address-cells at /ocp/epwmss@48300000
new ref @/ocp/epwmss@48300000/#size-cells
finalizing property #size-cells at /ocp/epwmss@48300000
appending property #size-cells at /ocp/epwmss@48300000
new ref @/ocp/epwmss@48300000/status
finalizing property status at /ocp/epwmss@48300000
appending property status at /ocp/epwmss@48300000
new ref @/ocp/epwmss@48300000/ranges
new ref @/ocp/epwmss@48300000/ranges
new ref @/ocp/epwmss@48300000/ranges
new ref @/ocp/epwmss@48300000/ranges
new ref @/ocp/epwmss@48300000/ranges
new ref @/ocp/epwmss@48300000/ranges
new ref @/ocp/epwmss@48300000/ranges
new ref @/ocp/epwmss@48300000/ranges
new ref @/ocp/epwmss@48300000/ranges
finalizing property ranges at /ocp/epwmss@48300000
appending property ranges at /ocp/epwmss@48300000
creating node @ecap@48300100 label=ecap0
normal node
* creating /ocp/epwmss@48300000/ecap@48300100 at depth 3
new ref @/ocp/epwmss@48300000/ecap@48300100/compatible
new ref @/ocp/epwmss@48300000/ecap@48300100/compatible
finalizing property compatible at /ocp/epwmss@48300000/ecap@48300100
appending property compatible at /ocp/epwmss@48300000/ecap@48300100
new ref @/ocp/epwmss@48300000/ecap@48300100/#pwm-cells
finalizing property #pwm-cells at /ocp/epwmss@48300000/ecap@48300100
appending property #pwm-cells at /ocp/epwmss@48300000/ecap@48300100
new ref @/ocp/epwmss@48300000/ecap@48300100/reg
new ref @/ocp/epwmss@48300000/ecap@48300100/reg
finalizing property reg at /ocp/epwmss@48300000/ecap@48300100
appending property reg at /ocp/epwmss@48300000/ecap@48300100
new ref @/ocp/epwmss@48300000/ecap@48300100/clocks
finalizing property clocks at /ocp/epwmss@48300000/ecap@48300100
appending property clocks at /ocp/epwmss@48300000/ecap@48300100
new ref @/ocp/epwmss@48300000/ecap@48300100/clock-names
finalizing property clock-names at /ocp/epwmss@48300000/ecap@48300100
appending property clock-names at /ocp/epwmss@48300000/ecap@48300100
new ref @/ocp/epwmss@48300000/ecap@48300100/interrupts
finalizing property interrupts at /ocp/epwmss@48300000/ecap@48300100
appending property interrupts at /ocp/epwmss@48300000/ecap@48300100

sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
new property dma-names at /ocp/usb@47400000/usb@47401000 [SEQ]
sequence to prop 'dma-names' (depth 0)
new property compatible at /ocp/usb@47400000/usb-phy@47401b00
new property reg at /ocp/usb@47400000/usb-phy@47401b00 [SEQ]
sequence to prop 'reg' (depth 0)
new property reg-names at /ocp/usb@47400000/usb-phy@47401b00
new property status at /ocp/usb@47400000/usb-phy@47401b00
new property ti,ctrl_mod at /ocp/usb@47400000/usb-phy@47401b00
new property compatible at /ocp/usb@47400000/usb@47401800
new property status at /ocp/usb@47400000/usb@47401800
new property reg at /ocp/usb@47400000/usb@47401800 [SEQ]
sequence to prop 'reg' (depth 0)
new property reg-names at /ocp/usb@47400000/usb@47401800 [SEQ]
sequence to prop 'reg-names' (depth 0)
new property interrupts at /ocp/usb@47400000/usb@47401800
new property interrupt-names at /ocp/usb@47400000/usb@47401800
new property dr_mode at /ocp/usb@47400000/usb@47401800
new property mentor,multipoint at /ocp/usb@47400000/usb@47401800
new property mentor,num-eps at /ocp/usb@47400000/usb@47401800
new property mentor,ram-bits at /ocp/usb@47400000/usb@47401800
new property mentor,power at /ocp/usb@47400000/usb@47401800
new property phys at /ocp/usb@47400000/usb@47401800
new property dmas at /ocp/usb@47400000/usb@47401800 [SEQ]
sequence to prop 'dmas' (depth 0)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
new property dma-names at /ocp/usb@47400000/usb@47401800 [SEQ]
sequence to prop 'dma-names' (depth 0)
new property compatible at /ocp/usb@47400000/dma-controller@47402000
new property reg at /ocp/usb@47400000/dma-controller@47402000 [SEQ]
sequence to prop 'reg' (depth 0)
new property reg-names at /ocp/usb@47400000/dma-controller@47402000 [SEQ]
sequence to prop 'reg-names' (depth 0)
new property interrupts at /ocp/usb@47400000/dma-controller@47402000
new property interrupt-names at /ocp/usb@47400000/dma-controller@47402000
new property #dma-cells at /ocp/usb@47400000/dma-controller@47402000
new property #dma-channels at /ocp/usb@47400000/dma-controller@47402000
new property #dma-requests at /ocp/usb@47400000/dma-controller@47402000
new property status at /ocp/usb@47400000/dma-controller@47402000
new property compatible at /ocp/epwmss@48300000
new property reg at /ocp/epwmss@48300000 [SEQ]
sequence to prop 'reg' (depth 0)
new property ti,hwmods at /ocp/epwmss@48300000
new property #address-cells at /ocp/epwmss@48300000
new property #size-cells at /ocp/epwmss@48300000
new property status at /ocp/epwmss@48300000
new property ranges at /ocp/epwmss@48300000 [SEQ]
sequence to prop 'ranges' (depth 0)
sequence to prop 'ranges' (depth 1)
sequence to prop 'ranges' (depth 1)
sequence to prop 'ranges' (depth 1)
new property compatible at /ocp/epwmss@48300000/ecap@48300100 [SEQ]
sequence to prop 'compatible' (depth 0)
new property #pwm-cells at /ocp/epwmss@48300000/ecap@48300100
new property reg at /ocp/epwmss@48300000/ecap@48300100 [SEQ]
sequence to prop 'reg' (depth 0)
new property clocks at /ocp/epwmss@48300000/ecap@48300100
new property clock-names at /ocp/epwmss@48300000/ecap@48300100
new property interrupts at /ocp/epwmss@48300000/ecap@48300100
new property interrupt-names at /ocp/epwmss@48300000/ecap@4830new ref @/ocp/epwmss@48300000/ecap@48300100/interrupt-names
finalizing property interrupt-names at /ocp/epwmss@48300000/ecap@48300100
appending property interrupt-names at /ocp/epwmss@48300000/ecap@48300100
new ref @/ocp/epwmss@48300000/ecap@48300100/status
finalizing property status at /ocp/epwmss@48300000/ecap@48300100
appending property status at /ocp/epwmss@48300000/ecap@48300100
* finished with /ocp/epwmss@48300000/ecap@48300100 at depth 3
creating node @pwm@48300200 label=ehrpwm0
normal node
* creating /ocp/epwmss@48300000/pwm@48300200 at depth 3
new ref @/ocp/epwmss@48300000/pwm@48300200/compatible
new ref @/ocp/epwmss@48300000/pwm@48300200/compatible
finalizing property compatible at /ocp/epwmss@48300000/pwm@48300200
appending property compatible at /ocp/epwmss@48300000/pwm@48300200
new ref @/ocp/epwmss@48300000/pwm@48300200/#pwm-cells
finalizing property #pwm-cells at /ocp/epwmss@48300000/pwm@48300200
appending property #pwm-cells at /ocp/epwmss@48300000/pwm@48300200
new ref @/ocp/epwmss@48300000/pwm@48300200/reg
new ref @/ocp/epwmss@48300000/pwm@48300200/reg
finalizing property reg at /ocp/epwmss@48300000/pwm@48300200
appending property reg at /ocp/epwmss@48300000/pwm@48300200
new ref @/ocp/epwmss@48300000/pwm@48300200/clocks
new ref @/ocp/epwmss@48300000/pwm@48300200/clocks
finalizing property clocks at /ocp/epwmss@48300000/pwm@48300200
appending property clocks at /ocp/epwmss@48300000/pwm@48300200
new ref @/ocp/epwmss@48300000/pwm@48300200/clock-names
new ref @/ocp/epwmss@48300000/pwm@48300200/clock-names
finalizing property clock-names at /ocp/epwmss@48300000/pwm@48300200
appending property clock-names at /ocp/epwmss@48300000/pwm@48300200
new ref @/ocp/epwmss@48300000/pwm@48300200/status
finalizing property status at /ocp/epwmss@48300000/pwm@48300200
appending property status at /ocp/epwmss@48300000/pwm@48300200
* finished with /ocp/epwmss@48300000/pwm@48300200 at depth 3
* finished with /ocp/epwmss@48300000 at depth 2
creating node @epwmss@48302000 label=epwmss1
normal node
* creating /ocp/epwmss@48302000 at depth 2
new ref @/ocp/epwmss@48302000/compatible
finalizing property compatible at /ocp/epwmss@48302000
appending property compatible at /ocp/epwmss@48302000
new ref @/ocp/epwmss@48302000/reg
new ref @/ocp/epwmss@48302000/reg
finalizing property reg at /ocp/epwmss@48302000
appending property reg at /ocp/epwmss@48302000
new ref @/ocp/epwmss@48302000/ti,hwmods
finalizing property ti,hwmods at /ocp/epwmss@48302000
appending property ti,hwmods at /ocp/epwmss@48302000
new ref @/ocp/epwmss@48302000/#address-cells
finalizing property #address-cells at /ocp/epwmss@48302000
appending property #address-cells at /ocp/epwmss@48302000
new ref @/ocp/epwmss@48302000/#size-cells
finalizing property #size-cells at /ocp/epwmss@48302000
appending property #size-cells at /ocp/epwmss@48302000
new ref @/ocp/epwmss@48302000/status
finalizing property status at /ocp/epwmss@48302000
appending property status at /ocp/epwmss@48302000
new ref @/ocp/epwmss@48302000/ranges
new ref @/ocp/epwmss@48302000/ranges
new ref @/ocp/epwmss@48302000/ranges
new ref @/ocp/epwmss@48302000/ranges
new ref @/ocp/epwmss@48302000/ranges
new ref @/ocp/epwmss@48302000/ranges
new ref @/ocp/epwmss@48302000/ranges
new ref @/ocp/epwmss@48302000/ranges
new ref @/ocp/epwmss@48302000/ranges
finalizing property ranges at /ocp/epwmss@48302000
appending property ranges at /ocp/epwmss@48302000
creating node @ecap@48302100 label=ecap1
normal node
* creating /ocp/epwmss@48302000/ecap@48302100 at depth 3
new ref @/ocp/epwmss@48302000/ecap@48302100/compatible
new ref @/ocp/epwmss@48302000/ecap@48302100/compatible
finalizing property compatible at /ocp/epwmss@48302000/ecap@48302100
appending property compatible at /ocp/epwmss@48302000/ecap@48302100
new ref @/ocp/epwmss@48302000/ecap@48302100/#pwm-cells
finalizing property #pwm-cells at /ocp/epwmss@48302000/ecap@48302100
appending property #pwm-cells at /ocp/epwmss@48302000/ecap@48302100
new ref @/ocp/epwmss@48302000/ecap@48302100/reg
new ref @/ocp/epwmss@48302000/ecap@48302100/reg
finalizing property reg at /ocp/epwmss@48302000/ecap@48302100
appending property reg at /ocp/epwmss@48302000/ecap@48302100
new ref @/ocp/epwmss@48302000/ecap@48302100/clocks
finalizing property clocks at /ocp/epwmss@48302000/ecap@48302100
appending property clocks at /ocp/epwmss@48302000/ecap@48302100
new ref @/ocp/epwmss@48302000/ecap@48302100/clock-names
finalizing property clock-names at /ocp/epwmss@48302000/ecap@48302100
appending property clock-names at /ocp/epwmss@48302000/ecap@48302100
new ref @/ocp/epwmss@48302000/ecap@48302100/interrupts
finalizing property interrupts at /ocp/epwmss@48302000/ecap@48302100
appending property interrupts at /ocp/epwmss@48302000/ecap@48302100
new ref @/ocp/epwmss@48302000/ecap@48302100/interrupt-names
finalizing property interrupt-names at /ocp/epwmss@48302000/ecap@48302100
appending property interrupt-names at /ocp/epwmss@48302000/ecap@48302100
new ref @/ocp/epwmss@48302000/ecap@48302100/status
finalizing property status at /ocp/epwmss@48302000/ecap@48302100
appending property status at /ocp/epwmss@48302000/ecap@48302100
* finished with /ocp/epwmss@48302000/ecap@48302100 at depth 3
creating node @pwm@48302200 label=ehrpwm1
normal node
* creating /ocp/epwmss@48302000/pwm@48302200 at depth 3
new ref @/ocp/epwmss@48302000/pwm@48302200/compatible
new ref @/ocp/epwmss@48302000/pwm@48302200/compatible
finalizing property compatible at /ocp/epwmss@48302000/pwm@48302200
appending property compatible at /ocp/epwmss@48302000/pwm@48302200
new ref @/ocp/epwmss@48302000/pwm@48302200/#pwm-cells
finalizing property #pwm-cells at /ocp/epwmss@48302000/pwm@48302200
appending property #pwm-cells at /ocp/epwmss@48302000/pwm@48302200
new ref @/ocp/epwmss@48302000/pwm@48302200/reg
new ref @/ocp/epwmss@48302000/pwm@48302200/reg
finalizing property reg at /ocp/epwmss@48302000/pwm@48302200
appending property reg at /ocp/epwmss@48302000/pwm@48302200
new ref @/ocp/epwmss@48302000/pwm@48302200/clocks
new ref @/ocp/epwmss@48302000/pwm@48302200/clocks
finalizing property clocks at /ocp/epwmss@48302000/pwm@48302200
appending property clocks at /ocp/epwmss@48302000/pwm@48302200
new ref @/ocp/epwmss@48302000/pwm@48302200/clock-names
new ref @/ocp/epwmss@48302000/pwm@48302200/clock-names
finalizing property clock-names at /ocp/epwmss@48302000/pwm@48302200
appending property clock-names at /ocp/epwmss@48302000/pwm@48302200
new ref @/ocp/epwmss@48302000/pwm@48302200/status
finalizing property status at /ocp/epwmss@48302000/pwm@48302200
appending property status at /ocp/epwmss@48302000/pwm@48302200
* finished with /ocp/epwmss@48302000/pwm@48302200 at depth 3
* finished with /ocp/epwmss@48302000 at depth 2
creating node @epwmss@48304000 label=epwmss2
normal node
* creating /ocp/epwmss@48304000 at depth 2
new ref @/ocp/epwmss@48304000/compatible
finalizing property compatible at /ocp/epwmss@48304000
appending property compatible at /ocp/epwmss@48304000
new ref @/ocp/epwmss@48304000/reg
new ref @/ocp/epwmss@48304000/reg
finalizing property reg at /ocp/epwmss@48304000
appending property reg at /ocp/epwmss@48304000
new ref @/ocp/epwmss@48304000/ti,hwmods
finalizing property ti,hwmods at /ocp/epwmss@48304000
appending property ti,hwmods at /ocp/epwmss@48304000
new ref @/ocp/epwmss@48304000/#address-cells
finalizing property #address-cells at /ocp/epwmss@48304000
appending property #address-cells at /ocp/epwmss@48304000
new ref @/ocp/epwmss@48304000/#size-cells
finalizing property #size-cells at /ocp/epwmss@48304000
appending property #size-cells at /ocp/epwmss@48304000
new ref @/ocp/epwmss@48304000/status
finalizing property status at /ocp/epwmss@48304000
appending property status at /ocp/epwmss@48304000
new ref @/ocp/epwmss@48304000/ranges
new ref @/ocp/epwmss@48304000/ranges
new ref @/ocp/epwmss@48304000/ranges
new ref @/ocp/epwmss@48304000/ranges
new ref @/ocp/epwmss@48304000/ranges
new ref @/ocp/epwmss@48304000/ranges
new ref @/ocp/epwmss@48304000/ranges
new ref @/ocp/epwmss@48304000/ranges
new ref @/ocp/epwmss@48304000/ranges
finalizing property ranges at /ocp/epwmss@48304000
appending property ranges at /ocp/epwmss@48304000
creating node @ecap@48304100 label=ecap2
normal node
* creating /ocp/epwmss@48304000/ecap@48304100 at depth 3
new ref @/ocp/epwmss@48304000/ecap@48304100/compatible
new ref @/ocp/epwmss@48304000/ecap@48304100/compatible
finalizing property compatible at /ocp/epwmss@48304000/ecap@48304100
appending property compatible at /ocp/epwmss@48304000/ecap@48304100
new ref @/ocp/epwmss@48304000/ecap@48304100/#pwm-cells
finalizing property #pwm-cells at /ocp/epwmss@48304000/ecap@48304100
appending property #pwm-cells at /ocp/epwmss@48304000/ecap@48304100
new ref @/ocp/epwmss@48304000/ecap@48304100/reg
new ref @/ocp/epwmss@48304000/ecap@48304100/reg
finalizing property reg at /ocp/epwmss@48304000/ecap@48304100
appending property reg at /ocp/epwmss@48304000/ecap@48304100
new ref @/ocp/epwmss@48304000/ecap@48304100/clocks
finalizing property clocks at /ocp/epwmss@48304000/ecap@48304100
appending property clocks at /ocp/epwmss@48304000/ecap@48304100
new ref @/ocp/epwmss@48304000/ecap@48304100/clock-names
finalizing property clock-names at /ocp/epwmss@48304000/ecap@48304100
appending property clock-names at /ocp/epwmss@48304000/ecap@48304100
new ref @/ocp/epwmss@48304000/ecap@48304100/interrupts
finalizing property interrupts at /ocp/epwmss@48304000/ecap@48304100
appending property interrupts at /ocp/epwmss@48304000/ecap@48304100
new ref @/ocp/epwmss@48304000/ecap@48304100/interrupt-names
finalizing property interrupt-names at /ocp/epwmss@48304000/ecap@48304100
appending property interrupt-names at /ocp/epwmss@48304000/ecap@48304100
new ref @/ocp/epwmss@48304000/ecap@48304100/status
finalizing property status at /ocp/epwmss@48304000/ecap@48304100
appending property status at /ocp/epwmss@48304000/ecap@48304100
* finished with /ocp/epwmss@48304000/ecap@48304100 at depth 3
creating node @pwm@48304200 label=ehrpwm2
normal node
* creating /ocp/epwmss@48304000/pwm@48304200 at depth 3
new ref @/ocp/epwmss@48304000/pwm@48304200/compatible
new ref @/ocp/epwmss@48304000/pwm@48304200/compatible
finalizing property compatible at /ocp/epwmss@48304000/pwm@48304200
appending property compatible at /ocp/epwmss@48304000/pwm@48304200
new ref @/ocp/epwmss@48304000/pwm@48304200/#pwm-cells
finalizing property #pwm-cells at /ocp/epwmss@48304000/pwm@48304200
appending property #pwm-cells at /ocp/epwmss@48304000/pwm@48304200
new ref @/ocp/epwmss@48304000/pwm@48304200/reg
new ref @/ocp/epwmss@48304000/pwm@48304200/reg
finalizing property reg at /ocp/epwmss@48304000/pwm@48304200
appending property reg at /ocp/epwmss@48304000/pwm@48304200
new ref @/ocp/epwmss@48304000/pwm@48304200/clocks
new ref @/ocp/epwmss@48304000/pwm@48304200/clocks
finalizing property clocks at /ocp/epwmss@48304000/pwm@48304200
appending property clocks at /ocp/epwmss@48304000/pwm@48304200
new ref @/ocp/epwmss@48304000/pwm@48304200/clock-names
new ref @/ocp/epwmss@48304000/pwm@48304200/clock-names
finalizing property clock-names at /ocp/epwmss@48304000/pwm@48304200
appending property clock-names at /ocp/epwmss@48304000/pwm@48304200
new ref @/ocp/epwmss@48304000/pwm@48304200/status
finalizing property status at /ocp/epwmss@48304000/pwm@48304200
appending property status at /ocp/epwmss@48304000/pwm@48304200
* finished with /ocp/epwmss@48304000/pwm@48304200 at depth 3
* finished with /ocp/epwmss@48304000 at depth 2
creating node @ethernet@4a100000 label=mac
normal node
* creating /ocp/ethernet@4a100000 at depth 2
new ref @/ocp/ethernet@4a100000/compatible
new ref @/ocp/ethernet@4a100000/compatible
finalizing property compatible at /ocp/ethernet@4a100000
appending property compatible at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/ti,hwmods
finalizing property ti,hwmods at /ocp/ethernet@4a100000
appending property ti,hwmods at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/clocks
new ref @/ocp/ethernet@4a100000/clocks
finalizing property clocks at /ocp/ethernet@4a100000
appending property clocks at /ocp/ethernet@4a100000
0100
new property status at /ocp/epwmss@48300000/ecap@48300100
new property compatible at /ocp/epwmss@48300000/pwm@48300200 [SEQ]
sequence to prop 'compatible' (depth 0)
new property #pwm-cells at /ocp/epwmss@48300000/pwm@48300200
new property reg at /ocp/epwmss@48300000/pwm@48300200 [SEQ]
sequence to prop 'reg' (depth 0)
new property clocks at /ocp/epwmss@48300000/pwm@48300200 [SEQ]
sequence to prop 'clocks' (depth 0)
new property clock-names at /ocp/epwmss@48300000/pwm@48300200 [SEQ]
sequence to prop 'clock-names' (depth 0)
new property status at /ocp/epwmss@48300000/pwm@48300200
new property compatible at /ocp/epwmss@48302000
new property reg at /ocp/epwmss@48302000 [SEQ]
sequence to prop 'reg' (depth 0)
new property ti,hwmods at /ocp/epwmss@48302000
new property #address-cells at /ocp/epwmss@48302000
new property #size-cells at /ocp/epwmss@48302000
new property status at /ocp/epwmss@48302000
new property ranges at /ocp/epwmss@48302000 [SEQ]
sequence to prop 'ranges' (depth 0)
sequence to prop 'ranges' (depth 1)
sequence to prop 'ranges' (depth 1)
sequence to prop 'ranges' (depth 1)
new property compatible at /ocp/epwmss@48302000/ecap@48302100 [SEQ]
sequence to prop 'compatible' (depth 0)
new property #pwm-cells at /ocp/epwmss@48302000/ecap@48302100
new property reg at /ocp/epwmss@48302000/ecap@48302100 [SEQ]
sequence to prop 'reg' (depth 0)
new property clocks at /ocp/epwmss@48302000/ecap@48302100
new property clock-names at /ocp/epwmss@48302000/ecap@48302100
new property interrupts at /ocp/epwmss@48302000/ecap@48302100
new property interrupt-names at /ocp/epwmss@48302000/ecap@48302100
new property status at /ocp/epwmss@48302000/ecap@48302100
new property compatible at /ocp/epwmss@48302000/pwm@48302200 [SEQ]
sequence to prop 'compatible' (depth 0)
new property #pwm-cells at /ocp/epwmss@48302000/pwm@48302200
new property reg at /ocp/epwmss@48302000/pwm@48302200 [SEQ]
sequence to prop 'reg' (depth 0)
new property clocks at /ocp/epwmss@48302000/pwm@48302200 [SEQ]
sequence to prop 'clocks' (depth 0)
new property clock-names at /ocp/epwmss@48302000/pwm@48302200 [SEQ]
sequence to prop 'clock-names' (depth 0)
new property status at /ocp/epwmss@48302000/pwm@48302200
new property compatible at /ocp/epwmss@48304000
new property reg at /ocp/epwmss@48304000 [SEQ]
sequence to prop 'reg' (depth 0)
new property ti,hwmods at /ocp/epwmss@48304000
new property #address-cells at /ocp/epwmss@48304000
new property #size-cells at /ocp/epwmss@48304000
new property status at /ocp/epwmss@48304000
new property ranges at /ocp/epwmss@48304000 [SEQ]
sequence to prop 'ranges' (depth 0)
sequence to prop 'ranges' (depth 1)
sequence to prop 'ranges' (depth 1)
sequence to prop 'ranges' (depth 1)
new property compatible at /ocp/epwmss@48304000/ecap@48304100 [SEQ]
sequence to prop 'compatible' (depth 0)
new property #pwm-cells at /ocp/epwmss@48304000/ecap@48304100
new property reg at /ocp/epwmss@48304000/ecap@48304100 [SEQ]
sequence to prop 'reg' (depth 0)
new property clocks at /ocp/epwmss@48304000/ecap@48304100
new property clock-names at /ocp/epwmss@48304000/ecap@48304100
new property interrupts at /ocp/epwmss@48304000/ecap@48304100
new property interrupt-names at /ocp/epwmss@48304000/ecap@48304100
new property status at /ocp/epwmss@48304000/ecap@48304100
new property compatible at /ocp/epwmss@48304000/pwm@48304200 [SEQ]
sequence to prop 'compatible' (depth 0)
new property #pwm-cells at /ocp/epwmss@48304000/pwm@48304200
new property reg at /ocp/epwmss@48304000/pwm@48304200 [SEQ]
sequence to prop 'reg' (depth 0)
new property clocks at /ocp/epwmss@48304000/pwm@48304200 [SEQ]
sequence to prop 'clocks' (depth 0)
new property clock-names at /ocp/epwmss@48304000/pwm@48304200 [SEQ]
sequence to prop 'clock-names' (depth 0)
new property status at /ocp/epwmss@48304000/pwm@48304200
new property compatible at /ocp/ethernet@4a100000 [SEQ]
sequence to prop 'compatible' (depth 0)
new property ti,hwmods at /ocp/ethernet@4a100000
new property clocks at /ocp/ethernet@4a100000 [SEQ]
sequence to prop 'clocks' (depth 0)
new property clock-names at /ocp/ethernet@4a100000new ref @/ocp/ethernet@4a100000/clock-names
new ref @/ocp/ethernet@4a100000/clock-names
finalizing property clock-names at /ocp/ethernet@4a100000
appending property clock-names at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/cpdma_channels
finalizing property cpdma_channels at /ocp/ethernet@4a100000
appending property cpdma_channels at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/ale_entries
finalizing property ale_entries at /ocp/ethernet@4a100000
appending property ale_entries at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/bd_ram_size
finalizing property bd_ram_size at /ocp/ethernet@4a100000
appending property bd_ram_size at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/mac_control
finalizing property mac_control at /ocp/ethernet@4a100000
appending property mac_control at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/slaves
finalizing property slaves at /ocp/ethernet@4a100000
appending property slaves at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/active_slave
finalizing property active_slave at /ocp/ethernet@4a100000
appending property active_slave at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/cpts_clock_mult
finalizing property cpts_clock_mult at /ocp/ethernet@4a100000
appending property cpts_clock_mult at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/cpts_clock_shift
finalizing property cpts_clock_shift at /ocp/ethernet@4a100000
appending property cpts_clock_shift at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/reg
new ref @/ocp/ethernet@4a100000/reg
new ref @/ocp/ethernet@4a100000/reg
new ref @/ocp/ethernet@4a100000/reg
finalizing property reg at /ocp/ethernet@4a100000
appending property reg at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/#address-cells
finalizing property #address-cells at /ocp/ethernet@4a100000
appending property #address-cells at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/#size-cells
finalizing property #size-cells at /ocp/ethernet@4a100000
appending property #size-cells at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/interrupts
new ref @/ocp/ethernet@4a100000/interrupts
new ref @/ocp/ethernet@4a100000/interrupts
new ref @/ocp/ethernet@4a100000/interrupts
finalizing property interrupts at /ocp/ethernet@4a100000
appending property interrupts at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/ranges
finalizing property ranges at /ocp/ethernet@4a100000
appending property ranges at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/syscon
finalizing property syscon at /ocp/ethernet@4a100000
appending property syscon at /ocp/ethernet@4a100000
new ref @/ocp/ethernet@4a100000/status
finalizing property status at /ocp/ethernet@4a100000
appending property status at /ocp/ethernet@4a100000
creating node @mdio@4a101000 label=davinci_mdio
normal node
* creating /ocp/ethernet@4a100000/mdio@4a101000 at depth 3
new ref @/ocp/ethernet@4a100000/mdio@4a101000/compatible
new ref @/ocp/ethernet@4a100000/mdio@4a101000/compatible
finalizing property compatible at /ocp/ethernet@4a100000/mdio@4a101000
appending property compatible at /ocp/ethernet@4a100000/mdio@4a101000
new ref @/ocp/ethernet@4a100000/mdio@4a101000/#address-cells
finalizing property #address-cells at /ocp/ethernet@4a100000/mdio@4a101000
appending property #address-cells at /ocp/ethernet@4a100000/mdio@4a101000
new ref @/ocp/ethernet@4a100000/mdio@4a101000/#size-cells
finalizing property #size-cells at /ocp/ethernet@4a100000/mdio@4a101000
appending property #size-cells at /ocp/ethernet@4a100000/mdio@4a101000
new ref @/ocp/ethernet@4a100000/mdio@4a101000/ti,hwmods
finalizing property ti,hwmods at /ocp/ethernet@4a100000/mdio@4a101000
appending property ti,hwmods at /ocp/ethernet@4a100000/mdio@4a101000
new ref @/ocp/ethernet@4a100000/mdio@4a101000/bus_freq
finalizing property bus_freq at /ocp/ethernet@4a100000/mdio@4a101000
appending property bus_freq at /ocp/ethernet@4a100000/mdio@4a101000
new ref @/ocp/ethernet@4a100000/mdio@4a101000/reg
new ref @/ocp/ethernet@4a100000/mdio@4a101000/reg
finalizing property reg at /ocp/ethernet@4a100000/mdio@4a101000
appending property reg at /ocp/ethernet@4a100000/mdio@4a101000
new ref @/ocp/ethernet@4a100000/mdio@4a101000/status
finalizing property status at /ocp/ethernet@4a100000/mdio@4a101000
appending property status at /ocp/ethernet@4a100000/mdio@4a101000
* finished with /ocp/ethernet@4a100000/mdio@4a101000 at depth 3
creating node @slave@4a100200 label=cpsw_emac0
normal node
* creating /ocp/ethernet@4a100000/slave@4a100200 at depth 3
new ref @/ocp/ethernet@4a100000/slave@4a100200/mac-address
new ref @/ocp/ethernet@4a100000/slave@4a100200/mac-address
new ref @/ocp/ethernet@4a100000/slave@4a100200/mac-address
new ref @/ocp/ethernet@4a100000/slave@4a100200/mac-address
new ref @/ocp/ethernet@4a100000/slave@4a100200/mac-address
new ref @/ocp/ethernet@4a100000/slave@4a100200/mac-address
finalizing property mac-address at /ocp/ethernet@4a100000/slave@4a100200
appending property mac-address at /ocp/ethernet@4a100000/slave@4a100200
* finished with /ocp/ethernet@4a100000/slave@4a100200 at depth 3
creating node @slave@4a100300 label=cpsw_emac1
normal node
* creating /ocp/ethernet@4a100000/slave@4a100300 at depth 3
new ref @/ocp/ethernet@4a100000/slave@4a100300/mac-address
new ref @/ocp/ethernet@4a100000/slave@4a100300/mac-address
new ref @/ocp/ethernet@4a100000/slave@4a100300/mac-address
new ref @/ocp/ethernet@4a100000/slave@4a100300/mac-address
new ref @/ocp/ethernet@4a100000/slave@4a100300/mac-address
new ref @/ocp/ethernet@4a100000/slave@4a100300/mac-address
finalizing property mac-address at /ocp/ethernet@4a100000/slave@4a100300
appending property mac-address at /ocp/ethernet@4a100000/slave@4a100300
* finished with /ocp/ethernet@4a100000/slave@4a100300 at depth 3
creating node @cpsw-phy-sel@44e10650 label=phy_sel
normal node
* creating /ocp/ethernet@4a100000/cpsw-phy-sel@44e10650 at depth 3
new ref @/ocp/ethernet@4a100000/cpsw-phy-sel@44e10650/compatible
finalizing property compatible at /ocp/ethernet@4a100000/cpsw-phy-sel@44e10650
appending property compatible at /ocp/ethernet@4a100000/cpsw-phy-sel@44e10650
new ref @/ocp/ethernet@4a100000/cpsw-phy-sel@44e10650/reg
new ref @/ocp/ethernet@4a100000/cpsw-phy-sel@44e10650/reg
finalizing property reg at /ocp/ethernet@4a100000/cpsw-phy-sel@44e10650
appending property reg at /ocp/ethernet@4a100000/cpsw-phy-sel@44e10650
new ref @/ocp/ethernet@4a100000/cpsw-phy-sel@44e10650/reg-names
finalizing property reg-names at /ocp/ethernet@4a100000/cpsw-phy-sel@44e10650
appending property reg-names at /ocp/ethernet@4a100000/cpsw-phy-sel@44e10650
* finished with /ocp/ethernet@4a100000/cpsw-phy-sel@44e10650 at depth 3
* finished with /ocp/ethernet@4a100000 at depth 2
creating node @ocmcram@40300000 label=ocmcram
normal node
* creating /ocp/ocmcram@40300000 at depth 2
new ref @/ocp/ocmcram@40300000/compatible
finalizing property compatible at /ocp/ocmcram@40300000
appending property compatible at /ocp/ocmcram@40300000
new ref @/ocp/ocmcram@40300000/reg
new ref @/ocp/ocmcram@40300000/reg
finalizing property reg at /ocp/ocmcram@40300000
appending property reg at /ocp/ocmcram@40300000
* finished with /ocp/ocmcram@40300000 at depth 2
creating node @elm@48080000 label=elm
normal node
* creating /ocp/elm@48080000 at depth 2
new ref @/ocp/elm@48080000/compatible
finalizing property compatible at /ocp/elm@48080000
appending property compatible at /ocp/elm@48080000
new ref @/ocp/elm@48080000/reg
new ref @/ocp/elm@48080000/reg
finalizing property reg at /ocp/elm@48080000
appending property reg at /ocp/elm@48080000
new ref @/ocp/elm@48080000/interrupts
finalizing property interrupts at /ocp/elm@48080000
appending property interrupts at /ocp/elm@48080000
new ref @/ocp/elm@48080000/ti,hwmods
finalizing property ti,hwmods at /ocp/elm@48080000
appending property ti,hwmods at /ocp/elm@48080000
new ref @/ocp/elm@48080000/status
finalizing property status at /ocp/elm@48080000
appending property status at /ocp/elm@48080000
* finished with /ocp/elm@48080000 at depth 2
creating node @lcdc@4830e000 label=lcdc
normal node
* creating /ocp/lcdc@4830e000 at depth 2
new ref @/ocp/lcdc@4830e000/compatible
finalizing property compatible at /ocp/lcdc@4830e000
appending property compatible at /ocp/lcdc@4830e000
new ref @/ocp/lcdc@4830e000/reg
new ref @/ocp/lcdc@4830e000/reg
finalizing property reg at /ocp/lcdc@4830e000
appending property reg at /ocp/lcdc@4830e000
new ref @/ocp/lcdc@4830e000/interrupts
finalizing property interrupts at /ocp/lcdc@4830e000
appending property interrupts at /ocp/lcdc@4830e000
new ref @/ocp/lcdc@4830e000/ti,hwmods
finalizing property ti,hwmods at /ocp/lcdc@4830e000
appending property ti,hwmods at /ocp/lcdc@4830e000
new ref @/ocp/lcdc@4830e000/status
finalizing property status at /ocp/lcdc@4830e000
appending property status at /ocp/lcdc@4830e000
* finished with /ocp/lcdc@4830e000 at depth 2
creating node @tscadc@44e0d000 label=tscadc
normal node
* creating /ocp/tscadc@44e0d000 at depth 2
new ref @/ocp/tscadc@44e0d000/compatible
finalizing property compatible at /ocp/tscadc@44e0d000
appending property compatible at /ocp/tscadc@44e0d000
new ref @/ocp/tscadc@44e0d000/reg
new ref @/ocp/tscadc@44e0d000/reg
finalizing property reg at /ocp/tscadc@44e0d000
appending property reg at /ocp/tscadc@44e0d000
new ref @/ocp/tscadc@44e0d000/interrupts
finalizing property interrupts at /ocp/tscadc@44e0d000
appending property interrupts at /ocp/tscadc@44e0d000
new ref @/ocp/tscadc@44e0d000/ti,hwmods
finalizing property ti,hwmods at /ocp/tscadc@44e0d000
appending property ti,hwmods at /ocp/tscadc@44e0d000
new ref @/ocp/tscadc@44e0d000/status
finalizing property status at /ocp/tscadc@44e0d000
appending property status at /ocp/tscadc@44e0d000
new ref @/ocp/tscadc@44e0d000/dmas
new ref @/ocp/tscadc@44e0d000/dmas
new ref @/ocp/tscadc@44e0d000/dmas
new ref @/ocp/tscadc@44e0d000/dmas
new ref @/ocp/tscadc@44e0d000/dmas
new ref @/ocp/tscadc@44e0d000/dmas
finalizing property dmas at /ocp/tscadc@44e0d000
appending property dmas at /ocp/tscadc@44e0d000
new ref @/ocp/tscadc@44e0d000/dma-names
new ref @/ocp/tscadc@44e0d000/dma-names
finalizing property dma-names at /ocp/tscadc@44e0d000
appending property dma-names at /ocp/tscadc@44e0d000
creating node @tsc
normal node
* creating /ocp/tscadc@44e0d000/tsc at depth 3
new ref @/ocp/tscadc@44e0d000/tsc/compatible
finalizing property compatible at /ocp/tscadc@44e0d000/tsc
appending property compatible at /ocp/tscadc@44e0d000/tsc
* finished with /ocp/tscadc@44e0d000/tsc at depth 3
creating node @adc label=am335x_adc
normal node
* creating /ocp/tscadc@44e0d000/adc at depth 3
new ref @/ocp/tscadc@44e0d000/adc/#io-channel-cells
finalizing property #io-channel-cells at /ocp/tscadc@44e0d000/adc
appending property #io-channel-cells at /ocp/tscadc@44e0d000/adc
new ref @/ocp/tscadc@44e0d000/adc/compatible
finalizing property compatible at /ocp/tscadc@44e0d000/adc
appending property compatible at /ocp/tscadc@44e0d000/adc
* finished with /ocp/tscadc@44e0d000/adc at depth 3
* finished with /ocp/tscadc@44e0d000 at depth 2
creating node @gpmc@50000000 label=gpmc
normal node
* creating /ocp/gpmc@50000000 at depth 2
new ref @/ocp/gpmc@50000000/compatible
finalizing property compatible at /ocp/gpmc@50000000
appending property compatible at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/ti,hwmods
finalizing property ti,hwmods at /ocp/gpmc@50000000
appending property ti,hwmods at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/ti,no-idle-on-init
finalizing property ti,no-idle-on-init at /ocp/gpmc@50000000
appending property ti,no-idle-on-init at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/reg
new ref @/ocp/gpmc@50000000/reg
finalizing property reg at /ocp/gpmc@50000000
appending property reg at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/interrupts
finalizing property interrupts at /ocp/gpmc@50000000
appending property interrupts at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/dmas
new ref @/ocp/gpmc@50000000/dmas
new ref @/ocp/gpmc@50000000/dmas
finalizing property dmas at /ocp/gpmc@50000000
appending property dmas at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/dma-names
finalizing property dma-names at /ocp/gpmc@50000000
appending property dma-names at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/gpmc,num-cs
finalizing property gpmc,num-cs at /ocp/gpmc@50000000
appending property gpmc,num-cs at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/gpmc,num-waitpins
finalizing property gpmc,num-waitpins at /ocp/gpmc@50000000
appending property gpmc,num-waitpins at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/#address-cells
finalizing property #address-cells at /ocp/gpmc@50000000
appending property #address-cells at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/#size-cells
finalizing property #size-cells at /ocp/gpmc@50000000
appending property #size-cells at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/interrupt-controller
finalizing property interrupt-controller at /ocp/gpmc@50000000
appending property interrupt-controller at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/#interrupt-cells
finalizing property #interrupt-cells at /ocp/gpmc@50000000
appending property #interrupt-cells at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/gpio-controller
finalizing property gpio-controller at /ocp/gpmc@50000000
appending property gpio-controller at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/#gpio-cells
finalizing property #gpio-cells at /ocp/gpmc@50000000
appending property #gpio-cells at /ocp/gpmc@50000000
new ref @/ocp/gpmc@50000000/status
finalizing property status at /ocp/gpmc@50000000
appending property status at /ocp/gpmc@50000000
* finished with /ocp/gpmc@50000000 at depth 2
creating node @sham@53100000 label=sham
normal node
* creating /ocp/sham@53100000 at depth 2
 [SEQ]
sequence to prop 'clock-names' (depth 0)
new property cpdma_channels at /ocp/ethernet@4a100000
new property ale_entries at /ocp/ethernet@4a100000
new property bd_ram_size at /ocp/ethernet@4a100000
new property mac_control at /ocp/ethernet@4a100000
new property slaves at /ocp/ethernet@4a100000
new property active_slave at /ocp/ethernet@4a100000
new property cpts_clock_mult at /ocp/ethernet@4a100000
new property cpts_clock_shift at /ocp/ethernet@4a100000
new property reg at /ocp/ethernet@4a100000 [SEQ]
sequence to prop 'reg' (depth 0)
new property #address-cells at /ocp/ethernet@4a100000
new property #size-cells at /ocp/ethernet@4a100000
new property interrupts at /ocp/ethernet@4a100000 [SEQ]
sequence to prop 'interrupts' (depth 0)
new property ranges at /ocp/ethernet@4a100000
new property syscon at /ocp/ethernet@4a100000
new property status at /ocp/ethernet@4a100000
new property compatible at /ocp/ethernet@4a100000/mdio@4a101000 [SEQ]
sequence to prop 'compatible' (depth 0)
new property #address-cells at /ocp/ethernet@4a100000/mdio@4a101000
new property #size-cells at /ocp/ethernet@4a100000/mdio@4a101000
new property ti,hwmods at /ocp/ethernet@4a100000/mdio@4a101000
new property bus_freq at /ocp/ethernet@4a100000/mdio@4a101000
new property reg at /ocp/ethernet@4a100000/mdio@4a101000 [SEQ]
sequence to prop 'reg' (depth 0)
new property status at /ocp/ethernet@4a100000/mdio@4a101000
new property mac-address at /ocp/ethernet@4a100000/slave@4a100200 [SEQ]
sequence to prop 'mac-address' (depth 0) tag=!int8
new property mac-address at /ocp/ethernet@4a100000/slave@4a100300 [SEQ]
sequence to prop 'mac-address' (depth 0) tag=!int8
new property compatible at /ocp/ethernet@4a100000/cpsw-phy-sel@44e10650
new property reg at /ocp/ethernet@4a100000/cpsw-phy-sel@44e10650 [SEQ]
sequence to prop 'reg' (depth 0)
new property reg-names at /ocp/ethernet@4a100000/cpsw-phy-sel@44e10650
new property compatible at /ocp/ocmcram@40300000
new property reg at /ocp/ocmcram@40300000 [SEQ]
sequence to prop 'reg' (depth 0)
new property compatible at /ocp/elm@48080000
new property reg at /ocp/elm@48080000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/elm@48080000
new property ti,hwmods at /ocp/elm@48080000
new property status at /ocp/elm@48080000
new property compatible at /ocp/lcdc@4830e000
new property reg at /ocp/lcdc@4830e000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/lcdc@4830e000
new property ti,hwmods at /ocp/lcdc@4830e000
new property status at /ocp/lcdc@4830e000
new property compatible at /ocp/tscadc@44e0d000
new property reg at /ocp/tscadc@44e0d000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/tscadc@44e0d000
new property ti,hwmods at /ocp/tscadc@44e0d000
new property status at /ocp/tscadc@44e0d000
new property dmas at /ocp/tscadc@44e0d000 [SEQ]
sequence to prop 'dmas' (depth 0)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
new property dma-names at /ocp/tscadc@44e0d000 [SEQ]
sequence to prop 'dma-names' (depth 0)
new property compatible at /ocp/tscadc@44e0d000/tsc
new property #io-channel-cells at /ocp/tscadc@44e0d000/adc
new property compatible at /ocp/tscadc@44e0d000/adc
new property compatible at /ocp/gpmc@50000000
new property ti,hwmods at /ocp/gpmc@50000000
new property ti,no-idle-on-init at /ocp/gpmc@50000000
new property reg at /ocp/gpmc@50000000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/gpmc@50000000
new property dmas at /ocp/gpmc@50000000 [SEQ]
sequence to prop 'dmas' (depth 0)
new property dma-names at /ocp/gpmc@50000000
new property gpmc,num-cs at /ocp/gpmc@50000000
new property gpmc,num-waitpins at /ocp/gpmc@50000000
new property #address-cells at /ocp/gpmc@50000000
new property #size-cells at /ocp/gpmc@50000000
new property interrupt-controller at /ocp/gpmc@50000000
new property #interrupt-cells at /ocp/gpmc@50000000
new property gpio-controller at /ocp/gpmc@50000000
new property #gpio-cells at /ocp/gpmc@50000000
new property status at /ocp/gpmc@50000000
new property compatible at /ocp/sham@5310000new ref @/ocp/sham@53100000/compatible
finalizing property compatible at /ocp/sham@53100000
appending property compatible at /ocp/sham@53100000
new ref @/ocp/sham@53100000/ti,hwmods
finalizing property ti,hwmods at /ocp/sham@53100000
appending property ti,hwmods at /ocp/sham@53100000
new ref @/ocp/sham@53100000/reg
new ref @/ocp/sham@53100000/reg
finalizing property reg at /ocp/sham@53100000
appending property reg at /ocp/sham@53100000
new ref @/ocp/sham@53100000/interrupts
finalizing property interrupts at /ocp/sham@53100000
appending property interrupts at /ocp/sham@53100000
new ref @/ocp/sham@53100000/dmas
new ref @/ocp/sham@53100000/dmas
new ref @/ocp/sham@53100000/dmas
finalizing property dmas at /ocp/sham@53100000
appending property dmas at /ocp/sham@53100000
new ref @/ocp/sham@53100000/dma-names
finalizing property dma-names at /ocp/sham@53100000
appending property dma-names at /ocp/sham@53100000
* finished with /ocp/sham@53100000 at depth 2
creating node @aes@53500000 label=aes
normal node
* creating /ocp/aes@53500000 at depth 2
new ref @/ocp/aes@53500000/compatible
finalizing property compatible at /ocp/aes@53500000
appending property compatible at /ocp/aes@53500000
new ref @/ocp/aes@53500000/ti,hwmods
finalizing property ti,hwmods at /ocp/aes@53500000
appending property ti,hwmods at /ocp/aes@53500000
new ref @/ocp/aes@53500000/reg
new ref @/ocp/aes@53500000/reg
finalizing property reg at /ocp/aes@53500000
appending property reg at /ocp/aes@53500000
new ref @/ocp/aes@53500000/interrupts
finalizing property interrupts at /ocp/aes@53500000
appending property interrupts at /ocp/aes@53500000
new ref @/ocp/aes@53500000/dmas
new ref @/ocp/aes@53500000/dmas
new ref @/ocp/aes@53500000/dmas
new ref @/ocp/aes@53500000/dmas
new ref @/ocp/aes@53500000/dmas
new ref @/ocp/aes@53500000/dmas
finalizing property dmas at /ocp/aes@53500000
appending property dmas at /ocp/aes@53500000
new ref @/ocp/aes@53500000/dma-names
new ref @/ocp/aes@53500000/dma-names
finalizing property dma-names at /ocp/aes@53500000
appending property dma-names at /ocp/aes@53500000
* finished with /ocp/aes@53500000 at depth 2
creating node @mcasp@48038000 label=mcasp0
normal node
* creating /ocp/mcasp@48038000 at depth 2
new ref @/ocp/mcasp@48038000/compatible
finalizing property compatible at /ocp/mcasp@48038000
appending property compatible at /ocp/mcasp@48038000
new ref @/ocp/mcasp@48038000/ti,hwmods
finalizing property ti,hwmods at /ocp/mcasp@48038000
appending property ti,hwmods at /ocp/mcasp@48038000
new ref @/ocp/mcasp@48038000/reg
new ref @/ocp/mcasp@48038000/reg
new ref @/ocp/mcasp@48038000/reg
new ref @/ocp/mcasp@48038000/reg
finalizing property reg at /ocp/mcasp@48038000
appending property reg at /ocp/mcasp@48038000
new ref @/ocp/mcasp@48038000/reg-names
new ref @/ocp/mcasp@48038000/reg-names
finalizing property reg-names at /ocp/mcasp@48038000
appending property reg-names at /ocp/mcasp@48038000
new ref @/ocp/mcasp@48038000/interrupts
new ref @/ocp/mcasp@48038000/interrupts
finalizing property interrupts at /ocp/mcasp@48038000
appending property interrupts at /ocp/mcasp@48038000
new ref @/ocp/mcasp@48038000/interrupt-names
new ref @/ocp/mcasp@48038000/interrupt-names
finalizing property interrupt-names at /ocp/mcasp@48038000
appending property interrupt-names at /ocp/mcasp@48038000
new ref @/ocp/mcasp@48038000/status
finalizing property status at /ocp/mcasp@48038000
appending property status at /ocp/mcasp@48038000
new ref @/ocp/mcasp@48038000/dmas
new ref @/ocp/mcasp@48038000/dmas
new ref @/ocp/mcasp@48038000/dmas
new ref @/ocp/mcasp@48038000/dmas
new ref @/ocp/mcasp@48038000/dmas
new ref @/ocp/mcasp@48038000/dmas
finalizing property dmas at /ocp/mcasp@48038000
appending property dmas at /ocp/mcasp@48038000
new ref @/ocp/mcasp@48038000/dma-names
new ref @/ocp/mcasp@48038000/dma-names
finalizing property dma-names at /ocp/mcasp@48038000
appending property dma-names at /ocp/mcasp@48038000
* finished with /ocp/mcasp@48038000 at depth 2
creating node @mcasp@4803C000 label=mcasp1
normal node
* creating /ocp/mcasp@4803C000 at depth 2
new ref @/ocp/mcasp@4803C000/compatible
finalizing property compatible at /ocp/mcasp@4803C000
appending property compatible at /ocp/mcasp@4803C000
new ref @/ocp/mcasp@4803C000/ti,hwmods
finalizing property ti,hwmods at /ocp/mcasp@4803C000
appending property ti,hwmods at /ocp/mcasp@4803C000
new ref @/ocp/mcasp@4803C000/reg
new ref @/ocp/mcasp@4803C000/reg
new ref @/ocp/mcasp@4803C000/reg
new ref @/ocp/mcasp@4803C000/reg
finalizing property reg at /ocp/mcasp@4803C000
appending property reg at /ocp/mcasp@4803C000
new ref @/ocp/mcasp@4803C000/reg-names
new ref @/ocp/mcasp@4803C000/reg-names
finalizing property reg-names at /ocp/mcasp@4803C000
appending property reg-names at /ocp/mcasp@4803C000
new ref @/ocp/mcasp@4803C000/interrupts
new ref @/ocp/mcasp@4803C000/interrupts
finalizing property interrupts at /ocp/mcasp@4803C000
appending property interrupts at /ocp/mcasp@4803C000
new ref @/ocp/mcasp@4803C000/interrupt-names
new ref @/ocp/mcasp@4803C000/interrupt-names
finalizing property interrupt-names at /ocp/mcasp@4803C000
appending property interrupt-names at /ocp/mcasp@4803C000
new ref @/ocp/mcasp@4803C000/status
finalizing property status at /ocp/mcasp@4803C000
appending property status at /ocp/mcasp@4803C000
new ref @/ocp/mcasp@4803C000/dmas
new ref @/ocp/mcasp@4803C000/dmas
new ref @/ocp/mcasp@4803C000/dmas
new ref @/ocp/mcasp@4803C000/dmas
new ref @/ocp/mcasp@4803C000/dmas
new ref @/ocp/mcasp@4803C000/dmas
finalizing property dmas at /ocp/mcasp@4803C000
appending property dmas at /ocp/mcasp@4803C000
new ref @/ocp/mcasp@4803C000/dma-names
new ref @/ocp/mcasp@4803C000/dma-names
finalizing property dma-names at /ocp/mcasp@4803C000
appending property dma-names at /ocp/mcasp@4803C000
* finished with /ocp/mcasp@4803C000 at depth 2
creating node @rng@48310000 label=rng
normal node
* creating /ocp/rng@48310000 at depth 2
new ref @/ocp/rng@48310000/compatible
finalizing property compatible at /ocp/rng@48310000
appending property compatible at /ocp/rng@48310000
new ref @/ocp/rng@48310000/ti,hwmods
finalizing property ti,hwmods at /ocp/rng@48310000
appending property ti,hwmods at /ocp/rng@48310000
new ref @/ocp/rng@48310000/reg
new ref @/ocp/rng@48310000/reg
finalizing property reg at /ocp/rng@48310000
appending property reg at /ocp/rng@48310000
new ref @/ocp/rng@48310000/interrupts
finalizing property interrupts at /ocp/rng@48310000
appending property interrupts at /ocp/rng@48310000
* finished with /ocp/rng@48310000 at depth 2
* finished with /ocp at depth 1
creating node @*scm_clocks
ref node
* creating *scm_clocks at depth 1
creating node @sys_clkin_ck@40 label=sys_clkin_ck
normal node
* creating *scm_clocks/sys_clkin_ck@40 at depth 2
new ref @*scm_clocks/sys_clkin_ck@40/#clock-cells
finalizing property #clock-cells at *scm_clocks/sys_clkin_ck@40
appending property #clock-cells at *scm_clocks/sys_clkin_ck@40
new ref @*scm_clocks/sys_clkin_ck@40/compatible
finalizing property compatible at *scm_clocks/sys_clkin_ck@40
appending property compatible at *scm_clocks/sys_clkin_ck@40
new ref @*scm_clocks/sys_clkin_ck@40/clocks
new ref @*scm_clocks/sys_clkin_ck@40/clocks
new ref @*scm_clocks/sys_clkin_ck@40/clocks
new ref @*scm_clocks/sys_clkin_ck@40/clocks
finalizing property clocks at *scm_clocks/sys_clkin_ck@40
appending property clocks at *scm_clocks/sys_clkin_ck@40
new ref @*scm_clocks/sys_clkin_ck@40/ti,bit-shift
finalizing property ti,bit-shift at *scm_clocks/sys_clkin_ck@40
appending property ti,bit-shift at *scm_clocks/sys_clkin_ck@40
new ref @*scm_clocks/sys_clkin_ck@40/reg
finalizing property reg at *scm_clocks/sys_clkin_ck@40
appending property reg at *scm_clocks/sys_clkin_ck@40
* finished with *scm_clocks/sys_clkin_ck@40 at depth 2
creating node @adc_tsc_fck label=adc_tsc_fck
normal node
* creating *scm_clocks/adc_tsc_fck at depth 2
new ref @*scm_clocks/adc_tsc_fck/#clock-cells
finalizing property #clock-cells at *scm_clocks/adc_tsc_fck
appending property #clock-cells at *scm_clocks/adc_tsc_fck
new ref @*scm_clocks/adc_tsc_fck/compatible
finalizing property compatible at *scm_clocks/adc_tsc_fck
appending property compatible at *scm_clocks/adc_tsc_fck
new ref @*scm_clocks/adc_tsc_fck/clocks
finalizing property clocks at *scm_clocks/adc_tsc_fck
appending property clocks at *scm_clocks/adc_tsc_fck
new ref @*scm_clocks/adc_tsc_fck/clock-mult
finalizing property clock-mult at *scm_clocks/adc_tsc_fck
appending property clock-mult at *scm_clocks/adc_tsc_fck
new ref @*scm_clocks/adc_tsc_fck/clock-div
finalizing property clock-div at *scm_clocks/adc_tsc_fck
appending property clock-div at *scm_clocks/adc_tsc_fck
* finished with *scm_clocks/adc_tsc_fck at depth 2
creating node @dcan0_fck label=dcan0_fck
normal node
* creating *scm_clocks/dcan0_fck at depth 2
new ref @*scm_clocks/dcan0_fck/#clock-cells
finalizing property #clock-cells at *scm_clocks/dcan0_fck
appending property #clock-cells at *scm_clocks/dcan0_fck
new ref @*scm_clocks/dcan0_fck/compatible
finalizing property compatible at *scm_clocks/dcan0_fck
appending property compatible at *scm_clocks/dcan0_fck
new ref @*scm_clocks/dcan0_fck/clocks
finalizing property clocks at *scm_clocks/dcan0_fck
appending property clocks at *scm_clocks/dcan0_fck
new ref @*scm_clocks/dcan0_fck/clock-mult
finalizing property clock-mult at *scm_clocks/dcan0_fck
appending property clock-mult at *scm_clocks/dcan0_fck
new ref @*scm_clocks/dcan0_fck/clock-div
finalizing property clock-div at *scm_clocks/dcan0_fck
appending property clock-div at *scm_clocks/dcan0_fck
* finished with *scm_clocks/dcan0_fck at depth 2
creating node @dcan1_fck label=dcan1_fck
normal node
* creating *scm_clocks/dcan1_fck at depth 2
new ref @*scm_clocks/dcan1_fck/#clock-cells
finalizing property #clock-cells at *scm_clocks/dcan1_fck
appending property #clock-cells at *scm_clocks/dcan1_fck
new ref @*scm_clocks/dcan1_fck/compatible
finalizing property compatible at *scm_clocks/dcan1_fck
appending property compatible at *scm_clocks/dcan1_fck
new ref @*scm_clocks/dcan1_fck/clocks
finalizing property clocks at *scm_clocks/dcan1_fck
appending property clocks at *scm_clocks/dcan1_fck
new ref @*scm_clocks/dcan1_fck/clock-mult
finalizing property clock-mult at *scm_clocks/dcan1_fck
appending property clock-mult at *scm_clocks/dcan1_fck
new ref @*scm_clocks/dcan1_fck/clock-div
finalizing property clock-div at *scm_clocks/dcan1_fck
appending property clock-div at *scm_clocks/dcan1_fck
* finished with *scm_clocks/dcan1_fck at depth 2
creating node @mcasp0_fck label=mcasp0_fck
normal node
* creating *scm_clocks/mcasp0_fck at depth 2
new ref @*scm_clocks/mcasp0_fck/#clock-cells
finalizing property #clock-cells at *scm_clocks/mcasp0_fck
appending property #clock-cells at *scm_clocks/mcasp0_fck
new ref @*scm_clocks/mcasp0_fck/compatible
finalizing property compatible at *scm_clocks/mcasp0_fck
appending property compatible at *scm_clocks/mcasp0_fck
new ref @*scm_clocks/mcasp0_fck/clocks
finalizing property clocks at *scm_clocks/mcasp0_fck
appending property clocks at *scm_clocks/mcasp0_fck
new ref @*scm_clocks/mcasp0_fck/clock-mult
finalizing property clock-mult at *scm_clocks/mcasp0_fck
appending property clock-mult at *scm_clocks/mcasp0_fck
new ref @*scm_clocks/mcasp0_fck/clock-div
finalizing property clock-div at *scm_clocks/mcasp0_fck
appending property clock-div at *scm_clocks/mcasp0_fck
* finished with *scm_clocks/mcasp0_fck at depth 2
creating node @mcasp1_fck label=mcasp1_fck
normal node
* creating *scm_clocks/mcasp1_fck at depth 2
new ref @*scm_clocks/mcasp1_fck/#clock-cells
finalizing property #clock-cells at *scm_clocks/mcasp1_fck
appending property #clock-cells at *scm_clocks/mcasp1_fck
new ref @*scm_clocks/mcasp1_fck/compatible
finalizing property compatible at *scm_clocks/mcasp1_fck
appending property compatible at *scm_clocks/mcasp1_fck
new ref @*scm_clocks/mcasp1_fck/clocks
finalizing property clocks at *scm_clocks/mcasp1_fck
appending property clocks at *scm_clocks/mcasp1_fck
new ref @*scm_clocks/mcasp1_fck/clock-mult
finalizing property clock-mult at *scm_clocks/mcasp1_fck
appending property clock-mult at *scm_clocks/mcasp1_fck
new ref @*scm_clocks/mcasp1_fck/clock-div
finalizing property clock-div at *scm_clocks/mcasp1_fck
appending property clock-div at *scm_clocks/mcasp1_fck
* finished with *scm_clocks/mcasp1_fck at depth 2
creating node @smartreflex0_fck label=smartreflex0_fck
normal node
* creating *scm_clocks/smartreflex0_fck at depth 2
new ref @*scm_clocks/smartreflex0_fck/#clock-cells
finalizing property #clock-cells at *scm_clocks/smartreflex0_fck
appending property #clock-cells at *scm_clocks/smartreflex0_fck
0
new property ti,hwmods at /ocp/sham@53100000
new property reg at /ocp/sham@53100000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/sham@53100000
new property dmas at /ocp/sham@53100000 [SEQ]
sequence to prop 'dmas' (depth 0)
new property dma-names at /ocp/sham@53100000
new property compatible at /ocp/aes@53500000
new property ti,hwmods at /ocp/aes@53500000
new property reg at /ocp/aes@53500000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/aes@53500000
new property dmas at /ocp/aes@53500000 [SEQ]
sequence to prop 'dmas' (depth 0)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
new property dma-names at /ocp/aes@53500000 [SEQ]
sequence to prop 'dma-names' (depth 0)
new property compatible at /ocp/mcasp@48038000
new property ti,hwmods at /ocp/mcasp@48038000
new property reg at /ocp/mcasp@48038000 [SEQ]
sequence to prop 'reg' (depth 0)
new property reg-names at /ocp/mcasp@48038000 [SEQ]
sequence to prop 'reg-names' (depth 0)
new property interrupts at /ocp/mcasp@48038000 [SEQ]
sequence to prop 'interrupts' (depth 0)
new property interrupt-names at /ocp/mcasp@48038000 [SEQ]
sequence to prop 'interrupt-names' (depth 0)
new property status at /ocp/mcasp@48038000
new property dmas at /ocp/mcasp@48038000 [SEQ]
sequence to prop 'dmas' (depth 0)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
new property dma-names at /ocp/mcasp@48038000 [SEQ]
sequence to prop 'dma-names' (depth 0)
new property compatible at /ocp/mcasp@4803C000
new property ti,hwmods at /ocp/mcasp@4803C000
new property reg at /ocp/mcasp@4803C000 [SEQ]
sequence to prop 'reg' (depth 0)
new property reg-names at /ocp/mcasp@4803C000 [SEQ]
sequence to prop 'reg-names' (depth 0)
new property interrupts at /ocp/mcasp@4803C000 [SEQ]
sequence to prop 'interrupts' (depth 0)
new property interrupt-names at /ocp/mcasp@4803C000 [SEQ]
sequence to prop 'interrupt-names' (depth 0)
new property status at /ocp/mcasp@4803C000
new property dmas at /ocp/mcasp@4803C000 [SEQ]
sequence to prop 'dmas' (depth 0)
sequence to prop 'dmas' (depth 1)
sequence to prop 'dmas' (depth 1)
new property dma-names at /ocp/mcasp@4803C000 [SEQ]
sequence to prop 'dma-names' (depth 0)
new property compatible at /ocp/rng@48310000
new property ti,hwmods at /ocp/rng@48310000
new property reg at /ocp/rng@48310000 [SEQ]
sequence to prop 'reg' (depth 0)
new property interrupts at /ocp/rng@48310000
next up is a ref to *scm_clocks
new property #clock-cells at *scm_clocks/sys_clkin_ck@40
new property compatible at *scm_clocks/sys_clkin_ck@40
new property clocks at *scm_clocks/sys_clkin_ck@40 [SEQ]
sequence to prop 'clocks' (depth 0)
new property ti,bit-shift at *scm_clocks/sys_clkin_ck@40
new property reg at *scm_clocks/sys_clkin_ck@40
new property #clock-cells at *scm_clocks/adc_tsc_fck
new property compatible at *scm_clocks/adc_tsc_fck
new property clocks at *scm_clocks/adc_tsc_fck
new property clock-mult at *scm_clocks/adc_tsc_fck
new property clock-div at *scm_clocks/adc_tsc_fck
new property #clock-cells at *scm_clocks/dcan0_fck
new property compatible at *scm_clocks/dcan0_fck
new property clocks at *scm_clocks/dcan0_fck
new property clock-mult at *scm_clocks/dcan0_fck
new property clock-div at *scm_clocks/dcan0_fck
new property #clock-cells at *scm_clocks/dcan1_fck
new property compatible at *scm_clocks/dcan1_fck
new property clocks at *scm_clocks/dcan1_fck
new property clock-mult at *scm_clocks/dcan1_fck
new property clock-div at *scm_clocks/dcan1_fck
new property #clock-cells at *scm_clocks/mcasp0_fck
new property compatible at *scm_clocks/mcasp0_fck
new property clocks at *scm_clocks/mcasp0_fck
new property clock-mult at *scm_clocks/mcasp0_fck
new property clock-div at *scm_clocks/mcasp0_fck
new property #clock-cells at *scm_clocks/mcasp1_fck
new property compatible at *scm_clocks/mcasp1_fck
new property clocks at *scm_clocks/mcasp1_fck
new property clock-mult at *scm_clocks/mcasp1_fck
new property clock-div at *scm_clocks/mcasp1_fck
new property #clock-cells at *scm_clocks/smartreflex0_fck
new property compatible at *new ref @*scm_clocks/smartreflex0_fck/compatible
finalizing property compatible at *scm_clocks/smartreflex0_fck
appending property compatible at *scm_clocks/smartreflex0_fck
new ref @*scm_clocks/smartreflex0_fck/clocks
finalizing property clocks at *scm_clocks/smartreflex0_fck
appending property clocks at *scm_clocks/smartreflex0_fck
new ref @*scm_clocks/smartreflex0_fck/clock-mult
finalizing property clock-mult at *scm_clocks/smartreflex0_fck
appending property clock-mult at *scm_clocks/smartreflex0_fck
new ref @*scm_clocks/smartreflex0_fck/clock-div
finalizing property clock-div at *scm_clocks/smartreflex0_fck
appending property clock-div at *scm_clocks/smartreflex0_fck
* finished with *scm_clocks/smartreflex0_fck at depth 2
creating node @smartreflex1_fck label=smartreflex1_fck
normal node
* creating *scm_clocks/smartreflex1_fck at depth 2
new ref @*scm_clocks/smartreflex1_fck/#clock-cells
finalizing property #clock-cells at *scm_clocks/smartreflex1_fck
appending property #clock-cells at *scm_clocks/smartreflex1_fck
new ref @*scm_clocks/smartreflex1_fck/compatible
finalizing property compatible at *scm_clocks/smartreflex1_fck
appending property compatible at *scm_clocks/smartreflex1_fck
new ref @*scm_clocks/smartreflex1_fck/clocks
finalizing property clocks at *scm_clocks/smartreflex1_fck
appending property clocks at *scm_clocks/smartreflex1_fck
new ref @*scm_clocks/smartreflex1_fck/clock-mult
finalizing property clock-mult at *scm_clocks/smartreflex1_fck
appending property clock-mult at *scm_clocks/smartreflex1_fck
new ref @*scm_clocks/smartreflex1_fck/clock-div
finalizing property clock-div at *scm_clocks/smartreflex1_fck
appending property clock-div at *scm_clocks/smartreflex1_fck
* finished with *scm_clocks/smartreflex1_fck at depth 2
creating node @sha0_fck label=sha0_fck
normal node
* creating *scm_clocks/sha0_fck at depth 2
new ref @*scm_clocks/sha0_fck/#clock-cells
finalizing property #clock-cells at *scm_clocks/sha0_fck
appending property #clock-cells at *scm_clocks/sha0_fck
new ref @*scm_clocks/sha0_fck/compatible
finalizing property compatible at *scm_clocks/sha0_fck
appending property compatible at *scm_clocks/sha0_fck
new ref @*scm_clocks/sha0_fck/clocks
finalizing property clocks at *scm_clocks/sha0_fck
appending property clocks at *scm_clocks/sha0_fck
new ref @*scm_clocks/sha0_fck/clock-mult
finalizing property clock-mult at *scm_clocks/sha0_fck
appending property clock-mult at *scm_clocks/sha0_fck
new ref @*scm_clocks/sha0_fck/clock-div
finalizing property clock-div at *scm_clocks/sha0_fck
appending property clock-div at *scm_clocks/sha0_fck
* finished with *scm_clocks/sha0_fck at depth 2
creating node @aes0_fck label=aes0_fck
normal node
* creating *scm_clocks/aes0_fck at depth 2
new ref @*scm_clocks/aes0_fck/#clock-cells
finalizing property #clock-cells at *scm_clocks/aes0_fck
appending property #clock-cells at *scm_clocks/aes0_fck
new ref @*scm_clocks/aes0_fck/compatible
finalizing property compatible at *scm_clocks/aes0_fck
appending property compatible at *scm_clocks/aes0_fck
new ref @*scm_clocks/aes0_fck/clocks
finalizing property clocks at *scm_clocks/aes0_fck
appending property clocks at *scm_clocks/aes0_fck
new ref @*scm_clocks/aes0_fck/clock-mult
finalizing property clock-mult at *scm_clocks/aes0_fck
appending property clock-mult at *scm_clocks/aes0_fck
new ref @*scm_clocks/aes0_fck/clock-div
finalizing property clock-div at *scm_clocks/aes0_fck
appending property clock-div at *scm_clocks/aes0_fck
* finished with *scm_clocks/aes0_fck at depth 2
creating node @rng_fck label=rng_fck
normal node
* creating *scm_clocks/rng_fck at depth 2
new ref @*scm_clocks/rng_fck/#clock-cells
finalizing property #clock-cells at *scm_clocks/rng_fck
appending property #clock-cells at *scm_clocks/rng_fck
new ref @*scm_clocks/rng_fck/compatible
finalizing property compatible at *scm_clocks/rng_fck
appending property compatible at *scm_clocks/rng_fck
new ref @*scm_clocks/rng_fck/clocks
finalizing property clocks at *scm_clocks/rng_fck
appending property clocks at *scm_clocks/rng_fck
new ref @*scm_clocks/rng_fck/clock-mult
finalizing property clock-mult at *scm_clocks/rng_fck
appending property clock-mult at *scm_clocks/rng_fck
new ref @*scm_clocks/rng_fck/clock-div
finalizing property clock-div at *scm_clocks/rng_fck
appending property clock-div at *scm_clocks/rng_fck
* finished with *scm_clocks/rng_fck at depth 2
creating node @ehrpwm0_tbclk@44e10664 label=ehrpwm0_tbclk
normal node
* creating *scm_clocks/ehrpwm0_tbclk@44e10664 at depth 2
new ref @*scm_clocks/ehrpwm0_tbclk@44e10664/#clock-cells
finalizing property #clock-cells at *scm_clocks/ehrpwm0_tbclk@44e10664
appending property #clock-cells at *scm_clocks/ehrpwm0_tbclk@44e10664
new ref @*scm_clocks/ehrpwm0_tbclk@44e10664/compatible
finalizing property compatible at *scm_clocks/ehrpwm0_tbclk@44e10664
appending property compatible at *scm_clocks/ehrpwm0_tbclk@44e10664
new ref @*scm_clocks/ehrpwm0_tbclk@44e10664/clocks
finalizing property clocks at *scm_clocks/ehrpwm0_tbclk@44e10664
appending property clocks at *scm_clocks/ehrpwm0_tbclk@44e10664
new ref @*scm_clocks/ehrpwm0_tbclk@44e10664/ti,bit-shift
finalizing property ti,bit-shift at *scm_clocks/ehrpwm0_tbclk@44e10664
appending property ti,bit-shift at *scm_clocks/ehrpwm0_tbclk@44e10664
new ref @*scm_clocks/ehrpwm0_tbclk@44e10664/reg
finalizing property reg at *scm_clocks/ehrpwm0_tbclk@44e10664
appending property reg at *scm_clocks/ehrpwm0_tbclk@44e10664
* finished with *scm_clocks/ehrpwm0_tbclk@44e10664 at depth 2
creating node @ehrpwm1_tbclk@44e10664 label=ehrpwm1_tbclk
normal node
* creating *scm_clocks/ehrpwm1_tbclk@44e10664 at depth 2
new ref @*scm_clocks/ehrpwm1_tbclk@44e10664/#clock-cells
finalizing property #clock-cells at *scm_clocks/ehrpwm1_tbclk@44e10664
appending property #clock-cells at *scm_clocks/ehrpwm1_tbclk@44e10664
new ref @*scm_clocks/ehrpwm1_tbclk@44e10664/compatible
finalizing property compatible at *scm_clocks/ehrpwm1_tbclk@44e10664
appending property compatible at *scm_clocks/ehrpwm1_tbclk@44e10664
new ref @*scm_clocks/ehrpwm1_tbclk@44e10664/clocks
finalizing property clocks at *scm_clocks/ehrpwm1_tbclk@44e10664
appending property clocks at *scm_clocks/ehrpwm1_tbclk@44e10664
new ref @*scm_clocks/ehrpwm1_tbclk@44e10664/ti,bit-shift
finalizing property ti,bit-shift at *scm_clocks/ehrpwm1_tbclk@44e10664
appending property ti,bit-shift at *scm_clocks/ehrpwm1_tbclk@44e10664
new ref @*scm_clocks/ehrpwm1_tbclk@44e10664/reg
finalizing property reg at *scm_clocks/ehrpwm1_tbclk@44e10664
appending property reg at *scm_clocks/ehrpwm1_tbclk@44e10664
* finished with *scm_clocks/ehrpwm1_tbclk@44e10664 at depth 2
creating node @ehrpwm2_tbclk@44e10664 label=ehrpwm2_tbclk
normal node
* creating *scm_clocks/ehrpwm2_tbclk@44e10664 at depth 2
new ref @*scm_clocks/ehrpwm2_tbclk@44e10664/#clock-cells
finalizing property #clock-cells at *scm_clocks/ehrpwm2_tbclk@44e10664
appending property #clock-cells at *scm_clocks/ehrpwm2_tbclk@44e10664
new ref @*scm_clocks/ehrpwm2_tbclk@44e10664/compatible
finalizing property compatible at *scm_clocks/ehrpwm2_tbclk@44e10664
appending property compatible at *scm_clocks/ehrpwm2_tbclk@44e10664
new ref @*scm_clocks/ehrpwm2_tbclk@44e10664/clocks
finalizing property clocks at *scm_clocks/ehrpwm2_tbclk@44e10664
appending property clocks at *scm_clocks/ehrpwm2_tbclk@44e10664
new ref @*scm_clocks/ehrpwm2_tbclk@44e10664/ti,bit-shift
finalizing property ti,bit-shift at *scm_clocks/ehrpwm2_tbclk@44e10664
appending property ti,bit-shift at *scm_clocks/ehrpwm2_tbclk@44e10664
new ref @*scm_clocks/ehrpwm2_tbclk@44e10664/reg
finalizing property reg at *scm_clocks/ehrpwm2_tbclk@44e10664
appending property reg at *scm_clocks/ehrpwm2_tbclk@44e10664
* finished with *scm_clocks/ehrpwm2_tbclk@44e10664 at depth 2
* finished with *scm_clocks at depth 1
creating node @*prcm_clocks
ref node
* creating *prcm_clocks at depth 1
creating node @clk_32768_ck label=clk_32768_ck
normal node
* creating *prcm_clocks/clk_32768_ck at depth 2
new ref @*prcm_clocks/clk_32768_ck/#clock-cells
finalizing property #clock-cells at *prcm_clocks/clk_32768_ck
appending property #clock-cells at *prcm_clocks/clk_32768_ck
new ref @*prcm_clocks/clk_32768_ck/compatible
finalizing property compatible at *prcm_clocks/clk_32768_ck
appending property compatible at *prcm_clocks/clk_32768_ck
new ref @*prcm_clocks/clk_32768_ck/clock-frequency
finalizing property clock-frequency at *prcm_clocks/clk_32768_ck
appending property clock-frequency at *prcm_clocks/clk_32768_ck
* finished with *prcm_clocks/clk_32768_ck at depth 2
creating node @clk_rc32k_ck label=clk_rc32k_ck
normal node
* creating *prcm_clocks/clk_rc32k_ck at depth 2
new ref @*prcm_clocks/clk_rc32k_ck/#clock-cells
finalizing property #clock-cells at *prcm_clocks/clk_rc32k_ck
appending property #clock-cells at *prcm_clocks/clk_rc32k_ck
new ref @*prcm_clocks/clk_rc32k_ck/compatible
finalizing property compatible at *prcm_clocks/clk_rc32k_ck
appending property compatible at *prcm_clocks/clk_rc32k_ck
new ref @*prcm_clocks/clk_rc32k_ck/clock-frequency
finalizing property clock-frequency at *prcm_clocks/clk_rc32k_ck
appending property clock-frequency at *prcm_clocks/clk_rc32k_ck
* finished with *prcm_clocks/clk_rc32k_ck at depth 2
creating node @virt_19200000_ck label=virt_19200000_ck
normal node
* creating *prcm_clocks/virt_19200000_ck at depth 2
new ref @*prcm_clocks/virt_19200000_ck/#clock-cells
finalizing property #clock-cells at *prcm_clocks/virt_19200000_ck
appending property #clock-cells at *prcm_clocks/virt_19200000_ck
new ref @*prcm_clocks/virt_19200000_ck/compatible
finalizing property compatible at *prcm_clocks/virt_19200000_ck
appending property compatible at *prcm_clocks/virt_19200000_ck
new ref @*prcm_clocks/virt_19200000_ck/clock-frequency
finalizing property clock-frequency at *prcm_clocks/virt_19200000_ck
appending property clock-frequency at *prcm_clocks/virt_19200000_ck
* finished with *prcm_clocks/virt_19200000_ck at depth 2
creating node @virt_24000000_ck label=virt_24000000_ck
normal node
* creating *prcm_clocks/virt_24000000_ck at depth 2
new ref @*prcm_clocks/virt_24000000_ck/#clock-cells
finalizing property #clock-cells at *prcm_clocks/virt_24000000_ck
appending property #clock-cells at *prcm_clocks/virt_24000000_ck
new ref @*prcm_clocks/virt_24000000_ck/compatible
finalizing property compatible at *prcm_clocks/virt_24000000_ck
appending property compatible at *prcm_clocks/virt_24000000_ck
new ref @*prcm_clocks/virt_24000000_ck/clock-frequency
finalizing property clock-frequency at *prcm_clocks/virt_24000000_ck
appending property clock-frequency at *prcm_clocks/virt_24000000_ck
* finished with *prcm_clocks/virt_24000000_ck at depth 2
creating node @virt_25000000_ck label=virt_25000000_ck
normal node
* creating *prcm_clocks/virt_25000000_ck at depth 2
new ref @*prcm_clocks/virt_25000000_ck/#clock-cells
finalizing property #clock-cells at *prcm_clocks/virt_25000000_ck
appending property #clock-cells at *prcm_clocks/virt_25000000_ck
new ref @*prcm_clocks/virt_25000000_ck/compatible
finalizing property compatible at *prcm_clocks/virt_25000000_ck
appending property compatible at *prcm_clocks/virt_25000000_ck
new ref @*prcm_clocks/virt_25000000_ck/clock-frequency
finalizing property clock-frequency at *prcm_clocks/virt_25000000_ck
appending property clock-frequency at *prcm_clocks/virt_25000000_ck
* finished with *prcm_clocks/virt_25000000_ck at depth 2
creating node @virt_26000000_ck label=virt_26000000_ck
normal node
* creating *prcm_clocks/virt_26000000_ck at depth 2
new ref @*prcm_clocks/virt_26000000_ck/#clock-cells
finalizing property #clock-cells at *prcm_clocks/virt_26000000_ck
appending property #clock-cells at *prcm_clocks/virt_26000000_ck
new ref @*prcm_clocks/virt_26000000_ck/compatible
finalizing property compatible at *prcm_clocks/virt_26000000_ck
appending property compatible at *prcm_clocks/virt_26000000_ck
new ref @*prcm_clocks/virt_26000000_ck/clock-frequency
finalizing property clock-frequency at *prcm_clocks/virt_26000000_ck
appending property clock-frequency at *prcm_clocks/virt_26000000_ck
* finished with *prcm_clocks/virt_26000000_ck at depth 2
creating node @tclkin_ck label=tclkin_ck
normal node
* creating *prcm_clocks/tclkin_ck at depth 2
new ref @*prcm_clocks/tclkin_ck/#clock-cells
finalizing property #clock-cells at *prcm_clocks/tclkin_ck
appending property #clock-cells at *prcm_clocks/tclkin_ck
new ref @*prcm_clocks/tclkin_ck/compatible
finalizing property compatible at *prcm_clocks/tclkin_ck
appending property compatible at *prcm_clocks/tclkin_ck
new ref @*prcm_clocks/tclkin_ck/clock-frequency
finalizing property clock-frequency at *prcm_clocks/tclkin_ck
appending property clock-frequency at *prcm_clocks/tclkin_ck
* finished with *prcm_clocks/tclkin_ck at depth 2
creating node @dpll_core_ck@490 label=dpll_core_ck
normal node
* creating *prcm_clocks/dpll_core_ck@490 at depth 2
new ref @*prcm_clocks/dpll_core_ck@490/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_core_ck@490
appending property #clock-cells at *prcm_clocks/dpll_core_ck@490
new ref @*prcm_clocks/dpll_core_ck@490/compatible
finalizing property compatible at *prcm_clocks/dpll_core_ck@490
appending property compatible at *prcm_clocks/dpll_core_ck@490
new ref @*prcm_clocks/dpll_core_ck@490/clocks
new ref @*prcm_clocks/dpll_core_ck@490/clocks
finalizing property clocks at *prcm_clocks/dpll_core_ck@490
appending property clocks at *prcm_clocks/dpll_core_ck@490
new ref @*prcm_clocks/dpll_core_ck@490/reg
new ref @*prcm_clocks/dpll_core_ck@490/reg
new ref @*prcm_clocks/dpll_core_ck@490/reg
finalizing property reg at *prcm_clocks/dpll_core_ck@490
appending property reg at *prcm_clocks/dpll_core_ck@490
* finished with *prcm_clocks/dpll_core_ck@490 at depth 2
creating node @dpll_core_x2_ck label=dpll_core_x2_ck
normal node
* creating *prcm_clocks/dpll_core_x2_ck at depth 2
new ref @*prcm_clocks/dpll_core_x2_ck/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_core_x2_ck
appending property #clock-cells at *prcm_clocks/dpll_core_x2_ck
new ref @*prcm_clocks/dpll_core_x2_ck/compatible
finalizing property compatible at *prcm_clocks/dpll_core_x2_ck
appending property compatible at *prcm_clocks/dpll_core_x2_ck
new ref @*prcm_clocks/dpll_core_x2_ck/clocks
finalizing property clocks at *prcm_clocks/dpll_core_x2_ck
appending property clocks at *prcm_clocks/dpll_core_x2_ck
* finished with *prcm_clocks/dpll_core_x2_ck at depth 2
creating node @dpll_core_m4_ck@480 label=dpll_core_m4_ck
normal node
* creating *prcm_clocks/dpll_core_m4_ck@480 at depth 2
new ref @*prcm_clocks/dpll_core_m4_ck@480/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_core_m4_ck@480
appending property #clock-cells at *prcm_clocks/dpll_core_m4_ck@480
new ref @*prcm_clocks/dpll_core_m4_ck@480/compatible
finalizing property compatible at *prcm_clocks/dpll_core_m4_ck@480
appending property compatible at *prcm_clocks/dpll_core_m4_ck@480
new ref @*prcm_clocks/dpll_core_m4_ck@480/clocks
finalizing property clocks at *prcm_clocks/dpll_core_m4_ck@480
appending property clocks at *prcm_clocks/dpll_core_m4_ck@480
new ref @*prcm_clocks/dpll_core_m4_ck@480/ti,max-div
finalizing property ti,max-div at *prcm_clocks/dpll_core_m4_ck@480
appending property ti,max-div at *prcm_clocks/dpll_core_m4_ck@480
new ref @*prcm_clocks/dpll_core_m4_ck@480/reg
finalizing property reg at *prcm_clocks/dpll_core_m4_ck@480
appending property reg at *prcm_clocks/dpll_core_m4_ck@480
scm_clocks/smartreflex0_fck
new property clocks at *scm_clocks/smartreflex0_fck
new property clock-mult at *scm_clocks/smartreflex0_fck
new property clock-div at *scm_clocks/smartreflex0_fck
new property #clock-cells at *scm_clocks/smartreflex1_fck
new property compatible at *scm_clocks/smartreflex1_fck
new property clocks at *scm_clocks/smartreflex1_fck
new property clock-mult at *scm_clocks/smartreflex1_fck
new property clock-div at *scm_clocks/smartreflex1_fck
new property #clock-cells at *scm_clocks/sha0_fck
new property compatible at *scm_clocks/sha0_fck
new property clocks at *scm_clocks/sha0_fck
new property clock-mult at *scm_clocks/sha0_fck
new property clock-div at *scm_clocks/sha0_fck
new property #clock-cells at *scm_clocks/aes0_fck
new property compatible at *scm_clocks/aes0_fck
new property clocks at *scm_clocks/aes0_fck
new property clock-mult at *scm_clocks/aes0_fck
new property clock-div at *scm_clocks/aes0_fck
new property #clock-cells at *scm_clocks/rng_fck
new property compatible at *scm_clocks/rng_fck
new property clocks at *scm_clocks/rng_fck
new property clock-mult at *scm_clocks/rng_fck
new property clock-div at *scm_clocks/rng_fck
new property #clock-cells at *scm_clocks/ehrpwm0_tbclk@44e10664
new property compatible at *scm_clocks/ehrpwm0_tbclk@44e10664
new property clocks at *scm_clocks/ehrpwm0_tbclk@44e10664
new property ti,bit-shift at *scm_clocks/ehrpwm0_tbclk@44e10664
new property reg at *scm_clocks/ehrpwm0_tbclk@44e10664
new property #clock-cells at *scm_clocks/ehrpwm1_tbclk@44e10664
new property compatible at *scm_clocks/ehrpwm1_tbclk@44e10664
new property clocks at *scm_clocks/ehrpwm1_tbclk@44e10664
new property ti,bit-shift at *scm_clocks/ehrpwm1_tbclk@44e10664
new property reg at *scm_clocks/ehrpwm1_tbclk@44e10664
new property #clock-cells at *scm_clocks/ehrpwm2_tbclk@44e10664
new property compatible at *scm_clocks/ehrpwm2_tbclk@44e10664
new property clocks at *scm_clocks/ehrpwm2_tbclk@44e10664
new property ti,bit-shift at *scm_clocks/ehrpwm2_tbclk@44e10664
new property reg at *scm_clocks/ehrpwm2_tbclk@44e10664
* out of ref context
next up is a ref to *prcm_clocks
new property #clock-cells at *prcm_clocks/clk_32768_ck
new property compatible at *prcm_clocks/clk_32768_ck
new property clock-frequency at *prcm_clocks/clk_32768_ck
new property #clock-cells at *prcm_clocks/clk_rc32k_ck
new property compatible at *prcm_clocks/clk_rc32k_ck
new property clock-frequency at *prcm_clocks/clk_rc32k_ck
new property #clock-cells at *prcm_clocks/virt_19200000_ck
new property compatible at *prcm_clocks/virt_19200000_ck
new property clock-frequency at *prcm_clocks/virt_19200000_ck
new property #clock-cells at *prcm_clocks/virt_24000000_ck
new property compatible at *prcm_clocks/virt_24000000_ck
new property clock-frequency at *prcm_clocks/virt_24000000_ck
new property #clock-cells at *prcm_clocks/virt_25000000_ck
new property compatible at *prcm_clocks/virt_25000000_ck
new property clock-frequency at *prcm_clocks/virt_25000000_ck
new property #clock-cells at *prcm_clocks/virt_26000000_ck
new property compatible at *prcm_clocks/virt_26000000_ck
new property clock-frequency at *prcm_clocks/virt_26000000_ck
new property #clock-cells at *prcm_clocks/tclkin_ck
new property compatible at *prcm_clocks/tclkin_ck
new property clock-frequency at *prcm_clocks/tclkin_ck
new property #clock-cells at *prcm_clocks/dpll_core_ck@490
new property compatible at *prcm_clocks/dpll_core_ck@490
new property clocks at *prcm_clocks/dpll_core_ck@490 [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/dpll_core_ck@490 [SEQ]
sequence to prop 'reg' (depth 0)
new property #clock-cells at *prcm_clocks/dpll_core_x2_ck
new property compatible at *prcm_clocks/dpll_core_x2_ck
new property clocks at *prcm_clocks/dpll_core_x2_ck
new property #clock-cells at *prcm_clocks/dpll_core_m4_ck@480
new property compatible at *prcm_clocks/dpll_core_m4_ck@480
new property clocks at *prcm_clocks/dpll_core_m4_ck@480
new property ti,max-div at *prcm_clocks/dpll_core_m4_ck@480
new property reg at *prcm_clocks/dpll_core_m4_ck@480
nnew ref @*prcm_clocks/dpll_core_m4_ck@480/ti,index-starts-at-one
finalizing property ti,index-starts-at-one at *prcm_clocks/dpll_core_m4_ck@480
appending property ti,index-starts-at-one at *prcm_clocks/dpll_core_m4_ck@480
* finished with *prcm_clocks/dpll_core_m4_ck@480 at depth 2
creating node @dpll_core_m5_ck@484 label=dpll_core_m5_ck
normal node
* creating *prcm_clocks/dpll_core_m5_ck@484 at depth 2
new ref @*prcm_clocks/dpll_core_m5_ck@484/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_core_m5_ck@484
appending property #clock-cells at *prcm_clocks/dpll_core_m5_ck@484
new ref @*prcm_clocks/dpll_core_m5_ck@484/compatible
finalizing property compatible at *prcm_clocks/dpll_core_m5_ck@484
appending property compatible at *prcm_clocks/dpll_core_m5_ck@484
new ref @*prcm_clocks/dpll_core_m5_ck@484/clocks
finalizing property clocks at *prcm_clocks/dpll_core_m5_ck@484
appending property clocks at *prcm_clocks/dpll_core_m5_ck@484
new ref @*prcm_clocks/dpll_core_m5_ck@484/ti,max-div
finalizing property ti,max-div at *prcm_clocks/dpll_core_m5_ck@484
appending property ti,max-div at *prcm_clocks/dpll_core_m5_ck@484
new ref @*prcm_clocks/dpll_core_m5_ck@484/reg
finalizing property reg at *prcm_clocks/dpll_core_m5_ck@484
appending property reg at *prcm_clocks/dpll_core_m5_ck@484
new ref @*prcm_clocks/dpll_core_m5_ck@484/ti,index-starts-at-one
finalizing property ti,index-starts-at-one at *prcm_clocks/dpll_core_m5_ck@484
appending property ti,index-starts-at-one at *prcm_clocks/dpll_core_m5_ck@484
* finished with *prcm_clocks/dpll_core_m5_ck@484 at depth 2
creating node @dpll_core_m6_ck@4d8 label=dpll_core_m6_ck
normal node
* creating *prcm_clocks/dpll_core_m6_ck@4d8 at depth 2
new ref @*prcm_clocks/dpll_core_m6_ck@4d8/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_core_m6_ck@4d8
appending property #clock-cells at *prcm_clocks/dpll_core_m6_ck@4d8
new ref @*prcm_clocks/dpll_core_m6_ck@4d8/compatible
finalizing property compatible at *prcm_clocks/dpll_core_m6_ck@4d8
appending property compatible at *prcm_clocks/dpll_core_m6_ck@4d8
new ref @*prcm_clocks/dpll_core_m6_ck@4d8/clocks
finalizing property clocks at *prcm_clocks/dpll_core_m6_ck@4d8
appending property clocks at *prcm_clocks/dpll_core_m6_ck@4d8
new ref @*prcm_clocks/dpll_core_m6_ck@4d8/ti,max-div
finalizing property ti,max-div at *prcm_clocks/dpll_core_m6_ck@4d8
appending property ti,max-div at *prcm_clocks/dpll_core_m6_ck@4d8
new ref @*prcm_clocks/dpll_core_m6_ck@4d8/reg
finalizing property reg at *prcm_clocks/dpll_core_m6_ck@4d8
appending property reg at *prcm_clocks/dpll_core_m6_ck@4d8
new ref @*prcm_clocks/dpll_core_m6_ck@4d8/ti,index-starts-at-one
finalizing property ti,index-starts-at-one at *prcm_clocks/dpll_core_m6_ck@4d8
appending property ti,index-starts-at-one at *prcm_clocks/dpll_core_m6_ck@4d8
* finished with *prcm_clocks/dpll_core_m6_ck@4d8 at depth 2
creating node @dpll_mpu_ck@488 label=dpll_mpu_ck
normal node
* creating *prcm_clocks/dpll_mpu_ck@488 at depth 2
new ref @*prcm_clocks/dpll_mpu_ck@488/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_mpu_ck@488
appending property #clock-cells at *prcm_clocks/dpll_mpu_ck@488
new ref @*prcm_clocks/dpll_mpu_ck@488/compatible
finalizing property compatible at *prcm_clocks/dpll_mpu_ck@488
appending property compatible at *prcm_clocks/dpll_mpu_ck@488
new ref @*prcm_clocks/dpll_mpu_ck@488/clocks
new ref @*prcm_clocks/dpll_mpu_ck@488/clocks
finalizing property clocks at *prcm_clocks/dpll_mpu_ck@488
appending property clocks at *prcm_clocks/dpll_mpu_ck@488
new ref @*prcm_clocks/dpll_mpu_ck@488/reg
new ref @*prcm_clocks/dpll_mpu_ck@488/reg
new ref @*prcm_clocks/dpll_mpu_ck@488/reg
finalizing property reg at *prcm_clocks/dpll_mpu_ck@488
appending property reg at *prcm_clocks/dpll_mpu_ck@488
* finished with *prcm_clocks/dpll_mpu_ck@488 at depth 2
creating node @dpll_mpu_m2_ck@4a8 label=dpll_mpu_m2_ck
normal node
* creating *prcm_clocks/dpll_mpu_m2_ck@4a8 at depth 2
new ref @*prcm_clocks/dpll_mpu_m2_ck@4a8/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_mpu_m2_ck@4a8
appending property #clock-cells at *prcm_clocks/dpll_mpu_m2_ck@4a8
new ref @*prcm_clocks/dpll_mpu_m2_ck@4a8/compatible
finalizing property compatible at *prcm_clocks/dpll_mpu_m2_ck@4a8
appending property compatible at *prcm_clocks/dpll_mpu_m2_ck@4a8
new ref @*prcm_clocks/dpll_mpu_m2_ck@4a8/clocks
finalizing property clocks at *prcm_clocks/dpll_mpu_m2_ck@4a8
appending property clocks at *prcm_clocks/dpll_mpu_m2_ck@4a8
new ref @*prcm_clocks/dpll_mpu_m2_ck@4a8/ti,max-div
finalizing property ti,max-div at *prcm_clocks/dpll_mpu_m2_ck@4a8
appending property ti,max-div at *prcm_clocks/dpll_mpu_m2_ck@4a8
new ref @*prcm_clocks/dpll_mpu_m2_ck@4a8/reg
finalizing property reg at *prcm_clocks/dpll_mpu_m2_ck@4a8
appending property reg at *prcm_clocks/dpll_mpu_m2_ck@4a8
new ref @*prcm_clocks/dpll_mpu_m2_ck@4a8/ti,index-starts-at-one
finalizing property ti,index-starts-at-one at *prcm_clocks/dpll_mpu_m2_ck@4a8
appending property ti,index-starts-at-one at *prcm_clocks/dpll_mpu_m2_ck@4a8
* finished with *prcm_clocks/dpll_mpu_m2_ck@4a8 at depth 2
creating node @dpll_ddr_ck@494 label=dpll_ddr_ck
normal node
* creating *prcm_clocks/dpll_ddr_ck@494 at depth 2
new ref @*prcm_clocks/dpll_ddr_ck@494/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_ddr_ck@494
appending property #clock-cells at *prcm_clocks/dpll_ddr_ck@494
new ref @*prcm_clocks/dpll_ddr_ck@494/compatible
finalizing property compatible at *prcm_clocks/dpll_ddr_ck@494
appending property compatible at *prcm_clocks/dpll_ddr_ck@494
new ref @*prcm_clocks/dpll_ddr_ck@494/clocks
new ref @*prcm_clocks/dpll_ddr_ck@494/clocks
finalizing property clocks at *prcm_clocks/dpll_ddr_ck@494
appending property clocks at *prcm_clocks/dpll_ddr_ck@494
new ref @*prcm_clocks/dpll_ddr_ck@494/reg
new ref @*prcm_clocks/dpll_ddr_ck@494/reg
new ref @*prcm_clocks/dpll_ddr_ck@494/reg
finalizing property reg at *prcm_clocks/dpll_ddr_ck@494
appending property reg at *prcm_clocks/dpll_ddr_ck@494
* finished with *prcm_clocks/dpll_ddr_ck@494 at depth 2
creating node @dpll_ddr_m2_ck@4a0 label=dpll_ddr_m2_ck
normal node
* creating *prcm_clocks/dpll_ddr_m2_ck@4a0 at depth 2
new ref @*prcm_clocks/dpll_ddr_m2_ck@4a0/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_ddr_m2_ck@4a0
appending property #clock-cells at *prcm_clocks/dpll_ddr_m2_ck@4a0
new ref @*prcm_clocks/dpll_ddr_m2_ck@4a0/compatible
finalizing property compatible at *prcm_clocks/dpll_ddr_m2_ck@4a0
appending property compatible at *prcm_clocks/dpll_ddr_m2_ck@4a0
new ref @*prcm_clocks/dpll_ddr_m2_ck@4a0/clocks
finalizing property clocks at *prcm_clocks/dpll_ddr_m2_ck@4a0
appending property clocks at *prcm_clocks/dpll_ddr_m2_ck@4a0
new ref @*prcm_clocks/dpll_ddr_m2_ck@4a0/ti,max-div
finalizing property ti,max-div at *prcm_clocks/dpll_ddr_m2_ck@4a0
appending property ti,max-div at *prcm_clocks/dpll_ddr_m2_ck@4a0
new ref @*prcm_clocks/dpll_ddr_m2_ck@4a0/reg
finalizing property reg at *prcm_clocks/dpll_ddr_m2_ck@4a0
appending property reg at *prcm_clocks/dpll_ddr_m2_ck@4a0
new ref @*prcm_clocks/dpll_ddr_m2_ck@4a0/ti,index-starts-at-one
finalizing property ti,index-starts-at-one at *prcm_clocks/dpll_ddr_m2_ck@4a0
appending property ti,index-starts-at-one at *prcm_clocks/dpll_ddr_m2_ck@4a0
* finished with *prcm_clocks/dpll_ddr_m2_ck@4a0 at depth 2
creating node @dpll_ddr_m2_div2_ck label=dpll_ddr_m2_div2_ck
normal node
* creating *prcm_clocks/dpll_ddr_m2_div2_ck at depth 2
new ref @*prcm_clocks/dpll_ddr_m2_div2_ck/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_ddr_m2_div2_ck
appending property #clock-cells at *prcm_clocks/dpll_ddr_m2_div2_ck
new ref @*prcm_clocks/dpll_ddr_m2_div2_ck/compatible
finalizing property compatible at *prcm_clocks/dpll_ddr_m2_div2_ck
appending property compatible at *prcm_clocks/dpll_ddr_m2_div2_ck
new ref @*prcm_clocks/dpll_ddr_m2_div2_ck/clocks
finalizing property clocks at *prcm_clocks/dpll_ddr_m2_div2_ck
appending property clocks at *prcm_clocks/dpll_ddr_m2_div2_ck
new ref @*prcm_clocks/dpll_ddr_m2_div2_ck/clock-mult
finalizing property clock-mult at *prcm_clocks/dpll_ddr_m2_div2_ck
appending property clock-mult at *prcm_clocks/dpll_ddr_m2_div2_ck
new ref @*prcm_clocks/dpll_ddr_m2_div2_ck/clock-div
finalizing property clock-div at *prcm_clocks/dpll_ddr_m2_div2_ck
appending property clock-div at *prcm_clocks/dpll_ddr_m2_div2_ck
* finished with *prcm_clocks/dpll_ddr_m2_div2_ck at depth 2
creating node @dpll_disp_ck@498 label=dpll_disp_ck
normal node
* creating *prcm_clocks/dpll_disp_ck@498 at depth 2
new ref @*prcm_clocks/dpll_disp_ck@498/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_disp_ck@498
appending property #clock-cells at *prcm_clocks/dpll_disp_ck@498
new ref @*prcm_clocks/dpll_disp_ck@498/compatible
finalizing property compatible at *prcm_clocks/dpll_disp_ck@498
appending property compatible at *prcm_clocks/dpll_disp_ck@498
new ref @*prcm_clocks/dpll_disp_ck@498/clocks
new ref @*prcm_clocks/dpll_disp_ck@498/clocks
finalizing property clocks at *prcm_clocks/dpll_disp_ck@498
appending property clocks at *prcm_clocks/dpll_disp_ck@498
new ref @*prcm_clocks/dpll_disp_ck@498/reg
new ref @*prcm_clocks/dpll_disp_ck@498/reg
new ref @*prcm_clocks/dpll_disp_ck@498/reg
finalizing property reg at *prcm_clocks/dpll_disp_ck@498
appending property reg at *prcm_clocks/dpll_disp_ck@498
* finished with *prcm_clocks/dpll_disp_ck@498 at depth 2
creating node @dpll_disp_m2_ck@4a4 label=dpll_disp_m2_ck
normal node
* creating *prcm_clocks/dpll_disp_m2_ck@4a4 at depth 2
new ref @*prcm_clocks/dpll_disp_m2_ck@4a4/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_disp_m2_ck@4a4
appending property #clock-cells at *prcm_clocks/dpll_disp_m2_ck@4a4
new ref @*prcm_clocks/dpll_disp_m2_ck@4a4/compatible
finalizing property compatible at *prcm_clocks/dpll_disp_m2_ck@4a4
appending property compatible at *prcm_clocks/dpll_disp_m2_ck@4a4
new ref @*prcm_clocks/dpll_disp_m2_ck@4a4/clocks
finalizing property clocks at *prcm_clocks/dpll_disp_m2_ck@4a4
appending property clocks at *prcm_clocks/dpll_disp_m2_ck@4a4
new ref @*prcm_clocks/dpll_disp_m2_ck@4a4/ti,max-div
finalizing property ti,max-div at *prcm_clocks/dpll_disp_m2_ck@4a4
appending property ti,max-div at *prcm_clocks/dpll_disp_m2_ck@4a4
new ref @*prcm_clocks/dpll_disp_m2_ck@4a4/reg
finalizing property reg at *prcm_clocks/dpll_disp_m2_ck@4a4
appending property reg at *prcm_clocks/dpll_disp_m2_ck@4a4
new ref @*prcm_clocks/dpll_disp_m2_ck@4a4/ti,index-starts-at-one
finalizing property ti,index-starts-at-one at *prcm_clocks/dpll_disp_m2_ck@4a4
appending property ti,index-starts-at-one at *prcm_clocks/dpll_disp_m2_ck@4a4
new ref @*prcm_clocks/dpll_disp_m2_ck@4a4/ti,set-rate-parent
finalizing property ti,set-rate-parent at *prcm_clocks/dpll_disp_m2_ck@4a4
appending property ti,set-rate-parent at *prcm_clocks/dpll_disp_m2_ck@4a4
* finished with *prcm_clocks/dpll_disp_m2_ck@4a4 at depth 2
creating node @dpll_per_ck@48c label=dpll_per_ck
normal node
* creating *prcm_clocks/dpll_per_ck@48c at depth 2
new ref @*prcm_clocks/dpll_per_ck@48c/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_per_ck@48c
appending property #clock-cells at *prcm_clocks/dpll_per_ck@48c
new ref @*prcm_clocks/dpll_per_ck@48c/compatible
finalizing property compatible at *prcm_clocks/dpll_per_ck@48c
appending property compatible at *prcm_clocks/dpll_per_ck@48c
new ref @*prcm_clocks/dpll_per_ck@48c/clocks
new ref @*prcm_clocks/dpll_per_ck@48c/clocks
finalizing property clocks at *prcm_clocks/dpll_per_ck@48c
appending property clocks at *prcm_clocks/dpll_per_ck@48c
new ref @*prcm_clocks/dpll_per_ck@48c/reg
new ref @*prcm_clocks/dpll_per_ck@48c/reg
new ref @*prcm_clocks/dpll_per_ck@48c/reg
finalizing property reg at *prcm_clocks/dpll_per_ck@48c
appending property reg at *prcm_clocks/dpll_per_ck@48c
* finished with *prcm_clocks/dpll_per_ck@48c at depth 2
creating node @dpll_per_m2_ck@4ac label=dpll_per_m2_ck
normal node
* creating *prcm_clocks/dpll_per_m2_ck@4ac at depth 2
new ref @*prcm_clocks/dpll_per_m2_ck@4ac/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_per_m2_ck@4ac
appending property #clock-cells at *prcm_clocks/dpll_per_m2_ck@4ac
new ref @*prcm_clocks/dpll_per_m2_ck@4ac/compatible
finalizing property compatible at *prcm_clocks/dpll_per_m2_ck@4ac
appending property compatible at *prcm_clocks/dpll_per_m2_ck@4ac
new ref @*prcm_clocks/dpll_per_m2_ck@4ac/clocks
finalizing property clocks at *prcm_clocks/dpll_per_m2_ck@4ac
appending property clocks at *prcm_clocks/dpll_per_m2_ck@4ac
new ref @*prcm_clocks/dpll_per_m2_ck@4ac/ti,max-div
finalizing property ti,max-div at *prcm_clocks/dpll_per_m2_ck@4ac
appending property ti,max-div at *prcm_clocks/dpll_per_m2_ck@4ac
new ref @*prcm_clocks/dpll_per_m2_ck@4ac/reg
finalizing property reg at *prcm_clocks/dpll_per_m2_ck@4ac
appending property reg at *prcm_clocks/dpll_per_m2_ck@4ac
new ref @*prcm_clocks/dpll_per_m2_ck@4ac/ti,index-starts-at-one
finalizing property ti,index-starts-at-one at *prcm_clocks/dpll_per_m2_ck@4ac
appending property ti,index-starts-at-one at *prcm_clocks/dpll_per_m2_ck@4ac
* finished with *prcm_clocks/dpll_per_m2_ck@4ac at depth 2
creating node @dpll_per_m2_div4_wkupdm_ck label=dpll_per_m2_div4_wkupdm_ck
normal node
* creating *prcm_clocks/dpll_per_m2_div4_wkupdm_ck at depth 2
new ref @*prcm_clocks/dpll_per_m2_div4_wkupdm_ck/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_per_m2_div4_wkupdm_ck
appending property #clock-cells at *prcm_clocks/dpll_per_m2_div4_wkupdm_ck
new ref @*prcm_clocks/dpll_per_m2_div4_wkupdm_ck/compatible
finalizing property compatible at *prcm_clocks/dpll_per_m2_div4_wkupdm_ck
appending property compatible at *prcm_clocks/dpll_per_m2_div4_wkupdm_ck
new ref @*prcm_clocks/dpll_per_m2_div4_wkupdm_ck/clocks
finalizing property clocks at *prcm_clocks/dpll_per_m2_div4_wkupdm_ck
appending property clocks at *prcm_clocks/dpll_per_m2_div4_wkupdm_ck
new ref @*prcm_clocks/dpll_per_m2_div4_wkupdm_ck/clock-mult
finalizing property clock-mult at *prcm_clocks/dpll_per_m2_div4_wkupdm_ck
appending property clock-mult at *prcm_clocks/dpll_per_m2_div4_wkupdm_ck
ew property ti,index-starts-at-one at *prcm_clocks/dpll_core_m4_ck@480
new property #clock-cells at *prcm_clocks/dpll_core_m5_ck@484
new property compatible at *prcm_clocks/dpll_core_m5_ck@484
new property clocks at *prcm_clocks/dpll_core_m5_ck@484
new property ti,max-div at *prcm_clocks/dpll_core_m5_ck@484
new property reg at *prcm_clocks/dpll_core_m5_ck@484
new property ti,index-starts-at-one at *prcm_clocks/dpll_core_m5_ck@484
new property #clock-cells at *prcm_clocks/dpll_core_m6_ck@4d8
new property compatible at *prcm_clocks/dpll_core_m6_ck@4d8
new property clocks at *prcm_clocks/dpll_core_m6_ck@4d8
new property ti,max-div at *prcm_clocks/dpll_core_m6_ck@4d8
new property reg at *prcm_clocks/dpll_core_m6_ck@4d8
new property ti,index-starts-at-one at *prcm_clocks/dpll_core_m6_ck@4d8
new property #clock-cells at *prcm_clocks/dpll_mpu_ck@488
new property compatible at *prcm_clocks/dpll_mpu_ck@488
new property clocks at *prcm_clocks/dpll_mpu_ck@488 [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/dpll_mpu_ck@488 [SEQ]
sequence to prop 'reg' (depth 0)
new property #clock-cells at *prcm_clocks/dpll_mpu_m2_ck@4a8
new property compatible at *prcm_clocks/dpll_mpu_m2_ck@4a8
new property clocks at *prcm_clocks/dpll_mpu_m2_ck@4a8
new property ti,max-div at *prcm_clocks/dpll_mpu_m2_ck@4a8
new property reg at *prcm_clocks/dpll_mpu_m2_ck@4a8
new property ti,index-starts-at-one at *prcm_clocks/dpll_mpu_m2_ck@4a8
new property #clock-cells at *prcm_clocks/dpll_ddr_ck@494
new property compatible at *prcm_clocks/dpll_ddr_ck@494
new property clocks at *prcm_clocks/dpll_ddr_ck@494 [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/dpll_ddr_ck@494 [SEQ]
sequence to prop 'reg' (depth 0)
new property #clock-cells at *prcm_clocks/dpll_ddr_m2_ck@4a0
new property compatible at *prcm_clocks/dpll_ddr_m2_ck@4a0
new property clocks at *prcm_clocks/dpll_ddr_m2_ck@4a0
new property ti,max-div at *prcm_clocks/dpll_ddr_m2_ck@4a0
new property reg at *prcm_clocks/dpll_ddr_m2_ck@4a0
new property ti,index-starts-at-one at *prcm_clocks/dpll_ddr_m2_ck@4a0
new property #clock-cells at *prcm_clocks/dpll_ddr_m2_div2_ck
new property compatible at *prcm_clocks/dpll_ddr_m2_div2_ck
new property clocks at *prcm_clocks/dpll_ddr_m2_div2_ck
new property clock-mult at *prcm_clocks/dpll_ddr_m2_div2_ck
new property clock-div at *prcm_clocks/dpll_ddr_m2_div2_ck
new property #clock-cells at *prcm_clocks/dpll_disp_ck@498
new property compatible at *prcm_clocks/dpll_disp_ck@498
new property clocks at *prcm_clocks/dpll_disp_ck@498 [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/dpll_disp_ck@498 [SEQ]
sequence to prop 'reg' (depth 0)
new property #clock-cells at *prcm_clocks/dpll_disp_m2_ck@4a4
new property compatible at *prcm_clocks/dpll_disp_m2_ck@4a4
new property clocks at *prcm_clocks/dpll_disp_m2_ck@4a4
new property ti,max-div at *prcm_clocks/dpll_disp_m2_ck@4a4
new property reg at *prcm_clocks/dpll_disp_m2_ck@4a4
new property ti,index-starts-at-one at *prcm_clocks/dpll_disp_m2_ck@4a4
new property ti,set-rate-parent at *prcm_clocks/dpll_disp_m2_ck@4a4
new property #clock-cells at *prcm_clocks/dpll_per_ck@48c
new property compatible at *prcm_clocks/dpll_per_ck@48c
new property clocks at *prcm_clocks/dpll_per_ck@48c [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/dpll_per_ck@48c [SEQ]
sequence to prop 'reg' (depth 0)
new property #clock-cells at *prcm_clocks/dpll_per_m2_ck@4ac
new property compatible at *prcm_clocks/dpll_per_m2_ck@4ac
new property clocks at *prcm_clocks/dpll_per_m2_ck@4ac
new property ti,max-div at *prcm_clocks/dpll_per_m2_ck@4ac
new property reg at *prcm_clocks/dpll_per_m2_ck@4ac
new property ti,index-starts-at-one at *prcm_clocks/dpll_per_m2_ck@4ac
new property #clock-cells at *prcm_clocks/dpll_per_m2_div4_wkupdm_ck
new property compatible at *prcm_clocks/dpll_per_m2_div4_wkupdm_ck
new property clocks at *prcm_clocks/dpll_per_m2_div4_wkupdm_ck
new property clock-mult at *prcm_clocks/dpll_per_m2_div4_wkupdm_ck
new property clock-div at *prcm_clocks/dpll_penew ref @*prcm_clocks/dpll_per_m2_div4_wkupdm_ck/clock-div
finalizing property clock-div at *prcm_clocks/dpll_per_m2_div4_wkupdm_ck
appending property clock-div at *prcm_clocks/dpll_per_m2_div4_wkupdm_ck
* finished with *prcm_clocks/dpll_per_m2_div4_wkupdm_ck at depth 2
creating node @dpll_per_m2_div4_ck label=dpll_per_m2_div4_ck
normal node
* creating *prcm_clocks/dpll_per_m2_div4_ck at depth 2
new ref @*prcm_clocks/dpll_per_m2_div4_ck/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_per_m2_div4_ck
appending property #clock-cells at *prcm_clocks/dpll_per_m2_div4_ck
new ref @*prcm_clocks/dpll_per_m2_div4_ck/compatible
finalizing property compatible at *prcm_clocks/dpll_per_m2_div4_ck
appending property compatible at *prcm_clocks/dpll_per_m2_div4_ck
new ref @*prcm_clocks/dpll_per_m2_div4_ck/clocks
finalizing property clocks at *prcm_clocks/dpll_per_m2_div4_ck
appending property clocks at *prcm_clocks/dpll_per_m2_div4_ck
new ref @*prcm_clocks/dpll_per_m2_div4_ck/clock-mult
finalizing property clock-mult at *prcm_clocks/dpll_per_m2_div4_ck
appending property clock-mult at *prcm_clocks/dpll_per_m2_div4_ck
new ref @*prcm_clocks/dpll_per_m2_div4_ck/clock-div
finalizing property clock-div at *prcm_clocks/dpll_per_m2_div4_ck
appending property clock-div at *prcm_clocks/dpll_per_m2_div4_ck
* finished with *prcm_clocks/dpll_per_m2_div4_ck at depth 2
creating node @cefuse_fck@a20 label=cefuse_fck
normal node
* creating *prcm_clocks/cefuse_fck@a20 at depth 2
new ref @*prcm_clocks/cefuse_fck@a20/#clock-cells
finalizing property #clock-cells at *prcm_clocks/cefuse_fck@a20
appending property #clock-cells at *prcm_clocks/cefuse_fck@a20
new ref @*prcm_clocks/cefuse_fck@a20/compatible
finalizing property compatible at *prcm_clocks/cefuse_fck@a20
appending property compatible at *prcm_clocks/cefuse_fck@a20
new ref @*prcm_clocks/cefuse_fck@a20/clocks
finalizing property clocks at *prcm_clocks/cefuse_fck@a20
appending property clocks at *prcm_clocks/cefuse_fck@a20
new ref @*prcm_clocks/cefuse_fck@a20/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/cefuse_fck@a20
appending property ti,bit-shift at *prcm_clocks/cefuse_fck@a20
new ref @*prcm_clocks/cefuse_fck@a20/reg
finalizing property reg at *prcm_clocks/cefuse_fck@a20
appending property reg at *prcm_clocks/cefuse_fck@a20
* finished with *prcm_clocks/cefuse_fck@a20 at depth 2
creating node @clk_24mhz label=clk_24mhz
normal node
* creating *prcm_clocks/clk_24mhz at depth 2
new ref @*prcm_clocks/clk_24mhz/#clock-cells
finalizing property #clock-cells at *prcm_clocks/clk_24mhz
appending property #clock-cells at *prcm_clocks/clk_24mhz
new ref @*prcm_clocks/clk_24mhz/compatible
finalizing property compatible at *prcm_clocks/clk_24mhz
appending property compatible at *prcm_clocks/clk_24mhz
new ref @*prcm_clocks/clk_24mhz/clocks
finalizing property clocks at *prcm_clocks/clk_24mhz
appending property clocks at *prcm_clocks/clk_24mhz
new ref @*prcm_clocks/clk_24mhz/clock-mult
finalizing property clock-mult at *prcm_clocks/clk_24mhz
appending property clock-mult at *prcm_clocks/clk_24mhz
new ref @*prcm_clocks/clk_24mhz/clock-div
finalizing property clock-div at *prcm_clocks/clk_24mhz
appending property clock-div at *prcm_clocks/clk_24mhz
* finished with *prcm_clocks/clk_24mhz at depth 2
creating node @clkdiv32k_ck label=clkdiv32k_ck
normal node
* creating *prcm_clocks/clkdiv32k_ck at depth 2
new ref @*prcm_clocks/clkdiv32k_ck/#clock-cells
finalizing property #clock-cells at *prcm_clocks/clkdiv32k_ck
appending property #clock-cells at *prcm_clocks/clkdiv32k_ck
new ref @*prcm_clocks/clkdiv32k_ck/compatible
finalizing property compatible at *prcm_clocks/clkdiv32k_ck
appending property compatible at *prcm_clocks/clkdiv32k_ck
new ref @*prcm_clocks/clkdiv32k_ck/clocks
finalizing property clocks at *prcm_clocks/clkdiv32k_ck
appending property clocks at *prcm_clocks/clkdiv32k_ck
new ref @*prcm_clocks/clkdiv32k_ck/clock-mult
finalizing property clock-mult at *prcm_clocks/clkdiv32k_ck
appending property clock-mult at *prcm_clocks/clkdiv32k_ck
new ref @*prcm_clocks/clkdiv32k_ck/clock-div
finalizing property clock-div at *prcm_clocks/clkdiv32k_ck
appending property clock-div at *prcm_clocks/clkdiv32k_ck
* finished with *prcm_clocks/clkdiv32k_ck at depth 2
creating node @clkdiv32k_ick@14c label=clkdiv32k_ick
normal node
* creating *prcm_clocks/clkdiv32k_ick@14c at depth 2
new ref @*prcm_clocks/clkdiv32k_ick@14c/#clock-cells
finalizing property #clock-cells at *prcm_clocks/clkdiv32k_ick@14c
appending property #clock-cells at *prcm_clocks/clkdiv32k_ick@14c
new ref @*prcm_clocks/clkdiv32k_ick@14c/compatible
finalizing property compatible at *prcm_clocks/clkdiv32k_ick@14c
appending property compatible at *prcm_clocks/clkdiv32k_ick@14c
new ref @*prcm_clocks/clkdiv32k_ick@14c/clocks
finalizing property clocks at *prcm_clocks/clkdiv32k_ick@14c
appending property clocks at *prcm_clocks/clkdiv32k_ick@14c
new ref @*prcm_clocks/clkdiv32k_ick@14c/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/clkdiv32k_ick@14c
appending property ti,bit-shift at *prcm_clocks/clkdiv32k_ick@14c
new ref @*prcm_clocks/clkdiv32k_ick@14c/reg
finalizing property reg at *prcm_clocks/clkdiv32k_ick@14c
appending property reg at *prcm_clocks/clkdiv32k_ick@14c
* finished with *prcm_clocks/clkdiv32k_ick@14c at depth 2
creating node @l3_gclk label=l3_gclk
normal node
* creating *prcm_clocks/l3_gclk at depth 2
new ref @*prcm_clocks/l3_gclk/#clock-cells
finalizing property #clock-cells at *prcm_clocks/l3_gclk
appending property #clock-cells at *prcm_clocks/l3_gclk
new ref @*prcm_clocks/l3_gclk/compatible
finalizing property compatible at *prcm_clocks/l3_gclk
appending property compatible at *prcm_clocks/l3_gclk
new ref @*prcm_clocks/l3_gclk/clocks
finalizing property clocks at *prcm_clocks/l3_gclk
appending property clocks at *prcm_clocks/l3_gclk
new ref @*prcm_clocks/l3_gclk/clock-mult
finalizing property clock-mult at *prcm_clocks/l3_gclk
appending property clock-mult at *prcm_clocks/l3_gclk
new ref @*prcm_clocks/l3_gclk/clock-div
finalizing property clock-div at *prcm_clocks/l3_gclk
appending property clock-div at *prcm_clocks/l3_gclk
* finished with *prcm_clocks/l3_gclk at depth 2
creating node @pruss_ocp_gclk@530 label=pruss_ocp_gclk
normal node
* creating *prcm_clocks/pruss_ocp_gclk@530 at depth 2
new ref @*prcm_clocks/pruss_ocp_gclk@530/#clock-cells
finalizing property #clock-cells at *prcm_clocks/pruss_ocp_gclk@530
appending property #clock-cells at *prcm_clocks/pruss_ocp_gclk@530
new ref @*prcm_clocks/pruss_ocp_gclk@530/compatible
finalizing property compatible at *prcm_clocks/pruss_ocp_gclk@530
appending property compatible at *prcm_clocks/pruss_ocp_gclk@530
new ref @*prcm_clocks/pruss_ocp_gclk@530/clocks
new ref @*prcm_clocks/pruss_ocp_gclk@530/clocks
finalizing property clocks at *prcm_clocks/pruss_ocp_gclk@530
appending property clocks at *prcm_clocks/pruss_ocp_gclk@530
new ref @*prcm_clocks/pruss_ocp_gclk@530/reg
finalizing property reg at *prcm_clocks/pruss_ocp_gclk@530
appending property reg at *prcm_clocks/pruss_ocp_gclk@530
* finished with *prcm_clocks/pruss_ocp_gclk@530 at depth 2
creating node @mmu_fck@914 label=mmu_fck
normal node
* creating *prcm_clocks/mmu_fck@914 at depth 2
new ref @*prcm_clocks/mmu_fck@914/#clock-cells
finalizing property #clock-cells at *prcm_clocks/mmu_fck@914
appending property #clock-cells at *prcm_clocks/mmu_fck@914
new ref @*prcm_clocks/mmu_fck@914/compatible
finalizing property compatible at *prcm_clocks/mmu_fck@914
appending property compatible at *prcm_clocks/mmu_fck@914
new ref @*prcm_clocks/mmu_fck@914/clocks
finalizing property clocks at *prcm_clocks/mmu_fck@914
appending property clocks at *prcm_clocks/mmu_fck@914
new ref @*prcm_clocks/mmu_fck@914/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/mmu_fck@914
appending property ti,bit-shift at *prcm_clocks/mmu_fck@914
new ref @*prcm_clocks/mmu_fck@914/reg
finalizing property reg at *prcm_clocks/mmu_fck@914
appending property reg at *prcm_clocks/mmu_fck@914
* finished with *prcm_clocks/mmu_fck@914 at depth 2
creating node @timer1_fck@528 label=timer1_fck
normal node
* creating *prcm_clocks/timer1_fck@528 at depth 2
new ref @*prcm_clocks/timer1_fck@528/#clock-cells
finalizing property #clock-cells at *prcm_clocks/timer1_fck@528
appending property #clock-cells at *prcm_clocks/timer1_fck@528
new ref @*prcm_clocks/timer1_fck@528/compatible
finalizing property compatible at *prcm_clocks/timer1_fck@528
appending property compatible at *prcm_clocks/timer1_fck@528
new ref @*prcm_clocks/timer1_fck@528/clocks
new ref @*prcm_clocks/timer1_fck@528/clocks
new ref @*prcm_clocks/timer1_fck@528/clocks
new ref @*prcm_clocks/timer1_fck@528/clocks
new ref @*prcm_clocks/timer1_fck@528/clocks
finalizing property clocks at *prcm_clocks/timer1_fck@528
appending property clocks at *prcm_clocks/timer1_fck@528
new ref @*prcm_clocks/timer1_fck@528/reg
finalizing property reg at *prcm_clocks/timer1_fck@528
appending property reg at *prcm_clocks/timer1_fck@528
* finished with *prcm_clocks/timer1_fck@528 at depth 2
creating node @timer2_fck@508 label=timer2_fck
normal node
* creating *prcm_clocks/timer2_fck@508 at depth 2
new ref @*prcm_clocks/timer2_fck@508/#clock-cells
finalizing property #clock-cells at *prcm_clocks/timer2_fck@508
appending property #clock-cells at *prcm_clocks/timer2_fck@508
new ref @*prcm_clocks/timer2_fck@508/compatible
finalizing property compatible at *prcm_clocks/timer2_fck@508
appending property compatible at *prcm_clocks/timer2_fck@508
new ref @*prcm_clocks/timer2_fck@508/clocks
new ref @*prcm_clocks/timer2_fck@508/clocks
new ref @*prcm_clocks/timer2_fck@508/clocks
finalizing property clocks at *prcm_clocks/timer2_fck@508
appending property clocks at *prcm_clocks/timer2_fck@508
new ref @*prcm_clocks/timer2_fck@508/reg
finalizing property reg at *prcm_clocks/timer2_fck@508
appending property reg at *prcm_clocks/timer2_fck@508
* finished with *prcm_clocks/timer2_fck@508 at depth 2
creating node @timer3_fck@50c label=timer3_fck
normal node
* creating *prcm_clocks/timer3_fck@50c at depth 2
new ref @*prcm_clocks/timer3_fck@50c/#clock-cells
finalizing property #clock-cells at *prcm_clocks/timer3_fck@50c
appending property #clock-cells at *prcm_clocks/timer3_fck@50c
new ref @*prcm_clocks/timer3_fck@50c/compatible
finalizing property compatible at *prcm_clocks/timer3_fck@50c
appending property compatible at *prcm_clocks/timer3_fck@50c
new ref @*prcm_clocks/timer3_fck@50c/clocks
new ref @*prcm_clocks/timer3_fck@50c/clocks
new ref @*prcm_clocks/timer3_fck@50c/clocks
finalizing property clocks at *prcm_clocks/timer3_fck@50c
appending property clocks at *prcm_clocks/timer3_fck@50c
new ref @*prcm_clocks/timer3_fck@50c/reg
finalizing property reg at *prcm_clocks/timer3_fck@50c
appending property reg at *prcm_clocks/timer3_fck@50c
* finished with *prcm_clocks/timer3_fck@50c at depth 2
creating node @timer4_fck@510 label=timer4_fck
normal node
* creating *prcm_clocks/timer4_fck@510 at depth 2
new ref @*prcm_clocks/timer4_fck@510/#clock-cells
finalizing property #clock-cells at *prcm_clocks/timer4_fck@510
appending property #clock-cells at *prcm_clocks/timer4_fck@510
new ref @*prcm_clocks/timer4_fck@510/compatible
finalizing property compatible at *prcm_clocks/timer4_fck@510
appending property compatible at *prcm_clocks/timer4_fck@510
new ref @*prcm_clocks/timer4_fck@510/clocks
new ref @*prcm_clocks/timer4_fck@510/clocks
new ref @*prcm_clocks/timer4_fck@510/clocks
finalizing property clocks at *prcm_clocks/timer4_fck@510
appending property clocks at *prcm_clocks/timer4_fck@510
new ref @*prcm_clocks/timer4_fck@510/reg
finalizing property reg at *prcm_clocks/timer4_fck@510
appending property reg at *prcm_clocks/timer4_fck@510
* finished with *prcm_clocks/timer4_fck@510 at depth 2
creating node @timer5_fck@518 label=timer5_fck
normal node
* creating *prcm_clocks/timer5_fck@518 at depth 2
new ref @*prcm_clocks/timer5_fck@518/#clock-cells
finalizing property #clock-cells at *prcm_clocks/timer5_fck@518
appending property #clock-cells at *prcm_clocks/timer5_fck@518
new ref @*prcm_clocks/timer5_fck@518/compatible
finalizing property compatible at *prcm_clocks/timer5_fck@518
appending property compatible at *prcm_clocks/timer5_fck@518
new ref @*prcm_clocks/timer5_fck@518/clocks
new ref @*prcm_clocks/timer5_fck@518/clocks
new ref @*prcm_clocks/timer5_fck@518/clocks
finalizing property clocks at *prcm_clocks/timer5_fck@518
appending property clocks at *prcm_clocks/timer5_fck@518
new ref @*prcm_clocks/timer5_fck@518/reg
finalizing property reg at *prcm_clocks/timer5_fck@518
appending property reg at *prcm_clocks/timer5_fck@518
* finished with *prcm_clocks/timer5_fck@518 at depth 2
creating node @timer6_fck@51c label=timer6_fck
normal node
* creating *prcm_clocks/timer6_fck@51c at depth 2
new ref @*prcm_clocks/timer6_fck@51c/#clock-cells
finalizing property #clock-cells at *prcm_clocks/timer6_fck@51c
appending property #clock-cells at *prcm_clocks/timer6_fck@51c
new ref @*prcm_clocks/timer6_fck@51c/compatible
finalizing property compatible at *prcm_clocks/timer6_fck@51c
appending property compatible at *prcm_clocks/timer6_fck@51c
new ref @*prcm_clocks/timer6_fck@51c/clocks
new ref @*prcm_clocks/timer6_fck@51c/clocks
new ref @*prcm_clocks/timer6_fck@51c/clocks
finalizing property clocks at *prcm_clocks/timer6_fck@51c
appending property clocks at *prcm_clocks/timer6_fck@51c
new ref @*prcm_clocks/timer6_fck@51c/reg
finalizing property reg at *prcm_clocks/timer6_fck@51c
appending property reg at *prcm_clocks/timer6_fck@51c
* finished with *prcm_clocks/timer6_fck@51c at depth 2
creating node @timer7_fck@504 label=timer7_fck
normal node
* creating *prcm_clocks/timer7_fck@504 at depth 2
new ref @*prcm_clocks/timer7_fck@504/#clock-cells
finalizing property #clock-cells at *prcm_clocks/timer7_fck@504
appending property #clock-cells at *prcm_clocks/timer7_fck@504
new ref @*prcm_clocks/timer7_fck@504/compatible
finalizing property compatible at *prcm_clocks/timer7_fck@504
appending property compatible at *prcm_clocks/timer7_fck@504
new ref @*prcm_clocks/timer7_fck@504/clocks
new ref @*prcm_clocks/timer7_fck@504/clocks
new ref @*prcm_clocks/timer7_fck@504/clocks
finalizing property clocks at *prcm_clocks/timer7_fck@504
appending property clocks at *prcm_clocks/timer7_fck@504
new ref @*prcm_clocks/timer7_fck@504/reg
finalizing property reg at *prcm_clocks/timer7_fck@504
appending property reg at *prcm_clocks/timer7_fck@504
* finished with *prcm_clocks/timer7_fck@504 at depth 2
creating node @usbotg_fck@47c label=usbotg_fck
normal node
* creating *prcm_clocks/usbotg_fck@47c at depth 2
new ref @*prcm_clocks/usbotg_fck@47c/#clock-cells
finalizing property #clock-cells at *prcm_clocks/usbotg_fck@47c
appending property #clock-cells at *prcm_clocks/usbotg_fck@47c
new ref @*prcm_clocks/usbotg_fck@47c/compatible
finalizing property compatible at *prcm_clocks/usbotg_fck@47c
appending property compatible at *prcm_clocks/usbotg_fck@47c
new ref @*prcm_clocks/usbotg_fck@47c/clocks
finalizing property clocks at *prcm_clocks/usbotg_fck@47c
appending property clocks at *prcm_clocks/usbotg_fck@47c
r_m2_div4_wkupdm_ck
new property #clock-cells at *prcm_clocks/dpll_per_m2_div4_ck
new property compatible at *prcm_clocks/dpll_per_m2_div4_ck
new property clocks at *prcm_clocks/dpll_per_m2_div4_ck
new property clock-mult at *prcm_clocks/dpll_per_m2_div4_ck
new property clock-div at *prcm_clocks/dpll_per_m2_div4_ck
new property #clock-cells at *prcm_clocks/cefuse_fck@a20
new property compatible at *prcm_clocks/cefuse_fck@a20
new property clocks at *prcm_clocks/cefuse_fck@a20
new property ti,bit-shift at *prcm_clocks/cefuse_fck@a20
new property reg at *prcm_clocks/cefuse_fck@a20
new property #clock-cells at *prcm_clocks/clk_24mhz
new property compatible at *prcm_clocks/clk_24mhz
new property clocks at *prcm_clocks/clk_24mhz
new property clock-mult at *prcm_clocks/clk_24mhz
new property clock-div at *prcm_clocks/clk_24mhz
new property #clock-cells at *prcm_clocks/clkdiv32k_ck
new property compatible at *prcm_clocks/clkdiv32k_ck
new property clocks at *prcm_clocks/clkdiv32k_ck
new property clock-mult at *prcm_clocks/clkdiv32k_ck
new property clock-div at *prcm_clocks/clkdiv32k_ck
new property #clock-cells at *prcm_clocks/clkdiv32k_ick@14c
new property compatible at *prcm_clocks/clkdiv32k_ick@14c
new property clocks at *prcm_clocks/clkdiv32k_ick@14c
new property ti,bit-shift at *prcm_clocks/clkdiv32k_ick@14c
new property reg at *prcm_clocks/clkdiv32k_ick@14c
new property #clock-cells at *prcm_clocks/l3_gclk
new property compatible at *prcm_clocks/l3_gclk
new property clocks at *prcm_clocks/l3_gclk
new property clock-mult at *prcm_clocks/l3_gclk
new property clock-div at *prcm_clocks/l3_gclk
new property #clock-cells at *prcm_clocks/pruss_ocp_gclk@530
new property compatible at *prcm_clocks/pruss_ocp_gclk@530
new property clocks at *prcm_clocks/pruss_ocp_gclk@530 [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/pruss_ocp_gclk@530
new property #clock-cells at *prcm_clocks/mmu_fck@914
new property compatible at *prcm_clocks/mmu_fck@914
new property clocks at *prcm_clocks/mmu_fck@914
new property ti,bit-shift at *prcm_clocks/mmu_fck@914
new property reg at *prcm_clocks/mmu_fck@914
new property #clock-cells at *prcm_clocks/timer1_fck@528
new property compatible at *prcm_clocks/timer1_fck@528
new property clocks at *prcm_clocks/timer1_fck@528 [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/timer1_fck@528
new property #clock-cells at *prcm_clocks/timer2_fck@508
new property compatible at *prcm_clocks/timer2_fck@508
new property clocks at *prcm_clocks/timer2_fck@508 [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/timer2_fck@508
new property #clock-cells at *prcm_clocks/timer3_fck@50c
new property compatible at *prcm_clocks/timer3_fck@50c
new property clocks at *prcm_clocks/timer3_fck@50c [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/timer3_fck@50c
new property #clock-cells at *prcm_clocks/timer4_fck@510
new property compatible at *prcm_clocks/timer4_fck@510
new property clocks at *prcm_clocks/timer4_fck@510 [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/timer4_fck@510
new property #clock-cells at *prcm_clocks/timer5_fck@518
new property compatible at *prcm_clocks/timer5_fck@518
new property clocks at *prcm_clocks/timer5_fck@518 [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/timer5_fck@518
new property #clock-cells at *prcm_clocks/timer6_fck@51c
new property compatible at *prcm_clocks/timer6_fck@51c
new property clocks at *prcm_clocks/timer6_fck@51c [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/timer6_fck@51c
new property #clock-cells at *prcm_clocks/timer7_fck@504
new property compatible at *prcm_clocks/timer7_fck@504
new property clocks at *prcm_clocks/timer7_fck@504 [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/timer7_fck@504
new property #clock-cells at *prcm_clocks/usbotg_fck@47c
new property compatible at *prcm_clocks/usbotg_fck@47c
new property clocks at *prcm_clocks/usbotg_fck@47c
new property ti,bit-shift new ref @*prcm_clocks/usbotg_fck@47c/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/usbotg_fck@47c
appending property ti,bit-shift at *prcm_clocks/usbotg_fck@47c
new ref @*prcm_clocks/usbotg_fck@47c/reg
finalizing property reg at *prcm_clocks/usbotg_fck@47c
appending property reg at *prcm_clocks/usbotg_fck@47c
* finished with *prcm_clocks/usbotg_fck@47c at depth 2
creating node @dpll_core_m4_div2_ck label=dpll_core_m4_div2_ck
normal node
* creating *prcm_clocks/dpll_core_m4_div2_ck at depth 2
new ref @*prcm_clocks/dpll_core_m4_div2_ck/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dpll_core_m4_div2_ck
appending property #clock-cells at *prcm_clocks/dpll_core_m4_div2_ck
new ref @*prcm_clocks/dpll_core_m4_div2_ck/compatible
finalizing property compatible at *prcm_clocks/dpll_core_m4_div2_ck
appending property compatible at *prcm_clocks/dpll_core_m4_div2_ck
new ref @*prcm_clocks/dpll_core_m4_div2_ck/clocks
finalizing property clocks at *prcm_clocks/dpll_core_m4_div2_ck
appending property clocks at *prcm_clocks/dpll_core_m4_div2_ck
new ref @*prcm_clocks/dpll_core_m4_div2_ck/clock-mult
finalizing property clock-mult at *prcm_clocks/dpll_core_m4_div2_ck
appending property clock-mult at *prcm_clocks/dpll_core_m4_div2_ck
new ref @*prcm_clocks/dpll_core_m4_div2_ck/clock-div
finalizing property clock-div at *prcm_clocks/dpll_core_m4_div2_ck
appending property clock-div at *prcm_clocks/dpll_core_m4_div2_ck
* finished with *prcm_clocks/dpll_core_m4_div2_ck at depth 2
creating node @ieee5000_fck@e4 label=ieee5000_fck
normal node
* creating *prcm_clocks/ieee5000_fck@e4 at depth 2
new ref @*prcm_clocks/ieee5000_fck@e4/#clock-cells
finalizing property #clock-cells at *prcm_clocks/ieee5000_fck@e4
appending property #clock-cells at *prcm_clocks/ieee5000_fck@e4
new ref @*prcm_clocks/ieee5000_fck@e4/compatible
finalizing property compatible at *prcm_clocks/ieee5000_fck@e4
appending property compatible at *prcm_clocks/ieee5000_fck@e4
new ref @*prcm_clocks/ieee5000_fck@e4/clocks
finalizing property clocks at *prcm_clocks/ieee5000_fck@e4
appending property clocks at *prcm_clocks/ieee5000_fck@e4
new ref @*prcm_clocks/ieee5000_fck@e4/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/ieee5000_fck@e4
appending property ti,bit-shift at *prcm_clocks/ieee5000_fck@e4
new ref @*prcm_clocks/ieee5000_fck@e4/reg
finalizing property reg at *prcm_clocks/ieee5000_fck@e4
appending property reg at *prcm_clocks/ieee5000_fck@e4
* finished with *prcm_clocks/ieee5000_fck@e4 at depth 2
creating node @wdt1_fck@538 label=wdt1_fck
normal node
* creating *prcm_clocks/wdt1_fck@538 at depth 2
new ref @*prcm_clocks/wdt1_fck@538/#clock-cells
finalizing property #clock-cells at *prcm_clocks/wdt1_fck@538
appending property #clock-cells at *prcm_clocks/wdt1_fck@538
new ref @*prcm_clocks/wdt1_fck@538/compatible
finalizing property compatible at *prcm_clocks/wdt1_fck@538
appending property compatible at *prcm_clocks/wdt1_fck@538
new ref @*prcm_clocks/wdt1_fck@538/clocks
new ref @*prcm_clocks/wdt1_fck@538/clocks
finalizing property clocks at *prcm_clocks/wdt1_fck@538
appending property clocks at *prcm_clocks/wdt1_fck@538
new ref @*prcm_clocks/wdt1_fck@538/reg
finalizing property reg at *prcm_clocks/wdt1_fck@538
appending property reg at *prcm_clocks/wdt1_fck@538
* finished with *prcm_clocks/wdt1_fck@538 at depth 2
creating node @l4_rtc_gclk label=l4_rtc_gclk
normal node
* creating *prcm_clocks/l4_rtc_gclk at depth 2
new ref @*prcm_clocks/l4_rtc_gclk/#clock-cells
finalizing property #clock-cells at *prcm_clocks/l4_rtc_gclk
appending property #clock-cells at *prcm_clocks/l4_rtc_gclk
new ref @*prcm_clocks/l4_rtc_gclk/compatible
finalizing property compatible at *prcm_clocks/l4_rtc_gclk
appending property compatible at *prcm_clocks/l4_rtc_gclk
new ref @*prcm_clocks/l4_rtc_gclk/clocks
finalizing property clocks at *prcm_clocks/l4_rtc_gclk
appending property clocks at *prcm_clocks/l4_rtc_gclk
new ref @*prcm_clocks/l4_rtc_gclk/clock-mult
finalizing property clock-mult at *prcm_clocks/l4_rtc_gclk
appending property clock-mult at *prcm_clocks/l4_rtc_gclk
new ref @*prcm_clocks/l4_rtc_gclk/clock-div
finalizing property clock-div at *prcm_clocks/l4_rtc_gclk
appending property clock-div at *prcm_clocks/l4_rtc_gclk
* finished with *prcm_clocks/l4_rtc_gclk at depth 2
creating node @l4hs_gclk label=l4hs_gclk
normal node
* creating *prcm_clocks/l4hs_gclk at depth 2
new ref @*prcm_clocks/l4hs_gclk/#clock-cells
finalizing property #clock-cells at *prcm_clocks/l4hs_gclk
appending property #clock-cells at *prcm_clocks/l4hs_gclk
new ref @*prcm_clocks/l4hs_gclk/compatible
finalizing property compatible at *prcm_clocks/l4hs_gclk
appending property compatible at *prcm_clocks/l4hs_gclk
new ref @*prcm_clocks/l4hs_gclk/clocks
finalizing property clocks at *prcm_clocks/l4hs_gclk
appending property clocks at *prcm_clocks/l4hs_gclk
new ref @*prcm_clocks/l4hs_gclk/clock-mult
finalizing property clock-mult at *prcm_clocks/l4hs_gclk
appending property clock-mult at *prcm_clocks/l4hs_gclk
new ref @*prcm_clocks/l4hs_gclk/clock-div
finalizing property clock-div at *prcm_clocks/l4hs_gclk
appending property clock-div at *prcm_clocks/l4hs_gclk
* finished with *prcm_clocks/l4hs_gclk at depth 2
creating node @l3s_gclk label=l3s_gclk
normal node
* creating *prcm_clocks/l3s_gclk at depth 2
new ref @*prcm_clocks/l3s_gclk/#clock-cells
finalizing property #clock-cells at *prcm_clocks/l3s_gclk
appending property #clock-cells at *prcm_clocks/l3s_gclk
new ref @*prcm_clocks/l3s_gclk/compatible
finalizing property compatible at *prcm_clocks/l3s_gclk
appending property compatible at *prcm_clocks/l3s_gclk
new ref @*prcm_clocks/l3s_gclk/clocks
finalizing property clocks at *prcm_clocks/l3s_gclk
appending property clocks at *prcm_clocks/l3s_gclk
new ref @*prcm_clocks/l3s_gclk/clock-mult
finalizing property clock-mult at *prcm_clocks/l3s_gclk
appending property clock-mult at *prcm_clocks/l3s_gclk
new ref @*prcm_clocks/l3s_gclk/clock-div
finalizing property clock-div at *prcm_clocks/l3s_gclk
appending property clock-div at *prcm_clocks/l3s_gclk
* finished with *prcm_clocks/l3s_gclk at depth 2
creating node @l4fw_gclk label=l4fw_gclk
normal node
* creating *prcm_clocks/l4fw_gclk at depth 2
new ref @*prcm_clocks/l4fw_gclk/#clock-cells
finalizing property #clock-cells at *prcm_clocks/l4fw_gclk
appending property #clock-cells at *prcm_clocks/l4fw_gclk
new ref @*prcm_clocks/l4fw_gclk/compatible
finalizing property compatible at *prcm_clocks/l4fw_gclk
appending property compatible at *prcm_clocks/l4fw_gclk
new ref @*prcm_clocks/l4fw_gclk/clocks
finalizing property clocks at *prcm_clocks/l4fw_gclk
appending property clocks at *prcm_clocks/l4fw_gclk
new ref @*prcm_clocks/l4fw_gclk/clock-mult
finalizing property clock-mult at *prcm_clocks/l4fw_gclk
appending property clock-mult at *prcm_clocks/l4fw_gclk
new ref @*prcm_clocks/l4fw_gclk/clock-div
finalizing property clock-div at *prcm_clocks/l4fw_gclk
appending property clock-div at *prcm_clocks/l4fw_gclk
* finished with *prcm_clocks/l4fw_gclk at depth 2
creating node @l4ls_gclk label=l4ls_gclk
normal node
* creating *prcm_clocks/l4ls_gclk at depth 2
new ref @*prcm_clocks/l4ls_gclk/#clock-cells
finalizing property #clock-cells at *prcm_clocks/l4ls_gclk
appending property #clock-cells at *prcm_clocks/l4ls_gclk
new ref @*prcm_clocks/l4ls_gclk/compatible
finalizing property compatible at *prcm_clocks/l4ls_gclk
appending property compatible at *prcm_clocks/l4ls_gclk
new ref @*prcm_clocks/l4ls_gclk/clocks
finalizing property clocks at *prcm_clocks/l4ls_gclk
appending property clocks at *prcm_clocks/l4ls_gclk
new ref @*prcm_clocks/l4ls_gclk/clock-mult
finalizing property clock-mult at *prcm_clocks/l4ls_gclk
appending property clock-mult at *prcm_clocks/l4ls_gclk
new ref @*prcm_clocks/l4ls_gclk/clock-div
finalizing property clock-div at *prcm_clocks/l4ls_gclk
appending property clock-div at *prcm_clocks/l4ls_gclk
* finished with *prcm_clocks/l4ls_gclk at depth 2
creating node @sysclk_div_ck label=sysclk_div_ck
normal node
* creating *prcm_clocks/sysclk_div_ck at depth 2
new ref @*prcm_clocks/sysclk_div_ck/#clock-cells
finalizing property #clock-cells at *prcm_clocks/sysclk_div_ck
appending property #clock-cells at *prcm_clocks/sysclk_div_ck
new ref @*prcm_clocks/sysclk_div_ck/compatible
finalizing property compatible at *prcm_clocks/sysclk_div_ck
appending property compatible at *prcm_clocks/sysclk_div_ck
new ref @*prcm_clocks/sysclk_div_ck/clocks
finalizing property clocks at *prcm_clocks/sysclk_div_ck
appending property clocks at *prcm_clocks/sysclk_div_ck
new ref @*prcm_clocks/sysclk_div_ck/clock-mult
finalizing property clock-mult at *prcm_clocks/sysclk_div_ck
appending property clock-mult at *prcm_clocks/sysclk_div_ck
new ref @*prcm_clocks/sysclk_div_ck/clock-div
finalizing property clock-div at *prcm_clocks/sysclk_div_ck
appending property clock-div at *prcm_clocks/sysclk_div_ck
* finished with *prcm_clocks/sysclk_div_ck at depth 2
creating node @cpsw_125mhz_gclk label=cpsw_125mhz_gclk
normal node
* creating *prcm_clocks/cpsw_125mhz_gclk at depth 2
new ref @*prcm_clocks/cpsw_125mhz_gclk/#clock-cells
finalizing property #clock-cells at *prcm_clocks/cpsw_125mhz_gclk
appending property #clock-cells at *prcm_clocks/cpsw_125mhz_gclk
new ref @*prcm_clocks/cpsw_125mhz_gclk/compatible
finalizing property compatible at *prcm_clocks/cpsw_125mhz_gclk
appending property compatible at *prcm_clocks/cpsw_125mhz_gclk
new ref @*prcm_clocks/cpsw_125mhz_gclk/clocks
finalizing property clocks at *prcm_clocks/cpsw_125mhz_gclk
appending property clocks at *prcm_clocks/cpsw_125mhz_gclk
new ref @*prcm_clocks/cpsw_125mhz_gclk/clock-mult
finalizing property clock-mult at *prcm_clocks/cpsw_125mhz_gclk
appending property clock-mult at *prcm_clocks/cpsw_125mhz_gclk
new ref @*prcm_clocks/cpsw_125mhz_gclk/clock-div
finalizing property clock-div at *prcm_clocks/cpsw_125mhz_gclk
appending property clock-div at *prcm_clocks/cpsw_125mhz_gclk
* finished with *prcm_clocks/cpsw_125mhz_gclk at depth 2
creating node @cpsw_cpts_rft_clk@520 label=cpsw_cpts_rft_clk
normal node
* creating *prcm_clocks/cpsw_cpts_rft_clk@520 at depth 2
new ref @*prcm_clocks/cpsw_cpts_rft_clk@520/#clock-cells
finalizing property #clock-cells at *prcm_clocks/cpsw_cpts_rft_clk@520
appending property #clock-cells at *prcm_clocks/cpsw_cpts_rft_clk@520
new ref @*prcm_clocks/cpsw_cpts_rft_clk@520/compatible
finalizing property compatible at *prcm_clocks/cpsw_cpts_rft_clk@520
appending property compatible at *prcm_clocks/cpsw_cpts_rft_clk@520
new ref @*prcm_clocks/cpsw_cpts_rft_clk@520/clocks
new ref @*prcm_clocks/cpsw_cpts_rft_clk@520/clocks
finalizing property clocks at *prcm_clocks/cpsw_cpts_rft_clk@520
appending property clocks at *prcm_clocks/cpsw_cpts_rft_clk@520
new ref @*prcm_clocks/cpsw_cpts_rft_clk@520/reg
finalizing property reg at *prcm_clocks/cpsw_cpts_rft_clk@520
appending property reg at *prcm_clocks/cpsw_cpts_rft_clk@520
* finished with *prcm_clocks/cpsw_cpts_rft_clk@520 at depth 2
creating node @gpio0_dbclk_mux_ck@53c label=gpio0_dbclk_mux_ck
normal node
* creating *prcm_clocks/gpio0_dbclk_mux_ck@53c at depth 2
new ref @*prcm_clocks/gpio0_dbclk_mux_ck@53c/#clock-cells
finalizing property #clock-cells at *prcm_clocks/gpio0_dbclk_mux_ck@53c
appending property #clock-cells at *prcm_clocks/gpio0_dbclk_mux_ck@53c
new ref @*prcm_clocks/gpio0_dbclk_mux_ck@53c/compatible
finalizing property compatible at *prcm_clocks/gpio0_dbclk_mux_ck@53c
appending property compatible at *prcm_clocks/gpio0_dbclk_mux_ck@53c
new ref @*prcm_clocks/gpio0_dbclk_mux_ck@53c/clocks
new ref @*prcm_clocks/gpio0_dbclk_mux_ck@53c/clocks
new ref @*prcm_clocks/gpio0_dbclk_mux_ck@53c/clocks
finalizing property clocks at *prcm_clocks/gpio0_dbclk_mux_ck@53c
appending property clocks at *prcm_clocks/gpio0_dbclk_mux_ck@53c
new ref @*prcm_clocks/gpio0_dbclk_mux_ck@53c/reg
finalizing property reg at *prcm_clocks/gpio0_dbclk_mux_ck@53c
appending property reg at *prcm_clocks/gpio0_dbclk_mux_ck@53c
* finished with *prcm_clocks/gpio0_dbclk_mux_ck@53c at depth 2
creating node @gpio0_dbclk@408 label=gpio0_dbclk
normal node
* creating *prcm_clocks/gpio0_dbclk@408 at depth 2
new ref @*prcm_clocks/gpio0_dbclk@408/#clock-cells
finalizing property #clock-cells at *prcm_clocks/gpio0_dbclk@408
appending property #clock-cells at *prcm_clocks/gpio0_dbclk@408
new ref @*prcm_clocks/gpio0_dbclk@408/compatible
finalizing property compatible at *prcm_clocks/gpio0_dbclk@408
appending property compatible at *prcm_clocks/gpio0_dbclk@408
new ref @*prcm_clocks/gpio0_dbclk@408/clocks
finalizing property clocks at *prcm_clocks/gpio0_dbclk@408
appending property clocks at *prcm_clocks/gpio0_dbclk@408
new ref @*prcm_clocks/gpio0_dbclk@408/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/gpio0_dbclk@408
appending property ti,bit-shift at *prcm_clocks/gpio0_dbclk@408
new ref @*prcm_clocks/gpio0_dbclk@408/reg
finalizing property reg at *prcm_clocks/gpio0_dbclk@408
appending property reg at *prcm_clocks/gpio0_dbclk@408
* finished with *prcm_clocks/gpio0_dbclk@408 at depth 2
creating node @gpio1_dbclk@ac label=gpio1_dbclk
normal node
* creating *prcm_clocks/gpio1_dbclk@ac at depth 2
new ref @*prcm_clocks/gpio1_dbclk@ac/#clock-cells
finalizing property #clock-cells at *prcm_clocks/gpio1_dbclk@ac
appending property #clock-cells at *prcm_clocks/gpio1_dbclk@ac
new ref @*prcm_clocks/gpio1_dbclk@ac/compatible
finalizing property compatible at *prcm_clocks/gpio1_dbclk@ac
appending property compatible at *prcm_clocks/gpio1_dbclk@ac
new ref @*prcm_clocks/gpio1_dbclk@ac/clocks
finalizing property clocks at *prcm_clocks/gpio1_dbclk@ac
appending property clocks at *prcm_clocks/gpio1_dbclk@ac
new ref @*prcm_clocks/gpio1_dbclk@ac/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/gpio1_dbclk@ac
appending property ti,bit-shift at *prcm_clocks/gpio1_dbclk@ac
new ref @*prcm_clocks/gpio1_dbclk@ac/reg
finalizing property reg at *prcm_clocks/gpio1_dbclk@ac
appending property reg at *prcm_clocks/gpio1_dbclk@ac
* finished with *prcm_clocks/gpio1_dbclk@ac at depth 2
creating node @gpio2_dbclk@b0 label=gpio2_dbclk
normal node
* creating *prcm_clocks/gpio2_dbclk@b0 at depth 2
new ref @*prcm_clocks/gpio2_dbclk@b0/#clock-cells
finalizing property #clock-cells at *prcm_clocks/gpio2_dbclk@b0
appending property #clock-cells at *prcm_clocks/gpio2_dbclk@b0
new ref @*prcm_clocks/gpio2_dbclk@b0/compatible
finalizing property compatible at *prcm_clocks/gpio2_dbclk@b0
appending property compatible at *prcm_clocks/gpio2_dbclk@b0
new ref @*prcm_clocks/gpio2_dbclk@b0/clocks
finalizing property clocks at *prcm_clocks/gpio2_dbclk@b0
appending property clocks at *prcm_clocks/gpio2_dbclk@b0
new ref @*prcm_clocks/gpio2_dbclk@b0/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/gpio2_dbclk@b0
appending property ti,bit-shift at *prcm_clocks/gpio2_dbclk@b0
new ref @*prcm_clocks/gpio2_dbclk@b0/reg
finalizing property reg at *prcm_clocks/gpio2_dbclk@b0
appending property reg at *prcm_clocks/gpio2_dbclk@b0
* finished with *prcm_clocks/gpio2_dbclk@b0 at depth 2
creating node @gpio3_dbclk@b4 label=gpio3_dbclk
normal node
* creating *prcm_clocks/gpio3_dbclk@b4 at depth 2
at *prcm_clocks/usbotg_fck@47c
new property reg at *prcm_clocks/usbotg_fck@47c
new property #clock-cells at *prcm_clocks/dpll_core_m4_div2_ck
new property compatible at *prcm_clocks/dpll_core_m4_div2_ck
new property clocks at *prcm_clocks/dpll_core_m4_div2_ck
new property clock-mult at *prcm_clocks/dpll_core_m4_div2_ck
new property clock-div at *prcm_clocks/dpll_core_m4_div2_ck
new property #clock-cells at *prcm_clocks/ieee5000_fck@e4
new property compatible at *prcm_clocks/ieee5000_fck@e4
new property clocks at *prcm_clocks/ieee5000_fck@e4
new property ti,bit-shift at *prcm_clocks/ieee5000_fck@e4
new property reg at *prcm_clocks/ieee5000_fck@e4
new property #clock-cells at *prcm_clocks/wdt1_fck@538
new property compatible at *prcm_clocks/wdt1_fck@538
new property clocks at *prcm_clocks/wdt1_fck@538 [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/wdt1_fck@538
new property #clock-cells at *prcm_clocks/l4_rtc_gclk
new property compatible at *prcm_clocks/l4_rtc_gclk
new property clocks at *prcm_clocks/l4_rtc_gclk
new property clock-mult at *prcm_clocks/l4_rtc_gclk
new property clock-div at *prcm_clocks/l4_rtc_gclk
new property #clock-cells at *prcm_clocks/l4hs_gclk
new property compatible at *prcm_clocks/l4hs_gclk
new property clocks at *prcm_clocks/l4hs_gclk
new property clock-mult at *prcm_clocks/l4hs_gclk
new property clock-div at *prcm_clocks/l4hs_gclk
new property #clock-cells at *prcm_clocks/l3s_gclk
new property compatible at *prcm_clocks/l3s_gclk
new property clocks at *prcm_clocks/l3s_gclk
new property clock-mult at *prcm_clocks/l3s_gclk
new property clock-div at *prcm_clocks/l3s_gclk
new property #clock-cells at *prcm_clocks/l4fw_gclk
new property compatible at *prcm_clocks/l4fw_gclk
new property clocks at *prcm_clocks/l4fw_gclk
new property clock-mult at *prcm_clocks/l4fw_gclk
new property clock-div at *prcm_clocks/l4fw_gclk
new property #clock-cells at *prcm_clocks/l4ls_gclk
new property compatible at *prcm_clocks/l4ls_gclk
new property clocks at *prcm_clocks/l4ls_gclk
new property clock-mult at *prcm_clocks/l4ls_gclk
new property clock-div at *prcm_clocks/l4ls_gclk
new property #clock-cells at *prcm_clocks/sysclk_div_ck
new property compatible at *prcm_clocks/sysclk_div_ck
new property clocks at *prcm_clocks/sysclk_div_ck
new property clock-mult at *prcm_clocks/sysclk_div_ck
new property clock-div at *prcm_clocks/sysclk_div_ck
new property #clock-cells at *prcm_clocks/cpsw_125mhz_gclk
new property compatible at *prcm_clocks/cpsw_125mhz_gclk
new property clocks at *prcm_clocks/cpsw_125mhz_gclk
new property clock-mult at *prcm_clocks/cpsw_125mhz_gclk
new property clock-div at *prcm_clocks/cpsw_125mhz_gclk
new property #clock-cells at *prcm_clocks/cpsw_cpts_rft_clk@520
new property compatible at *prcm_clocks/cpsw_cpts_rft_clk@520
new property clocks at *prcm_clocks/cpsw_cpts_rft_clk@520 [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/cpsw_cpts_rft_clk@520
new property #clock-cells at *prcm_clocks/gpio0_dbclk_mux_ck@53c
new property compatible at *prcm_clocks/gpio0_dbclk_mux_ck@53c
new property clocks at *prcm_clocks/gpio0_dbclk_mux_ck@53c [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/gpio0_dbclk_mux_ck@53c
new property #clock-cells at *prcm_clocks/gpio0_dbclk@408
new property compatible at *prcm_clocks/gpio0_dbclk@408
new property clocks at *prcm_clocks/gpio0_dbclk@408
new property ti,bit-shift at *prcm_clocks/gpio0_dbclk@408
new property reg at *prcm_clocks/gpio0_dbclk@408
new property #clock-cells at *prcm_clocks/gpio1_dbclk@ac
new property compatible at *prcm_clocks/gpio1_dbclk@ac
new property clocks at *prcm_clocks/gpio1_dbclk@ac
new property ti,bit-shift at *prcm_clocks/gpio1_dbclk@ac
new property reg at *prcm_clocks/gpio1_dbclk@ac
new property #clock-cells at *prcm_clocks/gpio2_dbclk@b0
new property compatible at *prcm_clocks/gpio2_dbclk@b0
new property clocks at *prcm_clocks/gpio2_dbclk@b0
new property ti,bit-shift at *prcm_clocks/gpio2_dbclk@b0
new property reg at *prcm_clocks/gpio2_dbclk@b0
new property #clock-cells at *prcnew ref @*prcm_clocks/gpio3_dbclk@b4/#clock-cells
finalizing property #clock-cells at *prcm_clocks/gpio3_dbclk@b4
appending property #clock-cells at *prcm_clocks/gpio3_dbclk@b4
new ref @*prcm_clocks/gpio3_dbclk@b4/compatible
finalizing property compatible at *prcm_clocks/gpio3_dbclk@b4
appending property compatible at *prcm_clocks/gpio3_dbclk@b4
new ref @*prcm_clocks/gpio3_dbclk@b4/clocks
finalizing property clocks at *prcm_clocks/gpio3_dbclk@b4
appending property clocks at *prcm_clocks/gpio3_dbclk@b4
new ref @*prcm_clocks/gpio3_dbclk@b4/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/gpio3_dbclk@b4
appending property ti,bit-shift at *prcm_clocks/gpio3_dbclk@b4
new ref @*prcm_clocks/gpio3_dbclk@b4/reg
finalizing property reg at *prcm_clocks/gpio3_dbclk@b4
appending property reg at *prcm_clocks/gpio3_dbclk@b4
* finished with *prcm_clocks/gpio3_dbclk@b4 at depth 2
creating node @lcd_gclk@534 label=lcd_gclk
normal node
* creating *prcm_clocks/lcd_gclk@534 at depth 2
new ref @*prcm_clocks/lcd_gclk@534/#clock-cells
finalizing property #clock-cells at *prcm_clocks/lcd_gclk@534
appending property #clock-cells at *prcm_clocks/lcd_gclk@534
new ref @*prcm_clocks/lcd_gclk@534/compatible
finalizing property compatible at *prcm_clocks/lcd_gclk@534
appending property compatible at *prcm_clocks/lcd_gclk@534
new ref @*prcm_clocks/lcd_gclk@534/clocks
new ref @*prcm_clocks/lcd_gclk@534/clocks
new ref @*prcm_clocks/lcd_gclk@534/clocks
finalizing property clocks at *prcm_clocks/lcd_gclk@534
appending property clocks at *prcm_clocks/lcd_gclk@534
new ref @*prcm_clocks/lcd_gclk@534/reg
finalizing property reg at *prcm_clocks/lcd_gclk@534
appending property reg at *prcm_clocks/lcd_gclk@534
new ref @*prcm_clocks/lcd_gclk@534/ti,set-rate-parent
finalizing property ti,set-rate-parent at *prcm_clocks/lcd_gclk@534
appending property ti,set-rate-parent at *prcm_clocks/lcd_gclk@534
* finished with *prcm_clocks/lcd_gclk@534 at depth 2
creating node @mmc_clk label=mmc_clk
normal node
* creating *prcm_clocks/mmc_clk at depth 2
new ref @*prcm_clocks/mmc_clk/#clock-cells
finalizing property #clock-cells at *prcm_clocks/mmc_clk
appending property #clock-cells at *prcm_clocks/mmc_clk
new ref @*prcm_clocks/mmc_clk/compatible
finalizing property compatible at *prcm_clocks/mmc_clk
appending property compatible at *prcm_clocks/mmc_clk
new ref @*prcm_clocks/mmc_clk/clocks
finalizing property clocks at *prcm_clocks/mmc_clk
appending property clocks at *prcm_clocks/mmc_clk
new ref @*prcm_clocks/mmc_clk/clock-mult
finalizing property clock-mult at *prcm_clocks/mmc_clk
appending property clock-mult at *prcm_clocks/mmc_clk
new ref @*prcm_clocks/mmc_clk/clock-div
finalizing property clock-div at *prcm_clocks/mmc_clk
appending property clock-div at *prcm_clocks/mmc_clk
* finished with *prcm_clocks/mmc_clk at depth 2
creating node @gfx_fclk_clksel_ck@52c label=gfx_fclk_clksel_ck
normal node
* creating *prcm_clocks/gfx_fclk_clksel_ck@52c at depth 2
new ref @*prcm_clocks/gfx_fclk_clksel_ck@52c/#clock-cells
finalizing property #clock-cells at *prcm_clocks/gfx_fclk_clksel_ck@52c
appending property #clock-cells at *prcm_clocks/gfx_fclk_clksel_ck@52c
new ref @*prcm_clocks/gfx_fclk_clksel_ck@52c/compatible
finalizing property compatible at *prcm_clocks/gfx_fclk_clksel_ck@52c
appending property compatible at *prcm_clocks/gfx_fclk_clksel_ck@52c
new ref @*prcm_clocks/gfx_fclk_clksel_ck@52c/clocks
new ref @*prcm_clocks/gfx_fclk_clksel_ck@52c/clocks
finalizing property clocks at *prcm_clocks/gfx_fclk_clksel_ck@52c
appending property clocks at *prcm_clocks/gfx_fclk_clksel_ck@52c
new ref @*prcm_clocks/gfx_fclk_clksel_ck@52c/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/gfx_fclk_clksel_ck@52c
appending property ti,bit-shift at *prcm_clocks/gfx_fclk_clksel_ck@52c
new ref @*prcm_clocks/gfx_fclk_clksel_ck@52c/reg
finalizing property reg at *prcm_clocks/gfx_fclk_clksel_ck@52c
appending property reg at *prcm_clocks/gfx_fclk_clksel_ck@52c
* finished with *prcm_clocks/gfx_fclk_clksel_ck@52c at depth 2
creating node @gfx_fck_div_ck@52c label=gfx_fck_div_ck
normal node
* creating *prcm_clocks/gfx_fck_div_ck@52c at depth 2
new ref @*prcm_clocks/gfx_fck_div_ck@52c/#clock-cells
finalizing property #clock-cells at *prcm_clocks/gfx_fck_div_ck@52c
appending property #clock-cells at *prcm_clocks/gfx_fck_div_ck@52c
new ref @*prcm_clocks/gfx_fck_div_ck@52c/compatible
finalizing property compatible at *prcm_clocks/gfx_fck_div_ck@52c
appending property compatible at *prcm_clocks/gfx_fck_div_ck@52c
new ref @*prcm_clocks/gfx_fck_div_ck@52c/clocks
finalizing property clocks at *prcm_clocks/gfx_fck_div_ck@52c
appending property clocks at *prcm_clocks/gfx_fck_div_ck@52c
new ref @*prcm_clocks/gfx_fck_div_ck@52c/reg
finalizing property reg at *prcm_clocks/gfx_fck_div_ck@52c
appending property reg at *prcm_clocks/gfx_fck_div_ck@52c
new ref @*prcm_clocks/gfx_fck_div_ck@52c/ti,max-div
finalizing property ti,max-div at *prcm_clocks/gfx_fck_div_ck@52c
appending property ti,max-div at *prcm_clocks/gfx_fck_div_ck@52c
* finished with *prcm_clocks/gfx_fck_div_ck@52c at depth 2
creating node @sysclkout_pre_ck@700 label=sysclkout_pre_ck
normal node
* creating *prcm_clocks/sysclkout_pre_ck@700 at depth 2
new ref @*prcm_clocks/sysclkout_pre_ck@700/#clock-cells
finalizing property #clock-cells at *prcm_clocks/sysclkout_pre_ck@700
appending property #clock-cells at *prcm_clocks/sysclkout_pre_ck@700
new ref @*prcm_clocks/sysclkout_pre_ck@700/compatible
finalizing property compatible at *prcm_clocks/sysclkout_pre_ck@700
appending property compatible at *prcm_clocks/sysclkout_pre_ck@700
new ref @*prcm_clocks/sysclkout_pre_ck@700/clocks
new ref @*prcm_clocks/sysclkout_pre_ck@700/clocks
new ref @*prcm_clocks/sysclkout_pre_ck@700/clocks
new ref @*prcm_clocks/sysclkout_pre_ck@700/clocks
new ref @*prcm_clocks/sysclkout_pre_ck@700/clocks
finalizing property clocks at *prcm_clocks/sysclkout_pre_ck@700
appending property clocks at *prcm_clocks/sysclkout_pre_ck@700
new ref @*prcm_clocks/sysclkout_pre_ck@700/reg
finalizing property reg at *prcm_clocks/sysclkout_pre_ck@700
appending property reg at *prcm_clocks/sysclkout_pre_ck@700
* finished with *prcm_clocks/sysclkout_pre_ck@700 at depth 2
creating node @clkout2_div_ck@700 label=clkout2_div_ck
normal node
* creating *prcm_clocks/clkout2_div_ck@700 at depth 2
new ref @*prcm_clocks/clkout2_div_ck@700/#clock-cells
finalizing property #clock-cells at *prcm_clocks/clkout2_div_ck@700
appending property #clock-cells at *prcm_clocks/clkout2_div_ck@700
new ref @*prcm_clocks/clkout2_div_ck@700/compatible
finalizing property compatible at *prcm_clocks/clkout2_div_ck@700
appending property compatible at *prcm_clocks/clkout2_div_ck@700
new ref @*prcm_clocks/clkout2_div_ck@700/clocks
finalizing property clocks at *prcm_clocks/clkout2_div_ck@700
appending property clocks at *prcm_clocks/clkout2_div_ck@700
new ref @*prcm_clocks/clkout2_div_ck@700/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/clkout2_div_ck@700
appending property ti,bit-shift at *prcm_clocks/clkout2_div_ck@700
new ref @*prcm_clocks/clkout2_div_ck@700/ti,max-div
finalizing property ti,max-div at *prcm_clocks/clkout2_div_ck@700
appending property ti,max-div at *prcm_clocks/clkout2_div_ck@700
new ref @*prcm_clocks/clkout2_div_ck@700/reg
finalizing property reg at *prcm_clocks/clkout2_div_ck@700
appending property reg at *prcm_clocks/clkout2_div_ck@700
* finished with *prcm_clocks/clkout2_div_ck@700 at depth 2
creating node @dbg_sysclk_ck@414 label=dbg_sysclk_ck
normal node
* creating *prcm_clocks/dbg_sysclk_ck@414 at depth 2
new ref @*prcm_clocks/dbg_sysclk_ck@414/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dbg_sysclk_ck@414
appending property #clock-cells at *prcm_clocks/dbg_sysclk_ck@414
new ref @*prcm_clocks/dbg_sysclk_ck@414/compatible
finalizing property compatible at *prcm_clocks/dbg_sysclk_ck@414
appending property compatible at *prcm_clocks/dbg_sysclk_ck@414
new ref @*prcm_clocks/dbg_sysclk_ck@414/clocks
finalizing property clocks at *prcm_clocks/dbg_sysclk_ck@414
appending property clocks at *prcm_clocks/dbg_sysclk_ck@414
new ref @*prcm_clocks/dbg_sysclk_ck@414/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/dbg_sysclk_ck@414
appending property ti,bit-shift at *prcm_clocks/dbg_sysclk_ck@414
new ref @*prcm_clocks/dbg_sysclk_ck@414/reg
finalizing property reg at *prcm_clocks/dbg_sysclk_ck@414
appending property reg at *prcm_clocks/dbg_sysclk_ck@414
* finished with *prcm_clocks/dbg_sysclk_ck@414 at depth 2
creating node @dbg_clka_ck@414 label=dbg_clka_ck
normal node
* creating *prcm_clocks/dbg_clka_ck@414 at depth 2
new ref @*prcm_clocks/dbg_clka_ck@414/#clock-cells
finalizing property #clock-cells at *prcm_clocks/dbg_clka_ck@414
appending property #clock-cells at *prcm_clocks/dbg_clka_ck@414
new ref @*prcm_clocks/dbg_clka_ck@414/compatible
finalizing property compatible at *prcm_clocks/dbg_clka_ck@414
appending property compatible at *prcm_clocks/dbg_clka_ck@414
new ref @*prcm_clocks/dbg_clka_ck@414/clocks
finalizing property clocks at *prcm_clocks/dbg_clka_ck@414
appending property clocks at *prcm_clocks/dbg_clka_ck@414
new ref @*prcm_clocks/dbg_clka_ck@414/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/dbg_clka_ck@414
appending property ti,bit-shift at *prcm_clocks/dbg_clka_ck@414
new ref @*prcm_clocks/dbg_clka_ck@414/reg
finalizing property reg at *prcm_clocks/dbg_clka_ck@414
appending property reg at *prcm_clocks/dbg_clka_ck@414
* finished with *prcm_clocks/dbg_clka_ck@414 at depth 2
creating node @stm_pmd_clock_mux_ck@414 label=stm_pmd_clock_mux_ck
normal node
* creating *prcm_clocks/stm_pmd_clock_mux_ck@414 at depth 2
new ref @*prcm_clocks/stm_pmd_clock_mux_ck@414/#clock-cells
finalizing property #clock-cells at *prcm_clocks/stm_pmd_clock_mux_ck@414
appending property #clock-cells at *prcm_clocks/stm_pmd_clock_mux_ck@414
new ref @*prcm_clocks/stm_pmd_clock_mux_ck@414/compatible
finalizing property compatible at *prcm_clocks/stm_pmd_clock_mux_ck@414
appending property compatible at *prcm_clocks/stm_pmd_clock_mux_ck@414
new ref @*prcm_clocks/stm_pmd_clock_mux_ck@414/clocks
new ref @*prcm_clocks/stm_pmd_clock_mux_ck@414/clocks
finalizing property clocks at *prcm_clocks/stm_pmd_clock_mux_ck@414
appending property clocks at *prcm_clocks/stm_pmd_clock_mux_ck@414
new ref @*prcm_clocks/stm_pmd_clock_mux_ck@414/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/stm_pmd_clock_mux_ck@414
appending property ti,bit-shift at *prcm_clocks/stm_pmd_clock_mux_ck@414
new ref @*prcm_clocks/stm_pmd_clock_mux_ck@414/reg
finalizing property reg at *prcm_clocks/stm_pmd_clock_mux_ck@414
appending property reg at *prcm_clocks/stm_pmd_clock_mux_ck@414
* finished with *prcm_clocks/stm_pmd_clock_mux_ck@414 at depth 2
creating node @trace_pmd_clk_mux_ck@414 label=trace_pmd_clk_mux_ck
normal node
* creating *prcm_clocks/trace_pmd_clk_mux_ck@414 at depth 2
new ref @*prcm_clocks/trace_pmd_clk_mux_ck@414/#clock-cells
finalizing property #clock-cells at *prcm_clocks/trace_pmd_clk_mux_ck@414
appending property #clock-cells at *prcm_clocks/trace_pmd_clk_mux_ck@414
new ref @*prcm_clocks/trace_pmd_clk_mux_ck@414/compatible
finalizing property compatible at *prcm_clocks/trace_pmd_clk_mux_ck@414
appending property compatible at *prcm_clocks/trace_pmd_clk_mux_ck@414
new ref @*prcm_clocks/trace_pmd_clk_mux_ck@414/clocks
new ref @*prcm_clocks/trace_pmd_clk_mux_ck@414/clocks
finalizing property clocks at *prcm_clocks/trace_pmd_clk_mux_ck@414
appending property clocks at *prcm_clocks/trace_pmd_clk_mux_ck@414
new ref @*prcm_clocks/trace_pmd_clk_mux_ck@414/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/trace_pmd_clk_mux_ck@414
appending property ti,bit-shift at *prcm_clocks/trace_pmd_clk_mux_ck@414
new ref @*prcm_clocks/trace_pmd_clk_mux_ck@414/reg
finalizing property reg at *prcm_clocks/trace_pmd_clk_mux_ck@414
appending property reg at *prcm_clocks/trace_pmd_clk_mux_ck@414
* finished with *prcm_clocks/trace_pmd_clk_mux_ck@414 at depth 2
creating node @stm_clk_div_ck@414 label=stm_clk_div_ck
normal node
* creating *prcm_clocks/stm_clk_div_ck@414 at depth 2
new ref @*prcm_clocks/stm_clk_div_ck@414/#clock-cells
finalizing property #clock-cells at *prcm_clocks/stm_clk_div_ck@414
appending property #clock-cells at *prcm_clocks/stm_clk_div_ck@414
new ref @*prcm_clocks/stm_clk_div_ck@414/compatible
finalizing property compatible at *prcm_clocks/stm_clk_div_ck@414
appending property compatible at *prcm_clocks/stm_clk_div_ck@414
new ref @*prcm_clocks/stm_clk_div_ck@414/clocks
finalizing property clocks at *prcm_clocks/stm_clk_div_ck@414
appending property clocks at *prcm_clocks/stm_clk_div_ck@414
new ref @*prcm_clocks/stm_clk_div_ck@414/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/stm_clk_div_ck@414
appending property ti,bit-shift at *prcm_clocks/stm_clk_div_ck@414
new ref @*prcm_clocks/stm_clk_div_ck@414/ti,max-div
finalizing property ti,max-div at *prcm_clocks/stm_clk_div_ck@414
appending property ti,max-div at *prcm_clocks/stm_clk_div_ck@414
new ref @*prcm_clocks/stm_clk_div_ck@414/reg
finalizing property reg at *prcm_clocks/stm_clk_div_ck@414
appending property reg at *prcm_clocks/stm_clk_div_ck@414
new ref @*prcm_clocks/stm_clk_div_ck@414/ti,index-power-of-two
finalizing property ti,index-power-of-two at *prcm_clocks/stm_clk_div_ck@414
appending property ti,index-power-of-two at *prcm_clocks/stm_clk_div_ck@414
* finished with *prcm_clocks/stm_clk_div_ck@414 at depth 2
creating node @trace_clk_div_ck@414 label=trace_clk_div_ck
normal node
* creating *prcm_clocks/trace_clk_div_ck@414 at depth 2
new ref @*prcm_clocks/trace_clk_div_ck@414/#clock-cells
finalizing property #clock-cells at *prcm_clocks/trace_clk_div_ck@414
appending property #clock-cells at *prcm_clocks/trace_clk_div_ck@414
new ref @*prcm_clocks/trace_clk_div_ck@414/compatible
finalizing property compatible at *prcm_clocks/trace_clk_div_ck@414
appending property compatible at *prcm_clocks/trace_clk_div_ck@414
new ref @*prcm_clocks/trace_clk_div_ck@414/clocks
finalizing property clocks at *prcm_clocks/trace_clk_div_ck@414
appending property clocks at *prcm_clocks/trace_clk_div_ck@414
new ref @*prcm_clocks/trace_clk_div_ck@414/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/trace_clk_div_ck@414
appending property ti,bit-shift at *prcm_clocks/trace_clk_div_ck@414
new ref @*prcm_clocks/trace_clk_div_ck@414/ti,max-div
finalizing property ti,max-div at *prcm_clocks/trace_clk_div_ck@414
appending property ti,max-div at *prcm_clocks/trace_clk_div_ck@414
new ref @*prcm_clocks/trace_clk_div_ck@414/reg
finalizing property reg at *prcm_clocks/trace_clk_div_ck@414
appending property reg at *prcm_clocks/trace_clk_div_ck@414
m_clocks/gpio3_dbclk@b4
new property compatible at *prcm_clocks/gpio3_dbclk@b4
new property clocks at *prcm_clocks/gpio3_dbclk@b4
new property ti,bit-shift at *prcm_clocks/gpio3_dbclk@b4
new property reg at *prcm_clocks/gpio3_dbclk@b4
new property #clock-cells at *prcm_clocks/lcd_gclk@534
new property compatible at *prcm_clocks/lcd_gclk@534
new property clocks at *prcm_clocks/lcd_gclk@534 [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/lcd_gclk@534
new property ti,set-rate-parent at *prcm_clocks/lcd_gclk@534
new property #clock-cells at *prcm_clocks/mmc_clk
new property compatible at *prcm_clocks/mmc_clk
new property clocks at *prcm_clocks/mmc_clk
new property clock-mult at *prcm_clocks/mmc_clk
new property clock-div at *prcm_clocks/mmc_clk
new property #clock-cells at *prcm_clocks/gfx_fclk_clksel_ck@52c
new property compatible at *prcm_clocks/gfx_fclk_clksel_ck@52c
new property clocks at *prcm_clocks/gfx_fclk_clksel_ck@52c [SEQ]
sequence to prop 'clocks' (depth 0)
new property ti,bit-shift at *prcm_clocks/gfx_fclk_clksel_ck@52c
new property reg at *prcm_clocks/gfx_fclk_clksel_ck@52c
new property #clock-cells at *prcm_clocks/gfx_fck_div_ck@52c
new property compatible at *prcm_clocks/gfx_fck_div_ck@52c
new property clocks at *prcm_clocks/gfx_fck_div_ck@52c
new property reg at *prcm_clocks/gfx_fck_div_ck@52c
new property ti,max-div at *prcm_clocks/gfx_fck_div_ck@52c
new property #clock-cells at *prcm_clocks/sysclkout_pre_ck@700
new property compatible at *prcm_clocks/sysclkout_pre_ck@700
new property clocks at *prcm_clocks/sysclkout_pre_ck@700 [SEQ]
sequence to prop 'clocks' (depth 0)
new property reg at *prcm_clocks/sysclkout_pre_ck@700
new property #clock-cells at *prcm_clocks/clkout2_div_ck@700
new property compatible at *prcm_clocks/clkout2_div_ck@700
new property clocks at *prcm_clocks/clkout2_div_ck@700
new property ti,bit-shift at *prcm_clocks/clkout2_div_ck@700
new property ti,max-div at *prcm_clocks/clkout2_div_ck@700
new property reg at *prcm_clocks/clkout2_div_ck@700
new property #clock-cells at *prcm_clocks/dbg_sysclk_ck@414
new property compatible at *prcm_clocks/dbg_sysclk_ck@414
new property clocks at *prcm_clocks/dbg_sysclk_ck@414
new property ti,bit-shift at *prcm_clocks/dbg_sysclk_ck@414
new property reg at *prcm_clocks/dbg_sysclk_ck@414
new property #clock-cells at *prcm_clocks/dbg_clka_ck@414
new property compatible at *prcm_clocks/dbg_clka_ck@414
new property clocks at *prcm_clocks/dbg_clka_ck@414
new property ti,bit-shift at *prcm_clocks/dbg_clka_ck@414
new property reg at *prcm_clocks/dbg_clka_ck@414
new property #clock-cells at *prcm_clocks/stm_pmd_clock_mux_ck@414
new property compatible at *prcm_clocks/stm_pmd_clock_mux_ck@414
new property clocks at *prcm_clocks/stm_pmd_clock_mux_ck@414 [SEQ]
sequence to prop 'clocks' (depth 0)
new property ti,bit-shift at *prcm_clocks/stm_pmd_clock_mux_ck@414
new property reg at *prcm_clocks/stm_pmd_clock_mux_ck@414
new property #clock-cells at *prcm_clocks/trace_pmd_clk_mux_ck@414
new property compatible at *prcm_clocks/trace_pmd_clk_mux_ck@414
new property clocks at *prcm_clocks/trace_pmd_clk_mux_ck@414 [SEQ]
sequence to prop 'clocks' (depth 0)
new property ti,bit-shift at *prcm_clocks/trace_pmd_clk_mux_ck@414
new property reg at *prcm_clocks/trace_pmd_clk_mux_ck@414
new property #clock-cells at *prcm_clocks/stm_clk_div_ck@414
new property compatible at *prcm_clocks/stm_clk_div_ck@414
new property clocks at *prcm_clocks/stm_clk_div_ck@414
new property ti,bit-shift at *prcm_clocks/stm_clk_div_ck@414
new property ti,max-div at *prcm_clocks/stm_clk_div_ck@414
new property reg at *prcm_clocks/stm_clk_div_ck@414
new property ti,index-power-of-two at *prcm_clocks/stm_clk_div_ck@414
new property #clock-cells at *prcm_clocks/trace_clk_div_ck@414
new property compatible at *prcm_clocks/trace_clk_div_ck@414
new property clocks at *prcm_clocks/trace_clk_div_ck@414
new property ti,bit-shift at *prcm_clocks/trace_clk_div_ck@414
new property ti,max-div at *prcm_clocks/trace_clk_div_ck@414
new property reg at *prcm_clocks/trace_clk_div_ck@414
new prnew ref @*prcm_clocks/trace_clk_div_ck@414/ti,index-power-of-two
finalizing property ti,index-power-of-two at *prcm_clocks/trace_clk_div_ck@414
appending property ti,index-power-of-two at *prcm_clocks/trace_clk_div_ck@414
* finished with *prcm_clocks/trace_clk_div_ck@414 at depth 2
creating node @clkout2_ck@700 label=clkout2_ck
normal node
* creating *prcm_clocks/clkout2_ck@700 at depth 2
new ref @*prcm_clocks/clkout2_ck@700/#clock-cells
finalizing property #clock-cells at *prcm_clocks/clkout2_ck@700
appending property #clock-cells at *prcm_clocks/clkout2_ck@700
new ref @*prcm_clocks/clkout2_ck@700/compatible
finalizing property compatible at *prcm_clocks/clkout2_ck@700
appending property compatible at *prcm_clocks/clkout2_ck@700
new ref @*prcm_clocks/clkout2_ck@700/clocks
finalizing property clocks at *prcm_clocks/clkout2_ck@700
appending property clocks at *prcm_clocks/clkout2_ck@700
new ref @*prcm_clocks/clkout2_ck@700/ti,bit-shift
finalizing property ti,bit-shift at *prcm_clocks/clkout2_ck@700
appending property ti,bit-shift at *prcm_clocks/clkout2_ck@700
new ref @*prcm_clocks/clkout2_ck@700/reg
finalizing property reg at *prcm_clocks/clkout2_ck@700
appending property reg at *prcm_clocks/clkout2_ck@700
* finished with *prcm_clocks/clkout2_ck@700 at depth 2
* finished with *prcm_clocks at depth 1
creating node @*prcm_clockdomains
ref node
* creating *prcm_clockdomains at depth 1
creating node @clk_24mhz_clkdm label=clk_24mhz_clkdm
normal node
* creating *prcm_clockdomains/clk_24mhz_clkdm at depth 2
new ref @*prcm_clockdomains/clk_24mhz_clkdm/compatible
finalizing property compatible at *prcm_clockdomains/clk_24mhz_clkdm
appending property compatible at *prcm_clockdomains/clk_24mhz_clkdm
new ref @*prcm_clockdomains/clk_24mhz_clkdm/clocks
finalizing property clocks at *prcm_clockdomains/clk_24mhz_clkdm
appending property clocks at *prcm_clockdomains/clk_24mhz_clkdm
* finished with *prcm_clockdomains/clk_24mhz_clkdm at depth 2
* finished with *prcm_clockdomains at depth 1
creating node @cpus
normal node
* creating /cpus at depth 1
creating node @cpu@0
normal node
* creating /cpus/cpu@0 at depth 2
new ref @/cpus/cpu@0/cpu0-supply
finalizing property cpu0-supply at /cpus/cpu@0
appending property cpu0-supply at /cpus/cpu@0
* finished with /cpus/cpu@0 at depth 2
* finished with /cpus at depth 1
creating node @memory@80000000
normal node
* creating /memory@80000000 at depth 1
new ref @/memory@80000000/device_type
finalizing property device_type at /memory@80000000
appending property device_type at /memory@80000000
new ref @/memory@80000000/reg
new ref @/memory@80000000/reg
finalizing property reg at /memory@80000000
appending property reg at /memory@80000000
* finished with /memory@80000000 at depth 1
creating node @chosen
normal node
* creating /chosen at depth 1
new ref @/chosen/stdout-path
finalizing property stdout-path at /chosen
appending property stdout-path at /chosen
* finished with /chosen at depth 1
creating node @leds
normal node
* creating /leds at depth 1
new ref @/leds/pinctrl-names
finalizing property pinctrl-names at /leds
appending property pinctrl-names at /leds
new ref @/leds/pinctrl-0
finalizing property pinctrl-0 at /leds
appending property pinctrl-0 at /leds
new ref @/leds/compatible
finalizing property compatible at /leds
appending property compatible at /leds
creating node @led2
normal node
* creating /leds/led2 at depth 2
new ref @/leds/led2/label
finalizing property label at /leds/led2
appending property label at /leds/led2
new ref @/leds/led2/gpios
new ref @/leds/led2/gpios
new ref @/leds/led2/gpios
finalizing property gpios at /leds/led2
appending property gpios at /leds/led2
new ref @/leds/led2/linux,default-trigger
finalizing property linux,default-trigger at /leds/led2
appending property linux,default-trigger at /leds/led2
new ref @/leds/led2/default-state
finalizing property default-state at /leds/led2
appending property default-state at /leds/led2
* finished with /leds/led2 at depth 2
creating node @led3
normal node
* creating /leds/led3 at depth 2
new ref @/leds/led3/label
finalizing property label at /leds/led3
appending property label at /leds/led3
new ref @/leds/led3/gpios
new ref @/leds/led3/gpios
new ref @/leds/led3/gpios
finalizing property gpios at /leds/led3
appending property gpios at /leds/led3
new ref @/leds/led3/linux,default-trigger
finalizing property linux,default-trigger at /leds/led3
appending property linux,default-trigger at /leds/led3
new ref @/leds/led3/default-state
finalizing property default-state at /leds/led3
appending property default-state at /leds/led3
* finished with /leds/led3 at depth 2
creating node @led4
normal node
* creating /leds/led4 at depth 2
new ref @/leds/led4/label
finalizing property label at /leds/led4
appending property label at /leds/led4
new ref @/leds/led4/gpios
new ref @/leds/led4/gpios
new ref @/leds/led4/gpios
finalizing property gpios at /leds/led4
appending property gpios at /leds/led4
new ref @/leds/led4/linux,default-trigger
finalizing property linux,default-trigger at /leds/led4
appending property linux,default-trigger at /leds/led4
new ref @/leds/led4/default-state
finalizing property default-state at /leds/led4
appending property default-state at /leds/led4
* finished with /leds/led4 at depth 2
creating node @led5
normal node
* creating /leds/led5 at depth 2
new ref @/leds/led5/label
finalizing property label at /leds/led5
appending property label at /leds/led5
new ref @/leds/led5/gpios
new ref @/leds/led5/gpios
new ref @/leds/led5/gpios
finalizing property gpios at /leds/led5
appending property gpios at /leds/led5
new ref @/leds/led5/linux,default-trigger
finalizing property linux,default-trigger at /leds/led5
appending property linux,default-trigger at /leds/led5
new ref @/leds/led5/default-state
finalizing property default-state at /leds/led5
appending property default-state at /leds/led5
* finished with /leds/led5 at depth 2
* finished with /leds at depth 1
creating node @fixedregulator0 label=vmmcsd_fixed
normal node
* creating /fixedregulator0 at depth 1
new ref @/fixedregulator0/compatible
finalizing property compatible at /fixedregulator0
appending property compatible at /fixedregulator0
new ref @/fixedregulator0/regulator-name
finalizing property regulator-name at /fixedregulator0
appending property regulator-name at /fixedregulator0
new ref @/fixedregulator0/regulator-min-microvolt
finalizing property regulator-min-microvolt at /fixedregulator0
appending property regulator-min-microvolt at /fixedregulator0
new ref @/fixedregulator0/regulator-max-microvolt
finalizing property regulator-max-microvolt at /fixedregulator0
appending property regulator-max-microvolt at /fixedregulator0
* finished with /fixedregulator0 at depth 1
creating node @*am33xx_pinmux
ref node
* creating *am33xx_pinmux at depth 1
new ref @*am33xx_pinmux/pinctrl-names
finalizing property pinctrl-names at *am33xx_pinmux
appending property pinctrl-names at *am33xx_pinmux
new ref @*am33xx_pinmux/pinctrl-0
finalizing property pinctrl-0 at *am33xx_pinmux
appending property pinctrl-0 at *am33xx_pinmux
creating node @user_leds_s0 label=user_leds_s0
normal node
* creating *am33xx_pinmux/user_leds_s0 at depth 2
new ref @*am33xx_pinmux/user_leds_s0/pinctrl-single,pins
new ref @*am33xx_pinmux/user_leds_s0/pinctrl-single,pins
new ref @*am33xx_pinmux/user_leds_s0/pinctrl-single,pins
new ref @*am33xx_pinmux/user_leds_s0/pinctrl-single,pins
new ref @*am33xx_pinmux/user_leds_s0/pinctrl-single,pins
new ref @*am33xx_pinmux/user_leds_s0/pinctrl-single,pins
new ref @*am33xx_pinmux/user_leds_s0/pinctrl-single,pins
new ref @*am33xx_pinmux/user_leds_s0/pinctrl-single,pins
finalizing property pinctrl-single,pins at *am33xx_pinmux/user_leds_s0
appending property pinctrl-single,pins at *am33xx_pinmux/user_leds_s0
* finished with *am33xx_pinmux/user_leds_s0 at depth 2
creating node @pinmux_i2c0_pins label=i2c0_pins
normal node
* creating *am33xx_pinmux/pinmux_i2c0_pins at depth 2
new ref @*am33xx_pinmux/pinmux_i2c0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_i2c0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_i2c0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_i2c0_pins/pinctrl-single,pins
finalizing property pinctrl-single,pins at *am33xx_pinmux/pinmux_i2c0_pins
appending property pinctrl-single,pins at *am33xx_pinmux/pinmux_i2c0_pins
* finished with *am33xx_pinmux/pinmux_i2c0_pins at depth 2
creating node @pinmux_i2c2_pins label=i2c2_pins
normal node
* creating *am33xx_pinmux/pinmux_i2c2_pins at depth 2
new ref @*am33xx_pinmux/pinmux_i2c2_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_i2c2_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_i2c2_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_i2c2_pins/pinctrl-single,pins
finalizing property pinctrl-single,pins at *am33xx_pinmux/pinmux_i2c2_pins
appending property pinctrl-single,pins at *am33xx_pinmux/pinmux_i2c2_pins
* finished with *am33xx_pinmux/pinmux_i2c2_pins at depth 2
creating node @pinmux_uart0_pins label=uart0_pins
normal node
* creating *am33xx_pinmux/pinmux_uart0_pins at depth 2
new ref @*am33xx_pinmux/pinmux_uart0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_uart0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_uart0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_uart0_pins/pinctrl-single,pins
finalizing property pinctrl-single,pins at *am33xx_pinmux/pinmux_uart0_pins
appending property pinctrl-single,pins at *am33xx_pinmux/pinmux_uart0_pins
* finished with *am33xx_pinmux/pinmux_uart0_pins at depth 2
creating node @pinmux_clkout2_pin label=clkout2_pin
normal node
* creating *am33xx_pinmux/pinmux_clkout2_pin at depth 2
new ref @*am33xx_pinmux/pinmux_clkout2_pin/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_clkout2_pin/pinctrl-single,pins
finalizing property pinctrl-single,pins at *am33xx_pinmux/pinmux_clkout2_pin
appending property pinctrl-single,pins at *am33xx_pinmux/pinmux_clkout2_pin
* finished with *am33xx_pinmux/pinmux_clkout2_pin at depth 2
creating node @cpsw_default label=cpsw_default
normal node
* creating *am33xx_pinmux/cpsw_default at depth 2
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_default/pinctrl-single,pins
finalizing property pinctrl-single,pins at *am33xx_pinmux/cpsw_default
appending property pinctrl-single,pins at *am33xx_pinmux/cpsw_default
* finished with *am33xx_pinmux/cpsw_default at depth 2
creating node @cpsw_sleep label=cpsw_sleep
normal node
* creating *am33xx_pinmux/cpsw_sleep at depth 2
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
operty ti,index-power-of-two at *prcm_clocks/trace_clk_div_ck@414
new property #clock-cells at *prcm_clocks/clkout2_ck@700
new property compatible at *prcm_clocks/clkout2_ck@700
new property clocks at *prcm_clocks/clkout2_ck@700
new property ti,bit-shift at *prcm_clocks/clkout2_ck@700
new property reg at *prcm_clocks/clkout2_ck@700
* out of ref context
next up is a ref to *prcm_clockdomains
new property compatible at *prcm_clockdomains/clk_24mhz_clkdm
new property clocks at *prcm_clockdomains/clk_24mhz_clkdm
* out of ref context
new property cpu0-supply at /cpus/cpu@0
new property device_type at /memory@80000000
new property reg at /memory@80000000 [SEQ]
sequence to prop 'reg' (depth 0)
new property stdout-path at /chosen
new property pinctrl-names at /leds
new property pinctrl-0 at /leds
new property compatible at /leds
new property label at /leds/led2
new property gpios at /leds/led2 [SEQ]
sequence to prop 'gpios' (depth 0)
new property linux,default-trigger at /leds/led2
new property default-state at /leds/led2
new property label at /leds/led3
new property gpios at /leds/led3 [SEQ]
sequence to prop 'gpios' (depth 0)
new property linux,default-trigger at /leds/led3
new property default-state at /leds/led3
new property label at /leds/led4
new property gpios at /leds/led4 [SEQ]
sequence to prop 'gpios' (depth 0)
new property linux,default-trigger at /leds/led4
new property default-state at /leds/led4
new property label at /leds/led5
new property gpios at /leds/led5 [SEQ]
sequence to prop 'gpios' (depth 0)
new property linux,default-trigger at /leds/led5
new property default-state at /leds/led5
new property compatible at /fixedregulator0
new property regulator-name at /fixedregulator0
new property regulator-min-microvolt at /fixedregulator0
new property regulator-max-microvolt at /fixedregulator0
next up is a ref to *am33xx_pinmux
new property pinctrl-names at *am33xx_pinmux
new property pinctrl-0 at *am33xx_pinmux
new property pinctrl-single,pins at *am33xx_pinmux/user_leds_s0 [SEQ]
sequence to prop 'pinctrl-single,pins' (depth 0)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
new property pinctrl-single,pins at *am33xx_pinmux/pinmux_i2c0_pins [SEQ]
sequence to prop 'pinctrl-single,pins' (depth 0)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
new property pinctrl-single,pins at *am33xx_pinmux/pinmux_i2c2_pins [SEQ]
sequence to prop 'pinctrl-single,pins' (depth 0)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
new property pinctrl-single,pins at *am33xx_pinmux/pinmux_uart0_pins [SEQ]
sequence to prop 'pinctrl-single,pins' (depth 0)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
new property pinctrl-single,pins at *am33xx_pinmux/pinmux_clkout2_pin [SEQ]
sequence to prop 'pinctrl-single,pins' (depth 0)
sequence to prop 'pinctrl-single,pins' (depth 1)
new property pinctrl-single,pins at *am33xx_pinmux/cpsw_default [SEQ]
sequence to prop 'pinctrl-single,pins' (depth 0)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
new property pinctrl-single,pins at *am33xx_pinmux/cpsw_sleep [SEQ]
sequence to prop 'pinctrl-single,pins' (depth 0)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrnew ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/cpsw_sleep/pinctrl-single,pins
finalizing property pinctrl-single,pins at *am33xx_pinmux/cpsw_sleep
appending property pinctrl-single,pins at *am33xx_pinmux/cpsw_sleep
* finished with *am33xx_pinmux/cpsw_sleep at depth 2
creating node @davinci_mdio_default label=davinci_mdio_default
normal node
* creating *am33xx_pinmux/davinci_mdio_default at depth 2
new ref @*am33xx_pinmux/davinci_mdio_default/pinctrl-single,pins
new ref @*am33xx_pinmux/davinci_mdio_default/pinctrl-single,pins
new ref @*am33xx_pinmux/davinci_mdio_default/pinctrl-single,pins
new ref @*am33xx_pinmux/davinci_mdio_default/pinctrl-single,pins
finalizing property pinctrl-single,pins at *am33xx_pinmux/davinci_mdio_default
appending property pinctrl-single,pins at *am33xx_pinmux/davinci_mdio_default
* finished with *am33xx_pinmux/davinci_mdio_default at depth 2
creating node @davinci_mdio_sleep label=davinci_mdio_sleep
normal node
* creating *am33xx_pinmux/davinci_mdio_sleep at depth 2
new ref @*am33xx_pinmux/davinci_mdio_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/davinci_mdio_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/davinci_mdio_sleep/pinctrl-single,pins
new ref @*am33xx_pinmux/davinci_mdio_sleep/pinctrl-single,pins
finalizing property pinctrl-single,pins at *am33xx_pinmux/davinci_mdio_sleep
appending property pinctrl-single,pins at *am33xx_pinmux/davinci_mdio_sleep
* finished with *am33xx_pinmux/davinci_mdio_sleep at depth 2
creating node @pinmux_mmc1_pins label=mmc1_pins
normal node
* creating *am33xx_pinmux/pinmux_mmc1_pins at depth 2
new ref @*am33xx_pinmux/pinmux_mmc1_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_mmc1_pins/pinctrl-single,pins
finalizing property pinctrl-single,pins at *am33xx_pinmux/pinmux_mmc1_pins
appending property pinctrl-single,pins at *am33xx_pinmux/pinmux_mmc1_pins
* finished with *am33xx_pinmux/pinmux_mmc1_pins at depth 2
creating node @pinmux_emmc_pins label=emmc_pins
normal node
* creating *am33xx_pinmux/pinmux_emmc_pins at depth 2
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/pinmux_emmc_pins/pinctrl-single,pins
finalizing property pinctrl-single,pins at *am33xx_pinmux/pinmux_emmc_pins
appending property pinctrl-single,pins at *am33xx_pinmux/pinmux_emmc_pins
* finished with *am33xx_pinmux/pinmux_emmc_pins at depth 2
* finished with *am33xx_pinmux at depth 1
creating node @*uart0
ref node
* creating *uart0 at depth 1
new ref @*uart0/pinctrl-names
finalizing property pinctrl-names at *uart0
appending property pinctrl-names at *uart0
new ref @*uart0/pinctrl-0
finalizing property pinctrl-0 at *uart0
appending property pinctrl-0 at *uart0
new ref @*uart0/status
finalizing property status at *uart0
appending property status at *uart0
* finished with *uart0 at depth 1
creating node @*usb
ref node
* creating *usb at depth 1
new ref @*usb/status
finalizing property status at *usb
appending property status at *usb
* finished with *usb at depth 1
creating node @*usb_ctrl_mod
ref node
* creating *usb_ctrl_mod at depth 1
new ref @*usb_ctrl_mod/status
finalizing property status at *usb_ctrl_mod
appending property status at *usb_ctrl_mod
* finished with *usb_ctrl_mod at depth 1
creating node @*usb0_phy
ref node
* creating *usb0_phy at depth 1
new ref @*usb0_phy/status
finalizing property status at *usb0_phy
appending property status at *usb0_phy
* finished with *usb0_phy at depth 1
creating node @*usb1_phy
ref node
* creating *usb1_phy at depth 1
new ref @*usb1_phy/status
finalizing property status at *usb1_phy
appending property status at *usb1_phy
* finished with *usb1_phy at depth 1
creating node @*usb0
ref node
* creating *usb0 at depth 1
new ref @*usb0/status
finalizing property status at *usb0
appending property status at *usb0
new ref @*usb0/dr_mode
finalizing property dr_mode at *usb0
appending property dr_mode at *usb0
new ref @*usb0/interrupts-extended
new ref @*usb0/interrupts-extended
new ref @*usb0/interrupts-extended
new ref @*usb0/interrupts-extended
finalizing property interrupts-extended at *usb0
appending property interrupts-extended at *usb0
new ref @*usb0/interrupt-names
new ref @*usb0/interrupt-names
finalizing property interrupt-names at *usb0
appending property interrupt-names at *usb0
* finished with *usb0 at depth 1
creating node @*usb1
ref node
* creating *usb1 at depth 1
new ref @*usb1/status
finalizing property status at *usb1
appending property status at *usb1
new ref @*usb1/dr_mode
finalizing property dr_mode at *usb1
appending property dr_mode at *usb1
* finished with *usb1 at depth 1
creating node @*cppi41dma
ref node
* creating *cppi41dma at depth 1
new ref @*cppi41dma/status
finalizing property status at *cppi41dma
appending property status at *cppi41dma
* finished with *cppi41dma at depth 1
creating node @*i2c0
ref node
* creating *i2c0 at depth 1
new ref @*i2c0/pinctrl-names
finalizing property pinctrl-names at *i2c0
appending property pinctrl-names at *i2c0
new ref @*i2c0/pinctrl-0
finalizing property pinctrl-0 at *i2c0
appending property pinctrl-0 at *i2c0
new ref @*i2c0/status
finalizing property status at *i2c0
appending property status at *i2c0
new ref @*i2c0/clock-frequency
finalizing property clock-frequency at *i2c0
appending property clock-frequency at *i2c0
creating node @tps@24 label=tps
normal node
* creating *i2c0/tps@24 at depth 2
new ref @*i2c0/tps@24/reg
finalizing property reg at *i2c0/tps@24
appending property reg at *i2c0/tps@24
* finished with *i2c0/tps@24 at depth 2
creating node @baseboard_eeprom@50 label=baseboard_eeprom
normal node
* creating *i2c0/baseboard_eeprom@50 at depth 2
new ref @*i2c0/baseboard_eeprom@50/compatible
finalizing property compatible at *i2c0/baseboard_eeprom@50
appending property compatible at *i2c0/baseboard_eeprom@50
new ref @*i2c0/baseboard_eeprom@50/reg
finalizing property reg at *i2c0/baseboard_eeprom@50
appending property reg at *i2c0/baseboard_eeprom@50
new ref @*i2c0/baseboard_eeprom@50/#address-cells
finalizing property #address-cells at *i2c0/baseboard_eeprom@50
appending property #address-cells at *i2c0/baseboard_eeprom@50
new ref @*i2c0/baseboard_eeprom@50/#size-cells
finalizing property #size-cells at *i2c0/baseboard_eeprom@50
appending property #size-cells at *i2c0/baseboard_eeprom@50
creating node @baseboard_data@0 label=baseboard_data
normal node
* creating *i2c0/baseboard_eeprom@50/baseboard_data@0 at depth 3
new ref @*i2c0/baseboard_eeprom@50/baseboard_data@0/reg
new ref @*i2c0/baseboard_eeprom@50/baseboard_data@0/reg
finalizing property reg at *i2c0/baseboard_eeprom@50/baseboard_data@0
appending property reg at *i2c0/baseboard_eeprom@50/baseboard_data@0
* finished with *i2c0/baseboard_eeprom@50/baseboard_data@0 at depth 3
* finished with *i2c0/baseboard_eeprom@50 at depth 2
* finished with *i2c0 at depth 1
creating node @*i2c2
ref node
* creating *i2c2 at depth 1
new ref @*i2c2/pinctrl-names
finalizing property pinctrl-names at *i2c2
appending property pinctrl-names at *i2c2
new ref @*i2c2/pinctrl-0
finalizing property pinctrl-0 at *i2c2
appending property pinctrl-0 at *i2c2
new ref @*i2c2/status
finalizing property status at *i2c2
appending property status at *i2c2
new ref @*i2c2/clock-frequency
finalizing property clock-frequency at *i2c2
appending property clock-frequency at *i2c2
creating node @cape_eeprom0@54 label=cape_eeprom0
normal node
* creating *i2c2/cape_eeprom0@54 at depth 2
new ref @*i2c2/cape_eeprom0@54/compatible
finalizing property compatible at *i2c2/cape_eeprom0@54
appending property compatible at *i2c2/cape_eeprom0@54
new ref @*i2c2/cape_eeprom0@54/reg
finalizing property reg at *i2c2/cape_eeprom0@54
appending property reg at *i2c2/cape_eeprom0@54
new ref @*i2c2/cape_eeprom0@54/#address-cells
finalizing property #address-cells at *i2c2/cape_eeprom0@54
appending property #address-cells at *i2c2/cape_eeprom0@54
new ref @*i2c2/cape_eeprom0@54/#size-cells
finalizing property #size-cells at *i2c2/cape_eeprom0@54
appending property #size-cells at *i2c2/cape_eeprom0@54
creating node @cape_data@0 label=cape0_data
normal node
* creating *i2c2/cape_eeprom0@54/cape_data@0 at depth 3
new ref @*i2c2/cape_eeprom0@54/cape_data@0/reg
new ref @*i2c2/cape_eeprom0@54/cape_data@0/reg
finalizing property reg at *i2c2/cape_eeprom0@54/cape_data@0
appending property reg at *i2c2/cape_eeprom0@54/cape_data@0
* finished with *i2c2/cape_eeprom0@54/cape_data@0 at depth 3
* finished with *i2c2/cape_eeprom0@54 at depth 2
creating node @cape_eeprom1@55 label=cape_eeprom1
normal node
* creating *i2c2/cape_eeprom1@55 at depth 2
new ref @*i2c2/cape_eeprom1@55/compatible
finalizing property compatible at *i2c2/cape_eeprom1@55
appending property compatible at *i2c2/cape_eeprom1@55
new ref @*i2c2/cape_eeprom1@55/reg
finalizing property reg at *i2c2/cape_eeprom1@55
appending property reg at *i2c2/cape_eeprom1@55
new ref @*i2c2/cape_eeprom1@55/#address-cells
finalizing property #address-cells at *i2c2/cape_eeprom1@55
appending property #address-cells at *i2c2/cape_eeprom1@55
new ref @*i2c2/cape_eeprom1@55/#size-cells
finalizing property #size-cells at *i2c2/cape_eeprom1@55
appending property #size-cells at *i2c2/cape_eeprom1@55
creating node @cape_data@0 label=cape1_data
normal node
* creating *i2c2/cape_eeprom1@55/cape_data@0 at depth 3
new ref @*i2c2/cape_eeprom1@55/cape_data@0/reg
new ref @*i2c2/cape_eeprom1@55/cape_data@0/reg
finalizing property reg at *i2c2/cape_eeprom1@55/cape_data@0
appending property reg at *i2c2/cape_eeprom1@55/cape_data@0
* finished with *i2c2/cape_eeprom1@55/cape_data@0 at depth 3
* finished with *i2c2/cape_eeprom1@55 at depth 2
creating node @cape_eeprom2@56 label=cape_eeprom2
normal node
* creating *i2c2/cape_eeprom2@56 at depth 2
new ref @*i2c2/cape_eeprom2@56/compatible
finalizing property compatible at *i2c2/cape_eeprom2@56
appending property compatible at *i2c2/cape_eeprom2@56
new ref @*i2c2/cape_eeprom2@56/reg
finalizing property reg at *i2c2/cape_eeprom2@56
appending property reg at *i2c2/cape_eeprom2@56
l-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
new property pinctrl-single,pins at *am33xx_pinmux/davinci_mdio_default [SEQ]
sequence to prop 'pinctrl-single,pins' (depth 0)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
new property pinctrl-single,pins at *am33xx_pinmux/davinci_mdio_sleep [SEQ]
sequence to prop 'pinctrl-single,pins' (depth 0)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
new property pinctrl-single,pins at *am33xx_pinmux/pinmux_mmc1_pins [SEQ]
sequence to prop 'pinctrl-single,pins' (depth 0)
sequence to prop 'pinctrl-single,pins' (depth 1)
new property pinctrl-single,pins at *am33xx_pinmux/pinmux_emmc_pins [SEQ]
sequence to prop 'pinctrl-single,pins' (depth 0)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
* out of ref context
next up is a ref to *uart0
new property pinctrl-names at *uart0
new property pinctrl-0 at *uart0
new property status at *uart0
* out of ref context
next up is a ref to *usb
new property status at *usb
* out of ref context
next up is a ref to *usb_ctrl_mod
new property status at *usb_ctrl_mod
* out of ref context
next up is a ref to *usb0_phy
new property status at *usb0_phy
* out of ref context
next up is a ref to *usb1_phy
new property status at *usb1_phy
* out of ref context
next up is a ref to *usb0
new property status at *usb0
new property dr_mode at *usb0
new property interrupts-extended at *usb0 [SEQ]
sequence to prop 'interrupts-extended' (depth 0)
new property interrupt-names at *usb0 [SEQ]
sequence to prop 'interrupt-names' (depth 0)
* out of ref context
next up is a ref to *usb1
new property status at *usb1
new property dr_mode at *usb1
* out of ref context
next up is a ref to *cppi41dma
new property status at *cppi41dma
* out of ref context
next up is a ref to *i2c0
new property pinctrl-names at *i2c0
new property pinctrl-0 at *i2c0
new property status at *i2c0
new property clock-frequency at *i2c0
new property reg at *i2c0/tps@24
new property compatible at *i2c0/baseboard_eeprom@50
new property reg at *i2c0/baseboard_eeprom@50
new property #address-cells at *i2c0/baseboard_eeprom@50
new property #size-cells at *i2c0/baseboard_eeprom@50
new property reg at *i2c0/baseboard_eeprom@50/baseboard_data@0 [SEQ]
sequence to prop 'reg' (depth 0)
* out of ref context
next up is a ref to *i2c2
new property pinctrl-names at *i2c2
new property pinctrl-0 at *i2c2
new property status at *i2c2
new property clock-frequency at *i2c2
new property compatible at *i2c2/cape_eeprom0@54
new property reg at *i2c2/cape_eeprom0@54
new property #address-cells at *i2c2/cape_eeprom0@54
new property #size-cells at *i2c2/cape_eeprom0@54
new property reg at *i2c2/cape_eeprom0@54/cape_data@0 [SEQ]
sequence to prop 'reg' (depth 0)
new property compatible at *i2c2/cape_eeprom1@55
new property reg at *i2c2/cape_eeprom1@55
new property #address-cells at *i2c2/cape_eeprom1@55
new property #size-cells at *i2c2/cape_eeprom1@55
new property reg at *i2c2/cape_eeprom1@55/cape_data@0 [SEQ]
sequence to prop 'reg' (depth 0)
new property compatible at *i2c2/cape_eeprom2@56
new property reg at *i2c2/cape_eeprom2@56
new propnew ref @*i2c2/cape_eeprom2@56/#address-cells
finalizing property #address-cells at *i2c2/cape_eeprom2@56
appending property #address-cells at *i2c2/cape_eeprom2@56
new ref @*i2c2/cape_eeprom2@56/#size-cells
finalizing property #size-cells at *i2c2/cape_eeprom2@56
appending property #size-cells at *i2c2/cape_eeprom2@56
creating node @cape_data@0 label=cape2_data
normal node
* creating *i2c2/cape_eeprom2@56/cape_data@0 at depth 3
new ref @*i2c2/cape_eeprom2@56/cape_data@0/reg
new ref @*i2c2/cape_eeprom2@56/cape_data@0/reg
finalizing property reg at *i2c2/cape_eeprom2@56/cape_data@0
appending property reg at *i2c2/cape_eeprom2@56/cape_data@0
* finished with *i2c2/cape_eeprom2@56/cape_data@0 at depth 3
* finished with *i2c2/cape_eeprom2@56 at depth 2
creating node @cape_eeprom3@57 label=cape_eeprom3
normal node
* creating *i2c2/cape_eeprom3@57 at depth 2
new ref @*i2c2/cape_eeprom3@57/compatible
finalizing property compatible at *i2c2/cape_eeprom3@57
appending property compatible at *i2c2/cape_eeprom3@57
new ref @*i2c2/cape_eeprom3@57/reg
finalizing property reg at *i2c2/cape_eeprom3@57
appending property reg at *i2c2/cape_eeprom3@57
new ref @*i2c2/cape_eeprom3@57/#address-cells
finalizing property #address-cells at *i2c2/cape_eeprom3@57
appending property #address-cells at *i2c2/cape_eeprom3@57
new ref @*i2c2/cape_eeprom3@57/#size-cells
finalizing property #size-cells at *i2c2/cape_eeprom3@57
appending property #size-cells at *i2c2/cape_eeprom3@57
creating node @cape_data@0 label=cape3_data
normal node
* creating *i2c2/cape_eeprom3@57/cape_data@0 at depth 3
new ref @*i2c2/cape_eeprom3@57/cape_data@0/reg
new ref @*i2c2/cape_eeprom3@57/cape_data@0/reg
finalizing property reg at *i2c2/cape_eeprom3@57/cape_data@0
appending property reg at *i2c2/cape_eeprom3@57/cape_data@0
* finished with *i2c2/cape_eeprom3@57/cape_data@0 at depth 3
* finished with *i2c2/cape_eeprom3@57 at depth 2
* finished with *i2c2 at depth 1
creating node @*tps
ref node
* creating *tps at depth 1
new ref @*tps/compatible
finalizing property compatible at *tps
appending property compatible at *tps
new ref @*tps/interrupt-controller
finalizing property interrupt-controller at *tps
appending property interrupt-controller at *tps
new ref @*tps/#interrupt-cells
finalizing property #interrupt-cells at *tps
appending property #interrupt-cells at *tps
creating node @charger
normal node
* creating *tps/charger at depth 2
new ref @*tps/charger/compatible
finalizing property compatible at *tps/charger
appending property compatible at *tps/charger
new ref @*tps/charger/status
finalizing property status at *tps/charger
appending property status at *tps/charger
* finished with *tps/charger at depth 2
creating node @pwrbutton
normal node
* creating *tps/pwrbutton at depth 2
new ref @*tps/pwrbutton/compatible
finalizing property compatible at *tps/pwrbutton
appending property compatible at *tps/pwrbutton
new ref @*tps/pwrbutton/status
finalizing property status at *tps/pwrbutton
appending property status at *tps/pwrbutton
* finished with *tps/pwrbutton at depth 2
creating node @regulators
normal node
* creating *tps/regulators at depth 2
new ref @*tps/regulators/#address-cells
finalizing property #address-cells at *tps/regulators
appending property #address-cells at *tps/regulators
new ref @*tps/regulators/#size-cells
finalizing property #size-cells at *tps/regulators
appending property #size-cells at *tps/regulators
creating node @regulator@0 label=dcdc1_reg
normal node
* creating *tps/regulators/regulator@0 at depth 3
new ref @*tps/regulators/regulator@0/reg
finalizing property reg at *tps/regulators/regulator@0
appending property reg at *tps/regulators/regulator@0
new ref @*tps/regulators/regulator@0/regulator-compatible
finalizing property regulator-compatible at *tps/regulators/regulator@0
appending property regulator-compatible at *tps/regulators/regulator@0
* finished with *tps/regulators/regulator@0 at depth 3
creating node @regulator@1 label=dcdc2_reg
normal node
* creating *tps/regulators/regulator@1 at depth 3
new ref @*tps/regulators/regulator@1/reg
finalizing property reg at *tps/regulators/regulator@1
appending property reg at *tps/regulators/regulator@1
new ref @*tps/regulators/regulator@1/regulator-compatible
finalizing property regulator-compatible at *tps/regulators/regulator@1
appending property regulator-compatible at *tps/regulators/regulator@1
* finished with *tps/regulators/regulator@1 at depth 3
creating node @regulator@2 label=dcdc3_reg
normal node
* creating *tps/regulators/regulator@2 at depth 3
new ref @*tps/regulators/regulator@2/reg
finalizing property reg at *tps/regulators/regulator@2
appending property reg at *tps/regulators/regulator@2
new ref @*tps/regulators/regulator@2/regulator-compatible
finalizing property regulator-compatible at *tps/regulators/regulator@2
appending property regulator-compatible at *tps/regulators/regulator@2
* finished with *tps/regulators/regulator@2 at depth 3
creating node @regulator@3 label=ldo1_reg
normal node
* creating *tps/regulators/regulator@3 at depth 3
new ref @*tps/regulators/regulator@3/reg
finalizing property reg at *tps/regulators/regulator@3
appending property reg at *tps/regulators/regulator@3
new ref @*tps/regulators/regulator@3/regulator-compatible
finalizing property regulator-compatible at *tps/regulators/regulator@3
appending property regulator-compatible at *tps/regulators/regulator@3
* finished with *tps/regulators/regulator@3 at depth 3
creating node @regulator@4 label=ldo2_reg
normal node
* creating *tps/regulators/regulator@4 at depth 3
new ref @*tps/regulators/regulator@4/reg
finalizing property reg at *tps/regulators/regulator@4
appending property reg at *tps/regulators/regulator@4
new ref @*tps/regulators/regulator@4/regulator-compatible
finalizing property regulator-compatible at *tps/regulators/regulator@4
appending property regulator-compatible at *tps/regulators/regulator@4
* finished with *tps/regulators/regulator@4 at depth 3
creating node @regulator@5 label=ldo3_reg
normal node
* creating *tps/regulators/regulator@5 at depth 3
new ref @*tps/regulators/regulator@5/reg
finalizing property reg at *tps/regulators/regulator@5
appending property reg at *tps/regulators/regulator@5
new ref @*tps/regulators/regulator@5/regulator-compatible
finalizing property regulator-compatible at *tps/regulators/regulator@5
appending property regulator-compatible at *tps/regulators/regulator@5
* finished with *tps/regulators/regulator@5 at depth 3
creating node @regulator@6 label=ldo4_reg
normal node
* creating *tps/regulators/regulator@6 at depth 3
new ref @*tps/regulators/regulator@6/reg
finalizing property reg at *tps/regulators/regulator@6
appending property reg at *tps/regulators/regulator@6
new ref @*tps/regulators/regulator@6/regulator-compatible
finalizing property regulator-compatible at *tps/regulators/regulator@6
appending property regulator-compatible at *tps/regulators/regulator@6
* finished with *tps/regulators/regulator@6 at depth 3
* finished with *tps/regulators at depth 2
* finished with *tps at depth 1
creating node @*tps
ref node
* creating *tps at depth 1
new ref @*tps/interrupts
finalizing property interrupts at *tps
appending property interrupts at *tps
new ref @*tps/interrupt-parent
finalizing property interrupt-parent at *tps
appending property interrupt-parent at *tps
new ref @*tps/ti,pmic-shutdown-controller
finalizing property ti,pmic-shutdown-controller at *tps
appending property ti,pmic-shutdown-controller at *tps
creating node @charger
normal node
* creating *tps/charger at depth 2
new ref @*tps/charger/compatible
finalizing property compatible at *tps/charger
appending property compatible at *tps/charger
new ref @*tps/charger/status
finalizing property status at *tps/charger
appending property status at *tps/charger
new ref @*tps/charger/interrupts
new ref @*tps/charger/interrupts
finalizing property interrupts at *tps/charger
appending property interrupts at *tps/charger
new ref @*tps/charger/interrupt-names
new ref @*tps/charger/interrupt-names
finalizing property interrupt-names at *tps/charger
appending property interrupt-names at *tps/charger
* finished with *tps/charger at depth 2
creating node @pwrbutton
normal node
* creating *tps/pwrbutton at depth 2
new ref @*tps/pwrbutton/compatible
finalizing property compatible at *tps/pwrbutton
appending property compatible at *tps/pwrbutton
new ref @*tps/pwrbutton/status
finalizing property status at *tps/pwrbutton
appending property status at *tps/pwrbutton
new ref @*tps/pwrbutton/interrupts
finalizing property interrupts at *tps/pwrbutton
appending property interrupts at *tps/pwrbutton
* finished with *tps/pwrbutton at depth 2
creating node @regulators
normal node
* creating *tps/regulators at depth 2
new ref @*tps/regulators/#address-cells
finalizing property #address-cells at *tps/regulators
appending property #address-cells at *tps/regulators
new ref @*tps/regulators/#size-cells
finalizing property #size-cells at *tps/regulators
appending property #size-cells at *tps/regulators
creating node @regulator@0 label=dcdc1_reg
normal node
* creating *tps/regulators/regulator@0 at depth 3
new ref @*tps/regulators/regulator@0/regulator-name
finalizing property regulator-name at *tps/regulators/regulator@0
appending property regulator-name at *tps/regulators/regulator@0
new ref @*tps/regulators/regulator@0/regulator-always-on
finalizing property regulator-always-on at *tps/regulators/regulator@0
appending property regulator-always-on at *tps/regulators/regulator@0
* finished with *tps/regulators/regulator@0 at depth 3
creating node @regulator@1 label=dcdc2_reg
normal node
* creating *tps/regulators/regulator@1 at depth 3
new ref @*tps/regulators/regulator@1/regulator-name
finalizing property regulator-name at *tps/regulators/regulator@1
appending property regulator-name at *tps/regulators/regulator@1
new ref @*tps/regulators/regulator@1/regulator-min-microvolt
finalizing property regulator-min-microvolt at *tps/regulators/regulator@1
appending property regulator-min-microvolt at *tps/regulators/regulator@1
new ref @*tps/regulators/regulator@1/regulator-max-microvolt
finalizing property regulator-max-microvolt at *tps/regulators/regulator@1
appending property regulator-max-microvolt at *tps/regulators/regulator@1
new ref @*tps/regulators/regulator@1/regulator-boot-on
finalizing property regulator-boot-on at *tps/regulators/regulator@1
appending property regulator-boot-on at *tps/regulators/regulator@1
new ref @*tps/regulators/regulator@1/regulator-always-on
finalizing property regulator-always-on at *tps/regulators/regulator@1
appending property regulator-always-on at *tps/regulators/regulator@1
* finished with *tps/regulators/regulator@1 at depth 3
creating node @regulator@2 label=dcdc3_reg
normal node
* creating *tps/regulators/regulator@2 at depth 3
new ref @*tps/regulators/regulator@2/regulator-name
finalizing property regulator-name at *tps/regulators/regulator@2
appending property regulator-name at *tps/regulators/regulator@2
new ref @*tps/regulators/regulator@2/regulator-min-microvolt
finalizing property regulator-min-microvolt at *tps/regulators/regulator@2
appending property regulator-min-microvolt at *tps/regulators/regulator@2
new ref @*tps/regulators/regulator@2/regulator-max-microvolt
finalizing property regulator-max-microvolt at *tps/regulators/regulator@2
appending property regulator-max-microvolt at *tps/regulators/regulator@2
new ref @*tps/regulators/regulator@2/regulator-boot-on
finalizing property regulator-boot-on at *tps/regulators/regulator@2
appending property regulator-boot-on at *tps/regulators/regulator@2
new ref @*tps/regulators/regulator@2/regulator-always-on
finalizing property regulator-always-on at *tps/regulators/regulator@2
appending property regulator-always-on at *tps/regulators/regulator@2
* finished with *tps/regulators/regulator@2 at depth 3
creating node @regulator@3 label=ldo1_reg
normal node
* creating *tps/regulators/regulator@3 at depth 3
new ref @*tps/regulators/regulator@3/regulator-name
finalizing property regulator-name at *tps/regulators/regulator@3
appending property regulator-name at *tps/regulators/regulator@3
new ref @*tps/regulators/regulator@3/regulator-always-on
finalizing property regulator-always-on at *tps/regulators/regulator@3
appending property regulator-always-on at *tps/regulators/regulator@3
* finished with *tps/regulators/regulator@3 at depth 3
creating node @regulator@4 label=ldo2_reg
normal node
* creating *tps/regulators/regulator@4 at depth 3
new ref @*tps/regulators/regulator@4/regulator-name
finalizing property regulator-name at *tps/regulators/regulator@4
appending property regulator-name at *tps/regulators/regulator@4
new ref @*tps/regulators/regulator@4/regulator-always-on
finalizing property regulator-always-on at *tps/regulators/regulator@4
appending property regulator-always-on at *tps/regulators/regulator@4
* finished with *tps/regulators/regulator@4 at depth 3
creating node @regulator@5 label=ldo3_reg
normal node
* creating *tps/regulators/regulator@5 at depth 3
new ref @*tps/regulators/regulator@5/regulator-name
finalizing property regulator-name at *tps/regulators/regulator@5
appending property regulator-name at *tps/regulators/regulator@5
new ref @*tps/regulators/regulator@5/regulator-always-on
finalizing property regulator-always-on at *tps/regulators/regulator@5
appending property regulator-always-on at *tps/regulators/regulator@5
* finished with *tps/regulators/regulator@5 at depth 3
creating node @regulator@6 label=ldo4_reg
normal node
* creating *tps/regulators/regulator@6 at depth 3
new ref @*tps/regulators/regulator@6/regulator-name
finalizing property regulator-name at *tps/regulators/regulator@6
appending property regulator-name at *tps/regulators/regulator@6
new ref @*tps/regulators/regulator@6/regulator-always-on
finalizing property regulator-always-on at *tps/regulators/regulator@6
appending property regulator-always-on at *tps/regulators/regulator@6
* finished with *tps/regulators/regulator@6 at depth 3
* finished with *tps/regulators at depth 2
* finished with *tps at depth 1
creating node @*cpsw_emac0
ref node
* creating *cpsw_emac0 at depth 1
new ref @*cpsw_emac0/phy_id
new ref @*cpsw_emac0/phy_id
finalizing property phy_id at *cpsw_emac0
appending property phy_id at *cpsw_emac0
new ref @*cpsw_emac0/phy-mode
finalizing property phy-mode at *cpsw_emac0
appending property phy-mode at *cpsw_emac0
* finished with *cpsw_emac0 at depth 1
creating node @*mac
ref node
* creating *mac at depth 1
new ref @*mac/slaves
finalizing property slaves at *mac
appending property slaves at *mac
new ref @*mac/pinctrl-names
new ref @*mac/pinctrl-names
finalizing property pinctrl-names at *mac
appending property pinctrl-names at *mac
new ref @*mac/pinctrl-0
finalizing property pinctrl-0 at *mac
appending property pinctrl-0 at *mac
new ref @*mac/pinctrl-1
finalizing property pinctrl-1 at *mac
appending property pinctrl-1 at *mac
new ref @*mac/status
finalizing property status at *mac
appending property status at *mac
* finished with *mac at depth 1
creating node @*davinci_mdio
ref node
* creating *davinci_mdio at depth 1
erty #address-cells at *i2c2/cape_eeprom2@56
new property #size-cells at *i2c2/cape_eeprom2@56
new property reg at *i2c2/cape_eeprom2@56/cape_data@0 [SEQ]
sequence to prop 'reg' (depth 0)
new property compatible at *i2c2/cape_eeprom3@57
new property reg at *i2c2/cape_eeprom3@57
new property #address-cells at *i2c2/cape_eeprom3@57
new property #size-cells at *i2c2/cape_eeprom3@57
new property reg at *i2c2/cape_eeprom3@57/cape_data@0 [SEQ]
sequence to prop 'reg' (depth 0)
* out of ref context
next up is a ref to *tps
new property compatible at *tps
new property interrupt-controller at *tps
new property #interrupt-cells at *tps
new property compatible at *tps/charger
new property status at *tps/charger
new property compatible at *tps/pwrbutton
new property status at *tps/pwrbutton
new property #address-cells at *tps/regulators
new property #size-cells at *tps/regulators
new property reg at *tps/regulators/regulator@0
new property regulator-compatible at *tps/regulators/regulator@0
new property reg at *tps/regulators/regulator@1
new property regulator-compatible at *tps/regulators/regulator@1
new property reg at *tps/regulators/regulator@2
new property regulator-compatible at *tps/regulators/regulator@2
new property reg at *tps/regulators/regulator@3
new property regulator-compatible at *tps/regulators/regulator@3
new property reg at *tps/regulators/regulator@4
new property regulator-compatible at *tps/regulators/regulator@4
new property reg at *tps/regulators/regulator@5
new property regulator-compatible at *tps/regulators/regulator@5
new property reg at *tps/regulators/regulator@6
new property regulator-compatible at *tps/regulators/regulator@6
* out of ref context
next up is a ref to *tps
new property interrupts at *tps
new property interrupt-parent at *tps
new property ti,pmic-shutdown-controller at *tps
new property compatible at *tps/charger
new property status at *tps/charger
new property interrupts at *tps/charger [SEQ]
sequence to prop 'interrupts' (depth 0)
new property interrupt-names at *tps/charger [SEQ]
sequence to prop 'interrupt-names' (depth 0)
new property compatible at *tps/pwrbutton
new property status at *tps/pwrbutton
new property interrupts at *tps/pwrbutton
new property #address-cells at *tps/regulators
new property #size-cells at *tps/regulators
new property regulator-name at *tps/regulators/regulator@0
new property regulator-always-on at *tps/regulators/regulator@0
new property regulator-name at *tps/regulators/regulator@1
new property regulator-min-microvolt at *tps/regulators/regulator@1
new property regulator-max-microvolt at *tps/regulators/regulator@1
new property regulator-boot-on at *tps/regulators/regulator@1
new property regulator-always-on at *tps/regulators/regulator@1
new property regulator-name at *tps/regulators/regulator@2
new property regulator-min-microvolt at *tps/regulators/regulator@2
new property regulator-max-microvolt at *tps/regulators/regulator@2
new property regulator-boot-on at *tps/regulators/regulator@2
new property regulator-always-on at *tps/regulators/regulator@2
new property regulator-name at *tps/regulators/regulator@3
new property regulator-always-on at *tps/regulators/regulator@3
new property regulator-name at *tps/regulators/regulator@4
new property regulator-always-on at *tps/regulators/regulator@4
new property regulator-name at *tps/regulators/regulator@5
new property regulator-always-on at *tps/regulators/regulator@5
new property regulator-name at *tps/regulators/regulator@6
new property regulator-always-on at *tps/regulators/regulator@6
* out of ref context
next up is a ref to *cpsw_emac0
new property phy_id at *cpsw_emac0 [SEQ]
sequence to prop 'phy_id' (depth 0)
new property phy-mode at *cpsw_emac0
* out of ref context
next up is a ref to *mac
new property slaves at *mac
new property pinctrl-names at *mac [SEQ]
sequence to prop 'pinctrl-names' (depth 0)
new property pinctrl-0 at *mac
new property pinctrl-1 at *mac
new property status at *mac
* out of ref context
next up is a ref to *davinci_mdio
new property pinctrl-names at *davinci_mdio [SEQ]
sequence to new ref @*davinci_mdio/pinctrl-names
new ref @*davinci_mdio/pinctrl-names
finalizing property pinctrl-names at *davinci_mdio
appending property pinctrl-names at *davinci_mdio
new ref @*davinci_mdio/pinctrl-0
finalizing property pinctrl-0 at *davinci_mdio
appending property pinctrl-0 at *davinci_mdio
new ref @*davinci_mdio/pinctrl-1
finalizing property pinctrl-1 at *davinci_mdio
appending property pinctrl-1 at *davinci_mdio
new ref @*davinci_mdio/status
finalizing property status at *davinci_mdio
appending property status at *davinci_mdio
* finished with *davinci_mdio at depth 1
creating node @*mmc1
ref node
* creating *mmc1 at depth 1
new ref @*mmc1/status
finalizing property status at *mmc1
appending property status at *mmc1
new ref @*mmc1/bus-width
finalizing property bus-width at *mmc1
appending property bus-width at *mmc1
new ref @*mmc1/pinctrl-names
finalizing property pinctrl-names at *mmc1
appending property pinctrl-names at *mmc1
new ref @*mmc1/pinctrl-0
finalizing property pinctrl-0 at *mmc1
appending property pinctrl-0 at *mmc1
new ref @*mmc1/cd-gpios
new ref @*mmc1/cd-gpios
new ref @*mmc1/cd-gpios
finalizing property cd-gpios at *mmc1
appending property cd-gpios at *mmc1
* finished with *mmc1 at depth 1
creating node @*aes
ref node
* creating *aes at depth 1
new ref @*aes/status
finalizing property status at *aes
appending property status at *aes
* finished with *aes at depth 1
creating node @*sham
ref node
* creating *sham at depth 1
new ref @*sham/status
finalizing property status at *sham
appending property status at *sham
* finished with *sham at depth 1
creating node @*rtc
ref node
* creating *rtc at depth 1
new ref @*rtc/clocks
new ref @*rtc/clocks
finalizing property clocks at *rtc
appending property clocks at *rtc
new ref @*rtc/clock-names
new ref @*rtc/clock-names
finalizing property clock-names at *rtc
appending property clock-names at *rtc
* finished with *rtc at depth 1
creating node @*ldo3_reg
ref node
* creating *ldo3_reg at depth 1
new ref @*ldo3_reg/regulator-min-microvolt
finalizing property regulator-min-microvolt at *ldo3_reg
appending property regulator-min-microvolt at *ldo3_reg
new ref @*ldo3_reg/regulator-max-microvolt
finalizing property regulator-max-microvolt at *ldo3_reg
appending property regulator-max-microvolt at *ldo3_reg
new ref @*ldo3_reg/regulator-always-on
finalizing property regulator-always-on at *ldo3_reg
appending property regulator-always-on at *ldo3_reg
* finished with *ldo3_reg at depth 1
creating node @*mmc1
ref node
* creating *mmc1 at depth 1
new ref @*mmc1/vmmc-supply
finalizing property vmmc-supply at *mmc1
appending property vmmc-supply at *mmc1
* finished with *mmc1 at depth 1
creating node @*mmc2
ref node
* creating *mmc2 at depth 1
new ref @*mmc2/vmmc-supply
finalizing property vmmc-supply at *mmc2
appending property vmmc-supply at *mmc2
new ref @*mmc2/pinctrl-names
finalizing property pinctrl-names at *mmc2
appending property pinctrl-names at *mmc2
new ref @*mmc2/pinctrl-0
finalizing property pinctrl-0 at *mmc2
appending property pinctrl-0 at *mmc2
new ref @*mmc2/bus-width
finalizing property bus-width at *mmc2
appending property bus-width at *mmc2
new ref @*mmc2/status
finalizing property status at *mmc2
appending property status at *mmc2
* finished with *mmc2 at depth 1
creating node @*am33xx_pinmux
ref node
* creating *am33xx_pinmux at depth 1
creating node @nxp_hdmi_bonelt_pins label=nxp_hdmi_bonelt_pins
normal node
* creating *am33xx_pinmux/nxp_hdmi_bonelt_pins at depth 2
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_pins/pinctrl-single,pins
finalizing property pinctrl-single,pins at *am33xx_pinmux/nxp_hdmi_bonelt_pins
appending property pinctrl-single,pins at *am33xx_pinmux/nxp_hdmi_bonelt_pins
* finished with *am33xx_pinmux/nxp_hdmi_bonelt_pins at depth 2
creating node @nxp_hdmi_bonelt_off_pins label=nxp_hdmi_bonelt_off_pins
normal node
* creating *am33xx_pinmux/nxp_hdmi_bonelt_off_pins at depth 2
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_off_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/nxp_hdmi_bonelt_off_pins/pinctrl-single,pins
finalizing property pinctrl-single,pins at *am33xx_pinmux/nxp_hdmi_bonelt_off_pins
appending property pinctrl-single,pins at *am33xx_pinmux/nxp_hdmi_bonelt_off_pins
* finished with *am33xx_pinmux/nxp_hdmi_bonelt_off_pins at depth 2
creating node @mcasp0_pins label=mcasp0_pins
normal node
* creating *am33xx_pinmux/mcasp0_pins at depth 2
new ref @*am33xx_pinmux/mcasp0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/mcasp0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/mcasp0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/mcasp0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/mcasp0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/mcasp0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/mcasp0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/mcasp0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/mcasp0_pins/pinctrl-single,pins
new ref @*am33xx_pinmux/mcasp0_pins/pinctrl-single,pins
finalizing property pinctrl-single,pins at *am33xx_pinmux/mcasp0_pins
appending property pinctrl-single,pins at *am33xx_pinmux/mcasp0_pins
* finished with *am33xx_pinmux/mcasp0_pins at depth 2
* finished with *am33xx_pinmux at depth 1
creating node @*lcdc
ref node
* creating *lcdc at depth 1
new ref @*lcdc/status
finalizing property status at *lcdc
appending property status at *lcdc
new ref @*lcdc/blue-and-red-wiring
finalizing property blue-and-red-wiring at *lcdc
appending property blue-and-red-wiring at *lcdc
creating node @port
normal node
* creating *lcdc/port at depth 2
creating node @endpoint@0 label=lcdc_0
normal node
* creating *lcdc/port/endpoint@0 at depth 3
new ref @*lcdc/port/endpoint@0/remote-endpoint
finalizing property remote-endpoint at *lcdc/port/endpoint@0
appending property remote-endpoint at *lcdc/port/endpoint@0
* finished with *lcdc/port/endpoint@0 at depth 3
* finished with *lcdc/port at depth 2
* finished with *lcdc at depth 1
creating node @*i2c0
ref node
* creating *i2c0 at depth 1
creating node @tda19988 label=tda19988
normal node
* creating *i2c0/tda19988 at depth 2
new ref @*i2c0/tda19988/compatible
finalizing property compatible at *i2c0/tda19988
appending property compatible at *i2c0/tda19988
new ref @*i2c0/tda19988/reg
finalizing property reg at *i2c0/tda19988
appending property reg at *i2c0/tda19988
new ref @*i2c0/tda19988/pinctrl-names
new ref @*i2c0/tda19988/pinctrl-names
finalizing property pinctrl-names at *i2c0/tda19988
appending property pinctrl-names at *i2c0/tda19988
new ref @*i2c0/tda19988/pinctrl-0
finalizing property pinctrl-0 at *i2c0/tda19988
appending property pinctrl-0 at *i2c0/tda19988
new ref @*i2c0/tda19988/pinctrl-1
finalizing property pinctrl-1 at *i2c0/tda19988
appending property pinctrl-1 at *i2c0/tda19988
new ref @*i2c0/tda19988/#sound-dai-cells
finalizing property #sound-dai-cells at *i2c0/tda19988
appending property #sound-dai-cells at *i2c0/tda19988
new ref @*i2c0/tda19988/audio-ports
new ref @*i2c0/tda19988/audio-ports
finalizing property audio-ports at *i2c0/tda19988
appending property audio-ports at *i2c0/tda19988
creating node @ports
normal node
* creating *i2c0/tda19988/ports at depth 3
creating node @port@0
normal node
* creating *i2c0/tda19988/ports/port@0 at depth 4
creating node @endpoint@0 label=hdmi_0
normal node
* creating *i2c0/tda19988/ports/port@0/endpoint@0 at depth 5
new ref @*i2c0/tda19988/ports/port@0/endpoint@0/remote-endpoint
finalizing property remote-endpoint at *i2c0/tda19988/ports/port@0/endpoint@0
appending property remote-endpoint at *i2c0/tda19988/ports/port@0/endpoint@0
* finished with *i2c0/tda19988/ports/port@0/endpoint@0 at depth 5
* finished with *i2c0/tda19988/ports/port@0 at depth 4
* finished with *i2c0/tda19988/ports at depth 3
* finished with *i2c0/tda19988 at depth 2
* finished with *i2c0 at depth 1
creating node @*rtc
ref node
* creating *rtc at depth 1
new ref @*rtc/system-power-controller
finalizing property system-power-controller at *rtc
appending property system-power-controller at *rtc
* finished with *rtc at depth 1
creating node @*mcasp0
ref node
* creating *mcasp0 at depth 1
new ref @*mcasp0/#sound-dai-cells
finalizing property #sound-dai-cells at *mcasp0
appending property #sound-dai-cells at *mcasp0
new ref @*mcasp0/pinctrl-names
finalizing property pinctrl-names at *mcasp0
appending property pinctrl-names at *mcasp0
new ref @*mcasp0/pinctrl-0
finalizing property pinctrl-0 at *mcasp0
appending property pinctrl-0 at *mcasp0
new ref @*mcasp0/status
finalizing property status at *mcasp0
appending property status at *mcasp0
new ref @*mcasp0/op-mode
finalizing property op-mode at *mcasp0
appending property op-mode at *mcasp0
new ref @*mcasp0/tdm-slots
finalizing property tdm-slots at *mcasp0
appending property tdm-slots at *mcasp0
prop 'pinctrl-names' (depth 0)
new property pinctrl-0 at *davinci_mdio
new property pinctrl-1 at *davinci_mdio
new property status at *davinci_mdio
* out of ref context
next up is a ref to *mmc1
new property status at *mmc1
new property bus-width at *mmc1
new property pinctrl-names at *mmc1
new property pinctrl-0 at *mmc1
new property cd-gpios at *mmc1 [SEQ]
sequence to prop 'cd-gpios' (depth 0)
* out of ref context
next up is a ref to *aes
new property status at *aes
* out of ref context
next up is a ref to *sham
new property status at *sham
* out of ref context
next up is a ref to *rtc
new property clocks at *rtc [SEQ]
sequence to prop 'clocks' (depth 0)
new property clock-names at *rtc [SEQ]
sequence to prop 'clock-names' (depth 0)
* out of ref context
next up is a ref to *ldo3_reg
new property regulator-min-microvolt at *ldo3_reg
new property regulator-max-microvolt at *ldo3_reg
new property regulator-always-on at *ldo3_reg
* out of ref context
next up is a ref to *mmc1
new property vmmc-supply at *mmc1
* out of ref context
next up is a ref to *mmc2
new property vmmc-supply at *mmc2
new property pinctrl-names at *mmc2
new property pinctrl-0 at *mmc2
new property bus-width at *mmc2
new property status at *mmc2
* out of ref context
next up is a ref to *am33xx_pinmux
new property pinctrl-single,pins at *am33xx_pinmux/nxp_hdmi_bonelt_pins [SEQ]
sequence to prop 'pinctrl-single,pins' (depth 0)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
new property pinctrl-single,pins at *am33xx_pinmux/nxp_hdmi_bonelt_off_pins [SEQ]
sequence to prop 'pinctrl-single,pins' (depth 0)
sequence to prop 'pinctrl-single,pins' (depth 1)
new property pinctrl-single,pins at *am33xx_pinmux/mcasp0_pins [SEQ]
sequence to prop 'pinctrl-single,pins' (depth 0)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
sequence to prop 'pinctrl-single,pins' (depth 1)
* out of ref context
next up is a ref to *lcdc
new property status at *lcdc
new property blue-and-red-wiring at *lcdc
new property remote-endpoint at *lcdc/port/endpoint@0
* out of ref context
next up is a ref to *i2c0
new property compatible at *i2c0/tda19988
new property reg at *i2c0/tda19988
new property pinctrl-names at *i2c0/tda19988 [SEQ]
sequence to prop 'pinctrl-names' (depth 0)
new property pinctrl-0 at *i2c0/tda19988
new property pinctrl-1 at *i2c0/tda19988
new property #sound-dai-cells at *i2c0/tda19988
new property audio-ports at *i2c0/tda19988 [SEQ]
sequence to prop 'audio-ports' (depth 0)
new property remote-endpoint at *i2c0/tda19988/ports/port@0/endpoint@0
* out of ref context
next up is a ref to *rtc
new property system-power-controller at *rtc
* out of ref context
next up is a ref to *mcasp0
new property #sound-dai-cells at *mcasp0
new property pinctrl-names at *mcasp0
new property pinctrl-0 at *mcasp0
new property status at *mcasp0
new property op-mode at *mcasp0
new property tdm-slots at *mcasp0
new property serial-dir at *mcasp0 [SEQ]
sequence to prop 'serial-dir' (depthnew ref @*mcasp0/serial-dir
new ref @*mcasp0/serial-dir
new ref @*mcasp0/serial-dir
new ref @*mcasp0/serial-dir
finalizing property serial-dir at *mcasp0
appending property serial-dir at *mcasp0
new ref @*mcasp0/tx-num-evt
finalizing property tx-num-evt at *mcasp0
appending property tx-num-evt at *mcasp0
new ref @*mcasp0/rx-num-evt
finalizing property rx-num-evt at *mcasp0
appending property rx-num-evt at *mcasp0
* finished with *mcasp0 at depth 1
creating node @clk_mcasp0_fixed label=clk_mcasp0_fixed
normal node
* creating /clk_mcasp0_fixed at depth 1
new ref @/clk_mcasp0_fixed/#clock-cells
finalizing property #clock-cells at /clk_mcasp0_fixed
appending property #clock-cells at /clk_mcasp0_fixed
new ref @/clk_mcasp0_fixed/compatible
finalizing property compatible at /clk_mcasp0_fixed
appending property compatible at /clk_mcasp0_fixed
new ref @/clk_mcasp0_fixed/clock-frequency
finalizing property clock-frequency at /clk_mcasp0_fixed
appending property clock-frequency at /clk_mcasp0_fixed
* finished with /clk_mcasp0_fixed at depth 1
creating node @clk_mcasp0 label=clk_mcasp0
normal node
* creating /clk_mcasp0 at depth 1
new ref @/clk_mcasp0/#clock-cells
finalizing property #clock-cells at /clk_mcasp0
appending property #clock-cells at /clk_mcasp0
new ref @/clk_mcasp0/compatible
finalizing property compatible at /clk_mcasp0
appending property compatible at /clk_mcasp0
new ref @/clk_mcasp0/clocks
finalizing property clocks at /clk_mcasp0
appending property clocks at /clk_mcasp0
new ref @/clk_mcasp0/enable-gpios
new ref @/clk_mcasp0/enable-gpios
new ref @/clk_mcasp0/enable-gpios
finalizing property enable-gpios at /clk_mcasp0
appending property enable-gpios at /clk_mcasp0
* finished with /clk_mcasp0 at depth 1
creating node @sound
normal node
* creating /sound at depth 1
new ref @/sound/compatible
finalizing property compatible at /sound
appending property compatible at /sound
new ref @/sound/simple-audio-card,name
finalizing property simple-audio-card,name at /sound
appending property simple-audio-card,name at /sound
new ref @/sound/simple-audio-card,format
finalizing property simple-audio-card,format at /sound
appending property simple-audio-card,format at /sound
new ref @/sound/simple-audio-card,bitclock-master
finalizing property simple-audio-card,bitclock-master at /sound
appending property simple-audio-card,bitclock-master at /sound
new ref @/sound/simple-audio-card,frame-master
finalizing property simple-audio-card,frame-master at /sound
appending property simple-audio-card,frame-master at /sound
creating node @simple-audio-card,cpu label=dailink0_master
normal node
* creating /sound/simple-audio-card,cpu at depth 2
new ref @/sound/simple-audio-card,cpu/sound-dai
finalizing property sound-dai at /sound/simple-audio-card,cpu
appending property sound-dai at /sound/simple-audio-card,cpu
new ref @/sound/simple-audio-card,cpu/clocks
finalizing property clocks at /sound/simple-audio-card,cpu
appending property clocks at /sound/simple-audio-card,cpu
* finished with /sound/simple-audio-card,cpu at depth 2
creating node @simple-audio-card,codec
normal node
* creating /sound/simple-audio-card,codec at depth 2
new ref @/sound/simple-audio-card,codec/sound-dai
finalizing property sound-dai at /sound/simple-audio-card,codec
appending property sound-dai at /sound/simple-audio-card,codec
* finished with /sound/simple-audio-card,codec at depth 2
* finished with /sound at depth 1
new ref @/model
finalizing property model at /
appending property model at /
new ref @/compatible
new ref @/compatible
new ref @/compatible
finalizing property compatible at /
dangling property compatible at /
creating node @*cpu0_opp_table
ref node
* creating *cpu0_opp_table at depth 1
creating node @oppnitro-1000000000
normal node
* creating *cpu0_opp_table/oppnitro-1000000000 at depth 2
new ref @*cpu0_opp_table/oppnitro-1000000000/opp-supported-hw
new ref @*cpu0_opp_table/oppnitro-1000000000/opp-supported-hw
finalizing property opp-supported-hw at *cpu0_opp_table/oppnitro-1000000000
appending property opp-supported-hw at *cpu0_opp_table/oppnitro-1000000000
* finished with *cpu0_opp_table/oppnitro-1000000000 at depth 2
* finished with *cpu0_opp_table at depth 1
* finished with / at depth 0
DEE
SEV
using property stdout-path @/chosen
using property cpu0-supply @/cpus/cpu@0
am33xx.yaml:352:3: warning: renamed /ocp/i2c@0x44e0b000 to include unit address
   i2c: &i2c0
   ^~~~~~~~~~
am33xx.yaml:361:3: warning: renamed /ocp/i2c@0x4802a000 to include unit address
   i2c: &i2c1
   ^~~~~~~~~~
am33xx.yaml:370:3: warning: renamed /ocp/i2c@0x4819c000 to include unit address
   i2c: &i2c2
   ^~~~~~~~~~
using property pinctrl-names @*am33xx_pinmux
using property pinctrl-0 @*am33xx_pinmux
using property pinctrl-names @*uart0
using property pinctrl-0 @*uart0
using property status @*uart0
using property status @*usb
using property status @*usb_ctrl_mod
using property status @*usb0_phy
using property status @*usb1_phy
using property status @*usb0
using property dr_mode @*usb0
using property interrupts-extended @*usb0
using property interrupt-names @*usb0
using property status @*usb1
using property dr_mode @*usb1
using property status @*cppi41dma
using property pinctrl-names @*i2c0
using property pinctrl-0 @*i2c0
using property status @*i2c0
using property clock-frequency @*i2c0
using property pinctrl-names @*i2c2
using property pinctrl-0 @*i2c2
using property status @*i2c2
using property clock-frequency @*i2c2
using property compatible @*tps
using property interrupt-controller @*tps
using property #interrupt-cells @*tps
using property interrupts @*tps
using property interrupt-parent @*tps
using property ti,pmic-shutdown-controller @*tps
using property compatible @*tps/charger
using property status @*tps/charger
using property interrupts @*tps/charger
using property interrupt-names @*tps/charger
using property compatible @*tps/pwrbutton
using property status @*tps/pwrbutton
using property interrupts @*tps/pwrbutton
using property #address-cells @*tps/regulators
using property #size-cells @*tps/regulators
using property regulator-name @*tps/regulators/regulator@0
using property regulator-always-on @*tps/regulators/regulator@0
using property regulator-name @*tps/regulators/regulator@1
using property regulator-min-microvolt @*tps/regulators/regulator@1
using property regulator-max-microvolt @*tps/regulators/regulator@1
using property regulator-boot-on @*tps/regulators/regulator@1
using property regulator-always-on @*tps/regulators/regulator@1
using property regulator-name @*tps/regulators/regulator@2
using property regulator-min-microvolt @*tps/regulators/regulator@2
using property regulator-max-microvolt @*tps/regulators/regulator@2
using property regulator-boot-on @*tps/regulators/regulator@2
using property regulator-always-on @*tps/regulators/regulator@2
using property regulator-name @*tps/regulators/regulator@3
using property regulator-always-on @*tps/regulators/regulator@3
using property regulator-name @*tps/regulators/regulator@4
using property regulator-always-on @*tps/regulators/regulator@4
using property regulator-name @*tps/regulators/regulator@5
using property regulator-always-on @*tps/regulators/regulator@5
using property regulator-name @*tps/regulators/regulator@6
using property regulator-always-on @*tps/regulators/regulator@6
using property phy_id @*cpsw_emac0
using property phy-mode @*cpsw_emac0
using property slaves @*mac
using property pinctrl-names @*mac
using property pinctrl-0 @*mac
using property pinctrl-1 @*mac
using property status @*mac
using property pinctrl-names @*davinci_mdio
using property pinctrl-0 @*davinci_mdio
using property pinctrl-1 @*davinci_mdio
using property status @*davinci_mdio
using property status @*mmc1
using property bus-width @*mmc1
using property pinctrl-names @*mmc1
using property pinctrl-0 @*mmc1
using property cd-gpios @*mmc1
using property status @*aes
using property status @*sham
using property clocks @*rtc
using property clock-names @*rtc
using property regulator-min-microvolt @*ldo3_reg
using property regulator-max-microvolt @*ldo3_reg
using property regulator-always-on @*ldo3_reg
using property vmmc-supply @*mmc1
using property vmmc-supply @*mmc2
using property pinctrl-names @*mmc2
using property pinctrl-0 @*mmc2
using property bus-width @*mmc2
using property status @*mmc2
using property status @*lcdc
using property blue-and-red-wiring @*lcdc
using property system-power-controller @*rtc
using property #sound-dai-cells @*mcasp0
using property pinctrl-names @*mcasp0
using property pinctrl-0 @*mcasp0
using property status @*mcasp0
using property op-mode @*mcasp0
using property tdm-slots @*mcasp0
using property serial-dir @*mcasp0
using property tx-num-evt @*mcasp0
using property rx-num-evt @*mcasp0
using property opp-supported-hw @*cpu0_opp_table/oppnitro-1000000000
assigned phandle 1 at @/ocp/interrupt-controller@48200000 label intc (@/ prop interrupt-parent offset=4294967295)
resolved property interrupt-parent at @/ (1)
assigned phandle 2 at @/opp-table label cpu0_opp_table (@/cpus/cpu@0 prop operating-points-v2 offset=4294967295)
resolved property operating-points-v2 at @/cpus/cpu@0 (2)
assigned phandle 3 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_mpu_ck@488 label dpll_mpu_ck (@/cpus/cpu@0 prop clocks offset=4294967295)
resolved property clocks at @/cpus/cpu@0 (3)
assigned phandle 4 at @/ocp/i2c@0x44e0b000/tps@24/regulators/regulator@1 label dcdc2_reg (@/cpus/cpu@0 prop cpu0-supply offset=4294967295)
resolved property cpu0-supply at @/cpus/cpu@0 (4)
assigned phandle 5 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0 label scm_conf (@/opp-table prop syscon offset=4294967295)
resolved property syscon at @/opp-table (5)
assigned phandle 6 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sys_clkin_ck@40 label sys_clkin_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_ck@490 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_ck@490 (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_ck@490 (6)
assigned phandle 7 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_ck@490 label dpll_core_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_x2_ck prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_x2_ck (7)
assigned phandle 8 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_x2_ck label dpll_core_x2_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m4_ck@480 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m4_ck@480 (8)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m5_ck@484 (8)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m6_ck@4d8 (8)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_mpu_ck@488 (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_mpu_ck@488 (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_mpu_m2_ck@4a8 (3)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_ck@494 (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_ck@494 (6)
assigned phandle 9 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_ck@494 label dpll_ddr_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_m2_ck@4a0 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_m2_ck@4a0 (9)
assigned phandle 10 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_m2_ck@4a0 label dpll_ddr_m2_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_m2_div2_ck prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_m2_div2_ck (10)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_disp_ck@498 (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_disp_ck@498 (6)
assigned phandle 11 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_disp_ck@498 label dpll_disp_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_disp_m2_ck@4a4 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_disp_m2_ck@4a4 (11)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_ck@48c (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_ck@48c (6)
assigned phandle 12 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_ck@48c label dpll_per_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_m2_ck@4ac prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_m2_ck@4ac (12)
assigned phandle 13 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_m2_ck@4ac label dpll_per_m2_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_m2_div4_wkupdm_ck prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_m2_div4_wkupdm_ck (13)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_m2_div4_ck (13)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/cefuse_fck@a20 (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/clk_24mhz (13)
assigned phandle 14 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/clk_24mhz label clk_24mhz (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkdiv32k_ck prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkdiv32k_ck (14)
assigned phandle 15 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkdiv32k_ck label clkdiv32k_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkdiv32k_ick@14c prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkdiv32k_ick@14c (15)
assigned phandle 16 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m4_ck@480 label dpll_core_m4_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/l3_gclk prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/l3_gclk (16)
assigned phandle 17 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/l3_gclk label l3_gclk (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/pruss_ocp_gclk@530 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/pruss_ocp_gclk@530 (17)
assigned phandle 18 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_disp_m2_ck@4a4 label dpll_disp_m2_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/pruss_ocp_gclk@530 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/pruss_ocp_gclk@530 (18)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/mmu_fck@914 (16)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer1_fck@528 (6)
assigned phandle 19 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkdiv32k_ick@14c label clkdiv32k_ick (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer1_fck@528 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer1_fck@528 (19)
assigned phandle 20 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/tclkin_ck label tclkin_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer1_fck@528 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer1_fck@528 (20)
assigned phandle 21 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/clk_rc32k_ck label clk_rc32k_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer1_fck@528 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer1_fck@528 (21)
assigned phandle 22 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/clk_32768_ck label clk_32768_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer1_fck@528 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer1_fck@528 (22)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer2_fck@508 (20)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer2_fck@508 (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer2_fck@508 (19)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer3_fck@50c (20)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer3_fck@50c (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer3_fck@50c (19)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer4_fck@510 (20)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer4_fck@510 (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer4_fck@510 (19)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer5_fck@518 (20)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer5_fck@518 (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer5_fck@518 (19)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer6_fck@51c (20)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer6_fck@51c (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer6_fck@51c (19)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer7_fck@504 (20)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer7_fck@504 (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer7_fck@504 (19)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/usbotg_fck@47c (12)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m4_div2_ck (16)
assigned phandle 23 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m4_div2_ck label dpll_core_m4_div2_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/ieee5000_fck@e4 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/ieee5000_fck@e4 (23)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/wdt1_fck@538 (21)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/wdt1_fck@538 (19)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4_rtc_gclk (16)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4hs_gclk (16)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/l3s_gclk (23)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4fw_gclk (23)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4ls_gclk (23)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/sysclk_div_ck (16)
assigned phandle 24 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m5_ck@484 label dpll_core_m5_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/cpsw_125mhz_gclk prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/cpsw_125mhz_gclk (24)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/cpsw_cpts_rft_clk@520 (24)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/cpsw_cpts_rft_clk@520 (16)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio0_dbclk_mux_ck@53c (21)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio0_dbclk_mux_ck@53c (22)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio0_dbclk_mux_ck@53c (19)
assigned phandle 25 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio0_dbclk_mux_ck@53c label gpio0_dbclk_mux_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio0_dbclk@408 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio0_dbclk@408 (25)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio1_dbclk@ac (19)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio2_dbclk@b0 (19)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio3_dbclk@b4 (19)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/lcd_gclk@534 (18)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/lcd_gclk@534 (24)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/lcd_gclk@534 (13)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/mmc_clk (13)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gfx_fclk_clksel_ck@52c (16)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gfx_fclk_clksel_ck@52c (13)
assigned phandle 26 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gfx_fclk_clksel_ck@52c label gfx_fclk_clksel_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/gfx_fck_div_ck@52c prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gfx_fck_div_ck@52c (26)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/sysclkout_pre_ck@700 (22)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/sysclkout_pre_ck@700 (17)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/sysclkout_pre_ck@700 (10)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/sysclkout_pre_ck@700 (13)
assigned phandle 27 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/lcd_gclk@534 label lcd_gclk (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/sysclkout_pre_ck@700 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/sysclkout_pre_ck@700 (27)
assigned phandle 28 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/sysclkout_pre_ck@700 label sysclkout_pre_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkout2_div_ck@700 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkout2_div_ck@700 (28)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dbg_sysclk_ck@414 (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dbg_clka_ck@414 (16)
assigned phandle 29 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dbg_sysclk_ck@414 label dbg_sysclk_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/stm_pmd_clock_mux_ck@414 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/stm_pmd_clock_mux_ck@414 (29)
assigned phandle 30 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dbg_clka_ck@414 label dbg_clka_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/stm_pmd_clock_mux_ck@414 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/stm_pmd_clock_mux_ck@414 (30)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/trace_pmd_clk_mux_ck@414 (29)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/trace_pmd_clk_mux_ck@414 (30)
assigned phandle 31 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/stm_pmd_clock_mux_ck@414 label stm_pmd_clock_mux_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/stm_clk_div_ck@414 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/stm_clk_div_ck@414 (31)
assigned phandle 32 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/trace_pmd_clk_mux_ck@414 label trace_pmd_clk_mux_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/trace_clk_div_ck@414 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/trace_clk_div_ck@414 (32)
assigned phandle 33 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkout2_div_ck@700 label clkout2_div_ck (@/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkout2_ck@700 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkout2_ck@700 (33)
resolved property clocks at @/ocp/l4_wkup@44c00000/prcm@200000/clockdomains/clk_24mhz_clkdm (19)
assigned phandle 34 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_clkout2_pin label clkout2_pin (@/ocp/l4_wkup@44c00000/scm@210000/pinmux@800 prop pinctrl-0 offset=4294967295)
resolved property pinctrl-0 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800 (34)
assigned phandle 35 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/virt_19200000_ck label virt_19200000_ck (@/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sys_clkin_ck@40 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sys_clkin_ck@40 (35)
assigned phandle 36 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/virt_24000000_ck label virt_24000000_ck (@/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sys_clkin_ck@40 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sys_clkin_ck@40 (36)
assigned phandle 37 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/virt_25000000_ck label virt_25000000_ck (@/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sys_clkin_ck@40 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sys_clkin_ck@40 (37)
assigned phandle 38 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/virt_26000000_ck label virt_26000000_ck (@/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sys_clkin_ck@40 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sys_clkin_ck@40 (38)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/adc_tsc_fck (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/dcan0_fck (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/dcan1_fck (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/mcasp0_fck (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/mcasp1_fck (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/smartreflex0_fck (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/smartreflex1_fck (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sha0_fck (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/aes0_fck (6)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/rng_fck (6)
assigned phandle 39 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4ls_gclk label l4ls_gclk (@/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/ehrpwm0_tbclk@44e10664 prop clocks offset=4294967295)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/ehrpwm0_tbclk@44e10664 (39)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/ehrpwm1_tbclk@44e10664 (39)
resolved property clocks at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/ehrpwm2_tbclk@44e10664 (39)
assigned phandle 40 at @/ocp/l4_wkup@44c00000/wkup_m3@100000 label wkup_m3 (@/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324 prop ti,rproc offset=4294967295)
resolved property ti,rproc at @/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324 (40)
assigned phandle 41 at @/ocp/mailbox@480C8000 label mailbox (@/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324 prop mboxes offset=4294967295)
resolved property mboxes at @/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324 (41)
assigned phandle 42 at @/ocp/mailbox@480C8000/wkup_m3 label mbox_wkupm3 (@/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324 prop mboxes offset=4294967295)
resolved property mboxes at @/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324 (42)
assigned phandle 43 at @/ocp/edma@49000000 label edma (@/ocp/l4_wkup@44c00000/scm@210000/dma-router@f90 prop dma-masters offset=4294967295)
resolved property dma-masters at @/ocp/l4_wkup@44c00000/scm@210000/dma-router@f90 (43)
assigned phandle 44 at @/ocp/tptc@49800000 label edma_tptc0 (@/ocp/edma@49000000 prop ti,tptcs offset=4294967295)
resolved property ti,tptcs at @/ocp/edma@49000000 (44)
assigned phandle 45 at @/ocp/tptc@49900000 label edma_tptc1 (@/ocp/edma@49000000 prop ti,tptcs offset=4294967295)
resolved property ti,tptcs at @/ocp/edma@49000000 (45)
assigned phandle 46 at @/ocp/tptc@49a00000 label edma_tptc2 (@/ocp/edma@49000000 prop ti,tptcs offset=4294967295)
resolved property ti,tptcs at @/ocp/edma@49000000 (46)
resolved property dmas at @/ocp/serial@44e09000 (43)
resolved property dmas at @/ocp/serial@44e09000 (43)
assigned phandle 47 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_uart0_pins label uart0_pins (@/ocp/serial@44e09000 prop pinctrl-0 offset=4294967295)
resolved property pinctrl-0 at @/ocp/serial@44e09000 (47)
resolved property dmas at @/ocp/serial@48022000 (43)
resolved property dmas at @/ocp/serial@48022000 (43)
resolved property dmas at @/ocp/serial@48024000 (43)
resolved property dmas at @/ocp/serial@48024000 (43)
assigned phandle 48 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_i2c0_pins label i2c0_pins (@/ocp/i2c@0x44e0b000 prop pinctrl-0 offset=4294967295)
resolved property pinctrl-0 at @/ocp/i2c@0x44e0b000 (48)
resolved property interrupt-parent at @/ocp/i2c@0x44e0b000/tps@24 (1)
assigned phandle 49 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/nxp_hdmi_bonelt_pins label nxp_hdmi_bonelt_pins (@/ocp/i2c@0x44e0b000/tda19988 prop pinctrl-0 offset=4294967295)
resolved property pinctrl-0 at @/ocp/i2c@0x44e0b000/tda19988 (49)
assigned phandle 50 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/nxp_hdmi_bonelt_off_pins label nxp_hdmi_bonelt_off_pins (@/ocp/i2c@0x44e0b000/tda19988 prop pinctrl-1 offset=4294967295)
resolved property pinctrl-1 at @/ocp/i2c@0x44e0b000/tda19988 (50)
assigned phandle 51 at @/ocp/lcdc@4830e000/port/endpoint@0 label lcdc_0 (@/ocp/i2c@0x44e0b000/tda19988/ports/port@0/endpoint@0 prop remote-endpoint offset=4294967295)
resolved property remote-endpoint at @/ocp/i2c@0x44e0b000/tda19988/ports/port@0/endpoint@0 (51)
assigned phandle 52 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_i2c2_pins label i2c2_pins (@/ocp/i2c@0x4819c000 prop pinctrl-0 offset=4294967295)
resolved property pinctrl-0 at @/ocp/i2c@0x4819c000 (52)
assigned phandle 53 at @/ocp/l4_wkup@44c00000/scm@210000/dma-router@f90 label edma_xbar (@/ocp/mmc@48060000 prop dmas offset=4294967295)
resolved property dmas at @/ocp/mmc@48060000 (53)
resolved property dmas at @/ocp/mmc@48060000 (53)
assigned phandle 54 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_mmc1_pins label mmc1_pins (@/ocp/mmc@48060000 prop pinctrl-0 offset=4294967295)
resolved property pinctrl-0 at @/ocp/mmc@48060000 (54)
assigned phandle 55 at @/ocp/gpio@44e07000 label gpio0 (@/ocp/mmc@48060000 prop cd-gpios offset=4294967295)
resolved property cd-gpios at @/ocp/mmc@48060000 (55)
assigned phandle 56 at @/fixedregulator0 label vmmcsd_fixed (@/ocp/mmc@48060000 prop vmmc-supply offset=4294967295)
resolved property vmmc-supply at @/ocp/mmc@48060000 (56)
resolved property dmas at @/ocp/mmc@481d8000 (43)
resolved property dmas at @/ocp/mmc@481d8000 (43)
resolved property vmmc-supply at @/ocp/mmc@481d8000 (56)
assigned phandle 57 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_emmc_pins label emmc_pins (@/ocp/mmc@481d8000 prop pinctrl-0 offset=4294967295)
resolved property pinctrl-0 at @/ocp/mmc@481d8000 (57)
assigned phandle 58 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/dcan0_fck label dcan0_fck (@/ocp/can@481cc000 prop clocks offset=4294967295)
resolved property clocks at @/ocp/can@481cc000 (58)
resolved property syscon-raminit at @/ocp/can@481cc000 (5)
assigned phandle 59 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/dcan1_fck label dcan1_fck (@/ocp/can@481d0000 prop clocks offset=4294967295)
resolved property clocks at @/ocp/can@481d0000 (59)
resolved property syscon-raminit at @/ocp/can@481d0000 (5)
resolved property clocks at @/ocp/rtc@44e3e000 (22)
resolved property clocks at @/ocp/rtc@44e3e000 (19)
resolved property dmas at @/ocp/spi@48030000 (43)
resolved property dmas at @/ocp/spi@48030000 (43)
resolved property dmas at @/ocp/spi@48030000 (43)
resolved property dmas at @/ocp/spi@48030000 (43)
resolved property dmas at @/ocp/spi@481a0000 (43)
resolved property dmas at @/ocp/spi@481a0000 (43)
resolved property dmas at @/ocp/spi@481a0000 (43)
resolved property dmas at @/ocp/spi@481a0000 (43)
assigned phandle 60 at @/ocp/usb@47400000/control@44e10620 label usb_ctrl_mod (@/ocp/usb@47400000/usb-phy@47401300 prop ti,ctrl_mod offset=4294967295)
resolved property ti,ctrl_mod at @/ocp/usb@47400000/usb-phy@47401300 (60)
assigned phandle 61 at @/ocp/usb@47400000/usb-phy@47401300 label usb0_phy (@/ocp/usb@47400000/usb@47401000 prop phys offset=4294967295)
resolved property phys at @/ocp/usb@47400000/usb@47401000 (61)
assigned phandle 62 at @/ocp/usb@47400000/dma-controller@47402000 label cppi41dma (@/ocp/usb@47400000/usb@47401000 prop dmas offset=4294967295)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401000 (62)
resolved property interrupts-extended at @/ocp/usb@47400000/usb@47401000 (1)
assigned phandle 63 at @/ocp/i2c@0x44e0b000/tps@24 label tps (@/ocp/usb@47400000/usb@47401000 prop interrupts-extended offset=4294967295)
resolved property interrupts-extended at @/ocp/usb@47400000/usb@47401000 (63)
resolved property ti,ctrl_mod at @/ocp/usb@47400000/usb-phy@47401b00 (60)
assigned phandle 64 at @/ocp/usb@47400000/usb-phy@47401b00 label usb1_phy (@/ocp/usb@47400000/usb@47401800 prop phys offset=4294967295)
resolved property phys at @/ocp/usb@47400000/usb@47401800 (64)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property dmas at @/ocp/usb@47400000/usb@47401800 (62)
resolved property clocks at @/ocp/epwmss@48300000/ecap@48300100 (39)
assigned phandle 65 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/ehrpwm0_tbclk@44e10664 label ehrpwm0_tbclk (@/ocp/epwmss@48300000/pwm@48300200 prop clocks offset=4294967295)
resolved property clocks at @/ocp/epwmss@48300000/pwm@48300200 (65)
resolved property clocks at @/ocp/epwmss@48300000/pwm@48300200 (39)
resolved property clocks at @/ocp/epwmss@48302000/ecap@48302100 (39)
assigned phandle 66 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/ehrpwm1_tbclk@44e10664 label ehrpwm1_tbclk (@/ocp/epwmss@48302000/pwm@48302200 prop clocks offset=4294967295)
resolved property clocks at @/ocp/epwmss@48302000/pwm@48302200 (66)
resolved property clocks at @/ocp/epwmss@48302000/pwm@48302200 (39)
resolved property clocks at @/ocp/epwmss@48304000/ecap@48304100 (39)
assigned phandle 67 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/ehrpwm2_tbclk@44e10664 label ehrpwm2_tbclk (@/ocp/epwmss@48304000/pwm@48304200 prop clocks offset=4294967295)
resolved property clocks at @/ocp/epwmss@48304000/pwm@48304200 (67)
resolved property clocks at @/ocp/epwmss@48304000/pwm@48304200 (39)
assigned phandle 68 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/cpsw_125mhz_gclk label cpsw_125mhz_gclk (@/ocp/ethernet@4a100000 prop clocks offset=4294967295)
resolved property clocks at @/ocp/ethernet@4a100000 (68)
assigned phandle 69 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/cpsw_cpts_rft_clk@520 label cpsw_cpts_rft_clk (@/ocp/ethernet@4a100000 prop clocks offset=4294967295)
resolved property clocks at @/ocp/ethernet@4a100000 (69)
resolved property syscon at @/ocp/ethernet@4a100000 (5)
assigned phandle 70 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/cpsw_default label cpsw_default (@/ocp/ethernet@4a100000 prop pinctrl-0 offset=4294967295)
resolved property pinctrl-0 at @/ocp/ethernet@4a100000 (70)
assigned phandle 71 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/cpsw_sleep label cpsw_sleep (@/ocp/ethernet@4a100000 prop pinctrl-1 offset=4294967295)
resolved property pinctrl-1 at @/ocp/ethernet@4a100000 (71)
assigned phandle 72 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/davinci_mdio_default label davinci_mdio_default (@/ocp/ethernet@4a100000/mdio@4a101000 prop pinctrl-0 offset=4294967295)
resolved property pinctrl-0 at @/ocp/ethernet@4a100000/mdio@4a101000 (72)
assigned phandle 73 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/davinci_mdio_sleep label davinci_mdio_sleep (@/ocp/ethernet@4a100000/mdio@4a101000 prop pinctrl-1 offset=4294967295)
resolved property pinctrl-1 at @/ocp/ethernet@4a100000/mdio@4a101000 (73)
assigned phandle 74 at @/ocp/ethernet@4a100000/mdio@4a101000 label davinci_mdio (@/ocp/ethernet@4a100000/slave@4a100200 prop phy_id offset=4294967295)
resolved property phy_id at @/ocp/ethernet@4a100000/slave@4a100200 (74)
assigned phandle 75 at @/ocp/i2c@0x44e0b000/tda19988/ports/port@0/endpoint@0 label hdmi_0 (@/ocp/lcdc@4830e000/port/endpoint@0 prop remote-endpoint offset=4294967295)
resolved property remote-endpoint at @/ocp/lcdc@4830e000/port/endpoint@0 (75)
resolved property dmas at @/ocp/tscadc@44e0d000 (43)
resolved property dmas at @/ocp/tscadc@44e0d000 (43)
resolved property dmas at @/ocp/gpmc@50000000 (43)
resolved property dmas at @/ocp/sham@53100000 (43)
resolved property dmas at @/ocp/aes@53500000 (43)
resolved property dmas at @/ocp/aes@53500000 (43)
resolved property dmas at @/ocp/mcasp@48038000 (43)
resolved property dmas at @/ocp/mcasp@48038000 (43)
assigned phandle 76 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/mcasp0_pins label mcasp0_pins (@/ocp/mcasp@48038000 prop pinctrl-0 offset=4294967295)
resolved property pinctrl-0 at @/ocp/mcasp@48038000 (76)
resolved property dmas at @/ocp/mcasp@4803C000 (43)
resolved property dmas at @/ocp/mcasp@4803C000 (43)
assigned phandle 77 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/user_leds_s0 label user_leds_s0 (@/leds prop pinctrl-0 offset=4294967295)
resolved property pinctrl-0 at @/leds (77)
assigned phandle 78 at @/ocp/gpio@4804c000 label gpio1 (@/leds/led2 prop gpios offset=4294967295)
resolved property gpios at @/leds/led2 (78)
resolved property gpios at @/leds/led3 (78)
resolved property gpios at @/leds/led4 (78)
resolved property gpios at @/leds/led5 (78)
assigned phandle 79 at @/clk_mcasp0_fixed label clk_mcasp0_fixed (@/clk_mcasp0 prop clocks offset=4294967295)
resolved property clocks at @/clk_mcasp0 (79)
resolved property enable-gpios at @/clk_mcasp0 (78)
assigned phandle 80 at @/sound/simple-audio-card,cpu label dailink0_master (@/sound prop simple-audio-card,bitclock-master offset=4294967295)
resolved property simple-audio-card,bitclock-master at @/sound (80)
resolved property simple-audio-card,frame-master at @/sound (80)
assigned phandle 81 at @/ocp/mcasp@48038000 label mcasp0 (@/sound/simple-audio-card,cpu prop sound-dai offset=4294967295)
resolved property sound-dai at @/sound/simple-audio-card,cpu (81)
assigned phandle 82 at @/clk_mcasp0 label clk_mcasp0 (@/sound/simple-audio-card,cpu prop clocks offset=4294967295)
resolved property clocks at @/sound/simple-audio-card,cpu (82)
assigned phandle 83 at @/ocp/i2c@0x44e0b000/tda19988 label tda19988 (@/sound/simple-audio-card,codec prop sound-dai offset=4294967295)
resolved property sound-dai at @/sound/simple-audio-card,codec (83)
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000 label l4_wkup
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000 label prcm
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks label prcm_clocks
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m6_ck@4d8 label dpll_core_m6_ck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_mpu_m2_ck@4a8 label dpll_mpu_m2_ck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_m2_div2_ck label dpll_ddr_m2_div2_ck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_m2_div4_wkupdm_ck label dpll_per_m2_div4_wkupdm_ck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_m2_div4_ck label dpll_per_m2_div4_ck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/cefuse_fck@a20 label cefuse_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/pruss_ocp_gclk@530 label pruss_ocp_gclk
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/mmu_fck@914 label mmu_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer1_fck@528 label timer1_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer2_fck@508 label timer2_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer3_fck@50c label timer3_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer4_fck@510 label timer4_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer5_fck@518 label timer5_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer6_fck@51c label timer6_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer7_fck@504 label timer7_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/usbotg_fck@47c label usbotg_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/ieee5000_fck@e4 label ieee5000_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/wdt1_fck@538 label wdt1_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4_rtc_gclk label l4_rtc_gclk
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4hs_gclk label l4hs_gclk
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/l3s_gclk label l3s_gclk
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4fw_gclk label l4fw_gclk
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/sysclk_div_ck label sysclk_div_ck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio0_dbclk@408 label gpio0_dbclk
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio1_dbclk@ac label gpio1_dbclk
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio2_dbclk@b0 label gpio2_dbclk
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio3_dbclk@b4 label gpio3_dbclk
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/mmc_clk label mmc_clk
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/gfx_fck_div_ck@52c label gfx_fck_div_ck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/stm_clk_div_ck@414 label stm_clk_div_ck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/trace_clk_div_ck@414 label trace_clk_div_ck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkout2_ck@700 label clkout2_ck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clockdomains label prcm_clockdomains
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/prcm@200000/clockdomains/clk_24mhz_clkdm label clk_24mhz_clkdm
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/scm@210000 label scm
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/scm@210000/pinmux@800 label am33xx_pinmux
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks label scm_clocks
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/adc_tsc_fck label adc_tsc_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/mcasp0_fck label mcasp0_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/mcasp1_fck label mcasp1_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/smartreflex0_fck label smartreflex0_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/smartreflex1_fck label smartreflex1_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sha0_fck label sha0_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/aes0_fck label aes0_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/rng_fck label rng_fck
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324 label wkup_m3_ipc
label: assigned phandle 0 at @/ocp/l4_wkup@44c00000/scm@210000/clockdomains label scm_clockdomains
label: assigned phandle 0 at @/ocp/gpio@481ac000 label gpio2
label: assigned phandle 0 at @/ocp/gpio@481ae000 label gpio3
label: assigned phandle 0 at @/ocp/serial@44e09000 label uart0
label: assigned phandle 0 at @/ocp/serial@48022000 label uart1
label: assigned phandle 0 at @/ocp/serial@48024000 label uart2
label: assigned phandle 0 at @/ocp/serial@481a6000 label uart3
label: assigned phandle 0 at @/ocp/serial@481a8000 label uart4
label: assigned phandle 0 at @/ocp/serial@481aa000 label uart5
label: assigned phandle 0 at @/ocp/i2c@0x44e0b000 label i2c0
label: assigned phandle 0 at @/ocp/i2c@0x44e0b000/tps@24/regulators/regulator@0 label dcdc1_reg
label: assigned phandle 0 at @/ocp/i2c@0x44e0b000/tps@24/regulators/regulator@2 label dcdc3_reg
label: assigned phandle 0 at @/ocp/i2c@0x44e0b000/tps@24/regulators/regulator@3 label ldo1_reg
label: assigned phandle 0 at @/ocp/i2c@0x44e0b000/tps@24/regulators/regulator@4 label ldo2_reg
label: assigned phandle 0 at @/ocp/i2c@0x44e0b000/tps@24/regulators/regulator@5 label ldo3_reg
label: assigned phandle 0 at @/ocp/i2c@0x44e0b000/tps@24/regulators/regulator@6 label ldo4_reg
label: assigned phandle 0 at @/ocp/i2c@0x44e0b000/baseboard_eeprom@50 label baseboard_eeprom
label: assigned phandle 0 at @/ocp/i2c@0x44e0b000/baseboard_eeprom@50/baseboard_data@0 label baseboard_data
label: assigned phandle 0 at @/ocp/i2c@0x4802a000 label i2c1
label: assigned phandle 0 at @/ocp/i2c@0x4819c000 label i2c2
label: assigned phandle 0 at @/ocp/i2c@0x4819c000/cape_eeprom0@54 label cape_eeprom0
label: assigned phandle 0 at @/ocp/i2c@0x4819c000/cape_eeprom0@54/cape_data@0 label cape0_data
label: assigned phandle 0 at @/ocp/i2c@0x4819c000/cape_eeprom1@55 label cape_eeprom1
label: assigned phandle 0 at @/ocp/i2c@0x4819c000/cape_eeprom1@55/cape_data@0 label cape1_data
label: assigned phandle 0 at @/ocp/i2c@0x4819c000/cape_eeprom2@56 label cape_eeprom2
label: assigned phandle 0 at @/ocp/i2c@0x4819c000/cape_eeprom2@56/cape_data@0 label cape2_data
label: assigned phandle 0 at @/ocp/i2c@0x4819c000/cape_eeprom3@57 label cape_eeprom3
label: assigned phandle 0 at @/ocp/i2c@0x4819c000/cape_eeprom3@57/cape_data@0 label cape3_data
label: assigned phandle 0 at @/ocp/mmc@48060000 label mmc1
label: assigned phandle 0 at @/ocp/mmc@481d8000 label mmc2
label: assigned phandle 0 at @/ocp/mmc@47810000 label mmc3
label: assigned phandle 0 at @/ocp/spinlock@480ca000 label hwspinlock
label: assigned phandle 0 at @/ocp/wdt@44e35000 label wdt2
label: assigned phandle 0 at @/ocp/can@481cc000 label dcan0
label: assigned phandle 0 at @/ocp/can@481d0000 label dcan1
label: assigned phandle 0 at @/ocp/timer@44e31000 label timer1
label: assigned phandle 0 at @/ocp/timer@48040000 label timer2
label: assigned phandle 0 at @/ocp/timer@48042000 label timer3
label: assigned phandle 0 at @/ocp/timer@48044000 label timer4
label: assigned phandle 0 at @/ocp/timer@48046000 label timer5
label: assigned phandle 0 at @/ocp/timer@48048000 label timer6
label: assigned phandle 0 at @/ocp/timer@4804a000 label timer7
label: assigned phandle 0 at @/ocp/rtc@44e3e000 label rtc
label: assigned phandle 0 at @/ocp/spi@48030000 label spi0
label: assigned phandle 0 at @/ocp/spi@481a0000 label spi1
label: assigned phandle 0 at @/ocp/usb@47400000 label usb
label: assigned phandle 0 at @/ocp/usb@47400000/usb@47401000 label usb0
label: assigned phandle 0 at @/ocp/usb@47400000/usb@47401800 label usb1
label: assigned phandle 0 at @/ocp/epwmss@48300000 label epwmss0
label: assigned phandle 0 at @/ocp/epwmss@48300000/ecap@48300100 label ecap0
label: assigned phandle 0 at @/ocp/epwmss@48300000/pwm@48300200 label ehrpwm0
label: assigned phandle 0 at @/ocp/epwmss@48302000 label epwmss1
label: assigned phandle 0 at @/ocp/epwmss@48302000/ecap@48302100 label ecap1
label: assigned phandle 0 at @/ocp/epwmss@48302000/pwm@48302200 label ehrpwm1
label: assigned phandle 0 at @/ocp/epwmss@48304000 label epwmss2
label: assigned phandle 0 at @/ocp/epwmss@48304000/ecap@48304100 label ecap2
label: assigned phandle 0 at @/ocp/epwmss@48304000/pwm@48304200 label ehrpwm2
label: assigned phandle 0 at @/ocp/ethernet@4a100000 label mac
label: assigned phandle 0 at @/ocp/ethernet@4a100000/slave@4a100200 label cpsw_emac0
label: assigned phandle 0 at @/ocp/ethernet@4a100000/slave@4a100300 label cpsw_emac1
label: assigned phandle 0 at @/ocp/ethernet@4a100000/cpsw-phy-sel@44e10650 label phy_sel
label: assigned phandle 0 at @/ocp/ocmcram@40300000 label ocmcram
label: assigned phandle 0 at @/ocp/elm@48080000 label elm
label: assigned phandle 0 at @/ocp/lcdc@4830e000 label lcdc
label: assigned phandle 0 at @/ocp/tscadc@44e0d000 label tscadc
label: assigned phandle 0 at @/ocp/tscadc@44e0d000/adc label am335x_adc
label: assigned phandle 0 at @/ocp/gpmc@50000000 label gpmc
label: assigned phandle 0 at @/ocp/sham@53100000 label sham
label: assigned phandle 0 at @/ocp/aes@53500000 label aes
label: assigned phandle 0 at @/ocp/mcasp@4803C000 label mcasp1
label: assigned phandle 0 at @/ocp/rng@48310000 label rng
 0)
new property tx-num-evt at *mcasp0
new property rx-num-evt at *mcasp0
* out of ref context
new property #clock-cells at /clk_mcasp0_fixed
new property compatible at /clk_mcasp0_fixed
new property clock-frequency at /clk_mcasp0_fixed
new property #clock-cells at /clk_mcasp0
new property compatible at /clk_mcasp0
new property clocks at /clk_mcasp0
new property enable-gpios at /clk_mcasp0 [SEQ]
sequence to prop 'enable-gpios' (depth 0)
new property compatible at /sound
new property simple-audio-card,name at /sound
new property simple-audio-card,format at /sound
new property simple-audio-card,bitclock-master at /sound
new property simple-audio-card,frame-master at /sound
new property sound-dai at /sound/simple-audio-card,cpu
new property clocks at /sound/simple-audio-card,cpu
new property sound-dai at /sound/simple-audio-card,codec
new property model at /
existing property compatible at / [SEQ]
sequence to prop 'compatible' (depth 0)
next up is a ref to *cpu0_opp_table
new property opp-supported-hw at *cpu0_opp_table/oppnitro-1000000000 [SEQ]
sequence to prop 'opp-supported-hw' (depth 0)
* out of ref context
dump of /
/ {
    compatible = "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
    interrupt-parent = <0x00000001>;
    #address-cells = <0x00000001>;
    #size-cells = <0x00000001>;
    model = "TI AM335x BeagleBone Black";
    chosen {
        stdout-path = "/ocp/serial@44e09000";
    };
    aliases {
        i2c0 = "/ocp/i2c@0x44e0b000";
        i2c1 = "/ocp/i2c@0x4802a000";
        i2c2 = "/ocp/i2c@0x4819c000";
        serial0 = "/ocp/serial@44e09000";
        serial1 = "/ocp/serial@48022000";
        serial2 = "/ocp/serial@48024000";
        serial3 = "/ocp/serial@481a6000";
        serial4 = "/ocp/serial@481a8000";
        serial5 = "/ocp/serial@481aa000";
        d_can0 = "/ocp/can@481cc000";
        d_can1 = "/ocp/can@481d0000";
        usb0 = "/ocp/usb@47400000/usb@47401000";
        usb1 = "/ocp/usb@47400000/usb@47401800";
        phy0 = "/ocp/usb@47400000/usb-phy@47401300";
        phy1 = "/ocp/usb@47400000/usb-phy@47401b00";
        ethernet0 = "/ocp/ethernet@4a100000/slave@4a100200";
        ethernet1 = "/ocp/ethernet@4a100000/slave@4a100300";
    };
    cpus {
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        cpu@0 {
            compatible = "arm,cortex-a8";
            device_type = "cpu";
            reg = <0x00000000>;
            operating-points-v2 = <0x00000002>;
            clocks = <0x00000003>;
            clock-names = "cpu";
            clock-latency = <0x000493e0>;
            cpu0-supply = <0x00000004>;
        };
    };
    cpu0_opp_table: opp-table {
        compatible = "operating-points-v2-ti-cpu";
        syscon = <0x00000005>;
        phandle = <0x00000002>;
        opp50-300000000 {
            opp-hz = <0x00000000 0x11e1a300>;
            opp-microvolt = <0x000e7ef0 0x000e34b8 0x000ec928>;
            opp-supported-hw = <0x00000006 0x00000010>;
            opp-suspend;
        };
        opp100-275000000 {
            opp-hz = <0x00000000 0x10642ac0>;
            opp-microvolt = <0x0010c8e0 0x001072f0 0x00111ed0>;
            opp-supported-hw = <0x00000001 0x000000ff>;
            opp-suspend;
        };
        opp100-300000000 {
            opp-hz = <0x00000000 0x11e1a300>;
            opp-microvolt = <0x0010c8e0 0x001072f0 0x00111ed0>;
            opp-supported-hw = <0x00000006 0x00000020>;
            opp-suspend;
        };
        opp100-500000000 {
            opp-hz = <0x00000000 0x1dcd6500>;
            opp-microvolt = <0x0010c8e0 0x001072f0 0x00111ed0>;
            opp-supported-hw = <0x00000001 0x0000ffff>;
        };
        opp100-600000000 {
            opp-hz = <0x00000000 0x23c34600>;
            opp-microvolt = <0x0010c8e0 0x001072f0 0x00111ed0>;
            opp-supported-hw = <0x00000006 0x00000040>;
        };
        opp120-600000000 {
            opp-hz = <0x00000000 0x23c34600>;
            opp-microvolt = <0x00124f80 0x0011f1c0 0x0012ad40>;
            opp-supported-hw = <0x00000001 0x0000ffff>;
        };
        opp120-720000000 {
            opp-hz = <0x00000000 0x2aea5400>;
            opp-microvolt = <0x00124f80 0x0011f1c0 0x0012ad40>;
            opp-supported-hw = <0x00000006 0x00000080>;
        };
        oppturbo-720000000 {
            opp-hz = <0x00000000 0x2aea5400>;
            opp-microvolt = <0x001339e0 0x0012d770 0x00139c50>;
            opp-supported-hw = <0x00000001 0x0000ffff>;
        };
        oppturbo-800000000 {
            opp-hz = <0x00000000 0x2faf0800>;
            opp-microvolt = <0x001339e0 0x0012d770 0x00139c50>;
            opp-supported-hw = <0x00000006 0x00000100>;
        };
        oppnitro-1000000000 {
            opp-hz = <0x00000000 0x3b9aca00>;
            opp-microvolt = <0x001437c8 0x0013d044 0x00149f4c>;
            opp-supported-hw = <0x00000006 0x00000100>;
        };
    };
    pmu {
        compatible = "arm,cortex-a8-pmu";
        interrupts = <0x00000003>;
    };
    soc {
        compatible = "ti,omap-infra";
        mpu {
            compatible = "ti,omap3-mpu";
            ti,hwmods = "mpu";
        };
    };
    ocp {
        compatible = "simple-bus";
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        ranges;
        ti,hwmods = "l3_main";
        l4_wkup: l4_wkup@44c00000 {
            compatible = "ti,am3-l4-wkup", "simple-bus";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            ranges = <0x00000000 0x44c00000 0x00280000>;
            phandle = <0x00000054>;
            wkup_m3: wkup_m3@100000 {
                compatible = "ti,am3352-wkup-m3";
                reg = <0x00100000 0x00004000 0x00180000 0x00002000>;
                reg-names = "umem", "dmem";
                ti,hwmods = "wkup_m3";
                ti,pm-firmware = "am335x-pm-firmware.elf";
                phandle = <0x00000028>;
            };
            prcm: prcm@200000 {
                compatible = "ti,am3-prcm";
                reg = <0x00200000 0x00004000>;
                phandle = <0x00000055>;
                prcm_clocks: clocks {
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000000>;
                    phandle = <0x00000056>;
                    clk_32768_ck: clk_32768_ck {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-clock";
                        clock-frequency = <0x00008000>;
                        phandle = <0x00000016>;
                    };
                    clk_rc32k_ck: clk_rc32k_ck {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-clock";
                        clock-frequency = <0x00007d00>;
                        phandle = <0x00000015>;
                    };
                    virt_19200000_ck: virt_19200000_ck {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-clock";
                        clock-frequency = <0x0124f800>;
                        phandle = <0x00000023>;
                    };
                    virt_24000000_ck: virt_24000000_ck {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-clock";
                        clock-frequency = <0x016e3600>;
                        phandle = <0x00000024>;
                    };
                    virt_25000000_ck: virt_25000000_ck {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-clock";
                        clock-frequency = <0x017d7840>;
                        phandle = <0x00000025>;
                    };
                    virt_26000000_ck: virt_26000000_ck {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-clock";
                        clock-frequency = <0x018cba80>;
                        phandle = <0x00000026>;
                    };
                    tclkin_ck: tclkin_ck {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-clock";
                        clock-frequency = <0x00b71b00>;
                        phandle = <0x00000014>;
                    };
                    dpll_core_ck: dpll_core_ck@490 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,am3-dpll-core-clock";
                        clocks = <0x00000006 0x00000006>;
                        reg = <0x00000490 0x0000045c 0x00000468>;
                        phandle = <0x00000007>;
                    };
                    dpll_core_x2_ck: dpll_core_x2_ck {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,am3-dpll-x2-clock";
                        clocks = <0x00000007>;
                        phandle = <0x00000008>;
                    };
                    dpll_core_m4_ck: dpll_core_m4_ck@480 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,divider-clock";
                        clocks = <0x00000008>;
                        ti,max-div = <0x0000001f>;
                        reg = <0x00000480>;
                        ti,index-starts-at-one;
                        phandle = <0x00000010>;
                    };
                    dpll_core_m5_ck: dpll_core_m5_ck@484 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,divider-clock";
                        clocks = <0x00000008>;
                        ti,max-div = <0x0000001f>;
                        reg = <0x00000484>;
                        ti,index-starts-at-one;
                        phandle = <0x00000018>;
                    };
                    dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,divider-clock";
                        clocks = <0x00000008>;
                        ti,max-div = <0x0000001f>;
                        reg = <0x000004d8>;
                        ti,index-starts-at-one;
                        phandle = <0x00000057>;
                    };
                    dpll_mpu_ck: dpll_mpu_ck@488 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,am3-dpll-clock";
                        clocks = <0x00000006 0x00000006>;
                        reg = <0x00000488 0x00000420 0x0000042c>;
                        phandle = <0x00000003>;
                    };
                    dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,divider-clock";
                        clocks = <0x00000003>;
                        ti,max-div = <0x0000001f>;
                        reg = <0x000004a8>;
                        ti,index-starts-at-one;
                        phandle = <0x00000058>;
                    };
                    dpll_ddr_ck: dpll_ddr_ck@494 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,am3-dpll-no-gate-clock";
                        clocks = <0x00000006 0x00000006>;
                        reg = <0x00000494 0x00000434 0x00000440>;
                        phandle = <0x00000009>;
                    };
                    dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,divider-clock";
                        clocks = <0x00000009>;
                        ti,max-div = <0x0000001f>;
                        reg = <0x000004a0>;
                        ti,index-starts-at-one;
                        phandle = <0x0000000a>;
                    };
                    dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x0000000a>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x00000002>;
                        phandle = <0x00000059>;
                    };
                    dpll_disp_ck: dpll_disp_ck@498 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,am3-dpll-no-gate-clock";
                        clocks = <0x00000006 0x00000006>;
                        reg = <0x00000498 0x00000448 0x00000454>;
                        phandle = <0x0000000b>;
                    };
                    dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,divider-clock";
                        clocks = <0x0000000b>;
                        ti,max-div = <0x0000001f>;
                        reg = <0x000004a4>;
                        ti,index-starts-at-one;
                        ti,set-rate-parent;
                        phandle = <0x00000012>;
                    };
                    dpll_per_ck: dpll_per_ck@48c {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,am3-dpll-no-gate-j-type-clock";
                        clocks = <0x00000006 0x00000006>;
                        reg = <0x0000048c 0x00000470 0x0000049c>;
                        phandle = <0x0000000c>;
                    };
                    dpll_per_m2_ck: dpll_per_m2_ck@4ac {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,divider-clock";
                        clocks = <0x0000000c>;
                        ti,max-div = <0x0000001f>;
                        reg = <0x000004ac>;
                        ti,index-starts-at-one;
                        phandle = <0x0000000d>;
                    };
                    dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x0000000d>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x00000004>;
                        phandle = <0x0000005a>;
                    };
                    dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x0000000d>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x00000004>;
                        phandle = <0x0000005b>;
                    };
                    cefuse_fck: cefuse_fck@a20 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,gate-clock";
                        clocks = <0x00000006>;
                        ti,bit-shift = <0x00000001>;
                        reg = <0x00000a20>;
                        phandle = <0x0000005c>;
                    };
                    clk_24mhz: clk_24mhz {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x0000000d>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x00000008>;
                        phandle = <0x0000000e>;
                    };
                    clkdiv32k_ck: clkdiv32k_ck {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x0000000e>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x000002dc>;
                        phandle = <0x0000000f>;
                    };
                    clkdiv32k_ick: clkdiv32k_ick@14c {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,gate-clock";
                        clocks = <0x0000000f>;
                        ti,bit-shift = <0x00000001>;
                        reg = <0x0000014c>;
                        phandle = <0x00000013>;
                    };
                    l3_gclk: l3_gclk {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x00000010>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x00000001>;
                        phandle = <0x00000011>;
                    };
                    pruss_ocp_gclk: pruss_ocp_gclk@530 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x00000011 0x00000012>;
                        reg = <0x00000530>;
                        phandle = <0x0000005d>;
                    };
                    mmu_fck: mmu_fck@914 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,gate-clock";
                        clocks = <0x00000010>;
                        ti,bit-shift = <0x00000001>;
                        reg = <0x00000914>;
                        phandle = <0x0000005e>;
                    };
                    timer1_fck: timer1_fck@528 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x00000006 0x00000013 0x00000014 0x00000015>,
                                 <0x00000016>;
                        reg = <0x00000528>;
                        phandle = <0x0000005f>;
                    };
                    timer2_fck: timer2_fck@508 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x00000014 0x00000006 0x00000013>;
                        reg = <0x00000508>;
                        phandle = <0x00000060>;
                    };
                    timer3_fck: timer3_fck@50c {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x00000014 0x00000006 0x00000013>;
                        reg = <0x0000050c>;
                        phandle = <0x00000061>;
                    };
                    timer4_fck: timer4_fck@510 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x00000014 0x00000006 0x00000013>;
                        reg = <0x00000510>;
                        phandle = <0x00000062>;
                    };
                    timer5_fck: timer5_fck@518 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x00000014 0x00000006 0x00000013>;
                        reg = <0x00000518>;
                        phandle = <0x00000063>;
                    };
                    timer6_fck: timer6_fck@51c {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x00000014 0x00000006 0x00000013>;
                        reg = <0x0000051c>;
                        phandle = <0x00000064>;
                    };
                    timer7_fck: timer7_fck@504 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x00000014 0x00000006 0x00000013>;
                        reg = <0x00000504>;
                        phandle = <0x00000065>;
                    };
                    usbotg_fck: usbotg_fck@47c {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,gate-clock";
                        clocks = <0x0000000c>;
                        ti,bit-shift = <0x00000008>;
                        reg = <0x0000047c>;
                        phandle = <0x00000066>;
                    };
                    dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x00000010>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x00000002>;
                        phandle = <0x00000017>;
                    };
                    ieee5000_fck: ieee5000_fck@e4 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,gate-clock";
                        clocks = <0x00000017>;
                        ti,bit-shift = <0x00000001>;
                        reg = <0x000000e4>;
                        phandle = <0x00000067>;
                    };
                    wdt1_fck: wdt1_fck@538 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x00000015 0x00000013>;
                        reg = <0x00000538>;
                        phandle = <0x00000068>;
                    };
                    l4_rtc_gclk: l4_rtc_gclk {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x00000010>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x00000002>;
                        phandle = <0x00000069>;
                    };
                    l4hs_gclk: l4hs_gclk {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x00000010>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x00000001>;
                        phandle = <0x0000006a>;
                    };
                    l3s_gclk: l3s_gclk {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x00000017>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x00000001>;
                        phandle = <0x0000006b>;
                    };
                    l4fw_gclk: l4fw_gclk {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x00000017>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x00000001>;
                        phandle = <0x0000006c>;
                    };
                    l4ls_gclk: l4ls_gclk {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x00000017>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x00000001>;
                        phandle = <0x00000027>;
                    };
                    sysclk_div_ck: sysclk_div_ck {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x00000010>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x00000001>;
                        phandle = <0x0000006d>;
                    };
                    cpsw_125mhz_gclk: cpsw_125mhz_gclk {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x00000018>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x00000002>;
                        phandle = <0x00000044>;
                    };
                    cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x00000018 0x00000010>;
                        reg = <0x00000520>;
                        phandle = <0x00000045>;
                    };
                    gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x00000015 0x00000016 0x00000013>;
                        reg = <0x0000053c>;
                        phandle = <0x00000019>;
                    };
                    gpio0_dbclk: gpio0_dbclk@408 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,gate-clock";
                        clocks = <0x00000019>;
                        ti,bit-shift = <0x00000012>;
                        reg = <0x00000408>;
                        phandle = <0x0000006e>;
                    };
                    gpio1_dbclk: gpio1_dbclk@ac {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,gate-clock";
                        clocks = <0x00000013>;
                        ti,bit-shift = <0x00000012>;
                        reg = <0x000000ac>;
                        phandle = <0x0000006f>;
                    };
                    gpio2_dbclk: gpio2_dbclk@b0 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,gate-clock";
                        clocks = <0x00000013>;
                        ti,bit-shift = <0x00000012>;
                        reg = <0x000000b0>;
                        phandle = <0x00000070>;
                    };
                    gpio3_dbclk: gpio3_dbclk@b4 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,gate-clock";
                        clocks = <0x00000013>;
                        ti,bit-shift = <0x00000012>;
                        reg = <0x000000b4>;
                        phandle = <0x00000071>;
                    };
                    lcd_gclk: lcd_gclk@534 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x00000012 0x00000018 0x0000000d>;
                        reg = <0x00000534>;
                        ti,set-rate-parent;
                        phandle = <0x0000001b>;
                    };
                    mmc_clk: mmc_clk {
                        #clock-cells = <0x00000000>;
                        compatible = "fixed-factor-clock";
                        clocks = <0x0000000d>;
                        clock-mult = <0x00000001>;
                        clock-div = <0x00000002>;
                        phandle = <0x00000072>;
                    };
                    gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x00000010 0x0000000d>;
                        ti,bit-shift = <0x00000001>;
                        reg = <0x0000052c>;
                        phandle = <0x0000001a>;
                    };
                    gfx_fck_div_ck: gfx_fck_div_ck@52c {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,divider-clock";
                        clocks = <0x0000001a>;
                        reg = <0x0000052c>;
                        ti,max-div = <0x00000002>;
                        phandle = <0x00000073>;
                    };
                    sysclkout_pre_ck: sysclkout_pre_ck@700 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x00000016 0x00000011 0x0000000a 0x0000000d>,
                                 <0x0000001b>;
                        reg = <0x00000700>;
                        phandle = <0x0000001c>;
                    };
                    clkout2_div_ck: clkout2_div_ck@700 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,divider-clock";
                        clocks = <0x0000001c>;
                        ti,bit-shift = <0x00000003>;
                        ti,max-div = <0x00000008>;
                        reg = <0x00000700>;
                        phandle = <0x00000021>;
                    };
                    dbg_sysclk_ck: dbg_sysclk_ck@414 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,gate-clock";
                        clocks = <0x00000006>;
                        ti,bit-shift = <0x00000013>;
                        reg = <0x00000414>;
                        phandle = <0x0000001d>;
                    };
                    dbg_clka_ck: dbg_clka_ck@414 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,gate-clock";
                        clocks = <0x00000010>;
                        ti,bit-shift = <0x0000001e>;
                        reg = <0x00000414>;
                        phandle = <0x0000001e>;
                    };
                    stm_pmd_clock_mux_ck: stm_pmd_clock_mux_ck@414 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x0000001d 0x0000001e>;
                        ti,bit-shift = <0x00000016>;
                        reg = <0x00000414>;
                        phandle = <0x0000001f>;
                    };
                    trace_pmd_clk_mux_ck: trace_pmd_clk_mux_ck@414 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,mux-clock";
                        clocks = <0x0000001d 0x0000001e>;
                        ti,bit-shift = <0x00000014>;
                        reg = <0x00000414>;
                        phandle = <0x00000020>;
                    };
                    stm_clk_div_ck: stm_clk_div_ck@414 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,divider-clock";
                        clocks = <0x0000001f>;
                        ti,bit-shift = <0x0000001b>;
                        ti,max-div = <0x00000040>;
                        reg = <0x00000414>;
                        ti,index-power-of-two;
                        phandle = <0x00000074>;
                    };
                    trace_clk_div_ck: trace_clk_div_ck@414 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,divider-clock";
                        clocks = <0x00000020>;
                        ti,bit-shift = <0x00000018>;
                        ti,max-div = <0x00000040>;
                        reg = <0x00000414>;
                        ti,index-power-of-two;
                        phandle = <0x00000075>;
                    };
                    clkout2_ck: clkout2_ck@700 {
                        #clock-cells = <0x00000000>;
                        compatible = "ti,gate-clock";
                        clocks = <0x00000021>;
                        ti,bit-shift = <0x00000007>;
                        reg = <0x00000700>;
                        phandle = <0x00000076>;
                    };
                };
                prcm_clockdomains: clockdomains {
                    phandle = <0x00000077>;
                    clk_24mhz_clkdm: clk_24mhz_clkdm {
                        compatible = "ti,clockdomain";
                        clocks = <0x00000013>;
                        phandle = <0x00000078>;
                    };
                };
            };
            scm: scm@210000 {
                compatible = "ti,am3-scm", "simple-bus";
                reg = <0x00210000 0x00002000>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000001>;
                #pinctrl-cells = <0x00000001>;
                ranges = <0x00000000 0x00210000 0x00002000>;
                phandle = <0x00000079>;
                am33xx_pinmux: pinmux@800 {
                    compatible = "pinctrl-single";
                    reg = <0x00000800 0x00000238>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000000>;
                    #pinctrl-cells = <0x00000001>;
                    pinctrl-single,register-width = <0x00000020>;
                    pinctrl-single,function-mask = <0x0000007f>;
                    pinctrl-names = "default";
                    pinctrl-0 = <0x00000022>;
                    phandle = <0x0000007a>;
                    user_leds_s0: user_leds_s0 {
                        pinctrl-single,pins = <0x00000054 0x00000007>,
                                              <0x00000058 0x00000017>,
                                              <0x0000005c 0x00000007>,
                                              <0x00000060 0x00000017>;
                        phandle = <0x0000004d>;
                    };
                    i2c0_pins: pinmux_i2c0_pins {
                        pinctrl-single,pins = <0x00000188 0x00000030>,
                                              <0x0000018c 0x00000030>;
                        phandle = <0x00000030>;
                    };
                    i2c2_pins: pinmux_i2c2_pins {
                        pinctrl-single,pins = <0x00000178 0x00000033>,
                                              <0x0000017c 0x00000033>;
                        phandle = <0x00000034>;
                    };
                    uart0_pins: pinmux_uart0_pins {
                        pinctrl-single,pins = <0x00000170 0x00000030>,
                                              <0x00000174 0x00000000>;
                        phandle = <0x0000002f>;
                    };
                    clkout2_pin: pinmux_clkout2_pin {
                        pinctrl-single,pins = <0x000001b4 0x00000003>;
                        phandle = <0x00000022>;
                    };
                    cpsw_default: cpsw_default {
                        pinctrl-single,pins = <0x00000110 0x00000030>,
                                              <0x00000114 0x00000000>,
                                              <0x00000118 0x00000030>,
                                              <0x0000011c 0x00000000>,
                                              <0x00000120 0x00000000>,
                                              <0x00000124 0x00000000>,
                                              <0x00000128 0x00000000>,
                                              <0x0000012c 0x00000030>,
                                              <0x00000130 0x00000030>,
                                              <0x00000134 0x00000030>,
                                              <0x00000138 0x00000030>,
                                              <0x0000013c 0x00000030>,
                                              <0x00000140 0x00000030>;
                        phandle = <0x00000046>;
                    };
                    cpsw_sleep: cpsw_sleep {
                        pinctrl-single,pins = <0x00000110 0x00000027>,
                                              <0x00000114 0x00000027>,
                                              <0x00000118 0x00000027>,
                                              <0x0000011c 0x00000027>,
                                              <0x00000120 0x00000027>,
                                              <0x00000124 0x00000027>,
                                              <0x00000128 0x00000027>,
                                              <0x0000012c 0x00000027>,
                                              <0x00000130 0x00000027>,
                                              <0x00000134 0x00000027>,
                                              <0x00000138 0x00000027>,
                                              <0x0000013c 0x00000027>,
                                              <0x00000140 0x00000027>;
                        phandle = <0x00000047>;
                    };
                    davinci_mdio_default: davinci_mdio_default {
                        pinctrl-single,pins = <0x00000148 0x00000030>,
                                              <0x0000014c 0x00000010>;
                        phandle = <0x00000048>;
                    };
                    davinci_mdio_sleep: davinci_mdio_sleep {
                        pinctrl-single,pins = <0x00000148 0x00000027>,
                                              <0x0000014c 0x00000027>;
                        phandle = <0x00000049>;
                    };
                    mmc1_pins: pinmux_mmc1_pins {
                        pinctrl-single,pins = <0x00000160 0x0000002f>;
                        phandle = <0x00000036>;
                    };
                    emmc_pins: pinmux_emmc_pins {
                        pinctrl-single,pins = <0x00000080 0x00000032>,
                                              <0x00000084 0x00000032>,
                                              <0x00000000 0x00000031>,
                                              <0x00000004 0x00000031>,
                                              <0x00000008 0x00000031>,
                                              <0x0000000c 0x00000031>,
                                              <0x00000010 0x00000031>,
                                              <0x00000014 0x00000031>,
                                              <0x00000018 0x00000031>,
                                              <0x0000001c 0x00000031>;
                        phandle = <0x00000039>;
                    };
                    nxp_hdmi_bonelt_pins: nxp_hdmi_bonelt_pins {
                        pinctrl-single,pins = <0x000001b0 0x00000003>,
                                              <0x000000a0 0x00000008>,
                                              <0x000000a4 0x00000008>,
                                              <0x000000a8 0x00000008>,
                                              <0x000000ac 0x00000008>,
                                              <0x000000b0 0x00000008>,
                                              <0x000000b4 0x00000008>,
                                              <0x000000b8 0x00000008>,
                                              <0x000000bc 0x00000008>,
                                              <0x000000c0 0x00000008>,
                                              <0x000000c4 0x00000008>,
                                              <0x000000c8 0x00000008>,
                                              <0x000000cc 0x00000008>,
                                              <0x000000d0 0x00000008>,
                                              <0x000000d4 0x00000008>,
                                              <0x000000d8 0x00000008>,
                                              <0x000000dc 0x00000008>,
                                              <0x000000e0 0x00000000>,
                                              <0x000000e4 0x00000000>,
                                              <0x000000e8 0x00000000>,
                                              <0x000000ec 0x00000000>;
                        phandle = <0x00000031>;
                    };
                    nxp_hdmi_bonelt_off_pins: nxp_hdmi_bonelt_off_pins {
                        pinctrl-single,pins = <0x000001b0 0x00000003>;
                        phandle = <0x00000032>;
                    };
                    mcasp0_pins: mcasp0_pins {
                        pinctrl-single,pins = <0x000001ac 0x00000030>,
                                              <0x0000019c 0x00000002>,
                                              <0x00000194 0x00000010>,
                                              <0x00000190 0x00000000>,
                                              <0x0000006c 0x00000007>;
                        phandle = <0x0000004c>;
                    };
                };
                scm_conf: scm_conf@0 {
                    compatible = "syscon", "simple-bus";
                    reg = <0x00000000 0x00000800>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    ranges = <0x00000000 0x00000000 0x00000800>;
                    phandle = <0x00000005>;
                    scm_clocks: clocks {
                        #address-cells = <0x00000001>;
                        #size-cells = <0x00000000>;
                        phandle = <0x0000007b>;
                        sys_clkin_ck: sys_clkin_ck@40 {
                            #clock-cells = <0x00000000>;
                            compatible = "ti,mux-clock";
                            clocks = <0x00000023 0x00000024 0x00000025>,
                                     <0x00000026>;
                            ti,bit-shift = <0x00000016>;
                            reg = <0x00000040>;
                            phandle = <0x00000006>;
                        };
                        adc_tsc_fck: adc_tsc_fck {
                            #clock-cells = <0x00000000>;
                            compatible = "fixed-factor-clock";
                            clocks = <0x00000006>;
                            clock-mult = <0x00000001>;
                            clock-div = <0x00000001>;
                            phandle = <0x0000007c>;
                        };
                        dcan0_fck: dcan0_fck {
                            #clock-cells = <0x00000000>;
                            compatible = "fixed-factor-clock";
                            clocks = <0x00000006>;
                            clock-mult = <0x00000001>;
                            clock-div = <0x00000001>;
                            phandle = <0x0000003a>;
                        };
                        dcan1_fck: dcan1_fck {
                            #clock-cells = <0x00000000>;
                            compatible = "fixed-factor-clock";
                            clocks = <0x00000006>;
                            clock-mult = <0x00000001>;
                            clock-div = <0x00000001>;
                            phandle = <0x0000003b>;
                        };
                        mcasp0_fck: mcasp0_fck {
                            #clock-cells = <0x00000000>;
                            compatible = "fixed-factor-clock";
                            clocks = <0x00000006>;
                            clock-mult = <0x00000001>;
                            clock-div = <0x00000001>;
                            phandle = <0x0000007d>;
                        };
                        mcasp1_fck: mcasp1_fck {
                            #clock-cells = <0x00000000>;
                            compatible = "fixed-factor-clock";
                            clocks = <0x00000006>;
                            clock-mult = <0x00000001>;
                            clock-div = <0x00000001>;
                            phandle = <0x0000007e>;
                        };
                        smartreflex0_fck: smartreflex0_fck {
                            #clock-cells = <0x00000000>;
                            compatible = "fixed-factor-clock";
                            clocks = <0x00000006>;
                            clock-mult = <0x00000001>;
                            clock-div = <0x00000001>;
                            phandle = <0x0000007f>;
                        };
                        smartreflex1_fck: smartreflex1_fck {
                            #clock-cells = <0x00000000>;
                            compatible = "fixed-factor-clock";
                            clocks = <0x00000006>;
                            clock-mult = <0x00000001>;
                            clock-div = <0x00000001>;
                            phandle = <0x00000080>;
                        };
                        sha0_fck: sha0_fck {
                            #clock-cells = <0x00000000>;
                            compatible = "fixed-factor-clock";
                            clocks = <0x00000006>;
                            clock-mult = <0x00000001>;
                            clock-div = <0x00000001>;
                            phandle = <0x00000081>;
                        };
                        aes0_fck: aes0_fck {
                            #clock-cells = <0x00000000>;
                            compatible = "fixed-factor-clock";
                            clocks = <0x00000006>;
                            clock-mult = <0x00000001>;
                            clock-div = <0x00000001>;
                            phandle = <0x00000082>;
                        };
                        rng_fck: rng_fck {
                            #clock-cells = <0x00000000>;
                            compatible = "fixed-factor-clock";
                            clocks = <0x00000006>;
                            clock-mult = <0x00000001>;
                            clock-div = <0x00000001>;
                            phandle = <0x00000083>;
                        };
                        ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
                            #clock-cells = <0x00000000>;
                            compatible = "ti,gate-clock";
                            clocks = <0x00000027>;
                            ti,bit-shift = <0x00000000>;
                            reg = <0x00000664>;
                            phandle = <0x00000041>;
                        };
                        ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
                            #clock-cells = <0x00000000>;
                            compatible = "ti,gate-clock";
                            clocks = <0x00000027>;
                            ti,bit-shift = <0x00000001>;
                            reg = <0x00000664>;
                            phandle = <0x00000042>;
                        };
                        ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
                            #clock-cells = <0x00000000>;
                            compatible = "ti,gate-clock";
                            clocks = <0x00000027>;
                            ti,bit-shift = <0x00000002>;
                            reg = <0x00000664>;
                            phandle = <0x00000043>;
                        };
                    };
                };
                wkup_m3_ipc: wkup_m3_ipc@1324 {
                    compatible = "ti,am3352-wkup-m3-ipc";
                    reg = <0x00001324 0x00000024>;
                    interrupts = <0x0000004e>;
                    ti,rproc = <0x00000028>;
                    mboxes = <0x00000029 0x0000002a>;
                    phandle = <0x00000084>;
                };
                edma_xbar: dma-router@f90 {
                    compatible = "ti,am335x-edma-crossbar";
                    reg = <0x00000f90 0x00000040>;
                    #dma-cells = <0x00000003>;
                    dma-requests = <0x00000020>;
                    dma-masters = <0x0000002b>;
                    phandle = <0x00000035>;
                };
                scm_clockdomains: clockdomains {
                    phandle = <0x00000085>;
                };
            };
        };
        intc: interrupt-controller@48200000 {
            compatible = "ti,am33xx-intc";
            interrupt-controller;
            #interrupt-cells = <0x00000001>;
            reg = <0x48200000 0x00001000>;
            phandle = <0x00000001>;
        };
        edma: edma@49000000 {
            compatible = "ti,edma3-tpcc";
            ti,hwmods = "tpcc";
            reg = <0x49000000 0x00010000>;
            reg-names = "edma3_cc";
            interrupts = <0x0000000c 0x0000000d 0x0000000e>;
            interrupt-names = "edma3_ccint", "edma3_mperr", "edma3_ccerrint";
            dma-requests = <0x00000040>;
            #dma-cells = <0x00000002>;
            ti,tptcs = <0x0000002c 0x00000007 0x0000002d 0x00000005>,
                       <0x0000002e 0x00000000>;
            ti,edma-memcpy-channels = <0x00000014 0x00000015>;
            phandle = <0x0000002b>;
        };
        edma_tptc0: tptc@49800000 {
            compatible = "ti,edma3-tptc";
            ti,hwmods = "tptc0";
            reg = <0x49800000 0x00100000>;
            interrupts = <0x00000070>;
            interrupt-names = "edma3_tcerrint";
            phandle = <0x0000002c>;
        };
        edma_tptc1: tptc@49900000 {
            compatible = "ti,edma3-tptc";
            ti,hwmods = "tptc1";
            reg = <0x49900000 0x00100000>;
            interrupts = <0x00000071>;
            interrupt-names = "edma3_tcerrint";
            phandle = <0x0000002d>;
        };
        edma_tptc2: tptc@49a00000 {
            compatible = "ti,edma3-tptc";
            ti,hwmods = "tptc2";
            reg = <0x49a00000 0x00100000>;
            interrupts = <0x00000072>;
            interrupt-names = "edma3_tcerrint";
            phandle = <0x0000002e>;
        };
        gpio0: gpio@44e07000 {
            compatible = "ti,omap4-gpio";
            ti,hwmods = "gpio1";
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            reg = <0x44e07000 0x00001000>;
            interrupts = <0x00000060>;
            phandle = <0x00000037>;
        };
        gpio1: gpio@4804c000 {
            compatible = "ti,omap4-gpio";
            ti,hwmods = "gpio2";
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            reg = <0x4804c000 0x00001000>;
            interrupts = <0x00000062>;
            phandle = <0x0000004e>;
        };
        gpio2: gpio@481ac000 {
            compatible = "ti,omap4-gpio";
            ti,hwmods = "gpio3";
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            reg = <0x481ac000 0x00001000>;
            interrupts = <0x00000020>;
            phandle = <0x00000086>;
        };
        gpio3: gpio@481ae000 {
            compatible = "ti,omap4-gpio";
            ti,hwmods = "gpio4";
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            reg = <0x481ae000 0x00001000>;
            interrupts = <0x0000003e>;
            phandle = <0x00000087>;
        };
        uart0: serial@44e09000 {
            compatible = "ti,am3352-uart", "ti,omap3-uart";
            ti,hwmods = "uart1";
            clock-frequency = <0x02dc6c00>;
            reg = <0x44e09000 0x00002000>;
            interrupts = <0x00000048>;
            status = "okay";
            dmas = <0x0000002b 0x0000001a 0x00000000 0x0000002b 0x0000001b>,
                   <0x00000000>;
            dma-names = "tx", "rx";
            pinctrl-names = "default";
            pinctrl-0 = <0x0000002f>;
            phandle = <0x00000088>;
        };
        uart1: serial@48022000 {
            compatible = "ti,am3352-uart", "ti,omap3-uart";
            ti,hwmods = "uart2";
            clock-frequency = <0x02dc6c00>;
            reg = <0x48022000 0x00002000>;
            interrupts = <0x00000049>;
            status = "disabled";
            dmas = <0x0000002b 0x0000001c 0x00000000 0x0000002b 0x0000001d>,
                   <0x00000000>;
            dma-names = "tx", "rx";
            phandle = <0x00000089>;
        };
        uart2: serial@48024000 {
            compatible = "ti,am3352-uart", "ti,omap3-uart";
            ti,hwmods = "uart3";
            clock-frequency = <0x02dc6c00>;
            reg = <0x48024000 0x00002000>;
            interrupts = <0x0000004a>;
            status = "disabled";
            dmas = <0x0000002b 0x0000001e 0x00000000 0x0000002b 0x0000001f>,
                   <0x00000000>;
            dma-names = "tx", "rx";
            phandle = <0x0000008a>;
        };
        uart3: serial@481a6000 {
            compatible = "ti,am3352-uart", "ti,omap3-uart";
            ti,hwmods = "uart4";
            clock-frequency = <0x02dc6c00>;
            reg = <0x481a6000 0x00002000>;
            interrupts = <0x0000002c>;
            status = "disabled";
            phandle = <0x0000008b>;
        };
        uart4: serial@481a8000 {
            compatible = "ti,am3352-uart", "ti,omap3-uart";
            ti,hwmods = "uart5";
            clock-frequency = <0x02dc6c00>;
            reg = <0x481a8000 0x00002000>;
            interrupts = <0x0000002d>;
            status = "disabled";
            phandle = <0x0000008c>;
        };
        uart5: serial@481aa000 {
            compatible = "ti,am3352-uart", "ti,omap3-uart";
            ti,hwmods = "uart6";
            clock-frequency = <0x02dc6c00>;
            reg = <0x481aa000 0x00002000>;
            interrupts = <0x0000002e>;
            status = "disabled";
            phandle = <0x0000008d>;
        };
        i2c0: i2c@0x44e0b000 {
            compatible = "ti,omap4-i2c";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            ti,hwmods = "i2c1";
            reg = <0x44e0b000 0x00001000>;
            interrupts = <0x00000046>;
            status = "okay";
            pinctrl-names = "default";
            pinctrl-0 = <0x00000030>;
            clock-frequency = <0x00061a80>;
            phandle = <0x0000008e>;
            tps: tps@24 {
                reg = <0x00000024>;
                compatible = "ti,tps65217";
                interrupt-controller;
                #interrupt-cells = <0x00000001>;
                interrupts = <0x00000007>;
                interrupt-parent = <0x00000001>;
                ti,pmic-shutdown-controller;
                phandle = <0x0000003f>;
                charger {
                    compatible = "ti,tps65217-charger";
                    status = "okay";
                    interrupts = <0x00000000 0x00000001>;
                    interrupt-names = "USB", "AC";
                };
                pwrbutton {
                    compatible = "ti,tps65217-pwrbutton";
                    status = "okay";
                    interrupts = <0x00000002>;
                };
                regulators {
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000000>;
                    dcdc1_reg: regulator@0 {
                        reg = <0x00000000>;
                        regulator-compatible = "dcdc1";
                        regulator-name = "vdds_dpr";
                        regulator-always-on;
                        phandle = <0x0000008f>;
                    };
                    dcdc2_reg: regulator@1 {
                        reg = <0x00000001>;
                        regulator-compatible = "dcdc2";
                        regulator-name = "vdd_mpu";
                        regulator-min-microvolt = <0x000e1d48>;
                        regulator-max-microvolt = <0x00149f4c>;
                        regulator-boot-on;
                        regulator-always-on;
                        phandle = <0x00000004>;
                    };
                    dcdc3_reg: regulator@2 {
                        reg = <0x00000002>;
                        regulator-compatible = "dcdc3";
                        regulator-name = "vdd_core";
                        regulator-min-microvolt = <0x000e1d48>;
                        regulator-max-microvolt = <0x00118c30>;
                        regulator-boot-on;
                        regulator-always-on;
                        phandle = <0x00000090>;
                    };
                    ldo1_reg: regulator@3 {
                        reg = <0x00000003>;
                        regulator-compatible = "ldo1";
                        regulator-name = "vio,vrtc,vdds";
                        regulator-always-on;
                        phandle = <0x00000091>;
                    };
                    ldo2_reg: regulator@4 {
                        reg = <0x00000004>;
                        regulator-compatible = "ldo2";
                        regulator-name = "vdd_3v3aux";
                        regulator-always-on;
                        phandle = <0x00000092>;
                    };
                    ldo3_reg: regulator@5 {
                        reg = <0x00000005>;
                        regulator-compatible = "ldo3";
                        regulator-name = "vdd_1v8";
                        regulator-always-on;
                        regulator-min-microvolt = <0x001b7740>;
                        regulator-max-microvolt = <0x001b7740>;
                        phandle = <0x00000093>;
                    };
                    ldo4_reg: regulator@6 {
                        reg = <0x00000006>;
                        regulator-compatible = "ldo4";
                        regulator-name = "vdd_3v3a";
                        regulator-always-on;
                        phandle = <0x00000094>;
                    };
                };
            };
            baseboard_eeprom: baseboard_eeprom@50 {
                compatible = "atmel,24c256";
                reg = <0x00000050>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000001>;
                phandle = <0x00000095>;
                baseboard_data: baseboard_data@0 {
                    reg = <0x00000000 0x00000100>;
                    phandle = <0x00000096>;
                };
            };
            tda19988: tda19988 {
                compatible = "nxp,tda998x";
                reg = <0x00000070>;
                pinctrl-names = "default", "off";
                pinctrl-0 = <0x00000031>;
                pinctrl-1 = <0x00000032>;
                #sound-dai-cells = <0x00000000>;
                audio-ports = <0x00000002 0x00000003>;
                phandle = <0x00000053>;
                ports {
                    port@0 {
                        hdmi_0: endpoint@0 {
                            remote-endpoint = <0x00000033>;
                            phandle = <0x0000004b>;
                        };
                    };
                };
            };
        };
        i2c1: i2c@0x4802a000 {
            compatible = "ti,omap4-i2c";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            ti,hwmods = "i2c2";
            reg = <0x4802a000 0x00001000>;
            interrupts = <0x00000047>;
            status = "disabled";
            phandle = <0x00000097>;
        };
        i2c2: i2c@0x4819c000 {
            compatible = "ti,omap4-i2c";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            ti,hwmods = "i2c3";
            reg = <0x4819c000 0x00001000>;
            interrupts = <0x0000001e>;
            status = "okay";
            pinctrl-names = "default";
            pinctrl-0 = <0x00000034>;
            clock-frequency = <0x000186a0>;
            phandle = <0x00000098>;
            cape_eeprom0: cape_eeprom0@54 {
                compatible = "atmel,24c256";
                reg = <0x00000054>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000001>;
                phandle = <0x00000099>;
                cape0_data: cape_data@0 {
                    reg = <0x00000000 0x00000100>;
                    phandle = <0x0000009a>;
                };
            };
            cape_eeprom1: cape_eeprom1@55 {
                compatible = "atmel,24c256";
                reg = <0x00000055>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000001>;
                phandle = <0x0000009b>;
                cape1_data: cape_data@0 {
                    reg = <0x00000000 0x00000100>;
                    phandle = <0x0000009c>;
                };
            };
            cape_eeprom2: cape_eeprom2@56 {
                compatible = "atmel,24c256";
                reg = <0x00000056>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000001>;
                phandle = <0x0000009d>;
                cape2_data: cape_data@0 {
                    reg = <0x00000000 0x00000100>;
                    phandle = <0x0000009e>;
                };
            };
            cape_eeprom3: cape_eeprom3@57 {
                compatible = "atmel,24c256";
                reg = <0x00000057>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000001>;
                phandle = <0x0000009f>;
                cape3_data: cape_data@0 {
                    reg = <0x00000000 0x00000100>;
                    phandle = <0x000000a0>;
                };
            };
        };
        mmc1: mmc@48060000 {
            compatible = "ti,omap4-hsmmc";
            ti,hwmods = "mmc1";
            ti,dual-volt;
            ti,needs-special-reset;
            ti,needs-special-hs-handling;
            dmas = <0x00000035 0x00000018 0x00000000 0x00000000 0x00000035>,
                   <0x00000019 0x00000000 0x00000000>;
            dma-names = "tx", "rx";
            interrupts = <0x00000040>;
            reg = <0x48060000 0x00001000>;
            status = "okay";
            bus-width = <0x00000004>;
            pinctrl-names = "default";
            pinctrl-0 = <0x00000036>;
            cd-gpios = <0x00000037 0x00000006 0x00000001>;
            vmmc-supply = <0x00000038>;
            phandle = <0x000000a1>;
        };
        mmc2: mmc@481d8000 {
            compatible = "ti,omap4-hsmmc";
            ti,hwmods = "mmc2";
            ti,needs-special-reset;
            dmas = <0x0000002b 0x00000002 0x00000000 0x0000002b 0x00000003>,
                   <0x00000000>;
            dma-names = "tx", "rx";
            interrupts = <0x0000001c>;
            reg = <0x481d8000 0x00001000>;
            status = "okay";
            vmmc-supply = <0x00000038>;
            pinctrl-names = "default";
            pinctrl-0 = <0x00000039>;
            bus-width = <0x00000008>;
            phandle = <0x000000a2>;
        };
        mmc3: mmc@47810000 {
            compatible = "ti,omap4-hsmmc";
            ti,hwmods = "mmc3";
            ti,needs-special-reset;
            interrupts = <0x0000001d>;
            reg = <0x47810000 0x00001000>;
            status = "disabled";
            phandle = <0x000000a3>;
        };
        hwspinlock: spinlock@480ca000 {
            compatible = "ti,omap4-hwspinlock";
            reg = <0x480ca000 0x00001000>;
            ti,hwmods = "spinlock";
            #hwlock-cells = <0x00000001>;
            phandle = <0x000000a4>;
        };
        wdt2: wdt@44e35000 {
            compatible = "ti,omap3-wdt";
            ti,hwmods = "wd_timer2";
            reg = <0x44e35000 0x00001000>;
            interrupts = <0x0000005b>;
            phandle = <0x000000a5>;
        };
        dcan0: can@481cc000 {
            compatible = "ti,am3352-d_can";
            ti,hwmods = "d_can0";
            reg = <0x481cc000 0x00002000>;
            clocks = <0x0000003a>;
            clock-names = "fck";
            syscon-raminit = <0x00000005 0x00000644 0x00000000>;
            interrupts = <0x00000034>;
            status = "disabled";
            phandle = <0x000000a6>;
        };
        dcan1: can@481d0000 {
            compatible = "ti,am3352-d_can";
            ti,hwmods = "d_can1";
            reg = <0x481d0000 0x00002000>;
            clocks = <0x0000003b>;
            clock-names = "fck";
            syscon-raminit = <0x00000005 0x00000644 0x00000001>;
            interrupts = <0x00000037>;
            status = "disabled";
            phandle = <0x000000a7>;
        };
        mailbox: mailbox@480C8000 {
            compatible = "ti,omap4-mailbox";
            reg = <0x480c8000 0x00000200>;
            interrupts = <0x0000004d>;
            ti,hwmods = "mailbox";
            #mbox-cells = <0x00000001>;
            ti,mbox-num-users = <0x00000004>;
            ti,mbox-num-fifos = <0x00000008>;
            phandle = <0x00000029>;
            mbox_wkupm3: wkup_m3 {
                ti,mbox-send-noirq;
                ti,mbox-tx = <0x00000000 0x00000000 0x00000000>;
                ti,mbox-rx = <0x00000000 0x00000000 0x00000003>;
                phandle = <0x0000002a>;
            };
        };
        timer1: timer@44e31000 {
            compatible = "ti,am335x-timer-1ms";
            reg = <0x44e31000 0x00000400>;
            interrupts = <0x00000043>;
            ti,hwmods = "timer1";
            ti,timer-alwon;
            phandle = <0x000000a8>;
        };
        timer2: timer@48040000 {
            compatible = "ti,am335x-timer";
            reg = <0x48040000 0x00000400>;
            interrupts = <0x00000044>;
            ti,hwmods = "timer2";
            phandle = <0x000000a9>;
        };
        timer3: timer@48042000 {
            compatible = "ti,am335x-timer";
            reg = <0x48042000 0x00000400>;
            interrupts = <0x00000045>;
            ti,hwmods = "timer3";
            phandle = <0x000000aa>;
        };
        timer4: timer@48044000 {
            compatible = "ti,am335x-timer";
            reg = <0x48044000 0x00000400>;
            interrupts = <0x0000005c>;
            ti,hwmods = "timer4";
            ti,timer-pwm;
            phandle = <0x000000ab>;
        };
        timer5: timer@48046000 {
            compatible = "ti,am335x-timer";
            reg = <0x48046000 0x00000400>;
            interrupts = <0x0000005d>;
            ti,hwmods = "timer5";
            ti,timer-pwm;
            phandle = <0x000000ac>;
        };
        timer6: timer@48048000 {
            compatible = "ti,am335x-timer";
            reg = <0x48048000 0x00000400>;
            interrupts = <0x0000005e>;
            ti,hwmods = "timer6";
            ti,timer-pwm;
            phandle = <0x000000ad>;
        };
        timer7: timer@4804a000 {
            compatible = "ti,am335x-timer";
            reg = <0x4804a000 0x00000400>;
            interrupts = <0x0000005f>;
            ti,hwmods = "timer7";
            ti,timer-pwm;
            phandle = <0x000000ae>;
        };
        rtc: rtc@44e3e000 {
            compatible = "ti,am3352-rtc", "ti,da830-rtc";
            reg = <0x44e3e000 0x00001000>;
            interrupts = <0x0000004b 0x0000004c>;
            ti,hwmods = "rtc";
            clocks = <0x00000016 0x00000013>;
            clock-names = "ext-clk", "int-clk";
            system-power-controller;
            phandle = <0x000000af>;
        };
        spi0: spi@48030000 {
            compatible = "ti,omap4-mcspi";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg = <0x48030000 0x00000400>;
            interrupts = <0x00000041>;
            ti,spi-num-cs = <0x00000002>;
            ti,hwmods = "spi0";
            dmas = <0x0000002b 0x00000010 0x00000000 0x0000002b 0x00000011>,
                   <0x00000000 0x0000002b 0x00000012 0x00000000 0x0000002b>,
                   <0x00000013 0x00000000>;
            dma-names = "tx0", "rx0", "tx1", "rx1";
            status = "disabled";
            phandle = <0x000000b0>;
        };
        spi1: spi@481a0000 {
            compatible = "ti,omap4-mcspi";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg = <0x481a0000 0x00000400>;
            interrupts = <0x0000007d>;
            ti,spi-num-cs = <0x00000002>;
            ti,hwmods = "spi1";
            dmas = <0x0000002b 0x0000002a 0x00000000 0x0000002b 0x0000002b>,
                   <0x00000000 0x0000002b 0x0000002c 0x00000000 0x0000002b>,
                   <0x0000002d 0x00000000>;
            dma-names = "tx0", "rx0", "tx1", "rx1";
            status = "disabled";
            phandle = <0x000000b1>;
        };
        usb: usb@47400000 {
            compatible = "ti,am33xx-usb";
            reg = <0x47400000 0x00001000>;
            ranges;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            ti,hwmods = "usb_otg_hs";
            status = "okay";
            phandle = <0x000000b2>;
            usb_ctrl_mod: control@44e10620 {
                compatible = "ti,am335x-usb-ctrl-module";
                reg = <0x44e10620 0x00000010 0x44e10648 0x00000004>;
                reg-names = "phy_ctrl", "wakeup";
                status = "okay";
                phandle = <0x0000003c>;
            };
            usb0_phy: usb-phy@47401300 {
                compatible = "ti,am335x-usb-phy";
                reg = <0x47401300 0x00000100>;
                reg-names = "phy";
                status = "okay";
                ti,ctrl_mod = <0x0000003c>;
                phandle = <0x0000003d>;
            };
            usb0: usb@47401000 {
                compatible = "ti,musb-am33xx";
                status = "okay";
                reg = <0x47401400 0x00000400 0x47401000 0x00000200>;
                reg-names = "mc", "control";
                interrupts = <0x00000012>;
                interrupt-names = "mc", "vbus";
                dr_mode = "peripheral";
                mentor,multipoint = <0x00000001>;
                mentor,num-eps = <0x00000010>;
                mentor,ram-bits = <0x0000000c>;
                mentor,power = <0x000001f4>;
                phys = <0x0000003d>;
                dmas = <0x0000003e 0x00000000 0x00000000 0x0000003e>,
                       <0x00000001 0x00000000 0x0000003e 0x00000002>,
                       <0x00000000 0x0000003e 0x00000003 0x00000000>,
                       <0x0000003e 0x00000004 0x00000000 0x0000003e>,
                       <0x00000005 0x00000000 0x0000003e 0x00000006>,
                       <0x00000000 0x0000003e 0x00000007 0x00000000>,
                       <0x0000003e 0x00000008 0x00000000 0x0000003e>,
                       <0x00000009 0x00000000 0x0000003e 0x0000000a>,
                       <0x00000000 0x0000003e 0x0000000b 0x00000000>,
                       <0x0000003e 0x0000000c 0x00000000 0x0000003e>,
                       <0x0000000d 0x00000000 0x0000003e 0x0000000e>,
                       <0x00000000 0x0000003e 0x00000000 0x00000001>,
                       <0x0000003e 0x00000001 0x00000001 0x0000003e>,
                       <0x00000002 0x00000001 0x0000003e 0x00000003>,
                       <0x00000001 0x0000003e 0x00000004 0x00000001>,
                       <0x0000003e 0x00000005 0x00000001 0x0000003e>,
                       <0x00000006 0x00000001 0x0000003e 0x00000007>,
                       <0x00000001 0x0000003e 0x00000008 0x00000001>,
                       <0x0000003e 0x00000009 0x00000001 0x0000003e>,
                       <0x0000000a 0x00000001 0x0000003e 0x0000000b>,
                       <0x00000001 0x0000003e 0x0000000c 0x00000001>,
                       <0x0000003e 0x0000000d 0x00000001 0x0000003e>,
                       <0x0000000e 0x00000001>;
                dma-names = "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
                            "rx8", "rx9", "rx10", "rx11", "rx12", "rx13", "rx14",
                            "rx15", "tx1", "tx2", "tx3", "tx4", "tx5", "tx6",
                            "tx7", "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
                            "tx14", "tx15";
                interrupts-extended = <0x00000001 0x00000012 0x0000003f>,
                                      <0x00000000>;
                phandle = <0x000000b3>;
            };
            usb1_phy: usb-phy@47401b00 {
                compatible = "ti,am335x-usb-phy";
                reg = <0x47401b00 0x00000100>;
                reg-names = "phy";
                status = "okay";
                ti,ctrl_mod = <0x0000003c>;
                phandle = <0x00000040>;
            };
            usb1: usb@47401800 {
                compatible = "ti,musb-am33xx";
                status = "okay";
                reg = <0x47401c00 0x00000400 0x47401800 0x00000200>;
                reg-names = "mc", "control";
                interrupts = <0x00000013>;
                interrupt-names = "mc";
                dr_mode = "host";
                mentor,multipoint = <0x00000001>;
                mentor,num-eps = <0x00000010>;
                mentor,ram-bits = <0x0000000c>;
                mentor,power = <0x000001f4>;
                phys = <0x00000040>;
                dmas = <0x0000003e 0x0000000f 0x00000000 0x0000003e>,
                       <0x00000010 0x00000000 0x0000003e 0x00000011>,
                       <0x00000000 0x0000003e 0x00000012 0x00000000>,
                       <0x0000003e 0x00000013 0x00000000 0x0000003e>,
                       <0x00000014 0x00000000 0x0000003e 0x00000015>,
                       <0x00000000 0x0000003e 0x00000016 0x00000000>,
                       <0x0000003e 0x00000017 0x00000000 0x0000003e>,
                       <0x00000018 0x00000000 0x0000003e 0x00000019>,
                       <0x00000000 0x0000003e 0x0000001a 0x00000000>,
                       <0x0000003e 0x0000001b 0x00000000 0x0000003e>,
                       <0x0000001c 0x00000000 0x0000003e 0x0000001d>,
                       <0x00000000 0x0000003e 0x0000000f 0x00000001>,
                       <0x0000003e 0x00000010 0x00000001 0x0000003e>,
                       <0x00000011 0x00000001 0x0000003e 0x00000012>,
                       <0x00000001 0x0000003e 0x00000013 0x00000001>,
                       <0x0000003e 0x00000014 0x00000001 0x0000003e>,
                       <0x00000015 0x00000001 0x0000003e 0x00000016>,
                       <0x00000001 0x0000003e 0x00000017 0x00000001>,
                       <0x0000003e 0x00000018 0x00000001 0x0000003e>,
                       <0x00000019 0x00000001 0x0000003e 0x0000001a>,
                       <0x00000001 0x0000003e 0x0000001b 0x00000001>,
                       <0x0000003e 0x0000001c 0x00000001 0x0000003e>,
                       <0x0000001d 0x00000001>;
                dma-names = "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
                            "rx8", "rx9", "rx10", "rx11", "rx12", "rx13", "rx14",
                            "rx15", "tx1", "tx2", "tx3", "tx4", "tx5", "tx6",
                            "tx7", "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
                            "tx14", "tx15";
                phandle = <0x000000b4>;
            };
            cppi41dma: dma-controller@47402000 {
                compatible = "ti,am3359-cppi41";
                reg = <0x47400000 0x00001000 0x47402000 0x00001000 0x47403000>,
                      <0x00001000 0x47404000 0x00004000>;
                reg-names = "glue", "controller", "scheduler", "queuemgr";
                interrupts = <0x00000011>;
                interrupt-names = "glue";
                #dma-cells = <0x00000002>;
                #dma-channels = <0x0000001e>;
                #dma-requests = <0x00000100>;
                status = "okay";
                phandle = <0x0000003e>;
            };
        };
        epwmss0: epwmss@48300000 {
            compatible = "ti,am33xx-pwmss";
            reg = <0x48300000 0x00000010>;
            ti,hwmods = "epwmss0";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            status = "disabled";
            ranges = <0x48300100 0x48300100 0x00000080 0x48300180 0x48300180>,
                     <0x00000080 0x48300200 0x48300200 0x00000080>;
            phandle = <0x000000b5>;
            ecap0: ecap@48300100 {
                compatible = "ti,am3352-ecap", "ti,am33xx-ecap";
                #pwm-cells = <0x00000003>;
                reg = <0x48300100 0x00000080>;
                clocks = <0x00000027>;
                clock-names = "fck";
                interrupts = <0x0000001f>;
                interrupt-names = "ecap0";
                status = "disabled";
                phandle = <0x000000b6>;
            };
            ehrpwm0: pwm@48300200 {
                compatible = "ti,am3352-ehrpwm", "ti,am33xx-ehrpwm";
                #pwm-cells = <0x00000003>;
                reg = <0x48300200 0x00000080>;
                clocks = <0x00000041 0x00000027>;
                clock-names = "tbclk", "fck";
                status = "disabled";
                phandle = <0x000000b7>;
            };
        };
        epwmss1: epwmss@48302000 {
            compatible = "ti,am33xx-pwmss";
            reg = <0x48302000 0x00000010>;
            ti,hwmods = "epwmss1";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            status = "disabled";
            ranges = <0x48302100 0x48302100 0x00000080 0x48302180 0x48302180>,
                     <0x00000080 0x48302200 0x48302200 0x00000080>;
            phandle = <0x000000b8>;
            ecap1: ecap@48302100 {
                compatible = "ti,am3352-ecap", "ti,am33xx-ecap";
                #pwm-cells = <0x00000003>;
                reg = <0x48302100 0x00000080>;
                clocks = <0x00000027>;
                clock-names = "fck";
                interrupts = <0x0000002f>;
                interrupt-names = "ecap1";
                status = "disabled";
                phandle = <0x000000b9>;
            };
            ehrpwm1: pwm@48302200 {
                compatible = "ti,am3352-ehrpwm", "ti,am33xx-ehrpwm";
                #pwm-cells = <0x00000003>;
                reg = <0x48302200 0x00000080>;
                clocks = <0x00000042 0x00000027>;
                clock-names = "tbclk", "fck";
                status = "disabled";
                phandle = <0x000000ba>;
            };
        };
        epwmss2: epwmss@48304000 {
            compatible = "ti,am33xx-pwmss";
            reg = <0x48304000 0x00000010>;
            ti,hwmods = "epwmss2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            status = "disabled";
            ranges = <0x48304100 0x48304100 0x00000080 0x48304180 0x48304180>,
                     <0x00000080 0x48304200 0x48304200 0x00000080>;
            phandle = <0x000000bb>;
            ecap2: ecap@48304100 {
                compatible = "ti,am3352-ecap", "ti,am33xx-ecap";
                #pwm-cells = <0x00000003>;
                reg = <0x48304100 0x00000080>;
                clocks = <0x00000027>;
                clock-names = "fck";
                interrupts = <0x0000003d>;
                interrupt-names = "ecap2";
                status = "disabled";
                phandle = <0x000000bc>;
            };
            ehrpwm2: pwm@48304200 {
                compatible = "ti,am3352-ehrpwm", "ti,am33xx-ehrpwm";
                #pwm-cells = <0x00000003>;
                reg = <0x48304200 0x00000080>;
                clocks = <0x00000043 0x00000027>;
                clock-names = "tbclk", "fck";
                status = "disabled";
                phandle = <0x000000bd>;
            };
        };
        mac: ethernet@4a100000 {
            compatible = "ti,am335x-cpsw", "ti,cpsw";
            ti,hwmods = "cpgmac0";
            clocks = <0x00000044 0x00000045>;
            clock-names = "fck", "cpts";
            cpdma_channels = <0x00000008>;
            ale_entries = <0x00000400>;
            bd_ram_size = <0x00002000>;
            mac_control = <0x00000020>;
            slaves = <0x00000001>;
            active_slave = <0x00000000>;
            cpts_clock_mult = <0x80000000>;
            cpts_clock_shift = <0x0000001d>;
            reg = <0x4a100000 0x00000800 0x4a101200 0x00000100>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            interrupts = <0x00000028 0x00000029 0x0000002a 0x0000002b>;
            ranges;
            syscon = <0x00000005>;
            status = "okay";
            pinctrl-names = "default", "sleep";
            pinctrl-0 = <0x00000046>;
            pinctrl-1 = <0x00000047>;
            phandle = <0x000000be>;
            davinci_mdio: mdio@4a101000 {
                compatible = "ti,cpsw-mdio", "ti,davinci_mdio";
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                ti,hwmods = "davinci_mdio";
                bus_freq = <0x000f4240>;
                reg = <0x4a101000 0x00000100>;
                status = "okay";
                pinctrl-names = "default", "sleep";
                pinctrl-0 = <0x00000048>;
                pinctrl-1 = <0x00000049>;
                phandle = <0x0000004a>;
            };
            cpsw_emac0: slave@4a100200 {
                mac-address = [00 00 00 00 00 00];
                phy_id = <0x0000004a 0x00000000>;
                phy-mode = "mii";
                phandle = <0x000000bf>;
            };
            cpsw_emac1: slave@4a100300 {
                mac-address = [00 00 00 00 00 00];
                phandle = <0x000000c0>;
            };
            phy_sel: cpsw-phy-sel@44e10650 {
                compatible = "ti,am3352-cpsw-phy-sel";
                reg = <0x44e10650 0x00000004>;
                reg-names = "gmii-sel";
                phandle = <0x000000c1>;
            };
        };
        ocmcram: ocmcram@40300000 {
            compatible = "mmio-sram";
            reg = <0x40300000 0x00010000>;
            phandle = <0x000000c2>;
        };
        elm: elm@48080000 {
            compatible = "ti,am3352-elm";
            reg = <0x48080000 0x00002000>;
            interrupts = <0x00000004>;
            ti,hwmods = "elm";
            status = "disabled";
            phandle = <0x000000c3>;
        };
        lcdc: lcdc@4830e000 {
            compatible = "ti,am33xx-tilcdc";
            reg = <0x4830e000 0x00001000>;
            interrupts = <0x00000024>;
            ti,hwmods = "lcdc";
            status = "okay";
            blue-and-red-wiring = "straight";
            phandle = <0x000000c4>;
            port {
                lcdc_0: endpoint@0 {
                    remote-endpoint = <0x0000004b>;
                    phandle = <0x00000033>;
                };
            };
        };
        tscadc: tscadc@44e0d000 {
            compatible = "ti,am3359-tscadc";
            reg = <0x44e0d000 0x00001000>;
            interrupts = <0x00000010>;
            ti,hwmods = "adc_tsc";
            status = "disabled";
            dmas = <0x0000002b 0x00000035 0x00000000 0x0000002b 0x00000039>,
                   <0x00000000>;
            dma-names = "fifo0", "fifo1";
            phandle = <0x000000c5>;
            tsc {
                compatible = "ti,am3359-tsc";
            };
            am335x_adc: adc {
                #io-channel-cells = <0x00000001>;
                compatible = "ti,am3359-adc";
                phandle = <0x000000c6>;
            };
        };
        gpmc: gpmc@50000000 {
            compatible = "ti,am3352-gpmc";
            ti,hwmods = "gpmc";
            ti,no-idle-on-init;
            reg = <0x50000000 0x00002000>;
            interrupts = <0x00000064>;
            dmas = <0x0000002b 0x00000034 0x00000000>;
            dma-names = "rxtx";
            gpmc,num-cs = <0x00000007>;
            gpmc,num-waitpins = <0x00000002>;
            #address-cells = <0x00000002>;
            #size-cells = <0x00000001>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            status = "disabled";
            phandle = <0x000000c7>;
        };
        sham: sham@53100000 {
            compatible = "ti,omap4-sham";
            ti,hwmods = "sham";
            reg = <0x53100000 0x00000200>;
            interrupts = <0x0000006d>;
            dmas = <0x0000002b 0x00000024 0x00000000>;
            dma-names = "rx";
            status = "okay";
            phandle = <0x000000c8>;
        };
        aes: aes@53500000 {
            compatible = "ti,omap4-aes";
            ti,hwmods = "aes";
            reg = <0x53500000 0x000000a0>;
            interrupts = <0x00000067>;
            dmas = <0x0000002b 0x00000006 0x00000000 0x0000002b 0x00000005>,
                   <0x00000000>;
            dma-names = "tx", "rx";
            status = "okay";
            phandle = <0x000000c9>;
        };
        mcasp0: mcasp@48038000 {
            compatible = "ti,am33xx-mcasp-audio";
            ti,hwmods = "mcasp0";
            reg = <0x48038000 0x00002000 0x46000000 0x00400000>;
            reg-names = "mpu", "dat";
            interrupts = <0x00000050 0x00000051>;
            interrupt-names = "tx", "rx";
            status = "okay";
            dmas = <0x0000002b 0x00000008 0x00000002 0x0000002b 0x00000009>,
                   <0x00000002>;
            dma-names = "tx", "rx";
            #sound-dai-cells = <0x00000000>;
            pinctrl-names = "default";
            pinctrl-0 = <0x0000004c>;
            op-mode = <0x00000000>;
            tdm-slots = <0x00000002>;
            serial-dir = <0x00000000 0x00000000 0x00000001 0x00000000>;
            tx-num-evt = <0x00000020>;
            rx-num-evt = <0x00000020>;
            phandle = <0x00000051>;
        };
        mcasp1: mcasp@4803C000 {
            compatible = "ti,am33xx-mcasp-audio";
            ti,hwmods = "mcasp1";
            reg = <0x4803c000 0x00002000 0x46400000 0x00400000>;
            reg-names = "mpu", "dat";
            interrupts = <0x00000052 0x00000053>;
            interrupt-names = "tx", "rx";
            status = "disabled";
            dmas = <0x0000002b 0x0000000a 0x00000002 0x0000002b 0x0000000b>,
                   <0x00000002>;
            dma-names = "tx", "rx";
            phandle = <0x000000ca>;
        };
        rng: rng@48310000 {
            compatible = "ti,omap4-rng";
            ti,hwmods = "rng";
            reg = <0x48310000 0x00002000>;
            interrupts = <0x0000006f>;
            phandle = <0x000000cb>;
        };
    };
    memory@80000000 {
        device_type = "memory";
        reg = <0x80000000 0x10000000>;
    };
    leds {
        pinctrl-names = "default";
        pinctrl-0 = <0x0000004d>;
        compatible = "gpio-leds";
        led2 {
            label = "beaglebone:green:heartbeat";
            gpios = <0x0000004e 0x00000015 0x00000000>;
            linux,default-trigger = "heartbeat";
            default-state = "off";
        };
        led3 {
            label = "beaglebone:green:mmc0";
            gpios = <0x0000004e 0x00000016 0x00000000>;
            linux,default-trigger = "mmc0";
            default-state = "off";
        };
        led4 {
            label = "beaglebone:green:usr2";
            gpios = <0x0000004e 0x00000017 0x00000000>;
            linux,default-trigger = "cpu0";
            default-state = "off";
        };
        led5 {
            label = "beaglebone:green:usr3";
            gpios = <0x0000004e 0x00000018 0x00000000>;
            linux,default-trigger = "mmc1";
            default-state = "off";
        };
    };
    vmmcsd_fixed: fixedregulator0 {
        compatible = "regulator-fixed";
        regulator-name = "vmmcsd_fixed";
        regulator-min-microvolt = <0x00325aa0>;
        regulator-max-microvolt = <0x00325aa0>;
        phandle = <0x00000038>;
    };
    clk_mcasp0_fixed: clk_mcasp0_fixed {
        #clock-cells = <0x00000000>;
        compatible = "fixed-clock";
        clock-frequency = <0x01770000>;
        phandle = <0x0000004f>;
    };
    clk_mcasp0: clk_mcasp0 {
        #clock-cells = <0x00000000>;
        compatible = "gpio-gate-clock";
        clocks = <0x0000004f>;
        enable-gpios = <0x0000004e 0x0000001b 0x00000000>;
        phandle = <0x00000052>;
    };
    sound {
        compatible = "simple-audio-card";
        simple-audio-card,name = "TI BeagleBone Black";
        simple-audio-card,format = "i2s";
        simple-audio-card,bitclock-master = <0x00000050>;
        simple-audio-card,frame-master = <0x00000050>;
        dailink0_master: simple-audio-card,cpu {
            sound-dai = <0x00000051>;
            clocks = <0x00000052>;
            phandle = <0x00000050>;
        };
        simple-audio-card,codec {
            sound-dai = <0x00000053>;
        };
    };
    __symbols__ {
        cpu0_opp_table = "/opp-table";
        l4_wkup = "/ocp/l4_wkup@44c00000";
        wkup_m3 = "/ocp/l4_wkup@44c00000/wkup_m3@100000";
        prcm = "/ocp/l4_wkup@44c00000/prcm@200000";
        prcm_clocks = "/ocp/l4_wkup@44c00000/prcm@200000/clocks";
        clk_32768_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/clk_32768_ck";
        clk_rc32k_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/clk_rc32k_ck";
        virt_19200000_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/virt_19200000_ck";
        virt_24000000_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/virt_24000000_ck";
        virt_25000000_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/virt_25000000_ck";
        virt_26000000_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/virt_26000000_ck";
        tclkin_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/tclkin_ck";
        dpll_core_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_ck@490";
        dpll_core_x2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_x2_ck";
        dpll_core_m4_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m4_ck@480";
        dpll_core_m5_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m5_ck@484";
        dpll_core_m6_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m6_ck@4d8";
        dpll_mpu_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_mpu_ck@488";
        dpll_mpu_m2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_mpu_m2_ck@4a8";
        dpll_ddr_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_ck@494";
        dpll_ddr_m2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_m2_ck@4a0";
        dpll_ddr_m2_div2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_m2_div2_ck";
        dpll_disp_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_disp_ck@498";
        dpll_disp_m2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_disp_m2_ck@4a4";
        dpll_per_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_ck@48c";
        dpll_per_m2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_m2_ck@4ac";
        dpll_per_m2_div4_wkupdm_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_m2_div4_wkupdm_ck";
        dpll_per_m2_div4_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_m2_div4_ck";
        cefuse_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/cefuse_fck@a20";
        clk_24mhz = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/clk_24mhz";
        clkdiv32k_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkdiv32k_ck";
        clkdiv32k_ick = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkdiv32k_ick@14c";
        l3_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/l3_gclk";
        pruss_ocp_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/pruss_ocp_gclk@530";
        mmu_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/mmu_fck@914";
        timer1_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer1_fck@528";
        timer2_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer2_fck@508";
        timer3_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer3_fck@50c";
        timer4_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer4_fck@510";
        timer5_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer5_fck@518";
        timer6_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer6_fck@51c";
        timer7_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer7_fck@504";
        usbotg_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/usbotg_fck@47c";
        dpll_core_m4_div2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m4_div2_ck";
        ieee5000_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/ieee5000_fck@e4";
        wdt1_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/wdt1_fck@538";
        l4_rtc_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4_rtc_gclk";
        l4hs_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4hs_gclk";
        l3s_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/l3s_gclk";
        l4fw_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4fw_gclk";
        l4ls_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4ls_gclk";
        sysclk_div_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/sysclk_div_ck";
        cpsw_125mhz_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/cpsw_125mhz_gclk";
        cpsw_cpts_rft_clk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/cpsw_cpts_rft_clk@520";
        gpio0_dbclk_mux_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio0_dbclk_mux_ck@53c";
        gpio0_dbclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio0_dbclk@408";
        gpio1_dbclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio1_dbclk@ac";
        gpio2_dbclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio2_dbclk@b0";
        gpio3_dbclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio3_dbclk@b4";
        lcd_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/lcd_gclk@534";
        mmc_clk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/mmc_clk";
        gfx_fclk_clksel_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/gfx_fclk_clksel_ck@52c";
        gfx_fck_div_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/gfx_fck_div_ck@52c";
        sysclkout_pre_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/sysclkout_pre_ck@700";
        clkout2_div_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkout2_div_ck@700";
        dbg_sysclk_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dbg_sysclk_ck@414";
        dbg_clka_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dbg_clka_ck@414";
        stm_pmd_clock_mux_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/stm_pmd_clock_mux_ck@414";
        trace_pmd_clk_mux_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/trace_pmd_clk_mux_ck@414";
        stm_clk_div_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/stm_clk_div_ck@414";
        trace_clk_div_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/trace_clk_div_ck@414";
        clkout2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkout2_ck@700";
        prcm_clockdomains = "/ocp/l4_wkup@44c00000/prcm@200000/clockdomains";
        clk_24mhz_clkdm = "/ocp/l4_wkup@44c00000/prcm@200000/clockdomains/clk_24mhz_clkdm";
        scm = "/ocp/l4_wkup@44c00000/scm@210000";
        am33xx_pinmux = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800";
        user_leds_s0 = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/user_leds_s0";
        i2c0_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_i2c0_pins";
        i2c2_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_i2c2_pins";
        uart0_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_uart0_pins";
        clkout2_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_clkout2_pin";
        cpsw_default = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/cpsw_default";
        cpsw_sleep = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/cpsw_sleep";
        davinci_mdio_default = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/davinci_mdio_default";
        davinci_mdio_sleep = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/davinci_mdio_sleep";
        mmc1_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_mmc1_pins";
        emmc_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_emmc_pins";
        nxp_hdmi_bonelt_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/nxp_hdmi_bonelt_pins";
        nxp_hdmi_bonelt_off_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/nxp_hdmi_bonelt_off_pins";
        mcasp0_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/mcasp0_pins";
        scm_conf = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0";
        scm_clocks = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks";
        sys_clkin_ck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sys_clkin_ck@40";
        adc_tsc_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/adc_tsc_fck";
        dcan0_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/dcan0_fck";
        dcan1_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/dcan1_fck";
        mcasp0_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/mcasp0_fck";
        mcasp1_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/mcasp1_fck";
        smartreflex0_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/smartreflex0_fck";
        smartreflex1_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/smartreflex1_fck";
        sha0_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sha0_fck";
        aes0_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/aes0_fck";
        rng_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/rng_fck";
        ehrpwm0_tbclk = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/ehrpwm0_tbclk@44e10664";
        ehrpwm1_tbclk = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/ehrpwm1_tbclk@44e10664";
        ehrpwm2_tbclk = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/ehrpwm2_tbclk@44e10664";
        wkup_m3_ipc = "/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324";
        edma_xbar = "/ocp/l4_wkup@44c00000/scm@210000/dma-router@f90";
        scm_clockdomains = "/ocp/l4_wkup@44c00000/scm@210000/clockdomains";
        intc = "/ocp/interrupt-controller@48200000";
        edma = "/ocp/edma@49000000";
        edma_tptc0 = "/ocp/tptc@49800000";
        edma_tptc1 = "/ocp/tptc@49900000";
        edma_tptc2 = "/ocp/tptc@49a00000";
        gpio0 = "/ocp/gpio@44e07000";
        gpio1 = "/ocp/gpio@4804c000";
        gpio2 = "/ocp/gpio@481ac000";
        gpio3 = "/ocp/gpio@481ae000";
        uart0 = "/ocp/serial@44e09000";
        uart1 = "/ocp/serial@48022000";
        uart2 = "/ocp/serial@48024000";
        uart3 = "/ocp/serial@481a6000";
        uart4 = "/ocp/serial@481a8000";
        uart5 = "/ocp/serial@481aa000";
        i2c0 = "/ocp/i2c@0x44e0b000";
        tps = "/ocp/i2c@0x44e0b000/tps@24";
        dcdc1_reg = "/ocp/i2c@0x44e0b000/tps@24/regulators/regulator@0";
        dcdc2_reg = "/ocp/i2c@0x44e0b000/tps@24/regulators/regulator@1";
        dcdc3_reg = "/ocp/i2c@0x44e0b000/tps@24/regulators/regulator@2";
        ldo1_reg = "/ocp/i2c@0x44e0b000/tps@24/regulators/regulator@3";
        ldo2_reg = "/ocp/i2c@0x44e0b000/tps@24/regulators/regulator@4";
        ldo3_reg = "/ocp/i2c@0x44e0b000/tps@24/regulators/regulator@5";
        ldo4_reg = "/ocp/i2c@0x44e0b000/tps@24/regulators/regulator@6";
        baseboard_eeprom = "/ocp/i2c@0x44e0b000/baseboard_eepcompatible offset 0
interrupt-parent offset 11
#address-cells offset 28
#size-cells offset 43
model offset 55
stdout-path offset 61
i2c0 offset 73
i2c1 offset 78
i2c2 offset 83
serial0 offset 88
serial1 offset 96
serial2 offset 104
serial3 offset 112
serial4 offset 120
serial5 offset 128
d_can0 offset 136
d_can1 offset 143
usb0 offset 150
usb1 offset 155
phy0 offset 160
phy1 offset 165
ethernet0 offset 170
ethernet1 offset 180
#address-cells offset 28
#size-cells offset 43
compatible offset 0
device_type offset 190
reg offset 202
operating-points-v2 offset 206
clocks offset 226
clock-names offset 233
clock-latency offset 245
cpu0-supply offset 259
compatible offset 0
syscon offset 271
phandle offset 278
opp-hz offset 286
opp-microvolt offset 293
opp-supported-hw offset 307
opp-suspend offset 324
opp-hz offset 286
opp-microvolt offset 293
opp-supported-hw offset 307
opp-suspend offset 324
opp-hz offset 286
opp-microvolt offset 293
opp-supported-hw offset 307
opp-suspend offset 324
opp-hz offset 286
opp-microvolt offset 293
opp-supported-hw offset 307
opp-hz offset 286
opp-microvolt offset 293
opp-supported-hw offset 307
opp-hz offset 286
opp-microvolt offset 293
opp-supported-hw offset 307
opp-hz offset 286
opp-microvolt offset 293
opp-supported-hw offset 307
opp-hz offset 286
opp-microvolt offset 293
opp-supported-hw offset 307
opp-hz offset 286
opp-microvolt offset 293
opp-supported-hw offset 307
opp-hz offset 286
opp-microvolt offset 293
opp-supported-hw offset 307
compatible offset 0
interrupts offset 336
compatible offset 0
compatible offset 0
ti,hwmods offset 347
compatible offset 0
#address-cells offset 28
#size-cells offset 43
ranges offset 357
ti,hwmods offset 347
compatible offset 0
#address-cells offset 28
#size-cells offset 43
ranges offset 357
phandle offset 278
compatible offset 0
reg offset 202
reg-names offset 364
ti,hwmods offset 347
ti,pm-firmware offset 374
phandle offset 278
compatible offset 0
reg offset 202
phandle offset 278
#address-cells offset 28
#size-cells offset 43
phandle offset 278
#clock-cells offset 389
compatible offset 0
clock-frequency offset 402
phandle offset 278
#clock-cells offset 389
compatible offset 0
clock-frequency offset 402
phandle offset 278
#clock-cells offset 389
compatible offset 0
clock-frequency offset 402
phandle offset 278
#clock-cells offset 389
compatible offset 0
clock-frequency offset 402
phandle offset 278
#clock-cells offset 389
compatible offset 0
clock-frequency offset 402
phandle offset 278
#clock-cells offset 389
compatible offset 0
clock-frequency offset 402
phandle offset 278
#clock-cells offset 389
compatible offset 0
clock-frequency offset 402
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,max-div offset 418
reg offset 202
ti,index-starts-at-one offset 429
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,max-div offset 418
reg offset 202
ti,index-starts-at-one offset 429
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,max-div offset 418
reg offset 202
ti,index-starts-at-one offset 429
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,max-div offset 418
reg offset 202
ti,index-starts-at-one offset 429
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,max-div offset 418
reg offset 202
ti,index-starts-at-one offset 429
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,max-div offset 418
reg offset 202
ti,index-starts-at-one offset 429
ti,set-rate-parent offset 473
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,max-div offset 418
reg offset 202
ti,index-starts-at-one offset 429
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
ti,set-rate-parent offset 473
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
ti,max-div offset 418
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
ti,max-div offset 418
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
ti,max-div offset 418
reg offset 202
ti,index-power-of-two offset 505
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
ti,max-div offset 418
reg offset 202
ti,index-power-of-two offset 505
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
phandle offset 278
compatible offset 0
clocks offset 226
phandle offset 278
compatible offset 0
reg offset 202
#address-cells offset 28
#size-cells offset 43
#pinctrl-cells offset 527
ranges offset 357
phandle offset 278
compatible offset 0
reg offset 202
#address-cells offset 28
#size-cells offset 43
#pinctrl-cells offset 527
pinctrl-single,register-width offset 542
pinctrl-single,function-mask offset 572
pinctrl-names offset 601
pinctrl-0 offset 615
phandle offset 278
pinctrl-single,pins offset 625
phandle offset 278
pinctrl-single,pins offset 625
phandle offset 278
pinctrl-single,pins offset 625
phandle offset 278
pinctrl-single,pins offset 625
phandle offset 278
pinctrl-single,pins offset 625
phandle offset 278
pinctrl-single,pins offset 625
phandle offset 278
pinctrl-single,pins offset 625
phandle offset 278
pinctrl-single,pins offset 625
phandle offset 278
pinctrl-single,pins offset 625
phandle offset 278
pinctrl-single,pins offset 625
phandle offset 278
pinctrl-single,pins offset 625
phandle offset 278
pinctrl-single,pins offset 625
phandle offset 278
pinctrl-single,pins offset 625
phandle offset 278
pinctrl-single,pins offset 625
phandle offset 278
compatible offset 0
reg offset 202
#address-cells offset 28
#size-cells offset 43
ranges offset 357
phandle offset 278
#address-cells offset 28
#size-cells offset 43
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
clock-mult offset 452
clock-div offset 463
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
ti,bit-shift offset 492
reg offset 202
phandle offset 278
compatible offset 0
reg offset 202
interrupts offset 336
ti,rproc offset 645
mboxes offset 654
phandle offset 278
compatible offset 0
reg offset 202
#dma-cells offset 661
dma-requests offset 672
dma-masters offset 685
phandle offset 278
phandle offset 278
compatible offset 0
interrupt-controller offset 697
#interrupt-cells offset 718
reg offset 202
phandle offset 278
compatible offset 0
ti,hwmods offset 347
reg offset 202
reg-names offset 364
interrupts offset 336
interrupt-names offset 735
dma-requests offset 672
#dma-cells offset 661
ti,tptcs offset 751
ti,edma-memcpy-channels offset 760
phandle offset 278
compatible offset 0
ti,hwmods offset 347
reg offset 202
interrupts offset 336
interrupt-names offset 735
phandle offset 278
compatible offset 0
ti,hwmods offset 347
reg offset 202
interrupts offset 336
interrupt-names offset 735
phandle offset 278
compatible offset 0
ti,hwmods offset 347
reg offset 202
interrupts offset 336
interrupt-names offset 735
phandle offset 278
compatible offset 0
ti,hwmods offset 347
gpio-controller offset 784
#gpio-cells offset 800
interrupt-controller offset 697
#interrupt-cells offset 718
reg offset 202
interrupts offset 336
phandle offset 278
compatible offset 0
ti,hwmods offset 347
gpio-controller offset 784
#gpio-cells offset 800
interrupt-controller offset 697
#interrupt-cells offset 718
reg offset 202
interrupts offset 336
phandle offset 278
compatible offset 0
ti,hwmods offset 347
gpio-controller offset 784
#gpio-cells offset 800
interrupt-controller offset 697
#interrupt-cells offset 718
reg offset 202
interrupts offset 336
phandle offset 278
compatible offset 0
ti,hwmods offset 347
gpio-controller offset 784
#gpio-cells offset 800
interrupt-controller offset 697
#interrupt-cells offset 718
reg offset 202
interrupts offset 336
phandle offset 278
compatible offset 0
ti,hwmods offset 347
clock-frequency offset 402
reg offset 202
interrupts offset 336
status offset 812
dmas offset 819
dma-names offset 824
pinctrl-names offset 601
pinctrl-0 offset 615
phandle offset 278
compatible offset 0
ti,hwmods offset 347
clock-frequency offset 402
reg offset 202
interrupts offset 336
status offset 812
dmas offset 819
dma-names offset 824
phandle offset 278
compatible offset 0
ti,hwmods offset 347
clock-frequency offset 402
reg offset 202
interrupts offset 336
status offset 812
dmas offset 819
dma-names offset 824
phandle offset 278
compatible offset 0
ti,hwmods offset 347
clock-frequency offset 402
reg offset 202
interrupts offset 336
status offset 812
phandle offset 278
compatible offset 0
ti,hwmods offset 347
clock-frequency offset 402
reg offset 202
interrupts offset 336
status offset 812
phandle offset 278
compatible offset 0
ti,hwmods offset 347
clock-frequency offset 402
reg offset 202
interrupts offset 336
status offset 812
phandle offset 278
compatible offset 0
#address-cells offset 28
#size-cells offset 43
ti,hwmods offset 347
reg offset 202
interrupts offset 336
status offset 812
pinctrl-names offset 601
pinctrl-0 offset 615
clock-frequency offset 402
phandle offset 278
reg offset 202
compatible offset 0
interrupt-controller offset 697
#interrupt-cells offset 718
interrupts offset 336
interrupt-parent offset 11
ti,pmic-shutdown-controller offset 834
phandle offset 278
compatible offset 0
status offset 812
interrupts offset 336
interrupt-names offset 735
compatible offset 0
status offset 812
interrupts offset 336
#address-cells offset 28
#size-cells offset 43
reg offset 202
regulator-compatible offset 862
regulator-name offset 883
regulator-always-on offset 898
phandle offset 278
reg offset 202
regulator-compatible offset 862
regulator-name offset 883
regulator-min-microvolt offset 918
regulator-max-microvolt offset 942
regulator-boot-on offset 966
regulator-always-on offset 898
phandle offset 278
reg offset 202
regulator-compatible offset 862
regulator-name offset 883
regulator-min-microvolt offset 918
regulator-max-microvolt offset 942
regulator-boot-on offset 966
regulator-always-on offset 898
phandle offset 278
reg offset 202
regulator-compatible offset 862
regulator-name offset 883
regulator-always-on offset 898
phandle offset 278
reg offset 202
regulator-compatible offset 862
regulator-name offset 883
regulator-always-on offset 898
phandle offset 278
reg offset 202
regulator-compatible offset 862
regulator-name offset 883
regulator-always-on offset 898
regulator-min-microvolt offset 918
regulator-max-microvolt offset 942
phandle offset 278
reg offset 202
regulator-compatible offset 862
regulator-name offset 883
regulator-always-on offset 898
phandle offset 278
compatible offset 0
reg offset 202
#address-cells offset 28
#size-cells offset 43
phandle offset 278
reg offset 202
phandle offset 278
compatible offset 0
reg offset 202
pinctrl-names offset 601
pinctrl-0 offset 615
pinctrl-1 offset 984
#sound-dai-cells offset 994
audio-ports offset 1011
phandle offset 278
remote-endpoint offset 1023
phandle offset 278
compatible offset 0
#address-cells offset 28
#size-cells offset 43
ti,hwmods offset 347
reg offset 202
interrupts offset 336
status offset 812
phandle offset 278
compatible offset 0
#address-cells offset 28
#size-cells offset 43
ti,hwmods offset 347
reg offset 202
interrupts offset 336
status offset 812
pinctrl-names offset 601
pinctrl-0 offset 615
clock-frequency offset 402
phandle offset 278
compatible offset 0
reg offset 202
#address-cells offset 28
#size-cells offset 43
phandle offset 278
reg offset 202
phandle offset 278
compatible offset 0
reg offset 202
#address-cells offset 28
#size-cells offset 43
phandle offset 278
reg offset 202
phandle offset 278
compatible offset 0
reg offset 202
#address-cells offset 28
#size-cells offset 43
phandle offset 278
reg offset 202
phandle offset 278
compatible offset 0
reg offset 202
#address-cells offset 28
#size-cells offset 43
phandle offset 278
reg offset 202
phandle offset 278
compatible offset 0
ti,hwmods offset 347
ti,dual-volt offset 1039
ti,needs-special-reset offset 1052
ti,needs-special-hs-handling offset 1075
dmas offset 819
dma-names offset 824
interrupts offset 336
reg offset 202
status offset 812
bus-width offset 1104
pinctrl-names offset 601
pinctrl-0 offset 615
cd-gpios offset 1114
vmmc-supply offset 1123
phandle offset 278
compatible offset 0
ti,hwmods offset 347
ti,needs-special-reset offset 1052
dmas offset 819
dma-names offset 824
interrupts offset 336
reg offset 202
status offset 812
vmmc-supply offset 1123
pinctrl-names offset 601
pinctrl-0 offset 615
bus-width offset 1104
phandle offset 278
compatible offset 0
ti,hwmods offset 347
ti,needs-special-reset offset 1052
interrupts offset 336
reg offset 202
status offset 812
phandle offset 278
compatible offset 0
reg offset 202
ti,hwmods offset 347
#hwlock-cells offset 1135
phandle offset 278
compatible offset 0
ti,hwmods offset 347
reg offset 202
interrupts offset 336
phandle offset 278
compatible offset 0
ti,hwmods offset 347
reg offset 202
clocks offset 226
clock-names offset 233
syscon-raminit offset 1149
interrupts offset 336
status offset 812
phandle offset 278
compatible offset 0
ti,hwmods offset 347
reg offset 202
clocks offset 226
clock-names offset 233
syscon-raminit offset 1149
interrupts offset 336
status offset 812
phandle offset 278
compatible offset 0
reg offset 202
interrupts offset 336
ti,hwmods offset 347
#mbox-cells offset 1164
ti,mbox-num-users offset 1176
ti,mbox-num-fifos offset 1194
phandle offset 278
ti,mbox-send-noirq offset 1212
ti,mbox-tx offset 1231
ti,mbox-rx offset 1242
phandle offset 278
compatible offset 0
reg offset 202
interrupts offset 336
ti,hwmods offset 347
ti,timer-alwon offset 1253
phandle offset 278
compatible offset 0
reg offset 202
interrupts offset 336
ti,hwmods offset 347
phandle offset 278
compatible offset 0
reg offset 202
interrupts offset 336
ti,hwmods offset 347
phandle offset 278
compatible offset 0
reg offset 202
interrupts offset 336
ti,hwmods offset 347
ti,timer-pwm offset 1268
phandle offset 278
compatible offset 0
reg offset 202
interrupts offset 336
ti,hwmods offset 347
ti,timer-pwm offset 1268
phandle offset 278
compatible offset 0
reg offset 202
interrupts offset 336
ti,hwmods offset 347
ti,timer-pwm offset 1268
phandle offset 278
compatible offset 0
reg offset 202
interrupts offset 336
ti,hwmods offset 347
ti,timer-pwm offset 1268
phandle offset 278
compatible offset 0
reg offset 202
interrupts offset 336
ti,hwmods offset 347
clocks offset 226
clock-names offset 233
system-power-controller offset 1281
phandle offset 278
compatible offset 0
#address-cells offset 28
#size-cells offset 43
reg offset 202
interrupts offset 336
ti,spi-num-cs offset 1305
ti,hwmods offset 347
dmas offset 819
dma-names offset 824
status offset 812
phandle offset 278
compatible offset 0
#address-cells offset 28
#size-cells offset 43
reg offset 202
interrupts offset 336
ti,spi-num-cs offset 1305
ti,hwmods offset 347
dmas offset 819
dma-names offset 824
status offset 812
phandle offset 278
compatible offset 0
reg offset 202
ranges offset 357
#address-cells offset 28
#size-cells offset 43
ti,hwmods offset 347
status offset 812
phandle offset 278
compatible offset 0
reg offset 202
reg-names offset 364
status offset 812
phandle offset 278
compatible offset 0
reg offset 202
reg-names offset 364
status offset 812
ti,ctrl_mod offset 1319
phandle offset 278
compatible offset 0
status offset 812
reg offset 202
reg-names offset 364
interrupts offset 336
interrupt-names offset 735
dr_mode offset 1331
mentor,multipoint offset 1339
mentor,num-eps offset 1357
mentor,ram-bits offset 1372
mentor,power offset 1388
phys offset 1401
dmas offset 819
dma-names offset 824
interrupts-extended offset 1406
phandle offset 278
compatible offset 0
reg offset 202
reg-names offset 364
status offset 812
ti,ctrl_mod offset 1319
phandle offset 278
compatible offset 0
status offset 812
reg offset 202
reg-names offset 364
interrupts offset 336
interrupt-names offset 735
dr_mode offset 1331
mentor,multipoint offset 1339
mentor,num-eps offset 1357
mentor,ram-bits offset 1372
mentor,power offset 1388
phys offset 1401
dmas offset 819
dma-names offset 824
phandle offset 278
compatible offset 0
reg offset 202
reg-names offset 364
interrupts offset 336
interrupt-names offset 735
#dma-cells offset 661
#dma-channels offset 1426
#dma-requests offset 1440
status offset 812
phandle offset 278
compatible offset 0
reg offset 202
ti,hwmods offset 347
#address-cells offset 28
#size-cells offset 43
status offset 812
ranges offset 357
phandle offset 278
compatible offset 0
#pwm-cells offset 1454
reg offset 202
clocks offset 226
clock-names offset 233
interrupts offset 336
interrupt-names offset 735
status offset 812
phandle offset 278
compatible offset 0
#pwm-cells offset 1454
reg offset 202
clocks offset 226
clock-names offset 233
status offset 812
phandle offset 278
compatible offset 0
reg offset 202
ti,hwmods offset 347
#address-cells offset 28
#size-cells offset 43
status offset 812
ranges offset 357
phandle offset 278
compatible offset 0
#pwm-cells offset 1454
reg offset 202
clocks offset 226
clock-names offset 233
interrupts offset 336
interrupt-names offset 735
status offset 812
phandle offset 278
compatible offset 0
#pwm-cells offset 1454
reg offset 202
clocks offset 226
clock-names offset 233
status offset 812
phandle offset 278
compatible offset 0
reg offset 202
ti,hwmods offset 347
#address-cells offset 28
#size-cells offset 43
status offset 812
ranges offset 357
phandle offset 278
compatible offset 0
#pwm-cells offset 1454
reg offset 202
clocks offset 226
clock-names offset 233
interrupts offset 336
interrupt-names offset 735
status offset 812
phandle offset 278
compatible offset 0
#pwm-cells offset 1454
reg offset 202
clocks offset 226
clock-names offset 233
status offset 812
phandle offset 278
compatible offset 0
ti,hwmods offset 347
clocks offset 226
clock-names offset 233
cpdma_channels offset 1465
ale_entries offset 1480
bd_ram_size offset 1492
mac_control offset 1504
slaves offset 1516
active_slave offset 1523
cpts_clock_mult offset 1536
cpts_clock_shift offset 1552
reg offset 202
#address-cells offset 28
#size-cells offset 43
interrupts offset 336
ranges offset 357
syscon offset 271
status offset 812
pinctrl-names offset 601
pinctrl-0 offset 615
pinctrl-1 offset 984
phandle offset 278
compatible offset 0
#address-cells offset 28
#size-cells offset 43
ti,hwmods offset 347
bus_freq offset 1569
reg offset 202
status offset 812
pinctrl-names offset 601
pinctrl-0 offset 615
pinctrl-1 offset 984
phandle offset 278
mac-address offset 1578
phy_id offset 1590
phy-mode offset 1597
phandle offset 278
mac-address offset 1578
phandle offset 278
compatible offset 0
reg offset 202
reg-names offset 364
phandle offset 278
compatible offset 0
reg offset 202
phandle offset 278
compatible offset 0
reg offset 202
interrupts offset 336
ti,hwmods offset 347
status offset 812
phandle offset 278
compatible offset 0
reg offset 202
interrupts offset 336
ti,hwmods offset 347
status offset 812
blue-and-red-wiring offset 1606
phandle offset 278
remote-endpoint offset 1023
phandle offset 278
compatible offset 0
reg offset 202
interrupts offset 336
ti,hwmods offset 347
status offset 812
dmas offset 819
dma-names offset 824
phandle offset 278
compatible offset 0
#io-channel-cells offset 1626
compatible offset 0
phandle offset 278
compatible offset 0
ti,hwmods offset 347
ti,no-idle-on-init offset 1644
reg offset 202
interrupts offset 336
dmas offset 819
dma-names offset 824
gpmc,num-cs offset 1663
gpmc,num-waitpins offset 1675
#address-cells offset 28
#size-cells offset 43
interrupt-controller offset 697
#interrupt-cells offset 718
gpio-controller offset 784
#gpio-cells offset 800
status offset 812
phandle offset 278
compatible offset 0
ti,hwmods offset 347
reg offset 202
interrupts offset 336
dmas offset 819
dma-names offset 824
status offset 812
phandle offset 278
compatible offset 0
ti,hwmods offset 347
reg offset 202
interrupts offset 336
dmas offset 819
dma-names offset 824
status offset 812
phandle offset 278
compatible offset 0
ti,hwmods offset 347
reg offset 202
reg-names offset 364
interrupts offset 336
interrupt-names offset 735
status offset 812
dmas offset 819
dma-names offset 824
#sound-dai-cells offset 994
pinctrl-names offset 601
pinctrl-0 offset 615
op-mode offset 1693
tdm-slots offset 1701
serial-dir offset 1711
tx-num-evt offset 1722
rx-num-evt offset 1733
phandle offset 278
compatible offset 0
ti,hwmods offset 347
reg offset 202
reg-names offset 364
interrupts offset 336
interrupt-names offset 735
status offset 812
dmas offset 819
dma-names offset 824
phandle offset 278
compatible offset 0
ti,hwmods offset 347
reg offset 202
interrupts offset 336
phandle offset 278
device_type offset 190
reg offset 202
pinctrl-names offset 601
pinctrl-0 offset 615
compatible offset 0
label offset 1744
gpios offset 1117
linux,default-trigger offset 1750
default-state offset 1772
label offset 1744
gpios offset 1117
linux,default-trigger offset 1750
default-state offset 1772
label offset 1744
gpios offset 1117
linux,default-trigger offset 1750
default-state offset 1772
label offset 1744
gpios offset 1117
linux,default-trigger offset 1750
default-state offset 1772
compatible offset 0
regulator-name offset 883
regulator-min-microvolt offset 918
regulator-max-microvolt offset 942
phandle offset 278
#clock-cells offset 389
compatible offset 0
clock-frequency offset 402
phandle offset 278
#clock-cells offset 389
compatible offset 0
clocks offset 226
enable-gpios offset 1786
phandle offset 278
compatible offset 0
simple-audio-card,name offset 1799
simple-audio-card,format offset 1822
simple-audio-card,bitclock-master offset 1847
simple-audio-card,frame-master offset 1881
sound-dai offset 1912
clocks offset 226
phandle offset 278
sound-dai offset 1912
cpu0_opp_table offset 1922
l4_wkup offset 1937
wkup_m3 offset 1945
prcm offset 1953
prcm_clocks offset 1958
clk_32768_ck offset 1970
clk_rc32k_ck offset 1983
virt_19200000_ck offset 1996
virt_24000000_ck offset 2013
virt_25000000_ck offset 2030
virt_26000000_ck offset 2047
tclkin_ck offset 2064
dpll_core_ck offset 2074
dpll_core_x2_ck offset 2087
dpll_core_m4_ck offset 2103
dpll_core_m5_ck offset 2119
dpll_core_m6_ck offset 2135
dpll_mpu_ck offset 2151
dpll_mpu_m2_ck offset 2163
dpll_ddr_ck offset 2178
dpll_ddr_m2_ck offset 2190
dpll_ddr_m2_div2_ck offset 2205
dpll_disp_ck offset 2225
dpll_disp_m2_ck offset 2238
dpll_per_ck offset 2254
dpll_per_m2_ck offset 2266
dpll_per_m2_div4_wkupdm_ck offset 2281
dpll_per_m2_div4_ck offset 2308
cefuse_fck offset 2328
clk_24mhz offset 2339
clkdiv32k_ck offset 2349
clkdiv32k_ick offset 2362
l3_gclk offset 2376
pruss_ocp_gclk offset 2384
mmu_fck offset 2399
timer1_fck offset 2407
timer2_fck offset 2418
timer3_fck offset 2429
timer4_fck offset 2440
timer5_fck offset 2451
timer6_fck offset 2462
timer7_fck offset 2473
usbotg_fck offset 2484
dpll_core_m4_div2_ck offset 2495
ieee5000_fck offset 2516
wdt1_fck offset 2529
l4_rtc_gclk offset 2538
l4hs_gclk offset 2550
l3s_gclk offset 2560
l4fw_gclk offset 2569
l4ls_gclk offset 2579
sysclk_div_ck offset 2589
cpsw_125mhz_gclk offset 2603
cpsw_cpts_rft_clk offset 2620
gpio0_dbclk_mux_ck offset 2638
gpio0_dbclk offset 2657
gpio1_dbclk offset 2669
gpio2_dbclk offset 2681
gpio3_dbclk offset 2693
lcd_gclk offset 2705
mmc_clk offset 2714
gfx_fclk_clksel_ck offset 2722
gfx_fck_div_ck offset 2741
sysclkout_pre_ck offset 2756
clkout2_div_ck offset 2773
dbg_sysclk_ck offset 2788
dbg_clka_ck offset 2802
stm_pmd_clock_mux_ck offset 2814
trace_pmd_clk_mux_ck offset 2835
stm_clk_div_ck offset 2856
trace_clk_div_ck offset 2871
clkout2_ck offset 2888
prcm_clockdomains offset 2899
clk_24mhz_clkdm offset 2917
scm offset 2933
am33xx_pinmux offset 2937
user_leds_s0 offset 2951
i2c0_pins offset 2964
i2c2_pins offset 2974
uart0_pins offset 2984
clkout2_pin offset 2995
cpsw_default offset 3007
cpsw_sleep offset 3020
davinci_mdio_default offset 3031
davinci_mdio_sleep offset 3052
mmc1_pins offset 3071
emmc_pins offset 3081
nxp_hdmi_bonelt_pins offset 3091
nxp_hdmi_bonelt_off_pins offset 3112
mcasp0_pins offset 3137
scm_conf offset 3149
scm_clocks offset 3158
sys_clkin_ck offset 3169
adc_tsc_fck offset 3182
dcan0_fck offset 3194
dcan1_fck offset 3204
mcasp0_fck offset 3214
mcasp1_fck offset 3225
smartreflex0_fck offset 3236
smartreflex1_fck offset 3253
sha0_fck offset 3270
aes0_fck offset 3279
rng_fck offset 3288
ehrpwm0_tbclk offset 3296
ehrpwm1_tbclk offset 3310
ehrpwm2_tbclk offset 3324
wkup_m3_ipc offset 3338
edma_xbar offset 3350
scm_clockdomains offset 3360
intc offset 3377
edma offset 3382
edma_tptc0 offset 3387
edma_tptc1 offset 3398
edma_tptc2 offset 3409
gpio0 offset 3420
gpio1 offset 3426
gpio2 offset 3432
gpio3 offset 3438
uart0 offset 3444
uart1 offset 3450
uart2 offset 3456
uart3 offset 3462
uart4 offset 3468
uart5 offset 3474
i2c0 offset 73
tps offset 3480
dcdc1_reg offset 3484
dcdc2_reg offset 3494
dcdc3_reg offset 3504
ldo1_reg offset 3514
ldo2_reg offset 3523
ldo3_reg offset 3532
ldo4_reg offset 3541
baseboard_eeprom offset 3550
baseboard_data offset 3567
tda19988 offset 3582
hdmi_0 offset 3591
i2c1 offset 78
i2c2 offset 83
cape_eeprom0 offset 3598
cape0_data offset 3611
cape_eeprom1 offset 3622
cape1_data offset 3635
cape_eeprom2 offset 3646
cape2_data offset 3659
cape_eeprom3 offset 3670
cape3_data offset 3683
mmc1 offset 3694
mmc2 offset 3699
mmc3 offset 3704
hwspinlock offset 3709
wdt2 offset 3720
dcan0 offset 3725
dcan1 offset 3731
mailbox offset 3737
mbox_wkupm3 offset 3745
timer1 offset 3757
timer2 offset 3764
timer3 offset 3771
timer4 offset 3778
timer5 offset 3785
timer6 offset 3792
timer7 offset 3799
rtc offset 3806
spi0 offset 3810
spi1 offset 3815
usb offset 3820
usb_ctrl_mod offset 3824
usb0_phy offset 3837
usb0 offset 150
usb1_phy offset 3846
usb1 offset 155
cppi41dma offset 3855
epwmss0 offset 3865
ecap0 offset 3873
ehrpwm0 offset 3879
epwmss1 offset 3887
ecap1 offset 3895
ehrpwm1 offset 3901
epwmss2 offset 3909
ecap2 offset 3917
ehrpwm2 offset 3923
mac offset 3931
davinci_mdio offset 3935
cpsw_emac0 offset 3948
cpsw_emac1 offset 3959
phy_sel offset 3970
ocmcram offset 3978
elm offset 3986
lcdc offset 3990
lcdc_0 offset 3995
tscadc offset 4002
am335x_adc offset 4009
gpmc offset 4020
sham offset 4025
aes offset 4030
mcasp0 offset 4034
mcasp1 offset 4041
rng offset 4048
vmmcsd_fixed offset 4052
clk_mcasp0_fixed offset 4065
clk_mcasp0 offset 4082
dailink0_master offset 4093
rom@50";
        baseboard_data = "/ocp/i2c@0x44e0b000/baseboard_eeprom@50/baseboard_data@0";
        tda19988 = "/ocp/i2c@0x44e0b000/tda19988";
        hdmi_0 = "/ocp/i2c@0x44e0b000/tda19988/ports/port@0/endpoint@0";
        i2c1 = "/ocp/i2c@0x4802a000";
        i2c2 = "/ocp/i2c@0x4819c000";
        cape_eeprom0 = "/ocp/i2c@0x4819c000/cape_eeprom0@54";
        cape0_data = "/ocp/i2c@0x4819c000/cape_eeprom0@54/cape_data@0";
        cape_eeprom1 = "/ocp/i2c@0x4819c000/cape_eeprom1@55";
        cape1_data = "/ocp/i2c@0x4819c000/cape_eeprom1@55/cape_data@0";
        cape_eeprom2 = "/ocp/i2c@0x4819c000/cape_eeprom2@56";
        cape2_data = "/ocp/i2c@0x4819c000/cape_eeprom2@56/cape_data@0";
        cape_eeprom3 = "/ocp/i2c@0x4819c000/cape_eeprom3@57";
        cape3_data = "/ocp/i2c@0x4819c000/cape_eeprom3@57/cape_data@0";
        mmc1 = "/ocp/mmc@48060000";
        mmc2 = "/ocp/mmc@481d8000";
        mmc3 = "/ocp/mmc@47810000";
        hwspinlock = "/ocp/spinlock@480ca000";
        wdt2 = "/ocp/wdt@44e35000";
        dcan0 = "/ocp/can@481cc000";
        dcan1 = "/ocp/can@481d0000";
        mailbox = "/ocp/mailbox@480C8000";
        mbox_wkupm3 = "/ocp/mailbox@480C8000/wkup_m3";
        timer1 = "/ocp/timer@44e31000";
        timer2 = "/ocp/timer@48040000";
        timer3 = "/ocp/timer@48042000";
        timer4 = "/ocp/timer@48044000";
        timer5 = "/ocp/timer@48046000";
        timer6 = "/ocp/timer@48048000";
        timer7 = "/ocp/timer@4804a000";
        rtc = "/ocp/rtc@44e3e000";
        spi0 = "/ocp/spi@48030000";
        spi1 = "/ocp/spi@481a0000";
        usb = "/ocp/usb@47400000";
        usb_ctrl_mod = "/ocp/usb@47400000/control@44e10620";
        usb0_phy = "/ocp/usb@47400000/usb-phy@47401300";
        usb0 = "/ocp/usb@47400000/usb@47401000";
        usb1_phy = "/ocp/usb@47400000/usb-phy@47401b00";
        usb1 = "/ocp/usb@47400000/usb@47401800";
        cppi41dma = "/ocp/usb@47400000/dma-controller@47402000";
        epwmss0 = "/ocp/epwmss@48300000";
        ecap0 = "/ocp/epwmss@48300000/ecap@48300100";
        ehrpwm0 = "/ocp/epwmss@48300000/pwm@48300200";
        epwmss1 = "/ocp/epwmss@48302000";
        ecap1 = "/ocp/epwmss@48302000/ecap@48302100";
        ehrpwm1 = "/ocp/epwmss@48302000/pwm@48302200";
        epwmss2 = "/ocp/epwmss@48304000";
        ecap2 = "/ocp/epwmss@48304000/ecap@48304100";
        ehrpwm2 = "/ocp/epwmss@48304000/pwm@48304200";
        mac = "/ocp/ethernet@4a100000";
        davinci_mdio = "/ocp/ethernet@4a100000/mdio@4a101000";
        cpsw_emac0 = "/ocp/ethernet@4a100000/slave@4a100200";
        cpsw_emac1 = "/ocp/ethernet@4a100000/slave@4a100300";
        phy_sel = "/ocp/ethernet@4a100000/cpsw-phy-sel@44e10650";
        ocmcram = "/ocp/ocmcram@40300000";
        elm = "/ocp/elm@48080000";
        lcdc = "/ocp/lcdc@4830e000";
        lcdc_0 = "/ocp/lcdc@4830e000/port/endpoint@0";
        tscadc = "/ocp/tscadc@44e0d000";
        am335x_adc = "/ocp/tscadc@44e0d000/adc";
        gpmc = "/ocp/gpmc@50000000";
        sham = "/ocp/sham@53100000";
        aes = "/ocp/aes@53500000";
        mcasp0 = "/ocp/mcasp@48038000";
        mcasp1 = "/ocp/mcasp@4803C000";
        rng = "/ocp/rng@48310000";
        vmmcsd_fixed = "/fixedregulator0";
        clk_mcasp0_fixed = "/clk_mcasp0_fixed";
        clk_mcasp0 = "/clk_mcasp0";
        dailink0_master = "/sound/simple-audio-card,cpu";
    };
};
