#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Nov  6 16:34:11 2025
# Process ID         : 334088
# Current directory  : /home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.runs/design_1_FSK_DM_0_0_synth_1
# Command line       : vivado -log design_1_FSK_DM_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FSK_DM_0_0.tcl
# Log file           : /home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.runs/design_1_FSK_DM_0_0_synth_1/design_1_FSK_DM_0_0.vds
# Journal file       : /home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.runs/design_1_FSK_DM_0_0_synth_1/vivado.jou
# Running On         : ubuntu
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 1326.551 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16478 MB
# Swap memory        : 16383 MB
# Total Virtual      : 32862 MB
# Available Virtual  : 18586 MB
#-----------------------------------------------------------
source design_1_FSK_DM_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/elysia/Software/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_FSK_DM_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 334298
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.859 ; gain = 420.711 ; free physical = 8863 ; free virtual = 20348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_FSK_DM_0_0' [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_FSK_DM_0_0/synth/design_1_FSK_DM_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'FSK_DM' [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.srcs/sources_1/new/FSK_DM.v:24]
INFO: [Synth 8-6157] synthesizing module 'cordic_atan4' [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.runs/design_1_FSK_DM_0_0_synth_1/.Xil/Vivado-334088-ubuntu/realtime/cordic_atan4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_atan4' (0#1) [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.runs/design_1_FSK_DM_0_0_synth_1/.Xil/Vivado-334088-ubuntu/realtime/cordic_atan4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'phase_unwrap' [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.srcs/sources_1/new/phase_unwrap.v:8]
INFO: [Synth 8-6155] done synthesizing module 'phase_unwrap' (0#1) [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.srcs/sources_1/new/phase_unwrap.v:8]
INFO: [Synth 8-6157] synthesizing module 'phase_differentiator' [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.srcs/sources_1/new/phase_differenciator.v:11]
INFO: [Synth 8-6155] done synthesizing module 'phase_differentiator' (0#1) [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.srcs/sources_1/new/phase_differenciator.v:11]
INFO: [Synth 8-6157] synthesizing module 'fir_lpf_fsk' [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.runs/design_1_FSK_DM_0_0_synth_1/.Xil/Vivado-334088-ubuntu/realtime/fir_lpf_fsk_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_lpf_fsk' (0#1) [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.runs/design_1_FSK_DM_0_0_synth_1/.Xil/Vivado-334088-ubuntu/realtime/fir_lpf_fsk_stub.v:6]
WARNING: [Synth 8-689] width (35) of port connection 'm_axis_data_tdata' does not match port width (40) of module 'fir_lpf_fsk' [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.srcs/sources_1/new/FSK_DM.v:93]
INFO: [Synth 8-6155] done synthesizing module 'FSK_DM' (0#1) [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.srcs/sources_1/new/FSK_DM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FSK_DM_0_0' (0#1) [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_FSK_DM_0_0/synth/design_1_FSK_DM_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2057.828 ; gain = 497.680 ; free physical = 8794 ; free virtual = 20284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2075.641 ; gain = 515.492 ; free physical = 8795 ; free virtual = 20286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2075.641 ; gain = 515.492 ; free physical = 8795 ; free virtual = 20286
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.641 ; gain = 0.000 ; free physical = 8795 ; free virtual = 20286
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.gen/sources_1/ip/fir_lpf_fsk/fir_lpf_fsk/fir_lpf_fsk_in_context.xdc] for cell 'inst/fir_lpf_fsk_inst'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.gen/sources_1/ip/fir_lpf_fsk/fir_lpf_fsk/fir_lpf_fsk_in_context.xdc] for cell 'inst/fir_lpf_fsk_inst'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.gen/sources_1/ip/cordic_atan4/cordic_atan4/cordic_atan4_in_context.xdc] for cell 'inst/cordic_atan4_inst'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.gen/sources_1/ip/cordic_atan4/cordic_atan4/cordic_atan4_in_context.xdc] for cell 'inst/cordic_atan4_inst'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_FSK_DM_0_0/design_1_FSK_DM_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_FSK_DM_0_0/design_1_FSK_DM_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.runs/design_1_FSK_DM_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.runs/design_1_FSK_DM_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.379 ; gain = 0.000 ; free physical = 8811 ; free virtual = 20301
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.379 ; gain = 0.000 ; free physical = 8811 ; free virtual = 20301
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2190.379 ; gain = 630.230 ; free physical = 9275 ; free virtual = 20773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2198.383 ; gain = 638.234 ; free physical = 9275 ; free virtual = 20773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.runs/design_1_FSK_DM_0_0_synth_1/dont_touch.xdc, line 15).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fir_lpf_fsk_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cordic_atan4_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2198.383 ; gain = 638.234 ; free physical = 9283 ; free virtual = 20780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2198.383 ; gain = 638.234 ; free physical = 9298 ; free virtual = 20796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input   20 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2198.383 ; gain = 638.234 ; free physical = 9275 ; free virtual = 20774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2221.383 ; gain = 661.234 ; free physical = 9258 ; free virtual = 20760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2231.398 ; gain = 671.250 ; free physical = 9243 ; free virtual = 20744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2232.406 ; gain = 672.258 ; free physical = 9549 ; free virtual = 21051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2402.219 ; gain = 842.070 ; free physical = 10634 ; free virtual = 22136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2402.219 ; gain = 842.070 ; free physical = 10634 ; free virtual = 22136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2402.219 ; gain = 842.070 ; free physical = 10634 ; free virtual = 22136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2402.219 ; gain = 842.070 ; free physical = 10634 ; free virtual = 22136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2402.219 ; gain = 842.070 ; free physical = 10634 ; free virtual = 22136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2402.219 ; gain = 842.070 ; free physical = 10634 ; free virtual = 22136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cordic_atan4  |         1|
|2     |fir_lpf_fsk   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |cordic_atan4 |     1|
|2     |fir_lpf_fsk  |     1|
|3     |CARRY4       |    20|
|4     |LUT1         |     5|
|5     |LUT2         |    63|
|6     |LUT3         |     7|
|7     |LUT4         |     6|
|8     |LUT5         |     8|
|9     |LUT6         |    15|
|10    |FDCE         |    72|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2402.219 ; gain = 842.070 ; free physical = 10634 ; free virtual = 22136
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2402.219 ; gain = 727.332 ; free physical = 10634 ; free virtual = 22136
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2402.227 ; gain = 842.070 ; free physical = 10634 ; free virtual = 22136
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.227 ; gain = 0.000 ; free physical = 10634 ; free virtual = 22136
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.246 ; gain = 0.000 ; free physical = 10818 ; free virtual = 22324
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d47acc02
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2458.246 ; gain = 1013.613 ; free physical = 10818 ; free virtual = 22324
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1813.619; main = 1813.619; forked = 273.613
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3116.840; main = 2458.250; forked = 918.453
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.258 ; gain = 0.000 ; free physical = 10818 ; free virtual = 22324
INFO: [Common 17-1381] The checkpoint '/home/elysia/Software/Xilinx/Project/11-6/2023D_lwx.runs/design_1_FSK_DM_0_0_synth_1/design_1_FSK_DM_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_FSK_DM_0_0_utilization_synth.rpt -pb design_1_FSK_DM_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 16:34:32 2025...
