verilog xil_defaultlib --include "../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/cc3e/hdl/verilog" --include "../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/ea75/rtl" --include "../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/ec67/hdl" --include "../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/d0f7" \
"../../../bd/soc/ip/soc_config_fft_0_0/sim/soc_config_fft_0_0.v" \
"../../../bd/soc/ip/soc_format_conversion_0_0/sim/soc_format_conversion_0_0.v" \
"../../../bd/soc/ip/soc_xlconstant_0_0/sim/soc_xlconstant_0_0.v" \
"../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/7226/hdl/verilog/hls_xfft2real_mul_32s_30ns_62_3_1.v" \
"../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/7226/hdl/verilog/hls_xfft2real_mul_32s_31ns_62_3_1.v" \
"../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/7226/hdl/verilog/hls_xfft2real_mul_32s_31ns_63_3_1.v" \
"../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/7226/hdl/verilog/hls_xfft2real_mul_32s_32s_63_3_1.v" \
"../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/7226/hdl/verilog/hls_xfft2real_regslice_both.v" \
"../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/7226/hdl/verilog/hls_xfft2real_xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_s.v" \
"../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/7226/hdl/verilog/hls_xfft2real_xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_s_dg8j.v" \
"../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/7226/hdl/verilog/hls_xfft2real_xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_s_fdEe.v" \
"../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/7226/hdl/verilog/hls_xfft2real_xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_s_fkbM.v" \
"../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/7226/hdl/verilog/hls_xfft2real_xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_s_tbkb.v" \
"../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/7226/hdl/verilog/hls_xfft2real_xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_s_tcud.v" \
"../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/7226/hdl/verilog/hls_xfft2real_xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_s_tfYi.v" \
"../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/7226/hdl/verilog/hls_xfft2real.v" \
"../../../bd/soc/ip/soc_hls_xfft2real_1_0/sim/soc_hls_xfft2real_1_0.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_0/sim/soc_util_vector_logic_0_0.v" \
"../../../bd/soc/ip/soc_read_data_unit_0_1/sim/soc_read_data_unit_0_1.v" \
"../../../bd/soc/ip/soc_backproject_0_2/sim/soc_backproject_0_2.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_mc.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/soc_mig_7series_0_1_mig_sim.v" \
"../../../bd/soc/ip/soc_mig_7series_0_1/soc_mig_7series_0_1/user_design/rtl/soc_mig_7series_0_1.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pipe_clock.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pipe_eq.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pipe_drp.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pipe_rate.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pipe_reset.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pipe_sync.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_gtp_pipe_rate.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_gtp_pipe_drp.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_gtp_pipe_reset.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pipe_user.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pipe_wrapper.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_qpll_drp.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_qpll_reset.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_qpll_wrapper.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_rxeq_scan.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pcie_top.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_core_top.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_axi_basic_rx_null_gen.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_axi_basic_rx_pipeline.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_axi_basic_rx.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_axi_basic_top.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_axi_basic_tx_pipeline.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_axi_basic_tx_thrtl_ctl.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_axi_basic_tx.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pcie_7x.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pcie_bram_7x.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pcie_bram_top_7x.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pcie_brams_7x.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pcie_pipe_lane.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pcie_pipe_misc.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pcie_pipe_pipeline.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_gt_top.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_gt_common.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_gtp_cpllpd_ovrd.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_gtx_cpllpd_ovrd.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_gt_rx_valid_filter_7x.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_gt_wrapper.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/source/soc_xdma_0_1_pcie2_ip_pcie2_top.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_0/sim/soc_xdma_0_1_pcie2_ip.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_3/sim/pcie2_fifo_generator_dma_cpl.v" \
"../../../bd/soc/ip/soc_xdma_0_1/ip_4/sim/pcie2_fifo_generator_tgt_brdg.v" \

sv xil_defaultlib --include "../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/cc3e/hdl/verilog" --include "../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/ea75/rtl" --include "../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/ec67/hdl" --include "../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/d0f7" \
"../../../bd/soc/ip/soc_xdma_0_1/xdma_v4_1/hdl/verilog/soc_xdma_0_1_dma_cpl.sv" \
"../../../bd/soc/ip/soc_xdma_0_1/xdma_v4_1/hdl/verilog/soc_xdma_0_1_dma_req.sv" \
"../../../bd/soc/ip/soc_xdma_0_1/xdma_v4_1/hdl/verilog/soc_xdma_0_1_rx_destraddler.sv" \
"../../../bd/soc/ip/soc_xdma_0_1/xdma_v4_1/hdl/verilog/soc_xdma_0_1_rx_demux.sv" \
"../../../bd/soc/ip/soc_xdma_0_1/xdma_v4_1/hdl/verilog/soc_xdma_0_1_tgt_cpl.sv" \
"../../../bd/soc/ip/soc_xdma_0_1/xdma_v4_1/hdl/verilog/soc_xdma_0_1_tgt_req.sv" \
"../../../bd/soc/ip/soc_xdma_0_1/xdma_v4_1/hdl/verilog/soc_xdma_0_1_tx_mux.sv" \
"../../../bd/soc/ip/soc_xdma_0_1/xdma_v4_1/hdl/verilog/soc_xdma_0_1_axi_stream_intf.sv" \
"../../../bd/soc/ip/soc_xdma_0_1/xdma_v4_1/hdl/verilog/soc_xdma_0_1_cfg_sideband.sv" \
"../../../bd/soc/ip/soc_xdma_0_1/xdma_v4_1/hdl/verilog/soc_xdma_0_1_pcie2_to_pcie3_wrapper.sv" \
"../../../bd/soc/ip/soc_xdma_0_1/xdma_v4_1/hdl/verilog/soc_xdma_0_1_dma_bram_wrap.sv" \
"../../../bd/soc/ip/soc_xdma_0_1/xdma_v4_1/hdl/verilog/soc_xdma_0_1_dma_bram_wrap_1024.sv" \
"../../../bd/soc/ip/soc_xdma_0_1/xdma_v4_1/hdl/verilog/soc_xdma_0_1_dma_bram_wrap_2048.sv" \
"../../../bd/soc/ip/soc_xdma_0_1/xdma_v4_1/hdl/verilog/soc_xdma_0_1_core_top.sv" \
"../../../bd/soc/ip/soc_xdma_0_1/sim/soc_xdma_0_1.sv" \

verilog xil_defaultlib --include "../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/cc3e/hdl/verilog" --include "../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/ea75/rtl" --include "../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/ec67/hdl" --include "../../../../cm3_soc.gen/sources_1/bd/soc/ipshared/d0f7" \
"../../../bd/soc/ipshared/ea75/rtl/cm3_dap_ahb_ap.v" \
"../../../bd/soc/ipshared/ea75/rtl/cm3_wic.v" \
"../../../bd/soc/ipshared/ea75/rtl/cm3_nvic.v" \
"../../../bd/soc/ipshared/ea75/rtl/cm3_dwt.v" \
"../../../bd/soc/ipshared/ea75/rtl/AhbToAxi.v" \
"../../../bd/soc/ipshared/ea75/rtl/cm3_mpu.v" \
"../../../bd/soc/ipshared/ea75/rtl/cm3_bus_matrix.v" \
"../../../bd/soc/ipshared/ea75/rtl/models.v" \
"../../../bd/soc/ipshared/ea75/rtl/cmsdk.v" \
"../../../bd/soc/ipshared/ea75/rtl/cm3_tpiu.v" \
"../../../bd/soc/ipshared/ea75/rtl/dapswjdp.v" \
"../../../bd/soc/ipshared/ea75/rtl/cm3_fpb.v" \
"../../../bd/soc/ipshared/ea75/rtl/cm3_dpu.v" \
"../../../bd/soc/ipshared/ea75/rtl/cm3_itm.v" \
"../../../bd/soc/ipshared/ea75/rtl/cm3_etm.v" \
"../../../bd/soc/ipshared/ea75/rtl/cortexm3.v" \
"../../../bd/soc/ipshared/ea75/rtl/cortexm3_integration.v" \
"../../../bd/soc/ip/soc_CORTEXM3_AXI_0_0/sim/soc_CORTEXM3_AXI_0_0.v" \
"../../../bd/soc/ip/soc_acc_configurator_v1_0_0_0/sim/soc_acc_configurator_v1_0_0_0.v" \
"../../../bd/soc/ip/soc_xbar_3/sim/soc_xbar_3.v" \
"../../../bd/soc/ip/soc_xbar_4/sim/soc_xbar_4.v" \
"../../../bd/soc/ip/soc_xbar_5/sim/soc_xbar_5.v" \
"../../../bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0.v" \
"../../../bd/soc/ip/soc_swdio_tri_buffer_0_0/sim/soc_swdio_tri_buffer_0_0.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_1/sim/soc_util_vector_logic_0_1.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_2/sim/soc_util_vector_logic_0_2.v" \
"../../../bd/soc/ip/soc_xlconcat_0_0/sim/soc_xlconcat_0_0.v" \
"../../../bd/soc/ip/soc_xlconstant_0_1/sim/soc_xlconstant_0_1.v" \
"../../../bd/soc/ip/soc_xlconstant_1_0/sim/soc_xlconstant_1_0.v" \
"../../../bd/soc/ip/soc_auto_pc_1/sim/soc_auto_pc_1.v" \
"../../../bd/soc/ip/soc_auto_us_0/sim/soc_auto_us_0.v" \
"../../../bd/soc/ip/soc_auto_cc_0/sim/soc_auto_cc_0.v" \
"../../../bd/soc/ip/soc_auto_cc_1/sim/soc_auto_cc_1.v" \
"../../../bd/soc/ip/soc_auto_ds_0/sim/soc_auto_ds_0.v" \
"../../../bd/soc/ip/soc_auto_pc_0/sim/soc_auto_pc_0.v" \
"../../../bd/soc/ip/soc_s00_data_fifo_0/sim/soc_s00_data_fifo_0.v" \
"../../../bd/soc/ip/soc_auto_us_df_0/sim/soc_auto_us_df_0.v" \
"../../../bd/soc/ip/soc_auto_us_df_1/sim/soc_auto_us_df_1.v" \
"../../../bd/soc/ip/soc_auto_us_cc_df_0/sim/soc_auto_us_cc_df_0.v" \
"../../../bd/soc/ip/soc_auto_ds_1/sim/soc_auto_ds_1.v" \
"../../../bd/soc/sim/soc.v" \

verilog xil_defaultlib "glbl.v"

nosort
