Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  9 11:58:28 2025
| Host         : HazelTheCat running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_an_cnt_dgt_disp_timing_summary_routed.rpt -pb top_an_cnt_dgt_disp_timing_summary_routed.pb -rpx top_an_cnt_dgt_disp_timing_summary_routed.rpx -warn_on_violation
| Design       : top_an_cnt_dgt_disp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: g1/q_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.179        0.000                      0                   26        0.324        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.179        0.000                      0                   26        0.324        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 g1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 2.034ns (72.516%)  route 0.771ns (27.484%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.712     5.315    g1/clk
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  g1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.533    g1/q_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.207 r  g1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    g1/q_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  g1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    g1/q_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  g1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    g1/q_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  g1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    g1/q_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  g1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.672    g1/q_reg[16]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  g1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    g1/q_reg[20]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.120 r  g1/q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.120    g1/q_reg[24]_i_1_n_6
    SLICE_X0Y76          FDRE                                         r  g1/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.013    g1/clk
    SLICE_X0Y76          FDRE                                         r  g1/q_reg[25]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    g1/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 g1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 1.923ns (71.384%)  route 0.771ns (28.616%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.712     5.315    g1/clk
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  g1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.533    g1/q_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.207 r  g1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    g1/q_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  g1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    g1/q_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  g1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    g1/q_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  g1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    g1/q_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  g1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.672    g1/q_reg[16]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  g1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    g1/q_reg[20]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.009 r  g1/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.009    g1/q_reg[24]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  g1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.013    g1/clk
    SLICE_X0Y76          FDRE                                         r  g1/q_reg[24]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    g1/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 g1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.920ns (71.352%)  route 0.771ns (28.648%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.712     5.315    g1/clk
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  g1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.533    g1/q_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.207 r  g1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    g1/q_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  g1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    g1/q_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  g1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    g1/q_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  g1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    g1/q_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  g1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.672    g1/q_reg[16]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.006 r  g1/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.006    g1/q_reg[20]_i_1_n_6
    SLICE_X0Y75          FDRE                                         r  g1/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.011    g1/clk
    SLICE_X0Y75          FDRE                                         r  g1/q_reg[21]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    g1/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 g1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 1.899ns (71.127%)  route 0.771ns (28.873%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.712     5.315    g1/clk
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  g1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.533    g1/q_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.207 r  g1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    g1/q_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  g1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    g1/q_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  g1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    g1/q_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  g1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    g1/q_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  g1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.672    g1/q_reg[16]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.985 r  g1/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.985    g1/q_reg[20]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  g1/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.011    g1/clk
    SLICE_X0Y75          FDRE                                         r  g1/q_reg[23]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    g1/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 g1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 1.825ns (70.304%)  route 0.771ns (29.696%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.712     5.315    g1/clk
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  g1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.533    g1/q_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.207 r  g1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    g1/q_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  g1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    g1/q_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  g1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    g1/q_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  g1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    g1/q_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  g1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.672    g1/q_reg[16]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.911 r  g1/q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.911    g1/q_reg[20]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  g1/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.011    g1/clk
    SLICE_X0Y75          FDRE                                         r  g1/q_reg[22]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    g1/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 g1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 1.809ns (70.119%)  route 0.771ns (29.880%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.712     5.315    g1/clk
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  g1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.533    g1/q_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.207 r  g1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    g1/q_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  g1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    g1/q_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  g1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    g1/q_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  g1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    g1/q_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  g1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.672    g1/q_reg[16]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.895 r  g1/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.895    g1/q_reg[20]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  g1/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.011    g1/clk
    SLICE_X0Y75          FDRE                                         r  g1/q_reg[20]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    g1/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 g1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.712     5.315    g1/clk
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  g1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.533    g1/q_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.207 r  g1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    g1/q_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  g1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    g1/q_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  g1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    g1/q_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  g1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    g1/q_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.883 r  g1/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.883    g1/q_reg[16]_i_1_n_6
    SLICE_X0Y74          FDRE                                         r  g1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.011    g1/clk
    SLICE_X0Y74          FDRE                                         r  g1/q_reg[17]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    g1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 g1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.712     5.315    g1/clk
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  g1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.533    g1/q_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.207 r  g1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    g1/q_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  g1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    g1/q_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  g1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    g1/q_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  g1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    g1/q_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.862 r  g1/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.862    g1/q_reg[16]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  g1/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.011    g1/clk
    SLICE_X0Y74          FDRE                                         r  g1/q_reg[19]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    g1/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 g1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.712     5.315    g1/clk
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  g1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.533    g1/q_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.207 r  g1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    g1/q_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  g1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    g1/q_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  g1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    g1/q_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  g1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    g1/q_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.788 r  g1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.788    g1/q_reg[16]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  g1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.011    g1/clk
    SLICE_X0Y74          FDRE                                         r  g1/q_reg[18]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    g1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 g1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.712     5.315    g1/clk
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  g1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.533    g1/q_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.207 r  g1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    g1/q_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  g1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    g1/q_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  g1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    g1/q_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  g1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    g1/q_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.772 r  g1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.772    g1/q_reg[16]_i_1_n_7
    SLICE_X0Y74          FDRE                                         r  g1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.011    g1/clk
    SLICE_X0Y74          FDRE                                         r  g1/q_reg[16]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    g1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  7.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 g1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    g1/clk
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  g1/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.828    g1/q_reg_n_0_[0]
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.045     1.873 r  g1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.873    g1/q[0]_i_2_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.943 r  g1/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    g1/q_reg[0]_i_1_n_7
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.031    g1/clk
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.619    g1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 g1/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.513    g1/clk
    SLICE_X0Y71          FDRE                                         r  g1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  g1/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.831    g1/q_reg_n_0_[4]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  g1/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    g1/q_reg[4]_i_1_n_7
    SLICE_X0Y71          FDRE                                         r  g1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.865     2.030    g1/clk
    SLICE_X0Y71          FDRE                                         r  g1/q_reg[4]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    g1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 g1/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.510    g1/clk
    SLICE_X0Y75          FDRE                                         r  g1/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  g1/q_reg[20]/Q
                         net (fo=1, routed)           0.176     1.828    g1/q_reg_n_0_[20]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.943 r  g1/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    g1/q_reg[20]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  g1/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.026    g1/clk
    SLICE_X0Y75          FDRE                                         r  g1/q_reg[20]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    g1/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 g1/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.513    g1/clk
    SLICE_X0Y72          FDRE                                         r  g1/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  g1/q_reg[8]/Q
                         net (fo=1, routed)           0.176     1.831    g1/q_reg_n_0_[8]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  g1/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    g1/q_reg[8]_i_1_n_7
    SLICE_X0Y72          FDRE                                         r  g1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.029    g1/clk
    SLICE_X0Y72          FDRE                                         r  g1/q_reg[8]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    g1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 g1/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.511    g1/clk
    SLICE_X0Y73          FDRE                                         r  g1/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  g1/q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.829    g1/q_reg_n_0_[12]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  g1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    g1/q_reg[12]_i_1_n_7
    SLICE_X0Y73          FDRE                                         r  g1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     2.027    g1/clk
    SLICE_X0Y73          FDRE                                         r  g1/q_reg[12]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    g1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 g1/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.511    g1/clk
    SLICE_X0Y76          FDRE                                         r  g1/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  g1/q_reg[24]/Q
                         net (fo=1, routed)           0.176     1.829    g1/q_reg_n_0_[24]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  g1/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    g1/q_reg[24]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  g1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     2.027    g1/clk
    SLICE_X0Y76          FDRE                                         r  g1/q_reg[24]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    g1/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 g1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    g1/clk
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  g1/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.828    g1/q_reg_n_0_[0]
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.045     1.873 r  g1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.873    g1/q[0]_i_2_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.979 r  g1/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    g1/q_reg[0]_i_1_n_6
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.031    g1/clk
    SLICE_X0Y70          FDRE                                         r  g1/q_reg[1]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.619    g1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 g1/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.513    g1/clk
    SLICE_X0Y71          FDRE                                         r  g1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  g1/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.831    g1/q_reg_n_0_[4]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.982 r  g1/q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    g1/q_reg[4]_i_1_n_6
    SLICE_X0Y71          FDRE                                         r  g1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.865     2.030    g1/clk
    SLICE_X0Y71          FDRE                                         r  g1/q_reg[5]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    g1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 g1/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.510    g1/clk
    SLICE_X0Y75          FDRE                                         r  g1/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  g1/q_reg[20]/Q
                         net (fo=1, routed)           0.176     1.828    g1/q_reg_n_0_[20]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.979 r  g1/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    g1/q_reg[20]_i_1_n_6
    SLICE_X0Y75          FDRE                                         r  g1/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.026    g1/clk
    SLICE_X0Y75          FDRE                                         r  g1/q_reg[21]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    g1/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 g1/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.513    g1/clk
    SLICE_X0Y72          FDRE                                         r  g1/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  g1/q_reg[8]/Q
                         net (fo=1, routed)           0.176     1.831    g1/q_reg_n_0_[8]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.982 r  g1/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    g1/q_reg[8]_i_1_n_6
    SLICE_X0Y72          FDRE                                         r  g1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.029    g1/clk
    SLICE_X0Y72          FDRE                                         r  g1/q_reg[9]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    g1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70     g1/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     g1/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     g1/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     g1/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     g1/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     g1/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     g1/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     g1/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     g1/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     g1/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     g1/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     g1/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     g1/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     g1/q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     g1/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     g1/q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     g1/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     g1/q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     g1/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     g1/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     g1/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     g1/q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     g1/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     g1/q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     g1/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     g1/q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     g1/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     g1/q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     g1/q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g3/seg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 4.006ns (58.834%)  route 2.803ns (41.166%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  g3/seg_reg[3]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  g3/seg_reg[3]/Q
                         net (fo=1, routed)           2.803     3.259    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     6.809 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     6.809    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g3/seg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.593ns  (logic 4.087ns (61.995%)  route 2.505ns (38.005%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  g3/seg_reg[4]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  g3/seg_reg[4]/Q
                         net (fo=1, routed)           2.505     2.924    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.668     6.593 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     6.593    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g3/seg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.505ns  (logic 4.168ns (64.075%)  route 2.337ns (35.925%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  g3/seg_reg[6]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  g3/seg_reg[6]/Q
                         net (fo=1, routed)           2.337     2.756    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.749     6.505 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     6.505    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g3/seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.340ns  (logic 4.011ns (63.273%)  route 2.328ns (36.727%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  g3/seg_reg[5]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  g3/seg_reg[5]/Q
                         net (fo=1, routed)           2.328     2.784    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.340 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     6.340    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g3/seg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.278ns  (logic 3.993ns (63.607%)  route 2.285ns (36.393%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  g3/seg_reg[0]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  g3/seg_reg[0]/Q
                         net (fo=1, routed)           2.285     2.741    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.278 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     6.278    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g3/seg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.231ns  (logic 4.155ns (66.673%)  route 2.077ns (33.327%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  g3/seg_reg[1]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  g3/seg_reg[1]/Q
                         net (fo=1, routed)           2.077     2.496    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.736     6.231 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     6.231    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g3/seg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.990ns (70.166%)  route 1.696ns (29.834%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  g3/seg_reg[2]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  g3/seg_reg[2]/Q
                         net (fo=1, routed)           1.696     2.152    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     5.686 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     5.686    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2/temp_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.562ns  (logic 0.718ns (28.022%)  route 1.844ns (71.978%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  g2/temp_reg[1]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  g2/temp_reg[1]/Q
                         net (fo=11, routed)          0.913     1.332    g2/Q[1]
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.299     1.631 r  g2/g2//O
                         net (fo=4, routed)           0.931     2.562    g2/p_0_in
    SLICE_X1Y74          FDRE                                         r  g2/temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2/temp_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.562ns  (logic 0.718ns (28.022%)  route 1.844ns (71.978%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  g2/temp_reg[1]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  g2/temp_reg[1]/Q
                         net (fo=11, routed)          0.913     1.332    g2/Q[1]
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.299     1.631 r  g2/g2//O
                         net (fo=4, routed)           0.931     2.562    g2/p_0_in
    SLICE_X1Y74          FDRE                                         r  g2/temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2/temp_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.562ns  (logic 0.718ns (28.022%)  route 1.844ns (71.978%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  g2/temp_reg[1]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  g2/temp_reg[1]/Q
                         net (fo=11, routed)          0.913     1.332    g2/Q[1]
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.299     1.631 r  g2/g2//O
                         net (fo=4, routed)           0.931     2.562    g2/p_0_in
    SLICE_X1Y74          FDRE                                         r  g2/temp_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2/temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g3/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.484%)  route 0.155ns (45.516%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  g2/temp_reg[2]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  g2/temp_reg[2]/Q
                         net (fo=10, routed)          0.155     0.296    g3/seg_reg[0]_0[2]
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.045     0.341 r  g3/seg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.341    g3/seg[2]
    SLICE_X1Y73          FDRE                                         r  g3/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  g2/temp_reg[0]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  g2/temp_reg[0]/Q
                         net (fo=12, routed)          0.191     0.332    g2/Q[0]
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.042     0.374 r  g2/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.374    g2/p_1_in[1]
    SLICE_X1Y74          FDRE                                         r  g2/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g3/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.654%)  route 0.189ns (50.346%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  g2/temp_reg[0]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  g2/temp_reg[0]/Q
                         net (fo=12, routed)          0.189     0.330    g3/seg_reg[0]_0[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.045     0.375 r  g3/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    g3/seg[0]
    SLICE_X1Y73          FDRE                                         r  g3/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  g2/temp_reg[0]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  g2/temp_reg[0]/Q
                         net (fo=12, routed)          0.191     0.332    g2/Q[0]
    SLICE_X1Y74          LUT1 (Prop_lut1_I0_O)        0.045     0.377 r  g2/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    g2/p_1_in[0]
    SLICE_X1Y74          FDRE                                         r  g2/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  g2/temp_reg[0]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  g2/temp_reg[0]/Q
                         net (fo=12, routed)          0.193     0.334    g2/Q[0]
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.043     0.377 r  g2/temp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.377    g2/p_1_in[3]
    SLICE_X1Y74          FDRE                                         r  g2/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g3/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.189ns (50.054%)  route 0.189ns (49.946%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  g2/temp_reg[0]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  g2/temp_reg[0]/Q
                         net (fo=12, routed)          0.189     0.330    g3/seg_reg[0]_0[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I2_O)        0.048     0.378 r  g3/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.378    g3/seg[1]
    SLICE_X1Y73          FDRE                                         r  g3/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  g2/temp_reg[0]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  g2/temp_reg[0]/Q
                         net (fo=12, routed)          0.193     0.334    g2/Q[0]
    SLICE_X1Y74          LUT3 (Prop_lut3_I0_O)        0.045     0.379 r  g2/temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    g2/p_1_in[2]
    SLICE_X1Y74          FDRE                                         r  g2/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g3/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.227ns (53.529%)  route 0.197ns (46.471%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  g2/temp_reg[1]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  g2/temp_reg[1]/Q
                         net (fo=11, routed)          0.197     0.325    g3/seg_reg[0]_0[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.099     0.424 r  g3/seg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.424    g3/seg[3]
    SLICE_X1Y75          FDRE                                         r  g3/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g3/seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.230ns (53.856%)  route 0.197ns (46.144%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  g2/temp_reg[1]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  g2/temp_reg[1]/Q
                         net (fo=11, routed)          0.197     0.325    g3/seg_reg[0]_0[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I2_O)        0.102     0.427 r  g3/seg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.427    g3/seg[4]
    SLICE_X1Y75          FDRE                                         r  g3/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g3/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.184ns (41.017%)  route 0.265ns (58.983%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  g2/temp_reg[0]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  g2/temp_reg[0]/Q
                         net (fo=12, routed)          0.265     0.406    g3/seg_reg[0]_0[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I2_O)        0.043     0.449 r  g3/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.449    g3/seg[6]
    SLICE_X1Y73          FDRE                                         r  g3/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------





