Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top design_1_slot_1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25452 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2719 ; free virtual = 8767
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_slot_1_0' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_1_0/synth/design_1_slot_1_0.vhd:80]
INFO: [Synth 8-3491] module 'rt_reconf' declared at '/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:10' bound to instance 'U0' of component 'rt_reconf' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_1_0/synth/design_1_slot_1_0.vhd:125]
INFO: [Synth 8-638] synthesizing module 'rt_reconf' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:38]
	Parameter G_LEN bound to: 2048 - type: integer 
	Parameter G_AWIDTH bound to: 11 - type: integer 
	Parameter G_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'bubble_sorter' declared at '/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/bubble_sorter.vhd:26' bound to instance 'sorter_i' of component 'bubble_sorter' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:149]
INFO: [Synth 8-638] synthesizing module 'bubble_sorter' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/bubble_sorter.vhd:48]
	Parameter G_LEN bound to: 2048 - type: integer 
	Parameter G_AWIDTH bound to: 11 - type: integer 
	Parameter G_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bubble_sorter' (1#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/bubble_sorter.vhd:48]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd:1572]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd:1465]
WARNING: [Synth 8-3936] Found unconnected internal register 'o_RAMAddr_reconos_2_reg' and it is trimmed from '32' to '11' bits. [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'rt_reconf' (2#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'design_1_slot_1_0' (3#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_1_0/synth/design_1_slot_1_0.vhd:80]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2718 ; free virtual = 8765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2718 ; free virtual = 8765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2718 ; free virtual = 8765
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bubble_sorter'
INFO: [Synth 8-5544] ROM "b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptr_max_new" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_osif[step]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "o_osif[hw2sw_data]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_osif[step]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                             0000 |                             0000
       state_load_wait_a |                             0001 |                             0011
            state_load_a |                             0010 |                             0001
            state_load_b |                             0011 |                             0010
           state_compare |                             0100 |                             0101
             state_write |                             0101 |                             0110
         state_load_next |                             0110 |                             0111
        state_start_over |                             0111 |                             1000
       state_load_wait_b |                             1000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bubble_sorter'
INFO: [Synth 8-3971] The signal local_ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2712 ; free virtual = 8760
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   9 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 9     
	   6 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   9 Input     11 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   9 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bubble_sorter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   9 Input     11 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 11    
Module rt_reconf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 17    
	   6 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 78    
	   6 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2712 ; free virtual = 8760
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2712 ; free virtual = 8760
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2712 ; free virtual = 8760

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3971] The signal U0/local_ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|rt_reconf   | local_ram_reg | 2 K x 32               | W | R | 2 K x 32               | W | R | Port A and B     | 0      | 2      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/len_reg[30]' (FDCE) to 'U0/len_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[31]' (FDCE) to 'U0/len_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[29]' (FDCE) to 'U0/len_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[28]' (FDCE) to 'U0/len_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[27]' (FDCE) to 'U0/len_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[26]' (FDCE) to 'U0/len_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[25]' (FDCE) to 'U0/len_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[24]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[0]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[1]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[2]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[3]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[4]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[5]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[6]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[7]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[8]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[9]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[10]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[11]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[12]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[14]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[15]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[16]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[17]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[18]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[19]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[20]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[21]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[22]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/len_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/o_osif_reg[step][3] )
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][31]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][30]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][29]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][28]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][27]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][26]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][25]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][24]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][23]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][22]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][21]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][20]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][19]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][18]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][17]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][16]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][15]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][14]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][13]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][12]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][11]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_osif_reg[step][3]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[31]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[30]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[29]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[28]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[27]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[26]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[25]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[24]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[23]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[22]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[21]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[20]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[19]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[18]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[17]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[16]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[15]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[14]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[12]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[11]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[10]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[9]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[8]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[7]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[6]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[5]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[4]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[3]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[2]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[1]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[0]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[remm][0]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[mem_addr][0]) is unused and will be removed from module design_1_slot_1_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2703 ; free virtual = 8751
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2703 ; free virtual = 8751

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2703 ; free virtual = 8751
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2703 ; free virtual = 8751
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2703 ; free virtual = 8751

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2703 ; free virtual = 8751
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop U0/o_ram_reg[remm][31] is being inverted and renamed to U0/o_ram_reg[remm][31]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2704 ; free virtual = 8752
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2704 ; free virtual = 8752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2704 ; free virtual = 8752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2704 ; free virtual = 8752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2704 ; free virtual = 8752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2704 ; free virtual = 8752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    36|
|2     |LUT1     |    92|
|3     |LUT2     |    59|
|4     |LUT3     |   109|
|5     |LUT4     |   125|
|6     |LUT5     |    79|
|7     |LUT6     |   142|
|8     |MUXF7    |     1|
|9     |RAMB36E1 |     2|
|10    |FDCE     |   331|
|11    |FDPE     |    23|
|12    |FDRE     |    32|
+------+---------+------+

Report Instance Areas: 
+------+-------------+--------------+------+
|      |Instance     |Module        |Cells |
+------+-------------+--------------+------+
|1     |top          |              |  1031|
|2     |  U0         |rt_reconf     |  1031|
|3     |    sorter_i |bubble_sorter |   349|
+------+-------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2704 ; free virtual = 8752
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1872.469 ; gain = 0.000 ; free physical = 2704 ; free virtual = 8752
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1872.469 ; gain = 977.566 ; free physical = 2704 ; free virtual = 8752
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
534 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1872.469 ; gain = 0.000 ; free physical = 2706 ; free virtual = 8753
