
AVRASM ver. 2.1.30  C:\Users\acros\Desktop\8Semestre\Microcontroladores\Practica15A\Debug\List\VolmetroDe0a30Volts.asm Tue Mar 12 17:43:20 2019

C:\Users\acros\Desktop\8Semestre\Microcontroladores\Practica15A\Debug\List\VolmetroDe0a30Volts.asm(1093): warning: Register r5 already defined by the .DEF directive
C:\Users\acros\Desktop\8Semestre\Microcontroladores\Practica15A\Debug\List\VolmetroDe0a30Volts.asm(1094): warning: Register r6 already defined by the .DEF directive
C:\Users\acros\Desktop\8Semestre\Microcontroladores\Practica15A\Debug\List\VolmetroDe0a30Volts.asm(1095): warning: Register r7 already defined by the .DEF directive
C:\Users\acros\Desktop\8Semestre\Microcontroladores\Practica15A\Debug\List\VolmetroDe0a30Volts.asm(1096): warning: Register r4 already defined by the .DEF directive
C:\Users\acros\Desktop\8Semestre\Microcontroladores\Practica15A\Debug\List\VolmetroDe0a30Volts.asm(1097): warning: Register r9 already defined by the .DEF directive
C:\Users\acros\Desktop\8Semestre\Microcontroladores\Practica15A\Debug\List\VolmetroDe0a30Volts.asm(1098): warning: Register r8 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.34 Evaluation
                 ;(C) Copyright 1998-2018 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8535L
                 ;Program type           : Application
                 ;Clock frequency        : 1.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 128 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Mode 2
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8535L
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 512
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x025F
                 	.EQU __DSTACK_SIZE=0x0080
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2M
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _adc=R5
                 	.DEF _calculo=R6
                 	.DEF _calculo_msb=R7
                 	.DEF _Decenas=R4
                 	.DEF _Unidades=R9
                 	.DEF _Decimas=R8
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c019      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
000013 cfec      	RJMP 0x00
000014 cfeb      	RJMP 0x00
                 
                 _tabla7SegmentosAnodo:
000015 f9c0
000016 b0a4
000017 9299
000018 f883      	.DB  0xC0,0xF9,0xA4,0xB0,0x99,0x92,0x83,0xF8
000019 9080      	.DB  0x80,0x90
                 
                 __RESET:
00001a 94f8      	CLI
00001b 27ee      	CLR  R30
00001c bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00001d e0f1      	LDI  R31,1
00001e bffb      	OUT  GICR,R31
00001f bfeb      	OUT  GICR,R30
000020 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000021 e08d      	LDI  R24,(14-2)+1
000022 e0a2      	LDI  R26,2
000023 27bb      	CLR  R27
                 __CLEAR_REG:
000024 93ed      	ST   X+,R30
000025 958a      	DEC  R24
000026 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000027 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000028 e092      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000029 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00002a 93ed      	ST   X+,R30
00002b 9701      	SBIW R24,1
00002c f7e9      	BRNE __CLEAR_SRAM
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00002d e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00002e bfed      	OUT  SPL,R30
00002f e0e2      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000030 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000031 eec0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000032 e0d0      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000033 c00f      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0x00
                 
                 	.DSEG
                 	.ORG 0xE0
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the CodeWizardAVR V3.34
                 ;Automatic Program Generator
                 ;© Copyright 1998-2018 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 12/03/2019
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8535L
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 1.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 128
                 ;*******************************************************/
                 ;
                 ;#include <mega8535.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;const char tabla7SegmentosAnodo [10]={0xc0 ,0xf9 ,0xa4 ,0xb0 ,0x99 ,0x92 ,0x83 ,0xf8 ,0x80 ,0x90};
                 ;#define decimas  PORTC.0
                 ;#define unidades PORTC.1
                 ;#define decenas  PORTC.2
                 ;#define dp       PORTB.7
                 ;unsigned char adc;
                 ;int calculo;
                 ;char Decenas, Unidades, Decimas;
                 ;
                 ;// Voltage Reference: AVCC pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (1<<REFS0) | (1<<ADLAR))
                 ;
                 ;// Read the 8 most significant bits
                 ;// of the AD conversion result
                 ;unsigned char read_adc(unsigned char adc_input)
                 ; 0000 002A {
                 
                 	.CSEG
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 002B ADMUX=adc_input | ADC_VREF_TYPE;
000034 931a      	ST   -Y,R17
000035 2f1a      	MOV  R17,R26
                 ;	adc_input -> R17
000036 2fe1      	MOV  R30,R17
000037 66e0      	ORI  R30,LOW(0x60)
000038 b9e7      	OUT  0x7,R30
                 ; 0000 002C // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 002D delay_us(10);
                +
000039 e083     +LDI R24 , LOW ( 3 )
                +__DELAY_USB_LOOP :
00003a 958a     +DEC R24
00003b f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 3
                 ; 0000 002E // Start the AD conversion
                 ; 0000 002F ADCSRA|=(1<<ADSC);
00003c 9a36      	SBI  0x6,6
                 ; 0000 0030 // Wait for the AD conversion to complete
                 ; 0000 0031 while ((ADCSRA & (1<<ADIF))==0);
                 _0x3:
00003d 9b34      	SBIS 0x6,4
00003e cffe      	RJMP _0x3
                 ; 0000 0032 ADCSRA|=(1<<ADIF);
00003f 9a34      	SBI  0x6,4
                 ; 0000 0033 return ADCH;
000040 b1e5      	IN   R30,0x5
000041 9119      	LD   R17,Y+
000042 9508      	RET
                 ; 0000 0034 }
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0037 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0038 // Declare your local variables here
                 ; 0000 0039 
                 ; 0000 003A // Input/Output Ports initialization
                 ; 0000 003B // Port A initialization
                 ; 0000 003C // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 003D DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000043 e0e0      	LDI  R30,LOW(0)
000044 bbea      	OUT  0x1A,R30
                 ; 0000 003E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 003F PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000045 bbeb      	OUT  0x1B,R30
                 ; 0000 0040 
                 ; 0000 0041 // Port B initialization
                 ; 0000 0042 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0043 DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
000046 efef      	LDI  R30,LOW(255)
000047 bbe7      	OUT  0x17,R30
                 ; 0000 0044 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0045 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000048 e0e0      	LDI  R30,LOW(0)
000049 bbe8      	OUT  0x18,R30
                 ; 0000 0046 
                 ; 0000 0047 // Port C initialization
                 ; 0000 0048 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0049 DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
00004a efef      	LDI  R30,LOW(255)
00004b bbe4      	OUT  0x14,R30
                 ; 0000 004A // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 004B PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00004c e0e0      	LDI  R30,LOW(0)
00004d bbe5      	OUT  0x15,R30
                 ; 0000 004C 
                 ; 0000 004D // Port D initialization
                 ; 0000 004E // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 004F DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
00004e bbe1      	OUT  0x11,R30
                 ; 0000 0050 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0051 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
00004f bbe2      	OUT  0x12,R30
                 ; 0000 0052 
                 ; 0000 0053 // Timer/Counter 0 initialization
                 ; 0000 0054 // Clock source: System Clock
                 ; 0000 0055 // Clock value: Timer 0 Stopped
                 ; 0000 0056 // Mode: Normal top=0xFF
                 ; 0000 0057 // OC0 output: Disconnected
                 ; 0000 0058 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
000050 bfe3      	OUT  0x33,R30
                 ; 0000 0059 TCNT0=0x00;
000051 bfe2      	OUT  0x32,R30
                 ; 0000 005A OCR0=0x00;
000052 bfec      	OUT  0x3C,R30
                 ; 0000 005B 
                 ; 0000 005C // Timer/Counter 1 initialization
                 ; 0000 005D // Clock source: System Clock
                 ; 0000 005E // Clock value: Timer1 Stopped
                 ; 0000 005F // Mode: Normal top=0xFFFF
                 ; 0000 0060 // OC1A output: Disconnected
                 ; 0000 0061 // OC1B output: Disconnected
                 ; 0000 0062 // Noise Canceler: Off
                 ; 0000 0063 // Input Capture on Falling Edge
                 ; 0000 0064 // Timer1 Overflow Interrupt: Off
                 ; 0000 0065 // Input Capture Interrupt: Off
                 ; 0000 0066 // Compare A Match Interrupt: Off
                 ; 0000 0067 // Compare B Match Interrupt: Off
                 ; 0000 0068 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000053 bdef      	OUT  0x2F,R30
                 ; 0000 0069 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000054 bdee      	OUT  0x2E,R30
                 ; 0000 006A TCNT1H=0x00;
000055 bded      	OUT  0x2D,R30
                 ; 0000 006B TCNT1L=0x00;
000056 bdec      	OUT  0x2C,R30
                 ; 0000 006C ICR1H=0x00;
000057 bde7      	OUT  0x27,R30
                 ; 0000 006D ICR1L=0x00;
000058 bde6      	OUT  0x26,R30
                 ; 0000 006E OCR1AH=0x00;
000059 bdeb      	OUT  0x2B,R30
                 ; 0000 006F OCR1AL=0x00;
00005a bdea      	OUT  0x2A,R30
                 ; 0000 0070 OCR1BH=0x00;
00005b bde9      	OUT  0x29,R30
                 ; 0000 0071 OCR1BL=0x00;
00005c bde8      	OUT  0x28,R30
                 ; 0000 0072 
                 ; 0000 0073 // Timer/Counter 2 initialization
                 ; 0000 0074 // Clock source: System Clock
                 ; 0000 0075 // Clock value: Timer2 Stopped
                 ; 0000 0076 // Mode: Normal top=0xFF
                 ; 0000 0077 // OC2 output: Disconnected
                 ; 0000 0078 ASSR=0<<AS2;
00005d bde2      	OUT  0x22,R30
                 ; 0000 0079 TCCR2=(0<<WGM20) | (0<<COM21) | (0<<COM20) | (0<<WGM21) | (0<<CS22) | (0<<CS21) | (0<<CS20);
00005e bde5      	OUT  0x25,R30
                 ; 0000 007A TCNT2=0x00;
00005f bde4      	OUT  0x24,R30
                 ; 0000 007B OCR2=0x00;
000060 bde3      	OUT  0x23,R30
                 ; 0000 007C 
                 ; 0000 007D // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 007E TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
000061 bfe9      	OUT  0x39,R30
                 ; 0000 007F 
                 ; 0000 0080 // External Interrupt(s) initialization
                 ; 0000 0081 // INT0: Off
                 ; 0000 0082 // INT1: Off
                 ; 0000 0083 // INT2: Off
                 ; 0000 0084 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000062 bfe5      	OUT  0x35,R30
                 ; 0000 0085 MCUCSR=(0<<ISC2);
000063 bfe4      	OUT  0x34,R30
                 ; 0000 0086 
                 ; 0000 0087 // USART initialization
                 ; 0000 0088 // USART disabled
                 ; 0000 0089 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000064 b9ea      	OUT  0xA,R30
                 ; 0000 008A 
                 ; 0000 008B // Analog Comparator initialization
                 ; 0000 008C // Analog Comparator: Off
                 ; 0000 008D // The Analog Comparator's positive input is
                 ; 0000 008E // connected to the AIN0 pin
                 ; 0000 008F // The Analog Comparator's negative input is
                 ; 0000 0090 // connected to the AIN1 pin
                 ; 0000 0091 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000065 e8e0      	LDI  R30,LOW(128)
000066 b9e8      	OUT  0x8,R30
                 ; 0000 0092 
                 ; 0000 0093 // ADC initialization
                 ; 0000 0094 // ADC Clock frequency: 500.000 kHz
                 ; 0000 0095 // ADC Voltage Reference: AVCC pin
                 ; 0000 0096 // ADC High Speed Mode: Off
                 ; 0000 0097 // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 0098 // Only the 8 most significant bits of
                 ; 0000 0099 // the AD conversion result are used
                 ; 0000 009A ADMUX=ADC_VREF_TYPE;
000067 e6e0      	LDI  R30,LOW(96)
000068 b9e7      	OUT  0x7,R30
                 ; 0000 009B ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (1<<ADPS0);
000069 e8e1      	LDI  R30,LOW(129)
00006a b9e6      	OUT  0x6,R30
                 ; 0000 009C SFIOR=(1<<ADHSM) | (0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
00006b e1e0      	LDI  R30,LOW(16)
00006c bfe0      	OUT  0x30,R30
                 ; 0000 009D 
                 ; 0000 009E // SPI initialization
                 ; 0000 009F // SPI disabled
                 ; 0000 00A0 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
00006d e0e0      	LDI  R30,LOW(0)
00006e b9ed      	OUT  0xD,R30
                 ; 0000 00A1 
                 ; 0000 00A2 // TWI initialization
                 ; 0000 00A3 // TWI disabled
                 ; 0000 00A4 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
00006f bfe6      	OUT  0x36,R30
                 ; 0000 00A5 
                 ; 0000 00A6 while (1)
                 _0x6:
                 ; 0000 00A7       {
                 ; 0000 00A8         adc = read_adc(0);
000070 e0a0      	LDI  R26,LOW(0)
000071 dfc2      	RCALL _read_adc
000072 2e5e      	MOV  R5,R30
                 ; 0000 00A9         calculo  = adc * 300.00 / 255.00;
000073 e0f0      	LDI  R31,0
000074 d050      	RCALL __CWD1
000075 d0ee      	RCALL __CDF1
                +
000076 e0a0     +LDI R26 , LOW ( 0x43960000 )
000077 e0b0     +LDI R27 , HIGH ( 0x43960000 )
000078 e986     +LDI R24 , BYTE3 ( 0x43960000 )
000079 e493     +LDI R25 , BYTE4 ( 0x43960000 )
                 	__GETD2N 0x43960000
00007a d116      	RCALL __MULF12
00007b 01df      	MOVW R26,R30
00007c 01cb      	MOVW R24,R22
                +
00007d e0e0     +LDI R30 , LOW ( 0x437F0000 )
00007e e0f0     +LDI R31 , HIGH ( 0x437F0000 )
00007f e76f     +LDI R22 , BYTE3 ( 0x437F0000 )
000080 e473     +LDI R23 , BYTE4 ( 0x437F0000 )
                 	__GETD1N 0x437F0000
000081 d15d      	RCALL __DIVF21
000082 d0aa      	RCALL __CFD1
000083 013f      	MOVW R6,R30
                 ; 0000 00AA         Decenas  = calculo / 100;
000084 01d3      	MOVW R26,R6
000085 e6e4      	LDI  R30,LOW(100)
000086 e0f0      	LDI  R31,HIGH(100)
000087 d055      	RCALL __DIVW21
000088 2e4e      	MOV  R4,R30
                 ; 0000 00AB         calculo  %= 100;
000089 01d3      	MOVW R26,R6
00008a e6e4      	LDI  R30,LOW(100)
00008b e0f0      	LDI  R31,HIGH(100)
00008c d055      	RCALL __MODW21
00008d 013f      	MOVW R6,R30
                 ; 0000 00AC         Unidades = calculo / 10;
00008e 01d3      	MOVW R26,R6
00008f e0ea      	LDI  R30,LOW(10)
000090 e0f0      	LDI  R31,HIGH(10)
000091 d04b      	RCALL __DIVW21
000092 2e9e      	MOV  R9,R30
                 ; 0000 00AD         Decimas  = calculo % 10;
000093 01d3      	MOVW R26,R6
000094 e0ea      	LDI  R30,LOW(10)
000095 e0f0      	LDI  R31,HIGH(10)
000096 d04b      	RCALL __MODW21
000097 2e8e      	MOV  R8,R30
                 ; 0000 00AE 
                 ; 0000 00AF         PORTB = tabla7SegmentosAnodo[Decenas];
000098 2de4      	MOV  R30,R4
000099 d015      	RCALL SUBOPT_0x0
                 ; 0000 00B0         dp       = 1;
00009a 9ac7      	SBI  0x18,7
                 ; 0000 00B1         decenas  = 1;
00009b 9aaa      	SBI  0x15,2
                 ; 0000 00B2         unidades = 0;
00009c 98a9      	CBI  0x15,1
                 ; 0000 00B3         decimas  = 0;
00009d d017      	RCALL SUBOPT_0x1
                 ; 0000 00B4         delay_ms(5);
                 ; 0000 00B5         PORTB = tabla7SegmentosAnodo[Unidades];
00009e 2de9      	MOV  R30,R9
00009f d00f      	RCALL SUBOPT_0x0
                 ; 0000 00B6         dp       = 0;
0000a0 98c7      	CBI  0x18,7
                 ; 0000 00B7         decenas  = 0;
0000a1 98aa      	CBI  0x15,2
                 ; 0000 00B8         unidades = 1;
0000a2 9aa9      	SBI  0x15,1
                 ; 0000 00B9         decimas  = 0;
0000a3 d011      	RCALL SUBOPT_0x1
                 ; 0000 00BA         delay_ms(5);
                 ; 0000 00BB         PORTB = tabla7SegmentosAnodo[Decimas];
0000a4 2de8      	MOV  R30,R8
0000a5 d009      	RCALL SUBOPT_0x0
                 ; 0000 00BC         dp       = 1;
0000a6 9ac7      	SBI  0x18,7
                 ; 0000 00BD         decenas  = 0;
0000a7 98aa      	CBI  0x15,2
                 ; 0000 00BE         unidades = 0;
0000a8 98a9      	CBI  0x15,1
                 ; 0000 00BF         decimas  = 1;
0000a9 9aa8      	SBI  0x15,0
                 ; 0000 00C0         delay_ms(5);
0000aa e0a5      	LDI  R26,LOW(5)
0000ab e0b0      	LDI  R27,0
0000ac d176      	RCALL _delay_ms
                 ; 0000 00C1 
                 ; 0000 00C2       }
0000ad cfc2      	RJMP _0x6
                 ; 0000 00C3 }
                 _0x21:
0000ae cfff      	RJMP _0x21
                 ; .FEND
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x0:
0000af e0f0      	LDI  R31,0
0000b0 5de6      	SUBI R30,LOW(-_tabla7SegmentosAnodo*2)
0000b1 4fff      	SBCI R31,HIGH(-_tabla7SegmentosAnodo*2)
0000b2 9004      	LPM  R0,Z
0000b3 ba08      	OUT  0x18,R0
0000b4 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
0000b5 98a8      	CBI  0x15,0
0000b6 e0a5      	LDI  R26,LOW(5)
0000b7 e0b0      	LDI  R27,0
0000b8 c16a      	RJMP _delay_ms
                 
                 ;RUNTIME LIBRARY
                 
                 	.CSEG
                 __ANEGW1:
0000b9 95f1      	NEG  R31
0000ba 95e1      	NEG  R30
0000bb 40f0      	SBCI R31,0
0000bc 9508      	RET
                 
                 __ANEGD1:
0000bd 95f0      	COM  R31
0000be 9560      	COM  R22
0000bf 9570      	COM  R23
0000c0 95e1      	NEG  R30
0000c1 4fff      	SBCI R31,-1
0000c2 4f6f      	SBCI R22,-1
0000c3 4f7f      	SBCI R23,-1
0000c4 9508      	RET
                 
                 __CWD1:
0000c5 2f6f      	MOV  R22,R31
0000c6 0f66      	ADD  R22,R22
0000c7 0b66      	SBC  R22,R22
0000c8 2f76      	MOV  R23,R22
0000c9 9508      	RET
                 
                 __DIVW21U:
0000ca 2400      	CLR  R0
0000cb 2411      	CLR  R1
0000cc e190      	LDI  R25,16
                 __DIVW21U1:
0000cd 0faa      	LSL  R26
0000ce 1fbb      	ROL  R27
0000cf 1c00      	ROL  R0
0000d0 1c11      	ROL  R1
0000d1 1a0e      	SUB  R0,R30
0000d2 0a1f      	SBC  R1,R31
0000d3 f418      	BRCC __DIVW21U2
0000d4 0e0e      	ADD  R0,R30
0000d5 1e1f      	ADC  R1,R31
0000d6 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0000d7 60a1      	SBR  R26,1
                 __DIVW21U3:
0000d8 959a      	DEC  R25
0000d9 f799      	BRNE __DIVW21U1
0000da 01fd      	MOVW R30,R26
0000db 01d0      	MOVW R26,R0
0000dc 9508      	RET
                 
                 __DIVW21:
0000dd d012      	RCALL __CHKSIGNW
0000de dfeb      	RCALL __DIVW21U
0000df f40e      	BRTC __DIVW211
0000e0 dfd8      	RCALL __ANEGW1
                 __DIVW211:
0000e1 9508      	RET
                 
                 __MODW21:
0000e2 94e8      	CLT
0000e3 ffb7      	SBRS R27,7
0000e4 c004      	RJMP __MODW211
0000e5 95b1      	NEG  R27
0000e6 95a1      	NEG  R26
0000e7 40b0      	SBCI R27,0
0000e8 9468      	SET
                 __MODW211:
0000e9 fdf7      	SBRC R31,7
0000ea dfce      	RCALL __ANEGW1
0000eb dfde      	RCALL __DIVW21U
0000ec 01fd      	MOVW R30,R26
0000ed f40e      	BRTC __MODW212
0000ee dfca      	RCALL __ANEGW1
                 __MODW212:
0000ef 9508      	RET
                 
                 __CHKSIGNW:
0000f0 94e8      	CLT
0000f1 fff7      	SBRS R31,7
0000f2 c002      	RJMP __CHKSW1
0000f3 dfc5      	RCALL __ANEGW1
0000f4 9468      	SET
                 __CHKSW1:
0000f5 ffb7      	SBRS R27,7
0000f6 c006      	RJMP __CHKSW2
0000f7 95b1      	NEG  R27
0000f8 95a1      	NEG  R26
0000f9 40b0      	SBCI R27,0
0000fa f800      	BLD  R0,0
0000fb 9403      	INC  R0
0000fc fa00      	BST  R0,0
                 __CHKSW2:
0000fd 9508      	RET
                 
                 __ROUND_REPACK:
0000fe 2355      	TST  R21
0000ff f442      	BRPL __REPACK
000100 3850      	CPI  R21,0x80
000101 f411      	BRNE __ROUND_REPACK0
000102 ffe0      	SBRS R30,0
000103 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
000104 9631      	ADIW R30,1
000105 1f69      	ADC  R22,R25
000106 1f79      	ADC  R23,R25
000107 f06b      	BRVS __REPACK1
                 
                 __REPACK:
000108 e850      	LDI  R21,0x80
000109 2757      	EOR  R21,R23
00010a f411      	BRNE __REPACK0
00010b 935f      	PUSH R21
00010c c073      	RJMP __ZERORES
                 __REPACK0:
00010d 3f5f      	CPI  R21,0xFF
00010e f031      	BREQ __REPACK1
00010f 0f66      	LSL  R22
000110 0c00      	LSL  R0
000111 9557      	ROR  R21
000112 9567      	ROR  R22
000113 2f75      	MOV  R23,R21
000114 9508      	RET
                 __REPACK1:
000115 935f      	PUSH R21
000116 2000      	TST  R0
000117 f00a      	BRMI __REPACK2
000118 c072      	RJMP __MAXRES
                 __REPACK2:
000119 c06b      	RJMP __MINRES
                 
                 __UNPACK:
00011a e850      	LDI  R21,0x80
00011b 2e19      	MOV  R1,R25
00011c 2215      	AND  R1,R21
00011d 0f88      	LSL  R24
00011e 1f99      	ROL  R25
00011f 2795      	EOR  R25,R21
000120 0f55      	LSL  R21
000121 9587      	ROR  R24
                 
                 __UNPACK1:
000122 e850      	LDI  R21,0x80
000123 2e07      	MOV  R0,R23
000124 2205      	AND  R0,R21
000125 0f66      	LSL  R22
000126 1f77      	ROL  R23
000127 2775      	EOR  R23,R21
000128 0f55      	LSL  R21
000129 9567      	ROR  R22
00012a 9508      	RET
                 
                 __CFD1U:
00012b 9468      	SET
00012c c001      	RJMP __CFD1U0
                 __CFD1:
00012d 94e8      	CLT
                 __CFD1U0:
00012e 935f      	PUSH R21
00012f dff2      	RCALL __UNPACK1
000130 3870      	CPI  R23,0x80
000131 f018      	BRLO __CFD10
000132 3f7f      	CPI  R23,0xFF
000133 f408      	BRCC __CFD10
000134 c04b      	RJMP __ZERORES
                 __CFD10:
000135 e156      	LDI  R21,22
000136 1b57      	SUB  R21,R23
000137 f4aa      	BRPL __CFD11
000138 9551      	NEG  R21
000139 3058      	CPI  R21,8
00013a f40e      	BRTC __CFD19
00013b 3059      	CPI  R21,9
                 __CFD19:
00013c f030      	BRLO __CFD17
00013d efef      	SER  R30
00013e efff      	SER  R31
00013f ef6f      	SER  R22
000140 e77f      	LDI  R23,0x7F
000141 f977      	BLD  R23,7
000142 c01a      	RJMP __CFD15
                 __CFD17:
000143 2777      	CLR  R23
000144 2355      	TST  R21
000145 f0b9      	BREQ __CFD15
                 __CFD18:
000146 0fee      	LSL  R30
000147 1fff      	ROL  R31
000148 1f66      	ROL  R22
000149 1f77      	ROL  R23
00014a 955a      	DEC  R21
00014b f7d1      	BRNE __CFD18
00014c c010      	RJMP __CFD15
                 __CFD11:
00014d 2777      	CLR  R23
                 __CFD12:
00014e 3058      	CPI  R21,8
00014f f028      	BRLO __CFD13
000150 2fef      	MOV  R30,R31
000151 2ff6      	MOV  R31,R22
000152 2f67      	MOV  R22,R23
000153 5058      	SUBI R21,8
000154 cff9      	RJMP __CFD12
                 __CFD13:
000155 2355      	TST  R21
000156 f031      	BREQ __CFD15
                 __CFD14:
000157 9576      	LSR  R23
000158 9567      	ROR  R22
000159 95f7      	ROR  R31
00015a 95e7      	ROR  R30
00015b 955a      	DEC  R21
00015c f7d1      	BRNE __CFD14
                 __CFD15:
00015d 2000      	TST  R0
00015e f40a      	BRPL __CFD16
00015f df5d      	RCALL __ANEGD1
                 __CFD16:
000160 915f      	POP  R21
000161 9508      	RET
                 
                 __CDF1U:
000162 9468      	SET
000163 c001      	RJMP __CDF1U0
                 __CDF1:
000164 94e8      	CLT
                 __CDF1U0:
000165 9730      	SBIW R30,0
000166 4060      	SBCI R22,0
000167 4070      	SBCI R23,0
000168 f0b1      	BREQ __CDF10
000169 2400      	CLR  R0
00016a f026      	BRTS __CDF11
00016b 2377      	TST  R23
00016c f412      	BRPL __CDF11
00016d 9400      	COM  R0
00016e df4e      	RCALL __ANEGD1
                 __CDF11:
00016f 2e17      	MOV  R1,R23
000170 e17e      	LDI  R23,30
000171 2011      	TST  R1
                 __CDF12:
000172 f032      	BRMI __CDF13
000173 957a      	DEC  R23
000174 0fee      	LSL  R30
000175 1fff      	ROL  R31
000176 1f66      	ROL  R22
000177 1c11      	ROL  R1
000178 cff9      	RJMP __CDF12
                 __CDF13:
000179 2fef      	MOV  R30,R31
00017a 2ff6      	MOV  R31,R22
00017b 2d61      	MOV  R22,R1
00017c 935f      	PUSH R21
00017d df8a      	RCALL __REPACK
00017e 915f      	POP  R21
                 __CDF10:
00017f 9508      	RET
                 
                 __ZERORES:
000180 27ee      	CLR  R30
000181 27ff      	CLR  R31
000182 01bf      	MOVW R22,R30
000183 915f      	POP  R21
000184 9508      	RET
                 
                 __MINRES:
000185 efef      	SER  R30
000186 efff      	SER  R31
000187 e76f      	LDI  R22,0x7F
000188 ef7f      	SER  R23
000189 915f      	POP  R21
00018a 9508      	RET
                 
                 __MAXRES:
00018b efef      	SER  R30
00018c efff      	SER  R31
00018d e76f      	LDI  R22,0x7F
00018e e77f      	LDI  R23,0x7F
00018f 915f      	POP  R21
000190 9508      	RET
                 
                 __MULF12:
000191 935f      	PUSH R21
000192 df87      	RCALL __UNPACK
000193 3870      	CPI  R23,0x80
000194 f359      	BREQ __ZERORES
000195 3890      	CPI  R25,0x80
000196 f349      	BREQ __ZERORES
000197 2401      	EOR  R0,R1
000198 9408      	SEC
000199 1f79      	ADC  R23,R25
00019a f423      	BRVC __MULF124
00019b f324      	BRLT __ZERORES
                 __MULF125:
00019c 2000      	TST  R0
00019d f33a      	BRMI __MINRES
00019e cfec      	RJMP __MAXRES
                 __MULF124:
00019f 920f      	PUSH R0
0001a0 931f      	PUSH R17
0001a1 932f      	PUSH R18
0001a2 933f      	PUSH R19
0001a3 934f      	PUSH R20
0001a4 2711      	CLR  R17
0001a5 2722      	CLR  R18
0001a6 2799      	CLR  R25
0001a7 9f68      	MUL  R22,R24
0001a8 01a0      	MOVW R20,R0
0001a9 9f8f      	MUL  R24,R31
0001aa 2d30      	MOV  R19,R0
0001ab 0d41      	ADD  R20,R1
0001ac 1f59      	ADC  R21,R25
0001ad 9f6b      	MUL  R22,R27
0001ae 0d30      	ADD  R19,R0
0001af 1d41      	ADC  R20,R1
0001b0 1f59      	ADC  R21,R25
0001b1 9f8e      	MUL  R24,R30
0001b2 d027      	RCALL __MULF126
0001b3 9fbf      	MUL  R27,R31
0001b4 d025      	RCALL __MULF126
0001b5 9f6a      	MUL  R22,R26
0001b6 d023      	RCALL __MULF126
0001b7 9fbe      	MUL  R27,R30
0001b8 d01d      	RCALL __MULF127
0001b9 9faf      	MUL  R26,R31
0001ba d01b      	RCALL __MULF127
0001bb 9fae      	MUL  R26,R30
0001bc 0d11      	ADD  R17,R1
0001bd 1f29      	ADC  R18,R25
0001be 1f39      	ADC  R19,R25
0001bf 1f49      	ADC  R20,R25
0001c0 1f59      	ADC  R21,R25
0001c1 2fe3      	MOV  R30,R19
0001c2 2ff4      	MOV  R31,R20
0001c3 2f65      	MOV  R22,R21
0001c4 2f52      	MOV  R21,R18
0001c5 914f      	POP  R20
0001c6 913f      	POP  R19
0001c7 912f      	POP  R18
0001c8 911f      	POP  R17
0001c9 900f      	POP  R0
0001ca 2366      	TST  R22
0001cb f02a      	BRMI __MULF122
0001cc 0f55      	LSL  R21
0001cd 1fee      	ROL  R30
0001ce 1fff      	ROL  R31
0001cf 1f66      	ROL  R22
0001d0 c002      	RJMP __MULF123
                 __MULF122:
0001d1 9573      	INC  R23
0001d2 f24b      	BRVS __MULF125
                 __MULF123:
0001d3 df2a      	RCALL __ROUND_REPACK
0001d4 915f      	POP  R21
0001d5 9508      	RET
                 
                 __MULF127:
0001d6 0d10      	ADD  R17,R0
0001d7 1d21      	ADC  R18,R1
0001d8 1f39      	ADC  R19,R25
0001d9 c002      	RJMP __MULF128
                 __MULF126:
0001da 0d20      	ADD  R18,R0
0001db 1d31      	ADC  R19,R1
                 __MULF128:
0001dc 1f49      	ADC  R20,R25
0001dd 1f59      	ADC  R21,R25
0001de 9508      	RET
                 
                 __DIVF21:
0001df 935f      	PUSH R21
0001e0 df39      	RCALL __UNPACK
0001e1 3870      	CPI  R23,0x80
0001e2 f421      	BRNE __DIVF210
0001e3 2011      	TST  R1
                 __DIVF211:
0001e4 f40a      	BRPL __DIVF219
0001e5 cf9f      	RJMP __MINRES
                 __DIVF219:
0001e6 cfa4      	RJMP __MAXRES
                 __DIVF210:
0001e7 3890      	CPI  R25,0x80
0001e8 f409      	BRNE __DIVF218
                 __DIVF217:
0001e9 cf96      	RJMP __ZERORES
                 __DIVF218:
0001ea 2401      	EOR  R0,R1
0001eb 9408      	SEC
0001ec 0b97      	SBC  R25,R23
0001ed f41b      	BRVC __DIVF216
0001ee f3d4      	BRLT __DIVF217
0001ef 2000      	TST  R0
0001f0 cff3      	RJMP __DIVF211
                 __DIVF216:
0001f1 2f79      	MOV  R23,R25
0001f2 931f      	PUSH R17
0001f3 932f      	PUSH R18
0001f4 933f      	PUSH R19
0001f5 934f      	PUSH R20
0001f6 2411      	CLR  R1
0001f7 2711      	CLR  R17
0001f8 2722      	CLR  R18
0001f9 2733      	CLR  R19
0001fa 01a9      	MOVW R20,R18
0001fb e290      	LDI  R25,32
                 __DIVF212:
0001fc 17ae      	CP   R26,R30
0001fd 07bf      	CPC  R27,R31
0001fe 0786      	CPC  R24,R22
0001ff 0741      	CPC  R20,R17
000200 f030      	BRLO __DIVF213
000201 1bae      	SUB  R26,R30
000202 0bbf      	SBC  R27,R31
000203 0b86      	SBC  R24,R22
000204 0b41      	SBC  R20,R17
000205 9408      	SEC
000206 c001      	RJMP __DIVF214
                 __DIVF213:
000207 9488      	CLC
                 __DIVF214:
000208 1f55      	ROL  R21
000209 1f22      	ROL  R18
00020a 1f33      	ROL  R19
00020b 1c11      	ROL  R1
00020c 1faa      	ROL  R26
00020d 1fbb      	ROL  R27
00020e 1f88      	ROL  R24
00020f 1f44      	ROL  R20
000210 959a      	DEC  R25
000211 f751      	BRNE __DIVF212
000212 01f9      	MOVW R30,R18
000213 2d61      	MOV  R22,R1
000214 914f      	POP  R20
000215 913f      	POP  R19
000216 912f      	POP  R18
000217 911f      	POP  R17
000218 2366      	TST  R22
000219 f032      	BRMI __DIVF215
00021a 0f55      	LSL  R21
00021b 1fee      	ROL  R30
00021c 1fff      	ROL  R31
00021d 1f66      	ROL  R22
00021e 957a      	DEC  R23
00021f f24b      	BRVS __DIVF217
                 __DIVF215:
000220 dedd      	RCALL __ROUND_REPACK
000221 915f      	POP  R21
000222 9508      	RET
                 
                 _delay_ms:
000223 9610      	adiw r26,0
000224 f039      	breq __delay_ms1
                 __delay_ms0:
000225 95a8      	wdr
                +
000226 ef8a     +LDI R24 , LOW ( 0xFA )
000227 e090     +LDI R25 , HIGH ( 0xFA )
                +__DELAY_USW_LOOP :
000228 9701     +SBIW R24 , 1
000229 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA
00022a 9711      	sbiw r26,1
00022b f7c9      	brne __delay_ms0
                 __delay_ms1:
00022c 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8535L register use summary:
r0 :  28 r1 :  21 r2 :   0 r3 :   0 r4 :   2 r5 :   1 r6 :   6 r7 :   0 
r8 :   2 r9 :   2 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:  14 r18:  13 r19:  12 r20:  14 r21:  48 r22:  38 r23:  34 
r24:  18 r25:  27 r26:  27 r27:  17 r28:   1 r29:   1 r30: 103 r31:  38 
x  :   2 y  :   2 z  :   1 
Registers used: 25 out of 35 (71.4%)

ATmega8535L instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  16 add   :   7 
adiw  :   2 and   :   2 andi  :   0 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 break :   0 breq  :   7 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   4 
brlt  :   2 brmi  :   5 brne  :  13 brpl  :   5 brsh  :   0 brtc  :   3 
brts  :   1 brvc  :   2 brvs  :   3 bset  :   0 bst   :   1 cbi   :   6 
cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 clr   :  16 
cls   :   0 clt   :   4 clv   :   0 clz   :   0 com   :   4 cp    :   1 
cpc   :   3 cpi   :  11 cpse  :   0 dec   :   8 des   :   0 eor   :   5 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   1 
inc   :   2 ld    :   1 ldd   :   0 ldi   :  57 lds   :   0 lpm   :   2 
lsl   :  11 lsr   :   1 mov   :  28 movw  :  15 mul   :   9 muls  :   0 
mulsu :   0 neg   :   8 nop   :   0 or    :   0 ori   :   1 out   :  43 
pop   :  16 push  :  15 rcall :  36 ret   :  20 reti  :   0 rjmp  :  49 
rol   :  25 ror   :   7 sbc   :   6 sbci  :   9 sbi   :   7 sbic  :   0 
sbis  :   1 sbiw  :   4 sbr   :   1 sbrc  :   1 sbrs  :   4 sec   :   3 
seh   :   0 sei   :   0 sen   :   0 ser   :   8 ses   :   0 set   :   4 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   3 std   :   0 
sts   :   0 sub   :   3 subi  :   2 swap  :   0 tst   :  12 wdr   :   1 

Instructions used: 64 out of 114 (56.1%)

ATmega8535L memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00045a   1104     10   1114    8192  13.6%
[.dseg] 0x000060 0x0000e0      0      0      0     512   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 6 warnings
