#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000106ee40 .scope module, "test" "test" 2 10;
 .timescale -9 -11;
P_0000000000f28680 .param/l "ADDRSIZE" 0 2 12, +C4<00000000000000000000000000001100>;
P_0000000000f286b8 .param/l "CYCLE" 0 2 14, +C4<00000000000000000000000000001010>;
P_0000000000f286f0 .param/l "MEMSIZE" 0 2 13, +C4<00000000000000000000000000000001000000000000>;
P_0000000000f28728 .param/l "WIDTH" 0 2 11, +C4<00000000000000000000000000100000>;
v0000000000f865a0_0 .net "CPU_dataIn", 31 0, v0000000000f27760_0;  1 drivers
v0000000000f861e0_0 .net "CPU_dataOut", 31 0, v0000000000f28480_0;  1 drivers
v0000000000f86fa0_0 .net "address", 11 0, v0000000000f28160_0;  1 drivers
v0000000000f86500_0 .var "clk", 0 0;
v0000000000f87680_0 .net "halt", 0 0, v0000000000f285c0_0;  1 drivers
v0000000000f868c0_0 .var "reset", 0 0;
v0000000000f85d80_0 .net "wr", 0 0, v0000000000f86dc0_0;  1 drivers
E_0000000000f21c80 .event edge, v0000000000f285c0_0;
S_0000000000f08910 .scope module, "mem" "memory" 2 21, 3 1 0, S_000000000106ee40;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 32 "dataOut"
    .port_info 1 /INPUT 32 "dataIn"
    .port_info 2 /INPUT 12 "address"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "wr"
    .port_info 5 /INPUT 1 "clk"
P_0000000000eb3070 .param/l "ADDRSIZE" 0 3 3, +C4<00000000000000000000000000001100>;
P_0000000000eb30a8 .param/l "MEMSIZE" 0 3 4, +C4<00000000000000000000000000000001000000000000>;
P_0000000000eb30e0 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
v0000000000f27a80 .array "MEM", 4095 0, 31 0;
v0000000000f27b20_0 .net "address", 11 0, v0000000000f28160_0;  alias, 1 drivers
v0000000000f283e0_0 .net "clk", 0 0, v0000000000f86500_0;  1 drivers
v0000000000f27d00_0 .net "dataIn", 31 0, v0000000000f28480_0;  alias, 1 drivers
v0000000000f27760_0 .var "dataOut", 31 0;
v0000000000f282a0_0 .net "reset", 0 0, v0000000000f868c0_0;  1 drivers
v0000000000f279e0_0 .net "wr", 0 0, v0000000000f86dc0_0;  alias, 1 drivers
E_0000000000f21900 .event posedge, v0000000000f283e0_0;
S_0000000000f08a90 .scope module, "mnp" "np" 2 20, 4 6 0, S_000000000106ee40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "wr"
    .port_info 3 /OUTPUT 12 "address"
    .port_info 4 /INPUT 32 "dataIn"
    .port_info 5 /OUTPUT 32 "dataOut"
    .port_info 6 /OUTPUT 1 "halt"
P_0000000000eb2760 .param/l "ADDRSIZE" 0 4 9, +C4<00000000000000000000000000001100>;
P_0000000000eb2798 .param/l "EXE" 0 4 80, C4<01>;
P_0000000000eb27d0 .param/l "FET" 0 4 80, C4<00>;
P_0000000000eb2808 .param/l "MAXREGS" 0 4 11, +C4<00000000000000000000000000010000>;
P_0000000000eb2840 .param/l "MEMSIZE" 0 4 10, +C4<00000000000000000000000000000001000000000000>;
P_0000000000eb2878 .param/l "SBITS" 0 4 12, +C4<00000000000000000000000000000101>;
P_0000000000eb28b0 .param/l "WB" 0 4 80, C4<10>;
P_0000000000eb28e8 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
v0000000000f280c0 .array "RFILE", 15 0, 31 0;
v0000000000f28160_0 .var "address", 11 0;
v0000000000f28340_0 .net "clk", 0 0, v0000000000f86500_0;  alias, 1 drivers
v0000000000f28200_0 .net "dataIn", 31 0, v0000000000f27760_0;  alias, 1 drivers
v0000000000f28480_0 .var "dataOut", 31 0;
v0000000000f28520_0 .var "dir", 0 0;
v0000000000f285c0_0 .var "halt", 0 0;
v0000000000f276c0_0 .var/i "i", 31 0;
v0000000000f87360_0 .var "ir", 31 0;
v0000000000f874a0_0 .var "next_state", 1 0;
v0000000000f86960_0 .var "pc", 11 0;
v0000000000f86820_0 .var "psr", 4 0;
v0000000000f87400_0 .net "reset", 0 0, v0000000000f868c0_0;  alias, 1 drivers
v0000000000f87540_0 .var "result", 32 0;
v0000000000f875e0_0 .var "src1", 31 0;
v0000000000f866e0_0 .var "src2", 31 0;
v0000000000f85f60_0 .var "state", 1 0;
v0000000000f86dc0_0 .var "wr", 0 0;
E_0000000000f21f00 .event edge, v0000000000f85f60_0;
v0000000000f280c0_0 .array/port v0000000000f280c0, 0;
v0000000000f280c0_1 .array/port v0000000000f280c0, 1;
v0000000000f280c0_2 .array/port v0000000000f280c0, 2;
E_0000000000f21c00/0 .event edge, v0000000000f86960_0, v0000000000f280c0_0, v0000000000f280c0_1, v0000000000f280c0_2;
v0000000000f280c0_3 .array/port v0000000000f280c0, 3;
v0000000000f280c0_4 .array/port v0000000000f280c0, 4;
v0000000000f280c0_5 .array/port v0000000000f280c0, 5;
v0000000000f280c0_6 .array/port v0000000000f280c0, 6;
E_0000000000f21c00/1 .event edge, v0000000000f280c0_3, v0000000000f280c0_4, v0000000000f280c0_5, v0000000000f280c0_6;
v0000000000f280c0_7 .array/port v0000000000f280c0, 7;
v0000000000f280c0_8 .array/port v0000000000f280c0, 8;
v0000000000f280c0_9 .array/port v0000000000f280c0, 9;
v0000000000f280c0_10 .array/port v0000000000f280c0, 10;
E_0000000000f21c00/2 .event edge, v0000000000f280c0_7, v0000000000f280c0_8, v0000000000f280c0_9, v0000000000f280c0_10;
v0000000000f280c0_11 .array/port v0000000000f280c0, 11;
v0000000000f280c0_12 .array/port v0000000000f280c0, 12;
v0000000000f280c0_13 .array/port v0000000000f280c0, 13;
v0000000000f280c0_14 .array/port v0000000000f280c0, 14;
E_0000000000f21c00/3 .event edge, v0000000000f280c0_11, v0000000000f280c0_12, v0000000000f280c0_13, v0000000000f280c0_14;
v0000000000f280c0_15 .array/port v0000000000f280c0, 15;
E_0000000000f21c00/4 .event edge, v0000000000f280c0_15;
E_0000000000f21c00 .event/or E_0000000000f21c00/0, E_0000000000f21c00/1, E_0000000000f21c00/2, E_0000000000f21c00/3, E_0000000000f21c00/4;
S_0000000000eb2930 .scope function, "checkcond" "checkcond" 4 103, 4 103 0, S_0000000000f08a90;
 .timescale -9 -11;
v0000000000f27bc0_0 .var "ccode", 4 0;
v0000000000f27ee0_0 .var "checkcond", 0 0;
TD_test.mnp.checkcond ;
    %load/vec4 v0000000000f27bc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f27ee0_0, 0, 1;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0000000000f86820_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000f27ee0_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0000000000f86820_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000f27ee0_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0000000000f86820_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0000000000f27ee0_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0000000000f86820_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000000000f27ee0_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0000000000f86820_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0000000000f27ee0_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f27ee0_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %end;
S_0000000000f85030 .scope task, "clearcondcode" "clearcondcode" 4 118, 4 118 0, S_0000000000f08a90;
 .timescale -9 -11;
TD_test.mnp.clearcondcode ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000f86820_0, 0, 5;
    %end;
S_0000000000f851b0 .scope task, "execute" "execute" 4 145, 4 145 0, S_0000000000f08a90;
 .timescale -9 -11;
TD_test.mnp.execute ;
    %load/vec4 v0000000000f87360_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %jmp T_2.21;
T_2.8 ;
    %jmp T_2.21;
T_2.9 ;
    %load/vec4 v0000000000f87360_0;
    %parti/s 4, 24, 6;
    %pad/u 5;
    %store/vec4 v0000000000f27bc0_0, 0, 5;
    %fork TD_test.mnp.checkcond, S_0000000000eb2930;
    %join;
    %load/vec4  v0000000000f27ee0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v0000000000f87360_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0000000000f86960_0, 0, 12;
T_2.22 ;
    %jmp T_2.21;
T_2.10 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000f85030;
    %join;
    %load/vec4 v0000000000f87360_0;
    %parti/s 1, 27, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %load/vec4 v0000000000f87360_0;
    %parti/s 12, 12, 5;
    %pad/u 33;
    %store/vec4 v0000000000f87540_0, 0, 33;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f86dc0_0, 0, 1;
    %load/vec4 v0000000000f87360_0;
    %parti/s 12, 12, 5;
    %store/vec4 v0000000000f28160_0, 0, 12;
    %load/vec4 v0000000000f28200_0;
    %pad/u 33;
    %store/vec4 v0000000000f87540_0, 0, 33;
T_2.25 ;
    %load/vec4 v0000000000f87540_0;
    %store/vec4 v0000000000f28020_0, 0, 33;
    %fork TD_test.mnp.setcondcode, S_0000000000f857b0;
    %join;
    %jmp T_2.21;
T_2.11 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000f85030;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f86dc0_0, 0, 1;
    %load/vec4 v0000000000f87360_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0000000000f28160_0, 0, 12;
    %load/vec4 v0000000000f87360_0;
    %parti/s 1, 27, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %load/vec4 v0000000000f87360_0;
    %parti/s 12, 12, 5;
    %pad/u 33;
    %store/vec4 v0000000000f87540_0, 0, 33;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0000000000f87360_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v0000000000f280c0, 4;
    %pad/u 33;
    %store/vec4 v0000000000f87540_0, 0, 33;
T_2.27 ;
    %load/vec4 v0000000000f87360_0;
    %parti/s 1, 27, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %load/vec4 v0000000000f87540_0;
    %store/vec4 v0000000000f28020_0, 0, 33;
    %fork TD_test.mnp.setcondcode, S_0000000000f857b0;
    %join;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0000000000f87540_0;
    %store/vec4 v0000000000f28020_0, 0, 33;
    %fork TD_test.mnp.setcondcode, S_0000000000f857b0;
    %join;
T_2.29 ;
    %jmp T_2.21;
T_2.12 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000f85030;
    %join;
    %load/vec4 v0000000000f87360_0;
    %store/vec4 v0000000000f27f80_0, 0, 32;
    %fork TD_test.mnp.getsrc, S_0000000000f85630;
    %join;
    %load/vec4  v0000000000f27e40_0;
    %store/vec4 v0000000000f875e0_0, 0, 32;
    %load/vec4 v0000000000f87360_0;
    %store/vec4 v0000000000f27800_0, 0, 32;
    %fork TD_test.mnp.getdst, S_0000000000f854b0;
    %join;
    %load/vec4  v0000000000f27c60_0;
    %store/vec4 v0000000000f866e0_0, 0, 32;
    %load/vec4 v0000000000f875e0_0;
    %pad/u 33;
    %load/vec4 v0000000000f866e0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000f87540_0, 0, 33;
    %load/vec4 v0000000000f87540_0;
    %store/vec4 v0000000000f28020_0, 0, 33;
    %fork TD_test.mnp.setcondcode, S_0000000000f857b0;
    %join;
    %jmp T_2.21;
T_2.13 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000f85030;
    %join;
    %load/vec4 v0000000000f87360_0;
    %store/vec4 v0000000000f27f80_0, 0, 32;
    %fork TD_test.mnp.getsrc, S_0000000000f85630;
    %join;
    %load/vec4  v0000000000f27e40_0;
    %store/vec4 v0000000000f875e0_0, 0, 32;
    %load/vec4 v0000000000f87360_0;
    %store/vec4 v0000000000f27800_0, 0, 32;
    %fork TD_test.mnp.getdst, S_0000000000f854b0;
    %join;
    %load/vec4  v0000000000f27c60_0;
    %store/vec4 v0000000000f866e0_0, 0, 32;
    %load/vec4 v0000000000f875e0_0;
    %pad/u 33;
    %load/vec4 v0000000000f866e0_0;
    %pad/u 33;
    %mul;
    %store/vec4 v0000000000f87540_0, 0, 33;
    %load/vec4 v0000000000f87540_0;
    %store/vec4 v0000000000f28020_0, 0, 33;
    %fork TD_test.mnp.setcondcode, S_0000000000f857b0;
    %join;
    %jmp T_2.21;
T_2.14 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000f85030;
    %join;
    %load/vec4 v0000000000f87360_0;
    %store/vec4 v0000000000f27f80_0, 0, 32;
    %fork TD_test.mnp.getsrc, S_0000000000f85630;
    %join;
    %load/vec4  v0000000000f27e40_0;
    %store/vec4 v0000000000f875e0_0, 0, 32;
    %load/vec4 v0000000000f875e0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000f87540_0, 0, 33;
    %load/vec4 v0000000000f87540_0;
    %store/vec4 v0000000000f28020_0, 0, 33;
    %fork TD_test.mnp.setcondcode, S_0000000000f857b0;
    %join;
    %jmp T_2.21;
T_2.15 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000f85030;
    %join;
    %load/vec4 v0000000000f87360_0;
    %store/vec4 v0000000000f27f80_0, 0, 32;
    %fork TD_test.mnp.getsrc, S_0000000000f85630;
    %join;
    %load/vec4  v0000000000f27e40_0;
    %store/vec4 v0000000000f875e0_0, 0, 32;
    %load/vec4 v0000000000f87360_0;
    %store/vec4 v0000000000f27800_0, 0, 32;
    %fork TD_test.mnp.getdst, S_0000000000f854b0;
    %join;
    %load/vec4  v0000000000f27c60_0;
    %store/vec4 v0000000000f866e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000f875e0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_2.30, 8;
    %load/vec4 v0000000000f875e0_0;
    %jmp/1 T_2.31, 8;
T_2.30 ; End of true expr.
    %load/vec4 v0000000000f875e0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/0 T_2.31, 8;
 ; End of false expr.
    %blend;
T_2.31;
    %store/vec4 v0000000000f276c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000f276c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.32, 8;
    %load/vec4 v0000000000f866e0_0;
    %pad/u 33;
    %load/vec4 v0000000000f276c0_0;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_2.33, 8;
T_2.32 ; End of true expr.
    %load/vec4 v0000000000f866e0_0;
    %pad/u 33;
    %load/vec4 v0000000000f276c0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_2.33, 8;
 ; End of false expr.
    %blend;
T_2.33;
    %store/vec4 v0000000000f87540_0, 0, 33;
    %load/vec4 v0000000000f87540_0;
    %store/vec4 v0000000000f28020_0, 0, 33;
    %fork TD_test.mnp.setcondcode, S_0000000000f857b0;
    %join;
    %jmp T_2.21;
T_2.16 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000f85030;
    %join;
    %load/vec4 v0000000000f87360_0;
    %store/vec4 v0000000000f27f80_0, 0, 32;
    %fork TD_test.mnp.getsrc, S_0000000000f85630;
    %join;
    %load/vec4  v0000000000f27e40_0;
    %store/vec4 v0000000000f875e0_0, 0, 32;
    %load/vec4 v0000000000f87360_0;
    %store/vec4 v0000000000f27800_0, 0, 32;
    %fork TD_test.mnp.getdst, S_0000000000f854b0;
    %join;
    %load/vec4  v0000000000f27c60_0;
    %store/vec4 v0000000000f866e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000f875e0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_2.34, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_2.35, 8;
T_2.34 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_2.35, 8;
 ; End of false expr.
    %blend;
T_2.35;
    %pad/s 1;
    %store/vec4 v0000000000f28520_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000f875e0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_2.36, 8;
    %load/vec4 v0000000000f875e0_0;
    %jmp/1 T_2.37, 8;
T_2.36 ; End of true expr.
    %load/vec4 v0000000000f875e0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/0 T_2.37, 8;
 ; End of false expr.
    %blend;
T_2.37;
    %store/vec4 v0000000000f276c0_0, 0, 32;
T_2.38 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000f276c0_0;
    %cmp/s;
    %jmp/0xz T_2.39, 5;
    %load/vec4 v0000000000f28520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.40, 4;
    %load/vec4 v0000000000f866e0_0;
    %pad/u 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000000f87540_0, 0, 33;
    %load/vec4 v0000000000f866e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f87540_0, 4, 1;
    %jmp T_2.41;
T_2.40 ;
    %load/vec4 v0000000000f866e0_0;
    %pad/u 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000f87540_0, 0, 33;
    %load/vec4 v0000000000f866e0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f87540_0, 4, 1;
T_2.41 ;
    %load/vec4 v0000000000f276c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000000f276c0_0, 0, 32;
    %load/vec4 v0000000000f87540_0;
    %pad/u 32;
    %store/vec4 v0000000000f866e0_0, 0, 32;
    %jmp T_2.38;
T_2.39 ;
    %load/vec4 v0000000000f87540_0;
    %store/vec4 v0000000000f28020_0, 0, 33;
    %fork TD_test.mnp.setcondcode, S_0000000000f857b0;
    %join;
    %jmp T_2.21;
T_2.17 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000f85030;
    %join;
    %load/vec4 v0000000000f87360_0;
    %store/vec4 v0000000000f27f80_0, 0, 32;
    %fork TD_test.mnp.getsrc, S_0000000000f85630;
    %join;
    %load/vec4  v0000000000f27e40_0;
    %store/vec4 v0000000000f875e0_0, 0, 32;
    %load/vec4 v0000000000f87360_0;
    %store/vec4 v0000000000f27800_0, 0, 32;
    %fork TD_test.mnp.getdst, S_0000000000f854b0;
    %join;
    %load/vec4  v0000000000f27c60_0;
    %store/vec4 v0000000000f866e0_0, 0, 32;
    %load/vec4 v0000000000f866e0_0;
    %pad/u 33;
    %load/vec4 v0000000000f875e0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000f87540_0, 0, 33;
    %load/vec4 v0000000000f87540_0;
    %store/vec4 v0000000000f28020_0, 0, 33;
    %fork TD_test.mnp.setcondcode, S_0000000000f857b0;
    %join;
    %jmp T_2.21;
T_2.18 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000f85030;
    %join;
    %load/vec4 v0000000000f87360_0;
    %store/vec4 v0000000000f27f80_0, 0, 32;
    %fork TD_test.mnp.getsrc, S_0000000000f85630;
    %join;
    %load/vec4  v0000000000f27e40_0;
    %store/vec4 v0000000000f875e0_0, 0, 32;
    %load/vec4 v0000000000f87360_0;
    %store/vec4 v0000000000f27800_0, 0, 32;
    %fork TD_test.mnp.getdst, S_0000000000f854b0;
    %join;
    %load/vec4  v0000000000f27c60_0;
    %store/vec4 v0000000000f866e0_0, 0, 32;
    %load/vec4 v0000000000f866e0_0;
    %pad/u 33;
    %load/vec4 v0000000000f875e0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000f87540_0, 0, 33;
    %load/vec4 v0000000000f87540_0;
    %store/vec4 v0000000000f28020_0, 0, 33;
    %fork TD_test.mnp.setcondcode, S_0000000000f857b0;
    %join;
    %jmp T_2.21;
T_2.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f285c0_0, 0, 1;
    %jmp T_2.21;
T_2.21 ;
    %pop/vec4 1;
    %end;
S_0000000000f85330 .scope task, "fetch" "fetch" 4 136, 4 136 0, S_0000000000f08a90;
 .timescale -9 -11;
TD_test.mnp.fetch ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f86dc0_0, 0, 1;
    %load/vec4 v0000000000f86960_0;
    %store/vec4 v0000000000f28160_0, 0, 12;
    %load/vec4 v0000000000f28200_0;
    %store/vec4 v0000000000f87360_0, 0, 32;
    %load/vec4 v0000000000f86960_0;
    %addi 1, 0, 12;
    %store/vec4 v0000000000f86960_0, 0, 12;
    %end;
S_0000000000f854b0 .scope function, "getdst" "getdst" 4 93, 4 93 0, S_0000000000f08a90;
 .timescale -9 -11;
v0000000000f27c60_0 .var "getdst", 31 0;
v0000000000f27800_0 .var "in", 31 0;
TD_test.mnp.getdst ;
    %load/vec4 v0000000000f87360_0;
    %parti/s 1, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.42, 4;
    %load/vec4 v0000000000f87360_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000000000f280c0, 4;
    %store/vec4 v0000000000f27c60_0, 0, 32;
T_4.42 ;
    %end;
S_0000000000f85630 .scope function, "getsrc" "getsrc" 4 83, 4 83 0, S_0000000000f08a90;
 .timescale -9 -11;
v0000000000f27e40_0 .var "getsrc", 31 0;
v0000000000f27f80_0 .var "in", 31 0;
TD_test.mnp.getsrc ;
    %load/vec4 v0000000000f87360_0;
    %parti/s 1, 27, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.44, 4;
    %load/vec4 v0000000000f87360_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v0000000000f280c0, 4;
    %store/vec4 v0000000000f27e40_0, 0, 32;
    %jmp T_5.45;
T_5.44 ;
    %load/vec4 v0000000000f87360_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %store/vec4 v0000000000f27e40_0, 0, 32;
T_5.45 ;
    %end;
S_0000000000f857b0 .scope task, "setcondcode" "setcondcode" 4 124, 4 124 0, S_0000000000f08a90;
 .timescale -9 -11;
v0000000000f28020_0 .var "res", 32 0;
TD_test.mnp.setcondcode ;
    %load/vec4 v0000000000f28020_0;
    %parti/s 1, 32, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f86820_0, 4, 1;
    %load/vec4 v0000000000f28020_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f86820_0, 4, 1;
    %load/vec4 v0000000000f28020_0;
    %xor/r;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f86820_0, 4, 1;
    %load/vec4 v0000000000f28020_0;
    %or/r;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f86820_0, 4, 1;
    %load/vec4 v0000000000f28020_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000f86820_0, 4, 1;
    %end;
S_0000000000f85930 .scope task, "write_result" "write_result" 4 251, 4 251 0, S_0000000000f08a90;
 .timescale -9 -11;
TD_test.mnp.write_result ;
    %pushi/vec4 3, 0, 4;
    %load/vec4 v0000000000f87360_0;
    %parti/s 4, 28, 6;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000000000f87360_0;
    %parti/s 4, 28, 6;
    %cmpi/u 11, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %load/vec4 v0000000000f87360_0;
    %parti/s 1, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.48, 4;
    %load/vec4 v0000000000f87540_0;
    %pad/u 32;
    %load/vec4 v0000000000f87360_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0000000000f280c0, 4, 0;
    %jmp T_7.49;
T_7.48 ;
    %vpi_call 4 258 "$display", "error!!" {0 0 0};
T_7.49 ;
    %jmp T_7.47;
T_7.46 ;
    %load/vec4 v0000000000f87360_0;
    %parti/s 4, 28, 6;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_7.50, 4;
    %load/vec4 v0000000000f87540_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000000000f28480_0, 0, 32;
T_7.50 ;
T_7.47 ;
    %end;
    .scope S_0000000000f08a90;
T_8 ;
    %wait E_0000000000f21c00;
    %vpi_call 4 268 "$display", "%d %d %b %b", $time, v0000000000f86960_0, &A<v0000000000f280c0, 0>, &A<v0000000000f280c0, 1> {0 0 0};
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000f08a90;
T_9 ;
    %wait E_0000000000f21900;
    %load/vec4 v0000000000f87400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f86dc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000f874a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000f86960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f285c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000000f874a0_0;
    %assign/vec4 v0000000000f85f60_0, 0;
    %vpi_call 4 280 "$display", "%d", v0000000000f86960_0 {0 0 0};
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000f08a90;
T_10 ;
    %wait E_0000000000f21f00;
    %load/vec4 v0000000000f85f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000f874a0_0, 0, 2;
    %jmp T_10.4;
T_10.0 ;
    %fork TD_test.mnp.fetch, S_0000000000f85330;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000f874a0_0, 0, 2;
    %jmp T_10.4;
T_10.1 ;
    %fork TD_test.mnp.execute, S_0000000000f851b0;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000f874a0_0, 0, 2;
    %jmp T_10.4;
T_10.2 ;
    %fork TD_test.mnp.write_result, S_0000000000f85930;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000f874a0_0, 0, 2;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000f08910;
T_11 ;
    %wait E_0000000000f21900;
    %load/vec4 v0000000000f282a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 3 14 "$readmemb", "risc.prog", v0000000000f27a80 {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000000f279e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000000000f27d00_0;
    %load/vec4 v0000000000f27b20_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0000000000f27a80, 4, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000000000f27b20_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000000000f27a80, 4;
    %store/vec4 v0000000000f27760_0, 0, 32;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000106ee40;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f86500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f868c0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f868c0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000000000106ee40;
T_13 ;
    %delay 500, 0;
    %load/vec4 v0000000000f86500_0;
    %inv;
    %store/vec4 v0000000000f86500_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000106ee40;
T_14 ;
    %wait E_0000000000f21c80;
    %load/vec4 v0000000000f87680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 2 41 "$display", "halt" {0 0 0};
    %vpi_call 2 42 "$finish" {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000000000106ee40;
T_15 ;
    %vpi_call 2 54 "$dumpfile", "np.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    "./memory.v";
    "./np_second_generation.v";
