
ADC081S021_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040a4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08004274  08004274  00005274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042d4  080042d4  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  080042d4  080042d4  000052d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080042dc  080042dc  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042dc  080042dc  000052dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080042e0  080042e0  000052e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080042e4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  20000068  0800434c  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d0  0800434c  000062d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a67e  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ba6  00000000  00000000  00010716  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c0  00000000  00000000  000122c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000772  00000000  00000000  00012c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022444  00000000  00000000  000133f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c4f7  00000000  00000000  00035836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc6f7  00000000  00000000  00041d2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010e424  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ea8  00000000  00000000  0010e468  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00111310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800425c 	.word	0x0800425c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	0800425c 	.word	0x0800425c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80005a8:	1d39      	adds	r1, r7, #4
 80005aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80005ae:	2201      	movs	r2, #1
 80005b0:	4803      	ldr	r0, [pc, #12]	@ (80005c0 <__io_putchar+0x20>)
 80005b2:	f002 fb67 	bl	8002c84 <HAL_UART_Transmit>
  return ch;
 80005b6:	687b      	ldr	r3, [r7, #4]
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	3708      	adds	r7, #8
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	20000134 	.word	0x20000134

080005c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ca:	f000 fbbd 	bl	8000d48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ce:	f000 f82f 	bl	8000630 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d2:	f000 f937 	bl	8000844 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005d6:	f000 f90b 	bl	80007f0 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80005da:	f000 f89d 	bl	8000718 <MX_SPI2_Init>
  MX_SPI3_Init();
 80005de:	f000 f8d3 	bl	8000788 <MX_SPI3_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint16_t read_data;
  uint16_t write_data = 0x8000; // Acting like Chip select
 80005e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005e6:	80bb      	strh	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80005e8:	2120      	movs	r1, #32
 80005ea:	480d      	ldr	r0, [pc, #52]	@ (8000620 <main+0x5c>)
 80005ec:	f000 fed5 	bl	800139a <HAL_GPIO_TogglePin>

	HAL_SPI_Transmit(&hspi2, &write_data,  1, 1);
 80005f0:	1d39      	adds	r1, r7, #4
 80005f2:	2301      	movs	r3, #1
 80005f4:	2201      	movs	r2, #1
 80005f6:	480b      	ldr	r0, [pc, #44]	@ (8000624 <main+0x60>)
 80005f8:	f001 fdab 	bl	8002152 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &read_data, 1, 1);
 80005fc:	1db9      	adds	r1, r7, #6
 80005fe:	2301      	movs	r3, #1
 8000600:	2201      	movs	r2, #1
 8000602:	4809      	ldr	r0, [pc, #36]	@ (8000628 <main+0x64>)
 8000604:	f001 fee9 	bl	80023da <HAL_SPI_Receive>
	printf("ADC Value = %d \r\n", read_data);
 8000608:	88fb      	ldrh	r3, [r7, #6]
 800060a:	4619      	mov	r1, r3
 800060c:	4807      	ldr	r0, [pc, #28]	@ (800062c <main+0x68>)
 800060e:	f002 ffb7 	bl	8003580 <iprintf>
	HAL_Delay(1000);
 8000612:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000616:	f000 fc09 	bl	8000e2c <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800061a:	bf00      	nop
 800061c:	e7e4      	b.n	80005e8 <main+0x24>
 800061e:	bf00      	nop
 8000620:	40020000 	.word	0x40020000
 8000624:	20000084 	.word	0x20000084
 8000628:	200000dc 	.word	0x200000dc
 800062c:	08004274 	.word	0x08004274

08000630 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b094      	sub	sp, #80	@ 0x50
 8000634:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000636:	f107 031c 	add.w	r3, r7, #28
 800063a:	2234      	movs	r2, #52	@ 0x34
 800063c:	2100      	movs	r1, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f002 fff3 	bl	800362a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000644:	f107 0308 	add.w	r3, r7, #8
 8000648:	2200      	movs	r2, #0
 800064a:	601a      	str	r2, [r3, #0]
 800064c:	605a      	str	r2, [r3, #4]
 800064e:	609a      	str	r2, [r3, #8]
 8000650:	60da      	str	r2, [r3, #12]
 8000652:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000654:	2300      	movs	r3, #0
 8000656:	607b      	str	r3, [r7, #4]
 8000658:	4b2d      	ldr	r3, [pc, #180]	@ (8000710 <SystemClock_Config+0xe0>)
 800065a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800065c:	4a2c      	ldr	r2, [pc, #176]	@ (8000710 <SystemClock_Config+0xe0>)
 800065e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000662:	6413      	str	r3, [r2, #64]	@ 0x40
 8000664:	4b2a      	ldr	r3, [pc, #168]	@ (8000710 <SystemClock_Config+0xe0>)
 8000666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000668:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000670:	2300      	movs	r3, #0
 8000672:	603b      	str	r3, [r7, #0]
 8000674:	4b27      	ldr	r3, [pc, #156]	@ (8000714 <SystemClock_Config+0xe4>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	4a26      	ldr	r2, [pc, #152]	@ (8000714 <SystemClock_Config+0xe4>)
 800067a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800067e:	6013      	str	r3, [r2, #0]
 8000680:	4b24      	ldr	r3, [pc, #144]	@ (8000714 <SystemClock_Config+0xe4>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000688:	603b      	str	r3, [r7, #0]
 800068a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800068c:	2301      	movs	r3, #1
 800068e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000690:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000694:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000696:	2302      	movs	r3, #2
 8000698:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800069a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800069e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006a0:	2308      	movs	r3, #8
 80006a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 80006a4:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 80006a8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006aa:	2302      	movs	r3, #2
 80006ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006ae:	2302      	movs	r3, #2
 80006b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006b2:	2302      	movs	r3, #2
 80006b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b6:	f107 031c 	add.w	r3, r7, #28
 80006ba:	4618      	mov	r0, r3
 80006bc:	f001 fa22 	bl	8001b04 <HAL_RCC_OscConfig>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006c6:	f000 f92b 	bl	8000920 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80006ca:	f000 fe81 	bl	80013d0 <HAL_PWREx_EnableOverDrive>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80006d4:	f000 f924 	bl	8000920 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d8:	230f      	movs	r3, #15
 80006da:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006dc:	2302      	movs	r3, #2
 80006de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e0:	2300      	movs	r3, #0
 80006e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006e4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006ee:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006f0:	f107 0308 	add.w	r3, r7, #8
 80006f4:	2105      	movs	r1, #5
 80006f6:	4618      	mov	r0, r3
 80006f8:	f000 feba 	bl	8001470 <HAL_RCC_ClockConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000702:	f000 f90d 	bl	8000920 <Error_Handler>
  }
}
 8000706:	bf00      	nop
 8000708:	3750      	adds	r7, #80	@ 0x50
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40023800 	.word	0x40023800
 8000714:	40007000 	.word	0x40007000

08000718 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800071c:	4b18      	ldr	r3, [pc, #96]	@ (8000780 <MX_SPI2_Init+0x68>)
 800071e:	4a19      	ldr	r2, [pc, #100]	@ (8000784 <MX_SPI2_Init+0x6c>)
 8000720:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000722:	4b17      	ldr	r3, [pc, #92]	@ (8000780 <MX_SPI2_Init+0x68>)
 8000724:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000728:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800072a:	4b15      	ldr	r3, [pc, #84]	@ (8000780 <MX_SPI2_Init+0x68>)
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8000730:	4b13      	ldr	r3, [pc, #76]	@ (8000780 <MX_SPI2_Init+0x68>)
 8000732:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000736:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000738:	4b11      	ldr	r3, [pc, #68]	@ (8000780 <MX_SPI2_Init+0x68>)
 800073a:	2202      	movs	r2, #2
 800073c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800073e:	4b10      	ldr	r3, [pc, #64]	@ (8000780 <MX_SPI2_Init+0x68>)
 8000740:	2200      	movs	r2, #0
 8000742:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000744:	4b0e      	ldr	r3, [pc, #56]	@ (8000780 <MX_SPI2_Init+0x68>)
 8000746:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800074a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800074c:	4b0c      	ldr	r3, [pc, #48]	@ (8000780 <MX_SPI2_Init+0x68>)
 800074e:	2220      	movs	r2, #32
 8000750:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000752:	4b0b      	ldr	r3, [pc, #44]	@ (8000780 <MX_SPI2_Init+0x68>)
 8000754:	2200      	movs	r2, #0
 8000756:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000758:	4b09      	ldr	r3, [pc, #36]	@ (8000780 <MX_SPI2_Init+0x68>)
 800075a:	2200      	movs	r2, #0
 800075c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800075e:	4b08      	ldr	r3, [pc, #32]	@ (8000780 <MX_SPI2_Init+0x68>)
 8000760:	2200      	movs	r2, #0
 8000762:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000764:	4b06      	ldr	r3, [pc, #24]	@ (8000780 <MX_SPI2_Init+0x68>)
 8000766:	220a      	movs	r2, #10
 8000768:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800076a:	4805      	ldr	r0, [pc, #20]	@ (8000780 <MX_SPI2_Init+0x68>)
 800076c:	f001 fc68 	bl	8002040 <HAL_SPI_Init>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8000776:	f000 f8d3 	bl	8000920 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800077a:	bf00      	nop
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	20000084 	.word	0x20000084
 8000784:	40003800 	.word	0x40003800

08000788 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800078c:	4b16      	ldr	r3, [pc, #88]	@ (80007e8 <MX_SPI3_Init+0x60>)
 800078e:	4a17      	ldr	r2, [pc, #92]	@ (80007ec <MX_SPI3_Init+0x64>)
 8000790:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 8000792:	4b15      	ldr	r3, [pc, #84]	@ (80007e8 <MX_SPI3_Init+0x60>)
 8000794:	2200      	movs	r2, #0
 8000796:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000798:	4b13      	ldr	r3, [pc, #76]	@ (80007e8 <MX_SPI3_Init+0x60>)
 800079a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800079e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 80007a0:	4b11      	ldr	r3, [pc, #68]	@ (80007e8 <MX_SPI3_Init+0x60>)
 80007a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80007a6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80007a8:	4b0f      	ldr	r3, [pc, #60]	@ (80007e8 <MX_SPI3_Init+0x60>)
 80007aa:	2202      	movs	r2, #2
 80007ac:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 80007ae:	4b0e      	ldr	r3, [pc, #56]	@ (80007e8 <MX_SPI3_Init+0x60>)
 80007b0:	2201      	movs	r2, #1
 80007b2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80007b4:	4b0c      	ldr	r3, [pc, #48]	@ (80007e8 <MX_SPI3_Init+0x60>)
 80007b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007ba:	619a      	str	r2, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007bc:	4b0a      	ldr	r3, [pc, #40]	@ (80007e8 <MX_SPI3_Init+0x60>)
 80007be:	2200      	movs	r2, #0
 80007c0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80007c2:	4b09      	ldr	r3, [pc, #36]	@ (80007e8 <MX_SPI3_Init+0x60>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007c8:	4b07      	ldr	r3, [pc, #28]	@ (80007e8 <MX_SPI3_Init+0x60>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80007ce:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <MX_SPI3_Init+0x60>)
 80007d0:	220a      	movs	r2, #10
 80007d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80007d4:	4804      	ldr	r0, [pc, #16]	@ (80007e8 <MX_SPI3_Init+0x60>)
 80007d6:	f001 fc33 	bl	8002040 <HAL_SPI_Init>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_SPI3_Init+0x5c>
  {
    Error_Handler();
 80007e0:	f000 f89e 	bl	8000920 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80007e4:	bf00      	nop
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	200000dc 	.word	0x200000dc
 80007ec:	40003c00 	.word	0x40003c00

080007f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007f4:	4b11      	ldr	r3, [pc, #68]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 80007f6:	4a12      	ldr	r2, [pc, #72]	@ (8000840 <MX_USART2_UART_Init+0x50>)
 80007f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007fa:	4b10      	ldr	r3, [pc, #64]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 80007fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000800:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000802:	4b0e      	ldr	r3, [pc, #56]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000808:	4b0c      	ldr	r3, [pc, #48]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 800080a:	2200      	movs	r2, #0
 800080c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800080e:	4b0b      	ldr	r3, [pc, #44]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000810:	2200      	movs	r2, #0
 8000812:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000814:	4b09      	ldr	r3, [pc, #36]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000816:	220c      	movs	r2, #12
 8000818:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800081a:	4b08      	ldr	r3, [pc, #32]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 800081c:	2200      	movs	r2, #0
 800081e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000820:	4b06      	ldr	r3, [pc, #24]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000822:	2200      	movs	r2, #0
 8000824:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000826:	4805      	ldr	r0, [pc, #20]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000828:	f002 f9dc 	bl	8002be4 <HAL_UART_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000832:	f000 f875 	bl	8000920 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	20000134 	.word	0x20000134
 8000840:	40004400 	.word	0x40004400

08000844 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b08a      	sub	sp, #40	@ 0x28
 8000848:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084a:	f107 0314 	add.w	r3, r7, #20
 800084e:	2200      	movs	r2, #0
 8000850:	601a      	str	r2, [r3, #0]
 8000852:	605a      	str	r2, [r3, #4]
 8000854:	609a      	str	r2, [r3, #8]
 8000856:	60da      	str	r2, [r3, #12]
 8000858:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	613b      	str	r3, [r7, #16]
 800085e:	4b2d      	ldr	r3, [pc, #180]	@ (8000914 <MX_GPIO_Init+0xd0>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	4a2c      	ldr	r2, [pc, #176]	@ (8000914 <MX_GPIO_Init+0xd0>)
 8000864:	f043 0304 	orr.w	r3, r3, #4
 8000868:	6313      	str	r3, [r2, #48]	@ 0x30
 800086a:	4b2a      	ldr	r3, [pc, #168]	@ (8000914 <MX_GPIO_Init+0xd0>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	f003 0304 	and.w	r3, r3, #4
 8000872:	613b      	str	r3, [r7, #16]
 8000874:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	60fb      	str	r3, [r7, #12]
 800087a:	4b26      	ldr	r3, [pc, #152]	@ (8000914 <MX_GPIO_Init+0xd0>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	4a25      	ldr	r2, [pc, #148]	@ (8000914 <MX_GPIO_Init+0xd0>)
 8000880:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000884:	6313      	str	r3, [r2, #48]	@ 0x30
 8000886:	4b23      	ldr	r3, [pc, #140]	@ (8000914 <MX_GPIO_Init+0xd0>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	60bb      	str	r3, [r7, #8]
 8000896:	4b1f      	ldr	r3, [pc, #124]	@ (8000914 <MX_GPIO_Init+0xd0>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	4a1e      	ldr	r2, [pc, #120]	@ (8000914 <MX_GPIO_Init+0xd0>)
 800089c:	f043 0301 	orr.w	r3, r3, #1
 80008a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000914 <MX_GPIO_Init+0xd0>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	f003 0301 	and.w	r3, r3, #1
 80008aa:	60bb      	str	r3, [r7, #8]
 80008ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	607b      	str	r3, [r7, #4]
 80008b2:	4b18      	ldr	r3, [pc, #96]	@ (8000914 <MX_GPIO_Init+0xd0>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b6:	4a17      	ldr	r2, [pc, #92]	@ (8000914 <MX_GPIO_Init+0xd0>)
 80008b8:	f043 0302 	orr.w	r3, r3, #2
 80008bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008be:	4b15      	ldr	r3, [pc, #84]	@ (8000914 <MX_GPIO_Init+0xd0>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	f003 0302 	and.w	r3, r3, #2
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2120      	movs	r1, #32
 80008ce:	4812      	ldr	r0, [pc, #72]	@ (8000918 <MX_GPIO_Init+0xd4>)
 80008d0:	f000 fd4a 	bl	8001368 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008da:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008e4:	f107 0314 	add.w	r3, r7, #20
 80008e8:	4619      	mov	r1, r3
 80008ea:	480c      	ldr	r0, [pc, #48]	@ (800091c <MX_GPIO_Init+0xd8>)
 80008ec:	f000 fba8 	bl	8001040 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008f0:	2320      	movs	r3, #32
 80008f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f4:	2301      	movs	r3, #1
 80008f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fc:	2300      	movs	r3, #0
 80008fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	4619      	mov	r1, r3
 8000906:	4804      	ldr	r0, [pc, #16]	@ (8000918 <MX_GPIO_Init+0xd4>)
 8000908:	f000 fb9a 	bl	8001040 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800090c:	bf00      	nop
 800090e:	3728      	adds	r7, #40	@ 0x28
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40023800 	.word	0x40023800
 8000918:	40020000 	.word	0x40020000
 800091c:	40020800 	.word	0x40020800

08000920 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000924:	b672      	cpsid	i
}
 8000926:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000928:	bf00      	nop
 800092a:	e7fd      	b.n	8000928 <Error_Handler+0x8>

0800092c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	607b      	str	r3, [r7, #4]
 8000936:	4b10      	ldr	r3, [pc, #64]	@ (8000978 <HAL_MspInit+0x4c>)
 8000938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800093a:	4a0f      	ldr	r2, [pc, #60]	@ (8000978 <HAL_MspInit+0x4c>)
 800093c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000940:	6453      	str	r3, [r2, #68]	@ 0x44
 8000942:	4b0d      	ldr	r3, [pc, #52]	@ (8000978 <HAL_MspInit+0x4c>)
 8000944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000946:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	603b      	str	r3, [r7, #0]
 8000952:	4b09      	ldr	r3, [pc, #36]	@ (8000978 <HAL_MspInit+0x4c>)
 8000954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000956:	4a08      	ldr	r2, [pc, #32]	@ (8000978 <HAL_MspInit+0x4c>)
 8000958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800095c:	6413      	str	r3, [r2, #64]	@ 0x40
 800095e:	4b06      	ldr	r3, [pc, #24]	@ (8000978 <HAL_MspInit+0x4c>)
 8000960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000966:	603b      	str	r3, [r7, #0]
 8000968:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800096a:	2007      	movs	r0, #7
 800096c:	f000 fb34 	bl	8000fd8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000970:	bf00      	nop
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40023800 	.word	0x40023800

0800097c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08c      	sub	sp, #48	@ 0x30
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000984:	f107 031c 	add.w	r3, r7, #28
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
 8000992:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a3b      	ldr	r2, [pc, #236]	@ (8000a88 <HAL_SPI_MspInit+0x10c>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d12d      	bne.n	80009fa <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	61bb      	str	r3, [r7, #24]
 80009a2:	4b3a      	ldr	r3, [pc, #232]	@ (8000a8c <HAL_SPI_MspInit+0x110>)
 80009a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a6:	4a39      	ldr	r2, [pc, #228]	@ (8000a8c <HAL_SPI_MspInit+0x110>)
 80009a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80009ae:	4b37      	ldr	r3, [pc, #220]	@ (8000a8c <HAL_SPI_MspInit+0x110>)
 80009b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009b6:	61bb      	str	r3, [r7, #24]
 80009b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ba:	2300      	movs	r3, #0
 80009bc:	617b      	str	r3, [r7, #20]
 80009be:	4b33      	ldr	r3, [pc, #204]	@ (8000a8c <HAL_SPI_MspInit+0x110>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c2:	4a32      	ldr	r2, [pc, #200]	@ (8000a8c <HAL_SPI_MspInit+0x110>)
 80009c4:	f043 0302 	orr.w	r3, r3, #2
 80009c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ca:	4b30      	ldr	r3, [pc, #192]	@ (8000a8c <HAL_SPI_MspInit+0x110>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ce:	f003 0302 	and.w	r3, r3, #2
 80009d2:	617b      	str	r3, [r7, #20]
 80009d4:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80009d6:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80009da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009dc:	2302      	movs	r3, #2
 80009de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009e4:	2303      	movs	r3, #3
 80009e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009e8:	2305      	movs	r3, #5
 80009ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ec:	f107 031c 	add.w	r3, r7, #28
 80009f0:	4619      	mov	r1, r3
 80009f2:	4827      	ldr	r0, [pc, #156]	@ (8000a90 <HAL_SPI_MspInit+0x114>)
 80009f4:	f000 fb24 	bl	8001040 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80009f8:	e041      	b.n	8000a7e <HAL_SPI_MspInit+0x102>
  else if(hspi->Instance==SPI3)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4a25      	ldr	r2, [pc, #148]	@ (8000a94 <HAL_SPI_MspInit+0x118>)
 8000a00:	4293      	cmp	r3, r2
 8000a02:	d13c      	bne.n	8000a7e <HAL_SPI_MspInit+0x102>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a04:	2300      	movs	r3, #0
 8000a06:	613b      	str	r3, [r7, #16]
 8000a08:	4b20      	ldr	r3, [pc, #128]	@ (8000a8c <HAL_SPI_MspInit+0x110>)
 8000a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a0c:	4a1f      	ldr	r2, [pc, #124]	@ (8000a8c <HAL_SPI_MspInit+0x110>)
 8000a0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a12:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a14:	4b1d      	ldr	r3, [pc, #116]	@ (8000a8c <HAL_SPI_MspInit+0x110>)
 8000a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000a1c:	613b      	str	r3, [r7, #16]
 8000a1e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a20:	2300      	movs	r3, #0
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	4b19      	ldr	r3, [pc, #100]	@ (8000a8c <HAL_SPI_MspInit+0x110>)
 8000a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a28:	4a18      	ldr	r2, [pc, #96]	@ (8000a8c <HAL_SPI_MspInit+0x110>)
 8000a2a:	f043 0304 	orr.w	r3, r3, #4
 8000a2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a30:	4b16      	ldr	r3, [pc, #88]	@ (8000a8c <HAL_SPI_MspInit+0x110>)
 8000a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a34:	f003 0304 	and.w	r3, r3, #4
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a40:	2302      	movs	r3, #2
 8000a42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a48:	2303      	movs	r3, #3
 8000a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 8000a4c:	2305      	movs	r3, #5
 8000a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a50:	f107 031c 	add.w	r3, r7, #28
 8000a54:	4619      	mov	r1, r3
 8000a56:	4810      	ldr	r0, [pc, #64]	@ (8000a98 <HAL_SPI_MspInit+0x11c>)
 8000a58:	f000 faf2 	bl	8001040 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a62:	2302      	movs	r3, #2
 8000a64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a6e:	2306      	movs	r3, #6
 8000a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a72:	f107 031c 	add.w	r3, r7, #28
 8000a76:	4619      	mov	r1, r3
 8000a78:	4807      	ldr	r0, [pc, #28]	@ (8000a98 <HAL_SPI_MspInit+0x11c>)
 8000a7a:	f000 fae1 	bl	8001040 <HAL_GPIO_Init>
}
 8000a7e:	bf00      	nop
 8000a80:	3730      	adds	r7, #48	@ 0x30
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	40003800 	.word	0x40003800
 8000a8c:	40023800 	.word	0x40023800
 8000a90:	40020400 	.word	0x40020400
 8000a94:	40003c00 	.word	0x40003c00
 8000a98:	40020800 	.word	0x40020800

08000a9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b08a      	sub	sp, #40	@ 0x28
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa4:	f107 0314 	add.w	r3, r7, #20
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
 8000aac:	605a      	str	r2, [r3, #4]
 8000aae:	609a      	str	r2, [r3, #8]
 8000ab0:	60da      	str	r2, [r3, #12]
 8000ab2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a19      	ldr	r2, [pc, #100]	@ (8000b20 <HAL_UART_MspInit+0x84>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d12b      	bne.n	8000b16 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000abe:	2300      	movs	r3, #0
 8000ac0:	613b      	str	r3, [r7, #16]
 8000ac2:	4b18      	ldr	r3, [pc, #96]	@ (8000b24 <HAL_UART_MspInit+0x88>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac6:	4a17      	ldr	r2, [pc, #92]	@ (8000b24 <HAL_UART_MspInit+0x88>)
 8000ac8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000acc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ace:	4b15      	ldr	r3, [pc, #84]	@ (8000b24 <HAL_UART_MspInit+0x88>)
 8000ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ad6:	613b      	str	r3, [r7, #16]
 8000ad8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	4b11      	ldr	r3, [pc, #68]	@ (8000b24 <HAL_UART_MspInit+0x88>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	4a10      	ldr	r2, [pc, #64]	@ (8000b24 <HAL_UART_MspInit+0x88>)
 8000ae4:	f043 0301 	orr.w	r3, r3, #1
 8000ae8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aea:	4b0e      	ldr	r3, [pc, #56]	@ (8000b24 <HAL_UART_MspInit+0x88>)
 8000aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	60fb      	str	r3, [r7, #12]
 8000af4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000af6:	230c      	movs	r3, #12
 8000af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000afa:	2302      	movs	r3, #2
 8000afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afe:	2300      	movs	r3, #0
 8000b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b02:	2303      	movs	r3, #3
 8000b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b06:	2307      	movs	r3, #7
 8000b08:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b0a:	f107 0314 	add.w	r3, r7, #20
 8000b0e:	4619      	mov	r1, r3
 8000b10:	4805      	ldr	r0, [pc, #20]	@ (8000b28 <HAL_UART_MspInit+0x8c>)
 8000b12:	f000 fa95 	bl	8001040 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b16:	bf00      	nop
 8000b18:	3728      	adds	r7, #40	@ 0x28
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	40004400 	.word	0x40004400
 8000b24:	40023800 	.word	0x40023800
 8000b28:	40020000 	.word	0x40020000

08000b2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b30:	bf00      	nop
 8000b32:	e7fd      	b.n	8000b30 <NMI_Handler+0x4>

08000b34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b38:	bf00      	nop
 8000b3a:	e7fd      	b.n	8000b38 <HardFault_Handler+0x4>

08000b3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b40:	bf00      	nop
 8000b42:	e7fd      	b.n	8000b40 <MemManage_Handler+0x4>

08000b44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b48:	bf00      	nop
 8000b4a:	e7fd      	b.n	8000b48 <BusFault_Handler+0x4>

08000b4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b50:	bf00      	nop
 8000b52:	e7fd      	b.n	8000b50 <UsageFault_Handler+0x4>

08000b54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b58:	bf00      	nop
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr

08000b62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b66:	bf00      	nop
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr

08000b70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr

08000b7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b82:	f000 f933 	bl	8000dec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	b086      	sub	sp, #24
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	60f8      	str	r0, [r7, #12]
 8000b92:	60b9      	str	r1, [r7, #8]
 8000b94:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b96:	2300      	movs	r3, #0
 8000b98:	617b      	str	r3, [r7, #20]
 8000b9a:	e00a      	b.n	8000bb2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b9c:	f3af 8000 	nop.w
 8000ba0:	4601      	mov	r1, r0
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	1c5a      	adds	r2, r3, #1
 8000ba6:	60ba      	str	r2, [r7, #8]
 8000ba8:	b2ca      	uxtb	r2, r1
 8000baa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	3301      	adds	r3, #1
 8000bb0:	617b      	str	r3, [r7, #20]
 8000bb2:	697a      	ldr	r2, [r7, #20]
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	dbf0      	blt.n	8000b9c <_read+0x12>
  }

  return len;
 8000bba:	687b      	ldr	r3, [r7, #4]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3718      	adds	r7, #24
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	60f8      	str	r0, [r7, #12]
 8000bcc:	60b9      	str	r1, [r7, #8]
 8000bce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	617b      	str	r3, [r7, #20]
 8000bd4:	e009      	b.n	8000bea <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	1c5a      	adds	r2, r3, #1
 8000bda:	60ba      	str	r2, [r7, #8]
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	4618      	mov	r0, r3
 8000be0:	f7ff fcde 	bl	80005a0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	3301      	adds	r3, #1
 8000be8:	617b      	str	r3, [r7, #20]
 8000bea:	697a      	ldr	r2, [r7, #20]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	dbf1      	blt.n	8000bd6 <_write+0x12>
  }
  return len;
 8000bf2:	687b      	ldr	r3, [r7, #4]
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <_close>:

int _close(int file)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c24:	605a      	str	r2, [r3, #4]
  return 0;
 8000c26:	2300      	movs	r3, #0
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	370c      	adds	r7, #12
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr

08000c34 <_isatty>:

int _isatty(int file)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c3c:	2301      	movs	r3, #1
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	370c      	adds	r7, #12
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr

08000c4a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	b085      	sub	sp, #20
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	60f8      	str	r0, [r7, #12]
 8000c52:	60b9      	str	r1, [r7, #8]
 8000c54:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c56:	2300      	movs	r3, #0
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3714      	adds	r7, #20
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr

08000c64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b086      	sub	sp, #24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c6c:	4a14      	ldr	r2, [pc, #80]	@ (8000cc0 <_sbrk+0x5c>)
 8000c6e:	4b15      	ldr	r3, [pc, #84]	@ (8000cc4 <_sbrk+0x60>)
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c78:	4b13      	ldr	r3, [pc, #76]	@ (8000cc8 <_sbrk+0x64>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d102      	bne.n	8000c86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c80:	4b11      	ldr	r3, [pc, #68]	@ (8000cc8 <_sbrk+0x64>)
 8000c82:	4a12      	ldr	r2, [pc, #72]	@ (8000ccc <_sbrk+0x68>)
 8000c84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c86:	4b10      	ldr	r3, [pc, #64]	@ (8000cc8 <_sbrk+0x64>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	693a      	ldr	r2, [r7, #16]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d207      	bcs.n	8000ca4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c94:	f002 fd18 	bl	80036c8 <__errno>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	220c      	movs	r2, #12
 8000c9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca2:	e009      	b.n	8000cb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ca4:	4b08      	ldr	r3, [pc, #32]	@ (8000cc8 <_sbrk+0x64>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000caa:	4b07      	ldr	r3, [pc, #28]	@ (8000cc8 <_sbrk+0x64>)
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	4a05      	ldr	r2, [pc, #20]	@ (8000cc8 <_sbrk+0x64>)
 8000cb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3718      	adds	r7, #24
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20020000 	.word	0x20020000
 8000cc4:	00000400 	.word	0x00000400
 8000cc8:	2000017c 	.word	0x2000017c
 8000ccc:	200002d0 	.word	0x200002d0

08000cd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cd4:	4b06      	ldr	r3, [pc, #24]	@ (8000cf0 <SystemInit+0x20>)
 8000cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cda:	4a05      	ldr	r2, [pc, #20]	@ (8000cf0 <SystemInit+0x20>)
 8000cdc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ce0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000cf4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d2c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000cf8:	f7ff ffea 	bl	8000cd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cfc:	480c      	ldr	r0, [pc, #48]	@ (8000d30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cfe:	490d      	ldr	r1, [pc, #52]	@ (8000d34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d00:	4a0d      	ldr	r2, [pc, #52]	@ (8000d38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d04:	e002      	b.n	8000d0c <LoopCopyDataInit>

08000d06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d0a:	3304      	adds	r3, #4

08000d0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d10:	d3f9      	bcc.n	8000d06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d12:	4a0a      	ldr	r2, [pc, #40]	@ (8000d3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d14:	4c0a      	ldr	r4, [pc, #40]	@ (8000d40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d18:	e001      	b.n	8000d1e <LoopFillZerobss>

08000d1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d1c:	3204      	adds	r2, #4

08000d1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d20:	d3fb      	bcc.n	8000d1a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000d22:	f002 fcd7 	bl	80036d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d26:	f7ff fc4d 	bl	80005c4 <main>
  bx  lr    
 8000d2a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d34:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d38:	080042e4 	.word	0x080042e4
  ldr r2, =_sbss
 8000d3c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d40:	200002d0 	.word	0x200002d0

08000d44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d44:	e7fe      	b.n	8000d44 <ADC_IRQHandler>
	...

08000d48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d88 <HAL_Init+0x40>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a0d      	ldr	r2, [pc, #52]	@ (8000d88 <HAL_Init+0x40>)
 8000d52:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d58:	4b0b      	ldr	r3, [pc, #44]	@ (8000d88 <HAL_Init+0x40>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d88 <HAL_Init+0x40>)
 8000d5e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d64:	4b08      	ldr	r3, [pc, #32]	@ (8000d88 <HAL_Init+0x40>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a07      	ldr	r2, [pc, #28]	@ (8000d88 <HAL_Init+0x40>)
 8000d6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d70:	2003      	movs	r0, #3
 8000d72:	f000 f931 	bl	8000fd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d76:	2000      	movs	r0, #0
 8000d78:	f000 f808 	bl	8000d8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d7c:	f7ff fdd6 	bl	800092c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d80:	2300      	movs	r3, #0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40023c00 	.word	0x40023c00

08000d8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d94:	4b12      	ldr	r3, [pc, #72]	@ (8000de0 <HAL_InitTick+0x54>)
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	4b12      	ldr	r3, [pc, #72]	@ (8000de4 <HAL_InitTick+0x58>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000da2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000da6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000daa:	4618      	mov	r0, r3
 8000dac:	f000 f93b 	bl	8001026 <HAL_SYSTICK_Config>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
 8000db8:	e00e      	b.n	8000dd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2b0f      	cmp	r3, #15
 8000dbe:	d80a      	bhi.n	8000dd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	6879      	ldr	r1, [r7, #4]
 8000dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000dc8:	f000 f911 	bl	8000fee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dcc:	4a06      	ldr	r2, [pc, #24]	@ (8000de8 <HAL_InitTick+0x5c>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e000      	b.n	8000dd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000000 	.word	0x20000000
 8000de4:	20000008 	.word	0x20000008
 8000de8:	20000004 	.word	0x20000004

08000dec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000df0:	4b06      	ldr	r3, [pc, #24]	@ (8000e0c <HAL_IncTick+0x20>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	461a      	mov	r2, r3
 8000df6:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <HAL_IncTick+0x24>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4413      	add	r3, r2
 8000dfc:	4a04      	ldr	r2, [pc, #16]	@ (8000e10 <HAL_IncTick+0x24>)
 8000dfe:	6013      	str	r3, [r2, #0]
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	20000008 	.word	0x20000008
 8000e10:	20000180 	.word	0x20000180

08000e14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  return uwTick;
 8000e18:	4b03      	ldr	r3, [pc, #12]	@ (8000e28 <HAL_GetTick+0x14>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	20000180 	.word	0x20000180

08000e2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e34:	f7ff ffee 	bl	8000e14 <HAL_GetTick>
 8000e38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e44:	d005      	beq.n	8000e52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e46:	4b0a      	ldr	r3, [pc, #40]	@ (8000e70 <HAL_Delay+0x44>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	4413      	add	r3, r2
 8000e50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e52:	bf00      	nop
 8000e54:	f7ff ffde 	bl	8000e14 <HAL_GetTick>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	68bb      	ldr	r3, [r7, #8]
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	68fa      	ldr	r2, [r7, #12]
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d8f7      	bhi.n	8000e54 <HAL_Delay+0x28>
  {
  }
}
 8000e64:	bf00      	nop
 8000e66:	bf00      	nop
 8000e68:	3710      	adds	r7, #16
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000008 	.word	0x20000008

08000e74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f003 0307 	and.w	r3, r3, #7
 8000e82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e84:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e8a:	68ba      	ldr	r2, [r7, #8]
 8000e8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e90:	4013      	ands	r3, r2
 8000e92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ea0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ea4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ea6:	4a04      	ldr	r2, [pc, #16]	@ (8000eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	60d3      	str	r3, [r2, #12]
}
 8000eac:	bf00      	nop
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr
 8000eb8:	e000ed00 	.word	0xe000ed00

08000ebc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec0:	4b04      	ldr	r3, [pc, #16]	@ (8000ed4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	0a1b      	lsrs	r3, r3, #8
 8000ec6:	f003 0307 	and.w	r3, r3, #7
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	6039      	str	r1, [r7, #0]
 8000ee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	db0a      	blt.n	8000f02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	b2da      	uxtb	r2, r3
 8000ef0:	490c      	ldr	r1, [pc, #48]	@ (8000f24 <__NVIC_SetPriority+0x4c>)
 8000ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef6:	0112      	lsls	r2, r2, #4
 8000ef8:	b2d2      	uxtb	r2, r2
 8000efa:	440b      	add	r3, r1
 8000efc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f00:	e00a      	b.n	8000f18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	b2da      	uxtb	r2, r3
 8000f06:	4908      	ldr	r1, [pc, #32]	@ (8000f28 <__NVIC_SetPriority+0x50>)
 8000f08:	79fb      	ldrb	r3, [r7, #7]
 8000f0a:	f003 030f 	and.w	r3, r3, #15
 8000f0e:	3b04      	subs	r3, #4
 8000f10:	0112      	lsls	r2, r2, #4
 8000f12:	b2d2      	uxtb	r2, r2
 8000f14:	440b      	add	r3, r1
 8000f16:	761a      	strb	r2, [r3, #24]
}
 8000f18:	bf00      	nop
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr
 8000f24:	e000e100 	.word	0xe000e100
 8000f28:	e000ed00 	.word	0xe000ed00

08000f2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b089      	sub	sp, #36	@ 0x24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f003 0307 	and.w	r3, r3, #7
 8000f3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	f1c3 0307 	rsb	r3, r3, #7
 8000f46:	2b04      	cmp	r3, #4
 8000f48:	bf28      	it	cs
 8000f4a:	2304      	movcs	r3, #4
 8000f4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	3304      	adds	r3, #4
 8000f52:	2b06      	cmp	r3, #6
 8000f54:	d902      	bls.n	8000f5c <NVIC_EncodePriority+0x30>
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	3b03      	subs	r3, #3
 8000f5a:	e000      	b.n	8000f5e <NVIC_EncodePriority+0x32>
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f60:	f04f 32ff 	mov.w	r2, #4294967295
 8000f64:	69bb      	ldr	r3, [r7, #24]
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	43da      	mvns	r2, r3
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	401a      	ands	r2, r3
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f74:	f04f 31ff 	mov.w	r1, #4294967295
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f7e:	43d9      	mvns	r1, r3
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f84:	4313      	orrs	r3, r2
         );
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3724      	adds	r7, #36	@ 0x24
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
	...

08000f94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fa4:	d301      	bcc.n	8000faa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e00f      	b.n	8000fca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000faa:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd4 <SysTick_Config+0x40>)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fb2:	210f      	movs	r1, #15
 8000fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb8:	f7ff ff8e 	bl	8000ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fbc:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <SysTick_Config+0x40>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fc2:	4b04      	ldr	r3, [pc, #16]	@ (8000fd4 <SysTick_Config+0x40>)
 8000fc4:	2207      	movs	r2, #7
 8000fc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fc8:	2300      	movs	r3, #0
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	e000e010 	.word	0xe000e010

08000fd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff ff47 	bl	8000e74 <__NVIC_SetPriorityGrouping>
}
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b086      	sub	sp, #24
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	60b9      	str	r1, [r7, #8]
 8000ff8:	607a      	str	r2, [r7, #4]
 8000ffa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001000:	f7ff ff5c 	bl	8000ebc <__NVIC_GetPriorityGrouping>
 8001004:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001006:	687a      	ldr	r2, [r7, #4]
 8001008:	68b9      	ldr	r1, [r7, #8]
 800100a:	6978      	ldr	r0, [r7, #20]
 800100c:	f7ff ff8e 	bl	8000f2c <NVIC_EncodePriority>
 8001010:	4602      	mov	r2, r0
 8001012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001016:	4611      	mov	r1, r2
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff ff5d 	bl	8000ed8 <__NVIC_SetPriority>
}
 800101e:	bf00      	nop
 8001020:	3718      	adds	r7, #24
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b082      	sub	sp, #8
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff ffb0 	bl	8000f94 <SysTick_Config>
 8001034:	4603      	mov	r3, r0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001040:	b480      	push	{r7}
 8001042:	b089      	sub	sp, #36	@ 0x24
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800104a:	2300      	movs	r3, #0
 800104c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800104e:	2300      	movs	r3, #0
 8001050:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001052:	2300      	movs	r3, #0
 8001054:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001056:	2300      	movs	r3, #0
 8001058:	61fb      	str	r3, [r7, #28]
 800105a:	e165      	b.n	8001328 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800105c:	2201      	movs	r2, #1
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	fa02 f303 	lsl.w	r3, r2, r3
 8001064:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	697a      	ldr	r2, [r7, #20]
 800106c:	4013      	ands	r3, r2
 800106e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	429a      	cmp	r2, r3
 8001076:	f040 8154 	bne.w	8001322 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	f003 0303 	and.w	r3, r3, #3
 8001082:	2b01      	cmp	r3, #1
 8001084:	d005      	beq.n	8001092 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800108e:	2b02      	cmp	r3, #2
 8001090:	d130      	bne.n	80010f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	2203      	movs	r2, #3
 800109e:	fa02 f303 	lsl.w	r3, r2, r3
 80010a2:	43db      	mvns	r3, r3
 80010a4:	69ba      	ldr	r2, [r7, #24]
 80010a6:	4013      	ands	r3, r2
 80010a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	68da      	ldr	r2, [r3, #12]
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	fa02 f303 	lsl.w	r3, r2, r3
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010c8:	2201      	movs	r2, #1
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	43db      	mvns	r3, r3
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	4013      	ands	r3, r2
 80010d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	091b      	lsrs	r3, r3, #4
 80010de:	f003 0201 	and.w	r2, r3, #1
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 0303 	and.w	r3, r3, #3
 80010fc:	2b03      	cmp	r3, #3
 80010fe:	d017      	beq.n	8001130 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	2203      	movs	r2, #3
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	43db      	mvns	r3, r3
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	4013      	ands	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	689a      	ldr	r2, [r3, #8]
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	4313      	orrs	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f003 0303 	and.w	r3, r3, #3
 8001138:	2b02      	cmp	r3, #2
 800113a:	d123      	bne.n	8001184 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	08da      	lsrs	r2, r3, #3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	3208      	adds	r2, #8
 8001144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001148:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	f003 0307 	and.w	r3, r3, #7
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	220f      	movs	r2, #15
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	43db      	mvns	r3, r3
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	4013      	ands	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	691a      	ldr	r2, [r3, #16]
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	4313      	orrs	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	08da      	lsrs	r2, r3, #3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	3208      	adds	r2, #8
 800117e:	69b9      	ldr	r1, [r7, #24]
 8001180:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	2203      	movs	r2, #3
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4013      	ands	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f003 0203 	and.w	r2, r3, #3
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	f000 80ae 	beq.w	8001322 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	4b5d      	ldr	r3, [pc, #372]	@ (8001340 <HAL_GPIO_Init+0x300>)
 80011cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ce:	4a5c      	ldr	r2, [pc, #368]	@ (8001340 <HAL_GPIO_Init+0x300>)
 80011d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80011d6:	4b5a      	ldr	r3, [pc, #360]	@ (8001340 <HAL_GPIO_Init+0x300>)
 80011d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011e2:	4a58      	ldr	r2, [pc, #352]	@ (8001344 <HAL_GPIO_Init+0x304>)
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	089b      	lsrs	r3, r3, #2
 80011e8:	3302      	adds	r3, #2
 80011ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	f003 0303 	and.w	r3, r3, #3
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	220f      	movs	r2, #15
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	43db      	mvns	r3, r3
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	4013      	ands	r3, r2
 8001204:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a4f      	ldr	r2, [pc, #316]	@ (8001348 <HAL_GPIO_Init+0x308>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d025      	beq.n	800125a <HAL_GPIO_Init+0x21a>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a4e      	ldr	r2, [pc, #312]	@ (800134c <HAL_GPIO_Init+0x30c>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d01f      	beq.n	8001256 <HAL_GPIO_Init+0x216>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a4d      	ldr	r2, [pc, #308]	@ (8001350 <HAL_GPIO_Init+0x310>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d019      	beq.n	8001252 <HAL_GPIO_Init+0x212>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a4c      	ldr	r2, [pc, #304]	@ (8001354 <HAL_GPIO_Init+0x314>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d013      	beq.n	800124e <HAL_GPIO_Init+0x20e>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4a4b      	ldr	r2, [pc, #300]	@ (8001358 <HAL_GPIO_Init+0x318>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d00d      	beq.n	800124a <HAL_GPIO_Init+0x20a>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a4a      	ldr	r2, [pc, #296]	@ (800135c <HAL_GPIO_Init+0x31c>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d007      	beq.n	8001246 <HAL_GPIO_Init+0x206>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a49      	ldr	r2, [pc, #292]	@ (8001360 <HAL_GPIO_Init+0x320>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d101      	bne.n	8001242 <HAL_GPIO_Init+0x202>
 800123e:	2306      	movs	r3, #6
 8001240:	e00c      	b.n	800125c <HAL_GPIO_Init+0x21c>
 8001242:	2307      	movs	r3, #7
 8001244:	e00a      	b.n	800125c <HAL_GPIO_Init+0x21c>
 8001246:	2305      	movs	r3, #5
 8001248:	e008      	b.n	800125c <HAL_GPIO_Init+0x21c>
 800124a:	2304      	movs	r3, #4
 800124c:	e006      	b.n	800125c <HAL_GPIO_Init+0x21c>
 800124e:	2303      	movs	r3, #3
 8001250:	e004      	b.n	800125c <HAL_GPIO_Init+0x21c>
 8001252:	2302      	movs	r3, #2
 8001254:	e002      	b.n	800125c <HAL_GPIO_Init+0x21c>
 8001256:	2301      	movs	r3, #1
 8001258:	e000      	b.n	800125c <HAL_GPIO_Init+0x21c>
 800125a:	2300      	movs	r3, #0
 800125c:	69fa      	ldr	r2, [r7, #28]
 800125e:	f002 0203 	and.w	r2, r2, #3
 8001262:	0092      	lsls	r2, r2, #2
 8001264:	4093      	lsls	r3, r2
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4313      	orrs	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800126c:	4935      	ldr	r1, [pc, #212]	@ (8001344 <HAL_GPIO_Init+0x304>)
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	089b      	lsrs	r3, r3, #2
 8001272:	3302      	adds	r3, #2
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800127a:	4b3a      	ldr	r3, [pc, #232]	@ (8001364 <HAL_GPIO_Init+0x324>)
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	43db      	mvns	r3, r3
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	4013      	ands	r3, r2
 8001288:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d003      	beq.n	800129e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	4313      	orrs	r3, r2
 800129c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800129e:	4a31      	ldr	r2, [pc, #196]	@ (8001364 <HAL_GPIO_Init+0x324>)
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012a4:	4b2f      	ldr	r3, [pc, #188]	@ (8001364 <HAL_GPIO_Init+0x324>)
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	43db      	mvns	r3, r3
 80012ae:	69ba      	ldr	r2, [r7, #24]
 80012b0:	4013      	ands	r3, r2
 80012b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d003      	beq.n	80012c8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012c8:	4a26      	ldr	r2, [pc, #152]	@ (8001364 <HAL_GPIO_Init+0x324>)
 80012ca:	69bb      	ldr	r3, [r7, #24]
 80012cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012ce:	4b25      	ldr	r3, [pc, #148]	@ (8001364 <HAL_GPIO_Init+0x324>)
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	43db      	mvns	r3, r3
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	4013      	ands	r3, r2
 80012dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d003      	beq.n	80012f2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80012ea:	69ba      	ldr	r2, [r7, #24]
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	4313      	orrs	r3, r2
 80012f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001364 <HAL_GPIO_Init+0x324>)
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001364 <HAL_GPIO_Init+0x324>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	43db      	mvns	r3, r3
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	4013      	ands	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001310:	2b00      	cmp	r3, #0
 8001312:	d003      	beq.n	800131c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	4313      	orrs	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800131c:	4a11      	ldr	r2, [pc, #68]	@ (8001364 <HAL_GPIO_Init+0x324>)
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	3301      	adds	r3, #1
 8001326:	61fb      	str	r3, [r7, #28]
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	2b0f      	cmp	r3, #15
 800132c:	f67f ae96 	bls.w	800105c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001330:	bf00      	nop
 8001332:	bf00      	nop
 8001334:	3724      	adds	r7, #36	@ 0x24
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800
 8001344:	40013800 	.word	0x40013800
 8001348:	40020000 	.word	0x40020000
 800134c:	40020400 	.word	0x40020400
 8001350:	40020800 	.word	0x40020800
 8001354:	40020c00 	.word	0x40020c00
 8001358:	40021000 	.word	0x40021000
 800135c:	40021400 	.word	0x40021400
 8001360:	40021800 	.word	0x40021800
 8001364:	40013c00 	.word	0x40013c00

08001368 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	460b      	mov	r3, r1
 8001372:	807b      	strh	r3, [r7, #2]
 8001374:	4613      	mov	r3, r2
 8001376:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001378:	787b      	ldrb	r3, [r7, #1]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d003      	beq.n	8001386 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800137e:	887a      	ldrh	r2, [r7, #2]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001384:	e003      	b.n	800138e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001386:	887b      	ldrh	r3, [r7, #2]
 8001388:	041a      	lsls	r2, r3, #16
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	619a      	str	r2, [r3, #24]
}
 800138e:	bf00      	nop
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr

0800139a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800139a:	b480      	push	{r7}
 800139c:	b085      	sub	sp, #20
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
 80013a2:	460b      	mov	r3, r1
 80013a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	695b      	ldr	r3, [r3, #20]
 80013aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013ac:	887a      	ldrh	r2, [r7, #2]
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	4013      	ands	r3, r2
 80013b2:	041a      	lsls	r2, r3, #16
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	43d9      	mvns	r1, r3
 80013b8:	887b      	ldrh	r3, [r7, #2]
 80013ba:	400b      	ands	r3, r1
 80013bc:	431a      	orrs	r2, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	619a      	str	r2, [r3, #24]
}
 80013c2:	bf00      	nop
 80013c4:	3714      	adds	r7, #20
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
	...

080013d0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80013d6:	2300      	movs	r3, #0
 80013d8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	603b      	str	r3, [r7, #0]
 80013de:	4b20      	ldr	r3, [pc, #128]	@ (8001460 <HAL_PWREx_EnableOverDrive+0x90>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e2:	4a1f      	ldr	r2, [pc, #124]	@ (8001460 <HAL_PWREx_EnableOverDrive+0x90>)
 80013e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001460 <HAL_PWREx_EnableOverDrive+0x90>)
 80013ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013f2:	603b      	str	r3, [r7, #0]
 80013f4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80013f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001464 <HAL_PWREx_EnableOverDrive+0x94>)
 80013f8:	2201      	movs	r2, #1
 80013fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013fc:	f7ff fd0a 	bl	8000e14 <HAL_GetTick>
 8001400:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001402:	e009      	b.n	8001418 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001404:	f7ff fd06 	bl	8000e14 <HAL_GetTick>
 8001408:	4602      	mov	r2, r0
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001412:	d901      	bls.n	8001418 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e01f      	b.n	8001458 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001418:	4b13      	ldr	r3, [pc, #76]	@ (8001468 <HAL_PWREx_EnableOverDrive+0x98>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001420:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001424:	d1ee      	bne.n	8001404 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001426:	4b11      	ldr	r3, [pc, #68]	@ (800146c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001428:	2201      	movs	r2, #1
 800142a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800142c:	f7ff fcf2 	bl	8000e14 <HAL_GetTick>
 8001430:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001432:	e009      	b.n	8001448 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001434:	f7ff fcee 	bl	8000e14 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001442:	d901      	bls.n	8001448 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001444:	2303      	movs	r3, #3
 8001446:	e007      	b.n	8001458 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001448:	4b07      	ldr	r3, [pc, #28]	@ (8001468 <HAL_PWREx_EnableOverDrive+0x98>)
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001450:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001454:	d1ee      	bne.n	8001434 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001456:	2300      	movs	r3, #0
}
 8001458:	4618      	mov	r0, r3
 800145a:	3708      	adds	r7, #8
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	40023800 	.word	0x40023800
 8001464:	420e0040 	.word	0x420e0040
 8001468:	40007000 	.word	0x40007000
 800146c:	420e0044 	.word	0x420e0044

08001470 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d101      	bne.n	8001484 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001480:	2301      	movs	r3, #1
 8001482:	e0cc      	b.n	800161e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001484:	4b68      	ldr	r3, [pc, #416]	@ (8001628 <HAL_RCC_ClockConfig+0x1b8>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f003 030f 	and.w	r3, r3, #15
 800148c:	683a      	ldr	r2, [r7, #0]
 800148e:	429a      	cmp	r2, r3
 8001490:	d90c      	bls.n	80014ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001492:	4b65      	ldr	r3, [pc, #404]	@ (8001628 <HAL_RCC_ClockConfig+0x1b8>)
 8001494:	683a      	ldr	r2, [r7, #0]
 8001496:	b2d2      	uxtb	r2, r2
 8001498:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800149a:	4b63      	ldr	r3, [pc, #396]	@ (8001628 <HAL_RCC_ClockConfig+0x1b8>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 030f 	and.w	r3, r3, #15
 80014a2:	683a      	ldr	r2, [r7, #0]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d001      	beq.n	80014ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e0b8      	b.n	800161e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0302 	and.w	r3, r3, #2
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d020      	beq.n	80014fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0304 	and.w	r3, r3, #4
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d005      	beq.n	80014d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014c4:	4b59      	ldr	r3, [pc, #356]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	4a58      	ldr	r2, [pc, #352]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80014ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80014ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 0308 	and.w	r3, r3, #8
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d005      	beq.n	80014e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014dc:	4b53      	ldr	r3, [pc, #332]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	4a52      	ldr	r2, [pc, #328]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80014e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80014e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014e8:	4b50      	ldr	r3, [pc, #320]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	494d      	ldr	r1, [pc, #308]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80014f6:	4313      	orrs	r3, r2
 80014f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	2b00      	cmp	r3, #0
 8001504:	d044      	beq.n	8001590 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	2b01      	cmp	r3, #1
 800150c:	d107      	bne.n	800151e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800150e:	4b47      	ldr	r3, [pc, #284]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d119      	bne.n	800154e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e07f      	b.n	800161e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	2b02      	cmp	r3, #2
 8001524:	d003      	beq.n	800152e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800152a:	2b03      	cmp	r3, #3
 800152c:	d107      	bne.n	800153e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800152e:	4b3f      	ldr	r3, [pc, #252]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d109      	bne.n	800154e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e06f      	b.n	800161e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800153e:	4b3b      	ldr	r3, [pc, #236]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0302 	and.w	r3, r3, #2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d101      	bne.n	800154e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e067      	b.n	800161e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800154e:	4b37      	ldr	r3, [pc, #220]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	f023 0203 	bic.w	r2, r3, #3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	4934      	ldr	r1, [pc, #208]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 800155c:	4313      	orrs	r3, r2
 800155e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001560:	f7ff fc58 	bl	8000e14 <HAL_GetTick>
 8001564:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001566:	e00a      	b.n	800157e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001568:	f7ff fc54 	bl	8000e14 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001576:	4293      	cmp	r3, r2
 8001578:	d901      	bls.n	800157e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e04f      	b.n	800161e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800157e:	4b2b      	ldr	r3, [pc, #172]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f003 020c 	and.w	r2, r3, #12
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	429a      	cmp	r2, r3
 800158e:	d1eb      	bne.n	8001568 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001590:	4b25      	ldr	r3, [pc, #148]	@ (8001628 <HAL_RCC_ClockConfig+0x1b8>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 030f 	and.w	r3, r3, #15
 8001598:	683a      	ldr	r2, [r7, #0]
 800159a:	429a      	cmp	r2, r3
 800159c:	d20c      	bcs.n	80015b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800159e:	4b22      	ldr	r3, [pc, #136]	@ (8001628 <HAL_RCC_ClockConfig+0x1b8>)
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	b2d2      	uxtb	r2, r2
 80015a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015a6:	4b20      	ldr	r3, [pc, #128]	@ (8001628 <HAL_RCC_ClockConfig+0x1b8>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 030f 	and.w	r3, r3, #15
 80015ae:	683a      	ldr	r2, [r7, #0]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d001      	beq.n	80015b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80015b4:	2301      	movs	r3, #1
 80015b6:	e032      	b.n	800161e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 0304 	and.w	r3, r3, #4
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d008      	beq.n	80015d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015c4:	4b19      	ldr	r3, [pc, #100]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	4916      	ldr	r1, [pc, #88]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80015d2:	4313      	orrs	r3, r2
 80015d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 0308 	and.w	r3, r3, #8
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d009      	beq.n	80015f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015e2:	4b12      	ldr	r3, [pc, #72]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	00db      	lsls	r3, r3, #3
 80015f0:	490e      	ldr	r1, [pc, #56]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80015f2:	4313      	orrs	r3, r2
 80015f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015f6:	f000 f855 	bl	80016a4 <HAL_RCC_GetSysClockFreq>
 80015fa:	4602      	mov	r2, r0
 80015fc:	4b0b      	ldr	r3, [pc, #44]	@ (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	091b      	lsrs	r3, r3, #4
 8001602:	f003 030f 	and.w	r3, r3, #15
 8001606:	490a      	ldr	r1, [pc, #40]	@ (8001630 <HAL_RCC_ClockConfig+0x1c0>)
 8001608:	5ccb      	ldrb	r3, [r1, r3]
 800160a:	fa22 f303 	lsr.w	r3, r2, r3
 800160e:	4a09      	ldr	r2, [pc, #36]	@ (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 8001610:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001612:	4b09      	ldr	r3, [pc, #36]	@ (8001638 <HAL_RCC_ClockConfig+0x1c8>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff fbb8 	bl	8000d8c <HAL_InitTick>

  return HAL_OK;
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40023c00 	.word	0x40023c00
 800162c:	40023800 	.word	0x40023800
 8001630:	08004288 	.word	0x08004288
 8001634:	20000000 	.word	0x20000000
 8001638:	20000004 	.word	0x20000004

0800163c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001640:	4b03      	ldr	r3, [pc, #12]	@ (8001650 <HAL_RCC_GetHCLKFreq+0x14>)
 8001642:	681b      	ldr	r3, [r3, #0]
}
 8001644:	4618      	mov	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	20000000 	.word	0x20000000

08001654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001658:	f7ff fff0 	bl	800163c <HAL_RCC_GetHCLKFreq>
 800165c:	4602      	mov	r2, r0
 800165e:	4b05      	ldr	r3, [pc, #20]	@ (8001674 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	0a9b      	lsrs	r3, r3, #10
 8001664:	f003 0307 	and.w	r3, r3, #7
 8001668:	4903      	ldr	r1, [pc, #12]	@ (8001678 <HAL_RCC_GetPCLK1Freq+0x24>)
 800166a:	5ccb      	ldrb	r3, [r1, r3]
 800166c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001670:	4618      	mov	r0, r3
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40023800 	.word	0x40023800
 8001678:	08004298 	.word	0x08004298

0800167c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001680:	f7ff ffdc 	bl	800163c <HAL_RCC_GetHCLKFreq>
 8001684:	4602      	mov	r2, r0
 8001686:	4b05      	ldr	r3, [pc, #20]	@ (800169c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	0b5b      	lsrs	r3, r3, #13
 800168c:	f003 0307 	and.w	r3, r3, #7
 8001690:	4903      	ldr	r1, [pc, #12]	@ (80016a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001692:	5ccb      	ldrb	r3, [r1, r3]
 8001694:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001698:	4618      	mov	r0, r3
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40023800 	.word	0x40023800
 80016a0:	08004298 	.word	0x08004298

080016a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016a8:	b0ae      	sub	sp, #184	@ 0xb8
 80016aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80016ac:	2300      	movs	r3, #0
 80016ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80016b2:	2300      	movs	r3, #0
 80016b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80016b8:	2300      	movs	r3, #0
 80016ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80016be:	2300      	movs	r3, #0
 80016c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80016c4:	2300      	movs	r3, #0
 80016c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016ca:	4bcb      	ldr	r3, [pc, #812]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x354>)
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	f003 030c 	and.w	r3, r3, #12
 80016d2:	2b0c      	cmp	r3, #12
 80016d4:	f200 8206 	bhi.w	8001ae4 <HAL_RCC_GetSysClockFreq+0x440>
 80016d8:	a201      	add	r2, pc, #4	@ (adr r2, 80016e0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80016da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016de:	bf00      	nop
 80016e0:	08001715 	.word	0x08001715
 80016e4:	08001ae5 	.word	0x08001ae5
 80016e8:	08001ae5 	.word	0x08001ae5
 80016ec:	08001ae5 	.word	0x08001ae5
 80016f0:	0800171d 	.word	0x0800171d
 80016f4:	08001ae5 	.word	0x08001ae5
 80016f8:	08001ae5 	.word	0x08001ae5
 80016fc:	08001ae5 	.word	0x08001ae5
 8001700:	08001725 	.word	0x08001725
 8001704:	08001ae5 	.word	0x08001ae5
 8001708:	08001ae5 	.word	0x08001ae5
 800170c:	08001ae5 	.word	0x08001ae5
 8001710:	08001915 	.word	0x08001915
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001714:	4bb9      	ldr	r3, [pc, #740]	@ (80019fc <HAL_RCC_GetSysClockFreq+0x358>)
 8001716:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800171a:	e1e7      	b.n	8001aec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800171c:	4bb8      	ldr	r3, [pc, #736]	@ (8001a00 <HAL_RCC_GetSysClockFreq+0x35c>)
 800171e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001722:	e1e3      	b.n	8001aec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001724:	4bb4      	ldr	r3, [pc, #720]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800172c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001730:	4bb1      	ldr	r3, [pc, #708]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001738:	2b00      	cmp	r3, #0
 800173a:	d071      	beq.n	8001820 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800173c:	4bae      	ldr	r3, [pc, #696]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x354>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	099b      	lsrs	r3, r3, #6
 8001742:	2200      	movs	r2, #0
 8001744:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001748:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800174c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001750:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001754:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001758:	2300      	movs	r3, #0
 800175a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800175e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001762:	4622      	mov	r2, r4
 8001764:	462b      	mov	r3, r5
 8001766:	f04f 0000 	mov.w	r0, #0
 800176a:	f04f 0100 	mov.w	r1, #0
 800176e:	0159      	lsls	r1, r3, #5
 8001770:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001774:	0150      	lsls	r0, r2, #5
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	4621      	mov	r1, r4
 800177c:	1a51      	subs	r1, r2, r1
 800177e:	6439      	str	r1, [r7, #64]	@ 0x40
 8001780:	4629      	mov	r1, r5
 8001782:	eb63 0301 	sbc.w	r3, r3, r1
 8001786:	647b      	str	r3, [r7, #68]	@ 0x44
 8001788:	f04f 0200 	mov.w	r2, #0
 800178c:	f04f 0300 	mov.w	r3, #0
 8001790:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001794:	4649      	mov	r1, r9
 8001796:	018b      	lsls	r3, r1, #6
 8001798:	4641      	mov	r1, r8
 800179a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800179e:	4641      	mov	r1, r8
 80017a0:	018a      	lsls	r2, r1, #6
 80017a2:	4641      	mov	r1, r8
 80017a4:	1a51      	subs	r1, r2, r1
 80017a6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80017a8:	4649      	mov	r1, r9
 80017aa:	eb63 0301 	sbc.w	r3, r3, r1
 80017ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80017b0:	f04f 0200 	mov.w	r2, #0
 80017b4:	f04f 0300 	mov.w	r3, #0
 80017b8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80017bc:	4649      	mov	r1, r9
 80017be:	00cb      	lsls	r3, r1, #3
 80017c0:	4641      	mov	r1, r8
 80017c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80017c6:	4641      	mov	r1, r8
 80017c8:	00ca      	lsls	r2, r1, #3
 80017ca:	4610      	mov	r0, r2
 80017cc:	4619      	mov	r1, r3
 80017ce:	4603      	mov	r3, r0
 80017d0:	4622      	mov	r2, r4
 80017d2:	189b      	adds	r3, r3, r2
 80017d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80017d6:	462b      	mov	r3, r5
 80017d8:	460a      	mov	r2, r1
 80017da:	eb42 0303 	adc.w	r3, r2, r3
 80017de:	637b      	str	r3, [r7, #52]	@ 0x34
 80017e0:	f04f 0200 	mov.w	r2, #0
 80017e4:	f04f 0300 	mov.w	r3, #0
 80017e8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80017ec:	4629      	mov	r1, r5
 80017ee:	024b      	lsls	r3, r1, #9
 80017f0:	4621      	mov	r1, r4
 80017f2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80017f6:	4621      	mov	r1, r4
 80017f8:	024a      	lsls	r2, r1, #9
 80017fa:	4610      	mov	r0, r2
 80017fc:	4619      	mov	r1, r3
 80017fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001802:	2200      	movs	r2, #0
 8001804:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001808:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800180c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001810:	f7fe fd4e 	bl	80002b0 <__aeabi_uldivmod>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	4613      	mov	r3, r2
 800181a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800181e:	e067      	b.n	80018f0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001820:	4b75      	ldr	r3, [pc, #468]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	099b      	lsrs	r3, r3, #6
 8001826:	2200      	movs	r2, #0
 8001828:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800182c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001830:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001834:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001838:	67bb      	str	r3, [r7, #120]	@ 0x78
 800183a:	2300      	movs	r3, #0
 800183c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800183e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001842:	4622      	mov	r2, r4
 8001844:	462b      	mov	r3, r5
 8001846:	f04f 0000 	mov.w	r0, #0
 800184a:	f04f 0100 	mov.w	r1, #0
 800184e:	0159      	lsls	r1, r3, #5
 8001850:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001854:	0150      	lsls	r0, r2, #5
 8001856:	4602      	mov	r2, r0
 8001858:	460b      	mov	r3, r1
 800185a:	4621      	mov	r1, r4
 800185c:	1a51      	subs	r1, r2, r1
 800185e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001860:	4629      	mov	r1, r5
 8001862:	eb63 0301 	sbc.w	r3, r3, r1
 8001866:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001868:	f04f 0200 	mov.w	r2, #0
 800186c:	f04f 0300 	mov.w	r3, #0
 8001870:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001874:	4649      	mov	r1, r9
 8001876:	018b      	lsls	r3, r1, #6
 8001878:	4641      	mov	r1, r8
 800187a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800187e:	4641      	mov	r1, r8
 8001880:	018a      	lsls	r2, r1, #6
 8001882:	4641      	mov	r1, r8
 8001884:	ebb2 0a01 	subs.w	sl, r2, r1
 8001888:	4649      	mov	r1, r9
 800188a:	eb63 0b01 	sbc.w	fp, r3, r1
 800188e:	f04f 0200 	mov.w	r2, #0
 8001892:	f04f 0300 	mov.w	r3, #0
 8001896:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800189a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800189e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80018a2:	4692      	mov	sl, r2
 80018a4:	469b      	mov	fp, r3
 80018a6:	4623      	mov	r3, r4
 80018a8:	eb1a 0303 	adds.w	r3, sl, r3
 80018ac:	623b      	str	r3, [r7, #32]
 80018ae:	462b      	mov	r3, r5
 80018b0:	eb4b 0303 	adc.w	r3, fp, r3
 80018b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80018b6:	f04f 0200 	mov.w	r2, #0
 80018ba:	f04f 0300 	mov.w	r3, #0
 80018be:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80018c2:	4629      	mov	r1, r5
 80018c4:	028b      	lsls	r3, r1, #10
 80018c6:	4621      	mov	r1, r4
 80018c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018cc:	4621      	mov	r1, r4
 80018ce:	028a      	lsls	r2, r1, #10
 80018d0:	4610      	mov	r0, r2
 80018d2:	4619      	mov	r1, r3
 80018d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80018d8:	2200      	movs	r2, #0
 80018da:	673b      	str	r3, [r7, #112]	@ 0x70
 80018dc:	677a      	str	r2, [r7, #116]	@ 0x74
 80018de:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80018e2:	f7fe fce5 	bl	80002b0 <__aeabi_uldivmod>
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	4613      	mov	r3, r2
 80018ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80018f0:	4b41      	ldr	r3, [pc, #260]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x354>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	0c1b      	lsrs	r3, r3, #16
 80018f6:	f003 0303 	and.w	r3, r3, #3
 80018fa:	3301      	adds	r3, #1
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001902:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001906:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800190a:	fbb2 f3f3 	udiv	r3, r2, r3
 800190e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001912:	e0eb      	b.n	8001aec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001914:	4b38      	ldr	r3, [pc, #224]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800191c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001920:	4b35      	ldr	r3, [pc, #212]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d06b      	beq.n	8001a04 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800192c:	4b32      	ldr	r3, [pc, #200]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x354>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	099b      	lsrs	r3, r3, #6
 8001932:	2200      	movs	r2, #0
 8001934:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001936:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001938:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800193a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800193e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001940:	2300      	movs	r3, #0
 8001942:	667b      	str	r3, [r7, #100]	@ 0x64
 8001944:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001948:	4622      	mov	r2, r4
 800194a:	462b      	mov	r3, r5
 800194c:	f04f 0000 	mov.w	r0, #0
 8001950:	f04f 0100 	mov.w	r1, #0
 8001954:	0159      	lsls	r1, r3, #5
 8001956:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800195a:	0150      	lsls	r0, r2, #5
 800195c:	4602      	mov	r2, r0
 800195e:	460b      	mov	r3, r1
 8001960:	4621      	mov	r1, r4
 8001962:	1a51      	subs	r1, r2, r1
 8001964:	61b9      	str	r1, [r7, #24]
 8001966:	4629      	mov	r1, r5
 8001968:	eb63 0301 	sbc.w	r3, r3, r1
 800196c:	61fb      	str	r3, [r7, #28]
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	f04f 0300 	mov.w	r3, #0
 8001976:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800197a:	4659      	mov	r1, fp
 800197c:	018b      	lsls	r3, r1, #6
 800197e:	4651      	mov	r1, sl
 8001980:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001984:	4651      	mov	r1, sl
 8001986:	018a      	lsls	r2, r1, #6
 8001988:	4651      	mov	r1, sl
 800198a:	ebb2 0801 	subs.w	r8, r2, r1
 800198e:	4659      	mov	r1, fp
 8001990:	eb63 0901 	sbc.w	r9, r3, r1
 8001994:	f04f 0200 	mov.w	r2, #0
 8001998:	f04f 0300 	mov.w	r3, #0
 800199c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019a0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019a4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019a8:	4690      	mov	r8, r2
 80019aa:	4699      	mov	r9, r3
 80019ac:	4623      	mov	r3, r4
 80019ae:	eb18 0303 	adds.w	r3, r8, r3
 80019b2:	613b      	str	r3, [r7, #16]
 80019b4:	462b      	mov	r3, r5
 80019b6:	eb49 0303 	adc.w	r3, r9, r3
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	f04f 0200 	mov.w	r2, #0
 80019c0:	f04f 0300 	mov.w	r3, #0
 80019c4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80019c8:	4629      	mov	r1, r5
 80019ca:	024b      	lsls	r3, r1, #9
 80019cc:	4621      	mov	r1, r4
 80019ce:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019d2:	4621      	mov	r1, r4
 80019d4:	024a      	lsls	r2, r1, #9
 80019d6:	4610      	mov	r0, r2
 80019d8:	4619      	mov	r1, r3
 80019da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80019de:	2200      	movs	r2, #0
 80019e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80019e2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80019e4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80019e8:	f7fe fc62 	bl	80002b0 <__aeabi_uldivmod>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4613      	mov	r3, r2
 80019f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80019f6:	e065      	b.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x420>
 80019f8:	40023800 	.word	0x40023800
 80019fc:	00f42400 	.word	0x00f42400
 8001a00:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a04:	4b3d      	ldr	r3, [pc, #244]	@ (8001afc <HAL_RCC_GetSysClockFreq+0x458>)
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	099b      	lsrs	r3, r3, #6
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	4611      	mov	r1, r2
 8001a10:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a14:	653b      	str	r3, [r7, #80]	@ 0x50
 8001a16:	2300      	movs	r3, #0
 8001a18:	657b      	str	r3, [r7, #84]	@ 0x54
 8001a1a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001a1e:	4642      	mov	r2, r8
 8001a20:	464b      	mov	r3, r9
 8001a22:	f04f 0000 	mov.w	r0, #0
 8001a26:	f04f 0100 	mov.w	r1, #0
 8001a2a:	0159      	lsls	r1, r3, #5
 8001a2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a30:	0150      	lsls	r0, r2, #5
 8001a32:	4602      	mov	r2, r0
 8001a34:	460b      	mov	r3, r1
 8001a36:	4641      	mov	r1, r8
 8001a38:	1a51      	subs	r1, r2, r1
 8001a3a:	60b9      	str	r1, [r7, #8]
 8001a3c:	4649      	mov	r1, r9
 8001a3e:	eb63 0301 	sbc.w	r3, r3, r1
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	f04f 0200 	mov.w	r2, #0
 8001a48:	f04f 0300 	mov.w	r3, #0
 8001a4c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001a50:	4659      	mov	r1, fp
 8001a52:	018b      	lsls	r3, r1, #6
 8001a54:	4651      	mov	r1, sl
 8001a56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a5a:	4651      	mov	r1, sl
 8001a5c:	018a      	lsls	r2, r1, #6
 8001a5e:	4651      	mov	r1, sl
 8001a60:	1a54      	subs	r4, r2, r1
 8001a62:	4659      	mov	r1, fp
 8001a64:	eb63 0501 	sbc.w	r5, r3, r1
 8001a68:	f04f 0200 	mov.w	r2, #0
 8001a6c:	f04f 0300 	mov.w	r3, #0
 8001a70:	00eb      	lsls	r3, r5, #3
 8001a72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a76:	00e2      	lsls	r2, r4, #3
 8001a78:	4614      	mov	r4, r2
 8001a7a:	461d      	mov	r5, r3
 8001a7c:	4643      	mov	r3, r8
 8001a7e:	18e3      	adds	r3, r4, r3
 8001a80:	603b      	str	r3, [r7, #0]
 8001a82:	464b      	mov	r3, r9
 8001a84:	eb45 0303 	adc.w	r3, r5, r3
 8001a88:	607b      	str	r3, [r7, #4]
 8001a8a:	f04f 0200 	mov.w	r2, #0
 8001a8e:	f04f 0300 	mov.w	r3, #0
 8001a92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a96:	4629      	mov	r1, r5
 8001a98:	028b      	lsls	r3, r1, #10
 8001a9a:	4621      	mov	r1, r4
 8001a9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001aa0:	4621      	mov	r1, r4
 8001aa2:	028a      	lsls	r2, r1, #10
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001aac:	2200      	movs	r2, #0
 8001aae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001ab0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001ab2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001ab6:	f7fe fbfb 	bl	80002b0 <__aeabi_uldivmod>
 8001aba:	4602      	mov	r2, r0
 8001abc:	460b      	mov	r3, r1
 8001abe:	4613      	mov	r3, r2
 8001ac0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001ac4:	4b0d      	ldr	r3, [pc, #52]	@ (8001afc <HAL_RCC_GetSysClockFreq+0x458>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	0f1b      	lsrs	r3, r3, #28
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001ad2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001ad6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ade:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001ae2:	e003      	b.n	8001aec <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ae4:	4b06      	ldr	r3, [pc, #24]	@ (8001b00 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001ae6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001aea:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001aec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	37b8      	adds	r7, #184	@ 0xb8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001afa:	bf00      	nop
 8001afc:	40023800 	.word	0x40023800
 8001b00:	00f42400 	.word	0x00f42400

08001b04 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d101      	bne.n	8001b16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e28d      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	f000 8083 	beq.w	8001c2a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001b24:	4b94      	ldr	r3, [pc, #592]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f003 030c 	and.w	r3, r3, #12
 8001b2c:	2b04      	cmp	r3, #4
 8001b2e:	d019      	beq.n	8001b64 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001b30:	4b91      	ldr	r3, [pc, #580]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f003 030c 	and.w	r3, r3, #12
        || \
 8001b38:	2b08      	cmp	r3, #8
 8001b3a:	d106      	bne.n	8001b4a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001b3c:	4b8e      	ldr	r3, [pc, #568]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b48:	d00c      	beq.n	8001b64 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b4a:	4b8b      	ldr	r3, [pc, #556]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001b52:	2b0c      	cmp	r3, #12
 8001b54:	d112      	bne.n	8001b7c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b56:	4b88      	ldr	r3, [pc, #544]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b62:	d10b      	bne.n	8001b7c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b64:	4b84      	ldr	r3, [pc, #528]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d05b      	beq.n	8001c28 <HAL_RCC_OscConfig+0x124>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d157      	bne.n	8001c28 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e25a      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b84:	d106      	bne.n	8001b94 <HAL_RCC_OscConfig+0x90>
 8001b86:	4b7c      	ldr	r3, [pc, #496]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a7b      	ldr	r2, [pc, #492]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001b8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b90:	6013      	str	r3, [r2, #0]
 8001b92:	e01d      	b.n	8001bd0 <HAL_RCC_OscConfig+0xcc>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b9c:	d10c      	bne.n	8001bb8 <HAL_RCC_OscConfig+0xb4>
 8001b9e:	4b76      	ldr	r3, [pc, #472]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a75      	ldr	r2, [pc, #468]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001ba4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ba8:	6013      	str	r3, [r2, #0]
 8001baa:	4b73      	ldr	r3, [pc, #460]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a72      	ldr	r2, [pc, #456]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001bb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bb4:	6013      	str	r3, [r2, #0]
 8001bb6:	e00b      	b.n	8001bd0 <HAL_RCC_OscConfig+0xcc>
 8001bb8:	4b6f      	ldr	r3, [pc, #444]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a6e      	ldr	r2, [pc, #440]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001bbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bc2:	6013      	str	r3, [r2, #0]
 8001bc4:	4b6c      	ldr	r3, [pc, #432]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a6b      	ldr	r2, [pc, #428]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001bca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d013      	beq.n	8001c00 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bd8:	f7ff f91c 	bl	8000e14 <HAL_GetTick>
 8001bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bde:	e008      	b.n	8001bf2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001be0:	f7ff f918 	bl	8000e14 <HAL_GetTick>
 8001be4:	4602      	mov	r2, r0
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	2b64      	cmp	r3, #100	@ 0x64
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e21f      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf2:	4b61      	ldr	r3, [pc, #388]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d0f0      	beq.n	8001be0 <HAL_RCC_OscConfig+0xdc>
 8001bfe:	e014      	b.n	8001c2a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c00:	f7ff f908 	bl	8000e14 <HAL_GetTick>
 8001c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c06:	e008      	b.n	8001c1a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c08:	f7ff f904 	bl	8000e14 <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b64      	cmp	r3, #100	@ 0x64
 8001c14:	d901      	bls.n	8001c1a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	e20b      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c1a:	4b57      	ldr	r3, [pc, #348]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d1f0      	bne.n	8001c08 <HAL_RCC_OscConfig+0x104>
 8001c26:	e000      	b.n	8001c2a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d06f      	beq.n	8001d16 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001c36:	4b50      	ldr	r3, [pc, #320]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f003 030c 	and.w	r3, r3, #12
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d017      	beq.n	8001c72 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001c42:	4b4d      	ldr	r3, [pc, #308]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f003 030c 	and.w	r3, r3, #12
        || \
 8001c4a:	2b08      	cmp	r3, #8
 8001c4c:	d105      	bne.n	8001c5a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001c4e:	4b4a      	ldr	r3, [pc, #296]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d00b      	beq.n	8001c72 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c5a:	4b47      	ldr	r3, [pc, #284]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001c62:	2b0c      	cmp	r3, #12
 8001c64:	d11c      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c66:	4b44      	ldr	r3, [pc, #272]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d116      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c72:	4b41      	ldr	r3, [pc, #260]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d005      	beq.n	8001c8a <HAL_RCC_OscConfig+0x186>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d001      	beq.n	8001c8a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e1d3      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c8a:	4b3b      	ldr	r3, [pc, #236]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	691b      	ldr	r3, [r3, #16]
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	4937      	ldr	r1, [pc, #220]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c9e:	e03a      	b.n	8001d16 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d020      	beq.n	8001cea <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ca8:	4b34      	ldr	r3, [pc, #208]	@ (8001d7c <HAL_RCC_OscConfig+0x278>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cae:	f7ff f8b1 	bl	8000e14 <HAL_GetTick>
 8001cb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb4:	e008      	b.n	8001cc8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cb6:	f7ff f8ad 	bl	8000e14 <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e1b4      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc8:	4b2b      	ldr	r3, [pc, #172]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0302 	and.w	r3, r3, #2
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d0f0      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd4:	4b28      	ldr	r3, [pc, #160]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	691b      	ldr	r3, [r3, #16]
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	4925      	ldr	r1, [pc, #148]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	600b      	str	r3, [r1, #0]
 8001ce8:	e015      	b.n	8001d16 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cea:	4b24      	ldr	r3, [pc, #144]	@ (8001d7c <HAL_RCC_OscConfig+0x278>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf0:	f7ff f890 	bl	8000e14 <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf6:	e008      	b.n	8001d0a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf8:	f7ff f88c 	bl	8000e14 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e193      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d1f0      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0308 	and.w	r3, r3, #8
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d036      	beq.n	8001d90 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d016      	beq.n	8001d58 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d2a:	4b15      	ldr	r3, [pc, #84]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d30:	f7ff f870 	bl	8000e14 <HAL_GetTick>
 8001d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d38:	f7ff f86c 	bl	8000e14 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e173      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d78 <HAL_RCC_OscConfig+0x274>)
 8001d4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d0f0      	beq.n	8001d38 <HAL_RCC_OscConfig+0x234>
 8001d56:	e01b      	b.n	8001d90 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d58:	4b09      	ldr	r3, [pc, #36]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d5e:	f7ff f859 	bl	8000e14 <HAL_GetTick>
 8001d62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d64:	e00e      	b.n	8001d84 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d66:	f7ff f855 	bl	8000e14 <HAL_GetTick>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d907      	bls.n	8001d84 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e15c      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	42470000 	.word	0x42470000
 8001d80:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d84:	4b8a      	ldr	r3, [pc, #552]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001d86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1ea      	bne.n	8001d66 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0304 	and.w	r3, r3, #4
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f000 8097 	beq.w	8001ecc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001da2:	4b83      	ldr	r3, [pc, #524]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d10f      	bne.n	8001dce <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	60bb      	str	r3, [r7, #8]
 8001db2:	4b7f      	ldr	r3, [pc, #508]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db6:	4a7e      	ldr	r2, [pc, #504]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001db8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dbe:	4b7c      	ldr	r3, [pc, #496]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc6:	60bb      	str	r3, [r7, #8]
 8001dc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dce:	4b79      	ldr	r3, [pc, #484]	@ (8001fb4 <HAL_RCC_OscConfig+0x4b0>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d118      	bne.n	8001e0c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dda:	4b76      	ldr	r3, [pc, #472]	@ (8001fb4 <HAL_RCC_OscConfig+0x4b0>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a75      	ldr	r2, [pc, #468]	@ (8001fb4 <HAL_RCC_OscConfig+0x4b0>)
 8001de0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001de4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001de6:	f7ff f815 	bl	8000e14 <HAL_GetTick>
 8001dea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dec:	e008      	b.n	8001e00 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dee:	f7ff f811 	bl	8000e14 <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e118      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e00:	4b6c      	ldr	r3, [pc, #432]	@ (8001fb4 <HAL_RCC_OscConfig+0x4b0>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d0f0      	beq.n	8001dee <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d106      	bne.n	8001e22 <HAL_RCC_OscConfig+0x31e>
 8001e14:	4b66      	ldr	r3, [pc, #408]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e18:	4a65      	ldr	r2, [pc, #404]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e20:	e01c      	b.n	8001e5c <HAL_RCC_OscConfig+0x358>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	2b05      	cmp	r3, #5
 8001e28:	d10c      	bne.n	8001e44 <HAL_RCC_OscConfig+0x340>
 8001e2a:	4b61      	ldr	r3, [pc, #388]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e2e:	4a60      	ldr	r2, [pc, #384]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e30:	f043 0304 	orr.w	r3, r3, #4
 8001e34:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e36:	4b5e      	ldr	r3, [pc, #376]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e3a:	4a5d      	ldr	r2, [pc, #372]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e42:	e00b      	b.n	8001e5c <HAL_RCC_OscConfig+0x358>
 8001e44:	4b5a      	ldr	r3, [pc, #360]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e48:	4a59      	ldr	r2, [pc, #356]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e4a:	f023 0301 	bic.w	r3, r3, #1
 8001e4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e50:	4b57      	ldr	r3, [pc, #348]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e54:	4a56      	ldr	r2, [pc, #344]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e56:	f023 0304 	bic.w	r3, r3, #4
 8001e5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d015      	beq.n	8001e90 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e64:	f7fe ffd6 	bl	8000e14 <HAL_GetTick>
 8001e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e6a:	e00a      	b.n	8001e82 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e6c:	f7fe ffd2 	bl	8000e14 <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e0d7      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e82:	4b4b      	ldr	r3, [pc, #300]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001e84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d0ee      	beq.n	8001e6c <HAL_RCC_OscConfig+0x368>
 8001e8e:	e014      	b.n	8001eba <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e90:	f7fe ffc0 	bl	8000e14 <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e96:	e00a      	b.n	8001eae <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e98:	f7fe ffbc 	bl	8000e14 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e0c1      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eae:	4b40      	ldr	r3, [pc, #256]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1ee      	bne.n	8001e98 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001eba:	7dfb      	ldrb	r3, [r7, #23]
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d105      	bne.n	8001ecc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ec0:	4b3b      	ldr	r3, [pc, #236]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec4:	4a3a      	ldr	r2, [pc, #232]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001ec6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001eca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f000 80ad 	beq.w	8002030 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ed6:	4b36      	ldr	r3, [pc, #216]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f003 030c 	and.w	r3, r3, #12
 8001ede:	2b08      	cmp	r3, #8
 8001ee0:	d060      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d145      	bne.n	8001f76 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eea:	4b33      	ldr	r3, [pc, #204]	@ (8001fb8 <HAL_RCC_OscConfig+0x4b4>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef0:	f7fe ff90 	bl	8000e14 <HAL_GetTick>
 8001ef4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ef6:	e008      	b.n	8001f0a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ef8:	f7fe ff8c 	bl	8000e14 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d901      	bls.n	8001f0a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001f06:	2303      	movs	r3, #3
 8001f08:	e093      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f0a:	4b29      	ldr	r3, [pc, #164]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d1f0      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	69da      	ldr	r2, [r3, #28]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a1b      	ldr	r3, [r3, #32]
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f24:	019b      	lsls	r3, r3, #6
 8001f26:	431a      	orrs	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f2c:	085b      	lsrs	r3, r3, #1
 8001f2e:	3b01      	subs	r3, #1
 8001f30:	041b      	lsls	r3, r3, #16
 8001f32:	431a      	orrs	r2, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f38:	061b      	lsls	r3, r3, #24
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f40:	071b      	lsls	r3, r3, #28
 8001f42:	491b      	ldr	r1, [pc, #108]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001f44:	4313      	orrs	r3, r2
 8001f46:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f48:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb8 <HAL_RCC_OscConfig+0x4b4>)
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f4e:	f7fe ff61 	bl	8000e14 <HAL_GetTick>
 8001f52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f54:	e008      	b.n	8001f68 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f56:	f7fe ff5d 	bl	8000e14 <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d901      	bls.n	8001f68 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e064      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f68:	4b11      	ldr	r3, [pc, #68]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d0f0      	beq.n	8001f56 <HAL_RCC_OscConfig+0x452>
 8001f74:	e05c      	b.n	8002030 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f76:	4b10      	ldr	r3, [pc, #64]	@ (8001fb8 <HAL_RCC_OscConfig+0x4b4>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f7c:	f7fe ff4a 	bl	8000e14 <HAL_GetTick>
 8001f80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f82:	e008      	b.n	8001f96 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f84:	f7fe ff46 	bl	8000e14 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e04d      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f96:	4b06      	ldr	r3, [pc, #24]	@ (8001fb0 <HAL_RCC_OscConfig+0x4ac>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d1f0      	bne.n	8001f84 <HAL_RCC_OscConfig+0x480>
 8001fa2:	e045      	b.n	8002030 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	699b      	ldr	r3, [r3, #24]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d107      	bne.n	8001fbc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e040      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
 8001fb0:	40023800 	.word	0x40023800
 8001fb4:	40007000 	.word	0x40007000
 8001fb8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fbc:	4b1f      	ldr	r3, [pc, #124]	@ (800203c <HAL_RCC_OscConfig+0x538>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	699b      	ldr	r3, [r3, #24]
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d030      	beq.n	800202c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d129      	bne.n	800202c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d122      	bne.n	800202c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001fec:	4013      	ands	r3, r2
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001ff2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d119      	bne.n	800202c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002002:	085b      	lsrs	r3, r3, #1
 8002004:	3b01      	subs	r3, #1
 8002006:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002008:	429a      	cmp	r2, r3
 800200a:	d10f      	bne.n	800202c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002016:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002018:	429a      	cmp	r2, r3
 800201a:	d107      	bne.n	800202c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002026:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002028:	429a      	cmp	r2, r3
 800202a:	d001      	beq.n	8002030 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e000      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002030:	2300      	movs	r3, #0
}
 8002032:	4618      	mov	r0, r3
 8002034:	3718      	adds	r7, #24
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	40023800 	.word	0x40023800

08002040 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e07b      	b.n	800214a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002056:	2b00      	cmp	r3, #0
 8002058:	d108      	bne.n	800206c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002062:	d009      	beq.n	8002078 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	61da      	str	r2, [r3, #28]
 800206a:	e005      	b.n	8002078 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b00      	cmp	r3, #0
 8002088:	d106      	bne.n	8002098 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	f7fe fc72 	bl	800097c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2202      	movs	r2, #2
 800209c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80020ae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80020c0:	431a      	orrs	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020ca:	431a      	orrs	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	691b      	ldr	r3, [r3, #16]
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	431a      	orrs	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	695b      	ldr	r3, [r3, #20]
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	431a      	orrs	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020e8:	431a      	orrs	r2, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80020f2:	431a      	orrs	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6a1b      	ldr	r3, [r3, #32]
 80020f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020fc:	ea42 0103 	orr.w	r1, r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002104:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	430a      	orrs	r2, r1
 800210e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	699b      	ldr	r3, [r3, #24]
 8002114:	0c1b      	lsrs	r3, r3, #16
 8002116:	f003 0104 	and.w	r1, r3, #4
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800211e:	f003 0210 	and.w	r2, r3, #16
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	430a      	orrs	r2, r1
 8002128:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	69da      	ldr	r2, [r3, #28]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002138:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b088      	sub	sp, #32
 8002156:	af00      	add	r7, sp, #0
 8002158:	60f8      	str	r0, [r7, #12]
 800215a:	60b9      	str	r1, [r7, #8]
 800215c:	603b      	str	r3, [r7, #0]
 800215e:	4613      	mov	r3, r2
 8002160:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002162:	f7fe fe57 	bl	8000e14 <HAL_GetTick>
 8002166:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002168:	88fb      	ldrh	r3, [r7, #6]
 800216a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002172:	b2db      	uxtb	r3, r3
 8002174:	2b01      	cmp	r3, #1
 8002176:	d001      	beq.n	800217c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002178:	2302      	movs	r3, #2
 800217a:	e12a      	b.n	80023d2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d002      	beq.n	8002188 <HAL_SPI_Transmit+0x36>
 8002182:	88fb      	ldrh	r3, [r7, #6]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d101      	bne.n	800218c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e122      	b.n	80023d2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002192:	2b01      	cmp	r3, #1
 8002194:	d101      	bne.n	800219a <HAL_SPI_Transmit+0x48>
 8002196:	2302      	movs	r3, #2
 8002198:	e11b      	b.n	80023d2 <HAL_SPI_Transmit+0x280>
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2201      	movs	r2, #1
 800219e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2203      	movs	r2, #3
 80021a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2200      	movs	r2, #0
 80021ae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	68ba      	ldr	r2, [r7, #8]
 80021b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	88fa      	ldrh	r2, [r7, #6]
 80021ba:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	88fa      	ldrh	r2, [r7, #6]
 80021c0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2200      	movs	r2, #0
 80021c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2200      	movs	r2, #0
 80021cc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2200      	movs	r2, #0
 80021d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2200      	movs	r2, #0
 80021d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2200      	movs	r2, #0
 80021de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80021e8:	d10f      	bne.n	800220a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80021f8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002208:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002214:	2b40      	cmp	r3, #64	@ 0x40
 8002216:	d007      	beq.n	8002228 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002226:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002230:	d152      	bne.n	80022d8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d002      	beq.n	8002240 <HAL_SPI_Transmit+0xee>
 800223a:	8b7b      	ldrh	r3, [r7, #26]
 800223c:	2b01      	cmp	r3, #1
 800223e:	d145      	bne.n	80022cc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002244:	881a      	ldrh	r2, [r3, #0]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002250:	1c9a      	adds	r2, r3, #2
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800225a:	b29b      	uxth	r3, r3
 800225c:	3b01      	subs	r3, #1
 800225e:	b29a      	uxth	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002264:	e032      	b.n	80022cc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	2b02      	cmp	r3, #2
 8002272:	d112      	bne.n	800229a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002278:	881a      	ldrh	r2, [r3, #0]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002284:	1c9a      	adds	r2, r3, #2
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800228e:	b29b      	uxth	r3, r3
 8002290:	3b01      	subs	r3, #1
 8002292:	b29a      	uxth	r2, r3
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002298:	e018      	b.n	80022cc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800229a:	f7fe fdbb 	bl	8000e14 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	683a      	ldr	r2, [r7, #0]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d803      	bhi.n	80022b2 <HAL_SPI_Transmit+0x160>
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b0:	d102      	bne.n	80022b8 <HAL_SPI_Transmit+0x166>
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d109      	bne.n	80022cc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e082      	b.n	80023d2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d1c7      	bne.n	8002266 <HAL_SPI_Transmit+0x114>
 80022d6:	e053      	b.n	8002380 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d002      	beq.n	80022e6 <HAL_SPI_Transmit+0x194>
 80022e0:	8b7b      	ldrh	r3, [r7, #26]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d147      	bne.n	8002376 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	330c      	adds	r3, #12
 80022f0:	7812      	ldrb	r2, [r2, #0]
 80022f2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f8:	1c5a      	adds	r2, r3, #1
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002302:	b29b      	uxth	r3, r3
 8002304:	3b01      	subs	r3, #1
 8002306:	b29a      	uxth	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800230c:	e033      	b.n	8002376 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f003 0302 	and.w	r3, r3, #2
 8002318:	2b02      	cmp	r3, #2
 800231a:	d113      	bne.n	8002344 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	330c      	adds	r3, #12
 8002326:	7812      	ldrb	r2, [r2, #0]
 8002328:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232e:	1c5a      	adds	r2, r3, #1
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002338:	b29b      	uxth	r3, r3
 800233a:	3b01      	subs	r3, #1
 800233c:	b29a      	uxth	r2, r3
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002342:	e018      	b.n	8002376 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002344:	f7fe fd66 	bl	8000e14 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	429a      	cmp	r2, r3
 8002352:	d803      	bhi.n	800235c <HAL_SPI_Transmit+0x20a>
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800235a:	d102      	bne.n	8002362 <HAL_SPI_Transmit+0x210>
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d109      	bne.n	8002376 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2201      	movs	r2, #1
 8002366:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e02d      	b.n	80023d2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800237a:	b29b      	uxth	r3, r3
 800237c:	2b00      	cmp	r3, #0
 800237e:	d1c6      	bne.n	800230e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002380:	69fa      	ldr	r2, [r7, #28]
 8002382:	6839      	ldr	r1, [r7, #0]
 8002384:	68f8      	ldr	r0, [r7, #12]
 8002386:	f000 fbd9 	bl	8002b3c <SPI_EndRxTxTransaction>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d002      	beq.n	8002396 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2220      	movs	r2, #32
 8002394:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d10a      	bne.n	80023b4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800239e:	2300      	movs	r3, #0
 80023a0:	617b      	str	r3, [r7, #20]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	617b      	str	r3, [r7, #20]
 80023b2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2201      	movs	r2, #1
 80023b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2200      	movs	r2, #0
 80023c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e000      	b.n	80023d2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80023d0:	2300      	movs	r3, #0
  }
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3720      	adds	r7, #32
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b088      	sub	sp, #32
 80023de:	af02      	add	r7, sp, #8
 80023e0:	60f8      	str	r0, [r7, #12]
 80023e2:	60b9      	str	r1, [r7, #8]
 80023e4:	603b      	str	r3, [r7, #0]
 80023e6:	4613      	mov	r3, r2
 80023e8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d001      	beq.n	80023fa <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80023f6:	2302      	movs	r3, #2
 80023f8:	e104      	b.n	8002604 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002402:	d112      	bne.n	800242a <HAL_SPI_Receive+0x50>
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d10e      	bne.n	800242a <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2204      	movs	r2, #4
 8002410:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002414:	88fa      	ldrh	r2, [r7, #6]
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	9300      	str	r3, [sp, #0]
 800241a:	4613      	mov	r3, r2
 800241c:	68ba      	ldr	r2, [r7, #8]
 800241e:	68b9      	ldr	r1, [r7, #8]
 8002420:	68f8      	ldr	r0, [r7, #12]
 8002422:	f000 f8f3 	bl	800260c <HAL_SPI_TransmitReceive>
 8002426:	4603      	mov	r3, r0
 8002428:	e0ec      	b.n	8002604 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800242a:	f7fe fcf3 	bl	8000e14 <HAL_GetTick>
 800242e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d002      	beq.n	800243c <HAL_SPI_Receive+0x62>
 8002436:	88fb      	ldrh	r3, [r7, #6]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d101      	bne.n	8002440 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e0e1      	b.n	8002604 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002446:	2b01      	cmp	r3, #1
 8002448:	d101      	bne.n	800244e <HAL_SPI_Receive+0x74>
 800244a:	2302      	movs	r3, #2
 800244c:	e0da      	b.n	8002604 <HAL_SPI_Receive+0x22a>
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2201      	movs	r2, #1
 8002452:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2204      	movs	r2, #4
 800245a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2200      	movs	r2, #0
 8002462:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	88fa      	ldrh	r2, [r7, #6]
 800246e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	88fa      	ldrh	r2, [r7, #6]
 8002474:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2200      	movs	r2, #0
 800247a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2200      	movs	r2, #0
 8002480:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2200      	movs	r2, #0
 8002486:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2200      	movs	r2, #0
 800248c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2200      	movs	r2, #0
 8002492:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800249c:	d10f      	bne.n	80024be <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80024bc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024c8:	2b40      	cmp	r3, #64	@ 0x40
 80024ca:	d007      	beq.n	80024dc <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024da:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d170      	bne.n	80025c6 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80024e4:	e035      	b.n	8002552 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d115      	bne.n	8002520 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f103 020c 	add.w	r2, r3, #12
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002500:	7812      	ldrb	r2, [r2, #0]
 8002502:	b2d2      	uxtb	r2, r2
 8002504:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800250a:	1c5a      	adds	r2, r3, #1
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002514:	b29b      	uxth	r3, r3
 8002516:	3b01      	subs	r3, #1
 8002518:	b29a      	uxth	r2, r3
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800251e:	e018      	b.n	8002552 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002520:	f7fe fc78 	bl	8000e14 <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	d803      	bhi.n	8002538 <HAL_SPI_Receive+0x15e>
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002536:	d102      	bne.n	800253e <HAL_SPI_Receive+0x164>
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d109      	bne.n	8002552 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2201      	movs	r2, #1
 8002542:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e058      	b.n	8002604 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002556:	b29b      	uxth	r3, r3
 8002558:	2b00      	cmp	r3, #0
 800255a:	d1c4      	bne.n	80024e6 <HAL_SPI_Receive+0x10c>
 800255c:	e038      	b.n	80025d0 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	f003 0301 	and.w	r3, r3, #1
 8002568:	2b01      	cmp	r3, #1
 800256a:	d113      	bne.n	8002594 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	68da      	ldr	r2, [r3, #12]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002576:	b292      	uxth	r2, r2
 8002578:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800257e:	1c9a      	adds	r2, r3, #2
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002588:	b29b      	uxth	r3, r3
 800258a:	3b01      	subs	r3, #1
 800258c:	b29a      	uxth	r2, r3
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002592:	e018      	b.n	80025c6 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002594:	f7fe fc3e 	bl	8000e14 <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	683a      	ldr	r2, [r7, #0]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d803      	bhi.n	80025ac <HAL_SPI_Receive+0x1d2>
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025aa:	d102      	bne.n	80025b2 <HAL_SPI_Receive+0x1d8>
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d109      	bne.n	80025c6 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2201      	movs	r2, #1
 80025b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e01e      	b.n	8002604 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d1c6      	bne.n	800255e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025d0:	697a      	ldr	r2, [r7, #20]
 80025d2:	6839      	ldr	r1, [r7, #0]
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f000 fa4b 	bl	8002a70 <SPI_EndRxTransaction>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d002      	beq.n	80025e6 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2220      	movs	r2, #32
 80025e4:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2201      	movs	r2, #1
 80025ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e000      	b.n	8002604 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002602:	2300      	movs	r3, #0
  }
}
 8002604:	4618      	mov	r0, r3
 8002606:	3718      	adds	r7, #24
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b08a      	sub	sp, #40	@ 0x28
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
 8002618:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800261a:	2301      	movs	r3, #1
 800261c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800261e:	f7fe fbf9 	bl	8000e14 <HAL_GetTick>
 8002622:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800262a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002632:	887b      	ldrh	r3, [r7, #2]
 8002634:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002636:	7ffb      	ldrb	r3, [r7, #31]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d00c      	beq.n	8002656 <HAL_SPI_TransmitReceive+0x4a>
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002642:	d106      	bne.n	8002652 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d102      	bne.n	8002652 <HAL_SPI_TransmitReceive+0x46>
 800264c:	7ffb      	ldrb	r3, [r7, #31]
 800264e:	2b04      	cmp	r3, #4
 8002650:	d001      	beq.n	8002656 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8002652:	2302      	movs	r3, #2
 8002654:	e17f      	b.n	8002956 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d005      	beq.n	8002668 <HAL_SPI_TransmitReceive+0x5c>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d002      	beq.n	8002668 <HAL_SPI_TransmitReceive+0x5c>
 8002662:	887b      	ldrh	r3, [r7, #2]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d101      	bne.n	800266c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e174      	b.n	8002956 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002672:	2b01      	cmp	r3, #1
 8002674:	d101      	bne.n	800267a <HAL_SPI_TransmitReceive+0x6e>
 8002676:	2302      	movs	r3, #2
 8002678:	e16d      	b.n	8002956 <HAL_SPI_TransmitReceive+0x34a>
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2201      	movs	r2, #1
 800267e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b04      	cmp	r3, #4
 800268c:	d003      	beq.n	8002696 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2205      	movs	r2, #5
 8002692:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2200      	movs	r2, #0
 800269a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	887a      	ldrh	r2, [r7, #2]
 80026a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	887a      	ldrh	r2, [r7, #2]
 80026ac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	68ba      	ldr	r2, [r7, #8]
 80026b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	887a      	ldrh	r2, [r7, #2]
 80026b8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	887a      	ldrh	r2, [r7, #2]
 80026be:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2200      	movs	r2, #0
 80026c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2200      	movs	r2, #0
 80026ca:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026d6:	2b40      	cmp	r3, #64	@ 0x40
 80026d8:	d007      	beq.n	80026ea <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80026e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80026f2:	d17e      	bne.n	80027f2 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d002      	beq.n	8002702 <HAL_SPI_TransmitReceive+0xf6>
 80026fc:	8afb      	ldrh	r3, [r7, #22]
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d16c      	bne.n	80027dc <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002706:	881a      	ldrh	r2, [r3, #0]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002712:	1c9a      	adds	r2, r3, #2
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800271c:	b29b      	uxth	r3, r3
 800271e:	3b01      	subs	r3, #1
 8002720:	b29a      	uxth	r2, r3
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002726:	e059      	b.n	80027dc <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	2b02      	cmp	r3, #2
 8002734:	d11b      	bne.n	800276e <HAL_SPI_TransmitReceive+0x162>
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800273a:	b29b      	uxth	r3, r3
 800273c:	2b00      	cmp	r3, #0
 800273e:	d016      	beq.n	800276e <HAL_SPI_TransmitReceive+0x162>
 8002740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002742:	2b01      	cmp	r3, #1
 8002744:	d113      	bne.n	800276e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274a:	881a      	ldrh	r2, [r3, #0]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002756:	1c9a      	adds	r2, r3, #2
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002760:	b29b      	uxth	r3, r3
 8002762:	3b01      	subs	r3, #1
 8002764:	b29a      	uxth	r2, r3
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800276a:	2300      	movs	r3, #0
 800276c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f003 0301 	and.w	r3, r3, #1
 8002778:	2b01      	cmp	r3, #1
 800277a:	d119      	bne.n	80027b0 <HAL_SPI_TransmitReceive+0x1a4>
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002780:	b29b      	uxth	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d014      	beq.n	80027b0 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68da      	ldr	r2, [r3, #12]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002790:	b292      	uxth	r2, r2
 8002792:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002798:	1c9a      	adds	r2, r3, #2
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027a2:	b29b      	uxth	r3, r3
 80027a4:	3b01      	subs	r3, #1
 80027a6:	b29a      	uxth	r2, r3
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80027ac:	2301      	movs	r3, #1
 80027ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80027b0:	f7fe fb30 	bl	8000e14 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	6a3b      	ldr	r3, [r7, #32]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027bc:	429a      	cmp	r2, r3
 80027be:	d80d      	bhi.n	80027dc <HAL_SPI_TransmitReceive+0x1d0>
 80027c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c6:	d009      	beq.n	80027dc <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e0bc      	b.n	8002956 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d1a0      	bne.n	8002728 <HAL_SPI_TransmitReceive+0x11c>
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d19b      	bne.n	8002728 <HAL_SPI_TransmitReceive+0x11c>
 80027f0:	e082      	b.n	80028f8 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d002      	beq.n	8002800 <HAL_SPI_TransmitReceive+0x1f4>
 80027fa:	8afb      	ldrh	r3, [r7, #22]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d171      	bne.n	80028e4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	330c      	adds	r3, #12
 800280a:	7812      	ldrb	r2, [r2, #0]
 800280c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002812:	1c5a      	adds	r2, r3, #1
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800281c:	b29b      	uxth	r3, r3
 800281e:	3b01      	subs	r3, #1
 8002820:	b29a      	uxth	r2, r3
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002826:	e05d      	b.n	80028e4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b02      	cmp	r3, #2
 8002834:	d11c      	bne.n	8002870 <HAL_SPI_TransmitReceive+0x264>
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800283a:	b29b      	uxth	r3, r3
 800283c:	2b00      	cmp	r3, #0
 800283e:	d017      	beq.n	8002870 <HAL_SPI_TransmitReceive+0x264>
 8002840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002842:	2b01      	cmp	r3, #1
 8002844:	d114      	bne.n	8002870 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	330c      	adds	r3, #12
 8002850:	7812      	ldrb	r2, [r2, #0]
 8002852:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002858:	1c5a      	adds	r2, r3, #1
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002862:	b29b      	uxth	r3, r3
 8002864:	3b01      	subs	r3, #1
 8002866:	b29a      	uxth	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800286c:	2300      	movs	r3, #0
 800286e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	2b01      	cmp	r3, #1
 800287c:	d119      	bne.n	80028b2 <HAL_SPI_TransmitReceive+0x2a6>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002882:	b29b      	uxth	r3, r3
 8002884:	2b00      	cmp	r3, #0
 8002886:	d014      	beq.n	80028b2 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68da      	ldr	r2, [r3, #12]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002892:	b2d2      	uxtb	r2, r2
 8002894:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800289a:	1c5a      	adds	r2, r3, #1
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	3b01      	subs	r3, #1
 80028a8:	b29a      	uxth	r2, r3
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80028ae:	2301      	movs	r3, #1
 80028b0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80028b2:	f7fe faaf 	bl	8000e14 <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	6a3b      	ldr	r3, [r7, #32]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028be:	429a      	cmp	r2, r3
 80028c0:	d803      	bhi.n	80028ca <HAL_SPI_TransmitReceive+0x2be>
 80028c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c8:	d102      	bne.n	80028d0 <HAL_SPI_TransmitReceive+0x2c4>
 80028ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d109      	bne.n	80028e4 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2200      	movs	r2, #0
 80028dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e038      	b.n	8002956 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d19c      	bne.n	8002828 <HAL_SPI_TransmitReceive+0x21c>
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d197      	bne.n	8002828 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80028f8:	6a3a      	ldr	r2, [r7, #32]
 80028fa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f000 f91d 	bl	8002b3c <SPI_EndRxTxTransaction>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d008      	beq.n	800291a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2220      	movs	r2, #32
 800290c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e01d      	b.n	8002956 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d10a      	bne.n	8002938 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002922:	2300      	movs	r3, #0
 8002924:	613b      	str	r3, [r7, #16]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	613b      	str	r3, [r7, #16]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	613b      	str	r3, [r7, #16]
 8002936:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2201      	movs	r2, #1
 800293c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2200      	movs	r2, #0
 8002944:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800294c:	2b00      	cmp	r3, #0
 800294e:	d001      	beq.n	8002954 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e000      	b.n	8002956 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002954:	2300      	movs	r3, #0
  }
}
 8002956:	4618      	mov	r0, r3
 8002958:	3728      	adds	r7, #40	@ 0x28
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
	...

08002960 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b088      	sub	sp, #32
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	603b      	str	r3, [r7, #0]
 800296c:	4613      	mov	r3, r2
 800296e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002970:	f7fe fa50 	bl	8000e14 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002978:	1a9b      	subs	r3, r3, r2
 800297a:	683a      	ldr	r2, [r7, #0]
 800297c:	4413      	add	r3, r2
 800297e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002980:	f7fe fa48 	bl	8000e14 <HAL_GetTick>
 8002984:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002986:	4b39      	ldr	r3, [pc, #228]	@ (8002a6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	015b      	lsls	r3, r3, #5
 800298c:	0d1b      	lsrs	r3, r3, #20
 800298e:	69fa      	ldr	r2, [r7, #28]
 8002990:	fb02 f303 	mul.w	r3, r2, r3
 8002994:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002996:	e054      	b.n	8002a42 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800299e:	d050      	beq.n	8002a42 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80029a0:	f7fe fa38 	bl	8000e14 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	69fa      	ldr	r2, [r7, #28]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d902      	bls.n	80029b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d13d      	bne.n	8002a32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	685a      	ldr	r2, [r3, #4]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80029c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80029ce:	d111      	bne.n	80029f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029d8:	d004      	beq.n	80029e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029e2:	d107      	bne.n	80029f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029fc:	d10f      	bne.n	8002a1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2201      	movs	r2, #1
 8002a22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e017      	b.n	8002a62 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	68ba      	ldr	r2, [r7, #8]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	bf0c      	ite	eq
 8002a52:	2301      	moveq	r3, #1
 8002a54:	2300      	movne	r3, #0
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	461a      	mov	r2, r3
 8002a5a:	79fb      	ldrb	r3, [r7, #7]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d19b      	bne.n	8002998 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3720      	adds	r7, #32
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	20000000 	.word	0x20000000

08002a70 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b086      	sub	sp, #24
 8002a74:	af02      	add	r7, sp, #8
 8002a76:	60f8      	str	r0, [r7, #12]
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a84:	d111      	bne.n	8002aaa <SPI_EndRxTransaction+0x3a>
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a8e:	d004      	beq.n	8002a9a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a98:	d107      	bne.n	8002aaa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002aa8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ab2:	d12a      	bne.n	8002b0a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002abc:	d012      	beq.n	8002ae4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	2180      	movs	r1, #128	@ 0x80
 8002ac8:	68f8      	ldr	r0, [r7, #12]
 8002aca:	f7ff ff49 	bl	8002960 <SPI_WaitFlagStateUntilTimeout>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d02d      	beq.n	8002b30 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ad8:	f043 0220 	orr.w	r2, r3, #32
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e026      	b.n	8002b32 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	9300      	str	r3, [sp, #0]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	2200      	movs	r2, #0
 8002aec:	2101      	movs	r1, #1
 8002aee:	68f8      	ldr	r0, [r7, #12]
 8002af0:	f7ff ff36 	bl	8002960 <SPI_WaitFlagStateUntilTimeout>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d01a      	beq.n	8002b30 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002afe:	f043 0220 	orr.w	r2, r3, #32
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e013      	b.n	8002b32 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	2200      	movs	r2, #0
 8002b12:	2101      	movs	r1, #1
 8002b14:	68f8      	ldr	r0, [r7, #12]
 8002b16:	f7ff ff23 	bl	8002960 <SPI_WaitFlagStateUntilTimeout>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d007      	beq.n	8002b30 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b24:	f043 0220 	orr.w	r2, r3, #32
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e000      	b.n	8002b32 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002b30:	2300      	movs	r3, #0
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3710      	adds	r7, #16
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
	...

08002b3c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b088      	sub	sp, #32
 8002b40:	af02      	add	r7, sp, #8
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	9300      	str	r3, [sp, #0]
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	2102      	movs	r1, #2
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f7ff ff04 	bl	8002960 <SPI_WaitFlagStateUntilTimeout>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d007      	beq.n	8002b6e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b62:	f043 0220 	orr.w	r2, r3, #32
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e032      	b.n	8002bd4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002b6e:	4b1b      	ldr	r3, [pc, #108]	@ (8002bdc <SPI_EndRxTxTransaction+0xa0>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a1b      	ldr	r2, [pc, #108]	@ (8002be0 <SPI_EndRxTxTransaction+0xa4>)
 8002b74:	fba2 2303 	umull	r2, r3, r2, r3
 8002b78:	0d5b      	lsrs	r3, r3, #21
 8002b7a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b7e:	fb02 f303 	mul.w	r3, r2, r3
 8002b82:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002b8c:	d112      	bne.n	8002bb4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	9300      	str	r3, [sp, #0]
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	2200      	movs	r2, #0
 8002b96:	2180      	movs	r1, #128	@ 0x80
 8002b98:	68f8      	ldr	r0, [r7, #12]
 8002b9a:	f7ff fee1 	bl	8002960 <SPI_WaitFlagStateUntilTimeout>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d016      	beq.n	8002bd2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba8:	f043 0220 	orr.w	r2, r3, #32
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e00f      	b.n	8002bd4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d00a      	beq.n	8002bd0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bca:	2b80      	cmp	r3, #128	@ 0x80
 8002bcc:	d0f2      	beq.n	8002bb4 <SPI_EndRxTxTransaction+0x78>
 8002bce:	e000      	b.n	8002bd2 <SPI_EndRxTxTransaction+0x96>
        break;
 8002bd0:	bf00      	nop
  }

  return HAL_OK;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3718      	adds	r7, #24
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	20000000 	.word	0x20000000
 8002be0:	165e9f81 	.word	0x165e9f81

08002be4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d101      	bne.n	8002bf6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e042      	b.n	8002c7c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d106      	bne.n	8002c10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f7fd ff46 	bl	8000a9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2224      	movs	r2, #36	@ 0x24
 8002c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68da      	ldr	r2, [r3, #12]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f000 f973 	bl	8002f14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	691a      	ldr	r2, [r3, #16]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	695a      	ldr	r2, [r3, #20]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	68da      	ldr	r2, [r3, #12]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2220      	movs	r2, #32
 8002c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2220      	movs	r2, #32
 8002c70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b08a      	sub	sp, #40	@ 0x28
 8002c88:	af02      	add	r7, sp, #8
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	603b      	str	r3, [r7, #0]
 8002c90:	4613      	mov	r3, r2
 8002c92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002c94:	2300      	movs	r3, #0
 8002c96:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	2b20      	cmp	r3, #32
 8002ca2:	d175      	bne.n	8002d90 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d002      	beq.n	8002cb0 <HAL_UART_Transmit+0x2c>
 8002caa:	88fb      	ldrh	r3, [r7, #6]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e06e      	b.n	8002d92 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2221      	movs	r2, #33	@ 0x21
 8002cbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cc2:	f7fe f8a7 	bl	8000e14 <HAL_GetTick>
 8002cc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	88fa      	ldrh	r2, [r7, #6]
 8002ccc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	88fa      	ldrh	r2, [r7, #6]
 8002cd2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cdc:	d108      	bne.n	8002cf0 <HAL_UART_Transmit+0x6c>
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d104      	bne.n	8002cf0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	61bb      	str	r3, [r7, #24]
 8002cee:	e003      	b.n	8002cf8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002cf8:	e02e      	b.n	8002d58 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	9300      	str	r3, [sp, #0]
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	2200      	movs	r2, #0
 8002d02:	2180      	movs	r1, #128	@ 0x80
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f000 f848 	bl	8002d9a <UART_WaitOnFlagUntilTimeout>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d005      	beq.n	8002d1c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2220      	movs	r2, #32
 8002d14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e03a      	b.n	8002d92 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d10b      	bne.n	8002d3a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	881b      	ldrh	r3, [r3, #0]
 8002d26:	461a      	mov	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d30:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d32:	69bb      	ldr	r3, [r7, #24]
 8002d34:	3302      	adds	r3, #2
 8002d36:	61bb      	str	r3, [r7, #24]
 8002d38:	e007      	b.n	8002d4a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	781a      	ldrb	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	3301      	adds	r3, #1
 8002d48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	3b01      	subs	r3, #1
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d1cb      	bne.n	8002cfa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	9300      	str	r3, [sp, #0]
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	2140      	movs	r1, #64	@ 0x40
 8002d6c:	68f8      	ldr	r0, [r7, #12]
 8002d6e:	f000 f814 	bl	8002d9a <UART_WaitOnFlagUntilTimeout>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d005      	beq.n	8002d84 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2220      	movs	r2, #32
 8002d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002d80:	2303      	movs	r3, #3
 8002d82:	e006      	b.n	8002d92 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2220      	movs	r2, #32
 8002d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	e000      	b.n	8002d92 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002d90:	2302      	movs	r3, #2
  }
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3720      	adds	r7, #32
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b086      	sub	sp, #24
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	60f8      	str	r0, [r7, #12]
 8002da2:	60b9      	str	r1, [r7, #8]
 8002da4:	603b      	str	r3, [r7, #0]
 8002da6:	4613      	mov	r3, r2
 8002da8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002daa:	e03b      	b.n	8002e24 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dac:	6a3b      	ldr	r3, [r7, #32]
 8002dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db2:	d037      	beq.n	8002e24 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002db4:	f7fe f82e 	bl	8000e14 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	6a3a      	ldr	r2, [r7, #32]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d302      	bcc.n	8002dca <UART_WaitOnFlagUntilTimeout+0x30>
 8002dc4:	6a3b      	ldr	r3, [r7, #32]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e03a      	b.n	8002e44 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	f003 0304 	and.w	r3, r3, #4
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d023      	beq.n	8002e24 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	2b80      	cmp	r3, #128	@ 0x80
 8002de0:	d020      	beq.n	8002e24 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	2b40      	cmp	r3, #64	@ 0x40
 8002de6:	d01d      	beq.n	8002e24 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0308 	and.w	r3, r3, #8
 8002df2:	2b08      	cmp	r3, #8
 8002df4:	d116      	bne.n	8002e24 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002df6:	2300      	movs	r3, #0
 8002df8:	617b      	str	r3, [r7, #20]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	617b      	str	r3, [r7, #20]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	617b      	str	r3, [r7, #20]
 8002e0a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e0c:	68f8      	ldr	r0, [r7, #12]
 8002e0e:	f000 f81d 	bl	8002e4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2208      	movs	r2, #8
 8002e16:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e00f      	b.n	8002e44 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	68ba      	ldr	r2, [r7, #8]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	bf0c      	ite	eq
 8002e34:	2301      	moveq	r3, #1
 8002e36:	2300      	movne	r3, #0
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	79fb      	ldrb	r3, [r7, #7]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d0b4      	beq.n	8002dac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3718      	adds	r7, #24
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b095      	sub	sp, #84	@ 0x54
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	330c      	adds	r3, #12
 8002e5a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e5e:	e853 3f00 	ldrex	r3, [r3]
 8002e62:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e66:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	330c      	adds	r3, #12
 8002e72:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e74:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e78:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e7c:	e841 2300 	strex	r3, r2, [r1]
 8002e80:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d1e5      	bne.n	8002e54 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	3314      	adds	r3, #20
 8002e8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e90:	6a3b      	ldr	r3, [r7, #32]
 8002e92:	e853 3f00 	ldrex	r3, [r3]
 8002e96:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	f023 0301 	bic.w	r3, r3, #1
 8002e9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	3314      	adds	r3, #20
 8002ea6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ea8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002eae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002eb0:	e841 2300 	strex	r3, r2, [r1]
 8002eb4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d1e5      	bne.n	8002e88 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d119      	bne.n	8002ef8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	330c      	adds	r3, #12
 8002eca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	e853 3f00 	ldrex	r3, [r3]
 8002ed2:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	f023 0310 	bic.w	r3, r3, #16
 8002eda:	647b      	str	r3, [r7, #68]	@ 0x44
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	330c      	adds	r3, #12
 8002ee2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ee4:	61ba      	str	r2, [r7, #24]
 8002ee6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ee8:	6979      	ldr	r1, [r7, #20]
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	e841 2300 	strex	r3, r2, [r1]
 8002ef0:	613b      	str	r3, [r7, #16]
   return(result);
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d1e5      	bne.n	8002ec4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2220      	movs	r2, #32
 8002efc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002f06:	bf00      	nop
 8002f08:	3754      	adds	r7, #84	@ 0x54
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
	...

08002f14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f18:	b0c0      	sub	sp, #256	@ 0x100
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	691b      	ldr	r3, [r3, #16]
 8002f28:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f30:	68d9      	ldr	r1, [r3, #12]
 8002f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	ea40 0301 	orr.w	r3, r0, r1
 8002f3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	431a      	orrs	r2, r3
 8002f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	431a      	orrs	r2, r3
 8002f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f58:	69db      	ldr	r3, [r3, #28]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002f6c:	f021 010c 	bic.w	r1, r1, #12
 8002f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002f7a:	430b      	orrs	r3, r1
 8002f7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f8e:	6999      	ldr	r1, [r3, #24]
 8002f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	ea40 0301 	orr.w	r3, r0, r1
 8002f9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	4b8f      	ldr	r3, [pc, #572]	@ (80031e0 <UART_SetConfig+0x2cc>)
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d005      	beq.n	8002fb4 <UART_SetConfig+0xa0>
 8002fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	4b8d      	ldr	r3, [pc, #564]	@ (80031e4 <UART_SetConfig+0x2d0>)
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d104      	bne.n	8002fbe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002fb4:	f7fe fb62 	bl	800167c <HAL_RCC_GetPCLK2Freq>
 8002fb8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002fbc:	e003      	b.n	8002fc6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002fbe:	f7fe fb49 	bl	8001654 <HAL_RCC_GetPCLK1Freq>
 8002fc2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fca:	69db      	ldr	r3, [r3, #28]
 8002fcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fd0:	f040 810c 	bne.w	80031ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002fd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002fde:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002fe2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002fe6:	4622      	mov	r2, r4
 8002fe8:	462b      	mov	r3, r5
 8002fea:	1891      	adds	r1, r2, r2
 8002fec:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002fee:	415b      	adcs	r3, r3
 8002ff0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002ff2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002ff6:	4621      	mov	r1, r4
 8002ff8:	eb12 0801 	adds.w	r8, r2, r1
 8002ffc:	4629      	mov	r1, r5
 8002ffe:	eb43 0901 	adc.w	r9, r3, r1
 8003002:	f04f 0200 	mov.w	r2, #0
 8003006:	f04f 0300 	mov.w	r3, #0
 800300a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800300e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003012:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003016:	4690      	mov	r8, r2
 8003018:	4699      	mov	r9, r3
 800301a:	4623      	mov	r3, r4
 800301c:	eb18 0303 	adds.w	r3, r8, r3
 8003020:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003024:	462b      	mov	r3, r5
 8003026:	eb49 0303 	adc.w	r3, r9, r3
 800302a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800302e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800303a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800303e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003042:	460b      	mov	r3, r1
 8003044:	18db      	adds	r3, r3, r3
 8003046:	653b      	str	r3, [r7, #80]	@ 0x50
 8003048:	4613      	mov	r3, r2
 800304a:	eb42 0303 	adc.w	r3, r2, r3
 800304e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003050:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003054:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003058:	f7fd f92a 	bl	80002b0 <__aeabi_uldivmod>
 800305c:	4602      	mov	r2, r0
 800305e:	460b      	mov	r3, r1
 8003060:	4b61      	ldr	r3, [pc, #388]	@ (80031e8 <UART_SetConfig+0x2d4>)
 8003062:	fba3 2302 	umull	r2, r3, r3, r2
 8003066:	095b      	lsrs	r3, r3, #5
 8003068:	011c      	lsls	r4, r3, #4
 800306a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800306e:	2200      	movs	r2, #0
 8003070:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003074:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003078:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800307c:	4642      	mov	r2, r8
 800307e:	464b      	mov	r3, r9
 8003080:	1891      	adds	r1, r2, r2
 8003082:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003084:	415b      	adcs	r3, r3
 8003086:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003088:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800308c:	4641      	mov	r1, r8
 800308e:	eb12 0a01 	adds.w	sl, r2, r1
 8003092:	4649      	mov	r1, r9
 8003094:	eb43 0b01 	adc.w	fp, r3, r1
 8003098:	f04f 0200 	mov.w	r2, #0
 800309c:	f04f 0300 	mov.w	r3, #0
 80030a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80030a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030ac:	4692      	mov	sl, r2
 80030ae:	469b      	mov	fp, r3
 80030b0:	4643      	mov	r3, r8
 80030b2:	eb1a 0303 	adds.w	r3, sl, r3
 80030b6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030ba:	464b      	mov	r3, r9
 80030bc:	eb4b 0303 	adc.w	r3, fp, r3
 80030c0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80030c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80030d0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80030d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80030d8:	460b      	mov	r3, r1
 80030da:	18db      	adds	r3, r3, r3
 80030dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80030de:	4613      	mov	r3, r2
 80030e0:	eb42 0303 	adc.w	r3, r2, r3
 80030e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80030e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80030ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80030ee:	f7fd f8df 	bl	80002b0 <__aeabi_uldivmod>
 80030f2:	4602      	mov	r2, r0
 80030f4:	460b      	mov	r3, r1
 80030f6:	4611      	mov	r1, r2
 80030f8:	4b3b      	ldr	r3, [pc, #236]	@ (80031e8 <UART_SetConfig+0x2d4>)
 80030fa:	fba3 2301 	umull	r2, r3, r3, r1
 80030fe:	095b      	lsrs	r3, r3, #5
 8003100:	2264      	movs	r2, #100	@ 0x64
 8003102:	fb02 f303 	mul.w	r3, r2, r3
 8003106:	1acb      	subs	r3, r1, r3
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800310e:	4b36      	ldr	r3, [pc, #216]	@ (80031e8 <UART_SetConfig+0x2d4>)
 8003110:	fba3 2302 	umull	r2, r3, r3, r2
 8003114:	095b      	lsrs	r3, r3, #5
 8003116:	005b      	lsls	r3, r3, #1
 8003118:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800311c:	441c      	add	r4, r3
 800311e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003122:	2200      	movs	r2, #0
 8003124:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003128:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800312c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003130:	4642      	mov	r2, r8
 8003132:	464b      	mov	r3, r9
 8003134:	1891      	adds	r1, r2, r2
 8003136:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003138:	415b      	adcs	r3, r3
 800313a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800313c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003140:	4641      	mov	r1, r8
 8003142:	1851      	adds	r1, r2, r1
 8003144:	6339      	str	r1, [r7, #48]	@ 0x30
 8003146:	4649      	mov	r1, r9
 8003148:	414b      	adcs	r3, r1
 800314a:	637b      	str	r3, [r7, #52]	@ 0x34
 800314c:	f04f 0200 	mov.w	r2, #0
 8003150:	f04f 0300 	mov.w	r3, #0
 8003154:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003158:	4659      	mov	r1, fp
 800315a:	00cb      	lsls	r3, r1, #3
 800315c:	4651      	mov	r1, sl
 800315e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003162:	4651      	mov	r1, sl
 8003164:	00ca      	lsls	r2, r1, #3
 8003166:	4610      	mov	r0, r2
 8003168:	4619      	mov	r1, r3
 800316a:	4603      	mov	r3, r0
 800316c:	4642      	mov	r2, r8
 800316e:	189b      	adds	r3, r3, r2
 8003170:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003174:	464b      	mov	r3, r9
 8003176:	460a      	mov	r2, r1
 8003178:	eb42 0303 	adc.w	r3, r2, r3
 800317c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800318c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003190:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003194:	460b      	mov	r3, r1
 8003196:	18db      	adds	r3, r3, r3
 8003198:	62bb      	str	r3, [r7, #40]	@ 0x28
 800319a:	4613      	mov	r3, r2
 800319c:	eb42 0303 	adc.w	r3, r2, r3
 80031a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80031a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80031aa:	f7fd f881 	bl	80002b0 <__aeabi_uldivmod>
 80031ae:	4602      	mov	r2, r0
 80031b0:	460b      	mov	r3, r1
 80031b2:	4b0d      	ldr	r3, [pc, #52]	@ (80031e8 <UART_SetConfig+0x2d4>)
 80031b4:	fba3 1302 	umull	r1, r3, r3, r2
 80031b8:	095b      	lsrs	r3, r3, #5
 80031ba:	2164      	movs	r1, #100	@ 0x64
 80031bc:	fb01 f303 	mul.w	r3, r1, r3
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	3332      	adds	r3, #50	@ 0x32
 80031c6:	4a08      	ldr	r2, [pc, #32]	@ (80031e8 <UART_SetConfig+0x2d4>)
 80031c8:	fba2 2303 	umull	r2, r3, r2, r3
 80031cc:	095b      	lsrs	r3, r3, #5
 80031ce:	f003 0207 	and.w	r2, r3, #7
 80031d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4422      	add	r2, r4
 80031da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80031dc:	e106      	b.n	80033ec <UART_SetConfig+0x4d8>
 80031de:	bf00      	nop
 80031e0:	40011000 	.word	0x40011000
 80031e4:	40011400 	.word	0x40011400
 80031e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031f0:	2200      	movs	r2, #0
 80031f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80031f6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80031fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80031fe:	4642      	mov	r2, r8
 8003200:	464b      	mov	r3, r9
 8003202:	1891      	adds	r1, r2, r2
 8003204:	6239      	str	r1, [r7, #32]
 8003206:	415b      	adcs	r3, r3
 8003208:	627b      	str	r3, [r7, #36]	@ 0x24
 800320a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800320e:	4641      	mov	r1, r8
 8003210:	1854      	adds	r4, r2, r1
 8003212:	4649      	mov	r1, r9
 8003214:	eb43 0501 	adc.w	r5, r3, r1
 8003218:	f04f 0200 	mov.w	r2, #0
 800321c:	f04f 0300 	mov.w	r3, #0
 8003220:	00eb      	lsls	r3, r5, #3
 8003222:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003226:	00e2      	lsls	r2, r4, #3
 8003228:	4614      	mov	r4, r2
 800322a:	461d      	mov	r5, r3
 800322c:	4643      	mov	r3, r8
 800322e:	18e3      	adds	r3, r4, r3
 8003230:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003234:	464b      	mov	r3, r9
 8003236:	eb45 0303 	adc.w	r3, r5, r3
 800323a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800323e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800324a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800324e:	f04f 0200 	mov.w	r2, #0
 8003252:	f04f 0300 	mov.w	r3, #0
 8003256:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800325a:	4629      	mov	r1, r5
 800325c:	008b      	lsls	r3, r1, #2
 800325e:	4621      	mov	r1, r4
 8003260:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003264:	4621      	mov	r1, r4
 8003266:	008a      	lsls	r2, r1, #2
 8003268:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800326c:	f7fd f820 	bl	80002b0 <__aeabi_uldivmod>
 8003270:	4602      	mov	r2, r0
 8003272:	460b      	mov	r3, r1
 8003274:	4b60      	ldr	r3, [pc, #384]	@ (80033f8 <UART_SetConfig+0x4e4>)
 8003276:	fba3 2302 	umull	r2, r3, r3, r2
 800327a:	095b      	lsrs	r3, r3, #5
 800327c:	011c      	lsls	r4, r3, #4
 800327e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003282:	2200      	movs	r2, #0
 8003284:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003288:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800328c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003290:	4642      	mov	r2, r8
 8003292:	464b      	mov	r3, r9
 8003294:	1891      	adds	r1, r2, r2
 8003296:	61b9      	str	r1, [r7, #24]
 8003298:	415b      	adcs	r3, r3
 800329a:	61fb      	str	r3, [r7, #28]
 800329c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032a0:	4641      	mov	r1, r8
 80032a2:	1851      	adds	r1, r2, r1
 80032a4:	6139      	str	r1, [r7, #16]
 80032a6:	4649      	mov	r1, r9
 80032a8:	414b      	adcs	r3, r1
 80032aa:	617b      	str	r3, [r7, #20]
 80032ac:	f04f 0200 	mov.w	r2, #0
 80032b0:	f04f 0300 	mov.w	r3, #0
 80032b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032b8:	4659      	mov	r1, fp
 80032ba:	00cb      	lsls	r3, r1, #3
 80032bc:	4651      	mov	r1, sl
 80032be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032c2:	4651      	mov	r1, sl
 80032c4:	00ca      	lsls	r2, r1, #3
 80032c6:	4610      	mov	r0, r2
 80032c8:	4619      	mov	r1, r3
 80032ca:	4603      	mov	r3, r0
 80032cc:	4642      	mov	r2, r8
 80032ce:	189b      	adds	r3, r3, r2
 80032d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80032d4:	464b      	mov	r3, r9
 80032d6:	460a      	mov	r2, r1
 80032d8:	eb42 0303 	adc.w	r3, r2, r3
 80032dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80032e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80032ea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80032ec:	f04f 0200 	mov.w	r2, #0
 80032f0:	f04f 0300 	mov.w	r3, #0
 80032f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80032f8:	4649      	mov	r1, r9
 80032fa:	008b      	lsls	r3, r1, #2
 80032fc:	4641      	mov	r1, r8
 80032fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003302:	4641      	mov	r1, r8
 8003304:	008a      	lsls	r2, r1, #2
 8003306:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800330a:	f7fc ffd1 	bl	80002b0 <__aeabi_uldivmod>
 800330e:	4602      	mov	r2, r0
 8003310:	460b      	mov	r3, r1
 8003312:	4611      	mov	r1, r2
 8003314:	4b38      	ldr	r3, [pc, #224]	@ (80033f8 <UART_SetConfig+0x4e4>)
 8003316:	fba3 2301 	umull	r2, r3, r3, r1
 800331a:	095b      	lsrs	r3, r3, #5
 800331c:	2264      	movs	r2, #100	@ 0x64
 800331e:	fb02 f303 	mul.w	r3, r2, r3
 8003322:	1acb      	subs	r3, r1, r3
 8003324:	011b      	lsls	r3, r3, #4
 8003326:	3332      	adds	r3, #50	@ 0x32
 8003328:	4a33      	ldr	r2, [pc, #204]	@ (80033f8 <UART_SetConfig+0x4e4>)
 800332a:	fba2 2303 	umull	r2, r3, r2, r3
 800332e:	095b      	lsrs	r3, r3, #5
 8003330:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003334:	441c      	add	r4, r3
 8003336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800333a:	2200      	movs	r2, #0
 800333c:	673b      	str	r3, [r7, #112]	@ 0x70
 800333e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003340:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003344:	4642      	mov	r2, r8
 8003346:	464b      	mov	r3, r9
 8003348:	1891      	adds	r1, r2, r2
 800334a:	60b9      	str	r1, [r7, #8]
 800334c:	415b      	adcs	r3, r3
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003354:	4641      	mov	r1, r8
 8003356:	1851      	adds	r1, r2, r1
 8003358:	6039      	str	r1, [r7, #0]
 800335a:	4649      	mov	r1, r9
 800335c:	414b      	adcs	r3, r1
 800335e:	607b      	str	r3, [r7, #4]
 8003360:	f04f 0200 	mov.w	r2, #0
 8003364:	f04f 0300 	mov.w	r3, #0
 8003368:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800336c:	4659      	mov	r1, fp
 800336e:	00cb      	lsls	r3, r1, #3
 8003370:	4651      	mov	r1, sl
 8003372:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003376:	4651      	mov	r1, sl
 8003378:	00ca      	lsls	r2, r1, #3
 800337a:	4610      	mov	r0, r2
 800337c:	4619      	mov	r1, r3
 800337e:	4603      	mov	r3, r0
 8003380:	4642      	mov	r2, r8
 8003382:	189b      	adds	r3, r3, r2
 8003384:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003386:	464b      	mov	r3, r9
 8003388:	460a      	mov	r2, r1
 800338a:	eb42 0303 	adc.w	r3, r2, r3
 800338e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	663b      	str	r3, [r7, #96]	@ 0x60
 800339a:	667a      	str	r2, [r7, #100]	@ 0x64
 800339c:	f04f 0200 	mov.w	r2, #0
 80033a0:	f04f 0300 	mov.w	r3, #0
 80033a4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80033a8:	4649      	mov	r1, r9
 80033aa:	008b      	lsls	r3, r1, #2
 80033ac:	4641      	mov	r1, r8
 80033ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033b2:	4641      	mov	r1, r8
 80033b4:	008a      	lsls	r2, r1, #2
 80033b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80033ba:	f7fc ff79 	bl	80002b0 <__aeabi_uldivmod>
 80033be:	4602      	mov	r2, r0
 80033c0:	460b      	mov	r3, r1
 80033c2:	4b0d      	ldr	r3, [pc, #52]	@ (80033f8 <UART_SetConfig+0x4e4>)
 80033c4:	fba3 1302 	umull	r1, r3, r3, r2
 80033c8:	095b      	lsrs	r3, r3, #5
 80033ca:	2164      	movs	r1, #100	@ 0x64
 80033cc:	fb01 f303 	mul.w	r3, r1, r3
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	011b      	lsls	r3, r3, #4
 80033d4:	3332      	adds	r3, #50	@ 0x32
 80033d6:	4a08      	ldr	r2, [pc, #32]	@ (80033f8 <UART_SetConfig+0x4e4>)
 80033d8:	fba2 2303 	umull	r2, r3, r2, r3
 80033dc:	095b      	lsrs	r3, r3, #5
 80033de:	f003 020f 	and.w	r2, r3, #15
 80033e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4422      	add	r2, r4
 80033ea:	609a      	str	r2, [r3, #8]
}
 80033ec:	bf00      	nop
 80033ee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80033f2:	46bd      	mov	sp, r7
 80033f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033f8:	51eb851f 	.word	0x51eb851f

080033fc <std>:
 80033fc:	2300      	movs	r3, #0
 80033fe:	b510      	push	{r4, lr}
 8003400:	4604      	mov	r4, r0
 8003402:	e9c0 3300 	strd	r3, r3, [r0]
 8003406:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800340a:	6083      	str	r3, [r0, #8]
 800340c:	8181      	strh	r1, [r0, #12]
 800340e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003410:	81c2      	strh	r2, [r0, #14]
 8003412:	6183      	str	r3, [r0, #24]
 8003414:	4619      	mov	r1, r3
 8003416:	2208      	movs	r2, #8
 8003418:	305c      	adds	r0, #92	@ 0x5c
 800341a:	f000 f906 	bl	800362a <memset>
 800341e:	4b0d      	ldr	r3, [pc, #52]	@ (8003454 <std+0x58>)
 8003420:	6263      	str	r3, [r4, #36]	@ 0x24
 8003422:	4b0d      	ldr	r3, [pc, #52]	@ (8003458 <std+0x5c>)
 8003424:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003426:	4b0d      	ldr	r3, [pc, #52]	@ (800345c <std+0x60>)
 8003428:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800342a:	4b0d      	ldr	r3, [pc, #52]	@ (8003460 <std+0x64>)
 800342c:	6323      	str	r3, [r4, #48]	@ 0x30
 800342e:	4b0d      	ldr	r3, [pc, #52]	@ (8003464 <std+0x68>)
 8003430:	6224      	str	r4, [r4, #32]
 8003432:	429c      	cmp	r4, r3
 8003434:	d006      	beq.n	8003444 <std+0x48>
 8003436:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800343a:	4294      	cmp	r4, r2
 800343c:	d002      	beq.n	8003444 <std+0x48>
 800343e:	33d0      	adds	r3, #208	@ 0xd0
 8003440:	429c      	cmp	r4, r3
 8003442:	d105      	bne.n	8003450 <std+0x54>
 8003444:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800344c:	f000 b966 	b.w	800371c <__retarget_lock_init_recursive>
 8003450:	bd10      	pop	{r4, pc}
 8003452:	bf00      	nop
 8003454:	080035a5 	.word	0x080035a5
 8003458:	080035c7 	.word	0x080035c7
 800345c:	080035ff 	.word	0x080035ff
 8003460:	08003623 	.word	0x08003623
 8003464:	20000184 	.word	0x20000184

08003468 <stdio_exit_handler>:
 8003468:	4a02      	ldr	r2, [pc, #8]	@ (8003474 <stdio_exit_handler+0xc>)
 800346a:	4903      	ldr	r1, [pc, #12]	@ (8003478 <stdio_exit_handler+0x10>)
 800346c:	4803      	ldr	r0, [pc, #12]	@ (800347c <stdio_exit_handler+0x14>)
 800346e:	f000 b869 	b.w	8003544 <_fwalk_sglue>
 8003472:	bf00      	nop
 8003474:	2000000c 	.word	0x2000000c
 8003478:	08003fbd 	.word	0x08003fbd
 800347c:	2000001c 	.word	0x2000001c

08003480 <cleanup_stdio>:
 8003480:	6841      	ldr	r1, [r0, #4]
 8003482:	4b0c      	ldr	r3, [pc, #48]	@ (80034b4 <cleanup_stdio+0x34>)
 8003484:	4299      	cmp	r1, r3
 8003486:	b510      	push	{r4, lr}
 8003488:	4604      	mov	r4, r0
 800348a:	d001      	beq.n	8003490 <cleanup_stdio+0x10>
 800348c:	f000 fd96 	bl	8003fbc <_fflush_r>
 8003490:	68a1      	ldr	r1, [r4, #8]
 8003492:	4b09      	ldr	r3, [pc, #36]	@ (80034b8 <cleanup_stdio+0x38>)
 8003494:	4299      	cmp	r1, r3
 8003496:	d002      	beq.n	800349e <cleanup_stdio+0x1e>
 8003498:	4620      	mov	r0, r4
 800349a:	f000 fd8f 	bl	8003fbc <_fflush_r>
 800349e:	68e1      	ldr	r1, [r4, #12]
 80034a0:	4b06      	ldr	r3, [pc, #24]	@ (80034bc <cleanup_stdio+0x3c>)
 80034a2:	4299      	cmp	r1, r3
 80034a4:	d004      	beq.n	80034b0 <cleanup_stdio+0x30>
 80034a6:	4620      	mov	r0, r4
 80034a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034ac:	f000 bd86 	b.w	8003fbc <_fflush_r>
 80034b0:	bd10      	pop	{r4, pc}
 80034b2:	bf00      	nop
 80034b4:	20000184 	.word	0x20000184
 80034b8:	200001ec 	.word	0x200001ec
 80034bc:	20000254 	.word	0x20000254

080034c0 <global_stdio_init.part.0>:
 80034c0:	b510      	push	{r4, lr}
 80034c2:	4b0b      	ldr	r3, [pc, #44]	@ (80034f0 <global_stdio_init.part.0+0x30>)
 80034c4:	4c0b      	ldr	r4, [pc, #44]	@ (80034f4 <global_stdio_init.part.0+0x34>)
 80034c6:	4a0c      	ldr	r2, [pc, #48]	@ (80034f8 <global_stdio_init.part.0+0x38>)
 80034c8:	601a      	str	r2, [r3, #0]
 80034ca:	4620      	mov	r0, r4
 80034cc:	2200      	movs	r2, #0
 80034ce:	2104      	movs	r1, #4
 80034d0:	f7ff ff94 	bl	80033fc <std>
 80034d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80034d8:	2201      	movs	r2, #1
 80034da:	2109      	movs	r1, #9
 80034dc:	f7ff ff8e 	bl	80033fc <std>
 80034e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80034e4:	2202      	movs	r2, #2
 80034e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034ea:	2112      	movs	r1, #18
 80034ec:	f7ff bf86 	b.w	80033fc <std>
 80034f0:	200002bc 	.word	0x200002bc
 80034f4:	20000184 	.word	0x20000184
 80034f8:	08003469 	.word	0x08003469

080034fc <__sfp_lock_acquire>:
 80034fc:	4801      	ldr	r0, [pc, #4]	@ (8003504 <__sfp_lock_acquire+0x8>)
 80034fe:	f000 b90e 	b.w	800371e <__retarget_lock_acquire_recursive>
 8003502:	bf00      	nop
 8003504:	200002c5 	.word	0x200002c5

08003508 <__sfp_lock_release>:
 8003508:	4801      	ldr	r0, [pc, #4]	@ (8003510 <__sfp_lock_release+0x8>)
 800350a:	f000 b909 	b.w	8003720 <__retarget_lock_release_recursive>
 800350e:	bf00      	nop
 8003510:	200002c5 	.word	0x200002c5

08003514 <__sinit>:
 8003514:	b510      	push	{r4, lr}
 8003516:	4604      	mov	r4, r0
 8003518:	f7ff fff0 	bl	80034fc <__sfp_lock_acquire>
 800351c:	6a23      	ldr	r3, [r4, #32]
 800351e:	b11b      	cbz	r3, 8003528 <__sinit+0x14>
 8003520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003524:	f7ff bff0 	b.w	8003508 <__sfp_lock_release>
 8003528:	4b04      	ldr	r3, [pc, #16]	@ (800353c <__sinit+0x28>)
 800352a:	6223      	str	r3, [r4, #32]
 800352c:	4b04      	ldr	r3, [pc, #16]	@ (8003540 <__sinit+0x2c>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d1f5      	bne.n	8003520 <__sinit+0xc>
 8003534:	f7ff ffc4 	bl	80034c0 <global_stdio_init.part.0>
 8003538:	e7f2      	b.n	8003520 <__sinit+0xc>
 800353a:	bf00      	nop
 800353c:	08003481 	.word	0x08003481
 8003540:	200002bc 	.word	0x200002bc

08003544 <_fwalk_sglue>:
 8003544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003548:	4607      	mov	r7, r0
 800354a:	4688      	mov	r8, r1
 800354c:	4614      	mov	r4, r2
 800354e:	2600      	movs	r6, #0
 8003550:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003554:	f1b9 0901 	subs.w	r9, r9, #1
 8003558:	d505      	bpl.n	8003566 <_fwalk_sglue+0x22>
 800355a:	6824      	ldr	r4, [r4, #0]
 800355c:	2c00      	cmp	r4, #0
 800355e:	d1f7      	bne.n	8003550 <_fwalk_sglue+0xc>
 8003560:	4630      	mov	r0, r6
 8003562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003566:	89ab      	ldrh	r3, [r5, #12]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d907      	bls.n	800357c <_fwalk_sglue+0x38>
 800356c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003570:	3301      	adds	r3, #1
 8003572:	d003      	beq.n	800357c <_fwalk_sglue+0x38>
 8003574:	4629      	mov	r1, r5
 8003576:	4638      	mov	r0, r7
 8003578:	47c0      	blx	r8
 800357a:	4306      	orrs	r6, r0
 800357c:	3568      	adds	r5, #104	@ 0x68
 800357e:	e7e9      	b.n	8003554 <_fwalk_sglue+0x10>

08003580 <iprintf>:
 8003580:	b40f      	push	{r0, r1, r2, r3}
 8003582:	b507      	push	{r0, r1, r2, lr}
 8003584:	4906      	ldr	r1, [pc, #24]	@ (80035a0 <iprintf+0x20>)
 8003586:	ab04      	add	r3, sp, #16
 8003588:	6808      	ldr	r0, [r1, #0]
 800358a:	f853 2b04 	ldr.w	r2, [r3], #4
 800358e:	6881      	ldr	r1, [r0, #8]
 8003590:	9301      	str	r3, [sp, #4]
 8003592:	f000 f9e9 	bl	8003968 <_vfiprintf_r>
 8003596:	b003      	add	sp, #12
 8003598:	f85d eb04 	ldr.w	lr, [sp], #4
 800359c:	b004      	add	sp, #16
 800359e:	4770      	bx	lr
 80035a0:	20000018 	.word	0x20000018

080035a4 <__sread>:
 80035a4:	b510      	push	{r4, lr}
 80035a6:	460c      	mov	r4, r1
 80035a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035ac:	f000 f868 	bl	8003680 <_read_r>
 80035b0:	2800      	cmp	r0, #0
 80035b2:	bfab      	itete	ge
 80035b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80035b6:	89a3      	ldrhlt	r3, [r4, #12]
 80035b8:	181b      	addge	r3, r3, r0
 80035ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80035be:	bfac      	ite	ge
 80035c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80035c2:	81a3      	strhlt	r3, [r4, #12]
 80035c4:	bd10      	pop	{r4, pc}

080035c6 <__swrite>:
 80035c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035ca:	461f      	mov	r7, r3
 80035cc:	898b      	ldrh	r3, [r1, #12]
 80035ce:	05db      	lsls	r3, r3, #23
 80035d0:	4605      	mov	r5, r0
 80035d2:	460c      	mov	r4, r1
 80035d4:	4616      	mov	r6, r2
 80035d6:	d505      	bpl.n	80035e4 <__swrite+0x1e>
 80035d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035dc:	2302      	movs	r3, #2
 80035de:	2200      	movs	r2, #0
 80035e0:	f000 f83c 	bl	800365c <_lseek_r>
 80035e4:	89a3      	ldrh	r3, [r4, #12]
 80035e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80035ee:	81a3      	strh	r3, [r4, #12]
 80035f0:	4632      	mov	r2, r6
 80035f2:	463b      	mov	r3, r7
 80035f4:	4628      	mov	r0, r5
 80035f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035fa:	f000 b853 	b.w	80036a4 <_write_r>

080035fe <__sseek>:
 80035fe:	b510      	push	{r4, lr}
 8003600:	460c      	mov	r4, r1
 8003602:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003606:	f000 f829 	bl	800365c <_lseek_r>
 800360a:	1c43      	adds	r3, r0, #1
 800360c:	89a3      	ldrh	r3, [r4, #12]
 800360e:	bf15      	itete	ne
 8003610:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003612:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003616:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800361a:	81a3      	strheq	r3, [r4, #12]
 800361c:	bf18      	it	ne
 800361e:	81a3      	strhne	r3, [r4, #12]
 8003620:	bd10      	pop	{r4, pc}

08003622 <__sclose>:
 8003622:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003626:	f000 b809 	b.w	800363c <_close_r>

0800362a <memset>:
 800362a:	4402      	add	r2, r0
 800362c:	4603      	mov	r3, r0
 800362e:	4293      	cmp	r3, r2
 8003630:	d100      	bne.n	8003634 <memset+0xa>
 8003632:	4770      	bx	lr
 8003634:	f803 1b01 	strb.w	r1, [r3], #1
 8003638:	e7f9      	b.n	800362e <memset+0x4>
	...

0800363c <_close_r>:
 800363c:	b538      	push	{r3, r4, r5, lr}
 800363e:	4d06      	ldr	r5, [pc, #24]	@ (8003658 <_close_r+0x1c>)
 8003640:	2300      	movs	r3, #0
 8003642:	4604      	mov	r4, r0
 8003644:	4608      	mov	r0, r1
 8003646:	602b      	str	r3, [r5, #0]
 8003648:	f7fd fad8 	bl	8000bfc <_close>
 800364c:	1c43      	adds	r3, r0, #1
 800364e:	d102      	bne.n	8003656 <_close_r+0x1a>
 8003650:	682b      	ldr	r3, [r5, #0]
 8003652:	b103      	cbz	r3, 8003656 <_close_r+0x1a>
 8003654:	6023      	str	r3, [r4, #0]
 8003656:	bd38      	pop	{r3, r4, r5, pc}
 8003658:	200002c0 	.word	0x200002c0

0800365c <_lseek_r>:
 800365c:	b538      	push	{r3, r4, r5, lr}
 800365e:	4d07      	ldr	r5, [pc, #28]	@ (800367c <_lseek_r+0x20>)
 8003660:	4604      	mov	r4, r0
 8003662:	4608      	mov	r0, r1
 8003664:	4611      	mov	r1, r2
 8003666:	2200      	movs	r2, #0
 8003668:	602a      	str	r2, [r5, #0]
 800366a:	461a      	mov	r2, r3
 800366c:	f7fd faed 	bl	8000c4a <_lseek>
 8003670:	1c43      	adds	r3, r0, #1
 8003672:	d102      	bne.n	800367a <_lseek_r+0x1e>
 8003674:	682b      	ldr	r3, [r5, #0]
 8003676:	b103      	cbz	r3, 800367a <_lseek_r+0x1e>
 8003678:	6023      	str	r3, [r4, #0]
 800367a:	bd38      	pop	{r3, r4, r5, pc}
 800367c:	200002c0 	.word	0x200002c0

08003680 <_read_r>:
 8003680:	b538      	push	{r3, r4, r5, lr}
 8003682:	4d07      	ldr	r5, [pc, #28]	@ (80036a0 <_read_r+0x20>)
 8003684:	4604      	mov	r4, r0
 8003686:	4608      	mov	r0, r1
 8003688:	4611      	mov	r1, r2
 800368a:	2200      	movs	r2, #0
 800368c:	602a      	str	r2, [r5, #0]
 800368e:	461a      	mov	r2, r3
 8003690:	f7fd fa7b 	bl	8000b8a <_read>
 8003694:	1c43      	adds	r3, r0, #1
 8003696:	d102      	bne.n	800369e <_read_r+0x1e>
 8003698:	682b      	ldr	r3, [r5, #0]
 800369a:	b103      	cbz	r3, 800369e <_read_r+0x1e>
 800369c:	6023      	str	r3, [r4, #0]
 800369e:	bd38      	pop	{r3, r4, r5, pc}
 80036a0:	200002c0 	.word	0x200002c0

080036a4 <_write_r>:
 80036a4:	b538      	push	{r3, r4, r5, lr}
 80036a6:	4d07      	ldr	r5, [pc, #28]	@ (80036c4 <_write_r+0x20>)
 80036a8:	4604      	mov	r4, r0
 80036aa:	4608      	mov	r0, r1
 80036ac:	4611      	mov	r1, r2
 80036ae:	2200      	movs	r2, #0
 80036b0:	602a      	str	r2, [r5, #0]
 80036b2:	461a      	mov	r2, r3
 80036b4:	f7fd fa86 	bl	8000bc4 <_write>
 80036b8:	1c43      	adds	r3, r0, #1
 80036ba:	d102      	bne.n	80036c2 <_write_r+0x1e>
 80036bc:	682b      	ldr	r3, [r5, #0]
 80036be:	b103      	cbz	r3, 80036c2 <_write_r+0x1e>
 80036c0:	6023      	str	r3, [r4, #0]
 80036c2:	bd38      	pop	{r3, r4, r5, pc}
 80036c4:	200002c0 	.word	0x200002c0

080036c8 <__errno>:
 80036c8:	4b01      	ldr	r3, [pc, #4]	@ (80036d0 <__errno+0x8>)
 80036ca:	6818      	ldr	r0, [r3, #0]
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	20000018 	.word	0x20000018

080036d4 <__libc_init_array>:
 80036d4:	b570      	push	{r4, r5, r6, lr}
 80036d6:	4d0d      	ldr	r5, [pc, #52]	@ (800370c <__libc_init_array+0x38>)
 80036d8:	4c0d      	ldr	r4, [pc, #52]	@ (8003710 <__libc_init_array+0x3c>)
 80036da:	1b64      	subs	r4, r4, r5
 80036dc:	10a4      	asrs	r4, r4, #2
 80036de:	2600      	movs	r6, #0
 80036e0:	42a6      	cmp	r6, r4
 80036e2:	d109      	bne.n	80036f8 <__libc_init_array+0x24>
 80036e4:	4d0b      	ldr	r5, [pc, #44]	@ (8003714 <__libc_init_array+0x40>)
 80036e6:	4c0c      	ldr	r4, [pc, #48]	@ (8003718 <__libc_init_array+0x44>)
 80036e8:	f000 fdb8 	bl	800425c <_init>
 80036ec:	1b64      	subs	r4, r4, r5
 80036ee:	10a4      	asrs	r4, r4, #2
 80036f0:	2600      	movs	r6, #0
 80036f2:	42a6      	cmp	r6, r4
 80036f4:	d105      	bne.n	8003702 <__libc_init_array+0x2e>
 80036f6:	bd70      	pop	{r4, r5, r6, pc}
 80036f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80036fc:	4798      	blx	r3
 80036fe:	3601      	adds	r6, #1
 8003700:	e7ee      	b.n	80036e0 <__libc_init_array+0xc>
 8003702:	f855 3b04 	ldr.w	r3, [r5], #4
 8003706:	4798      	blx	r3
 8003708:	3601      	adds	r6, #1
 800370a:	e7f2      	b.n	80036f2 <__libc_init_array+0x1e>
 800370c:	080042dc 	.word	0x080042dc
 8003710:	080042dc 	.word	0x080042dc
 8003714:	080042dc 	.word	0x080042dc
 8003718:	080042e0 	.word	0x080042e0

0800371c <__retarget_lock_init_recursive>:
 800371c:	4770      	bx	lr

0800371e <__retarget_lock_acquire_recursive>:
 800371e:	4770      	bx	lr

08003720 <__retarget_lock_release_recursive>:
 8003720:	4770      	bx	lr
	...

08003724 <_free_r>:
 8003724:	b538      	push	{r3, r4, r5, lr}
 8003726:	4605      	mov	r5, r0
 8003728:	2900      	cmp	r1, #0
 800372a:	d041      	beq.n	80037b0 <_free_r+0x8c>
 800372c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003730:	1f0c      	subs	r4, r1, #4
 8003732:	2b00      	cmp	r3, #0
 8003734:	bfb8      	it	lt
 8003736:	18e4      	addlt	r4, r4, r3
 8003738:	f000 f8e0 	bl	80038fc <__malloc_lock>
 800373c:	4a1d      	ldr	r2, [pc, #116]	@ (80037b4 <_free_r+0x90>)
 800373e:	6813      	ldr	r3, [r2, #0]
 8003740:	b933      	cbnz	r3, 8003750 <_free_r+0x2c>
 8003742:	6063      	str	r3, [r4, #4]
 8003744:	6014      	str	r4, [r2, #0]
 8003746:	4628      	mov	r0, r5
 8003748:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800374c:	f000 b8dc 	b.w	8003908 <__malloc_unlock>
 8003750:	42a3      	cmp	r3, r4
 8003752:	d908      	bls.n	8003766 <_free_r+0x42>
 8003754:	6820      	ldr	r0, [r4, #0]
 8003756:	1821      	adds	r1, r4, r0
 8003758:	428b      	cmp	r3, r1
 800375a:	bf01      	itttt	eq
 800375c:	6819      	ldreq	r1, [r3, #0]
 800375e:	685b      	ldreq	r3, [r3, #4]
 8003760:	1809      	addeq	r1, r1, r0
 8003762:	6021      	streq	r1, [r4, #0]
 8003764:	e7ed      	b.n	8003742 <_free_r+0x1e>
 8003766:	461a      	mov	r2, r3
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	b10b      	cbz	r3, 8003770 <_free_r+0x4c>
 800376c:	42a3      	cmp	r3, r4
 800376e:	d9fa      	bls.n	8003766 <_free_r+0x42>
 8003770:	6811      	ldr	r1, [r2, #0]
 8003772:	1850      	adds	r0, r2, r1
 8003774:	42a0      	cmp	r0, r4
 8003776:	d10b      	bne.n	8003790 <_free_r+0x6c>
 8003778:	6820      	ldr	r0, [r4, #0]
 800377a:	4401      	add	r1, r0
 800377c:	1850      	adds	r0, r2, r1
 800377e:	4283      	cmp	r3, r0
 8003780:	6011      	str	r1, [r2, #0]
 8003782:	d1e0      	bne.n	8003746 <_free_r+0x22>
 8003784:	6818      	ldr	r0, [r3, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	6053      	str	r3, [r2, #4]
 800378a:	4408      	add	r0, r1
 800378c:	6010      	str	r0, [r2, #0]
 800378e:	e7da      	b.n	8003746 <_free_r+0x22>
 8003790:	d902      	bls.n	8003798 <_free_r+0x74>
 8003792:	230c      	movs	r3, #12
 8003794:	602b      	str	r3, [r5, #0]
 8003796:	e7d6      	b.n	8003746 <_free_r+0x22>
 8003798:	6820      	ldr	r0, [r4, #0]
 800379a:	1821      	adds	r1, r4, r0
 800379c:	428b      	cmp	r3, r1
 800379e:	bf04      	itt	eq
 80037a0:	6819      	ldreq	r1, [r3, #0]
 80037a2:	685b      	ldreq	r3, [r3, #4]
 80037a4:	6063      	str	r3, [r4, #4]
 80037a6:	bf04      	itt	eq
 80037a8:	1809      	addeq	r1, r1, r0
 80037aa:	6021      	streq	r1, [r4, #0]
 80037ac:	6054      	str	r4, [r2, #4]
 80037ae:	e7ca      	b.n	8003746 <_free_r+0x22>
 80037b0:	bd38      	pop	{r3, r4, r5, pc}
 80037b2:	bf00      	nop
 80037b4:	200002cc 	.word	0x200002cc

080037b8 <sbrk_aligned>:
 80037b8:	b570      	push	{r4, r5, r6, lr}
 80037ba:	4e0f      	ldr	r6, [pc, #60]	@ (80037f8 <sbrk_aligned+0x40>)
 80037bc:	460c      	mov	r4, r1
 80037be:	6831      	ldr	r1, [r6, #0]
 80037c0:	4605      	mov	r5, r0
 80037c2:	b911      	cbnz	r1, 80037ca <sbrk_aligned+0x12>
 80037c4:	f000 fcb6 	bl	8004134 <_sbrk_r>
 80037c8:	6030      	str	r0, [r6, #0]
 80037ca:	4621      	mov	r1, r4
 80037cc:	4628      	mov	r0, r5
 80037ce:	f000 fcb1 	bl	8004134 <_sbrk_r>
 80037d2:	1c43      	adds	r3, r0, #1
 80037d4:	d103      	bne.n	80037de <sbrk_aligned+0x26>
 80037d6:	f04f 34ff 	mov.w	r4, #4294967295
 80037da:	4620      	mov	r0, r4
 80037dc:	bd70      	pop	{r4, r5, r6, pc}
 80037de:	1cc4      	adds	r4, r0, #3
 80037e0:	f024 0403 	bic.w	r4, r4, #3
 80037e4:	42a0      	cmp	r0, r4
 80037e6:	d0f8      	beq.n	80037da <sbrk_aligned+0x22>
 80037e8:	1a21      	subs	r1, r4, r0
 80037ea:	4628      	mov	r0, r5
 80037ec:	f000 fca2 	bl	8004134 <_sbrk_r>
 80037f0:	3001      	adds	r0, #1
 80037f2:	d1f2      	bne.n	80037da <sbrk_aligned+0x22>
 80037f4:	e7ef      	b.n	80037d6 <sbrk_aligned+0x1e>
 80037f6:	bf00      	nop
 80037f8:	200002c8 	.word	0x200002c8

080037fc <_malloc_r>:
 80037fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003800:	1ccd      	adds	r5, r1, #3
 8003802:	f025 0503 	bic.w	r5, r5, #3
 8003806:	3508      	adds	r5, #8
 8003808:	2d0c      	cmp	r5, #12
 800380a:	bf38      	it	cc
 800380c:	250c      	movcc	r5, #12
 800380e:	2d00      	cmp	r5, #0
 8003810:	4606      	mov	r6, r0
 8003812:	db01      	blt.n	8003818 <_malloc_r+0x1c>
 8003814:	42a9      	cmp	r1, r5
 8003816:	d904      	bls.n	8003822 <_malloc_r+0x26>
 8003818:	230c      	movs	r3, #12
 800381a:	6033      	str	r3, [r6, #0]
 800381c:	2000      	movs	r0, #0
 800381e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003822:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80038f8 <_malloc_r+0xfc>
 8003826:	f000 f869 	bl	80038fc <__malloc_lock>
 800382a:	f8d8 3000 	ldr.w	r3, [r8]
 800382e:	461c      	mov	r4, r3
 8003830:	bb44      	cbnz	r4, 8003884 <_malloc_r+0x88>
 8003832:	4629      	mov	r1, r5
 8003834:	4630      	mov	r0, r6
 8003836:	f7ff ffbf 	bl	80037b8 <sbrk_aligned>
 800383a:	1c43      	adds	r3, r0, #1
 800383c:	4604      	mov	r4, r0
 800383e:	d158      	bne.n	80038f2 <_malloc_r+0xf6>
 8003840:	f8d8 4000 	ldr.w	r4, [r8]
 8003844:	4627      	mov	r7, r4
 8003846:	2f00      	cmp	r7, #0
 8003848:	d143      	bne.n	80038d2 <_malloc_r+0xd6>
 800384a:	2c00      	cmp	r4, #0
 800384c:	d04b      	beq.n	80038e6 <_malloc_r+0xea>
 800384e:	6823      	ldr	r3, [r4, #0]
 8003850:	4639      	mov	r1, r7
 8003852:	4630      	mov	r0, r6
 8003854:	eb04 0903 	add.w	r9, r4, r3
 8003858:	f000 fc6c 	bl	8004134 <_sbrk_r>
 800385c:	4581      	cmp	r9, r0
 800385e:	d142      	bne.n	80038e6 <_malloc_r+0xea>
 8003860:	6821      	ldr	r1, [r4, #0]
 8003862:	1a6d      	subs	r5, r5, r1
 8003864:	4629      	mov	r1, r5
 8003866:	4630      	mov	r0, r6
 8003868:	f7ff ffa6 	bl	80037b8 <sbrk_aligned>
 800386c:	3001      	adds	r0, #1
 800386e:	d03a      	beq.n	80038e6 <_malloc_r+0xea>
 8003870:	6823      	ldr	r3, [r4, #0]
 8003872:	442b      	add	r3, r5
 8003874:	6023      	str	r3, [r4, #0]
 8003876:	f8d8 3000 	ldr.w	r3, [r8]
 800387a:	685a      	ldr	r2, [r3, #4]
 800387c:	bb62      	cbnz	r2, 80038d8 <_malloc_r+0xdc>
 800387e:	f8c8 7000 	str.w	r7, [r8]
 8003882:	e00f      	b.n	80038a4 <_malloc_r+0xa8>
 8003884:	6822      	ldr	r2, [r4, #0]
 8003886:	1b52      	subs	r2, r2, r5
 8003888:	d420      	bmi.n	80038cc <_malloc_r+0xd0>
 800388a:	2a0b      	cmp	r2, #11
 800388c:	d917      	bls.n	80038be <_malloc_r+0xc2>
 800388e:	1961      	adds	r1, r4, r5
 8003890:	42a3      	cmp	r3, r4
 8003892:	6025      	str	r5, [r4, #0]
 8003894:	bf18      	it	ne
 8003896:	6059      	strne	r1, [r3, #4]
 8003898:	6863      	ldr	r3, [r4, #4]
 800389a:	bf08      	it	eq
 800389c:	f8c8 1000 	streq.w	r1, [r8]
 80038a0:	5162      	str	r2, [r4, r5]
 80038a2:	604b      	str	r3, [r1, #4]
 80038a4:	4630      	mov	r0, r6
 80038a6:	f000 f82f 	bl	8003908 <__malloc_unlock>
 80038aa:	f104 000b 	add.w	r0, r4, #11
 80038ae:	1d23      	adds	r3, r4, #4
 80038b0:	f020 0007 	bic.w	r0, r0, #7
 80038b4:	1ac2      	subs	r2, r0, r3
 80038b6:	bf1c      	itt	ne
 80038b8:	1a1b      	subne	r3, r3, r0
 80038ba:	50a3      	strne	r3, [r4, r2]
 80038bc:	e7af      	b.n	800381e <_malloc_r+0x22>
 80038be:	6862      	ldr	r2, [r4, #4]
 80038c0:	42a3      	cmp	r3, r4
 80038c2:	bf0c      	ite	eq
 80038c4:	f8c8 2000 	streq.w	r2, [r8]
 80038c8:	605a      	strne	r2, [r3, #4]
 80038ca:	e7eb      	b.n	80038a4 <_malloc_r+0xa8>
 80038cc:	4623      	mov	r3, r4
 80038ce:	6864      	ldr	r4, [r4, #4]
 80038d0:	e7ae      	b.n	8003830 <_malloc_r+0x34>
 80038d2:	463c      	mov	r4, r7
 80038d4:	687f      	ldr	r7, [r7, #4]
 80038d6:	e7b6      	b.n	8003846 <_malloc_r+0x4a>
 80038d8:	461a      	mov	r2, r3
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	42a3      	cmp	r3, r4
 80038de:	d1fb      	bne.n	80038d8 <_malloc_r+0xdc>
 80038e0:	2300      	movs	r3, #0
 80038e2:	6053      	str	r3, [r2, #4]
 80038e4:	e7de      	b.n	80038a4 <_malloc_r+0xa8>
 80038e6:	230c      	movs	r3, #12
 80038e8:	6033      	str	r3, [r6, #0]
 80038ea:	4630      	mov	r0, r6
 80038ec:	f000 f80c 	bl	8003908 <__malloc_unlock>
 80038f0:	e794      	b.n	800381c <_malloc_r+0x20>
 80038f2:	6005      	str	r5, [r0, #0]
 80038f4:	e7d6      	b.n	80038a4 <_malloc_r+0xa8>
 80038f6:	bf00      	nop
 80038f8:	200002cc 	.word	0x200002cc

080038fc <__malloc_lock>:
 80038fc:	4801      	ldr	r0, [pc, #4]	@ (8003904 <__malloc_lock+0x8>)
 80038fe:	f7ff bf0e 	b.w	800371e <__retarget_lock_acquire_recursive>
 8003902:	bf00      	nop
 8003904:	200002c4 	.word	0x200002c4

08003908 <__malloc_unlock>:
 8003908:	4801      	ldr	r0, [pc, #4]	@ (8003910 <__malloc_unlock+0x8>)
 800390a:	f7ff bf09 	b.w	8003720 <__retarget_lock_release_recursive>
 800390e:	bf00      	nop
 8003910:	200002c4 	.word	0x200002c4

08003914 <__sfputc_r>:
 8003914:	6893      	ldr	r3, [r2, #8]
 8003916:	3b01      	subs	r3, #1
 8003918:	2b00      	cmp	r3, #0
 800391a:	b410      	push	{r4}
 800391c:	6093      	str	r3, [r2, #8]
 800391e:	da08      	bge.n	8003932 <__sfputc_r+0x1e>
 8003920:	6994      	ldr	r4, [r2, #24]
 8003922:	42a3      	cmp	r3, r4
 8003924:	db01      	blt.n	800392a <__sfputc_r+0x16>
 8003926:	290a      	cmp	r1, #10
 8003928:	d103      	bne.n	8003932 <__sfputc_r+0x1e>
 800392a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800392e:	f000 bb6d 	b.w	800400c <__swbuf_r>
 8003932:	6813      	ldr	r3, [r2, #0]
 8003934:	1c58      	adds	r0, r3, #1
 8003936:	6010      	str	r0, [r2, #0]
 8003938:	7019      	strb	r1, [r3, #0]
 800393a:	4608      	mov	r0, r1
 800393c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003940:	4770      	bx	lr

08003942 <__sfputs_r>:
 8003942:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003944:	4606      	mov	r6, r0
 8003946:	460f      	mov	r7, r1
 8003948:	4614      	mov	r4, r2
 800394a:	18d5      	adds	r5, r2, r3
 800394c:	42ac      	cmp	r4, r5
 800394e:	d101      	bne.n	8003954 <__sfputs_r+0x12>
 8003950:	2000      	movs	r0, #0
 8003952:	e007      	b.n	8003964 <__sfputs_r+0x22>
 8003954:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003958:	463a      	mov	r2, r7
 800395a:	4630      	mov	r0, r6
 800395c:	f7ff ffda 	bl	8003914 <__sfputc_r>
 8003960:	1c43      	adds	r3, r0, #1
 8003962:	d1f3      	bne.n	800394c <__sfputs_r+0xa>
 8003964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003968 <_vfiprintf_r>:
 8003968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800396c:	460d      	mov	r5, r1
 800396e:	b09d      	sub	sp, #116	@ 0x74
 8003970:	4614      	mov	r4, r2
 8003972:	4698      	mov	r8, r3
 8003974:	4606      	mov	r6, r0
 8003976:	b118      	cbz	r0, 8003980 <_vfiprintf_r+0x18>
 8003978:	6a03      	ldr	r3, [r0, #32]
 800397a:	b90b      	cbnz	r3, 8003980 <_vfiprintf_r+0x18>
 800397c:	f7ff fdca 	bl	8003514 <__sinit>
 8003980:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003982:	07d9      	lsls	r1, r3, #31
 8003984:	d405      	bmi.n	8003992 <_vfiprintf_r+0x2a>
 8003986:	89ab      	ldrh	r3, [r5, #12]
 8003988:	059a      	lsls	r2, r3, #22
 800398a:	d402      	bmi.n	8003992 <_vfiprintf_r+0x2a>
 800398c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800398e:	f7ff fec6 	bl	800371e <__retarget_lock_acquire_recursive>
 8003992:	89ab      	ldrh	r3, [r5, #12]
 8003994:	071b      	lsls	r3, r3, #28
 8003996:	d501      	bpl.n	800399c <_vfiprintf_r+0x34>
 8003998:	692b      	ldr	r3, [r5, #16]
 800399a:	b99b      	cbnz	r3, 80039c4 <_vfiprintf_r+0x5c>
 800399c:	4629      	mov	r1, r5
 800399e:	4630      	mov	r0, r6
 80039a0:	f000 fb72 	bl	8004088 <__swsetup_r>
 80039a4:	b170      	cbz	r0, 80039c4 <_vfiprintf_r+0x5c>
 80039a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80039a8:	07dc      	lsls	r4, r3, #31
 80039aa:	d504      	bpl.n	80039b6 <_vfiprintf_r+0x4e>
 80039ac:	f04f 30ff 	mov.w	r0, #4294967295
 80039b0:	b01d      	add	sp, #116	@ 0x74
 80039b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039b6:	89ab      	ldrh	r3, [r5, #12]
 80039b8:	0598      	lsls	r0, r3, #22
 80039ba:	d4f7      	bmi.n	80039ac <_vfiprintf_r+0x44>
 80039bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80039be:	f7ff feaf 	bl	8003720 <__retarget_lock_release_recursive>
 80039c2:	e7f3      	b.n	80039ac <_vfiprintf_r+0x44>
 80039c4:	2300      	movs	r3, #0
 80039c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80039c8:	2320      	movs	r3, #32
 80039ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80039ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80039d2:	2330      	movs	r3, #48	@ 0x30
 80039d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003b84 <_vfiprintf_r+0x21c>
 80039d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80039dc:	f04f 0901 	mov.w	r9, #1
 80039e0:	4623      	mov	r3, r4
 80039e2:	469a      	mov	sl, r3
 80039e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80039e8:	b10a      	cbz	r2, 80039ee <_vfiprintf_r+0x86>
 80039ea:	2a25      	cmp	r2, #37	@ 0x25
 80039ec:	d1f9      	bne.n	80039e2 <_vfiprintf_r+0x7a>
 80039ee:	ebba 0b04 	subs.w	fp, sl, r4
 80039f2:	d00b      	beq.n	8003a0c <_vfiprintf_r+0xa4>
 80039f4:	465b      	mov	r3, fp
 80039f6:	4622      	mov	r2, r4
 80039f8:	4629      	mov	r1, r5
 80039fa:	4630      	mov	r0, r6
 80039fc:	f7ff ffa1 	bl	8003942 <__sfputs_r>
 8003a00:	3001      	adds	r0, #1
 8003a02:	f000 80a7 	beq.w	8003b54 <_vfiprintf_r+0x1ec>
 8003a06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003a08:	445a      	add	r2, fp
 8003a0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8003a0c:	f89a 3000 	ldrb.w	r3, [sl]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	f000 809f 	beq.w	8003b54 <_vfiprintf_r+0x1ec>
 8003a16:	2300      	movs	r3, #0
 8003a18:	f04f 32ff 	mov.w	r2, #4294967295
 8003a1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a20:	f10a 0a01 	add.w	sl, sl, #1
 8003a24:	9304      	str	r3, [sp, #16]
 8003a26:	9307      	str	r3, [sp, #28]
 8003a28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003a2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8003a2e:	4654      	mov	r4, sl
 8003a30:	2205      	movs	r2, #5
 8003a32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a36:	4853      	ldr	r0, [pc, #332]	@ (8003b84 <_vfiprintf_r+0x21c>)
 8003a38:	f7fc fbea 	bl	8000210 <memchr>
 8003a3c:	9a04      	ldr	r2, [sp, #16]
 8003a3e:	b9d8      	cbnz	r0, 8003a78 <_vfiprintf_r+0x110>
 8003a40:	06d1      	lsls	r1, r2, #27
 8003a42:	bf44      	itt	mi
 8003a44:	2320      	movmi	r3, #32
 8003a46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a4a:	0713      	lsls	r3, r2, #28
 8003a4c:	bf44      	itt	mi
 8003a4e:	232b      	movmi	r3, #43	@ 0x2b
 8003a50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a54:	f89a 3000 	ldrb.w	r3, [sl]
 8003a58:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a5a:	d015      	beq.n	8003a88 <_vfiprintf_r+0x120>
 8003a5c:	9a07      	ldr	r2, [sp, #28]
 8003a5e:	4654      	mov	r4, sl
 8003a60:	2000      	movs	r0, #0
 8003a62:	f04f 0c0a 	mov.w	ip, #10
 8003a66:	4621      	mov	r1, r4
 8003a68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a6c:	3b30      	subs	r3, #48	@ 0x30
 8003a6e:	2b09      	cmp	r3, #9
 8003a70:	d94b      	bls.n	8003b0a <_vfiprintf_r+0x1a2>
 8003a72:	b1b0      	cbz	r0, 8003aa2 <_vfiprintf_r+0x13a>
 8003a74:	9207      	str	r2, [sp, #28]
 8003a76:	e014      	b.n	8003aa2 <_vfiprintf_r+0x13a>
 8003a78:	eba0 0308 	sub.w	r3, r0, r8
 8003a7c:	fa09 f303 	lsl.w	r3, r9, r3
 8003a80:	4313      	orrs	r3, r2
 8003a82:	9304      	str	r3, [sp, #16]
 8003a84:	46a2      	mov	sl, r4
 8003a86:	e7d2      	b.n	8003a2e <_vfiprintf_r+0xc6>
 8003a88:	9b03      	ldr	r3, [sp, #12]
 8003a8a:	1d19      	adds	r1, r3, #4
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	9103      	str	r1, [sp, #12]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	bfbb      	ittet	lt
 8003a94:	425b      	neglt	r3, r3
 8003a96:	f042 0202 	orrlt.w	r2, r2, #2
 8003a9a:	9307      	strge	r3, [sp, #28]
 8003a9c:	9307      	strlt	r3, [sp, #28]
 8003a9e:	bfb8      	it	lt
 8003aa0:	9204      	strlt	r2, [sp, #16]
 8003aa2:	7823      	ldrb	r3, [r4, #0]
 8003aa4:	2b2e      	cmp	r3, #46	@ 0x2e
 8003aa6:	d10a      	bne.n	8003abe <_vfiprintf_r+0x156>
 8003aa8:	7863      	ldrb	r3, [r4, #1]
 8003aaa:	2b2a      	cmp	r3, #42	@ 0x2a
 8003aac:	d132      	bne.n	8003b14 <_vfiprintf_r+0x1ac>
 8003aae:	9b03      	ldr	r3, [sp, #12]
 8003ab0:	1d1a      	adds	r2, r3, #4
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	9203      	str	r2, [sp, #12]
 8003ab6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003aba:	3402      	adds	r4, #2
 8003abc:	9305      	str	r3, [sp, #20]
 8003abe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003b94 <_vfiprintf_r+0x22c>
 8003ac2:	7821      	ldrb	r1, [r4, #0]
 8003ac4:	2203      	movs	r2, #3
 8003ac6:	4650      	mov	r0, sl
 8003ac8:	f7fc fba2 	bl	8000210 <memchr>
 8003acc:	b138      	cbz	r0, 8003ade <_vfiprintf_r+0x176>
 8003ace:	9b04      	ldr	r3, [sp, #16]
 8003ad0:	eba0 000a 	sub.w	r0, r0, sl
 8003ad4:	2240      	movs	r2, #64	@ 0x40
 8003ad6:	4082      	lsls	r2, r0
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	3401      	adds	r4, #1
 8003adc:	9304      	str	r3, [sp, #16]
 8003ade:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ae2:	4829      	ldr	r0, [pc, #164]	@ (8003b88 <_vfiprintf_r+0x220>)
 8003ae4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003ae8:	2206      	movs	r2, #6
 8003aea:	f7fc fb91 	bl	8000210 <memchr>
 8003aee:	2800      	cmp	r0, #0
 8003af0:	d03f      	beq.n	8003b72 <_vfiprintf_r+0x20a>
 8003af2:	4b26      	ldr	r3, [pc, #152]	@ (8003b8c <_vfiprintf_r+0x224>)
 8003af4:	bb1b      	cbnz	r3, 8003b3e <_vfiprintf_r+0x1d6>
 8003af6:	9b03      	ldr	r3, [sp, #12]
 8003af8:	3307      	adds	r3, #7
 8003afa:	f023 0307 	bic.w	r3, r3, #7
 8003afe:	3308      	adds	r3, #8
 8003b00:	9303      	str	r3, [sp, #12]
 8003b02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b04:	443b      	add	r3, r7
 8003b06:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b08:	e76a      	b.n	80039e0 <_vfiprintf_r+0x78>
 8003b0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b0e:	460c      	mov	r4, r1
 8003b10:	2001      	movs	r0, #1
 8003b12:	e7a8      	b.n	8003a66 <_vfiprintf_r+0xfe>
 8003b14:	2300      	movs	r3, #0
 8003b16:	3401      	adds	r4, #1
 8003b18:	9305      	str	r3, [sp, #20]
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	f04f 0c0a 	mov.w	ip, #10
 8003b20:	4620      	mov	r0, r4
 8003b22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b26:	3a30      	subs	r2, #48	@ 0x30
 8003b28:	2a09      	cmp	r2, #9
 8003b2a:	d903      	bls.n	8003b34 <_vfiprintf_r+0x1cc>
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d0c6      	beq.n	8003abe <_vfiprintf_r+0x156>
 8003b30:	9105      	str	r1, [sp, #20]
 8003b32:	e7c4      	b.n	8003abe <_vfiprintf_r+0x156>
 8003b34:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b38:	4604      	mov	r4, r0
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e7f0      	b.n	8003b20 <_vfiprintf_r+0x1b8>
 8003b3e:	ab03      	add	r3, sp, #12
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	462a      	mov	r2, r5
 8003b44:	4b12      	ldr	r3, [pc, #72]	@ (8003b90 <_vfiprintf_r+0x228>)
 8003b46:	a904      	add	r1, sp, #16
 8003b48:	4630      	mov	r0, r6
 8003b4a:	f3af 8000 	nop.w
 8003b4e:	4607      	mov	r7, r0
 8003b50:	1c78      	adds	r0, r7, #1
 8003b52:	d1d6      	bne.n	8003b02 <_vfiprintf_r+0x19a>
 8003b54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003b56:	07d9      	lsls	r1, r3, #31
 8003b58:	d405      	bmi.n	8003b66 <_vfiprintf_r+0x1fe>
 8003b5a:	89ab      	ldrh	r3, [r5, #12]
 8003b5c:	059a      	lsls	r2, r3, #22
 8003b5e:	d402      	bmi.n	8003b66 <_vfiprintf_r+0x1fe>
 8003b60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003b62:	f7ff fddd 	bl	8003720 <__retarget_lock_release_recursive>
 8003b66:	89ab      	ldrh	r3, [r5, #12]
 8003b68:	065b      	lsls	r3, r3, #25
 8003b6a:	f53f af1f 	bmi.w	80039ac <_vfiprintf_r+0x44>
 8003b6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003b70:	e71e      	b.n	80039b0 <_vfiprintf_r+0x48>
 8003b72:	ab03      	add	r3, sp, #12
 8003b74:	9300      	str	r3, [sp, #0]
 8003b76:	462a      	mov	r2, r5
 8003b78:	4b05      	ldr	r3, [pc, #20]	@ (8003b90 <_vfiprintf_r+0x228>)
 8003b7a:	a904      	add	r1, sp, #16
 8003b7c:	4630      	mov	r0, r6
 8003b7e:	f000 f879 	bl	8003c74 <_printf_i>
 8003b82:	e7e4      	b.n	8003b4e <_vfiprintf_r+0x1e6>
 8003b84:	080042a0 	.word	0x080042a0
 8003b88:	080042aa 	.word	0x080042aa
 8003b8c:	00000000 	.word	0x00000000
 8003b90:	08003943 	.word	0x08003943
 8003b94:	080042a6 	.word	0x080042a6

08003b98 <_printf_common>:
 8003b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b9c:	4616      	mov	r6, r2
 8003b9e:	4698      	mov	r8, r3
 8003ba0:	688a      	ldr	r2, [r1, #8]
 8003ba2:	690b      	ldr	r3, [r1, #16]
 8003ba4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	bfb8      	it	lt
 8003bac:	4613      	movlt	r3, r2
 8003bae:	6033      	str	r3, [r6, #0]
 8003bb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003bb4:	4607      	mov	r7, r0
 8003bb6:	460c      	mov	r4, r1
 8003bb8:	b10a      	cbz	r2, 8003bbe <_printf_common+0x26>
 8003bba:	3301      	adds	r3, #1
 8003bbc:	6033      	str	r3, [r6, #0]
 8003bbe:	6823      	ldr	r3, [r4, #0]
 8003bc0:	0699      	lsls	r1, r3, #26
 8003bc2:	bf42      	ittt	mi
 8003bc4:	6833      	ldrmi	r3, [r6, #0]
 8003bc6:	3302      	addmi	r3, #2
 8003bc8:	6033      	strmi	r3, [r6, #0]
 8003bca:	6825      	ldr	r5, [r4, #0]
 8003bcc:	f015 0506 	ands.w	r5, r5, #6
 8003bd0:	d106      	bne.n	8003be0 <_printf_common+0x48>
 8003bd2:	f104 0a19 	add.w	sl, r4, #25
 8003bd6:	68e3      	ldr	r3, [r4, #12]
 8003bd8:	6832      	ldr	r2, [r6, #0]
 8003bda:	1a9b      	subs	r3, r3, r2
 8003bdc:	42ab      	cmp	r3, r5
 8003bde:	dc26      	bgt.n	8003c2e <_printf_common+0x96>
 8003be0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003be4:	6822      	ldr	r2, [r4, #0]
 8003be6:	3b00      	subs	r3, #0
 8003be8:	bf18      	it	ne
 8003bea:	2301      	movne	r3, #1
 8003bec:	0692      	lsls	r2, r2, #26
 8003bee:	d42b      	bmi.n	8003c48 <_printf_common+0xb0>
 8003bf0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003bf4:	4641      	mov	r1, r8
 8003bf6:	4638      	mov	r0, r7
 8003bf8:	47c8      	blx	r9
 8003bfa:	3001      	adds	r0, #1
 8003bfc:	d01e      	beq.n	8003c3c <_printf_common+0xa4>
 8003bfe:	6823      	ldr	r3, [r4, #0]
 8003c00:	6922      	ldr	r2, [r4, #16]
 8003c02:	f003 0306 	and.w	r3, r3, #6
 8003c06:	2b04      	cmp	r3, #4
 8003c08:	bf02      	ittt	eq
 8003c0a:	68e5      	ldreq	r5, [r4, #12]
 8003c0c:	6833      	ldreq	r3, [r6, #0]
 8003c0e:	1aed      	subeq	r5, r5, r3
 8003c10:	68a3      	ldr	r3, [r4, #8]
 8003c12:	bf0c      	ite	eq
 8003c14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c18:	2500      	movne	r5, #0
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	bfc4      	itt	gt
 8003c1e:	1a9b      	subgt	r3, r3, r2
 8003c20:	18ed      	addgt	r5, r5, r3
 8003c22:	2600      	movs	r6, #0
 8003c24:	341a      	adds	r4, #26
 8003c26:	42b5      	cmp	r5, r6
 8003c28:	d11a      	bne.n	8003c60 <_printf_common+0xc8>
 8003c2a:	2000      	movs	r0, #0
 8003c2c:	e008      	b.n	8003c40 <_printf_common+0xa8>
 8003c2e:	2301      	movs	r3, #1
 8003c30:	4652      	mov	r2, sl
 8003c32:	4641      	mov	r1, r8
 8003c34:	4638      	mov	r0, r7
 8003c36:	47c8      	blx	r9
 8003c38:	3001      	adds	r0, #1
 8003c3a:	d103      	bne.n	8003c44 <_printf_common+0xac>
 8003c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c44:	3501      	adds	r5, #1
 8003c46:	e7c6      	b.n	8003bd6 <_printf_common+0x3e>
 8003c48:	18e1      	adds	r1, r4, r3
 8003c4a:	1c5a      	adds	r2, r3, #1
 8003c4c:	2030      	movs	r0, #48	@ 0x30
 8003c4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c52:	4422      	add	r2, r4
 8003c54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c5c:	3302      	adds	r3, #2
 8003c5e:	e7c7      	b.n	8003bf0 <_printf_common+0x58>
 8003c60:	2301      	movs	r3, #1
 8003c62:	4622      	mov	r2, r4
 8003c64:	4641      	mov	r1, r8
 8003c66:	4638      	mov	r0, r7
 8003c68:	47c8      	blx	r9
 8003c6a:	3001      	adds	r0, #1
 8003c6c:	d0e6      	beq.n	8003c3c <_printf_common+0xa4>
 8003c6e:	3601      	adds	r6, #1
 8003c70:	e7d9      	b.n	8003c26 <_printf_common+0x8e>
	...

08003c74 <_printf_i>:
 8003c74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c78:	7e0f      	ldrb	r7, [r1, #24]
 8003c7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c7c:	2f78      	cmp	r7, #120	@ 0x78
 8003c7e:	4691      	mov	r9, r2
 8003c80:	4680      	mov	r8, r0
 8003c82:	460c      	mov	r4, r1
 8003c84:	469a      	mov	sl, r3
 8003c86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c8a:	d807      	bhi.n	8003c9c <_printf_i+0x28>
 8003c8c:	2f62      	cmp	r7, #98	@ 0x62
 8003c8e:	d80a      	bhi.n	8003ca6 <_printf_i+0x32>
 8003c90:	2f00      	cmp	r7, #0
 8003c92:	f000 80d2 	beq.w	8003e3a <_printf_i+0x1c6>
 8003c96:	2f58      	cmp	r7, #88	@ 0x58
 8003c98:	f000 80b9 	beq.w	8003e0e <_printf_i+0x19a>
 8003c9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ca0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003ca4:	e03a      	b.n	8003d1c <_printf_i+0xa8>
 8003ca6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003caa:	2b15      	cmp	r3, #21
 8003cac:	d8f6      	bhi.n	8003c9c <_printf_i+0x28>
 8003cae:	a101      	add	r1, pc, #4	@ (adr r1, 8003cb4 <_printf_i+0x40>)
 8003cb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003cb4:	08003d0d 	.word	0x08003d0d
 8003cb8:	08003d21 	.word	0x08003d21
 8003cbc:	08003c9d 	.word	0x08003c9d
 8003cc0:	08003c9d 	.word	0x08003c9d
 8003cc4:	08003c9d 	.word	0x08003c9d
 8003cc8:	08003c9d 	.word	0x08003c9d
 8003ccc:	08003d21 	.word	0x08003d21
 8003cd0:	08003c9d 	.word	0x08003c9d
 8003cd4:	08003c9d 	.word	0x08003c9d
 8003cd8:	08003c9d 	.word	0x08003c9d
 8003cdc:	08003c9d 	.word	0x08003c9d
 8003ce0:	08003e21 	.word	0x08003e21
 8003ce4:	08003d4b 	.word	0x08003d4b
 8003ce8:	08003ddb 	.word	0x08003ddb
 8003cec:	08003c9d 	.word	0x08003c9d
 8003cf0:	08003c9d 	.word	0x08003c9d
 8003cf4:	08003e43 	.word	0x08003e43
 8003cf8:	08003c9d 	.word	0x08003c9d
 8003cfc:	08003d4b 	.word	0x08003d4b
 8003d00:	08003c9d 	.word	0x08003c9d
 8003d04:	08003c9d 	.word	0x08003c9d
 8003d08:	08003de3 	.word	0x08003de3
 8003d0c:	6833      	ldr	r3, [r6, #0]
 8003d0e:	1d1a      	adds	r2, r3, #4
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6032      	str	r2, [r6, #0]
 8003d14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e09d      	b.n	8003e5c <_printf_i+0x1e8>
 8003d20:	6833      	ldr	r3, [r6, #0]
 8003d22:	6820      	ldr	r0, [r4, #0]
 8003d24:	1d19      	adds	r1, r3, #4
 8003d26:	6031      	str	r1, [r6, #0]
 8003d28:	0606      	lsls	r6, r0, #24
 8003d2a:	d501      	bpl.n	8003d30 <_printf_i+0xbc>
 8003d2c:	681d      	ldr	r5, [r3, #0]
 8003d2e:	e003      	b.n	8003d38 <_printf_i+0xc4>
 8003d30:	0645      	lsls	r5, r0, #25
 8003d32:	d5fb      	bpl.n	8003d2c <_printf_i+0xb8>
 8003d34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003d38:	2d00      	cmp	r5, #0
 8003d3a:	da03      	bge.n	8003d44 <_printf_i+0xd0>
 8003d3c:	232d      	movs	r3, #45	@ 0x2d
 8003d3e:	426d      	negs	r5, r5
 8003d40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d44:	4859      	ldr	r0, [pc, #356]	@ (8003eac <_printf_i+0x238>)
 8003d46:	230a      	movs	r3, #10
 8003d48:	e011      	b.n	8003d6e <_printf_i+0xfa>
 8003d4a:	6821      	ldr	r1, [r4, #0]
 8003d4c:	6833      	ldr	r3, [r6, #0]
 8003d4e:	0608      	lsls	r0, r1, #24
 8003d50:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d54:	d402      	bmi.n	8003d5c <_printf_i+0xe8>
 8003d56:	0649      	lsls	r1, r1, #25
 8003d58:	bf48      	it	mi
 8003d5a:	b2ad      	uxthmi	r5, r5
 8003d5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d5e:	4853      	ldr	r0, [pc, #332]	@ (8003eac <_printf_i+0x238>)
 8003d60:	6033      	str	r3, [r6, #0]
 8003d62:	bf14      	ite	ne
 8003d64:	230a      	movne	r3, #10
 8003d66:	2308      	moveq	r3, #8
 8003d68:	2100      	movs	r1, #0
 8003d6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d6e:	6866      	ldr	r6, [r4, #4]
 8003d70:	60a6      	str	r6, [r4, #8]
 8003d72:	2e00      	cmp	r6, #0
 8003d74:	bfa2      	ittt	ge
 8003d76:	6821      	ldrge	r1, [r4, #0]
 8003d78:	f021 0104 	bicge.w	r1, r1, #4
 8003d7c:	6021      	strge	r1, [r4, #0]
 8003d7e:	b90d      	cbnz	r5, 8003d84 <_printf_i+0x110>
 8003d80:	2e00      	cmp	r6, #0
 8003d82:	d04b      	beq.n	8003e1c <_printf_i+0x1a8>
 8003d84:	4616      	mov	r6, r2
 8003d86:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d8a:	fb03 5711 	mls	r7, r3, r1, r5
 8003d8e:	5dc7      	ldrb	r7, [r0, r7]
 8003d90:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d94:	462f      	mov	r7, r5
 8003d96:	42bb      	cmp	r3, r7
 8003d98:	460d      	mov	r5, r1
 8003d9a:	d9f4      	bls.n	8003d86 <_printf_i+0x112>
 8003d9c:	2b08      	cmp	r3, #8
 8003d9e:	d10b      	bne.n	8003db8 <_printf_i+0x144>
 8003da0:	6823      	ldr	r3, [r4, #0]
 8003da2:	07df      	lsls	r7, r3, #31
 8003da4:	d508      	bpl.n	8003db8 <_printf_i+0x144>
 8003da6:	6923      	ldr	r3, [r4, #16]
 8003da8:	6861      	ldr	r1, [r4, #4]
 8003daa:	4299      	cmp	r1, r3
 8003dac:	bfde      	ittt	le
 8003dae:	2330      	movle	r3, #48	@ 0x30
 8003db0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003db4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003db8:	1b92      	subs	r2, r2, r6
 8003dba:	6122      	str	r2, [r4, #16]
 8003dbc:	f8cd a000 	str.w	sl, [sp]
 8003dc0:	464b      	mov	r3, r9
 8003dc2:	aa03      	add	r2, sp, #12
 8003dc4:	4621      	mov	r1, r4
 8003dc6:	4640      	mov	r0, r8
 8003dc8:	f7ff fee6 	bl	8003b98 <_printf_common>
 8003dcc:	3001      	adds	r0, #1
 8003dce:	d14a      	bne.n	8003e66 <_printf_i+0x1f2>
 8003dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8003dd4:	b004      	add	sp, #16
 8003dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dda:	6823      	ldr	r3, [r4, #0]
 8003ddc:	f043 0320 	orr.w	r3, r3, #32
 8003de0:	6023      	str	r3, [r4, #0]
 8003de2:	4833      	ldr	r0, [pc, #204]	@ (8003eb0 <_printf_i+0x23c>)
 8003de4:	2778      	movs	r7, #120	@ 0x78
 8003de6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003dea:	6823      	ldr	r3, [r4, #0]
 8003dec:	6831      	ldr	r1, [r6, #0]
 8003dee:	061f      	lsls	r7, r3, #24
 8003df0:	f851 5b04 	ldr.w	r5, [r1], #4
 8003df4:	d402      	bmi.n	8003dfc <_printf_i+0x188>
 8003df6:	065f      	lsls	r7, r3, #25
 8003df8:	bf48      	it	mi
 8003dfa:	b2ad      	uxthmi	r5, r5
 8003dfc:	6031      	str	r1, [r6, #0]
 8003dfe:	07d9      	lsls	r1, r3, #31
 8003e00:	bf44      	itt	mi
 8003e02:	f043 0320 	orrmi.w	r3, r3, #32
 8003e06:	6023      	strmi	r3, [r4, #0]
 8003e08:	b11d      	cbz	r5, 8003e12 <_printf_i+0x19e>
 8003e0a:	2310      	movs	r3, #16
 8003e0c:	e7ac      	b.n	8003d68 <_printf_i+0xf4>
 8003e0e:	4827      	ldr	r0, [pc, #156]	@ (8003eac <_printf_i+0x238>)
 8003e10:	e7e9      	b.n	8003de6 <_printf_i+0x172>
 8003e12:	6823      	ldr	r3, [r4, #0]
 8003e14:	f023 0320 	bic.w	r3, r3, #32
 8003e18:	6023      	str	r3, [r4, #0]
 8003e1a:	e7f6      	b.n	8003e0a <_printf_i+0x196>
 8003e1c:	4616      	mov	r6, r2
 8003e1e:	e7bd      	b.n	8003d9c <_printf_i+0x128>
 8003e20:	6833      	ldr	r3, [r6, #0]
 8003e22:	6825      	ldr	r5, [r4, #0]
 8003e24:	6961      	ldr	r1, [r4, #20]
 8003e26:	1d18      	adds	r0, r3, #4
 8003e28:	6030      	str	r0, [r6, #0]
 8003e2a:	062e      	lsls	r6, r5, #24
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	d501      	bpl.n	8003e34 <_printf_i+0x1c0>
 8003e30:	6019      	str	r1, [r3, #0]
 8003e32:	e002      	b.n	8003e3a <_printf_i+0x1c6>
 8003e34:	0668      	lsls	r0, r5, #25
 8003e36:	d5fb      	bpl.n	8003e30 <_printf_i+0x1bc>
 8003e38:	8019      	strh	r1, [r3, #0]
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	6123      	str	r3, [r4, #16]
 8003e3e:	4616      	mov	r6, r2
 8003e40:	e7bc      	b.n	8003dbc <_printf_i+0x148>
 8003e42:	6833      	ldr	r3, [r6, #0]
 8003e44:	1d1a      	adds	r2, r3, #4
 8003e46:	6032      	str	r2, [r6, #0]
 8003e48:	681e      	ldr	r6, [r3, #0]
 8003e4a:	6862      	ldr	r2, [r4, #4]
 8003e4c:	2100      	movs	r1, #0
 8003e4e:	4630      	mov	r0, r6
 8003e50:	f7fc f9de 	bl	8000210 <memchr>
 8003e54:	b108      	cbz	r0, 8003e5a <_printf_i+0x1e6>
 8003e56:	1b80      	subs	r0, r0, r6
 8003e58:	6060      	str	r0, [r4, #4]
 8003e5a:	6863      	ldr	r3, [r4, #4]
 8003e5c:	6123      	str	r3, [r4, #16]
 8003e5e:	2300      	movs	r3, #0
 8003e60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e64:	e7aa      	b.n	8003dbc <_printf_i+0x148>
 8003e66:	6923      	ldr	r3, [r4, #16]
 8003e68:	4632      	mov	r2, r6
 8003e6a:	4649      	mov	r1, r9
 8003e6c:	4640      	mov	r0, r8
 8003e6e:	47d0      	blx	sl
 8003e70:	3001      	adds	r0, #1
 8003e72:	d0ad      	beq.n	8003dd0 <_printf_i+0x15c>
 8003e74:	6823      	ldr	r3, [r4, #0]
 8003e76:	079b      	lsls	r3, r3, #30
 8003e78:	d413      	bmi.n	8003ea2 <_printf_i+0x22e>
 8003e7a:	68e0      	ldr	r0, [r4, #12]
 8003e7c:	9b03      	ldr	r3, [sp, #12]
 8003e7e:	4298      	cmp	r0, r3
 8003e80:	bfb8      	it	lt
 8003e82:	4618      	movlt	r0, r3
 8003e84:	e7a6      	b.n	8003dd4 <_printf_i+0x160>
 8003e86:	2301      	movs	r3, #1
 8003e88:	4632      	mov	r2, r6
 8003e8a:	4649      	mov	r1, r9
 8003e8c:	4640      	mov	r0, r8
 8003e8e:	47d0      	blx	sl
 8003e90:	3001      	adds	r0, #1
 8003e92:	d09d      	beq.n	8003dd0 <_printf_i+0x15c>
 8003e94:	3501      	adds	r5, #1
 8003e96:	68e3      	ldr	r3, [r4, #12]
 8003e98:	9903      	ldr	r1, [sp, #12]
 8003e9a:	1a5b      	subs	r3, r3, r1
 8003e9c:	42ab      	cmp	r3, r5
 8003e9e:	dcf2      	bgt.n	8003e86 <_printf_i+0x212>
 8003ea0:	e7eb      	b.n	8003e7a <_printf_i+0x206>
 8003ea2:	2500      	movs	r5, #0
 8003ea4:	f104 0619 	add.w	r6, r4, #25
 8003ea8:	e7f5      	b.n	8003e96 <_printf_i+0x222>
 8003eaa:	bf00      	nop
 8003eac:	080042b1 	.word	0x080042b1
 8003eb0:	080042c2 	.word	0x080042c2

08003eb4 <__sflush_r>:
 8003eb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ebc:	0716      	lsls	r6, r2, #28
 8003ebe:	4605      	mov	r5, r0
 8003ec0:	460c      	mov	r4, r1
 8003ec2:	d454      	bmi.n	8003f6e <__sflush_r+0xba>
 8003ec4:	684b      	ldr	r3, [r1, #4]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	dc02      	bgt.n	8003ed0 <__sflush_r+0x1c>
 8003eca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	dd48      	ble.n	8003f62 <__sflush_r+0xae>
 8003ed0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003ed2:	2e00      	cmp	r6, #0
 8003ed4:	d045      	beq.n	8003f62 <__sflush_r+0xae>
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003edc:	682f      	ldr	r7, [r5, #0]
 8003ede:	6a21      	ldr	r1, [r4, #32]
 8003ee0:	602b      	str	r3, [r5, #0]
 8003ee2:	d030      	beq.n	8003f46 <__sflush_r+0x92>
 8003ee4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003ee6:	89a3      	ldrh	r3, [r4, #12]
 8003ee8:	0759      	lsls	r1, r3, #29
 8003eea:	d505      	bpl.n	8003ef8 <__sflush_r+0x44>
 8003eec:	6863      	ldr	r3, [r4, #4]
 8003eee:	1ad2      	subs	r2, r2, r3
 8003ef0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003ef2:	b10b      	cbz	r3, 8003ef8 <__sflush_r+0x44>
 8003ef4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003ef6:	1ad2      	subs	r2, r2, r3
 8003ef8:	2300      	movs	r3, #0
 8003efa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003efc:	6a21      	ldr	r1, [r4, #32]
 8003efe:	4628      	mov	r0, r5
 8003f00:	47b0      	blx	r6
 8003f02:	1c43      	adds	r3, r0, #1
 8003f04:	89a3      	ldrh	r3, [r4, #12]
 8003f06:	d106      	bne.n	8003f16 <__sflush_r+0x62>
 8003f08:	6829      	ldr	r1, [r5, #0]
 8003f0a:	291d      	cmp	r1, #29
 8003f0c:	d82b      	bhi.n	8003f66 <__sflush_r+0xb2>
 8003f0e:	4a2a      	ldr	r2, [pc, #168]	@ (8003fb8 <__sflush_r+0x104>)
 8003f10:	410a      	asrs	r2, r1
 8003f12:	07d6      	lsls	r6, r2, #31
 8003f14:	d427      	bmi.n	8003f66 <__sflush_r+0xb2>
 8003f16:	2200      	movs	r2, #0
 8003f18:	6062      	str	r2, [r4, #4]
 8003f1a:	04d9      	lsls	r1, r3, #19
 8003f1c:	6922      	ldr	r2, [r4, #16]
 8003f1e:	6022      	str	r2, [r4, #0]
 8003f20:	d504      	bpl.n	8003f2c <__sflush_r+0x78>
 8003f22:	1c42      	adds	r2, r0, #1
 8003f24:	d101      	bne.n	8003f2a <__sflush_r+0x76>
 8003f26:	682b      	ldr	r3, [r5, #0]
 8003f28:	b903      	cbnz	r3, 8003f2c <__sflush_r+0x78>
 8003f2a:	6560      	str	r0, [r4, #84]	@ 0x54
 8003f2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003f2e:	602f      	str	r7, [r5, #0]
 8003f30:	b1b9      	cbz	r1, 8003f62 <__sflush_r+0xae>
 8003f32:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003f36:	4299      	cmp	r1, r3
 8003f38:	d002      	beq.n	8003f40 <__sflush_r+0x8c>
 8003f3a:	4628      	mov	r0, r5
 8003f3c:	f7ff fbf2 	bl	8003724 <_free_r>
 8003f40:	2300      	movs	r3, #0
 8003f42:	6363      	str	r3, [r4, #52]	@ 0x34
 8003f44:	e00d      	b.n	8003f62 <__sflush_r+0xae>
 8003f46:	2301      	movs	r3, #1
 8003f48:	4628      	mov	r0, r5
 8003f4a:	47b0      	blx	r6
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	1c50      	adds	r0, r2, #1
 8003f50:	d1c9      	bne.n	8003ee6 <__sflush_r+0x32>
 8003f52:	682b      	ldr	r3, [r5, #0]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d0c6      	beq.n	8003ee6 <__sflush_r+0x32>
 8003f58:	2b1d      	cmp	r3, #29
 8003f5a:	d001      	beq.n	8003f60 <__sflush_r+0xac>
 8003f5c:	2b16      	cmp	r3, #22
 8003f5e:	d11e      	bne.n	8003f9e <__sflush_r+0xea>
 8003f60:	602f      	str	r7, [r5, #0]
 8003f62:	2000      	movs	r0, #0
 8003f64:	e022      	b.n	8003fac <__sflush_r+0xf8>
 8003f66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f6a:	b21b      	sxth	r3, r3
 8003f6c:	e01b      	b.n	8003fa6 <__sflush_r+0xf2>
 8003f6e:	690f      	ldr	r7, [r1, #16]
 8003f70:	2f00      	cmp	r7, #0
 8003f72:	d0f6      	beq.n	8003f62 <__sflush_r+0xae>
 8003f74:	0793      	lsls	r3, r2, #30
 8003f76:	680e      	ldr	r6, [r1, #0]
 8003f78:	bf08      	it	eq
 8003f7a:	694b      	ldreq	r3, [r1, #20]
 8003f7c:	600f      	str	r7, [r1, #0]
 8003f7e:	bf18      	it	ne
 8003f80:	2300      	movne	r3, #0
 8003f82:	eba6 0807 	sub.w	r8, r6, r7
 8003f86:	608b      	str	r3, [r1, #8]
 8003f88:	f1b8 0f00 	cmp.w	r8, #0
 8003f8c:	dde9      	ble.n	8003f62 <__sflush_r+0xae>
 8003f8e:	6a21      	ldr	r1, [r4, #32]
 8003f90:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003f92:	4643      	mov	r3, r8
 8003f94:	463a      	mov	r2, r7
 8003f96:	4628      	mov	r0, r5
 8003f98:	47b0      	blx	r6
 8003f9a:	2800      	cmp	r0, #0
 8003f9c:	dc08      	bgt.n	8003fb0 <__sflush_r+0xfc>
 8003f9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fa6:	81a3      	strh	r3, [r4, #12]
 8003fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8003fac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fb0:	4407      	add	r7, r0
 8003fb2:	eba8 0800 	sub.w	r8, r8, r0
 8003fb6:	e7e7      	b.n	8003f88 <__sflush_r+0xd4>
 8003fb8:	dfbffffe 	.word	0xdfbffffe

08003fbc <_fflush_r>:
 8003fbc:	b538      	push	{r3, r4, r5, lr}
 8003fbe:	690b      	ldr	r3, [r1, #16]
 8003fc0:	4605      	mov	r5, r0
 8003fc2:	460c      	mov	r4, r1
 8003fc4:	b913      	cbnz	r3, 8003fcc <_fflush_r+0x10>
 8003fc6:	2500      	movs	r5, #0
 8003fc8:	4628      	mov	r0, r5
 8003fca:	bd38      	pop	{r3, r4, r5, pc}
 8003fcc:	b118      	cbz	r0, 8003fd6 <_fflush_r+0x1a>
 8003fce:	6a03      	ldr	r3, [r0, #32]
 8003fd0:	b90b      	cbnz	r3, 8003fd6 <_fflush_r+0x1a>
 8003fd2:	f7ff fa9f 	bl	8003514 <__sinit>
 8003fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d0f3      	beq.n	8003fc6 <_fflush_r+0xa>
 8003fde:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003fe0:	07d0      	lsls	r0, r2, #31
 8003fe2:	d404      	bmi.n	8003fee <_fflush_r+0x32>
 8003fe4:	0599      	lsls	r1, r3, #22
 8003fe6:	d402      	bmi.n	8003fee <_fflush_r+0x32>
 8003fe8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003fea:	f7ff fb98 	bl	800371e <__retarget_lock_acquire_recursive>
 8003fee:	4628      	mov	r0, r5
 8003ff0:	4621      	mov	r1, r4
 8003ff2:	f7ff ff5f 	bl	8003eb4 <__sflush_r>
 8003ff6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ff8:	07da      	lsls	r2, r3, #31
 8003ffa:	4605      	mov	r5, r0
 8003ffc:	d4e4      	bmi.n	8003fc8 <_fflush_r+0xc>
 8003ffe:	89a3      	ldrh	r3, [r4, #12]
 8004000:	059b      	lsls	r3, r3, #22
 8004002:	d4e1      	bmi.n	8003fc8 <_fflush_r+0xc>
 8004004:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004006:	f7ff fb8b 	bl	8003720 <__retarget_lock_release_recursive>
 800400a:	e7dd      	b.n	8003fc8 <_fflush_r+0xc>

0800400c <__swbuf_r>:
 800400c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800400e:	460e      	mov	r6, r1
 8004010:	4614      	mov	r4, r2
 8004012:	4605      	mov	r5, r0
 8004014:	b118      	cbz	r0, 800401e <__swbuf_r+0x12>
 8004016:	6a03      	ldr	r3, [r0, #32]
 8004018:	b90b      	cbnz	r3, 800401e <__swbuf_r+0x12>
 800401a:	f7ff fa7b 	bl	8003514 <__sinit>
 800401e:	69a3      	ldr	r3, [r4, #24]
 8004020:	60a3      	str	r3, [r4, #8]
 8004022:	89a3      	ldrh	r3, [r4, #12]
 8004024:	071a      	lsls	r2, r3, #28
 8004026:	d501      	bpl.n	800402c <__swbuf_r+0x20>
 8004028:	6923      	ldr	r3, [r4, #16]
 800402a:	b943      	cbnz	r3, 800403e <__swbuf_r+0x32>
 800402c:	4621      	mov	r1, r4
 800402e:	4628      	mov	r0, r5
 8004030:	f000 f82a 	bl	8004088 <__swsetup_r>
 8004034:	b118      	cbz	r0, 800403e <__swbuf_r+0x32>
 8004036:	f04f 37ff 	mov.w	r7, #4294967295
 800403a:	4638      	mov	r0, r7
 800403c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800403e:	6823      	ldr	r3, [r4, #0]
 8004040:	6922      	ldr	r2, [r4, #16]
 8004042:	1a98      	subs	r0, r3, r2
 8004044:	6963      	ldr	r3, [r4, #20]
 8004046:	b2f6      	uxtb	r6, r6
 8004048:	4283      	cmp	r3, r0
 800404a:	4637      	mov	r7, r6
 800404c:	dc05      	bgt.n	800405a <__swbuf_r+0x4e>
 800404e:	4621      	mov	r1, r4
 8004050:	4628      	mov	r0, r5
 8004052:	f7ff ffb3 	bl	8003fbc <_fflush_r>
 8004056:	2800      	cmp	r0, #0
 8004058:	d1ed      	bne.n	8004036 <__swbuf_r+0x2a>
 800405a:	68a3      	ldr	r3, [r4, #8]
 800405c:	3b01      	subs	r3, #1
 800405e:	60a3      	str	r3, [r4, #8]
 8004060:	6823      	ldr	r3, [r4, #0]
 8004062:	1c5a      	adds	r2, r3, #1
 8004064:	6022      	str	r2, [r4, #0]
 8004066:	701e      	strb	r6, [r3, #0]
 8004068:	6962      	ldr	r2, [r4, #20]
 800406a:	1c43      	adds	r3, r0, #1
 800406c:	429a      	cmp	r2, r3
 800406e:	d004      	beq.n	800407a <__swbuf_r+0x6e>
 8004070:	89a3      	ldrh	r3, [r4, #12]
 8004072:	07db      	lsls	r3, r3, #31
 8004074:	d5e1      	bpl.n	800403a <__swbuf_r+0x2e>
 8004076:	2e0a      	cmp	r6, #10
 8004078:	d1df      	bne.n	800403a <__swbuf_r+0x2e>
 800407a:	4621      	mov	r1, r4
 800407c:	4628      	mov	r0, r5
 800407e:	f7ff ff9d 	bl	8003fbc <_fflush_r>
 8004082:	2800      	cmp	r0, #0
 8004084:	d0d9      	beq.n	800403a <__swbuf_r+0x2e>
 8004086:	e7d6      	b.n	8004036 <__swbuf_r+0x2a>

08004088 <__swsetup_r>:
 8004088:	b538      	push	{r3, r4, r5, lr}
 800408a:	4b29      	ldr	r3, [pc, #164]	@ (8004130 <__swsetup_r+0xa8>)
 800408c:	4605      	mov	r5, r0
 800408e:	6818      	ldr	r0, [r3, #0]
 8004090:	460c      	mov	r4, r1
 8004092:	b118      	cbz	r0, 800409c <__swsetup_r+0x14>
 8004094:	6a03      	ldr	r3, [r0, #32]
 8004096:	b90b      	cbnz	r3, 800409c <__swsetup_r+0x14>
 8004098:	f7ff fa3c 	bl	8003514 <__sinit>
 800409c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040a0:	0719      	lsls	r1, r3, #28
 80040a2:	d422      	bmi.n	80040ea <__swsetup_r+0x62>
 80040a4:	06da      	lsls	r2, r3, #27
 80040a6:	d407      	bmi.n	80040b8 <__swsetup_r+0x30>
 80040a8:	2209      	movs	r2, #9
 80040aa:	602a      	str	r2, [r5, #0]
 80040ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040b0:	81a3      	strh	r3, [r4, #12]
 80040b2:	f04f 30ff 	mov.w	r0, #4294967295
 80040b6:	e033      	b.n	8004120 <__swsetup_r+0x98>
 80040b8:	0758      	lsls	r0, r3, #29
 80040ba:	d512      	bpl.n	80040e2 <__swsetup_r+0x5a>
 80040bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80040be:	b141      	cbz	r1, 80040d2 <__swsetup_r+0x4a>
 80040c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80040c4:	4299      	cmp	r1, r3
 80040c6:	d002      	beq.n	80040ce <__swsetup_r+0x46>
 80040c8:	4628      	mov	r0, r5
 80040ca:	f7ff fb2b 	bl	8003724 <_free_r>
 80040ce:	2300      	movs	r3, #0
 80040d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80040d2:	89a3      	ldrh	r3, [r4, #12]
 80040d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80040d8:	81a3      	strh	r3, [r4, #12]
 80040da:	2300      	movs	r3, #0
 80040dc:	6063      	str	r3, [r4, #4]
 80040de:	6923      	ldr	r3, [r4, #16]
 80040e0:	6023      	str	r3, [r4, #0]
 80040e2:	89a3      	ldrh	r3, [r4, #12]
 80040e4:	f043 0308 	orr.w	r3, r3, #8
 80040e8:	81a3      	strh	r3, [r4, #12]
 80040ea:	6923      	ldr	r3, [r4, #16]
 80040ec:	b94b      	cbnz	r3, 8004102 <__swsetup_r+0x7a>
 80040ee:	89a3      	ldrh	r3, [r4, #12]
 80040f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80040f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040f8:	d003      	beq.n	8004102 <__swsetup_r+0x7a>
 80040fa:	4621      	mov	r1, r4
 80040fc:	4628      	mov	r0, r5
 80040fe:	f000 f84f 	bl	80041a0 <__smakebuf_r>
 8004102:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004106:	f013 0201 	ands.w	r2, r3, #1
 800410a:	d00a      	beq.n	8004122 <__swsetup_r+0x9a>
 800410c:	2200      	movs	r2, #0
 800410e:	60a2      	str	r2, [r4, #8]
 8004110:	6962      	ldr	r2, [r4, #20]
 8004112:	4252      	negs	r2, r2
 8004114:	61a2      	str	r2, [r4, #24]
 8004116:	6922      	ldr	r2, [r4, #16]
 8004118:	b942      	cbnz	r2, 800412c <__swsetup_r+0xa4>
 800411a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800411e:	d1c5      	bne.n	80040ac <__swsetup_r+0x24>
 8004120:	bd38      	pop	{r3, r4, r5, pc}
 8004122:	0799      	lsls	r1, r3, #30
 8004124:	bf58      	it	pl
 8004126:	6962      	ldrpl	r2, [r4, #20]
 8004128:	60a2      	str	r2, [r4, #8]
 800412a:	e7f4      	b.n	8004116 <__swsetup_r+0x8e>
 800412c:	2000      	movs	r0, #0
 800412e:	e7f7      	b.n	8004120 <__swsetup_r+0x98>
 8004130:	20000018 	.word	0x20000018

08004134 <_sbrk_r>:
 8004134:	b538      	push	{r3, r4, r5, lr}
 8004136:	4d06      	ldr	r5, [pc, #24]	@ (8004150 <_sbrk_r+0x1c>)
 8004138:	2300      	movs	r3, #0
 800413a:	4604      	mov	r4, r0
 800413c:	4608      	mov	r0, r1
 800413e:	602b      	str	r3, [r5, #0]
 8004140:	f7fc fd90 	bl	8000c64 <_sbrk>
 8004144:	1c43      	adds	r3, r0, #1
 8004146:	d102      	bne.n	800414e <_sbrk_r+0x1a>
 8004148:	682b      	ldr	r3, [r5, #0]
 800414a:	b103      	cbz	r3, 800414e <_sbrk_r+0x1a>
 800414c:	6023      	str	r3, [r4, #0]
 800414e:	bd38      	pop	{r3, r4, r5, pc}
 8004150:	200002c0 	.word	0x200002c0

08004154 <__swhatbuf_r>:
 8004154:	b570      	push	{r4, r5, r6, lr}
 8004156:	460c      	mov	r4, r1
 8004158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800415c:	2900      	cmp	r1, #0
 800415e:	b096      	sub	sp, #88	@ 0x58
 8004160:	4615      	mov	r5, r2
 8004162:	461e      	mov	r6, r3
 8004164:	da0d      	bge.n	8004182 <__swhatbuf_r+0x2e>
 8004166:	89a3      	ldrh	r3, [r4, #12]
 8004168:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800416c:	f04f 0100 	mov.w	r1, #0
 8004170:	bf14      	ite	ne
 8004172:	2340      	movne	r3, #64	@ 0x40
 8004174:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004178:	2000      	movs	r0, #0
 800417a:	6031      	str	r1, [r6, #0]
 800417c:	602b      	str	r3, [r5, #0]
 800417e:	b016      	add	sp, #88	@ 0x58
 8004180:	bd70      	pop	{r4, r5, r6, pc}
 8004182:	466a      	mov	r2, sp
 8004184:	f000 f848 	bl	8004218 <_fstat_r>
 8004188:	2800      	cmp	r0, #0
 800418a:	dbec      	blt.n	8004166 <__swhatbuf_r+0x12>
 800418c:	9901      	ldr	r1, [sp, #4]
 800418e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004192:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004196:	4259      	negs	r1, r3
 8004198:	4159      	adcs	r1, r3
 800419a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800419e:	e7eb      	b.n	8004178 <__swhatbuf_r+0x24>

080041a0 <__smakebuf_r>:
 80041a0:	898b      	ldrh	r3, [r1, #12]
 80041a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041a4:	079d      	lsls	r5, r3, #30
 80041a6:	4606      	mov	r6, r0
 80041a8:	460c      	mov	r4, r1
 80041aa:	d507      	bpl.n	80041bc <__smakebuf_r+0x1c>
 80041ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80041b0:	6023      	str	r3, [r4, #0]
 80041b2:	6123      	str	r3, [r4, #16]
 80041b4:	2301      	movs	r3, #1
 80041b6:	6163      	str	r3, [r4, #20]
 80041b8:	b003      	add	sp, #12
 80041ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041bc:	ab01      	add	r3, sp, #4
 80041be:	466a      	mov	r2, sp
 80041c0:	f7ff ffc8 	bl	8004154 <__swhatbuf_r>
 80041c4:	9f00      	ldr	r7, [sp, #0]
 80041c6:	4605      	mov	r5, r0
 80041c8:	4639      	mov	r1, r7
 80041ca:	4630      	mov	r0, r6
 80041cc:	f7ff fb16 	bl	80037fc <_malloc_r>
 80041d0:	b948      	cbnz	r0, 80041e6 <__smakebuf_r+0x46>
 80041d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041d6:	059a      	lsls	r2, r3, #22
 80041d8:	d4ee      	bmi.n	80041b8 <__smakebuf_r+0x18>
 80041da:	f023 0303 	bic.w	r3, r3, #3
 80041de:	f043 0302 	orr.w	r3, r3, #2
 80041e2:	81a3      	strh	r3, [r4, #12]
 80041e4:	e7e2      	b.n	80041ac <__smakebuf_r+0xc>
 80041e6:	89a3      	ldrh	r3, [r4, #12]
 80041e8:	6020      	str	r0, [r4, #0]
 80041ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041ee:	81a3      	strh	r3, [r4, #12]
 80041f0:	9b01      	ldr	r3, [sp, #4]
 80041f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80041f6:	b15b      	cbz	r3, 8004210 <__smakebuf_r+0x70>
 80041f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80041fc:	4630      	mov	r0, r6
 80041fe:	f000 f81d 	bl	800423c <_isatty_r>
 8004202:	b128      	cbz	r0, 8004210 <__smakebuf_r+0x70>
 8004204:	89a3      	ldrh	r3, [r4, #12]
 8004206:	f023 0303 	bic.w	r3, r3, #3
 800420a:	f043 0301 	orr.w	r3, r3, #1
 800420e:	81a3      	strh	r3, [r4, #12]
 8004210:	89a3      	ldrh	r3, [r4, #12]
 8004212:	431d      	orrs	r5, r3
 8004214:	81a5      	strh	r5, [r4, #12]
 8004216:	e7cf      	b.n	80041b8 <__smakebuf_r+0x18>

08004218 <_fstat_r>:
 8004218:	b538      	push	{r3, r4, r5, lr}
 800421a:	4d07      	ldr	r5, [pc, #28]	@ (8004238 <_fstat_r+0x20>)
 800421c:	2300      	movs	r3, #0
 800421e:	4604      	mov	r4, r0
 8004220:	4608      	mov	r0, r1
 8004222:	4611      	mov	r1, r2
 8004224:	602b      	str	r3, [r5, #0]
 8004226:	f7fc fcf5 	bl	8000c14 <_fstat>
 800422a:	1c43      	adds	r3, r0, #1
 800422c:	d102      	bne.n	8004234 <_fstat_r+0x1c>
 800422e:	682b      	ldr	r3, [r5, #0]
 8004230:	b103      	cbz	r3, 8004234 <_fstat_r+0x1c>
 8004232:	6023      	str	r3, [r4, #0]
 8004234:	bd38      	pop	{r3, r4, r5, pc}
 8004236:	bf00      	nop
 8004238:	200002c0 	.word	0x200002c0

0800423c <_isatty_r>:
 800423c:	b538      	push	{r3, r4, r5, lr}
 800423e:	4d06      	ldr	r5, [pc, #24]	@ (8004258 <_isatty_r+0x1c>)
 8004240:	2300      	movs	r3, #0
 8004242:	4604      	mov	r4, r0
 8004244:	4608      	mov	r0, r1
 8004246:	602b      	str	r3, [r5, #0]
 8004248:	f7fc fcf4 	bl	8000c34 <_isatty>
 800424c:	1c43      	adds	r3, r0, #1
 800424e:	d102      	bne.n	8004256 <_isatty_r+0x1a>
 8004250:	682b      	ldr	r3, [r5, #0]
 8004252:	b103      	cbz	r3, 8004256 <_isatty_r+0x1a>
 8004254:	6023      	str	r3, [r4, #0]
 8004256:	bd38      	pop	{r3, r4, r5, pc}
 8004258:	200002c0 	.word	0x200002c0

0800425c <_init>:
 800425c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800425e:	bf00      	nop
 8004260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004262:	bc08      	pop	{r3}
 8004264:	469e      	mov	lr, r3
 8004266:	4770      	bx	lr

08004268 <_fini>:
 8004268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800426a:	bf00      	nop
 800426c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800426e:	bc08      	pop	{r3}
 8004270:	469e      	mov	lr, r3
 8004272:	4770      	bx	lr
