#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jul 24 12:26:11 2017
# Process ID: 3044
# Current directory: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6836 D:\Vivado_Program_Files\20170711_ESP8266\ESP8266_Config_0.1.1\ESP8266_Config_0.1.1.xpr
# Log file: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/vivado.log
# Journal file: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 808.207 ; gain = 188.270
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
set_property PARAM.FREQUENCY 1000000 [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2801AA
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Jul 24 12:27:43 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/synth_1/runme.log
[Mon Jul 24 12:27:43 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 931.699 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 24 12:48:35 2017...
create_project ESP8266_Config_0.1.2 D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
add_files -norecurse {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/ila_uart.xci
export_ip_user_files -of_objects  [get_files  D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/ila_uart.xci] -force -quiet
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/constrs_1/Basys3_Master.xdc
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sim_1/tb_ESP8266_ClientConfig.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_uart'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_uart'...
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_uart'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_uart'...
[Mon Jul 24 12:58:29 2017] Launched ila_uart_synth_1, synth_1...
Run output will be captured here:
ila_uart_synth_1: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/ila_uart_synth_1/runme.log
synth_1: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 12:58:29 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.086 ; gain = 111.523
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Jul 24 13:02:24 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 13:02:24 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1163.418 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
set_property PARAM.FREQUENCY 1000000 [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2801AA
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 13:05:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 13:05:14
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Jul 24 13:05:50 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 13:05:50 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1202.734 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Jul 24 13:10:23 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 13:10:23 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1202.734 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Jul 24 13:17:24 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 13:17:24 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1202.734 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Jul 24 13:20:41 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 13:20:41 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1202.734 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Jul 24 13:23:31 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 13:23:31 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1202.734 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_NUM_OF_PROBES {8}] [get_ips ila_uart]
generate_target all [get_files  D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/ila_uart.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_uart'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_uart'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_uart'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_uart'...
export_ip_user_files -of_objects [get_files D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/ila_uart.xci] -no_script -force -quiet
reset_run ila_uart_synth_1
launch_run -jobs 4 ila_uart_synth_1
[Mon Jul 24 13:33:04 2017] Launched ila_uart_synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/ila_uart_synth_1/runme.log
export_simulation -of_objects [get_files D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/ila_uart.xci] -directory D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.ip_user_files/sim_scripts -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_DATA_DEPTH {4096}] [get_ips ila_uart]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 13:37:42 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 13:37:42 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 13:38:36 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 13:38:36 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1340.457 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 13:54:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 13:54:11
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 13:54:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 13:54:27
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 13:54:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 13:54:29
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 13:54:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 13:54:31
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 13:54:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 13:54:33
set_property TRIGGER_COMPARE_VALUE eq8'h4B [get_hw_probes data_stream_out -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 13:54:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 13:54:47
add_wave -into {hw_ila_data_1.wcfg} -radix hex {data_stream_in_ack} {data_stream_in_stb} {data_stream_out} {data_stream_out_stb} {index} {model_sel} {send_byte} {next_cmd_tick}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 13:55:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 13:55:49
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 13:56:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 13:56:00
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 13:56:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 13:56:03
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 13:56:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 13:56:18
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 13:56:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 13:56:22
set_property TRIGGER_COMPARE_VALUE eq1'h1 [get_hw_probes data_stream_out_stb -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 13:57:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 13:57:24
set_property CONTROL.TRIGGER_POSITION 200 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 13:57:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 13:57:30
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 13:58:51 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 13:58:51 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1340.730 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 14:02:48 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 14:02:48 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1340.730 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 14:15:34 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 14:15:34 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 14:20:46 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 14:20:46 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 14:21:28 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 14:21:28 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 14:24:55 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 14:24:55 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 14:25:35 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 14:25:35 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 14:26:54 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 14:26:54 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1340.730 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 14:30:57 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 14:30:57 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/.Xil/Vivado-3044-MS-20160829GDVC/dcp/ESP8266_ClientConfig_early.xdc]
Finished Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/.Xil/Vivado-3044-MS-20160829GDVC/dcp/ESP8266_ClientConfig_early.xdc]
Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/.Xil/Vivado-3044-MS-20160829GDVC/dcp/ESP8266_ClientConfig.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/.Xil/Vivado-8100-/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1867.664 ; gain = 478.813
Finished Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/.Xil/Vivado-3044-MS-20160829GDVC/dcp/ESP8266_ClientConfig.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1869.949 ; gain = 2.285
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1869.949 ; gain = 2.285
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 60 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1981.746 ; gain = 641.016
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1991.840 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 14:34:28
set_property TRIGGER_COMPARE_VALUE eq1'hX [get_hw_probes data_stream_out_stb -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
set_property TRIGGER_COMPARE_VALUE eq8'hXX [get_hw_probes data_stream_out -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2017-Jul-24 14:35:23
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 14:35:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 14:35:23
add_wave -into {hw_ila_data_1.wcfg} -radix hex {index}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 14:36:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 14:36:15
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 14:36:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 14:36:18
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 14:36:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 14:36:19
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 14:36:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 14:36:21
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 14:36:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 14:36:24
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 14:36:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 14:36:26
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 14:41:23 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 14:41:23 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2005.781 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 14:46:14 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 14:46:14 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2005.781 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 14:50:17 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 14:50:17 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2020.383 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 15:14:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 15:14:44
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 15:14:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 15:14:45
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 15:14:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 15:14:50
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2020.383 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 15:28:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 15:28:08
set_property TRIGGER_COMPARE_VALUE eq1'h1 [get_hw_probes model_change_tick -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 15:28:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 15:28:16
add_wave -into {hw_ila_data_1.wcfg} -radix hex {model_change_tick}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 15:28:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 15:28:24
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 15:28:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 15:28:26
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 15:29:09 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 15:29:09 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2020.383 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 15:32:25 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 15:32:25 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 15:34:32 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 15:34:32 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 15:35:56 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 15:35:56 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2020.383 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A2801AA
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
set_property PARAM.FREQUENCY 500000 [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2801AA
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2020.383 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 15:44:48 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 15:44:48 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2084.457 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 15:55:42 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 15:55:42 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 15:56:48 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 15:56:48 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2084.457 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 16:00:02 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2084.457 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2084.457 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A2801AA
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
set_property PARAM.FREQUENCY 1000000 [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2801AA
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2084.457 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 16:08:31 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 16:08:31 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2090.027 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 16:12:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 16:12:26
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 16:12:54 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2090.027 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A2801AA
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
set_property PARAM.FREQUENCY 1000000 [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2801AA
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2090.047 ; gain = 0.020
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 16:15:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 16:15:55
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 16:15:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 16:15:57
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 16:17:41 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 16:17:41 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2090.047 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2090.047 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex {cmd_over}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 16:22:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 16:22:45
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 16:22:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 16:22:49
set_property TRIGGER_COMPARE_VALUE eq1'h1 [get_hw_probes cmd_over -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 16:23:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 16:23:03
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 16:23:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 16:23:14
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 16:23:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 16:23:18
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A2801AA
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost:3121.
 Targets(s) ", jsn-Basys3-210183A2801AA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost:3121.
 Targets(s) ", jsn-Basys3-210183A2801AA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost:3121.
 Targets(s) ", jsn-Basys3-210183A2801AA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at TCP:localhost:3121.
 Targets(s) ", jsn-Basys3-210183A2801AA" may be locked by another hw_server.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at TCP:localhost:3121.
 Targets(s) ", jsn-Basys3-210183A2801AA" may be locked by another hw_server.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at TCP:localhost:3121.
 Targets(s) ", jsn-Basys3-210183A2801AA" may be locked by another hw_server.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 17:29:08 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
set_property PARAM.FREQUENCY 1000000 [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2801AA
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2090.047 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 24 17:30:39 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Mon Jul 24 17:30:39 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 17:30:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 17:30:41
add_wave -into {hw_ila_data_1.wcfg} -radix hex {cmd_over}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 17:30:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 17:30:57
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 17:30:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 17:30:59
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 17:31:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 17:31:02
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 17:31:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 17:31:04
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-24 17:31:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-24 17:31:06
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2091.543 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A2801AA
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ESP8266_ClientConfig
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:19:39 ; elapsed = 25:47:44 . Memory (MB): peak = 2107.555 ; gain = 1934.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ESP8266_ClientConfig' [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:46]
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'uart' declared at 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd:32' bound to instance 'inst_uart' of component 'uart' [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:234]
INFO: [Synth 8-638] synthesizing module 'uart' [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd:50]
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart' (1#1) [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd:50]
INFO: [Synth 8-3491] module 'ila_uart' declared at 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/.Xil/Vivado-3044-MS-20160829GDVC/realtime/ila_uart_stub.v:7' bound to instance 'inst_ila_uart' of component 'ila_uart' [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:251]
INFO: [Synth 8-638] synthesizing module 'ila_uart' [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/.Xil/Vivado-3044-MS-20160829GDVC/realtime/ila_uart_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ila_uart' (2#1) [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/.Xil/Vivado-3044-MS-20160829GDVC/realtime/ila_uart_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ESP8266_ClientConfig' (3#1) [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:19:40 ; elapsed = 25:47:45 . Memory (MB): peak = 2136.605 ; gain = 1963.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:19:40 ; elapsed = 25:47:45 . Memory (MB): peak = 2136.605 ; gain = 1963.586
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/ila_uart_synth_1/ila_uart.dcp' for cell 'inst_ila_uart'
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/.Xil/Vivado-3044-MS-20160829GDVC/dcp/ila_uart_in_context.xdc] for cell 'inst_ila_uart'
Finished Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/.Xil/Vivado-3044-MS-20160829GDVC/dcp/ila_uart_in_context.xdc] for cell 'inst_ila_uart'
Parsing XDC File [d:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/ila_v6_0/constraints/ila.xdc] for cell 'inst_ila_uart'
Finished Parsing XDC File [d:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/ila_v6_0/constraints/ila.xdc] for cell 'inst_ila_uart'
Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/constrs_1/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/constrs_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 60 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:19:48 ; elapsed = 25:47:51 . Memory (MB): peak = 2286.391 ; gain = 2113.371
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2286.391 ; gain = 194.848
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:19:57 ; elapsed = 26:03:41 . Memory (MB): peak = 2286.391 ; gain = 2113.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ESP8266_ClientConfig' [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:46]
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'uart' declared at 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd:32' bound to instance 'inst_uart' of component 'uart' [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:235]
INFO: [Synth 8-638] synthesizing module 'uart' [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd:50]
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart' (1#1) [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd:50]
INFO: [Synth 8-3491] module 'ila_uart' declared at 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/.Xil/Vivado-3044-MS-20160829GDVC/realtime/ila_uart_stub.v:7' bound to instance 'inst_ila_uart' of component 'ila_uart' [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:252]
INFO: [Synth 8-638] synthesizing module 'ila_uart' [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/.Xil/Vivado-3044-MS-20160829GDVC/realtime/ila_uart_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ila_uart' (2#1) [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/.Xil/Vivado-3044-MS-20160829GDVC/realtime/ila_uart_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ESP8266_ClientConfig' (3#1) [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:19:58 ; elapsed = 26:03:42 . Memory (MB): peak = 2286.391 ; gain = 2113.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:19:58 ; elapsed = 26:03:42 . Memory (MB): peak = 2286.391 ; gain = 2113.371
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/ila_uart_synth_1/ila_uart.dcp' for cell 'inst_ila_uart'
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/.Xil/Vivado-3044-MS-20160829GDVC/dcp/ila_uart_in_context.xdc] for cell 'inst_ila_uart'
Finished Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/.Xil/Vivado-3044-MS-20160829GDVC/dcp/ila_uart_in_context.xdc] for cell 'inst_ila_uart'
Parsing XDC File [d:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/ila_v6_0/constraints/ila.xdc] for cell 'inst_ila_uart'
Finished Parsing XDC File [d:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/ila_v6_0/constraints/ila.xdc] for cell 'inst_ila_uart'
Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/constrs_1/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/constrs_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2352.465 ; gain = 66.074
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_ESP8266_ClientConfig_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 9dd042e5eeaf415d94c3b4206a686983 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling module xil_defaultlib.ila_uart
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xsim.dir/tb_ESP8266_ClientConfig_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 25 14:30:18 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ESP8266_ClientConfig_behav -key {Behavioral:sim_1:Functional:tb_ESP8266_ClientConfig} -tclbatch {tb_ESP8266_ClientConfig.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_ESP8266_ClientConfig.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ESP8266_ClientConfig_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2352.465 ; gain = 0.000
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_ESP8266_ClientConfig_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 9dd042e5eeaf415d94c3b4206a686983 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling module xil_defaultlib.ila_uart
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
run 10 ms
ERROR: Index 3 out of bound 0 to 1
Time: 269515 ns  Iteration: 1  Process: /tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/model_sel_proc
  File: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd

HDL Line: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:140
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_ESP8266_ClientConfig_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 9dd042e5eeaf415d94c3b4206a686983 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling module xil_defaultlib.ila_uart
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xsim.dir/tb_ESP8266_ClientConfig_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 25 14:32:08 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ESP8266_ClientConfig_behav -key {Behavioral:sim_1:Functional:tb_ESP8266_ClientConfig} -tclbatch {tb_ESP8266_ClientConfig.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_ESP8266_ClientConfig.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ESP8266_ClientConfig_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_ESP8266_ClientConfig_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 9dd042e5eeaf415d94c3b4206a686983 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling module xil_defaultlib.ila_uart
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
run 10 ms
ERROR: Index 2 out of bound 0 to 1
Time: 95725 ns  Iteration: 1  Process: /tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/model_sel_proc
  File: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd

HDL Line: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:139
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_ESP8266_ClientConfig_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
ERROR: [VRFC 10-558] deferred constant enter is allowed only in package declaration [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:88]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:46]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xvhdl.log' file for more information.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:20:46 ; elapsed = 26:29:26 . Memory (MB): peak = 2352.465 ; gain = 2179.445
---------------------------------------------------------------------------------
ERROR: [Synth 8-1879] deferred constant enter is allowed only in package declaration [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:88]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:20:47 ; elapsed = 26:29:27 . Memory (MB): peak = 2352.465 ; gain = 2179.445
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_ESP8266_ClientConfig_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
ERROR: [VRFC 10-558] deferred constant enter is allowed only in package declaration [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:88]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:46]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_ESP8266_ClientConfig_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
ERROR: [VRFC 10-558] deferred constant enter is allowed only in package declaration [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:88]
ERROR: [VRFC 10-73] enter is not a signal [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:130]
ERROR: [VRFC 10-1464] type character does not match with a string literal [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:130]
ERROR: [VRFC 10-73] enter is not a signal [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:131]
ERROR: [VRFC 10-1464] type character does not match with a string literal [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:131]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:46]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_ESP8266_ClientConfig_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
ERROR: [VRFC 10-1464] type character does not match with a string literal [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:89]
ERROR: [VRFC 10-1464] type character does not match with a string literal [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:46]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_ESP8266_ClientConfig_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
ERROR: [VRFC 10-1464] type character does not match with a string literal [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:89]
ERROR: [VRFC 10-1464] type character does not match with a string literal [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:46]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_ESP8266_ClientConfig_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
ERROR: [VRFC 10-91] n0 is not declared [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:140]
ERROR: [VRFC 10-1471] type error near enter ; current type cmdstring; expected type std_logic_vector [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:142]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:46]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_ESP8266_ClientConfig_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
ERROR: [VRFC 10-91] n0 is not declared [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:140]
ERROR: [VRFC 10-1471] type error near enter ; current type cmdstring; expected type std_logic_vector [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:142]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd:46]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_ESP8266_ClientConfig_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 9dd042e5eeaf415d94c3b4206a686983 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling module xil_defaultlib.ila_uart
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/xsim.dir/tb_ESP8266_ClientConfig_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 25 15:39:56 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ESP8266_ClientConfig_behav -key {Behavioral:sim_1:Functional:tb_ESP8266_ClientConfig} -tclbatch {tb_ESP8266_ClientConfig.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_ESP8266_ClientConfig.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ESP8266_ClientConfig_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_ESP8266_ClientConfig_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 9dd042e5eeaf415d94c3b4206a686983 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling module xil_defaultlib.ila_uart
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
run 10 ms
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 25 15:40:50 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Tue Jul 25 15:40:50 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_ESP8266_ClientConfig_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 9dd042e5eeaf415d94c3b4206a686983 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling module xil_defaultlib.ila_uart
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
run 10 ms
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 25 15:44:34 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/synth_1/runme.log
[Tue Jul 25 15:44:34 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
set_property PARAM.FREQUENCY 1000000 [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2801AA
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2352.465 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-25 15:49:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-25 15:49:24
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-25 15:49:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-25 15:49:26
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-25 15:49:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-25 15:49:33
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.2/ESP8266_Config_0.1.2.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2352.465 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A2801AA
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
ERROR: [Labtoolstcl 44-514] HW Server shutdown. Disconnecting from server: localhost:3121
