#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x57dba9b47b20 .scope module, "ALU" "ALU" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUOp";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
P_0x57dba9b0bc40 .param/l "ADD" 1 2 11, C4<0010>;
P_0x57dba9b0bc80 .param/l "AND" 1 2 12, C4<0000>;
P_0x57dba9b0bcc0 .param/l "BNE" 1 2 15, C4<0110>;
P_0x57dba9b0bd00 .param/l "LB" 1 2 9, C4<0010>;
P_0x57dba9b0bd40 .param/l "ORI" 1 2 13, C4<0001>;
P_0x57dba9b0bd80 .param/l "SB" 1 2 10, C4<0010>;
P_0x57dba9b0bdc0 .param/l "SLL" 1 2 14, C4<1000>;
o0x7f9785064018 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x57dba9b571c0_0 .net "ALUOp", 2 0, o0x7f9785064018;  0 drivers
v0x57dba9b0b7b0_0 .var "ALUResult", 31 0;
v0x57dba9b97290_0 .var "Zero", 0 0;
o0x7f97850640a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57dba9b97330_0 .net "a", 31 0, o0x7f97850640a8;  0 drivers
o0x7f97850640d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57dba9b97410_0 .net "b", 31 0, o0x7f97850640d8;  0 drivers
E_0x57dba9b794c0 .event edge, v0x57dba9b571c0_0, v0x57dba9b97330_0, v0x57dba9b97410_0, v0x57dba9b0b7b0_0;
S_0x57dba9b09cf0 .scope module, "ALUControl" "ALUControl" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x57dba9b975d0_0 .var "ALUControl", 3 0;
o0x7f9785064228 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x57dba9b976d0_0 .net "ALUOp", 2 0, o0x7f9785064228;  0 drivers
o0x7f9785064258 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x57dba9b977b0_0 .net "Instruction", 2 0, o0x7f9785064258;  0 drivers
E_0x57dba9b7a290 .event edge, v0x57dba9b976d0_0, v0x57dba9b977b0_0;
S_0x57dba9b09e80 .scope module, "Add" "Add" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
o0x7f9785064318 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57dba9b978f0_0 .net "a", 31 0, o0x7f9785064318;  0 drivers
o0x7f9785064348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57dba9b979d0_0 .net "b", 31 0, o0x7f9785064348;  0 drivers
v0x57dba9b97ab0_0 .net "sum", 31 0, L_0x57dba9b9bc10;  1 drivers
L_0x57dba9b9bc10 .arith/sum 32, o0x7f9785064318, o0x7f9785064348;
S_0x57dba9b4a820 .scope module, "Control" "Control" 5 1;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0x57dba9b97c10_0 .var "ALUOp", 2 0;
v0x57dba9b97d10_0 .var "ALUSrc", 0 0;
v0x57dba9b97dd0_0 .var "Branch", 0 0;
o0x7f97850644c8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x57dba9b97e70_0 .net "Instruction", 6 0, o0x7f97850644c8;  0 drivers
v0x57dba9b97f50_0 .var "MemRead", 0 0;
v0x57dba9b98060_0 .var "MemWrite", 0 0;
v0x57dba9b98120_0 .var "MemtoReg", 0 0;
v0x57dba9b981e0_0 .var "RegWrite", 0 0;
E_0x57dba9b7a2d0 .event edge, v0x57dba9b97e70_0;
S_0x57dba9b4aad0 .scope module, "DataMemory" "DataMemory" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
o0x7f9785064738 .functor BUFZ 1, C4<z>; HiZ drive
v0x57dba9b98540_0 .net "MemRead", 0 0, o0x7f9785064738;  0 drivers
o0x7f9785064768 .functor BUFZ 1, C4<z>; HiZ drive
v0x57dba9b98620_0 .net "MemWrite", 0 0, o0x7f9785064768;  0 drivers
o0x7f9785064798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57dba9b986e0_0 .net "address", 31 0, o0x7f9785064798;  0 drivers
v0x57dba9b987a0 .array "memory", 31 0, 31 0;
v0x57dba9b98c60_0 .var "readData", 31 0;
o0x7f9785064df8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57dba9b98d40_0 .net "writeData", 31 0, o0x7f9785064df8;  0 drivers
v0x57dba9b987a0_0 .array/port v0x57dba9b987a0, 0;
v0x57dba9b987a0_1 .array/port v0x57dba9b987a0, 1;
E_0x57dba9b7a470/0 .event edge, v0x57dba9b98540_0, v0x57dba9b986e0_0, v0x57dba9b987a0_0, v0x57dba9b987a0_1;
v0x57dba9b987a0_2 .array/port v0x57dba9b987a0, 2;
v0x57dba9b987a0_3 .array/port v0x57dba9b987a0, 3;
v0x57dba9b987a0_4 .array/port v0x57dba9b987a0, 4;
v0x57dba9b987a0_5 .array/port v0x57dba9b987a0, 5;
E_0x57dba9b7a470/1 .event edge, v0x57dba9b987a0_2, v0x57dba9b987a0_3, v0x57dba9b987a0_4, v0x57dba9b987a0_5;
v0x57dba9b987a0_6 .array/port v0x57dba9b987a0, 6;
v0x57dba9b987a0_7 .array/port v0x57dba9b987a0, 7;
v0x57dba9b987a0_8 .array/port v0x57dba9b987a0, 8;
v0x57dba9b987a0_9 .array/port v0x57dba9b987a0, 9;
E_0x57dba9b7a470/2 .event edge, v0x57dba9b987a0_6, v0x57dba9b987a0_7, v0x57dba9b987a0_8, v0x57dba9b987a0_9;
v0x57dba9b987a0_10 .array/port v0x57dba9b987a0, 10;
v0x57dba9b987a0_11 .array/port v0x57dba9b987a0, 11;
v0x57dba9b987a0_12 .array/port v0x57dba9b987a0, 12;
v0x57dba9b987a0_13 .array/port v0x57dba9b987a0, 13;
E_0x57dba9b7a470/3 .event edge, v0x57dba9b987a0_10, v0x57dba9b987a0_11, v0x57dba9b987a0_12, v0x57dba9b987a0_13;
v0x57dba9b987a0_14 .array/port v0x57dba9b987a0, 14;
v0x57dba9b987a0_15 .array/port v0x57dba9b987a0, 15;
v0x57dba9b987a0_16 .array/port v0x57dba9b987a0, 16;
v0x57dba9b987a0_17 .array/port v0x57dba9b987a0, 17;
E_0x57dba9b7a470/4 .event edge, v0x57dba9b987a0_14, v0x57dba9b987a0_15, v0x57dba9b987a0_16, v0x57dba9b987a0_17;
v0x57dba9b987a0_18 .array/port v0x57dba9b987a0, 18;
v0x57dba9b987a0_19 .array/port v0x57dba9b987a0, 19;
v0x57dba9b987a0_20 .array/port v0x57dba9b987a0, 20;
v0x57dba9b987a0_21 .array/port v0x57dba9b987a0, 21;
E_0x57dba9b7a470/5 .event edge, v0x57dba9b987a0_18, v0x57dba9b987a0_19, v0x57dba9b987a0_20, v0x57dba9b987a0_21;
v0x57dba9b987a0_22 .array/port v0x57dba9b987a0, 22;
v0x57dba9b987a0_23 .array/port v0x57dba9b987a0, 23;
v0x57dba9b987a0_24 .array/port v0x57dba9b987a0, 24;
v0x57dba9b987a0_25 .array/port v0x57dba9b987a0, 25;
E_0x57dba9b7a470/6 .event edge, v0x57dba9b987a0_22, v0x57dba9b987a0_23, v0x57dba9b987a0_24, v0x57dba9b987a0_25;
v0x57dba9b987a0_26 .array/port v0x57dba9b987a0, 26;
v0x57dba9b987a0_27 .array/port v0x57dba9b987a0, 27;
v0x57dba9b987a0_28 .array/port v0x57dba9b987a0, 28;
v0x57dba9b987a0_29 .array/port v0x57dba9b987a0, 29;
E_0x57dba9b7a470/7 .event edge, v0x57dba9b987a0_26, v0x57dba9b987a0_27, v0x57dba9b987a0_28, v0x57dba9b987a0_29;
v0x57dba9b987a0_30 .array/port v0x57dba9b987a0, 30;
v0x57dba9b987a0_31 .array/port v0x57dba9b987a0, 31;
E_0x57dba9b7a470/8 .event edge, v0x57dba9b987a0_30, v0x57dba9b987a0_31, v0x57dba9b98620_0, v0x57dba9b98d40_0;
E_0x57dba9b7a470 .event/or E_0x57dba9b7a470/0, E_0x57dba9b7a470/1, E_0x57dba9b7a470/2, E_0x57dba9b7a470/3, E_0x57dba9b7a470/4, E_0x57dba9b7a470/5, E_0x57dba9b7a470/6, E_0x57dba9b7a470/7, E_0x57dba9b7a470/8;
S_0x57dba9b52c70 .scope module, "Datapath_tb" "Datapath_tb" 7 1;
 .timescale 0 0;
v0x57dba9b9a170_0 .net "Instruction", 31 0, v0x57dba9b99290_0;  1 drivers
v0x57dba9b9a250_0 .var "PCIn", 31 0;
v0x57dba9b9a320_0 .net "PCOut", 31 0, v0x57dba9b99e60_0;  1 drivers
v0x57dba9b9a440_0 .var "clk", 0 0;
v0x57dba9b9a4e0_0 .var "reset", 0 0;
S_0x57dba9b98ec0 .scope module, "uutInstructionMemory" "InstructionMemory" 7 15, 8 1 0, S_0x57dba9b52c70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ReadAddress";
    .port_info 1 /OUTPUT 32 "Instruction";
v0x57dba9b99290_0 .var "Instruction", 31 0;
v0x57dba9b99390_0 .net "ReadAddress", 31 0, v0x57dba9b99e60_0;  alias, 1 drivers
v0x57dba9b99470 .array "memory", 31 0, 31 0;
v0x57dba9b99470_0 .array/port v0x57dba9b99470, 0;
v0x57dba9b99470_1 .array/port v0x57dba9b99470, 1;
v0x57dba9b99470_2 .array/port v0x57dba9b99470, 2;
E_0x57dba9b99120/0 .event edge, v0x57dba9b99390_0, v0x57dba9b99470_0, v0x57dba9b99470_1, v0x57dba9b99470_2;
v0x57dba9b99470_3 .array/port v0x57dba9b99470, 3;
v0x57dba9b99470_4 .array/port v0x57dba9b99470, 4;
v0x57dba9b99470_5 .array/port v0x57dba9b99470, 5;
v0x57dba9b99470_6 .array/port v0x57dba9b99470, 6;
E_0x57dba9b99120/1 .event edge, v0x57dba9b99470_3, v0x57dba9b99470_4, v0x57dba9b99470_5, v0x57dba9b99470_6;
v0x57dba9b99470_7 .array/port v0x57dba9b99470, 7;
v0x57dba9b99470_8 .array/port v0x57dba9b99470, 8;
v0x57dba9b99470_9 .array/port v0x57dba9b99470, 9;
v0x57dba9b99470_10 .array/port v0x57dba9b99470, 10;
E_0x57dba9b99120/2 .event edge, v0x57dba9b99470_7, v0x57dba9b99470_8, v0x57dba9b99470_9, v0x57dba9b99470_10;
v0x57dba9b99470_11 .array/port v0x57dba9b99470, 11;
v0x57dba9b99470_12 .array/port v0x57dba9b99470, 12;
v0x57dba9b99470_13 .array/port v0x57dba9b99470, 13;
v0x57dba9b99470_14 .array/port v0x57dba9b99470, 14;
E_0x57dba9b99120/3 .event edge, v0x57dba9b99470_11, v0x57dba9b99470_12, v0x57dba9b99470_13, v0x57dba9b99470_14;
v0x57dba9b99470_15 .array/port v0x57dba9b99470, 15;
v0x57dba9b99470_16 .array/port v0x57dba9b99470, 16;
v0x57dba9b99470_17 .array/port v0x57dba9b99470, 17;
v0x57dba9b99470_18 .array/port v0x57dba9b99470, 18;
E_0x57dba9b99120/4 .event edge, v0x57dba9b99470_15, v0x57dba9b99470_16, v0x57dba9b99470_17, v0x57dba9b99470_18;
v0x57dba9b99470_19 .array/port v0x57dba9b99470, 19;
v0x57dba9b99470_20 .array/port v0x57dba9b99470, 20;
v0x57dba9b99470_21 .array/port v0x57dba9b99470, 21;
v0x57dba9b99470_22 .array/port v0x57dba9b99470, 22;
E_0x57dba9b99120/5 .event edge, v0x57dba9b99470_19, v0x57dba9b99470_20, v0x57dba9b99470_21, v0x57dba9b99470_22;
v0x57dba9b99470_23 .array/port v0x57dba9b99470, 23;
v0x57dba9b99470_24 .array/port v0x57dba9b99470, 24;
v0x57dba9b99470_25 .array/port v0x57dba9b99470, 25;
v0x57dba9b99470_26 .array/port v0x57dba9b99470, 26;
E_0x57dba9b99120/6 .event edge, v0x57dba9b99470_23, v0x57dba9b99470_24, v0x57dba9b99470_25, v0x57dba9b99470_26;
v0x57dba9b99470_27 .array/port v0x57dba9b99470, 27;
v0x57dba9b99470_28 .array/port v0x57dba9b99470, 28;
v0x57dba9b99470_29 .array/port v0x57dba9b99470, 29;
v0x57dba9b99470_30 .array/port v0x57dba9b99470, 30;
E_0x57dba9b99120/7 .event edge, v0x57dba9b99470_27, v0x57dba9b99470_28, v0x57dba9b99470_29, v0x57dba9b99470_30;
v0x57dba9b99470_31 .array/port v0x57dba9b99470, 31;
E_0x57dba9b99120/8 .event edge, v0x57dba9b99470_31;
E_0x57dba9b99120 .event/or E_0x57dba9b99120/0, E_0x57dba9b99120/1, E_0x57dba9b99120/2, E_0x57dba9b99120/3, E_0x57dba9b99120/4, E_0x57dba9b99120/5, E_0x57dba9b99120/6, E_0x57dba9b99120/7, E_0x57dba9b99120/8;
S_0x57dba9b99a80 .scope module, "uutPC" "PC" 7 8, 9 1 0, S_0x57dba9b52c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v0x57dba9b99d60_0 .net "PCIn", 31 0, v0x57dba9b9a250_0;  1 drivers
v0x57dba9b99e60_0 .var "PCOut", 31 0;
v0x57dba9b99f50_0 .net "clk", 0 0, v0x57dba9b9a440_0;  1 drivers
v0x57dba9b9a020_0 .net "reset", 0 0, v0x57dba9b9a4e0_0;  1 drivers
E_0x57dba9b99d00 .event posedge, v0x57dba9b99f50_0;
S_0x57dba9b52e00 .scope module, "ImmGen" "ImmGen" 10 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /OUTPUT 32 "Immediate";
P_0x57dba9b6ea40 .param/l "TYPE_I" 1 10 6, C4<0000011>;
P_0x57dba9b6ea80 .param/l "TYPE_Ii" 1 10 7, C4<0010011>;
P_0x57dba9b6eac0 .param/l "TYPE_S" 1 10 8, C4<0100011>;
P_0x57dba9b6eb00 .param/l "TYPE_SB" 1 10 9, C4<1100111>;
v0x57dba9b9a630_0 .var "Immediate", 31 0;
o0x7f9785065758 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57dba9b9a6f0_0 .net "Instruction", 31 0, o0x7f9785065758;  0 drivers
E_0x57dba9b9a5d0 .event edge, v0x57dba9b9a6f0_0;
S_0x57dba9b56080 .scope module, "Mux" "Mux" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
o0x7f97850657e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x57dba9b9a890_0 .net "Control", 0 0, o0x7f97850657e8;  0 drivers
o0x7f9785065818 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57dba9b9a970_0 .net "in0", 31 0, o0x7f9785065818;  0 drivers
o0x7f9785065848 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57dba9b9aa50_0 .net "in1", 31 0, o0x7f9785065848;  0 drivers
v0x57dba9b9ab40_0 .var "out", 31 0;
E_0x57dba9b9a830 .event edge, v0x57dba9b9a890_0, v0x57dba9b9aa50_0, v0x57dba9b9a970_0;
S_0x57dba9b56280 .scope module, "Registers" "Registers" 12 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
o0x7f9785065968 .functor BUFZ 1, C4<z>; HiZ drive
v0x57dba9b9ae10_0 .net "RegWrite", 0 0, o0x7f9785065968;  0 drivers
v0x57dba9b9aef0_0 .net *"_ivl_11", 31 0, L_0x57dba9b9bfa0;  1 drivers
v0x57dba9b9afd0_0 .net *"_ivl_13", 6 0, L_0x57dba9b9c070;  1 drivers
L_0x7f9784cd0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x57dba9b9b090_0 .net *"_ivl_16", 1 0, L_0x7f9784cd0060;  1 drivers
v0x57dba9b9b170_0 .net *"_ivl_2", 31 0, L_0x57dba9b9bd80;  1 drivers
v0x57dba9b9b2a0_0 .net *"_ivl_4", 6 0, L_0x57dba9b9be80;  1 drivers
L_0x7f9784cd0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x57dba9b9b380_0 .net *"_ivl_7", 1 0, L_0x7f9784cd0018;  1 drivers
v0x57dba9b9b460_0 .var "readData1", 31 0;
v0x57dba9b9b540_0 .var "readData2", 31 0;
o0x7f9785065b18 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x57dba9b9b6b0_0 .net "readReg1", 4 0, o0x7f9785065b18;  0 drivers
o0x7f9785065b48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x57dba9b9b790_0 .net "readReg2", 4 0, o0x7f9785065b48;  0 drivers
v0x57dba9b9b870 .array "registers", 31 0, 31 0;
o0x7f9785065b78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57dba9b9b930_0 .net "writeData", 31 0, o0x7f9785065b78;  0 drivers
o0x7f9785065ba8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x57dba9b9ba10_0 .net "writeReg", 4 0, o0x7f9785065ba8;  0 drivers
E_0x57dba9b9acd0 .event edge, v0x57dba9b9ae10_0, v0x57dba9b9b930_0, v0x57dba9b9ba10_0;
E_0x57dba9b9ad50 .event edge, L_0x57dba9b9bfa0, v0x57dba9b9b790_0;
E_0x57dba9b9adb0 .event edge, L_0x57dba9b9bd80, v0x57dba9b9b6b0_0;
L_0x57dba9b9bd80 .array/port v0x57dba9b9b870, L_0x57dba9b9be80;
L_0x57dba9b9be80 .concat [ 5 2 0 0], o0x7f9785065b18, L_0x7f9784cd0018;
L_0x57dba9b9bfa0 .array/port v0x57dba9b9b870, L_0x57dba9b9c070;
L_0x57dba9b9c070 .concat [ 5 2 0 0], o0x7f9785065b48, L_0x7f9784cd0060;
    .scope S_0x57dba9b47b20;
T_0 ;
    %wait E_0x57dba9b794c0;
    %load/vec4 v0x57dba9b571c0_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57dba9b0b7b0_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x57dba9b97330_0;
    %load/vec4 v0x57dba9b97410_0;
    %add;
    %store/vec4 v0x57dba9b0b7b0_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x57dba9b97330_0;
    %load/vec4 v0x57dba9b97410_0;
    %add;
    %store/vec4 v0x57dba9b0b7b0_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x57dba9b97330_0;
    %load/vec4 v0x57dba9b97410_0;
    %add;
    %store/vec4 v0x57dba9b0b7b0_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x57dba9b97330_0;
    %load/vec4 v0x57dba9b97410_0;
    %and;
    %store/vec4 v0x57dba9b0b7b0_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x57dba9b97330_0;
    %load/vec4 v0x57dba9b97410_0;
    %or;
    %store/vec4 v0x57dba9b0b7b0_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x57dba9b97330_0;
    %ix/getv 4, v0x57dba9b97410_0;
    %shiftl 4;
    %store/vec4 v0x57dba9b0b7b0_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x57dba9b97330_0;
    %load/vec4 v0x57dba9b97410_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x57dba9b0b7b0_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x57dba9b0b7b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x57dba9b97290_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x57dba9b09cf0;
T_1 ;
    %wait E_0x57dba9b7a290;
    %load/vec4 v0x57dba9b976d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x57dba9b975d0_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x57dba9b975d0_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x57dba9b975d0_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x57dba9b977b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x57dba9b975d0_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x57dba9b975d0_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x57dba9b975d0_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x57dba9b975d0_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x57dba9b975d0_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x57dba9b4a820;
T_2 ;
    %wait E_0x57dba9b7a2d0;
    %load/vec4 v0x57dba9b97e70_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b97dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b97f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b98120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x57dba9b97c10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b98060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b97d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b981e0_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b97dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57dba9b97f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57dba9b98120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x57dba9b97c10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b98060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57dba9b97d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57dba9b981e0_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b97dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b97f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b98120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x57dba9b97c10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57dba9b98060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b97d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b981e0_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b97dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b97f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b98120_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x57dba9b97c10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b98060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b97d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57dba9b981e0_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b97dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b97f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b98120_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x57dba9b97c10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b98060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57dba9b97d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57dba9b981e0_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57dba9b97dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b97f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b98120_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x57dba9b97c10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b98060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b97d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b981e0_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x57dba9b4aad0;
T_3 ;
    %vpi_call 6 11 "$readmemb", "Verilog/Input/DataMemory.mem", v0x57dba9b987a0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x57dba9b4aad0;
T_4 ;
    %wait E_0x57dba9b7a470;
    %load/vec4 v0x57dba9b98540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %ix/getv 4, v0x57dba9b986e0_0;
    %load/vec4a v0x57dba9b987a0, 4;
    %store/vec4 v0x57dba9b98c60_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x57dba9b98620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x57dba9b98d40_0;
    %ix/getv 4, v0x57dba9b986e0_0;
    %store/vec4a v0x57dba9b987a0, 4, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x57dba9b99a80;
T_5 ;
    %wait E_0x57dba9b99d00;
    %load/vec4 v0x57dba9b9a020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57dba9b99e60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x57dba9b99d60_0;
    %assign/vec4 v0x57dba9b99e60_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x57dba9b98ec0;
T_6 ;
    %vpi_call 8 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v0x57dba9b99470 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x57dba9b98ec0;
T_7 ;
    %wait E_0x57dba9b99120;
    %load/vec4 v0x57dba9b99390_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x57dba9b99470, 4;
    %store/vec4 v0x57dba9b99290_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x57dba9b52c70;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x57dba9b9a440_0;
    %inv;
    %store/vec4 v0x57dba9b9a440_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x57dba9b52c70;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b9a440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b9a4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57dba9b9a4e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b9a4e0_0, 0, 1;
    %vpi_call 7 35 "$display", "Time = %0t | PCIn = %h | PCOut = %h | Instruction = %b", $time, v0x57dba9b9a250_0, v0x57dba9b9a320_0, v0x57dba9b9a170_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57dba9b9a250_0, 0, 32;
    %delay 10, 0;
    %vpi_call 7 41 "$display", "Time = %0t | PCIn = %h | PCOut = %h | Instruction = %b", $time, v0x57dba9b9a250_0, v0x57dba9b9a320_0, v0x57dba9b9a170_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x57dba9b9a250_0, 0, 32;
    %delay 10, 0;
    %vpi_call 7 47 "$display", "Time = %0t | PCIn = %h | PCOut = %h | Instruction = %b", $time, v0x57dba9b9a250_0, v0x57dba9b9a320_0, v0x57dba9b9a170_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x57dba9b9a250_0, 0, 32;
    %delay 10, 0;
    %vpi_call 7 53 "$display", "Time = %0t | PCIn = %h | PCOut = %h | Instruction = %b", $time, v0x57dba9b9a250_0, v0x57dba9b9a320_0, v0x57dba9b9a170_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x57dba9b9a250_0, 0, 32;
    %delay 10, 0;
    %vpi_call 7 59 "$display", "Time = %0t | PCIn = %h | PCOut = %h | Instruction = %b", $time, v0x57dba9b9a250_0, v0x57dba9b9a320_0, v0x57dba9b9a170_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x57dba9b9a250_0, 0, 32;
    %delay 10, 0;
    %vpi_call 7 65 "$display", "Time = %0t | PCIn = %h | PCOut = %h | Instruction = %b", $time, v0x57dba9b9a250_0, v0x57dba9b9a320_0, v0x57dba9b9a170_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x57dba9b9a250_0, 0, 32;
    %delay 10, 0;
    %vpi_call 7 71 "$display", "Time = %0t | PCIn = %h | PCOut = %h | Instruction = %b", $time, v0x57dba9b9a250_0, v0x57dba9b9a320_0, v0x57dba9b9a170_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x57dba9b9a250_0, 0, 32;
    %delay 10, 0;
    %vpi_call 7 77 "$display", "Time = %0t | PCIn = %h | PCOut = %h | Instruction = %b", $time, v0x57dba9b9a250_0, v0x57dba9b9a320_0, v0x57dba9b9a170_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x57dba9b9a250_0, 0, 32;
    %delay 10, 0;
    %vpi_call 7 83 "$display", "Time = %0t | PCIn = %h | PCOut = %h | Instruction = %b", $time, v0x57dba9b9a250_0, v0x57dba9b9a320_0, v0x57dba9b9a170_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 7 87 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x57dba9b52e00;
T_10 ;
    %wait E_0x57dba9b9a5d0;
    %load/vec4 v0x57dba9b9a6f0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57dba9b9a630_0, 0, 32;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0x57dba9b9a6f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x57dba9b9a6f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x57dba9b9a630_0, 0, 32;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x57dba9b9a6f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x57dba9b9a6f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x57dba9b9a630_0, 0, 32;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x57dba9b9a6f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x57dba9b9a6f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x57dba9b9a6f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x57dba9b9a630_0, 0, 32;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x57dba9b9a6f0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x57dba9b9a6f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x57dba9b9a6f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x57dba9b9a6f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x57dba9b9a6f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x57dba9b9a630_0, 0, 32;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x57dba9b56080;
T_11 ;
    %wait E_0x57dba9b9a830;
    %load/vec4 v0x57dba9b9a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x57dba9b9aa50_0;
    %store/vec4 v0x57dba9b9ab40_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x57dba9b9a970_0;
    %store/vec4 v0x57dba9b9ab40_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x57dba9b56280;
T_12 ;
    %vpi_call 12 12 "$readmemb", "Verilog/Input/Registers.mem", v0x57dba9b9b870 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x57dba9b56280;
T_13 ;
    %wait E_0x57dba9b9adb0;
    %load/vec4 v0x57dba9b9b6b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x57dba9b9b870, 4;
    %assign/vec4 v0x57dba9b9b460_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x57dba9b56280;
T_14 ;
    %wait E_0x57dba9b9ad50;
    %load/vec4 v0x57dba9b9b790_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x57dba9b9b870, 4;
    %assign/vec4 v0x57dba9b9b540_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x57dba9b56280;
T_15 ;
    %wait E_0x57dba9b9acd0;
    %load/vec4 v0x57dba9b9ae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x57dba9b9b930_0;
    %load/vec4 v0x57dba9b9ba10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57dba9b9b870, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Add.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/Datapath.v";
    "Verilog/InstructionMemory.v";
    "Verilog/PC.v";
    "Verilog/ImmGen.v";
    "Verilog/Mux.v";
    "Verilog/Registers.v";
