--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Sep 09 04:16:20 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     vga_control
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 10.000000 -name clk0 [get_nets VIDEO_CLK_c]
            594 items scored, 80 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 11.979ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              VGA_Y__i1  (from VIDEO_CLK_c +)
   Destination:    SB_DFFE    D              VGA_Y__i12  (to VIDEO_CLK_c +)

   Delay:                  21.846ns  (26.0% logic, 74.0% route), 14 logic levels.

 Constraint Details:

     21.846ns data_path VGA_Y__i1 to VGA_Y__i12 violates
     10.000ns delay constraint less
      0.133ns L_S requirement (totaling 9.867ns) by 11.979ns

 Path Details: VGA_Y__i1 to VGA_Y__i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              VGA_Y__i1 (from VIDEO_CLK_c)
Route         8   e 1.535                                  VGA_Y_O_c_0
LUT4        ---     0.408             I0 to CO             add_54_2
Route         2   e 1.158                                  n1832
LUT4        ---     0.408             CI to CO             add_54_3
Route         2   e 1.158                                  n1833
LUT4        ---     0.408             CI to CO             add_54_4
Route         2   e 1.158                                  n1834
LUT4        ---     0.408             CI to CO             add_54_5
Route         2   e 1.158                                  n1835
LUT4        ---     0.408             CI to CO             add_54_6
Route         2   e 1.158                                  n1836
LUT4        ---     0.408             CI to CO             add_54_7
Route         2   e 1.158                                  n1837
LUT4        ---     0.408             CI to CO             add_54_8
Route         2   e 1.158                                  n1838
LUT4        ---     0.408             CI to CO             add_54_9
Route         2   e 1.158                                  n1839
LUT4        ---     0.408             CI to CO             add_54_10
Route         2   e 1.158                                  n1840
LUT4        ---     0.408             CI to CO             add_54_11
Route         2   e 1.158                                  n1841
LUT4        ---     0.408             CI to CO             add_54_12
Route         1   e 1.020                                  n1842
LUT4        ---     0.408             I3 to O              add_54_13_lut
Route         1   e 1.020                                  n526
LUT4        ---     0.408             I2 to O              i1_2_lut_3_lut
Route         1   e 1.020                                  n14
                  --------
                   21.846  (26.0% logic, 74.0% route), 14 logic levels.


Error:  The following path violates requirements by 11.922ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              VGA_X__i1  (from VIDEO_CLK_c +)
   Destination:    SB_DFFE    D              VGA_X__i12  (to VIDEO_CLK_c +)

   Delay:                  21.789ns  (26.0% logic, 74.0% route), 14 logic levels.

 Constraint Details:

     21.789ns data_path VGA_X__i1 to VGA_X__i12 violates
     10.000ns delay constraint less
      0.133ns L_S requirement (totaling 9.867ns) by 11.922ns

 Path Details: VGA_X__i1 to VGA_X__i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              VGA_X__i1 (from VIDEO_CLK_c)
Route         6   e 1.478                                  VGA_X_O_c_0
LUT4        ---     0.408             I0 to CO             add_53_2
Route         2   e 1.158                                  n1843
LUT4        ---     0.408             CI to CO             add_53_3
Route         2   e 1.158                                  n1844
LUT4        ---     0.408             CI to CO             add_53_4
Route         2   e 1.158                                  n1845
LUT4        ---     0.408             CI to CO             add_53_5
Route         2   e 1.158                                  n1846
LUT4        ---     0.408             CI to CO             add_53_6
Route         2   e 1.158                                  n1847
LUT4        ---     0.408             CI to CO             add_53_7
Route         2   e 1.158                                  n1848
LUT4        ---     0.408             CI to CO             add_53_8
Route         2   e 1.158                                  n1849
LUT4        ---     0.408             CI to CO             add_53_9
Route         2   e 1.158                                  n1850
LUT4        ---     0.408             CI to CO             add_53_10
Route         2   e 1.158                                  n1851
LUT4        ---     0.408             CI to CO             add_53_11
Route         2   e 1.158                                  n1852
LUT4        ---     0.408             CI to CO             add_53_12
Route         1   e 1.020                                  n1853
LUT4        ---     0.408             I3 to O              add_53_13_lut
Route         1   e 1.020                                  n512
LUT4        ---     0.408             I2 to O              i1_2_lut_3_lut_4_lut
Route         1   e 1.020                                  n1956
                  --------
                   21.789  (26.0% logic, 74.0% route), 14 logic levels.


Error:  The following path violates requirements by 10.551ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              VGA_Y__i1  (from VIDEO_CLK_c +)
   Destination:    SB_DFFE    D              VGA_Y__i11  (to VIDEO_CLK_c +)

   Delay:                  20.418ns  (25.8% logic, 74.2% route), 13 logic levels.

 Constraint Details:

     20.418ns data_path VGA_Y__i1 to VGA_Y__i11 violates
     10.000ns delay constraint less
      0.133ns L_S requirement (totaling 9.867ns) by 10.551ns

 Path Details: VGA_Y__i1 to VGA_Y__i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              VGA_Y__i1 (from VIDEO_CLK_c)
Route         8   e 1.535                                  VGA_Y_O_c_0
LUT4        ---     0.408             I0 to CO             add_54_2
Route         2   e 1.158                                  n1832
LUT4        ---     0.408             CI to CO             add_54_3
Route         2   e 1.158                                  n1833
LUT4        ---     0.408             CI to CO             add_54_4
Route         2   e 1.158                                  n1834
LUT4        ---     0.408             CI to CO             add_54_5
Route         2   e 1.158                                  n1835
LUT4        ---     0.408             CI to CO             add_54_6
Route         2   e 1.158                                  n1836
LUT4        ---     0.408             CI to CO             add_54_7
Route         2   e 1.158                                  n1837
LUT4        ---     0.408             CI to CO             add_54_8
Route         2   e 1.158                                  n1838
LUT4        ---     0.408             CI to CO             add_54_9
Route         2   e 1.158                                  n1839
LUT4        ---     0.408             CI to CO             add_54_10
Route         2   e 1.158                                  n1840
LUT4        ---     0.408             CI to CO             add_54_11
Route         2   e 1.158                                  n1841
LUT4        ---     0.408             I3 to O              add_54_12_lut
Route         1   e 1.020                                  n527
LUT4        ---     0.408             I2 to O              i1_2_lut_3_lut_adj_1
Route         1   e 1.020                                  n16
                  --------
                   20.418  (25.8% logic, 74.2% route), 13 logic levels.

Warning: 21.979 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk0 [get_nets VIDEO_CLK_c]             |    10.000 ns|    21.979 ns|    14 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n1837                                   |       2|      30|     37.50%
                                        |        |        |
n1848                                   |       2|      30|     37.50%
                                        |        |        |
n1836                                   |       2|      29|     36.25%
                                        |        |        |
n1838                                   |       2|      29|     36.25%
                                        |        |        |
n1847                                   |       2|      29|     36.25%
                                        |        |        |
n1849                                   |       2|      29|     36.25%
                                        |        |        |
n1846                                   |       2|      27|     33.75%
                                        |        |        |
n1835                                   |       2|      26|     32.50%
                                        |        |        |
n1839                                   |       2|      26|     32.50%
                                        |        |        |
n1850                                   |       2|      26|     32.50%
                                        |        |        |
n1845                                   |       2|      23|     28.75%
                                        |        |        |
n1834                                   |       2|      21|     26.25%
                                        |        |        |
n1840                                   |       2|      21|     26.25%
                                        |        |        |
n1851                                   |       2|      21|     26.25%
                                        |        |        |
n1844                                   |       2|      17|     21.25%
                                        |        |        |
n1833                                   |       2|      15|     18.75%
                                        |        |        |
n1841                                   |       2|      15|     18.75%
                                        |        |        |
n1852                                   |       2|      15|     18.75%
                                        |        |        |
VGA_X_O_c_0                             |       6|      10|     12.50%
                                        |        |        |
VGA_X_O_c_1                             |       6|       9|     11.25%
                                        |        |        |
n1843                                   |       2|       9|     11.25%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 80  Score: 347985

Constraints cover  594 paths, 112 nets, and 253 connections (50.4% coverage)


Peak memory: 36958208 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
