[12/12 15:59:51      0s] 
[12/12 15:59:51      0s] Cadence Innovus(TM) Implementation System.
[12/12 15:59:51      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/12 15:59:51      0s] 
[12/12 15:59:51      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[12/12 15:59:51      0s] Options:	-file ./pd.tcl 
[12/12 15:59:51      0s] Date:		Fri Dec 12 15:59:51 2025
[12/12 15:59:51      0s] Host:		ece.nitdgp.ac.in (x86_64 w/Linux 4.18.0-425.19.2.el8_7.x86_64) (4cores*4cpus*Intel(R) Xeon(R) CPU E5-1607 v3 @ 3.10GHz 10240KB)
[12/12 15:59:51      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[12/12 15:59:51      0s] 
[12/12 15:59:51      0s] License:
[12/12 15:59:51      0s] 		[15:59:51.275921] Configured Lic search path (21.01-s002): 5280@14.139.1.126

[12/12 15:59:57      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/12 15:59:57      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/12 16:00:11     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[12/12 16:00:13     16s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[12/12 16:00:13     16s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[12/12 16:00:13     16s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[12/12 16:00:13     16s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[12/12 16:00:13     16s] @(#)CDS: CPE v21.15-s076
[12/12 16:00:13     16s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[12/12 16:00:13     16s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[12/12 16:00:13     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/12 16:00:13     16s] @(#)CDS: RCDB 11.15.0
[12/12 16:00:13     16s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[12/12 16:00:13     16s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[12/12 16:00:13     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL.

[12/12 16:00:13     16s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[12/12 16:00:16     18s] 
[12/12 16:00:16     18s] **INFO:  MMMC transition support version v31-84 
[12/12 16:00:16     18s] 
[12/12 16:00:16     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/12 16:00:16     18s] <CMD> suppressMessage ENCEXT-2799
[12/12 16:00:16     18s] <CMD> getVersion
[12/12 16:00:16     18s] [INFO] Loading PVS 22.20 fill procedures
[12/12 16:00:16     18s] Sourcing file "./pd.tcl" ...
[12/12 16:00:16     18s] <CMD> set init_verilog ./source_netlist_modified.v
[12/12 16:00:16     18s] <CMD> set init_top_cell source
[12/12 16:00:16     18s] <CMD> set init_lef_file {/home/vlsi12/Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef /home/vlsi12/Downloads/scl_pdk/iolib/cio250/cds/lef/tsl18cio250_4lm.lef}
[12/12 16:00:16     18s] <CMD> set init_pwr_net {VDD VDDO}
[12/12 16:00:16     18s] <CMD> set init_gnd_net {VSS VSSO}
[12/12 16:00:16     18s] <CMD> set init_mmmc_file mmmc.tcl
[12/12 16:00:16     18s] <CMD> init_design
[12/12 16:00:16     18s] #% Begin Load MMMC data ... (date=12/12 16:00:16, mem=954.9M)
[12/12 16:00:16     18s] #% End Load MMMC data ... (date=12/12 16:00:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=955.8M, current mem=955.8M)
[12/12 16:00:16     18s] 
[12/12 16:00:16     18s] Loading LEF file /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ...
[12/12 16:00:16     18s] 
[12/12 16:00:16     18s] Loading LEF file /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ...
[12/12 16:00:16     18s] Set DBUPerIGU to M2 pitch 560.
[12/12 16:00:17     18s] 
[12/12 16:00:17     18s] Loading LEF file /home/vlsi12/Downloads/scl_pdk/iolib/cio250/cds/lef/tsl18cio250_4lm.lef ...
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/12 16:00:17     18s] Type 'man IMPLF-200' for more detail.
[12/12 16:00:17     18s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/12 16:00:17     18s] To increase the message display limit, refer to the product command reference manual.
[12/12 16:00:17     18s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/12 16:00:17     18s] Loading view definition file from mmmc.tcl
[12/12 16:00:17     18s] Reading my_max_library_set timing library '/home/vlsi12/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[12/12 16:00:17     18s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 104953)
[12/12 16:00:17     18s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 157476)
[12/12 16:00:17     19s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 288762)
[12/12 16:00:17     19s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[12/12 16:00:17     19s] Reading my_max_library_set timing library '/home/vlsi12/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib' ...
[12/12 16:00:17     19s] Read 93 cells in library 'tsl18cio250_max' 
[12/12 16:00:17     19s] Reading my_min_library_set timing library '/home/vlsi12/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[12/12 16:00:18     19s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 104965)
[12/12 16:00:18     19s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 157496)
[12/12 16:00:18     20s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 288805)
[12/12 16:00:18     20s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[12/12 16:00:18     20s] Reading my_min_library_set timing library '/home/vlsi12/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_min.lib' ...
[12/12 16:00:18     20s] Read 93 cells in library 'tsl18cio250_min' 
[12/12 16:00:18     20s] Ending "PreSetAnalysisView" (total cpu=0:00:01.5, real=0:00:01.0, peak res=1060.4M, current mem=980.4M)
[12/12 16:00:18     20s] *** End library_loading (cpu=0.03min, real=0.02min, mem=44.4M, fe_cpu=0.34min, fe_real=0.45min, fe_mem=1108.9M) ***
[12/12 16:00:18     20s] #% Begin Load netlist data ... (date=12/12 16:00:18, mem=980.4M)
[12/12 16:00:18     20s] *** Begin netlist parsing (mem=1108.9M) ***
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/12 16:00:18     20s] Type 'man IMPVL-159' for more detail.
[12/12 16:00:18     20s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/12 16:00:18     20s] To increase the message display limit, refer to the product command reference manual.
[12/12 16:00:18     20s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/12 16:00:18     20s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/12 16:00:18     20s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/12 16:00:18     20s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/12 16:00:18     20s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/12 16:00:18     20s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/12 16:00:18     20s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/12 16:00:18     20s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/12 16:00:18     20s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/12 16:00:18     20s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/12 16:00:18     20s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/12 16:00:18     20s] Created 627 new cells from 4 timing libraries.
[12/12 16:00:18     20s] Reading netlist ...
[12/12 16:00:18     20s] Backslashed names will retain backslash and a trailing blank character.
[12/12 16:00:18     20s] Reading verilog netlist './source_netlist_modified.v'
[12/12 16:00:18     20s] 
[12/12 16:00:18     20s] *** Memory Usage v#1 (Current mem = 1108.914M, initial mem = 483.879M) ***
[12/12 16:00:18     20s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1108.9M) ***
[12/12 16:00:18     20s] #% End Load netlist data ... (date=12/12 16:00:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=999.6M, current mem=999.6M)
[12/12 16:00:18     20s] Set top cell to source.
[12/12 16:00:18     20s] Hooked 1254 DB cells to tlib cells.
[12/12 16:00:18     20s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1009.9M, current mem=1009.9M)
[12/12 16:00:18     20s] Starting recursive module instantiation check.
[12/12 16:00:18     20s] No recursion found.
[12/12 16:00:18     20s] Building hierarchical netlist for Cell source ...
[12/12 16:00:18     20s] *** Netlist is unique.
[12/12 16:00:18     20s] Setting Std. cell height to 5600 DBU (smallest netlist inst).
[12/12 16:00:18     20s] ** info: there are 1285 modules.
[12/12 16:00:18     20s] ** info: there are 173 stdCell insts.
[12/12 16:00:18     20s] ** info: there are 33 Pad insts.
[12/12 16:00:18     20s] 
[12/12 16:00:18     20s] *** Memory Usage v#1 (Current mem = 1161.328M, initial mem = 483.879M) ***
[12/12 16:00:18     20s] Initializing I/O assignment ...
[12/12 16:00:18     20s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/12 16:00:18     20s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/12 16:00:18     20s] Type 'man IMPFP-3961' for more detail.
[12/12 16:00:18     20s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/12 16:00:18     20s] Type 'man IMPFP-3961' for more detail.
[12/12 16:00:18     20s] Horizontal Layer M1 offset = 0 (derived)
[12/12 16:00:18     20s] Vertical Layer M2 offset = 280 (derived)
[12/12 16:00:18     20s] Start create_tracks
[12/12 16:00:18     20s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/12 16:00:19     20s] Extraction setup Started 
[12/12 16:00:19     20s] 
[12/12 16:00:19     20s] Trim Metal Layers:
[12/12 16:00:19     20s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/12 16:00:19     20s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/12 16:00:19     20s] Type 'man IMPEXT-2773' for more detail.
[12/12 16:00:19     20s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/12 16:00:19     20s] Type 'man IMPEXT-2776' for more detail.
[12/12 16:00:19     20s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/12 16:00:19     20s] Type 'man IMPEXT-2776' for more detail.
[12/12 16:00:19     20s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/12 16:00:19     20s] Type 'man IMPEXT-2776' for more detail.
[12/12 16:00:19     20s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/12 16:00:19     20s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/12 16:00:19     20s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/12 16:00:19     20s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.04 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/12 16:00:19     20s] Summary of Active RC-Corners : 
[12/12 16:00:19     20s]  
[12/12 16:00:19     20s]  Analysis View: my_analysis_view_setup
[12/12 16:00:19     20s]     RC-Corner Name        : my_rc_corner_worst
[12/12 16:00:19     20s]     RC-Corner Index       : 0
[12/12 16:00:19     20s]     RC-Corner Temperature : 25 Celsius
[12/12 16:00:19     20s]     RC-Corner Cap Table   : ''
[12/12 16:00:19     20s]     RC-Corner PreRoute Res Factor         : 1
[12/12 16:00:19     20s]     RC-Corner PreRoute Cap Factor         : 1
[12/12 16:00:19     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/12 16:00:19     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/12 16:00:19     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/12 16:00:19     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/12 16:00:19     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/12 16:00:19     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/12 16:00:19     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/12 16:00:19     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/12 16:00:19     20s]  
[12/12 16:00:19     20s]  Analysis View: my_analysis_view_hold
[12/12 16:00:19     20s]     RC-Corner Name        : my_rc_corner_worst
[12/12 16:00:19     20s]     RC-Corner Index       : 0
[12/12 16:00:19     20s]     RC-Corner Temperature : 25 Celsius
[12/12 16:00:19     20s]     RC-Corner Cap Table   : ''
[12/12 16:00:19     20s]     RC-Corner PreRoute Res Factor         : 1
[12/12 16:00:19     20s]     RC-Corner PreRoute Cap Factor         : 1
[12/12 16:00:19     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/12 16:00:19     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/12 16:00:19     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/12 16:00:19     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/12 16:00:19     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/12 16:00:19     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/12 16:00:19     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/12 16:00:19     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/12 16:00:19     20s] 
[12/12 16:00:19     20s] Trim Metal Layers:
[12/12 16:00:19     20s] LayerId::1 widthSet size::1
[12/12 16:00:19     20s] LayerId::2 widthSet size::1
[12/12 16:00:19     20s] LayerId::3 widthSet size::1
[12/12 16:00:19     20s] LayerId::4 widthSet size::1
[12/12 16:00:19     20s] Updating RC grid for preRoute extraction ...
[12/12 16:00:19     20s] eee: pegSigSF::1.070000
[12/12 16:00:19     20s] Initializing multi-corner resistance tables ...
[12/12 16:00:19     20s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/12 16:00:19     20s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/12 16:00:19     20s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/12 16:00:19     20s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/12 16:00:19     20s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.600000 newSi=0.000000 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/12 16:00:19     20s] *Info: initialize multi-corner CTS.
[12/12 16:00:19     20s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1275.5M, current mem=1030.7M)
[12/12 16:00:19     20s] Reading timing constraints file './source.sdc' ...
[12/12 16:00:19     20s] Current (total cpu=0:00:20.9, real=0:00:28.0, peak res=1291.2M, current mem=1291.2M)
[12/12 16:00:19     20s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./source.sdc, Line 9).
[12/12 16:00:19     20s] 
[12/12 16:00:19     20s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./source.sdc, Line 10).
[12/12 16:00:19     20s] 
[12/12 16:00:19     20s] INFO (CTE): Reading of timing constraints file ./source.sdc completed, with 2 WARNING
[12/12 16:00:19     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1311.2M, current mem=1311.2M)
[12/12 16:00:19     20s] Current (total cpu=0:00:20.9, real=0:00:28.0, peak res=1311.2M, current mem=1311.2M)
[12/12 16:00:19     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/12 16:00:19     20s] 
[12/12 16:00:19     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/12 16:00:19     20s] Summary for sequential cells identification: 
[12/12 16:00:19     20s]   Identified SBFF number: 114
[12/12 16:00:19     20s]   Identified MBFF number: 0
[12/12 16:00:19     20s]   Identified SB Latch number: 0
[12/12 16:00:19     20s]   Identified MB Latch number: 0
[12/12 16:00:19     20s]   Not identified SBFF number: 6
[12/12 16:00:19     20s]   Not identified MBFF number: 0
[12/12 16:00:19     20s]   Not identified SB Latch number: 0
[12/12 16:00:19     20s]   Not identified MB Latch number: 0
[12/12 16:00:19     20s]   Number of sequential cells which are not FFs: 83
[12/12 16:00:19     20s] Total number of combinational cells: 321
[12/12 16:00:19     20s] Total number of sequential cells: 203
[12/12 16:00:19     20s] Total number of tristate cells: 10
[12/12 16:00:19     20s] Total number of level shifter cells: 0
[12/12 16:00:19     20s] Total number of power gating cells: 0
[12/12 16:00:19     20s] Total number of isolation cells: 0
[12/12 16:00:19     20s] Total number of power switch cells: 0
[12/12 16:00:19     20s] Total number of pulse generator cells: 0
[12/12 16:00:19     20s] Total number of always on buffers: 0
[12/12 16:00:19     20s] Total number of retention cells: 0
[12/12 16:00:19     20s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[12/12 16:00:19     20s] Total number of usable buffers: 13
[12/12 16:00:19     20s] List of unusable buffers:
[12/12 16:00:19     20s] Total number of unusable buffers: 0
[12/12 16:00:19     20s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[12/12 16:00:19     20s] Total number of usable inverters: 12
[12/12 16:00:19     20s] List of unusable inverters:
[12/12 16:00:19     20s] Total number of unusable inverters: 0
[12/12 16:00:19     20s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[12/12 16:00:19     20s] Total number of identified usable delay cells: 13
[12/12 16:00:19     20s] List of identified unusable delay cells:
[12/12 16:00:19     20s] Total number of identified unusable delay cells: 0
[12/12 16:00:19     20s] 
[12/12 16:00:19     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/12 16:00:19     20s] 
[12/12 16:00:19     20s] TimeStamp Deleting Cell Server Begin ...
[12/12 16:00:19     20s] 
[12/12 16:00:19     20s] TimeStamp Deleting Cell Server End ...
[12/12 16:00:19     20s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1336.3M, current mem=1336.3M)
[12/12 16:00:19     20s] 
[12/12 16:00:19     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/12 16:00:19     21s] Summary for sequential cells identification: 
[12/12 16:00:19     21s]   Identified SBFF number: 114
[12/12 16:00:19     21s]   Identified MBFF number: 0
[12/12 16:00:19     21s]   Identified SB Latch number: 0
[12/12 16:00:19     21s]   Identified MB Latch number: 0
[12/12 16:00:19     21s]   Not identified SBFF number: 6
[12/12 16:00:19     21s]   Not identified MBFF number: 0
[12/12 16:00:19     21s]   Not identified SB Latch number: 0
[12/12 16:00:19     21s]   Not identified MB Latch number: 0
[12/12 16:00:19     21s]   Number of sequential cells which are not FFs: 83
[12/12 16:00:19     21s]  Visiting view : my_analysis_view_setup
[12/12 16:00:19     21s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/12 16:00:19     21s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/12 16:00:19     21s]  Visiting view : my_analysis_view_hold
[12/12 16:00:19     21s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/12 16:00:19     21s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/12 16:00:19     21s] TLC MultiMap info (StdDelay):
[12/12 16:00:19     21s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/12 16:00:19     21s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/12 16:00:19     21s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/12 16:00:19     21s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/12 16:00:19     21s]  Setting StdDelay to: 50.6ps
[12/12 16:00:19     21s] 
[12/12 16:00:19     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/12 16:00:19     21s] 
[12/12 16:00:19     21s] TimeStamp Deleting Cell Server Begin ...
[12/12 16:00:19     21s] 
[12/12 16:00:19     21s] TimeStamp Deleting Cell Server End ...
[12/12 16:00:19     21s] #% Begin Load MMMC data post ... (date=12/12 16:00:19, mem=1337.0M)
[12/12 16:00:19     21s] #% End Load MMMC data post ... (date=12/12 16:00:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1337.0M, current mem=1337.0M)
[12/12 16:00:19     21s] 
[12/12 16:00:19     21s] *** Summary of all messages that are not suppressed in this session:
[12/12 16:00:19     21s] Severity  ID               Count  Summary                                  
[12/12 16:00:19     21s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/12 16:00:19     21s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/12 16:00:19     21s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[12/12 16:00:19     21s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/12 16:00:19     21s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[12/12 16:00:19     21s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[12/12 16:00:19     21s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/12 16:00:19     21s] *** Message Summary: 1496 warning(s), 0 error(s)
[12/12 16:00:19     21s] 
[12/12 16:00:19     21s] <CMD> loadIoFile ./padframe.io
[12/12 16:00:19     21s] Reading IO assignment file "./padframe.io" ...
[12/12 16:00:19     21s] Horizontal Layer M1 offset = 0 (derived)
[12/12 16:00:19     21s] Vertical Layer M2 offset = 280 (derived)
[12/12 16:00:19     21s] Start create_tracks
[12/12 16:00:19     21s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/12 16:00:19     21s] <CMD> floorPlan -site CoreSite -noSnapToGrid -d 1410 1410 20 20 20 20
[12/12 16:00:19     21s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/12 16:00:19     21s] Type 'man IMPFP-3961' for more detail.
[12/12 16:00:19     21s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/12 16:00:19     21s] Type 'man IMPFP-3961' for more detail.
[12/12 16:00:19     21s] Horizontal Layer M1 offset = 0 (derived)
[12/12 16:00:19     21s] Vertical Layer M2 offset = 280 (derived)
[12/12 16:00:19     21s] Start create_tracks
[12/12 16:00:19     21s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/12 16:00:19     21s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/12 16:00:19     21s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side n
[12/12 16:00:19     21s] Added 26 of filler cell 'pfeed10000' on top side.
[12/12 16:00:19     21s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side e
[12/12 16:00:19     21s] Added 26 of filler cell 'pfeed10000' on right side.
[12/12 16:00:19     21s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side w
[12/12 16:00:19     21s] Added 26 of filler cell 'pfeed10000' on left side.
[12/12 16:00:19     21s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side s
[12/12 16:00:19     21s] Added 26 of filler cell 'pfeed10000' on bottom side.
[12/12 16:00:19     21s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side n
[12/12 16:00:19     21s] Added 0 of filler cell 'pfeed01000' on top side.
[12/12 16:00:19     21s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side e
[12/12 16:00:19     21s] Added 0 of filler cell 'pfeed01000' on right side.
[12/12 16:00:19     21s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side w
[12/12 16:00:19     21s] Added 0 of filler cell 'pfeed01000' on left side.
[12/12 16:00:19     21s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side s
[12/12 16:00:19     21s] Added 0 of filler cell 'pfeed01000' on bottom side.
[12/12 16:00:19     21s] <CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side n
[12/12 16:00:19     21s] Added 0 of filler cell 'pfeed00010' on top side.
[12/12 16:00:19     21s] <CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side e
[12/12 16:00:19     21s] Added 0 of filler cell 'pfeed00010' on right side.
[12/12 16:00:19     21s] <CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side w
[12/12 16:00:19     21s] Added 0 of filler cell 'pfeed00010' on left side.
[12/12 16:00:19     21s] <CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side s
[12/12 16:00:19     21s] Added 0 of filler cell 'pfeed00010' on bottom side.
[12/12 16:00:19     21s] <CMD> report_area -detail > area_floorplan.rpt
[12/12 16:00:19     21s] <CMD> saveDesign source_floorplan.enc
[12/12 16:00:19     21s] #% Begin save design ... (date=12/12 16:00:19, mem=1344.6M)
[12/12 16:00:19     21s] % Begin Save ccopt configuration ... (date=12/12 16:00:19, mem=1344.6M)
[12/12 16:00:20     21s] % End Save ccopt configuration ... (date=12/12 16:00:19, total cpu=0:00:00.0, real=0:00:01.0, peak res=1345.8M, current mem=1345.8M)
[12/12 16:00:20     21s] % Begin Save netlist data ... (date=12/12 16:00:20, mem=1345.8M)
[12/12 16:00:20     21s] Writing Binary DB to source_floorplan.enc.dat/source.v.bin in single-threaded mode...
[12/12 16:00:20     21s] % End Save netlist data ... (date=12/12 16:00:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1346.6M, current mem=1346.5M)
[12/12 16:00:20     21s] Saving symbol-table file ...
[12/12 16:00:20     21s] Saving congestion map file source_floorplan.enc.dat/source.route.congmap.gz ...
[12/12 16:00:20     21s] % Begin Save AAE data ... (date=12/12 16:00:20, mem=1347.0M)
[12/12 16:00:20     21s] Saving AAE Data ...
[12/12 16:00:20     21s] % End Save AAE data ... (date=12/12 16:00:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.0M, current mem=1347.0M)
[12/12 16:00:20     21s] Saving preference file source_floorplan.enc.dat/gui.pref.tcl ...
[12/12 16:00:20     21s] Saving mode setting ...
[12/12 16:00:20     21s] Saving global file ...
[12/12 16:00:20     21s] % Begin Save floorplan data ... (date=12/12 16:00:20, mem=1351.8M)
[12/12 16:00:20     21s] Saving floorplan file ...
[12/12 16:00:20     21s] % End Save floorplan data ... (date=12/12 16:00:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1351.8M, current mem=1351.8M)
[12/12 16:00:20     21s] Saving Drc markers ...
[12/12 16:00:20     21s] ... No Drc file written since there is no markers found.
[12/12 16:00:20     21s] % Begin Save placement data ... (date=12/12 16:00:20, mem=1351.8M)
[12/12 16:00:20     21s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/12 16:00:20     21s] Save Adaptive View Pruning View Names to Binary file
[12/12 16:00:20     21s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1470.3M) ***
[12/12 16:00:20     21s] % End Save placement data ... (date=12/12 16:00:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1352.6M, current mem=1352.6M)
[12/12 16:00:20     21s] % Begin Save routing data ... (date=12/12 16:00:20, mem=1352.6M)
[12/12 16:00:20     21s] Saving route file ...
[12/12 16:00:21     21s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1467.3M) ***
[12/12 16:00:21     21s] % End Save routing data ... (date=12/12 16:00:21, total cpu=0:00:00.0, real=0:00:01.0, peak res=1353.2M, current mem=1353.2M)
[12/12 16:00:21     21s] Saving property file source_floorplan.enc.dat/source.prop
[12/12 16:00:21     21s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1470.3M) ***
[12/12 16:00:21     21s] % Begin Save power constraints data ... (date=12/12 16:00:21, mem=1354.7M)
[12/12 16:00:21     21s] % End Save power constraints data ... (date=12/12 16:00:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1354.7M, current mem=1354.7M)
[12/12 16:00:21     21s] Generated self-contained design source_floorplan.enc.dat
[12/12 16:00:21     21s] #% End save design ... (date=12/12 16:00:21, total cpu=0:00:00.4, real=0:00:02.0, peak res=1382.5M, current mem=1357.4M)
[12/12 16:00:21     21s] *** Message Summary: 0 warning(s), 0 error(s)
[12/12 16:00:21     21s] 
[12/12 16:00:21     21s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/12 16:00:21     21s] 213 new pwr-pin connections were made to global net 'VDD'.
[12/12 16:00:21     21s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/12 16:00:21     21s] 213 new gnd-pin connections were made to global net 'VSS'.
[12/12 16:00:21     21s] <CMD> globalNetConnect VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
[12/12 16:00:21     21s] 40 new pwr-pin connections were made to global net 'VDDO'.
[12/12 16:00:21     21s] <CMD> globalNetConnect VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
[12/12 16:00:21     21s] 40 new gnd-pin connections were made to global net 'VSSO'.
[12/12 16:00:21     21s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 6 -spacing 2 -offset 2
[12/12 16:00:21     21s] #% Begin addRing (date=12/12 16:00:21, mem=1357.4M)
[12/12 16:00:21     21s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[12/12 16:00:21     21s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[12/12 16:00:21     21s] 
[12/12 16:00:21     21s] 
[12/12 16:00:21     21s] viaInitial starts at Fri Dec 12 16:00:21 2025
viaInitial ends at Fri Dec 12 16:00:21 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.5M)
[12/12 16:00:21     21s] Ring generation is complete.
[12/12 16:00:21     21s] vias are now being generated.
[12/12 16:00:21     21s] addRing created 8 wires.
[12/12 16:00:21     21s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/12 16:00:21     21s] +--------+----------------+----------------+
[12/12 16:00:21     21s] |  Layer |     Created    |     Deleted    |
[12/12 16:00:21     21s] +--------+----------------+----------------+
[12/12 16:00:21     21s] |   M3   |        4       |       NA       |
[12/12 16:00:21     21s] |  TOP_V |        8       |        0       |
[12/12 16:00:21     21s] |  TOP_M |        4       |       NA       |
[12/12 16:00:21     21s] +--------+----------------+----------------+
[12/12 16:00:21     21s] #% End addRing (date=12/12 16:00:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1362.0M, current mem=1362.0M)
[12/12 16:00:21     21s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1 TOP_M } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 TOP_M } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 TOP_M }
[12/12 16:00:21     21s] #% Begin sroute (date=12/12 16:00:21, mem=1362.0M)
[12/12 16:00:21     21s] *** Begin SPECIAL ROUTE on Fri Dec 12 16:00:21 2025 ***
[12/12 16:00:21     21s] SPECIAL ROUTE ran on directory: /home/vlsi12/Desktop/irfan/test/2_floorplan
[12/12 16:00:21     21s] SPECIAL ROUTE ran on machine: ece.nitdgp.ac.in (Linux 4.18.0-425.19.2.el8_7.x86_64 Xeon 2.63Ghz)
[12/12 16:00:21     21s] 
[12/12 16:00:21     21s] Begin option processing ...
[12/12 16:00:21     21s] srouteConnectPowerBump set to false
[12/12 16:00:21     21s] routeSelectNet set to "VDD VSS"
[12/12 16:00:21     21s] routeSpecial set to true
[12/12 16:00:21     21s] srouteBlockPin set to "useLef"
[12/12 16:00:21     21s] srouteBottomLayerLimit set to 1
[12/12 16:00:21     21s] srouteBottomTargetLayerLimit set to 1
[12/12 16:00:21     21s] srouteConnectConverterPin set to false
[12/12 16:00:21     21s] srouteCrossoverViaBottomLayer set to 1
[12/12 16:00:21     21s] srouteCrossoverViaTopLayer set to 4
[12/12 16:00:21     21s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[12/12 16:00:21     21s] srouteFollowCorePinEnd set to 3
[12/12 16:00:21     21s] srouteJogControl set to "preferWithChanges differentLayer"
[12/12 16:00:21     21s] sroutePadPinAllPorts set to true
[12/12 16:00:21     21s] sroutePreserveExistingRoutes set to true
[12/12 16:00:21     21s] srouteRoutePowerBarPortOnBothDir set to true
[12/12 16:00:21     21s] srouteStopBlockPin set to "nearestTarget"
[12/12 16:00:21     21s] srouteTopLayerLimit set to 4
[12/12 16:00:21     21s] srouteTopTargetLayerLimit set to 4
[12/12 16:00:21     21s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3010.00 megs.
[12/12 16:00:21     21s] 
[12/12 16:00:21     21s] Reading DB technology information...
[12/12 16:00:21     21s] Finished reading DB technology information.
[12/12 16:00:21     21s] Reading floorplan and netlist information...
[12/12 16:00:21     21s] Finished reading floorplan and netlist information.
[12/12 16:00:21     21s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/12 16:00:21     21s] Read in 549 macros, 44 used
[12/12 16:00:21     21s] Read in 184 components
[12/12 16:00:21     21s]   36 core components: 36 unplaced, 0 placed, 0 fixed
[12/12 16:00:21     21s]   144 pad components: 0 unplaced, 104 placed, 40 fixed
[12/12 16:00:21     21s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/12 16:00:21     21s] Read in 33 logical pins
[12/12 16:00:21     21s] Read in 32 nets
[12/12 16:00:21     21s] Read in 4 special nets, 2 routed
[12/12 16:00:21     21s] Read in 232 terminals
[12/12 16:00:21     21s] 2 nets selected.
[12/12 16:00:21     21s] 
[12/12 16:00:21     21s] Begin power routing ...
[12/12 16:00:21     21s] #create default rule from bind_ndr_rule rule=0x7f9c993c1d40 0x7f9c7df1e018
[12/12 16:00:21     21s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/12 16:00:21     21s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/12 16:00:21     21s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/12 16:00:21     21s] CPU time for VDD FollowPin 0 seconds
[12/12 16:00:21     21s] CPU time for VSS FollowPin 0 seconds
[12/12 16:00:21     21s]   Number of IO ports routed: 2
[12/12 16:00:21     21s]   Number of Block ports routed: 0
[12/12 16:00:21     21s]   Number of Stripe ports routed: 0
[12/12 16:00:21     21s]   Number of Core ports routed: 312
[12/12 16:00:21     21s]   Number of Pad ports routed: 0
[12/12 16:00:21     21s]   Number of Power Bump ports routed: 0
[12/12 16:00:21     21s]   Number of Pad Ring connections: 352
[12/12 16:00:21     21s]   Number of Followpin connections: 156
[12/12 16:00:21     21s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3035.00 megs.
[12/12 16:00:21     21s] 
[12/12 16:00:21     21s] 
[12/12 16:00:21     21s] 
[12/12 16:00:21     21s]  Begin updating DB with routing results ...
[12/12 16:00:21     21s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/12 16:00:21     21s] Pin and blockage extraction finished
[12/12 16:00:21     21s] 
[12/12 16:00:21     21s] sroute created 822 wires.
[12/12 16:00:21     21s] ViaGen created 938 vias, deleted 0 via to avoid violation.
[12/12 16:00:21     21s] +--------+----------------+----------------+
[12/12 16:00:21     21s] |  Layer |     Created    |     Deleted    |
[12/12 16:00:21     21s] +--------+----------------+----------------+
[12/12 16:00:21     21s] |   M1   |       468      |       NA       |
[12/12 16:00:21     21s] |   V2   |       312      |        0       |
[12/12 16:00:21     21s] |   M2   |       78       |       NA       |
[12/12 16:00:21     21s] |   V3   |       312      |        0       |
[12/12 16:00:21     21s] |   M3   |       195      |       NA       |
[12/12 16:00:21     21s] |  TOP_V |       314      |        0       |
[12/12 16:00:21     21s] |  TOP_M |       81       |       NA       |
[12/12 16:00:21     21s] +--------+----------------+----------------+
[12/12 16:00:21     21s] #% End sroute (date=12/12 16:00:21, total cpu=0:00:00.3, real=0:00:00.0, peak res=1397.9M, current mem=1377.9M)
[12/12 16:00:21     21s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_set_distance 40 -skip_via_on_pin Standardcell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing 0.46 -xleft_offset 10 -merge_stripes_value 0.56 -layer TOP_M -block_ring_bottom_layer_limit M3 -width 2 -nets {VDD VSS} -stacked_via_bottom_layer M1
[12/12 16:00:21     21s] #% Begin addStripe (date=12/12 16:00:21, mem=1377.9M)
[12/12 16:00:21     21s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[12/12 16:00:21     21s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[12/12 16:00:21     21s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[12/12 16:00:21     21s] 
[12/12 16:00:21     21s] Initialize fgc environment(mem: 1506.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1506.8M)
[12/12 16:00:21     21s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1506.8M)
[12/12 16:00:21     21s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1506.8M)
[12/12 16:00:21     21s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1506.8M)
[12/12 16:00:21     21s] Starting stripe generation ...
[12/12 16:00:21     21s] Non-Default Mode Option Settings :
[12/12 16:00:21     21s]   NONE
[12/12 16:00:21     21s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1506.8M)
[12/12 16:00:21     21s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1506.8M)
[12/12 16:00:21     21s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1506.8M)
[12/12 16:00:21     21s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1506.8M)
[12/12 16:00:21     21s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1506.8M)
[12/12 16:00:21     21s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1506.8M)
[12/12 16:00:21     21s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1506.8M)
[12/12 16:00:21     21s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1506.8M)
[12/12 16:00:21     21s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1506.8M)
[12/12 16:00:21     21s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1506.8M)
[12/12 16:00:21     22s] Stripe generation is complete.
[12/12 16:00:21     22s] vias are now being generated.
[12/12 16:00:22     22s] addStripe created 46 wires.
[12/12 16:00:22     22s] ViaGen created 10384 vias, deleted 0 via to avoid violation.
[12/12 16:00:22     22s] +--------+----------------+----------------+
[12/12 16:00:22     22s] |  Layer |     Created    |     Deleted    |
[12/12 16:00:22     22s] +--------+----------------+----------------+
[12/12 16:00:22     22s] |   V2   |      3432      |        0       |
[12/12 16:00:22     22s] |   V3   |      3432      |        0       |
[12/12 16:00:22     22s] |   M3   |        1       |       NA       |
[12/12 16:00:22     22s] |  TOP_V |      3520      |        0       |
[12/12 16:00:22     22s] |  TOP_M |       45       |       NA       |
[12/12 16:00:22     22s] +--------+----------------+----------------+
[12/12 16:00:22     22s] #% End addStripe (date=12/12 16:00:22, total cpu=0:00:00.3, real=0:00:01.0, peak res=1381.6M, current mem=1381.6M)
[12/12 16:00:22     22s] <CMD> report_power > power_powerplan.rpt
[12/12 16:00:22     22s] env CDS_WORKAREA is set to /home/vlsi12/Desktop/irfan/test/2_floorplan
[12/12 16:00:22     22s] 
[12/12 16:00:22     22s] Power Net Detected:
[12/12 16:00:22     22s]         Voltage	    Name
[12/12 16:00:22     22s]              0V	    VSSO
[12/12 16:00:22     22s]              0V	    VSS
[12/12 16:00:22     22s]           1.62V	    VDDO
[12/12 16:00:22     22s]           1.62V	    VDD
[12/12 16:00:22     22s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/12 16:00:22     22s] AAE DB initialization (MEM=1531.7 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/12 16:00:22     22s] #################################################################################
[12/12 16:00:22     22s] # Design Stage: PreRoute
[12/12 16:00:22     22s] # Design Name: source
[12/12 16:00:22     22s] # Design Mode: 90nm
[12/12 16:00:22     22s] # Analysis Mode: MMMC Non-OCV 
[12/12 16:00:22     22s] # Parasitics Mode: No SPEF/RCDB 
[12/12 16:00:22     22s] # Signoff Settings: SI Off 
[12/12 16:00:22     22s] #################################################################################
[12/12 16:00:23     22s] Calculate delays in BcWc mode...
[12/12 16:00:23     22s] Topological Sorting (REAL = 0:00:00.0, MEM = 1636.6M, InitMEM = 1636.6M)
[12/12 16:00:23     22s] Start delay calculation (fullDC) (1 T). (MEM=1636.56)
[12/12 16:00:23     23s] Start AAE Lib Loading. (MEM=1648.08)
[12/12 16:00:23     23s] End AAE Lib Loading. (MEM=1667.16 CPU=0:00:00.0 Real=0:00:00.0)
[12/12 16:00:23     23s] End AAE Lib Interpolated Model. (MEM=1667.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:23     23s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver psign/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:23     23s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:23     23s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_7/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:23     23s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:23     23s] **WARN: (IMPMSMV-1810):	Net result[6], driver result_reg[6]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_6/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:23     23s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:23     23s] **WARN: (IMPMSMV-1810):	Net result[5], driver result_reg[5]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_5/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:23     23s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:23     23s] **WARN: (IMPMSMV-1810):	Net result[4], driver result_reg[4]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_4/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:23     23s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:23     23s] **WARN: (IMPMSMV-1810):	Net result[3], driver result_reg[3]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_3/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:23     23s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:23     23s] **WARN: (IMPMSMV-1810):	Net result[2], driver result_reg[2]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_2/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:23     23s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:23     23s] **WARN: (IMPMSMV-1810):	Net result[1], driver result_reg[1]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_1/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:23     23s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:23     23s] **WARN: (IMPMSMV-1810):	Net result[0], driver result_reg[0]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_0/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:23     23s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:23     23s] **WARN: (IMPMSMV-1810):	Net carry, driver carry_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pcarry/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:23     23s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:23     23s] **WARN: (IMPMSMV-1810):	Net zero, driver zero_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pzero/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:23     23s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:23     23s] **WARN: (IMPMSMV-1810):	Net overflow, driver overflow_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver poverflow/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:23     23s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:23     23s] Total number of fetched objects 227
[12/12 16:00:23     23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:23     23s] End delay calculation. (MEM=1764.09 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:00:23     23s] End delay calculation (fullDC). (MEM=1764.09 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:00:23     23s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1764.1M) ***
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] Begin Power Analysis
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s]              0V	    VSSO
[12/12 16:00:23     23s]              0V	    VSS
[12/12 16:00:23     23s]           1.62V	    VDDO
[12/12 16:00:23     23s]           1.62V	    VDD
[12/12 16:00:23     23s] Begin Processing Timing Library for Power Calculation
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] Begin Processing Timing Library for Power Calculation
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] Begin Processing Power Net/Grid for Power Calculation
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1495.11MB/3276.61MB/1495.11MB)
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] Begin Processing Timing Window Data for Power Calculation
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] clk(200MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1495.11MB/3276.61MB/1495.11MB)
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] Begin Processing User Attributes
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1495.11MB/3276.61MB/1495.11MB)
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] Begin Processing Signal Activity
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1495.95MB/3276.61MB/1495.95MB)
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] Begin Power Computation
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s]       ----------------------------------------------------------
[12/12 16:00:23     23s]       # of cell(s) missing both power/leakage table: 0
[12/12 16:00:23     23s]       # of cell(s) missing power table: 0
[12/12 16:00:23     23s]       # of cell(s) missing leakage table: 0
[12/12 16:00:23     23s]       ----------------------------------------------------------
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s]       # of MSMV cell(s) missing power_level: 0
[12/12 16:00:23     23s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1496.92MB/3284.61MB/1496.92MB)
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] Begin Processing User Attributes
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1496.92MB/3284.61MB/1496.92MB)
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1496.92MB/3284.61MB/1496.92MB)
[12/12 16:00:23     23s] 
[12/12 16:00:23     23s] *



[12/12 16:00:23     23s] Total Power
[12/12 16:00:23     23s] -----------------------------------------------------------------------------------------
[12/12 16:00:23     23s] Total Internal Power:       15.76367490 	   84.2609%
[12/12 16:00:23     23s] Total Switching Power:       2.92209797 	   15.6194%
[12/12 16:00:23     23s] Total Leakage Power:         0.02240593 	    0.1198%
[12/12 16:00:23     23s] Total Power:                18.70817880
[12/12 16:00:23     23s] -----------------------------------------------------------------------------------------
[12/12 16:00:23     23s] <CMD> saveDesign source_powerplan.enc
[12/12 16:00:23     23s] #% Begin save design ... (date=12/12 16:00:23, mem=1497.5M)
[12/12 16:00:23     23s] % Begin Save ccopt configuration ... (date=12/12 16:00:23, mem=1497.5M)
[12/12 16:00:23     23s] % End Save ccopt configuration ... (date=12/12 16:00:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1497.5M, current mem=1497.5M)
[12/12 16:00:23     23s] % Begin Save netlist data ... (date=12/12 16:00:23, mem=1497.5M)
[12/12 16:00:23     23s] Writing Binary DB to source_powerplan.enc.dat/source.v.bin in single-threaded mode...
[12/12 16:00:23     23s] % End Save netlist data ... (date=12/12 16:00:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1497.7M, current mem=1497.7M)
[12/12 16:00:23     23s] Saving symbol-table file ...
[12/12 16:00:23     23s] Saving congestion map file source_powerplan.enc.dat/source.route.congmap.gz ...
[12/12 16:00:23     23s] % Begin Save AAE data ... (date=12/12 16:00:23, mem=1497.7M)
[12/12 16:00:23     23s] Saving AAE Data ...
[12/12 16:00:23     23s] % End Save AAE data ... (date=12/12 16:00:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1497.7M, current mem=1497.7M)
[12/12 16:00:23     23s] Saving preference file source_powerplan.enc.dat/gui.pref.tcl ...
[12/12 16:00:23     23s] Saving mode setting ...
[12/12 16:00:23     23s] Saving global file ...
[12/12 16:00:24     23s] % Begin Save floorplan data ... (date=12/12 16:00:24, mem=1498.2M)
[12/12 16:00:24     23s] Saving floorplan file ...
[12/12 16:00:24     23s] % End Save floorplan data ... (date=12/12 16:00:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1498.4M, current mem=1498.4M)
[12/12 16:00:24     23s] Saving PG file source_powerplan.enc.dat/source.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Dec 12 16:00:24 2025)
[12/12 16:00:24     23s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1724.6M) ***
[12/12 16:00:24     23s] Saving Drc markers ...
[12/12 16:00:24     23s] ... No Drc file written since there is no markers found.
[12/12 16:00:24     23s] % Begin Save placement data ... (date=12/12 16:00:24, mem=1498.4M)
[12/12 16:00:24     23s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/12 16:00:24     23s] Save Adaptive View Pruning View Names to Binary file
[12/12 16:00:24     23s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1728.6M) ***
[12/12 16:00:24     23s] % End Save placement data ... (date=12/12 16:00:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1498.4M, current mem=1498.4M)
[12/12 16:00:24     23s] % Begin Save routing data ... (date=12/12 16:00:24, mem=1498.4M)
[12/12 16:00:24     23s] Saving route file ...
[12/12 16:00:24     23s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1725.6M) ***
[12/12 16:00:24     23s] % End Save routing data ... (date=12/12 16:00:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1498.4M, current mem=1498.4M)
[12/12 16:00:24     23s] Saving property file source_powerplan.enc.dat/source.prop
[12/12 16:00:24     23s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1728.6M) ***
[12/12 16:00:24     23s] % Begin Save power constraints data ... (date=12/12 16:00:24, mem=1498.4M)
[12/12 16:00:24     23s] % End Save power constraints data ... (date=12/12 16:00:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1498.4M, current mem=1498.4M)
[12/12 16:00:25     23s] Generated self-contained design source_powerplan.enc.dat
[12/12 16:00:25     23s] #% End save design ... (date=12/12 16:00:25, total cpu=0:00:00.4, real=0:00:02.0, peak res=1528.8M, current mem=1496.9M)
[12/12 16:00:25     23s] *** Message Summary: 0 warning(s), 0 error(s)
[12/12 16:00:25     23s] 
[12/12 16:00:25     23s] <CMD> setPlaceMode -fp false
[12/12 16:00:25     23s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[12/12 16:00:25     23s] <CMD> report_message -start_cmd
[12/12 16:00:25     23s] <CMD> getRouteMode -maxRouteLayer -quiet
[12/12 16:00:25     23s] <CMD> getRouteMode -user -maxRouteLayer
[12/12 16:00:25     23s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -user -maxRouteLayer
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/12 16:00:25     23s] <CMD> getPlaceMode -timingDriven -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -adaptive -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/12 16:00:25     23s] <CMD> getPlaceMode -ignoreScan -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -user -ignoreScan
[12/12 16:00:25     23s] <CMD> getPlaceMode -repairPlace -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -user -repairPlace
[12/12 16:00:25     23s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/12 16:00:25     23s] <CMD> getDesignMode -quiet -siPrevention
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[12/12 16:00:25     23s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:23.7/0:00:26.5 (0.9), mem = 1724.6M
[12/12 16:00:25     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/12 16:00:25     23s] <CMD> um::push_snapshot_stack
[12/12 16:00:25     23s] <CMD> getDesignMode -quiet -flowEffort
[12/12 16:00:25     23s] <CMD> getDesignMode -highSpeedCore -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -adaptive
[12/12 16:00:25     23s] <CMD> set spgFlowInInitialPlace 1
[12/12 16:00:25     23s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -softGuide -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/12 16:00:25     23s] <CMD> getPlaceMode -sdpPlace -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -sdpPlace -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/12 16:00:25     23s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/12 16:00:25     23s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/12 16:00:25     23s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 11, percentage of missing scan cell = 0.00% (0 / 11)
[12/12 16:00:25     23s] <CMD> getPlaceMode -place_check_library -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -trimView -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/12 16:00:25     23s] <CMD> getPlaceMode -congEffort -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/12 16:00:25     23s] <CMD> getPlaceMode -ignoreScan -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -user -ignoreScan
[12/12 16:00:25     23s] <CMD> getPlaceMode -repairPlace -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -user -repairPlace
[12/12 16:00:25     23s] <CMD> getPlaceMode -congEffort -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -fp -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -timingDriven -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -user -timingDriven
[12/12 16:00:25     23s] <CMD> getPlaceMode -fastFp -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -clusterMode -quiet
[12/12 16:00:25     23s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/12 16:00:25     23s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/12 16:00:25     23s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -forceTiming -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -fp -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -fastfp -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -timingDriven -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -fp -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -fastfp -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -powerDriven -quiet
[12/12 16:00:25     23s] <CMD> getExtractRCMode -quiet -engine
[12/12 16:00:25     23s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/12 16:00:25     23s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/12 16:00:25     23s] <CMD> getAnalysisMode -quiet -cppr
[12/12 16:00:25     23s] <CMD> setExtractRCMode -engine preRoute
[12/12 16:00:25     23s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/12 16:00:25     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/12 16:00:25     23s] <CMD_INTERNAL> isAnalysisModeSetup
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[12/12 16:00:25     23s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -clusterMode
[12/12 16:00:25     23s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/12 16:00:25     23s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[12/12 16:00:25     23s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/12 16:00:25     23s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[12/12 16:00:25     23s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -user -resetCombineRFLevel
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[12/12 16:00:25     23s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[12/12 16:00:25     23s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[12/12 16:00:25     23s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/12 16:00:25     23s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/12 16:00:25     23s] <CMD> setPlaceMode -reset -ignoreScan
[12/12 16:00:25     23s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/12 16:00:25     23s] <CMD_INTERNAL> colorizeGeometry
[12/12 16:00:25     23s] #Start colorize_geometry on Fri Dec 12 16:00:25 2025
[12/12 16:00:25     23s] #
[12/12 16:00:25     23s] ### Time Record (colorize_geometry) is installed.
[12/12 16:00:25     23s] ### Time Record (Pre Callback) is installed.
[12/12 16:00:25     23s] ### Time Record (Pre Callback) is uninstalled.
[12/12 16:00:25     23s] ### Time Record (DB Import) is installed.
[12/12 16:00:25     23s] ### info: trigger incremental cell import ( 657 new cells ).
[12/12 16:00:25     23s] ### info: trigger incremental reloading library data ( #cell = 657 ).
[12/12 16:00:25     24s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=984181599 placement=1128906087 pin_access=1 inst_pattern=1
[12/12 16:00:25     24s] ### Time Record (DB Import) is uninstalled.
[12/12 16:00:25     24s] ### Time Record (DB Export) is installed.
[12/12 16:00:25     24s] Extracting standard cell pins and blockage ...... 
[12/12 16:00:25     24s] Pin and blockage extraction finished
[12/12 16:00:25     24s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=984181599 placement=1128906087 pin_access=1 inst_pattern=1
[12/12 16:00:25     24s] ### Time Record (DB Export) is uninstalled.
[12/12 16:00:25     24s] ### Time Record (Post Callback) is installed.
[12/12 16:00:25     24s] ### Time Record (Post Callback) is uninstalled.
[12/12 16:00:25     24s] #
[12/12 16:00:25     24s] #colorize_geometry statistics:
[12/12 16:00:25     24s] #Cpu time = 00:00:00
[12/12 16:00:25     24s] #Elapsed time = 00:00:00
[12/12 16:00:25     24s] #Increased memory = 5.66 (MB)
[12/12 16:00:25     24s] #Total memory = 1494.80 (MB)
[12/12 16:00:25     24s] #Peak memory = 1528.77 (MB)
[12/12 16:00:25     24s] #Number of warnings = 0
[12/12 16:00:25     24s] #Total number of warnings = 0
[12/12 16:00:25     24s] #Number of fails = 0
[12/12 16:00:25     24s] #Total number of fails = 0
[12/12 16:00:25     24s] #Complete colorize_geometry on Fri Dec 12 16:00:25 2025
[12/12 16:00:25     24s] #
[12/12 16:00:25     24s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/12 16:00:25     24s] ### Time Record (colorize_geometry) is uninstalled.
[12/12 16:00:25     24s] ### 
[12/12 16:00:25     24s] ###   Scalability Statistics
[12/12 16:00:25     24s] ### 
[12/12 16:00:25     24s] ### ------------------------+----------------+----------------+----------------+
[12/12 16:00:25     24s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/12 16:00:25     24s] ### ------------------------+----------------+----------------+----------------+
[12/12 16:00:25     24s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/12 16:00:25     24s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/12 16:00:25     24s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/12 16:00:25     24s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/12 16:00:25     24s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/12 16:00:25     24s] ### ------------------------+----------------+----------------+----------------+
[12/12 16:00:25     24s] ### 
[12/12 16:00:25     24s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/12 16:00:25     24s] *** Starting placeDesign default flow ***
[12/12 16:00:25     24s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/12 16:00:25     24s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/12 16:00:25     24s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/12 16:00:25     24s] **INFO: Enable pre-place timing setting for timing analysis
[12/12 16:00:25     24s] Set Using Default Delay Limit as 101.
[12/12 16:00:25     24s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/12 16:00:25     24s] <CMD> set delaycal_use_default_delay_limit 101
[12/12 16:00:25     24s] Set Default Net Delay as 0 ps.
[12/12 16:00:25     24s] <CMD> set delaycal_default_net_delay 0
[12/12 16:00:25     24s] Set Default Net Load as 0 pF. 
[12/12 16:00:25     24s] <CMD> set delaycal_default_net_load 0
[12/12 16:00:25     24s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/12 16:00:25     24s] Set Default Input Pin Transition as 1 ps.
[12/12 16:00:25     24s] <CMD> set delaycal_input_transition_delay 1ps
[12/12 16:00:25     24s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/12 16:00:25     24s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/12 16:00:25     24s] <CMD> getAnalysisMode -checkType -quiet
[12/12 16:00:25     24s] <CMD> buildTimingGraph
[12/12 16:00:25     24s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/12 16:00:25     24s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/12 16:00:25     24s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/12 16:00:25     24s] **INFO: Analyzing IO path groups for slack adjustment
[12/12 16:00:25     24s] <CMD> get_global timing_enable_path_group_priority
[12/12 16:00:25     24s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/12 16:00:25     24s] <CMD> set_global timing_enable_path_group_priority false
[12/12 16:00:25     24s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/12 16:00:25     24s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/12 16:00:25     24s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/12 16:00:25     24s] <CMD> group_path -name in2reg_tmp.303793 -from {0x682 0x685} -to 0x686 -ignore_source_of_trigger_arc
[12/12 16:00:25     24s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/12 16:00:25     24s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/12 16:00:25     24s] <CMD> group_path -name in2out_tmp.303793 -from {0x689 0x68c} -to 0x68d -ignore_source_of_trigger_arc
[12/12 16:00:25     24s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/12 16:00:25     24s] <CMD> group_path -name reg2reg_tmp.303793 -from 0x68f -to 0x690
[12/12 16:00:25     24s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/12 16:00:25     24s] <CMD> group_path -name reg2out_tmp.303793 -from 0x693 -to 0x694
[12/12 16:00:25     24s] <CMD> setPathGroupOptions reg2reg_tmp.303793 -effortLevel high
[12/12 16:00:25     24s] Effort level <high> specified for reg2reg_tmp.303793 path_group
[12/12 16:00:25     24s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/12 16:00:25     24s] #################################################################################
[12/12 16:00:25     24s] # Design Stage: PreRoute
[12/12 16:00:25     24s] # Design Name: source
[12/12 16:00:25     24s] # Design Mode: 90nm
[12/12 16:00:25     24s] # Analysis Mode: MMMC Non-OCV 
[12/12 16:00:25     24s] # Parasitics Mode: No SPEF/RCDB 
[12/12 16:00:25     24s] # Signoff Settings: SI Off 
[12/12 16:00:25     24s] #################################################################################
[12/12 16:00:25     24s] Calculate delays in BcWc mode...
[12/12 16:00:25     24s] Topological Sorting (REAL = 0:00:00.0, MEM = 1744.5M, InitMEM = 1744.5M)
[12/12 16:00:25     24s] Start delay calculation (fullDC) (1 T). (MEM=1744.47)
[12/12 16:00:25     24s] End AAE Lib Interpolated Model. (MEM=1755.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:25     24s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver psign/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:25     24s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:25     24s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_7/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:25     24s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:25     24s] **WARN: (IMPMSMV-1810):	Net result[6], driver result_reg[6]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_6/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:25     24s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:25     24s] **WARN: (IMPMSMV-1810):	Net result[5], driver result_reg[5]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_5/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:25     24s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:25     24s] **WARN: (IMPMSMV-1810):	Net result[4], driver result_reg[4]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_4/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:25     24s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:25     24s] **WARN: (IMPMSMV-1810):	Net result[3], driver result_reg[3]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_3/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:25     24s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:25     24s] **WARN: (IMPMSMV-1810):	Net result[2], driver result_reg[2]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_2/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:25     24s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:25     24s] **WARN: (IMPMSMV-1810):	Net result[1], driver result_reg[1]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_1/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:25     24s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:25     24s] **WARN: (IMPMSMV-1810):	Net result[0], driver result_reg[0]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_0/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:25     24s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:25     24s] **WARN: (IMPMSMV-1810):	Net carry, driver carry_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pcarry/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:25     24s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:25     24s] **WARN: (IMPMSMV-1810):	Net zero, driver zero_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pzero/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:25     24s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:25     24s] **WARN: (IMPMSMV-1810):	Net overflow, driver overflow_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver poverflow/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:25     24s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:25     24s] Total number of fetched objects 227
[12/12 16:00:25     24s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:25     24s] End delay calculation. (MEM=1795.68 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:00:25     24s] End delay calculation (fullDC). (MEM=1795.68 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:00:25     24s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1795.7M) ***
[12/12 16:00:25     24s] <CMD> reset_path_group -name in2reg_tmp.303793
[12/12 16:00:25     24s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/12 16:00:25     24s] <CMD> reset_path_group -name in2out_tmp.303793
[12/12 16:00:25     24s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/12 16:00:25     24s] **INFO: Disable pre-place timing setting for timing analysis
[12/12 16:00:25     24s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/12 16:00:25     24s] Set Using Default Delay Limit as 1000.
[12/12 16:00:25     24s] <CMD> set delaycal_use_default_delay_limit 1000
[12/12 16:00:25     24s] Set Default Net Delay as 1000 ps.
[12/12 16:00:25     24s] <CMD> set delaycal_default_net_delay 1000ps
[12/12 16:00:25     24s] Set Default Input Pin Transition as 0.1 ps.
[12/12 16:00:25     24s] <CMD> set delaycal_input_transition_delay 0ps
[12/12 16:00:25     24s] Set Default Net Load as 0.5 pF. 
[12/12 16:00:25     24s] <CMD> set delaycal_default_net_load 0.5pf
[12/12 16:00:25     24s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/12 16:00:25     24s] <CMD> all_setup_analysis_views
[12/12 16:00:25     24s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/12 16:00:25     24s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/12 16:00:25     24s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[12/12 16:00:25     24s] <CMD> getPlaceMode -quiet -expSkipGP
[12/12 16:00:25     24s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/12 16:00:25     24s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/12 16:00:25     24s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1786.2M, EPOCH TIME: 1765535425.787430
[12/12 16:00:25     24s] Deleted 0 physical inst  (cell - / prefix -).
[12/12 16:00:25     24s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1786.2M, EPOCH TIME: 1765535425.787578
[12/12 16:00:25     24s] INFO: #ExclusiveGroups=0
[12/12 16:00:25     24s] INFO: There are no Exclusive Groups.
[12/12 16:00:25     24s] *** Starting "NanoPlace(TM) placement v#6 (mem=1786.2M)" ...
[12/12 16:00:25     24s] <CMD> setDelayCalMode -engine feDc
[12/12 16:00:25     24s] No user-set net weight.
[12/12 16:00:25     24s] Net fanout histogram:
[12/12 16:00:25     24s] 2		: 83 (42.8%) nets
[12/12 16:00:25     24s] 3		: 42 (21.6%) nets
[12/12 16:00:25     24s] 4     -	14	: 69 (35.6%) nets
[12/12 16:00:25     24s] 15    -	39	: 0 (0.0%) nets
[12/12 16:00:25     24s] 40    -	79	: 0 (0.0%) nets
[12/12 16:00:25     24s] 80    -	159	: 0 (0.0%) nets
[12/12 16:00:25     24s] 160   -	319	: 0 (0.0%) nets
[12/12 16:00:25     24s] 320   -	639	: 0 (0.0%) nets
[12/12 16:00:25     24s] 640   -	1279	: 0 (0.0%) nets
[12/12 16:00:25     24s] 1280  -	2559	: 0 (0.0%) nets
[12/12 16:00:25     24s] 2560  -	5119	: 0 (0.0%) nets
[12/12 16:00:25     24s] 5120+		: 0 (0.0%) nets
[12/12 16:00:25     24s] no activity file in design. spp won't run.
[12/12 16:00:25     24s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/12 16:00:25     24s] Processing tracks to init pin-track alignment.
[12/12 16:00:25     24s] z: 2, totalTracks: 1
[12/12 16:00:25     24s] z: 4, totalTracks: 1
[12/12 16:00:25     24s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:25     24s] All LLGs are deleted
[12/12 16:00:25     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:25     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:25     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1786.2M, EPOCH TIME: 1765535425.858897
[12/12 16:00:25     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.003, MEM:1786.2M, EPOCH TIME: 1765535425.861924
[12/12 16:00:25     24s] # Building source llgBox search-tree.
[12/12 16:00:25     24s] #std cell=173 (0 fixed + 173 movable) #buf cell=0 #inv cell=37 #block=0 (0 floating + 0 preplaced)
[12/12 16:00:25     24s] #ioInst=148 #net=194 #term=696 #term/net=3.59, #fixedIo=150, #floatIo=0, #fixedPin=33, #floatPin=0
[12/12 16:00:25     24s] stdCell: 173 single + 0 double + 0 multi
[12/12 16:00:25     24s] Total standard cell length = 0.5505 (mm), area = 0.0031 (mm^2)
[12/12 16:00:25     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1786.2M, EPOCH TIME: 1765535425.862621
[12/12 16:00:25     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:25     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:25     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1786.2M, EPOCH TIME: 1765535425.862792
[12/12 16:00:25     24s] Max number of tech site patterns supported in site array is 256.
[12/12 16:00:25     24s] Core basic site is CoreSite
[12/12 16:00:25     24s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1786.2M, EPOCH TIME: 1765535425.884258
[12/12 16:00:25     24s] After signature check, allow fast init is false, keep pre-filter is false.
[12/12 16:00:25     24s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/12 16:00:25     24s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1786.2M, EPOCH TIME: 1765535425.885616
[12/12 16:00:25     24s] Use non-trimmed site array because memory saving is not enough.
[12/12 16:00:25     24s] SiteArray: non-trimmed site array dimensions = 155 x 1553
[12/12 16:00:25     24s] SiteArray: use 1,392,640 bytes
[12/12 16:00:25     24s] SiteArray: current memory after site array memory allocation 1787.5M
[12/12 16:00:25     24s] SiteArray: FP blocked sites are writable
[12/12 16:00:25     24s] Estimated cell power/ground rail width = 0.700 um
[12/12 16:00:25     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 16:00:25     24s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1787.5M, EPOCH TIME: 1765535425.889486
[12/12 16:00:25     24s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.013, REAL:0.013, MEM:1787.5M, EPOCH TIME: 1765535425.902736
[12/12 16:00:25     24s] SiteArray: number of non floorplan blocked sites for llg default is 240715
[12/12 16:00:25     24s] Atter site array init, number of instance map data is 0.
[12/12 16:00:25     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.036, REAL:0.044, MEM:1787.5M, EPOCH TIME: 1765535425.906797
[12/12 16:00:25     24s] 
[12/12 16:00:25     24s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:25     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.046, MEM:1787.5M, EPOCH TIME: 1765535425.908252
[12/12 16:00:25     24s] 
[12/12 16:00:25     24s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:25     24s] Average module density = 0.004.
[12/12 16:00:25     24s] Density for the design = 0.004.
[12/12 16:00:25     24s]        = stdcell_area 983 sites (3083 um^2) / alloc_area 240715 sites (754882 um^2).
[12/12 16:00:25     24s] Pin Density = 0.002891.
[12/12 16:00:25     24s]             = total # of pins 696 / total area 240715.
[12/12 16:00:25     24s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1787.5M, EPOCH TIME: 1765535425.929538
[12/12 16:00:25     24s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.002, REAL:0.002, MEM:1787.5M, EPOCH TIME: 1765535425.931053
[12/12 16:00:25     24s] OPERPROF: Starting pre-place ADS at level 1, MEM:1787.5M, EPOCH TIME: 1765535425.931394
[12/12 16:00:25     24s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1787.5M, EPOCH TIME: 1765535425.935779
[12/12 16:00:25     24s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1787.5M, EPOCH TIME: 1765535425.935826
[12/12 16:00:25     24s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1787.5M, EPOCH TIME: 1765535425.935875
[12/12 16:00:25     24s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1787.5M, EPOCH TIME: 1765535425.935915
[12/12 16:00:25     24s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1787.5M, EPOCH TIME: 1765535425.935950
[12/12 16:00:25     24s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.002, REAL:0.002, MEM:1787.5M, EPOCH TIME: 1765535425.937935
[12/12 16:00:25     24s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1787.5M, EPOCH TIME: 1765535425.937984
[12/12 16:00:25     24s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:1787.5M, EPOCH TIME: 1765535425.938641
[12/12 16:00:25     24s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.003, REAL:0.003, MEM:1787.5M, EPOCH TIME: 1765535425.938692
[12/12 16:00:25     24s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.003, REAL:0.003, MEM:1787.5M, EPOCH TIME: 1765535425.938853
[12/12 16:00:25     24s] ADSU 0.004 -> 0.004. site 240715.000 -> 240715.000. GS 44.800
[12/12 16:00:25     24s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.011, REAL:0.011, MEM:1787.5M, EPOCH TIME: 1765535425.942082
[12/12 16:00:25     24s] OPERPROF: Starting spMPad at level 1, MEM:1732.5M, EPOCH TIME: 1765535425.943322
[12/12 16:00:25     24s] OPERPROF:   Starting spContextMPad at level 2, MEM:1732.5M, EPOCH TIME: 1765535425.943390
[12/12 16:00:25     24s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1732.5M, EPOCH TIME: 1765535425.943428
[12/12 16:00:25     24s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1732.5M, EPOCH TIME: 1765535425.943461
[12/12 16:00:25     24s] Initial padding reaches pin density 0.479 for top
[12/12 16:00:25     24s] InitPadU 0.004 -> 0.007 for top
[12/12 16:00:25     24s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1732.5M, EPOCH TIME: 1765535425.956018
[12/12 16:00:25     24s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.002, REAL:0.002, MEM:1732.5M, EPOCH TIME: 1765535425.958351
[12/12 16:00:25     24s] === lastAutoLevel = 9 
[12/12 16:00:25     24s] OPERPROF: Starting spInitNetWt at level 1, MEM:1732.5M, EPOCH TIME: 1765535425.959295
[12/12 16:00:25     24s] no activity file in design. spp won't run.
[12/12 16:00:25     24s] [spp] 0
[12/12 16:00:25     24s] [adp] 0:1:1:3
[12/12 16:00:25     24s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.002, MEM:1732.5M, EPOCH TIME: 1765535425.961220
[12/12 16:00:25     24s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/12 16:00:25     24s] OPERPROF: Starting npMain at level 1, MEM:1732.5M, EPOCH TIME: 1765535425.961415
[12/12 16:00:26     24s] OPERPROF:   Starting npPlace at level 2, MEM:1740.5M, EPOCH TIME: 1765535426.968713
[12/12 16:00:27     24s] Iteration  1: Total net bbox = 3.720e+04 (1.89e+04 1.83e+04)
[12/12 16:00:27     24s]               Est.  stn bbox = 4.145e+04 (2.12e+04 2.02e+04)
[12/12 16:00:27     24s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1745.5M
[12/12 16:00:27     24s] Iteration  2: Total net bbox = 3.720e+04 (1.89e+04 1.83e+04)
[12/12 16:00:27     24s]               Est.  stn bbox = 4.145e+04 (2.12e+04 2.02e+04)
[12/12 16:00:27     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1745.5M
[12/12 16:00:27     24s] exp_mt_sequential is set from setPlaceMode option to 1
[12/12 16:00:27     24s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/12 16:00:27     24s] place_exp_mt_interval set to default 32
[12/12 16:00:27     24s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/12 16:00:27     24s] Iteration  3: Total net bbox = 2.829e+04 (1.53e+04 1.30e+04)
[12/12 16:00:27     24s]               Est.  stn bbox = 3.223e+04 (1.76e+04 1.47e+04)
[12/12 16:00:27     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1746.9M
[12/12 16:00:27     24s] Iteration  4: Total net bbox = 2.714e+04 (1.47e+04 1.24e+04)
[12/12 16:00:27     24s]               Est.  stn bbox = 3.105e+04 (1.70e+04 1.41e+04)
[12/12 16:00:27     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1746.9M
[12/12 16:00:27     24s] Iteration  5: Total net bbox = 2.468e+04 (1.35e+04 1.12e+04)
[12/12 16:00:27     24s]               Est.  stn bbox = 2.847e+04 (1.56e+04 1.28e+04)
[12/12 16:00:27     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1746.9M
[12/12 16:00:27     24s] OPERPROF:   Finished npPlace at level 2, CPU:0.107, REAL:0.111, MEM:1746.9M, EPOCH TIME: 1765535427.079261
[12/12 16:00:27     24s] OPERPROF: Finished npMain at level 1, CPU:0.110, REAL:1.118, MEM:1746.9M, EPOCH TIME: 1765535427.079889
[12/12 16:00:27     24s] OPERPROF: Starting npMain at level 1, MEM:1746.9M, EPOCH TIME: 1765535427.083463
[12/12 16:00:27     24s] OPERPROF:   Starting npPlace at level 2, MEM:1746.9M, EPOCH TIME: 1765535427.084718
[12/12 16:00:27     24s] Iteration  6: Total net bbox = 2.313e+04 (1.27e+04 1.05e+04)
[12/12 16:00:27     24s]               Est.  stn bbox = 2.682e+04 (1.47e+04 1.21e+04)
[12/12 16:00:27     24s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1746.9M
[12/12 16:00:27     24s] OPERPROF:   Finished npPlace at level 2, CPU:0.096, REAL:0.095, MEM:1746.9M, EPOCH TIME: 1765535427.179983
[12/12 16:00:27     24s] OPERPROF: Finished npMain at level 1, CPU:0.098, REAL:0.097, MEM:1746.9M, EPOCH TIME: 1765535427.180745
[12/12 16:00:27     24s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1746.9M, EPOCH TIME: 1765535427.180875
[12/12 16:00:27     24s] Starting Early Global Route rough congestion estimation: mem = 1746.9M
[12/12 16:00:27     24s] <CMD> psp::embedded_egr_init_
[12/12 16:00:27     24s] (I)      ======================= Layers =======================
[12/12 16:00:27     24s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:27     24s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/12 16:00:27     24s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:27     24s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/12 16:00:27     24s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/12 16:00:27     24s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/12 16:00:27     24s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/12 16:00:27     24s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/12 16:00:27     24s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/12 16:00:27     24s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/12 16:00:27     24s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:27     24s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/12 16:00:27     24s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/12 16:00:27     24s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:27     24s] (I)      Started Import and model ( Curr Mem: 1746.91 MB )
[12/12 16:00:27     24s] (I)      Default pattern map key = source_default.
[12/12 16:00:27     24s] (I)      == Non-default Options ==
[12/12 16:00:27     24s] (I)      Print mode                                         : 2
[12/12 16:00:27     24s] (I)      Stop if highly congested                           : false
[12/12 16:00:27     24s] (I)      Maximum routing layer                              : 4
[12/12 16:00:27     24s] (I)      Assign partition pins                              : false
[12/12 16:00:27     24s] (I)      Support large GCell                                : true
[12/12 16:00:27     24s] (I)      Number of threads                                  : 1
[12/12 16:00:27     24s] (I)      Number of rows per GCell                           : 10
[12/12 16:00:27     24s] (I)      Max num rows per GCell                             : 32
[12/12 16:00:27     24s] (I)      Method to set GCell size                           : row
[12/12 16:00:27     24s] (I)      Counted 12206 PG shapes. We will not process PG shapes layer by layer.
[12/12 16:00:27     24s] (I)      Use row-based GCell size
[12/12 16:00:27     24s] (I)      Use row-based GCell align
[12/12 16:00:27     24s] (I)      layer 0 area = 202000
[12/12 16:00:27     24s] (I)      layer 1 area = 202000
[12/12 16:00:27     24s] (I)      layer 2 area = 202000
[12/12 16:00:27     24s] (I)      layer 3 area = 562000
[12/12 16:00:27     24s] (I)      GCell unit size   : 5600
[12/12 16:00:27     24s] (I)      GCell multiplier  : 10
[12/12 16:00:27     24s] (I)      GCell row height  : 5600
[12/12 16:00:27     24s] (I)      Actual row height : 5600
[12/12 16:00:27     24s] (I)      GCell align ref   : 270000 270000
[12/12 16:00:27     24s] [NR-eGR] Track table information for default rule: 
[12/12 16:00:27     24s] [NR-eGR] M1 has single uniform track structure
[12/12 16:00:27     24s] [NR-eGR] M2 has single uniform track structure
[12/12 16:00:27     24s] [NR-eGR] M3 has single uniform track structure
[12/12 16:00:27     24s] [NR-eGR] TOP_M has single uniform track structure
[12/12 16:00:27     24s] (I)      ============== Default via ===============
[12/12 16:00:27     24s] (I)      +---+------------------+-----------------+
[12/12 16:00:27     24s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/12 16:00:27     24s] (I)      +---+------------------+-----------------+
[12/12 16:00:27     24s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/12 16:00:27     24s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/12 16:00:27     24s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[12/12 16:00:27     24s] (I)      +---+------------------+-----------------+
[12/12 16:00:27     24s] [NR-eGR] Read 19324 PG shapes
[12/12 16:00:27     24s] [NR-eGR] Read 0 clock shapes
[12/12 16:00:27     24s] [NR-eGR] Read 0 other shapes
[12/12 16:00:27     24s] [NR-eGR] #Routing Blockages  : 0
[12/12 16:00:27     24s] [NR-eGR] #Instance Blockages : 3048
[12/12 16:00:27     24s] [NR-eGR] #PG Blockages       : 19324
[12/12 16:00:27     24s] [NR-eGR] #Halo Blockages     : 0
[12/12 16:00:27     24s] [NR-eGR] #Boundary Blockages : 0
[12/12 16:00:27     24s] [NR-eGR] #Clock Blockages    : 0
[12/12 16:00:27     24s] [NR-eGR] #Other Blockages    : 0
[12/12 16:00:27     24s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/12 16:00:27     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/12 16:00:27     24s] [NR-eGR] Read 194 nets ( ignored 0 )
[12/12 16:00:27     24s] (I)      early_global_route_priority property id does not exist.
[12/12 16:00:27     24s] (I)      Read Num Blocks=22372  Num Prerouted Wires=0  Num CS=0
[12/12 16:00:27     24s] (I)      Layer 1 (V) : #blockages 8627 : #preroutes 0
[12/12 16:00:27     24s] (I)      Layer 2 (H) : #blockages 9135 : #preroutes 0
[12/12 16:00:27     24s] (I)      Layer 3 (V) : #blockages 4610 : #preroutes 0
[12/12 16:00:27     24s] (I)      Number of ignored nets                =      0
[12/12 16:00:27     24s] (I)      Number of connected nets              =      0
[12/12 16:00:27     24s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/12 16:00:27     24s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/12 16:00:27     24s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/12 16:00:27     24s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/12 16:00:27     24s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/12 16:00:27     24s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/12 16:00:27     24s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/12 16:00:27     24s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/12 16:00:27     24s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/12 16:00:27     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/12 16:00:27     24s] (I)      Ndr track 0 does not exist
[12/12 16:00:27     24s] (I)      ---------------------Grid Graph Info--------------------
[12/12 16:00:27     24s] (I)      Routing area        : (0, 0) - (1410000, 1410000)
[12/12 16:00:27     24s] (I)      Core area           : (270000, 270000) - (1140000, 1140000)
[12/12 16:00:27     24s] (I)      Site width          :   560  (dbu)
[12/12 16:00:27     24s] (I)      Row height          :  5600  (dbu)
[12/12 16:00:27     24s] (I)      GCell row height    :  5600  (dbu)
[12/12 16:00:27     24s] (I)      GCell width         : 56000  (dbu)
[12/12 16:00:27     24s] (I)      GCell height        : 56000  (dbu)
[12/12 16:00:27     24s] (I)      Grid                :    26    26     4
[12/12 16:00:27     24s] (I)      Layer numbers       :     1     2     3     4
[12/12 16:00:27     24s] (I)      Vertical capacity   :     0 56000     0 56000
[12/12 16:00:27     24s] (I)      Horizontal capacity :     0     0 56000     0
[12/12 16:00:27     24s] (I)      Default wire width  :   230   280   280   440
[12/12 16:00:27     24s] (I)      Default wire space  :   230   280   280   460
[12/12 16:00:27     24s] (I)      Default wire pitch  :   460   560   560   900
[12/12 16:00:27     24s] (I)      Default pitch size  :   460   560   560  1120
[12/12 16:00:27     24s] (I)      First track coord   :   640   360   640  1480
[12/12 16:00:27     24s] (I)      Num tracks per GCell: 121.74 100.00 100.00 50.00
[12/12 16:00:27     24s] (I)      Total num of tracks :  2517  2517  2517  1258
[12/12 16:00:27     24s] (I)      Num of masks        :     1     1     1     1
[12/12 16:00:27     24s] (I)      Num of trim masks   :     0     0     0     0
[12/12 16:00:27     24s] (I)      --------------------------------------------------------
[12/12 16:00:27     24s] 
[12/12 16:00:27     24s] [NR-eGR] ============ Routing rule table ============
[12/12 16:00:27     24s] [NR-eGR] Rule id: 0  Nets: 194
[12/12 16:00:27     24s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/12 16:00:27     24s] (I)                    Layer    2    3     4 
[12/12 16:00:27     24s] (I)                    Pitch  560  560  1120 
[12/12 16:00:27     24s] (I)             #Used tracks    1    1     1 
[12/12 16:00:27     24s] (I)       #Fully used tracks    1    1     1 
[12/12 16:00:27     24s] [NR-eGR] ========================================
[12/12 16:00:27     24s] [NR-eGR] 
[12/12 16:00:27     24s] (I)      =============== Blocked Tracks ===============
[12/12 16:00:27     24s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:27     24s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/12 16:00:27     24s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:27     24s] (I)      |     1 |       0 |        0 |         0.00% |
[12/12 16:00:27     24s] (I)      |     2 |   65442 |    44922 |        68.64% |
[12/12 16:00:27     24s] (I)      |     3 |   65442 |    53472 |        81.71% |
[12/12 16:00:27     24s] (I)      |     4 |   32708 |    22642 |        69.22% |
[12/12 16:00:27     24s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:27     24s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1746.91 MB )
[12/12 16:00:27     24s] (I)      Reset routing kernel
[12/12 16:00:27     24s] (I)      numLocalWires=739  numGlobalNetBranches=194  numLocalNetBranches=209
[12/12 16:00:27     24s] (I)      totalPins=696  totalGlobalPin=182 (26.15%)
[12/12 16:00:27     24s] (I)      total 2D Cap : 61611 = (24584 H, 37027 V)
[12/12 16:00:27     24s] (I)      
[12/12 16:00:27     24s] (I)      ============  Phase 1a Route ============
[12/12 16:00:27     24s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/12 16:00:27     24s] (I)      Usage: 409 = (231 H, 178 V) = (0.94% H, 0.48% V) = (1.294e+04um H, 9.968e+03um V)
[12/12 16:00:27     24s] (I)      
[12/12 16:00:27     24s] (I)      ============  Phase 1b Route ============
[12/12 16:00:27     24s] (I)      Usage: 409 = (231 H, 178 V) = (0.94% H, 0.48% V) = (1.294e+04um H, 9.968e+03um V)
[12/12 16:00:27     24s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/12 16:00:27     24s] 
[12/12 16:00:27     24s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/12 16:00:27     24s] <CMD> psp::embedded_egr_term_
[12/12 16:00:27     24s] Finished Early Global Route rough congestion estimation: mem = 1746.9M
[12/12 16:00:27     24s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.024, REAL:0.034, MEM:1746.9M, EPOCH TIME: 1765535427.215088
[12/12 16:00:27     24s] earlyGlobalRoute rough estimation gcell size 10 row height
[12/12 16:00:27     24s] OPERPROF: Starting CDPad at level 1, MEM:1746.9M, EPOCH TIME: 1765535427.215151
[12/12 16:00:27     24s] CDPadU 0.007 -> 0.006. R=0.004, N=173, GS=56.000
[12/12 16:00:27     24s] OPERPROF: Finished CDPad at level 1, CPU:0.012, REAL:0.014, MEM:1746.9M, EPOCH TIME: 1765535427.229165
[12/12 16:00:27     24s] OPERPROF: Starting npMain at level 1, MEM:1746.9M, EPOCH TIME: 1765535427.229339
[12/12 16:00:27     24s] OPERPROF:   Starting npPlace at level 2, MEM:1746.9M, EPOCH TIME: 1765535427.230606
[12/12 16:00:27     24s] OPERPROF:   Finished npPlace at level 2, CPU:0.032, REAL:0.032, MEM:1749.3M, EPOCH TIME: 1765535427.262588
[12/12 16:00:27     24s] OPERPROF: Finished npMain at level 1, CPU:0.034, REAL:0.034, MEM:1749.3M, EPOCH TIME: 1765535427.263361
[12/12 16:00:27     24s] Global placement CDP skipped at cutLevel 7.
[12/12 16:00:27     24s] Iteration  7: Total net bbox = 2.305e+04 (1.26e+04 1.05e+04)
[12/12 16:00:27     24s]               Est.  stn bbox = 2.674e+04 (1.47e+04 1.21e+04)
[12/12 16:00:27     24s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1749.3M
[12/12 16:00:27     24s] Iteration  8: Total net bbox = 2.305e+04 (1.26e+04 1.05e+04)
[12/12 16:00:27     24s]               Est.  stn bbox = 2.674e+04 (1.47e+04 1.21e+04)
[12/12 16:00:27     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1749.3M
[12/12 16:00:27     24s] OPERPROF: Starting npMain at level 1, MEM:1749.3M, EPOCH TIME: 1765535427.266537
[12/12 16:00:27     24s] OPERPROF:   Starting npPlace at level 2, MEM:1749.3M, EPOCH TIME: 1765535427.267748
[12/12 16:00:27     24s] OPERPROF:   Finished npPlace at level 2, CPU:0.117, REAL:0.116, MEM:1749.3M, EPOCH TIME: 1765535427.384081
[12/12 16:00:27     24s] OPERPROF: Finished npMain at level 1, CPU:0.119, REAL:0.118, MEM:1749.3M, EPOCH TIME: 1765535427.384881
[12/12 16:00:27     24s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1749.3M, EPOCH TIME: 1765535427.385013
[12/12 16:00:27     24s] Starting Early Global Route rough congestion estimation: mem = 1749.3M
[12/12 16:00:27     24s] <CMD> psp::embedded_egr_init_
[12/12 16:00:27     24s] (I)      ======================= Layers =======================
[12/12 16:00:27     24s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:27     24s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/12 16:00:27     24s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:27     24s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/12 16:00:27     24s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/12 16:00:27     24s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/12 16:00:27     24s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/12 16:00:27     24s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/12 16:00:27     24s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/12 16:00:27     24s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/12 16:00:27     24s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:27     24s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/12 16:00:27     24s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/12 16:00:27     24s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:27     24s] (I)      Started Import and model ( Curr Mem: 1749.32 MB )
[12/12 16:00:27     24s] (I)      Default pattern map key = source_default.
[12/12 16:00:27     24s] (I)      == Non-default Options ==
[12/12 16:00:27     24s] (I)      Print mode                                         : 2
[12/12 16:00:27     24s] (I)      Stop if highly congested                           : false
[12/12 16:00:27     24s] (I)      Maximum routing layer                              : 4
[12/12 16:00:27     24s] (I)      Assign partition pins                              : false
[12/12 16:00:27     24s] (I)      Support large GCell                                : true
[12/12 16:00:27     24s] (I)      Number of threads                                  : 1
[12/12 16:00:27     24s] (I)      Number of rows per GCell                           : 5
[12/12 16:00:27     24s] (I)      Max num rows per GCell                             : 32
[12/12 16:00:27     24s] (I)      Method to set GCell size                           : row
[12/12 16:00:27     24s] (I)      Counted 12206 PG shapes. We will not process PG shapes layer by layer.
[12/12 16:00:27     24s] (I)      Use row-based GCell size
[12/12 16:00:27     24s] (I)      Use row-based GCell align
[12/12 16:00:27     24s] (I)      layer 0 area = 202000
[12/12 16:00:27     24s] (I)      layer 1 area = 202000
[12/12 16:00:27     24s] (I)      layer 2 area = 202000
[12/12 16:00:27     24s] (I)      layer 3 area = 562000
[12/12 16:00:27     24s] (I)      GCell unit size   : 5600
[12/12 16:00:27     24s] (I)      GCell multiplier  : 5
[12/12 16:00:27     24s] (I)      GCell row height  : 5600
[12/12 16:00:27     24s] (I)      Actual row height : 5600
[12/12 16:00:27     24s] (I)      GCell align ref   : 270000 270000
[12/12 16:00:27     24s] [NR-eGR] Track table information for default rule: 
[12/12 16:00:27     24s] [NR-eGR] M1 has single uniform track structure
[12/12 16:00:27     24s] [NR-eGR] M2 has single uniform track structure
[12/12 16:00:27     24s] [NR-eGR] M3 has single uniform track structure
[12/12 16:00:27     24s] [NR-eGR] TOP_M has single uniform track structure
[12/12 16:00:27     24s] (I)      ============== Default via ===============
[12/12 16:00:27     24s] (I)      +---+------------------+-----------------+
[12/12 16:00:27     24s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/12 16:00:27     24s] (I)      +---+------------------+-----------------+
[12/12 16:00:27     24s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/12 16:00:27     24s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/12 16:00:27     24s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[12/12 16:00:27     24s] (I)      +---+------------------+-----------------+
[12/12 16:00:27     24s] [NR-eGR] Read 19324 PG shapes
[12/12 16:00:27     24s] [NR-eGR] Read 0 clock shapes
[12/12 16:00:27     24s] [NR-eGR] Read 0 other shapes
[12/12 16:00:27     24s] [NR-eGR] #Routing Blockages  : 0
[12/12 16:00:27     24s] [NR-eGR] #Instance Blockages : 3048
[12/12 16:00:27     24s] [NR-eGR] #PG Blockages       : 19324
[12/12 16:00:27     24s] [NR-eGR] #Halo Blockages     : 0
[12/12 16:00:27     24s] [NR-eGR] #Boundary Blockages : 0
[12/12 16:00:27     24s] [NR-eGR] #Clock Blockages    : 0
[12/12 16:00:27     24s] [NR-eGR] #Other Blockages    : 0
[12/12 16:00:27     24s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/12 16:00:27     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/12 16:00:27     24s] [NR-eGR] Read 194 nets ( ignored 0 )
[12/12 16:00:27     24s] (I)      early_global_route_priority property id does not exist.
[12/12 16:00:27     24s] (I)      Read Num Blocks=22372  Num Prerouted Wires=0  Num CS=0
[12/12 16:00:27     24s] (I)      Layer 1 (V) : #blockages 8627 : #preroutes 0
[12/12 16:00:27     24s] (I)      Layer 2 (H) : #blockages 9135 : #preroutes 0
[12/12 16:00:27     24s] (I)      Layer 3 (V) : #blockages 4610 : #preroutes 0
[12/12 16:00:27     24s] (I)      Number of ignored nets                =      0
[12/12 16:00:27     24s] (I)      Number of connected nets              =      0
[12/12 16:00:27     24s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/12 16:00:27     24s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/12 16:00:27     24s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/12 16:00:27     24s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/12 16:00:27     24s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/12 16:00:27     24s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/12 16:00:27     24s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/12 16:00:27     24s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/12 16:00:27     24s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/12 16:00:27     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/12 16:00:27     24s] (I)      Ndr track 0 does not exist
[12/12 16:00:27     24s] (I)      ---------------------Grid Graph Info--------------------
[12/12 16:00:27     24s] (I)      Routing area        : (0, 0) - (1410000, 1410000)
[12/12 16:00:27     24s] (I)      Core area           : (270000, 270000) - (1140000, 1140000)
[12/12 16:00:27     24s] (I)      Site width          :   560  (dbu)
[12/12 16:00:27     24s] (I)      Row height          :  5600  (dbu)
[12/12 16:00:27     24s] (I)      GCell row height    :  5600  (dbu)
[12/12 16:00:27     24s] (I)      GCell width         : 28000  (dbu)
[12/12 16:00:27     24s] (I)      GCell height        : 28000  (dbu)
[12/12 16:00:27     24s] (I)      Grid                :    51    51     4
[12/12 16:00:27     24s] (I)      Layer numbers       :     1     2     3     4
[12/12 16:00:27     24s] (I)      Vertical capacity   :     0 28000     0 28000
[12/12 16:00:27     24s] (I)      Horizontal capacity :     0     0 28000     0
[12/12 16:00:27     24s] (I)      Default wire width  :   230   280   280   440
[12/12 16:00:27     24s] (I)      Default wire space  :   230   280   280   460
[12/12 16:00:27     24s] (I)      Default wire pitch  :   460   560   560   900
[12/12 16:00:27     24s] (I)      Default pitch size  :   460   560   560  1120
[12/12 16:00:27     24s] (I)      First track coord   :   640   360   640  1480
[12/12 16:00:27     24s] (I)      Num tracks per GCell: 60.87 50.00 50.00 25.00
[12/12 16:00:27     24s] (I)      Total num of tracks :  2517  2517  2517  1258
[12/12 16:00:27     24s] (I)      Num of masks        :     1     1     1     1
[12/12 16:00:27     24s] (I)      Num of trim masks   :     0     0     0     0
[12/12 16:00:27     24s] (I)      --------------------------------------------------------
[12/12 16:00:27     24s] 
[12/12 16:00:27     24s] [NR-eGR] ============ Routing rule table ============
[12/12 16:00:27     24s] [NR-eGR] Rule id: 0  Nets: 194
[12/12 16:00:27     24s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/12 16:00:27     24s] (I)                    Layer    2    3     4 
[12/12 16:00:27     24s] (I)                    Pitch  560  560  1120 
[12/12 16:00:27     24s] (I)             #Used tracks    1    1     1 
[12/12 16:00:27     24s] (I)       #Fully used tracks    1    1     1 
[12/12 16:00:27     24s] [NR-eGR] ========================================
[12/12 16:00:27     24s] [NR-eGR] 
[12/12 16:00:27     24s] (I)      =============== Blocked Tracks ===============
[12/12 16:00:27     24s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:27     24s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/12 16:00:27     24s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:27     24s] (I)      |     1 |       0 |        0 |         0.00% |
[12/12 16:00:27     24s] (I)      |     2 |  128367 |    84589 |        65.90% |
[12/12 16:00:27     24s] (I)      |     3 |  128367 |    96946 |        75.52% |
[12/12 16:00:27     24s] (I)      |     4 |   64158 |    42907 |        66.88% |
[12/12 16:00:27     24s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:27     24s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1749.32 MB )
[12/12 16:00:27     24s] (I)      Reset routing kernel
[12/12 16:00:27     24s] (I)      numLocalWires=652  numGlobalNetBranches=211  numLocalNetBranches=149
[12/12 16:00:27     24s] (I)      totalPins=696  totalGlobalPin=243 (34.91%)
[12/12 16:00:27     24s] (I)      total 2D Cap : 119574 = (47530 H, 72044 V)
[12/12 16:00:27     24s] (I)      
[12/12 16:00:27     24s] (I)      ============  Phase 1a Route ============
[12/12 16:00:27     24s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/12 16:00:27     24s] (I)      Usage: 837 = (461 H, 376 V) = (0.97% H, 0.52% V) = (1.291e+04um H, 1.053e+04um V)
[12/12 16:00:27     24s] (I)      
[12/12 16:00:27     24s] (I)      ============  Phase 1b Route ============
[12/12 16:00:27     24s] (I)      Usage: 837 = (461 H, 376 V) = (0.97% H, 0.52% V) = (1.291e+04um H, 1.053e+04um V)
[12/12 16:00:27     24s] (I)      eGR overflow: 0.00% H + 0.13% V
[12/12 16:00:27     24s] 
[12/12 16:00:27     24s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.08% V
[12/12 16:00:27     24s] <CMD> psp::embedded_egr_term_
[12/12 16:00:27     24s] Finished Early Global Route rough congestion estimation: mem = 1749.3M
[12/12 16:00:27     24s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.016, REAL:0.016, MEM:1749.3M, EPOCH TIME: 1765535427.401095
[12/12 16:00:27     24s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/12 16:00:27     24s] OPERPROF: Starting CDPad at level 1, MEM:1749.3M, EPOCH TIME: 1765535427.401150
[12/12 16:00:27     24s] CDPadU 0.006 -> 0.006. R=0.004, N=173, GS=28.000
[12/12 16:00:27     24s] OPERPROF: Finished CDPad at level 1, CPU:0.014, REAL:0.014, MEM:1749.3M, EPOCH TIME: 1765535427.414925
[12/12 16:00:27     24s] OPERPROF: Starting npMain at level 1, MEM:1749.3M, EPOCH TIME: 1765535427.415097
[12/12 16:00:27     24s] OPERPROF:   Starting npPlace at level 2, MEM:1749.3M, EPOCH TIME: 1765535427.416309
[12/12 16:00:27     24s] OPERPROF:   Finished npPlace at level 2, CPU:0.031, REAL:0.031, MEM:1750.3M, EPOCH TIME: 1765535427.447786
[12/12 16:00:27     24s] OPERPROF: Finished npMain at level 1, CPU:0.033, REAL:0.033, MEM:1750.3M, EPOCH TIME: 1765535427.448585
[12/12 16:00:27     24s] Global placement CDP skipped at cutLevel 9.
[12/12 16:00:27     24s] Iteration  9: Total net bbox = 2.293e+04 (1.25e+04 1.05e+04)
[12/12 16:00:27     24s]               Est.  stn bbox = 2.658e+04 (1.45e+04 1.20e+04)
[12/12 16:00:27     24s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1750.3M
[12/12 16:00:27     24s] Iteration 10: Total net bbox = 2.293e+04 (1.25e+04 1.05e+04)
[12/12 16:00:27     24s]               Est.  stn bbox = 2.658e+04 (1.45e+04 1.20e+04)
[12/12 16:00:27     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1750.3M
[12/12 16:00:27     24s] OPERPROF: Starting npMain at level 1, MEM:1750.3M, EPOCH TIME: 1765535427.452226
[12/12 16:00:27     24s] OPERPROF:   Starting npPlace at level 2, MEM:1750.3M, EPOCH TIME: 1765535427.453568
[12/12 16:00:27     25s] OPERPROF:   Finished npPlace at level 2, CPU:0.090, REAL:0.090, MEM:1751.3M, EPOCH TIME: 1765535427.543343
[12/12 16:00:27     25s] OPERPROF: Finished npMain at level 1, CPU:0.092, REAL:0.092, MEM:1751.3M, EPOCH TIME: 1765535427.544144
[12/12 16:00:27     25s] Legalizing MH Cells... 0 / 0 (level 6)
[12/12 16:00:27     25s] No instances found in the vector
[12/12 16:00:27     25s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1751.3M, DRC: 0)
[12/12 16:00:27     25s] 0 (out of 0) MH cells were successfully legalized.
[12/12 16:00:27     25s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1751.3M, EPOCH TIME: 1765535427.544412
[12/12 16:00:27     25s] Starting Early Global Route rough congestion estimation: mem = 1751.3M
[12/12 16:00:27     25s] <CMD> psp::embedded_egr_init_
[12/12 16:00:27     25s] (I)      ======================= Layers =======================
[12/12 16:00:27     25s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:27     25s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/12 16:00:27     25s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:27     25s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/12 16:00:27     25s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/12 16:00:27     25s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/12 16:00:27     25s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/12 16:00:27     25s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/12 16:00:27     25s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/12 16:00:27     25s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/12 16:00:27     25s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:27     25s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/12 16:00:27     25s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/12 16:00:27     25s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:27     25s] (I)      Started Import and model ( Curr Mem: 1751.32 MB )
[12/12 16:00:27     25s] (I)      Default pattern map key = source_default.
[12/12 16:00:27     25s] (I)      == Non-default Options ==
[12/12 16:00:27     25s] (I)      Print mode                                         : 2
[12/12 16:00:27     25s] (I)      Stop if highly congested                           : false
[12/12 16:00:27     25s] (I)      Maximum routing layer                              : 4
[12/12 16:00:27     25s] (I)      Assign partition pins                              : false
[12/12 16:00:27     25s] (I)      Support large GCell                                : true
[12/12 16:00:27     25s] (I)      Number of threads                                  : 1
[12/12 16:00:27     25s] (I)      Number of rows per GCell                           : 3
[12/12 16:00:27     25s] (I)      Max num rows per GCell                             : 32
[12/12 16:00:27     25s] (I)      Method to set GCell size                           : row
[12/12 16:00:27     25s] (I)      Counted 12206 PG shapes. We will not process PG shapes layer by layer.
[12/12 16:00:27     25s] (I)      Use row-based GCell size
[12/12 16:00:27     25s] (I)      Use row-based GCell align
[12/12 16:00:27     25s] (I)      layer 0 area = 202000
[12/12 16:00:27     25s] (I)      layer 1 area = 202000
[12/12 16:00:27     25s] (I)      layer 2 area = 202000
[12/12 16:00:27     25s] (I)      layer 3 area = 562000
[12/12 16:00:27     25s] (I)      GCell unit size   : 5600
[12/12 16:00:27     25s] (I)      GCell multiplier  : 3
[12/12 16:00:27     25s] (I)      GCell row height  : 5600
[12/12 16:00:27     25s] (I)      Actual row height : 5600
[12/12 16:00:27     25s] (I)      GCell align ref   : 270000 270000
[12/12 16:00:27     25s] [NR-eGR] Track table information for default rule: 
[12/12 16:00:27     25s] [NR-eGR] M1 has single uniform track structure
[12/12 16:00:27     25s] [NR-eGR] M2 has single uniform track structure
[12/12 16:00:27     25s] [NR-eGR] M3 has single uniform track structure
[12/12 16:00:27     25s] [NR-eGR] TOP_M has single uniform track structure
[12/12 16:00:27     25s] (I)      ============== Default via ===============
[12/12 16:00:27     25s] (I)      +---+------------------+-----------------+
[12/12 16:00:27     25s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/12 16:00:27     25s] (I)      +---+------------------+-----------------+
[12/12 16:00:27     25s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/12 16:00:27     25s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/12 16:00:27     25s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[12/12 16:00:27     25s] (I)      +---+------------------+-----------------+
[12/12 16:00:27     25s] [NR-eGR] Read 19324 PG shapes
[12/12 16:00:27     25s] [NR-eGR] Read 0 clock shapes
[12/12 16:00:27     25s] [NR-eGR] Read 0 other shapes
[12/12 16:00:27     25s] [NR-eGR] #Routing Blockages  : 0
[12/12 16:00:27     25s] [NR-eGR] #Instance Blockages : 3048
[12/12 16:00:27     25s] [NR-eGR] #PG Blockages       : 19324
[12/12 16:00:27     25s] [NR-eGR] #Halo Blockages     : 0
[12/12 16:00:27     25s] [NR-eGR] #Boundary Blockages : 0
[12/12 16:00:27     25s] [NR-eGR] #Clock Blockages    : 0
[12/12 16:00:27     25s] [NR-eGR] #Other Blockages    : 0
[12/12 16:00:27     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/12 16:00:27     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/12 16:00:27     25s] [NR-eGR] Read 194 nets ( ignored 0 )
[12/12 16:00:27     25s] (I)      early_global_route_priority property id does not exist.
[12/12 16:00:27     25s] (I)      Read Num Blocks=22372  Num Prerouted Wires=0  Num CS=0
[12/12 16:00:27     25s] (I)      Layer 1 (V) : #blockages 8627 : #preroutes 0
[12/12 16:00:27     25s] (I)      Layer 2 (H) : #blockages 9135 : #preroutes 0
[12/12 16:00:27     25s] (I)      Layer 3 (V) : #blockages 4610 : #preroutes 0
[12/12 16:00:27     25s] (I)      Number of ignored nets                =      0
[12/12 16:00:27     25s] (I)      Number of connected nets              =      0
[12/12 16:00:27     25s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/12 16:00:27     25s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/12 16:00:27     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/12 16:00:27     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/12 16:00:27     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/12 16:00:27     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/12 16:00:27     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/12 16:00:27     25s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/12 16:00:27     25s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/12 16:00:27     25s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/12 16:00:27     25s] (I)      Ndr track 0 does not exist
[12/12 16:00:27     25s] (I)      ---------------------Grid Graph Info--------------------
[12/12 16:00:27     25s] (I)      Routing area        : (0, 0) - (1410000, 1410000)
[12/12 16:00:27     25s] (I)      Core area           : (270000, 270000) - (1140000, 1140000)
[12/12 16:00:27     25s] (I)      Site width          :   560  (dbu)
[12/12 16:00:27     25s] (I)      Row height          :  5600  (dbu)
[12/12 16:00:27     25s] (I)      GCell row height    :  5600  (dbu)
[12/12 16:00:27     25s] (I)      GCell width         : 16800  (dbu)
[12/12 16:00:27     25s] (I)      GCell height        : 16800  (dbu)
[12/12 16:00:27     25s] (I)      Grid                :    84    84     4
[12/12 16:00:27     25s] (I)      Layer numbers       :     1     2     3     4
[12/12 16:00:27     25s] (I)      Vertical capacity   :     0 16800     0 16800
[12/12 16:00:27     25s] (I)      Horizontal capacity :     0     0 16800     0
[12/12 16:00:27     25s] (I)      Default wire width  :   230   280   280   440
[12/12 16:00:27     25s] (I)      Default wire space  :   230   280   280   460
[12/12 16:00:27     25s] (I)      Default wire pitch  :   460   560   560   900
[12/12 16:00:27     25s] (I)      Default pitch size  :   460   560   560  1120
[12/12 16:00:27     25s] (I)      First track coord   :   640   360   640  1480
[12/12 16:00:27     25s] (I)      Num tracks per GCell: 36.52 30.00 30.00 15.00
[12/12 16:00:27     25s] (I)      Total num of tracks :  2517  2517  2517  1258
[12/12 16:00:27     25s] (I)      Num of masks        :     1     1     1     1
[12/12 16:00:27     25s] (I)      Num of trim masks   :     0     0     0     0
[12/12 16:00:27     25s] (I)      --------------------------------------------------------
[12/12 16:00:27     25s] 
[12/12 16:00:27     25s] [NR-eGR] ============ Routing rule table ============
[12/12 16:00:27     25s] [NR-eGR] Rule id: 0  Nets: 194
[12/12 16:00:27     25s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/12 16:00:27     25s] (I)                    Layer    2    3     4 
[12/12 16:00:27     25s] (I)                    Pitch  560  560  1120 
[12/12 16:00:27     25s] (I)             #Used tracks    1    1     1 
[12/12 16:00:27     25s] (I)       #Fully used tracks    1    1     1 
[12/12 16:00:27     25s] [NR-eGR] ========================================
[12/12 16:00:27     25s] [NR-eGR] 
[12/12 16:00:27     25s] (I)      =============== Blocked Tracks ===============
[12/12 16:00:27     25s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:27     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/12 16:00:27     25s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:27     25s] (I)      |     1 |       0 |        0 |         0.00% |
[12/12 16:00:27     25s] (I)      |     2 |  211428 |   138738 |        65.62% |
[12/12 16:00:27     25s] (I)      |     3 |  211428 |   148356 |        70.17% |
[12/12 16:00:27     25s] (I)      |     4 |  105672 |    70303 |        66.53% |
[12/12 16:00:27     25s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:27     25s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1751.32 MB )
[12/12 16:00:27     25s] (I)      Reset routing kernel
[12/12 16:00:27     25s] (I)      numLocalWires=466  numGlobalNetBranches=186  numLocalNetBranches=80
[12/12 16:00:27     25s] (I)      totalPins=696  totalGlobalPin=365 (52.44%)
[12/12 16:00:27     25s] (I)      total 2D Cap : 195372 = (77668 H, 117704 V)
[12/12 16:00:27     25s] (I)      
[12/12 16:00:27     25s] (I)      ============  Phase 1a Route ============
[12/12 16:00:27     25s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/12 16:00:27     25s] (I)      Usage: 1436 = (790 H, 646 V) = (1.02% H, 0.55% V) = (1.327e+04um H, 1.085e+04um V)
[12/12 16:00:27     25s] (I)      
[12/12 16:00:27     25s] (I)      ============  Phase 1b Route ============
[12/12 16:00:27     25s] (I)      Usage: 1436 = (790 H, 646 V) = (1.02% H, 0.55% V) = (1.327e+04um H, 1.085e+04um V)
[12/12 16:00:27     25s] (I)      eGR overflow: 0.00% H + 0.05% V
[12/12 16:00:27     25s] 
[12/12 16:00:27     25s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[12/12 16:00:27     25s] <CMD> psp::embedded_egr_term_
[12/12 16:00:27     25s] Finished Early Global Route rough congestion estimation: mem = 1751.3M
[12/12 16:00:27     25s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.018, REAL:0.018, MEM:1751.3M, EPOCH TIME: 1765535427.562612
[12/12 16:00:27     25s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/12 16:00:27     25s] OPERPROF: Starting CDPad at level 1, MEM:1751.3M, EPOCH TIME: 1765535427.562674
[12/12 16:00:27     25s] CDPadU 0.006 -> 0.006. R=0.004, N=173, GS=16.800
[12/12 16:00:27     25s] OPERPROF: Finished CDPad at level 1, CPU:0.019, REAL:0.019, MEM:1751.3M, EPOCH TIME: 1765535427.581556
[12/12 16:00:27     25s] OPERPROF: Starting npMain at level 1, MEM:1751.3M, EPOCH TIME: 1765535427.581733
[12/12 16:00:27     25s] OPERPROF:   Starting npPlace at level 2, MEM:1751.3M, EPOCH TIME: 1765535427.582984
[12/12 16:00:27     25s] OPERPROF:   Finished npPlace at level 2, CPU:0.033, REAL:0.033, MEM:1751.3M, EPOCH TIME: 1765535427.615762
[12/12 16:00:27     25s] OPERPROF: Finished npMain at level 1, CPU:0.035, REAL:0.035, MEM:1751.3M, EPOCH TIME: 1765535427.616587
[12/12 16:00:27     25s] Global placement CDP skipped at cutLevel 11.
[12/12 16:00:27     25s] Iteration 11: Total net bbox = 2.365e+04 (1.29e+04 1.07e+04)
[12/12 16:00:27     25s]               Est.  stn bbox = 2.739e+04 (1.50e+04 1.24e+04)
[12/12 16:00:27     25s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1751.3M
[12/12 16:00:27     25s] Iteration 12: Total net bbox = 2.365e+04 (1.29e+04 1.07e+04)
[12/12 16:00:27     25s]               Est.  stn bbox = 2.739e+04 (1.50e+04 1.24e+04)
[12/12 16:00:27     25s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1751.3M
[12/12 16:00:27     25s] Legalizing MH Cells... 0 / 0 (level 9)
[12/12 16:00:27     25s] No instances found in the vector
[12/12 16:00:27     25s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1751.3M, DRC: 0)
[12/12 16:00:27     25s] 0 (out of 0) MH cells were successfully legalized.
[12/12 16:00:27     25s] OPERPROF: Starting npMain at level 1, MEM:1751.3M, EPOCH TIME: 1765535427.621553
[12/12 16:00:27     25s] OPERPROF:   Starting npPlace at level 2, MEM:1751.3M, EPOCH TIME: 1765535427.622808
[12/12 16:00:27     25s] GP RA stats: MHOnly 0 nrInst 173 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/12 16:00:28     25s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1754.7M, EPOCH TIME: 1765535428.061875
[12/12 16:00:28     25s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1757.7M, EPOCH TIME: 1765535428.061986
[12/12 16:00:28     25s] OPERPROF:   Finished npPlace at level 2, CPU:0.458, REAL:0.439, MEM:1757.7M, EPOCH TIME: 1765535428.062111
[12/12 16:00:28     25s] OPERPROF: Finished npMain at level 1, CPU:0.460, REAL:0.441, MEM:1757.7M, EPOCH TIME: 1765535428.062900
[12/12 16:00:28     25s] Iteration 13: Total net bbox = 2.439e+04 (1.32e+04 1.12e+04)
[12/12 16:00:28     25s]               Est.  stn bbox = 2.817e+04 (1.53e+04 1.28e+04)
[12/12 16:00:28     25s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1757.7M
[12/12 16:00:28     25s] [adp] clock
[12/12 16:00:28     25s] [adp] weight, nr nets, wire length
[12/12 16:00:28     25s] [adp]      0        1  1060.564000
[12/12 16:00:28     25s] [adp] data
[12/12 16:00:28     25s] [adp] weight, nr nets, wire length
[12/12 16:00:28     25s] [adp]      0      193  23333.456000
[12/12 16:00:28     25s] [adp] 0.000000|0.000000|0.000000
[12/12 16:00:28     25s] Iteration 14: Total net bbox = 2.439e+04 (1.32e+04 1.12e+04)
[12/12 16:00:28     25s]               Est.  stn bbox = 2.817e+04 (1.53e+04 1.28e+04)
[12/12 16:00:28     25s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1757.7M
[12/12 16:00:28     25s] *** cost = 2.439e+04 (1.32e+04 1.12e+04) (cpu for global=0:00:01.1) real=0:00:03.0***
[12/12 16:00:28     25s] Saved padding area to DB
[12/12 16:00:28     25s] All LLGs are deleted
[12/12 16:00:28     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1757.7M, EPOCH TIME: 1765535428.065821
[12/12 16:00:28     25s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1757.7M, EPOCH TIME: 1765535428.066184
[12/12 16:00:28     25s] Solver runtime cpu: 0:00:00.6 real: 0:00:00.6
[12/12 16:00:28     25s] Core Placement runtime cpu: 0:00:01.0 real: 0:00:03.0
[12/12 16:00:28     25s] <CMD> scanReorder
[12/12 16:00:28     25s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/12 16:00:28     25s] Type 'man IMPSP-9025' for more detail.
[12/12 16:00:28     25s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1757.7M, EPOCH TIME: 1765535428.068143
[12/12 16:00:28     25s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1757.7M, EPOCH TIME: 1765535428.068225
[12/12 16:00:28     25s] Processing tracks to init pin-track alignment.
[12/12 16:00:28     25s] z: 2, totalTracks: 1
[12/12 16:00:28     25s] z: 4, totalTracks: 1
[12/12 16:00:28     25s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:28     25s] All LLGs are deleted
[12/12 16:00:28     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1757.7M, EPOCH TIME: 1765535428.071517
[12/12 16:00:28     25s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1757.7M, EPOCH TIME: 1765535428.071859
[12/12 16:00:28     25s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1757.7M, EPOCH TIME: 1765535428.071969
[12/12 16:00:28     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1757.7M, EPOCH TIME: 1765535428.072120
[12/12 16:00:28     25s] Max number of tech site patterns supported in site array is 256.
[12/12 16:00:28     25s] Core basic site is CoreSite
[12/12 16:00:28     25s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1757.7M, EPOCH TIME: 1765535428.084211
[12/12 16:00:28     25s] After signature check, allow fast init is true, keep pre-filter is true.
[12/12 16:00:28     25s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/12 16:00:28     25s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.001, REAL:0.001, MEM:1757.7M, EPOCH TIME: 1765535428.085549
[12/12 16:00:28     25s] Fast DP-INIT is on for default
[12/12 16:00:28     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 16:00:28     25s] Atter site array init, number of instance map data is 0.
[12/12 16:00:28     25s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.018, REAL:0.018, MEM:1757.7M, EPOCH TIME: 1765535428.089747
[12/12 16:00:28     25s] 
[12/12 16:00:28     25s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:28     25s] OPERPROF:       Starting CMU at level 4, MEM:1757.7M, EPOCH TIME: 1765535428.090617
[12/12 16:00:28     25s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1757.7M, EPOCH TIME: 1765535428.091366
[12/12 16:00:28     25s] 
[12/12 16:00:28     25s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:28     25s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:1757.7M, EPOCH TIME: 1765535428.091970
[12/12 16:00:28     25s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1757.7M, EPOCH TIME: 1765535428.092021
[12/12 16:00:28     25s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1757.7M, EPOCH TIME: 1765535428.092062
[12/12 16:00:28     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1757.7MB).
[12/12 16:00:28     25s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.026, REAL:0.026, MEM:1757.7M, EPOCH TIME: 1765535428.094042
[12/12 16:00:28     25s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.026, REAL:0.026, MEM:1757.7M, EPOCH TIME: 1765535428.094086
[12/12 16:00:28     25s] TDRefine: refinePlace mode is spiral
[12/12 16:00:28     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.303793.1
[12/12 16:00:28     25s] OPERPROF: Starting RefinePlace at level 1, MEM:1757.7M, EPOCH TIME: 1765535428.094154
[12/12 16:00:28     25s] *** Starting refinePlace (0:00:25.6 mem=1757.7M) ***
[12/12 16:00:28     25s] Total net bbox length = 2.439e+04 (1.320e+04 1.120e+04) (ext = 1.684e+04)
[12/12 16:00:28     25s] 
[12/12 16:00:28     25s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:28     25s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:28     25s] (I)      Default pattern map key = source_default.
[12/12 16:00:28     25s] (I)      Default pattern map key = source_default.
[12/12 16:00:28     25s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1757.7M, EPOCH TIME: 1765535428.097159
[12/12 16:00:28     25s] Starting refinePlace ...
[12/12 16:00:28     25s] (I)      Default pattern map key = source_default.
[12/12 16:00:28     25s] (I)      Default pattern map key = source_default.
[12/12 16:00:28     25s]   Spread Effort: high, standalone mode, useDDP on.
[12/12 16:00:28     25s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1757.7MB) @(0:00:25.6 - 0:00:25.6).
[12/12 16:00:28     25s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:28     25s] wireLenOptFixPriorityInst 0 inst fixed
[12/12 16:00:28     25s] Placement tweakage begins.
[12/12 16:00:28     25s] wire length = 2.553e+04
[12/12 16:00:28     25s] wire length = 2.535e+04
[12/12 16:00:28     25s] Placement tweakage ends.
[12/12 16:00:28     25s] Move report: tweak moves 16 insts, mean move: 8.46 um, max move: 20.26 um 
[12/12 16:00:28     25s] 	Max move on inst (g4668__5477): (743.51, 863.60) --> (757.99, 857.81)
[12/12 16:00:28     25s] 
[12/12 16:00:28     25s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[12/12 16:00:28     25s] Move report: legalization moves 173 insts, mean move: 3.23 um, max move: 9.98 um spiral
[12/12 16:00:28     25s] 	Max move on inst (g4606__8246): (716.23, 869.19) --> (711.84, 863.60)
[12/12 16:00:28     25s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:28     25s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:28     25s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1781.7MB) @(0:00:25.6 - 0:00:25.6).
[12/12 16:00:28     25s] Move report: Detail placement moves 173 insts, mean move: 3.79 um, max move: 25.44 um 
[12/12 16:00:28     25s] 	Max move on inst (g4668__5477): (743.51, 863.60) --> (757.76, 852.40)
[12/12 16:00:28     25s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1781.7MB
[12/12 16:00:28     25s] Statistics of distance of Instance movement in refine placement:
[12/12 16:00:28     25s]   maximum (X+Y) =        25.44 um
[12/12 16:00:28     25s]   inst (g4668__5477) with max move: (743.515, 863.595) -> (757.76, 852.4)
[12/12 16:00:28     25s]   mean    (X+Y) =         3.79 um
[12/12 16:00:28     25s] Summary Report:
[12/12 16:00:28     25s] Instances move: 173 (out of 173 movable)
[12/12 16:00:28     25s] Instances flipped: 0
[12/12 16:00:28     25s] Mean displacement: 3.79 um
[12/12 16:00:28     25s] Max displacement: 25.44 um (Instance: g4668__5477) (743.515, 863.595) -> (757.76, 852.4)
[12/12 16:00:28     25s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: nr02d1
[12/12 16:00:28     25s] Total instances moved : 173
[12/12 16:00:28     25s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.036, MEM:1781.7M, EPOCH TIME: 1765535428.133501
[12/12 16:00:28     25s] Total net bbox length = 2.448e+04 (1.311e+04 1.137e+04) (ext = 1.683e+04)
[12/12 16:00:28     25s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1781.7MB
[12/12 16:00:28     25s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1781.7MB) @(0:00:25.6 - 0:00:25.6).
[12/12 16:00:28     25s] *** Finished refinePlace (0:00:25.6 mem=1781.7M) ***
[12/12 16:00:28     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.303793.1
[12/12 16:00:28     25s] OPERPROF: Finished RefinePlace at level 1, CPU:0.023, REAL:0.040, MEM:1781.7M, EPOCH TIME: 1765535428.133836
[12/12 16:00:28     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1781.7M, EPOCH TIME: 1765535428.133881
[12/12 16:00:28     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:173).
[12/12 16:00:28     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] All LLGs are deleted
[12/12 16:00:28     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1781.7M, EPOCH TIME: 1765535428.135240
[12/12 16:00:28     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1781.7M, EPOCH TIME: 1765535428.135567
[12/12 16:00:28     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:1773.7M, EPOCH TIME: 1765535428.137899
[12/12 16:00:28     25s] *** End of Placement (cpu=0:00:01.3, real=0:00:03.0, mem=1773.7M) ***
[12/12 16:00:28     25s] Processing tracks to init pin-track alignment.
[12/12 16:00:28     25s] z: 2, totalTracks: 1
[12/12 16:00:28     25s] z: 4, totalTracks: 1
[12/12 16:00:28     25s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:28     25s] All LLGs are deleted
[12/12 16:00:28     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1773.7M, EPOCH TIME: 1765535428.141351
[12/12 16:00:28     25s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1773.7M, EPOCH TIME: 1765535428.141688
[12/12 16:00:28     25s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1773.7M, EPOCH TIME: 1765535428.141787
[12/12 16:00:28     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1773.7M, EPOCH TIME: 1765535428.141932
[12/12 16:00:28     25s] Max number of tech site patterns supported in site array is 256.
[12/12 16:00:28     25s] Core basic site is CoreSite
[12/12 16:00:28     25s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1773.7M, EPOCH TIME: 1765535428.154171
[12/12 16:00:28     25s] After signature check, allow fast init is true, keep pre-filter is true.
[12/12 16:00:28     25s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/12 16:00:28     25s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1773.7M, EPOCH TIME: 1765535428.155525
[12/12 16:00:28     25s] Fast DP-INIT is on for default
[12/12 16:00:28     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 16:00:28     25s] Atter site array init, number of instance map data is 0.
[12/12 16:00:28     25s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1773.7M, EPOCH TIME: 1765535428.159744
[12/12 16:00:28     25s] 
[12/12 16:00:28     25s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:28     25s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.019, MEM:1773.7M, EPOCH TIME: 1765535428.161152
[12/12 16:00:28     25s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1773.7M, EPOCH TIME: 1765535428.163050
[12/12 16:00:28     25s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1773.7M, EPOCH TIME: 1765535428.163622
[12/12 16:00:28     25s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.002, REAL:0.002, MEM:1773.7M, EPOCH TIME: 1765535428.165637
[12/12 16:00:28     25s] default core: bins with density > 0.750 =  0.00 % ( 0 / 256 )
[12/12 16:00:28     25s] Density distribution unevenness ratio = 92.319%
[12/12 16:00:28     25s] Density distribution unevenness ratio (U70) = 0.000%
[12/12 16:00:28     25s] Density distribution unevenness ratio (U80) = 0.000%
[12/12 16:00:28     25s] Density distribution unevenness ratio (U90) = 0.000%
[12/12 16:00:28     25s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.003, REAL:0.003, MEM:1773.7M, EPOCH TIME: 1765535428.165746
[12/12 16:00:28     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1773.7M, EPOCH TIME: 1765535428.165785
[12/12 16:00:28     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] All LLGs are deleted
[12/12 16:00:28     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:28     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1773.7M, EPOCH TIME: 1765535428.167009
[12/12 16:00:28     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1773.7M, EPOCH TIME: 1765535428.167320
[12/12 16:00:28     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1773.7M, EPOCH TIME: 1765535428.168479
[12/12 16:00:28     25s] <CMD> setDelayCalMode -engine aae
[12/12 16:00:28     25s] <CMD> all_setup_analysis_views
[12/12 16:00:28     25s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/12 16:00:28     25s] <CMD> reset_path_group -name reg2reg_tmp.303793
[12/12 16:00:28     25s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/12 16:00:28     25s] <CMD> reset_path_group -name reg2out_tmp.303793
[12/12 16:00:28     25s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/12 16:00:28     25s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/12 16:00:28     25s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/12 16:00:28     25s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/12 16:00:28     25s] <CMD> get_ccopt_clock_trees *
[12/12 16:00:28     25s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/12 16:00:28     25s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/12 16:00:28     25s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/12 16:00:28     25s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/12 16:00:28     25s] <CMD> getPlaceMode -quiet -timingEffort
[12/12 16:00:28     25s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/12 16:00:28     25s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/12 16:00:28     25s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/12 16:00:28     25s] **INFO: Enable pre-place timing setting for timing analysis
[12/12 16:00:28     25s] Set Using Default Delay Limit as 101.
[12/12 16:00:28     25s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/12 16:00:28     25s] <CMD> set delaycal_use_default_delay_limit 101
[12/12 16:00:28     25s] Set Default Net Delay as 0 ps.
[12/12 16:00:28     25s] <CMD> set delaycal_default_net_delay 0
[12/12 16:00:28     25s] Set Default Net Load as 0 pF. 
[12/12 16:00:28     25s] <CMD> set delaycal_default_net_load 0
[12/12 16:00:28     25s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/12 16:00:28     25s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/12 16:00:28     25s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/12 16:00:28     25s] <CMD> getAnalysisMode -checkType -quiet
[12/12 16:00:28     25s] <CMD> buildTimingGraph
[12/12 16:00:28     25s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/12 16:00:28     25s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/12 16:00:28     25s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/12 16:00:28     25s] **INFO: Analyzing IO path groups for slack adjustment
[12/12 16:00:28     25s] <CMD> get_global timing_enable_path_group_priority
[12/12 16:00:28     25s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/12 16:00:28     25s] <CMD> set_global timing_enable_path_group_priority false
[12/12 16:00:28     25s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/12 16:00:28     25s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/12 16:00:28     25s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/12 16:00:28     25s] <CMD> group_path -name in2reg_tmp.303793 -from {0x698 0x69b} -to 0x69c -ignore_source_of_trigger_arc
[12/12 16:00:28     25s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/12 16:00:28     25s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/12 16:00:28     25s] <CMD> group_path -name in2out_tmp.303793 -from {0x69f 0x6a2} -to 0x6a3 -ignore_source_of_trigger_arc
[12/12 16:00:28     25s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/12 16:00:28     25s] <CMD> group_path -name reg2reg_tmp.303793 -from 0x6a5 -to 0x6a6
[12/12 16:00:28     25s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/12 16:00:28     25s] <CMD> group_path -name reg2out_tmp.303793 -from 0x6a9 -to 0x6aa
[12/12 16:00:28     25s] <CMD> setPathGroupOptions reg2reg_tmp.303793 -effortLevel high
[12/12 16:00:28     25s] Effort level <high> specified for reg2reg_tmp.303793 path_group
[12/12 16:00:28     25s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/12 16:00:28     25s] #################################################################################
[12/12 16:00:28     25s] # Design Stage: PreRoute
[12/12 16:00:28     25s] # Design Name: source
[12/12 16:00:28     25s] # Design Mode: 90nm
[12/12 16:00:28     25s] # Analysis Mode: MMMC Non-OCV 
[12/12 16:00:28     25s] # Parasitics Mode: No SPEF/RCDB 
[12/12 16:00:28     25s] # Signoff Settings: SI Off 
[12/12 16:00:28     25s] #################################################################################
[12/12 16:00:28     25s] Calculate delays in BcWc mode...
[12/12 16:00:28     25s] Topological Sorting (REAL = 0:00:00.0, MEM = 1791.1M, InitMEM = 1791.1M)
[12/12 16:00:28     25s] Start delay calculation (fullDC) (1 T). (MEM=1791.08)
[12/12 16:00:28     25s] End AAE Lib Interpolated Model. (MEM=1802.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:28     25s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver psign/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     25s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     25s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_7/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     25s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     25s] **WARN: (IMPMSMV-1810):	Net result[6], driver result_reg[6]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_6/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     25s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     25s] **WARN: (IMPMSMV-1810):	Net result[5], driver result_reg[5]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_5/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     25s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     25s] **WARN: (IMPMSMV-1810):	Net result[4], driver result_reg[4]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_4/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     25s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     25s] **WARN: (IMPMSMV-1810):	Net result[3], driver result_reg[3]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_3/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     25s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     25s] **WARN: (IMPMSMV-1810):	Net result[2], driver result_reg[2]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_2/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     25s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     25s] **WARN: (IMPMSMV-1810):	Net result[1], driver result_reg[1]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_1/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     25s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     25s] **WARN: (IMPMSMV-1810):	Net result[0], driver result_reg[0]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_0/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     25s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     25s] **WARN: (IMPMSMV-1810):	Net carry, driver carry_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pcarry/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     25s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     25s] **WARN: (IMPMSMV-1810):	Net zero, driver zero_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pzero/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     25s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     25s] **WARN: (IMPMSMV-1810):	Net overflow, driver overflow_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver poverflow/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     25s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     25s] Total number of fetched objects 227
[12/12 16:00:28     25s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:28     25s] End delay calculation. (MEM=1826.29 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:00:28     25s] End delay calculation (fullDC). (MEM=1826.29 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:00:28     25s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1826.3M) ***
[12/12 16:00:28     25s] <CMD> reset_path_group -name in2reg_tmp.303793
[12/12 16:00:28     25s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/12 16:00:28     25s] <CMD> reset_path_group -name in2out_tmp.303793
[12/12 16:00:28     25s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/12 16:00:28     25s] **INFO: Disable pre-place timing setting for timing analysis
[12/12 16:00:28     25s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/12 16:00:28     25s] Set Using Default Delay Limit as 1000.
[12/12 16:00:28     25s] <CMD> set delaycal_use_default_delay_limit 1000
[12/12 16:00:28     25s] Set Default Net Delay as 1000 ps.
[12/12 16:00:28     25s] <CMD> set delaycal_default_net_delay 1000ps
[12/12 16:00:28     25s] Set Default Net Load as 0.5 pF. 
[12/12 16:00:28     25s] <CMD> set delaycal_default_net_load 0.5pf
[12/12 16:00:28     25s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/12 16:00:28     25s] <CMD> all_setup_analysis_views
[12/12 16:00:28     25s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/12 16:00:28     25s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/12 16:00:28     25s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/12 16:00:28     25s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/12 16:00:28     25s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/12 16:00:28     25s] <CMD> setPlaceMode -reset -improveWithPsp
[12/12 16:00:28     25s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/12 16:00:28     25s] <CMD> getPlaceMode -congRepair -quiet
[12/12 16:00:28     25s] <CMD> getPlaceMode -fp -quiet
[12/12 16:00:28     25s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/12 16:00:28     25s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/12 16:00:28     25s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/12 16:00:28     25s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/12 16:00:28     25s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[12/12 16:00:28     25s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/12 16:00:28     25s] <CMD> getPlaceMode -quickCTS -quiet
[12/12 16:00:28     25s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/12 16:00:28     25s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/12 16:00:28     25s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/12 16:00:28     25s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/12 16:00:28     25s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/12 16:00:28     25s] <CMD> congRepair
[12/12 16:00:28     25s] Info: Disable timing driven in postCTS congRepair.
[12/12 16:00:28     25s] 
[12/12 16:00:28     25s] Starting congRepair ...
[12/12 16:00:28     25s] User Input Parameters:
[12/12 16:00:28     25s] - Congestion Driven    : On
[12/12 16:00:28     25s] - Timing Driven        : Off
[12/12 16:00:28     25s] - Area-Violation Based : On
[12/12 16:00:28     25s] - Start Rollback Level : -5
[12/12 16:00:28     25s] - Legalized            : On
[12/12 16:00:28     25s] - Window Based         : Off
[12/12 16:00:28     25s] - eDen incr mode       : Off
[12/12 16:00:28     25s] - Small incr mode      : Off
[12/12 16:00:28     25s] 
[12/12 16:00:28     25s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/12 16:00:28     25s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/12 16:00:28     25s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1816.8M, EPOCH TIME: 1765535428.433634
[12/12 16:00:28     25s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.008, REAL:0.012, MEM:1816.8M, EPOCH TIME: 1765535428.445723
[12/12 16:00:28     25s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1816.8M, EPOCH TIME: 1765535428.445807
[12/12 16:00:28     25s] Starting Early Global Route congestion estimation: mem = 1816.8M
[12/12 16:00:28     25s] (I)      ======================= Layers =======================
[12/12 16:00:28     25s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:28     25s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/12 16:00:28     25s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:28     25s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/12 16:00:28     25s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/12 16:00:28     25s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/12 16:00:28     25s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/12 16:00:28     25s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/12 16:00:28     25s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/12 16:00:28     25s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/12 16:00:28     25s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:28     25s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/12 16:00:28     25s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/12 16:00:28     25s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:28     25s] (I)      Started Import and model ( Curr Mem: 1816.77 MB )
[12/12 16:00:28     25s] (I)      Default pattern map key = source_default.
[12/12 16:00:28     25s] (I)      == Non-default Options ==
[12/12 16:00:28     25s] (I)      Maximum routing layer                              : 4
[12/12 16:00:28     25s] (I)      Number of threads                                  : 1
[12/12 16:00:28     25s] (I)      Use non-blocking free Dbs wires                    : false
[12/12 16:00:28     25s] (I)      Method to set GCell size                           : row
[12/12 16:00:28     25s] (I)      Counted 12206 PG shapes. We will not process PG shapes layer by layer.
[12/12 16:00:28     25s] (I)      Use row-based GCell size
[12/12 16:00:28     25s] (I)      Use row-based GCell align
[12/12 16:00:28     25s] (I)      layer 0 area = 202000
[12/12 16:00:28     25s] (I)      layer 1 area = 202000
[12/12 16:00:28     25s] (I)      layer 2 area = 202000
[12/12 16:00:28     25s] (I)      layer 3 area = 562000
[12/12 16:00:28     25s] (I)      GCell unit size   : 5600
[12/12 16:00:28     25s] (I)      GCell multiplier  : 1
[12/12 16:00:28     25s] (I)      GCell row height  : 5600
[12/12 16:00:28     25s] (I)      Actual row height : 5600
[12/12 16:00:28     25s] (I)      GCell align ref   : 270000 270000
[12/12 16:00:28     25s] [NR-eGR] Track table information for default rule: 
[12/12 16:00:28     25s] [NR-eGR] M1 has single uniform track structure
[12/12 16:00:28     25s] [NR-eGR] M2 has single uniform track structure
[12/12 16:00:28     25s] [NR-eGR] M3 has single uniform track structure
[12/12 16:00:28     25s] [NR-eGR] TOP_M has single uniform track structure
[12/12 16:00:28     25s] (I)      ============== Default via ===============
[12/12 16:00:28     25s] (I)      +---+------------------+-----------------+
[12/12 16:00:28     25s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/12 16:00:28     25s] (I)      +---+------------------+-----------------+
[12/12 16:00:28     25s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/12 16:00:28     25s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/12 16:00:28     25s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[12/12 16:00:28     25s] (I)      +---+------------------+-----------------+
[12/12 16:00:28     25s] [NR-eGR] Read 19324 PG shapes
[12/12 16:00:28     25s] [NR-eGR] Read 0 clock shapes
[12/12 16:00:28     25s] [NR-eGR] Read 0 other shapes
[12/12 16:00:28     25s] [NR-eGR] #Routing Blockages  : 0
[12/12 16:00:28     25s] [NR-eGR] #Instance Blockages : 3048
[12/12 16:00:28     25s] [NR-eGR] #PG Blockages       : 19324
[12/12 16:00:28     25s] [NR-eGR] #Halo Blockages     : 0
[12/12 16:00:28     25s] [NR-eGR] #Boundary Blockages : 0
[12/12 16:00:28     25s] [NR-eGR] #Clock Blockages    : 0
[12/12 16:00:28     25s] [NR-eGR] #Other Blockages    : 0
[12/12 16:00:28     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/12 16:00:28     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/12 16:00:28     25s] [NR-eGR] Read 194 nets ( ignored 0 )
[12/12 16:00:28     25s] (I)      early_global_route_priority property id does not exist.
[12/12 16:00:28     25s] (I)      Read Num Blocks=22372  Num Prerouted Wires=0  Num CS=0
[12/12 16:00:28     25s] (I)      Layer 1 (V) : #blockages 8627 : #preroutes 0
[12/12 16:00:28     25s] (I)      Layer 2 (H) : #blockages 9135 : #preroutes 0
[12/12 16:00:28     25s] (I)      Layer 3 (V) : #blockages 4610 : #preroutes 0
[12/12 16:00:28     25s] (I)      Number of ignored nets                =      0
[12/12 16:00:28     25s] (I)      Number of connected nets              =      0
[12/12 16:00:28     25s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/12 16:00:28     25s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/12 16:00:28     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/12 16:00:28     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/12 16:00:28     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/12 16:00:28     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/12 16:00:28     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/12 16:00:28     25s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/12 16:00:28     25s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/12 16:00:28     25s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/12 16:00:28     25s] (I)      Ndr track 0 does not exist
[12/12 16:00:28     25s] (I)      ---------------------Grid Graph Info--------------------
[12/12 16:00:28     25s] (I)      Routing area        : (0, 0) - (1410000, 1410000)
[12/12 16:00:28     25s] (I)      Core area           : (270000, 270000) - (1140000, 1140000)
[12/12 16:00:28     25s] (I)      Site width          :   560  (dbu)
[12/12 16:00:28     25s] (I)      Row height          :  5600  (dbu)
[12/12 16:00:28     25s] (I)      GCell row height    :  5600  (dbu)
[12/12 16:00:28     25s] (I)      GCell width         :  5600  (dbu)
[12/12 16:00:28     25s] (I)      GCell height        :  5600  (dbu)
[12/12 16:00:28     25s] (I)      Grid                :   252   252     4
[12/12 16:00:28     25s] (I)      Layer numbers       :     1     2     3     4
[12/12 16:00:28     25s] (I)      Vertical capacity   :     0  5600     0  5600
[12/12 16:00:28     25s] (I)      Horizontal capacity :     0     0  5600     0
[12/12 16:00:28     25s] (I)      Default wire width  :   230   280   280   440
[12/12 16:00:28     25s] (I)      Default wire space  :   230   280   280   460
[12/12 16:00:28     25s] (I)      Default wire pitch  :   460   560   560   900
[12/12 16:00:28     25s] (I)      Default pitch size  :   460   560   560  1120
[12/12 16:00:28     25s] (I)      First track coord   :   640   360   640  1480
[12/12 16:00:28     25s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/12 16:00:28     25s] (I)      Total num of tracks :  2517  2517  2517  1258
[12/12 16:00:28     25s] (I)      Num of masks        :     1     1     1     1
[12/12 16:00:28     25s] (I)      Num of trim masks   :     0     0     0     0
[12/12 16:00:28     25s] (I)      --------------------------------------------------------
[12/12 16:00:28     25s] 
[12/12 16:00:28     25s] [NR-eGR] ============ Routing rule table ============
[12/12 16:00:28     25s] [NR-eGR] Rule id: 0  Nets: 194
[12/12 16:00:28     25s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/12 16:00:28     25s] (I)                    Layer    2    3     4 
[12/12 16:00:28     25s] (I)                    Pitch  560  560  1120 
[12/12 16:00:28     25s] (I)             #Used tracks    1    1     1 
[12/12 16:00:28     25s] (I)       #Fully used tracks    1    1     1 
[12/12 16:00:28     25s] [NR-eGR] ========================================
[12/12 16:00:28     25s] [NR-eGR] 
[12/12 16:00:28     25s] (I)      =============== Blocked Tracks ===============
[12/12 16:00:28     25s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:28     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/12 16:00:28     25s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:28     25s] (I)      |     1 |       0 |        0 |         0.00% |
[12/12 16:00:28     25s] (I)      |     2 |  634284 |   412494 |        65.03% |
[12/12 16:00:28     25s] (I)      |     3 |  634284 |   407016 |        64.17% |
[12/12 16:00:28     25s] (I)      |     4 |  317016 |   209032 |        65.94% |
[12/12 16:00:28     25s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:28     25s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1816.77 MB )
[12/12 16:00:28     25s] (I)      Reset routing kernel
[12/12 16:00:28     25s] (I)      Started Global Routing ( Curr Mem: 1816.77 MB )
[12/12 16:00:28     25s] (I)      totalPins=704  totalGlobalPin=637 (90.48%)
[12/12 16:00:28     25s] (I)      total 2D Cap : 584625 = (232994 H, 351631 V)
[12/12 16:00:28     25s] [NR-eGR] Layer group 1: route 194 net(s) in layer range [2, 4]
[12/12 16:00:28     25s] (I)      
[12/12 16:00:28     25s] (I)      ============  Phase 1a Route ============
[12/12 16:00:28     25s] (I)      Usage: 4467 = (2375 H, 2092 V) = (1.02% H, 0.59% V) = (1.330e+04um H, 1.172e+04um V)
[12/12 16:00:28     25s] (I)      
[12/12 16:00:28     25s] (I)      ============  Phase 1b Route ============
[12/12 16:00:28     25s] (I)      Usage: 4467 = (2375 H, 2092 V) = (1.02% H, 0.59% V) = (1.330e+04um H, 1.172e+04um V)
[12/12 16:00:28     25s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.501520e+04um
[12/12 16:00:28     25s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/12 16:00:28     25s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/12 16:00:28     25s] (I)      
[12/12 16:00:28     25s] (I)      ============  Phase 1c Route ============
[12/12 16:00:28     25s] (I)      Usage: 4467 = (2375 H, 2092 V) = (1.02% H, 0.59% V) = (1.330e+04um H, 1.172e+04um V)
[12/12 16:00:28     25s] (I)      
[12/12 16:00:28     25s] (I)      ============  Phase 1d Route ============
[12/12 16:00:28     25s] (I)      Usage: 4467 = (2375 H, 2092 V) = (1.02% H, 0.59% V) = (1.330e+04um H, 1.172e+04um V)
[12/12 16:00:28     25s] (I)      
[12/12 16:00:28     25s] (I)      ============  Phase 1e Route ============
[12/12 16:00:28     25s] (I)      Usage: 4467 = (2375 H, 2092 V) = (1.02% H, 0.59% V) = (1.330e+04um H, 1.172e+04um V)
[12/12 16:00:28     25s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.501520e+04um
[12/12 16:00:28     25s] (I)      
[12/12 16:00:28     25s] (I)      ============  Phase 1l Route ============
[12/12 16:00:28     26s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/12 16:00:28     26s] (I)      Layer  2:     246840      2289         0      366500      266020    (57.94%) 
[12/12 16:00:28     26s] (I)      Layer  3:     236396      2367         0      363320      269200    (57.44%) 
[12/12 16:00:28     26s] (I)      Layer  4:     108245         4         0      189605      126655    (59.95%) 
[12/12 16:00:28     26s] (I)      Total:        591481      4660         0      919425      661875    (58.14%) 
[12/12 16:00:28     26s] (I)      
[12/12 16:00:28     26s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/12 16:00:28     26s] [NR-eGR]                        OverCon            
[12/12 16:00:28     26s] [NR-eGR]                         #Gcell     %Gcell
[12/12 16:00:28     26s] [NR-eGR]        Layer             (1-0)    OverCon
[12/12 16:00:28     26s] [NR-eGR] ----------------------------------------------
[12/12 16:00:28     26s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:28     26s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:28     26s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:28     26s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:28     26s] [NR-eGR] ----------------------------------------------
[12/12 16:00:28     26s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/12 16:00:28     26s] [NR-eGR] 
[12/12 16:00:28     26s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1824.77 MB )
[12/12 16:00:28     26s] (I)      total 2D Cap : 592712 = (236210 H, 356502 V)
[12/12 16:00:28     26s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/12 16:00:28     26s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1824.8M
[12/12 16:00:28     26s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.057, REAL:0.057, MEM:1824.8M, EPOCH TIME: 1765535428.502966
[12/12 16:00:28     26s] OPERPROF: Starting HotSpotCal at level 1, MEM:1824.8M, EPOCH TIME: 1765535428.503007
[12/12 16:00:28     26s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:28     26s] [hotspot] |            |   max hotspot | total hotspot |
[12/12 16:00:28     26s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:28     26s] [hotspot] | normalized |          0.00 |          0.00 |
[12/12 16:00:28     26s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:28     26s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/12 16:00:28     26s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/12 16:00:28     26s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1824.8M, EPOCH TIME: 1765535428.505294
[12/12 16:00:28     26s] Skipped repairing congestion.
[12/12 16:00:28     26s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1824.8M, EPOCH TIME: 1765535428.505369
[12/12 16:00:28     26s] Starting Early Global Route wiring: mem = 1824.8M
[12/12 16:00:28     26s] (I)      ============= Track Assignment ============
[12/12 16:00:28     26s] (I)      Started Track Assignment (1T) ( Curr Mem: 1824.77 MB )
[12/12 16:00:28     26s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[12/12 16:00:28     26s] (I)      Run Multi-thread track assignment
[12/12 16:00:28     26s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1824.77 MB )
[12/12 16:00:28     26s] (I)      Started Export ( Curr Mem: 1824.77 MB )
[12/12 16:00:28     26s] [NR-eGR]                Length (um)  Vias 
[12/12 16:00:28     26s] [NR-eGR] ---------------------------------
[12/12 16:00:28     26s] [NR-eGR]  M1     (1H)             0   638 
[12/12 16:00:28     26s] [NR-eGR]  M2     (2V)         11907   994 
[12/12 16:00:28     26s] [NR-eGR]  M3     (3H)         13533    22 
[12/12 16:00:28     26s] [NR-eGR]  TOP_M  (4V)            31     0 
[12/12 16:00:28     26s] [NR-eGR] ---------------------------------
[12/12 16:00:28     26s] [NR-eGR]         Total        25472  1654 
[12/12 16:00:28     26s] [NR-eGR] --------------------------------------------------------------------------
[12/12 16:00:28     26s] [NR-eGR] Total half perimeter of net bounding box: 24484um
[12/12 16:00:28     26s] [NR-eGR] Total length: 25472um, number of vias: 1654
[12/12 16:00:28     26s] [NR-eGR] --------------------------------------------------------------------------
[12/12 16:00:28     26s] [NR-eGR] Total eGR-routed clock nets wire length: 1074um, number of vias: 25
[12/12 16:00:28     26s] [NR-eGR] --------------------------------------------------------------------------
[12/12 16:00:28     26s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1824.77 MB )
[12/12 16:00:28     26s] Early Global Route wiring runtime: 0.02 seconds, mem = 1824.8M
[12/12 16:00:28     26s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.013, REAL:0.015, MEM:1824.8M, EPOCH TIME: 1765535428.520726
[12/12 16:00:28     26s] Tdgp not successfully inited but do clear! skip clearing
[12/12 16:00:28     26s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[12/12 16:00:28     26s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/12 16:00:28     26s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/12 16:00:28     26s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/12 16:00:28     26s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/12 16:00:28     26s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/12 16:00:28     26s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/12 16:00:28     26s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/12 16:00:28     26s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/12 16:00:28     26s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/12 16:00:28     26s] <CMD> all_setup_analysis_views
[12/12 16:00:28     26s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/12 16:00:28     26s] <CMD> reset_path_group -name reg2reg_tmp.303793
[12/12 16:00:28     26s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/12 16:00:28     26s] <CMD> reset_path_group -name reg2out_tmp.303793
[12/12 16:00:28     26s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/12 16:00:28     26s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/12 16:00:28     26s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/12 16:00:28     26s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/12 16:00:28     26s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/12 16:00:28     26s] <CMD> getPlaceMode -quiet -timingEffort
[12/12 16:00:28     26s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/12 16:00:28     26s] *** Finishing placeDesign default flow ***
[12/12 16:00:28     26s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/12 16:00:28     26s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1765.8M **
[12/12 16:00:28     26s] <CMD> getPlaceMode -trimView -quiet
[12/12 16:00:28     26s] <CMD> getOptMode -quiet -viewOptPolishing
[12/12 16:00:28     26s] <CMD> getOptMode -quiet -fastViewOpt
[12/12 16:00:28     26s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/12 16:00:28     26s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[12/12 16:00:28     26s] Tdgp not successfully inited but do clear! skip clearing
[12/12 16:00:28     26s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/12 16:00:28     26s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/12 16:00:28     26s] <CMD> setExtractRCMode -engine preRoute
[12/12 16:00:28     26s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/12 16:00:28     26s] <CMD> setPlaceMode -reset -ignoreScan
[12/12 16:00:28     26s] <CMD> setPlaceMode -reset -repairPlace
[12/12 16:00:28     26s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/12 16:00:28     26s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[12/12 16:00:28     26s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/12 16:00:28     26s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/12 16:00:28     26s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/12 16:00:28     26s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/12 16:00:28     26s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/12 16:00:28     26s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/12 16:00:28     26s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/12 16:00:28     26s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[12/12 16:00:28     26s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/12 16:00:28     26s] <CMD> getPlaceMode -quiet -clusterMode
[12/12 16:00:28     26s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/12 16:00:28     26s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/12 16:00:28     26s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/12 16:00:28     26s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/12 16:00:28     26s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/12 16:00:28     26s] <CMD> getPlaceMode -fp -quiet
[12/12 16:00:28     26s] <CMD> getPlaceMode -fastfp -quiet
[12/12 16:00:28     26s] <CMD> getPlaceMode -doRPlace -quiet
[12/12 16:00:28     26s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/12 16:00:28     26s] <CMD> getPlaceMode -quickCTS -quiet
[12/12 16:00:28     26s] <CMD> set spgFlowInInitialPlace 0
[12/12 16:00:28     26s] <CMD> getPlaceMode -user -maxRouteLayer
[12/12 16:00:28     26s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/12 16:00:28     26s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/12 16:00:28     26s] <CMD> getDesignMode -quiet -flowEffort
[12/12 16:00:28     26s] <CMD> report_message -end_cmd
[12/12 16:00:28     26s] 
[12/12 16:00:28     26s] *** Summary of all messages that are not suppressed in this session:
[12/12 16:00:28     26s] Severity  ID               Count  Summary                                  
[12/12 16:00:28     26s] WARNING   IMPMSMV-1810        24  Net %s, driver %s (cell %s) voltage %g d...
[12/12 16:00:28     26s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/12 16:00:28     26s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/12 16:00:28     26s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/12 16:00:28     26s] *** Message Summary: 28 warning(s), 0 error(s)
[12/12 16:00:28     26s] 
[12/12 16:00:28     26s] <CMD> um::create_snapshot -name final -auto min
[12/12 16:00:28     26s] <CMD> um::pop_snapshot_stack
[12/12 16:00:28     26s] <CMD> um::create_snapshot -name place_design
[12/12 16:00:28     26s] *** placeDesign #1 [finish] : cpu/real = 0:00:02.4/0:00:03.5 (0.7), totSession cpu/real = 0:00:26.1/0:00:30.0 (0.9), mem = 1765.8M
[12/12 16:00:28     26s] 
[12/12 16:00:28     26s] =============================================================================================
[12/12 16:00:28     26s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[12/12 16:00:28     26s] =============================================================================================
[12/12 16:00:28     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:28     26s] ---------------------------------------------------------------------------------------------
[12/12 16:00:28     26s] [ TimingUpdate           ]      6   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:00:28     26s] [ FullDelayCalc          ]      2   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:00:28     26s] [ MISC                   ]          0:00:03.3  (  94.6 % )     0:00:03.3 /  0:00:02.2    0.7
[12/12 16:00:28     26s] ---------------------------------------------------------------------------------------------
[12/12 16:00:28     26s]  placeDesign #1 TOTAL               0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:02.4    0.7
[12/12 16:00:28     26s] ---------------------------------------------------------------------------------------------
[12/12 16:00:28     26s] 
[12/12 16:00:28     26s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/12 16:00:28     26s] <CMD> report_timing > timing_placement.rpt
[12/12 16:00:28     26s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/12 16:00:28     26s] #################################################################################
[12/12 16:00:28     26s] # Design Stage: PreRoute
[12/12 16:00:28     26s] # Design Name: source
[12/12 16:00:28     26s] # Design Mode: 90nm
[12/12 16:00:28     26s] # Analysis Mode: MMMC Non-OCV 
[12/12 16:00:28     26s] # Parasitics Mode: No SPEF/RCDB 
[12/12 16:00:28     26s] # Signoff Settings: SI Off 
[12/12 16:00:28     26s] #################################################################################
[12/12 16:00:28     26s] Extraction called for design 'source' of instances=321 and nets=232 using extraction engine 'preRoute' .
[12/12 16:00:28     26s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 16:00:28     26s] Type 'man IMPEXT-3530' for more detail.
[12/12 16:00:28     26s] PreRoute RC Extraction called for design source.
[12/12 16:00:28     26s] RC Extraction called in multi-corner(1) mode.
[12/12 16:00:28     26s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/12 16:00:28     26s] Type 'man IMPEXT-6197' for more detail.
[12/12 16:00:28     26s] RCMode: PreRoute
[12/12 16:00:28     26s]       RC Corner Indexes            0   
[12/12 16:00:28     26s] Capacitance Scaling Factor   : 1.00000 
[12/12 16:00:28     26s] Resistance Scaling Factor    : 1.00000 
[12/12 16:00:28     26s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 16:00:28     26s] Clock Res. Scaling Factor    : 1.00000 
[12/12 16:00:28     26s] Shrink Factor                : 1.00000
[12/12 16:00:28     26s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 16:00:28     26s] 
[12/12 16:00:28     26s] Trim Metal Layers:
[12/12 16:00:28     26s] LayerId::1 widthSet size::1
[12/12 16:00:28     26s] LayerId::2 widthSet size::1
[12/12 16:00:28     26s] LayerId::3 widthSet size::1
[12/12 16:00:28     26s] LayerId::4 widthSet size::1
[12/12 16:00:28     26s] Updating RC grid for preRoute extraction ...
[12/12 16:00:28     26s] eee: pegSigSF::1.070000
[12/12 16:00:28     26s] Initializing multi-corner resistance tables ...
[12/12 16:00:28     26s] eee: l::1 avDens::0.106158 usedTrk::2495.554290 availTrk::23507.914525 sigTrk::2495.554290
[12/12 16:00:28     26s] eee: l::2 avDens::0.029450 usedTrk::286.424374 availTrk::9725.679970 sigTrk::286.424374
[12/12 16:00:28     26s] eee: l::3 avDens::0.015155 usedTrk::332.868214 availTrk::21964.723808 sigTrk::332.868214
[12/12 16:00:28     26s] eee: l::4 avDens::0.048162 usedTrk::884.545538 availTrk::18366.133258 sigTrk::884.545538
[12/12 16:00:28     26s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.230157 uaWl=1.000000 uaWlH=0.532524 aWlH=0.000000 lMod=0 pMax=0.903000 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/12 16:00:28     26s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1763.773M)
[12/12 16:00:28     26s] Calculate delays in BcWc mode...
[12/12 16:00:28     26s] Topological Sorting (REAL = 0:00:00.0, MEM = 1778.4M, InitMEM = 1778.4M)
[12/12 16:00:28     26s] Start delay calculation (fullDC) (1 T). (MEM=1778.35)
[12/12 16:00:28     26s] End AAE Lib Interpolated Model. (MEM=1789.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:28     26s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver psign/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     26s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     26s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_7/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     26s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     26s] **WARN: (IMPMSMV-1810):	Net result[6], driver result_reg[6]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_6/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     26s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     26s] **WARN: (IMPMSMV-1810):	Net result[5], driver result_reg[5]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_5/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     26s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     26s] **WARN: (IMPMSMV-1810):	Net result[4], driver result_reg[4]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_4/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     26s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     26s] **WARN: (IMPMSMV-1810):	Net result[3], driver result_reg[3]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_3/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     26s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     26s] **WARN: (IMPMSMV-1810):	Net result[2], driver result_reg[2]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_2/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     26s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     26s] **WARN: (IMPMSMV-1810):	Net result[1], driver result_reg[1]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_1/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     26s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     26s] **WARN: (IMPMSMV-1810):	Net result[0], driver result_reg[0]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_0/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     26s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     26s] **WARN: (IMPMSMV-1810):	Net carry, driver carry_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pcarry/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     26s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     26s] **WARN: (IMPMSMV-1810):	Net zero, driver zero_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pzero/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     26s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     26s] **WARN: (IMPMSMV-1810):	Net overflow, driver overflow_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver poverflow/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:28     26s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:28     26s] Total number of fetched objects 227
[12/12 16:00:28     26s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:28     26s] End delay calculation. (MEM=1831.57 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:00:28     26s] End delay calculation (fullDC). (MEM=1831.57 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:00:28     26s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1831.6M) ***
[12/12 16:00:28     26s] <CMD> saveNetlist ./source_netlist_placement.v
[12/12 16:00:28     26s] Writing Netlist "./source_netlist_placement.v" ...
[12/12 16:00:28     26s] <CMD> saveDesign source_placement.enc
[12/12 16:00:28     26s] #% Begin save design ... (date=12/12 16:00:28, mem=1587.5M)
[12/12 16:00:28     26s] % Begin Save ccopt configuration ... (date=12/12 16:00:28, mem=1587.5M)
[12/12 16:00:28     26s] % End Save ccopt configuration ... (date=12/12 16:00:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1587.5M, current mem=1587.5M)
[12/12 16:00:29     26s] % Begin Save netlist data ... (date=12/12 16:00:28, mem=1587.5M)
[12/12 16:00:29     26s] Writing Binary DB to source_placement.enc.dat/source.v.bin in single-threaded mode...
[12/12 16:00:29     26s] % End Save netlist data ... (date=12/12 16:00:29, total cpu=0:00:00.0, real=0:00:01.0, peak res=1587.6M, current mem=1587.6M)
[12/12 16:00:29     26s] Saving symbol-table file ...
[12/12 16:00:29     26s] Saving congestion map file source_placement.enc.dat/source.route.congmap.gz ...
[12/12 16:00:29     26s] % Begin Save AAE data ... (date=12/12 16:00:29, mem=1587.6M)
[12/12 16:00:29     26s] Saving AAE Data ...
[12/12 16:00:29     26s] % End Save AAE data ... (date=12/12 16:00:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1587.6M, current mem=1587.6M)
[12/12 16:00:29     26s] Saving preference file source_placement.enc.dat/gui.pref.tcl ...
[12/12 16:00:29     26s] Saving mode setting ...
[12/12 16:00:29     26s] Saving global file ...
[12/12 16:00:29     26s] % Begin Save floorplan data ... (date=12/12 16:00:29, mem=1588.0M)
[12/12 16:00:29     26s] Saving floorplan file ...
[12/12 16:00:29     26s] % End Save floorplan data ... (date=12/12 16:00:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1588.0M, current mem=1588.0M)
[12/12 16:00:29     26s] Saving PG file source_placement.enc.dat/source.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Dec 12 16:00:29 2025)
[12/12 16:00:30     26s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1792.1M) ***
[12/12 16:00:30     26s] Saving Drc markers ...
[12/12 16:00:30     26s] ... No Drc file written since there is no markers found.
[12/12 16:00:30     26s] % Begin Save placement data ... (date=12/12 16:00:30, mem=1588.0M)
[12/12 16:00:30     26s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/12 16:00:30     26s] Save Adaptive View Pruning View Names to Binary file
[12/12 16:00:30     26s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1796.1M) ***
[12/12 16:00:30     26s] % End Save placement data ... (date=12/12 16:00:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1588.0M, current mem=1588.0M)
[12/12 16:00:30     26s] % Begin Save routing data ... (date=12/12 16:00:30, mem=1588.0M)
[12/12 16:00:30     26s] Saving route file ...
[12/12 16:00:30     26s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1793.1M) ***
[12/12 16:00:30     26s] % End Save routing data ... (date=12/12 16:00:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1588.1M, current mem=1588.1M)
[12/12 16:00:30     26s] Saving property file source_placement.enc.dat/source.prop
[12/12 16:00:30     26s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1796.1M) ***
[12/12 16:00:30     26s] % Begin Save power constraints data ... (date=12/12 16:00:30, mem=1588.1M)
[12/12 16:00:30     26s] % End Save power constraints data ... (date=12/12 16:00:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1588.1M, current mem=1588.1M)
[12/12 16:00:30     26s] Generated self-contained design source_placement.enc.dat
[12/12 16:00:30     26s] #% End save design ... (date=12/12 16:00:30, total cpu=0:00:00.4, real=0:00:02.0, peak res=1618.7M, current mem=1588.5M)
[12/12 16:00:30     26s] *** Message Summary: 0 warning(s), 0 error(s)
[12/12 16:00:30     26s] 
[12/12 16:00:30     26s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[12/12 16:00:30     26s] <CMD> optDesign -preCTS
[12/12 16:00:30     26s] Executing: place_opt_design -opt
[12/12 16:00:30     26s] **INFO: User settings:
[12/12 16:00:30     26s] setExtractRCMode -engine                   preRoute
[12/12 16:00:30     26s] setDelayCalMode -engine                    aae
[12/12 16:00:30     26s] setDelayCalMode -ignoreNetLoad             false
[12/12 16:00:30     26s] setOptMode -fixCap                         true
[12/12 16:00:30     26s] setOptMode -fixFanoutLoad                  false
[12/12 16:00:30     26s] setOptMode -fixTran                        true
[12/12 16:00:30     26s] setPlaceMode -place_design_floorplan_mode  false
[12/12 16:00:30     26s] setAnalysisMode -analysisType              bcwc
[12/12 16:00:30     26s] setAnalysisMode -clkSrcPath                true
[12/12 16:00:30     26s] setAnalysisMode -clockPropagation          sdcControl
[12/12 16:00:30     26s] 
[12/12 16:00:30     26s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:26.7/0:00:32.1 (0.8), mem = 1792.1M
[12/12 16:00:30     26s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/12 16:00:30     26s] *** Starting GigaPlace ***
[12/12 16:00:30     26s] #optDebug: fT-E <X 2 3 1 0>
[12/12 16:00:30     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:1792.1M, EPOCH TIME: 1765535430.672799
[12/12 16:00:30     26s] Processing tracks to init pin-track alignment.
[12/12 16:00:30     26s] z: 2, totalTracks: 1
[12/12 16:00:30     26s] z: 4, totalTracks: 1
[12/12 16:00:30     26s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:30     26s] All LLGs are deleted
[12/12 16:00:30     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1792.1M, EPOCH TIME: 1765535430.676393
[12/12 16:00:30     26s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1790.8M, EPOCH TIME: 1765535430.676840
[12/12 16:00:30     26s] # Building source llgBox search-tree.
[12/12 16:00:30     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1790.8M, EPOCH TIME: 1765535430.676969
[12/12 16:00:30     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1790.8M, EPOCH TIME: 1765535430.677143
[12/12 16:00:30     26s] Max number of tech site patterns supported in site array is 256.
[12/12 16:00:30     26s] Core basic site is CoreSite
[12/12 16:00:30     26s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1790.8M, EPOCH TIME: 1765535430.689502
[12/12 16:00:30     26s] After signature check, allow fast init is true, keep pre-filter is true.
[12/12 16:00:30     26s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/12 16:00:30     26s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1790.8M, EPOCH TIME: 1765535430.690867
[12/12 16:00:30     26s] SiteArray: non-trimmed site array dimensions = 155 x 1553
[12/12 16:00:30     26s] SiteArray: use 1,392,640 bytes
[12/12 16:00:30     26s] SiteArray: current memory after site array memory allocation 1792.1M
[12/12 16:00:30     26s] SiteArray: FP blocked sites are writable
[12/12 16:00:30     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 16:00:30     26s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1792.1M, EPOCH TIME: 1765535430.694381
[12/12 16:00:30     26s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.013, REAL:0.013, MEM:1792.1M, EPOCH TIME: 1765535430.707363
[12/12 16:00:30     26s] SiteArray: number of non floorplan blocked sites for llg default is 240715
[12/12 16:00:30     26s] Atter site array init, number of instance map data is 0.
[12/12 16:00:30     26s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.033, REAL:0.033, MEM:1792.1M, EPOCH TIME: 1765535430.709954
[12/12 16:00:30     26s] 
[12/12 16:00:30     26s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:30     26s] OPERPROF:     Starting CMU at level 3, MEM:1792.1M, EPOCH TIME: 1765535430.710853
[12/12 16:00:30     26s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1792.1M, EPOCH TIME: 1765535430.711453
[12/12 16:00:30     26s] 
[12/12 16:00:30     26s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:30     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.035, MEM:1792.1M, EPOCH TIME: 1765535430.712047
[12/12 16:00:30     26s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1792.1M, EPOCH TIME: 1765535430.712096
[12/12 16:00:30     26s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1792.1M, EPOCH TIME: 1765535430.712135
[12/12 16:00:30     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1792.1MB).
[12/12 16:00:30     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.041, MEM:1792.1M, EPOCH TIME: 1765535430.714095
[12/12 16:00:30     26s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1792.1M, EPOCH TIME: 1765535430.714130
[12/12 16:00:30     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] All LLGs are deleted
[12/12 16:00:30     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1792.1M, EPOCH TIME: 1765535430.715531
[12/12 16:00:30     26s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1792.1M, EPOCH TIME: 1765535430.715842
[12/12 16:00:30     26s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1792.1M, EPOCH TIME: 1765535430.717173
[12/12 16:00:30     26s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.8/0:00:32.2 (0.8), mem = 1792.1M
[12/12 16:00:30     26s] VSMManager cleared!
[12/12 16:00:30     26s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:26.8/0:00:32.2 (0.8), mem = 1792.1M
[12/12 16:00:30     26s] 
[12/12 16:00:30     26s] =============================================================================================
[12/12 16:00:30     26s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.15-s110_1
[12/12 16:00:30     26s] =============================================================================================
[12/12 16:00:30     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:30     26s] ---------------------------------------------------------------------------------------------
[12/12 16:00:30     26s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:30     26s] ---------------------------------------------------------------------------------------------
[12/12 16:00:30     26s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:30     26s] ---------------------------------------------------------------------------------------------
[12/12 16:00:30     26s] 
[12/12 16:00:30     26s] Enable CTE adjustment.
[12/12 16:00:30     26s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1588.3M, totSessionCpu=0:00:27 **
[12/12 16:00:30     26s] Info: 1 threads available for lower-level modules during optimization.
[12/12 16:00:30     26s] GigaOpt running with 1 threads.
[12/12 16:00:30     26s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.8/0:00:32.2 (0.8), mem = 1792.1M
[12/12 16:00:30     26s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/12 16:00:30     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:1792.1M, EPOCH TIME: 1765535430.731252
[12/12 16:00:30     26s] Processing tracks to init pin-track alignment.
[12/12 16:00:30     26s] z: 2, totalTracks: 1
[12/12 16:00:30     26s] z: 4, totalTracks: 1
[12/12 16:00:30     26s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:30     26s] All LLGs are deleted
[12/12 16:00:30     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1792.1M, EPOCH TIME: 1765535430.734593
[12/12 16:00:30     26s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1792.1M, EPOCH TIME: 1765535430.734944
[12/12 16:00:30     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1792.1M, EPOCH TIME: 1765535430.735055
[12/12 16:00:30     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1792.1M, EPOCH TIME: 1765535430.735212
[12/12 16:00:30     26s] Max number of tech site patterns supported in site array is 256.
[12/12 16:00:30     26s] Core basic site is CoreSite
[12/12 16:00:30     26s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1792.1M, EPOCH TIME: 1765535430.747546
[12/12 16:00:30     26s] After signature check, allow fast init is true, keep pre-filter is true.
[12/12 16:00:30     26s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/12 16:00:30     26s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1792.1M, EPOCH TIME: 1765535430.748939
[12/12 16:00:30     26s] Fast DP-INIT is on for default
[12/12 16:00:30     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 16:00:30     26s] Atter site array init, number of instance map data is 0.
[12/12 16:00:30     26s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.018, MEM:1792.1M, EPOCH TIME: 1765535430.753193
[12/12 16:00:30     26s] 
[12/12 16:00:30     26s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:30     26s] OPERPROF:     Starting CMU at level 3, MEM:1792.1M, EPOCH TIME: 1765535430.754087
[12/12 16:00:30     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1792.1M, EPOCH TIME: 1765535430.754432
[12/12 16:00:30     26s] 
[12/12 16:00:30     26s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:30     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1792.1M, EPOCH TIME: 1765535430.755026
[12/12 16:00:30     26s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1792.1M, EPOCH TIME: 1765535430.755076
[12/12 16:00:30     26s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1792.1M, EPOCH TIME: 1765535430.755119
[12/12 16:00:30     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1792.1MB).
[12/12 16:00:30     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.026, MEM:1792.1M, EPOCH TIME: 1765535430.757080
[12/12 16:00:30     26s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1792.1M, EPOCH TIME: 1765535430.757203
[12/12 16:00:30     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:30     26s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1792.1M, EPOCH TIME: 1765535430.759834
[12/12 16:00:30     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/12 16:00:30     26s] 
[12/12 16:00:30     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/12 16:00:30     26s] Summary for sequential cells identification: 
[12/12 16:00:30     26s]   Identified SBFF number: 114
[12/12 16:00:30     26s]   Identified MBFF number: 0
[12/12 16:00:30     26s]   Identified SB Latch number: 0
[12/12 16:00:30     26s]   Identified MB Latch number: 0
[12/12 16:00:30     26s]   Not identified SBFF number: 6
[12/12 16:00:30     26s]   Not identified MBFF number: 0
[12/12 16:00:30     26s]   Not identified SB Latch number: 0
[12/12 16:00:30     26s]   Not identified MB Latch number: 0
[12/12 16:00:30     26s]   Number of sequential cells which are not FFs: 83
[12/12 16:00:30     26s]  Visiting view : my_analysis_view_setup
[12/12 16:00:30     26s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/12 16:00:30     26s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/12 16:00:30     26s]  Visiting view : my_analysis_view_hold
[12/12 16:00:30     26s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/12 16:00:30     26s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/12 16:00:30     26s] TLC MultiMap info (StdDelay):
[12/12 16:00:30     26s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/12 16:00:30     26s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/12 16:00:30     26s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/12 16:00:30     26s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/12 16:00:30     26s]  Setting StdDelay to: 50.6ps
[12/12 16:00:30     26s] 
[12/12 16:00:30     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/12 16:00:30     26s] 
[12/12 16:00:30     26s] Creating Lib Analyzer ...
[12/12 16:00:30     26s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:00:30     26s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/12 16:00:30     26s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:00:30     26s] 
[12/12 16:00:31     27s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:27.9 mem=1814.1M
[12/12 16:00:31     27s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:27.9 mem=1814.1M
[12/12 16:00:31     27s] Creating Lib Analyzer, finished. 
[12/12 16:00:31     27s] AAE DB initialization (MEM=1776.01 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/12 16:00:31     27s] #optDebug: fT-S <1 2 3 1 0>
[12/12 16:00:31     27s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/12 16:00:31     27s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/12 16:00:31     27s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1560.0M, totSessionCpu=0:00:28 **
[12/12 16:00:31     27s] *** optDesign -preCTS ***
[12/12 16:00:31     27s] DRC Margin: user margin 0.0; extra margin 0.2
[12/12 16:00:31     27s] Setup Target Slack: user slack 0; extra slack 0.0
[12/12 16:00:31     27s] Hold Target Slack: user slack 0
[12/12 16:00:31     28s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/12 16:00:31     28s] Type 'man IMPOPT-3195' for more detail.
[12/12 16:00:31     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1762.0M, EPOCH TIME: 1765535431.981683
[12/12 16:00:31     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:31     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:31     28s] 
[12/12 16:00:31     28s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:31     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.016, MEM:1762.0M, EPOCH TIME: 1765535431.997246
[12/12 16:00:32     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:32     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:32     28s] 
[12/12 16:00:32     28s] TimeStamp Deleting Cell Server Begin ...
[12/12 16:00:32     28s] Deleting Lib Analyzer.
[12/12 16:00:32     28s] 
[12/12 16:00:32     28s] TimeStamp Deleting Cell Server End ...
[12/12 16:00:32     28s] Multi-VT timing optimization disabled based on library information.
[12/12 16:00:32     28s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/12 16:00:32     28s] 
[12/12 16:00:32     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/12 16:00:32     28s] Summary for sequential cells identification: 
[12/12 16:00:32     28s]   Identified SBFF number: 114
[12/12 16:00:32     28s]   Identified MBFF number: 0
[12/12 16:00:32     28s]   Identified SB Latch number: 0
[12/12 16:00:32     28s]   Identified MB Latch number: 0
[12/12 16:00:32     28s]   Not identified SBFF number: 6
[12/12 16:00:32     28s]   Not identified MBFF number: 0
[12/12 16:00:32     28s]   Not identified SB Latch number: 0
[12/12 16:00:32     28s]   Not identified MB Latch number: 0
[12/12 16:00:32     28s]   Number of sequential cells which are not FFs: 83
[12/12 16:00:32     28s]  Visiting view : my_analysis_view_setup
[12/12 16:00:32     28s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/12 16:00:32     28s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/12 16:00:32     28s]  Visiting view : my_analysis_view_hold
[12/12 16:00:32     28s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/12 16:00:32     28s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/12 16:00:32     28s] TLC MultiMap info (StdDelay):
[12/12 16:00:32     28s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/12 16:00:32     28s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/12 16:00:32     28s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/12 16:00:32     28s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/12 16:00:32     28s]  Setting StdDelay to: 50.6ps
[12/12 16:00:32     28s] 
[12/12 16:00:32     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/12 16:00:32     28s] 
[12/12 16:00:32     28s] TimeStamp Deleting Cell Server Begin ...
[12/12 16:00:32     28s] 
[12/12 16:00:32     28s] TimeStamp Deleting Cell Server End ...
[12/12 16:00:32     28s] 
[12/12 16:00:32     28s] Creating Lib Analyzer ...
[12/12 16:00:32     28s] 
[12/12 16:00:32     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/12 16:00:32     28s] Summary for sequential cells identification: 
[12/12 16:00:32     28s]   Identified SBFF number: 114
[12/12 16:00:32     28s]   Identified MBFF number: 0
[12/12 16:00:32     28s]   Identified SB Latch number: 0
[12/12 16:00:32     28s]   Identified MB Latch number: 0
[12/12 16:00:32     28s]   Not identified SBFF number: 6
[12/12 16:00:32     28s]   Not identified MBFF number: 0
[12/12 16:00:32     28s]   Not identified SB Latch number: 0
[12/12 16:00:32     28s]   Not identified MB Latch number: 0
[12/12 16:00:32     28s]   Number of sequential cells which are not FFs: 83
[12/12 16:00:32     28s]  Visiting view : my_analysis_view_setup
[12/12 16:00:32     28s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/12 16:00:32     28s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/12 16:00:32     28s]  Visiting view : my_analysis_view_hold
[12/12 16:00:32     28s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/12 16:00:32     28s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/12 16:00:32     28s] TLC MultiMap info (StdDelay):
[12/12 16:00:32     28s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/12 16:00:32     28s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/12 16:00:32     28s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/12 16:00:32     28s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/12 16:00:32     28s]  Setting StdDelay to: 50.6ps
[12/12 16:00:32     28s] 
[12/12 16:00:32     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/12 16:00:32     28s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:00:32     28s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/12 16:00:32     28s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:00:32     28s] 
[12/12 16:00:33     29s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:29.2 mem=1762.0M
[12/12 16:00:33     29s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:29.2 mem=1762.0M
[12/12 16:00:33     29s] Creating Lib Analyzer, finished. 
[12/12 16:00:33     29s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1762.0M, EPOCH TIME: 1765535433.143004
[12/12 16:00:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] All LLGs are deleted
[12/12 16:00:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1762.0M, EPOCH TIME: 1765535433.143089
[12/12 16:00:33     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1762.0M, EPOCH TIME: 1765535433.143137
[12/12 16:00:33     29s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1762.0M, EPOCH TIME: 1765535433.143415
[12/12 16:00:33     29s] {MMLU 0 0 227}
[12/12 16:00:33     29s] ### Creating LA Mngr. totSessionCpu=0:00:29.2 mem=1762.0M
[12/12 16:00:33     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.2 mem=1762.0M
[12/12 16:00:33     29s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1762.01 MB )
[12/12 16:00:33     29s] (I)      ======================= Layers =======================
[12/12 16:00:33     29s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:33     29s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/12 16:00:33     29s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:33     29s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/12 16:00:33     29s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/12 16:00:33     29s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/12 16:00:33     29s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/12 16:00:33     29s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/12 16:00:33     29s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/12 16:00:33     29s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/12 16:00:33     29s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:33     29s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/12 16:00:33     29s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/12 16:00:33     29s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:33     29s] (I)      Started Import and model ( Curr Mem: 1762.01 MB )
[12/12 16:00:33     29s] (I)      Default pattern map key = source_default.
[12/12 16:00:33     29s] (I)      Number of ignored instance 0
[12/12 16:00:33     29s] (I)      Number of inbound cells 148
[12/12 16:00:33     29s] (I)      Number of opened ILM blockages 0
[12/12 16:00:33     29s] (I)      Number of instances temporarily fixed by detailed placement 44
[12/12 16:00:33     29s] (I)      numMoveCells=173, numMacros=148  numPads=33  numMultiRowHeightInsts=0
[12/12 16:00:33     29s] (I)      cell height: 5600, count: 173
[12/12 16:00:33     29s] (I)      Number of nets = 194 ( 33 ignored )
[12/12 16:00:33     29s] (I)      Read rows... (mem=1762.0M)
[12/12 16:00:33     29s] (I)      rowRegion is not equal to core box, resetting core box
[12/12 16:00:33     29s] (I)      rowRegion : (270000, 270000) - (1139680, 1138000)
[12/12 16:00:33     29s] (I)      coreBox   : (270000, 270000) - (1140000, 1140000)
[12/12 16:00:33     29s] (I)      Done Read rows (cpu=0.000s, mem=1762.0M)
[12/12 16:00:33     29s] (I)      Identified Clock instances: Flop 11, Clock buffer/inverter 0, Gate 0, Logic 0
[12/12 16:00:33     29s] (I)      Read module constraints... (mem=1762.0M)
[12/12 16:00:33     29s] (I)      Done Read module constraints (cpu=0.000s, mem=1762.0M)
[12/12 16:00:33     29s] (I)      == Non-default Options ==
[12/12 16:00:33     29s] (I)      Maximum routing layer                              : 4
[12/12 16:00:33     29s] (I)      Buffering-aware routing                            : true
[12/12 16:00:33     29s] (I)      Spread congestion away from blockages              : true
[12/12 16:00:33     29s] (I)      Number of threads                                  : 1
[12/12 16:00:33     29s] (I)      Overflow penalty cost                              : 10
[12/12 16:00:33     29s] (I)      Source-to-sink ratio                               : 0.300000
[12/12 16:00:33     29s] (I)      Method to set GCell size                           : row
[12/12 16:00:33     29s] (I)      Counted 12206 PG shapes. We will not process PG shapes layer by layer.
[12/12 16:00:33     29s] (I)      Use row-based GCell size
[12/12 16:00:33     29s] (I)      Use row-based GCell align
[12/12 16:00:33     29s] (I)      layer 0 area = 202000
[12/12 16:00:33     29s] (I)      layer 1 area = 202000
[12/12 16:00:33     29s] (I)      layer 2 area = 202000
[12/12 16:00:33     29s] (I)      layer 3 area = 562000
[12/12 16:00:33     29s] (I)      GCell unit size   : 5600
[12/12 16:00:33     29s] (I)      GCell multiplier  : 1
[12/12 16:00:33     29s] (I)      GCell row height  : 5600
[12/12 16:00:33     29s] (I)      Actual row height : 5600
[12/12 16:00:33     29s] (I)      GCell align ref   : 270000 270000
[12/12 16:00:33     29s] [NR-eGR] Track table information for default rule: 
[12/12 16:00:33     29s] [NR-eGR] M1 has single uniform track structure
[12/12 16:00:33     29s] [NR-eGR] M2 has single uniform track structure
[12/12 16:00:33     29s] [NR-eGR] M3 has single uniform track structure
[12/12 16:00:33     29s] [NR-eGR] TOP_M has single uniform track structure
[12/12 16:00:33     29s] (I)      ============== Default via ===============
[12/12 16:00:33     29s] (I)      +---+------------------+-----------------+
[12/12 16:00:33     29s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/12 16:00:33     29s] (I)      +---+------------------+-----------------+
[12/12 16:00:33     29s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/12 16:00:33     29s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/12 16:00:33     29s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[12/12 16:00:33     29s] (I)      +---+------------------+-----------------+
[12/12 16:00:33     29s] [NR-eGR] Read 19324 PG shapes
[12/12 16:00:33     29s] [NR-eGR] Read 0 clock shapes
[12/12 16:00:33     29s] [NR-eGR] Read 0 other shapes
[12/12 16:00:33     29s] [NR-eGR] #Routing Blockages  : 0
[12/12 16:00:33     29s] [NR-eGR] #Instance Blockages : 3048
[12/12 16:00:33     29s] [NR-eGR] #PG Blockages       : 19324
[12/12 16:00:33     29s] [NR-eGR] #Halo Blockages     : 0
[12/12 16:00:33     29s] [NR-eGR] #Boundary Blockages : 0
[12/12 16:00:33     29s] [NR-eGR] #Clock Blockages    : 0
[12/12 16:00:33     29s] [NR-eGR] #Other Blockages    : 0
[12/12 16:00:33     29s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/12 16:00:33     29s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/12 16:00:33     29s] [NR-eGR] Read 194 nets ( ignored 0 )
[12/12 16:00:33     29s] (I)      early_global_route_priority property id does not exist.
[12/12 16:00:33     29s] (I)      Read Num Blocks=22372  Num Prerouted Wires=0  Num CS=0
[12/12 16:00:33     29s] (I)      Layer 1 (V) : #blockages 8627 : #preroutes 0
[12/12 16:00:33     29s] (I)      Layer 2 (H) : #blockages 9135 : #preroutes 0
[12/12 16:00:33     29s] (I)      Layer 3 (V) : #blockages 4610 : #preroutes 0
[12/12 16:00:33     29s] (I)      Number of ignored nets                =      0
[12/12 16:00:33     29s] (I)      Number of connected nets              =      0
[12/12 16:00:33     29s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/12 16:00:33     29s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/12 16:00:33     29s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/12 16:00:33     29s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/12 16:00:33     29s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/12 16:00:33     29s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/12 16:00:33     29s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/12 16:00:33     29s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/12 16:00:33     29s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/12 16:00:33     29s] (I)      Constructing bin map
[12/12 16:00:33     29s] (I)      Initialize bin information with width=11200 height=11200
[12/12 16:00:33     29s] (I)      Done constructing bin map
[12/12 16:00:33     29s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/12 16:00:33     29s] (I)      Ndr track 0 does not exist
[12/12 16:00:33     29s] (I)      ---------------------Grid Graph Info--------------------
[12/12 16:00:33     29s] (I)      Routing area        : (0, 0) - (1410000, 1410000)
[12/12 16:00:33     29s] (I)      Core area           : (270000, 270000) - (1139680, 1138000)
[12/12 16:00:33     29s] (I)      Site width          :   560  (dbu)
[12/12 16:00:33     29s] (I)      Row height          :  5600  (dbu)
[12/12 16:00:33     29s] (I)      GCell row height    :  5600  (dbu)
[12/12 16:00:33     29s] (I)      GCell width         :  5600  (dbu)
[12/12 16:00:33     29s] (I)      GCell height        :  5600  (dbu)
[12/12 16:00:33     29s] (I)      Grid                :   252   252     4
[12/12 16:00:33     29s] (I)      Layer numbers       :     1     2     3     4
[12/12 16:00:33     29s] (I)      Vertical capacity   :     0  5600     0  5600
[12/12 16:00:33     29s] (I)      Horizontal capacity :     0     0  5600     0
[12/12 16:00:33     29s] (I)      Default wire width  :   230   280   280   440
[12/12 16:00:33     29s] (I)      Default wire space  :   230   280   280   460
[12/12 16:00:33     29s] (I)      Default wire pitch  :   460   560   560   900
[12/12 16:00:33     29s] (I)      Default pitch size  :   460   560   560  1120
[12/12 16:00:33     29s] (I)      First track coord   :   640   360   640  1480
[12/12 16:00:33     29s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/12 16:00:33     29s] (I)      Total num of tracks :  2517  2517  2517  1258
[12/12 16:00:33     29s] (I)      Num of masks        :     1     1     1     1
[12/12 16:00:33     29s] (I)      Num of trim masks   :     0     0     0     0
[12/12 16:00:33     29s] (I)      --------------------------------------------------------
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s] [NR-eGR] ============ Routing rule table ============
[12/12 16:00:33     29s] [NR-eGR] Rule id: 0  Nets: 194
[12/12 16:00:33     29s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/12 16:00:33     29s] (I)                    Layer    2    3     4 
[12/12 16:00:33     29s] (I)                    Pitch  560  560  1120 
[12/12 16:00:33     29s] (I)             #Used tracks    1    1     1 
[12/12 16:00:33     29s] (I)       #Fully used tracks    1    1     1 
[12/12 16:00:33     29s] [NR-eGR] ========================================
[12/12 16:00:33     29s] [NR-eGR] 
[12/12 16:00:33     29s] (I)      =============== Blocked Tracks ===============
[12/12 16:00:33     29s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:33     29s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/12 16:00:33     29s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:33     29s] (I)      |     1 |       0 |        0 |         0.00% |
[12/12 16:00:33     29s] (I)      |     2 |  634284 |   412494 |        65.03% |
[12/12 16:00:33     29s] (I)      |     3 |  634284 |   407016 |        64.17% |
[12/12 16:00:33     29s] (I)      |     4 |  317016 |   209032 |        65.94% |
[12/12 16:00:33     29s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:33     29s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1765.55 MB )
[12/12 16:00:33     29s] (I)      Reset routing kernel
[12/12 16:00:33     29s] (I)      Started Global Routing ( Curr Mem: 1765.55 MB )
[12/12 16:00:33     29s] (I)      totalPins=704  totalGlobalPin=637 (90.48%)
[12/12 16:00:33     29s] (I)      total 2D Cap : 584625 = (232994 H, 351631 V)
[12/12 16:00:33     29s] (I)      #blocked areas for congestion spreading : 5
[12/12 16:00:33     29s] [NR-eGR] Layer group 1: route 194 net(s) in layer range [2, 4]
[12/12 16:00:33     29s] (I)      
[12/12 16:00:33     29s] (I)      ============  Phase 1a Route ============
[12/12 16:00:33     29s] (I)      Usage: 4468 = (2405 H, 2063 V) = (1.03% H, 0.59% V) = (1.347e+04um H, 1.155e+04um V)
[12/12 16:00:33     29s] (I)      
[12/12 16:00:33     29s] (I)      ============  Phase 1b Route ============
[12/12 16:00:33     29s] (I)      Usage: 4468 = (2405 H, 2063 V) = (1.03% H, 0.59% V) = (1.347e+04um H, 1.155e+04um V)
[12/12 16:00:33     29s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.502080e+04um
[12/12 16:00:33     29s] (I)      Congestion metric : 0.01%H 0.00%V, 0.02%HV
[12/12 16:00:33     29s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/12 16:00:33     29s] (I)      
[12/12 16:00:33     29s] (I)      ============  Phase 1c Route ============
[12/12 16:00:33     29s] (I)      Usage: 4468 = (2405 H, 2063 V) = (1.03% H, 0.59% V) = (1.347e+04um H, 1.155e+04um V)
[12/12 16:00:33     29s] (I)      
[12/12 16:00:33     29s] (I)      ============  Phase 1d Route ============
[12/12 16:00:33     29s] (I)      Usage: 4468 = (2405 H, 2063 V) = (1.03% H, 0.59% V) = (1.347e+04um H, 1.155e+04um V)
[12/12 16:00:33     29s] (I)      
[12/12 16:00:33     29s] (I)      ============  Phase 1e Route ============
[12/12 16:00:33     29s] (I)      Usage: 4468 = (2405 H, 2063 V) = (1.03% H, 0.59% V) = (1.347e+04um H, 1.155e+04um V)
[12/12 16:00:33     29s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.502080e+04um
[12/12 16:00:33     29s] (I)      
[12/12 16:00:33     29s] (I)      ============  Phase 1l Route ============
[12/12 16:00:33     29s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/12 16:00:33     29s] (I)      Layer  2:     246840      2267         0      366500      266020    (57.94%) 
[12/12 16:00:33     29s] (I)      Layer  3:     236396      2402         0      363320      269200    (57.44%) 
[12/12 16:00:33     29s] (I)      Layer  4:     108245         5         0      189605      126655    (59.95%) 
[12/12 16:00:33     29s] (I)      Total:        591481      4674         0      919425      661875    (58.14%) 
[12/12 16:00:33     29s] (I)      
[12/12 16:00:33     29s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/12 16:00:33     29s] [NR-eGR]                        OverCon            
[12/12 16:00:33     29s] [NR-eGR]                         #Gcell     %Gcell
[12/12 16:00:33     29s] [NR-eGR]        Layer             (1-0)    OverCon
[12/12 16:00:33     29s] [NR-eGR] ----------------------------------------------
[12/12 16:00:33     29s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:33     29s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:33     29s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:33     29s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:33     29s] [NR-eGR] ----------------------------------------------
[12/12 16:00:33     29s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/12 16:00:33     29s] [NR-eGR] 
[12/12 16:00:33     29s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1766.55 MB )
[12/12 16:00:33     29s] (I)      total 2D Cap : 592712 = (236210 H, 356502 V)
[12/12 16:00:33     29s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/12 16:00:33     29s] (I)      ============= Track Assignment ============
[12/12 16:00:33     29s] (I)      Started Track Assignment (1T) ( Curr Mem: 1766.55 MB )
[12/12 16:00:33     29s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[12/12 16:00:33     29s] (I)      Run Multi-thread track assignment
[12/12 16:00:33     29s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1768.55 MB )
[12/12 16:00:33     29s] (I)      Started Export ( Curr Mem: 1768.55 MB )
[12/12 16:00:33     29s] [NR-eGR]                Length (um)  Vias 
[12/12 16:00:33     29s] [NR-eGR] ---------------------------------
[12/12 16:00:33     29s] [NR-eGR]  M1     (1H)             0   638 
[12/12 16:00:33     29s] [NR-eGR]  M2     (2V)         11756   994 
[12/12 16:00:33     29s] [NR-eGR]  M3     (3H)         13700    24 
[12/12 16:00:33     29s] [NR-eGR]  TOP_M  (4V)            35     0 
[12/12 16:00:33     29s] [NR-eGR] ---------------------------------
[12/12 16:00:33     29s] [NR-eGR]         Total        25491  1656 
[12/12 16:00:33     29s] [NR-eGR] --------------------------------------------------------------------------
[12/12 16:00:33     29s] [NR-eGR] Total half perimeter of net bounding box: 24484um
[12/12 16:00:33     29s] [NR-eGR] Total length: 25491um, number of vias: 1656
[12/12 16:00:33     29s] [NR-eGR] --------------------------------------------------------------------------
[12/12 16:00:33     29s] [NR-eGR] Total eGR-routed clock nets wire length: 1074um, number of vias: 25
[12/12 16:00:33     29s] [NR-eGR] --------------------------------------------------------------------------
[12/12 16:00:33     29s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1768.55 MB )
[12/12 16:00:33     29s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1768.55 MB )
[12/12 16:00:33     29s] (I)      ===================================== Runtime Summary ======================================
[12/12 16:00:33     29s] (I)       Step                                             %     Start    Finish      Real       CPU 
[12/12 16:00:33     29s] (I)      --------------------------------------------------------------------------------------------
[12/12 16:00:33     29s] (I)       Early Global Route kernel                  100.00%  5.95 sec  6.03 sec  0.08 sec  0.08 sec 
[12/12 16:00:33     29s] (I)       +-Import and model                          31.42%  5.96 sec  5.98 sec  0.02 sec  0.02 sec 
[12/12 16:00:33     29s] (I)       | +-Create place DB                          1.42%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | +-Import place data                      1.33%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | +-Read instances and placement         0.41%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | +-Read nets                            0.40%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | +-Create route DB                         22.42%  5.96 sec  5.97 sec  0.02 sec  0.02 sec 
[12/12 16:00:33     29s] (I)       | | +-Import route data (1T)                22.04%  5.96 sec  5.97 sec  0.02 sec  0.02 sec 
[12/12 16:00:33     29s] (I)       | | | +-Read blockages ( Layer 2-4 )         4.45%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | | +-Read routing blockages             0.00%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | | +-Read instance blockages            0.38%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | | +-Read PG blockages                  3.32%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | | +-Read clock blockages               0.02%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | | +-Read other blockages               0.02%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | | +-Read halo blockages                0.01%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | | +-Read boundary cut boxes            0.00%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | +-Read blackboxes                      0.02%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | +-Read prerouted                       0.05%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | +-Read unlegalized nets                0.02%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | +-Read nets                            0.10%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | +-Set up via pillars                   0.01%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | +-Initialize 3D grid graph             0.84%  5.96 sec  5.96 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | +-Model blockage capacity             14.74%  5.96 sec  5.97 sec  0.01 sec  0.01 sec 
[12/12 16:00:33     29s] (I)       | | | | +-Initialize 3D capacity            13.49%  5.96 sec  5.97 sec  0.01 sec  0.01 sec 
[12/12 16:00:33     29s] (I)       | +-Read aux data                            0.91%  5.97 sec  5.97 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | +-Others data preparation                  0.30%  5.98 sec  5.98 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | +-Create route kernel                      5.84%  5.98 sec  5.98 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       +-Global Routing                            37.82%  5.98 sec  6.01 sec  0.03 sec  0.03 sec 
[12/12 16:00:33     29s] (I)       | +-Initialization                           2.22%  5.98 sec  5.98 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | +-Net group 1                             29.52%  5.98 sec  6.00 sec  0.02 sec  0.02 sec 
[12/12 16:00:33     29s] (I)       | | +-Generate topology                      0.35%  5.98 sec  5.98 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | +-Phase 1a                               3.37%  5.99 sec  5.99 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | +-Pattern routing (1T)                 1.98%  5.99 sec  5.99 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | +-Add via demand to 2D                 1.13%  5.99 sec  5.99 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | +-Phase 1b                               0.26%  5.99 sec  5.99 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | +-Phase 1c                               0.02%  5.99 sec  5.99 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | +-Phase 1d                               0.02%  5.99 sec  5.99 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | +-Phase 1e                               0.65%  5.99 sec  5.99 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | +-Route legalization                   0.32%  5.99 sec  5.99 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | | +-Legalize Blockage Violations       0.05%  5.99 sec  5.99 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | | | +-Legalize Reach Aware Violations    0.08%  5.99 sec  5.99 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | +-Phase 1l                              15.99%  5.99 sec  6.00 sec  0.01 sec  0.01 sec 
[12/12 16:00:33     29s] (I)       | | | +-Layer assignment (1T)               11.62%  6.00 sec  6.00 sec  0.01 sec  0.01 sec 
[12/12 16:00:33     29s] (I)       | +-Clean cong LA                            0.00%  6.00 sec  6.00 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       +-Export 3D cong map                         9.77%  6.01 sec  6.02 sec  0.01 sec  0.01 sec 
[12/12 16:00:33     29s] (I)       | +-Export 2D cong map                       1.87%  6.02 sec  6.02 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       +-Extract Global 3D Wires                    0.11%  6.02 sec  6.02 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       +-Track Assignment (1T)                     13.81%  6.02 sec  6.03 sec  0.01 sec  0.01 sec 
[12/12 16:00:33     29s] (I)       | +-Initialization                           0.03%  6.02 sec  6.02 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | +-Track Assignment Kernel                 13.41%  6.02 sec  6.03 sec  0.01 sec  0.01 sec 
[12/12 16:00:33     29s] (I)       | +-Free Memory                              0.00%  6.03 sec  6.03 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       +-Export                                     3.30%  6.03 sec  6.03 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | +-Export DB wires                          1.25%  6.03 sec  6.03 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | +-Export all nets                        0.88%  6.03 sec  6.03 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | | +-Set wire vias                          0.13%  6.03 sec  6.03 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | +-Report wirelength                        1.31%  6.03 sec  6.03 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | +-Update net boxes                         0.35%  6.03 sec  6.03 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       | +-Update timing                            0.00%  6.03 sec  6.03 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)       +-Postprocess design                         0.09%  6.03 sec  6.03 sec  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)      ====================== Summary by functions ======================
[12/12 16:00:33     29s] (I)       Lv  Step                                   %      Real       CPU 
[12/12 16:00:33     29s] (I)      ------------------------------------------------------------------
[12/12 16:00:33     29s] (I)        0  Early Global Route kernel        100.00%  0.08 sec  0.08 sec 
[12/12 16:00:33     29s] (I)        1  Global Routing                    37.82%  0.03 sec  0.03 sec 
[12/12 16:00:33     29s] (I)        1  Import and model                  31.42%  0.02 sec  0.02 sec 
[12/12 16:00:33     29s] (I)        1  Track Assignment (1T)             13.81%  0.01 sec  0.01 sec 
[12/12 16:00:33     29s] (I)        1  Export 3D cong map                 9.77%  0.01 sec  0.01 sec 
[12/12 16:00:33     29s] (I)        1  Export                             3.30%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        1  Extract Global 3D Wires            0.11%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        1  Postprocess design                 0.09%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        2  Net group 1                       29.52%  0.02 sec  0.02 sec 
[12/12 16:00:33     29s] (I)        2  Create route DB                   22.42%  0.02 sec  0.02 sec 
[12/12 16:00:33     29s] (I)        2  Track Assignment Kernel           13.41%  0.01 sec  0.01 sec 
[12/12 16:00:33     29s] (I)        2  Create route kernel                5.84%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        2  Initialization                     2.26%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        2  Export 2D cong map                 1.87%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        2  Create place DB                    1.42%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        2  Report wirelength                  1.31%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        2  Export DB wires                    1.25%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        2  Read aux data                      0.91%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        2  Update net boxes                   0.35%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        2  Others data preparation            0.30%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        3  Import route data (1T)            22.04%  0.02 sec  0.02 sec 
[12/12 16:00:33     29s] (I)        3  Phase 1l                          15.99%  0.01 sec  0.01 sec 
[12/12 16:00:33     29s] (I)        3  Phase 1a                           3.37%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        3  Import place data                  1.33%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        3  Export all nets                    0.88%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        3  Phase 1e                           0.65%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        3  Generate topology                  0.35%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        3  Phase 1b                           0.26%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        3  Set wire vias                      0.13%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        3  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        3  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        4  Model blockage capacity           14.74%  0.01 sec  0.01 sec 
[12/12 16:00:33     29s] (I)        4  Layer assignment (1T)             11.62%  0.01 sec  0.01 sec 
[12/12 16:00:33     29s] (I)        4  Read blockages ( Layer 2-4 )       4.45%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        4  Pattern routing (1T)               1.98%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        4  Add via demand to 2D               1.13%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        4  Initialize 3D grid graph           0.84%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        4  Read nets                          0.51%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        4  Read instances and placement       0.41%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        4  Route legalization                 0.32%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        4  Read prerouted                     0.05%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        4  Read unlegalized nets              0.02%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        4  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        5  Initialize 3D capacity            13.49%  0.01 sec  0.01 sec 
[12/12 16:00:33     29s] (I)        5  Read PG blockages                  3.32%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        5  Read instance blockages            0.38%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        5  Legalize Reach Aware Violations    0.08%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        5  Legalize Blockage Violations       0.05%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        5  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        5  Read other blockages               0.02%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[12/12 16:00:33     29s] {MMLU 0 0 227}
[12/12 16:00:33     29s] ### Creating LA Mngr. totSessionCpu=0:00:29.3 mem=1768.6M
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s] Trim Metal Layers:
[12/12 16:00:33     29s] LayerId::1 widthSet size::1
[12/12 16:00:33     29s] LayerId::2 widthSet size::1
[12/12 16:00:33     29s] LayerId::3 widthSet size::1
[12/12 16:00:33     29s] LayerId::4 widthSet size::1
[12/12 16:00:33     29s] Updating RC grid for preRoute extraction ...
[12/12 16:00:33     29s] eee: pegSigSF::1.070000
[12/12 16:00:33     29s] Initializing multi-corner resistance tables ...
[12/12 16:00:33     29s] eee: l::1 avDens::0.106158 usedTrk::2495.554290 availTrk::23507.914525 sigTrk::2495.554290
[12/12 16:00:33     29s] eee: l::2 avDens::0.029120 usedTrk::283.724375 availTrk::9743.405479 sigTrk::283.724375
[12/12 16:00:33     29s] eee: l::3 avDens::0.015291 usedTrk::335.852499 availTrk::21964.723808 sigTrk::335.852499
[12/12 16:00:33     29s] eee: l::4 avDens::0.048165 usedTrk::884.605538 availTrk::18366.133258 sigTrk::884.605538
[12/12 16:00:33     29s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.246921 uaWl=1.000000 uaWlH=0.538809 aWlH=0.000000 lMod=0 pMax=0.904400 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/12 16:00:33     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.3 mem=1768.6M
[12/12 16:00:33     29s] Extraction called for design 'source' of instances=321 and nets=232 using extraction engine 'preRoute' .
[12/12 16:00:33     29s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 16:00:33     29s] Type 'man IMPEXT-3530' for more detail.
[12/12 16:00:33     29s] PreRoute RC Extraction called for design source.
[12/12 16:00:33     29s] RC Extraction called in multi-corner(1) mode.
[12/12 16:00:33     29s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/12 16:00:33     29s] Type 'man IMPEXT-6197' for more detail.
[12/12 16:00:33     29s] RCMode: PreRoute
[12/12 16:00:33     29s]       RC Corner Indexes            0   
[12/12 16:00:33     29s] Capacitance Scaling Factor   : 1.00000 
[12/12 16:00:33     29s] Resistance Scaling Factor    : 1.00000 
[12/12 16:00:33     29s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 16:00:33     29s] Clock Res. Scaling Factor    : 1.00000 
[12/12 16:00:33     29s] Shrink Factor                : 1.00000
[12/12 16:00:33     29s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s] Trim Metal Layers:
[12/12 16:00:33     29s] LayerId::1 widthSet size::1
[12/12 16:00:33     29s] LayerId::2 widthSet size::1
[12/12 16:00:33     29s] LayerId::3 widthSet size::1
[12/12 16:00:33     29s] LayerId::4 widthSet size::1
[12/12 16:00:33     29s] Updating RC grid for preRoute extraction ...
[12/12 16:00:33     29s] eee: pegSigSF::1.070000
[12/12 16:00:33     29s] Initializing multi-corner resistance tables ...
[12/12 16:00:33     29s] eee: l::1 avDens::0.106158 usedTrk::2495.554290 availTrk::23507.914525 sigTrk::2495.554290
[12/12 16:00:33     29s] eee: l::2 avDens::0.029120 usedTrk::283.724375 availTrk::9743.405479 sigTrk::283.724375
[12/12 16:00:33     29s] eee: l::3 avDens::0.015291 usedTrk::335.852499 availTrk::21964.723808 sigTrk::335.852499
[12/12 16:00:33     29s] eee: l::4 avDens::0.048165 usedTrk::884.605538 availTrk::18366.133258 sigTrk::884.605538
[12/12 16:00:33     29s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.246921 uaWl=1.000000 uaWlH=0.538809 aWlH=0.000000 lMod=0 pMax=0.904400 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/12 16:00:33     29s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1768.555M)
[12/12 16:00:33     29s] All LLGs are deleted
[12/12 16:00:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1768.6M, EPOCH TIME: 1765535433.266221
[12/12 16:00:33     29s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1768.6M, EPOCH TIME: 1765535433.266574
[12/12 16:00:33     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1768.6M, EPOCH TIME: 1765535433.266690
[12/12 16:00:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1768.6M, EPOCH TIME: 1765535433.266870
[12/12 16:00:33     29s] Max number of tech site patterns supported in site array is 256.
[12/12 16:00:33     29s] Core basic site is CoreSite
[12/12 16:00:33     29s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1768.6M, EPOCH TIME: 1765535433.279172
[12/12 16:00:33     29s] After signature check, allow fast init is true, keep pre-filter is true.
[12/12 16:00:33     29s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/12 16:00:33     29s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1768.6M, EPOCH TIME: 1765535433.280548
[12/12 16:00:33     29s] Fast DP-INIT is on for default
[12/12 16:00:33     29s] Atter site array init, number of instance map data is 0.
[12/12 16:00:33     29s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1768.6M, EPOCH TIME: 1765535433.284786
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:33     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.020, MEM:1768.6M, EPOCH TIME: 1765535433.286203
[12/12 16:00:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] Starting delay calculation for Setup views
[12/12 16:00:33     29s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/12 16:00:33     29s] #################################################################################
[12/12 16:00:33     29s] # Design Stage: PreRoute
[12/12 16:00:33     29s] # Design Name: source
[12/12 16:00:33     29s] # Design Mode: 90nm
[12/12 16:00:33     29s] # Analysis Mode: MMMC Non-OCV 
[12/12 16:00:33     29s] # Parasitics Mode: No SPEF/RCDB 
[12/12 16:00:33     29s] # Signoff Settings: SI Off 
[12/12 16:00:33     29s] #################################################################################
[12/12 16:00:33     29s] Calculate delays in BcWc mode...
[12/12 16:00:33     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1778.1M, InitMEM = 1778.1M)
[12/12 16:00:33     29s] Start delay calculation (fullDC) (1 T). (MEM=1778.12)
[12/12 16:00:33     29s] Start AAE Lib Loading. (MEM=1789.63)
[12/12 16:00:33     29s] End AAE Lib Loading. (MEM=1808.71 CPU=0:00:00.0 Real=0:00:00.0)
[12/12 16:00:33     29s] End AAE Lib Interpolated Model. (MEM=1808.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:33     29s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver psign/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:33     29s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:33     29s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_7/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:33     29s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:33     29s] **WARN: (IMPMSMV-1810):	Net result[6], driver result_reg[6]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_6/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:33     29s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:33     29s] **WARN: (IMPMSMV-1810):	Net result[5], driver result_reg[5]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_5/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:33     29s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:33     29s] **WARN: (IMPMSMV-1810):	Net result[4], driver result_reg[4]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_4/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:33     29s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:33     29s] **WARN: (IMPMSMV-1810):	Net result[3], driver result_reg[3]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_3/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:33     29s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:33     29s] **WARN: (IMPMSMV-1810):	Net result[2], driver result_reg[2]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_2/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:33     29s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:33     29s] **WARN: (IMPMSMV-1810):	Net result[1], driver result_reg[1]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_1/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:33     29s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:33     29s] **WARN: (IMPMSMV-1810):	Net result[0], driver result_reg[0]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_0/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:33     29s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:33     29s] **WARN: (IMPMSMV-1810):	Net carry, driver carry_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pcarry/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:33     29s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:33     29s] **WARN: (IMPMSMV-1810):	Net zero, driver zero_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pzero/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:33     29s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:33     29s] **WARN: (IMPMSMV-1810):	Net overflow, driver overflow_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver poverflow/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:33     29s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:33     29s] Total number of fetched objects 227
[12/12 16:00:33     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:33     29s] End delay calculation. (MEM=1864.48 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:00:33     29s] End delay calculation (fullDC). (MEM=1864.48 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:00:33     29s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1864.5M) ***
[12/12 16:00:33     29s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:29.6 mem=1856.5M)
[12/12 16:00:33     29s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -30.872 |
|           TNS (ns):|-199.374 |
|    Violating Paths:|   16    |
|          All Paths:|   23    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |     11 (11)      |
|   max_fanout   |      0 (0)       |     0      |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1871.7M, EPOCH TIME: 1765535433.539578
[12/12 16:00:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:33     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:1871.7M, EPOCH TIME: 1765535433.555152
[12/12 16:00:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] Density: 0.408%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1604.6M, totSessionCpu=0:00:30 **
[12/12 16:00:33     29s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:00:29.6/0:00:35.0 (0.8), mem = 1829.7M
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s] =============================================================================================
[12/12 16:00:33     29s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.15-s110_1
[12/12 16:00:33     29s] =============================================================================================
[12/12 16:00:33     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:33     29s] ---------------------------------------------------------------------------------------------
[12/12 16:00:33     29s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:33     29s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.5 % )     0:00:00.3 /  0:00:00.3    0.9
[12/12 16:00:33     29s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:33     29s] [ CellServerInit         ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/12 16:00:33     29s] [ LibAnalyzerInit        ]      2   0:00:02.1  (  75.6 % )     0:00:02.1 /  0:00:02.1    1.0
[12/12 16:00:33     29s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:33     29s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:33     29s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:00:33     29s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/12 16:00:33     29s] [ TimingUpdate           ]      1   0:00:00.1  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:33     29s] [ FullDelayCalc          ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/12 16:00:33     29s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:33     29s] [ MISC                   ]          0:00:00.3  (   9.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/12 16:00:33     29s] ---------------------------------------------------------------------------------------------
[12/12 16:00:33     29s]  InitOpt #1 TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[12/12 16:00:33     29s] ---------------------------------------------------------------------------------------------
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/12 16:00:33     29s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:33     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.6 mem=1829.7M
[12/12 16:00:33     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1829.7M, EPOCH TIME: 1765535433.563754
[12/12 16:00:33     29s] Processing tracks to init pin-track alignment.
[12/12 16:00:33     29s] z: 2, totalTracks: 1
[12/12 16:00:33     29s] z: 4, totalTracks: 1
[12/12 16:00:33     29s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:33     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1829.7M, EPOCH TIME: 1765535433.567196
[12/12 16:00:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:33     29s] OPERPROF:     Starting CMU at level 3, MEM:1829.7M, EPOCH TIME: 1765535433.582087
[12/12 16:00:33     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1829.7M, EPOCH TIME: 1765535433.582495
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:33     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1829.7M, EPOCH TIME: 1765535433.583089
[12/12 16:00:33     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1829.7M, EPOCH TIME: 1765535433.583139
[12/12 16:00:33     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1829.7M, EPOCH TIME: 1765535433.583191
[12/12 16:00:33     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1829.7MB).
[12/12 16:00:33     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.020, MEM:1829.7M, EPOCH TIME: 1765535433.583295
[12/12 16:00:33     29s] TotalInstCnt at PhyDesignMc Initialization: 173
[12/12 16:00:33     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.6 mem=1829.7M
[12/12 16:00:33     29s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1829.7M, EPOCH TIME: 1765535433.583838
[12/12 16:00:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1829.7M, EPOCH TIME: 1765535433.586417
[12/12 16:00:33     29s] TotalInstCnt at PhyDesignMc Destruction: 173
[12/12 16:00:33     29s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:33     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.6 mem=1829.7M
[12/12 16:00:33     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1829.7M, EPOCH TIME: 1765535433.586842
[12/12 16:00:33     29s] Processing tracks to init pin-track alignment.
[12/12 16:00:33     29s] z: 2, totalTracks: 1
[12/12 16:00:33     29s] z: 4, totalTracks: 1
[12/12 16:00:33     29s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:33     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1829.7M, EPOCH TIME: 1765535433.590054
[12/12 16:00:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:33     29s] OPERPROF:     Starting CMU at level 3, MEM:1829.7M, EPOCH TIME: 1765535433.605064
[12/12 16:00:33     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1829.7M, EPOCH TIME: 1765535433.605433
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:33     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1829.7M, EPOCH TIME: 1765535433.606027
[12/12 16:00:33     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1829.7M, EPOCH TIME: 1765535433.606078
[12/12 16:00:33     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1829.7M, EPOCH TIME: 1765535433.606118
[12/12 16:00:33     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1829.7MB).
[12/12 16:00:33     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:1829.7M, EPOCH TIME: 1765535433.606219
[12/12 16:00:33     29s] TotalInstCnt at PhyDesignMc Initialization: 173
[12/12 16:00:33     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.6 mem=1829.7M
[12/12 16:00:33     29s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1829.7M, EPOCH TIME: 1765535433.606564
[12/12 16:00:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1829.7M, EPOCH TIME: 1765535433.609087
[12/12 16:00:33     29s] TotalInstCnt at PhyDesignMc Destruction: 173
[12/12 16:00:33     29s] *** Starting optimizing excluded clock nets MEM= 1829.7M) ***
[12/12 16:00:33     29s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1829.7M) ***
[12/12 16:00:33     29s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[12/12 16:00:33     29s] Begin: GigaOpt Route Type Constraints Refinement
[12/12 16:00:33     29s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:29.6/0:00:35.1 (0.8), mem = 1829.7M
[12/12 16:00:33     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.1
[12/12 16:00:33     29s] ### Creating RouteCongInterface, started
[12/12 16:00:33     29s] ### Creating TopoMgr, started
[12/12 16:00:33     29s] ### Creating TopoMgr, finished
[12/12 16:00:33     29s] #optDebug: Start CG creation (mem=1829.7M)
[12/12 16:00:33     29s]  ...initializing CG  maxDriveDist 4005.703000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 400.570000 
[12/12 16:00:33     29s] (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:33     29s]  ...processing cgPrt (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:33     29s]  ...processing cgEgp (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:33     29s]  ...processing cgPbk (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:33     29s]  ...processing cgNrb(cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:33     29s]  ...processing cgObs (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:33     29s]  ...processing cgCon (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:33     29s]  ...processing cgPdm (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:33     29s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s] #optDebug: {0, 1.000}
[12/12 16:00:33     29s] ### Creating RouteCongInterface, finished
[12/12 16:00:33     29s] Updated routing constraints on 0 nets.
[12/12 16:00:33     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.1
[12/12 16:00:33     29s] Bottom Preferred Layer:
[12/12 16:00:33     29s]     None
[12/12 16:00:33     29s] Via Pillar Rule:
[12/12 16:00:33     29s]     None
[12/12 16:00:33     29s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:29.8/0:00:35.3 (0.8), mem = 1912.6M
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s] =============================================================================================
[12/12 16:00:33     29s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.15-s110_1
[12/12 16:00:33     29s] =============================================================================================
[12/12 16:00:33     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:33     29s] ---------------------------------------------------------------------------------------------
[12/12 16:00:33     29s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  96.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:33     29s] [ MISC                   ]          0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:33     29s] ---------------------------------------------------------------------------------------------
[12/12 16:00:33     29s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:33     29s] ---------------------------------------------------------------------------------------------
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s] End: GigaOpt Route Type Constraints Refinement
[12/12 16:00:33     29s] The useful skew maximum allowed delay is: 0.3
[12/12 16:00:33     29s] Deleting Lib Analyzer.
[12/12 16:00:33     29s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:29.9/0:00:35.3 (0.8), mem = 1912.6M
[12/12 16:00:33     29s] Info: 32 io nets excluded
[12/12 16:00:33     29s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:33     29s] ### Creating LA Mngr. totSessionCpu=0:00:29.9 mem=1912.6M
[12/12 16:00:33     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.9 mem=1912.6M
[12/12 16:00:33     29s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/12 16:00:33     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.2
[12/12 16:00:33     29s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:33     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.9 mem=1912.6M
[12/12 16:00:33     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1912.6M, EPOCH TIME: 1765535433.890846
[12/12 16:00:33     29s] Processing tracks to init pin-track alignment.
[12/12 16:00:33     29s] z: 2, totalTracks: 1
[12/12 16:00:33     29s] z: 4, totalTracks: 1
[12/12 16:00:33     29s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:33     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1912.6M, EPOCH TIME: 1765535433.894416
[12/12 16:00:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:33     29s] OPERPROF:     Starting CMU at level 3, MEM:1912.6M, EPOCH TIME: 1765535433.909168
[12/12 16:00:33     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1912.6M, EPOCH TIME: 1765535433.909551
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:33     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1912.6M, EPOCH TIME: 1765535433.910145
[12/12 16:00:33     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1912.6M, EPOCH TIME: 1765535433.910195
[12/12 16:00:33     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1912.6M, EPOCH TIME: 1765535433.910237
[12/12 16:00:33     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1912.6MB).
[12/12 16:00:33     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:1912.6M, EPOCH TIME: 1765535433.910340
[12/12 16:00:33     29s] TotalInstCnt at PhyDesignMc Initialization: 173
[12/12 16:00:33     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.9 mem=1912.6M
[12/12 16:00:33     29s] 
[12/12 16:00:33     29s] Footprint cell information for calculating maxBufDist
[12/12 16:00:33     29s] *info: There are 13 candidate Buffer cells
[12/12 16:00:33     29s] *info: There are 11 candidate Inverter cells
[12/12 16:00:33     29s] 
[12/12 16:00:34     30s] #optDebug: Start CG creation (mem=1912.6M)
[12/12 16:00:34     30s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 39.200000 
[12/12 16:00:34     30s] (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:34     30s]  ...processing cgPrt (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:34     30s]  ...processing cgEgp (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:34     30s]  ...processing cgPbk (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:34     30s]  ...processing cgNrb(cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:34     30s]  ...processing cgObs (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:34     30s]  ...processing cgCon (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:34     30s]  ...processing cgPdm (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:34     30s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1912.6M)
[12/12 16:00:34     30s] ### Creating RouteCongInterface, started
[12/12 16:00:34     30s] 
[12/12 16:00:34     30s] Creating Lib Analyzer ...
[12/12 16:00:34     30s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:00:34     30s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/12 16:00:34     30s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:00:34     30s] 
[12/12 16:00:35     31s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:31.4 mem=1928.6M
[12/12 16:00:35     31s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:31.4 mem=1928.6M
[12/12 16:00:35     31s] Creating Lib Analyzer, finished. 
[12/12 16:00:35     31s] 
[12/12 16:00:35     31s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/12 16:00:35     31s] 
[12/12 16:00:35     31s] #optDebug: {0, 1.000}
[12/12 16:00:35     31s] ### Creating RouteCongInterface, finished
[12/12 16:00:35     31s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1966.7M, EPOCH TIME: 1765535435.506669
[12/12 16:00:35     31s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1966.7M, EPOCH TIME: 1765535435.506774
[12/12 16:00:35     31s] 
[12/12 16:00:35     31s] Netlist preparation processing... 
[12/12 16:00:35     31s] Removed 0 instance
[12/12 16:00:35     31s] *info: Marking 0 isolation instances dont touch
[12/12 16:00:35     31s] *info: Marking 0 level shifter instances dont touch
[12/12 16:00:35     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1985.8M, EPOCH TIME: 1765535435.517220
[12/12 16:00:35     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:173).
[12/12 16:00:35     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:35     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:35     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:35     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1897.8M, EPOCH TIME: 1765535435.520436
[12/12 16:00:35     31s] TotalInstCnt at PhyDesignMc Destruction: 173
[12/12 16:00:35     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.2
[12/12 16:00:35     31s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:31.5/0:00:37.0 (0.9), mem = 1897.8M
[12/12 16:00:35     31s] 
[12/12 16:00:35     31s] =============================================================================================
[12/12 16:00:35     31s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.15-s110_1
[12/12 16:00:35     31s] =============================================================================================
[12/12 16:00:35     31s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:35     31s] ---------------------------------------------------------------------------------------------
[12/12 16:00:35     31s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  64.0 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:35     31s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:35     31s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/12 16:00:35     31s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:35     31s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:35     31s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  20.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/12 16:00:35     31s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:35     31s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:35     31s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:35     31s] [ MISC                   ]          0:00:00.2  (  12.6 % )     0:00:00.2 /  0:00:00.2    0.9
[12/12 16:00:35     31s] ---------------------------------------------------------------------------------------------
[12/12 16:00:35     31s]  SimplifyNetlist #1 TOTAL           0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[12/12 16:00:35     31s] ---------------------------------------------------------------------------------------------
[12/12 16:00:35     31s] 
[12/12 16:00:35     31s] 
[12/12 16:00:35     31s] Active setup views:
[12/12 16:00:35     31s]  my_analysis_view_setup
[12/12 16:00:35     31s]   Dominating endpoints: 0
[12/12 16:00:35     31s]   Dominating TNS: -0.000
[12/12 16:00:35     31s] 
[12/12 16:00:35     31s] Deleting Lib Analyzer.
[12/12 16:00:35     31s] Begin: GigaOpt Global Optimization
[12/12 16:00:35     31s] *info: use new DP (enabled)
[12/12 16:00:35     31s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/12 16:00:35     31s] Info: 32 io nets excluded
[12/12 16:00:35     31s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:35     31s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:31.6/0:00:37.1 (0.9), mem = 1916.9M
[12/12 16:00:35     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.3
[12/12 16:00:35     31s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:35     31s] ### Creating PhyDesignMc. totSessionCpu=0:00:31.6 mem=1916.9M
[12/12 16:00:35     31s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/12 16:00:35     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1916.9M, EPOCH TIME: 1765535435.607092
[12/12 16:00:35     31s] Processing tracks to init pin-track alignment.
[12/12 16:00:35     31s] z: 2, totalTracks: 1
[12/12 16:00:35     31s] z: 4, totalTracks: 1
[12/12 16:00:35     31s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:35     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1916.9M, EPOCH TIME: 1765535435.610746
[12/12 16:00:35     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:35     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:35     31s] 
[12/12 16:00:35     31s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:35     31s] OPERPROF:     Starting CMU at level 3, MEM:1916.9M, EPOCH TIME: 1765535435.625679
[12/12 16:00:35     31s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1916.9M, EPOCH TIME: 1765535435.626091
[12/12 16:00:35     31s] 
[12/12 16:00:35     31s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:35     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1916.9M, EPOCH TIME: 1765535435.626684
[12/12 16:00:35     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1916.9M, EPOCH TIME: 1765535435.626734
[12/12 16:00:35     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1916.9M, EPOCH TIME: 1765535435.626776
[12/12 16:00:35     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1916.9MB).
[12/12 16:00:35     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1916.9M, EPOCH TIME: 1765535435.626881
[12/12 16:00:35     31s] TotalInstCnt at PhyDesignMc Initialization: 173
[12/12 16:00:35     31s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:31.6 mem=1916.9M
[12/12 16:00:35     31s] ### Creating RouteCongInterface, started
[12/12 16:00:35     31s] 
[12/12 16:00:35     31s] Creating Lib Analyzer ...
[12/12 16:00:35     31s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:00:35     31s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/12 16:00:35     31s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:00:35     31s] 
[12/12 16:00:36     32s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:32.7 mem=1916.9M
[12/12 16:00:36     32s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:32.7 mem=1916.9M
[12/12 16:00:36     32s] Creating Lib Analyzer, finished. 
[12/12 16:00:36     32s] 
[12/12 16:00:36     32s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/12 16:00:36     32s] 
[12/12 16:00:36     32s] #optDebug: {0, 1.000}
[12/12 16:00:36     32s] ### Creating RouteCongInterface, finished
[12/12 16:00:36     32s] *info: 32 io nets excluded
[12/12 16:00:36     32s] *info: 1 clock net excluded
[12/12 16:00:36     32s] *info: 1 no-driver net excluded.
[12/12 16:00:36     32s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1974.2M, EPOCH TIME: 1765535436.931967
[12/12 16:00:36     32s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1974.2M, EPOCH TIME: 1765535436.932070
[12/12 16:00:37     33s] ** GigaOpt Global Opt WNS Slack -30.872  TNS Slack -199.374 
[12/12 16:00:37     33s] +--------+--------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:37     33s] |  WNS   |  TNS   | Density |    Real    |  Mem   |      Worst View      |Pathgroup|    End Point    |
[12/12 16:00:37     33s] +--------+--------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:37     33s] | -30.872|-199.374|    0.41%|   0:00:00.0| 1974.2M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.890|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.890|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.890|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.433|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.433|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.433|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.433|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.433|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.433|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.433|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.433|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.433|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.433|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.433|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.433|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] | -30.872|-197.433|    0.41%|   0:00:00.0| 2005.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:37     33s] +--------+--------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:37     33s] 
[12/12 16:00:37     33s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2005.8M) ***
[12/12 16:00:37     33s] 
[12/12 16:00:37     33s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2005.8M) ***
[12/12 16:00:37     33s] ** GigaOpt Global Opt End WNS Slack -30.872  TNS Slack -197.433 
[12/12 16:00:37     33s] Total-nets :: 195, Stn-nets :: 3, ratio :: 1.53846 %, Total-len 25478, Stn-len 64.962
[12/12 16:00:37     33s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1986.7M, EPOCH TIME: 1765535437.248845
[12/12 16:00:37     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:00:37     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:37     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:37     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:37     33s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1921.7M, EPOCH TIME: 1765535437.252298
[12/12 16:00:37     33s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:00:37     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.3
[12/12 16:00:37     33s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:33.3/0:00:38.7 (0.9), mem = 1921.7M
[12/12 16:00:37     33s] 
[12/12 16:00:37     33s] =============================================================================================
[12/12 16:00:37     33s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.15-s110_1
[12/12 16:00:37     33s] =============================================================================================
[12/12 16:00:37     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:37     33s] ---------------------------------------------------------------------------------------------
[12/12 16:00:37     33s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:37     33s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  64.8 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:37     33s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:37     33s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[12/12 16:00:37     33s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:37     33s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:37     33s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:37     33s] [ BottleneckAnalyzerInit ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:37     33s] [ TransformInit          ]      1   0:00:00.2  (  13.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:37     33s] [ OptSingleIteration     ]     16   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/12 16:00:37     33s] [ OptGetWeight           ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:37     33s] [ OptEval                ]     16   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/12 16:00:37     33s] [ OptCommit              ]     16   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:37     33s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/12 16:00:37     33s] [ IncrDelayCalc          ]     21   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.2
[12/12 16:00:37     33s] [ SetupOptGetWorkingSet  ]     16   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:37     33s] [ SetupOptGetActiveNode  ]     16   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:37     33s] [ SetupOptSlackGraph     ]     16   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:37     33s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:37     33s] [ MISC                   ]          0:00:00.2  (  10.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:37     33s] ---------------------------------------------------------------------------------------------
[12/12 16:00:37     33s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/12 16:00:37     33s] ---------------------------------------------------------------------------------------------
[12/12 16:00:37     33s] 
[12/12 16:00:37     33s] End: GigaOpt Global Optimization
[12/12 16:00:37     33s] *** Timing NOT met, worst failing slack is -30.872
[12/12 16:00:37     33s] *** Check timing (0:00:00.0)
[12/12 16:00:37     33s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/12 16:00:37     33s] Deleting Lib Analyzer.
[12/12 16:00:37     33s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/12 16:00:37     33s] Info: 32 io nets excluded
[12/12 16:00:37     33s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:37     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.3 mem=1921.7M
[12/12 16:00:37     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.3 mem=1921.7M
[12/12 16:00:37     33s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/12 16:00:37     33s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:37     33s] ### Creating PhyDesignMc. totSessionCpu=0:00:33.3 mem=1978.9M
[12/12 16:00:37     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:1978.9M, EPOCH TIME: 1765535437.272294
[12/12 16:00:37     33s] Processing tracks to init pin-track alignment.
[12/12 16:00:37     33s] z: 2, totalTracks: 1
[12/12 16:00:37     33s] z: 4, totalTracks: 1
[12/12 16:00:37     33s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:37     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1978.9M, EPOCH TIME: 1765535437.275885
[12/12 16:00:37     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:37     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:37     33s] 
[12/12 16:00:37     33s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:37     33s] OPERPROF:     Starting CMU at level 3, MEM:1978.9M, EPOCH TIME: 1765535437.290863
[12/12 16:00:37     33s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1978.9M, EPOCH TIME: 1765535437.291351
[12/12 16:00:37     33s] 
[12/12 16:00:37     33s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:37     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1978.9M, EPOCH TIME: 1765535437.291953
[12/12 16:00:37     33s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1978.9M, EPOCH TIME: 1765535437.292005
[12/12 16:00:37     33s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1978.9M, EPOCH TIME: 1765535437.292049
[12/12 16:00:37     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1978.9MB).
[12/12 16:00:37     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1978.9M, EPOCH TIME: 1765535437.292163
[12/12 16:00:37     33s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:00:37     33s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:33.3 mem=1978.9M
[12/12 16:00:37     33s] Begin: Area Reclaim Optimization
[12/12 16:00:37     33s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:33.3/0:00:38.7 (0.9), mem = 1978.9M
[12/12 16:00:37     33s] 
[12/12 16:00:37     33s] Creating Lib Analyzer ...
[12/12 16:00:37     33s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:00:37     33s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/12 16:00:37     33s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:00:37     33s] 
[12/12 16:00:38     34s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:34.4 mem=1980.9M
[12/12 16:00:38     34s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:34.5 mem=1980.9M
[12/12 16:00:38     34s] Creating Lib Analyzer, finished. 
[12/12 16:00:38     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.4
[12/12 16:00:38     34s] ### Creating RouteCongInterface, started
[12/12 16:00:38     34s] 
[12/12 16:00:38     34s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/12 16:00:38     34s] 
[12/12 16:00:38     34s] #optDebug: {0, 1.000}
[12/12 16:00:38     34s] ### Creating RouteCongInterface, finished
[12/12 16:00:38     34s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1980.9M, EPOCH TIME: 1765535438.608034
[12/12 16:00:38     34s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1980.9M, EPOCH TIME: 1765535438.608121
[12/12 16:00:38     34s] Reclaim Optimization WNS Slack -30.872  TNS Slack -197.433 Density 0.41
[12/12 16:00:38     34s] +---------+---------+--------+--------+------------+--------+
[12/12 16:00:38     34s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/12 16:00:38     34s] +---------+---------+--------+--------+------------+--------+
[12/12 16:00:38     34s] |    0.41%|        -| -30.872|-197.433|   0:00:00.0| 1980.9M|
[12/12 16:00:38     34s] |    0.41%|        0| -30.872|-197.433|   0:00:00.0| 1983.4M|
[12/12 16:00:38     34s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/12 16:00:38     34s] |    0.41%|        0| -30.872|-197.433|   0:00:00.0| 1983.4M|
[12/12 16:00:38     34s] |    0.41%|        1| -30.872|-197.433|   0:00:00.0| 2002.5M|
[12/12 16:00:38     34s] |    0.41%|        2| -30.872|-197.433|   0:00:00.0| 2007.0M|
[12/12 16:00:38     34s] |    0.41%|        0| -30.872|-197.433|   0:00:00.0| 2007.0M|
[12/12 16:00:38     34s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/12 16:00:38     34s] |    0.41%|        0| -30.872|-197.433|   0:00:00.0| 2007.0M|
[12/12 16:00:38     34s] +---------+---------+--------+--------+------------+--------+
[12/12 16:00:38     34s] Reclaim Optimization End WNS Slack -30.872  TNS Slack -197.433 Density 0.41
[12/12 16:00:38     34s] 
[12/12 16:00:38     34s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 2 **
[12/12 16:00:38     34s] --------------------------------------------------------------
[12/12 16:00:38     34s] |                                   | Total     | Sequential |
[12/12 16:00:38     34s] --------------------------------------------------------------
[12/12 16:00:38     34s] | Num insts resized                 |       2  |       0    |
[12/12 16:00:38     34s] | Num insts undone                  |       0  |       0    |
[12/12 16:00:38     34s] | Num insts Downsized               |       2  |       0    |
[12/12 16:00:38     34s] | Num insts Samesized               |       0  |       0    |
[12/12 16:00:38     34s] | Num insts Upsized                 |       0  |       0    |
[12/12 16:00:38     34s] | Num multiple commits+uncommits    |       0  |       -    |
[12/12 16:00:38     34s] --------------------------------------------------------------
[12/12 16:00:38     34s] 
[12/12 16:00:38     34s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/12 16:00:38     34s] End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
[12/12 16:00:38     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.4
[12/12 16:00:38     34s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:34.7/0:00:40.1 (0.9), mem = 2007.0M
[12/12 16:00:38     34s] 
[12/12 16:00:38     34s] =============================================================================================
[12/12 16:00:38     34s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.15-s110_1
[12/12 16:00:38     34s] =============================================================================================
[12/12 16:00:38     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:38     34s] ---------------------------------------------------------------------------------------------
[12/12 16:00:38     34s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:38     34s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  81.8 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:38     34s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:38     34s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:38     34s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:38     34s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:38     34s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:00:38     34s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/12 16:00:38     34s] [ OptGetWeight           ]     58   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:38     34s] [ OptEval                ]     58   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/12 16:00:38     34s] [ OptCommit              ]     58   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:38     34s] [ PostCommitDelayUpdate  ]     58   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/12 16:00:38     34s] [ IncrDelayCalc          ]     10   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/12 16:00:38     34s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:38     34s] [ MISC                   ]          0:00:00.2  (  11.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:38     34s] ---------------------------------------------------------------------------------------------
[12/12 16:00:38     34s]  AreaOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[12/12 16:00:38     34s] ---------------------------------------------------------------------------------------------
[12/12 16:00:38     34s] 
[12/12 16:00:38     34s] Executing incremental physical updates
[12/12 16:00:38     34s] Executing incremental physical updates
[12/12 16:00:38     34s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1988.0M, EPOCH TIME: 1765535438.691293
[12/12 16:00:38     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:173).
[12/12 16:00:38     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:38     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:38     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:38     34s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1926.0M, EPOCH TIME: 1765535438.694334
[12/12 16:00:38     34s] TotalInstCnt at PhyDesignMc Destruction: 173
[12/12 16:00:38     34s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1925.96M, totSessionCpu=0:00:35).
[12/12 16:00:38     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1926.0M, EPOCH TIME: 1765535438.706724
[12/12 16:00:38     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:38     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:38     34s] 
[12/12 16:00:38     34s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:38     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:1926.0M, EPOCH TIME: 1765535438.722021
[12/12 16:00:38     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:38     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:38     34s] **INFO: Flow update: Design is easy to close.
[12/12 16:00:38     34s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:34.7/0:00:40.2 (0.9), mem = 1926.0M
[12/12 16:00:38     34s] 
[12/12 16:00:38     34s] *** Start incrementalPlace ***
[12/12 16:00:38     34s] User Input Parameters:
[12/12 16:00:38     34s] - Congestion Driven    : On
[12/12 16:00:38     34s] - Timing Driven        : On
[12/12 16:00:38     34s] - Area-Violation Based : On
[12/12 16:00:38     34s] - Start Rollback Level : -5
[12/12 16:00:38     34s] - Legalized            : On
[12/12 16:00:38     34s] - Window Based         : Off
[12/12 16:00:38     34s] - eDen incr mode       : Off
[12/12 16:00:38     34s] - Small incr mode      : Off
[12/12 16:00:38     34s] 
[12/12 16:00:38     34s] no activity file in design. spp won't run.
[12/12 16:00:38     34s] Effort level <high> specified for reg2reg path_group
[12/12 16:00:38     34s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/12 16:00:38     34s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/12 16:00:38     34s] No Views given, use default active views for adaptive view pruning
[12/12 16:00:38     34s] SKP will enable view:
[12/12 16:00:38     34s]   my_analysis_view_setup
[12/12 16:00:38     34s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1928.0M, EPOCH TIME: 1765535438.786533
[12/12 16:00:38     34s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:1928.0M, EPOCH TIME: 1765535438.792667
[12/12 16:00:38     34s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1928.0M, EPOCH TIME: 1765535438.792764
[12/12 16:00:38     34s] Starting Early Global Route congestion estimation: mem = 1928.0M
[12/12 16:00:38     34s] (I)      ======================= Layers =======================
[12/12 16:00:38     34s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:38     34s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/12 16:00:38     34s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:38     34s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/12 16:00:38     34s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/12 16:00:38     34s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/12 16:00:38     34s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/12 16:00:38     34s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/12 16:00:38     34s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/12 16:00:38     34s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/12 16:00:38     34s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:38     34s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/12 16:00:38     34s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/12 16:00:38     34s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:38     34s] (I)      Started Import and model ( Curr Mem: 1927.96 MB )
[12/12 16:00:38     34s] (I)      Default pattern map key = source_default.
[12/12 16:00:38     34s] (I)      == Non-default Options ==
[12/12 16:00:38     34s] (I)      Maximum routing layer                              : 4
[12/12 16:00:38     34s] (I)      Number of threads                                  : 1
[12/12 16:00:38     34s] (I)      Use non-blocking free Dbs wires                    : false
[12/12 16:00:38     34s] (I)      Method to set GCell size                           : row
[12/12 16:00:38     34s] (I)      Counted 12206 PG shapes. We will not process PG shapes layer by layer.
[12/12 16:00:38     34s] (I)      Use row-based GCell size
[12/12 16:00:38     34s] (I)      Use row-based GCell align
[12/12 16:00:38     34s] (I)      layer 0 area = 202000
[12/12 16:00:38     34s] (I)      layer 1 area = 202000
[12/12 16:00:38     34s] (I)      layer 2 area = 202000
[12/12 16:00:38     34s] (I)      layer 3 area = 562000
[12/12 16:00:38     34s] (I)      GCell unit size   : 5600
[12/12 16:00:38     34s] (I)      GCell multiplier  : 1
[12/12 16:00:38     34s] (I)      GCell row height  : 5600
[12/12 16:00:38     34s] (I)      Actual row height : 5600
[12/12 16:00:38     34s] (I)      GCell align ref   : 270000 270000
[12/12 16:00:38     34s] [NR-eGR] Track table information for default rule: 
[12/12 16:00:38     34s] [NR-eGR] M1 has single uniform track structure
[12/12 16:00:38     34s] [NR-eGR] M2 has single uniform track structure
[12/12 16:00:38     34s] [NR-eGR] M3 has single uniform track structure
[12/12 16:00:38     34s] [NR-eGR] TOP_M has single uniform track structure
[12/12 16:00:38     34s] (I)      ============== Default via ===============
[12/12 16:00:38     34s] (I)      +---+------------------+-----------------+
[12/12 16:00:38     34s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/12 16:00:38     34s] (I)      +---+------------------+-----------------+
[12/12 16:00:38     34s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/12 16:00:38     34s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/12 16:00:38     34s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[12/12 16:00:38     34s] (I)      +---+------------------+-----------------+
[12/12 16:00:38     34s] [NR-eGR] Read 19324 PG shapes
[12/12 16:00:38     34s] [NR-eGR] Read 0 clock shapes
[12/12 16:00:38     34s] [NR-eGR] Read 0 other shapes
[12/12 16:00:38     34s] [NR-eGR] #Routing Blockages  : 0
[12/12 16:00:38     34s] [NR-eGR] #Instance Blockages : 3048
[12/12 16:00:38     34s] [NR-eGR] #PG Blockages       : 19324
[12/12 16:00:38     34s] [NR-eGR] #Halo Blockages     : 0
[12/12 16:00:38     34s] [NR-eGR] #Boundary Blockages : 0
[12/12 16:00:38     34s] [NR-eGR] #Clock Blockages    : 0
[12/12 16:00:38     34s] [NR-eGR] #Other Blockages    : 0
[12/12 16:00:38     34s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/12 16:00:38     34s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/12 16:00:38     34s] [NR-eGR] Read 194 nets ( ignored 0 )
[12/12 16:00:38     34s] (I)      early_global_route_priority property id does not exist.
[12/12 16:00:38     34s] (I)      Read Num Blocks=22372  Num Prerouted Wires=0  Num CS=0
[12/12 16:00:38     34s] (I)      Layer 1 (V) : #blockages 8627 : #preroutes 0
[12/12 16:00:38     34s] (I)      Layer 2 (H) : #blockages 9135 : #preroutes 0
[12/12 16:00:38     34s] (I)      Layer 3 (V) : #blockages 4610 : #preroutes 0
[12/12 16:00:38     34s] (I)      Number of ignored nets                =      0
[12/12 16:00:38     34s] (I)      Number of connected nets              =      0
[12/12 16:00:38     34s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/12 16:00:38     34s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/12 16:00:38     34s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/12 16:00:38     34s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/12 16:00:38     34s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/12 16:00:38     34s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/12 16:00:38     34s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/12 16:00:38     34s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/12 16:00:38     34s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/12 16:00:38     34s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/12 16:00:38     34s] (I)      Ndr track 0 does not exist
[12/12 16:00:38     34s] (I)      ---------------------Grid Graph Info--------------------
[12/12 16:00:38     34s] (I)      Routing area        : (0, 0) - (1410000, 1410000)
[12/12 16:00:38     34s] (I)      Core area           : (270000, 270000) - (1140000, 1140000)
[12/12 16:00:38     34s] (I)      Site width          :   560  (dbu)
[12/12 16:00:38     34s] (I)      Row height          :  5600  (dbu)
[12/12 16:00:38     34s] (I)      GCell row height    :  5600  (dbu)
[12/12 16:00:38     34s] (I)      GCell width         :  5600  (dbu)
[12/12 16:00:38     34s] (I)      GCell height        :  5600  (dbu)
[12/12 16:00:38     34s] (I)      Grid                :   252   252     4
[12/12 16:00:38     34s] (I)      Layer numbers       :     1     2     3     4
[12/12 16:00:38     34s] (I)      Vertical capacity   :     0  5600     0  5600
[12/12 16:00:38     34s] (I)      Horizontal capacity :     0     0  5600     0
[12/12 16:00:38     34s] (I)      Default wire width  :   230   280   280   440
[12/12 16:00:38     34s] (I)      Default wire space  :   230   280   280   460
[12/12 16:00:38     34s] (I)      Default wire pitch  :   460   560   560   900
[12/12 16:00:38     34s] (I)      Default pitch size  :   460   560   560  1120
[12/12 16:00:38     34s] (I)      First track coord   :   640   360   640  1480
[12/12 16:00:38     34s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/12 16:00:38     34s] (I)      Total num of tracks :  2517  2517  2517  1258
[12/12 16:00:38     34s] (I)      Num of masks        :     1     1     1     1
[12/12 16:00:38     34s] (I)      Num of trim masks   :     0     0     0     0
[12/12 16:00:38     34s] (I)      --------------------------------------------------------
[12/12 16:00:38     34s] 
[12/12 16:00:38     34s] [NR-eGR] ============ Routing rule table ============
[12/12 16:00:38     34s] [NR-eGR] Rule id: 0  Nets: 194
[12/12 16:00:38     34s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/12 16:00:38     34s] (I)                    Layer    2    3     4 
[12/12 16:00:38     34s] (I)                    Pitch  560  560  1120 
[12/12 16:00:38     34s] (I)             #Used tracks    1    1     1 
[12/12 16:00:38     34s] (I)       #Fully used tracks    1    1     1 
[12/12 16:00:38     34s] [NR-eGR] ========================================
[12/12 16:00:38     34s] [NR-eGR] 
[12/12 16:00:38     34s] (I)      =============== Blocked Tracks ===============
[12/12 16:00:38     34s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:38     34s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/12 16:00:38     34s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:38     34s] (I)      |     1 |       0 |        0 |         0.00% |
[12/12 16:00:38     34s] (I)      |     2 |  634284 |   412494 |        65.03% |
[12/12 16:00:38     34s] (I)      |     3 |  634284 |   407016 |        64.17% |
[12/12 16:00:38     34s] (I)      |     4 |  317016 |   209032 |        65.94% |
[12/12 16:00:38     34s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:38     34s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1930.51 MB )
[12/12 16:00:38     34s] (I)      Reset routing kernel
[12/12 16:00:38     34s] (I)      Started Global Routing ( Curr Mem: 1930.51 MB )
[12/12 16:00:38     34s] (I)      totalPins=704  totalGlobalPin=636 (90.34%)
[12/12 16:00:38     34s] (I)      total 2D Cap : 584625 = (232994 H, 351631 V)
[12/12 16:00:38     34s] [NR-eGR] Layer group 1: route 194 net(s) in layer range [2, 4]
[12/12 16:00:38     34s] (I)      
[12/12 16:00:38     34s] (I)      ============  Phase 1a Route ============
[12/12 16:00:38     34s] (I)      Usage: 4465 = (2375 H, 2090 V) = (1.02% H, 0.59% V) = (1.330e+04um H, 1.170e+04um V)
[12/12 16:00:38     34s] (I)      
[12/12 16:00:38     34s] (I)      ============  Phase 1b Route ============
[12/12 16:00:38     34s] (I)      Usage: 4465 = (2375 H, 2090 V) = (1.02% H, 0.59% V) = (1.330e+04um H, 1.170e+04um V)
[12/12 16:00:38     34s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.500400e+04um
[12/12 16:00:38     34s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/12 16:00:38     34s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/12 16:00:38     34s] (I)      
[12/12 16:00:38     34s] (I)      ============  Phase 1c Route ============
[12/12 16:00:38     34s] (I)      Usage: 4465 = (2375 H, 2090 V) = (1.02% H, 0.59% V) = (1.330e+04um H, 1.170e+04um V)
[12/12 16:00:38     34s] (I)      
[12/12 16:00:38     34s] (I)      ============  Phase 1d Route ============
[12/12 16:00:38     34s] (I)      Usage: 4465 = (2375 H, 2090 V) = (1.02% H, 0.59% V) = (1.330e+04um H, 1.170e+04um V)
[12/12 16:00:38     34s] (I)      
[12/12 16:00:38     34s] (I)      ============  Phase 1e Route ============
[12/12 16:00:38     34s] (I)      Usage: 4465 = (2375 H, 2090 V) = (1.02% H, 0.59% V) = (1.330e+04um H, 1.170e+04um V)
[12/12 16:00:38     34s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.500400e+04um
[12/12 16:00:38     34s] (I)      
[12/12 16:00:38     34s] (I)      ============  Phase 1l Route ============
[12/12 16:00:38     34s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/12 16:00:38     34s] (I)      Layer  2:     246840      2284         0      366500      266020    (57.94%) 
[12/12 16:00:38     34s] (I)      Layer  3:     236396      2372         0      363320      269200    (57.44%) 
[12/12 16:00:38     34s] (I)      Layer  4:     108245         7         0      189605      126655    (59.95%) 
[12/12 16:00:38     34s] (I)      Total:        591481      4663         0      919425      661875    (58.14%) 
[12/12 16:00:38     34s] (I)      
[12/12 16:00:38     34s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/12 16:00:38     34s] [NR-eGR]                        OverCon            
[12/12 16:00:38     34s] [NR-eGR]                         #Gcell     %Gcell
[12/12 16:00:38     34s] [NR-eGR]        Layer             (1-0)    OverCon
[12/12 16:00:38     34s] [NR-eGR] ----------------------------------------------
[12/12 16:00:38     34s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:38     34s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:38     34s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:38     34s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:38     34s] [NR-eGR] ----------------------------------------------
[12/12 16:00:38     34s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/12 16:00:38     34s] [NR-eGR] 
[12/12 16:00:38     34s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1930.51 MB )
[12/12 16:00:38     34s] (I)      total 2D Cap : 592712 = (236210 H, 356502 V)
[12/12 16:00:38     34s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/12 16:00:38     34s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1930.5M
[12/12 16:00:38     34s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.057, REAL:0.057, MEM:1930.5M, EPOCH TIME: 1765535438.850002
[12/12 16:00:38     34s] OPERPROF: Starting HotSpotCal at level 1, MEM:1930.5M, EPOCH TIME: 1765535438.850042
[12/12 16:00:38     34s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:38     34s] [hotspot] |            |   max hotspot | total hotspot |
[12/12 16:00:38     34s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:38     34s] [hotspot] | normalized |          0.00 |          0.00 |
[12/12 16:00:38     34s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:38     34s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/12 16:00:38     34s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/12 16:00:38     34s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1930.5M, EPOCH TIME: 1765535438.852393
[12/12 16:00:38     34s] 
[12/12 16:00:38     34s] === incrementalPlace Internal Loop 1 ===
[12/12 16:00:38     34s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/12 16:00:38     34s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/12 16:00:38     34s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/12 16:00:38     34s] OPERPROF: Starting IPInitSPData at level 1, MEM:1930.5M, EPOCH TIME: 1765535438.852996
[12/12 16:00:38     34s] Processing tracks to init pin-track alignment.
[12/12 16:00:38     34s] z: 2, totalTracks: 1
[12/12 16:00:38     34s] z: 4, totalTracks: 1
[12/12 16:00:38     34s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:38     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1930.5M, EPOCH TIME: 1765535438.856490
[12/12 16:00:38     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:38     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:38     34s] 
[12/12 16:00:38     34s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:38     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1930.5M, EPOCH TIME: 1765535438.872454
[12/12 16:00:38     34s] OPERPROF:   Starting post-place ADS at level 2, MEM:1930.5M, EPOCH TIME: 1765535438.872527
[12/12 16:00:38     34s] ADSU 0.004 -> 0.004. site 240715.000 -> 240715.000. GS 44.800
[12/12 16:00:38     34s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.009, REAL:0.009, MEM:1930.5M, EPOCH TIME: 1765535438.881616
[12/12 16:00:38     34s] OPERPROF:   Starting spMPad at level 2, MEM:1928.5M, EPOCH TIME: 1765535438.882198
[12/12 16:00:38     34s] OPERPROF:     Starting spContextMPad at level 3, MEM:1928.5M, EPOCH TIME: 1765535438.882262
[12/12 16:00:38     34s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1928.5M, EPOCH TIME: 1765535438.882299
[12/12 16:00:38     34s] OPERPROF:   Finished spMPad at level 2, CPU:0.003, REAL:0.003, MEM:1928.5M, EPOCH TIME: 1765535438.884748
[12/12 16:00:38     34s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:1928.5M, EPOCH TIME: 1765535438.887162
[12/12 16:00:38     34s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:1928.5M, EPOCH TIME: 1765535438.887236
[12/12 16:00:38     34s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1928.5M, EPOCH TIME: 1765535438.887297
[12/12 16:00:38     34s] no activity file in design. spp won't run.
[12/12 16:00:38     34s] [spp] 0
[12/12 16:00:38     34s] [adp] 0:1:1:3
[12/12 16:00:38     34s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1928.5M, EPOCH TIME: 1765535438.887402
[12/12 16:00:38     34s] SP #FI/SF FL/PI 0/0 173/0
[12/12 16:00:38     34s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.034, REAL:0.034, MEM:1928.5M, EPOCH TIME: 1765535438.887479
[12/12 16:00:38     34s] PP off. flexM 0
[12/12 16:00:38     34s] OPERPROF: Starting CDPad at level 1, MEM:1928.5M, EPOCH TIME: 1765535438.890313
[12/12 16:00:38     34s] 3DP is on.
[12/12 16:00:38     34s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/12 16:00:38     34s] design sh 0.008. rd 0.200
[12/12 16:00:38     34s] design sh 0.008. rd 0.200
[12/12 16:00:38     34s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/12 16:00:38     34s] design sh 0.007. rd 0.200
[12/12 16:00:39     35s] CDPadU 0.013 -> 0.006. R=0.004, N=173, GS=5.600
[12/12 16:00:39     35s] OPERPROF: Finished CDPad at level 1, CPU:0.113, REAL:0.113, MEM:1928.5M, EPOCH TIME: 1765535439.003235
[12/12 16:00:39     35s] OPERPROF: Starting InitSKP at level 1, MEM:1928.5M, EPOCH TIME: 1765535439.003312
[12/12 16:00:39     35s] no activity file in design. spp won't run.
[12/12 16:00:39     35s] no activity file in design. spp won't run.
[12/12 16:00:39     35s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[12/12 16:00:39     35s] OPERPROF: Finished InitSKP at level 1, CPU:0.039, REAL:0.039, MEM:1928.5M, EPOCH TIME: 1765535439.042102
[12/12 16:00:39     35s] NP #FI/FS/SF FL/PI: 0/148/0 173/0
[12/12 16:00:39     35s] no activity file in design. spp won't run.
[12/12 16:00:39     35s] 
[12/12 16:00:39     35s] AB Est...
[12/12 16:00:39     35s] OPERPROF: Starting npPlace at level 1, MEM:1928.5M, EPOCH TIME: 1765535439.043368
[12/12 16:00:39     35s] OPERPROF: Finished npPlace at level 1, CPU:0.034, REAL:0.034, MEM:1934.9M, EPOCH TIME: 1765535439.077742
[12/12 16:00:39     35s] Iteration  4: Skipped, with CDP Off
[12/12 16:00:39     35s] 
[12/12 16:00:39     35s] AB Est...
[12/12 16:00:39     35s] OPERPROF: Starting npPlace at level 1, MEM:1934.9M, EPOCH TIME: 1765535439.078266
[12/12 16:00:39     35s] OPERPROF: Finished npPlace at level 1, CPU:0.031, REAL:0.031, MEM:1934.9M, EPOCH TIME: 1765535439.109183
[12/12 16:00:39     35s] Iteration  5: Skipped, with CDP Off
[12/12 16:00:39     35s] 
[12/12 16:00:39     35s] AB Est...
[12/12 16:00:39     35s] OPERPROF: Starting npPlace at level 1, MEM:1934.9M, EPOCH TIME: 1765535439.109636
[12/12 16:00:39     35s] OPERPROF: Finished npPlace at level 1, CPU:0.031, REAL:0.031, MEM:1934.9M, EPOCH TIME: 1765535439.140833
[12/12 16:00:39     35s] Iteration  6: Skipped, with CDP Off
[12/12 16:00:39     35s] OPERPROF: Starting npPlace at level 1, MEM:1934.9M, EPOCH TIME: 1765535439.141909
[12/12 16:00:39     35s] Iteration  7: Total net bbox = 2.361e+04 (1.29e+04 1.07e+04)
[12/12 16:00:39     35s]               Est.  stn bbox = 2.733e+04 (1.50e+04 1.24e+04)
[12/12 16:00:39     35s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1909.4M
[12/12 16:00:39     35s] OPERPROF: Finished npPlace at level 1, CPU:0.079, REAL:0.079, MEM:1909.4M, EPOCH TIME: 1765535439.220618
[12/12 16:00:39     35s] no activity file in design. spp won't run.
[12/12 16:00:39     35s] NP #FI/FS/SF FL/PI: 0/148/0 173/0
[12/12 16:00:39     35s] no activity file in design. spp won't run.
[12/12 16:00:39     35s] OPERPROF: Starting npPlace at level 1, MEM:1909.4M, EPOCH TIME: 1765535439.222965
[12/12 16:00:39     35s] Iteration  8: Total net bbox = 2.362e+04 (1.29e+04 1.07e+04)
[12/12 16:00:39     35s]               Est.  stn bbox = 2.735e+04 (1.50e+04 1.23e+04)
[12/12 16:00:39     35s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1909.4M
[12/12 16:00:39     35s] OPERPROF: Finished npPlace at level 1, CPU:0.133, REAL:0.132, MEM:1909.4M, EPOCH TIME: 1765535439.355292
[12/12 16:00:39     35s] Legalizing MH Cells... 0 / 0 (level 6)
[12/12 16:00:39     35s] No instances found in the vector
[12/12 16:00:39     35s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1909.4M, DRC: 0)
[12/12 16:00:39     35s] 0 (out of 0) MH cells were successfully legalized.
[12/12 16:00:39     35s] no activity file in design. spp won't run.
[12/12 16:00:39     35s] NP #FI/FS/SF FL/PI: 0/148/0 173/0
[12/12 16:00:39     35s] no activity file in design. spp won't run.
[12/12 16:00:39     35s] OPERPROF: Starting npPlace at level 1, MEM:1909.4M, EPOCH TIME: 1765535439.357757
[12/12 16:00:39     35s] Iteration  9: Total net bbox = 2.384e+04 (1.30e+04 1.09e+04)
[12/12 16:00:39     35s]               Est.  stn bbox = 2.759e+04 (1.51e+04 1.25e+04)
[12/12 16:00:39     35s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1909.4M
[12/12 16:00:39     35s] OPERPROF: Finished npPlace at level 1, CPU:0.139, REAL:0.138, MEM:1909.4M, EPOCH TIME: 1765535439.495964
[12/12 16:00:39     35s] Legalizing MH Cells... 0 / 0 (level 7)
[12/12 16:00:39     35s] No instances found in the vector
[12/12 16:00:39     35s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1909.4M, DRC: 0)
[12/12 16:00:39     35s] 0 (out of 0) MH cells were successfully legalized.
[12/12 16:00:39     35s] no activity file in design. spp won't run.
[12/12 16:00:39     35s] NP #FI/FS/SF FL/PI: 0/148/0 173/0
[12/12 16:00:39     35s] no activity file in design. spp won't run.
[12/12 16:00:39     35s] OPERPROF: Starting npPlace at level 1, MEM:1909.4M, EPOCH TIME: 1765535439.498404
[12/12 16:00:39     35s] Starting Early Global Route supply map. mem = 1909.4M
[12/12 16:00:39     35s] (I)      ======================= Layers =======================
[12/12 16:00:39     35s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:39     35s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/12 16:00:39     35s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:39     35s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/12 16:00:39     35s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/12 16:00:39     35s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/12 16:00:39     35s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/12 16:00:39     35s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/12 16:00:39     35s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/12 16:00:39     35s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/12 16:00:39     35s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:39     35s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/12 16:00:39     35s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/12 16:00:39     35s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:39     35s] Finished Early Global Route supply map. mem = 1913.0M
[12/12 16:00:41     37s] Iteration 10: Total net bbox = 2.444e+04 (1.32e+04 1.12e+04)
[12/12 16:00:41     37s]               Est.  stn bbox = 2.822e+04 (1.54e+04 1.29e+04)
[12/12 16:00:41     37s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 1941.1M
[12/12 16:00:41     37s] OPERPROF: Finished npPlace at level 1, CPU:2.411, REAL:2.419, MEM:1941.1M, EPOCH TIME: 1765535441.917819
[12/12 16:00:41     37s] Legalizing MH Cells... 0 / 0 (level 8)
[12/12 16:00:41     37s] No instances found in the vector
[12/12 16:00:41     37s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1941.1M, DRC: 0)
[12/12 16:00:41     37s] 0 (out of 0) MH cells were successfully legalized.
[12/12 16:00:41     37s] no activity file in design. spp won't run.
[12/12 16:00:41     37s] NP #FI/FS/SF FL/PI: 0/148/0 173/0
[12/12 16:00:41     37s] no activity file in design. spp won't run.
[12/12 16:00:41     37s] OPERPROF: Starting npPlace at level 1, MEM:1941.1M, EPOCH TIME: 1765535441.920261
[12/12 16:00:41     37s] GP RA stats: MHOnly 0 nrInst 173 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/12 16:00:42     38s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1914.1M, EPOCH TIME: 1765535442.215688
[12/12 16:00:42     38s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1914.1M, EPOCH TIME: 1765535442.215769
[12/12 16:00:42     38s] Iteration 11: Total net bbox = 2.454e+04 (1.33e+04 1.13e+04)
[12/12 16:00:42     38s]               Est.  stn bbox = 2.833e+04 (1.54e+04 1.29e+04)
[12/12 16:00:42     38s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1914.1M
[12/12 16:00:42     38s] OPERPROF: Finished npPlace at level 1, CPU:0.296, REAL:0.296, MEM:1914.1M, EPOCH TIME: 1765535442.216095
[12/12 16:00:42     38s] Legalizing MH Cells... 0 / 0 (level 9)
[12/12 16:00:42     38s] No instances found in the vector
[12/12 16:00:42     38s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1914.1M, DRC: 0)
[12/12 16:00:42     38s] 0 (out of 0) MH cells were successfully legalized.
[12/12 16:00:42     38s] Move report: Timing Driven Placement moves 173 insts, mean move: 10.82 um, max move: 69.28 um 
[12/12 16:00:42     38s] 	Max move on inst (zero_reg): (773.44, 421.20) --> (765.76, 359.60)
[12/12 16:00:42     38s] no activity file in design. spp won't run.
[12/12 16:00:42     38s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1914.1M, EPOCH TIME: 1765535442.217261
[12/12 16:00:42     38s] Saved padding area to DB
[12/12 16:00:42     38s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1914.1M, EPOCH TIME: 1765535442.217352
[12/12 16:00:42     38s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.002, REAL:0.002, MEM:1914.1M, EPOCH TIME: 1765535442.219552
[12/12 16:00:42     38s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1914.1M, EPOCH TIME: 1765535442.221129
[12/12 16:00:42     38s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 16:00:42     38s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:1914.1M, EPOCH TIME: 1765535442.221241
[12/12 16:00:42     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1914.1M, EPOCH TIME: 1765535442.222700
[12/12 16:00:42     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1914.1M, EPOCH TIME: 1765535442.223041
[12/12 16:00:42     38s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.007, REAL:0.007, MEM:1914.1M, EPOCH TIME: 1765535442.224258
[12/12 16:00:42     38s] 
[12/12 16:00:42     38s] Finished Incremental Placement (cpu=0:00:03.4, real=0:00:04.0, mem=1914.1M)
[12/12 16:00:42     38s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/12 16:00:42     38s] Type 'man IMPSP-9025' for more detail.
[12/12 16:00:42     38s] CongRepair sets shifter mode to gplace
[12/12 16:00:42     38s] TDRefine: refinePlace mode is spiral
[12/12 16:00:42     38s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1914.1M, EPOCH TIME: 1765535442.225546
[12/12 16:00:42     38s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1914.1M, EPOCH TIME: 1765535442.225598
[12/12 16:00:42     38s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1914.1M, EPOCH TIME: 1765535442.225656
[12/12 16:00:42     38s] Processing tracks to init pin-track alignment.
[12/12 16:00:42     38s] z: 2, totalTracks: 1
[12/12 16:00:42     38s] z: 4, totalTracks: 1
[12/12 16:00:42     38s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:42     38s] All LLGs are deleted
[12/12 16:00:42     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1914.1M, EPOCH TIME: 1765535442.229096
[12/12 16:00:42     38s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1914.1M, EPOCH TIME: 1765535442.229473
[12/12 16:00:42     38s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1914.1M, EPOCH TIME: 1765535442.229582
[12/12 16:00:42     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1914.1M, EPOCH TIME: 1765535442.229745
[12/12 16:00:42     38s] Max number of tech site patterns supported in site array is 256.
[12/12 16:00:42     38s] Core basic site is CoreSite
[12/12 16:00:42     38s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1914.1M, EPOCH TIME: 1765535442.241870
[12/12 16:00:42     38s] After signature check, allow fast init is true, keep pre-filter is true.
[12/12 16:00:42     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/12 16:00:42     38s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.001, REAL:0.001, MEM:1914.1M, EPOCH TIME: 1765535442.243253
[12/12 16:00:42     38s] Fast DP-INIT is on for default
[12/12 16:00:42     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 16:00:42     38s] Atter site array init, number of instance map data is 0.
[12/12 16:00:42     38s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.018, REAL:0.018, MEM:1914.1M, EPOCH TIME: 1765535442.247318
[12/12 16:00:42     38s] 
[12/12 16:00:42     38s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:42     38s] OPERPROF:         Starting CMU at level 5, MEM:1914.1M, EPOCH TIME: 1765535442.248180
[12/12 16:00:42     38s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1914.1M, EPOCH TIME: 1765535442.248522
[12/12 16:00:42     38s] 
[12/12 16:00:42     38s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:42     38s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.019, REAL:0.020, MEM:1914.1M, EPOCH TIME: 1765535442.249119
[12/12 16:00:42     38s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1914.1M, EPOCH TIME: 1765535442.249169
[12/12 16:00:42     38s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1914.1M, EPOCH TIME: 1765535442.249208
[12/12 16:00:42     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1914.1MB).
[12/12 16:00:42     38s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.024, REAL:0.024, MEM:1914.1M, EPOCH TIME: 1765535442.249311
[12/12 16:00:42     38s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.024, REAL:0.024, MEM:1914.1M, EPOCH TIME: 1765535442.249343
[12/12 16:00:42     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.303793.2
[12/12 16:00:42     38s] OPERPROF:   Starting RefinePlace at level 2, MEM:1914.1M, EPOCH TIME: 1765535442.249389
[12/12 16:00:42     38s] *** Starting refinePlace (0:00:38.2 mem=1914.1M) ***
[12/12 16:00:42     38s] Total net bbox length = 2.449e+04 (1.320e+04 1.129e+04) (ext = 1.674e+04)
[12/12 16:00:42     38s] 
[12/12 16:00:42     38s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:42     38s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:42     38s] (I)      Default pattern map key = source_default.
[12/12 16:00:42     38s] (I)      Default pattern map key = source_default.
[12/12 16:00:42     38s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1914.1M, EPOCH TIME: 1765535442.252333
[12/12 16:00:42     38s] Starting refinePlace ...
[12/12 16:00:42     38s] (I)      Default pattern map key = source_default.
[12/12 16:00:42     38s] (I)      Default pattern map key = source_default.
[12/12 16:00:42     38s]   Spread Effort: high, pre-route mode, useDDP on.
[12/12 16:00:42     38s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1914.1MB) @(0:00:38.2 - 0:00:38.2).
[12/12 16:00:42     38s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:42     38s] wireLenOptFixPriorityInst 0 inst fixed
[12/12 16:00:42     38s] Placement tweakage begins.
[12/12 16:00:42     38s] wire length = 2.558e+04
[12/12 16:00:42     38s] wire length = 2.541e+04
[12/12 16:00:42     38s] Placement tweakage ends.
[12/12 16:00:42     38s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:42     38s] 
[12/12 16:00:42     38s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[12/12 16:00:42     38s] Move report: legalization moves 173 insts, mean move: 3.02 um, max move: 11.28 um spiral
[12/12 16:00:42     38s] 	Max move on inst (g4665__2346): (711.37, 897.20) --> (705.68, 891.60)
[12/12 16:00:42     38s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:42     38s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:42     38s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1914.1MB) @(0:00:38.2 - 0:00:38.3).
[12/12 16:00:42     38s] Move report: Detail placement moves 173 insts, mean move: 3.02 um, max move: 11.28 um 
[12/12 16:00:42     38s] 	Max move on inst (g4665__2346): (711.37, 897.20) --> (705.68, 891.60)
[12/12 16:00:42     38s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1914.1MB
[12/12 16:00:42     38s] Statistics of distance of Instance movement in refine placement:
[12/12 16:00:42     38s]   maximum (X+Y) =        11.28 um
[12/12 16:00:42     38s]   inst (g4665__2346) with max move: (711.366, 897.195) -> (705.68, 891.6)
[12/12 16:00:42     38s]   mean    (X+Y) =         3.02 um
[12/12 16:00:42     38s] Summary Report:
[12/12 16:00:42     38s] Instances move: 173 (out of 173 movable)
[12/12 16:00:42     38s] Instances flipped: 0
[12/12 16:00:42     38s] Mean displacement: 3.02 um
[12/12 16:00:42     38s] Max displacement: 11.28 um (Instance: g4665__2346) (711.366, 897.195) -> (705.68, 891.6)
[12/12 16:00:42     38s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: nd02d1
[12/12 16:00:42     38s] Total instances moved : 173
[12/12 16:00:42     38s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.013, REAL:0.013, MEM:1914.1M, EPOCH TIME: 1765535442.264852
[12/12 16:00:42     38s] Total net bbox length = 2.450e+04 (1.312e+04 1.138e+04) (ext = 1.675e+04)
[12/12 16:00:42     38s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1914.1MB
[12/12 16:00:42     38s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1914.1MB) @(0:00:38.2 - 0:00:38.3).
[12/12 16:00:42     38s] *** Finished refinePlace (0:00:38.3 mem=1914.1M) ***
[12/12 16:00:42     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.303793.2
[12/12 16:00:42     38s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.016, REAL:0.016, MEM:1914.1M, EPOCH TIME: 1765535442.265157
[12/12 16:00:42     38s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1914.1M, EPOCH TIME: 1765535442.265204
[12/12 16:00:42     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:173).
[12/12 16:00:42     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.004, REAL:0.004, MEM:1908.1M, EPOCH TIME: 1765535442.268828
[12/12 16:00:42     38s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.043, REAL:0.043, MEM:1908.1M, EPOCH TIME: 1765535442.268898
[12/12 16:00:42     38s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/12 16:00:42     38s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/12 16:00:42     38s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1908.1M, EPOCH TIME: 1765535442.269408
[12/12 16:00:42     38s] Starting Early Global Route congestion estimation: mem = 1908.1M
[12/12 16:00:42     38s] (I)      ======================= Layers =======================
[12/12 16:00:42     38s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:42     38s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/12 16:00:42     38s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:42     38s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/12 16:00:42     38s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/12 16:00:42     38s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/12 16:00:42     38s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/12 16:00:42     38s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/12 16:00:42     38s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/12 16:00:42     38s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/12 16:00:42     38s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:42     38s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/12 16:00:42     38s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/12 16:00:42     38s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:42     38s] (I)      Started Import and model ( Curr Mem: 1908.08 MB )
[12/12 16:00:42     38s] (I)      Default pattern map key = source_default.
[12/12 16:00:42     38s] (I)      == Non-default Options ==
[12/12 16:00:42     38s] (I)      Maximum routing layer                              : 4
[12/12 16:00:42     38s] (I)      Number of threads                                  : 1
[12/12 16:00:42     38s] (I)      Use non-blocking free Dbs wires                    : false
[12/12 16:00:42     38s] (I)      Method to set GCell size                           : row
[12/12 16:00:42     38s] (I)      Counted 12206 PG shapes. We will not process PG shapes layer by layer.
[12/12 16:00:42     38s] (I)      Use row-based GCell size
[12/12 16:00:42     38s] (I)      Use row-based GCell align
[12/12 16:00:42     38s] (I)      layer 0 area = 202000
[12/12 16:00:42     38s] (I)      layer 1 area = 202000
[12/12 16:00:42     38s] (I)      layer 2 area = 202000
[12/12 16:00:42     38s] (I)      layer 3 area = 562000
[12/12 16:00:42     38s] (I)      GCell unit size   : 5600
[12/12 16:00:42     38s] (I)      GCell multiplier  : 1
[12/12 16:00:42     38s] (I)      GCell row height  : 5600
[12/12 16:00:42     38s] (I)      Actual row height : 5600
[12/12 16:00:42     38s] (I)      GCell align ref   : 270000 270000
[12/12 16:00:42     38s] [NR-eGR] Track table information for default rule: 
[12/12 16:00:42     38s] [NR-eGR] M1 has single uniform track structure
[12/12 16:00:42     38s] [NR-eGR] M2 has single uniform track structure
[12/12 16:00:42     38s] [NR-eGR] M3 has single uniform track structure
[12/12 16:00:42     38s] [NR-eGR] TOP_M has single uniform track structure
[12/12 16:00:42     38s] (I)      ============== Default via ===============
[12/12 16:00:42     38s] (I)      +---+------------------+-----------------+
[12/12 16:00:42     38s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/12 16:00:42     38s] (I)      +---+------------------+-----------------+
[12/12 16:00:42     38s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/12 16:00:42     38s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/12 16:00:42     38s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[12/12 16:00:42     38s] (I)      +---+------------------+-----------------+
[12/12 16:00:42     38s] [NR-eGR] Read 19324 PG shapes
[12/12 16:00:42     38s] [NR-eGR] Read 0 clock shapes
[12/12 16:00:42     38s] [NR-eGR] Read 0 other shapes
[12/12 16:00:42     38s] [NR-eGR] #Routing Blockages  : 0
[12/12 16:00:42     38s] [NR-eGR] #Instance Blockages : 3048
[12/12 16:00:42     38s] [NR-eGR] #PG Blockages       : 19324
[12/12 16:00:42     38s] [NR-eGR] #Halo Blockages     : 0
[12/12 16:00:42     38s] [NR-eGR] #Boundary Blockages : 0
[12/12 16:00:42     38s] [NR-eGR] #Clock Blockages    : 0
[12/12 16:00:42     38s] [NR-eGR] #Other Blockages    : 0
[12/12 16:00:42     38s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/12 16:00:42     38s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/12 16:00:42     38s] [NR-eGR] Read 194 nets ( ignored 0 )
[12/12 16:00:42     38s] (I)      early_global_route_priority property id does not exist.
[12/12 16:00:42     38s] (I)      Read Num Blocks=22372  Num Prerouted Wires=0  Num CS=0
[12/12 16:00:42     38s] (I)      Layer 1 (V) : #blockages 8627 : #preroutes 0
[12/12 16:00:42     38s] (I)      Layer 2 (H) : #blockages 9135 : #preroutes 0
[12/12 16:00:42     38s] (I)      Layer 3 (V) : #blockages 4610 : #preroutes 0
[12/12 16:00:42     38s] (I)      Number of ignored nets                =      0
[12/12 16:00:42     38s] (I)      Number of connected nets              =      0
[12/12 16:00:42     38s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/12 16:00:42     38s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/12 16:00:42     38s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/12 16:00:42     38s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/12 16:00:42     38s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/12 16:00:42     38s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/12 16:00:42     38s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/12 16:00:42     38s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/12 16:00:42     38s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/12 16:00:42     38s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/12 16:00:42     38s] (I)      Ndr track 0 does not exist
[12/12 16:00:42     38s] (I)      ---------------------Grid Graph Info--------------------
[12/12 16:00:42     38s] (I)      Routing area        : (0, 0) - (1410000, 1410000)
[12/12 16:00:42     38s] (I)      Core area           : (270000, 270000) - (1140000, 1140000)
[12/12 16:00:42     38s] (I)      Site width          :   560  (dbu)
[12/12 16:00:42     38s] (I)      Row height          :  5600  (dbu)
[12/12 16:00:42     38s] (I)      GCell row height    :  5600  (dbu)
[12/12 16:00:42     38s] (I)      GCell width         :  5600  (dbu)
[12/12 16:00:42     38s] (I)      GCell height        :  5600  (dbu)
[12/12 16:00:42     38s] (I)      Grid                :   252   252     4
[12/12 16:00:42     38s] (I)      Layer numbers       :     1     2     3     4
[12/12 16:00:42     38s] (I)      Vertical capacity   :     0  5600     0  5600
[12/12 16:00:42     38s] (I)      Horizontal capacity :     0     0  5600     0
[12/12 16:00:42     38s] (I)      Default wire width  :   230   280   280   440
[12/12 16:00:42     38s] (I)      Default wire space  :   230   280   280   460
[12/12 16:00:42     38s] (I)      Default wire pitch  :   460   560   560   900
[12/12 16:00:42     38s] (I)      Default pitch size  :   460   560   560  1120
[12/12 16:00:42     38s] (I)      First track coord   :   640   360   640  1480
[12/12 16:00:42     38s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/12 16:00:42     38s] (I)      Total num of tracks :  2517  2517  2517  1258
[12/12 16:00:42     38s] (I)      Num of masks        :     1     1     1     1
[12/12 16:00:42     38s] (I)      Num of trim masks   :     0     0     0     0
[12/12 16:00:42     38s] (I)      --------------------------------------------------------
[12/12 16:00:42     38s] 
[12/12 16:00:42     38s] [NR-eGR] ============ Routing rule table ============
[12/12 16:00:42     38s] [NR-eGR] Rule id: 0  Nets: 194
[12/12 16:00:42     38s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/12 16:00:42     38s] (I)                    Layer    2    3     4 
[12/12 16:00:42     38s] (I)                    Pitch  560  560  1120 
[12/12 16:00:42     38s] (I)             #Used tracks    1    1     1 
[12/12 16:00:42     38s] (I)       #Fully used tracks    1    1     1 
[12/12 16:00:42     38s] [NR-eGR] ========================================
[12/12 16:00:42     38s] [NR-eGR] 
[12/12 16:00:42     38s] (I)      =============== Blocked Tracks ===============
[12/12 16:00:42     38s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:42     38s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/12 16:00:42     38s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:42     38s] (I)      |     1 |       0 |        0 |         0.00% |
[12/12 16:00:42     38s] (I)      |     2 |  634284 |   412494 |        65.03% |
[12/12 16:00:42     38s] (I)      |     3 |  634284 |   407016 |        64.17% |
[12/12 16:00:42     38s] (I)      |     4 |  317016 |   209032 |        65.94% |
[12/12 16:00:42     38s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:42     38s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1910.63 MB )
[12/12 16:00:42     38s] (I)      Reset routing kernel
[12/12 16:00:42     38s] (I)      Started Global Routing ( Curr Mem: 1910.63 MB )
[12/12 16:00:42     38s] (I)      totalPins=704  totalGlobalPin=631 (89.63%)
[12/12 16:00:42     38s] (I)      total 2D Cap : 584625 = (232994 H, 351631 V)
[12/12 16:00:42     38s] [NR-eGR] Layer group 1: route 194 net(s) in layer range [2, 4]
[12/12 16:00:42     38s] (I)      
[12/12 16:00:42     38s] (I)      ============  Phase 1a Route ============
[12/12 16:00:42     38s] (I)      Usage: 4468 = (2392 H, 2076 V) = (1.03% H, 0.59% V) = (1.340e+04um H, 1.163e+04um V)
[12/12 16:00:42     38s] (I)      
[12/12 16:00:42     38s] (I)      ============  Phase 1b Route ============
[12/12 16:00:42     38s] (I)      Usage: 4468 = (2392 H, 2076 V) = (1.03% H, 0.59% V) = (1.340e+04um H, 1.163e+04um V)
[12/12 16:00:42     38s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.502080e+04um
[12/12 16:00:42     38s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/12 16:00:42     38s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/12 16:00:42     38s] (I)      
[12/12 16:00:42     38s] (I)      ============  Phase 1c Route ============
[12/12 16:00:42     38s] (I)      Usage: 4468 = (2392 H, 2076 V) = (1.03% H, 0.59% V) = (1.340e+04um H, 1.163e+04um V)
[12/12 16:00:42     38s] (I)      
[12/12 16:00:42     38s] (I)      ============  Phase 1d Route ============
[12/12 16:00:42     38s] (I)      Usage: 4468 = (2392 H, 2076 V) = (1.03% H, 0.59% V) = (1.340e+04um H, 1.163e+04um V)
[12/12 16:00:42     38s] (I)      
[12/12 16:00:42     38s] (I)      ============  Phase 1e Route ============
[12/12 16:00:42     38s] (I)      Usage: 4468 = (2392 H, 2076 V) = (1.03% H, 0.59% V) = (1.340e+04um H, 1.163e+04um V)
[12/12 16:00:42     38s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.502080e+04um
[12/12 16:00:42     38s] (I)      
[12/12 16:00:42     38s] (I)      ============  Phase 1l Route ============
[12/12 16:00:42     38s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/12 16:00:42     38s] (I)      Layer  2:     246840      2284         0      366500      266020    (57.94%) 
[12/12 16:00:42     38s] (I)      Layer  3:     236396      2397         0      363320      269200    (57.44%) 
[12/12 16:00:42     38s] (I)      Layer  4:     108245        15         0      189605      126655    (59.95%) 
[12/12 16:00:42     38s] (I)      Total:        591481      4696         0      919425      661875    (58.14%) 
[12/12 16:00:42     38s] (I)      
[12/12 16:00:42     38s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/12 16:00:42     38s] [NR-eGR]                        OverCon            
[12/12 16:00:42     38s] [NR-eGR]                         #Gcell     %Gcell
[12/12 16:00:42     38s] [NR-eGR]        Layer             (1-0)    OverCon
[12/12 16:00:42     38s] [NR-eGR] ----------------------------------------------
[12/12 16:00:42     38s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:42     38s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:42     38s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:42     38s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:42     38s] [NR-eGR] ----------------------------------------------
[12/12 16:00:42     38s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/12 16:00:42     38s] [NR-eGR] 
[12/12 16:00:42     38s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1910.63 MB )
[12/12 16:00:42     38s] (I)      total 2D Cap : 592712 = (236210 H, 356502 V)
[12/12 16:00:42     38s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/12 16:00:42     38s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1910.6M
[12/12 16:00:42     38s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.057, REAL:0.057, MEM:1910.6M, EPOCH TIME: 1765535442.326262
[12/12 16:00:42     38s] OPERPROF: Starting HotSpotCal at level 1, MEM:1910.6M, EPOCH TIME: 1765535442.326304
[12/12 16:00:42     38s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:42     38s] [hotspot] |            |   max hotspot | total hotspot |
[12/12 16:00:42     38s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:42     38s] [hotspot] | normalized |          0.00 |          0.00 |
[12/12 16:00:42     38s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:42     38s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/12 16:00:42     38s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/12 16:00:42     38s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1910.6M, EPOCH TIME: 1765535442.328547
[12/12 16:00:42     38s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1910.6M, EPOCH TIME: 1765535442.328623
[12/12 16:00:42     38s] Starting Early Global Route wiring: mem = 1910.6M
[12/12 16:00:42     38s] (I)      ============= Track Assignment ============
[12/12 16:00:42     38s] (I)      Started Track Assignment (1T) ( Curr Mem: 1910.63 MB )
[12/12 16:00:42     38s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[12/12 16:00:42     38s] (I)      Run Multi-thread track assignment
[12/12 16:00:42     38s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1910.63 MB )
[12/12 16:00:42     38s] (I)      Started Export ( Curr Mem: 1910.63 MB )
[12/12 16:00:42     38s] [NR-eGR]                Length (um)  Vias 
[12/12 16:00:42     38s] [NR-eGR] ---------------------------------
[12/12 16:00:42     38s] [NR-eGR]  M1     (1H)             0   638 
[12/12 16:00:42     38s] [NR-eGR]  M2     (2V)         11770  1012 
[12/12 16:00:42     38s] [NR-eGR]  M3     (3H)         13573    34 
[12/12 16:00:42     38s] [NR-eGR]  TOP_M  (4V)            95     0 
[12/12 16:00:42     38s] [NR-eGR] ---------------------------------
[12/12 16:00:42     38s] [NR-eGR]         Total        25438  1684 
[12/12 16:00:42     38s] [NR-eGR] --------------------------------------------------------------------------
[12/12 16:00:42     38s] [NR-eGR] Total half perimeter of net bounding box: 24497um
[12/12 16:00:42     38s] [NR-eGR] Total length: 25438um, number of vias: 1684
[12/12 16:00:42     38s] [NR-eGR] --------------------------------------------------------------------------
[12/12 16:00:42     38s] [NR-eGR] Total eGR-routed clock nets wire length: 1079um, number of vias: 27
[12/12 16:00:42     38s] [NR-eGR] --------------------------------------------------------------------------
[12/12 16:00:42     38s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1910.63 MB )
[12/12 16:00:42     38s] Early Global Route wiring runtime: 0.01 seconds, mem = 1910.6M
[12/12 16:00:42     38s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.015, REAL:0.015, MEM:1910.6M, EPOCH TIME: 1765535442.343185
[12/12 16:00:42     38s] 0 delay mode for cte disabled.
[12/12 16:00:42     38s] SKP cleared!
[12/12 16:00:42     38s] 
[12/12 16:00:42     38s] *** Finished incrementalPlace (cpu=0:00:03.6, real=0:00:04.0)***
[12/12 16:00:42     38s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1910.6M, EPOCH TIME: 1765535442.356969
[12/12 16:00:42     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] All LLGs are deleted
[12/12 16:00:42     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1910.6M, EPOCH TIME: 1765535442.357065
[12/12 16:00:42     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1910.6M, EPOCH TIME: 1765535442.357115
[12/12 16:00:42     38s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1907.6M, EPOCH TIME: 1765535442.358219
[12/12 16:00:42     38s] Start to check current routing status for nets...
[12/12 16:00:42     38s] All nets are already routed correctly.
[12/12 16:00:42     38s] End to check current routing status for nets (mem=1907.6M)
[12/12 16:00:42     38s] Extraction called for design 'source' of instances=321 and nets=232 using extraction engine 'preRoute' .
[12/12 16:00:42     38s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 16:00:42     38s] Type 'man IMPEXT-3530' for more detail.
[12/12 16:00:42     38s] PreRoute RC Extraction called for design source.
[12/12 16:00:42     38s] RC Extraction called in multi-corner(1) mode.
[12/12 16:00:42     38s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/12 16:00:42     38s] Type 'man IMPEXT-6197' for more detail.
[12/12 16:00:42     38s] RCMode: PreRoute
[12/12 16:00:42     38s]       RC Corner Indexes            0   
[12/12 16:00:42     38s] Capacitance Scaling Factor   : 1.00000 
[12/12 16:00:42     38s] Resistance Scaling Factor    : 1.00000 
[12/12 16:00:42     38s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 16:00:42     38s] Clock Res. Scaling Factor    : 1.00000 
[12/12 16:00:42     38s] Shrink Factor                : 1.00000
[12/12 16:00:42     38s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 16:00:42     38s] 
[12/12 16:00:42     38s] Trim Metal Layers:
[12/12 16:00:42     38s] LayerId::1 widthSet size::1
[12/12 16:00:42     38s] LayerId::2 widthSet size::1
[12/12 16:00:42     38s] LayerId::3 widthSet size::1
[12/12 16:00:42     38s] LayerId::4 widthSet size::1
[12/12 16:00:42     38s] Updating RC grid for preRoute extraction ...
[12/12 16:00:42     38s] eee: pegSigSF::1.070000
[12/12 16:00:42     38s] Initializing multi-corner resistance tables ...
[12/12 16:00:42     38s] eee: l::1 avDens::0.106158 usedTrk::2495.554290 availTrk::23507.914525 sigTrk::2495.554290
[12/12 16:00:42     38s] eee: l::2 avDens::0.029944 usedTrk::283.964374 availTrk::9483.337754 sigTrk::283.964374
[12/12 16:00:42     38s] eee: l::3 avDens::0.014654 usedTrk::333.588214 availTrk::22764.723808 sigTrk::333.588214
[12/12 16:00:42     38s] eee: l::4 avDens::0.048224 usedTrk::885.685538 availTrk::18366.133258 sigTrk::885.685538
[12/12 16:00:42     38s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.243257 uaWl=1.000000 uaWlH=0.537322 aWlH=0.000000 lMod=0 pMax=0.904100 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/12 16:00:42     38s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1907.629M)
[12/12 16:00:42     38s] Compute RC Scale Done ...
[12/12 16:00:42     38s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1655.2M, totSessionCpu=0:00:38 **
[12/12 16:00:42     38s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/12 16:00:42     38s] #################################################################################
[12/12 16:00:42     38s] # Design Stage: PreRoute
[12/12 16:00:42     38s] # Design Name: source
[12/12 16:00:42     38s] # Design Mode: 90nm
[12/12 16:00:42     38s] # Analysis Mode: MMMC Non-OCV 
[12/12 16:00:42     38s] # Parasitics Mode: No SPEF/RCDB 
[12/12 16:00:42     38s] # Signoff Settings: SI Off 
[12/12 16:00:42     38s] #################################################################################
[12/12 16:00:42     38s] Calculate delays in BcWc mode...
[12/12 16:00:42     38s] Topological Sorting (REAL = 0:00:00.0, MEM = 1903.7M, InitMEM = 1903.7M)
[12/12 16:00:42     38s] Start delay calculation (fullDC) (1 T). (MEM=1903.73)
[12/12 16:00:42     38s] End AAE Lib Interpolated Model. (MEM=1915.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:42     38s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver psign/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:42     38s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:42     38s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_7/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:42     38s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:42     38s] **WARN: (IMPMSMV-1810):	Net result[6], driver result_reg[6]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_6/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:42     38s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:42     38s] **WARN: (IMPMSMV-1810):	Net result[5], driver result_reg[5]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_5/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:42     38s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:42     38s] **WARN: (IMPMSMV-1810):	Net result[4], driver result_reg[4]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_4/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:42     38s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:42     38s] **WARN: (IMPMSMV-1810):	Net result[3], driver result_reg[3]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_3/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:42     38s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:42     38s] **WARN: (IMPMSMV-1810):	Net result[2], driver result_reg[2]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_2/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:42     38s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:42     38s] **WARN: (IMPMSMV-1810):	Net result[1], driver result_reg[1]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_1/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:42     38s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:42     38s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[12/12 16:00:42     38s] To increase the message display limit, refer to the product command reference manual.
[12/12 16:00:42     38s] Total number of fetched objects 227
[12/12 16:00:42     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:42     38s] End delay calculation. (MEM=1931.68 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:00:42     38s] End delay calculation (fullDC). (MEM=1931.68 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:00:42     38s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1931.7M) ***
[12/12 16:00:42     38s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:00:38.5/0:00:44.0 (0.9), mem = 1931.7M
[12/12 16:00:42     38s] 
[12/12 16:00:42     38s] =============================================================================================
[12/12 16:00:42     38s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.15-s110_1
[12/12 16:00:42     38s] =============================================================================================
[12/12 16:00:42     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:42     38s] ---------------------------------------------------------------------------------------------
[12/12 16:00:42     38s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:42     38s] [ ExtractRC              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/12 16:00:42     38s] [ TimingUpdate           ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[12/12 16:00:42     38s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/12 16:00:42     38s] [ MISC                   ]          0:00:03.7  (  96.9 % )     0:00:03.7 /  0:00:03.7    1.0
[12/12 16:00:42     38s] ---------------------------------------------------------------------------------------------
[12/12 16:00:42     38s]  IncrReplace #1 TOTAL               0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[12/12 16:00:42     38s] ---------------------------------------------------------------------------------------------
[12/12 16:00:42     38s] 
[12/12 16:00:42     38s] *** Timing NOT met, worst failing slack is -30.867
[12/12 16:00:42     38s] *** Check timing (0:00:00.0)
[12/12 16:00:42     38s] Deleting Lib Analyzer.
[12/12 16:00:42     38s] Begin: GigaOpt Optimization in WNS mode
[12/12 16:00:42     38s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/12 16:00:42     38s] Info: 32 io nets excluded
[12/12 16:00:42     38s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:42     38s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:38.6/0:00:44.0 (0.9), mem = 1947.7M
[12/12 16:00:42     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.5
[12/12 16:00:42     38s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:42     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.6 mem=1947.7M
[12/12 16:00:42     38s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/12 16:00:42     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:1947.7M, EPOCH TIME: 1765535442.571941
[12/12 16:00:42     38s] Processing tracks to init pin-track alignment.
[12/12 16:00:42     38s] z: 2, totalTracks: 1
[12/12 16:00:42     38s] z: 4, totalTracks: 1
[12/12 16:00:42     38s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:42     38s] All LLGs are deleted
[12/12 16:00:42     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1947.7M, EPOCH TIME: 1765535442.575458
[12/12 16:00:42     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1947.7M, EPOCH TIME: 1765535442.575826
[12/12 16:00:42     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1947.7M, EPOCH TIME: 1765535442.575943
[12/12 16:00:42     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:42     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1947.7M, EPOCH TIME: 1765535442.576101
[12/12 16:00:42     38s] Max number of tech site patterns supported in site array is 256.
[12/12 16:00:42     38s] Core basic site is CoreSite
[12/12 16:00:42     38s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1947.7M, EPOCH TIME: 1765535442.588561
[12/12 16:00:42     38s] After signature check, allow fast init is true, keep pre-filter is true.
[12/12 16:00:42     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/12 16:00:42     38s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1947.7M, EPOCH TIME: 1765535442.589945
[12/12 16:00:42     38s] Fast DP-INIT is on for default
[12/12 16:00:42     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 16:00:42     38s] Atter site array init, number of instance map data is 0.
[12/12 16:00:42     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.018, MEM:1947.7M, EPOCH TIME: 1765535442.594036
[12/12 16:00:42     38s] 
[12/12 16:00:42     38s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:42     38s] OPERPROF:     Starting CMU at level 3, MEM:1947.7M, EPOCH TIME: 1765535442.594919
[12/12 16:00:42     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1947.7M, EPOCH TIME: 1765535442.595263
[12/12 16:00:42     38s] 
[12/12 16:00:42     38s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:42     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1947.7M, EPOCH TIME: 1765535442.595855
[12/12 16:00:42     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1947.7M, EPOCH TIME: 1765535442.595904
[12/12 16:00:42     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1947.7M, EPOCH TIME: 1765535442.595944
[12/12 16:00:42     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1947.7MB).
[12/12 16:00:42     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.024, MEM:1947.7M, EPOCH TIME: 1765535442.596048
[12/12 16:00:42     38s] TotalInstCnt at PhyDesignMc Initialization: 173
[12/12 16:00:42     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.6 mem=1947.7M
[12/12 16:00:42     38s] ### Creating RouteCongInterface, started
[12/12 16:00:42     38s] 
[12/12 16:00:42     38s] Creating Lib Analyzer ...
[12/12 16:00:42     38s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:00:42     38s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/12 16:00:42     38s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:00:42     38s] 
[12/12 16:00:43     39s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:39.7 mem=1947.7M
[12/12 16:00:43     39s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:39.7 mem=1947.7M
[12/12 16:00:43     39s] Creating Lib Analyzer, finished. 
[12/12 16:00:43     39s] 
[12/12 16:00:43     39s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/12 16:00:43     39s] 
[12/12 16:00:43     39s] #optDebug: {0, 1.000}
[12/12 16:00:43     39s] ### Creating RouteCongInterface, finished
[12/12 16:00:43     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.7 mem=1947.7M
[12/12 16:00:43     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.7 mem=1947.7M
[12/12 16:00:43     39s] *info: 32 io nets excluded
[12/12 16:00:43     39s] *info: 1 clock net excluded
[12/12 16:00:43     39s] *info: 1 no-driver net excluded.
[12/12 16:00:43     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.303793.1
[12/12 16:00:44     39s] PathGroup :  reg2reg  TargetSlack : 0.0506 
[12/12 16:00:44     40s] ** GigaOpt Optimizer WNS Slack -30.867 TNS Slack -197.402 Density 0.41
[12/12 16:00:44     40s] Optimizer WNS Pass 0
[12/12 16:00:44     40s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.867|-197.402|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.867|-197.402|
+----------+-------+--------+

[12/12 16:00:44     40s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1982.8M, EPOCH TIME: 1765535444.005720
[12/12 16:00:44     40s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1982.8M, EPOCH TIME: 1765535444.005807
[12/12 16:00:44     40s] Active Path Group: default 
[12/12 16:00:44     40s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:44     40s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|    End Point    |
[12/12 16:00:44     40s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:44     40s] | -30.867|  -30.867|-197.402| -197.402|    0.41%|   0:00:00.0| 1982.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:00:44     40s] | -30.655|  -30.655|-197.265| -197.265|    0.41%|   0:00:00.0| 2006.4M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:44     40s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2006.4M) ***
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2006.4M) ***
[12/12 16:00:44     40s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-197.265|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-197.265|
+----------+-------+--------+

[12/12 16:00:44     40s] ** GigaOpt Optimizer WNS Slack -30.655 TNS Slack -197.265 Density 0.41
[12/12 16:00:44     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.303793.1
[12/12 16:00:44     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2006.4M, EPOCH TIME: 1765535444.197725
[12/12 16:00:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:173).
[12/12 16:00:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2006.4M, EPOCH TIME: 1765535444.200779
[12/12 16:00:44     40s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2006.4M, EPOCH TIME: 1765535444.200905
[12/12 16:00:44     40s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2006.4M, EPOCH TIME: 1765535444.200973
[12/12 16:00:44     40s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2006.4M, EPOCH TIME: 1765535444.204117
[12/12 16:00:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:44     40s] OPERPROF:       Starting CMU at level 4, MEM:2006.4M, EPOCH TIME: 1765535444.218951
[12/12 16:00:44     40s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1765535444.219376
[12/12 16:00:44     40s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.016, REAL:0.016, MEM:2006.4M, EPOCH TIME: 1765535444.219970
[12/12 16:00:44     40s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2006.4M, EPOCH TIME: 1765535444.220021
[12/12 16:00:44     40s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1765535444.220062
[12/12 16:00:44     40s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.019, REAL:0.019, MEM:2006.4M, EPOCH TIME: 1765535444.220157
[12/12 16:00:44     40s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.019, REAL:0.019, MEM:2006.4M, EPOCH TIME: 1765535444.220189
[12/12 16:00:44     40s] TDRefine: refinePlace mode is spiral
[12/12 16:00:44     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.303793.3
[12/12 16:00:44     40s] OPERPROF: Starting RefinePlace at level 1, MEM:2006.4M, EPOCH TIME: 1765535444.220247
[12/12 16:00:44     40s] *** Starting refinePlace (0:00:40.2 mem=2006.4M) ***
[12/12 16:00:44     40s] Total net bbox length = 2.484e+04 (1.345e+04 1.139e+04) (ext = 1.648e+04)
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:44     40s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:44     40s] (I)      Default pattern map key = source_default.
[12/12 16:00:44     40s] (I)      Default pattern map key = source_default.
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s] Starting Small incrNP...
[12/12 16:00:44     40s] User Input Parameters:
[12/12 16:00:44     40s] - Congestion Driven    : Off
[12/12 16:00:44     40s] - Timing Driven        : Off
[12/12 16:00:44     40s] - Area-Violation Based : Off
[12/12 16:00:44     40s] - Start Rollback Level : -5
[12/12 16:00:44     40s] - Legalized            : On
[12/12 16:00:44     40s] - Window Based         : Off
[12/12 16:00:44     40s] - eDen incr mode       : Off
[12/12 16:00:44     40s] - Small incr mode      : On
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2006.4M, EPOCH TIME: 1765535444.223299
[12/12 16:00:44     40s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2006.4M, EPOCH TIME: 1765535444.223882
[12/12 16:00:44     40s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.001, REAL:0.001, MEM:2006.4M, EPOCH TIME: 1765535444.225134
[12/12 16:00:44     40s] default core: bins with density > 0.750 =  0.00 % ( 0 / 256 )
[12/12 16:00:44     40s] Density distribution unevenness ratio = 91.296%
[12/12 16:00:44     40s] Density distribution unevenness ratio (U70) = 0.000%
[12/12 16:00:44     40s] Density distribution unevenness ratio (U80) = 0.000%
[12/12 16:00:44     40s] Density distribution unevenness ratio (U90) = 0.000%
[12/12 16:00:44     40s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.002, REAL:0.002, MEM:2006.4M, EPOCH TIME: 1765535444.225209
[12/12 16:00:44     40s] cost 0.406000, thresh 1.000000
[12/12 16:00:44     40s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2006.4M)
[12/12 16:00:44     40s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:44     40s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2006.4M, EPOCH TIME: 1765535444.225329
[12/12 16:00:44     40s] Starting refinePlace ...
[12/12 16:00:44     40s] (I)      Default pattern map key = source_default.
[12/12 16:00:44     40s] Rule aware DDP is turned off due to no Spiral.
[12/12 16:00:44     40s] Rule aware DDP is turned off.
[12/12 16:00:44     40s] (I)      Default pattern map key = source_default.
[12/12 16:00:44     40s]   Spread Effort: high, pre-route mode, useDDP on.
[12/12 16:00:44     40s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2006.4MB) @(0:00:40.2 - 0:00:40.2).
[12/12 16:00:44     40s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:44     40s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:44     40s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2006.4MB
[12/12 16:00:44     40s] Statistics of distance of Instance movement in refine placement:
[12/12 16:00:44     40s]   maximum (X+Y) =         0.00 um
[12/12 16:00:44     40s]   mean    (X+Y) =         0.00 um
[12/12 16:00:44     40s] Summary Report:
[12/12 16:00:44     40s] Instances move: 0 (out of 173 movable)
[12/12 16:00:44     40s] Instances flipped: 0
[12/12 16:00:44     40s] Mean displacement: 0.00 um
[12/12 16:00:44     40s] Max displacement: 0.00 um 
[12/12 16:00:44     40s] Total instances moved : 0
[12/12 16:00:44     40s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.004, REAL:0.004, MEM:2006.4M, EPOCH TIME: 1765535444.229285
[12/12 16:00:44     40s] Total net bbox length = 2.484e+04 (1.345e+04 1.139e+04) (ext = 1.648e+04)
[12/12 16:00:44     40s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2006.4MB
[12/12 16:00:44     40s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2006.4MB) @(0:00:40.2 - 0:00:40.2).
[12/12 16:00:44     40s] *** Finished refinePlace (0:00:40.2 mem=2006.4M) ***
[12/12 16:00:44     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.303793.3
[12/12 16:00:44     40s] OPERPROF: Finished RefinePlace at level 1, CPU:0.009, REAL:0.009, MEM:2006.4M, EPOCH TIME: 1765535444.229587
[12/12 16:00:44     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2006.4M, EPOCH TIME: 1765535444.230359
[12/12 16:00:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2006.4M, EPOCH TIME: 1765535444.232985
[12/12 16:00:44     40s] *** maximum move = 0.00 um ***
[12/12 16:00:44     40s] *** Finished re-routing un-routed nets (2006.4M) ***
[12/12 16:00:44     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:2006.4M, EPOCH TIME: 1765535444.235070
[12/12 16:00:44     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2006.4M, EPOCH TIME: 1765535444.238406
[12/12 16:00:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:44     40s] OPERPROF:     Starting CMU at level 3, MEM:2006.4M, EPOCH TIME: 1765535444.253415
[12/12 16:00:44     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1765535444.253823
[12/12 16:00:44     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:2006.4M, EPOCH TIME: 1765535444.254408
[12/12 16:00:44     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2006.4M, EPOCH TIME: 1765535444.254455
[12/12 16:00:44     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1765535444.254493
[12/12 16:00:44     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.020, MEM:2006.4M, EPOCH TIME: 1765535444.254588
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2006.4M) ***
[12/12 16:00:44     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.303793.1
[12/12 16:00:44     40s] ** GigaOpt Optimizer WNS Slack -30.655 TNS Slack -197.265 Density 0.41
[12/12 16:00:44     40s] Optimizer WNS Pass 1
[12/12 16:00:44     40s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-197.265|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-197.265|
+----------+-------+--------+

[12/12 16:00:44     40s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2006.4M, EPOCH TIME: 1765535444.263435
[12/12 16:00:44     40s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1765535444.263507
[12/12 16:00:44     40s] Active Path Group: default 
[12/12 16:00:44     40s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:44     40s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|    End Point    |
[12/12 16:00:44     40s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:44     40s] | -30.655|  -30.655|-197.265| -197.265|    0.41%|   0:00:00.0| 2006.4M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:44     40s] | -30.655|  -30.655|-197.265| -197.265|    0.41%|   0:00:00.0| 2006.4M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:44     40s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2006.4M) ***
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2006.4M) ***
[12/12 16:00:44     40s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-197.265|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-197.265|
+----------+-------+--------+

[12/12 16:00:44     40s] OptDebug: End of Setup Fixing:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-197.265|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-197.265|
+----------+-------+--------+

[12/12 16:00:44     40s] 
[12/12 16:00:44     40s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2006.4M) ***
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.303793.1
[12/12 16:00:44     40s] Total-nets :: 194, Stn-nets :: 3, ratio :: 1.54639 %, Total-len 26925.4, Stn-len 3712.25
[12/12 16:00:44     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1987.3M, EPOCH TIME: 1765535444.443565
[12/12 16:00:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:173).
[12/12 16:00:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:1924.3M, EPOCH TIME: 1765535444.447375
[12/12 16:00:44     40s] TotalInstCnt at PhyDesignMc Destruction: 173
[12/12 16:00:44     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.5
[12/12 16:00:44     40s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:00:40.4/0:00:45.9 (0.9), mem = 1924.3M
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s] =============================================================================================
[12/12 16:00:44     40s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.15-s110_1
[12/12 16:00:44     40s] =============================================================================================
[12/12 16:00:44     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:44     40s] ---------------------------------------------------------------------------------------------
[12/12 16:00:44     40s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:44     40s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  60.7 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:44     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:44     40s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/12 16:00:44     40s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:44     40s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:01.2 /  0:00:01.1    1.0
[12/12 16:00:44     40s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:44     40s] [ TransformInit          ]      1   0:00:00.2  (  11.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:44     40s] [ OptimizationStep       ]      2   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:00:44     40s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.0
[12/12 16:00:44     40s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:44     40s] [ OptEval                ]      5   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.2
[12/12 16:00:44     40s] [ OptCommit              ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:44     40s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:44     40s] [ IncrDelayCalc          ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:44     40s] [ SetupOptGetWorkingSet  ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:44     40s] [ SetupOptGetActiveNode  ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:44     40s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:44     40s] [ RefinePlace            ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/12 16:00:44     40s] [ TimingUpdate           ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/12 16:00:44     40s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:44     40s] [ MISC                   ]          0:00:00.3  (  17.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/12 16:00:44     40s] ---------------------------------------------------------------------------------------------
[12/12 16:00:44     40s]  WnsOpt #1 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[12/12 16:00:44     40s] ---------------------------------------------------------------------------------------------
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s] End: GigaOpt Optimization in WNS mode
[12/12 16:00:44     40s] *** Timing NOT met, worst failing slack is -30.655
[12/12 16:00:44     40s] *** Check timing (0:00:00.0)
[12/12 16:00:44     40s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/12 16:00:44     40s] Deleting Lib Analyzer.
[12/12 16:00:44     40s] Begin: GigaOpt Optimization in TNS mode
[12/12 16:00:44     40s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/12 16:00:44     40s] Info: 32 io nets excluded
[12/12 16:00:44     40s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:44     40s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.5/0:00:45.9 (0.9), mem = 1924.3M
[12/12 16:00:44     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.6
[12/12 16:00:44     40s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:44     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.5 mem=1924.3M
[12/12 16:00:44     40s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/12 16:00:44     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1924.3M, EPOCH TIME: 1765535444.467779
[12/12 16:00:44     40s] Processing tracks to init pin-track alignment.
[12/12 16:00:44     40s] z: 2, totalTracks: 1
[12/12 16:00:44     40s] z: 4, totalTracks: 1
[12/12 16:00:44     40s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:44     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1924.3M, EPOCH TIME: 1765535444.471344
[12/12 16:00:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:44     40s] OPERPROF:     Starting CMU at level 3, MEM:1924.3M, EPOCH TIME: 1765535444.486533
[12/12 16:00:44     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1924.3M, EPOCH TIME: 1765535444.486953
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:44     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1924.3M, EPOCH TIME: 1765535444.487545
[12/12 16:00:44     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1924.3M, EPOCH TIME: 1765535444.487590
[12/12 16:00:44     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1924.3M, EPOCH TIME: 1765535444.487629
[12/12 16:00:44     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1924.3MB).
[12/12 16:00:44     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1924.3M, EPOCH TIME: 1765535444.487743
[12/12 16:00:44     40s] TotalInstCnt at PhyDesignMc Initialization: 173
[12/12 16:00:44     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.5 mem=1924.3M
[12/12 16:00:44     40s] ### Creating RouteCongInterface, started
[12/12 16:00:44     40s] 
[12/12 16:00:44     40s] Creating Lib Analyzer ...
[12/12 16:00:44     40s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:00:44     40s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/12 16:00:44     40s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:00:44     40s] 
[12/12 16:00:45     41s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:41.5 mem=1926.3M
[12/12 16:00:45     41s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:41.5 mem=1926.3M
[12/12 16:00:45     41s] Creating Lib Analyzer, finished. 
[12/12 16:00:45     41s] 
[12/12 16:00:45     41s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/12 16:00:45     41s] 
[12/12 16:00:45     41s] #optDebug: {0, 1.000}
[12/12 16:00:45     41s] ### Creating RouteCongInterface, finished
[12/12 16:00:45     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.5 mem=1926.3M
[12/12 16:00:45     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.5 mem=1926.3M
[12/12 16:00:45     41s] *info: 32 io nets excluded
[12/12 16:00:45     41s] *info: 1 clock net excluded
[12/12 16:00:45     41s] *info: 1 no-driver net excluded.
[12/12 16:00:45     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.303793.2
[12/12 16:00:45     41s] PathGroup :  reg2reg  TargetSlack : 0.0506 
[12/12 16:00:45     41s] ** GigaOpt Optimizer WNS Slack -30.655 TNS Slack -197.265 Density 0.41
[12/12 16:00:45     41s] Optimizer TNS Opt
[12/12 16:00:45     41s] OptDebug: Start of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-197.265|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-197.265|
+----------+-------+--------+

[12/12 16:00:45     41s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1983.5M, EPOCH TIME: 1765535445.783262
[12/12 16:00:45     41s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1983.5M, EPOCH TIME: 1765535445.783335
[12/12 16:00:45     41s] Active Path Group: default 
[12/12 16:00:45     41s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:45     41s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|    End Point    |
[12/12 16:00:45     41s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:45     41s] | -30.655|  -30.655|-197.265| -197.265|    0.41%|   0:00:00.0| 1983.5M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:46     42s] | -30.655|  -30.655|-196.720| -196.720|    0.41%|   0:00:01.0| 2009.1M|my_analysis_view_setup|  default| zero            |
[12/12 16:00:46     42s] | -30.655|  -30.655|-196.371| -196.371|    0.41%|   0:00:00.0| 2009.1M|my_analysis_view_setup|  default| result[5]       |
[12/12 16:00:46     42s] | -30.655|  -30.655|-196.084| -196.084|    0.41%|   0:00:00.0| 2009.1M|my_analysis_view_setup|  default| result[0]       |
[12/12 16:00:46     42s] | -30.655|  -30.655|-195.943| -195.943|    0.41%|   0:00:00.0| 2009.1M|my_analysis_view_setup|  default| carry_reg/D     |
[12/12 16:00:46     42s] | -30.655|  -30.655|-195.389| -195.389|    0.41%|   0:00:00.0| 2021.1M|my_analysis_view_setup|  default| result_reg[2]/D |
[12/12 16:00:46     42s] | -30.655|  -30.655|-195.097| -195.097|    0.41%|   0:00:00.0| 2021.1M|my_analysis_view_setup|  default| result_reg[2]/D |
[12/12 16:00:46     42s] | -30.655|  -30.655|-194.802| -194.802|    0.41%|   0:00:00.0| 2021.1M|my_analysis_view_setup|  default| zero_reg/D      |
[12/12 16:00:46     42s] | -30.655|  -30.655|-194.367| -194.367|    0.42%|   0:00:00.0| 2021.1M|my_analysis_view_setup|  default| result_reg[2]/D |
[12/12 16:00:46     42s] | -30.655|  -30.655|-194.242| -194.242|    0.42%|   0:00:00.0| 2021.1M|my_analysis_view_setup|  default| zero_reg/D      |
[12/12 16:00:46     42s] | -30.655|  -30.655|-194.242| -194.242|    0.42%|   0:00:00.0| 2021.1M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:46     42s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2021.1M) ***
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] *** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=2021.1M) ***
[12/12 16:00:46     42s] OptDebug: End of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-194.242|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-194.242|
+----------+-------+--------+

[12/12 16:00:46     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.303793.2
[12/12 16:00:46     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2021.1M, EPOCH TIME: 1765535446.577309
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:173).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2021.1M, EPOCH TIME: 1765535446.580297
[12/12 16:00:46     42s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2021.1M, EPOCH TIME: 1765535446.580448
[12/12 16:00:46     42s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2021.1M, EPOCH TIME: 1765535446.580517
[12/12 16:00:46     42s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2021.1M, EPOCH TIME: 1765535446.583980
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:46     42s] OPERPROF:       Starting CMU at level 4, MEM:2021.1M, EPOCH TIME: 1765535446.599829
[12/12 16:00:46     42s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2021.1M, EPOCH TIME: 1765535446.600402
[12/12 16:00:46     42s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.017, REAL:0.017, MEM:2021.1M, EPOCH TIME: 1765535446.601007
[12/12 16:00:46     42s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2021.1M, EPOCH TIME: 1765535446.601062
[12/12 16:00:46     42s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2021.1M, EPOCH TIME: 1765535446.601104
[12/12 16:00:46     42s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.021, REAL:0.021, MEM:2021.1M, EPOCH TIME: 1765535446.601202
[12/12 16:00:46     42s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.021, REAL:0.021, MEM:2021.1M, EPOCH TIME: 1765535446.601234
[12/12 16:00:46     42s] TDRefine: refinePlace mode is spiral
[12/12 16:00:46     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.303793.4
[12/12 16:00:46     42s] OPERPROF: Starting RefinePlace at level 1, MEM:2021.1M, EPOCH TIME: 1765535446.601289
[12/12 16:00:46     42s] *** Starting refinePlace (0:00:42.6 mem=2021.1M) ***
[12/12 16:00:46     42s] Total net bbox length = 2.557e+04 (1.382e+04 1.175e+04) (ext = 1.296e+04)
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:46     42s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:46     42s] (I)      Default pattern map key = source_default.
[12/12 16:00:46     42s] (I)      Default pattern map key = source_default.
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] Starting Small incrNP...
[12/12 16:00:46     42s] User Input Parameters:
[12/12 16:00:46     42s] - Congestion Driven    : Off
[12/12 16:00:46     42s] - Timing Driven        : Off
[12/12 16:00:46     42s] - Area-Violation Based : Off
[12/12 16:00:46     42s] - Start Rollback Level : -5
[12/12 16:00:46     42s] - Legalized            : On
[12/12 16:00:46     42s] - Window Based         : Off
[12/12 16:00:46     42s] - eDen incr mode       : Off
[12/12 16:00:46     42s] - Small incr mode      : On
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2021.1M, EPOCH TIME: 1765535446.604432
[12/12 16:00:46     42s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2021.1M, EPOCH TIME: 1765535446.605019
[12/12 16:00:46     42s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.001, REAL:0.001, MEM:2021.1M, EPOCH TIME: 1765535446.606229
[12/12 16:00:46     42s] default core: bins with density > 0.750 =  0.00 % ( 0 / 256 )
[12/12 16:00:46     42s] Density distribution unevenness ratio = 91.895%
[12/12 16:00:46     42s] Density distribution unevenness ratio (U70) = 0.000%
[12/12 16:00:46     42s] Density distribution unevenness ratio (U80) = 0.000%
[12/12 16:00:46     42s] Density distribution unevenness ratio (U90) = 0.000%
[12/12 16:00:46     42s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.002, REAL:0.002, MEM:2021.1M, EPOCH TIME: 1765535446.606304
[12/12 16:00:46     42s] cost 0.402000, thresh 1.000000
[12/12 16:00:46     42s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2021.1M)
[12/12 16:00:46     42s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:46     42s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2021.1M, EPOCH TIME: 1765535446.606426
[12/12 16:00:46     42s] Starting refinePlace ...
[12/12 16:00:46     42s] (I)      Default pattern map key = source_default.
[12/12 16:00:46     42s] One DDP V2 for no tweak run.
[12/12 16:00:46     42s] (I)      Default pattern map key = source_default.
[12/12 16:00:46     42s]   Spread Effort: high, pre-route mode, useDDP on.
[12/12 16:00:46     42s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2021.1MB) @(0:00:42.6 - 0:00:42.6).
[12/12 16:00:46     42s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:46     42s] wireLenOptFixPriorityInst 0 inst fixed
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[12/12 16:00:46     42s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/12 16:00:46     42s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:46     42s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:46     42s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2021.1MB) @(0:00:42.6 - 0:00:42.6).
[12/12 16:00:46     42s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:46     42s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2021.1MB
[12/12 16:00:46     42s] Statistics of distance of Instance movement in refine placement:
[12/12 16:00:46     42s]   maximum (X+Y) =         0.00 um
[12/12 16:00:46     42s]   mean    (X+Y) =         0.00 um
[12/12 16:00:46     42s] Summary Report:
[12/12 16:00:46     42s] Instances move: 0 (out of 173 movable)
[12/12 16:00:46     42s] Instances flipped: 0
[12/12 16:00:46     42s] Mean displacement: 0.00 um
[12/12 16:00:46     42s] Max displacement: 0.00 um 
[12/12 16:00:46     42s] Total instances moved : 0
[12/12 16:00:46     42s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.008, REAL:0.008, MEM:2021.1M, EPOCH TIME: 1765535446.614509
[12/12 16:00:46     42s] Total net bbox length = 2.557e+04 (1.382e+04 1.175e+04) (ext = 1.296e+04)
[12/12 16:00:46     42s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2021.1MB
[12/12 16:00:46     42s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2021.1MB) @(0:00:42.6 - 0:00:42.6).
[12/12 16:00:46     42s] *** Finished refinePlace (0:00:42.6 mem=2021.1M) ***
[12/12 16:00:46     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.303793.4
[12/12 16:00:46     42s] OPERPROF: Finished RefinePlace at level 1, CPU:0.014, REAL:0.014, MEM:2021.1M, EPOCH TIME: 1765535446.614841
[12/12 16:00:46     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2021.1M, EPOCH TIME: 1765535446.615601
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:173).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2021.1M, EPOCH TIME: 1765535446.618363
[12/12 16:00:46     42s] *** maximum move = 0.00 um ***
[12/12 16:00:46     42s] *** Finished re-routing un-routed nets (2021.1M) ***
[12/12 16:00:46     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2021.1M, EPOCH TIME: 1765535446.621093
[12/12 16:00:46     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2021.1M, EPOCH TIME: 1765535446.624682
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:46     42s] OPERPROF:     Starting CMU at level 3, MEM:2021.1M, EPOCH TIME: 1765535446.640406
[12/12 16:00:46     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2021.1M, EPOCH TIME: 1765535446.640856
[12/12 16:00:46     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:2021.1M, EPOCH TIME: 1765535446.641446
[12/12 16:00:46     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2021.1M, EPOCH TIME: 1765535446.641493
[12/12 16:00:46     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2021.1M, EPOCH TIME: 1765535446.641531
[12/12 16:00:46     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2021.1M, EPOCH TIME: 1765535446.641626
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2021.1M) ***
[12/12 16:00:46     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.303793.2
[12/12 16:00:46     42s] ** GigaOpt Optimizer WNS Slack -30.655 TNS Slack -194.242 Density 0.42
[12/12 16:00:46     42s] OptDebug: End of Setup Fixing:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-194.242|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-194.242|
+----------+-------+--------+

[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2021.1M) ***
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.303793.2
[12/12 16:00:46     42s] Total-nets :: 194, Stn-nets :: 28, ratio :: 14.433 %, Total-len 26947.3, Stn-len 10355.9
[12/12 16:00:46     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2002.0M, EPOCH TIME: 1765535446.654004
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:1939.0M, EPOCH TIME: 1765535446.657618
[12/12 16:00:46     42s] TotalInstCnt at PhyDesignMc Destruction: 173
[12/12 16:00:46     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.6
[12/12 16:00:46     42s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:00:42.6/0:00:48.1 (0.9), mem = 1939.0M
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] =============================================================================================
[12/12 16:00:46     42s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              21.15-s110_1
[12/12 16:00:46     42s] =============================================================================================
[12/12 16:00:46     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:46     42s] ---------------------------------------------------------------------------------------------
[12/12 16:00:46     42s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:46     42s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  48.6 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:46     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:46     42s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/12 16:00:46     42s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:46     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:46     42s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:46     42s] [ TransformInit          ]      1   0:00:00.2  (   9.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:46     42s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[12/12 16:00:46     42s] [ OptSingleIteration     ]     19   0:00:00.0  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[12/12 16:00:46     42s] [ OptGetWeight           ]     19   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:46     42s] [ OptEval                ]     19   0:00:00.4  (  19.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/12 16:00:46     42s] [ OptCommit              ]     19   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:46     42s] [ PostCommitDelayUpdate  ]     19   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[12/12 16:00:46     42s] [ IncrDelayCalc          ]     40   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:00:46     42s] [ SetupOptGetWorkingSet  ]     53   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:46     42s] [ SetupOptGetActiveNode  ]     53   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:46     42s] [ SetupOptSlackGraph     ]     19   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:46     42s] [ RefinePlace            ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:00:46     42s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:46     42s] [ IncrTimingUpdate       ]     23   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.4
[12/12 16:00:46     42s] [ MISC                   ]          0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:46     42s] ---------------------------------------------------------------------------------------------
[12/12 16:00:46     42s]  TnsOpt #1 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/12 16:00:46     42s] ---------------------------------------------------------------------------------------------
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] End: GigaOpt Optimization in TNS mode
[12/12 16:00:46     42s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/12 16:00:46     42s] Info: 32 io nets excluded
[12/12 16:00:46     42s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:46     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.6 mem=1939.0M
[12/12 16:00:46     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.6 mem=1939.0M
[12/12 16:00:46     42s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/12 16:00:46     42s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:46     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.6 mem=1996.3M
[12/12 16:00:46     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1996.3M, EPOCH TIME: 1765535446.664781
[12/12 16:00:46     42s] Processing tracks to init pin-track alignment.
[12/12 16:00:46     42s] z: 2, totalTracks: 1
[12/12 16:00:46     42s] z: 4, totalTracks: 1
[12/12 16:00:46     42s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:46     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1996.3M, EPOCH TIME: 1765535446.668374
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:46     42s] OPERPROF:     Starting CMU at level 3, MEM:1996.3M, EPOCH TIME: 1765535446.683190
[12/12 16:00:46     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1996.3M, EPOCH TIME: 1765535446.683585
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:46     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1996.3M, EPOCH TIME: 1765535446.684181
[12/12 16:00:46     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1996.3M, EPOCH TIME: 1765535446.684231
[12/12 16:00:46     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1996.3M, EPOCH TIME: 1765535446.684271
[12/12 16:00:46     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1996.3MB).
[12/12 16:00:46     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1996.3M, EPOCH TIME: 1765535446.684373
[12/12 16:00:46     42s] TotalInstCnt at PhyDesignMc Initialization: 173
[12/12 16:00:46     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.7 mem=1996.3M
[12/12 16:00:46     42s] Begin: Area Reclaim Optimization
[12/12 16:00:46     42s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.7/0:00:48.1 (0.9), mem = 1996.3M
[12/12 16:00:46     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.7
[12/12 16:00:46     42s] ### Creating RouteCongInterface, started
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] #optDebug: {0, 1.000}
[12/12 16:00:46     42s] ### Creating RouteCongInterface, finished
[12/12 16:00:46     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.7 mem=1996.3M
[12/12 16:00:46     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.7 mem=1996.3M
[12/12 16:00:46     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1996.3M, EPOCH TIME: 1765535446.857057
[12/12 16:00:46     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1996.3M, EPOCH TIME: 1765535446.857151
[12/12 16:00:46     42s] Reclaim Optimization WNS Slack -30.655  TNS Slack -194.242 Density 0.42
[12/12 16:00:46     42s] +---------+---------+--------+--------+------------+--------+
[12/12 16:00:46     42s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/12 16:00:46     42s] +---------+---------+--------+--------+------------+--------+
[12/12 16:00:46     42s] |    0.42%|        -| -30.655|-194.242|   0:00:00.0| 1996.3M|
[12/12 16:00:46     42s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/12 16:00:46     42s] |    0.42%|        0| -30.655|-194.242|   0:00:00.0| 1996.3M|
[12/12 16:00:46     42s] |    0.42%|        0| -30.655|-194.242|   0:00:00.0| 1996.3M|
[12/12 16:00:46     42s] |    0.42%|        3| -30.655|-194.242|   0:00:00.0| 2021.9M|
[12/12 16:00:46     42s] |    0.42%|        0| -30.655|-194.242|   0:00:00.0| 2021.9M|
[12/12 16:00:46     42s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/12 16:00:46     42s] #optDebug: RTR_SNLTF <10.0000 5.6000> <56.0000> 
[12/12 16:00:46     42s] |    0.42%|        0| -30.655|-194.242|   0:00:00.0| 2021.9M|
[12/12 16:00:46     42s] +---------+---------+--------+--------+------------+--------+
[12/12 16:00:46     42s] Reclaim Optimization End WNS Slack -30.655  TNS Slack -194.242 Density 0.42
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 3 **
[12/12 16:00:46     42s] --------------------------------------------------------------
[12/12 16:00:46     42s] |                                   | Total     | Sequential |
[12/12 16:00:46     42s] --------------------------------------------------------------
[12/12 16:00:46     42s] | Num insts resized                 |       3  |       0    |
[12/12 16:00:46     42s] | Num insts undone                  |       0  |       0    |
[12/12 16:00:46     42s] | Num insts Downsized               |       3  |       0    |
[12/12 16:00:46     42s] | Num insts Samesized               |       0  |       0    |
[12/12 16:00:46     42s] | Num insts Upsized                 |       0  |       0    |
[12/12 16:00:46     42s] | Num multiple commits+uncommits    |       0  |       -    |
[12/12 16:00:46     42s] --------------------------------------------------------------
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] Number of times islegalLocAvaiable called = 7 skipped = 0, called in commitmove = 3, skipped in commitmove = 0
[12/12 16:00:46     42s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[12/12 16:00:46     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2021.9M, EPOCH TIME: 1765535446.943803
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:173).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2021.9M, EPOCH TIME: 1765535446.946947
[12/12 16:00:46     42s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2021.9M, EPOCH TIME: 1765535446.947865
[12/12 16:00:46     42s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2021.9M, EPOCH TIME: 1765535446.947966
[12/12 16:00:46     42s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2021.9M, EPOCH TIME: 1765535446.951339
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:46     42s] OPERPROF:       Starting CMU at level 4, MEM:2021.9M, EPOCH TIME: 1765535446.966484
[12/12 16:00:46     42s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2021.9M, EPOCH TIME: 1765535446.966968
[12/12 16:00:46     42s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.016, REAL:0.016, MEM:2021.9M, EPOCH TIME: 1765535446.967559
[12/12 16:00:46     42s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2021.9M, EPOCH TIME: 1765535446.967606
[12/12 16:00:46     42s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2021.9M, EPOCH TIME: 1765535446.967645
[12/12 16:00:46     42s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2021.9M, EPOCH TIME: 1765535446.967714
[12/12 16:00:46     42s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2021.9M, EPOCH TIME: 1765535446.967791
[12/12 16:00:46     42s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:2021.9M, EPOCH TIME: 1765535446.967859
[12/12 16:00:46     42s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:2021.9M, EPOCH TIME: 1765535446.967891
[12/12 16:00:46     42s] TDRefine: refinePlace mode is spiral
[12/12 16:00:46     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.303793.5
[12/12 16:00:46     42s] OPERPROF: Starting RefinePlace at level 1, MEM:2021.9M, EPOCH TIME: 1765535446.967943
[12/12 16:00:46     42s] *** Starting refinePlace (0:00:43.0 mem=2021.9M) ***
[12/12 16:00:46     42s] Total net bbox length = 2.558e+04 (1.383e+04 1.175e+04) (ext = 1.296e+04)
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:46     42s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:46     42s] (I)      Default pattern map key = source_default.
[12/12 16:00:46     42s] (I)      Default pattern map key = source_default.
[12/12 16:00:46     42s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2021.9M, EPOCH TIME: 1765535446.970905
[12/12 16:00:46     42s] Starting refinePlace ...
[12/12 16:00:46     42s] (I)      Default pattern map key = source_default.
[12/12 16:00:46     42s] One DDP V2 for no tweak run.
[12/12 16:00:46     42s] 
[12/12 16:00:46     42s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[12/12 16:00:46     42s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/12 16:00:46     42s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:46     42s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:46     42s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2021.9MB) @(0:00:43.0 - 0:00:43.0).
[12/12 16:00:46     42s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:46     42s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2021.9MB
[12/12 16:00:46     42s] Statistics of distance of Instance movement in refine placement:
[12/12 16:00:46     42s]   maximum (X+Y) =         0.00 um
[12/12 16:00:46     42s]   mean    (X+Y) =         0.00 um
[12/12 16:00:46     42s] Summary Report:
[12/12 16:00:46     42s] Instances move: 0 (out of 173 movable)
[12/12 16:00:46     42s] Instances flipped: 0
[12/12 16:00:46     42s] Mean displacement: 0.00 um
[12/12 16:00:46     42s] Max displacement: 0.00 um 
[12/12 16:00:46     42s] Total instances moved : 0
[12/12 16:00:46     42s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.005, REAL:0.005, MEM:2021.9M, EPOCH TIME: 1765535446.976155
[12/12 16:00:46     42s] Total net bbox length = 2.558e+04 (1.383e+04 1.175e+04) (ext = 1.296e+04)
[12/12 16:00:46     42s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2021.9MB
[12/12 16:00:46     42s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2021.9MB) @(0:00:43.0 - 0:00:43.0).
[12/12 16:00:46     42s] *** Finished refinePlace (0:00:43.0 mem=2021.9M) ***
[12/12 16:00:46     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.303793.5
[12/12 16:00:46     42s] OPERPROF: Finished RefinePlace at level 1, CPU:0.008, REAL:0.009, MEM:2021.9M, EPOCH TIME: 1765535446.976469
[12/12 16:00:46     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2021.9M, EPOCH TIME: 1765535446.977180
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:173).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2021.9M, EPOCH TIME: 1765535446.979858
[12/12 16:00:46     42s] *** maximum move = 0.00 um ***
[12/12 16:00:46     42s] *** Finished re-routing un-routed nets (2021.9M) ***
[12/12 16:00:46     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2021.9M, EPOCH TIME: 1765535446.982836
[12/12 16:00:46     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2021.9M, EPOCH TIME: 1765535446.986036
[12/12 16:00:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     42s] 
[12/12 16:00:47     42s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:47     42s] OPERPROF:     Starting CMU at level 3, MEM:2021.9M, EPOCH TIME: 1765535447.001228
[12/12 16:00:47     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2021.9M, EPOCH TIME: 1765535447.001634
[12/12 16:00:47     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:2021.9M, EPOCH TIME: 1765535447.002228
[12/12 16:00:47     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2021.9M, EPOCH TIME: 1765535447.002276
[12/12 16:00:47     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2021.9M, EPOCH TIME: 1765535447.002329
[12/12 16:00:47     42s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2021.9M, EPOCH TIME: 1765535447.002395
[12/12 16:00:47     42s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2021.9M, EPOCH TIME: 1765535447.002473
[12/12 16:00:47     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2021.9M, EPOCH TIME: 1765535447.002542
[12/12 16:00:47     42s] 
[12/12 16:00:47     42s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=2021.9M) ***
[12/12 16:00:47     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.7
[12/12 16:00:47     42s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:43.0/0:00:48.5 (0.9), mem = 2021.9M
[12/12 16:00:47     42s] 
[12/12 16:00:47     42s] =============================================================================================
[12/12 16:00:47     42s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.15-s110_1
[12/12 16:00:47     42s] =============================================================================================
[12/12 16:00:47     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:47     42s] ---------------------------------------------------------------------------------------------
[12/12 16:00:47     42s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     42s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     42s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     42s] [ OptimizationStep       ]      1   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:00:47     42s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:00:47     42s] [ OptGetWeight           ]     42   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     42s] [ OptEval                ]     42   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     42s] [ OptCommit              ]     42   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     42s] [ PostCommitDelayUpdate  ]     42   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.0    0.9
[12/12 16:00:47     42s] [ IncrDelayCalc          ]     14   0:00:00.1  (  15.9 % )     0:00:00.1 /  0:00:00.0    1.0
[12/12 16:00:47     42s] [ RefinePlace            ]      1   0:00:00.1  (  20.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/12 16:00:47     42s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     42s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     42s] [ MISC                   ]          0:00:00.2  (  50.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:47     42s] ---------------------------------------------------------------------------------------------
[12/12 16:00:47     42s]  AreaOpt #2 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/12 16:00:47     42s] ---------------------------------------------------------------------------------------------
[12/12 16:00:47     42s] 
[12/12 16:00:47     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2002.8M, EPOCH TIME: 1765535447.010293
[12/12 16:00:47     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     43s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1941.8M, EPOCH TIME: 1765535447.013188
[12/12 16:00:47     43s] TotalInstCnt at PhyDesignMc Destruction: 173
[12/12 16:00:47     43s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1941.80M, totSessionCpu=0:00:43).
[12/12 16:00:47     43s] Begin: GigaOpt postEco DRV Optimization
[12/12 16:00:47     43s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[12/12 16:00:47     43s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.0/0:00:48.5 (0.9), mem = 1941.8M
[12/12 16:00:47     43s] Info: 32 io nets excluded
[12/12 16:00:47     43s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:47     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.8
[12/12 16:00:47     43s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:47     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.0 mem=1941.8M
[12/12 16:00:47     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:1941.8M, EPOCH TIME: 1765535447.034535
[12/12 16:00:47     43s] Processing tracks to init pin-track alignment.
[12/12 16:00:47     43s] z: 2, totalTracks: 1
[12/12 16:00:47     43s] z: 4, totalTracks: 1
[12/12 16:00:47     43s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:47     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1941.8M, EPOCH TIME: 1765535447.037950
[12/12 16:00:47     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:47     43s] OPERPROF:     Starting CMU at level 3, MEM:1941.8M, EPOCH TIME: 1765535447.052774
[12/12 16:00:47     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1941.8M, EPOCH TIME: 1765535447.053169
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:47     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1941.8M, EPOCH TIME: 1765535447.053766
[12/12 16:00:47     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1941.8M, EPOCH TIME: 1765535447.053816
[12/12 16:00:47     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1941.8M, EPOCH TIME: 1765535447.053855
[12/12 16:00:47     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1941.8MB).
[12/12 16:00:47     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:1941.8M, EPOCH TIME: 1765535447.053956
[12/12 16:00:47     43s] TotalInstCnt at PhyDesignMc Initialization: 173
[12/12 16:00:47     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.0 mem=1941.8M
[12/12 16:00:47     43s] ### Creating RouteCongInterface, started
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] #optDebug: {0, 1.000}
[12/12 16:00:47     43s] ### Creating RouteCongInterface, finished
[12/12 16:00:47     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.0 mem=1941.8M
[12/12 16:00:47     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.0 mem=1941.8M
[12/12 16:00:47     43s] [GPS-DRV] Optimizer parameters ============================= 
[12/12 16:00:47     43s] [GPS-DRV] maxDensity (design): 0.95
[12/12 16:00:47     43s] [GPS-DRV] maxLocalDensity: 0.98
[12/12 16:00:47     43s] [GPS-DRV] All active and enabled setup views
[12/12 16:00:47     43s] [GPS-DRV]     my_analysis_view_setup
[12/12 16:00:47     43s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/12 16:00:47     43s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/12 16:00:47     43s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/12 16:00:47     43s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/12 16:00:47     43s] [GPS-DRV] timing-driven DRV settings
[12/12 16:00:47     43s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/12 16:00:47     43s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1999.0M, EPOCH TIME: 1765535447.226165
[12/12 16:00:47     43s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1999.0M, EPOCH TIME: 1765535447.226243
[12/12 16:00:47     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 16:00:47     43s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/12 16:00:47     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 16:00:47     43s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/12 16:00:47     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 16:00:47     43s] Info: violation cost 0.818708 (cap = 0.000000, tran = 0.818708, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/12 16:00:47     43s] |    13|    13|   -74.15|    11|    11|    -6.58|    11|    11|     0|     0|   -30.65|  -194.24|       0|       0|       0|  0.42%|          |         |
[12/12 16:00:47     43s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/12 16:00:47     43s] |    11|    11|   -74.15|    11|    11|    -6.58|    11|    11|     0|     0|   -30.65|  -194.24|       1|       0|       1|  0.42%| 0:00:00.0|  2028.1M|
[12/12 16:00:47     43s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/12 16:00:47     43s] |    11|    11|   -74.15|    11|    11|    -6.58|    11|    11|     0|     0|   -30.65|  -194.24|       0|       0|       0|  0.42%| 0:00:00.0|  2028.1M|
[12/12 16:00:47     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] ###############################################################################
[12/12 16:00:47     43s] #
[12/12 16:00:47     43s] #  Large fanout net report:  
[12/12 16:00:47     43s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/12 16:00:47     43s] #     - current density: 0.42
[12/12 16:00:47     43s] #
[12/12 16:00:47     43s] #  List of high fanout nets:
[12/12 16:00:47     43s] #
[12/12 16:00:47     43s] ###############################################################################
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] =======================================================================
[12/12 16:00:47     43s]                 Reasons for remaining drv violations
[12/12 16:00:47     43s] =======================================================================
[12/12 16:00:47     43s] *info: Total 11 net(s) have violations which can't be fixed by DRV optimization.
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] MultiBuffering failure reasons
[12/12 16:00:47     43s] ------------------------------------------------
[12/12 16:00:47     43s] *info:    11 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2028.1M) ***
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] Total-nets :: 195, Stn-nets :: 29, ratio :: 14.8718 %, Total-len 26949, Stn-len 10357.6
[12/12 16:00:47     43s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2009.1M, EPOCH TIME: 1765535447.274673
[12/12 16:00:47     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:00:47     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     43s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1945.1M, EPOCH TIME: 1765535447.277738
[12/12 16:00:47     43s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:00:47     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.8
[12/12 16:00:47     43s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:43.3/0:00:48.7 (0.9), mem = 1945.1M
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] =============================================================================================
[12/12 16:00:47     43s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.15-s110_1
[12/12 16:00:47     43s] =============================================================================================
[12/12 16:00:47     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:47     43s] ---------------------------------------------------------------------------------------------
[12/12 16:00:47     43s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  10.5 % )     0:00:00.0 /  0:00:00.0    0.8
[12/12 16:00:47     43s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/12 16:00:47     43s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/12 16:00:47     43s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ OptEval                ]      3   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/12 16:00:47     43s] [ OptCommit              ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/12 16:00:47     43s] [ IncrDelayCalc          ]      7   0:00:00.0  (  10.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/12 16:00:47     43s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ MISC                   ]          0:00:00.2  (  67.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:47     43s] ---------------------------------------------------------------------------------------------
[12/12 16:00:47     43s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:47     43s] ---------------------------------------------------------------------------------------------
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] End: GigaOpt postEco DRV Optimization
[12/12 16:00:47     43s] GigaOpt: WNS changes after postEco optimization: -30.654 -> -30.654 (bump = 0.0)
[12/12 16:00:47     43s] GigaOpt: Skipping nonLegal postEco optimization
[12/12 16:00:47     43s] Design TNS changes after trial route: -194.242 -> -194.242
[12/12 16:00:47     43s] Begin: GigaOpt TNS non-legal recovery
[12/12 16:00:47     43s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/12 16:00:47     43s] Info: 32 io nets excluded
[12/12 16:00:47     43s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:47     43s] *** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.3/0:00:48.7 (0.9), mem = 1945.1M
[12/12 16:00:47     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.9
[12/12 16:00:47     43s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:47     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.3 mem=1945.1M
[12/12 16:00:47     43s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/12 16:00:47     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:1945.1M, EPOCH TIME: 1765535447.291114
[12/12 16:00:47     43s] Processing tracks to init pin-track alignment.
[12/12 16:00:47     43s] z: 2, totalTracks: 1
[12/12 16:00:47     43s] z: 4, totalTracks: 1
[12/12 16:00:47     43s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:47     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1945.1M, EPOCH TIME: 1765535447.294751
[12/12 16:00:47     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:47     43s] OPERPROF:     Starting CMU at level 3, MEM:1945.1M, EPOCH TIME: 1765535447.309564
[12/12 16:00:47     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1945.1M, EPOCH TIME: 1765535447.309962
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:47     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1945.1M, EPOCH TIME: 1765535447.310563
[12/12 16:00:47     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1945.1M, EPOCH TIME: 1765535447.310608
[12/12 16:00:47     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1945.1M, EPOCH TIME: 1765535447.310647
[12/12 16:00:47     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1945.1MB).
[12/12 16:00:47     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.020, MEM:1945.1M, EPOCH TIME: 1765535447.310762
[12/12 16:00:47     43s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:00:47     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.3 mem=1945.1M
[12/12 16:00:47     43s] ### Creating RouteCongInterface, started
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] #optDebug: {0, 1.000}
[12/12 16:00:47     43s] ### Creating RouteCongInterface, finished
[12/12 16:00:47     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.3 mem=1945.1M
[12/12 16:00:47     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.3 mem=1945.1M
[12/12 16:00:47     43s] *info: 32 io nets excluded
[12/12 16:00:47     43s] *info: 1 clock net excluded
[12/12 16:00:47     43s] *info: 1 no-driver net excluded.
[12/12 16:00:47     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.303793.3
[12/12 16:00:47     43s] PathGroup :  reg2reg  TargetSlack : 0 
[12/12 16:00:47     43s] ** GigaOpt Optimizer WNS Slack -30.655 TNS Slack -194.242 Density 0.42
[12/12 16:00:47     43s] Optimizer TNS Opt
[12/12 16:00:47     43s] OptDebug: Start of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-194.242|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-194.242|
+----------+-------+--------+

[12/12 16:00:47     43s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2004.3M, EPOCH TIME: 1765535447.542470
[12/12 16:00:47     43s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2004.3M, EPOCH TIME: 1765535447.542544
[12/12 16:00:47     43s] Active Path Group: default 
[12/12 16:00:47     43s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:47     43s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|    End Point    |
[12/12 16:00:47     43s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:47     43s] | -30.655|  -30.655|-194.242| -194.242|    0.42%|   0:00:00.0| 2004.3M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:47     43s] | -30.655|  -30.655|-194.242| -194.242|    0.42%|   0:00:00.0| 2004.3M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:47     43s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2004.3M) ***
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2004.3M) ***
[12/12 16:00:47     43s] OptDebug: End of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-194.242|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-194.242|
+----------+-------+--------+

[12/12 16:00:47     43s] OptDebug: End of Setup Fixing:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-194.242|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-194.242|
+----------+-------+--------+

[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2004.3M) ***
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.303793.3
[12/12 16:00:47     43s] Total-nets :: 195, Stn-nets :: 29, ratio :: 14.8718 %, Total-len 26949, Stn-len 10357.6
[12/12 16:00:47     43s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1985.2M, EPOCH TIME: 1765535447.712106
[12/12 16:00:47     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:00:47     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     43s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1945.2M, EPOCH TIME: 1765535447.715520
[12/12 16:00:47     43s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:00:47     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.9
[12/12 16:00:47     43s] *** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:43.7/0:00:49.2 (0.9), mem = 1945.2M
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] =============================================================================================
[12/12 16:00:47     43s]  Step TAT Report : TnsOpt #2 / place_opt_design #1                              21.15-s110_1
[12/12 16:00:47     43s] =============================================================================================
[12/12 16:00:47     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:47     43s] ---------------------------------------------------------------------------------------------
[12/12 16:00:47     43s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/12 16:00:47     43s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ TransformInit          ]      1   0:00:00.2  (  50.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:47     43s] [ OptimizationStep       ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/12 16:00:47     43s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ OptGetWeight           ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ OptEval                ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ OptCommit              ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ SetupOptGetWorkingSet  ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ SetupOptGetActiveNode  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ IncrTimingUpdate       ]     10   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:47     43s] [ MISC                   ]          0:00:00.2  (  38.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:47     43s] ---------------------------------------------------------------------------------------------
[12/12 16:00:47     43s]  TnsOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/12 16:00:47     43s] ---------------------------------------------------------------------------------------------
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] End: GigaOpt TNS non-legal recovery
[12/12 16:00:47     43s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/12 16:00:47     43s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/12 16:00:47     43s] Info: 32 io nets excluded
[12/12 16:00:47     43s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:47     43s] *** TnsOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.7/0:00:49.2 (0.9), mem = 1945.2M
[12/12 16:00:47     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.10
[12/12 16:00:47     43s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:47     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.7 mem=1945.2M
[12/12 16:00:47     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:1945.2M, EPOCH TIME: 1765535447.719383
[12/12 16:00:47     43s] Processing tracks to init pin-track alignment.
[12/12 16:00:47     43s] z: 2, totalTracks: 1
[12/12 16:00:47     43s] z: 4, totalTracks: 1
[12/12 16:00:47     43s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:47     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1945.2M, EPOCH TIME: 1765535447.723053
[12/12 16:00:47     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:47     43s] OPERPROF:     Starting CMU at level 3, MEM:1945.2M, EPOCH TIME: 1765535447.738296
[12/12 16:00:47     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1945.2M, EPOCH TIME: 1765535447.738741
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:47     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1945.2M, EPOCH TIME: 1765535447.739335
[12/12 16:00:47     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1945.2M, EPOCH TIME: 1765535447.739382
[12/12 16:00:47     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1945.2M, EPOCH TIME: 1765535447.739420
[12/12 16:00:47     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1945.2MB).
[12/12 16:00:47     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1945.2M, EPOCH TIME: 1765535447.739524
[12/12 16:00:47     43s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:00:47     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.7 mem=1945.2M
[12/12 16:00:47     43s] ### Creating RouteCongInterface, started
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/12 16:00:47     43s] 
[12/12 16:00:47     43s] #optDebug: {0, 1.000}
[12/12 16:00:47     43s] ### Creating RouteCongInterface, finished
[12/12 16:00:47     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.7 mem=1945.2M
[12/12 16:00:47     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.7 mem=1945.2M
[12/12 16:00:47     43s] *info: 32 io nets excluded
[12/12 16:00:47     43s] *info: 1 clock net excluded
[12/12 16:00:47     43s] *info: 1 no-driver net excluded.
[12/12 16:00:47     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.303793.4
[12/12 16:00:47     43s] PathGroup :  reg2reg  TargetSlack : 0 
[12/12 16:00:47     43s] ** GigaOpt Optimizer WNS Slack -30.655 TNS Slack -194.242 Density 0.42
[12/12 16:00:47     43s] Optimizer TNS Opt
[12/12 16:00:47     43s] OptDebug: Start of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-194.242|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-194.242|
+----------+-------+--------+

[12/12 16:00:47     43s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2004.5M, EPOCH TIME: 1765535447.971529
[12/12 16:00:47     43s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2004.5M, EPOCH TIME: 1765535447.971602
[12/12 16:00:48     44s] Active Path Group: default 
[12/12 16:00:48     44s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:48     44s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|    End Point    |
[12/12 16:00:48     44s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:48     44s] | -30.655|  -30.655|-194.242| -194.242|    0.42%|   0:00:00.0| 2004.5M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:48     44s] | -30.655|  -30.655|-194.242| -194.242|    0.42%|   0:00:00.0| 2004.5M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:48     44s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:48     44s] 
[12/12 16:00:48     44s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2004.5M) ***
[12/12 16:00:48     44s] 
[12/12 16:00:48     44s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2004.5M) ***
[12/12 16:00:48     44s] OptDebug: End of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-194.242|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-194.242|
+----------+-------+--------+

[12/12 16:00:48     44s] OptDebug: End of Setup Fixing:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-194.242|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-194.242|
+----------+-------+--------+

[12/12 16:00:48     44s] 
[12/12 16:00:48     44s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2004.5M) ***
[12/12 16:00:48     44s] 
[12/12 16:00:48     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.303793.4
[12/12 16:00:48     44s] Total-nets :: 195, Stn-nets :: 29, ratio :: 14.8718 %, Total-len 26949, Stn-len 10357.6
[12/12 16:00:48     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1985.4M, EPOCH TIME: 1765535448.141184
[12/12 16:00:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:00:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:48     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1945.4M, EPOCH TIME: 1765535448.144574
[12/12 16:00:48     44s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:00:48     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.10
[12/12 16:00:48     44s] *** TnsOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:44.1/0:00:49.6 (0.9), mem = 1945.4M
[12/12 16:00:48     44s] 
[12/12 16:00:48     44s] =============================================================================================
[12/12 16:00:48     44s]  Step TAT Report : TnsOpt #3 / place_opt_design #1                              21.15-s110_1
[12/12 16:00:48     44s] =============================================================================================
[12/12 16:00:48     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:48     44s] ---------------------------------------------------------------------------------------------
[12/12 16:00:48     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/12 16:00:48     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ TransformInit          ]      1   0:00:00.2  (  50.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:48     44s] [ OptimizationStep       ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ OptGetWeight           ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ OptEval                ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ OptCommit              ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ SetupOptGetWorkingSet  ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ SetupOptGetActiveNode  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ IncrTimingUpdate       ]     10   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:48     44s] [ MISC                   ]          0:00:00.2  (  38.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:48     44s] ---------------------------------------------------------------------------------------------
[12/12 16:00:48     44s]  TnsOpt #3 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/12 16:00:48     44s] ---------------------------------------------------------------------------------------------
[12/12 16:00:48     44s] 
[12/12 16:00:48     44s] End: GigaOpt Optimization in post-eco TNS mode
[12/12 16:00:48     44s] Register exp ratio and priority group on 0 nets on 228 nets : 
[12/12 16:00:48     44s] 
[12/12 16:00:48     44s] Active setup views:
[12/12 16:00:48     44s]  my_analysis_view_setup
[12/12 16:00:48     44s]   Dominating endpoints: 0
[12/12 16:00:48     44s]   Dominating TNS: -0.000
[12/12 16:00:48     44s] 
[12/12 16:00:48     44s] Extraction called for design 'source' of instances=322 and nets=233 using extraction engine 'preRoute' .
[12/12 16:00:48     44s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 16:00:48     44s] Type 'man IMPEXT-3530' for more detail.
[12/12 16:00:48     44s] PreRoute RC Extraction called for design source.
[12/12 16:00:48     44s] RC Extraction called in multi-corner(1) mode.
[12/12 16:00:48     44s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/12 16:00:48     44s] Type 'man IMPEXT-6197' for more detail.
[12/12 16:00:48     44s] RCMode: PreRoute
[12/12 16:00:48     44s]       RC Corner Indexes            0   
[12/12 16:00:48     44s] Capacitance Scaling Factor   : 1.00000 
[12/12 16:00:48     44s] Resistance Scaling Factor    : 1.00000 
[12/12 16:00:48     44s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 16:00:48     44s] Clock Res. Scaling Factor    : 1.00000 
[12/12 16:00:48     44s] Shrink Factor                : 1.00000
[12/12 16:00:48     44s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 16:00:48     44s] RC Grid backup saved.
[12/12 16:00:48     44s] 
[12/12 16:00:48     44s] Trim Metal Layers:
[12/12 16:00:48     44s] LayerId::1 widthSet size::1
[12/12 16:00:48     44s] LayerId::2 widthSet size::1
[12/12 16:00:48     44s] LayerId::3 widthSet size::1
[12/12 16:00:48     44s] LayerId::4 widthSet size::1
[12/12 16:00:48     44s] Skipped RC grid update for preRoute extraction.
[12/12 16:00:48     44s] eee: pegSigSF::1.070000
[12/12 16:00:48     44s] Initializing multi-corner resistance tables ...
[12/12 16:00:48     44s] eee: l::1 avDens::0.106158 usedTrk::2495.554290 availTrk::23507.914525 sigTrk::2495.554290
[12/12 16:00:48     44s] eee: l::2 avDens::0.029944 usedTrk::283.964374 availTrk::9483.337754 sigTrk::283.964374
[12/12 16:00:48     44s] eee: l::3 avDens::0.014654 usedTrk::333.588214 availTrk::22764.723808 sigTrk::333.588214
[12/12 16:00:48     44s] eee: l::4 avDens::0.048224 usedTrk::885.685538 availTrk::18366.133258 sigTrk::885.685538
[12/12 16:00:48     44s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.243257 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.904100 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/12 16:00:48     44s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1974.031M)
[12/12 16:00:48     44s] Skewing Data Summary (End_of_FINAL)
[12/12 16:00:48     44s] --------------------------------------------------
[12/12 16:00:48     44s]  Total skewed count:0
[12/12 16:00:48     44s] --------------------------------------------------
[12/12 16:00:48     44s] Starting delay calculation for Setup views
[12/12 16:00:48     44s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/12 16:00:48     44s] #################################################################################
[12/12 16:00:48     44s] # Design Stage: PreRoute
[12/12 16:00:48     44s] # Design Name: source
[12/12 16:00:48     44s] # Design Mode: 90nm
[12/12 16:00:48     44s] # Analysis Mode: MMMC Non-OCV 
[12/12 16:00:48     44s] # Parasitics Mode: No SPEF/RCDB 
[12/12 16:00:48     44s] # Signoff Settings: SI Off 
[12/12 16:00:48     44s] #################################################################################
[12/12 16:00:48     44s] Calculate delays in BcWc mode...
[12/12 16:00:48     44s] Topological Sorting (REAL = 0:00:00.0, MEM = 1964.0M, InitMEM = 1964.0M)
[12/12 16:00:48     44s] Start delay calculation (fullDC) (1 T). (MEM=1964.03)
[12/12 16:00:48     44s] End AAE Lib Interpolated Model. (MEM=1975.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:48     44s] Total number of fetched objects 228
[12/12 16:00:48     44s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:48     44s] End delay calculation. (MEM=1948.07 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:00:48     44s] End delay calculation (fullDC). (MEM=1948.07 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:00:48     44s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1948.1M) ***
[12/12 16:00:48     44s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:44.3 mem=1948.1M)
[12/12 16:00:48     44s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1948.07 MB )
[12/12 16:00:48     44s] (I)      ======================= Layers =======================
[12/12 16:00:48     44s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:48     44s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/12 16:00:48     44s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:48     44s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/12 16:00:48     44s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/12 16:00:48     44s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/12 16:00:48     44s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/12 16:00:48     44s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/12 16:00:48     44s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/12 16:00:48     44s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/12 16:00:48     44s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:48     44s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/12 16:00:48     44s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/12 16:00:48     44s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:48     44s] (I)      Started Import and model ( Curr Mem: 1948.07 MB )
[12/12 16:00:48     44s] (I)      Default pattern map key = source_default.
[12/12 16:00:48     44s] (I)      == Non-default Options ==
[12/12 16:00:48     44s] (I)      Build term to term wires                           : false
[12/12 16:00:48     44s] (I)      Maximum routing layer                              : 4
[12/12 16:00:48     44s] (I)      Number of threads                                  : 1
[12/12 16:00:48     44s] (I)      Method to set GCell size                           : row
[12/12 16:00:48     44s] (I)      Counted 12206 PG shapes. We will not process PG shapes layer by layer.
[12/12 16:00:48     44s] (I)      Use row-based GCell size
[12/12 16:00:48     44s] (I)      Use row-based GCell align
[12/12 16:00:48     44s] (I)      layer 0 area = 202000
[12/12 16:00:48     44s] (I)      layer 1 area = 202000
[12/12 16:00:48     44s] (I)      layer 2 area = 202000
[12/12 16:00:48     44s] (I)      layer 3 area = 562000
[12/12 16:00:48     44s] (I)      GCell unit size   : 5600
[12/12 16:00:48     44s] (I)      GCell multiplier  : 1
[12/12 16:00:48     44s] (I)      GCell row height  : 5600
[12/12 16:00:48     44s] (I)      Actual row height : 5600
[12/12 16:00:48     44s] (I)      GCell align ref   : 270000 270000
[12/12 16:00:48     44s] [NR-eGR] Track table information for default rule: 
[12/12 16:00:48     44s] [NR-eGR] M1 has single uniform track structure
[12/12 16:00:48     44s] [NR-eGR] M2 has single uniform track structure
[12/12 16:00:48     44s] [NR-eGR] M3 has single uniform track structure
[12/12 16:00:48     44s] [NR-eGR] TOP_M has single uniform track structure
[12/12 16:00:48     44s] (I)      ============== Default via ===============
[12/12 16:00:48     44s] (I)      +---+------------------+-----------------+
[12/12 16:00:48     44s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/12 16:00:48     44s] (I)      +---+------------------+-----------------+
[12/12 16:00:48     44s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/12 16:00:48     44s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/12 16:00:48     44s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[12/12 16:00:48     44s] (I)      +---+------------------+-----------------+
[12/12 16:00:48     44s] [NR-eGR] Read 19324 PG shapes
[12/12 16:00:48     44s] [NR-eGR] Read 0 clock shapes
[12/12 16:00:48     44s] [NR-eGR] Read 0 other shapes
[12/12 16:00:48     44s] [NR-eGR] #Routing Blockages  : 0
[12/12 16:00:48     44s] [NR-eGR] #Instance Blockages : 3048
[12/12 16:00:48     44s] [NR-eGR] #PG Blockages       : 19324
[12/12 16:00:48     44s] [NR-eGR] #Halo Blockages     : 0
[12/12 16:00:48     44s] [NR-eGR] #Boundary Blockages : 0
[12/12 16:00:48     44s] [NR-eGR] #Clock Blockages    : 0
[12/12 16:00:48     44s] [NR-eGR] #Other Blockages    : 0
[12/12 16:00:48     44s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/12 16:00:48     44s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/12 16:00:48     44s] [NR-eGR] Read 195 nets ( ignored 0 )
[12/12 16:00:48     44s] (I)      early_global_route_priority property id does not exist.
[12/12 16:00:48     44s] (I)      Read Num Blocks=22372  Num Prerouted Wires=0  Num CS=0
[12/12 16:00:48     44s] (I)      Layer 1 (V) : #blockages 8627 : #preroutes 0
[12/12 16:00:48     44s] (I)      Layer 2 (H) : #blockages 9135 : #preroutes 0
[12/12 16:00:48     44s] (I)      Layer 3 (V) : #blockages 4610 : #preroutes 0
[12/12 16:00:48     44s] (I)      Number of ignored nets                =      0
[12/12 16:00:48     44s] (I)      Number of connected nets              =      0
[12/12 16:00:48     44s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/12 16:00:48     44s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/12 16:00:48     44s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/12 16:00:48     44s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/12 16:00:48     44s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/12 16:00:48     44s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/12 16:00:48     44s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/12 16:00:48     44s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/12 16:00:48     44s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/12 16:00:48     44s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/12 16:00:48     44s] (I)      Ndr track 0 does not exist
[12/12 16:00:48     44s] (I)      ---------------------Grid Graph Info--------------------
[12/12 16:00:48     44s] (I)      Routing area        : (0, 0) - (1410000, 1410000)
[12/12 16:00:48     44s] (I)      Core area           : (270000, 270000) - (1140000, 1140000)
[12/12 16:00:48     44s] (I)      Site width          :   560  (dbu)
[12/12 16:00:48     44s] (I)      Row height          :  5600  (dbu)
[12/12 16:00:48     44s] (I)      GCell row height    :  5600  (dbu)
[12/12 16:00:48     44s] (I)      GCell width         :  5600  (dbu)
[12/12 16:00:48     44s] (I)      GCell height        :  5600  (dbu)
[12/12 16:00:48     44s] (I)      Grid                :   252   252     4
[12/12 16:00:48     44s] (I)      Layer numbers       :     1     2     3     4
[12/12 16:00:48     44s] (I)      Vertical capacity   :     0  5600     0  5600
[12/12 16:00:48     44s] (I)      Horizontal capacity :     0     0  5600     0
[12/12 16:00:48     44s] (I)      Default wire width  :   230   280   280   440
[12/12 16:00:48     44s] (I)      Default wire space  :   230   280   280   460
[12/12 16:00:48     44s] (I)      Default wire pitch  :   460   560   560   900
[12/12 16:00:48     44s] (I)      Default pitch size  :   460   560   560  1120
[12/12 16:00:48     44s] (I)      First track coord   :   640   360   640  1480
[12/12 16:00:48     44s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/12 16:00:48     44s] (I)      Total num of tracks :  2517  2517  2517  1258
[12/12 16:00:48     44s] (I)      Num of masks        :     1     1     1     1
[12/12 16:00:48     44s] (I)      Num of trim masks   :     0     0     0     0
[12/12 16:00:48     44s] (I)      --------------------------------------------------------
[12/12 16:00:48     44s] 
[12/12 16:00:48     44s] [NR-eGR] ============ Routing rule table ============
[12/12 16:00:48     44s] [NR-eGR] Rule id: 0  Nets: 194
[12/12 16:00:48     44s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/12 16:00:48     44s] (I)                    Layer    2    3     4 
[12/12 16:00:48     44s] (I)                    Pitch  560  560  1120 
[12/12 16:00:48     44s] (I)             #Used tracks    1    1     1 
[12/12 16:00:48     44s] (I)       #Fully used tracks    1    1     1 
[12/12 16:00:48     44s] [NR-eGR] ========================================
[12/12 16:00:48     44s] [NR-eGR] 
[12/12 16:00:48     44s] (I)      =============== Blocked Tracks ===============
[12/12 16:00:48     44s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:48     44s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/12 16:00:48     44s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:48     44s] (I)      |     1 |       0 |        0 |         0.00% |
[12/12 16:00:48     44s] (I)      |     2 |  634284 |   412494 |        65.03% |
[12/12 16:00:48     44s] (I)      |     3 |  634284 |   407016 |        64.17% |
[12/12 16:00:48     44s] (I)      |     4 |  317016 |   209032 |        65.94% |
[12/12 16:00:48     44s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:48     44s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1948.07 MB )
[12/12 16:00:48     44s] (I)      Reset routing kernel
[12/12 16:00:48     44s] (I)      Started Global Routing ( Curr Mem: 1948.07 MB )
[12/12 16:00:48     44s] (I)      totalPins=704  totalGlobalPin=631 (89.63%)
[12/12 16:00:48     44s] (I)      total 2D Cap : 584625 = (232994 H, 351631 V)
[12/12 16:00:48     44s] [NR-eGR] Layer group 1: route 194 net(s) in layer range [2, 4]
[12/12 16:00:48     44s] (I)      
[12/12 16:00:48     44s] (I)      ============  Phase 1a Route ============
[12/12 16:00:48     44s] (I)      Usage: 4707 = (2557 H, 2150 V) = (1.10% H, 0.61% V) = (1.432e+04um H, 1.204e+04um V)
[12/12 16:00:48     44s] (I)      
[12/12 16:00:48     44s] (I)      ============  Phase 1b Route ============
[12/12 16:00:48     44s] (I)      Usage: 4707 = (2557 H, 2150 V) = (1.10% H, 0.61% V) = (1.432e+04um H, 1.204e+04um V)
[12/12 16:00:48     44s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.635920e+04um
[12/12 16:00:48     44s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/12 16:00:48     44s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/12 16:00:48     44s] (I)      
[12/12 16:00:48     44s] (I)      ============  Phase 1c Route ============
[12/12 16:00:48     44s] (I)      Usage: 4707 = (2557 H, 2150 V) = (1.10% H, 0.61% V) = (1.432e+04um H, 1.204e+04um V)
[12/12 16:00:48     44s] (I)      
[12/12 16:00:48     44s] (I)      ============  Phase 1d Route ============
[12/12 16:00:48     44s] (I)      Usage: 4707 = (2557 H, 2150 V) = (1.10% H, 0.61% V) = (1.432e+04um H, 1.204e+04um V)
[12/12 16:00:48     44s] (I)      
[12/12 16:00:48     44s] (I)      ============  Phase 1e Route ============
[12/12 16:00:48     44s] (I)      Usage: 4707 = (2557 H, 2150 V) = (1.10% H, 0.61% V) = (1.432e+04um H, 1.204e+04um V)
[12/12 16:00:48     44s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.635920e+04um
[12/12 16:00:48     44s] (I)      
[12/12 16:00:48     44s] (I)      ============  Phase 1l Route ============
[12/12 16:00:48     44s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/12 16:00:48     44s] (I)      Layer  2:     246840      2365         0      366500      266020    (57.94%) 
[12/12 16:00:48     44s] (I)      Layer  3:     236396      2565         0      363320      269200    (57.44%) 
[12/12 16:00:48     44s] (I)      Layer  4:     108245        17         0      189605      126655    (59.95%) 
[12/12 16:00:48     44s] (I)      Total:        591481      4947         0      919425      661875    (58.14%) 
[12/12 16:00:48     44s] (I)      
[12/12 16:00:48     44s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/12 16:00:48     44s] [NR-eGR]                        OverCon            
[12/12 16:00:48     44s] [NR-eGR]                         #Gcell     %Gcell
[12/12 16:00:48     44s] [NR-eGR]        Layer             (1-0)    OverCon
[12/12 16:00:48     44s] [NR-eGR] ----------------------------------------------
[12/12 16:00:48     44s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:48     44s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:48     44s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:48     44s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:48     44s] [NR-eGR] ----------------------------------------------
[12/12 16:00:48     44s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/12 16:00:48     44s] [NR-eGR] 
[12/12 16:00:48     44s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1956.07 MB )
[12/12 16:00:48     44s] (I)      total 2D Cap : 592712 = (236210 H, 356502 V)
[12/12 16:00:48     44s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/12 16:00:48     44s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1956.07 MB )
[12/12 16:00:48     44s] (I)      ===================================== Runtime Summary =====================================
[12/12 16:00:48     44s] (I)       Step                                          %      Start     Finish      Real       CPU 
[12/12 16:00:48     44s] (I)      -------------------------------------------------------------------------------------------
[12/12 16:00:48     44s] (I)       Early Global Route kernel               100.00%  21.18 sec  21.24 sec  0.06 sec  0.06 sec 
[12/12 16:00:48     44s] (I)       +-Import and model                       38.12%  21.19 sec  21.21 sec  0.02 sec  0.02 sec 
[12/12 16:00:48     44s] (I)       | +-Create place DB                       1.36%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | +-Import place data                   1.24%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | +-Read instances and placement      0.50%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | +-Read nets                         0.50%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | +-Create route DB                      28.26%  21.19 sec  21.20 sec  0.02 sec  0.02 sec 
[12/12 16:00:48     44s] (I)       | | +-Import route data (1T)             27.80%  21.19 sec  21.20 sec  0.02 sec  0.02 sec 
[12/12 16:00:48     44s] (I)       | | | +-Read blockages ( Layer 2-4 )      5.51%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | | +-Read routing blockages          0.00%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | | +-Read instance blockages         0.52%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | | +-Read PG blockages               4.04%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | | +-Read clock blockages            0.03%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | | +-Read other blockages            0.03%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | | +-Read halo blockages             0.01%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | | +-Read boundary cut boxes         0.00%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | +-Read blackboxes                   0.02%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | +-Read prerouted                    0.17%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | +-Read unlegalized nets             0.03%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | +-Read nets                         0.17%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | +-Set up via pillars                0.01%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | +-Initialize 3D grid graph          1.06%  21.19 sec  21.19 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | +-Model blockage capacity          18.53%  21.19 sec  21.20 sec  0.01 sec  0.01 sec 
[12/12 16:00:48     44s] (I)       | | | | +-Initialize 3D capacity         16.91%  21.19 sec  21.20 sec  0.01 sec  0.01 sec 
[12/12 16:00:48     44s] (I)       | +-Read aux data                         0.00%  21.20 sec  21.20 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | +-Others data preparation               0.38%  21.20 sec  21.20 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | +-Create route kernel                   7.45%  21.20 sec  21.21 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       +-Global Routing                         46.37%  21.21 sec  21.24 sec  0.03 sec  0.03 sec 
[12/12 16:00:48     44s] (I)       | +-Initialization                        0.74%  21.21 sec  21.21 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | +-Net group 1                          37.71%  21.21 sec  21.23 sec  0.02 sec  0.02 sec 
[12/12 16:00:48     44s] (I)       | | +-Generate topology                   0.38%  21.21 sec  21.21 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | +-Phase 1a                            4.25%  21.22 sec  21.22 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | +-Pattern routing (1T)              2.48%  21.22 sec  21.22 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | +-Add via demand to 2D              1.45%  21.22 sec  21.22 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | +-Phase 1b                            0.34%  21.22 sec  21.22 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | +-Phase 1c                            0.03%  21.22 sec  21.22 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | +-Phase 1d                            0.03%  21.22 sec  21.22 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | +-Phase 1e                            0.62%  21.22 sec  21.22 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | +-Route legalization                0.19%  21.22 sec  21.22 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | | | +-Legalize Blockage Violations    0.07%  21.22 sec  21.22 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       | | +-Phase 1l                           22.04%  21.22 sec  21.23 sec  0.01 sec  0.01 sec 
[12/12 16:00:48     44s] (I)       | | | +-Layer assignment (1T)            15.73%  21.22 sec  21.23 sec  0.01 sec  0.01 sec 
[12/12 16:00:48     44s] (I)       | +-Clean cong LA                         0.00%  21.23 sec  21.23 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)       +-Export 3D cong map                     11.81%  21.24 sec  21.24 sec  0.01 sec  0.01 sec 
[12/12 16:00:48     44s] (I)       | +-Export 2D cong map                    2.08%  21.24 sec  21.24 sec  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)      ==================== Summary by functions =====================
[12/12 16:00:48     44s] (I)       Lv  Step                                %      Real       CPU 
[12/12 16:00:48     44s] (I)      ---------------------------------------------------------------
[12/12 16:00:48     44s] (I)        0  Early Global Route kernel     100.00%  0.06 sec  0.06 sec 
[12/12 16:00:48     44s] (I)        1  Global Routing                 46.37%  0.03 sec  0.03 sec 
[12/12 16:00:48     44s] (I)        1  Import and model               38.12%  0.02 sec  0.02 sec 
[12/12 16:00:48     44s] (I)        1  Export 3D cong map             11.81%  0.01 sec  0.01 sec 
[12/12 16:00:48     44s] (I)        2  Net group 1                    37.71%  0.02 sec  0.02 sec 
[12/12 16:00:48     44s] (I)        2  Create route DB                28.26%  0.02 sec  0.02 sec 
[12/12 16:00:48     44s] (I)        2  Create route kernel             7.45%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        2  Export 2D cong map              2.08%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        2  Create place DB                 1.36%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        2  Initialization                  0.74%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        2  Others data preparation         0.38%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        3  Import route data (1T)         27.80%  0.02 sec  0.02 sec 
[12/12 16:00:48     44s] (I)        3  Phase 1l                       22.04%  0.01 sec  0.01 sec 
[12/12 16:00:48     44s] (I)        3  Phase 1a                        4.25%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        3  Import place data               1.24%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        3  Phase 1e                        0.62%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        3  Generate topology               0.38%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        3  Phase 1b                        0.34%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        4  Model blockage capacity        18.53%  0.01 sec  0.01 sec 
[12/12 16:00:48     44s] (I)        4  Layer assignment (1T)          15.73%  0.01 sec  0.01 sec 
[12/12 16:00:48     44s] (I)        4  Read blockages ( Layer 2-4 )    5.51%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        4  Pattern routing (1T)            2.48%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        4  Add via demand to 2D            1.45%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        4  Initialize 3D grid graph        1.06%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        4  Read nets                       0.67%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        4  Read instances and placement    0.50%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        4  Route legalization              0.19%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        4  Read prerouted                  0.17%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        4  Read unlegalized nets           0.03%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        5  Initialize 3D capacity         16.91%  0.01 sec  0.01 sec 
[12/12 16:00:48     44s] (I)        5  Read PG blockages               4.04%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        5  Read instance blockages         0.52%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        5  Legalize Blockage Violations    0.07%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        5  Read clock blockages            0.03%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        5  Read other blockages            0.03%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/12 16:00:48     44s] OPERPROF: Starting HotSpotCal at level 1, MEM:1956.1M, EPOCH TIME: 1765535448.447993
[12/12 16:00:48     44s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:48     44s] [hotspot] |            |   max hotspot | total hotspot |
[12/12 16:00:48     44s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:48     44s] [hotspot] | normalized |          0.00 |          0.00 |
[12/12 16:00:48     44s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:48     44s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/12 16:00:48     44s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/12 16:00:48     44s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1956.1M, EPOCH TIME: 1765535448.450398
[12/12 16:00:48     44s] [hotspot] Hotspot report including placement blocked areas
[12/12 16:00:48     44s] OPERPROF: Starting HotSpotCal at level 1, MEM:1956.1M, EPOCH TIME: 1765535448.450533
[12/12 16:00:48     44s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:48     44s] [hotspot] |            |   max hotspot | total hotspot |
[12/12 16:00:48     44s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:48     44s] [hotspot] | normalized |          0.00 |          0.00 |
[12/12 16:00:48     44s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:48     44s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/12 16:00:48     44s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/12 16:00:48     44s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1956.1M, EPOCH TIME: 1765535448.452669
[12/12 16:00:48     44s] Reported timing to dir ./timingReports
[12/12 16:00:48     44s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1700.9M, totSessionCpu=0:00:44 **
[12/12 16:00:48     44s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1914.1M, EPOCH TIME: 1765535448.458754
[12/12 16:00:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:48     44s] 
[12/12 16:00:48     44s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:48     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:1914.1M, EPOCH TIME: 1765535448.474361
[12/12 16:00:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:49     44s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.655 |   N/A   | -30.655 |
|           TNS (ns):|-194.242 |   N/A   |-194.242 |
|    Violating Paths:|   12    |   N/A   |   12    |
|          All Paths:|   23    |   N/A   |   23    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |     11 (11)      |
|   max_fanout   |      0 (0)       |     0      |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1928.5M, EPOCH TIME: 1765535449.898933
[12/12 16:00:49     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:49     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:49     44s] 
[12/12 16:00:49     44s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:49     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.016, MEM:1928.5M, EPOCH TIME: 1765535449.914502
[12/12 16:00:49     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:49     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:49     44s] Density: 0.418%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:1928.5M, EPOCH TIME: 1765535449.922160
[12/12 16:00:49     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:49     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:49     44s] 
[12/12 16:00:49     44s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:49     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.016, MEM:1928.5M, EPOCH TIME: 1765535449.937691
[12/12 16:00:49     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:49     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:49     44s] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1701.9M, totSessionCpu=0:00:45 **
[12/12 16:00:49     44s] 
[12/12 16:00:49     44s] TimeStamp Deleting Cell Server Begin ...
[12/12 16:00:49     44s] Deleting Lib Analyzer.
[12/12 16:00:49     44s] 
[12/12 16:00:49     44s] TimeStamp Deleting Cell Server End ...
[12/12 16:00:49     44s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/12 16:00:49     44s] Type 'man IMPOPT-3195' for more detail.
[12/12 16:00:49     44s] *** Finished optDesign ***
[12/12 16:00:49     44s] 
[12/12 16:00:49     44s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:19.7 real=0:00:21.2)
[12/12 16:00:49     44s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[12/12 16:00:49     44s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.7)
[12/12 16:00:49     44s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.8 real=0:00:01.8)
[12/12 16:00:49     44s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:03.6 real=0:00:03.6)
[12/12 16:00:49     44s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[12/12 16:00:49     44s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[12/12 16:00:49     44s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[12/12 16:00:49     44s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/12 16:00:49     44s] clean pInstBBox. size 0
[12/12 16:00:49     44s] All LLGs are deleted
[12/12 16:00:49     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:49     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:49     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1928.5M, EPOCH TIME: 1765535449.993305
[12/12 16:00:49     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1928.5M, EPOCH TIME: 1765535449.993398
[12/12 16:00:49     44s] Info: pop threads available for lower-level modules during optimization.
[12/12 16:00:49     44s] Disable CTE adjustment.
[12/12 16:00:50     44s] #optDebug: fT-D <X 1 0 0 0>
[12/12 16:00:50     44s] VSMManager cleared!
[12/12 16:00:50     44s] **place_opt_design ... cpu = 0:00:18, real = 0:00:19, mem = 1889.5M **
[12/12 16:00:50     44s] *** Finished GigaPlace ***
[12/12 16:00:50     44s] 
[12/12 16:00:50     44s] *** Summary of all messages that are not suppressed in this session:
[12/12 16:00:50     44s] Severity  ID               Count  Summary                                  
[12/12 16:00:50     44s] WARNING   IMPMSMV-1810        36  Net %s, driver %s (cell %s) voltage %g d...
[12/12 16:00:50     44s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[12/12 16:00:50     44s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[12/12 16:00:50     44s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/12 16:00:50     44s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/12 16:00:50     44s] *** Message Summary: 45 warning(s), 0 error(s)
[12/12 16:00:50     44s] 
[12/12 16:00:50     44s] *** place_opt_design #1 [finish] : cpu/real = 0:00:17.9/0:00:19.3 (0.9), totSession cpu/real = 0:00:44.6/0:00:51.5 (0.9), mem = 1889.5M
[12/12 16:00:50     44s] 
[12/12 16:00:50     44s] =============================================================================================
[12/12 16:00:50     44s]  Final TAT Report : place_opt_design #1                                         21.15-s110_1
[12/12 16:00:50     44s] =============================================================================================
[12/12 16:00:50     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:50     44s] ---------------------------------------------------------------------------------------------
[12/12 16:00:50     44s] [ InitOpt                ]      1   0:00:02.4  (  12.6 % )     0:00:02.8 /  0:00:02.8    1.0
[12/12 16:00:50     44s] [ WnsOpt                 ]      1   0:00:01.8  (   9.3 % )     0:00:01.9 /  0:00:01.9    1.0
[12/12 16:00:50     44s] [ TnsOpt                 ]      3   0:00:03.0  (  15.3 % )     0:00:03.0 /  0:00:03.0    1.0
[12/12 16:00:50     44s] [ GlobalOpt              ]      1   0:00:01.6  (   8.5 % )     0:00:01.6 /  0:00:01.6    1.0
[12/12 16:00:50     44s] [ DrvOpt                 ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:50     44s] [ SimplifyNetlist        ]      1   0:00:01.7  (   8.6 % )     0:00:01.7 /  0:00:01.7    1.0
[12/12 16:00:50     44s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/12 16:00:50     44s] [ AreaOpt                ]      2   0:00:01.6  (   8.5 % )     0:00:01.7 /  0:00:01.7    1.0
[12/12 16:00:50     44s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:50     44s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.7 % )     0:00:01.8 /  0:00:00.4    0.2
[12/12 16:00:50     44s] [ DrvReport              ]      2   0:00:01.4  (   7.2 % )     0:00:01.4 /  0:00:00.0    0.0
[12/12 16:00:50     44s] [ CongRefineRouteType    ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:50     44s] [ SlackTraversorInit     ]     11   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.0
[12/12 16:00:50     44s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:50     44s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.3
[12/12 16:00:50     44s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:50     44s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:50     44s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:50     44s] [ IncrReplace            ]      1   0:00:03.7  (  19.1 % )     0:00:03.8 /  0:00:03.8    1.0
[12/12 16:00:50     44s] [ RefinePlace            ]      3   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:50     44s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.0
[12/12 16:00:50     44s] [ ExtractRC              ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/12 16:00:50     44s] [ TimingUpdate           ]     39   0:00:00.2  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/12 16:00:50     44s] [ FullDelayCalc          ]      3   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/12 16:00:50     44s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/12 16:00:50     44s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/12 16:00:50     44s] [ MISC                   ]          0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    0.9
[12/12 16:00:50     44s] ---------------------------------------------------------------------------------------------
[12/12 16:00:50     44s]  place_opt_design #1 TOTAL          0:00:19.3  ( 100.0 % )     0:00:19.3 /  0:00:17.9    0.9
[12/12 16:00:50     44s] ---------------------------------------------------------------------------------------------
[12/12 16:00:50     44s] 
[12/12 16:00:50     44s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/12 16:00:50     44s] <CMD> optDesign -postCTS
[12/12 16:00:50     44s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1652.2M, totSessionCpu=0:00:45 **
[12/12 16:00:50     44s] *** optDesign #1 [begin] : totSession cpu/real = 0:00:44.6/0:00:51.5 (0.9), mem = 1889.5M
[12/12 16:00:50     44s] Info: 1 threads available for lower-level modules during optimization.
[12/12 16:00:50     44s] GigaOpt running with 1 threads.
[12/12 16:00:50     44s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:44.6/0:00:51.5 (0.9), mem = 1889.5M
[12/12 16:00:50     44s] **INFO: User settings:
[12/12 16:00:50     44s] setExtractRCMode -engine                   preRoute
[12/12 16:00:50     44s] setDelayCalMode -enable_high_fanout        true
[12/12 16:00:50     44s] setDelayCalMode -engine                    aae
[12/12 16:00:50     44s] setDelayCalMode -ignoreNetLoad             false
[12/12 16:00:50     44s] setDelayCalMode -socv_accuracy_mode        low
[12/12 16:00:50     44s] setOptMode -activeHoldViews                { my_analysis_view_hold }
[12/12 16:00:50     44s] setOptMode -activeSetupViews               { my_analysis_view_setup }
[12/12 16:00:50     44s] setOptMode -autoSetupViews                 { my_analysis_view_setup}
[12/12 16:00:50     44s] setOptMode -autoTDGRSetupViews             { my_analysis_view_setup}
[12/12 16:00:50     44s] setOptMode -drcMargin                      0
[12/12 16:00:50     44s] setOptMode -fixCap                         true
[12/12 16:00:50     44s] setOptMode -fixDrc                         true
[12/12 16:00:50     44s] setOptMode -fixFanoutLoad                  false
[12/12 16:00:50     44s] setOptMode -fixTran                        true
[12/12 16:00:50     44s] setOptMode -optimizeFF                     true
[12/12 16:00:50     44s] setOptMode -setupTargetSlack               0
[12/12 16:00:50     44s] setPlaceMode -place_design_floorplan_mode  false
[12/12 16:00:50     44s] setAnalysisMode -analysisType              bcwc
[12/12 16:00:50     44s] setAnalysisMode -checkType                 setup
[12/12 16:00:50     44s] setAnalysisMode -clkSrcPath                true
[12/12 16:00:50     44s] setAnalysisMode -clockPropagation          forcedIdeal
[12/12 16:00:50     44s] setAnalysisMode -usefulSkew                true
[12/12 16:00:50     44s] 
[12/12 16:00:50     44s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/12 16:00:50     44s] 
[12/12 16:00:50     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/12 16:00:50     44s] Summary for sequential cells identification: 
[12/12 16:00:50     44s]   Identified SBFF number: 114
[12/12 16:00:50     44s]   Identified MBFF number: 0
[12/12 16:00:50     44s]   Identified SB Latch number: 0
[12/12 16:00:50     44s]   Identified MB Latch number: 0
[12/12 16:00:50     44s]   Not identified SBFF number: 6
[12/12 16:00:50     44s]   Not identified MBFF number: 0
[12/12 16:00:50     44s]   Not identified SB Latch number: 0
[12/12 16:00:50     44s]   Not identified MB Latch number: 0
[12/12 16:00:50     44s]   Number of sequential cells which are not FFs: 83
[12/12 16:00:50     44s]  Visiting view : my_analysis_view_setup
[12/12 16:00:50     44s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/12 16:00:50     44s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/12 16:00:50     44s]  Visiting view : my_analysis_view_hold
[12/12 16:00:50     44s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/12 16:00:50     44s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/12 16:00:50     44s] TLC MultiMap info (StdDelay):
[12/12 16:00:50     44s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/12 16:00:50     44s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/12 16:00:50     44s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/12 16:00:50     44s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/12 16:00:50     44s]  Setting StdDelay to: 50.6ps
[12/12 16:00:50     44s] 
[12/12 16:00:50     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/12 16:00:50     44s] Need call spDPlaceInit before registerPrioInstLoc.
[12/12 16:00:50     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:1891.5M, EPOCH TIME: 1765535450.053538
[12/12 16:00:50     44s] Processing tracks to init pin-track alignment.
[12/12 16:00:50     44s] z: 2, totalTracks: 1
[12/12 16:00:50     44s] z: 4, totalTracks: 1
[12/12 16:00:50     44s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:50     44s] All LLGs are deleted
[12/12 16:00:50     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:50     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:50     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1891.5M, EPOCH TIME: 1765535450.057118
[12/12 16:00:50     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1891.5M, EPOCH TIME: 1765535450.057471
[12/12 16:00:50     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1891.5M, EPOCH TIME: 1765535450.057584
[12/12 16:00:50     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:50     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:50     44s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1891.5M, EPOCH TIME: 1765535450.057762
[12/12 16:00:50     44s] Max number of tech site patterns supported in site array is 256.
[12/12 16:00:50     44s] Core basic site is CoreSite
[12/12 16:00:50     44s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1891.5M, EPOCH TIME: 1765535450.070089
[12/12 16:00:50     44s] After signature check, allow fast init is true, keep pre-filter is true.
[12/12 16:00:50     44s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/12 16:00:50     44s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1891.5M, EPOCH TIME: 1765535450.071419
[12/12 16:00:50     44s] Fast DP-INIT is on for default
[12/12 16:00:50     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 16:00:50     44s] Atter site array init, number of instance map data is 0.
[12/12 16:00:50     44s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.018, MEM:1891.5M, EPOCH TIME: 1765535450.075840
[12/12 16:00:50     44s] 
[12/12 16:00:50     44s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:50     44s] OPERPROF:     Starting CMU at level 3, MEM:1891.5M, EPOCH TIME: 1765535450.076806
[12/12 16:00:50     44s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1891.5M, EPOCH TIME: 1765535450.077491
[12/12 16:00:50     44s] 
[12/12 16:00:50     44s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:00:50     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1891.5M, EPOCH TIME: 1765535450.078099
[12/12 16:00:50     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1891.5M, EPOCH TIME: 1765535450.078170
[12/12 16:00:50     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1891.5M, EPOCH TIME: 1765535450.078213
[12/12 16:00:50     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1891.5MB).
[12/12 16:00:50     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.027, MEM:1891.5M, EPOCH TIME: 1765535450.080265
[12/12 16:00:50     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1891.5M, EPOCH TIME: 1765535450.080406
[12/12 16:00:50     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:50     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:50     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:50     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:50     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1889.5M, EPOCH TIME: 1765535450.083209
[12/12 16:00:50     44s] 
[12/12 16:00:50     44s] Creating Lib Analyzer ...
[12/12 16:00:50     44s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:00:50     44s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/12 16:00:50     44s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:00:50     44s] 
[12/12 16:00:51     45s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:45.8 mem=1911.5M
[12/12 16:00:51     45s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:45.8 mem=1911.5M
[12/12 16:00:51     45s] Creating Lib Analyzer, finished. 
[12/12 16:00:51     45s] Effort level <high> specified for reg2reg path_group
[12/12 16:00:51     45s] Turning off fast DC mode.
[12/12 16:00:51     45s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1625.9M, totSessionCpu=0:00:46 **
[12/12 16:00:51     45s] *** optDesign -postCTS ***
[12/12 16:00:51     45s] DRC Margin: user margin 0.0; extra margin 0.2
[12/12 16:00:51     45s] Hold Target Slack: user slack 0
[12/12 16:00:51     45s] Setup Target Slack: user slack 0; extra slack 0.0
[12/12 16:00:51     45s] setUsefulSkewMode -ecoRoute false
[12/12 16:00:51     45s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/12 16:00:51     45s] Type 'man IMPOPT-3195' for more detail.
[12/12 16:00:51     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1896.0M, EPOCH TIME: 1765535451.349186
[12/12 16:00:51     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     45s] 
[12/12 16:00:51     45s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:51     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.016, MEM:1896.0M, EPOCH TIME: 1765535451.364715
[12/12 16:00:51     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     45s] 
[12/12 16:00:51     45s] TimeStamp Deleting Cell Server Begin ...
[12/12 16:00:51     45s] Deleting Lib Analyzer.
[12/12 16:00:51     45s] 
[12/12 16:00:51     45s] TimeStamp Deleting Cell Server End ...
[12/12 16:00:51     45s] Multi-VT timing optimization disabled based on library information.
[12/12 16:00:51     45s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/12 16:00:51     45s] 
[12/12 16:00:51     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/12 16:00:51     45s] Summary for sequential cells identification: 
[12/12 16:00:51     45s]   Identified SBFF number: 114
[12/12 16:00:51     45s]   Identified MBFF number: 0
[12/12 16:00:51     45s]   Identified SB Latch number: 0
[12/12 16:00:51     45s]   Identified MB Latch number: 0
[12/12 16:00:51     45s]   Not identified SBFF number: 6
[12/12 16:00:51     45s]   Not identified MBFF number: 0
[12/12 16:00:51     45s]   Not identified SB Latch number: 0
[12/12 16:00:51     45s]   Not identified MB Latch number: 0
[12/12 16:00:51     45s]   Number of sequential cells which are not FFs: 83
[12/12 16:00:51     45s]  Visiting view : my_analysis_view_setup
[12/12 16:00:51     45s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/12 16:00:51     45s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/12 16:00:51     45s]  Visiting view : my_analysis_view_hold
[12/12 16:00:51     45s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/12 16:00:51     45s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/12 16:00:51     45s] TLC MultiMap info (StdDelay):
[12/12 16:00:51     45s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/12 16:00:51     45s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/12 16:00:51     45s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/12 16:00:51     45s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/12 16:00:51     45s]  Setting StdDelay to: 50.6ps
[12/12 16:00:51     45s] 
[12/12 16:00:51     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/12 16:00:51     46s] 
[12/12 16:00:51     46s] TimeStamp Deleting Cell Server Begin ...
[12/12 16:00:51     46s] 
[12/12 16:00:51     46s] TimeStamp Deleting Cell Server End ...
[12/12 16:00:51     46s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1896.0M, EPOCH TIME: 1765535451.430452
[12/12 16:00:51     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] All LLGs are deleted
[12/12 16:00:51     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1896.0M, EPOCH TIME: 1765535451.430563
[12/12 16:00:51     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1896.0M, EPOCH TIME: 1765535451.430611
[12/12 16:00:51     46s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1889.0M, EPOCH TIME: 1765535451.431071
[12/12 16:00:51     46s] Start to check current routing status for nets...
[12/12 16:00:51     46s] All nets are already routed correctly.
[12/12 16:00:51     46s] End to check current routing status for nets (mem=1889.0M)
[12/12 16:00:51     46s] All LLGs are deleted
[12/12 16:00:51     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1889.0M, EPOCH TIME: 1765535451.438828
[12/12 16:00:51     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1889.0M, EPOCH TIME: 1765535451.439203
[12/12 16:00:51     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1889.0M, EPOCH TIME: 1765535451.439315
[12/12 16:00:51     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1889.0M, EPOCH TIME: 1765535451.439477
[12/12 16:00:51     46s] Max number of tech site patterns supported in site array is 256.
[12/12 16:00:51     46s] Core basic site is CoreSite
[12/12 16:00:51     46s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1889.0M, EPOCH TIME: 1765535451.451984
[12/12 16:00:51     46s] After signature check, allow fast init is true, keep pre-filter is true.
[12/12 16:00:51     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/12 16:00:51     46s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1889.0M, EPOCH TIME: 1765535451.453336
[12/12 16:00:51     46s] Fast DP-INIT is on for default
[12/12 16:00:51     46s] Atter site array init, number of instance map data is 0.
[12/12 16:00:51     46s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1889.0M, EPOCH TIME: 1765535451.457437
[12/12 16:00:51     46s] 
[12/12 16:00:51     46s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:51     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.020, MEM:1889.0M, EPOCH TIME: 1765535451.458867
[12/12 16:00:51     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] Starting delay calculation for Setup views
[12/12 16:00:51     46s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/12 16:00:51     46s] #################################################################################
[12/12 16:00:51     46s] # Design Stage: PreRoute
[12/12 16:00:51     46s] # Design Name: source
[12/12 16:00:51     46s] # Design Mode: 90nm
[12/12 16:00:51     46s] # Analysis Mode: MMMC Non-OCV 
[12/12 16:00:51     46s] # Parasitics Mode: No SPEF/RCDB 
[12/12 16:00:51     46s] # Signoff Settings: SI Off 
[12/12 16:00:51     46s] #################################################################################
[12/12 16:00:51     46s] Calculate delays in BcWc mode...
[12/12 16:00:51     46s] Topological Sorting (REAL = 0:00:00.0, MEM = 1893.0M, InitMEM = 1893.0M)
[12/12 16:00:51     46s] Start delay calculation (fullDC) (1 T). (MEM=1893.02)
[12/12 16:00:51     46s] End AAE Lib Interpolated Model. (MEM=1904.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:51     46s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver psign/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:51     46s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:51     46s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_7/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:51     46s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:51     46s] **WARN: (IMPMSMV-1810):	Net result[6], driver result_reg[6]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_6/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:51     46s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:51     46s] **WARN: (IMPMSMV-1810):	Net result[5], driver result_reg[5]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_5/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:51     46s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:51     46s] **WARN: (IMPMSMV-1810):	Net result[4], driver result_reg[4]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_4/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:51     46s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:51     46s] **WARN: (IMPMSMV-1810):	Net result[3], driver result_reg[3]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_3/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:51     46s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:51     46s] **WARN: (IMPMSMV-1810):	Net result[2], driver result_reg[2]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_2/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:51     46s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:51     46s] **WARN: (IMPMSMV-1810):	Net result[1], driver result_reg[1]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_1/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:51     46s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:51     46s] **WARN: (IMPMSMV-1810):	Net result[0], driver result_reg[0]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_0/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:51     46s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:51     46s] **WARN: (IMPMSMV-1810):	Net carry, driver carry_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pcarry/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:51     46s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:51     46s] **WARN: (IMPMSMV-1810):	Net zero, driver zero_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pzero/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:51     46s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:51     46s] **WARN: (IMPMSMV-1810):	Net overflow, driver overflow_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver poverflow/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:51     46s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:51     46s] Total number of fetched objects 228
[12/12 16:00:51     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:51     46s] End delay calculation. (MEM=1912.97 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:00:51     46s] End delay calculation (fullDC). (MEM=1912.97 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:00:51     46s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1913.0M) ***
[12/12 16:00:51     46s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:46.2 mem=1913.0M)
[12/12 16:00:51     46s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.655 |   N/A   | -30.655 |
|           TNS (ns):|-194.242 |   N/A   |-194.242 |
|    Violating Paths:|   12    |   N/A   |   12    |
|          All Paths:|   23    |   N/A   |   23    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |     11 (11)      |
|   max_fanout   |      0 (0)       |     0      |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1928.2M, EPOCH TIME: 1765535451.641622
[12/12 16:00:51     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] 
[12/12 16:00:51     46s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:51     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:1928.2M, EPOCH TIME: 1765535451.657390
[12/12 16:00:51     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] Density: 0.418%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1651.4M, totSessionCpu=0:00:46 **
[12/12 16:00:51     46s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:46.3/0:00:53.1 (0.9), mem = 1878.2M
[12/12 16:00:51     46s] 
[12/12 16:00:51     46s] =============================================================================================
[12/12 16:00:51     46s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.15-s110_1
[12/12 16:00:51     46s] =============================================================================================
[12/12 16:00:51     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:51     46s] ---------------------------------------------------------------------------------------------
[12/12 16:00:51     46s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:51     46s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:51     46s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:51     46s] [ CellServerInit         ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/12 16:00:51     46s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  66.8 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:51     46s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:51     46s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:51     46s] [ TimingUpdate           ]      2   0:00:00.1  (   5.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:51     46s] [ FullDelayCalc          ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:00:51     46s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:51     46s] [ MISC                   ]          0:00:00.3  (  16.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/12 16:00:51     46s] ---------------------------------------------------------------------------------------------
[12/12 16:00:51     46s]  InitOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/12 16:00:51     46s] ---------------------------------------------------------------------------------------------
[12/12 16:00:51     46s] 
[12/12 16:00:51     46s] ** INFO : this run is activating low effort ccoptDesign flow
[12/12 16:00:51     46s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:51     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.3 mem=1878.2M
[12/12 16:00:51     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:1878.2M, EPOCH TIME: 1765535451.664908
[12/12 16:00:51     46s] Processing tracks to init pin-track alignment.
[12/12 16:00:51     46s] z: 2, totalTracks: 1
[12/12 16:00:51     46s] z: 4, totalTracks: 1
[12/12 16:00:51     46s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:51     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1878.2M, EPOCH TIME: 1765535451.668416
[12/12 16:00:51     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] 
[12/12 16:00:51     46s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:51     46s] 
[12/12 16:00:51     46s]  Skipping Bad Lib Cell Checking (CMU) !
[12/12 16:00:51     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1878.2M, EPOCH TIME: 1765535451.684315
[12/12 16:00:51     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1878.2M, EPOCH TIME: 1765535451.684391
[12/12 16:00:51     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1878.2M, EPOCH TIME: 1765535451.684432
[12/12 16:00:51     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1878.2MB).
[12/12 16:00:51     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1878.2M, EPOCH TIME: 1765535451.684537
[12/12 16:00:51     46s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:00:51     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.3 mem=1878.2M
[12/12 16:00:51     46s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1878.2M, EPOCH TIME: 1765535451.685009
[12/12 16:00:51     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:51     46s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1878.2M, EPOCH TIME: 1765535451.687750
[12/12 16:00:51     46s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:00:51     46s] OPTC: m1 20.0 20.0
[12/12 16:00:51     46s] #optDebug: fT-E <X 2 0 0 1>
[12/12 16:00:51     46s] -congRepairInPostCTS false                 # bool, default=false, private
[12/12 16:00:51     46s] 
[12/12 16:00:51     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/12 16:00:51     46s] Summary for sequential cells identification: 
[12/12 16:00:51     46s]   Identified SBFF number: 114
[12/12 16:00:51     46s]   Identified MBFF number: 0
[12/12 16:00:51     46s]   Identified SB Latch number: 0
[12/12 16:00:51     46s]   Identified MB Latch number: 0
[12/12 16:00:51     46s]   Not identified SBFF number: 6
[12/12 16:00:51     46s]   Not identified MBFF number: 0
[12/12 16:00:51     46s]   Not identified SB Latch number: 0
[12/12 16:00:51     46s]   Not identified MB Latch number: 0
[12/12 16:00:51     46s]   Number of sequential cells which are not FFs: 83
[12/12 16:00:51     46s]  Visiting view : my_analysis_view_setup
[12/12 16:00:51     46s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/12 16:00:51     46s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/12 16:00:51     46s]  Visiting view : my_analysis_view_hold
[12/12 16:00:51     46s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/12 16:00:51     46s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/12 16:00:51     46s] TLC MultiMap info (StdDelay):
[12/12 16:00:51     46s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/12 16:00:51     46s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/12 16:00:51     46s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/12 16:00:51     46s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/12 16:00:51     46s]  Setting StdDelay to: 50.6ps
[12/12 16:00:51     46s] 
[12/12 16:00:51     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/12 16:00:51     46s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 101.2
[12/12 16:00:51     46s] Begin: GigaOpt Route Type Constraints Refinement
[12/12 16:00:51     46s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:46.3/0:00:53.2 (0.9), mem = 1880.2M
[12/12 16:00:51     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.11
[12/12 16:00:51     46s] ### Creating RouteCongInterface, started
[12/12 16:00:51     46s] 
[12/12 16:00:51     46s] Creating Lib Analyzer ...
[12/12 16:00:51     46s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:00:51     46s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/12 16:00:51     46s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:00:51     46s] 
[12/12 16:00:52     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.4 mem=1900.2M
[12/12 16:00:52     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.4 mem=1900.2M
[12/12 16:00:52     47s] Creating Lib Analyzer, finished. 
[12/12 16:00:52     47s] #optDebug: Start CG creation (mem=1900.2M)
[12/12 16:00:52     47s]  ...initializing CG  maxDriveDist 3942.770000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 394.277000 
[12/12 16:00:53     47s] (cpu=0:00:00.2, mem=1979.9M)
[12/12 16:00:53     47s]  ...processing cgPrt (cpu=0:00:00.2, mem=1979.9M)
[12/12 16:00:53     47s]  ...processing cgEgp (cpu=0:00:00.2, mem=1979.9M)
[12/12 16:00:53     47s]  ...processing cgPbk (cpu=0:00:00.2, mem=1979.9M)
[12/12 16:00:53     47s]  ...processing cgNrb(cpu=0:00:00.2, mem=1979.9M)
[12/12 16:00:53     47s]  ...processing cgObs (cpu=0:00:00.2, mem=1979.9M)
[12/12 16:00:53     47s]  ...processing cgCon (cpu=0:00:00.2, mem=1979.9M)
[12/12 16:00:53     47s]  ...processing cgPdm (cpu=0:00:00.2, mem=1979.9M)
[12/12 16:00:53     47s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1979.9M)
[12/12 16:00:53     47s] {MMLU 0 0 228}
[12/12 16:00:53     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.6 mem=1979.9M
[12/12 16:00:53     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.6 mem=1979.9M
[12/12 16:00:53     47s] 
[12/12 16:00:53     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/12 16:00:53     47s] 
[12/12 16:00:53     47s] #optDebug: {0, 1.000}
[12/12 16:00:53     47s] ### Creating RouteCongInterface, finished
[12/12 16:00:53     47s] Updated routing constraints on 0 nets.
[12/12 16:00:53     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.11
[12/12 16:00:53     47s] Bottom Preferred Layer:
[12/12 16:00:53     47s]     None
[12/12 16:00:53     47s] Via Pillar Rule:
[12/12 16:00:53     47s]     None
[12/12 16:00:53     47s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:47.6/0:00:54.5 (0.9), mem = 1979.9M
[12/12 16:00:53     47s] 
[12/12 16:00:53     47s] =============================================================================================
[12/12 16:00:53     47s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.15-s110_1
[12/12 16:00:53     47s] =============================================================================================
[12/12 16:00:53     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:53     47s] ---------------------------------------------------------------------------------------------
[12/12 16:00:53     47s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  82.7 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:53     47s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  16.7 % )     0:00:01.3 /  0:00:01.3    1.0
[12/12 16:00:53     47s] [ MISC                   ]          0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:53     47s] ---------------------------------------------------------------------------------------------
[12/12 16:00:53     47s]  CongRefineRouteType #1 TOTAL       0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/12 16:00:53     47s] ---------------------------------------------------------------------------------------------
[12/12 16:00:53     47s] 
[12/12 16:00:53     47s] End: GigaOpt Route Type Constraints Refinement
[12/12 16:00:53     47s] *** Starting optimizing excluded clock nets MEM= 1979.9M) ***
[12/12 16:00:53     47s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1979.9M) ***
[12/12 16:00:53     47s] *** Starting optimizing excluded clock nets MEM= 1979.9M) ***
[12/12 16:00:53     47s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1979.9M) ***
[12/12 16:00:53     47s] Begin: GigaOpt high fanout net optimization
[12/12 16:00:53     47s] GigaOpt HFN: use maxLocalDensity 1.2
[12/12 16:00:53     47s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/12 16:00:53     47s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:47.7/0:00:54.5 (0.9), mem = 1979.9M
[12/12 16:00:53     47s] Info: 32 io nets excluded
[12/12 16:00:53     47s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:53     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.12
[12/12 16:00:53     47s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:53     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:47.7 mem=1979.9M
[12/12 16:00:53     47s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/12 16:00:53     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:1979.9M, EPOCH TIME: 1765535453.058764
[12/12 16:00:53     47s] Processing tracks to init pin-track alignment.
[12/12 16:00:53     47s] z: 2, totalTracks: 1
[12/12 16:00:53     47s] z: 4, totalTracks: 1
[12/12 16:00:53     47s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:53     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1979.9M, EPOCH TIME: 1765535453.062262
[12/12 16:00:53     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:53     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:53     47s] 
[12/12 16:00:53     47s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:53     47s] 
[12/12 16:00:53     47s]  Skipping Bad Lib Cell Checking (CMU) !
[12/12 16:00:53     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1979.9M, EPOCH TIME: 1765535453.077927
[12/12 16:00:53     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1979.9M, EPOCH TIME: 1765535453.078008
[12/12 16:00:53     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1979.9M, EPOCH TIME: 1765535453.078050
[12/12 16:00:53     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1979.9MB).
[12/12 16:00:53     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:1979.9M, EPOCH TIME: 1765535453.078154
[12/12 16:00:53     47s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:00:53     47s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:47.7 mem=1979.9M
[12/12 16:00:53     47s] ### Creating RouteCongInterface, started
[12/12 16:00:53     47s] 
[12/12 16:00:53     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/12 16:00:53     47s] 
[12/12 16:00:53     47s] #optDebug: {0, 1.000}
[12/12 16:00:53     47s] ### Creating RouteCongInterface, finished
[12/12 16:00:53     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.7 mem=1979.9M
[12/12 16:00:53     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.7 mem=1979.9M
[12/12 16:00:53     47s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/12 16:00:53     47s] Total-nets :: 195, Stn-nets :: 29, ratio :: 14.8718 %, Total-len 26949, Stn-len 10357.6
[12/12 16:00:53     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1992.0M, EPOCH TIME: 1765535453.292188
[12/12 16:00:53     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:53     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:53     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:53     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:53     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1941.0M, EPOCH TIME: 1765535453.295005
[12/12 16:00:53     47s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:00:53     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.12
[12/12 16:00:53     47s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:47.9/0:00:54.7 (0.9), mem = 1941.0M
[12/12 16:00:53     47s] 
[12/12 16:00:53     47s] =============================================================================================
[12/12 16:00:53     47s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.15-s110_1
[12/12 16:00:53     47s] =============================================================================================
[12/12 16:00:53     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:53     47s] ---------------------------------------------------------------------------------------------
[12/12 16:00:53     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:53     47s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  10.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/12 16:00:53     47s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:53     47s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:53     47s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:53     47s] [ MISC                   ]          0:00:00.2  (  86.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:53     47s] ---------------------------------------------------------------------------------------------
[12/12 16:00:53     47s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:53     47s] ---------------------------------------------------------------------------------------------
[12/12 16:00:53     47s] 
[12/12 16:00:53     47s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/12 16:00:53     47s] End: GigaOpt high fanout net optimization
[12/12 16:00:53     47s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/12 16:00:53     47s] Deleting Lib Analyzer.
[12/12 16:00:53     47s] Begin: GigaOpt Global Optimization
[12/12 16:00:53     47s] *info: use new DP (enabled)
[12/12 16:00:53     47s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/12 16:00:53     47s] Info: 32 io nets excluded
[12/12 16:00:53     47s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:53     47s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:48.0/0:00:54.8 (0.9), mem = 1941.0M
[12/12 16:00:53     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.13
[12/12 16:00:53     47s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:53     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.0 mem=1941.0M
[12/12 16:00:53     47s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/12 16:00:53     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:1941.0M, EPOCH TIME: 1765535453.380346
[12/12 16:00:53     47s] Processing tracks to init pin-track alignment.
[12/12 16:00:53     47s] z: 2, totalTracks: 1
[12/12 16:00:53     47s] z: 4, totalTracks: 1
[12/12 16:00:53     47s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:53     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1941.0M, EPOCH TIME: 1765535453.383947
[12/12 16:00:53     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:53     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:53     48s] 
[12/12 16:00:53     48s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:53     48s] 
[12/12 16:00:53     48s]  Skipping Bad Lib Cell Checking (CMU) !
[12/12 16:00:53     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1941.0M, EPOCH TIME: 1765535453.399591
[12/12 16:00:53     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1941.0M, EPOCH TIME: 1765535453.399674
[12/12 16:00:53     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1941.0M, EPOCH TIME: 1765535453.399728
[12/12 16:00:53     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1941.0MB).
[12/12 16:00:53     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:1941.0M, EPOCH TIME: 1765535453.399843
[12/12 16:00:53     48s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:00:53     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.0 mem=1941.0M
[12/12 16:00:53     48s] ### Creating RouteCongInterface, started
[12/12 16:00:53     48s] 
[12/12 16:00:53     48s] Creating Lib Analyzer ...
[12/12 16:00:53     48s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:00:53     48s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/12 16:00:53     48s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:00:53     48s] 
[12/12 16:00:54     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.1 mem=1941.0M
[12/12 16:00:54     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.1 mem=1941.0M
[12/12 16:00:54     49s] Creating Lib Analyzer, finished. 
[12/12 16:00:54     49s] 
[12/12 16:00:54     49s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/12 16:00:54     49s] 
[12/12 16:00:54     49s] #optDebug: {0, 1.000}
[12/12 16:00:54     49s] ### Creating RouteCongInterface, finished
[12/12 16:00:54     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.1 mem=1941.0M
[12/12 16:00:54     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.1 mem=1941.0M
[12/12 16:00:54     49s] *info: 32 io nets excluded
[12/12 16:00:54     49s] *info: 1 clock net excluded
[12/12 16:00:54     49s] *info: 1 no-driver net excluded.
[12/12 16:00:54     49s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1998.2M, EPOCH TIME: 1765535454.770624
[12/12 16:00:54     49s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1998.2M, EPOCH TIME: 1765535454.770749
[12/12 16:00:54     49s] ** GigaOpt Global Opt WNS Slack -30.655  TNS Slack -194.242 
[12/12 16:00:54     49s] +--------+--------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:54     49s] |  WNS   |  TNS   | Density |    Real    |  Mem   |      Worst View      |Pathgroup|    End Point    |
[12/12 16:00:54     49s] +--------+--------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] | -30.655|-194.242|    0.42%|   0:00:00.0| 1998.2M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:54     49s] +--------+--------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:54     49s] 
[12/12 16:00:54     49s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1998.2M) ***
[12/12 16:00:54     49s] 
[12/12 16:00:54     49s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1998.2M) ***
[12/12 16:00:54     49s] ** GigaOpt Global Opt End WNS Slack -30.655  TNS Slack -194.242 
[12/12 16:00:54     49s] Total-nets :: 195, Stn-nets :: 29, ratio :: 14.8718 %, Total-len 26949, Stn-len 10357.6
[12/12 16:00:54     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1979.2M, EPOCH TIME: 1765535454.962819
[12/12 16:00:54     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:00:54     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:54     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:54     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:54     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:1939.2M, EPOCH TIME: 1765535454.966350
[12/12 16:00:54     49s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:00:54     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.13
[12/12 16:00:54     49s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:49.6/0:00:56.4 (0.9), mem = 1939.2M
[12/12 16:00:54     49s] 
[12/12 16:00:54     49s] =============================================================================================
[12/12 16:00:54     49s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.15-s110_1
[12/12 16:00:54     49s] =============================================================================================
[12/12 16:00:54     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:54     49s] ---------------------------------------------------------------------------------------------
[12/12 16:00:54     49s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:54     49s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  69.2 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:54     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:54     49s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.2
[12/12 16:00:54     49s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:54     49s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:54     49s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:54     49s] [ BottleneckAnalyzerInit ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:54     49s] [ TransformInit          ]      1   0:00:00.2  (  13.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:54     49s] [ OptSingleIteration     ]     16   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    2.0
[12/12 16:00:54     49s] [ OptGetWeight           ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:54     49s] [ OptEval                ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:54     49s] [ OptCommit              ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:54     49s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:54     49s] [ SetupOptGetWorkingSet  ]     16   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:54     49s] [ SetupOptGetActiveNode  ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:54     49s] [ SetupOptSlackGraph     ]     16   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:54     49s] [ MISC                   ]          0:00:00.2  (  13.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:54     49s] ---------------------------------------------------------------------------------------------
[12/12 16:00:54     49s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/12 16:00:54     49s] ---------------------------------------------------------------------------------------------
[12/12 16:00:54     49s] 
[12/12 16:00:54     49s] End: GigaOpt Global Optimization
[12/12 16:00:54     49s] *** Timing NOT met, worst failing slack is -30.655
[12/12 16:00:54     49s] *** Check timing (0:00:00.0)
[12/12 16:00:54     49s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/12 16:00:54     49s] Deleting Lib Analyzer.
[12/12 16:00:54     49s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/12 16:00:54     49s] Info: 32 io nets excluded
[12/12 16:00:54     49s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:54     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.6 mem=1939.2M
[12/12 16:00:54     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.6 mem=1939.2M
[12/12 16:00:54     49s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/12 16:00:54     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1939.2M, EPOCH TIME: 1765535454.979136
[12/12 16:00:54     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:54     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:54     49s] 
[12/12 16:00:54     49s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:54     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.017, MEM:1939.2M, EPOCH TIME: 1765535454.996107
[12/12 16:00:54     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:54     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:55     49s] Begin: GigaOpt Optimization in WNS mode
[12/12 16:00:55     49s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/12 16:00:55     49s] Info: 32 io nets excluded
[12/12 16:00:55     49s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:55     49s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:49.6/0:00:56.5 (0.9), mem = 1937.2M
[12/12 16:00:55     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.14
[12/12 16:00:55     49s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:55     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.6 mem=1937.2M
[12/12 16:00:55     49s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/12 16:00:55     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1937.2M, EPOCH TIME: 1765535455.038473
[12/12 16:00:55     49s] Processing tracks to init pin-track alignment.
[12/12 16:00:55     49s] z: 2, totalTracks: 1
[12/12 16:00:55     49s] z: 4, totalTracks: 1
[12/12 16:00:55     49s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:55     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1937.2M, EPOCH TIME: 1765535455.041997
[12/12 16:00:55     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:55     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:55     49s] 
[12/12 16:00:55     49s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:55     49s] 
[12/12 16:00:55     49s]  Skipping Bad Lib Cell Checking (CMU) !
[12/12 16:00:55     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:1937.2M, EPOCH TIME: 1765535455.058671
[12/12 16:00:55     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1937.2M, EPOCH TIME: 1765535455.058759
[12/12 16:00:55     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1937.2M, EPOCH TIME: 1765535455.058802
[12/12 16:00:55     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1937.2MB).
[12/12 16:00:55     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1937.2M, EPOCH TIME: 1765535455.058908
[12/12 16:00:55     49s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:00:55     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.6 mem=1937.2M
[12/12 16:00:55     49s] ### Creating RouteCongInterface, started
[12/12 16:00:55     49s] 
[12/12 16:00:55     49s] Creating Lib Analyzer ...
[12/12 16:00:55     49s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:00:55     49s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/12 16:00:55     49s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:00:55     49s] 
[12/12 16:00:56     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:50.7 mem=1941.2M
[12/12 16:00:56     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:50.7 mem=1941.2M
[12/12 16:00:56     50s] Creating Lib Analyzer, finished. 
[12/12 16:00:56     50s] 
[12/12 16:00:56     50s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/12 16:00:56     50s] 
[12/12 16:00:56     50s] #optDebug: {0, 1.000}
[12/12 16:00:56     50s] ### Creating RouteCongInterface, finished
[12/12 16:00:56     50s] ### Creating LA Mngr. totSessionCpu=0:00:50.7 mem=1941.2M
[12/12 16:00:56     50s] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.7 mem=1941.2M
[12/12 16:00:56     50s] *info: 32 io nets excluded
[12/12 16:00:56     50s] *info: 1 clock net excluded
[12/12 16:00:56     50s] *info: 1 no-driver net excluded.
[12/12 16:00:56     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.303793.5
[12/12 16:00:56     50s] PathGroup :  reg2reg  TargetSlack : 0.0506 
[12/12 16:00:56     50s] ** GigaOpt Optimizer WNS Slack -30.655 TNS Slack -194.242 Density 0.42
[12/12 16:00:56     50s] Optimizer WNS Pass 0
[12/12 16:00:56     50s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-194.242|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-194.242|
+----------+-------+--------+

[12/12 16:00:56     50s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1998.4M, EPOCH TIME: 1765535456.360052
[12/12 16:00:56     50s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1998.4M, EPOCH TIME: 1765535456.360127
[12/12 16:00:56     51s] Active Path Group: default 
[12/12 16:00:56     51s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:56     51s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|    End Point    |
[12/12 16:00:56     51s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:56     51s] | -30.655|  -30.655|-194.242| -194.242|    0.42%|   0:00:00.0| 1998.4M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:56     51s] Starting generalSmallTnsOpt
[12/12 16:00:56     51s] Ending generalSmallTnsOpt End
[12/12 16:00:56     51s] | -30.655|  -30.655|-194.242| -194.242|    0.42%|   0:00:00.0| 2000.4M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:56     51s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2000.4M) ***
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2000.4M) ***
[12/12 16:00:56     51s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-194.242|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-194.242|
+----------+-------+--------+

[12/12 16:00:56     51s] ** GigaOpt Optimizer WNS Slack -30.655 TNS Slack -194.242 Density 0.42
[12/12 16:00:56     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.303793.3
[12/12 16:00:56     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2000.4M, EPOCH TIME: 1765535456.529445
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2000.4M, EPOCH TIME: 1765535456.532473
[12/12 16:00:56     51s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2000.4M, EPOCH TIME: 1765535456.532599
[12/12 16:00:56     51s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2000.4M, EPOCH TIME: 1765535456.532667
[12/12 16:00:56     51s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2000.4M, EPOCH TIME: 1765535456.535985
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:56     51s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.016, REAL:0.016, MEM:2000.4M, EPOCH TIME: 1765535456.551685
[12/12 16:00:56     51s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2000.4M, EPOCH TIME: 1765535456.551767
[12/12 16:00:56     51s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2000.4M, EPOCH TIME: 1765535456.551810
[12/12 16:00:56     51s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.019, REAL:0.019, MEM:2000.4M, EPOCH TIME: 1765535456.551906
[12/12 16:00:56     51s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.019, REAL:0.019, MEM:2000.4M, EPOCH TIME: 1765535456.551938
[12/12 16:00:56     51s] TDRefine: refinePlace mode is spiral
[12/12 16:00:56     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.303793.6
[12/12 16:00:56     51s] OPERPROF: Starting RefinePlace at level 1, MEM:2000.4M, EPOCH TIME: 1765535456.551996
[12/12 16:00:56     51s] *** Starting refinePlace (0:00:51.1 mem=2000.4M) ***
[12/12 16:00:56     51s] Total net bbox length = 2.558e+04 (1.383e+04 1.175e+04) (ext = 1.296e+04)
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:56     51s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:56     51s] (I)      Default pattern map key = source_default.
[12/12 16:00:56     51s] (I)      Default pattern map key = source_default.
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] Starting Small incrNP...
[12/12 16:00:56     51s] User Input Parameters:
[12/12 16:00:56     51s] - Congestion Driven    : Off
[12/12 16:00:56     51s] - Timing Driven        : Off
[12/12 16:00:56     51s] - Area-Violation Based : Off
[12/12 16:00:56     51s] - Start Rollback Level : -5
[12/12 16:00:56     51s] - Legalized            : On
[12/12 16:00:56     51s] - Window Based         : Off
[12/12 16:00:56     51s] - eDen incr mode       : Off
[12/12 16:00:56     51s] - Small incr mode      : On
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2000.4M, EPOCH TIME: 1765535456.555051
[12/12 16:00:56     51s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2000.4M, EPOCH TIME: 1765535456.555624
[12/12 16:00:56     51s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.001, REAL:0.001, MEM:2000.4M, EPOCH TIME: 1765535456.556838
[12/12 16:00:56     51s] default core: bins with density > 0.750 =  0.00 % ( 0 / 256 )
[12/12 16:00:56     51s] Density distribution unevenness ratio = 91.908%
[12/12 16:00:56     51s] Density distribution unevenness ratio (U70) = 0.000%
[12/12 16:00:56     51s] Density distribution unevenness ratio (U80) = 0.000%
[12/12 16:00:56     51s] Density distribution unevenness ratio (U90) = 0.000%
[12/12 16:00:56     51s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.002, REAL:0.002, MEM:2000.4M, EPOCH TIME: 1765535456.556925
[12/12 16:00:56     51s] cost 0.405000, thresh 1.000000
[12/12 16:00:56     51s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2000.4M)
[12/12 16:00:56     51s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:56     51s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2000.4M, EPOCH TIME: 1765535456.557042
[12/12 16:00:56     51s] Starting refinePlace ...
[12/12 16:00:56     51s] (I)      Default pattern map key = source_default.
[12/12 16:00:56     51s] Rule aware DDP is turned off due to no Spiral.
[12/12 16:00:56     51s] Rule aware DDP is turned off.
[12/12 16:00:56     51s] (I)      Default pattern map key = source_default.
[12/12 16:00:56     51s]   Spread Effort: high, pre-route mode, useDDP on.
[12/12 16:00:56     51s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2000.4MB) @(0:00:51.1 - 0:00:51.1).
[12/12 16:00:56     51s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:56     51s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:56     51s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2000.4MB
[12/12 16:00:56     51s] Statistics of distance of Instance movement in refine placement:
[12/12 16:00:56     51s]   maximum (X+Y) =         0.00 um
[12/12 16:00:56     51s]   mean    (X+Y) =         0.00 um
[12/12 16:00:56     51s] Summary Report:
[12/12 16:00:56     51s] Instances move: 0 (out of 174 movable)
[12/12 16:00:56     51s] Instances flipped: 0
[12/12 16:00:56     51s] Mean displacement: 0.00 um
[12/12 16:00:56     51s] Max displacement: 0.00 um 
[12/12 16:00:56     51s] Total instances moved : 0
[12/12 16:00:56     51s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.004, REAL:0.004, MEM:2000.4M, EPOCH TIME: 1765535456.560968
[12/12 16:00:56     51s] Total net bbox length = 2.558e+04 (1.383e+04 1.175e+04) (ext = 1.296e+04)
[12/12 16:00:56     51s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2000.4MB
[12/12 16:00:56     51s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2000.4MB) @(0:00:51.1 - 0:00:51.1).
[12/12 16:00:56     51s] *** Finished refinePlace (0:00:51.1 mem=2000.4M) ***
[12/12 16:00:56     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.303793.6
[12/12 16:00:56     51s] OPERPROF: Finished RefinePlace at level 1, CPU:0.009, REAL:0.009, MEM:2000.4M, EPOCH TIME: 1765535456.561263
[12/12 16:00:56     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2000.4M, EPOCH TIME: 1765535456.561988
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2000.4M, EPOCH TIME: 1765535456.564579
[12/12 16:00:56     51s] *** maximum move = 0.00 um ***
[12/12 16:00:56     51s] *** Finished re-routing un-routed nets (2000.4M) ***
[12/12 16:00:56     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:2019.5M, EPOCH TIME: 1765535456.568647
[12/12 16:00:56     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2019.5M, EPOCH TIME: 1765535456.572311
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:56     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:2019.5M, EPOCH TIME: 1765535456.588225
[12/12 16:00:56     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2019.5M, EPOCH TIME: 1765535456.588306
[12/12 16:00:56     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2019.5M, EPOCH TIME: 1765535456.588349
[12/12 16:00:56     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2019.5M, EPOCH TIME: 1765535456.588445
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2019.5M) ***
[12/12 16:00:56     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.303793.3
[12/12 16:00:56     51s] ** GigaOpt Optimizer WNS Slack -30.655 TNS Slack -194.242 Density 0.42
[12/12 16:00:56     51s] Optimizer WNS Pass 1
[12/12 16:00:56     51s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-194.242|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-194.242|
+----------+-------+--------+

[12/12 16:00:56     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2019.5M, EPOCH TIME: 1765535456.597342
[12/12 16:00:56     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2019.5M, EPOCH TIME: 1765535456.597416
[12/12 16:00:56     51s] Active Path Group: default 
[12/12 16:00:56     51s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:56     51s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|    End Point    |
[12/12 16:00:56     51s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:56     51s] | -30.655|  -30.655|-194.242| -194.242|    0.42%|   0:00:00.0| 2019.5M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:56     51s] Starting generalSmallTnsOpt
[12/12 16:00:56     51s] Ending generalSmallTnsOpt End
[12/12 16:00:56     51s] | -30.655|  -30.655|-194.242| -194.242|    0.42%|   0:00:00.0| 2021.5M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:56     51s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2021.5M) ***
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2021.5M) ***
[12/12 16:00:56     51s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-194.242|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-194.242|
+----------+-------+--------+

[12/12 16:00:56     51s] ** GigaOpt Optimizer WNS Slack -30.655 TNS Slack -194.242 Density 0.42
[12/12 16:00:56     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.303793.4
[12/12 16:00:56     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2021.5M, EPOCH TIME: 1765535456.767327
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2021.5M, EPOCH TIME: 1765535456.770351
[12/12 16:00:56     51s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2021.5M, EPOCH TIME: 1765535456.770483
[12/12 16:00:56     51s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2021.5M, EPOCH TIME: 1765535456.770551
[12/12 16:00:56     51s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2021.5M, EPOCH TIME: 1765535456.773726
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:56     51s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.016, REAL:0.016, MEM:2021.5M, EPOCH TIME: 1765535456.789379
[12/12 16:00:56     51s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2021.5M, EPOCH TIME: 1765535456.789460
[12/12 16:00:56     51s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2021.5M, EPOCH TIME: 1765535456.789503
[12/12 16:00:56     51s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.019, REAL:0.019, MEM:2021.5M, EPOCH TIME: 1765535456.789600
[12/12 16:00:56     51s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.019, REAL:0.019, MEM:2021.5M, EPOCH TIME: 1765535456.789632
[12/12 16:00:56     51s] TDRefine: refinePlace mode is spiral
[12/12 16:00:56     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.303793.7
[12/12 16:00:56     51s] OPERPROF: Starting RefinePlace at level 1, MEM:2021.5M, EPOCH TIME: 1765535456.789694
[12/12 16:00:56     51s] *** Starting refinePlace (0:00:51.4 mem=2021.5M) ***
[12/12 16:00:56     51s] Total net bbox length = 2.558e+04 (1.383e+04 1.175e+04) (ext = 1.296e+04)
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:56     51s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:56     51s] (I)      Default pattern map key = source_default.
[12/12 16:00:56     51s] (I)      Default pattern map key = source_default.
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] Starting Small incrNP...
[12/12 16:00:56     51s] User Input Parameters:
[12/12 16:00:56     51s] - Congestion Driven    : Off
[12/12 16:00:56     51s] - Timing Driven        : Off
[12/12 16:00:56     51s] - Area-Violation Based : Off
[12/12 16:00:56     51s] - Start Rollback Level : -5
[12/12 16:00:56     51s] - Legalized            : On
[12/12 16:00:56     51s] - Window Based         : Off
[12/12 16:00:56     51s] - eDen incr mode       : Off
[12/12 16:00:56     51s] - Small incr mode      : On
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2021.5M, EPOCH TIME: 1765535456.792745
[12/12 16:00:56     51s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2021.5M, EPOCH TIME: 1765535456.793318
[12/12 16:00:56     51s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.001, REAL:0.001, MEM:2021.5M, EPOCH TIME: 1765535456.794531
[12/12 16:00:56     51s] default core: bins with density > 0.750 =  0.00 % ( 0 / 256 )
[12/12 16:00:56     51s] Density distribution unevenness ratio = 91.908%
[12/12 16:00:56     51s] Density distribution unevenness ratio (U70) = 0.000%
[12/12 16:00:56     51s] Density distribution unevenness ratio (U80) = 0.000%
[12/12 16:00:56     51s] Density distribution unevenness ratio (U90) = 0.000%
[12/12 16:00:56     51s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.002, REAL:0.002, MEM:2021.5M, EPOCH TIME: 1765535456.794617
[12/12 16:00:56     51s] cost 0.405000, thresh 1.000000
[12/12 16:00:56     51s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2021.5M)
[12/12 16:00:56     51s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:56     51s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2021.5M, EPOCH TIME: 1765535456.794748
[12/12 16:00:56     51s] Starting refinePlace ...
[12/12 16:00:56     51s] (I)      Default pattern map key = source_default.
[12/12 16:00:56     51s] One DDP V2 for no tweak run.
[12/12 16:00:56     51s] (I)      Default pattern map key = source_default.
[12/12 16:00:56     51s]   Spread Effort: high, pre-route mode, useDDP on.
[12/12 16:00:56     51s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2021.5MB) @(0:00:51.4 - 0:00:51.4).
[12/12 16:00:56     51s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:56     51s] wireLenOptFixPriorityInst 0 inst fixed
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[12/12 16:00:56     51s] Move report: legalization moves 2 insts, mean move: 3.08 um, max move: 4.48 um spiral
[12/12 16:00:56     51s] 	Max move on inst (g4689): (763.36, 835.60) --> (758.88, 835.60)
[12/12 16:00:56     51s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:56     51s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:56     51s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2021.5MB) @(0:00:51.4 - 0:00:51.4).
[12/12 16:00:56     51s] Move report: Detail placement moves 2 insts, mean move: 3.08 um, max move: 4.48 um 
[12/12 16:00:56     51s] 	Max move on inst (g4689): (763.36, 835.60) --> (758.88, 835.60)
[12/12 16:00:56     51s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2021.5MB
[12/12 16:00:56     51s] Statistics of distance of Instance movement in refine placement:
[12/12 16:00:56     51s]   maximum (X+Y) =         4.48 um
[12/12 16:00:56     51s]   inst (g4689) with max move: (763.36, 835.6) -> (758.88, 835.6)
[12/12 16:00:56     51s]   mean    (X+Y) =         3.08 um
[12/12 16:00:56     51s] Summary Report:
[12/12 16:00:56     51s] Instances move: 2 (out of 174 movable)
[12/12 16:00:56     51s] Instances flipped: 0
[12/12 16:00:56     51s] Mean displacement: 3.08 um
[12/12 16:00:56     51s] Max displacement: 4.48 um (Instance: g4689) (763.36, 835.6) -> (758.88, 835.6)
[12/12 16:00:56     51s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: inv0d0
[12/12 16:00:56     51s] Total instances moved : 2
[12/12 16:00:56     51s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.008, REAL:0.008, MEM:2021.5M, EPOCH TIME: 1765535456.802653
[12/12 16:00:56     51s] Total net bbox length = 2.558e+04 (1.383e+04 1.175e+04) (ext = 1.296e+04)
[12/12 16:00:56     51s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2021.5MB
[12/12 16:00:56     51s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2021.5MB) @(0:00:51.4 - 0:00:51.4).
[12/12 16:00:56     51s] *** Finished refinePlace (0:00:51.4 mem=2021.5M) ***
[12/12 16:00:56     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.303793.7
[12/12 16:00:56     51s] OPERPROF: Finished RefinePlace at level 1, CPU:0.013, REAL:0.013, MEM:2021.5M, EPOCH TIME: 1765535456.802965
[12/12 16:00:56     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2021.5M, EPOCH TIME: 1765535456.803689
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2021.5M, EPOCH TIME: 1765535456.806380
[12/12 16:00:56     51s] *** maximum move = 4.48 um ***
[12/12 16:00:56     51s] *** Finished re-routing un-routed nets (2021.5M) ***
[12/12 16:00:56     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:2021.5M, EPOCH TIME: 1765535456.807124
[12/12 16:00:56     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2021.5M, EPOCH TIME: 1765535456.810445
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:56     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:2021.5M, EPOCH TIME: 1765535456.826940
[12/12 16:00:56     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2021.5M, EPOCH TIME: 1765535456.827019
[12/12 16:00:56     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2021.5M, EPOCH TIME: 1765535456.827062
[12/12 16:00:56     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2021.5M, EPOCH TIME: 1765535456.827156
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2021.5M) ***
[12/12 16:00:56     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.303793.4
[12/12 16:00:56     51s] ** GigaOpt Optimizer WNS Slack -30.655 TNS Slack -194.242 Density 0.42
[12/12 16:00:56     51s] OptDebug: End of Setup Fixing:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-194.242|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-194.242|
+----------+-------+--------+

[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2021.5M) ***
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.303793.5
[12/12 16:00:56     51s] Total-nets :: 195, Stn-nets :: 29, ratio :: 14.8718 %, Total-len 26949, Stn-len 10357.6
[12/12 16:00:56     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2002.4M, EPOCH TIME: 1765535456.839269
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:1943.4M, EPOCH TIME: 1765535456.842772
[12/12 16:00:56     51s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:00:56     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.14
[12/12 16:00:56     51s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:00:51.4/0:00:58.3 (0.9), mem = 1943.4M
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] =============================================================================================
[12/12 16:00:56     51s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     21.15-s110_1
[12/12 16:00:56     51s] =============================================================================================
[12/12 16:00:56     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:56     51s] ---------------------------------------------------------------------------------------------
[12/12 16:00:56     51s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  59.1 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:56     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.7
[12/12 16:00:56     51s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:56     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ TransformInit          ]      1   0:00:00.2  (  11.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:56     51s] [ OptimizationStep       ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[12/12 16:00:56     51s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ OptGetWeight           ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ OptEval                ]     10   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ OptCommit              ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ SetupOptGetWorkingSet  ]     26   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ SetupOptGetActiveNode  ]     26   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ SetupOptSlackGraph     ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ RefinePlace            ]      2   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/12 16:00:56     51s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:56     51s] [ MISC                   ]          0:00:00.3  (  17.7 % )     0:00:00.3 /  0:00:00.3    1.1
[12/12 16:00:56     51s] ---------------------------------------------------------------------------------------------
[12/12 16:00:56     51s]  WnsOpt #1 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[12/12 16:00:56     51s] ---------------------------------------------------------------------------------------------
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] End: GigaOpt Optimization in WNS mode
[12/12 16:00:56     51s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/12 16:00:56     51s] Deleting Lib Analyzer.
[12/12 16:00:56     51s] Begin: GigaOpt Optimization in TNS mode
[12/12 16:00:56     51s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/12 16:00:56     51s] Info: 32 io nets excluded
[12/12 16:00:56     51s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:56     51s] *** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:51.5/0:00:58.3 (0.9), mem = 1943.4M
[12/12 16:00:56     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.15
[12/12 16:00:56     51s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:56     51s] ### Creating PhyDesignMc. totSessionCpu=0:00:51.5 mem=1943.4M
[12/12 16:00:56     51s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/12 16:00:56     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:1943.4M, EPOCH TIME: 1765535456.860378
[12/12 16:00:56     51s] Processing tracks to init pin-track alignment.
[12/12 16:00:56     51s] z: 2, totalTracks: 1
[12/12 16:00:56     51s] z: 4, totalTracks: 1
[12/12 16:00:56     51s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:56     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1943.4M, EPOCH TIME: 1765535456.863857
[12/12 16:00:56     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s]  Skipping Bad Lib Cell Checking (CMU) !
[12/12 16:00:56     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1943.4M, EPOCH TIME: 1765535456.879594
[12/12 16:00:56     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1943.4M, EPOCH TIME: 1765535456.879668
[12/12 16:00:56     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1943.4M, EPOCH TIME: 1765535456.879723
[12/12 16:00:56     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1943.4MB).
[12/12 16:00:56     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:1943.4M, EPOCH TIME: 1765535456.879830
[12/12 16:00:56     51s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:00:56     51s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:51.5 mem=1943.4M
[12/12 16:00:56     51s] ### Creating RouteCongInterface, started
[12/12 16:00:56     51s] 
[12/12 16:00:56     51s] Creating Lib Analyzer ...
[12/12 16:00:56     51s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:00:56     51s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/12 16:00:56     51s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:00:56     51s] 
[12/12 16:00:57     52s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:52.6 mem=1945.4M
[12/12 16:00:57     52s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:52.6 mem=1945.4M
[12/12 16:00:57     52s] Creating Lib Analyzer, finished. 
[12/12 16:00:57     52s] 
[12/12 16:00:57     52s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/12 16:00:57     52s] 
[12/12 16:00:57     52s] #optDebug: {0, 1.000}
[12/12 16:00:57     52s] ### Creating RouteCongInterface, finished
[12/12 16:00:57     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.6 mem=1945.4M
[12/12 16:00:57     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.6 mem=1945.4M
[12/12 16:00:58     52s] *info: 32 io nets excluded
[12/12 16:00:58     52s] *info: 1 clock net excluded
[12/12 16:00:58     52s] *info: 1 no-driver net excluded.
[12/12 16:00:58     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.303793.6
[12/12 16:00:58     52s] PathGroup :  reg2reg  TargetSlack : 0.0506 
[12/12 16:00:58     52s] ** GigaOpt Optimizer WNS Slack -30.655 TNS Slack -194.242 Density 0.42
[12/12 16:00:58     52s] Optimizer TNS Opt
[12/12 16:00:58     52s] OptDebug: Start of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-194.242|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-194.242|
+----------+-------+--------+

[12/12 16:00:58     52s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2002.7M, EPOCH TIME: 1765535458.203319
[12/12 16:00:58     52s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2002.7M, EPOCH TIME: 1765535458.203394
[12/12 16:00:58     52s] Active Path Group: default 
[12/12 16:00:58     52s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:58     52s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|    End Point    |
[12/12 16:00:58     52s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:58     52s] | -30.655|  -30.655|-194.242| -194.242|    0.42%|   0:00:00.0| 2002.7M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:58     52s] | -30.655|  -30.655|-193.982| -193.982|    0.42%|   0:00:00.0| 2028.3M|my_analysis_view_setup|  default| result[1]       |
[12/12 16:00:58     53s] | -30.655|  -30.655|-193.876| -193.876|    0.42%|   0:00:00.0| 2028.3M|my_analysis_view_setup|  default| result[2]       |
[12/12 16:00:58     53s] | -30.655|  -30.655|-193.831| -193.831|    0.42%|   0:00:00.0| 2028.3M|my_analysis_view_setup|  default| result[2]       |
[12/12 16:00:58     53s] | -30.655|  -30.655|-193.831| -193.831|    0.42%|   0:00:00.0| 2030.3M|my_analysis_view_setup|  default| sign            |
[12/12 16:00:58     53s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2030.3M) ***
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2030.3M) ***
[12/12 16:00:58     53s] OptDebug: End of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-193.831|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-193.831|
+----------+-------+--------+

[12/12 16:00:58     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.303793.5
[12/12 16:00:58     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2030.3M, EPOCH TIME: 1765535458.492486
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2030.3M, EPOCH TIME: 1765535458.495506
[12/12 16:00:58     53s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2030.3M, EPOCH TIME: 1765535458.495630
[12/12 16:00:58     53s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2030.3M, EPOCH TIME: 1765535458.495707
[12/12 16:00:58     53s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2030.3M, EPOCH TIME: 1765535458.498828
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:58     53s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.016, REAL:0.016, MEM:2030.3M, EPOCH TIME: 1765535458.514513
[12/12 16:00:58     53s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2030.3M, EPOCH TIME: 1765535458.514579
[12/12 16:00:58     53s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2030.3M, EPOCH TIME: 1765535458.514620
[12/12 16:00:58     53s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.019, REAL:0.019, MEM:2030.3M, EPOCH TIME: 1765535458.514727
[12/12 16:00:58     53s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.019, REAL:0.019, MEM:2030.3M, EPOCH TIME: 1765535458.514763
[12/12 16:00:58     53s] TDRefine: refinePlace mode is spiral
[12/12 16:00:58     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.303793.8
[12/12 16:00:58     53s] OPERPROF: Starting RefinePlace at level 1, MEM:2030.3M, EPOCH TIME: 1765535458.514818
[12/12 16:00:58     53s] *** Starting refinePlace (0:00:53.1 mem=2030.3M) ***
[12/12 16:00:58     53s] Total net bbox length = 2.558e+04 (1.383e+04 1.175e+04) (ext = 1.241e+04)
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:58     53s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:58     53s] (I)      Default pattern map key = source_default.
[12/12 16:00:58     53s] (I)      Default pattern map key = source_default.
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] Starting Small incrNP...
[12/12 16:00:58     53s] User Input Parameters:
[12/12 16:00:58     53s] - Congestion Driven    : Off
[12/12 16:00:58     53s] - Timing Driven        : Off
[12/12 16:00:58     53s] - Area-Violation Based : Off
[12/12 16:00:58     53s] - Start Rollback Level : -5
[12/12 16:00:58     53s] - Legalized            : On
[12/12 16:00:58     53s] - Window Based         : Off
[12/12 16:00:58     53s] - eDen incr mode       : Off
[12/12 16:00:58     53s] - Small incr mode      : On
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2030.3M, EPOCH TIME: 1765535458.517833
[12/12 16:00:58     53s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2030.3M, EPOCH TIME: 1765535458.518407
[12/12 16:00:58     53s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.001, REAL:0.001, MEM:2030.3M, EPOCH TIME: 1765535458.519612
[12/12 16:00:58     53s] default core: bins with density > 0.750 =  0.00 % ( 0 / 256 )
[12/12 16:00:58     53s] Density distribution unevenness ratio = 92.495%
[12/12 16:00:58     53s] Density distribution unevenness ratio (U70) = 0.000%
[12/12 16:00:58     53s] Density distribution unevenness ratio (U80) = 0.000%
[12/12 16:00:58     53s] Density distribution unevenness ratio (U90) = 0.000%
[12/12 16:00:58     53s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.002, REAL:0.002, MEM:2030.3M, EPOCH TIME: 1765535458.519707
[12/12 16:00:58     53s] cost 0.406000, thresh 1.000000
[12/12 16:00:58     53s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2030.3M)
[12/12 16:00:58     53s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:58     53s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2030.3M, EPOCH TIME: 1765535458.519832
[12/12 16:00:58     53s] Starting refinePlace ...
[12/12 16:00:58     53s] (I)      Default pattern map key = source_default.
[12/12 16:00:58     53s] One DDP V2 for no tweak run.
[12/12 16:00:58     53s] (I)      Default pattern map key = source_default.
[12/12 16:00:58     53s]   Spread Effort: high, pre-route mode, useDDP on.
[12/12 16:00:58     53s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2030.3MB) @(0:00:53.1 - 0:00:53.1).
[12/12 16:00:58     53s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:58     53s] wireLenOptFixPriorityInst 0 inst fixed
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[12/12 16:00:58     53s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/12 16:00:58     53s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:58     53s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:58     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2031.3MB) @(0:00:53.1 - 0:00:53.1).
[12/12 16:00:58     53s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:58     53s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2031.3MB
[12/12 16:00:58     53s] Statistics of distance of Instance movement in refine placement:
[12/12 16:00:58     53s]   maximum (X+Y) =         0.00 um
[12/12 16:00:58     53s]   mean    (X+Y) =         0.00 um
[12/12 16:00:58     53s] Summary Report:
[12/12 16:00:58     53s] Instances move: 0 (out of 174 movable)
[12/12 16:00:58     53s] Instances flipped: 0
[12/12 16:00:58     53s] Mean displacement: 0.00 um
[12/12 16:00:58     53s] Max displacement: 0.00 um 
[12/12 16:00:58     53s] Total instances moved : 0
[12/12 16:00:58     53s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.008, REAL:0.008, MEM:2031.3M, EPOCH TIME: 1765535458.527999
[12/12 16:00:58     53s] Total net bbox length = 2.558e+04 (1.383e+04 1.175e+04) (ext = 1.241e+04)
[12/12 16:00:58     53s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2031.3MB
[12/12 16:00:58     53s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2031.3MB) @(0:00:53.1 - 0:00:53.1).
[12/12 16:00:58     53s] *** Finished refinePlace (0:00:53.1 mem=2031.3M) ***
[12/12 16:00:58     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.303793.8
[12/12 16:00:58     53s] OPERPROF: Finished RefinePlace at level 1, CPU:0.013, REAL:0.013, MEM:2031.3M, EPOCH TIME: 1765535458.528307
[12/12 16:00:58     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2031.3M, EPOCH TIME: 1765535458.529086
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2031.3M, EPOCH TIME: 1765535458.531821
[12/12 16:00:58     53s] *** maximum move = 0.00 um ***
[12/12 16:00:58     53s] *** Finished re-routing un-routed nets (2031.3M) ***
[12/12 16:00:58     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:2031.3M, EPOCH TIME: 1765535458.534590
[12/12 16:00:58     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2031.3M, EPOCH TIME: 1765535458.537991
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:58     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:2031.3M, EPOCH TIME: 1765535458.553686
[12/12 16:00:58     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2031.3M, EPOCH TIME: 1765535458.553768
[12/12 16:00:58     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2031.3M, EPOCH TIME: 1765535458.553811
[12/12 16:00:58     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:2031.3M, EPOCH TIME: 1765535458.553908
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2031.3M) ***
[12/12 16:00:58     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.303793.5
[12/12 16:00:58     53s] ** GigaOpt Optimizer WNS Slack -30.655 TNS Slack -193.831 Density 0.42
[12/12 16:00:58     53s] OptDebug: End of Setup Fixing:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.655|-193.831|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.655|-193.831|
+----------+-------+--------+

[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2031.3M) ***
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.303793.6
[12/12 16:00:58     53s] Total-nets :: 195, Stn-nets :: 29, ratio :: 14.8718 %, Total-len 27045.8, Stn-len 10454.4
[12/12 16:00:58     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2012.2M, EPOCH TIME: 1765535458.566057
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1949.2M, EPOCH TIME: 1765535458.569538
[12/12 16:00:58     53s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:00:58     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.15
[12/12 16:00:58     53s] *** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:53.2/0:01:00.0 (0.9), mem = 1949.2M
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] =============================================================================================
[12/12 16:00:58     53s]  Step TAT Report : TnsOpt #1 / optDesign #1                                     21.15-s110_1
[12/12 16:00:58     53s] =============================================================================================
[12/12 16:00:58     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:58     53s] ---------------------------------------------------------------------------------------------
[12/12 16:00:58     53s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  63.9 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:58     53s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/12 16:00:58     53s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:00:58     53s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ TransformInit          ]      1   0:00:00.2  (  12.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:58     53s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:00:58     53s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:00:58     53s] [ OptGetWeight           ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ OptEval                ]      8   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    0.8
[12/12 16:00:58     53s] [ OptCommit              ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[12/12 16:00:58     53s] [ IncrDelayCalc          ]     12   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.1    1.1
[12/12 16:00:58     53s] [ SetupOptGetWorkingSet  ]     24   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ SetupOptGetActiveNode  ]     24   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ SetupOptSlackGraph     ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ RefinePlace            ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:00:58     53s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ MISC                   ]          0:00:00.2  (   9.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:58     53s] ---------------------------------------------------------------------------------------------
[12/12 16:00:58     53s]  TnsOpt #1 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[12/12 16:00:58     53s] ---------------------------------------------------------------------------------------------
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] End: GigaOpt Optimization in TNS mode
[12/12 16:00:58     53s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/12 16:00:58     53s] Info: 32 io nets excluded
[12/12 16:00:58     53s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:58     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.2 mem=1949.2M
[12/12 16:00:58     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.2 mem=1949.2M
[12/12 16:00:58     53s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/12 16:00:58     53s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:58     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.2 mem=2006.4M
[12/12 16:00:58     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:2006.4M, EPOCH TIME: 1765535458.580790
[12/12 16:00:58     53s] Processing tracks to init pin-track alignment.
[12/12 16:00:58     53s] z: 2, totalTracks: 1
[12/12 16:00:58     53s] z: 4, totalTracks: 1
[12/12 16:00:58     53s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:58     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2006.4M, EPOCH TIME: 1765535458.584297
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s]  Skipping Bad Lib Cell Checking (CMU) !
[12/12 16:00:58     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:2006.4M, EPOCH TIME: 1765535458.599733
[12/12 16:00:58     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2006.4M, EPOCH TIME: 1765535458.599806
[12/12 16:00:58     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1765535458.599850
[12/12 16:00:58     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2006.4MB).
[12/12 16:00:58     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:2006.4M, EPOCH TIME: 1765535458.599955
[12/12 16:00:58     53s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:00:58     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.2 mem=2006.4M
[12/12 16:00:58     53s] Begin: Area Reclaim Optimization
[12/12 16:00:58     53s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:53.2/0:01:00.1 (0.9), mem = 2006.4M
[12/12 16:00:58     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.16
[12/12 16:00:58     53s] ### Creating RouteCongInterface, started
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] #optDebug: {0, 1.000}
[12/12 16:00:58     53s] ### Creating RouteCongInterface, finished
[12/12 16:00:58     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.2 mem=2006.4M
[12/12 16:00:58     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.2 mem=2006.4M
[12/12 16:00:58     53s] Usable buffer cells for single buffer setup transform:
[12/12 16:00:58     53s] buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf 
[12/12 16:00:58     53s] Number of usable buffer cells above: 13
[12/12 16:00:58     53s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2006.4M, EPOCH TIME: 1765535458.772430
[12/12 16:00:58     53s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1765535458.772516
[12/12 16:00:58     53s] Reclaim Optimization WNS Slack -30.655  TNS Slack -193.831 Density 0.42
[12/12 16:00:58     53s] +---------+---------+--------+--------+------------+--------+
[12/12 16:00:58     53s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/12 16:00:58     53s] +---------+---------+--------+--------+------------+--------+
[12/12 16:00:58     53s] |    0.42%|        -| -30.655|-193.831|   0:00:00.0| 2006.4M|
[12/12 16:00:58     53s] |    0.42%|        0| -30.655|-193.831|   0:00:00.0| 2008.9M|
[12/12 16:00:58     53s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/12 16:00:58     53s] |    0.42%|        0| -30.655|-193.831|   0:00:00.0| 2008.9M|
[12/12 16:00:58     53s] |    0.42%|        0| -30.655|-193.831|   0:00:00.0| 2008.9M|
[12/12 16:00:58     53s] |    0.42%|        1| -30.655|-193.831|   0:00:00.0| 2032.5M|
[12/12 16:00:58     53s] |    0.42%|        0| -30.655|-193.831|   0:00:00.0| 2032.5M|
[12/12 16:00:58     53s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/12 16:00:58     53s] #optDebug: RTR_SNLTF <10.0000 5.6000> <56.0000> 
[12/12 16:00:58     53s] |    0.42%|        0| -30.655|-193.831|   0:00:00.0| 2032.5M|
[12/12 16:00:58     53s] +---------+---------+--------+--------+------------+--------+
[12/12 16:00:58     53s] Reclaim Optimization End WNS Slack -30.655  TNS Slack -193.831 Density 0.42
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[12/12 16:00:58     53s] --------------------------------------------------------------
[12/12 16:00:58     53s] |                                   | Total     | Sequential |
[12/12 16:00:58     53s] --------------------------------------------------------------
[12/12 16:00:58     53s] | Num insts resized                 |       1  |       0    |
[12/12 16:00:58     53s] | Num insts undone                  |       0  |       0    |
[12/12 16:00:58     53s] | Num insts Downsized               |       1  |       0    |
[12/12 16:00:58     53s] | Num insts Samesized               |       0  |       0    |
[12/12 16:00:58     53s] | Num insts Upsized                 |       0  |       0    |
[12/12 16:00:58     53s] | Num multiple commits+uncommits    |       0  |       -    |
[12/12 16:00:58     53s] --------------------------------------------------------------
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] Number of times islegalLocAvaiable called = 2 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
[12/12 16:00:58     53s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[12/12 16:00:58     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2032.5M, EPOCH TIME: 1765535458.837135
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2032.5M, EPOCH TIME: 1765535458.840182
[12/12 16:00:58     53s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2032.5M, EPOCH TIME: 1765535458.840951
[12/12 16:00:58     53s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2032.5M, EPOCH TIME: 1765535458.841038
[12/12 16:00:58     53s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2032.5M, EPOCH TIME: 1765535458.844293
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:58     53s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.015, REAL:0.015, MEM:2032.5M, EPOCH TIME: 1765535458.859769
[12/12 16:00:58     53s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2032.5M, EPOCH TIME: 1765535458.859851
[12/12 16:00:58     53s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2032.5M, EPOCH TIME: 1765535458.859894
[12/12 16:00:58     53s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2032.5M, EPOCH TIME: 1765535458.859962
[12/12 16:00:58     53s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2032.5M, EPOCH TIME: 1765535458.860042
[12/12 16:00:58     53s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.019, REAL:0.019, MEM:2032.5M, EPOCH TIME: 1765535458.860109
[12/12 16:00:58     53s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.019, REAL:0.019, MEM:2032.5M, EPOCH TIME: 1765535458.860141
[12/12 16:00:58     53s] TDRefine: refinePlace mode is spiral
[12/12 16:00:58     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.303793.9
[12/12 16:00:58     53s] OPERPROF: Starting RefinePlace at level 1, MEM:2032.5M, EPOCH TIME: 1765535458.860195
[12/12 16:00:58     53s] *** Starting refinePlace (0:00:53.5 mem=2032.5M) ***
[12/12 16:00:58     53s] Total net bbox length = 2.558e+04 (1.383e+04 1.175e+04) (ext = 1.241e+04)
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:58     53s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:58     53s] (I)      Default pattern map key = source_default.
[12/12 16:00:58     53s] (I)      Default pattern map key = source_default.
[12/12 16:00:58     53s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2032.5M, EPOCH TIME: 1765535458.863213
[12/12 16:00:58     53s] Starting refinePlace ...
[12/12 16:00:58     53s] (I)      Default pattern map key = source_default.
[12/12 16:00:58     53s] One DDP V2 for no tweak run.
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[12/12 16:00:58     53s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/12 16:00:58     53s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:58     53s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:58     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2032.5MB) @(0:00:53.5 - 0:00:53.5).
[12/12 16:00:58     53s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/12 16:00:58     53s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2032.5MB
[12/12 16:00:58     53s] Statistics of distance of Instance movement in refine placement:
[12/12 16:00:58     53s]   maximum (X+Y) =         0.00 um
[12/12 16:00:58     53s]   mean    (X+Y) =         0.00 um
[12/12 16:00:58     53s] Summary Report:
[12/12 16:00:58     53s] Instances move: 0 (out of 174 movable)
[12/12 16:00:58     53s] Instances flipped: 0
[12/12 16:00:58     53s] Mean displacement: 0.00 um
[12/12 16:00:58     53s] Max displacement: 0.00 um 
[12/12 16:00:58     53s] Total instances moved : 0
[12/12 16:00:58     53s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.005, REAL:0.005, MEM:2032.5M, EPOCH TIME: 1765535458.868480
[12/12 16:00:58     53s] Total net bbox length = 2.558e+04 (1.383e+04 1.175e+04) (ext = 1.241e+04)
[12/12 16:00:58     53s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2032.5MB
[12/12 16:00:58     53s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2032.5MB) @(0:00:53.5 - 0:00:53.5).
[12/12 16:00:58     53s] *** Finished refinePlace (0:00:53.5 mem=2032.5M) ***
[12/12 16:00:58     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.303793.9
[12/12 16:00:58     53s] OPERPROF: Finished RefinePlace at level 1, CPU:0.009, REAL:0.009, MEM:2032.5M, EPOCH TIME: 1765535458.868816
[12/12 16:00:58     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2032.5M, EPOCH TIME: 1765535458.869531
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2032.5M, EPOCH TIME: 1765535458.872296
[12/12 16:00:58     53s] *** maximum move = 0.00 um ***
[12/12 16:00:58     53s] *** Finished re-routing un-routed nets (2032.5M) ***
[12/12 16:00:58     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:2032.5M, EPOCH TIME: 1765535458.875402
[12/12 16:00:58     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2032.5M, EPOCH TIME: 1765535458.878615
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:58     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:2032.5M, EPOCH TIME: 1765535458.894050
[12/12 16:00:58     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2032.5M, EPOCH TIME: 1765535458.894120
[12/12 16:00:58     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2032.5M, EPOCH TIME: 1765535458.894162
[12/12 16:00:58     53s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2032.5M, EPOCH TIME: 1765535458.894228
[12/12 16:00:58     53s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2032.5M, EPOCH TIME: 1765535458.894303
[12/12 16:00:58     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:2032.5M, EPOCH TIME: 1765535458.894369
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2032.5M) ***
[12/12 16:00:58     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.16
[12/12 16:00:58     53s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:53.5/0:01:00.4 (0.9), mem = 2032.5M
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] =============================================================================================
[12/12 16:00:58     53s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.15-s110_1
[12/12 16:00:58     53s] =============================================================================================
[12/12 16:00:58     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:58     53s] ---------------------------------------------------------------------------------------------
[12/12 16:00:58     53s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ OptimizationStep       ]      1   0:00:00.0  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:00:58     53s] [ OptSingleIteration     ]      6   0:00:00.0  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/12 16:00:58     53s] [ OptGetWeight           ]     56   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ OptEval                ]     56   0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.0    1.8
[12/12 16:00:58     53s] [ OptCommit              ]     56   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ PostCommitDelayUpdate  ]     56   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/12 16:00:58     53s] [ IncrDelayCalc          ]      5   0:00:00.0  (   6.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/12 16:00:58     53s] [ RefinePlace            ]      1   0:00:00.1  (  21.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/12 16:00:58     53s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:58     53s] [ MISC                   ]          0:00:00.2  (  54.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:58     53s] ---------------------------------------------------------------------------------------------
[12/12 16:00:58     53s]  AreaOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/12 16:00:58     53s] ---------------------------------------------------------------------------------------------
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2013.4M, EPOCH TIME: 1765535458.902024
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1951.4M, EPOCH TIME: 1765535458.905013
[12/12 16:00:58     53s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:00:58     53s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1951.44M, totSessionCpu=0:00:54).
[12/12 16:00:58     53s] postCtsLateCongRepair #1 0
[12/12 16:00:58     53s] postCtsLateCongRepair #1 0
[12/12 16:00:58     53s] postCtsLateCongRepair #1 0
[12/12 16:00:58     53s] postCtsLateCongRepair #1 0
[12/12 16:00:58     53s] Starting local wire reclaim
[12/12 16:00:58     53s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/12 16:00:58     53s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/12 16:00:58     53s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1951.4M, EPOCH TIME: 1765535458.939156
[12/12 16:00:58     53s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1951.4M, EPOCH TIME: 1765535458.939231
[12/12 16:00:58     53s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1951.4M, EPOCH TIME: 1765535458.939291
[12/12 16:00:58     53s] Processing tracks to init pin-track alignment.
[12/12 16:00:58     53s] z: 2, totalTracks: 1
[12/12 16:00:58     53s] z: 4, totalTracks: 1
[12/12 16:00:58     53s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:58     53s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1951.4M, EPOCH TIME: 1765535458.942748
[12/12 16:00:58     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s]  Skipping Bad Lib Cell Checking (CMU) !
[12/12 16:00:58     53s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.016, REAL:0.016, MEM:1951.4M, EPOCH TIME: 1765535458.958399
[12/12 16:00:58     53s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1951.4M, EPOCH TIME: 1765535458.958476
[12/12 16:00:58     53s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1951.4M, EPOCH TIME: 1765535458.958517
[12/12 16:00:58     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1951.4MB).
[12/12 16:00:58     53s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.019, REAL:0.019, MEM:1951.4M, EPOCH TIME: 1765535458.958622
[12/12 16:00:58     53s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.019, REAL:0.019, MEM:1951.4M, EPOCH TIME: 1765535458.958655
[12/12 16:00:58     53s] TDRefine: refinePlace mode is spiral
[12/12 16:00:58     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.303793.10
[12/12 16:00:58     53s] OPERPROF:   Starting RefinePlace at level 2, MEM:1951.4M, EPOCH TIME: 1765535458.958715
[12/12 16:00:58     53s] *** Starting refinePlace (0:00:53.6 mem=1951.4M) ***
[12/12 16:00:58     53s] Total net bbox length = 2.558e+04 (1.383e+04 1.175e+04) (ext = 1.241e+04)
[12/12 16:00:58     53s] 
[12/12 16:00:58     53s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:58     53s] (I)      Default pattern map key = source_default.
[12/12 16:00:58     53s] (I)      Default pattern map key = source_default.
[12/12 16:00:58     53s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1951.4M, EPOCH TIME: 1765535458.961631
[12/12 16:00:58     53s] Starting refinePlace ...
[12/12 16:00:58     53s] (I)      Default pattern map key = source_default.
[12/12 16:00:58     53s] One DDP V2 for no tweak run.
[12/12 16:00:58     53s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1951.4M, EPOCH TIME: 1765535458.962490
[12/12 16:00:58     53s] OPERPROF:         Starting spMPad at level 5, MEM:1951.4M, EPOCH TIME: 1765535458.962907
[12/12 16:00:58     53s] OPERPROF:           Starting spContextMPad at level 6, MEM:1951.4M, EPOCH TIME: 1765535458.962971
[12/12 16:00:58     53s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1951.4M, EPOCH TIME: 1765535458.963009
[12/12 16:00:58     53s] MP Top (174): mp=1.050. U=0.004.
[12/12 16:00:58     53s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:1951.4M, EPOCH TIME: 1765535458.963375
[12/12 16:00:58     53s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1951.4M, EPOCH TIME: 1765535458.963449
[12/12 16:00:58     53s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1951.4M, EPOCH TIME: 1765535458.963484
[12/12 16:00:58     53s] OPERPROF:             Starting InitSKP at level 7, MEM:1951.4M, EPOCH TIME: 1765535458.963729
[12/12 16:00:58     53s] no activity file in design. spp won't run.
[12/12 16:00:58     53s] no activity file in design. spp won't run.
[12/12 16:00:58     53s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[12/12 16:00:58     53s] SKP cleared!
[12/12 16:00:58     53s] OPERPROF:             Finished InitSKP at level 7, CPU:0.008, REAL:0.008, MEM:1951.4M, EPOCH TIME: 1765535458.971333
[12/12 16:00:58     53s] **WARN: AAE based timing driven is off.
[12/12 16:00:58     53s] Init TDGP AAE failed.
[12/12 16:00:58     53s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.008, REAL:0.008, MEM:1951.4M, EPOCH TIME: 1765535458.971396
[12/12 16:00:58     53s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.008, REAL:0.008, MEM:1951.4M, EPOCH TIME: 1765535458.971431
[12/12 16:00:58     53s] Build timing info failed.
[12/12 16:00:58     53s] AAE Timing clean up.
[12/12 16:00:58     53s] Tweakage: fix icg 1, fix clk 0.
[12/12 16:00:58     53s] Tweakage: density cost 1, scale 0.4.
[12/12 16:00:58     53s] Tweakage: activity cost 0, scale 1.0.
[12/12 16:00:58     53s] OPERPROF:         Starting CoreOperation at level 5, MEM:1951.4M, EPOCH TIME: 1765535458.971488
[12/12 16:00:58     53s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:1951.4M, EPOCH TIME: 1765535458.971647
[12/12 16:00:58     53s] Tweakage swap 0 pairs.
[12/12 16:00:58     53s] Tweakage swap 19 pairs.
[12/12 16:00:58     53s] Tweakage swap 0 pairs.
[12/12 16:00:58     53s] Tweakage swap 7 pairs.
[12/12 16:00:58     53s] Tweakage swap 0 pairs.
[12/12 16:00:58     53s] Tweakage swap 0 pairs.
[12/12 16:00:58     53s] Tweakage swap 0 pairs.
[12/12 16:00:59     53s] Tweakage swap 0 pairs.
[12/12 16:00:59     53s] Tweakage swap 0 pairs.
[12/12 16:00:59     53s] Tweakage swap 7 pairs.
[12/12 16:00:59     53s] Tweakage swap 0 pairs.
[12/12 16:00:59     53s] Tweakage swap 2 pairs.
[12/12 16:00:59     53s] Tweakage swap 0 pairs.
[12/12 16:00:59     53s] Tweakage swap 1 pairs.
[12/12 16:00:59     53s] Tweakage swap 0 pairs.
[12/12 16:00:59     53s] Tweakage swap 0 pairs.
[12/12 16:00:59     53s] Tweakage swap 0 pairs.
[12/12 16:00:59     53s] Tweakage swap 0 pairs.
[12/12 16:00:59     53s] Tweakage swap 0 pairs.
[12/12 16:00:59     53s] Tweakage swap 0 pairs.
[12/12 16:00:59     53s] Tweakage move 29 insts.
[12/12 16:00:59     53s] Tweakage move 20 insts.
[12/12 16:00:59     53s] Tweakage move 1 insts.
[12/12 16:00:59     53s] Tweakage move 6 insts.
[12/12 16:00:59     53s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.062, REAL:0.063, MEM:1951.4M, EPOCH TIME: 1765535459.034169
[12/12 16:00:59     53s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.063, REAL:0.063, MEM:1951.4M, EPOCH TIME: 1765535459.034237
[12/12 16:00:59     53s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.072, REAL:0.072, MEM:1951.4M, EPOCH TIME: 1765535459.034305
[12/12 16:00:59     53s] Move report: Congestion aware Tweak moves 83 insts, mean move: 9.26 um, max move: 112.00 um 
[12/12 16:00:59     53s] 	Max move on inst (g4520__6783): (824.96, 757.20) --> (763.36, 807.60)
[12/12 16:00:59     53s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:01.0, mem=1951.4mb) @(0:00:53.6 - 0:00:53.6).
[12/12 16:00:59     53s] 
[12/12 16:00:59     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[12/12 16:00:59     53s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/12 16:00:59     53s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:59     53s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/12 16:00:59     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1951.4MB) @(0:00:53.6 - 0:00:53.6).
[12/12 16:00:59     53s] Move report: Detail placement moves 83 insts, mean move: 9.26 um, max move: 112.00 um 
[12/12 16:00:59     53s] 	Max move on inst (g4520__6783): (824.96, 757.20) --> (763.36, 807.60)
[12/12 16:00:59     53s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1951.4MB
[12/12 16:00:59     53s] Statistics of distance of Instance movement in refine placement:
[12/12 16:00:59     53s]   maximum (X+Y) =       112.00 um
[12/12 16:00:59     53s]   inst (g4520__6783) with max move: (824.96, 757.2) -> (763.36, 807.6)
[12/12 16:00:59     53s]   mean    (X+Y) =         9.26 um
[12/12 16:00:59     53s] Summary Report:
[12/12 16:00:59     53s] Instances move: 83 (out of 174 movable)
[12/12 16:00:59     53s] Instances flipped: 0
[12/12 16:00:59     53s] Mean displacement: 9.26 um
[12/12 16:00:59     53s] Max displacement: 112.00 um (Instance: g4520__6783) (824.96, 757.2) -> (763.36, 807.6)
[12/12 16:00:59     53s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: oai22d2
[12/12 16:00:59     53s] Total instances moved : 83
[12/12 16:00:59     53s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.077, REAL:0.077, MEM:1951.4M, EPOCH TIME: 1765535459.039004
[12/12 16:00:59     53s] Total net bbox length = 2.518e+04 (1.362e+04 1.155e+04) (ext = 1.237e+04)
[12/12 16:00:59     53s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1951.4MB
[12/12 16:00:59     53s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1951.4MB) @(0:00:53.6 - 0:00:53.6).
[12/12 16:00:59     53s] *** Finished refinePlace (0:00:53.6 mem=1951.4M) ***
[12/12 16:00:59     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.303793.10
[12/12 16:00:59     53s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.080, REAL:0.081, MEM:1951.4M, EPOCH TIME: 1765535459.039299
[12/12 16:00:59     53s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1951.4M, EPOCH TIME: 1765535459.039343
[12/12 16:00:59     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:00:59     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     53s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.003, REAL:0.003, MEM:1951.4M, EPOCH TIME: 1765535459.042139
[12/12 16:00:59     53s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.103, REAL:0.103, MEM:1951.4M, EPOCH TIME: 1765535459.042205
[12/12 16:00:59     53s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/12 16:00:59     53s] #################################################################################
[12/12 16:00:59     53s] # Design Stage: PreRoute
[12/12 16:00:59     53s] # Design Name: source
[12/12 16:00:59     53s] # Design Mode: 90nm
[12/12 16:00:59     53s] # Analysis Mode: MMMC Non-OCV 
[12/12 16:00:59     53s] # Parasitics Mode: No SPEF/RCDB 
[12/12 16:00:59     53s] # Signoff Settings: SI Off 
[12/12 16:00:59     53s] #################################################################################
[12/12 16:00:59     53s] Calculate delays in BcWc mode...
[12/12 16:00:59     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 1939.9M, InitMEM = 1939.9M)
[12/12 16:00:59     53s] Start delay calculation (fullDC) (1 T). (MEM=1939.93)
[12/12 16:00:59     53s] End AAE Lib Interpolated Model. (MEM=1951.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:59     53s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver psign/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:59     53s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:59     53s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_7/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:59     53s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:59     53s] **WARN: (IMPMSMV-1810):	Net result[6], driver result_reg[6]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_6/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:59     53s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:59     53s] **WARN: (IMPMSMV-1810):	Net result[5], driver result_reg[5]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_5/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:59     53s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:59     53s] **WARN: (IMPMSMV-1810):	Net result[4], driver result_reg[4]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_4/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:59     53s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:59     53s] **WARN: (IMPMSMV-1810):	Net result[3], driver result_reg[3]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_3/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:59     53s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:59     53s] **WARN: (IMPMSMV-1810):	Net result[2], driver result_reg[2]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_2/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:59     53s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:59     53s] **WARN: (IMPMSMV-1810):	Net result[1], driver result_reg[1]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_1/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:00:59     53s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:00:59     53s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[12/12 16:00:59     53s] To increase the message display limit, refer to the product command reference manual.
[12/12 16:00:59     53s] Total number of fetched objects 228
[12/12 16:00:59     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:59     53s] End delay calculation. (MEM=1967.88 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:00:59     53s] End delay calculation (fullDC). (MEM=1967.88 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:00:59     53s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1967.9M) ***
[12/12 16:00:59     53s] eGR doReRoute: optGuide
[12/12 16:00:59     53s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1967.9M, EPOCH TIME: 1765535459.232895
[12/12 16:00:59     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     53s] All LLGs are deleted
[12/12 16:00:59     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1967.9M, EPOCH TIME: 1765535459.232975
[12/12 16:00:59     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1967.9M, EPOCH TIME: 1765535459.233024
[12/12 16:00:59     53s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1922.9M, EPOCH TIME: 1765535459.233355
[12/12 16:00:59     53s] {MMLU 0 0 228}
[12/12 16:00:59     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.8 mem=1922.9M
[12/12 16:00:59     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.8 mem=1922.9M
[12/12 16:00:59     53s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1922.88 MB )
[12/12 16:00:59     53s] (I)      ======================= Layers =======================
[12/12 16:00:59     53s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:59     53s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/12 16:00:59     53s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:59     53s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/12 16:00:59     53s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/12 16:00:59     53s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/12 16:00:59     53s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/12 16:00:59     53s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/12 16:00:59     53s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/12 16:00:59     53s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/12 16:00:59     53s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:59     53s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/12 16:00:59     53s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/12 16:00:59     53s] (I)      +-----+----+--------------+---------+--------+-------+
[12/12 16:00:59     53s] (I)      Started Import and model ( Curr Mem: 1922.88 MB )
[12/12 16:00:59     53s] (I)      Default pattern map key = source_default.
[12/12 16:00:59     53s] (I)      == Non-default Options ==
[12/12 16:00:59     53s] (I)      Maximum routing layer                              : 4
[12/12 16:00:59     53s] (I)      Number of threads                                  : 1
[12/12 16:00:59     53s] (I)      Method to set GCell size                           : row
[12/12 16:00:59     53s] (I)      Counted 12206 PG shapes. We will not process PG shapes layer by layer.
[12/12 16:00:59     53s] (I)      Use row-based GCell size
[12/12 16:00:59     53s] (I)      Use row-based GCell align
[12/12 16:00:59     53s] (I)      layer 0 area = 202000
[12/12 16:00:59     53s] (I)      layer 1 area = 202000
[12/12 16:00:59     53s] (I)      layer 2 area = 202000
[12/12 16:00:59     53s] (I)      layer 3 area = 562000
[12/12 16:00:59     53s] (I)      GCell unit size   : 5600
[12/12 16:00:59     53s] (I)      GCell multiplier  : 1
[12/12 16:00:59     53s] (I)      GCell row height  : 5600
[12/12 16:00:59     53s] (I)      Actual row height : 5600
[12/12 16:00:59     53s] (I)      GCell align ref   : 270000 270000
[12/12 16:00:59     53s] [NR-eGR] Track table information for default rule: 
[12/12 16:00:59     53s] [NR-eGR] M1 has single uniform track structure
[12/12 16:00:59     53s] [NR-eGR] M2 has single uniform track structure
[12/12 16:00:59     53s] [NR-eGR] M3 has single uniform track structure
[12/12 16:00:59     53s] [NR-eGR] TOP_M has single uniform track structure
[12/12 16:00:59     53s] (I)      ============== Default via ===============
[12/12 16:00:59     53s] (I)      +---+------------------+-----------------+
[12/12 16:00:59     53s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/12 16:00:59     53s] (I)      +---+------------------+-----------------+
[12/12 16:00:59     53s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/12 16:00:59     53s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/12 16:00:59     53s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[12/12 16:00:59     53s] (I)      +---+------------------+-----------------+
[12/12 16:00:59     53s] [NR-eGR] Read 19324 PG shapes
[12/12 16:00:59     53s] [NR-eGR] Read 0 clock shapes
[12/12 16:00:59     53s] [NR-eGR] Read 0 other shapes
[12/12 16:00:59     53s] [NR-eGR] #Routing Blockages  : 0
[12/12 16:00:59     53s] [NR-eGR] #Instance Blockages : 3048
[12/12 16:00:59     53s] [NR-eGR] #PG Blockages       : 19324
[12/12 16:00:59     53s] [NR-eGR] #Halo Blockages     : 0
[12/12 16:00:59     53s] [NR-eGR] #Boundary Blockages : 0
[12/12 16:00:59     53s] [NR-eGR] #Clock Blockages    : 0
[12/12 16:00:59     53s] [NR-eGR] #Other Blockages    : 0
[12/12 16:00:59     53s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/12 16:00:59     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/12 16:00:59     53s] [NR-eGR] Read 195 nets ( ignored 0 )
[12/12 16:00:59     53s] (I)      early_global_route_priority property id does not exist.
[12/12 16:00:59     53s] (I)      Read Num Blocks=22372  Num Prerouted Wires=0  Num CS=0
[12/12 16:00:59     53s] (I)      Layer 1 (V) : #blockages 8627 : #preroutes 0
[12/12 16:00:59     53s] (I)      Layer 2 (H) : #blockages 9135 : #preroutes 0
[12/12 16:00:59     53s] (I)      Layer 3 (V) : #blockages 4610 : #preroutes 0
[12/12 16:00:59     53s] (I)      Number of ignored nets                =      0
[12/12 16:00:59     53s] (I)      Number of connected nets              =      0
[12/12 16:00:59     53s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/12 16:00:59     53s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/12 16:00:59     53s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/12 16:00:59     53s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/12 16:00:59     53s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/12 16:00:59     53s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/12 16:00:59     53s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/12 16:00:59     53s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/12 16:00:59     53s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/12 16:00:59     53s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/12 16:00:59     53s] (I)      Ndr track 0 does not exist
[12/12 16:00:59     53s] (I)      ---------------------Grid Graph Info--------------------
[12/12 16:00:59     53s] (I)      Routing area        : (0, 0) - (1410000, 1410000)
[12/12 16:00:59     53s] (I)      Core area           : (270000, 270000) - (1140000, 1140000)
[12/12 16:00:59     53s] (I)      Site width          :   560  (dbu)
[12/12 16:00:59     53s] (I)      Row height          :  5600  (dbu)
[12/12 16:00:59     53s] (I)      GCell row height    :  5600  (dbu)
[12/12 16:00:59     53s] (I)      GCell width         :  5600  (dbu)
[12/12 16:00:59     53s] (I)      GCell height        :  5600  (dbu)
[12/12 16:00:59     53s] (I)      Grid                :   252   252     4
[12/12 16:00:59     53s] (I)      Layer numbers       :     1     2     3     4
[12/12 16:00:59     53s] (I)      Vertical capacity   :     0  5600     0  5600
[12/12 16:00:59     53s] (I)      Horizontal capacity :     0     0  5600     0
[12/12 16:00:59     53s] (I)      Default wire width  :   230   280   280   440
[12/12 16:00:59     53s] (I)      Default wire space  :   230   280   280   460
[12/12 16:00:59     53s] (I)      Default wire pitch  :   460   560   560   900
[12/12 16:00:59     53s] (I)      Default pitch size  :   460   560   560  1120
[12/12 16:00:59     53s] (I)      First track coord   :   640   360   640  1480
[12/12 16:00:59     53s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/12 16:00:59     53s] (I)      Total num of tracks :  2517  2517  2517  1258
[12/12 16:00:59     53s] (I)      Num of masks        :     1     1     1     1
[12/12 16:00:59     53s] (I)      Num of trim masks   :     0     0     0     0
[12/12 16:00:59     53s] (I)      --------------------------------------------------------
[12/12 16:00:59     53s] 
[12/12 16:00:59     53s] [NR-eGR] ============ Routing rule table ============
[12/12 16:00:59     53s] [NR-eGR] Rule id: 0  Nets: 195
[12/12 16:00:59     53s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/12 16:00:59     53s] (I)                    Layer    2    3     4 
[12/12 16:00:59     53s] (I)                    Pitch  560  560  1120 
[12/12 16:00:59     53s] (I)             #Used tracks    1    1     1 
[12/12 16:00:59     53s] (I)       #Fully used tracks    1    1     1 
[12/12 16:00:59     53s] [NR-eGR] ========================================
[12/12 16:00:59     53s] [NR-eGR] 
[12/12 16:00:59     53s] (I)      =============== Blocked Tracks ===============
[12/12 16:00:59     53s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:59     53s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/12 16:00:59     53s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:59     53s] (I)      |     1 |       0 |        0 |         0.00% |
[12/12 16:00:59     53s] (I)      |     2 |  634284 |   412494 |        65.03% |
[12/12 16:00:59     53s] (I)      |     3 |  634284 |   407016 |        64.17% |
[12/12 16:00:59     53s] (I)      |     4 |  317016 |   209032 |        65.94% |
[12/12 16:00:59     53s] (I)      +-------+---------+----------+---------------+
[12/12 16:00:59     53s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1925.42 MB )
[12/12 16:00:59     53s] (I)      Reset routing kernel
[12/12 16:00:59     53s] (I)      Started Global Routing ( Curr Mem: 1925.42 MB )
[12/12 16:00:59     53s] (I)      totalPins=706  totalGlobalPin=625 (88.53%)
[12/12 16:00:59     53s] (I)      total 2D Cap : 584625 = (232994 H, 351631 V)
[12/12 16:00:59     53s] [NR-eGR] Layer group 1: route 195 net(s) in layer range [2, 4]
[12/12 16:00:59     53s] (I)      
[12/12 16:00:59     53s] (I)      ============  Phase 1a Route ============
[12/12 16:00:59     53s] (I)      Usage: 4578 = (2484 H, 2094 V) = (1.07% H, 0.60% V) = (1.391e+04um H, 1.173e+04um V)
[12/12 16:00:59     53s] (I)      
[12/12 16:00:59     53s] (I)      ============  Phase 1b Route ============
[12/12 16:00:59     53s] (I)      Usage: 4578 = (2484 H, 2094 V) = (1.07% H, 0.60% V) = (1.391e+04um H, 1.173e+04um V)
[12/12 16:00:59     53s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.563680e+04um
[12/12 16:00:59     53s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/12 16:00:59     53s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/12 16:00:59     53s] (I)      
[12/12 16:00:59     53s] (I)      ============  Phase 1c Route ============
[12/12 16:00:59     53s] (I)      Usage: 4578 = (2484 H, 2094 V) = (1.07% H, 0.60% V) = (1.391e+04um H, 1.173e+04um V)
[12/12 16:00:59     53s] (I)      
[12/12 16:00:59     53s] (I)      ============  Phase 1d Route ============
[12/12 16:00:59     53s] (I)      Usage: 4578 = (2484 H, 2094 V) = (1.07% H, 0.60% V) = (1.391e+04um H, 1.173e+04um V)
[12/12 16:00:59     53s] (I)      
[12/12 16:00:59     53s] (I)      ============  Phase 1e Route ============
[12/12 16:00:59     53s] (I)      Usage: 4578 = (2484 H, 2094 V) = (1.07% H, 0.60% V) = (1.391e+04um H, 1.173e+04um V)
[12/12 16:00:59     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.563680e+04um
[12/12 16:00:59     53s] (I)      
[12/12 16:00:59     53s] (I)      ============  Phase 1l Route ============
[12/12 16:00:59     53s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/12 16:00:59     53s] (I)      Layer  2:     246840      2296         0      366500      266020    (57.94%) 
[12/12 16:00:59     53s] (I)      Layer  3:     236396      2508         1      363320      269200    (57.44%) 
[12/12 16:00:59     53s] (I)      Layer  4:     108245        28         0      189605      126655    (59.95%) 
[12/12 16:00:59     53s] (I)      Total:        591481      4832         1      919425      661875    (58.14%) 
[12/12 16:00:59     53s] (I)      
[12/12 16:00:59     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/12 16:00:59     53s] [NR-eGR]                        OverCon            
[12/12 16:00:59     53s] [NR-eGR]                         #Gcell     %Gcell
[12/12 16:00:59     53s] [NR-eGR]        Layer               (1)    OverCon
[12/12 16:00:59     53s] [NR-eGR] ----------------------------------------------
[12/12 16:00:59     53s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:59     53s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:59     53s] [NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[12/12 16:00:59     53s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[12/12 16:00:59     53s] [NR-eGR] ----------------------------------------------
[12/12 16:00:59     53s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[12/12 16:00:59     53s] [NR-eGR] 
[12/12 16:00:59     53s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1933.42 MB )
[12/12 16:00:59     53s] (I)      total 2D Cap : 592712 = (236210 H, 356502 V)
[12/12 16:00:59     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/12 16:00:59     53s] (I)      ============= Track Assignment ============
[12/12 16:00:59     53s] (I)      Started Track Assignment (1T) ( Curr Mem: 1933.42 MB )
[12/12 16:00:59     53s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[12/12 16:00:59     53s] (I)      Run Multi-thread track assignment
[12/12 16:00:59     53s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1933.42 MB )
[12/12 16:00:59     53s] (I)      Started Export ( Curr Mem: 1933.42 MB )
[12/12 16:00:59     53s] [NR-eGR]                Length (um)  Vias 
[12/12 16:00:59     53s] [NR-eGR] ---------------------------------
[12/12 16:00:59     53s] [NR-eGR]  M1     (1H)             0   640 
[12/12 16:00:59     53s] [NR-eGR]  M2     (2V)         11808   950 
[12/12 16:00:59     53s] [NR-eGR]  M3     (3H)         14144    38 
[12/12 16:00:59     53s] [NR-eGR]  TOP_M  (4V)           165     0 
[12/12 16:00:59     53s] [NR-eGR] ---------------------------------
[12/12 16:00:59     53s] [NR-eGR]         Total        26116  1628 
[12/12 16:00:59     53s] [NR-eGR] --------------------------------------------------------------------------
[12/12 16:00:59     53s] [NR-eGR] Total half perimeter of net bounding box: 25178um
[12/12 16:00:59     53s] [NR-eGR] Total length: 26116um, number of vias: 1628
[12/12 16:00:59     53s] [NR-eGR] --------------------------------------------------------------------------
[12/12 16:00:59     53s] [NR-eGR] Total eGR-routed clock nets wire length: 1666um, number of vias: 24
[12/12 16:00:59     53s] [NR-eGR] --------------------------------------------------------------------------
[12/12 16:00:59     53s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1923.91 MB )
[12/12 16:00:59     53s] Saved RC grid cleaned up.
[12/12 16:00:59     53s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1923.91 MB )
[12/12 16:00:59     53s] (I)      ===================================== Runtime Summary =====================================
[12/12 16:00:59     53s] (I)       Step                                          %      Start     Finish      Real       CPU 
[12/12 16:00:59     53s] (I)      -------------------------------------------------------------------------------------------
[12/12 16:00:59     53s] (I)       Early Global Route kernel               100.00%  32.04 sec  32.14 sec  0.10 sec  0.10 sec 
[12/12 16:00:59     53s] (I)       +-Import and model                       23.94%  32.04 sec  32.07 sec  0.02 sec  0.02 sec 
[12/12 16:00:59     53s] (I)       | +-Create place DB                       0.85%  32.04 sec  32.04 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | +-Import place data                   0.77%  32.04 sec  32.04 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | +-Read instances and placement      0.30%  32.04 sec  32.04 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | +-Read nets                         0.33%  32.04 sec  32.04 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | +-Create route DB                      17.88%  32.04 sec  32.06 sec  0.02 sec  0.02 sec 
[12/12 16:00:59     53s] (I)       | | +-Import route data (1T)             17.60%  32.04 sec  32.06 sec  0.02 sec  0.02 sec 
[12/12 16:00:59     53s] (I)       | | | +-Read blockages ( Layer 2-4 )      3.50%  32.04 sec  32.05 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | | +-Read routing blockages          0.00%  32.04 sec  32.04 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | | +-Read instance blockages         0.31%  32.04 sec  32.05 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | | +-Read PG blockages               2.59%  32.05 sec  32.05 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | | +-Read clock blockages            0.02%  32.05 sec  32.05 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | | +-Read other blockages            0.02%  32.05 sec  32.05 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | | +-Read halo blockages             0.01%  32.05 sec  32.05 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | | +-Read boundary cut boxes         0.00%  32.05 sec  32.05 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | +-Read blackboxes                   0.01%  32.05 sec  32.05 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | +-Read prerouted                    0.10%  32.05 sec  32.05 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | +-Read unlegalized nets             0.02%  32.05 sec  32.05 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | +-Read nets                         0.10%  32.05 sec  32.05 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | +-Set up via pillars                0.00%  32.05 sec  32.05 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | +-Initialize 3D grid graph          0.67%  32.05 sec  32.05 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | +-Model blockage capacity          11.76%  32.05 sec  32.06 sec  0.01 sec  0.01 sec 
[12/12 16:00:59     53s] (I)       | | | | +-Initialize 3D capacity         10.74%  32.05 sec  32.06 sec  0.01 sec  0.01 sec 
[12/12 16:00:59     53s] (I)       | +-Read aux data                         0.00%  32.06 sec  32.06 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | +-Others data preparation               0.16%  32.06 sec  32.06 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | +-Create route kernel                   4.62%  32.06 sec  32.07 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       +-Global Routing                         27.76%  32.07 sec  32.09 sec  0.03 sec  0.03 sec 
[12/12 16:00:59     53s] (I)       | +-Initialization                        0.49%  32.07 sec  32.07 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | +-Net group 1                          22.44%  32.07 sec  32.09 sec  0.02 sec  0.02 sec 
[12/12 16:00:59     53s] (I)       | | +-Generate topology                   0.22%  32.07 sec  32.07 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | +-Phase 1a                            2.64%  32.07 sec  32.07 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | +-Pattern routing (1T)              1.53%  32.07 sec  32.07 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | +-Add via demand to 2D              0.90%  32.07 sec  32.07 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | +-Phase 1b                            0.21%  32.07 sec  32.08 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | +-Phase 1c                            0.02%  32.08 sec  32.08 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | +-Phase 1d                            0.02%  32.08 sec  32.08 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | +-Phase 1e                            0.39%  32.08 sec  32.08 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | +-Route legalization                0.11%  32.08 sec  32.08 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | | | +-Legalize Blockage Violations    0.05%  32.08 sec  32.08 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | +-Phase 1l                           13.03%  32.08 sec  32.09 sec  0.01 sec  0.01 sec 
[12/12 16:00:59     53s] (I)       | | | +-Layer assignment (1T)             9.76%  32.08 sec  32.09 sec  0.01 sec  0.01 sec 
[12/12 16:00:59     53s] (I)       | +-Clean cong LA                         0.00%  32.09 sec  32.09 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       +-Export 3D cong map                      7.47%  32.09 sec  32.10 sec  0.01 sec  0.01 sec 
[12/12 16:00:59     53s] (I)       | +-Export 2D cong map                    1.37%  32.10 sec  32.10 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       +-Extract Global 3D Wires                 0.09%  32.10 sec  32.10 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       +-Track Assignment (1T)                  10.96%  32.10 sec  32.11 sec  0.01 sec  0.01 sec 
[12/12 16:00:59     53s] (I)       | +-Initialization                        0.04%  32.10 sec  32.10 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | +-Track Assignment Kernel              10.60%  32.10 sec  32.11 sec  0.01 sec  0.01 sec 
[12/12 16:00:59     53s] (I)       | +-Free Memory                           0.00%  32.11 sec  32.11 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       +-Export                                 26.24%  32.11 sec  32.14 sec  0.03 sec  0.03 sec 
[12/12 16:00:59     53s] (I)       | +-Export DB wires                       1.01%  32.11 sec  32.11 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | +-Export all nets                     0.71%  32.11 sec  32.11 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | | +-Set wire vias                       0.11%  32.11 sec  32.11 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | +-Report wirelength                     0.99%  32.11 sec  32.11 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | +-Update net boxes                      0.28%  32.11 sec  32.11 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)       | +-Update timing                        23.58%  32.11 sec  32.14 sec  0.02 sec  0.02 sec 
[12/12 16:00:59     53s] (I)       +-Postprocess design                      0.11%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)      ==================== Summary by functions =====================
[12/12 16:00:59     53s] (I)       Lv  Step                                %      Real       CPU 
[12/12 16:00:59     53s] (I)      ---------------------------------------------------------------
[12/12 16:00:59     53s] (I)        0  Early Global Route kernel     100.00%  0.10 sec  0.10 sec 
[12/12 16:00:59     53s] (I)        1  Global Routing                 27.76%  0.03 sec  0.03 sec 
[12/12 16:00:59     53s] (I)        1  Export                         26.24%  0.03 sec  0.03 sec 
[12/12 16:00:59     53s] (I)        1  Import and model               23.94%  0.02 sec  0.02 sec 
[12/12 16:00:59     53s] (I)        1  Track Assignment (1T)          10.96%  0.01 sec  0.01 sec 
[12/12 16:00:59     53s] (I)        1  Export 3D cong map              7.47%  0.01 sec  0.01 sec 
[12/12 16:00:59     53s] (I)        1  Postprocess design              0.11%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        1  Extract Global 3D Wires         0.09%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        2  Update timing                  23.58%  0.02 sec  0.02 sec 
[12/12 16:00:59     53s] (I)        2  Net group 1                    22.44%  0.02 sec  0.02 sec 
[12/12 16:00:59     53s] (I)        2  Create route DB                17.88%  0.02 sec  0.02 sec 
[12/12 16:00:59     53s] (I)        2  Track Assignment Kernel        10.60%  0.01 sec  0.01 sec 
[12/12 16:00:59     53s] (I)        2  Create route kernel             4.62%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        2  Export 2D cong map              1.37%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        2  Export DB wires                 1.01%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        2  Report wirelength               0.99%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        2  Create place DB                 0.85%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        2  Initialization                  0.52%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        2  Update net boxes                0.28%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        2  Others data preparation         0.16%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        3  Import route data (1T)         17.60%  0.02 sec  0.02 sec 
[12/12 16:00:59     53s] (I)        3  Phase 1l                       13.03%  0.01 sec  0.01 sec 
[12/12 16:00:59     53s] (I)        3  Phase 1a                        2.64%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        3  Import place data               0.77%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        3  Export all nets                 0.71%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        3  Phase 1e                        0.39%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        3  Generate topology               0.22%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        3  Phase 1b                        0.21%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        3  Set wire vias                   0.11%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        4  Model blockage capacity        11.76%  0.01 sec  0.01 sec 
[12/12 16:00:59     53s] (I)        4  Layer assignment (1T)           9.76%  0.01 sec  0.01 sec 
[12/12 16:00:59     53s] (I)        4  Read blockages ( Layer 2-4 )    3.50%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        4  Pattern routing (1T)            1.53%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        4  Add via demand to 2D            0.90%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        4  Initialize 3D grid graph        0.67%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        4  Read nets                       0.43%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        4  Read instances and placement    0.30%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        4  Route legalization              0.11%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        4  Read prerouted                  0.10%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        5  Initialize 3D capacity         10.74%  0.01 sec  0.01 sec 
[12/12 16:00:59     53s] (I)        5  Read PG blockages               2.59%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        5  Read instance blockages         0.31%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        5  Legalize Blockage Violations    0.05%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/12 16:00:59     53s] Extraction called for design 'source' of instances=322 and nets=233 using extraction engine 'preRoute' .
[12/12 16:00:59     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 16:00:59     53s] Type 'man IMPEXT-3530' for more detail.
[12/12 16:00:59     53s] PreRoute RC Extraction called for design source.
[12/12 16:00:59     53s] RC Extraction called in multi-corner(1) mode.
[12/12 16:00:59     53s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/12 16:00:59     53s] Type 'man IMPEXT-6197' for more detail.
[12/12 16:00:59     53s] RCMode: PreRoute
[12/12 16:00:59     53s]       RC Corner Indexes            0   
[12/12 16:00:59     53s] Capacitance Scaling Factor   : 1.00000 
[12/12 16:00:59     53s] Resistance Scaling Factor    : 1.00000 
[12/12 16:00:59     53s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 16:00:59     53s] Clock Res. Scaling Factor    : 1.00000 
[12/12 16:00:59     53s] Shrink Factor                : 1.00000
[12/12 16:00:59     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 16:00:59     53s] 
[12/12 16:00:59     53s] Trim Metal Layers:
[12/12 16:00:59     53s] LayerId::1 widthSet size::1
[12/12 16:00:59     53s] LayerId::2 widthSet size::1
[12/12 16:00:59     53s] LayerId::3 widthSet size::1
[12/12 16:00:59     53s] LayerId::4 widthSet size::1
[12/12 16:00:59     53s] Updating RC grid for preRoute extraction ...
[12/12 16:00:59     53s] eee: pegSigSF::1.070000
[12/12 16:00:59     53s] Initializing multi-corner resistance tables ...
[12/12 16:00:59     53s] eee: l::1 avDens::0.106158 usedTrk::2495.554290 availTrk::23507.914525 sigTrk::2495.554290
[12/12 16:00:59     53s] eee: l::2 avDens::0.023967 usedTrk::284.644374 availTrk::11876.699930 sigTrk::284.644374
[12/12 16:00:59     53s] eee: l::3 avDens::0.016166 usedTrk::343.772500 availTrk::21264.723808 sigTrk::343.772500
[12/12 16:00:59     53s] eee: l::4 avDens::0.048292 usedTrk::886.935538 availTrk::18366.133258 sigTrk::886.935538
[12/12 16:00:59     53s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.240086 uaWl=1.000000 uaWlH=0.547883 aWlH=0.000000 lMod=0 pMax=0.906400 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/12 16:00:59     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1923.906M)
[12/12 16:00:59     53s] Compute RC Scale Done ...
[12/12 16:00:59     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:1943.0M, EPOCH TIME: 1765535459.362667
[12/12 16:00:59     53s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:59     53s] [hotspot] |            |   max hotspot | total hotspot |
[12/12 16:00:59     53s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:59     53s] [hotspot] | normalized |          0.00 |          0.00 |
[12/12 16:00:59     53s] [hotspot] +------------+---------------+---------------+
[12/12 16:00:59     53s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/12 16:00:59     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/12 16:00:59     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1943.0M, EPOCH TIME: 1765535459.364967
[12/12 16:00:59     53s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[12/12 16:00:59     53s] Begin: GigaOpt Route Type Constraints Refinement
[12/12 16:00:59     53s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:54.0/0:01:00.8 (0.9), mem = 1943.0M
[12/12 16:00:59     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.17
[12/12 16:00:59     53s] ### Creating RouteCongInterface, started
[12/12 16:00:59     53s] 
[12/12 16:00:59     53s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/12 16:00:59     53s] 
[12/12 16:00:59     53s] #optDebug: {0, 1.000}
[12/12 16:00:59     53s] ### Creating RouteCongInterface, finished
[12/12 16:00:59     53s] Updated routing constraints on 0 nets.
[12/12 16:00:59     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.17
[12/12 16:00:59     53s] Bottom Preferred Layer:
[12/12 16:00:59     53s]     None
[12/12 16:00:59     53s] Via Pillar Rule:
[12/12 16:00:59     53s]     None
[12/12 16:00:59     53s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.7), totSession cpu/real = 0:00:54.0/0:01:00.8 (0.9), mem = 1943.0M
[12/12 16:00:59     53s] 
[12/12 16:00:59     53s] =============================================================================================
[12/12 16:00:59     53s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.15-s110_1
[12/12 16:00:59     53s] =============================================================================================
[12/12 16:00:59     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:59     53s] ---------------------------------------------------------------------------------------------
[12/12 16:00:59     53s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  46.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:59     53s] [ MISC                   ]          0:00:00.0  (  53.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:59     53s] ---------------------------------------------------------------------------------------------
[12/12 16:00:59     53s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/12 16:00:59     53s] ---------------------------------------------------------------------------------------------
[12/12 16:00:59     53s] 
[12/12 16:00:59     53s] End: GigaOpt Route Type Constraints Refinement
[12/12 16:00:59     53s] skip EGR on cluster skew clock nets.
[12/12 16:00:59     54s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/12 16:00:59     54s] #################################################################################
[12/12 16:00:59     54s] # Design Stage: PreRoute
[12/12 16:00:59     54s] # Design Name: source
[12/12 16:00:59     54s] # Design Mode: 90nm
[12/12 16:00:59     54s] # Analysis Mode: MMMC Non-OCV 
[12/12 16:00:59     54s] # Parasitics Mode: No SPEF/RCDB 
[12/12 16:00:59     54s] # Signoff Settings: SI Off 
[12/12 16:00:59     54s] #################################################################################
[12/12 16:00:59     54s] Calculate delays in BcWc mode...
[12/12 16:00:59     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 1941.0M, InitMEM = 1941.0M)
[12/12 16:00:59     54s] Start delay calculation (fullDC) (1 T). (MEM=1940.98)
[12/12 16:00:59     54s] End AAE Lib Interpolated Model. (MEM=1952.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:59     54s] Total number of fetched objects 228
[12/12 16:00:59     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:00:59     54s] End delay calculation. (MEM=1969.11 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:00:59     54s] End delay calculation (fullDC). (MEM=1969.11 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:00:59     54s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1969.1M) ***
[12/12 16:00:59     54s] Begin: GigaOpt postEco DRV Optimization
[12/12 16:00:59     54s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/12 16:00:59     54s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:54.1/0:01:01.0 (0.9), mem = 1969.1M
[12/12 16:00:59     54s] Info: 32 io nets excluded
[12/12 16:00:59     54s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:59     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.18
[12/12 16:00:59     54s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:59     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.1 mem=1969.1M
[12/12 16:00:59     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1969.1M, EPOCH TIME: 1765535459.532891
[12/12 16:00:59     54s] Processing tracks to init pin-track alignment.
[12/12 16:00:59     54s] z: 2, totalTracks: 1
[12/12 16:00:59     54s] z: 4, totalTracks: 1
[12/12 16:00:59     54s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:59     54s] All LLGs are deleted
[12/12 16:00:59     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1969.1M, EPOCH TIME: 1765535459.536489
[12/12 16:00:59     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1969.1M, EPOCH TIME: 1765535459.536866
[12/12 16:00:59     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1969.1M, EPOCH TIME: 1765535459.536981
[12/12 16:00:59     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1969.1M, EPOCH TIME: 1765535459.537138
[12/12 16:00:59     54s] Max number of tech site patterns supported in site array is 256.
[12/12 16:00:59     54s] Core basic site is CoreSite
[12/12 16:00:59     54s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1969.1M, EPOCH TIME: 1765535459.549325
[12/12 16:00:59     54s] After signature check, allow fast init is true, keep pre-filter is true.
[12/12 16:00:59     54s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/12 16:00:59     54s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1969.1M, EPOCH TIME: 1765535459.550683
[12/12 16:00:59     54s] Fast DP-INIT is on for default
[12/12 16:00:59     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 16:00:59     54s] Atter site array init, number of instance map data is 0.
[12/12 16:00:59     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.018, MEM:1969.1M, EPOCH TIME: 1765535459.554795
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s]  Skipping Bad Lib Cell Checking (CMU) !
[12/12 16:00:59     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:1969.1M, EPOCH TIME: 1765535459.556249
[12/12 16:00:59     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1969.1M, EPOCH TIME: 1765535459.556300
[12/12 16:00:59     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1969.1M, EPOCH TIME: 1765535459.556341
[12/12 16:00:59     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1969.1MB).
[12/12 16:00:59     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.024, MEM:1969.1M, EPOCH TIME: 1765535459.556445
[12/12 16:00:59     54s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:00:59     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.2 mem=1969.1M
[12/12 16:00:59     54s] ### Creating RouteCongInterface, started
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s] #optDebug: {0, 1.000}
[12/12 16:00:59     54s] ### Creating RouteCongInterface, finished
[12/12 16:00:59     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.2 mem=1969.1M
[12/12 16:00:59     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.2 mem=1969.1M
[12/12 16:00:59     54s] [GPS-DRV] Optimizer parameters ============================= 
[12/12 16:00:59     54s] [GPS-DRV] maxDensity (design): 0.95
[12/12 16:00:59     54s] [GPS-DRV] maxLocalDensity: 0.98
[12/12 16:00:59     54s] [GPS-DRV] All active and enabled setup views
[12/12 16:00:59     54s] [GPS-DRV]     my_analysis_view_setup
[12/12 16:00:59     54s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/12 16:00:59     54s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/12 16:00:59     54s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/12 16:00:59     54s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/12 16:00:59     54s] [GPS-DRV] timing-driven DRV settings
[12/12 16:00:59     54s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/12 16:00:59     54s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2003.4M, EPOCH TIME: 1765535459.731420
[12/12 16:00:59     54s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2003.4M, EPOCH TIME: 1765535459.731499
[12/12 16:00:59     54s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 16:00:59     54s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/12 16:00:59     54s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 16:00:59     54s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/12 16:00:59     54s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 16:00:59     54s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/12 16:00:59     54s] |    11|    11|   -74.15|    11|    11|    -6.58|    11|    11|     0|     0|   -30.64|  -194.08|       0|       0|       0|  0.42%|          |         |
[12/12 16:00:59     54s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/12 16:00:59     54s] |    11|    11|   -74.15|    11|    11|    -6.58|    11|    11|     0|     0|   -30.64|  -194.08|       0|       0|       0|  0.42%| 0:00:00.0|  2019.4M|
[12/12 16:00:59     54s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s] ###############################################################################
[12/12 16:00:59     54s] #
[12/12 16:00:59     54s] #  Large fanout net report:  
[12/12 16:00:59     54s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/12 16:00:59     54s] #     - current density: 0.42
[12/12 16:00:59     54s] #
[12/12 16:00:59     54s] #  List of high fanout nets:
[12/12 16:00:59     54s] #
[12/12 16:00:59     54s] ###############################################################################
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s] =======================================================================
[12/12 16:00:59     54s]                 Reasons for remaining drv violations
[12/12 16:00:59     54s] =======================================================================
[12/12 16:00:59     54s] *info: Total 11 net(s) have violations which can't be fixed by DRV optimization.
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s] MultiBuffering failure reasons
[12/12 16:00:59     54s] ------------------------------------------------
[12/12 16:00:59     54s] *info:    11 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2019.4M) ***
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s] Total-nets :: 195, Stn-nets :: 0, ratio :: 0 %, Total-len 26116.4, Stn-len 0
[12/12 16:00:59     54s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2000.4M, EPOCH TIME: 1765535459.741374
[12/12 16:00:59     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:00:59     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     54s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:1956.4M, EPOCH TIME: 1765535459.745042
[12/12 16:00:59     54s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:00:59     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.18
[12/12 16:00:59     54s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:54.3/0:01:01.2 (0.9), mem = 1956.4M
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s] =============================================================================================
[12/12 16:00:59     54s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.15-s110_1
[12/12 16:00:59     54s] =============================================================================================
[12/12 16:00:59     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:00:59     54s] ---------------------------------------------------------------------------------------------
[12/12 16:00:59     54s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:59     54s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:59     54s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  13.9 % )     0:00:00.0 /  0:00:00.0    1.0
[12/12 16:00:59     54s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:59     54s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:59     54s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:59     54s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:59     54s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:59     54s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:59     54s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:59     54s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:59     54s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:59     54s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:00:59     54s] [ MISC                   ]          0:00:00.2  (  79.1 % )     0:00:00.2 /  0:00:00.2    1.1
[12/12 16:00:59     54s] ---------------------------------------------------------------------------------------------
[12/12 16:00:59     54s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:00:59     54s] ---------------------------------------------------------------------------------------------
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s] End: GigaOpt postEco DRV Optimization
[12/12 16:00:59     54s] GigaOpt: WNS changes after postEco optimization: -30.654 -> -30.638 (bump = -0.016)
[12/12 16:00:59     54s] GigaOpt: Skipping nonLegal postEco optimization
[12/12 16:00:59     54s] Design TNS changes after trial route: -193.831 -> -194.085
[12/12 16:00:59     54s] Begin: GigaOpt TNS non-legal recovery
[12/12 16:00:59     54s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/12 16:00:59     54s] Info: 32 io nets excluded
[12/12 16:00:59     54s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:00:59     54s] *** TnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:54.3/0:01:01.2 (0.9), mem = 1956.4M
[12/12 16:00:59     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.19
[12/12 16:00:59     54s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:00:59     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.3 mem=1956.4M
[12/12 16:00:59     54s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/12 16:00:59     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1956.4M, EPOCH TIME: 1765535459.752777
[12/12 16:00:59     54s] Processing tracks to init pin-track alignment.
[12/12 16:00:59     54s] z: 2, totalTracks: 1
[12/12 16:00:59     54s] z: 4, totalTracks: 1
[12/12 16:00:59     54s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:00:59     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1956.4M, EPOCH TIME: 1765535459.756309
[12/12 16:00:59     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s]  Skipping Bad Lib Cell Checking (CMU) !
[12/12 16:00:59     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1956.4M, EPOCH TIME: 1765535459.771985
[12/12 16:00:59     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1956.4M, EPOCH TIME: 1765535459.772065
[12/12 16:00:59     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1956.4M, EPOCH TIME: 1765535459.772108
[12/12 16:00:59     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1956.4MB).
[12/12 16:00:59     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:1956.4M, EPOCH TIME: 1765535459.772213
[12/12 16:00:59     54s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:00:59     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.4 mem=1956.4M
[12/12 16:00:59     54s] ### Creating RouteCongInterface, started
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/12 16:00:59     54s] 
[12/12 16:00:59     54s] #optDebug: {0, 1.000}
[12/12 16:00:59     54s] ### Creating RouteCongInterface, finished
[12/12 16:00:59     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.4 mem=1956.4M
[12/12 16:00:59     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.4 mem=1956.4M
[12/12 16:00:59     54s] *info: 32 io nets excluded
[12/12 16:00:59     54s] *info: 1 clock net excluded
[12/12 16:00:59     54s] *info: 1 no-driver net excluded.
[12/12 16:01:00     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.303793.7
[12/12 16:01:00     54s] PathGroup :  reg2reg  TargetSlack : 0 
[12/12 16:01:00     54s] ** GigaOpt Optimizer WNS Slack -30.638 TNS Slack -194.085 Density 0.42
[12/12 16:01:00     54s] Optimizer TNS Opt
[12/12 16:01:00     54s] OptDebug: Start of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.638|-194.085|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.638|-194.085|
+----------+-------+--------+

[12/12 16:01:00     54s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2015.6M, EPOCH TIME: 1765535460.004549
[12/12 16:01:00     54s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2015.6M, EPOCH TIME: 1765535460.004627
[12/12 16:01:00     54s] Active Path Group: default 
[12/12 16:01:00     54s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:01:00     54s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|    End Point    |
[12/12 16:01:00     54s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:01:00     54s] | -30.638|  -30.638|-194.085| -194.085|    0.42%|   0:00:00.0| 2015.6M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:01:00     54s] | -30.638|  -30.638|-194.085| -194.085|    0.42%|   0:00:00.0| 2015.6M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:01:00     54s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:01:00     54s] 
[12/12 16:01:00     54s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2015.6M) ***
[12/12 16:01:00     54s] 
[12/12 16:01:00     54s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2015.6M) ***
[12/12 16:01:00     54s] OptDebug: End of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.638|-194.085|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.638|-194.085|
+----------+-------+--------+

[12/12 16:01:00     54s] OptDebug: End of Setup Fixing:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.638|-194.085|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.638|-194.085|
+----------+-------+--------+

[12/12 16:01:00     54s] 
[12/12 16:01:00     54s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2015.6M) ***
[12/12 16:01:00     54s] 
[12/12 16:01:00     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.303793.7
[12/12 16:01:00     54s] Total-nets :: 195, Stn-nets :: 0, ratio :: 0 %, Total-len 26116.4, Stn-len 0
[12/12 16:01:00     54s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1996.5M, EPOCH TIME: 1765535460.170523
[12/12 16:01:00     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:01:00     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:00     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:00     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:00     54s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1956.5M, EPOCH TIME: 1765535460.173969
[12/12 16:01:00     54s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:01:00     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.19
[12/12 16:01:00     54s] *** TnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:54.8/0:01:01.6 (0.9), mem = 1956.5M
[12/12 16:01:00     54s] 
[12/12 16:01:00     54s] =============================================================================================
[12/12 16:01:00     54s]  Step TAT Report : TnsOpt #2 / optDesign #1                                     21.15-s110_1
[12/12 16:01:00     54s] =============================================================================================
[12/12 16:01:00     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:01:00     54s] ---------------------------------------------------------------------------------------------
[12/12 16:01:00     54s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/12 16:01:00     54s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ TransformInit          ]      1   0:00:00.2  (  51.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:01:00     54s] [ OptimizationStep       ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ OptEval                ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     54s] [ MISC                   ]          0:00:00.2  (  38.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:01:00     54s] ---------------------------------------------------------------------------------------------
[12/12 16:01:00     54s]  TnsOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/12 16:01:00     54s] ---------------------------------------------------------------------------------------------
[12/12 16:01:00     54s] 
[12/12 16:01:00     54s] End: GigaOpt TNS non-legal recovery
[12/12 16:01:00     54s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/12 16:01:00     54s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/12 16:01:00     54s] Info: 32 io nets excluded
[12/12 16:01:00     54s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:01:00     54s] *** TnsOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:00:54.8/0:01:01.6 (0.9), mem = 1956.5M
[12/12 16:01:00     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.20
[12/12 16:01:00     54s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:01:00     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.8 mem=1956.5M
[12/12 16:01:00     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1956.5M, EPOCH TIME: 1765535460.177116
[12/12 16:01:00     54s] Processing tracks to init pin-track alignment.
[12/12 16:01:00     54s] z: 2, totalTracks: 1
[12/12 16:01:00     54s] z: 4, totalTracks: 1
[12/12 16:01:00     54s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:01:00     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1956.5M, EPOCH TIME: 1765535460.180543
[12/12 16:01:00     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:00     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:00     54s] 
[12/12 16:01:00     54s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:00     54s] 
[12/12 16:01:00     54s]  Skipping Bad Lib Cell Checking (CMU) !
[12/12 16:01:00     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1956.5M, EPOCH TIME: 1765535460.196554
[12/12 16:01:00     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1956.5M, EPOCH TIME: 1765535460.196630
[12/12 16:01:00     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1956.5M, EPOCH TIME: 1765535460.196671
[12/12 16:01:00     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1956.5MB).
[12/12 16:01:00     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1956.5M, EPOCH TIME: 1765535460.196791
[12/12 16:01:00     54s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:01:00     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.8 mem=1956.5M
[12/12 16:01:00     54s] ### Creating RouteCongInterface, started
[12/12 16:01:00     54s] 
[12/12 16:01:00     54s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/12 16:01:00     54s] 
[12/12 16:01:00     54s] #optDebug: {0, 1.000}
[12/12 16:01:00     54s] ### Creating RouteCongInterface, finished
[12/12 16:01:00     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.8 mem=1956.5M
[12/12 16:01:00     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.8 mem=1956.5M
[12/12 16:01:00     54s] *info: 32 io nets excluded
[12/12 16:01:00     54s] *info: 1 clock net excluded
[12/12 16:01:00     54s] *info: 1 no-driver net excluded.
[12/12 16:01:00     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.303793.8
[12/12 16:01:00     55s] PathGroup :  reg2reg  TargetSlack : 0 
[12/12 16:01:00     55s] ** GigaOpt Optimizer WNS Slack -30.638 TNS Slack -194.085 Density 0.42
[12/12 16:01:00     55s] Optimizer TNS Opt
[12/12 16:01:00     55s] OptDebug: Start of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.638|-194.085|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.638|-194.085|
+----------+-------+--------+

[12/12 16:01:00     55s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2015.8M, EPOCH TIME: 1765535460.428387
[12/12 16:01:00     55s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2015.8M, EPOCH TIME: 1765535460.428462
[12/12 16:01:00     55s] Active Path Group: default 
[12/12 16:01:00     55s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:01:00     55s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|    End Point    |
[12/12 16:01:00     55s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:01:00     55s] | -30.638|  -30.638|-194.085| -194.085|    0.42%|   0:00:00.0| 2015.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:01:00     55s] | -30.638|  -30.638|-194.085| -194.085|    0.42%|   0:00:00.0| 2015.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:01:00     55s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:01:00     55s] 
[12/12 16:01:00     55s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2015.8M) ***
[12/12 16:01:00     55s] 
[12/12 16:01:00     55s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2015.8M) ***
[12/12 16:01:00     55s] OptDebug: End of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.638|-194.085|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.638|-194.085|
+----------+-------+--------+

[12/12 16:01:00     55s] OptDebug: End of Setup Fixing:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.638|-194.085|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.638|-194.085|
+----------+-------+--------+

[12/12 16:01:00     55s] 
[12/12 16:01:00     55s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2015.8M) ***
[12/12 16:01:00     55s] 
[12/12 16:01:00     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.303793.8
[12/12 16:01:00     55s] Total-nets :: 195, Stn-nets :: 0, ratio :: 0 %, Total-len 26116.4, Stn-len 0
[12/12 16:01:00     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1996.7M, EPOCH TIME: 1765535460.594809
[12/12 16:01:00     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:01:00     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:00     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:00     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:00     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1956.7M, EPOCH TIME: 1765535460.598146
[12/12 16:01:00     55s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:01:00     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.20
[12/12 16:01:00     55s] *** TnsOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:55.2/0:01:02.0 (0.9), mem = 1956.7M
[12/12 16:01:00     55s] 
[12/12 16:01:00     55s] =============================================================================================
[12/12 16:01:00     55s]  Step TAT Report : TnsOpt #3 / optDesign #1                                     21.15-s110_1
[12/12 16:01:00     55s] =============================================================================================
[12/12 16:01:00     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:01:00     55s] ---------------------------------------------------------------------------------------------
[12/12 16:01:00     55s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/12 16:01:00     55s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ TransformInit          ]      1   0:00:00.2  (  51.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:01:00     55s] [ OptimizationStep       ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ OptEval                ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:00     55s] [ MISC                   ]          0:00:00.2  (  39.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:01:00     55s] ---------------------------------------------------------------------------------------------
[12/12 16:01:00     55s]  TnsOpt #3 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/12 16:01:00     55s] ---------------------------------------------------------------------------------------------
[12/12 16:01:00     55s] 
[12/12 16:01:00     55s] End: GigaOpt Optimization in post-eco TNS mode
[12/12 16:01:00     55s] #optDebug: fT-D <X 1 0 0 0>
[12/12 16:01:00     55s] Register exp ratio and priority group on 0 nets on 228 nets : 
[12/12 16:01:00     55s] 
[12/12 16:01:00     55s] Active setup views:
[12/12 16:01:00     55s]  my_analysis_view_setup
[12/12 16:01:00     55s]   Dominating endpoints: 0
[12/12 16:01:00     55s]   Dominating TNS: -0.000
[12/12 16:01:00     55s] 
[12/12 16:01:00     55s] Extraction called for design 'source' of instances=322 and nets=233 using extraction engine 'preRoute' .
[12/12 16:01:00     55s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 16:01:00     55s] Type 'man IMPEXT-3530' for more detail.
[12/12 16:01:00     55s] PreRoute RC Extraction called for design source.
[12/12 16:01:00     55s] RC Extraction called in multi-corner(1) mode.
[12/12 16:01:00     55s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/12 16:01:00     55s] Type 'man IMPEXT-6197' for more detail.
[12/12 16:01:00     55s] RCMode: PreRoute
[12/12 16:01:00     55s]       RC Corner Indexes            0   
[12/12 16:01:00     55s] Capacitance Scaling Factor   : 1.00000 
[12/12 16:01:00     55s] Resistance Scaling Factor    : 1.00000 
[12/12 16:01:00     55s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 16:01:00     55s] Clock Res. Scaling Factor    : 1.00000 
[12/12 16:01:00     55s] Shrink Factor                : 1.00000
[12/12 16:01:00     55s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 16:01:00     55s] 
[12/12 16:01:00     55s] Trim Metal Layers:
[12/12 16:01:00     55s] LayerId::1 widthSet size::1
[12/12 16:01:00     55s] LayerId::2 widthSet size::1
[12/12 16:01:00     55s] LayerId::3 widthSet size::1
[12/12 16:01:00     55s] LayerId::4 widthSet size::1
[12/12 16:01:00     55s] Updating RC grid for preRoute extraction ...
[12/12 16:01:00     55s] eee: pegSigSF::1.070000
[12/12 16:01:00     55s] Initializing multi-corner resistance tables ...
[12/12 16:01:00     55s] eee: l::1 avDens::0.106158 usedTrk::2495.554290 availTrk::23507.914525 sigTrk::2495.554290
[12/12 16:01:00     55s] eee: l::2 avDens::0.023967 usedTrk::284.644374 availTrk::11876.699930 sigTrk::284.644374
[12/12 16:01:00     55s] eee: l::3 avDens::0.016166 usedTrk::343.772500 availTrk::21264.723808 sigTrk::343.772500
[12/12 16:01:00     55s] eee: l::4 avDens::0.048292 usedTrk::886.935538 availTrk::18366.133258 sigTrk::886.935538
[12/12 16:01:00     55s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.240086 uaWl=1.000000 uaWlH=0.547883 aWlH=0.000000 lMod=0 pMax=0.906400 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/12 16:01:00     55s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1985.340M)
[12/12 16:01:00     55s] Starting delay calculation for Setup views
[12/12 16:01:00     55s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/12 16:01:00     55s] #################################################################################
[12/12 16:01:00     55s] # Design Stage: PreRoute
[12/12 16:01:00     55s] # Design Name: source
[12/12 16:01:00     55s] # Design Mode: 90nm
[12/12 16:01:00     55s] # Analysis Mode: MMMC Non-OCV 
[12/12 16:01:00     55s] # Parasitics Mode: No SPEF/RCDB 
[12/12 16:01:00     55s] # Signoff Settings: SI Off 
[12/12 16:01:00     55s] #################################################################################
[12/12 16:01:00     55s] Calculate delays in BcWc mode...
[12/12 16:01:00     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 1983.3M, InitMEM = 1983.3M)
[12/12 16:01:00     55s] Start delay calculation (fullDC) (1 T). (MEM=1983.34)
[12/12 16:01:00     55s] End AAE Lib Interpolated Model. (MEM=1994.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:00     55s] Total number of fetched objects 228
[12/12 16:01:00     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:00     55s] End delay calculation. (MEM=1970.12 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:01:00     55s] End delay calculation (fullDC). (MEM=1970.12 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:01:00     55s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1970.1M) ***
[12/12 16:01:00     55s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:55.4 mem=1970.1M)
[12/12 16:01:00     55s] Reported timing to dir ./timingReports
[12/12 16:01:00     55s] **optDesign ... cpu = 0:00:11, real = 0:00:10, mem = 1712.1M, totSessionCpu=0:00:55 **
[12/12 16:01:00     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1928.1M, EPOCH TIME: 1765535460.808096
[12/12 16:01:00     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:00     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:00     55s] 
[12/12 16:01:00     55s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:00     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:1928.1M, EPOCH TIME: 1765535460.823444
[12/12 16:01:00     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:00     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:02     55s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.638 |   N/A   | -30.638 |
|           TNS (ns):|-194.085 |   N/A   |-194.085 |
|    Violating Paths:|   12    |   N/A   |   12    |
|          All Paths:|   23    |   N/A   |   23    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |     11 (11)      |
|   max_fanout   |      0 (0)       |     0      |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1943.6M, EPOCH TIME: 1765535462.245642
[12/12 16:01:02     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:02     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:02     55s] 
[12/12 16:01:02     55s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:02     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:1943.6M, EPOCH TIME: 1765535462.261277
[12/12 16:01:02     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:02     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:02     55s] Density: 0.418%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:1943.6M, EPOCH TIME: 1765535462.269056
[12/12 16:01:02     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:02     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:02     55s] 
[12/12 16:01:02     55s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:02     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:1943.6M, EPOCH TIME: 1765535462.284446
[12/12 16:01:02     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:02     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:02     55s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1712.9M, totSessionCpu=0:00:56 **
[12/12 16:01:02     55s] 
[12/12 16:01:02     55s] TimeStamp Deleting Cell Server Begin ...
[12/12 16:01:02     55s] Deleting Lib Analyzer.
[12/12 16:01:02     55s] 
[12/12 16:01:02     55s] TimeStamp Deleting Cell Server End ...
[12/12 16:01:02     55s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/12 16:01:02     55s] Type 'man IMPOPT-3195' for more detail.
[12/12 16:01:02     55s] *** Finished optDesign ***
[12/12 16:01:02     55s] 
[12/12 16:01:02     55s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.0 real=0:00:14.4)
[12/12 16:01:02     55s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[12/12 16:01:02     55s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.4 real=0:00:00.4)
[12/12 16:01:02     55s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:01.8 real=0:00:01.8)
[12/12 16:01:02     55s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[12/12 16:01:02     55s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[12/12 16:01:02     55s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/12 16:01:02     55s] Info: Destroy the CCOpt slew target map.
[12/12 16:01:02     55s] clean pInstBBox. size 0
[12/12 16:01:02     55s] All LLGs are deleted
[12/12 16:01:02     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:02     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:02     55s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1943.6M, EPOCH TIME: 1765535462.333888
[12/12 16:01:02     55s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1943.6M, EPOCH TIME: 1765535462.333981
[12/12 16:01:02     55s] Info: pop threads available for lower-level modules during optimization.
[12/12 16:01:02     55s] *** optDesign #1 [finish] : cpu/real = 0:00:10.9/0:00:12.3 (0.9), totSession cpu/real = 0:00:55.6/0:01:03.8 (0.9), mem = 1943.6M
[12/12 16:01:02     55s] 
[12/12 16:01:02     55s] =============================================================================================
[12/12 16:01:02     55s]  Final TAT Report : optDesign #1                                                21.15-s110_1
[12/12 16:01:02     55s] =============================================================================================
[12/12 16:01:02     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:01:02     55s] ---------------------------------------------------------------------------------------------
[12/12 16:01:02     55s] [ InitOpt                ]      1   0:00:01.4  (  11.3 % )     0:00:01.6 /  0:00:01.6    1.0
[12/12 16:01:02     55s] [ WnsOpt                 ]      1   0:00:01.7  (  13.6 % )     0:00:01.8 /  0:00:01.8    1.0
[12/12 16:01:02     55s] [ TnsOpt                 ]      3   0:00:02.5  (  20.2 % )     0:00:02.6 /  0:00:02.6    1.0
[12/12 16:01:02     55s] [ GlobalOpt              ]      1   0:00:01.6  (  12.9 % )     0:00:01.6 /  0:00:01.6    1.0
[12/12 16:01:02     55s] [ DrvOpt                 ]      2   0:00:00.5  (   3.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/12 16:01:02     55s] [ AreaOpt                ]      1   0:00:00.2  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/12 16:01:02     55s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:02     55s] [ OptSummaryReport       ]      2   0:00:00.1  (   1.0 % )     0:00:01.7 /  0:00:00.4    0.2
[12/12 16:01:02     55s] [ DrvReport              ]      2   0:00:01.4  (  11.2 % )     0:00:01.4 /  0:00:00.0    0.0
[12/12 16:01:02     55s] [ CongRefineRouteType    ]      2   0:00:01.3  (  10.9 % )     0:00:01.3 /  0:00:01.3    1.0
[12/12 16:01:02     55s] [ SlackTraversorInit     ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:02     55s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/12 16:01:02     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:02     55s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/12 16:01:02     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:02     55s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:02     55s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:02     55s] [ RefinePlace            ]      4   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/12 16:01:02     55s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:01:02     55s] [ ExtractRC              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/12 16:01:02     55s] [ TimingUpdate           ]     32   0:00:00.2  (   1.4 % )     0:00:00.4 /  0:00:00.3    0.9
[12/12 16:01:02     55s] [ FullDelayCalc          ]      4   0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/12 16:01:02     55s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/12 16:01:02     55s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/12 16:01:02     55s] [ MISC                   ]          0:00:00.6  (   5.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/12 16:01:02     55s] ---------------------------------------------------------------------------------------------
[12/12 16:01:02     55s]  optDesign #1 TOTAL                 0:00:12.3  ( 100.0 % )     0:00:12.3 /  0:00:10.9    0.9
[12/12 16:01:02     55s] ---------------------------------------------------------------------------------------------
[12/12 16:01:02     55s] 
[12/12 16:01:02     55s] <CMD> report_timing > timing_cts.rpt
[12/12 16:01:02     55s] <CMD> report_clocks > clocks_cts.rpt
[12/12 16:01:02     55s] <CMD> saveNetlist ./source_netlist_cts.v
[12/12 16:01:02     55s] Writing Netlist "./source_netlist_cts.v" ...
[12/12 16:01:02     55s] <CMD> saveDesign source_cts.enc
[12/12 16:01:02     55s] #% Begin save design ... (date=12/12 16:01:02, mem=1665.1M)
[12/12 16:01:02     55s] % Begin Save ccopt configuration ... (date=12/12 16:01:02, mem=1665.1M)
[12/12 16:01:02     55s] % End Save ccopt configuration ... (date=12/12 16:01:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1665.1M, current mem=1665.1M)
[12/12 16:01:02     55s] % Begin Save netlist data ... (date=12/12 16:01:02, mem=1665.1M)
[12/12 16:01:02     55s] Writing Binary DB to source_cts.enc.dat/source.v.bin in single-threaded mode...
[12/12 16:01:02     55s] % End Save netlist data ... (date=12/12 16:01:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1665.3M, current mem=1665.3M)
[12/12 16:01:02     55s] Saving symbol-table file ...
[12/12 16:01:02     55s] Saving congestion map file source_cts.enc.dat/source.route.congmap.gz ...
[12/12 16:01:02     55s] % Begin Save AAE data ... (date=12/12 16:01:02, mem=1665.5M)
[12/12 16:01:02     55s] Saving AAE Data ...
[12/12 16:01:02     55s] % End Save AAE data ... (date=12/12 16:01:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1665.5M, current mem=1665.5M)
[12/12 16:01:02     55s] Saving preference file source_cts.enc.dat/gui.pref.tcl ...
[12/12 16:01:02     55s] Saving mode setting ...
[12/12 16:01:02     55s] Saving global file ...
[12/12 16:01:03     55s] % Begin Save floorplan data ... (date=12/12 16:01:03, mem=1666.0M)
[12/12 16:01:03     55s] Saving floorplan file ...
[12/12 16:01:03     55s] % End Save floorplan data ... (date=12/12 16:01:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1666.0M, current mem=1666.0M)
[12/12 16:01:03     55s] Saving PG file source_cts.enc.dat/source.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Dec 12 16:01:03 2025)
[12/12 16:01:03     55s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1902.1M) ***
[12/12 16:01:03     55s] Saving Drc markers ...
[12/12 16:01:03     55s] ... No Drc file written since there is no markers found.
[12/12 16:01:03     55s] % Begin Save placement data ... (date=12/12 16:01:03, mem=1666.0M)
[12/12 16:01:03     55s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/12 16:01:03     55s] Save Adaptive View Pruning View Names to Binary file
[12/12 16:01:03     55s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1905.1M) ***
[12/12 16:01:03     55s] % End Save placement data ... (date=12/12 16:01:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1666.0M, current mem=1666.0M)
[12/12 16:01:03     55s] % Begin Save routing data ... (date=12/12 16:01:03, mem=1666.0M)
[12/12 16:01:03     55s] Saving route file ...
[12/12 16:01:03     55s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1902.1M) ***
[12/12 16:01:03     55s] % End Save routing data ... (date=12/12 16:01:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1666.1M, current mem=1666.1M)
[12/12 16:01:03     55s] Saving property file source_cts.enc.dat/source.prop
[12/12 16:01:03     55s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1905.1M) ***
[12/12 16:01:03     55s] % Begin Save power constraints data ... (date=12/12 16:01:03, mem=1666.2M)
[12/12 16:01:03     56s] % End Save power constraints data ... (date=12/12 16:01:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1666.2M, current mem=1666.2M)
[12/12 16:01:04     56s] Generated self-contained design source_cts.enc.dat
[12/12 16:01:04     56s] #% End save design ... (date=12/12 16:01:04, total cpu=0:00:00.5, real=0:00:02.0, peak res=1666.5M, current mem=1666.5M)
[12/12 16:01:04     56s] *** Message Summary: 0 warning(s), 0 error(s)
[12/12 16:01:04     56s] 
[12/12 16:01:04     56s] <CMD> routeDesign -globalDetail
[12/12 16:01:04     56s] #% Begin routeDesign (date=12/12 16:01:04, mem=1666.5M)
[12/12 16:01:04     56s] ### Time Record (routeDesign) is installed.
[12/12 16:01:04     56s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.51 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/12 16:01:04     56s] #**INFO: setDesignMode -flowEffort standard
[12/12 16:01:04     56s] #**INFO: setDesignMode -powerEffort none
[12/12 16:01:04     56s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/12 16:01:04     56s] **INFO: User settings:
[12/12 16:01:04     56s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/12 16:01:04     56s] setNanoRouteMode -grouteExpTdStdDelay          50.6
[12/12 16:01:04     56s] setExtractRCMode -engine                       preRoute
[12/12 16:01:04     56s] setDelayCalMode -enable_high_fanout            true
[12/12 16:01:04     56s] setDelayCalMode -engine                        aae
[12/12 16:01:04     56s] setDelayCalMode -ignoreNetLoad                 false
[12/12 16:01:04     56s] setDelayCalMode -socv_accuracy_mode            low
[12/12 16:01:04     56s] setSIMode -separate_delta_delay_on_data        true
[12/12 16:01:04     56s] 
[12/12 16:01:04     56s] #my_rc_corner_worst has no qx tech file defined
[12/12 16:01:04     56s] #No active RC corner or QRC tech file is missing.
[12/12 16:01:04     56s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/12 16:01:04     56s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/12 16:01:04     56s] OPERPROF: Starting checkPlace at level 1, MEM:1902.1M, EPOCH TIME: 1765535464.111746
[12/12 16:01:04     56s] Processing tracks to init pin-track alignment.
[12/12 16:01:04     56s] z: 2, totalTracks: 1
[12/12 16:01:04     56s] z: 4, totalTracks: 1
[12/12 16:01:04     56s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:01:04     56s] All LLGs are deleted
[12/12 16:01:04     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:04     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:04     56s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1902.1M, EPOCH TIME: 1765535464.114959
[12/12 16:01:04     56s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1902.1M, EPOCH TIME: 1765535464.115341
[12/12 16:01:04     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1902.1M, EPOCH TIME: 1765535464.115400
[12/12 16:01:04     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:04     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:04     56s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1902.1M, EPOCH TIME: 1765535464.115557
[12/12 16:01:04     56s] Max number of tech site patterns supported in site array is 256.
[12/12 16:01:04     56s] Core basic site is CoreSite
[12/12 16:01:04     56s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1902.1M, EPOCH TIME: 1765535464.115702
[12/12 16:01:04     56s] After signature check, allow fast init is false, keep pre-filter is true.
[12/12 16:01:04     56s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/12 16:01:04     56s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1902.1M, EPOCH TIME: 1765535464.117009
[12/12 16:01:04     56s] SiteArray: non-trimmed site array dimensions = 155 x 1553
[12/12 16:01:04     56s] SiteArray: use 1,392,640 bytes
[12/12 16:01:04     56s] SiteArray: current memory after site array memory allocation 1902.1M
[12/12 16:01:04     56s] SiteArray: FP blocked sites are writable
[12/12 16:01:04     56s] SiteArray: number of non floorplan blocked sites for llg default is 240715
[12/12 16:01:04     56s] Atter site array init, number of instance map data is 0.
[12/12 16:01:04     56s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:1902.1M, EPOCH TIME: 1765535464.121835
[12/12 16:01:04     56s] 
[12/12 16:01:04     56s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:04     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:1902.1M, EPOCH TIME: 1765535464.122694
[12/12 16:01:04     56s] Begin checking placement ... (start mem=1902.1M, init mem=1902.1M)
[12/12 16:01:04     56s] Begin checking exclusive groups violation ...
[12/12 16:01:04     56s] There are 0 groups to check, max #box is 0, total #box is 0
[12/12 16:01:04     56s] Finished checking exclusive groups violations. Found 0 Vio.
[12/12 16:01:04     56s] 
[12/12 16:01:04     56s] Running CheckPlace using 1 thread in normal mode...
[12/12 16:01:04     56s] 
[12/12 16:01:04     56s] ...checkPlace normal is done!
[12/12 16:01:04     56s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1902.1M, EPOCH TIME: 1765535464.125209
[12/12 16:01:04     56s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1902.1M, EPOCH TIME: 1765535464.125374
[12/12 16:01:04     56s] *info: Placed = 174           
[12/12 16:01:04     56s] *info: Unplaced = 0           
[12/12 16:01:04     56s] Placement Density:0.42%(3155/754882)
[12/12 16:01:04     56s] Placement Density (including fixed std cells):0.42%(3155/754882)
[12/12 16:01:04     56s] All LLGs are deleted
[12/12 16:01:04     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:01:04     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:04     56s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1902.1M, EPOCH TIME: 1765535464.126130
[12/12 16:01:04     56s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1902.1M, EPOCH TIME: 1765535464.126458
[12/12 16:01:04     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:04     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:04     56s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1902.1M)
[12/12 16:01:04     56s] OPERPROF: Finished checkPlace at level 1, CPU:0.016, REAL:0.016, MEM:1902.1M, EPOCH TIME: 1765535464.127971
[12/12 16:01:04     56s] 
[12/12 16:01:04     56s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/12 16:01:04     56s] *** Changed status on (0) nets in Clock.
[12/12 16:01:04     56s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1902.1M) ***
[12/12 16:01:04     56s] % Begin globalDetailRoute (date=12/12 16:01:04, mem=1666.9M)
[12/12 16:01:04     56s] 
[12/12 16:01:04     56s] globalDetailRoute
[12/12 16:01:04     56s] 
[12/12 16:01:04     56s] #Start globalDetailRoute on Fri Dec 12 16:01:04 2025
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] ### Time Record (globalDetailRoute) is installed.
[12/12 16:01:04     56s] ### Time Record (Pre Callback) is installed.
[12/12 16:01:04     56s] ### Time Record (Pre Callback) is uninstalled.
[12/12 16:01:04     56s] ### Time Record (DB Import) is installed.
[12/12 16:01:04     56s] ### Time Record (Timing Data Generation) is installed.
[12/12 16:01:04     56s] #Generating timing data, please wait...
[12/12 16:01:04     56s] #228 total nets, 195 already routed, 195 will ignore in trialRoute
[12/12 16:01:04     56s] ### run_trial_route starts on Fri Dec 12 16:01:04 2025 with memory = 1658.49 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### dump_timing_file starts on Fri Dec 12 16:01:04 2025 with memory = 1664.17 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### extractRC starts on Fri Dec 12 16:01:04 2025 with memory = 1664.17 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 16:01:04     56s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/12 16:01:04     56s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] #Dump tif for version 2.1
[12/12 16:01:04     56s] End AAE Lib Interpolated Model. (MEM=1912.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:04     56s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver psign/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:04     56s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:04     56s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_7/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:04     56s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:04     56s] **WARN: (IMPMSMV-1810):	Net result[6], driver result_reg[6]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_6/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:04     56s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:04     56s] **WARN: (IMPMSMV-1810):	Net result[5], driver result_reg[5]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_5/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:04     56s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:04     56s] **WARN: (IMPMSMV-1810):	Net result[4], driver result_reg[4]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_4/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:04     56s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:04     56s] **WARN: (IMPMSMV-1810):	Net result[3], driver result_reg[3]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_3/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:04     56s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:04     56s] **WARN: (IMPMSMV-1810):	Net result[2], driver result_reg[2]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_2/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:04     56s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:04     56s] **WARN: (IMPMSMV-1810):	Net result[1], driver result_reg[1]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_1/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:04     56s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:04     56s] **WARN: (IMPMSMV-1810):	Net result[0], driver result_reg[0]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_0/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:04     56s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:04     56s] **WARN: (IMPMSMV-1810):	Net carry, driver carry_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pcarry/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:04     56s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:04     56s] **WARN: (IMPMSMV-1810):	Net zero, driver zero_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pzero/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:04     56s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:04     56s] **WARN: (IMPMSMV-1810):	Net overflow, driver overflow_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver poverflow/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:04     56s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:04     56s] Total number of fetched objects 228
[12/12 16:01:04     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:04     56s] End delay calculation. (MEM=1952.32 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:01:04     56s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1637.32 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] #Done generating timing data.
[12/12 16:01:04     56s] ### Time Record (Timing Data Generation) is uninstalled.
[12/12 16:01:04     56s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/12 16:01:04     56s] ### Net info: total nets: 233
[12/12 16:01:04     56s] ### Net info: dirty nets: 32
[12/12 16:01:04     56s] ### Net info: marked as disconnected nets: 0
[12/12 16:01:04     56s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[12/12 16:01:04     56s] #num needed restored net=0
[12/12 16:01:04     56s] #need_extraction net=0 (total=233)
[12/12 16:01:04     56s] ### Net info: fully routed nets: 0
[12/12 16:01:04     56s] ### Net info: trivial (< 2 pins) nets: 38
[12/12 16:01:04     56s] ### Net info: unrouted nets: 195
[12/12 16:01:04     56s] ### Net info: re-extraction nets: 0
[12/12 16:01:04     56s] ### Net info: ignored nets: 0
[12/12 16:01:04     56s] ### Net info: skip routing nets: 0
[12/12 16:01:04     56s] #Start reading timing information from file .timing_file_303793.tif.gz ...
[12/12 16:01:04     56s] #Read in timing information for 33 ports, 207 instances from timing file .timing_file_303793.tif.gz.
[12/12 16:01:04     56s] ### import design signature (5): route=1408800793 fixed_route=1408800793 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1405779266 dirty_area=0 del_dirty_area=0 cell=972781327 placement=57944349 pin_access=1 inst_pattern=1
[12/12 16:01:04     56s] ### Time Record (DB Import) is uninstalled.
[12/12 16:01:04     56s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[12/12 16:01:04     56s] #RTESIG:78da95d2bd4ec330100060e63ec5c9ed10a4b6dc5d63d75e91ba02aa80b532c44923a58e
[12/12 16:01:04     56s] #       643b036f8f11535148db5befd3fde9e68bf7dd1e04d39ae42a12e181e069cf8c8678c588
[12/12 16:01:04     56s] #       e503d321a7de1ec56cbe787e7965a3a1b65d74507cf47db784eacbdb53fb0995abedd025
[12/12 16:01:04     56s] #       882ea5d637f7bfbc9406108ad627d7b8b08421baf08710229f971c43c41a5218ae6c4b54
[12/12 16:01:04     56s] #       6e6ee2126fe1521990b856f81350d45d6fd3f8d8d2a8cbbba9adbc8cb686401cdbe628a0
[12/12 16:01:04     56s] #       8829e4ccb8d39a41c4647d654395adf3c3e93fb901e17befa614e79f383bcda8d112c4f4
[12/12 16:01:04     56s] #       5cd9a82bea980973f70d7057d113
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] ### Time Record (Data Preparation) is installed.
[12/12 16:01:04     56s] #RTESIG:78da95d2c14ec3300c0660ce7b0a2bdba148dbb0bd264bae93b8029a80eb94d1b4abd4a5
[12/12 16:01:04     56s] #       52921e787b0a9c864abbf9ea4fbfed28f3c5fbe31e04d39ae42a12e181e069cf8c8678c5
[12/12 16:01:04     56s] #       88f903d3a16fbdedc46cbe787e7965a3a1b44d74901ddbb65942f1e9edb9fe80c295b66b
[12/12 16:01:04     56s] #       12449752edabfb5f9e4b030859ed93ab5c5842175df84308912f238710b18614ba2bc712
[12/12 16:01:04     56s] #       e59b9bb8c45bb8540624ae157e176465d3da34bcb6346afa36b595d3686b08c4a9ae4e02
[12/12 16:01:04     56s] #       b29842df19765a338898ac2f6c287aeb7c77fe4f6e40f8d6bb51655882f8d96e7c30f79f
[12/12 16:01:04     56s] #       e7e20d078deec3a672b4ba22c78c98bb2fff89ddc8
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] ### Time Record (Data Preparation) is uninstalled.
[12/12 16:01:04     56s] ### Time Record (Global Routing) is installed.
[12/12 16:01:04     56s] ### Time Record (Global Routing) is uninstalled.
[12/12 16:01:04     56s] #Total number of trivial nets (e.g. < 2 pins) = 38 (skipped).
[12/12 16:01:04     56s] #Total number of routable nets = 195.
[12/12 16:01:04     56s] #Total number of nets in the design = 233.
[12/12 16:01:04     56s] #195 routable nets do not have any wires.
[12/12 16:01:04     56s] #195 nets will be global routed.
[12/12 16:01:04     56s] ### Time Record (Data Preparation) is installed.
[12/12 16:01:04     56s] #Start routing data preparation on Fri Dec 12 16:01:04 2025
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #Minimum voltage of a net in the design = 0.000.
[12/12 16:01:04     56s] #Maximum voltage of a net in the design = 1.980.
[12/12 16:01:04     56s] #Voltage range [0.000 - 1.980] has 229 nets.
[12/12 16:01:04     56s] #Voltage range [1.620 - 1.980] has 2 nets.
[12/12 16:01:04     56s] #Voltage range [0.000 - 0.000] has 2 nets.
[12/12 16:01:04     56s] #Build and mark too close pins for the same net.
[12/12 16:01:04     56s] ### Time Record (Cell Pin Access) is installed.
[12/12 16:01:04     56s] #Rebuild pin access data for design.
[12/12 16:01:04     56s] #Initial pin access analysis.
[12/12 16:01:04     56s] #Detail pin access analysis.
[12/12 16:01:04     56s] ### Time Record (Cell Pin Access) is uninstalled.
[12/12 16:01:04     56s] # M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[12/12 16:01:04     56s] # M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/12 16:01:04     56s] # M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/12 16:01:04     56s] # TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[12/12 16:01:04     56s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1644.94 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] #Regenerating Ggrids automatically.
[12/12 16:01:04     56s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
[12/12 16:01:04     56s] #Using automatically generated G-grids.
[12/12 16:01:04     56s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/12 16:01:04     56s] #Done routing data preparation.
[12/12 16:01:04     56s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1646.97 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #Finished routing data preparation on Fri Dec 12 16:01:04 2025
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #Cpu time = 00:00:00
[12/12 16:01:04     56s] #Elapsed time = 00:00:00
[12/12 16:01:04     56s] #Increased memory = 8.72 (MB)
[12/12 16:01:04     56s] #Total memory = 1646.97 (MB)
[12/12 16:01:04     56s] #Peak memory = 1721.82 (MB)
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] ### Time Record (Data Preparation) is uninstalled.
[12/12 16:01:04     56s] ### Time Record (Global Routing) is installed.
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #Start global routing on Fri Dec 12 16:01:04 2025
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #Start global routing initialization on Fri Dec 12 16:01:04 2025
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #Number of eco nets is 0
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #Start global routing data preparation on Fri Dec 12 16:01:04 2025
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] ### build_merged_routing_blockage_rect_list starts on Fri Dec 12 16:01:04 2025 with memory = 1646.97 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] #Start routing resource analysis on Fri Dec 12 16:01:04 2025
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] ### init_is_bin_blocked starts on Fri Dec 12 16:01:04 2025 with memory = 1646.97 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Dec 12 16:01:04 2025 with memory = 1648.83 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### adjust_flow_cap starts on Fri Dec 12 16:01:04 2025 with memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### adjust_flow_per_partial_route_obs starts on Fri Dec 12 16:01:04 2025 with memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### set_via_blocked starts on Fri Dec 12 16:01:04 2025 with memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### copy_flow starts on Fri Dec 12 16:01:04 2025 with memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] #Routing resource analysis is done on Fri Dec 12 16:01:04 2025
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] ### report_flow_cap starts on Fri Dec 12 16:01:04 2025 with memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] #  Resource Analysis:
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/12 16:01:04     56s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/12 16:01:04     56s] #  --------------------------------------------------------------
[12/12 16:01:04     56s] #  M1             H         741        1776       28224    58.43%
[12/12 16:01:04     56s] #  M2             V         924        1594       28224    57.72%
[12/12 16:01:04     56s] #  M3             H         879        1638       28224    57.41%
[12/12 16:01:04     56s] #  TOP_M          V         432         826       28224    58.46%
[12/12 16:01:04     56s] #  --------------------------------------------------------------
[12/12 16:01:04     56s] #  Total                   2977      66.14%      112896    58.01%
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### analyze_m2_tracks starts on Fri Dec 12 16:01:04 2025 with memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### report_initial_resource starts on Fri Dec 12 16:01:04 2025 with memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### mark_pg_pins_accessibility starts on Fri Dec 12 16:01:04 2025 with memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### set_net_region starts on Fri Dec 12 16:01:04 2025 with memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #Global routing data preparation is done on Fri Dec 12 16:01:04 2025
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] ### prepare_level starts on Fri Dec 12 16:01:04 2025 with memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### init level 1 starts on Fri Dec 12 16:01:04 2025 with memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### Level 1 hgrid = 168 X 168
[12/12 16:01:04     56s] ### prepare_level_flow starts on Fri Dec 12 16:01:04 2025 with memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #Global routing initialization is done on Fri Dec 12 16:01:04 2025
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #start global routing iteration 1...
[12/12 16:01:04     56s] ### init_flow_edge starts on Fri Dec 12 16:01:04 2025 with memory = 1649.19 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### routing at level 1 (topmost level) iter 0
[12/12 16:01:04     56s] ### measure_qor starts on Fri Dec 12 16:01:04 2025 with memory = 1650.79 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### measure_congestion starts on Fri Dec 12 16:01:04 2025 with memory = 1650.79 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.79 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #start global routing iteration 2...
[12/12 16:01:04     56s] ### routing at level 1 (topmost level) iter 1
[12/12 16:01:04     56s] ### measure_qor starts on Fri Dec 12 16:01:04 2025 with memory = 1650.79 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### measure_congestion starts on Fri Dec 12 16:01:04 2025 with memory = 1650.79 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.79 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #start global routing iteration 3...
[12/12 16:01:04     56s] ### routing at level 1 (topmost level) iter 2
[12/12 16:01:04     56s] ### measure_qor starts on Fri Dec 12 16:01:04 2025 with memory = 1651.11 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### measure_congestion starts on Fri Dec 12 16:01:04 2025 with memory = 1651.11 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1651.11 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] ### route_end starts on Fri Dec 12 16:01:04 2025 with memory = 1651.11 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #Total number of trivial nets (e.g. < 2 pins) = 38 (skipped).
[12/12 16:01:04     56s] #Total number of routable nets = 195.
[12/12 16:01:04     56s] #Total number of nets in the design = 233.
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #195 routable nets have routed wires.
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #Routed nets constraints summary:
[12/12 16:01:04     56s] #-----------------------------
[12/12 16:01:04     56s] #        Rules   Unconstrained  
[12/12 16:01:04     56s] #-----------------------------
[12/12 16:01:04     56s] #      Default             195  
[12/12 16:01:04     56s] #-----------------------------
[12/12 16:01:04     56s] #        Total             195  
[12/12 16:01:04     56s] #-----------------------------
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #Routing constraints summary of the whole design:
[12/12 16:01:04     56s] #-----------------------------
[12/12 16:01:04     56s] #        Rules   Unconstrained  
[12/12 16:01:04     56s] #-----------------------------
[12/12 16:01:04     56s] #      Default             195  
[12/12 16:01:04     56s] #-----------------------------
[12/12 16:01:04     56s] #        Total             195  
[12/12 16:01:04     56s] #-----------------------------
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] ### adjust_flow_per_partial_route_obs starts on Fri Dec 12 16:01:04 2025 with memory = 1651.11 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### cal_base_flow starts on Fri Dec 12 16:01:04 2025 with memory = 1651.11 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### init_flow_edge starts on Fri Dec 12 16:01:04 2025 with memory = 1651.11 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### cal_flow starts on Fri Dec 12 16:01:04 2025 with memory = 1651.11 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### report_overcon starts on Fri Dec 12 16:01:04 2025 with memory = 1651.11 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #                 OverCon          
[12/12 16:01:04     56s] #                  #Gcell    %Gcell
[12/12 16:01:04     56s] #     Layer           (1)   OverCon  Flow/Cap
[12/12 16:01:04     56s] #  ----------------------------------------------
[12/12 16:01:04     56s] #  M1            0(0.00%)   (0.00%)     0.29  
[12/12 16:01:04     56s] #  M2            0(0.00%)   (0.00%)     0.13  
[12/12 16:01:04     56s] #  M3            1(0.01%)   (0.01%)     0.15  
[12/12 16:01:04     56s] #  TOP_M         2(0.02%)   (0.02%)     0.15  
[12/12 16:01:04     56s] #  ----------------------------------------------
[12/12 16:01:04     56s] #     Total      3(0.01%)   (0.01%)
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/12 16:01:04     56s] #  Overflow after GR: 0.00% H + 0.00% V
[12/12 16:01:04     56s] #
[12/12 16:01:04     56s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### cal_base_flow starts on Fri Dec 12 16:01:04 2025 with memory = 1651.11 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### init_flow_edge starts on Fri Dec 12 16:01:04 2025 with memory = 1651.11 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### cal_flow starts on Fri Dec 12 16:01:04 2025 with memory = 1651.11 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:04     56s] ### generate_cong_map_content starts on Fri Dec 12 16:01:04 2025 with memory = 1651.11 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] ### Sync with Inovus CongMap starts on Fri Dec 12 16:01:04 2025 with memory = 1651.36 (MB), peak = 1721.82 (MB)
[12/12 16:01:04     56s] #Hotspot report including placement blocked areas
[12/12 16:01:05     56s] OPERPROF: Starting HotSpotCal at level 1, MEM:1905.3M, EPOCH TIME: 1765535465.000372
[12/12 16:01:05     56s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/12 16:01:05     56s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/12 16:01:05     56s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/12 16:01:05     56s] [hotspot] |       M1(H)    |              0.00 |              0.00 |   (none)                            |
[12/12 16:01:05     56s] [hotspot] |       M2(V)    |              0.00 |              0.00 |   (none)                            |
[12/12 16:01:05     56s] [hotspot] |       M3(H)    |              0.00 |              0.00 |   (none)                            |
[12/12 16:01:05     57s] [hotspot] |    TOP_M(V)    |              0.00 |              0.00 |   (none)                            |
[12/12 16:01:05     57s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/12 16:01:05     57s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[12/12 16:01:05     57s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/12 16:01:05     57s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[12/12 16:01:05     57s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/12 16:01:05     57s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/12 16:01:05     57s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/12 16:01:05     57s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/12 16:01:05     57s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.015, MEM:1905.3M, EPOCH TIME: 1765535465.015310
[12/12 16:01:05     57s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:05     57s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:05     57s] ### update starts on Fri Dec 12 16:01:05 2025 with memory = 1651.62 (MB), peak = 1721.82 (MB)
[12/12 16:01:05     57s] #Complete Global Routing.
[12/12 16:01:05     57s] #Total wire length = 26628 um.
[12/12 16:01:05     57s] #Total half perimeter of net bounding box = 32945 um.
[12/12 16:01:05     57s] #Total wire length on LAYER M1 = 4788 um.
[12/12 16:01:05     57s] #Total wire length on LAYER M2 = 11491 um.
[12/12 16:01:05     57s] #Total wire length on LAYER M3 = 9677 um.
[12/12 16:01:05     57s] #Total wire length on LAYER TOP_M = 672 um.
[12/12 16:01:05     57s] #Total number of vias = 1108
[12/12 16:01:05     57s] #Up-Via Summary (total 1108):
[12/12 16:01:05     57s] #           
[12/12 16:01:05     57s] #-----------------------
[12/12 16:01:05     57s] # M1                660
[12/12 16:01:05     57s] # M2                392
[12/12 16:01:05     57s] # M3                 56
[12/12 16:01:05     57s] #-----------------------
[12/12 16:01:05     57s] #                  1108 
[12/12 16:01:05     57s] #
[12/12 16:01:05     57s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:05     57s] ### report_overcon starts on Fri Dec 12 16:01:05 2025 with memory = 1652.14 (MB), peak = 1721.82 (MB)
[12/12 16:01:05     57s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:05     57s] ### report_overcon starts on Fri Dec 12 16:01:05 2025 with memory = 1652.14 (MB), peak = 1721.82 (MB)
[12/12 16:01:05     57s] #Max overcon = 1 tracks.
[12/12 16:01:05     57s] #Total overcon = 0.01%.
[12/12 16:01:05     57s] #Worst layer Gcell overcon rate = 0.02%.
[12/12 16:01:05     57s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:05     57s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:05     57s] ### global_route design signature (8): route=1082035123 net_attr=1691253812
[12/12 16:01:05     57s] #
[12/12 16:01:05     57s] #Global routing statistics:
[12/12 16:01:05     57s] #Cpu time = 00:00:00
[12/12 16:01:05     57s] #Elapsed time = 00:00:00
[12/12 16:01:05     57s] #Increased memory = 4.77 (MB)
[12/12 16:01:05     57s] #Total memory = 1651.74 (MB)
[12/12 16:01:05     57s] #Peak memory = 1721.82 (MB)
[12/12 16:01:05     57s] #
[12/12 16:01:05     57s] #Finished global routing on Fri Dec 12 16:01:05 2025
[12/12 16:01:05     57s] #
[12/12 16:01:05     57s] #
[12/12 16:01:05     57s] ### Time Record (Global Routing) is uninstalled.
[12/12 16:01:05     57s] ### Time Record (Data Preparation) is installed.
[12/12 16:01:05     57s] ### Time Record (Data Preparation) is uninstalled.
[12/12 16:01:05     57s] ### track-assign external-init starts on Fri Dec 12 16:01:05 2025 with memory = 1649.91 (MB), peak = 1721.82 (MB)
[12/12 16:01:05     57s] ### Time Record (Track Assignment) is installed.
[12/12 16:01:05     57s] ### Time Record (Track Assignment) is uninstalled.
[12/12 16:01:05     57s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:05     57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.91 (MB), peak = 1721.82 (MB)
[12/12 16:01:05     57s] ### track-assign engine-init starts on Fri Dec 12 16:01:05 2025 with memory = 1649.91 (MB), peak = 1721.82 (MB)
[12/12 16:01:05     57s] ### Time Record (Track Assignment) is installed.
[12/12 16:01:05     57s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:05     57s] ### track-assign core-engine starts on Fri Dec 12 16:01:05 2025 with memory = 1649.91 (MB), peak = 1721.82 (MB)
[12/12 16:01:05     57s] #Start Track Assignment.
[12/12 16:01:05     57s] #Done with 299 horizontal wires in 6 hboxes and 342 vertical wires in 6 hboxes.
[12/12 16:01:05     57s] #Done with 61 horizontal wires in 6 hboxes and 61 vertical wires in 6 hboxes.
[12/12 16:01:05     57s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[12/12 16:01:05     57s] #
[12/12 16:01:05     57s] #Track assignment summary:
[12/12 16:01:05     57s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/12 16:01:05     57s] #------------------------------------------------------------------------
[12/12 16:01:05     57s] # M1          4830.35 	  0.00%  	  0.00% 	  0.00%
[12/12 16:01:05     57s] # M2         11422.88 	  0.01%  	  0.00% 	  0.00%
[12/12 16:01:05     57s] # M3          9530.92 	  0.04%  	  0.00% 	  0.03%
[12/12 16:01:05     57s] # TOP_M        673.88 	  0.07%  	  0.00% 	  0.00%
[12/12 16:01:05     57s] #------------------------------------------------------------------------
[12/12 16:01:05     57s] # All       26458.03  	  0.02% 	  0.00% 	  0.00%
[12/12 16:01:05     57s] #Complete Track Assignment.
[12/12 16:01:05     57s] #Total wire length = 26319 um.
[12/12 16:01:05     57s] #Total half perimeter of net bounding box = 32945 um.
[12/12 16:01:05     57s] #Total wire length on LAYER M1 = 4826 um.
[12/12 16:01:05     57s] #Total wire length on LAYER M2 = 11357 um.
[12/12 16:01:05     57s] #Total wire length on LAYER M3 = 9477 um.
[12/12 16:01:05     57s] #Total wire length on LAYER TOP_M = 660 um.
[12/12 16:01:05     57s] #Total number of vias = 1108
[12/12 16:01:05     57s] #Up-Via Summary (total 1108):
[12/12 16:01:05     57s] #           
[12/12 16:01:05     57s] #-----------------------
[12/12 16:01:05     57s] # M1                660
[12/12 16:01:05     57s] # M2                392
[12/12 16:01:05     57s] # M3                 56
[12/12 16:01:05     57s] #-----------------------
[12/12 16:01:05     57s] #                  1108 
[12/12 16:01:05     57s] #
[12/12 16:01:05     57s] ### track_assign design signature (11): route=1754102318
[12/12 16:01:05     57s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:05     57s] ### Time Record (Track Assignment) is uninstalled.
[12/12 16:01:05     57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.05 (MB), peak = 1721.82 (MB)
[12/12 16:01:05     57s] #
[12/12 16:01:05     57s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/12 16:01:05     57s] #Cpu time = 00:00:01
[12/12 16:01:05     57s] #Elapsed time = 00:00:01
[12/12 16:01:05     57s] #Increased memory = 11.80 (MB)
[12/12 16:01:05     57s] #Total memory = 1650.05 (MB)
[12/12 16:01:05     57s] #Peak memory = 1721.82 (MB)
[12/12 16:01:05     57s] ### Time Record (Detail Routing) is installed.
[12/12 16:01:05     57s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/12 16:01:05     57s] #
[12/12 16:01:05     57s] #Start Detail Routing..
[12/12 16:01:05     57s] #start initial detail routing ...
[12/12 16:01:05     57s] ### Design has 0 dirty nets
[12/12 16:01:07     59s] ### Routing stats: routing = 14.09% drc-check-only = 25.07%
[12/12 16:01:07     59s] #   number of violations = 2
[12/12 16:01:07     59s] #
[12/12 16:01:07     59s] #    By Layer and Type :
[12/12 16:01:07     59s] #	          Short   Totals
[12/12 16:01:07     59s] #	M1            0        0
[12/12 16:01:07     59s] #	M2            2        2
[12/12 16:01:07     59s] #	Totals        2        2
[12/12 16:01:07     59s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1652.89 (MB), peak = 1721.82 (MB)
[12/12 16:01:07     59s] #start 1st optimization iteration ...
[12/12 16:01:07     59s] ### Routing stats: routing = 14.11% drc-check-only = 25.06%
[12/12 16:01:07     59s] #   number of violations = 0
[12/12 16:01:07     59s] #    number of process antenna violations = 13
[12/12 16:01:07     59s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1653.11 (MB), peak = 1721.82 (MB)
[12/12 16:01:07     59s] #Complete Detail Routing.
[12/12 16:01:07     59s] #Total wire length = 26625 um.
[12/12 16:01:07     59s] #Total half perimeter of net bounding box = 32945 um.
[12/12 16:01:07     59s] #Total wire length on LAYER M1 = 5693 um.
[12/12 16:01:07     59s] #Total wire length on LAYER M2 = 11803 um.
[12/12 16:01:07     59s] #Total wire length on LAYER M3 = 8796 um.
[12/12 16:01:07     59s] #Total wire length on LAYER TOP_M = 333 um.
[12/12 16:01:07     59s] #Total number of vias = 1119
[12/12 16:01:07     59s] #Up-Via Summary (total 1119):
[12/12 16:01:07     59s] #           
[12/12 16:01:07     59s] #-----------------------
[12/12 16:01:07     59s] # M1                696
[12/12 16:01:07     59s] # M2                392
[12/12 16:01:07     59s] # M3                 31
[12/12 16:01:07     59s] #-----------------------
[12/12 16:01:07     59s] #                  1119 
[12/12 16:01:07     59s] #
[12/12 16:01:07     59s] #Total number of DRC violations = 0
[12/12 16:01:07     59s] ### Time Record (Detail Routing) is uninstalled.
[12/12 16:01:07     59s] #Cpu time = 00:00:02
[12/12 16:01:07     59s] #Elapsed time = 00:00:02
[12/12 16:01:07     59s] #Increased memory = 3.05 (MB)
[12/12 16:01:07     59s] #Total memory = 1653.11 (MB)
[12/12 16:01:07     59s] #Peak memory = 1721.82 (MB)
[12/12 16:01:07     59s] ### Time Record (Antenna Fixing) is installed.
[12/12 16:01:07     59s] #
[12/12 16:01:07     59s] #start routing for process antenna violation fix ...
[12/12 16:01:07     59s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/12 16:01:07     59s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1653.14 (MB), peak = 1721.82 (MB)
[12/12 16:01:07     59s] #
[12/12 16:01:07     59s] #Total wire length = 26628 um.
[12/12 16:01:07     59s] #Total half perimeter of net bounding box = 32945 um.
[12/12 16:01:07     59s] #Total wire length on LAYER M1 = 5693 um.
[12/12 16:01:07     59s] #Total wire length on LAYER M2 = 11722 um.
[12/12 16:01:07     59s] #Total wire length on LAYER M3 = 8800 um.
[12/12 16:01:07     59s] #Total wire length on LAYER TOP_M = 414 um.
[12/12 16:01:07     59s] #Total number of vias = 1139
[12/12 16:01:07     59s] #Up-Via Summary (total 1139):
[12/12 16:01:07     59s] #           
[12/12 16:01:07     59s] #-----------------------
[12/12 16:01:07     59s] # M1                696
[12/12 16:01:07     59s] # M2                402
[12/12 16:01:07     59s] # M3                 41
[12/12 16:01:07     59s] #-----------------------
[12/12 16:01:07     59s] #                  1139 
[12/12 16:01:07     59s] #
[12/12 16:01:07     59s] #Total number of DRC violations = 0
[12/12 16:01:07     59s] #Total number of process antenna violations = 0
[12/12 16:01:07     59s] #Total number of net violated process antenna rule = 0
[12/12 16:01:07     59s] #
[12/12 16:01:07     59s] #
[12/12 16:01:07     59s] #Total wire length = 26628 um.
[12/12 16:01:07     59s] #Total half perimeter of net bounding box = 32945 um.
[12/12 16:01:07     59s] #Total wire length on LAYER M1 = 5693 um.
[12/12 16:01:07     59s] #Total wire length on LAYER M2 = 11722 um.
[12/12 16:01:07     59s] #Total wire length on LAYER M3 = 8800 um.
[12/12 16:01:07     59s] #Total wire length on LAYER TOP_M = 414 um.
[12/12 16:01:07     59s] #Total number of vias = 1139
[12/12 16:01:07     59s] #Up-Via Summary (total 1139):
[12/12 16:01:07     59s] #           
[12/12 16:01:07     59s] #-----------------------
[12/12 16:01:07     59s] # M1                696
[12/12 16:01:07     59s] # M2                402
[12/12 16:01:07     59s] # M3                 41
[12/12 16:01:07     59s] #-----------------------
[12/12 16:01:07     59s] #                  1139 
[12/12 16:01:07     59s] #
[12/12 16:01:07     59s] #Total number of DRC violations = 0
[12/12 16:01:07     59s] #Total number of process antenna violations = 0
[12/12 16:01:07     59s] #Total number of net violated process antenna rule = 0
[12/12 16:01:07     59s] #
[12/12 16:01:07     59s] ### Time Record (Antenna Fixing) is uninstalled.
[12/12 16:01:07     59s] ### Time Record (Post Route Wire Spreading) is installed.
[12/12 16:01:07     59s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/12 16:01:07     59s] #
[12/12 16:01:07     59s] #Start Post Route wire spreading..
[12/12 16:01:07     59s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/12 16:01:07     59s] #
[12/12 16:01:07     59s] #Start DRC checking..
[12/12 16:01:08     59s] #   number of violations = 0
[12/12 16:01:08     59s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1652.09 (MB), peak = 1721.82 (MB)
[12/12 16:01:08     59s] #CELL_VIEW source,init has no DRC violation.
[12/12 16:01:08     59s] #Total number of DRC violations = 0
[12/12 16:01:08     59s] #Total number of process antenna violations = 0
[12/12 16:01:08     59s] #Total number of net violated process antenna rule = 0
[12/12 16:01:08     60s] #
[12/12 16:01:08     60s] #Start data preparation for wire spreading...
[12/12 16:01:08     60s] #
[12/12 16:01:08     60s] #Data preparation is done on Fri Dec 12 16:01:08 2025
[12/12 16:01:08     60s] #
[12/12 16:01:08     60s] ### track-assign engine-init starts on Fri Dec 12 16:01:08 2025 with memory = 1652.09 (MB), peak = 1721.82 (MB)
[12/12 16:01:08     60s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/12 16:01:08     60s] #
[12/12 16:01:08     60s] #Start Post Route Wire Spread.
[12/12 16:01:08     60s] #Done with 56 horizontal wires in 11 hboxes and 44 vertical wires in 11 hboxes.
[12/12 16:01:08     60s] #Complete Post Route Wire Spread.
[12/12 16:01:08     60s] #
[12/12 16:01:08     60s] #Total wire length = 26719 um.
[12/12 16:01:08     60s] #Total half perimeter of net bounding box = 32945 um.
[12/12 16:01:08     60s] #Total wire length on LAYER M1 = 5708 um.
[12/12 16:01:08     60s] #Total wire length on LAYER M2 = 11752 um.
[12/12 16:01:08     60s] #Total wire length on LAYER M3 = 8838 um.
[12/12 16:01:08     60s] #Total wire length on LAYER TOP_M = 421 um.
[12/12 16:01:08     60s] #Total number of vias = 1139
[12/12 16:01:08     60s] #Up-Via Summary (total 1139):
[12/12 16:01:08     60s] #           
[12/12 16:01:08     60s] #-----------------------
[12/12 16:01:08     60s] # M1                696
[12/12 16:01:08     60s] # M2                402
[12/12 16:01:08     60s] # M3                 41
[12/12 16:01:08     60s] #-----------------------
[12/12 16:01:08     60s] #                  1139 
[12/12 16:01:08     60s] #
[12/12 16:01:08     60s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/12 16:01:08     60s] #
[12/12 16:01:08     60s] #Start DRC checking..
[12/12 16:01:08     60s] #   number of violations = 0
[12/12 16:01:08     60s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1651.63 (MB), peak = 1721.82 (MB)
[12/12 16:01:08     60s] #CELL_VIEW source,init has no DRC violation.
[12/12 16:01:08     60s] #Total number of DRC violations = 0
[12/12 16:01:08     60s] #Total number of process antenna violations = 0
[12/12 16:01:08     60s] #Total number of net violated process antenna rule = 0
[12/12 16:01:08     60s] #   number of violations = 0
[12/12 16:01:08     60s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1651.63 (MB), peak = 1721.82 (MB)
[12/12 16:01:08     60s] #CELL_VIEW source,init has no DRC violation.
[12/12 16:01:08     60s] #Total number of DRC violations = 0
[12/12 16:01:08     60s] #Total number of process antenna violations = 0
[12/12 16:01:08     60s] #Total number of net violated process antenna rule = 0
[12/12 16:01:08     60s] #Post Route wire spread is done.
[12/12 16:01:08     60s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/12 16:01:08     60s] #Total wire length = 26719 um.
[12/12 16:01:08     60s] #Total half perimeter of net bounding box = 32945 um.
[12/12 16:01:08     60s] #Total wire length on LAYER M1 = 5708 um.
[12/12 16:01:08     60s] #Total wire length on LAYER M2 = 11752 um.
[12/12 16:01:08     60s] #Total wire length on LAYER M3 = 8838 um.
[12/12 16:01:08     60s] #Total wire length on LAYER TOP_M = 421 um.
[12/12 16:01:08     60s] #Total number of vias = 1139
[12/12 16:01:08     60s] #Up-Via Summary (total 1139):
[12/12 16:01:08     60s] #           
[12/12 16:01:08     60s] #-----------------------
[12/12 16:01:08     60s] # M1                696
[12/12 16:01:08     60s] # M2                402
[12/12 16:01:08     60s] # M3                 41
[12/12 16:01:08     60s] #-----------------------
[12/12 16:01:08     60s] #                  1139 
[12/12 16:01:08     60s] #
[12/12 16:01:08     60s] #detailRoute Statistics:
[12/12 16:01:08     60s] #Cpu time = 00:00:04
[12/12 16:01:08     60s] #Elapsed time = 00:00:04
[12/12 16:01:08     60s] #Increased memory = 1.57 (MB)
[12/12 16:01:08     60s] #Total memory = 1651.63 (MB)
[12/12 16:01:08     60s] #Peak memory = 1721.82 (MB)
[12/12 16:01:08     60s] ### global_detail_route design signature (34): route=1597023102 flt_obj=0 vio=1905142130 shield_wire=1
[12/12 16:01:08     60s] ### Time Record (DB Export) is installed.
[12/12 16:01:08     60s] ### export design design signature (35): route=1597023102 fixed_route=1408800793 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1680538262 dirty_area=0 del_dirty_area=0 cell=972781327 placement=57944349 pin_access=1878011861 inst_pattern=1
[12/12 16:01:08     60s] #	no debugging net set
[12/12 16:01:08     60s] ### Time Record (DB Export) is uninstalled.
[12/12 16:01:08     60s] ### Time Record (Post Callback) is installed.
[12/12 16:01:08     60s] ### Time Record (Post Callback) is uninstalled.
[12/12 16:01:08     60s] #
[12/12 16:01:08     60s] #globalDetailRoute statistics:
[12/12 16:01:08     60s] #Cpu time = 00:00:05
[12/12 16:01:08     60s] #Elapsed time = 00:00:05
[12/12 16:01:08     60s] #Increased memory = -6.18 (MB)
[12/12 16:01:08     60s] #Total memory = 1660.75 (MB)
[12/12 16:01:08     60s] #Peak memory = 1721.82 (MB)
[12/12 16:01:08     60s] #Number of warnings = 1
[12/12 16:01:08     60s] #Total number of warnings = 2
[12/12 16:01:08     60s] #Number of fails = 0
[12/12 16:01:08     60s] #Total number of fails = 0
[12/12 16:01:08     60s] #Complete globalDetailRoute on Fri Dec 12 16:01:08 2025
[12/12 16:01:08     60s] #
[12/12 16:01:08     60s] ### import design signature (36): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1878011861 inst_pattern=1
[12/12 16:01:08     60s] ### Time Record (globalDetailRoute) is uninstalled.
[12/12 16:01:08     60s] % End globalDetailRoute (date=12/12 16:01:08, total cpu=0:00:04.6, real=0:00:04.0, peak res=1666.9M, current mem=1660.6M)
[12/12 16:01:08     60s] #Default setup view is reset to my_analysis_view_setup.
[12/12 16:01:08     60s] #Default setup view is reset to my_analysis_view_setup.
[12/12 16:01:08     60s] AAE_INFO: Post Route call back at the end of routeDesign
[12/12 16:01:08     60s] #routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1651.66 (MB), peak = 1721.82 (MB)
[12/12 16:01:08     60s] 
[12/12 16:01:08     60s] *** Summary of all messages that are not suppressed in this session:
[12/12 16:01:08     60s] Severity  ID               Count  Summary                                  
[12/12 16:01:08     60s] WARNING   IMPMSMV-1810        12  Net %s, driver %s (cell %s) voltage %g d...
[12/12 16:01:08     60s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/12 16:01:08     60s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/12 16:01:08     60s] *** Message Summary: 14 warning(s), 0 error(s)
[12/12 16:01:08     60s] 
[12/12 16:01:08     60s] ### Time Record (routeDesign) is uninstalled.
[12/12 16:01:08     60s] ### 
[12/12 16:01:08     60s] ###   Scalability Statistics
[12/12 16:01:08     60s] ### 
[12/12 16:01:08     60s] ### --------------------------------+----------------+----------------+----------------+
[12/12 16:01:08     60s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/12 16:01:08     60s] ### --------------------------------+----------------+----------------+----------------+
[12/12 16:01:08     60s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:08     60s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:08     60s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:08     60s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:08     60s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:08     60s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:08     60s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:08     60s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:08     60s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:08     60s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[12/12 16:01:08     60s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:08     60s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[12/12 16:01:08     60s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[12/12 16:01:08     60s] ### --------------------------------+----------------+----------------+----------------+
[12/12 16:01:08     60s] ### 
[12/12 16:01:08     60s] #% End routeDesign (date=12/12 16:01:08, total cpu=0:00:04.7, real=0:00:04.0, peak res=1666.9M, current mem=1651.7M)
[12/12 16:01:08     60s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[12/12 16:01:08     60s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[12/12 16:01:08     60s] <CMD> optDesign -postRoute
[12/12 16:01:08     60s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1651.7M, totSessionCpu=0:01:01 **
[12/12 16:01:08     60s] *** optDesign #2 [begin] : totSession cpu/real = 0:01:00.8/0:01:10.3 (0.9), mem = 1886.2M
[12/12 16:01:08     60s] Info: 1 threads available for lower-level modules during optimization.
[12/12 16:01:08     60s] GigaOpt running with 1 threads.
[12/12 16:01:08     60s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:00.8/0:01:10.3 (0.9), mem = 1886.2M
[12/12 16:01:08     60s] **INFO: User settings:
[12/12 16:01:08     60s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/12 16:01:08     60s] setNanoRouteMode -grouteExpTdStdDelay                           50.6
[12/12 16:01:08     60s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/12 16:01:08     60s] setExtractRCMode -engine                                        preRoute
[12/12 16:01:08     60s] setUsefulSkewMode -ecoRoute                                     false
[12/12 16:01:08     60s] setDelayCalMode -enable_high_fanout                             true
[12/12 16:01:08     60s] setDelayCalMode -engine                                         aae
[12/12 16:01:08     60s] setDelayCalMode -ignoreNetLoad                                  false
[12/12 16:01:08     60s] setDelayCalMode -socv_accuracy_mode                             low
[12/12 16:01:08     60s] setOptMode -activeSetupViews                                    { my_analysis_view_setup }
[12/12 16:01:08     60s] setOptMode -autoSetupViews                                      { my_analysis_view_setup}
[12/12 16:01:08     60s] setOptMode -autoTDGRSetupViews                                  { my_analysis_view_setup}
[12/12 16:01:08     60s] setOptMode -drcMargin                                           0
[12/12 16:01:08     60s] setOptMode -fixCap                                              true
[12/12 16:01:08     60s] setOptMode -fixDrc                                              true
[12/12 16:01:08     60s] setOptMode -fixFanoutLoad                                       false
[12/12 16:01:08     60s] setOptMode -fixTran                                             true
[12/12 16:01:08     60s] setOptMode -optimizeFF                                          true
[12/12 16:01:08     60s] setOptMode -setupTargetSlack                                    0
[12/12 16:01:08     60s] setSIMode -separate_delta_delay_on_data                         true
[12/12 16:01:08     60s] setPlaceMode -place_design_floorplan_mode                       false
[12/12 16:01:08     60s] setAnalysisMode -analysisType                                   onChipVariation
[12/12 16:01:08     60s] setAnalysisMode -checkType                                      setup
[12/12 16:01:08     60s] setAnalysisMode -clkSrcPath                                     true
[12/12 16:01:08     60s] setAnalysisMode -clockPropagation                               sdcControl
[12/12 16:01:08     60s] setAnalysisMode -cppr                                           both
[12/12 16:01:08     60s] setAnalysisMode -usefulSkew                                     true
[12/12 16:01:08     60s] 
[12/12 16:01:08     60s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/12 16:01:08     60s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/12 16:01:08     60s] 
[12/12 16:01:08     60s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/12 16:01:08     60s] Summary for sequential cells identification: 
[12/12 16:01:08     60s]   Identified SBFF number: 114
[12/12 16:01:08     60s]   Identified MBFF number: 0
[12/12 16:01:08     60s]   Identified SB Latch number: 0
[12/12 16:01:08     60s]   Identified MB Latch number: 0
[12/12 16:01:08     60s]   Not identified SBFF number: 6
[12/12 16:01:08     60s]   Not identified MBFF number: 0
[12/12 16:01:08     60s]   Not identified SB Latch number: 0
[12/12 16:01:08     60s]   Not identified MB Latch number: 0
[12/12 16:01:08     60s]   Number of sequential cells which are not FFs: 83
[12/12 16:01:08     60s]  Visiting view : my_analysis_view_setup
[12/12 16:01:08     60s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/12 16:01:08     60s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/12 16:01:08     60s]  Visiting view : my_analysis_view_hold
[12/12 16:01:08     60s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/12 16:01:08     60s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/12 16:01:08     60s] TLC MultiMap info (StdDelay):
[12/12 16:01:08     60s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/12 16:01:08     60s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/12 16:01:08     60s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/12 16:01:08     60s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/12 16:01:08     60s]  Setting StdDelay to: 50.6ps
[12/12 16:01:08     60s] 
[12/12 16:01:08     60s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/12 16:01:08     60s] Need call spDPlaceInit before registerPrioInstLoc.
[12/12 16:01:08     60s] Switching SI Aware to true by default in postroute mode   
[12/12 16:01:08     60s] AAE_INFO: switching -siAware from false to true ...
[12/12 16:01:08     60s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/12 16:01:08     60s] OPERPROF: Starting DPlace-Init at level 1, MEM:1894.2M, EPOCH TIME: 1765535468.924410
[12/12 16:01:08     60s] Processing tracks to init pin-track alignment.
[12/12 16:01:08     60s] z: 2, totalTracks: 1
[12/12 16:01:08     60s] z: 4, totalTracks: 1
[12/12 16:01:08     60s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:01:08     60s] All LLGs are deleted
[12/12 16:01:08     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:08     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:08     60s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1894.2M, EPOCH TIME: 1765535468.927996
[12/12 16:01:08     60s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1894.2M, EPOCH TIME: 1765535468.928360
[12/12 16:01:08     60s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1894.2M, EPOCH TIME: 1765535468.928474
[12/12 16:01:08     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:08     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:08     60s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1894.2M, EPOCH TIME: 1765535468.928642
[12/12 16:01:08     60s] Max number of tech site patterns supported in site array is 256.
[12/12 16:01:08     60s] Core basic site is CoreSite
[12/12 16:01:08     60s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1894.2M, EPOCH TIME: 1765535468.941115
[12/12 16:01:08     60s] After signature check, allow fast init is false, keep pre-filter is true.
[12/12 16:01:08     60s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/12 16:01:08     60s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1894.2M, EPOCH TIME: 1765535468.942487
[12/12 16:01:08     60s] SiteArray: non-trimmed site array dimensions = 155 x 1553
[12/12 16:01:08     60s] SiteArray: use 1,392,640 bytes
[12/12 16:01:08     60s] SiteArray: current memory after site array memory allocation 1894.2M
[12/12 16:01:08     60s] SiteArray: FP blocked sites are writable
[12/12 16:01:08     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 16:01:08     60s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1894.2M, EPOCH TIME: 1765535468.946009
[12/12 16:01:08     60s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.013, REAL:0.013, MEM:1894.2M, EPOCH TIME: 1765535468.959093
[12/12 16:01:08     60s] SiteArray: number of non floorplan blocked sites for llg default is 240715
[12/12 16:01:08     60s] Atter site array init, number of instance map data is 0.
[12/12 16:01:08     60s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.033, REAL:0.033, MEM:1894.2M, EPOCH TIME: 1765535468.961739
[12/12 16:01:08     60s] 
[12/12 16:01:08     60s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:08     60s] OPERPROF:     Starting CMU at level 3, MEM:1894.2M, EPOCH TIME: 1765535468.962627
[12/12 16:01:08     60s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1894.2M, EPOCH TIME: 1765535468.963199
[12/12 16:01:08     60s] 
[12/12 16:01:08     60s] Bad Lib Cell Checking (CMU) is done! (0)
[12/12 16:01:08     60s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.035, MEM:1894.2M, EPOCH TIME: 1765535468.963793
[12/12 16:01:08     60s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1894.2M, EPOCH TIME: 1765535468.963843
[12/12 16:01:08     60s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1894.2M, EPOCH TIME: 1765535468.963887
[12/12 16:01:08     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1894.2MB).
[12/12 16:01:08     60s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.041, MEM:1894.2M, EPOCH TIME: 1765535468.965846
[12/12 16:01:08     60s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1894.2M, EPOCH TIME: 1765535468.965968
[12/12 16:01:08     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:08     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:08     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:08     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:08     60s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1892.2M, EPOCH TIME: 1765535468.969070
[12/12 16:01:08     60s] 
[12/12 16:01:08     60s] Creating Lib Analyzer ...
[12/12 16:01:08     60s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[12/12 16:01:08     60s] Type 'man IMPOPT-7077' for more detail.
[12/12 16:01:09     60s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:01:09     60s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/12 16:01:09     60s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:01:09     60s] 
[12/12 16:01:09     61s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:02 mem=1914.2M
[12/12 16:01:09     61s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:02 mem=1914.2M
[12/12 16:01:09     61s] Creating Lib Analyzer, finished. 
[12/12 16:01:09     61s] Effort level <high> specified for reg2reg path_group
[12/12 16:01:09     61s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[12/12 16:01:09     61s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1673.8M, totSessionCpu=0:01:02 **
[12/12 16:01:09     61s] Existing Dirty Nets : 0
[12/12 16:01:09     61s] New Signature Flow (optDesignCheckOptions) ....
[12/12 16:01:09     61s] #Taking db snapshot
[12/12 16:01:09     61s] #Taking db snapshot ... done
[12/12 16:01:09     61s] OPERPROF: Starting checkPlace at level 1, MEM:1916.2M, EPOCH TIME: 1765535469.989316
[12/12 16:01:09     61s] Processing tracks to init pin-track alignment.
[12/12 16:01:09     61s] z: 2, totalTracks: 1
[12/12 16:01:09     61s] z: 4, totalTracks: 1
[12/12 16:01:09     61s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:01:09     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1916.2M, EPOCH TIME: 1765535469.992224
[12/12 16:01:09     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:09     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:10     61s] 
[12/12 16:01:10     61s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:10     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1916.2M, EPOCH TIME: 1765535470.005017
[12/12 16:01:10     61s] Begin checking placement ... (start mem=1916.2M, init mem=1916.2M)
[12/12 16:01:10     61s] Begin checking exclusive groups violation ...
[12/12 16:01:10     61s] There are 0 groups to check, max #box is 0, total #box is 0
[12/12 16:01:10     61s] Finished checking exclusive groups violations. Found 0 Vio.
[12/12 16:01:10     61s] 
[12/12 16:01:10     61s] Running CheckPlace using 1 thread in normal mode...
[12/12 16:01:10     61s] 
[12/12 16:01:10     61s] ...checkPlace normal is done!
[12/12 16:01:10     61s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1916.2M, EPOCH TIME: 1765535470.008549
[12/12 16:01:10     61s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1916.2M, EPOCH TIME: 1765535470.008723
[12/12 16:01:10     61s] *info: Placed = 174           
[12/12 16:01:10     61s] *info: Unplaced = 0           
[12/12 16:01:10     61s] Placement Density:0.42%(3155/754882)
[12/12 16:01:10     61s] Placement Density (including fixed std cells):0.42%(3155/754882)
[12/12 16:01:10     61s] All LLGs are deleted
[12/12 16:01:10     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:01:10     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:10     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1916.2M, EPOCH TIME: 1765535470.010133
[12/12 16:01:10     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1916.2M, EPOCH TIME: 1765535470.010475
[12/12 16:01:10     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:10     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:10     61s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1916.2M)
[12/12 16:01:10     61s] OPERPROF: Finished checkPlace at level 1, CPU:0.022, REAL:0.023, MEM:1916.2M, EPOCH TIME: 1765535470.011931
[12/12 16:01:10     61s]  Initial DC engine is -> aae
[12/12 16:01:10     61s]  
[12/12 16:01:10     61s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/12 16:01:10     61s]  
[12/12 16:01:10     61s]  
[12/12 16:01:10     61s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/12 16:01:10     61s]  
[12/12 16:01:10     61s] Reset EOS DB
[12/12 16:01:10     61s] Ignoring AAE DB Resetting ...
[12/12 16:01:10     61s]  Set Options for AAE Based Opt flow 
[12/12 16:01:10     61s] *** optDesign -postRoute ***
[12/12 16:01:10     61s] DRC Margin: user margin 0.0; extra margin 0
[12/12 16:01:10     61s] Setup Target Slack: user slack 0
[12/12 16:01:10     61s] Hold Target Slack: user slack 0
[12/12 16:01:10     62s] Opt: RC extraction mode changed to 'detail'
[12/12 16:01:10     62s] All LLGs are deleted
[12/12 16:01:10     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:10     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:10     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1916.2M, EPOCH TIME: 1765535470.090848
[12/12 16:01:10     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1916.2M, EPOCH TIME: 1765535470.091228
[12/12 16:01:10     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1916.2M, EPOCH TIME: 1765535470.091337
[12/12 16:01:10     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:10     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:10     62s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1916.2M, EPOCH TIME: 1765535470.091494
[12/12 16:01:10     62s] Max number of tech site patterns supported in site array is 256.
[12/12 16:01:10     62s] Core basic site is CoreSite
[12/12 16:01:10     62s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1916.2M, EPOCH TIME: 1765535470.103931
[12/12 16:01:10     62s] After signature check, allow fast init is true, keep pre-filter is true.
[12/12 16:01:10     62s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/12 16:01:10     62s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1916.2M, EPOCH TIME: 1765535470.105305
[12/12 16:01:10     62s] Fast DP-INIT is on for default
[12/12 16:01:10     62s] Atter site array init, number of instance map data is 0.
[12/12 16:01:10     62s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1916.2M, EPOCH TIME: 1765535470.109421
[12/12 16:01:10     62s] 
[12/12 16:01:10     62s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:10     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.019, MEM:1916.2M, EPOCH TIME: 1765535470.110831
[12/12 16:01:10     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:10     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:10     62s] 
[12/12 16:01:10     62s] TimeStamp Deleting Cell Server Begin ...
[12/12 16:01:10     62s] Deleting Lib Analyzer.
[12/12 16:01:10     62s] 
[12/12 16:01:10     62s] TimeStamp Deleting Cell Server End ...
[12/12 16:01:10     62s] Multi-VT timing optimization disabled based on library information.
[12/12 16:01:10     62s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/12 16:01:10     62s] 
[12/12 16:01:10     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/12 16:01:10     62s] Summary for sequential cells identification: 
[12/12 16:01:10     62s]   Identified SBFF number: 114
[12/12 16:01:10     62s]   Identified MBFF number: 0
[12/12 16:01:10     62s]   Identified SB Latch number: 0
[12/12 16:01:10     62s]   Identified MB Latch number: 0
[12/12 16:01:10     62s]   Not identified SBFF number: 6
[12/12 16:01:10     62s]   Not identified MBFF number: 0
[12/12 16:01:10     62s]   Not identified SB Latch number: 0
[12/12 16:01:10     62s]   Not identified MB Latch number: 0
[12/12 16:01:10     62s]   Number of sequential cells which are not FFs: 83
[12/12 16:01:10     62s]  Visiting view : my_analysis_view_setup
[12/12 16:01:10     62s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/12 16:01:10     62s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/12 16:01:10     62s]  Visiting view : my_analysis_view_hold
[12/12 16:01:10     62s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/12 16:01:10     62s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/12 16:01:10     62s] TLC MultiMap info (StdDelay):
[12/12 16:01:10     62s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/12 16:01:10     62s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/12 16:01:10     62s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/12 16:01:10     62s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/12 16:01:10     62s]  Setting StdDelay to: 50.6ps
[12/12 16:01:10     62s] 
[12/12 16:01:10     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/12 16:01:10     62s] 
[12/12 16:01:10     62s] TimeStamp Deleting Cell Server Begin ...
[12/12 16:01:10     62s] 
[12/12 16:01:10     62s] TimeStamp Deleting Cell Server End ...
[12/12 16:01:10     62s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:02.1/0:01:11.6 (0.9), mem = 1916.2M
[12/12 16:01:10     62s] 
[12/12 16:01:10     62s] =============================================================================================
[12/12 16:01:10     62s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.15-s110_1
[12/12 16:01:10     62s] =============================================================================================
[12/12 16:01:10     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:01:10     62s] ---------------------------------------------------------------------------------------------
[12/12 16:01:10     62s] [ CellServerInit         ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.4
[12/12 16:01:10     62s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  73.3 % )     0:00:01.0 /  0:00:01.0    1.0
[12/12 16:01:10     62s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:10     62s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:10     62s] [ CheckPlace             ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.3
[12/12 16:01:10     62s] [ MISC                   ]          0:00:00.3  (  23.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/12 16:01:10     62s] ---------------------------------------------------------------------------------------------
[12/12 16:01:10     62s]  InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/12 16:01:10     62s] ---------------------------------------------------------------------------------------------
[12/12 16:01:10     62s] 
[12/12 16:01:10     62s] ** INFO : this run is activating 'postRoute' automaton
[12/12 16:01:10     62s] **INFO: flowCheckPoint #1 InitialSummary
[12/12 16:01:10     62s] Extraction called for design 'source' of instances=322 and nets=233 using extraction engine 'postRoute' at effort level 'low' .
[12/12 16:01:10     62s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 16:01:10     62s] Type 'man IMPEXT-3530' for more detail.
[12/12 16:01:10     62s] PostRoute (effortLevel low) RC Extraction called for design source.
[12/12 16:01:10     62s] RC Extraction called in multi-corner(1) mode.
[12/12 16:01:10     62s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/12 16:01:10     62s] Type 'man IMPEXT-6197' for more detail.
[12/12 16:01:10     62s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/12 16:01:10     62s] * Layer Id             : 1 - M1
[12/12 16:01:10     62s]       Thickness        : 0.54
[12/12 16:01:10     62s]       Min Width        : 0.23
[12/12 16:01:10     62s]       Layer Dielectric : 4.1
[12/12 16:01:10     62s] * Layer Id             : 2 - M2
[12/12 16:01:10     62s]       Thickness        : 0.54
[12/12 16:01:10     62s]       Min Width        : 0.28
[12/12 16:01:10     62s]       Layer Dielectric : 4.1
[12/12 16:01:10     62s] * Layer Id             : 3 - M3
[12/12 16:01:10     62s]       Thickness        : 0.54
[12/12 16:01:10     62s]       Min Width        : 0.28
[12/12 16:01:10     62s]       Layer Dielectric : 4.1
[12/12 16:01:10     62s] * Layer Id             : 4 - M4
[12/12 16:01:10     62s]       Thickness        : 0.84
[12/12 16:01:10     62s]       Min Width        : 0.44
[12/12 16:01:10     62s]       Layer Dielectric : 4.1
[12/12 16:01:10     62s] extractDetailRC Option : -outfile /tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d  -basic
[12/12 16:01:10     62s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/12 16:01:10     62s]       RC Corner Indexes            0   
[12/12 16:01:10     62s] Capacitance Scaling Factor   : 1.00000 
[12/12 16:01:10     62s] Coupling Cap. Scaling Factor : 1.00000 
[12/12 16:01:10     62s] Resistance Scaling Factor    : 1.00000 
[12/12 16:01:10     62s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 16:01:10     62s] Clock Res. Scaling Factor    : 1.00000 
[12/12 16:01:10     62s] Shrink Factor                : 1.00000
[12/12 16:01:10     62s] 
[12/12 16:01:10     62s] Trim Metal Layers:
[12/12 16:01:10     62s] LayerId::1 widthSet size::1
[12/12 16:01:10     62s] LayerId::2 widthSet size::1
[12/12 16:01:10     62s] LayerId::3 widthSet size::1
[12/12 16:01:10     62s] LayerId::4 widthSet size::1
[12/12 16:01:10     62s] eee: pegSigSF::1.070000
[12/12 16:01:10     62s] Initializing multi-corner resistance tables ...
[12/12 16:01:10     62s] eee: l::1 avDens::0.110494 usedTrk::2597.488752 availTrk::23507.914525 sigTrk::2597.488752
[12/12 16:01:10     62s] eee: l::2 avDens::0.029434 usedTrk::283.648303 availTrk::9636.601162 sigTrk::283.648303
[12/12 16:01:10     62s] eee: l::3 avDens::0.015625 usedTrk::249.040357 availTrk::15938.915735 sigTrk::249.040357
[12/12 16:01:10     62s] eee: l::4 avDens::0.048540 usedTrk::891.495537 availTrk::18366.133258 sigTrk::891.495537
[12/12 16:01:10     62s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.000000 uaWl=1.000000 uaWlH=0.345690 aWlH=0.000000 lMod=0 pMax=0.855800 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/12 16:01:10     62s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1916.2M)
[12/12 16:01:10     62s] Creating parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d' for storing RC.
[12/12 16:01:10     62s] Extracted 10.0589% (CPU Time= 0:00:00.0  MEM= 1960.2M)
[12/12 16:01:10     62s] Extracted 20.0642% (CPU Time= 0:00:00.0  MEM= 1960.2M)
[12/12 16:01:10     62s] Extracted 30.0696% (CPU Time= 0:00:00.0  MEM= 1960.2M)
[12/12 16:01:10     62s] Extracted 40.0749% (CPU Time= 0:00:00.0  MEM= 1960.2M)
[12/12 16:01:10     62s] Extracted 50.0803% (CPU Time= 0:00:00.0  MEM= 1960.2M)
[12/12 16:01:10     62s] Extracted 60.0856% (CPU Time= 0:00:00.0  MEM= 1960.2M)
[12/12 16:01:10     62s] Extracted 70.091% (CPU Time= 0:00:00.0  MEM= 1960.2M)
[12/12 16:01:10     62s] Extracted 80.0963% (CPU Time= 0:00:00.0  MEM= 1960.2M)
[12/12 16:01:10     62s] Extracted 90.1017% (CPU Time= 0:00:00.0  MEM= 1960.2M)
[12/12 16:01:10     62s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1960.2M)
[12/12 16:01:10     62s] Number of Extracted Resistors     : 3212
[12/12 16:01:10     62s] Number of Extracted Ground Cap.   : 3272
[12/12 16:01:10     62s] Number of Extracted Coupling Cap. : 6172
[12/12 16:01:10     62s] Opening parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d' for reading (mem: 1928.984M)
[12/12 16:01:10     62s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/12 16:01:10     62s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1929.0M)
[12/12 16:01:10     62s] Creating parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb_Filter.rcdb.d' for storing RC.
[12/12 16:01:10     62s] Closing parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d': 195 access done (mem: 1932.984M)
[12/12 16:01:10     62s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1932.984M)
[12/12 16:01:10     62s] Opening parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d' for reading (mem: 1932.984M)
[12/12 16:01:10     62s] processing rcdb (/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d) for hinst (top) of cell (source);
[12/12 16:01:11     62s] Closing parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d': 0 access done (mem: 1932.984M)
[12/12 16:01:11     62s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=1932.984M)
[12/12 16:01:11     62s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1932.984M)
[12/12 16:01:11     62s] Opening parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d' for reading (mem: 1932.984M)
[12/12 16:01:11     62s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1933.0M)
[12/12 16:01:11     62s] 
[12/12 16:01:11     62s] Trim Metal Layers:
[12/12 16:01:11     62s] LayerId::1 widthSet size::1
[12/12 16:01:11     62s] LayerId::2 widthSet size::1
[12/12 16:01:11     62s] LayerId::3 widthSet size::1
[12/12 16:01:11     62s] LayerId::4 widthSet size::1
[12/12 16:01:11     62s] eee: pegSigSF::1.070000
[12/12 16:01:11     62s] Initializing multi-corner resistance tables ...
[12/12 16:01:11     62s] eee: l::1 avDens::0.110494 usedTrk::2597.488752 availTrk::23507.914525 sigTrk::2597.488752
[12/12 16:01:11     62s] eee: l::2 avDens::0.029434 usedTrk::283.648303 availTrk::9636.601162 sigTrk::283.648303
[12/12 16:01:11     62s] eee: l::3 avDens::0.015625 usedTrk::249.040357 availTrk::15938.915735 sigTrk::249.040357
[12/12 16:01:11     62s] eee: l::4 avDens::0.048540 usedTrk::891.495537 availTrk::18366.133258 sigTrk::891.495537
[12/12 16:01:11     62s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.000000 uaWl=1.000000 uaWlH=0.345690 aWlH=0.000000 lMod=0 pMax=0.855800 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/12 16:01:11     62s] AAE DB initialization (MEM=1971.14 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/12 16:01:11     62s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:02.6/0:01:12.6 (0.9), mem = 1971.1M
[12/12 16:01:11     62s] AAE_INFO: switching -siAware from true to false ...
[12/12 16:01:11     62s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[12/12 16:01:11     62s] Starting delay calculation for Hold views
[12/12 16:01:11     62s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/12 16:01:11     62s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/12 16:01:11     62s] AAE DB initialization (MEM=1969.14 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/12 16:01:11     62s] #################################################################################
[12/12 16:01:11     62s] # Design Stage: PostRoute
[12/12 16:01:11     62s] # Design Name: source
[12/12 16:01:11     62s] # Design Mode: 90nm
[12/12 16:01:11     62s] # Analysis Mode: MMMC OCV 
[12/12 16:01:11     62s] # Parasitics Mode: SPEF/RCDB 
[12/12 16:01:11     62s] # Signoff Settings: SI Off 
[12/12 16:01:11     62s] #################################################################################
[12/12 16:01:11     62s] Calculate late delays in OCV mode...
[12/12 16:01:11     62s] Calculate early delays in OCV mode...
[12/12 16:01:11     62s] Topological Sorting (REAL = 0:00:00.0, MEM = 1969.1M, InitMEM = 1969.1M)
[12/12 16:01:11     62s] Start delay calculation (fullDC) (1 T). (MEM=1969.14)
[12/12 16:01:11     62s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[12/12 16:01:11     62s] Start AAE Lib Loading. (MEM=1988.87)
[12/12 16:01:11     62s] End AAE Lib Loading. (MEM=2007.95 CPU=0:00:00.0 Real=0:00:00.0)
[12/12 16:01:11     62s] End AAE Lib Interpolated Model. (MEM=2007.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:11     62s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver psign/PAD (cell pc3d01) voltage 3.6 for view my_analysis_view_hold.
[12/12 16:01:11     62s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     62s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_7/PAD (cell pc3d01) voltage 3.6 for view my_analysis_view_hold.
[12/12 16:01:11     62s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     62s] **WARN: (IMPMSMV-1810):	Net result[6], driver result_reg[6]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_6/PAD (cell pc3d01) voltage 3.6 for view my_analysis_view_hold.
[12/12 16:01:11     62s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     62s] **WARN: (IMPMSMV-1810):	Net result[5], driver result_reg[5]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_5/PAD (cell pc3d01) voltage 3.6 for view my_analysis_view_hold.
[12/12 16:01:11     62s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     62s] **WARN: (IMPMSMV-1810):	Net result[4], driver result_reg[4]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_4/PAD (cell pc3d01) voltage 3.6 for view my_analysis_view_hold.
[12/12 16:01:11     62s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     62s] **WARN: (IMPMSMV-1810):	Net result[3], driver result_reg[3]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_3/PAD (cell pc3d01) voltage 3.6 for view my_analysis_view_hold.
[12/12 16:01:11     62s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     62s] **WARN: (IMPMSMV-1810):	Net result[2], driver result_reg[2]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_2/PAD (cell pc3d01) voltage 3.6 for view my_analysis_view_hold.
[12/12 16:01:11     62s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     62s] **WARN: (IMPMSMV-1810):	Net result[1], driver result_reg[1]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_1/PAD (cell pc3d01) voltage 3.6 for view my_analysis_view_hold.
[12/12 16:01:11     62s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     62s] **WARN: (IMPMSMV-1810):	Net result[0], driver result_reg[0]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_0/PAD (cell pc3d01) voltage 3.6 for view my_analysis_view_hold.
[12/12 16:01:11     62s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     62s] **WARN: (IMPMSMV-1810):	Net carry, driver carry_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pcarry/PAD (cell pc3d01) voltage 3.6 for view my_analysis_view_hold.
[12/12 16:01:11     62s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     62s] **WARN: (IMPMSMV-1810):	Net zero, driver zero_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver pzero/PAD (cell pc3d01) voltage 3.6 for view my_analysis_view_hold.
[12/12 16:01:11     62s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     62s] **WARN: (IMPMSMV-1810):	Net overflow, driver overflow_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver poverflow/PAD (cell pc3d01) voltage 3.6 for view my_analysis_view_hold.
[12/12 16:01:11     62s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     62s] Total number of fetched objects 228
[12/12 16:01:11     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:11     62s] End delay calculation. (MEM=2041.18 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:01:11     62s] End delay calculation (fullDC). (MEM=2041.18 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:01:11     62s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2041.2M) ***
[12/12 16:01:11     62s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:03 mem=2033.2M)
[12/12 16:01:11     62s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:03 mem=2033.2M ***
[12/12 16:01:11     62s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[12/12 16:01:11     62s] AAE_INFO: switching -siAware from false to true ...
[12/12 16:01:11     62s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/12 16:01:11     62s] Starting delay calculation for Setup views
[12/12 16:01:11     63s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/12 16:01:11     63s] AAE_INFO: resetNetProps viewIdx 0 
[12/12 16:01:11     63s] Starting SI iteration 1 using Infinite Timing Windows
[12/12 16:01:11     63s] #################################################################################
[12/12 16:01:11     63s] # Design Stage: PostRoute
[12/12 16:01:11     63s] # Design Name: source
[12/12 16:01:11     63s] # Design Mode: 90nm
[12/12 16:01:11     63s] # Analysis Mode: MMMC OCV 
[12/12 16:01:11     63s] # Parasitics Mode: SPEF/RCDB 
[12/12 16:01:11     63s] # Signoff Settings: SI On 
[12/12 16:01:11     63s] #################################################################################
[12/12 16:01:11     63s] AAE_INFO: 1 threads acquired from CTE.
[12/12 16:01:11     63s] Setting infinite Tws ...
[12/12 16:01:11     63s] First Iteration Infinite Tw... 
[12/12 16:01:11     63s] Calculate early delays in OCV mode...
[12/12 16:01:11     63s] Calculate late delays in OCV mode...
[12/12 16:01:11     63s] Topological Sorting (REAL = 0:00:00.0, MEM = 2028.7M, InitMEM = 2028.7M)
[12/12 16:01:11     63s] Start delay calculation (fullDC) (1 T). (MEM=2028.71)
[12/12 16:01:11     63s] *** Calculating scaling factor for my_max_library_set libraries using the default operating condition of each library.
[12/12 16:01:11     63s] End AAE Lib Interpolated Model. (MEM=2040.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:11     63s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver psign/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:11     63s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     63s] **WARN: (IMPMSMV-1810):	Net result[7], driver result_reg[7]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_7/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:11     63s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     63s] **WARN: (IMPMSMV-1810):	Net result[6], driver result_reg[6]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_6/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:11     63s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     63s] **WARN: (IMPMSMV-1810):	Net result[5], driver result_reg[5]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_5/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:11     63s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     63s] **WARN: (IMPMSMV-1810):	Net result[4], driver result_reg[4]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_4/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:11     63s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     63s] **WARN: (IMPMSMV-1810):	Net result[3], driver result_reg[3]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_3/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:11     63s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     63s] **WARN: (IMPMSMV-1810):	Net result[2], driver result_reg[2]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_2/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:11     63s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     63s] **WARN: (IMPMSMV-1810):	Net result[1], driver result_reg[1]/Q (cell dfnrq1) voltage 1.62 does not match receiver presult_1/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[12/12 16:01:11     63s] Type 'man IMPMSMV-1810' for more detail.
[12/12 16:01:11     63s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[12/12 16:01:11     63s] To increase the message display limit, refer to the product command reference manual.
[12/12 16:01:11     63s] Total number of fetched objects 228
[12/12 16:01:11     63s] AAE_INFO-618: Total number of nets in the design is 233,  97.9 percent of the nets selected for SI analysis
[12/12 16:01:11     63s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:11     63s] End delay calculation. (MEM=2025.06 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:01:11     63s] End delay calculation (fullDC). (MEM=2025.06 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:01:11     63s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2025.1M) ***
[12/12 16:01:11     63s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2025.1M)
[12/12 16:01:11     63s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/12 16:01:11     63s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2025.1M)
[12/12 16:01:11     63s] 
[12/12 16:01:11     63s] Executing IPO callback for view pruning ..
[12/12 16:01:11     63s] Starting SI iteration 2
[12/12 16:01:11     63s] Calculate early delays in OCV mode...
[12/12 16:01:11     63s] Calculate late delays in OCV mode...
[12/12 16:01:11     63s] Start delay calculation (fullDC) (1 T). (MEM=1964.18)
[12/12 16:01:11     63s] End AAE Lib Interpolated Model. (MEM=1964.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:11     63s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/12 16:01:11     63s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 228. 
[12/12 16:01:11     63s] Total number of fetched objects 228
[12/12 16:01:11     63s] AAE_INFO-618: Total number of nets in the design is 233,  11.6 percent of the nets selected for SI analysis
[12/12 16:01:11     63s] End delay calculation. (MEM=2006.94 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:01:11     63s] End delay calculation (fullDC). (MEM=2006.94 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:01:11     63s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2006.9M) ***
[12/12 16:01:12     63s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:03 mem=2006.9M)
[12/12 16:01:12     63s] End AAE Lib Interpolated Model. (MEM=2006.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:12     63s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2006.9M, EPOCH TIME: 1765535472.053151
[12/12 16:01:12     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:12     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:12     63s] 
[12/12 16:01:12     63s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:12     63s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:2006.9M, EPOCH TIME: 1765535472.068996
[12/12 16:01:12     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:12     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:12     63s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.568 |   N/A   | -30.568 |
|           TNS (ns):|-194.079 |   N/A   |-194.079 |
|    Violating Paths:|   12    |   N/A   |   12    |
|          All Paths:|   23    |   N/A   |   23    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |     11 (11)      |
|   max_fanout   |      0 (0)       |     0      |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2022.2M, EPOCH TIME: 1765535472.097844
[12/12 16:01:12     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:12     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:12     63s] 
[12/12 16:01:12     63s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:12     63s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:2022.2M, EPOCH TIME: 1765535472.113770
[12/12 16:01:12     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:12     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:12     63s] Density: 0.418%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:01.0 (1.0), totSession cpu/real = 0:01:03.5/0:01:13.6 (0.9), mem = 2022.2M
[12/12 16:01:12     63s] 
[12/12 16:01:12     63s] =============================================================================================
[12/12 16:01:12     63s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.15-s110_1
[12/12 16:01:12     63s] =============================================================================================
[12/12 16:01:12     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:01:12     63s] ---------------------------------------------------------------------------------------------
[12/12 16:01:12     63s] [ ViewPruning            ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:12     63s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/12 16:01:12     63s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:12     63s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:12     63s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:12     63s] [ TimingUpdate           ]      3   0:00:00.4  (  42.5 % )     0:00:00.7 /  0:00:00.7    1.0
[12/12 16:01:12     63s] [ FullDelayCalc          ]      3   0:00:00.3  (  30.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/12 16:01:12     63s] [ TimingReport           ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[12/12 16:01:12     63s] [ MISC                   ]          0:00:00.2  (  18.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:01:12     63s] ---------------------------------------------------------------------------------------------
[12/12 16:01:12     63s]  BuildHoldData #1 TOTAL             0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.9    1.0
[12/12 16:01:12     63s] ---------------------------------------------------------------------------------------------
[12/12 16:01:12     63s] 
[12/12 16:01:12     63s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1709.7M, totSessionCpu=0:01:04 **
[12/12 16:01:12     63s] OPTC: m1 20.0 20.0
[12/12 16:01:12     63s] Setting latch borrow mode to budget during optimization.
[12/12 16:01:12     63s] **INFO: flowCheckPoint #2 OptimizationPass1
[12/12 16:01:12     63s] Glitch fixing enabled
[12/12 16:01:12     63s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/12 16:01:12     63s] **INFO: Start fixing DRV (Mem = 1979.20M) ...
[12/12 16:01:12     63s] Begin: GigaOpt DRV Optimization
[12/12 16:01:12     63s] Glitch fixing enabled
[12/12 16:01:12     63s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[12/12 16:01:12     63s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:03.6/0:01:13.7 (0.9), mem = 1979.2M
[12/12 16:01:12     63s] Info: 32 io nets excluded
[12/12 16:01:12     63s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:01:12     63s] End AAE Lib Interpolated Model. (MEM=1979.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:12     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.21
[12/12 16:01:12     63s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:01:12     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=1979.2M
[12/12 16:01:12     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:1979.2M, EPOCH TIME: 1765535472.237714
[12/12 16:01:12     63s] Processing tracks to init pin-track alignment.
[12/12 16:01:12     63s] z: 2, totalTracks: 1
[12/12 16:01:12     63s] z: 4, totalTracks: 1
[12/12 16:01:12     63s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:01:12     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1979.2M, EPOCH TIME: 1765535472.241356
[12/12 16:01:12     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:12     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:12     63s] 
[12/12 16:01:12     63s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:12     63s] 
[12/12 16:01:12     63s]  Skipping Bad Lib Cell Checking (CMU) !
[12/12 16:01:12     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1979.2M, EPOCH TIME: 1765535472.256958
[12/12 16:01:12     63s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1979.2M, EPOCH TIME: 1765535472.257030
[12/12 16:01:12     63s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1979.2M, EPOCH TIME: 1765535472.257071
[12/12 16:01:12     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1979.2MB).
[12/12 16:01:12     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:1979.2M, EPOCH TIME: 1765535472.257175
[12/12 16:01:12     63s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:01:12     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=1979.2M
[12/12 16:01:12     63s] #optDebug: Start CG creation (mem=1979.2M)
[12/12 16:01:12     63s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 39.200000 
[12/12 16:01:12     63s] (cpu=0:00:00.2, mem=2051.1M)
[12/12 16:01:12     63s]  ...processing cgPrt (cpu=0:00:00.2, mem=2051.1M)
[12/12 16:01:12     63s]  ...processing cgEgp (cpu=0:00:00.2, mem=2051.1M)
[12/12 16:01:12     63s]  ...processing cgPbk (cpu=0:00:00.2, mem=2051.1M)
[12/12 16:01:12     63s]  ...processing cgNrb(cpu=0:00:00.2, mem=2051.1M)
[12/12 16:01:12     63s]  ...processing cgObs (cpu=0:00:00.2, mem=2051.1M)
[12/12 16:01:12     63s]  ...processing cgCon (cpu=0:00:00.2, mem=2051.1M)
[12/12 16:01:12     63s]  ...processing cgPdm (cpu=0:00:00.2, mem=2051.1M)
[12/12 16:01:12     63s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2051.1M)
[12/12 16:01:12     63s] ### Creating RouteCongInterface, started
[12/12 16:01:12     63s] {MMLU 0 0 228}
[12/12 16:01:12     63s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=2051.1M
[12/12 16:01:12     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=2051.1M
[12/12 16:01:12     63s] ### Creating RouteCongInterface, finished
[12/12 16:01:12     63s] 
[12/12 16:01:12     63s] Creating Lib Analyzer ...
[12/12 16:01:12     63s] 
[12/12 16:01:12     63s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/12 16:01:12     63s] Summary for sequential cells identification: 
[12/12 16:01:12     63s]   Identified SBFF number: 114
[12/12 16:01:12     63s]   Identified MBFF number: 0
[12/12 16:01:12     63s]   Identified SB Latch number: 0
[12/12 16:01:12     63s]   Identified MB Latch number: 0
[12/12 16:01:12     63s]   Not identified SBFF number: 6
[12/12 16:01:12     63s]   Not identified MBFF number: 0
[12/12 16:01:12     63s]   Not identified SB Latch number: 0
[12/12 16:01:12     63s]   Not identified MB Latch number: 0
[12/12 16:01:12     63s]   Number of sequential cells which are not FFs: 83
[12/12 16:01:12     63s]  Visiting view : my_analysis_view_setup
[12/12 16:01:12     63s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/12 16:01:12     63s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/12 16:01:12     63s]  Visiting view : my_analysis_view_hold
[12/12 16:01:12     63s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/12 16:01:12     63s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/12 16:01:12     63s] TLC MultiMap info (StdDelay):
[12/12 16:01:12     63s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/12 16:01:12     63s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/12 16:01:12     63s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/12 16:01:12     63s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/12 16:01:12     63s]  Setting StdDelay to: 50.6ps
[12/12 16:01:12     63s] 
[12/12 16:01:12     63s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/12 16:01:12     63s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:01:12     63s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/12 16:01:12     63s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:01:12     63s] 
[12/12 16:01:13     64s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:05 mem=2067.1M
[12/12 16:01:13     64s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:05 mem=2067.1M
[12/12 16:01:13     64s] Creating Lib Analyzer, finished. 
[12/12 16:01:13     65s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/12 16:01:13     65s] [GPS-DRV] Optimizer parameters ============================= 
[12/12 16:01:13     65s] [GPS-DRV] maxDensity (design): 0.95
[12/12 16:01:13     65s] [GPS-DRV] maxLocalDensity: 0.96
[12/12 16:01:13     65s] [GPS-DRV] MaintainWNS: 1
[12/12 16:01:13     65s] [GPS-DRV] All active and enabled setup views
[12/12 16:01:13     65s] [GPS-DRV]     my_analysis_view_setup
[12/12 16:01:13     65s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/12 16:01:13     65s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/12 16:01:13     65s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/12 16:01:13     65s] [GPS-DRV] timing-driven DRV settings
[12/12 16:01:13     65s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/12 16:01:13     65s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2105.2M, EPOCH TIME: 1765535473.669007
[12/12 16:01:13     65s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2105.2M, EPOCH TIME: 1765535473.669087
[12/12 16:01:13     65s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 16:01:13     65s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/12 16:01:13     65s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 16:01:13     65s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/12 16:01:13     65s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 16:01:13     65s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/12 16:01:13     65s] |    11|    11|   -74.18|    11|    11|    -6.56|    11|    11|     0|     0|     0|     0|   -30.57|  -194.08|       0|       0|       0|  0.42%|          |         |
[12/12 16:01:13     65s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/12 16:01:13     65s] |    11|    11|   -74.12|    11|    11|    -6.55|    11|    11|     0|     0|     0|     0|   -30.57|  -194.08|       0|       0|       0|  0.42%| 0:00:00.0|  2105.2M|
[12/12 16:01:13     65s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 16:01:13     65s] 
[12/12 16:01:13     65s] ###############################################################################
[12/12 16:01:13     65s] #
[12/12 16:01:13     65s] #  Large fanout net report:  
[12/12 16:01:13     65s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/12 16:01:13     65s] #     - current density: 0.42
[12/12 16:01:13     65s] #
[12/12 16:01:13     65s] #  List of high fanout nets:
[12/12 16:01:13     65s] #
[12/12 16:01:13     65s] ###############################################################################
[12/12 16:01:13     65s] 
[12/12 16:01:13     65s] 
[12/12 16:01:13     65s] =======================================================================
[12/12 16:01:13     65s]                 Reasons for remaining drv violations
[12/12 16:01:13     65s] =======================================================================
[12/12 16:01:13     65s] *info: Total 11 net(s) have violations which can't be fixed by DRV optimization.
[12/12 16:01:13     65s] 
[12/12 16:01:13     65s] MultiBuffering failure reasons
[12/12 16:01:13     65s] ------------------------------------------------
[12/12 16:01:13     65s] *info:    11 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/12 16:01:13     65s] 
[12/12 16:01:13     65s] 
[12/12 16:01:13     65s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2105.2M) ***
[12/12 16:01:13     65s] 
[12/12 16:01:13     65s] Total-nets :: 195, Stn-nets :: 0, ratio :: 0 %, Total-len 26719.3, Stn-len 0
[12/12 16:01:13     65s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2086.2M, EPOCH TIME: 1765535473.681154
[12/12 16:01:13     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:01:13     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:13     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:13     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:13     65s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2036.2M, EPOCH TIME: 1765535473.684232
[12/12 16:01:13     65s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:01:13     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.21
[12/12 16:01:13     65s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:01:05.1/0:01:15.1 (0.9), mem = 2036.2M
[12/12 16:01:13     65s] 
[12/12 16:01:13     65s] =============================================================================================
[12/12 16:01:13     65s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.15-s110_1
[12/12 16:01:13     65s] =============================================================================================
[12/12 16:01:13     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:01:13     65s] ---------------------------------------------------------------------------------------------
[12/12 16:01:13     65s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:13     65s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[12/12 16:01:13     65s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  65.6 % )     0:00:01.0 /  0:00:00.9    1.0
[12/12 16:01:13     65s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:13     65s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.2
[12/12 16:01:13     65s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:13     65s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/12 16:01:13     65s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  15.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:01:13     65s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:13     65s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:13     65s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:13     65s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:13     65s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:13     65s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:13     65s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:13     65s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:13     65s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:13     65s] [ MISC                   ]          0:00:00.2  (  14.7 % )     0:00:00.2 /  0:00:00.2    0.9
[12/12 16:01:13     65s] ---------------------------------------------------------------------------------------------
[12/12 16:01:13     65s]  DrvOpt #1 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[12/12 16:01:13     65s] ---------------------------------------------------------------------------------------------
[12/12 16:01:13     65s] 
[12/12 16:01:13     65s] drv optimizer changes nothing and skips refinePlace
[12/12 16:01:13     65s] End: GigaOpt DRV Optimization
[12/12 16:01:13     65s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1760.2M, totSessionCpu=0:01:05 **
[12/12 16:01:13     65s] *info:
[12/12 16:01:13     65s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2036.15M).
[12/12 16:01:13     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2036.2M, EPOCH TIME: 1765535473.688811
[12/12 16:01:13     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:13     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:13     65s] 
[12/12 16:01:13     65s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:13     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:2036.2M, EPOCH TIME: 1765535473.704481
[12/12 16:01:13     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:13     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:13     65s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=2036.2M)
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.568 |   N/A   | -30.568 |
|           TNS (ns):|-194.079 |   N/A   |-194.079 |
|    Violating Paths:|   12    |   N/A   |   12    |
|          All Paths:|   23    |   N/A   |   23    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |     11 (11)      |
|   max_fanout   |      0 (0)       |     0      |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2084.3M, EPOCH TIME: 1765535473.732038
[12/12 16:01:13     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:13     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:13     65s] 
[12/12 16:01:13     65s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:13     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:2084.3M, EPOCH TIME: 1765535473.747529
[12/12 16:01:13     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:13     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:13     65s] Density: 0.418%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1762.0M, totSessionCpu=0:01:05 **
[12/12 16:01:13     65s]   DRV Snapshot: (REF)
[12/12 16:01:13     65s]          Tran DRV: 0 (11)
[12/12 16:01:13     65s]           Cap DRV: 0 (11)
[12/12 16:01:13     65s]        Fanout DRV: 0 (0)
[12/12 16:01:13     65s]            Glitch: 0 (0)
[12/12 16:01:13     65s] *** Timing NOT met, worst failing slack is -30.567
[12/12 16:01:13     65s] *** Check timing (0:00:00.0)
[12/12 16:01:13     65s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/12 16:01:13     65s] Deleting Lib Analyzer.
[12/12 16:01:13     65s] Begin: GigaOpt Optimization in WNS mode
[12/12 16:01:13     65s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[12/12 16:01:13     65s] Info: 32 io nets excluded
[12/12 16:01:13     65s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:01:13     65s] End AAE Lib Interpolated Model. (MEM=2074.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:13     65s] *** WnsOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:05.1/0:01:15.2 (0.9), mem = 2074.5M
[12/12 16:01:13     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.22
[12/12 16:01:13     65s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:01:13     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:05 mem=2074.5M
[12/12 16:01:13     65s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/12 16:01:13     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:2074.5M, EPOCH TIME: 1765535473.765520
[12/12 16:01:13     65s] Processing tracks to init pin-track alignment.
[12/12 16:01:13     65s] z: 2, totalTracks: 1
[12/12 16:01:13     65s] z: 4, totalTracks: 1
[12/12 16:01:13     65s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:01:13     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2074.5M, EPOCH TIME: 1765535473.769175
[12/12 16:01:13     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:13     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:13     65s] 
[12/12 16:01:13     65s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:13     65s] 
[12/12 16:01:13     65s]  Skipping Bad Lib Cell Checking (CMU) !
[12/12 16:01:13     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:2074.5M, EPOCH TIME: 1765535473.784634
[12/12 16:01:13     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2074.5M, EPOCH TIME: 1765535473.784717
[12/12 16:01:13     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2074.5M, EPOCH TIME: 1765535473.784763
[12/12 16:01:13     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2074.5MB).
[12/12 16:01:13     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:2074.5M, EPOCH TIME: 1765535473.784872
[12/12 16:01:13     65s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:01:13     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=2074.5M
[12/12 16:01:13     65s] ### Creating RouteCongInterface, started
[12/12 16:01:13     65s] ### Creating RouteCongInterface, finished
[12/12 16:01:13     65s] 
[12/12 16:01:13     65s] Creating Lib Analyzer ...
[12/12 16:01:13     65s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:01:13     65s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/12 16:01:13     65s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:01:13     65s] 
[12/12 16:01:14     66s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=2074.5M
[12/12 16:01:14     66s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=2074.5M
[12/12 16:01:14     66s] Creating Lib Analyzer, finished. 
[12/12 16:01:14     66s] *info: 32 io nets excluded
[12/12 16:01:14     66s] *info: 1 clock net excluded
[12/12 16:01:14     66s] *info: 1 no-driver net excluded.
[12/12 16:01:15     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.303793.9
[12/12 16:01:15     66s] PathGroup :  reg2reg  TargetSlack : 0 
[12/12 16:01:15     66s] ** GigaOpt Optimizer WNS Slack -30.567 TNS Slack -194.079 Density 0.42
[12/12 16:01:15     66s] Optimizer WNS Pass 0
[12/12 16:01:15     66s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.567|-194.079|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.567|-194.079|
+----------+-------+--------+

[12/12 16:01:15     66s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2112.6M, EPOCH TIME: 1765535475.034157
[12/12 16:01:15     66s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2112.6M, EPOCH TIME: 1765535475.034329
[12/12 16:01:15     66s] Active Path Group: default 
[12/12 16:01:15     66s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:01:15     66s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|    End Point    |
[12/12 16:01:15     66s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:01:15     66s] | -30.567|  -30.567|-194.079| -194.079|    0.42%|   0:00:00.0| 2112.6M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:01:15     66s] Starting generalSmallTnsOpt
[12/12 16:01:15     66s] Ending generalSmallTnsOpt End
[12/12 16:01:15     66s] | -30.567|  -30.567|-194.079| -194.079|    0.42%|   0:00:00.0| 2112.6M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:01:15     66s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:01:15     66s] 
[12/12 16:01:15     66s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2112.6M) ***
[12/12 16:01:15     66s] 
[12/12 16:01:15     66s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2112.6M) ***
[12/12 16:01:15     66s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.567|-194.079|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.567|-194.079|
+----------+-------+--------+

[12/12 16:01:15     66s] ** GigaOpt Optimizer WNS Slack -30.567 TNS Slack -194.079 Density 0.42
[12/12 16:01:15     66s] Update Timing Windows (Threshold 0.051) ...
[12/12 16:01:15     66s] Re Calculate Delays on 0 Nets
[12/12 16:01:15     66s] OptDebug: End of Setup Fixing:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.567|-194.079|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.567|-194.079|
+----------+-------+--------+

[12/12 16:01:15     66s] 
[12/12 16:01:15     66s] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2112.6M) ***
[12/12 16:01:15     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.303793.9
[12/12 16:01:15     66s] Total-nets :: 195, Stn-nets :: 0, ratio :: 0 %, Total-len 26719.3, Stn-len 0
[12/12 16:01:15     66s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2093.6M, EPOCH TIME: 1765535475.204534
[12/12 16:01:15     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:01:15     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:15     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:15     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:15     66s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2042.6M, EPOCH TIME: 1765535475.208081
[12/12 16:01:15     66s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:01:15     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.22
[12/12 16:01:15     66s] *** WnsOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.5/0:00:01.4 (1.0), totSession cpu/real = 0:01:06.6/0:01:16.7 (0.9), mem = 2042.6M
[12/12 16:01:15     66s] 
[12/12 16:01:15     66s] =============================================================================================
[12/12 16:01:15     66s]  Step TAT Report : WnsOpt #1 / optDesign #2                                     21.15-s110_1
[12/12 16:01:15     66s] =============================================================================================
[12/12 16:01:15     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:01:15     66s] ---------------------------------------------------------------------------------------------
[12/12 16:01:15     66s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  66.0 % )     0:00:01.0 /  0:00:01.0    1.0
[12/12 16:01:15     66s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.2
[12/12 16:01:15     66s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/12 16:01:15     66s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ TransformInit          ]      1   0:00:00.2  (  15.5 % )     0:00:01.2 /  0:00:01.2    1.0
[12/12 16:01:15     66s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ OptEval                ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ OptCommit              ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ SetupOptGetWorkingSet  ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ SetupOptGetActiveNode  ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:15     66s] [ MISC                   ]          0:00:00.2  (  14.2 % )     0:00:00.2 /  0:00:00.2    1.1
[12/12 16:01:15     66s] ---------------------------------------------------------------------------------------------
[12/12 16:01:15     66s]  WnsOpt #1 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.5    1.0
[12/12 16:01:15     66s] ---------------------------------------------------------------------------------------------
[12/12 16:01:15     66s] 
[12/12 16:01:15     66s] **INFO: Skipping refine place as no non-legal commits were detected
[12/12 16:01:15     66s] End: GigaOpt Optimization in WNS mode
[12/12 16:01:15     66s] Skipping post route harden opt
[12/12 16:01:15     66s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/12 16:01:15     66s] Deleting Lib Analyzer.
[12/12 16:01:15     66s] Begin: GigaOpt Optimization in TNS mode
[12/12 16:01:15     66s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 1 -nativePathGroupFlow -usefulSkew
[12/12 16:01:15     66s] Info: 32 io nets excluded
[12/12 16:01:15     66s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:01:15     66s] End AAE Lib Interpolated Model. (MEM=2042.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:15     66s] *** TnsOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:06.6/0:01:16.7 (0.9), mem = 2042.6M
[12/12 16:01:15     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.23
[12/12 16:01:15     66s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:01:15     66s] ### Creating PhyDesignMc. totSessionCpu=0:01:07 mem=2042.6M
[12/12 16:01:15     66s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/12 16:01:15     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:2042.6M, EPOCH TIME: 1765535475.217161
[12/12 16:01:15     66s] Processing tracks to init pin-track alignment.
[12/12 16:01:15     66s] z: 2, totalTracks: 1
[12/12 16:01:15     66s] z: 4, totalTracks: 1
[12/12 16:01:15     66s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:01:15     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2042.6M, EPOCH TIME: 1765535475.220807
[12/12 16:01:15     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:15     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:15     66s] 
[12/12 16:01:15     66s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:15     66s] 
[12/12 16:01:15     66s]  Skipping Bad Lib Cell Checking (CMU) !
[12/12 16:01:15     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.016, MEM:2042.6M, EPOCH TIME: 1765535475.236421
[12/12 16:01:15     66s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2042.6M, EPOCH TIME: 1765535475.236489
[12/12 16:01:15     66s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2042.6M, EPOCH TIME: 1765535475.236536
[12/12 16:01:15     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2042.6MB).
[12/12 16:01:15     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:2042.6M, EPOCH TIME: 1765535475.236642
[12/12 16:01:15     66s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:01:15     66s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:07 mem=2042.6M
[12/12 16:01:15     66s] ### Creating RouteCongInterface, started
[12/12 16:01:15     66s] ### Creating RouteCongInterface, finished
[12/12 16:01:15     66s] 
[12/12 16:01:15     66s] Creating Lib Analyzer ...
[12/12 16:01:15     66s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/12 16:01:15     66s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/12 16:01:15     66s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/12 16:01:15     66s] 
[12/12 16:01:16     67s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:08 mem=2044.6M
[12/12 16:01:16     67s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:08 mem=2044.6M
[12/12 16:01:16     67s] Creating Lib Analyzer, finished. 
[12/12 16:01:16     67s] *info: 32 io nets excluded
[12/12 16:01:16     67s] *info: 1 clock net excluded
[12/12 16:01:16     67s] *info: 1 no-driver net excluded.
[12/12 16:01:16     67s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.303793.10
[12/12 16:01:16     67s] PathGroup :  reg2reg  TargetSlack : 0 
[12/12 16:01:16     67s] ** GigaOpt Optimizer WNS Slack -30.567 TNS Slack -194.079 Density 0.42
[12/12 16:01:16     67s] Optimizer TNS Opt
[12/12 16:01:16     67s] OptDebug: Start of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.567|-194.079|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.567|-194.079|
+----------+-------+--------+

[12/12 16:01:16     67s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2101.8M, EPOCH TIME: 1765535476.581860
[12/12 16:01:16     67s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2101.8M, EPOCH TIME: 1765535476.581934
[12/12 16:01:16     68s] Active Path Group: default 
[12/12 16:01:16     68s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:01:16     68s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|    End Point    |
[12/12 16:01:16     68s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:01:16     68s] | -30.567|  -30.567|-194.079| -194.079|    0.42%|   0:00:00.0| 2102.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:01:16     68s] | -30.567|  -30.567|-194.079| -194.079|    0.42%|   0:00:00.0| 2103.8M|my_analysis_view_setup|  default| result[7]       |
[12/12 16:01:16     68s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+-----------------+
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2103.8M) ***
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2103.8M) ***
[12/12 16:01:16     68s] OptDebug: End of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.567|-194.079|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.567|-194.079|
+----------+-------+--------+

[12/12 16:01:16     68s] Update Timing Windows (Threshold 0.051) ...
[12/12 16:01:16     68s] Re Calculate Delays on 0 Nets
[12/12 16:01:16     68s] OptDebug: End of Setup Fixing:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.567|-194.079|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.567|-194.079|
+----------+-------+--------+

[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2103.8M) ***
[12/12 16:01:16     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.303793.10
[12/12 16:01:16     68s] Total-nets :: 195, Stn-nets :: 0, ratio :: 0 %, Total-len 26719.3, Stn-len 0
[12/12 16:01:16     68s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2084.7M, EPOCH TIME: 1765535476.755175
[12/12 16:01:16     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:01:16     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:16     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:16     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:16     68s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2044.7M, EPOCH TIME: 1765535476.758475
[12/12 16:01:16     68s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:01:16     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.23
[12/12 16:01:16     68s] *** TnsOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:08.1/0:01:18.2 (0.9), mem = 2044.7M
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] =============================================================================================
[12/12 16:01:16     68s]  Step TAT Report : TnsOpt #1 / optDesign #2                                     21.15-s110_1
[12/12 16:01:16     68s] =============================================================================================
[12/12 16:01:16     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:01:16     68s] ---------------------------------------------------------------------------------------------
[12/12 16:01:16     68s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  70.9 % )     0:00:01.1 /  0:00:01.1    1.0
[12/12 16:01:16     68s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[12/12 16:01:16     68s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/12 16:01:16     68s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ TransformInit          ]      1   0:00:00.2  (  14.3 % )     0:00:01.3 /  0:00:01.3    1.0
[12/12 16:01:16     68s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ OptEval                ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ IncrTimingUpdate       ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:16     68s] [ MISC                   ]          0:00:00.2  (  10.9 % )     0:00:00.2 /  0:00:00.2    0.9
[12/12 16:01:16     68s] ---------------------------------------------------------------------------------------------
[12/12 16:01:16     68s]  TnsOpt #1 TOTAL                    0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[12/12 16:01:16     68s] ---------------------------------------------------------------------------------------------
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] **INFO: Skipping refine place as no non-legal commits were detected
[12/12 16:01:16     68s] End: GigaOpt Optimization in TNS mode
[12/12 16:01:16     68s]   Timing Snapshot: (REF)
[12/12 16:01:16     68s]      Weighted WNS: -30.567
[12/12 16:01:16     68s]       All  PG WNS: -30.568
[12/12 16:01:16     68s]       High PG WNS: 0.000
[12/12 16:01:16     68s]       All  PG TNS: -194.079
[12/12 16:01:16     68s]       High PG TNS: 0.000
[12/12 16:01:16     68s]       Low  PG TNS: -194.079
[12/12 16:01:16     68s]    Category Slack: { [L, -30.568] }
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] **INFO: flowCheckPoint #3 OptimizationPreEco
[12/12 16:01:16     68s] Running postRoute recovery in preEcoRoute mode
[12/12 16:01:16     68s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1770.0M, totSessionCpu=0:01:08 **
[12/12 16:01:16     68s]   DRV Snapshot: (TGT)
[12/12 16:01:16     68s]          Tran DRV: 0 (11)
[12/12 16:01:16     68s]           Cap DRV: 0 (11)
[12/12 16:01:16     68s]        Fanout DRV: 0 (0)
[12/12 16:01:16     68s]            Glitch: 0 (0)
[12/12 16:01:16     68s] Checking DRV degradation...
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] Recovery Manager:
[12/12 16:01:16     68s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/12 16:01:16     68s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/12 16:01:16     68s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/12 16:01:16     68s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/12 16:01:16     68s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2044.87M, totSessionCpu=0:01:08).
[12/12 16:01:16     68s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1770.0M, totSessionCpu=0:01:08 **
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s]   DRV Snapshot: (REF)
[12/12 16:01:16     68s]          Tran DRV: 0 (11)
[12/12 16:01:16     68s]           Cap DRV: 0 (11)
[12/12 16:01:16     68s]        Fanout DRV: 0 (0)
[12/12 16:01:16     68s]            Glitch: 0 (0)
[12/12 16:01:16     68s] Skipping pre eco harden opt
[12/12 16:01:16     68s] **INFO: Skipping refine place as no legal commits were detected
[12/12 16:01:16     68s] {MMLU 0 0 228}
[12/12 16:01:16     68s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=2083.0M
[12/12 16:01:16     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=2083.0M
[12/12 16:01:16     68s] Default Rule : ""
[12/12 16:01:16     68s] Non Default Rules :
[12/12 16:01:16     68s] Worst Slack : 214748.365 ns
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] Start Layer Assignment ...
[12/12 16:01:16     68s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] Select 0 cadidates out of 233.
[12/12 16:01:16     68s] No critical nets selected. Skipped !
[12/12 16:01:16     68s] GigaOpt: setting up router preferences
[12/12 16:01:16     68s] GigaOpt: 0 nets assigned router directives
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] Start Assign Priority Nets ...
[12/12 16:01:16     68s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/12 16:01:16     68s] Existing Priority Nets 0 (0.0%)
[12/12 16:01:16     68s] Assigned Priority Nets 0 (0.0%)
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] Set Prefer Layer Routing Effort ...
[12/12 16:01:16     68s] Total Net(229) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] {MMLU 0 0 228}
[12/12 16:01:16     68s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=2083.0M
[12/12 16:01:16     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=2083.0M
[12/12 16:01:16     68s] #optDebug: Start CG creation (mem=2083.0M)
[12/12 16:01:16     68s]  ...initializing CG  maxDriveDist 3942.770000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 394.277000 
[12/12 16:01:16     68s] (cpu=0:00:00.2, mem=2114.3M)
[12/12 16:01:16     68s]  ...processing cgPrt (cpu=0:00:00.2, mem=2114.3M)
[12/12 16:01:16     68s]  ...processing cgEgp (cpu=0:00:00.2, mem=2114.3M)
[12/12 16:01:16     68s]  ...processing cgPbk (cpu=0:00:00.2, mem=2114.3M)
[12/12 16:01:16     68s]  ...processing cgNrb(cpu=0:00:00.2, mem=2114.3M)
[12/12 16:01:16     68s]  ...processing cgObs (cpu=0:00:00.2, mem=2114.3M)
[12/12 16:01:16     68s]  ...processing cgCon (cpu=0:00:00.2, mem=2114.3M)
[12/12 16:01:16     68s]  ...processing cgPdm (cpu=0:00:00.2, mem=2114.3M)
[12/12 16:01:16     68s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2114.3M)
[12/12 16:01:16     68s] Default Rule : ""
[12/12 16:01:16     68s] Non Default Rules :
[12/12 16:01:16     68s] Worst Slack : -30.567 ns
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] Start Layer Assignment ...
[12/12 16:01:16     68s] WNS(-30.567ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] Select 2 cadidates out of 233.
[12/12 16:01:16     68s] Total Assign Layers on 0 Nets (cpu 0:00:00.2).
[12/12 16:01:16     68s] GigaOpt: setting up router preferences
[12/12 16:01:16     68s] GigaOpt: 1 nets assigned router directives
[12/12 16:01:16     68s] 
[12/12 16:01:16     68s] Start Assign Priority Nets ...
[12/12 16:01:16     68s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/12 16:01:16     68s] Existing Priority Nets 0 (0.0%)
[12/12 16:01:16     68s] Total Assign Priority Nets 10 (4.4%)
[12/12 16:01:16     68s] {MMLU 0 0 228}
[12/12 16:01:16     68s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=2114.3M
[12/12 16:01:16     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=2114.3M
[12/12 16:01:16     68s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2114.3M, EPOCH TIME: 1765535476.993730
[12/12 16:01:16     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:16     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:17     68s] 
[12/12 16:01:17     68s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:17     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:2114.3M, EPOCH TIME: 1765535477.009424
[12/12 16:01:17     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:17     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:17     68s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.568 |   N/A   | -30.568 |
|           TNS (ns):|-194.079 |   N/A   |-194.079 |
|    Violating Paths:|   12    |   N/A   |   12    |
|          All Paths:|   23    |   N/A   |   23    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |     11 (11)      |
|   max_fanout   |      0 (0)       |     0      |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/12 16:01:17     68s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2114.3M, EPOCH TIME: 1765535477.031154
[12/12 16:01:17     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:17     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:17     68s] 
[12/12 16:01:17     68s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:17     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:2114.3M, EPOCH TIME: 1765535477.046890
[12/12 16:01:17     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:17     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:17     68s] Density: 0.418%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1726.7M, totSessionCpu=0:01:08 **
[12/12 16:01:17     68s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[12/12 16:01:17     68s] -routeWithEco false                       # bool, default=false
[12/12 16:01:17     68s] -routeSelectedNetOnly false               # bool, default=false
[12/12 16:01:17     68s] -routeWithTimingDriven false              # bool, default=false
[12/12 16:01:17     68s] -routeWithSiDriven false                  # bool, default=false
[12/12 16:01:17     68s] Existing Dirty Nets : 0
[12/12 16:01:17     68s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/12 16:01:17     68s] Reset Dirty Nets : 0
[12/12 16:01:17     68s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:08.4/0:01:18.5 (0.9), mem = 1999.7M
[12/12 16:01:17     68s] 
[12/12 16:01:17     68s] globalDetailRoute
[12/12 16:01:17     68s] 
[12/12 16:01:17     68s] #Start globalDetailRoute on Fri Dec 12 16:01:17 2025
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] ### Time Record (globalDetailRoute) is installed.
[12/12 16:01:17     68s] ### Time Record (Pre Callback) is installed.
[12/12 16:01:17     68s] Closing parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d': 360 access done (mem: 1980.738M)
[12/12 16:01:17     68s] ### Time Record (Pre Callback) is uninstalled.
[12/12 16:01:17     68s] ### Time Record (DB Import) is installed.
[12/12 16:01:17     68s] ### Time Record (Timing Data Generation) is installed.
[12/12 16:01:17     68s] ### Time Record (Timing Data Generation) is uninstalled.
[12/12 16:01:17     68s] ### Net info: total nets: 233
[12/12 16:01:17     68s] ### Net info: dirty nets: 0
[12/12 16:01:17     68s] ### Net info: marked as disconnected nets: 0
[12/12 16:01:17     68s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[12/12 16:01:17     68s] #num needed restored net=0
[12/12 16:01:17     68s] #need_extraction net=0 (total=233)
[12/12 16:01:17     68s] ### Net info: fully routed nets: 195
[12/12 16:01:17     68s] ### Net info: trivial (< 2 pins) nets: 38
[12/12 16:01:17     68s] ### Net info: unrouted nets: 0
[12/12 16:01:17     68s] ### Net info: re-extraction nets: 0
[12/12 16:01:17     68s] ### Net info: ignored nets: 0
[12/12 16:01:17     68s] ### Net info: skip routing nets: 0
[12/12 16:01:17     68s] ### import design signature (37): route=278369351 fixed_route=1408800793 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1091232543 dirty_area=0 del_dirty_area=0 cell=972781327 placement=57944349 pin_access=1878011861 inst_pattern=1
[12/12 16:01:17     68s] ### Time Record (DB Import) is uninstalled.
[12/12 16:01:17     68s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[12/12 16:01:17     68s] #RTESIG:78da95d0cfaf0131100770677fc5a41cf6250f3343bbedf525ae88e02a65bb2f92d54db6
[12/12 16:01:17     68s] #       dd83ff1e712228739d4fe6c7b7d7df4c9720988624078108b704b325331ae201234e464c
[12/12 16:01:17     68s] #       db4b6bfd27babdfe7cb162a3a1b4557090edeabafa85e2e4edf1b087c295b6ad220417e3
[12/12 16:01:17     68s] #       c1ffffdc3821f2bd6f836b1e11b186d8b49fcea4c9f82b2ef11b2e9501894385d782acac
[12/12 16:01:17     68s] #       6a1b9f9f2d8d4affa6e88300542ed3486b0611a2f5856d0a0199f3edf1951c83f0b57709
[12/12 16:01:17     68s] #       a5ee7279668cd229c348943494e769a3dfedea9c01a062d162
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Skip comparing routing design signature in db-snapshot flow
[12/12 16:01:17     68s] ### Time Record (Data Preparation) is installed.
[12/12 16:01:17     68s] #RTESIG:78da95d03d6fc2301006e0cefc8a936108121f770776ec1589b54508ba22431c84141c29
[12/12 16:01:17     68s] #       7606fe7d4399a8a0865befd17b1ffdc1f7720d826942721c887047f0b96646433c66c4f9
[12/12 16:01:17     68s] #       9469d7b5b60bd1eb0fbe561b361a4a5b0507d9beaeab1114176fcfa70314aeb46d1521b8
[12/12 16:01:17     68s] #       184ffe38bc7142e47bdf06d7fc45c41a62d3be9a49f3d95b5ce23b5c2a0312270aaf0559
[12/12 16:01:17     68s] #       59d5363e5e5b1a95be4dd10b0f50b94c23ad194488d617b6290464ceb7e7677206c2d7de
[12/12 16:01:17     68s] #       2594bafbcb23635882f8ddac8b0ab1e95a4fa0d2a93046a2a4a13c4f1bfddfac8f1f23f2
[12/12 16:01:17     68s] #       de17
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] ### Time Record (Data Preparation) is uninstalled.
[12/12 16:01:17     68s] ### Time Record (Global Routing) is installed.
[12/12 16:01:17     68s] ### Time Record (Global Routing) is uninstalled.
[12/12 16:01:17     68s] #Total number of trivial nets (e.g. < 2 pins) = 38 (skipped).
[12/12 16:01:17     68s] #Total number of routable nets = 195.
[12/12 16:01:17     68s] #Total number of nets in the design = 233.
[12/12 16:01:17     68s] #195 routable nets have routed wires.
[12/12 16:01:17     68s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/12 16:01:17     68s] #No nets have been global routed.
[12/12 16:01:17     68s] ### Time Record (Data Preparation) is installed.
[12/12 16:01:17     68s] #Start routing data preparation on Fri Dec 12 16:01:17 2025
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Minimum voltage of a net in the design = 0.000.
[12/12 16:01:17     68s] #Maximum voltage of a net in the design = 1.980.
[12/12 16:01:17     68s] #Voltage range [0.000 - 1.980] has 229 nets.
[12/12 16:01:17     68s] #Voltage range [1.620 - 1.980] has 2 nets.
[12/12 16:01:17     68s] #Voltage range [0.000 - 0.000] has 2 nets.
[12/12 16:01:17     68s] #Build and mark too close pins for the same net.
[12/12 16:01:17     68s] ### Time Record (Cell Pin Access) is installed.
[12/12 16:01:17     68s] #Initial pin access analysis.
[12/12 16:01:17     68s] #Detail pin access analysis.
[12/12 16:01:17     68s] ### Time Record (Cell Pin Access) is uninstalled.
[12/12 16:01:17     68s] # M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[12/12 16:01:17     68s] # M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/12 16:01:17     68s] # M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/12 16:01:17     68s] # TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[12/12 16:01:17     68s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/12 16:01:17     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1731.65 (MB), peak = 1773.88 (MB)
[12/12 16:01:17     68s] #Regenerating Ggrids automatically.
[12/12 16:01:17     68s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
[12/12 16:01:17     68s] #Using automatically generated G-grids.
[12/12 16:01:17     68s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/12 16:01:17     68s] #Done routing data preparation.
[12/12 16:01:17     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1733.45 (MB), peak = 1773.88 (MB)
[12/12 16:01:17     68s] #Found 0 nets for post-route si or timing fixing.
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Finished routing data preparation on Fri Dec 12 16:01:17 2025
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Cpu time = 00:00:00
[12/12 16:01:17     68s] #Elapsed time = 00:00:00
[12/12 16:01:17     68s] #Increased memory = 6.22 (MB)
[12/12 16:01:17     68s] #Total memory = 1733.45 (MB)
[12/12 16:01:17     68s] #Peak memory = 1773.88 (MB)
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] ### Time Record (Data Preparation) is uninstalled.
[12/12 16:01:17     68s] ### Time Record (Global Routing) is installed.
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Start global routing on Fri Dec 12 16:01:17 2025
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Start global routing initialization on Fri Dec 12 16:01:17 2025
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #WARNING (NRGR-22) Design is already detail routed.
[12/12 16:01:17     68s] ### Time Record (Global Routing) is uninstalled.
[12/12 16:01:17     68s] ### Time Record (Data Preparation) is installed.
[12/12 16:01:17     68s] ### Time Record (Data Preparation) is uninstalled.
[12/12 16:01:17     68s] ### track-assign external-init starts on Fri Dec 12 16:01:17 2025 with memory = 1733.45 (MB), peak = 1773.88 (MB)
[12/12 16:01:17     68s] ### Time Record (Track Assignment) is installed.
[12/12 16:01:17     68s] ### Time Record (Track Assignment) is uninstalled.
[12/12 16:01:17     68s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/12 16:01:17     68s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/12 16:01:17     68s] #Cpu time = 00:00:00
[12/12 16:01:17     68s] #Elapsed time = 00:00:00
[12/12 16:01:17     68s] #Increased memory = 6.22 (MB)
[12/12 16:01:17     68s] #Total memory = 1733.45 (MB)
[12/12 16:01:17     68s] #Peak memory = 1773.88 (MB)
[12/12 16:01:17     68s] ### Time Record (Detail Routing) is installed.
[12/12 16:01:17     68s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Start Detail Routing..
[12/12 16:01:17     68s] #start initial detail routing ...
[12/12 16:01:17     68s] ### Design has 0 dirty nets, has valid drcs
[12/12 16:01:17     68s] ### Routing stats:
[12/12 16:01:17     68s] #   number of violations = 0
[12/12 16:01:17     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1733.45 (MB), peak = 1773.88 (MB)
[12/12 16:01:17     68s] #Complete Detail Routing.
[12/12 16:01:17     68s] #Total number of nets with non-default rule or having extra spacing = 1
[12/12 16:01:17     68s] #Total wire length = 26719 um.
[12/12 16:01:17     68s] #Total half perimeter of net bounding box = 32945 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M1 = 5708 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M2 = 11752 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M3 = 8838 um.
[12/12 16:01:17     68s] #Total wire length on LAYER TOP_M = 421 um.
[12/12 16:01:17     68s] #Total number of vias = 1139
[12/12 16:01:17     68s] #Up-Via Summary (total 1139):
[12/12 16:01:17     68s] #           
[12/12 16:01:17     68s] #-----------------------
[12/12 16:01:17     68s] # M1                696
[12/12 16:01:17     68s] # M2                402
[12/12 16:01:17     68s] # M3                 41
[12/12 16:01:17     68s] #-----------------------
[12/12 16:01:17     68s] #                  1139 
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Total number of DRC violations = 0
[12/12 16:01:17     68s] ### Time Record (Detail Routing) is uninstalled.
[12/12 16:01:17     68s] #Cpu time = 00:00:00
[12/12 16:01:17     68s] #Elapsed time = 00:00:00
[12/12 16:01:17     68s] #Increased memory = 0.21 (MB)
[12/12 16:01:17     68s] #Total memory = 1733.66 (MB)
[12/12 16:01:17     68s] #Peak memory = 1773.88 (MB)
[12/12 16:01:17     68s] ### Time Record (Antenna Fixing) is installed.
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #start routing for process antenna violation fix ...
[12/12 16:01:17     68s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/12 16:01:17     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1734.10 (MB), peak = 1773.88 (MB)
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Total number of nets with non-default rule or having extra spacing = 1
[12/12 16:01:17     68s] #Total wire length = 26719 um.
[12/12 16:01:17     68s] #Total half perimeter of net bounding box = 32945 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M1 = 5708 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M2 = 11752 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M3 = 8838 um.
[12/12 16:01:17     68s] #Total wire length on LAYER TOP_M = 421 um.
[12/12 16:01:17     68s] #Total number of vias = 1139
[12/12 16:01:17     68s] #Up-Via Summary (total 1139):
[12/12 16:01:17     68s] #           
[12/12 16:01:17     68s] #-----------------------
[12/12 16:01:17     68s] # M1                696
[12/12 16:01:17     68s] # M2                402
[12/12 16:01:17     68s] # M3                 41
[12/12 16:01:17     68s] #-----------------------
[12/12 16:01:17     68s] #                  1139 
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Total number of DRC violations = 0
[12/12 16:01:17     68s] #Total number of process antenna violations = 0
[12/12 16:01:17     68s] #Total number of net violated process antenna rule = 0
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Total number of nets with non-default rule or having extra spacing = 1
[12/12 16:01:17     68s] #Total wire length = 26719 um.
[12/12 16:01:17     68s] #Total half perimeter of net bounding box = 32945 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M1 = 5708 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M2 = 11752 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M3 = 8838 um.
[12/12 16:01:17     68s] #Total wire length on LAYER TOP_M = 421 um.
[12/12 16:01:17     68s] #Total number of vias = 1139
[12/12 16:01:17     68s] #Up-Via Summary (total 1139):
[12/12 16:01:17     68s] #           
[12/12 16:01:17     68s] #-----------------------
[12/12 16:01:17     68s] # M1                696
[12/12 16:01:17     68s] # M2                402
[12/12 16:01:17     68s] # M3                 41
[12/12 16:01:17     68s] #-----------------------
[12/12 16:01:17     68s] #                  1139 
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Total number of DRC violations = 0
[12/12 16:01:17     68s] #Total number of process antenna violations = 0
[12/12 16:01:17     68s] #Total number of net violated process antenna rule = 0
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] ### Time Record (Antenna Fixing) is uninstalled.
[12/12 16:01:17     68s] ### Time Record (Post Route Wire Spreading) is installed.
[12/12 16:01:17     68s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Start Post Route wire spreading..
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Start data preparation for wire spreading...
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Data preparation is done on Fri Dec 12 16:01:17 2025
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] ### track-assign engine-init starts on Fri Dec 12 16:01:17 2025 with memory = 1734.35 (MB), peak = 1773.88 (MB)
[12/12 16:01:17     68s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Start Post Route Wire Spread.
[12/12 16:01:17     68s] #Done with 11 horizontal wires in 11 hboxes and 4 vertical wires in 11 hboxes.
[12/12 16:01:17     68s] #Complete Post Route Wire Spread.
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #Total number of nets with non-default rule or having extra spacing = 1
[12/12 16:01:17     68s] #Total wire length = 26729 um.
[12/12 16:01:17     68s] #Total half perimeter of net bounding box = 32945 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M1 = 5708 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M2 = 11753 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M3 = 8845 um.
[12/12 16:01:17     68s] #Total wire length on LAYER TOP_M = 423 um.
[12/12 16:01:17     68s] #Total number of vias = 1139
[12/12 16:01:17     68s] #Up-Via Summary (total 1139):
[12/12 16:01:17     68s] #           
[12/12 16:01:17     68s] #-----------------------
[12/12 16:01:17     68s] # M1                696
[12/12 16:01:17     68s] # M2                402
[12/12 16:01:17     68s] # M3                 41
[12/12 16:01:17     68s] #-----------------------
[12/12 16:01:17     68s] #                  1139 
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #   number of violations = 0
[12/12 16:01:17     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1734.21 (MB), peak = 1773.88 (MB)
[12/12 16:01:17     68s] #CELL_VIEW source,init has no DRC violation.
[12/12 16:01:17     68s] #Total number of DRC violations = 0
[12/12 16:01:17     68s] #Total number of process antenna violations = 0
[12/12 16:01:17     68s] #Total number of net violated process antenna rule = 0
[12/12 16:01:17     68s] #Post Route wire spread is done.
[12/12 16:01:17     68s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/12 16:01:17     68s] #Total number of nets with non-default rule or having extra spacing = 1
[12/12 16:01:17     68s] #Total wire length = 26729 um.
[12/12 16:01:17     68s] #Total half perimeter of net bounding box = 32945 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M1 = 5708 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M2 = 11753 um.
[12/12 16:01:17     68s] #Total wire length on LAYER M3 = 8845 um.
[12/12 16:01:17     68s] #Total wire length on LAYER TOP_M = 423 um.
[12/12 16:01:17     68s] #Total number of vias = 1139
[12/12 16:01:17     68s] #Up-Via Summary (total 1139):
[12/12 16:01:17     68s] #           
[12/12 16:01:17     68s] #-----------------------
[12/12 16:01:17     68s] # M1                696
[12/12 16:01:17     68s] # M2                402
[12/12 16:01:17     68s] # M3                 41
[12/12 16:01:17     68s] #-----------------------
[12/12 16:01:17     68s] #                  1139 
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #detailRoute Statistics:
[12/12 16:01:17     68s] #Cpu time = 00:00:00
[12/12 16:01:17     68s] #Elapsed time = 00:00:00
[12/12 16:01:17     68s] #Increased memory = 0.76 (MB)
[12/12 16:01:17     68s] #Total memory = 1734.21 (MB)
[12/12 16:01:17     68s] #Peak memory = 1773.88 (MB)
[12/12 16:01:17     68s] #Skip updating routing design signature in db-snapshot flow
[12/12 16:01:17     68s] ### global_detail_route design signature (53): route=913655650 flt_obj=0 vio=1905142130 shield_wire=1
[12/12 16:01:17     68s] ### Time Record (DB Export) is installed.
[12/12 16:01:17     68s] ### export design design signature (54): route=913655650 fixed_route=1408800793 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1784438927 dirty_area=0 del_dirty_area=0 cell=972781327 placement=57944349 pin_access=1878011861 inst_pattern=1
[12/12 16:01:17     68s] #	no debugging net set
[12/12 16:01:17     68s] ### Time Record (DB Export) is uninstalled.
[12/12 16:01:17     68s] ### Time Record (Post Callback) is installed.
[12/12 16:01:17     68s] ### Time Record (Post Callback) is uninstalled.
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] #globalDetailRoute statistics:
[12/12 16:01:17     68s] #Cpu time = 00:00:00
[12/12 16:01:17     68s] #Elapsed time = 00:00:00
[12/12 16:01:17     68s] #Increased memory = 4.84 (MB)
[12/12 16:01:17     68s] #Total memory = 1731.50 (MB)
[12/12 16:01:17     68s] #Peak memory = 1773.88 (MB)
[12/12 16:01:17     68s] #Number of warnings = 1
[12/12 16:01:17     68s] #Total number of warnings = 3
[12/12 16:01:17     68s] #Number of fails = 0
[12/12 16:01:17     68s] #Total number of fails = 0
[12/12 16:01:17     68s] #Complete globalDetailRoute on Fri Dec 12 16:01:17 2025
[12/12 16:01:17     68s] #
[12/12 16:01:17     68s] ### import design signature (55): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1878011861 inst_pattern=1
[12/12 16:01:17     68s] ### Time Record (globalDetailRoute) is uninstalled.
[12/12 16:01:17     68s] ### 
[12/12 16:01:17     68s] ###   Scalability Statistics
[12/12 16:01:17     68s] ### 
[12/12 16:01:17     68s] ### --------------------------------+----------------+----------------+----------------+
[12/12 16:01:17     68s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/12 16:01:17     68s] ### --------------------------------+----------------+----------------+----------------+
[12/12 16:01:17     68s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:17     68s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:17     68s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:17     68s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:17     68s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:17     68s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:17     68s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:17     68s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:17     68s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:17     68s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:17     68s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:17     68s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:17     68s] ###   Entire Command                |        00:00:00|        00:00:00|             1.0|
[12/12 16:01:17     68s] ### --------------------------------+----------------+----------------+----------------+
[12/12 16:01:17     68s] ### 
[12/12 16:01:17     68s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:08.7/0:01:18.8 (0.9), mem = 1982.5M
[12/12 16:01:17     68s] 
[12/12 16:01:17     68s] =============================================================================================
[12/12 16:01:17     68s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.15-s110_1
[12/12 16:01:17     68s] =============================================================================================
[12/12 16:01:17     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:01:17     68s] ---------------------------------------------------------------------------------------------
[12/12 16:01:17     68s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:17     68s] [ DetailRoute            ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/12 16:01:17     68s] [ MISC                   ]          0:00:00.2  (  93.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:01:17     68s] ---------------------------------------------------------------------------------------------
[12/12 16:01:17     68s]  EcoRoute #1 TOTAL                  0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/12 16:01:17     68s] ---------------------------------------------------------------------------------------------
[12/12 16:01:17     68s] 
[12/12 16:01:17     68s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1731.6M, totSessionCpu=0:01:09 **
[12/12 16:01:17     68s] New Signature Flow (restoreNanoRouteOptions) ....
[12/12 16:01:17     68s] **INFO: flowCheckPoint #5 PostEcoSummary
[12/12 16:01:17     68s] Extraction called for design 'source' of instances=322 and nets=233 using extraction engine 'postRoute' at effort level 'low' .
[12/12 16:01:17     68s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 16:01:17     68s] Type 'man IMPEXT-3530' for more detail.
[12/12 16:01:17     68s] PostRoute (effortLevel low) RC Extraction called for design source.
[12/12 16:01:17     68s] RC Extraction called in multi-corner(1) mode.
[12/12 16:01:17     68s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/12 16:01:17     68s] Type 'man IMPEXT-6197' for more detail.
[12/12 16:01:17     68s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/12 16:01:17     68s] * Layer Id             : 1 - M1
[12/12 16:01:17     68s]       Thickness        : 0.54
[12/12 16:01:17     68s]       Min Width        : 0.23
[12/12 16:01:17     68s]       Layer Dielectric : 4.1
[12/12 16:01:17     68s] * Layer Id             : 2 - M2
[12/12 16:01:17     68s]       Thickness        : 0.54
[12/12 16:01:17     68s]       Min Width        : 0.28
[12/12 16:01:17     68s]       Layer Dielectric : 4.1
[12/12 16:01:17     68s] * Layer Id             : 3 - M3
[12/12 16:01:17     68s]       Thickness        : 0.54
[12/12 16:01:17     68s]       Min Width        : 0.28
[12/12 16:01:17     68s]       Layer Dielectric : 4.1
[12/12 16:01:17     68s] * Layer Id             : 4 - M4
[12/12 16:01:17     68s]       Thickness        : 0.84
[12/12 16:01:17     68s]       Min Width        : 0.44
[12/12 16:01:17     68s]       Layer Dielectric : 4.1
[12/12 16:01:17     68s] extractDetailRC Option : -outfile /tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d -maxResLength 200  -basic
[12/12 16:01:17     68s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/12 16:01:17     68s]       RC Corner Indexes            0   
[12/12 16:01:17     68s] Capacitance Scaling Factor   : 1.00000 
[12/12 16:01:17     68s] Coupling Cap. Scaling Factor : 1.00000 
[12/12 16:01:17     68s] Resistance Scaling Factor    : 1.00000 
[12/12 16:01:17     68s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 16:01:17     68s] Clock Res. Scaling Factor    : 1.00000 
[12/12 16:01:17     68s] Shrink Factor                : 1.00000
[12/12 16:01:17     68s] 
[12/12 16:01:17     68s] Trim Metal Layers:
[12/12 16:01:17     68s] LayerId::1 widthSet size::1
[12/12 16:01:17     68s] LayerId::2 widthSet size::1
[12/12 16:01:17     68s] LayerId::3 widthSet size::1
[12/12 16:01:17     68s] LayerId::4 widthSet size::1
[12/12 16:01:17     68s] eee: pegSigSF::1.070000
[12/12 16:01:17     68s] Initializing multi-corner resistance tables ...
[12/12 16:01:17     68s] eee: l::1 avDens::0.110494 usedTrk::2597.488752 availTrk::23507.914525 sigTrk::2597.488752
[12/12 16:01:17     68s] eee: l::2 avDens::0.029437 usedTrk::283.668302 availTrk::9636.601162 sigTrk::283.668302
[12/12 16:01:17     68s] eee: l::3 avDens::0.015632 usedTrk::249.160358 availTrk::15938.915735 sigTrk::249.160358
[12/12 16:01:17     68s] eee: l::4 avDens::0.048542 usedTrk::891.535537 availTrk::18366.133258 sigTrk::891.535537
[12/12 16:01:17     68s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.000000 uaWl=1.000000 uaWlH=0.345894 aWlH=0.000000 lMod=0 pMax=0.855900 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/12 16:01:17     68s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1982.5M)
[12/12 16:01:17     68s] Creating parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d' for storing RC.
[12/12 16:01:17     68s] Extracted 10.1005% (CPU Time= 0:00:00.0  MEM= 2034.5M)
[12/12 16:01:17     68s] Extracted 20.0952% (CPU Time= 0:00:00.0  MEM= 2034.5M)
[12/12 16:01:17     68s] Extracted 30.0899% (CPU Time= 0:00:00.0  MEM= 2034.5M)
[12/12 16:01:17     68s] Extracted 40.0846% (CPU Time= 0:00:00.0  MEM= 2034.5M)
[12/12 16:01:17     68s] Extracted 50.0793% (CPU Time= 0:00:00.0  MEM= 2034.5M)
[12/12 16:01:17     68s] Extracted 60.074% (CPU Time= 0:00:00.0  MEM= 2034.5M)
[12/12 16:01:17     68s] Extracted 70.0687% (CPU Time= 0:00:00.0  MEM= 2034.5M)
[12/12 16:01:17     68s] Extracted 80.0635% (CPU Time= 0:00:00.0  MEM= 2034.5M)
[12/12 16:01:17     68s] Extracted 90.0582% (CPU Time= 0:00:00.0  MEM= 2034.5M)
[12/12 16:01:17     68s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2034.5M)
[12/12 16:01:17     68s] Number of Extracted Resistors     : 3234
[12/12 16:01:17     68s] Number of Extracted Ground Cap.   : 3294
[12/12 16:01:17     68s] Number of Extracted Coupling Cap. : 6216
[12/12 16:01:17     68s] Opening parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d' for reading (mem: 2003.242M)
[12/12 16:01:17     68s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/12 16:01:17     68s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2003.2M)
[12/12 16:01:17     68s] Creating parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb_Filter.rcdb.d' for storing RC.
[12/12 16:01:17     68s] Closing parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d': 195 access done (mem: 2011.242M)
[12/12 16:01:17     68s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2011.242M)
[12/12 16:01:17     68s] Opening parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d' for reading (mem: 2011.242M)
[12/12 16:01:17     68s] processing rcdb (/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d) for hinst (top) of cell (source);
[12/12 16:01:18     69s] Closing parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d': 0 access done (mem: 2011.242M)
[12/12 16:01:18     69s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=2011.242M)
[12/12 16:01:18     69s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2011.242M)
[12/12 16:01:18     69s] **optDesign ... cpu = 0:00:08, real = 0:00:10, mem = 1686.9M, totSessionCpu=0:01:09 **
[12/12 16:01:18     69s] Starting delay calculation for Setup views
[12/12 16:01:18     69s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/12 16:01:18     69s] AAE_INFO: resetNetProps viewIdx 0 
[12/12 16:01:18     69s] Starting SI iteration 1 using Infinite Timing Windows
[12/12 16:01:18     69s] #################################################################################
[12/12 16:01:18     69s] # Design Stage: PostRoute
[12/12 16:01:18     69s] # Design Name: source
[12/12 16:01:18     69s] # Design Mode: 90nm
[12/12 16:01:18     69s] # Analysis Mode: MMMC OCV 
[12/12 16:01:18     69s] # Parasitics Mode: SPEF/RCDB 
[12/12 16:01:18     69s] # Signoff Settings: SI On 
[12/12 16:01:18     69s] #################################################################################
[12/12 16:01:18     69s] AAE_INFO: 1 threads acquired from CTE.
[12/12 16:01:18     69s] Setting infinite Tws ...
[12/12 16:01:18     69s] First Iteration Infinite Tw... 
[12/12 16:01:18     69s] Calculate early delays in OCV mode...
[12/12 16:01:18     69s] Calculate late delays in OCV mode...
[12/12 16:01:18     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 1955.5M, InitMEM = 1955.5M)
[12/12 16:01:18     69s] Start delay calculation (fullDC) (1 T). (MEM=1955.54)
[12/12 16:01:18     69s] 
[12/12 16:01:18     69s] Trim Metal Layers:
[12/12 16:01:18     69s] LayerId::1 widthSet size::1
[12/12 16:01:18     69s] LayerId::2 widthSet size::1
[12/12 16:01:18     69s] LayerId::3 widthSet size::1
[12/12 16:01:18     69s] LayerId::4 widthSet size::1
[12/12 16:01:18     69s] eee: pegSigSF::1.070000
[12/12 16:01:18     69s] Initializing multi-corner resistance tables ...
[12/12 16:01:18     69s] eee: l::1 avDens::0.110494 usedTrk::2597.488752 availTrk::23507.914525 sigTrk::2597.488752
[12/12 16:01:18     69s] eee: l::2 avDens::0.029437 usedTrk::283.668302 availTrk::9636.601162 sigTrk::283.668302
[12/12 16:01:18     69s] eee: l::3 avDens::0.015632 usedTrk::249.160358 availTrk::15938.915735 sigTrk::249.160358
[12/12 16:01:18     69s] eee: l::4 avDens::0.048542 usedTrk::891.535537 availTrk::18366.133258 sigTrk::891.535537
[12/12 16:01:18     69s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.000000 uaWl=1.000000 uaWlH=0.345894 aWlH=0.000000 lMod=0 pMax=0.855900 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/12 16:01:18     69s] End AAE Lib Interpolated Model. (MEM=1967.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:18     69s] Opening parasitic data file '/tmp/innovus_temp_303793_ece.nitdgp.ac.in_vlsi12_EBVsbL/source_303793_x0LMIc.rcdb.d' for reading (mem: 1967.148M)
[12/12 16:01:18     69s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1967.1M)
[12/12 16:01:18     69s] Total number of fetched objects 228
[12/12 16:01:18     69s] AAE_INFO-618: Total number of nets in the design is 233,  97.9 percent of the nets selected for SI analysis
[12/12 16:01:18     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:18     69s] End delay calculation. (MEM=1982.84 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:01:18     69s] End delay calculation (fullDC). (MEM=1982.84 CPU=0:00:00.1 REAL=0:00:00.0)
[12/12 16:01:18     69s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1982.8M) ***
[12/12 16:01:18     69s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1982.8M)
[12/12 16:01:18     69s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/12 16:01:18     69s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1982.8M)
[12/12 16:01:18     69s] Starting SI iteration 2
[12/12 16:01:18     69s] Calculate early delays in OCV mode...
[12/12 16:01:18     69s] Calculate late delays in OCV mode...
[12/12 16:01:18     69s] Start delay calculation (fullDC) (1 T). (MEM=1947.96)
[12/12 16:01:18     69s] End AAE Lib Interpolated Model. (MEM=1947.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:18     69s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/12 16:01:18     69s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 228. 
[12/12 16:01:18     69s] Total number of fetched objects 228
[12/12 16:01:18     69s] AAE_INFO-618: Total number of nets in the design is 233,  11.6 percent of the nets selected for SI analysis
[12/12 16:01:18     69s] End delay calculation. (MEM=1992.66 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:01:18     69s] End delay calculation (fullDC). (MEM=1992.66 CPU=0:00:00.0 REAL=0:00:00.0)
[12/12 16:01:18     69s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1992.7M) ***
[12/12 16:01:18     69s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:10 mem=1992.7M)
[12/12 16:01:18     69s] End AAE Lib Interpolated Model. (MEM=1992.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:18     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1992.7M, EPOCH TIME: 1765535478.796731
[12/12 16:01:18     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:18     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:18     69s] 
[12/12 16:01:18     69s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:18     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.016, MEM:1992.7M, EPOCH TIME: 1765535478.812244
[12/12 16:01:18     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:18     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:18     69s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.568 |   N/A   | -30.568 |
|           TNS (ns):|-194.079 |   N/A   |-194.079 |
|    Violating Paths:|   12    |   N/A   |   12    |
|          All Paths:|   23    |   N/A   |   23    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |     11 (11)      |
|   max_fanout   |      0 (0)       |     0      |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2027.0M, EPOCH TIME: 1765535478.840944
[12/12 16:01:18     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:18     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:18     69s] 
[12/12 16:01:18     69s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:18     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:2027.0M, EPOCH TIME: 1765535478.856641
[12/12 16:01:18     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:18     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:18     69s] Density: 0.418%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1729.2M, totSessionCpu=0:01:10 **
[12/12 16:01:18     69s] Executing marking Critical Nets1
[12/12 16:01:18     69s] **INFO: flowCheckPoint #6 OptimizationRecovery
[12/12 16:01:18     69s] *** Timing NOT met, worst failing slack is -30.567
[12/12 16:01:18     69s] *** Check timing (0:00:00.0)
[12/12 16:01:18     69s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[12/12 16:01:18     69s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/12 16:01:18     69s] Info: 32 io nets excluded
[12/12 16:01:18     69s] Info: 1 clock net  excluded from IPO operation.
[12/12 16:01:18     69s] End AAE Lib Interpolated Model. (MEM=1994.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 16:01:18     69s] *** TnsOpt #2 [begin] (optDesign #2) : totSession cpu/real = 0:01:09.7/0:01:20.3 (0.9), mem = 1994.6M
[12/12 16:01:18     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.303793.24
[12/12 16:01:18     69s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/12 16:01:18     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1994.6M
[12/12 16:01:18     69s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/12 16:01:18     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1994.6M, EPOCH TIME: 1765535478.865930
[12/12 16:01:18     69s] Processing tracks to init pin-track alignment.
[12/12 16:01:18     69s] z: 2, totalTracks: 1
[12/12 16:01:18     69s] z: 4, totalTracks: 1
[12/12 16:01:18     69s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:01:18     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1994.6M, EPOCH TIME: 1765535478.869343
[12/12 16:01:18     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:18     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:18     69s] 
[12/12 16:01:18     69s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:18     69s] 
[12/12 16:01:18     69s]  Skipping Bad Lib Cell Checking (CMU) !
[12/12 16:01:18     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1994.6M, EPOCH TIME: 1765535478.884914
[12/12 16:01:18     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1994.6M, EPOCH TIME: 1765535478.884995
[12/12 16:01:18     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1994.6M, EPOCH TIME: 1765535478.885038
[12/12 16:01:18     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1994.6MB).
[12/12 16:01:18     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:1994.6M, EPOCH TIME: 1765535478.885144
[12/12 16:01:18     69s] TotalInstCnt at PhyDesignMc Initialization: 174
[12/12 16:01:18     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1994.6M
[12/12 16:01:18     69s] #optDebug: Start CG creation (mem=1994.6M)
[12/12 16:01:18     69s]  ...initializing CG  maxDriveDist 3942.770000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 394.277000 
[12/12 16:01:19     69s] (cpu=0:00:00.2, mem=2077.4M)
[12/12 16:01:19     69s]  ...processing cgPrt (cpu=0:00:00.2, mem=2077.4M)
[12/12 16:01:19     69s]  ...processing cgEgp (cpu=0:00:00.2, mem=2077.4M)
[12/12 16:01:19     69s]  ...processing cgPbk (cpu=0:00:00.2, mem=2077.4M)
[12/12 16:01:19     69s]  ...processing cgNrb(cpu=0:00:00.2, mem=2077.4M)
[12/12 16:01:19     69s]  ...processing cgObs (cpu=0:00:00.2, mem=2077.4M)
[12/12 16:01:19     69s]  ...processing cgCon (cpu=0:00:00.2, mem=2077.4M)
[12/12 16:01:19     69s]  ...processing cgPdm (cpu=0:00:00.2, mem=2077.4M)
[12/12 16:01:19     69s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2077.4M)
[12/12 16:01:19     69s] ### Creating RouteCongInterface, started
[12/12 16:01:19     70s] ### Creating RouteCongInterface, finished
[12/12 16:01:19     70s] *info: 32 io nets excluded
[12/12 16:01:19     70s] *info: 1 clock net excluded
[12/12 16:01:19     70s] *info: 1 no-driver net excluded.
[12/12 16:01:19     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.303793.11
[12/12 16:01:19     70s] PathGroup :  reg2reg  TargetSlack : 0 
[12/12 16:01:19     70s] ** GigaOpt Optimizer WNS Slack -30.567 TNS Slack -194.079 Density 0.42
[12/12 16:01:19     70s] Optimizer TNS Opt
[12/12 16:01:19     70s] OptDebug: Start of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.567|-194.079|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.567|-194.079|
+----------+-------+--------+

[12/12 16:01:19     70s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2131.6M, EPOCH TIME: 1765535479.350850
[12/12 16:01:19     70s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2131.6M, EPOCH TIME: 1765535479.350927
[12/12 16:01:19     70s]   Timing Snapshot: (TGT)
[12/12 16:01:19     70s]      Weighted WNS: -30.567
[12/12 16:01:19     70s]       All  PG WNS: -30.568
[12/12 16:01:19     70s]       High PG WNS: 0.000
[12/12 16:01:19     70s]       All  PG TNS: -194.079
[12/12 16:01:19     70s]       High PG TNS: 0.000
[12/12 16:01:19     70s]       Low  PG TNS: -194.079
[12/12 16:01:19     70s]    Category Slack: { [L, -30.568] }
[12/12 16:01:19     70s] 
[12/12 16:01:19     70s] Checking setup slack degradation ...
[12/12 16:01:19     70s] 
[12/12 16:01:19     70s] Recovery Manager:
[12/12 16:01:19     70s]   Low  Effort WNS Jump: 0.000 (REF: -30.568, TGT: -30.568, Threshold: 1.518) - Skip
[12/12 16:01:19     70s]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.075) - Skip
[12/12 16:01:19     70s]   Low  Effort TNS Jump: 0.001 (REF: -194.079, TGT: -194.079, Threshold: 50.000) - Skip
[12/12 16:01:19     70s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/12 16:01:19     70s] 
[12/12 16:01:19     70s] 
[12/12 16:01:19     70s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2131.6M) ***
[12/12 16:01:19     70s] OptDebug: End of Optimizer TNS Pass:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.567|-194.079|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.567|-194.079|
+----------+-------+--------+

[12/12 16:01:19     70s] OptDebug: End of Setup Fixing:
+----------+-------+--------+
|Path Group|    WNS|     TNS|
+----------+-------+--------+
|default   |-30.567|-194.079|
|reg2reg   |  0.000|   0.000|
|HEPG      |  0.000|   0.000|
|All Paths |-30.567|-194.079|
+----------+-------+--------+

[12/12 16:01:19     70s] 
[12/12 16:01:19     70s] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2131.6M) ***
[12/12 16:01:19     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.303793.11
[12/12 16:01:19     70s] Total-nets :: 195, Stn-nets :: 0, ratio :: 0 %, Total-len 26729.4, Stn-len 0
[12/12 16:01:19     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2112.5M, EPOCH TIME: 1765535479.514763
[12/12 16:01:19     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[12/12 16:01:19     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:19     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:19     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:19     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2055.5M, EPOCH TIME: 1765535479.518227
[12/12 16:01:19     70s] TotalInstCnt at PhyDesignMc Destruction: 174
[12/12 16:01:19     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.303793.24
[12/12 16:01:19     70s] *** TnsOpt #2 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:10.4/0:01:21.0 (0.9), mem = 2055.5M
[12/12 16:01:19     70s] 
[12/12 16:01:19     70s] =============================================================================================
[12/12 16:01:19     70s]  Step TAT Report : TnsOpt #2 / optDesign #2                                     21.15-s110_1
[12/12 16:01:19     70s] =============================================================================================
[12/12 16:01:19     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:01:19     70s] ---------------------------------------------------------------------------------------------
[12/12 16:01:19     70s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:19     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:19     70s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.2
[12/12 16:01:19     70s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:19     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/12 16:01:19     70s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  32.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:01:19     70s] [ TransformInit          ]      1   0:00:00.2  (  34.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:01:19     70s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:19     70s] [ MISC                   ]          0:00:00.2  (  25.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:01:19     70s] ---------------------------------------------------------------------------------------------
[12/12 16:01:19     70s]  TnsOpt #2 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/12 16:01:19     70s] ---------------------------------------------------------------------------------------------
[12/12 16:01:19     70s] 
[12/12 16:01:19     70s] End: GigaOpt Optimization in post-eco TNS mode
[12/12 16:01:19     70s] Running postRoute recovery in postEcoRoute mode
[12/12 16:01:19     70s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1777.0M, totSessionCpu=0:01:10 **
[12/12 16:01:19     70s]   Timing/DRV Snapshot: (TGT)
[12/12 16:01:19     70s]      Weighted WNS: -30.567
[12/12 16:01:19     70s]       All  PG WNS: -30.568
[12/12 16:01:19     70s]       High PG WNS: 0.000
[12/12 16:01:19     70s]       All  PG TNS: -194.079
[12/12 16:01:19     70s]       High PG TNS: 0.000
[12/12 16:01:19     70s]       Low  PG TNS: -194.079
[12/12 16:01:19     70s]          Tran DRV: 0 (11)
[12/12 16:01:19     70s]           Cap DRV: 0 (11)
[12/12 16:01:19     70s]        Fanout DRV: 0 (0)
[12/12 16:01:19     70s]            Glitch: 0 (0)
[12/12 16:01:19     70s]    Category Slack: { [L, -30.568] }
[12/12 16:01:19     70s] 
[12/12 16:01:19     70s] Checking setup slack degradation ...
[12/12 16:01:19     70s] 
[12/12 16:01:19     70s] Recovery Manager:
[12/12 16:01:19     70s]   Low  Effort WNS Jump: 0.000 (REF: -30.568, TGT: -30.568, Threshold: 1.518) - Skip
[12/12 16:01:19     70s]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.075) - Skip
[12/12 16:01:19     70s]   Low  Effort TNS Jump: 0.001 (REF: -194.079, TGT: -194.079, Threshold: 50.000) - Skip
[12/12 16:01:19     70s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/12 16:01:19     70s] 
[12/12 16:01:19     70s] Checking DRV degradation...
[12/12 16:01:19     70s] 
[12/12 16:01:19     70s] Recovery Manager:
[12/12 16:01:19     70s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/12 16:01:19     70s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/12 16:01:19     70s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/12 16:01:19     70s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[12/12 16:01:19     70s] 
[12/12 16:01:19     70s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/12 16:01:19     70s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2027.12M, totSessionCpu=0:01:10).
[12/12 16:01:19     70s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1777.0M, totSessionCpu=0:01:10 **
[12/12 16:01:19     70s] 
[12/12 16:01:19     70s] Latch borrow mode reset to max_borrow
[12/12 16:01:19     70s] **INFO: flowCheckPoint #7 FinalSummary
[12/12 16:01:19     70s] Reported timing to dir ./timingReports
[12/12 16:01:19     70s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1775.2M, totSessionCpu=0:01:10 **
[12/12 16:01:19     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2027.1M, EPOCH TIME: 1765535479.602464
[12/12 16:01:19     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:19     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:19     70s] 
[12/12 16:01:19     70s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:19     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:2027.1M, EPOCH TIME: 1765535479.618016
[12/12 16:01:19     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:19     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.568 |   N/A   | -30.568 |
|           TNS (ns):|-194.079 |   N/A   |-194.079 |
|    Violating Paths:|   12    |   N/A   |   12    |
|          All Paths:|   23    |   N/A   |   23    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |     11 (11)      |
|   max_fanout   |      0 (0)       |     0      |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2027.4M, EPOCH TIME: 1765535481.056551
[12/12 16:01:21     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] 
[12/12 16:01:21     70s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:21     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:2027.4M, EPOCH TIME: 1765535481.072369
[12/12 16:01:21     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] Density: 0.418%
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2027.4M, EPOCH TIME: 1765535481.080104
[12/12 16:01:21     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] 
[12/12 16:01:21     70s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:21     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:2027.4M, EPOCH TIME: 1765535481.095887
[12/12 16:01:21     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] **optDesign ... cpu = 0:00:10, real = 0:00:13, mem = 1777.4M, totSessionCpu=0:01:11 **
[12/12 16:01:21     70s]  ReSet Options after AAE Based Opt flow 
[12/12 16:01:21     70s] 
[12/12 16:01:21     70s] TimeStamp Deleting Cell Server Begin ...
[12/12 16:01:21     70s] Deleting Lib Analyzer.
[12/12 16:01:21     70s] 
[12/12 16:01:21     70s] TimeStamp Deleting Cell Server End ...
[12/12 16:01:21     70s] Opt: RC extraction mode changed to 'detail'
[12/12 16:01:21     70s] *** Finished optDesign ***
[12/12 16:01:21     70s] 
[12/12 16:01:21     70s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.9 real=0:00:12.4)
[12/12 16:01:21     70s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/12 16:01:21     70s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.8 real=0:00:01.9)
[12/12 16:01:21     70s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[12/12 16:01:21     70s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/12 16:01:21     70s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/12 16:01:21     70s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[12/12 16:01:21     70s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[12/12 16:01:21     70s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[12/12 16:01:21     70s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[12/12 16:01:21     70s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[12/12 16:01:21     70s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[12/12 16:01:21     70s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[12/12 16:01:21     70s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/12 16:01:21     70s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/12 16:01:21     70s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2027.4M)
[12/12 16:01:21     70s] Info: Destroy the CCOpt slew target map.
[12/12 16:01:21     70s] clean pInstBBox. size 0
[12/12 16:01:21     70s] All LLGs are deleted
[12/12 16:01:21     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2027.4M, EPOCH TIME: 1765535481.157074
[12/12 16:01:21     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2027.4M, EPOCH TIME: 1765535481.157165
[12/12 16:01:21     70s] Info: pop threads available for lower-level modules during optimization.
[12/12 16:01:21     70s] *** optDesign #2 [finish] : cpu/real = 0:00:09.8/0:00:12.3 (0.8), totSession cpu/real = 0:01:10.7/0:01:22.6 (0.9), mem = 2027.4M
[12/12 16:01:21     70s] 
[12/12 16:01:21     70s] =============================================================================================
[12/12 16:01:21     70s]  Final TAT Report : optDesign #2                                                21.15-s110_1
[12/12 16:01:21     70s] =============================================================================================
[12/12 16:01:21     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/12 16:01:21     70s] ---------------------------------------------------------------------------------------------
[12/12 16:01:21     70s] [ InitOpt                ]      1   0:00:01.3  (  10.4 % )     0:00:01.3 /  0:00:01.3    1.0
[12/12 16:01:21     70s] [ WnsOpt                 ]      1   0:00:01.4  (  11.8 % )     0:00:01.4 /  0:00:01.5    1.0
[12/12 16:01:21     70s] [ TnsOpt                 ]      2   0:00:02.2  (  17.9 % )     0:00:02.2 /  0:00:02.2    1.0
[12/12 16:01:21     70s] [ DrvOpt                 ]      1   0:00:01.4  (  11.8 % )     0:00:01.4 /  0:00:01.4    1.0
[12/12 16:01:21     70s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:21     70s] [ LayerAssignment        ]      2   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/12 16:01:21     70s] [ BuildHoldData          ]      1   0:00:00.2  (   1.5 % )     0:00:01.0 /  0:00:00.9    1.0
[12/12 16:01:21     70s] [ OptSummaryReport       ]      5   0:00:00.3  (   2.2 % )     0:00:01.8 /  0:00:00.4    0.2
[12/12 16:01:21     70s] [ DrvReport              ]      9   0:00:01.4  (  11.4 % )     0:00:01.4 /  0:00:00.0    0.0
[12/12 16:01:21     70s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/12 16:01:21     70s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[12/12 16:01:21     70s] [ EcoRoute               ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/12 16:01:21     70s] [ ExtractRC              ]      2   0:00:01.9  (  15.3 % )     0:00:01.9 /  0:00:00.8    0.4
[12/12 16:01:21     70s] [ TimingUpdate           ]     17   0:00:00.8  (   6.4 % )     0:00:01.3 /  0:00:01.3    1.0
[12/12 16:01:21     70s] [ FullDelayCalc          ]      5   0:00:00.5  (   3.9 % )     0:00:00.5 /  0:00:00.5    1.0
[12/12 16:01:21     70s] [ TimingReport           ]      5   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.6
[12/12 16:01:21     70s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/12 16:01:21     70s] [ MISC                   ]          0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/12 16:01:21     70s] ---------------------------------------------------------------------------------------------
[12/12 16:01:21     70s]  optDesign #2 TOTAL                 0:00:12.3  ( 100.0 % )     0:00:12.3 /  0:00:09.8    0.8
[12/12 16:01:21     70s] ---------------------------------------------------------------------------------------------
[12/12 16:01:21     70s] 
[12/12 16:01:21     70s] <CMD> addFiller -cell feedth9 -prefix FILLER -doDRC
[12/12 16:01:21     70s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/12 16:01:21     70s] Type 'man IMPSP-5217' for more detail.
[12/12 16:01:21     70s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2027.4M, EPOCH TIME: 1765535481.165300
[12/12 16:01:21     70s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2027.4M, EPOCH TIME: 1765535481.165412
[12/12 16:01:21     70s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2027.4M, EPOCH TIME: 1765535481.165478
[12/12 16:01:21     70s] Processing tracks to init pin-track alignment.
[12/12 16:01:21     70s] z: 2, totalTracks: 1
[12/12 16:01:21     70s] z: 4, totalTracks: 1
[12/12 16:01:21     70s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:01:21     70s] All LLGs are deleted
[12/12 16:01:21     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2027.4M, EPOCH TIME: 1765535481.168767
[12/12 16:01:21     70s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2027.4M, EPOCH TIME: 1765535481.169125
[12/12 16:01:21     70s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2027.4M, EPOCH TIME: 1765535481.169190
[12/12 16:01:21     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     70s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2027.4M, EPOCH TIME: 1765535481.169320
[12/12 16:01:21     70s] Max number of tech site patterns supported in site array is 256.
[12/12 16:01:21     70s] Core basic site is CoreSite
[12/12 16:01:21     70s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2027.4M, EPOCH TIME: 1765535481.181870
[12/12 16:01:21     70s] After signature check, allow fast init is false, keep pre-filter is true.
[12/12 16:01:21     70s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/12 16:01:21     70s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.002, REAL:0.002, MEM:2027.4M, EPOCH TIME: 1765535481.184121
[12/12 16:01:21     70s] SiteArray: non-trimmed site array dimensions = 155 x 1553
[12/12 16:01:21     70s] SiteArray: use 1,392,640 bytes
[12/12 16:01:21     70s] SiteArray: current memory after site array memory allocation 2027.4M
[12/12 16:01:21     70s] SiteArray: FP blocked sites are writable
[12/12 16:01:21     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 16:01:21     70s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2027.4M, EPOCH TIME: 1765535481.187618
[12/12 16:01:21     70s] Process 13856 wires and vias for routing blockage and capacity analysis
[12/12 16:01:21     70s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.014, REAL:0.014, MEM:2027.4M, EPOCH TIME: 1765535481.202059
[12/12 16:01:21     70s] SiteArray: number of non floorplan blocked sites for llg default is 240715
[12/12 16:01:21     70s] Atter site array init, number of instance map data is 0.
[12/12 16:01:21     70s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.035, REAL:0.035, MEM:2027.4M, EPOCH TIME: 1765535481.204728
[12/12 16:01:21     70s] 
[12/12 16:01:21     70s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:21     70s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.037, REAL:0.037, MEM:2027.4M, EPOCH TIME: 1765535481.206167
[12/12 16:01:21     70s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2027.4M, EPOCH TIME: 1765535481.206221
[12/12 16:01:21     70s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2027.4M, EPOCH TIME: 1765535481.206268
[12/12 16:01:21     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2027.4MB).
[12/12 16:01:21     70s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.041, REAL:0.041, MEM:2027.4M, EPOCH TIME: 1765535481.206368
[12/12 16:01:21     70s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.041, REAL:0.041, MEM:2027.4M, EPOCH TIME: 1765535481.206401
[12/12 16:01:21     70s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2027.4M, EPOCH TIME: 1765535481.206432
[12/12 16:01:21     70s]   Signal wire search tree: 3128 elements. (cpu=0:00:00.0, mem=0.0M)
[12/12 16:01:21     70s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.001, REAL:0.001, MEM:2027.4M, EPOCH TIME: 1765535481.207370
[12/12 16:01:21     70s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2027.4M, EPOCH TIME: 1765535481.208318
[12/12 16:01:21     70s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2027.4M, EPOCH TIME: 1765535481.208374
[12/12 16:01:21     70s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2027.4M, EPOCH TIME: 1765535481.208419
[12/12 16:01:21     70s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2027.4M, EPOCH TIME: 1765535481.208467
[12/12 16:01:21     70s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/12 16:01:21     71s] AddFiller main function time CPU:0.731, REAL:0.734
[12/12 16:01:21     71s] Filler instance commit time CPU:0.265, REAL:0.264
[12/12 16:01:21     71s] *INFO: Adding fillers to top-module.
[12/12 16:01:21     71s] *INFO:   Added 26490 filler insts (cell feedth9 / prefix FILLER).
[12/12 16:01:21     71s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.732, REAL:0.734, MEM:2027.4M, EPOCH TIME: 1765535481.942851
[12/12 16:01:21     71s] *INFO: Total 26490 filler insts added - prefix FILLER (CPU: 0:00:00.8).
[12/12 16:01:21     71s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.732, REAL:0.735, MEM:2027.4M, EPOCH TIME: 1765535481.942938
[12/12 16:01:21     71s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2027.4M, EPOCH TIME: 1765535481.942979
[12/12 16:01:21     71s] For 26490 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.027, REAL:0.027, MEM:2027.4M, EPOCH TIME: 1765535481.969990
[12/12 16:01:21     71s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.759, REAL:0.762, MEM:2027.4M, EPOCH TIME: 1765535481.970063
[12/12 16:01:21     71s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.759, REAL:0.762, MEM:2027.4M, EPOCH TIME: 1765535481.970098
[12/12 16:01:21     71s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[12/12 16:01:21     71s] *INFO: Second pass addFiller without DRC checking.
[12/12 16:01:21     71s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2027.4M, EPOCH TIME: 1765535481.970157
[12/12 16:01:21     71s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2027.4M, EPOCH TIME: 1765535481.970191
[12/12 16:01:21     71s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2027.4M, EPOCH TIME: 1765535481.970577
[12/12 16:01:21     71s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2027.4M, EPOCH TIME: 1765535481.970627
[12/12 16:01:21     71s] AddFiller init all instances time CPU:0.001, REAL:0.001
[12/12 16:01:21     71s] AddFiller main function time CPU:0.002, REAL:0.002
[12/12 16:01:21     71s] Filler instance commit time CPU:0.000, REAL:0.000
[12/12 16:01:21     71s] *INFO: Adding fillers to top-module.
[12/12 16:01:21     71s] *INFO:   Added 0 filler inst of any cell-type.
[12/12 16:01:21     71s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.004, REAL:0.005, MEM:2027.4M, EPOCH TIME: 1765535481.975155
[12/12 16:01:21     71s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.005, REAL:0.005, MEM:2027.4M, EPOCH TIME: 1765535481.975217
[12/12 16:01:21     71s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.005, REAL:0.005, MEM:2027.4M, EPOCH TIME: 1765535481.975278
[12/12 16:01:21     71s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.005, REAL:0.005, MEM:2027.4M, EPOCH TIME: 1765535481.975313
[12/12 16:01:21     71s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2027.4M, EPOCH TIME: 1765535481.975360
[12/12 16:01:21     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:26664).
[12/12 16:01:21     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     71s] All LLGs are deleted
[12/12 16:01:21     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:21     71s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2027.4M, EPOCH TIME: 1765535481.981374
[12/12 16:01:21     71s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2026.1M, EPOCH TIME: 1765535481.981868
[12/12 16:01:21     71s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.011, REAL:0.011, MEM:1988.1M, EPOCH TIME: 1765535481.986250
[12/12 16:01:21     71s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.818, REAL:0.821, MEM:1988.1M, EPOCH TIME: 1765535481.986320
[12/12 16:01:21     71s] <CMD> addFiller -cell feedth3 -prefix FILLER -doDRC
[12/12 16:01:21     71s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/12 16:01:21     71s] Type 'man IMPSP-5217' for more detail.
[12/12 16:01:21     71s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1988.1M, EPOCH TIME: 1765535481.992680
[12/12 16:01:21     71s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:1988.1M, EPOCH TIME: 1765535481.993273
[12/12 16:01:21     71s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1988.1M, EPOCH TIME: 1765535481.993343
[12/12 16:01:21     71s] Processing tracks to init pin-track alignment.
[12/12 16:01:21     71s] z: 2, totalTracks: 1
[12/12 16:01:21     71s] z: 4, totalTracks: 1
[12/12 16:01:21     71s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:01:22     71s] All LLGs are deleted
[12/12 16:01:22     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:22     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:22     71s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1988.1M, EPOCH TIME: 1765535482.002100
[12/12 16:01:22     71s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.001, REAL:0.001, MEM:1988.1M, EPOCH TIME: 1765535482.002636
[12/12 16:01:22     71s] # Building source llgBox search-tree.
[12/12 16:01:22     71s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1988.1M, EPOCH TIME: 1765535482.003837
[12/12 16:01:22     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:22     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:22     71s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1988.1M, EPOCH TIME: 1765535482.004034
[12/12 16:01:22     71s] Max number of tech site patterns supported in site array is 256.
[12/12 16:01:22     71s] Core basic site is CoreSite
[12/12 16:01:22     71s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1988.1M, EPOCH TIME: 1765535482.017616
[12/12 16:01:22     71s] After signature check, allow fast init is true, keep pre-filter is true.
[12/12 16:01:22     71s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/12 16:01:22     71s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.003, REAL:0.003, MEM:1988.1M, EPOCH TIME: 1765535482.021031
[12/12 16:01:22     71s] SiteArray: non-trimmed site array dimensions = 155 x 1553
[12/12 16:01:22     71s] SiteArray: use 1,392,640 bytes
[12/12 16:01:22     71s] SiteArray: current memory after site array memory allocation 1989.4M
[12/12 16:01:22     71s] SiteArray: FP blocked sites are writable
[12/12 16:01:22     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 16:01:22     71s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1989.4M, EPOCH TIME: 1765535482.024906
[12/12 16:01:22     71s] Process 13856 wires and vias for routing blockage and capacity analysis
[12/12 16:01:22     71s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.015, REAL:0.015, MEM:1989.4M, EPOCH TIME: 1765535482.040249
[12/12 16:01:22     71s] SiteArray: number of non floorplan blocked sites for llg default is 240715
[12/12 16:01:22     71s] Atter site array init, number of instance map data is 0.
[12/12 16:01:22     71s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.039, REAL:0.040, MEM:1989.4M, EPOCH TIME: 1765535482.043698
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:22     71s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.045, REAL:0.046, MEM:1989.4M, EPOCH TIME: 1765535482.049436
[12/12 16:01:22     71s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1989.4M, EPOCH TIME: 1765535482.049496
[12/12 16:01:22     71s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1989.4M, EPOCH TIME: 1765535482.049538
[12/12 16:01:22     71s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1989.4MB).
[12/12 16:01:22     71s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.059, REAL:0.059, MEM:1989.4M, EPOCH TIME: 1765535482.052189
[12/12 16:01:22     71s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.059, REAL:0.059, MEM:1989.4M, EPOCH TIME: 1765535482.052227
[12/12 16:01:22     71s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1989.4M, EPOCH TIME: 1765535482.052260
[12/12 16:01:22     71s]   Signal wire search tree: 3128 elements. (cpu=0:00:00.0, mem=0.0M)
[12/12 16:01:22     71s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.001, REAL:0.001, MEM:1989.4M, EPOCH TIME: 1765535482.053266
[12/12 16:01:22     71s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1989.4M, EPOCH TIME: 1765535482.083362
[12/12 16:01:22     71s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1989.4M, EPOCH TIME: 1765535482.083471
[12/12 16:01:22     71s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1989.4M, EPOCH TIME: 1765535482.083849
[12/12 16:01:22     71s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1989.4M, EPOCH TIME: 1765535482.083903
[12/12 16:01:22     71s] AddFiller init all instances time CPU:0.002, REAL:0.002
[12/12 16:01:22     71s] AddFiller main function time CPU:0.013, REAL:0.014
[12/12 16:01:22     71s] Filler instance commit time CPU:0.003, REAL:0.003
[12/12 16:01:22     71s] *INFO: Adding fillers to top-module.
[12/12 16:01:22     71s] *INFO:   Added 242 filler insts (cell feedth3 / prefix FILLER).
[12/12 16:01:22     71s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.017, REAL:0.017, MEM:1989.4M, EPOCH TIME: 1765535482.101016
[12/12 16:01:22     71s] *INFO: Total 242 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[12/12 16:01:22     71s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.017, REAL:0.017, MEM:1989.4M, EPOCH TIME: 1765535482.101103
[12/12 16:01:22     71s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1989.4M, EPOCH TIME: 1765535482.101142
[12/12 16:01:22     71s] For 242 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.001, REAL:0.001, MEM:1989.4M, EPOCH TIME: 1765535482.101823
[12/12 16:01:22     71s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.018, REAL:0.018, MEM:1989.4M, EPOCH TIME: 1765535482.101867
[12/12 16:01:22     71s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.018, REAL:0.019, MEM:1989.4M, EPOCH TIME: 1765535482.101899
[12/12 16:01:22     71s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[12/12 16:01:22     71s] *INFO: Second pass addFiller without DRC checking.
[12/12 16:01:22     71s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1989.4M, EPOCH TIME: 1765535482.101964
[12/12 16:01:22     71s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1989.4M, EPOCH TIME: 1765535482.102000
[12/12 16:01:22     71s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1989.4M, EPOCH TIME: 1765535482.102308
[12/12 16:01:22     71s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1989.4M, EPOCH TIME: 1765535482.102352
[12/12 16:01:22     71s] AddFiller init all instances time CPU:0.001, REAL:0.001
[12/12 16:01:22     71s] AddFiller main function time CPU:0.002, REAL:0.002
[12/12 16:01:22     71s] Filler instance commit time CPU:0.000, REAL:0.000
[12/12 16:01:22     71s] *INFO: Adding fillers to top-module.
[12/12 16:01:22     71s] *INFO:   Added 0 filler inst of any cell-type.
[12/12 16:01:22     71s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.004, REAL:0.004, MEM:1989.4M, EPOCH TIME: 1765535482.106619
[12/12 16:01:22     71s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.004, REAL:0.004, MEM:1989.4M, EPOCH TIME: 1765535482.106686
[12/12 16:01:22     71s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.005, REAL:0.005, MEM:1989.4M, EPOCH TIME: 1765535482.106754
[12/12 16:01:22     71s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.005, REAL:0.005, MEM:1989.4M, EPOCH TIME: 1765535482.106792
[12/12 16:01:22     71s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:1989.4M, EPOCH TIME: 1765535482.106841
[12/12 16:01:22     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:26906).
[12/12 16:01:22     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:22     71s] All LLGs are deleted
[12/12 16:01:22     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:22     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:22     71s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1989.4M, EPOCH TIME: 1765535482.111349
[12/12 16:01:22     71s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1988.1M, EPOCH TIME: 1765535482.111834
[12/12 16:01:22     71s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.007, REAL:0.007, MEM:1988.1M, EPOCH TIME: 1765535482.113441
[12/12 16:01:22     71s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.120, REAL:0.121, MEM:1988.1M, EPOCH TIME: 1765535482.113514
[12/12 16:01:22     71s] <CMD> addFiller -cell feedth -prefix FILLER -doDRC
[12/12 16:01:22     71s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/12 16:01:22     71s] Type 'man IMPSP-5217' for more detail.
[12/12 16:01:22     71s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1988.1M, EPOCH TIME: 1765535482.119891
[12/12 16:01:22     71s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:1988.1M, EPOCH TIME: 1765535482.120485
[12/12 16:01:22     71s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1988.1M, EPOCH TIME: 1765535482.120559
[12/12 16:01:22     71s] Processing tracks to init pin-track alignment.
[12/12 16:01:22     71s] z: 2, totalTracks: 1
[12/12 16:01:22     71s] z: 4, totalTracks: 1
[12/12 16:01:22     71s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/12 16:01:22     71s] All LLGs are deleted
[12/12 16:01:22     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:22     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:22     71s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1988.1M, EPOCH TIME: 1765535482.129608
[12/12 16:01:22     71s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.001, REAL:0.001, MEM:1988.1M, EPOCH TIME: 1765535482.130162
[12/12 16:01:22     71s] # Building source llgBox search-tree.
[12/12 16:01:22     71s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1988.1M, EPOCH TIME: 1765535482.131369
[12/12 16:01:22     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:22     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:22     71s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1988.1M, EPOCH TIME: 1765535482.131537
[12/12 16:01:22     71s] Max number of tech site patterns supported in site array is 256.
[12/12 16:01:22     71s] Core basic site is CoreSite
[12/12 16:01:22     71s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1988.1M, EPOCH TIME: 1765535482.145120
[12/12 16:01:22     71s] After signature check, allow fast init is true, keep pre-filter is true.
[12/12 16:01:22     71s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/12 16:01:22     71s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.004, REAL:0.004, MEM:1988.1M, EPOCH TIME: 1765535482.148630
[12/12 16:01:22     71s] SiteArray: non-trimmed site array dimensions = 155 x 1553
[12/12 16:01:22     71s] SiteArray: use 1,392,640 bytes
[12/12 16:01:22     71s] SiteArray: current memory after site array memory allocation 1989.4M
[12/12 16:01:22     71s] SiteArray: FP blocked sites are writable
[12/12 16:01:22     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 16:01:22     71s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1989.4M, EPOCH TIME: 1765535482.152622
[12/12 16:01:22     71s] Process 13856 wires and vias for routing blockage and capacity analysis
[12/12 16:01:22     71s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.015, REAL:0.016, MEM:1989.4M, EPOCH TIME: 1765535482.168134
[12/12 16:01:22     71s] SiteArray: number of non floorplan blocked sites for llg default is 240715
[12/12 16:01:22     71s] Atter site array init, number of instance map data is 0.
[12/12 16:01:22     71s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.040, MEM:1989.4M, EPOCH TIME: 1765535482.171605
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/12 16:01:22     71s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.046, REAL:0.046, MEM:1989.4M, EPOCH TIME: 1765535482.177443
[12/12 16:01:22     71s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1989.4M, EPOCH TIME: 1765535482.177504
[12/12 16:01:22     71s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1989.4M, EPOCH TIME: 1765535482.177546
[12/12 16:01:22     71s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1989.4MB).
[12/12 16:01:22     71s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.059, REAL:0.060, MEM:1989.4M, EPOCH TIME: 1765535482.180141
[12/12 16:01:22     71s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.059, REAL:0.060, MEM:1989.4M, EPOCH TIME: 1765535482.180177
[12/12 16:01:22     71s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1989.4M, EPOCH TIME: 1765535482.180209
[12/12 16:01:22     71s]   Signal wire search tree: 3128 elements. (cpu=0:00:00.0, mem=0.0M)
[12/12 16:01:22     71s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.001, REAL:0.001, MEM:1989.4M, EPOCH TIME: 1765535482.181201
[12/12 16:01:22     71s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1989.4M, EPOCH TIME: 1765535482.212088
[12/12 16:01:22     71s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1989.4M, EPOCH TIME: 1765535482.212197
[12/12 16:01:22     71s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1989.4M, EPOCH TIME: 1765535482.212569
[12/12 16:01:22     71s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1989.4M, EPOCH TIME: 1765535482.212618
[12/12 16:01:22     71s] AddFiller init all instances time CPU:0.002, REAL:0.002
[12/12 16:01:22     71s] AddFiller main function time CPU:0.025, REAL:0.026
[12/12 16:01:22     71s] Filler instance commit time CPU:0.007, REAL:0.006
[12/12 16:01:22     71s] *INFO: Adding fillers to top-module.
[12/12 16:01:22     71s] *INFO:   Added 573 filler insts (cell feedth / prefix FILLER).
[12/12 16:01:22     71s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.029, REAL:0.029, MEM:1989.4M, EPOCH TIME: 1765535482.241666
[12/12 16:01:22     71s] *INFO: Total 573 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[12/12 16:01:22     71s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.029, REAL:0.029, MEM:1989.4M, EPOCH TIME: 1765535482.241764
[12/12 16:01:22     71s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1989.4M, EPOCH TIME: 1765535482.241804
[12/12 16:01:22     71s] For 573 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.001, REAL:0.001, MEM:1989.4M, EPOCH TIME: 1765535482.242883
[12/12 16:01:22     71s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.031, REAL:0.031, MEM:1989.4M, EPOCH TIME: 1765535482.242932
[12/12 16:01:22     71s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.031, REAL:0.031, MEM:1989.4M, EPOCH TIME: 1765535482.242969
[12/12 16:01:22     71s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:1989.4M, EPOCH TIME: 1765535482.243016
[12/12 16:01:22     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:27479).
[12/12 16:01:22     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:22     71s] All LLGs are deleted
[12/12 16:01:22     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:22     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/12 16:01:22     71s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1989.4M, EPOCH TIME: 1765535482.247587
[12/12 16:01:22     71s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1988.1M, EPOCH TIME: 1765535482.248088
[12/12 16:01:22     71s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.007, REAL:0.007, MEM:1988.1M, EPOCH TIME: 1765535482.249549
[12/12 16:01:22     71s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.129, REAL:0.130, MEM:1988.1M, EPOCH TIME: 1765535482.249609
[12/12 16:01:22     71s] <CMD> report_power > power_routing.rpt
[12/12 16:01:22     71s] env CDS_WORKAREA is set to /home/vlsi12/Desktop/irfan/test/2_floorplan
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] Begin Power Analysis
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s]              0V	    VSSO
[12/12 16:01:22     71s]              0V	    VSS
[12/12 16:01:22     71s]           1.62V	    VDDO
[12/12 16:01:22     71s]           1.62V	    VDD
[12/12 16:01:22     71s] Begin Processing Timing Library for Power Calculation
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] Begin Processing Timing Library for Power Calculation
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] Begin Processing Power Net/Grid for Power Calculation
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1730.26MB/3509.26MB/1777.37MB)
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] Begin Processing Timing Window Data for Power Calculation
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1730.26MB/3509.26MB/1777.37MB)
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] Begin Processing User Attributes
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1730.26MB/3509.26MB/1777.37MB)
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] Begin Processing Signal Activity
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1730.26MB/3509.26MB/1777.37MB)
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] Begin Power Computation
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s]       ----------------------------------------------------------
[12/12 16:01:22     71s]       # of cell(s) missing both power/leakage table: 0
[12/12 16:01:22     71s]       # of cell(s) missing power table: 0
[12/12 16:01:22     71s]       # of cell(s) missing leakage table: 0
[12/12 16:01:22     71s]       ----------------------------------------------------------
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s]       # of MSMV cell(s) missing power_level: 0
[12/12 16:01:22     71s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1730.26MB/3509.26MB/1777.37MB)
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] Begin Processing User Attributes
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1730.26MB/3509.26MB/1777.37MB)
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1730.26MB/3509.26MB/1777.37MB)
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] *



[12/12 16:01:22     71s] Total Power
[12/12 16:01:22     71s] -----------------------------------------------------------------------------------------
[12/12 16:01:22     71s] Total Internal Power:       14.51170991 	   86.0524%
[12/12 16:01:22     71s] Total Switching Power:       2.32969460 	   13.8148%
[12/12 16:01:22     71s] Total Leakage Power:         0.02240779 	    0.1329%
[12/12 16:01:22     71s] Total Power:                16.86381230
[12/12 16:01:22     71s] -----------------------------------------------------------------------------------------
[12/12 16:01:22     71s] Processing average sequential pin duty cycle 
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/12 16:01:22     71s] Summary for sequential cells identification: 
[12/12 16:01:22     71s]   Identified SBFF number: 114
[12/12 16:01:22     71s]   Identified MBFF number: 0
[12/12 16:01:22     71s]   Identified SB Latch number: 0
[12/12 16:01:22     71s]   Identified MB Latch number: 0
[12/12 16:01:22     71s]   Not identified SBFF number: 6
[12/12 16:01:22     71s]   Not identified MBFF number: 0
[12/12 16:01:22     71s]   Not identified SB Latch number: 0
[12/12 16:01:22     71s]   Not identified MB Latch number: 0
[12/12 16:01:22     71s]   Number of sequential cells which are not FFs: 83
[12/12 16:01:22     71s]  Visiting view : my_analysis_view_setup
[12/12 16:01:22     71s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/12 16:01:22     71s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/12 16:01:22     71s]  Visiting view : my_analysis_view_hold
[12/12 16:01:22     71s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/12 16:01:22     71s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/12 16:01:22     71s] TLC MultiMap info (StdDelay):
[12/12 16:01:22     71s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/12 16:01:22     71s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/12 16:01:22     71s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/12 16:01:22     71s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/12 16:01:22     71s]  Setting StdDelay to: 50.6ps
[12/12 16:01:22     71s] 
[12/12 16:01:22     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/12 16:01:22     71s] <CMD> report_timing > timing_routing.rpt
[12/12 16:01:22     71s] <CMD> report_area > area_routing.rpt
[12/12 16:01:22     71s] <CMD> saveNetlist ./source_netlist_routing.v
[12/12 16:01:22     71s] Writing Netlist "./source_netlist_routing.v" ...
[12/12 16:01:22     71s] <CMD> saveDesign source_routing.enc
[12/12 16:01:22     71s] The in-memory database contained RC information but was not saved. To save 
[12/12 16:01:22     71s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/12 16:01:22     71s] so it should only be saved when it is really desired.
[12/12 16:01:22     71s] #% Begin save design ... (date=12/12 16:01:22, mem=1730.8M)
[12/12 16:01:22     71s] % Begin Save ccopt configuration ... (date=12/12 16:01:22, mem=1730.8M)
[12/12 16:01:22     71s] % End Save ccopt configuration ... (date=12/12 16:01:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.8M, current mem=1730.8M)
[12/12 16:01:22     71s] % Begin Save netlist data ... (date=12/12 16:01:22, mem=1730.8M)
[12/12 16:01:22     71s] Writing Binary DB to source_routing.enc.dat/source.v.bin in single-threaded mode...
[12/12 16:01:22     71s] % End Save netlist data ... (date=12/12 16:01:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1731.1M, current mem=1731.1M)
[12/12 16:01:22     72s] Saving symbol-table file ...
[12/12 16:01:22     72s] Saving congestion map file source_routing.enc.dat/source.route.congmap.gz ...
[12/12 16:01:22     72s] % Begin Save AAE data ... (date=12/12 16:01:22, mem=1731.3M)
[12/12 16:01:22     72s] Saving AAE Data ...
[12/12 16:01:22     72s] % End Save AAE data ... (date=12/12 16:01:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1731.3M, current mem=1731.3M)
[12/12 16:01:22     72s] Saving preference file source_routing.enc.dat/gui.pref.tcl ...
[12/12 16:01:22     72s] Saving mode setting ...
[12/12 16:01:22     72s] Saving global file ...
[12/12 16:01:23     72s] % Begin Save floorplan data ... (date=12/12 16:01:23, mem=1731.7M)
[12/12 16:01:23     72s] Saving floorplan file ...
[12/12 16:01:23     72s] % End Save floorplan data ... (date=12/12 16:01:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1731.7M, current mem=1731.7M)
[12/12 16:01:23     72s] Saving PG file source_routing.enc.dat/source.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Dec 12 16:01:23 2025)
[12/12 16:01:23     72s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1987.6M) ***
[12/12 16:01:23     72s] Saving Drc markers ...
[12/12 16:01:23     72s] ... No Drc file written since there is no markers found.
[12/12 16:01:23     72s] % Begin Save placement data ... (date=12/12 16:01:23, mem=1731.7M)
[12/12 16:01:23     72s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/12 16:01:23     72s] Save Adaptive View Pruning View Names to Binary file
[12/12 16:01:23     72s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1990.6M) ***
[12/12 16:01:23     72s] % End Save placement data ... (date=12/12 16:01:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1731.7M, current mem=1731.7M)
[12/12 16:01:23     72s] % Begin Save routing data ... (date=12/12 16:01:23, mem=1731.7M)
[12/12 16:01:23     72s] Saving route file ...
[12/12 16:01:23     72s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1987.6M) ***
[12/12 16:01:23     72s] % End Save routing data ... (date=12/12 16:01:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1731.8M, current mem=1731.8M)
[12/12 16:01:23     72s] Saving property file source_routing.enc.dat/source.prop
[12/12 16:01:23     72s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1990.6M) ***
[12/12 16:01:23     72s] #Saving pin access data to file source_routing.enc.dat/source.apa ...
[12/12 16:01:23     72s] #
[12/12 16:01:24     72s] % Begin Save power constraints data ... (date=12/12 16:01:23, mem=1732.0M)
[12/12 16:01:24     72s] % End Save power constraints data ... (date=12/12 16:01:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1732.0M, current mem=1732.0M)
[12/12 16:01:24     72s] Generated self-contained design source_routing.enc.dat
[12/12 16:01:24     72s] #% End save design ... (date=12/12 16:01:24, total cpu=0:00:00.6, real=0:00:02.0, peak res=1732.2M, current mem=1732.2M)
[12/12 16:01:24     72s] *** Message Summary: 0 warning(s), 0 error(s)
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] <CMD> streamOut source.gds -mapFile /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/tech_data/lef/gds2_fe_4l.map -libName DesignLib -merge {/home/vlsi12/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds /home/vlsi12/Downloads/scl_pdk/iolib/cio150/gds/tsl18cio150_4lm.gds} -uniquifyCellNames -units 1000 -mode ALL
[12/12 16:01:24     72s] Merge file: /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has version number: 5
[12/12 16:01:24     72s] Merge file: /home/vlsi12/Downloads/scl_pdk/iolib/cio150/gds/tsl18cio150_4lm.gds has version number: 5
[12/12 16:01:24     72s] Parse flat map file...
[12/12 16:01:24     72s] Writing GDSII file ...
[12/12 16:01:24     72s] 	****** db unit per micron = 1000 ******
[12/12 16:01:24     72s] 	****** output gds2 file unit per micron = 1000 ******
[12/12 16:01:24     72s] 	****** unit scaling factor = 1 ******
[12/12 16:01:24     72s] Output for instance
[12/12 16:01:24     72s] Output for bump
[12/12 16:01:24     72s] Output for physical terminals
[12/12 16:01:24     72s] Output for logical terminals
[12/12 16:01:24     72s] Output for regular nets
[12/12 16:01:24     72s] Output for special nets and metal fills
[12/12 16:01:24     72s] Output for via structure generation total number 21
[12/12 16:01:24     72s] Statistics for GDS generated (version 5)
[12/12 16:01:24     72s] ----------------------------------------
[12/12 16:01:24     72s] Stream Out Layer Mapping Information:
[12/12 16:01:24     72s] GDS Layer Number          GDS Layer Name
[12/12 16:01:24     72s] ----------------------------------------
[12/12 16:01:24     72s]     50                             TOP_M
[12/12 16:01:24     72s]     44                                M3
[12/12 16:01:24     72s]     42                                M2
[12/12 16:01:24     72s]     40                                M1
[12/12 16:01:24     72s]     49                             TOP_V
[12/12 16:01:24     72s]     41                                V2
[12/12 16:01:24     72s]     43                                V3
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] Stream Out Information Processed for GDS version 5:
[12/12 16:01:24     72s] Units: 1000 DBU
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] Object                             Count
[12/12 16:01:24     72s] ----------------------------------------
[12/12 16:01:24     72s] Instances                          27627
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] Ports/Pins                             0
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] Nets                                1989
[12/12 16:01:24     72s]     metal layer M1                   357
[12/12 16:01:24     72s]     metal layer M2                  1115
[12/12 16:01:24     72s]     metal layer M3                   482
[12/12 16:01:24     72s]     metal layer TOP_M                 35
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s]     Via Instances                   1139
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] Special Nets                         876
[12/12 16:01:24     72s]     metal layer M1                   468
[12/12 16:01:24     72s]     metal layer M2                    78
[12/12 16:01:24     72s]     metal layer M3                   200
[12/12 16:01:24     72s]     metal layer TOP_M                130
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s]     Via Instances                  11330
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] Metal Fills                            0
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s]     Via Instances                      0
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] Metal FillOPCs                         0
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s]     Via Instances                      0
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] Metal FillDRCs                         0
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s]     Via Instances                      0
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] Text                                 228
[12/12 16:01:24     72s]     metal layer M1                    55
[12/12 16:01:24     72s]     metal layer M2                   134
[12/12 16:01:24     72s]     metal layer M3                    39
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] Blockages                              0
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] Custom Text                            0
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] Custom Box                             0
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] Trim Metal                             0
[12/12 16:01:24     72s] 
[12/12 16:01:24     72s] Scanning GDS file /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds to register cell name ......
[12/12 16:01:24     72s] Scanning GDS file /home/vlsi12/Downloads/scl_pdk/iolib/cio150/gds/tsl18cio150_4lm.gds to register cell name ......
[12/12 16:01:25     73s] Merging GDS file /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds ......
[12/12 16:01:25     73s] 	****** Merge file: /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has version number: 5.
[12/12 16:01:25     73s] 	****** Merge file: /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has units: 1000 per micron.
[12/12 16:01:25     73s] 	****** unit scaling factor = 1 ******
[12/12 16:01:25     73s] Merging GDS file /home/vlsi12/Downloads/scl_pdk/iolib/cio150/gds/tsl18cio150_4lm.gds ......
[12/12 16:01:25     73s] 	****** Merge file: /home/vlsi12/Downloads/scl_pdk/iolib/cio150/gds/tsl18cio150_4lm.gds has version number: 5.
[12/12 16:01:25     73s] 	****** Merge file: /home/vlsi12/Downloads/scl_pdk/iolib/cio150/gds/tsl18cio150_4lm.gds has units: 1000 per micron.
[12/12 16:01:25     73s] 	****** unit scaling factor = 1 ******
[12/12 16:01:25     73s] ######Streamout is finished!
[12/12 16:01:25     73s] 
[12/12 16:01:25     73s] *** Memory Usage v#1 (Current mem = 1987.637M, initial mem = 483.879M) ***
[12/12 16:01:25     73s] 
[12/12 16:01:25     73s] *** Summary of all messages that are not suppressed in this session:
[12/12 16:01:25     73s] Severity  ID               Count  Summary                                  
[12/12 16:01:25     73s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/12 16:01:25     73s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/12 16:01:25     73s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/12 16:01:25     73s] WARNING   IMPMSMV-1810       180  Net %s, driver %s (cell %s) voltage %g d...
[12/12 16:01:25     73s] WARNING   IMPEXT-6197          9  The Cap table file is not specified. Thi...
[12/12 16:01:25     73s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[12/12 16:01:25     73s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/12 16:01:25     73s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[12/12 16:01:25     73s] WARNING   IMPEXT-3530          9  The process node is not set. Use the com...
[12/12 16:01:25     73s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[12/12 16:01:25     73s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/12 16:01:25     73s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[12/12 16:01:25     73s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/12 16:01:25     73s] WARNING   IMPPP-4022           5  Option "-%s" is obsolete and has been re...
[12/12 16:01:25     73s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/12 16:01:25     73s] WARNING   IMPSP-5217           3  addFiller command is running on a postRo...
[12/12 16:01:25     73s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[12/12 16:01:25     73s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/12 16:01:25     73s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/12 16:01:25     73s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[12/12 16:01:25     73s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[12/12 16:01:25     73s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[12/12 16:01:25     73s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/12 16:01:25     73s] *** Message Summary: 1722 warning(s), 0 error(s)
[12/12 16:01:25     73s] 
[12/12 16:01:25     73s] --- Ending "Innovus" (totcpu=0:01:14, real=0:01:34, mem=1987.6M) ---
