
[connectivity]
nk=HiveNet_kernel_0:1:HiveNet_kernel_0
nk=cmac_0:1:cmac_0
nk=kernel3_2:1:kernel3
sp=kernel3.A:HBM[0]
sp=kernel3.B:HBM[1]
sp=kernel3.C:HBM[2]
sp=kernel3.temp:HBM[3]
sp=HiveNet_kernel_0.HBM_read:HBM[6]
sp=HiveNet_kernel_0.HBM_write:HBM[7]

sc=cmac_0.M_AXIS:HiveNet_kernel_0.rx
sc=HiveNet_kernel_0.tx:cmac_0.S_AXIS
sc=kernel3.out_board:HiveNet_kernel_0.inputData
sc=HiveNet_kernel_0.outData:kernel3.in_board_1
sc=HiveNet_kernel_0.outData:kernel3.in_board_2
sc=HiveNet_kernel_0.outData:kernel3.in_board_3
sc=HiveNet_kernel_0.outData:kernel3.in_board_4

[clock]
freqHz=100000000:kernel3.ap_clk
freqHz=300000000:cmac_0.ap_clk
freqHz=100000000:cmac_0.clk_gt_freerun

freqHz=300000000:HiveNet_kernel_0.ap_clk_320
freqHz=15000000:HiveNet_kernel_0.ap_clk
freqHz=100000000:HiveNet_kernel_0.ref_clock
