# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/ec67/hdl" --include "../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/8c62/hdl" --include "D:/Programy/Vivado2019_1/Vivado/2019.1/data/xilinx_vip/include" \
"bwt_design_wrapper_func_synth.v" \

# Do not sort compile order
nosort
