
istflow -prj "C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/reveal.rvl" -design "Default_pattern_w_standby_impl1.rvp" 
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="19"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/lscc/diamond/3.7_x64/tcltk/bin/tclsh" "C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/reveal_workspace/tmpreveal/reveal_generate.tcl".
all messages logged in file C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/reveal_error.log

Analyzing Verilog file C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/reveal_workspace/reveal/default_w_standby_top_la0_bb.v. VERI-1482
all messages logged in file C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/reveal_error.log

Analyzing Verilog file C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/reveal_workspace/tmpreveal/Default_w_standby_top_reveal_coretop.v. VERI-1482
Analyzing Verilog file C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/source/pwr_cntrllr.v. VERI-1482
Analyzing Verilog file C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/source/switch_led.v. VERI-1482
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/source/switch_led.v(1): " arg1="Default_w_standby_top" arg2="C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/source/switch_led.v" arg3="1"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/source/switch_led.v(52): " arg1="Default_w_standby_top" arg2="C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/source/switch_led.v" arg3="52"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/source/pwr_cntrllr.v(33): " arg1="pwr_cntrllr_uniq_1" arg2="C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/source/pwr_cntrllr.v" arg3="33"  />
(VERI-1491) Pretty printing all modules in library work to file C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/reveal_workspace/tmpreveal/Default_w_standby_top_rvl.v
Lpf file 'C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/Default_pattern_w_standby.lpf' is updated.

synpwrap -msg -prj "Default_pattern_w_standby_impl1_synplify.tcl" -log "Default_pattern_w_standby_impl1.srf"
Copyright (C) 1992-2016 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.7.0.96.1
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of Default_pattern_w_standby_impl1.srf
#Build: Synplify Pro K-2015.09L-2, Build 126R, Dec 14 2015
#install: C:\lscc\diamond\3.7_x64\synpbase
#OS: Windows 7 6.1
#Hostname: NEERAJNEALMENON

# Wed Jun 14 09:11:17 2017

#Implementation: impl1

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\diamond\3.7_x64\synpbase\lib\lucent\machxo2.v"
@I::"C:\lscc\diamond\3.7_x64\synpbase\lib\lucent\pmi_def.v"
@I::"C:\lscc\diamond\3.7_x64\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\diamond\3.7_x64\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\diamond\3.7_x64\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\diamond\3.7_x64\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\diamond\3.7_x64\cae_library\synthesis\verilog\pmi_def.v"
@I::"C:\lscc\diamond\3.7_x64\module\reveal\src\ertl\ertl.v"
@I::"C:\lscc\diamond\3.7_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v"
@I::"C:\lscc\diamond\3.7_x64\module\reveal\src\rvl_j2w_module\wb2sci.v"
@I::"C:\lscc\diamond\3.7_x64\module\reveal\src\ertl\JTAG_SOFT.v"
@I::"C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\default_w_standby_top_la0_trig_gen.v"
@I::"C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\default_w_standby_top_la0_gen.v"
@I::"C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\Default_w_standby_top_rvl.v"
Verilog syntax check successful!
File C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\default_w_standby_top_la0_trig_gen.v changed - recompiling
File C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\default_w_standby_top_la0_gen.v changed - recompiling
File C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\Default_w_standby_top_rvl.v changed - recompiling
Selecting top level module Default_w_standby_top
@N: CG364 :"C:\lscc\diamond\3.7_x64\synpbase\lib\lucent\machxo2.v":1793:7:1793:10|Synthesizing module OSCH.

@N: CG364 :"C:\lscc\diamond\3.7_x64\synpbase\lib\lucent\machxo2.v":1124:7:1124:9|Synthesizing module VLO.

@N: CG364 :"C:\lscc\diamond\3.7_x64\synpbase\lib\lucent\machxo2.v":1694:7:1694:11|Synthesizing module PCNTR.

@N: CG364 :"C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\Default_w_standby_top_rvl.v":137:7:137:24|Synthesizing module pwr_cntrllr_uniq_1.

@N: CG364 :"C:\lscc\diamond\3.7_x64\synpbase\lib\lucent\machxo2.v":1120:7:1120:9|Synthesizing module VHI.







@N: CG364 :"C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\default_w_standby_top_la0_trig_gen.v":11:7:11:36|Synthesizing module default_w_standby_top_la0_trig.



@N: CG364 :"C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\default_w_standby_top_la0_gen.v":12:7:12:31|Synthesizing module default_w_standby_top_la0.

@N: CG364 :"C:\lscc\diamond\3.7_x64\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16.

@N: CG364 :"C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\Default_w_standby_top_rvl.v":2:7:2:20|Synthesizing module reveal_coretop.

@W: CG360 :"C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\Default_w_standby_top_rvl.v":15:29:15:39|Removing wire trigger_out, as there is no assignment to it.
@N: CG364 :"C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\Default_w_standby_top_rvl.v":83:7:83:27|Synthesizing module Default_w_standby_top.

@W: CL169 :"C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\Default_w_standby_top_rvl.v":114:4:114:9|Pruning unused register slow_clk. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\Default_w_standby_top_rvl.v":94:11:94:14|*Output trig has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\Default_w_standby_top_rvl.v":93:10:93:13|Input echo is unused.
@N: CL159 :"C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\default_w_standby_top_la0_gen.v":51:7:51:13|Input reset_n is unused.
@N: CL159 :"C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\reveal_workspace\tmpreveal\default_w_standby_top_la0_gen.v":62:7:62:16|Input trigger_en is unused.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 83MB peak: 89MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 14 09:11:21 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 14 09:11:22 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime

Process completed successfully.
# Wed Jun 14 09:11:22 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\synwork\Default_pattern_w_standby_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 14 09:11:24 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1368R, Built Jan  8 2016 09:37:50
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version K-2015.09L-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\Default_pattern_w_standby_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\Default_pattern_w_standby_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 116MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist Default_w_standby_top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)



Clock Summary
*****************

Start                                            Requested     Requested     Clock        Clock              
Clock                                            Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------
Default_w_standby_top|osc_clk_inferred_clock     20.5 MHz      48.876        inferred     Inferred_clkgroup_0
System                                           1.0 MHz       1000.000      system       system_clkgroup    
reveal_coretop|jtck_inferred_clock[0]            1.0 MHz       1000.000      inferred     Inferred_clkgroup_1
=============================================================================================================


@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

@N: MO111 :"c:\users\neera_000\documents\github\daisi\example project\impl1\reveal_workspace\tmpreveal\default_w_standby_top_rvl.v":94:11:94:14|Tristate driver trig (in view: work.Default_w_standby_top(verilog)) on net trig (in view: work.Default_w_standby_top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 77MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 14 09:11:27 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1368R, Built Jan  8 2016 09:37:50
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version K-2015.09L-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: MO111 :"c:\users\neera_000\documents\github\daisi\example project\impl1\reveal_workspace\tmpreveal\default_w_standby_top_rvl.v":94:11:94:14|Tristate driver trig (in view: work.Default_w_standby_top(verilog)) on net trig (in view: work.Default_w_standby_top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    40.10ns		 424 /       388

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 159MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MO111 :"c:\users\neera_000\documents\github\daisi\example project\impl1\reveal_workspace\tmpreveal\default_w_standby_top_rvl.v":94:11:94:14|Tristate driver trig_obuft.un1[0] (in view: work.Default_w_standby_top(verilog)) on net trig (in view: work.Default_w_standby_top(verilog)) has its enable tied to GND.
Replicating I_512, loads=140, segments=11
replication done = 1
Replicating I_558, loads=124, segments=8
replication done = 1

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 159MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 388 clock pin(s) of sequential element(s)
0 instances converted, 388 sequential instances remain driven by gated/generated clocks

===================================================================================================================================================================== Gated/Generated Clocks =====================================================================================================================================================================
Clock Tree ID     Driving Element                                                     Drive Element Type     Fanout     Sample Instance                                                                                             Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCH_inst                                                           OSCH                   207        count[0]                                                                                                    Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       Default_w_standby_top_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16             181        Default_w_standby_top_reveal_coretop_instance.default_w_standby_top_la0_inst_0.jtag_int_u.capture_dr_d4     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==================================================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 121MB peak: 159MB)

Writing Analyst data base C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\synwork\Default_pattern_w_standby_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\Default_pattern_w_standby_impl1.edi
K-2015.09L-2
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 158MB peak: 161MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 157MB peak: 161MB)

@W: MT246 :"c:\users\neera_000\documents\github\daisi\example project\impl1\reveal_workspace\tmpreveal\default_w_standby_top_rvl.v":150:10:150:20|Blackbox PCNTR is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\neera_000\documents\github\daisi\example project\impl1\reveal_workspace\tmpreveal\default_w_standby_top_rvl.v":47:15:47:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.7_x64\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.7_x64\module\reveal\src\ertl\ertl.v":2159:8:2159:13|Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Default_w_standby_top|osc_clk_inferred_clock with period 48.88ns. Please declare a user-defined clock on object "n:osc_clk"
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 1000.00ns. Please declare a user-defined clock on object "n:Default_w_standby_top_reveal_coretop_instance.jtck[0]"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 14 09:11:32 2017
#


Top view:               Default_w_standby_top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.


Performance Summary
*******************


Worst slack in design: 40.223

                                                 Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------
Default_w_standby_top|osc_clk_inferred_clock     20.5 MHz      115.6 MHz     48.876        8.653         40.223      inferred     Inferred_clkgroup_0
reveal_coretop|jtck_inferred_clock[0]            1.0 MHz       105.9 MHz     1000.000      9.441         990.559     inferred     Inferred_clkgroup_1
System                                           1.0 MHz       152.9 MHz     1000.000      6.541         993.459     system       system_clkgroup    
=====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        System                                        |  1000.000    993.459  |  No paths    -        |  No paths    -        |  No paths    -      
System                                        Default_w_standby_top|osc_clk_inferred_clock  |  48.876      46.615   |  No paths    -        |  No paths    -        |  No paths    -      
System                                        reveal_coretop|jtck_inferred_clock[0]         |  No paths    -        |  No paths    -        |  1000.000    991.914  |  No paths    -      
Default_w_standby_top|osc_clk_inferred_clock  System                                        |  48.876      42.691   |  No paths    -        |  No paths    -        |  No paths    -      
Default_w_standby_top|osc_clk_inferred_clock  Default_w_standby_top|osc_clk_inferred_clock  |  48.876      40.223   |  No paths    -        |  No paths    -        |  No paths    -      
Default_w_standby_top|osc_clk_inferred_clock  reveal_coretop|jtck_inferred_clock[0]         |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
reveal_coretop|jtck_inferred_clock[0]         System                                        |  No paths    -        |  No paths    -        |  No paths    -        |  1000.000    992.104
reveal_coretop|jtck_inferred_clock[0]         Default_w_standby_top|osc_clk_inferred_clock  |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
reveal_coretop|jtck_inferred_clock[0]         reveal_coretop|jtck_inferred_clock[0]         |  No paths    -        |  1000.000    990.559  |  No paths    -        |  No paths    -      
==========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port         Starting            User           Arrival     Required            
Name         Reference           Constraint     Time        Time         Slack  
             Clock                                                              
--------------------------------------------------------------------------------
echo         NA                  NA             NA          NA           NA     
rx           System (rising)     NA             0.000       46.615       46.615 
stdby_in     System (rising)     NA             0.000       998.020      998.020
switch0      System (rising)     NA             0.000       995.344      995.344
switch1      System (rising)     NA             0.000       995.344      995.344
switch2      System (rising)     NA             0.000       995.344      995.344
switch3      System (rising)     NA             0.000       995.344      995.344
================================================================================


Output Ports: 

Port            Starting            User           Arrival     Required            
Name            Reference           Constraint     Time        Time         Slack  
                Clock                                                              
-----------------------------------------------------------------------------------
led0            System (rising)     NA             4.656       1000.000     995.344
led1            System (rising)     NA             4.656       1000.000     995.344
led2            System (rising)     NA             4.656       1000.000     995.344
led3            System (rising)     NA             4.656       1000.000     995.344
led4            NA                  NA             NA          NA           NA     
led5            NA                  NA             NA          NA           NA     
led6            NA                  NA             NA          NA           NA     
led7            NA                  NA             NA          NA           NA     
osc_clk         NA                  NA             NA          NA           NA     
stdby1          System (rising)     NA             2.676       1000.000     997.324
switch3_gnd     NA                  NA             NA          NA           NA     
trig            NA                  NA             NA          NA           NA     
tx              System (rising)     NA             4.832       1000.000     995.168
===================================================================================


##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 157MB peak: 161MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 157MB peak: 161MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 388 of 6864 (6%)
PIC Latch:       0
I/O cells:       19


Details:
CCU2D:          53
FD1P3AX:        18
FD1P3BX:        33
FD1P3DX:        275
FD1S3AX:        10
FD1S3BX:        1
FD1S3DX:        45
FD1S3IX:        6
GSR:            1
IB:             6
INV:            30
L6MUX21:        1
OB:             12
OBZ:            1
ORCALUT4:       407
OSCH:           1
PCNTR:          1
PFUMX:          17
PUR:            1
VHI:            10
VLO:            11
true:           1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 56MB peak: 161MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 14 09:11:32 2017

###########################################################]


Synthesis exit by 0.

edif2ngd -ip "C:/lscc/diamond/3.7_x64/module" -ic reveal -nopropwarn -l "MachXO2" -d LCMXO2-7000HE -path "C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1" -path "C:/Users/neera_000/Documents/GitHub/DAISI/Example Project"   "C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/Default_pattern_w_standby_impl1.edi" "Default_pattern_w_standby_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to Default_pattern_w_standby_impl1.ngo...

Generating edif netlist for IP cell pmi_ram_dpxbnonesadr112112p12e1aace.edn


C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1>"C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch xo2c00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -reset_rel async  -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr112112p12e1aace -pmi 
SCUBA, Version Diamond (64-bit) 3.7.0.96.1
Wed Jun 14 09:11:38 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch xo2c00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -reset_rel async -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr112112p12e1aace -pmi 
    Circuit name     : pmi_ram_dpXbnonesadr112112p12e1aace
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[0:0], RdAddress[0:0], Data[0:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[0:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpXbnonesadr112112p12e1aace.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpXbnonesadr112112p12e1aace.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpXbnonesadr112112p12e1aace.ngo...

Generating edif netlist for IP cell pmi_ram_dpxbnonesadr1813819218138192p13962434.edn


C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1>"C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch xo2c00 -type bram -wp 10 -rp 0011 -data_width 18 -num_rows 8192 -rdata_width 18 -read_reg1 outreg -gsr DISABLED -reset_rel async  -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr1813819218138192p13962434 -pmi 
SCUBA, Version Diamond (64-bit) 3.7.0.96.1
Wed Jun 14 09:11:39 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch xo2c00 -type bram -wp 10 -rp 0011 -data_width 18 -num_rows 8192 -rdata_width 18 -read_reg1 outreg -gsr DISABLED -reset_rel async -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr1813819218138192p13962434 -pmi 
    Circuit name     : pmi_ram_dpXbnonesadr1813819218138192p13962434
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[12:0], RdAddress[12:0], Data[17:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[17:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpXbnonesadr1813819218138192p13962434.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpXbnonesadr1813819218138192p13962434.srp
    Estimated Resource Usage:
            LUT : 36
            EBR : 16
            Reg : 6

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpXbnonesadr1813819218138192p13962434.ngo...

Total CPU Time: 1 secs  

Total REAL Time: 3 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data"  -p "C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1" -p "C:/Users/neera_000/Documents/GitHub/DAISI/Example Project" -p "C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/reveal_workspace/reveal"  "Default_pattern_w_standby_impl1.ngo" "Default_pattern_w_standby_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Default_pattern_w_standby_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/pmi_ram_dpxbnonesadr112112p12e1aace.ngo'...
Loading NGO design 'C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/pmi_ram_dpxbnonesadr1813819218138192p13962434.ngo'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/GND" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/VCC" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/rd_dout_tcnt[4]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/rd_dout_tcnt[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/rd_dout_tu[3]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/rd_dout_tu[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_COUT[11]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_COUT[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_COUT[11]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_COUT[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_COUT[11]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_COUT[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_COUT[11]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_COUT[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_cry_0_S0[0]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_cry_0_COUT[3]" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_cry_0_COUT[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/GND" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/VCC" arg2="Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="OSCH_inst_SEDSTDBY" arg2="OSCH_inst_SEDSTDBY"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_count_cry_0_0_S0" arg2="un3_count_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_count_cry_0_0_S1" arg2="un3_count_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_count_s_15_0_S1" arg2="un3_count_s_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_count_s_15_0_COUT" arg2="un3_count_s_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="echo" arg2="echo"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/tdoa" arg2="xo2chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/cdn" arg2="xo2chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/ip_enable[15]" arg2="xo2chub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u" arg2="xo2chub/genblk7.un1_jtagf_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u_1" arg2="xo2chub/genblk7.un1_jtagf_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/bit_count_cry_0_S0[0]" arg2="xo2chub/bit_count_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/bit_count_cry_0_COUT[3]" arg2="xo2chub/bit_count_cry_0_COUT[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/rom_rd_addr_cry_0_S0[0]" arg2="xo2chub/rom_rd_addr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/rom_rd_addr_s_0_S1[7]" arg2="xo2chub/rom_rd_addr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/rom_rd_addr_s_0_COUT[7]" arg2="xo2chub/rom_rd_addr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_16_0_0_S0" arg2="xo2chub/jtdo2_int_prm_16_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_16_0_0_S1" arg2="xo2chub/jtdo2_int_prm_16_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_15_0_0_S0" arg2="xo2chub/jtdo2_int_prm_15_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_15_0_0_S1" arg2="xo2chub/jtdo2_int_prm_15_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_13_0_0_S0" arg2="xo2chub/jtdo2_int_prm_13_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_13_0_0_S1" arg2="xo2chub/jtdo2_int_prm_13_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_11_0_0_S0" arg2="xo2chub/jtdo2_int_prm_11_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_11_0_0_S1" arg2="xo2chub/jtdo2_int_prm_11_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_9_0_0_S0" arg2="xo2chub/jtdo2_int_prm_9_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_9_0_0_S1" arg2="xo2chub/jtdo2_int_prm_9_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_7_0_0_S0" arg2="xo2chub/jtdo2_int_prm_7_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_7_0_0_S1" arg2="xo2chub/jtdo2_int_prm_7_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_5_0_0_S0" arg2="xo2chub/jtdo2_int_prm_5_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_5_0_0_S1" arg2="xo2chub/jtdo2_int_prm_5_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_3_0_0_S0" arg2="xo2chub/jtdo2_int_prm_3_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_3_0_0_S1" arg2="xo2chub/jtdo2_int_prm_3_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_1_0_0_S0" arg2="xo2chub/jtdo2_int_prm_1_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_1_0_0_COUT" arg2="xo2chub/jtdo2_int_prm_1_0_0_COUT"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="56"  />

Design Results:
   1071 blocks expanded
Complete the first expansion.
Writing 'Default_pattern_w_standby_impl1.ngd' ...
Total CPU Time: 5 secs  

Total REAL Time: 7 secs  


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial   "Default_pattern_w_standby_impl1.ngd" -o "Default_pattern_w_standby_impl1_map.ncd" -pr "Default_pattern_w_standby_impl1.prf" -mp "Default_pattern_w_standby_impl1.mrp" "C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/Default_pattern_w_standby.lpf" -c 0            
map:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Default_pattern_w_standby_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 4.

Loading device for application baspr from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/Default_pattern_w_standby.lpf(30): Semantic error in &quot;LOCATE COMP &quot;io_adc&quot; SITE &quot;28&quot; ;&quot;: " arg1="io_adc" arg2="C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/Default_pattern_w_standby.lpf" arg3="30"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/Default_pattern_w_standby.lpf(37): Semantic error in &quot;IOBUF PORT &quot;io_adc&quot; PULLMODE=NONE IO_TYPE=LVTTL33 ;&quot;: " arg1="io_adc" arg2="C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/Default_pattern_w_standby.lpf" arg3="37"  />
    <postMsg mid="1104062" type="Warning" dynamic="2" navigation="0" arg0="" arg1="2 semantic errors"  />
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

1 CCU2 constant inputs absorbed.

    <postMsg mid="52101118" type="Warning" dynamic="4" navigation="0" arg0="OSCH" arg1="OSCH_inst" arg2="2.08" arg3="20.46"  />
    <postMsg mid="52101145" type="Warning" dynamic="2" navigation="0" arg0="OSCH_inst" arg1="pcm1/PCNTR_Inst0"  />
    <postMsg mid="52101147" type="Warning" dynamic="1" navigation="0" arg0="pcm1/PCNTR_Inst0"  />
    <postMsg mid="52101151" type="Warning" dynamic="1" navigation="0" arg0="pcm1/PCNTR_Inst0"  />
    <postMsg mid="52101174" type="Warning" dynamic="1" navigation="0" arg0="pcm1/PCNTR_Inst0"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="echo"  />



Design Summary:
   Number of registers:    445 out of  7209 (6%)
      PFU registers:          445 out of  6864 (6%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       326 out of  3432 (9%)
      SLICEs as Logic/ROM:    326 out of  3432 (9%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         70 out of  3432 (2%)
   Number of LUT4s:        636 out of  6864 (9%)
      Number used as logic LUTs:        496
      Number used as distributed RAM:     0
      Number used as ripple logic:      140
      Number used as shift registers:     0
   Number of PIO sites used: 19 + 4(JTAG) out of 115 (20%)
   Number of block RAMs:  17 out of 26 (65%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  1 out of 1 (100%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net osc_clk_c: 139 loads, 139 rising, 0 falling (Driver: OSCH_inst )
     Net jtaghub16_jtck: 159 loads, 0 rising, 159 falling (Driver: xo2chub/genblk7.jtagf_u )
   Number of Clock Enables:  43
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/tu_0/op_code8: 2 loads, 2 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/tu_0/mask_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/tu_0/compare_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/tcnt_0/reg2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/tcnt_0/reg1_0_sqmuxa: 2 loads, 2 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/tcnt_0/reg0_read8: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/tcnt_0/reg0_0_sqmuxa: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/te_precnte: 9 loads, 9 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa: 8 loads, 8 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/cnt_contig_reg_wen_1: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/num_then_wen_1: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/next_then_reg_wen_1: 1 loads, 1 LSLICEs
     Net jtaghub16_ip_enable0: 20 loads, 20 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/N_840_i: 7 loads, 7 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/sample_en_d: 10 loads, 10 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/N_188_i: 7 loads, 7 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/N_25_i: 7 loads, 7 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/trig_enbl_0_sqmuxa: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i: 18 loads, 18 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/N_9_i: 7 loads, 7 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/force_trig_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/un1_rd_dout_tm55_i: 7 loads, 7 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/N_53: 7 loads, 7 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/N_841_i: 7 loads, 7 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/num_pre_trig_frm_0_sqmuxa: 7 loads, 7 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/num_post_trig_frm_0_sqmuxa: 7 loads, 7 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/N_50: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa: 2 loads, 2 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/un1_jtdo_4_i: 8 loads, 8 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa: 2 loads, 2 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/jce2_d1_RNIPDRT1: 10 loads, 10 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/un1_jtdo_1_i: 8 loads, 8 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/N_50_i: 3 loads, 3 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/N_65_i: 14 loads, 14 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa: 1 loads, 1 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/N_54: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net xo2chub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net xo2chub/er1_shift_reg8: 10 loads, 10 LSLICEs
   Number of LSRs:  3
     Net slow_clk3: 4 loads, 4 LSLICEs
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n: 135 loads, 103 LSLICEs
     Net jtaghub16_jrstn: 136 loads, 136 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net jtaghub16_jrstn: 140 loads
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n: 135 loads
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/genblk4.tr_mem/raddr10_ff2: 72 loads
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jshift_d1: 60 loads
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/addr[0]: 45 loads
     Net jtaghub16_jshift: 42 loads
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/N_42_i: 40 loads
     Net jtaghub16_ip_enable0: 37 loads
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/genblk4.tr_mem/raddr11_ff2: 36 loads
     Net Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/addr[2]: 31 loads
    <postMsg mid="51001104" type="Warning" dynamic="1" navigation="0" arg0="69"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;stdby_in&quot; SITE &quot;69&quot; ;&#xA;" arg2="LOCATE COMP &quot;switch3&quot; SITE &quot;69&quot; ;&#xA;"  />
    <postMsg mid="51001230" type="Warning" dynamic="1" navigation="0" arg0="C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/Default_pattern_w_standby.lpf"  />
 

   Number of warnings:  12
   Number of errors:    0



Total CPU Time: 4 secs  
Total REAL Time: 10 secs  
Peak Memory Usage: 118 MB

Dumping design to file Default_pattern_w_standby_impl1_map.ncd.

mpartrce -p "Default_pattern_w_standby_impl1.p2t" -f "Default_pattern_w_standby_impl1.p3t" -tf "Default_pattern_w_standby_impl1.pt" "Default_pattern_w_standby_impl1_map.ncd" "Default_pattern_w_standby_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Default_pattern_w_standby_impl1_map.ncd"
Wed Jun 14 09:11:57 2017

PAR: Place And Route Diamond (64-bit) 3.7.0.96.1.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parHold=0 Default_pattern_w_standby_impl1_map.ncd Default_pattern_w_standby_impl1.dir/5_1.ncd Default_pattern_w_standby_impl1.prf
Preference file: Default_pattern_w_standby_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Default_pattern_w_standby_impl1_map.ncd.
Design name: Default_w_standby_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   19+4(JTAG)/336     7% used
                  19+4(JTAG)/115     20% bonded

   SLICE            326/3432          9% used

   OSC                1/1           100% used
   JTAG               1/1           100% used
   EBR               17/26           65% used
   PCNTR              1/1           100% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
Number of Signals: 1240
Number of Connections: 3893

Pin Constraint Summary:
   18 out of 18 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    jtaghub16_jtck (driver: xo2chub/genblk7.jtagf_u, clk load #: 159)
    osc_clk_c (driver: OSCH_inst, clk load #: 139)


The following 8 signals are selected to use the secondary clock routing resources:
    jtaghub16_jrstn (driver: xo2chub/genblk7.jtagf_u, clk load #: 0, sr load #: 136, ce load #: 0)
    Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n (driver: Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/SLICE_429, clk load #: 0, sr load #: 135, ce load #: 0)
    jtaghub16_ip_enable0 (driver: SLICE_330, clk load #: 0, sr load #: 0, ce load #: 20)
    Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (driver: Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/SLICE_362, clk load #: 0, sr load #: 0, ce load #: 18)
    Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/N_65_i (driver: SLICE_440, clk load #: 0, sr load #: 0, ce load #: 14)
    Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/sample_en_d (driver: Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/SLICE_174, clk load #: 0, sr load #: 0, ce load #: 10)
    Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/jce2_d1_RNIPDRT1 (driver: Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/SLICE_82, clk load #: 0, sr load #: 0, ce load #: 10)
    xo2chub/er1_shift_reg8 (driver: SLICE_284, clk load #: 0, sr load #: 0, ce load #: 10)

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
.............
Finished Placer Phase 0.  REAL time: 9 secs 

Starting Placer Phase 1.
.....................
Placer score = 277497.
Finished Placer Phase 1.  REAL time: 23 secs 

Starting Placer Phase 2.
.
Placer score =  275813
Finished Placer Phase 2.  REAL time: 24 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "jtaghub16_jtck" from JTCK on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 159
  PRIMARY "osc_clk_c" from OSC on comp "OSCH_inst" on site "OSC", clk load = 139
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 136
  SECONDARY "Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n" from F1 on comp "Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/SLICE_429" on site "R14C20B", clk load = 0, ce load = 0, sr load = 135
  SECONDARY "jtaghub16_ip_enable0" from Q0 on comp "SLICE_330" on site "R14C20C", clk load = 0, ce load = 20, sr load = 0
  SECONDARY "Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i" from F0 on comp "Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/SLICE_362" on site "R14C18D", clk load = 0, ce load = 18, sr load = 0
  SECONDARY "Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/N_65_i" from F0 on comp "SLICE_440" on site "R21C20B", clk load = 0, ce load = 14, sr load = 0
  SECONDARY "Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/sample_en_d" from Q0 on comp "Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/SLICE_174" on site "R21C20C", clk load = 0, ce load = 10, sr load = 0
  SECONDARY "Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/jce2_d1_RNIPDRT1" from F1 on comp "Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/SLICE_82" on site "R14C20D", clk load = 0, ce load = 10, sr load = 0
  SECONDARY "xo2chub/er1_shift_reg8" from F1 on comp "SLICE_284" on site "R14C20A", clk load = 0, ce load = 10, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   19 + 4(JTAG) out of 336 (6.8%) PIO sites used.
   19 + 4(JTAG) out of 115 (20.0%) bonded PIO sites used.
   Number of PIO comps: 19; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 2 / 28 (  7%) | 3.3V       | -         |
| 1        | 8 / 29 ( 27%) | 3.3V       | -         |
| 2        | 7 / 29 ( 24%) | 3.3V       | -         |
| 3        | 1 / 9 ( 11%)  | 3.3V       | -         |
| 4        | 0 / 10 (  0%) | -          | -         |
| 5        | 1 / 10 ( 10%) | 3.3V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 21 secs 

Dumping design to file Default_pattern_w_standby_impl1.dir/5_1.ncd.

0 connections routed; 3893 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=pcm1/GND loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 32 secs 

Start NBR router at 09:12:29 06/14/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 09:12:30 06/14/17

Start NBR section for initial routing at 09:12:31 06/14/17
Level 4, iteration 1
160(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 469.811ns/0.000ns; real time: 36 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 09:12:33 06/14/17
Level 4, iteration 1
87(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 470.203ns/0.000ns; real time: 37 secs 
Level 4, iteration 2
48(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 470.203ns/0.000ns; real time: 37 secs 
Level 4, iteration 3
23(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 470.196ns/0.000ns; real time: 38 secs 
Level 4, iteration 4
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 470.196ns/0.000ns; real time: 38 secs 
Level 4, iteration 5
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 470.059ns/0.000ns; real time: 38 secs 
Level 4, iteration 6
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 470.059ns/0.000ns; real time: 38 secs 
Level 4, iteration 7
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 470.059ns/0.000ns; real time: 38 secs 
Level 4, iteration 8
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 470.059ns/0.000ns; real time: 38 secs 
Level 4, iteration 9
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 470.059ns/0.000ns; real time: 39 secs 
Level 4, iteration 10
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 470.059ns/0.000ns; real time: 39 secs 

Start NBR section for re-routing at 09:12:36 06/14/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 470.059ns/0.000ns; real time: 39 secs 

Start NBR section for post-routing at 09:12:36 06/14/17

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 470.059ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=pcm1/GND loads=1 clock_loads=1"  />

Total CPU time 40 secs 
Total REAL time: 44 secs 
Completely routed.
End of route.  3893 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Timing score: 0 

Dumping design to file Default_pattern_w_standby_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 470.059
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 41 secs 
Total REAL time to completion: 45 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "Default_pattern_w_standby_impl1.t2b" -w "Default_pattern_w_standby_impl1.ncd" -jedec "Default_pattern_w_standby_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.7.0.96.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Default_pattern_w_standby_impl1.ncd.
Design name: Default_w_standby_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
    <postMsg mid="71061116" type="Warning" dynamic="1" navigation="0" arg0="OSCH_inst"  />
DRC detected 0 errors and 1 warnings.
Reading Preference File from Default_pattern_w_standby_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.90.
 
Saving bit stream in "Default_pattern_w_standby_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
