<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_292_p2" SOURCE="" VARIABLE="empty" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_6_fu_298_p2" SOURCE="" VARIABLE="empty_6" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_7_fu_324_p2" SOURCE="" VARIABLE="empty_7" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_8_fu_330_p2" SOURCE="" VARIABLE="empty_8" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_9_fu_386_p2" SOURCE="" VARIABLE="empty_9" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_336_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7" VARIABLE="icmp_ln7" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_342_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7" VARIABLE="add_ln7" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln8_fu_351_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8" VARIABLE="icmp_ln8" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln7_fu_392_p3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7" VARIABLE="select_ln7" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln7_1_fu_398_p3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7" VARIABLE="select_ln7_1" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln7_2_fu_403_p3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7" VARIABLE="select_ln7_2" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid110_fu_357_p2" SOURCE="" VARIABLE="p_mid110" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid112_fu_427_p2" SOURCE="" VARIABLE="p_mid112" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln7_3_fu_433_p3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7" VARIABLE="select_ln7_3" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln7_4_fu_440_p3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7" VARIABLE="select_ln7_4" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_449_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="add_ln12" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="mul_ln12" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_1_fu_506_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="add_ln12_1" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="mul_ln12_1" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_2_fu_455_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="add_ln12_2" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="mul_ln12_2" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_3_fu_461_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="add_ln12_3" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="mul_ln12_3" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_4_fu_511_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="add_ln12_4" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="mul_ln12_4" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_5_fu_536_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="add_ln12_5" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U7" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="mul_ln12_5" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_6_fu_467_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="add_ln12_6" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U8" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="mul_ln12_6" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_7_fu_553_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="add_ln12_7" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U9" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="mul_ln12_7" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_8_fu_497_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="add_ln12_8" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12" VARIABLE="mul_ln12_8" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_608_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13" VARIABLE="add_ln13" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_1_fu_604_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13" VARIABLE="add_ln13_1" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln13_2_fu_612_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13" VARIABLE="add_ln13_2" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln13_3_fu_595_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13" VARIABLE="add_ln13_3" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln13_4_fu_586_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13" VARIABLE="add_ln13_4" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln13_5_fu_590_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13" VARIABLE="add_ln13_5" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln13_6_fu_599_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13" VARIABLE="add_ln13_6" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln13_7_fu_616_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13" VARIABLE="add_ln13_7" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_473_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8" VARIABLE="add_ln8" MODULE="stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
