I0107 00:08:57.616 tapa.util:184] logging level set to INFO
I0107 00:08:57.616 tapa.tapac:514] running translated command: `tapa dse-floorplan --input=gating-net-sequential-kernel.cpp --top=gating_net --platform=xilinx_u280_xdma_201920_3 --connectivity=hbm_config_sequential.ini --enable-synth-util --enable-hbm-binding-adjustment --max-parallel-synth-jobs=16 --floorplan-output=build/solver.tcl --output=build/solver.xilinx_u280_xdma_201920_3.hw.xo --bitstream-script=build/solver.xilinx_u280_xdma_201920_3.hw_generate_bitstream.sh`
I0107 00:08:57.619 tapa.util:184] logging level set to INFO
I0107 00:08:57.619 tapa.tapa:54] tapa version: 0.0.20240301.1
I0107 00:08:57.619 tapa.tapa:58] Python recursion limit set to 3000
I0107 00:08:57.621 tapa.steps.dse:98] 
I0107 00:08:57.621 tapa.steps.dse:99] --------------------------------------------------------------------------------
I0107 00:08:57.621 tapa.steps.dse:100] DSE preparation: synthesize each task into RTL
I0107 00:08:57.621 tapa.steps.dse:101] --------------------------------------------------------------------------------
I0107 00:08:57.621 tapa.steps.dse:102] 
I0107 00:08:57.794 tapa.steps.analyze:151] added vendor include path `/mnt/software/xilinx/Vitis_HLS/2021.2/include`
I0107 00:08:57.794 tapa.steps.analyze:248] Running tapacc command: /usr/local/bin/tapacc /home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/sequential/work.out/csynth/flatten/flatten-d632a19e-gating-net-sequential-kernel.cpp -top gating_net -- -std=c++17 -I /usr/local/lib/python3.10/dist-packages/tapa/../../../src -isystem /mnt/software/xilinx/Vitis_HLS/2021.2/include -stdlib=libc++ -isystem /usr/lib/llvm-17/include/c++/v1/ -isystem /usr/include/clang/17/include/ -isystem /usr/lib/clang/17/include/
I0107 00:09:02.333 tapa.steps.common:92] writing TAPA graph to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/sequential/work.out/csynth/graph.json`.
I0107 00:09:02.507 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/sequential/work.out/csynth/settings.json`.
I0107 00:09:02.556 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0107 00:09:02.616 tapa.core:182] extracting HLS C++ files
I0107 00:09:02.625 tapa.core:214] running HLS
I0107 00:09:02.628 tapa.core:260] spawn 10 workers for parallel HLS synthesis of the tasks
I0107 00:09:42.690 tapa.core:275] extracting RTL files
I0107 00:09:42.882 tapa.core:306] parsing RTL files and populating tasks
D0107 00:09:43.710 tapa.core:315] parsing gating_net_top
D0107 00:09:43.713 tapa.core:319] populating gating_net_top
D0107 00:09:43.716 tapa.core:315] parsing measure_cycle
D0107 00:09:43.720 tapa.core:319] populating measure_cycle
D0107 00:09:43.720 tapa.core:315] parsing gating_net
D0107 00:09:43.722 tapa.core:319] populating gating_net
D0107 00:09:43.723 tapa.task:149] mmap argument 'gating_net.W_down' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'gating_net_top_0.W_down'
D0107 00:09:43.723 tapa.task:149] mmap argument 'gating_net.W_gate' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'gating_net_top_0.W_gate'
D0107 00:09:43.723 tapa.task:149] mmap argument 'gating_net.W_up' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'gating_net_top_0.W_up'
D0107 00:09:43.724 tapa.task:149] mmap argument 'gating_net.combined' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'gating_net_top_0.combined'
D0107 00:09:43.724 tapa.task:149] mmap argument 'gating_net.top_input' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'gating_net_top_0.input'
D0107 00:09:43.724 tapa.task:149] mmap argument 'gating_net.top_output' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'gating_net_top_0.output'
D0107 00:09:43.724 tapa.task:149] mmap argument 'gating_net.cycle_count' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'measure_cycle_0.cycle_count'
I0107 00:09:43.724 tapa.core:323] instrumenting upper-level RTL
I0107 00:09:43.725 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/sequential/work.out/csynth/settings.json`.
I0107 00:09:43.909 tapa.steps.dse:98] 
I0107 00:09:43.909 tapa.steps.dse:99] --------------------------------------------------------------------------------
I0107 00:09:43.909 tapa.steps.dse:100] Start generating design point 1 with --max-slr-width-limit 15000
I0107 00:09:43.909 tapa.steps.dse:101] --------------------------------------------------------------------------------
I0107 00:09:43.909 tapa.steps.dse:102] 
I0107 00:09:44.209 tapa.steps.common:46] reusing TAPA settings from upstream flows.
W0107 00:09:44.209 tapa.steps.optimize:151] HBM port binding adjustment is enabled. The final binding may be different from hbm_config_sequential.ini
I0107 00:09:44.209 tapa.floorplan:437] generating post-synthesis resource utilization reports
I0107 00:09:44.209 tapa.floorplan:438] this step runs logic synthesis of each task for accurate area info, it may take a while
I0107 00:09:44.212 tapa.floorplan:442] spawn 10 workers for parallel logic synthesis. use --max-parallel-synth-jobs to enable more workers.
D0107 00:09:44.213 tapa.floorplan:408] synthesizing measure_cycle
D0107 00:09:44.213 tapa.floorplan:408] synthesizing gating_net_top
I0107 00:14:23.840 tapa.core:358] Running floorplanning
W0107 00:14:23.841 tapa.task_graph:75] W_down is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 00:14:23.841 tapa.task_graph:75] W_gate is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 00:14:23.842 tapa.task_graph:75] W_up is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 00:14:23.842 tapa.task_graph:75] combined is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 00:14:23.842 tapa.task_graph:75] top_input is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 00:14:23.842 tapa.task_graph:75] top_output is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 00:14:23.842 tapa.task_graph:75] cycle_count is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
D0107 00:14:23.842 tapa.task_graph:157] area of gating_net_top: {'BRAM': 684, 'DSP': 650, 'FF': 41680, 'LUT': 28483, 'URAM': 0}
D0107 00:14:23.842 tapa.task_graph:157] area of measure_cycle: {'BRAM': 1, 'DSP': 0, 'FF': 894, 'LUT': 505, 'URAM': 0}
