INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/harman_Verilog/1119_32bit_register/1119_32bit_register.srcs/sim_1/new/tb_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register
