{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557333874474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557333874492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  8 18:44:34 2019 " "Processing started: Wed May  8 18:44:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557333874492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333874492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong-rtl " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong-rtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333874493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557333874682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557333874682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-rtl " "Found design unit 1: score-rtl" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/score-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/score-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../vhdl/score-entity.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/score-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong-rtl " "Found design unit 1: pong-rtl" {  } { { "../vhdl/pong-rtl.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/pong-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/pong-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "../vhdl/pong-entity.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/pong-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement_full-rtl " "Found design unit 1: movement_full-rtl" {  } { { "../vhdl/movement_full-rtl.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/movement_full-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/movement_full-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement_full " "Found entity 1: movement_full" {  } { { "../vhdl/movement_full-entity.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/movement_full-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement-rtl " "Found design unit 1: movement-rtl" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/movement-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/movement-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "../vhdl/movement-entity.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/movement-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/direction-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/direction-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 direction-rtl " "Found design unit 1: direction-rtl" {  } { { "../vhdl/direction-rtl.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/direction-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/direction-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/direction-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 direction " "Found entity 1: direction" {  } { { "../vhdl/direction-entity.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/direction-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/debouncer-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/debouncer-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-rtl " "Found design unit 1: debouncer-rtl" {  } { { "../vhdl/debouncer-rtl.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/debouncer-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/debouncer-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/debouncer-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../vhdl/debouncer-entity.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/debouncer-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/collision-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/collision-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision-rtl " "Found design unit 1: collision-rtl" {  } { { "../vhdl/collision-rtl.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/collision-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/collision-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/collision-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "../vhdl/collision-entity.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/collision-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/clock_divider-rtl.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/clock_divider-rtl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-no_target_specific " "Found design unit 1: clock_divider-no_target_specific" {  } { { "../vhdl/clock_divider-rtl.vhdl" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/clock_divider-rtl.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/clock_divider-entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/clock_divider-entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../vhdl/clock_divider-entity.vhdl" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/clock_divider-entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/bat-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/bat-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bat-rtl " "Found design unit 1: bat-rtl" {  } { { "../vhdl/bat-rtl.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/bat-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/TPCSN/TP7TP8/pong/vhdl/bat-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/TPCSN/TP7TP8/pong/vhdl/bat-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bat " "Found entity 1: bat" {  } { { "../vhdl/bat-entity.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/bat-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557333886584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886584 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557333886642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:movement_y " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:movement_y\"" {  } { { "../vhdl/pong-rtl.vhd" "movement_y" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557333886646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direction movement_full:movement_y\|direction:dir " "Elaborating entity \"direction\" for hierarchy \"movement_full:movement_y\|direction:dir\"" {  } { { "../vhdl/movement_full-rtl.vhd" "dir" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557333886647 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset direction-rtl.vhd(14) " "VHDL Process Statement warning at direction-rtl.vhd(14): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/direction-rtl.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/direction-rtl.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557333886649 "|pong|movement_full:movement_y|direction:dir"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_current_state direction-rtl.vhd(16) " "Can't infer register for \"s_current_state\" at direction-rtl.vhd(16) because it does not hold its value outside the clock edge" {  } { { "../vhdl/direction-rtl.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/direction-rtl.vhd" 16 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1557333886649 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_current_state direction-rtl.vhd(12) " "Inferred latch for \"s_current_state\" at direction-rtl.vhd(12)" {  } { { "../vhdl/direction-rtl.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/direction-rtl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886649 "|pong|movement_full:movement_y|direction:dir"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "direction-rtl.vhd(16) " "HDL error at direction-rtl.vhd(16): couldn't implement registers for assignments on this clock edge" {  } { { "../vhdl/direction-rtl.vhd" "" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/direction-rtl.vhd" 16 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1557333886649 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "movement_full:movement_y\|direction:dir " "Can't elaborate user hierarchy \"movement_full:movement_y\|direction:dir\"" {  } { { "../vhdl/movement_full-rtl.vhd" "dir" { Text "/home/student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd" 30 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557333886650 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557333886740 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May  8 18:44:46 2019 " "Processing ended: Wed May  8 18:44:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557333886740 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557333886740 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557333886740 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886740 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557333886873 ""}
