Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Aug 19 00:26:55 2019
| Host         : SKY-20170207CJV running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 147 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.996        0.000                      0                10945        0.054        0.000                      0                10945        7.000        0.000                       0                  4419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_11M0592             {0.000 45.211}     90.422          11.059          
clk_50M                 {0.000 10.000}     20.000          50.000          
  clk_out2_pll_example  {0.000 25.000}     50.000          20.000          
  clkfbout_pll_example  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out2_pll_example       21.996        0.000                      0                10937        0.054        0.000                      0                10937       23.870        0.000                       0                  4415  
  clkfbout_pll_example                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out2_pll_example  clk_out2_pll_example       44.632        0.000                      0                    8        0.719        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_example
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       21.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.996ns  (required time - arrival time)
  Source:                 CPU_c/id_ex/exet_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/id_ex/excep_value_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        27.654ns  (logic 11.737ns (42.443%)  route 15.917ns (57.557%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=4 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 49.015 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.526    -0.389    CPU_c/id_ex/clk_out2
    SLICE_X25Y34         FDRE                                         r  CPU_c/id_ex/exet_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.348    -0.041 r  CPU_c/id_ex/exet_reg[3]/Q
                         net (fo=75, routed)          4.558     4.516    CPU_c/id_ex/exec_io_exe_type[3]
    SLICE_X67Y46         LUT3 (Prop_lut3_I0_O)        0.240     4.756 r  CPU_c/id_ex/_T_26_i_33/O
                         net (fo=216, routed)         2.650     7.407    CPU_c/id_ex/_T_26_i_33_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  CPU_c/id_ex/_T_89__4_i_1/O
                         net (fo=123, routed)         3.404    10.916    CPU_c/exec/alu/_T_89__8_0[5]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.244    14.160 r  CPU_c/exec/alu/_T_89__11/PCOUT[47]
                         net (fo=1, routed)           0.002    14.162    CPU_c/exec/alu/_T_89__11_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    15.600 r  CPU_c/exec/alu/_T_89__12/PCOUT[47]
                         net (fo=1, routed)           0.056    15.656    CPU_c/exec/alu/_T_89__12_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    17.094 r  CPU_c/exec/alu/_T_89__13/PCOUT[47]
                         net (fo=1, routed)           0.002    17.096    CPU_c/exec/alu/_T_89__13_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271    18.367 r  CPU_c/exec/alu/_T_89__14/P[18]
                         net (fo=3, routed)           1.356    19.723    CPU_c/exec/alu/p_3_in[52]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.114    19.837 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_22/O
                         net (fo=2, routed)           0.513    20.351    CPU_c/exec/alu/csr_wb_csr_data[56]_i_22_n_0
    SLICE_X63Y26         LUT4 (Prop_lut4_I3_O)        0.274    20.625 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_26/O
                         net (fo=1, routed)           0.000    20.625    CPU_c/exec/alu/csr_wb_csr_data[56]_i_26_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.065 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.065    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.163 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.163    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.261 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.261    CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.359 r  CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.359    CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.457 r  CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.457    CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.555 r  CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.653 r  CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.653    CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.751 r  CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.751    CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.849 r  CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.849    CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.947 r  CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.947    CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.045 r  CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.045    CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.143 r  CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.143    CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.241 r  CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.241    CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.339 r  CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.339    CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.437 r  CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.437    CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.535 r  CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.535    CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.633 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.633    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.731 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.731    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.996 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_31/O[1]
                         net (fo=1, routed)           0.778    23.773    CPU_c/id_ex/data15[62]
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.250    24.023 r  CPU_c/id_ex/csr_wb_csr_data[62]_i_5/O
                         net (fo=1, routed)           0.000    24.023    CPU_c/id_ex/csr_wb_csr_data[62]_i_5_n_0
    SLICE_X59Y37         MUXF7 (Prop_muxf7_I1_O)      0.182    24.205 r  CPU_c/id_ex/csr_wb_csr_data_reg[62]_i_2__0/O
                         net (fo=1, routed)           0.655    24.860    CPU_c/id_ex/csr_wb_csr_data_reg[62]_i_2__0_n_0
    SLICE_X58Y44         LUT5 (Prop_lut5_I2_O)        0.252    25.112 r  CPU_c/id_ex/csr_wb_csr_data[62]_i_1__0/O
                         net (fo=3, routed)           1.289    26.401    CPU_c/id_ex/op32_reg_0[62]
    SLICE_X48Y58         LUT5 (Prop_lut5_I2_O)        0.105    26.506 r  CPU_c/id_ex/wbrd[62]_i_1__0/O
                         net (fo=4, routed)           0.654    27.159    CPU_c/if_id/insd_io_exWrReg_wbrd[62]
    SLICE_X43Y60         LUT6 (Prop_lut6_I4_O)        0.105    27.264 r  CPU_c/if_id/excep_value[62]_i_1/O
                         net (fo=1, routed)           0.000    27.264    CPU_c/id_ex/excep_value_reg[63]_1[62]
    SLICE_X43Y60         FDRE                                         r  CPU_c/id_ex/excep_value_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.268    49.015    CPU_c/id_ex/clk_out2
    SLICE_X43Y60         FDRE                                         r  CPU_c/id_ex/excep_value_reg[62]/C
                         clock pessimism              0.345    49.360    
                         clock uncertainty           -0.130    49.230    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.030    49.260    CPU_c/id_ex/excep_value_reg[62]
  -------------------------------------------------------------------
                         required time                         49.260    
                         arrival time                         -27.264    
  -------------------------------------------------------------------
                         slack                                 21.996    

Slack (MET) :             21.996ns  (required time - arrival time)
  Source:                 CPU_c/id_ex/exet_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/ex_mem/wbrd_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        27.582ns  (logic 11.632ns (42.172%)  route 15.950ns (57.828%))
  Logic Levels:           31  (CARRY4=19 DSP48E1=4 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 49.016 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.526    -0.389    CPU_c/id_ex/clk_out2
    SLICE_X25Y34         FDRE                                         r  CPU_c/id_ex/exet_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.348    -0.041 r  CPU_c/id_ex/exet_reg[3]/Q
                         net (fo=75, routed)          4.558     4.516    CPU_c/id_ex/exec_io_exe_type[3]
    SLICE_X67Y46         LUT3 (Prop_lut3_I0_O)        0.240     4.756 r  CPU_c/id_ex/_T_26_i_33/O
                         net (fo=216, routed)         2.650     7.407    CPU_c/id_ex/_T_26_i_33_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  CPU_c/id_ex/_T_89__4_i_1/O
                         net (fo=123, routed)         3.404    10.916    CPU_c/exec/alu/_T_89__8_0[5]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.244    14.160 r  CPU_c/exec/alu/_T_89__11/PCOUT[47]
                         net (fo=1, routed)           0.002    14.162    CPU_c/exec/alu/_T_89__11_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    15.600 r  CPU_c/exec/alu/_T_89__12/PCOUT[47]
                         net (fo=1, routed)           0.056    15.656    CPU_c/exec/alu/_T_89__12_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    17.094 r  CPU_c/exec/alu/_T_89__13/PCOUT[47]
                         net (fo=1, routed)           0.002    17.096    CPU_c/exec/alu/_T_89__13_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271    18.367 r  CPU_c/exec/alu/_T_89__14/P[18]
                         net (fo=3, routed)           1.356    19.723    CPU_c/exec/alu/p_3_in[52]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.114    19.837 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_22/O
                         net (fo=2, routed)           0.513    20.351    CPU_c/exec/alu/csr_wb_csr_data[56]_i_22_n_0
    SLICE_X63Y26         LUT4 (Prop_lut4_I3_O)        0.274    20.625 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_26/O
                         net (fo=1, routed)           0.000    20.625    CPU_c/exec/alu/csr_wb_csr_data[56]_i_26_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.065 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.065    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.163 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.163    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.261 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.261    CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.359 r  CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.359    CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.457 r  CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.457    CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.555 r  CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.653 r  CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.653    CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.751 r  CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.751    CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.849 r  CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.849    CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.947 r  CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.947    CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.045 r  CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.045    CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.143 r  CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.143    CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.241 r  CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.241    CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.339 r  CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.339    CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.437 r  CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.437    CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.535 r  CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.535    CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.633 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.633    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.731 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.731    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.996 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_31/O[1]
                         net (fo=1, routed)           0.778    23.773    CPU_c/id_ex/data15[62]
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.250    24.023 r  CPU_c/id_ex/csr_wb_csr_data[62]_i_5/O
                         net (fo=1, routed)           0.000    24.023    CPU_c/id_ex/csr_wb_csr_data[62]_i_5_n_0
    SLICE_X59Y37         MUXF7 (Prop_muxf7_I1_O)      0.182    24.205 r  CPU_c/id_ex/csr_wb_csr_data_reg[62]_i_2__0/O
                         net (fo=1, routed)           0.655    24.860    CPU_c/id_ex/csr_wb_csr_data_reg[62]_i_2__0_n_0
    SLICE_X58Y44         LUT5 (Prop_lut5_I2_O)        0.252    25.112 r  CPU_c/id_ex/csr_wb_csr_data[62]_i_1__0/O
                         net (fo=3, routed)           1.289    26.401    CPU_c/id_ex/op32_reg_0[62]
    SLICE_X48Y58         LUT5 (Prop_lut5_I2_O)        0.105    26.506 r  CPU_c/id_ex/wbrd[62]_i_1__0/O
                         net (fo=4, routed)           0.687    27.193    CPU_c/ex_mem/insd_io_exWrReg_wbrd[62]
    SLICE_X42Y59         FDRE                                         r  CPU_c/ex_mem/wbrd_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.269    49.016    CPU_c/ex_mem/clk_out2
    SLICE_X42Y59         FDRE                                         r  CPU_c/ex_mem/wbrd_reg[62]/C
                         clock pessimism              0.345    49.361    
                         clock uncertainty           -0.130    49.231    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)       -0.042    49.189    CPU_c/ex_mem/wbrd_reg[62]
  -------------------------------------------------------------------
                         required time                         49.189    
                         arrival time                         -27.193    
  -------------------------------------------------------------------
                         slack                                 21.996    

Slack (MET) :             22.073ns  (required time - arrival time)
  Source:                 CPU_c/id_ex/exet_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/id_ex/regInfo_rs1_value_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        27.575ns  (logic 11.675ns (42.338%)  route 15.900ns (57.662%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=4 LUT3=2 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 49.014 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.526    -0.389    CPU_c/id_ex/clk_out2
    SLICE_X25Y34         FDRE                                         r  CPU_c/id_ex/exet_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.348    -0.041 r  CPU_c/id_ex/exet_reg[3]/Q
                         net (fo=75, routed)          4.558     4.516    CPU_c/id_ex/exec_io_exe_type[3]
    SLICE_X67Y46         LUT3 (Prop_lut3_I0_O)        0.240     4.756 r  CPU_c/id_ex/_T_26_i_33/O
                         net (fo=216, routed)         2.650     7.407    CPU_c/id_ex/_T_26_i_33_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  CPU_c/id_ex/_T_89__4_i_1/O
                         net (fo=123, routed)         3.404    10.916    CPU_c/exec/alu/_T_89__8_0[5]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.244    14.160 r  CPU_c/exec/alu/_T_89__11/PCOUT[47]
                         net (fo=1, routed)           0.002    14.162    CPU_c/exec/alu/_T_89__11_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    15.600 r  CPU_c/exec/alu/_T_89__12/PCOUT[47]
                         net (fo=1, routed)           0.056    15.656    CPU_c/exec/alu/_T_89__12_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    17.094 r  CPU_c/exec/alu/_T_89__13/PCOUT[47]
                         net (fo=1, routed)           0.002    17.096    CPU_c/exec/alu/_T_89__13_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271    18.367 r  CPU_c/exec/alu/_T_89__14/P[18]
                         net (fo=3, routed)           1.356    19.723    CPU_c/exec/alu/p_3_in[52]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.114    19.837 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_22/O
                         net (fo=2, routed)           0.513    20.351    CPU_c/exec/alu/csr_wb_csr_data[56]_i_22_n_0
    SLICE_X63Y26         LUT4 (Prop_lut4_I3_O)        0.274    20.625 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_26/O
                         net (fo=1, routed)           0.000    20.625    CPU_c/exec/alu/csr_wb_csr_data[56]_i_26_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.065 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.065    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.163 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.163    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.261 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.261    CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.359 r  CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.359    CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.457 r  CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.457    CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.555 r  CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.653 r  CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.653    CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.751 r  CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.751    CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.849 r  CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.849    CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.947 r  CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.947    CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.045 r  CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.045    CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.143 r  CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.143    CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.241 r  CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.241    CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.339 r  CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.339    CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.437 r  CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.437    CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.535 r  CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.535    CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.633 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.633    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.731 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.731    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    22.931 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_31/O[2]
                         net (fo=1, routed)           0.670    23.601    CPU_c/id_ex/data15[63]
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.253    23.854 r  CPU_c/id_ex/csr_wb_csr_data[63]_i_12/O
                         net (fo=1, routed)           0.000    23.854    CPU_c/id_ex/csr_wb_csr_data[63]_i_12_n_0
    SLICE_X65Y40         MUXF7 (Prop_muxf7_I1_O)      0.182    24.036 r  CPU_c/id_ex/csr_wb_csr_data_reg[63]_i_3__0/O
                         net (fo=1, routed)           0.637    24.672    CPU_c/id_ex/csr_wb_csr_data_reg[63]_i_3__0_n_0
    SLICE_X63Y45         LUT5 (Prop_lut5_I2_O)        0.252    24.924 r  CPU_c/id_ex/csr_wb_csr_data[63]_i_1__0/O
                         net (fo=3, routed)           1.405    26.329    CPU_c/id_ex/op32_reg_0[63]
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.105    26.434 r  CPU_c/id_ex/wbrd[63]_i_1__0/O
                         net (fo=4, routed)           0.647    27.081    CPU_c/id_ex/insd_io_exWrReg_wbrd[63]
    SLICE_X44Y61         LUT4 (Prop_lut4_I0_O)        0.105    27.186 r  CPU_c/id_ex/regInfo_rs1_value[63]_i_1/O
                         net (fo=1, routed)           0.000    27.186    CPU_c/id_ex/p_0_in_0[63]
    SLICE_X44Y61         FDRE                                         r  CPU_c/id_ex/regInfo_rs1_value_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.267    49.014    CPU_c/id_ex/clk_out2
    SLICE_X44Y61         FDRE                                         r  CPU_c/id_ex/regInfo_rs1_value_reg[63]/C
                         clock pessimism              0.345    49.359    
                         clock uncertainty           -0.130    49.229    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.030    49.259    CPU_c/id_ex/regInfo_rs1_value_reg[63]
  -------------------------------------------------------------------
                         required time                         49.259    
                         arrival time                         -27.186    
  -------------------------------------------------------------------
                         slack                                 22.073    

Slack (MET) :             22.077ns  (required time - arrival time)
  Source:                 CPU_c/id_ex/exet_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/id_ex/regInfo_rs2_value_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        27.574ns  (logic 11.675ns (42.341%)  route 15.899ns (57.659%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=4 LUT3=2 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 49.014 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.526    -0.389    CPU_c/id_ex/clk_out2
    SLICE_X25Y34         FDRE                                         r  CPU_c/id_ex/exet_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.348    -0.041 r  CPU_c/id_ex/exet_reg[3]/Q
                         net (fo=75, routed)          4.558     4.516    CPU_c/id_ex/exec_io_exe_type[3]
    SLICE_X67Y46         LUT3 (Prop_lut3_I0_O)        0.240     4.756 r  CPU_c/id_ex/_T_26_i_33/O
                         net (fo=216, routed)         2.650     7.407    CPU_c/id_ex/_T_26_i_33_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  CPU_c/id_ex/_T_89__4_i_1/O
                         net (fo=123, routed)         3.404    10.916    CPU_c/exec/alu/_T_89__8_0[5]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.244    14.160 r  CPU_c/exec/alu/_T_89__11/PCOUT[47]
                         net (fo=1, routed)           0.002    14.162    CPU_c/exec/alu/_T_89__11_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    15.600 r  CPU_c/exec/alu/_T_89__12/PCOUT[47]
                         net (fo=1, routed)           0.056    15.656    CPU_c/exec/alu/_T_89__12_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    17.094 r  CPU_c/exec/alu/_T_89__13/PCOUT[47]
                         net (fo=1, routed)           0.002    17.096    CPU_c/exec/alu/_T_89__13_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271    18.367 r  CPU_c/exec/alu/_T_89__14/P[18]
                         net (fo=3, routed)           1.356    19.723    CPU_c/exec/alu/p_3_in[52]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.114    19.837 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_22/O
                         net (fo=2, routed)           0.513    20.351    CPU_c/exec/alu/csr_wb_csr_data[56]_i_22_n_0
    SLICE_X63Y26         LUT4 (Prop_lut4_I3_O)        0.274    20.625 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_26/O
                         net (fo=1, routed)           0.000    20.625    CPU_c/exec/alu/csr_wb_csr_data[56]_i_26_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.065 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.065    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.163 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.163    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.261 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.261    CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.359 r  CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.359    CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.457 r  CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.457    CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.555 r  CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.653 r  CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.653    CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.751 r  CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.751    CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.849 r  CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.849    CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.947 r  CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.947    CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.045 r  CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.045    CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.143 r  CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.143    CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.241 r  CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.241    CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.339 r  CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.339    CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.437 r  CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.437    CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.535 r  CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.535    CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.633 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.633    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.731 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.731    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    22.931 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_31/O[2]
                         net (fo=1, routed)           0.670    23.601    CPU_c/id_ex/data15[63]
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.253    23.854 r  CPU_c/id_ex/csr_wb_csr_data[63]_i_12/O
                         net (fo=1, routed)           0.000    23.854    CPU_c/id_ex/csr_wb_csr_data[63]_i_12_n_0
    SLICE_X65Y40         MUXF7 (Prop_muxf7_I1_O)      0.182    24.036 r  CPU_c/id_ex/csr_wb_csr_data_reg[63]_i_3__0/O
                         net (fo=1, routed)           0.637    24.672    CPU_c/id_ex/csr_wb_csr_data_reg[63]_i_3__0_n_0
    SLICE_X63Y45         LUT5 (Prop_lut5_I2_O)        0.252    24.924 r  CPU_c/id_ex/csr_wb_csr_data[63]_i_1__0/O
                         net (fo=3, routed)           1.405    26.329    CPU_c/id_ex/op32_reg_0[63]
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.105    26.434 r  CPU_c/id_ex/wbrd[63]_i_1__0/O
                         net (fo=4, routed)           0.645    27.079    CPU_c/id_ex/insd_io_exWrReg_wbrd[63]
    SLICE_X44Y61         LUT4 (Prop_lut4_I1_O)        0.105    27.184 r  CPU_c/id_ex/regInfo_rs2_value[63]_i_1/O
                         net (fo=1, routed)           0.000    27.184    CPU_c/id_ex/regInfo_rs2_value[63]_i_1_n_0
    SLICE_X44Y61         FDRE                                         r  CPU_c/id_ex/regInfo_rs2_value_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.267    49.014    CPU_c/id_ex/clk_out2
    SLICE_X44Y61         FDRE                                         r  CPU_c/id_ex/regInfo_rs2_value_reg[63]/C
                         clock pessimism              0.345    49.359    
                         clock uncertainty           -0.130    49.229    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.032    49.261    CPU_c/id_ex/regInfo_rs2_value_reg[63]
  -------------------------------------------------------------------
                         required time                         49.261    
                         arrival time                         -27.184    
  -------------------------------------------------------------------
                         slack                                 22.077    

Slack (MET) :             22.165ns  (required time - arrival time)
  Source:                 CPU_c/id_ex/exet_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/id_ex/regInfo_rs1_value_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        27.484ns  (logic 11.737ns (42.705%)  route 15.747ns (57.295%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=4 LUT3=2 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 49.015 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.526    -0.389    CPU_c/id_ex/clk_out2
    SLICE_X25Y34         FDRE                                         r  CPU_c/id_ex/exet_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.348    -0.041 r  CPU_c/id_ex/exet_reg[3]/Q
                         net (fo=75, routed)          4.558     4.516    CPU_c/id_ex/exec_io_exe_type[3]
    SLICE_X67Y46         LUT3 (Prop_lut3_I0_O)        0.240     4.756 r  CPU_c/id_ex/_T_26_i_33/O
                         net (fo=216, routed)         2.650     7.407    CPU_c/id_ex/_T_26_i_33_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  CPU_c/id_ex/_T_89__4_i_1/O
                         net (fo=123, routed)         3.404    10.916    CPU_c/exec/alu/_T_89__8_0[5]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.244    14.160 r  CPU_c/exec/alu/_T_89__11/PCOUT[47]
                         net (fo=1, routed)           0.002    14.162    CPU_c/exec/alu/_T_89__11_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    15.600 r  CPU_c/exec/alu/_T_89__12/PCOUT[47]
                         net (fo=1, routed)           0.056    15.656    CPU_c/exec/alu/_T_89__12_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    17.094 r  CPU_c/exec/alu/_T_89__13/PCOUT[47]
                         net (fo=1, routed)           0.002    17.096    CPU_c/exec/alu/_T_89__13_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271    18.367 r  CPU_c/exec/alu/_T_89__14/P[18]
                         net (fo=3, routed)           1.356    19.723    CPU_c/exec/alu/p_3_in[52]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.114    19.837 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_22/O
                         net (fo=2, routed)           0.513    20.351    CPU_c/exec/alu/csr_wb_csr_data[56]_i_22_n_0
    SLICE_X63Y26         LUT4 (Prop_lut4_I3_O)        0.274    20.625 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_26/O
                         net (fo=1, routed)           0.000    20.625    CPU_c/exec/alu/csr_wb_csr_data[56]_i_26_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.065 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.065    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.163 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.163    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.261 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.261    CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.359 r  CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.359    CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.457 r  CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.457    CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.555 r  CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.653 r  CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.653    CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.751 r  CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.751    CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.849 r  CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.849    CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.947 r  CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.947    CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.045 r  CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.045    CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.143 r  CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.143    CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.241 r  CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.241    CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.339 r  CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.339    CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.437 r  CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.437    CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.535 r  CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.535    CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.633 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.633    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.731 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.731    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.996 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_31/O[1]
                         net (fo=1, routed)           0.778    23.773    CPU_c/id_ex/data15[62]
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.250    24.023 r  CPU_c/id_ex/csr_wb_csr_data[62]_i_5/O
                         net (fo=1, routed)           0.000    24.023    CPU_c/id_ex/csr_wb_csr_data[62]_i_5_n_0
    SLICE_X59Y37         MUXF7 (Prop_muxf7_I1_O)      0.182    24.205 r  CPU_c/id_ex/csr_wb_csr_data_reg[62]_i_2__0/O
                         net (fo=1, routed)           0.655    24.860    CPU_c/id_ex/csr_wb_csr_data_reg[62]_i_2__0_n_0
    SLICE_X58Y44         LUT5 (Prop_lut5_I2_O)        0.252    25.112 r  CPU_c/id_ex/csr_wb_csr_data[62]_i_1__0/O
                         net (fo=3, routed)           1.289    26.401    CPU_c/id_ex/op32_reg_0[62]
    SLICE_X48Y58         LUT5 (Prop_lut5_I2_O)        0.105    26.506 r  CPU_c/id_ex/wbrd[62]_i_1__0/O
                         net (fo=4, routed)           0.484    26.990    CPU_c/id_ex/insd_io_exWrReg_wbrd[62]
    SLICE_X44Y60         LUT4 (Prop_lut4_I0_O)        0.105    27.095 r  CPU_c/id_ex/regInfo_rs1_value[62]_i_1/O
                         net (fo=1, routed)           0.000    27.095    CPU_c/id_ex/p_0_in_0[62]
    SLICE_X44Y60         FDRE                                         r  CPU_c/id_ex/regInfo_rs1_value_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.268    49.015    CPU_c/id_ex/clk_out2
    SLICE_X44Y60         FDRE                                         r  CPU_c/id_ex/regInfo_rs1_value_reg[62]/C
                         clock pessimism              0.345    49.360    
                         clock uncertainty           -0.130    49.230    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.030    49.260    CPU_c/id_ex/regInfo_rs1_value_reg[62]
  -------------------------------------------------------------------
                         required time                         49.260    
                         arrival time                         -27.095    
  -------------------------------------------------------------------
                         slack                                 22.165    

Slack (MET) :             22.203ns  (required time - arrival time)
  Source:                 CPU_c/id_ex/exet_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/id_ex/excep_value_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        27.446ns  (logic 11.675ns (42.538%)  route 15.771ns (57.462%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=4 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 49.015 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.526    -0.389    CPU_c/id_ex/clk_out2
    SLICE_X25Y34         FDRE                                         r  CPU_c/id_ex/exet_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.348    -0.041 r  CPU_c/id_ex/exet_reg[3]/Q
                         net (fo=75, routed)          4.558     4.516    CPU_c/id_ex/exec_io_exe_type[3]
    SLICE_X67Y46         LUT3 (Prop_lut3_I0_O)        0.240     4.756 r  CPU_c/id_ex/_T_26_i_33/O
                         net (fo=216, routed)         2.650     7.407    CPU_c/id_ex/_T_26_i_33_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  CPU_c/id_ex/_T_89__4_i_1/O
                         net (fo=123, routed)         3.404    10.916    CPU_c/exec/alu/_T_89__8_0[5]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.244    14.160 r  CPU_c/exec/alu/_T_89__11/PCOUT[47]
                         net (fo=1, routed)           0.002    14.162    CPU_c/exec/alu/_T_89__11_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    15.600 r  CPU_c/exec/alu/_T_89__12/PCOUT[47]
                         net (fo=1, routed)           0.056    15.656    CPU_c/exec/alu/_T_89__12_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    17.094 r  CPU_c/exec/alu/_T_89__13/PCOUT[47]
                         net (fo=1, routed)           0.002    17.096    CPU_c/exec/alu/_T_89__13_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271    18.367 r  CPU_c/exec/alu/_T_89__14/P[18]
                         net (fo=3, routed)           1.356    19.723    CPU_c/exec/alu/p_3_in[52]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.114    19.837 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_22/O
                         net (fo=2, routed)           0.513    20.351    CPU_c/exec/alu/csr_wb_csr_data[56]_i_22_n_0
    SLICE_X63Y26         LUT4 (Prop_lut4_I3_O)        0.274    20.625 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_26/O
                         net (fo=1, routed)           0.000    20.625    CPU_c/exec/alu/csr_wb_csr_data[56]_i_26_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.065 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.065    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.163 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.163    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.261 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.261    CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.359 r  CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.359    CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.457 r  CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.457    CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.555 r  CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.653 r  CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.653    CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.751 r  CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.751    CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.849 r  CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.849    CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.947 r  CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.947    CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.045 r  CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.045    CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.143 r  CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.143    CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.241 r  CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.241    CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.339 r  CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.339    CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.437 r  CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.437    CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.535 r  CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.535    CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.633 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.633    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.731 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.731    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    22.931 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_31/O[2]
                         net (fo=1, routed)           0.670    23.601    CPU_c/id_ex/data15[63]
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.253    23.854 r  CPU_c/id_ex/csr_wb_csr_data[63]_i_12/O
                         net (fo=1, routed)           0.000    23.854    CPU_c/id_ex/csr_wb_csr_data[63]_i_12_n_0
    SLICE_X65Y40         MUXF7 (Prop_muxf7_I1_O)      0.182    24.036 r  CPU_c/id_ex/csr_wb_csr_data_reg[63]_i_3__0/O
                         net (fo=1, routed)           0.637    24.672    CPU_c/id_ex/csr_wb_csr_data_reg[63]_i_3__0_n_0
    SLICE_X63Y45         LUT5 (Prop_lut5_I2_O)        0.252    24.924 r  CPU_c/id_ex/csr_wb_csr_data[63]_i_1__0/O
                         net (fo=3, routed)           1.405    26.329    CPU_c/id_ex/op32_reg_0[63]
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.105    26.434 r  CPU_c/id_ex/wbrd[63]_i_1__0/O
                         net (fo=4, routed)           0.517    26.952    CPU_c/if_id/insd_io_exWrReg_wbrd[63]
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.105    27.057 r  CPU_c/if_id/excep_value[63]_i_1/O
                         net (fo=1, routed)           0.000    27.057    CPU_c/id_ex/excep_value_reg[63]_1[63]
    SLICE_X41Y61         FDRE                                         r  CPU_c/id_ex/excep_value_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.268    49.015    CPU_c/id_ex/clk_out2
    SLICE_X41Y61         FDRE                                         r  CPU_c/id_ex/excep_value_reg[63]/C
                         clock pessimism              0.345    49.360    
                         clock uncertainty           -0.130    49.230    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.030    49.260    CPU_c/id_ex/excep_value_reg[63]
  -------------------------------------------------------------------
                         required time                         49.260    
                         arrival time                         -27.057    
  -------------------------------------------------------------------
                         slack                                 22.203    

Slack (MET) :             22.318ns  (required time - arrival time)
  Source:                 CPU_c/id_ex/exet_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/ex_mem/wbrd_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        27.244ns  (logic 11.546ns (42.379%)  route 15.698ns (57.621%))
  Logic Levels:           31  (CARRY4=19 DSP48E1=4 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 49.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.526    -0.389    CPU_c/id_ex/clk_out2
    SLICE_X25Y34         FDRE                                         r  CPU_c/id_ex/exet_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.348    -0.041 r  CPU_c/id_ex/exet_reg[3]/Q
                         net (fo=75, routed)          4.558     4.516    CPU_c/id_ex/exec_io_exe_type[3]
    SLICE_X67Y46         LUT3 (Prop_lut3_I0_O)        0.240     4.756 r  CPU_c/id_ex/_T_26_i_33/O
                         net (fo=216, routed)         2.650     7.407    CPU_c/id_ex/_T_26_i_33_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  CPU_c/id_ex/_T_89__4_i_1/O
                         net (fo=123, routed)         3.404    10.916    CPU_c/exec/alu/_T_89__8_0[5]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.244    14.160 r  CPU_c/exec/alu/_T_89__11/PCOUT[47]
                         net (fo=1, routed)           0.002    14.162    CPU_c/exec/alu/_T_89__11_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    15.600 r  CPU_c/exec/alu/_T_89__12/PCOUT[47]
                         net (fo=1, routed)           0.056    15.656    CPU_c/exec/alu/_T_89__12_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    17.094 r  CPU_c/exec/alu/_T_89__13/PCOUT[47]
                         net (fo=1, routed)           0.002    17.096    CPU_c/exec/alu/_T_89__13_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271    18.367 r  CPU_c/exec/alu/_T_89__14/P[18]
                         net (fo=3, routed)           1.356    19.723    CPU_c/exec/alu/p_3_in[52]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.114    19.837 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_22/O
                         net (fo=2, routed)           0.513    20.351    CPU_c/exec/alu/csr_wb_csr_data[56]_i_22_n_0
    SLICE_X63Y26         LUT4 (Prop_lut4_I3_O)        0.274    20.625 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_26/O
                         net (fo=1, routed)           0.000    20.625    CPU_c/exec/alu/csr_wb_csr_data[56]_i_26_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.065 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.065    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.163 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.163    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.261 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.261    CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.359 r  CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.359    CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.457 r  CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.457    CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.555 r  CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.653 r  CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.653    CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.751 r  CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.751    CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.849 r  CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.849    CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.947 r  CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.947    CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.045 r  CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.045    CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.143 r  CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.143    CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.241 r  CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.241    CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.339 r  CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.339    CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.437 r  CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.437    CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.535 r  CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.535    CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.633 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.633    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.731 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.731    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    22.911 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_31/O[0]
                         net (fo=1, routed)           0.405    23.315    CPU_c/id_ex/data15[61]
    SLICE_X65Y39         LUT6 (Prop_lut6_I0_O)        0.249    23.564 r  CPU_c/id_ex/csr_wb_csr_data[61]_i_5/O
                         net (fo=1, routed)           0.000    23.564    CPU_c/id_ex/csr_wb_csr_data[61]_i_5_n_0
    SLICE_X65Y39         MUXF7 (Prop_muxf7_I1_O)      0.182    23.746 r  CPU_c/id_ex/csr_wb_csr_data_reg[61]_i_2__0/O
                         net (fo=1, routed)           0.533    24.279    CPU_c/id_ex/csr_wb_csr_data_reg[61]_i_2__0_n_0
    SLICE_X64Y45         LUT5 (Prop_lut5_I2_O)        0.252    24.531 r  CPU_c/id_ex/csr_wb_csr_data[61]_i_1__0/O
                         net (fo=3, routed)           1.703    26.234    CPU_c/id_ex/op32_reg_0[61]
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.105    26.339 r  CPU_c/id_ex/wbrd[61]_i_1__0/O
                         net (fo=4, routed)           0.516    26.855    CPU_c/ex_mem/insd_io_exWrReg_wbrd[61]
    SLICE_X41Y59         FDRE                                         r  CPU_c/ex_mem/wbrd_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.270    49.017    CPU_c/ex_mem/clk_out2
    SLICE_X41Y59         FDRE                                         r  CPU_c/ex_mem/wbrd_reg[61]/C
                         clock pessimism              0.345    49.362    
                         clock uncertainty           -0.130    49.232    
    SLICE_X41Y59         FDRE (Setup_fdre_C_D)       -0.059    49.173    CPU_c/ex_mem/wbrd_reg[61]
  -------------------------------------------------------------------
                         required time                         49.173    
                         arrival time                         -26.855    
  -------------------------------------------------------------------
                         slack                                 22.318    

Slack (MET) :             22.328ns  (required time - arrival time)
  Source:                 CPU_c/id_ex/exet_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/id_ex/regInfo_rs2_value_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        27.317ns  (logic 11.651ns (42.652%)  route 15.666ns (57.348%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=4 LUT3=2 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 49.010 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.526    -0.389    CPU_c/id_ex/clk_out2
    SLICE_X25Y34         FDRE                                         r  CPU_c/id_ex/exet_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.348    -0.041 r  CPU_c/id_ex/exet_reg[3]/Q
                         net (fo=75, routed)          4.558     4.516    CPU_c/id_ex/exec_io_exe_type[3]
    SLICE_X67Y46         LUT3 (Prop_lut3_I0_O)        0.240     4.756 r  CPU_c/id_ex/_T_26_i_33/O
                         net (fo=216, routed)         2.650     7.407    CPU_c/id_ex/_T_26_i_33_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  CPU_c/id_ex/_T_89__4_i_1/O
                         net (fo=123, routed)         3.404    10.916    CPU_c/exec/alu/_T_89__8_0[5]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.244    14.160 r  CPU_c/exec/alu/_T_89__11/PCOUT[47]
                         net (fo=1, routed)           0.002    14.162    CPU_c/exec/alu/_T_89__11_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    15.600 r  CPU_c/exec/alu/_T_89__12/PCOUT[47]
                         net (fo=1, routed)           0.056    15.656    CPU_c/exec/alu/_T_89__12_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    17.094 r  CPU_c/exec/alu/_T_89__13/PCOUT[47]
                         net (fo=1, routed)           0.002    17.096    CPU_c/exec/alu/_T_89__13_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271    18.367 r  CPU_c/exec/alu/_T_89__14/P[18]
                         net (fo=3, routed)           1.356    19.723    CPU_c/exec/alu/p_3_in[52]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.114    19.837 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_22/O
                         net (fo=2, routed)           0.513    20.351    CPU_c/exec/alu/csr_wb_csr_data[56]_i_22_n_0
    SLICE_X63Y26         LUT4 (Prop_lut4_I3_O)        0.274    20.625 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_26/O
                         net (fo=1, routed)           0.000    20.625    CPU_c/exec/alu/csr_wb_csr_data[56]_i_26_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.065 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.065    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.163 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.163    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.261 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.261    CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.359 r  CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.359    CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.457 r  CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.457    CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.555 r  CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.653 r  CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.653    CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.751 r  CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.751    CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.849 r  CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.849    CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.947 r  CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.947    CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.045 r  CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.045    CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.143 r  CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.143    CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.241 r  CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.241    CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.339 r  CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.339    CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.437 r  CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.437    CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.535 r  CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.535    CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.633 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.633    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.731 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.731    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    22.911 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_31/O[0]
                         net (fo=1, routed)           0.405    23.315    CPU_c/id_ex/data15[61]
    SLICE_X65Y39         LUT6 (Prop_lut6_I0_O)        0.249    23.564 r  CPU_c/id_ex/csr_wb_csr_data[61]_i_5/O
                         net (fo=1, routed)           0.000    23.564    CPU_c/id_ex/csr_wb_csr_data[61]_i_5_n_0
    SLICE_X65Y39         MUXF7 (Prop_muxf7_I1_O)      0.182    23.746 r  CPU_c/id_ex/csr_wb_csr_data_reg[61]_i_2__0/O
                         net (fo=1, routed)           0.533    24.279    CPU_c/id_ex/csr_wb_csr_data_reg[61]_i_2__0_n_0
    SLICE_X64Y45         LUT5 (Prop_lut5_I2_O)        0.252    24.531 r  CPU_c/id_ex/csr_wb_csr_data[61]_i_1__0/O
                         net (fo=3, routed)           1.703    26.234    CPU_c/id_ex/op32_reg_0[61]
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.105    26.339 r  CPU_c/id_ex/wbrd[61]_i_1__0/O
                         net (fo=4, routed)           0.484    26.822    CPU_c/id_ex/insd_io_exWrReg_wbrd[61]
    SLICE_X47Y61         LUT4 (Prop_lut4_I1_O)        0.105    26.927 r  CPU_c/id_ex/regInfo_rs2_value[61]_i_1/O
                         net (fo=1, routed)           0.000    26.927    CPU_c/id_ex/regInfo_rs2_value[61]_i_1_n_0
    SLICE_X47Y61         FDRE                                         r  CPU_c/id_ex/regInfo_rs2_value_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.263    49.010    CPU_c/id_ex/clk_out2
    SLICE_X47Y61         FDRE                                         r  CPU_c/id_ex/regInfo_rs2_value_reg[61]/C
                         clock pessimism              0.345    49.355    
                         clock uncertainty           -0.130    49.225    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.030    49.255    CPU_c/id_ex/regInfo_rs2_value_reg[61]
  -------------------------------------------------------------------
                         required time                         49.255    
                         arrival time                         -26.927    
  -------------------------------------------------------------------
                         slack                                 22.328    

Slack (MET) :             22.338ns  (required time - arrival time)
  Source:                 CPU_c/id_ex/exet_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/ex_mem/wbrd_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        27.243ns  (logic 11.536ns (42.344%)  route 15.707ns (57.656%))
  Logic Levels:           30  (CARRY4=18 DSP48E1=4 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 49.016 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.526    -0.389    CPU_c/id_ex/clk_out2
    SLICE_X25Y34         FDRE                                         r  CPU_c/id_ex/exet_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.348    -0.041 r  CPU_c/id_ex/exet_reg[3]/Q
                         net (fo=75, routed)          4.558     4.516    CPU_c/id_ex/exec_io_exe_type[3]
    SLICE_X67Y46         LUT3 (Prop_lut3_I0_O)        0.240     4.756 r  CPU_c/id_ex/_T_26_i_33/O
                         net (fo=216, routed)         2.650     7.407    CPU_c/id_ex/_T_26_i_33_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  CPU_c/id_ex/_T_89__4_i_1/O
                         net (fo=123, routed)         3.404    10.916    CPU_c/exec/alu/_T_89__8_0[5]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.244    14.160 r  CPU_c/exec/alu/_T_89__11/PCOUT[47]
                         net (fo=1, routed)           0.002    14.162    CPU_c/exec/alu/_T_89__11_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    15.600 r  CPU_c/exec/alu/_T_89__12/PCOUT[47]
                         net (fo=1, routed)           0.056    15.656    CPU_c/exec/alu/_T_89__12_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    17.094 r  CPU_c/exec/alu/_T_89__13/PCOUT[47]
                         net (fo=1, routed)           0.002    17.096    CPU_c/exec/alu/_T_89__13_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271    18.367 r  CPU_c/exec/alu/_T_89__14/P[18]
                         net (fo=3, routed)           1.356    19.723    CPU_c/exec/alu/p_3_in[52]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.114    19.837 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_22/O
                         net (fo=2, routed)           0.513    20.351    CPU_c/exec/alu/csr_wb_csr_data[56]_i_22_n_0
    SLICE_X63Y26         LUT4 (Prop_lut4_I3_O)        0.274    20.625 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_26/O
                         net (fo=1, routed)           0.000    20.625    CPU_c/exec/alu/csr_wb_csr_data[56]_i_26_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.065 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.065    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.163 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.163    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.261 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.261    CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.359 r  CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.359    CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.457 r  CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.457    CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.555 r  CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.653 r  CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.653    CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.751 r  CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.751    CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.849 r  CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.849    CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.947 r  CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.947    CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.045 r  CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.045    CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.143 r  CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.143    CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.241 r  CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.241    CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.339 r  CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.339    CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.437 r  CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.437    CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.535 r  CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.535    CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.633 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.633    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    22.893 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9/O[3]
                         net (fo=1, routed)           0.528    23.420    CPU_c/id_ex/data15[60]
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.257    23.677 r  CPU_c/id_ex/csr_wb_csr_data[60]_i_5/O
                         net (fo=1, routed)           0.000    23.677    CPU_c/id_ex/csr_wb_csr_data[60]_i_5_n_0
    SLICE_X64Y37         MUXF7 (Prop_muxf7_I1_O)      0.182    23.859 r  CPU_c/id_ex/csr_wb_csr_data_reg[60]_i_2__0/O
                         net (fo=1, routed)           0.413    24.272    CPU_c/id_ex/csr_wb_csr_data_reg[60]_i_2__0_n_0
    SLICE_X64Y45         LUT5 (Prop_lut5_I2_O)        0.252    24.524 r  CPU_c/id_ex/csr_wb_csr_data[60]_i_1__0/O
                         net (fo=3, routed)           1.555    26.079    CPU_c/id_ex/op32_reg_0[60]
    SLICE_X48Y59         LUT5 (Prop_lut5_I2_O)        0.105    26.184 r  CPU_c/id_ex/wbrd[60]_i_1__0/O
                         net (fo=4, routed)           0.670    26.854    CPU_c/ex_mem/insd_io_exWrReg_wbrd[60]
    SLICE_X42Y59         FDRE                                         r  CPU_c/ex_mem/wbrd_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.269    49.016    CPU_c/ex_mem/clk_out2
    SLICE_X42Y59         FDRE                                         r  CPU_c/ex_mem/wbrd_reg[60]/C
                         clock pessimism              0.345    49.361    
                         clock uncertainty           -0.130    49.231    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)       -0.039    49.192    CPU_c/ex_mem/wbrd_reg[60]
  -------------------------------------------------------------------
                         required time                         49.192    
                         arrival time                         -26.854    
  -------------------------------------------------------------------
                         slack                                 22.338    

Slack (MET) :             22.340ns  (required time - arrival time)
  Source:                 CPU_c/id_ex/exet_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/ex_mem/wbrd_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        27.240ns  (logic 11.570ns (42.475%)  route 15.670ns (57.525%))
  Logic Levels:           31  (CARRY4=19 DSP48E1=4 LUT3=2 LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 49.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.526    -0.389    CPU_c/id_ex/clk_out2
    SLICE_X25Y34         FDRE                                         r  CPU_c/id_ex/exet_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.348    -0.041 r  CPU_c/id_ex/exet_reg[3]/Q
                         net (fo=75, routed)          4.558     4.516    CPU_c/id_ex/exec_io_exe_type[3]
    SLICE_X67Y46         LUT3 (Prop_lut3_I0_O)        0.240     4.756 r  CPU_c/id_ex/_T_26_i_33/O
                         net (fo=216, routed)         2.650     7.407    CPU_c/id_ex/_T_26_i_33_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  CPU_c/id_ex/_T_89__4_i_1/O
                         net (fo=123, routed)         3.404    10.916    CPU_c/exec/alu/_T_89__8_0[5]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.244    14.160 r  CPU_c/exec/alu/_T_89__11/PCOUT[47]
                         net (fo=1, routed)           0.002    14.162    CPU_c/exec/alu/_T_89__11_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    15.600 r  CPU_c/exec/alu/_T_89__12/PCOUT[47]
                         net (fo=1, routed)           0.056    15.656    CPU_c/exec/alu/_T_89__12_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    17.094 r  CPU_c/exec/alu/_T_89__13/PCOUT[47]
                         net (fo=1, routed)           0.002    17.096    CPU_c/exec/alu/_T_89__13_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271    18.367 r  CPU_c/exec/alu/_T_89__14/P[18]
                         net (fo=3, routed)           1.356    19.723    CPU_c/exec/alu/p_3_in[52]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.114    19.837 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_22/O
                         net (fo=2, routed)           0.513    20.351    CPU_c/exec/alu/csr_wb_csr_data[56]_i_22_n_0
    SLICE_X63Y26         LUT4 (Prop_lut4_I3_O)        0.274    20.625 r  CPU_c/exec/alu/csr_wb_csr_data[56]_i_26/O
                         net (fo=1, routed)           0.000    20.625    CPU_c/exec/alu/csr_wb_csr_data[56]_i_26_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    21.065 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.065    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_10_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.163 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.163    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.261 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.261    CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_32_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.359 r  CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.359    CPU_c/exec/alu/csr_wb_csr_data_reg[4]_i_15_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.457 r  CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.457    CPU_c/exec/alu/csr_wb_csr_data_reg[8]_i_15_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.555 r  CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    CPU_c/exec/alu/csr_wb_csr_data_reg[12]_i_15_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.653 r  CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.653    CPU_c/exec/alu/csr_wb_csr_data_reg[16]_i_15_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.751 r  CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.751    CPU_c/exec/alu/csr_wb_csr_data_reg[20]_i_15_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.849 r  CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.849    CPU_c/exec/alu/csr_wb_csr_data_reg[24]_i_15_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.947 r  CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.947    CPU_c/exec/alu/csr_wb_csr_data_reg[28]_i_15_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.045 r  CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.045    CPU_c/exec/alu/csr_wb_csr_data_reg[32]_i_9_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.143 r  CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.143    CPU_c/exec/alu/csr_wb_csr_data_reg[36]_i_9_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.241 r  CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.241    CPU_c/exec/alu/csr_wb_csr_data_reg[40]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.339 r  CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.339    CPU_c/exec/alu/csr_wb_csr_data_reg[44]_i_9_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.437 r  CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.437    CPU_c/exec/alu/csr_wb_csr_data_reg[48]_i_9_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.535 r  CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.535    CPU_c/exec/alu/csr_wb_csr_data_reg[52]_i_9_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.633 r  CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.633    CPU_c/exec/alu/csr_wb_csr_data_reg[56]_i_9_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.731 r  CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.731    CPU_c/exec/alu/csr_wb_csr_data_reg[60]_i_9_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    22.931 r  CPU_c/exec/alu/csr_wb_csr_data_reg[63]_i_31/O[2]
                         net (fo=1, routed)           0.670    23.601    CPU_c/id_ex/data15[63]
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.253    23.854 r  CPU_c/id_ex/csr_wb_csr_data[63]_i_12/O
                         net (fo=1, routed)           0.000    23.854    CPU_c/id_ex/csr_wb_csr_data[63]_i_12_n_0
    SLICE_X65Y40         MUXF7 (Prop_muxf7_I1_O)      0.182    24.036 r  CPU_c/id_ex/csr_wb_csr_data_reg[63]_i_3__0/O
                         net (fo=1, routed)           0.637    24.672    CPU_c/id_ex/csr_wb_csr_data_reg[63]_i_3__0_n_0
    SLICE_X63Y45         LUT5 (Prop_lut5_I2_O)        0.252    24.924 r  CPU_c/id_ex/csr_wb_csr_data[63]_i_1__0/O
                         net (fo=3, routed)           1.405    26.329    CPU_c/id_ex/op32_reg_0[63]
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.105    26.434 r  CPU_c/id_ex/wbrd[63]_i_1__0/O
                         net (fo=4, routed)           0.416    26.850    CPU_c/ex_mem/insd_io_exWrReg_wbrd[63]
    SLICE_X41Y59         FDRE                                         r  CPU_c/ex_mem/wbrd_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.270    49.017    CPU_c/ex_mem/clk_out2
    SLICE_X41Y59         FDRE                                         r  CPU_c/ex_mem/wbrd_reg[63]/C
                         clock pessimism              0.345    49.362    
                         clock uncertainty           -0.130    49.232    
    SLICE_X41Y59         FDRE (Setup_fdre_C_D)       -0.042    49.190    CPU_c/ex_mem/wbrd_reg[63]
  -------------------------------------------------------------------
                         required time                         49.190    
                         arrival time                         -26.850    
  -------------------------------------------------------------------
                         slack                                 22.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CPU_c/mem_wb/wbri_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/regc/regs_reg_r1_0_31_18_23/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.450%)  route 0.150ns (51.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.636    -0.475    CPU_c/mem_wb/clk_out2
    SLICE_X35Y41         FDRE                                         r  CPU_c/mem_wb/wbri_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  CPU_c/mem_wb/wbri_reg[4]/Q
                         net (fo=179, routed)         0.150    -0.184    CPU_c/regc/regs_reg_r1_0_31_18_23/ADDRD4
    SLICE_X30Y41         RAMD32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.911    -0.709    CPU_c/regc/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X30Y41         RAMD32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism              0.271    -0.438    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.238    CPU_c/regc/regs_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CPU_c/mem_wb/wbri_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/regc/regs_reg_r1_0_31_18_23/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.450%)  route 0.150ns (51.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.636    -0.475    CPU_c/mem_wb/clk_out2
    SLICE_X35Y41         FDRE                                         r  CPU_c/mem_wb/wbri_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  CPU_c/mem_wb/wbri_reg[4]/Q
                         net (fo=179, routed)         0.150    -0.184    CPU_c/regc/regs_reg_r1_0_31_18_23/ADDRD4
    SLICE_X30Y41         RAMD32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.911    -0.709    CPU_c/regc/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X30Y41         RAMD32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.271    -0.438    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.238    CPU_c/regc/regs_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CPU_c/mem_wb/wbri_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/regc/regs_reg_r1_0_31_18_23/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.450%)  route 0.150ns (51.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.636    -0.475    CPU_c/mem_wb/clk_out2
    SLICE_X35Y41         FDRE                                         r  CPU_c/mem_wb/wbri_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  CPU_c/mem_wb/wbri_reg[4]/Q
                         net (fo=179, routed)         0.150    -0.184    CPU_c/regc/regs_reg_r1_0_31_18_23/ADDRD4
    SLICE_X30Y41         RAMD32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.911    -0.709    CPU_c/regc/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X30Y41         RAMD32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.271    -0.438    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.238    CPU_c/regc/regs_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CPU_c/mem_wb/wbri_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/regc/regs_reg_r1_0_31_18_23/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.450%)  route 0.150ns (51.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.636    -0.475    CPU_c/mem_wb/clk_out2
    SLICE_X35Y41         FDRE                                         r  CPU_c/mem_wb/wbri_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  CPU_c/mem_wb/wbri_reg[4]/Q
                         net (fo=179, routed)         0.150    -0.184    CPU_c/regc/regs_reg_r1_0_31_18_23/ADDRD4
    SLICE_X30Y41         RAMD32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.911    -0.709    CPU_c/regc/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X30Y41         RAMD32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.271    -0.438    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.238    CPU_c/regc/regs_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CPU_c/mem_wb/wbri_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/regc/regs_reg_r1_0_31_18_23/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.450%)  route 0.150ns (51.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.636    -0.475    CPU_c/mem_wb/clk_out2
    SLICE_X35Y41         FDRE                                         r  CPU_c/mem_wb/wbri_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  CPU_c/mem_wb/wbri_reg[4]/Q
                         net (fo=179, routed)         0.150    -0.184    CPU_c/regc/regs_reg_r1_0_31_18_23/ADDRD4
    SLICE_X30Y41         RAMD32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.911    -0.709    CPU_c/regc/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X30Y41         RAMD32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.271    -0.438    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.238    CPU_c/regc/regs_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CPU_c/mem_wb/wbri_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/regc/regs_reg_r1_0_31_18_23/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.450%)  route 0.150ns (51.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.636    -0.475    CPU_c/mem_wb/clk_out2
    SLICE_X35Y41         FDRE                                         r  CPU_c/mem_wb/wbri_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  CPU_c/mem_wb/wbri_reg[4]/Q
                         net (fo=179, routed)         0.150    -0.184    CPU_c/regc/regs_reg_r1_0_31_18_23/ADDRD4
    SLICE_X30Y41         RAMD32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.911    -0.709    CPU_c/regc/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X30Y41         RAMD32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.271    -0.438    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.238    CPU_c/regc/regs_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CPU_c/mem_wb/wbri_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/regc/regs_reg_r1_0_31_18_23/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.450%)  route 0.150ns (51.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.636    -0.475    CPU_c/mem_wb/clk_out2
    SLICE_X35Y41         FDRE                                         r  CPU_c/mem_wb/wbri_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  CPU_c/mem_wb/wbri_reg[4]/Q
                         net (fo=179, routed)         0.150    -0.184    CPU_c/regc/regs_reg_r1_0_31_18_23/ADDRD4
    SLICE_X30Y41         RAMS32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.911    -0.709    CPU_c/regc/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X30Y41         RAMS32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMD/CLK
                         clock pessimism              0.271    -0.438    
    SLICE_X30Y41         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.238    CPU_c/regc/regs_reg_r1_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CPU_c/mem_wb/wbri_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/regc/regs_reg_r1_0_31_18_23/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.450%)  route 0.150ns (51.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.636    -0.475    CPU_c/mem_wb/clk_out2
    SLICE_X35Y41         FDRE                                         r  CPU_c/mem_wb/wbri_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  CPU_c/mem_wb/wbri_reg[4]/Q
                         net (fo=179, routed)         0.150    -0.184    CPU_c/regc/regs_reg_r1_0_31_18_23/ADDRD4
    SLICE_X30Y41         RAMS32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.911    -0.709    CPU_c/regc/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X30Y41         RAMS32                                       r  CPU_c/regc/regs_reg_r1_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.271    -0.438    
    SLICE_X30Y41         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.238    CPU_c/regc/regs_reg_r1_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 CPU_c/mem_wb/wbrd_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/regc/regs_reg_r2_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (61.010%)  route 0.090ns (38.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.568    -0.543    CPU_c/mem_wb/clk_out2
    SLICE_X63Y56         FDRE                                         r  CPU_c/mem_wb/wbrd_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  CPU_c/mem_wb/wbrd_reg[42]/Q
                         net (fo=4, routed)           0.090    -0.312    CPU_c/regc/regs_reg_r2_0_31_42_47/DIA0
    SLICE_X62Y56         RAMD32                                       r  CPU_c/regc/regs_reg_r2_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.839    -0.781    CPU_c/regc/regs_reg_r2_0_31_42_47/WCLK
    SLICE_X62Y56         RAMD32                                       r  CPU_c/regc/regs_reg_r2_0_31_42_47/RAMA/CLK
                         clock pessimism              0.251    -0.530    
    SLICE_X62Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.383    CPU_c/regc/regs_reg_r2_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 CPU_c/mem_wb/wbrd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_c/regc/regs_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.541%)  route 0.138ns (49.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.634    -0.477    CPU_c/mem_wb/clk_out2
    SLICE_X31Y36         FDRE                                         r  CPU_c/mem_wb/wbrd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  CPU_c/mem_wb/wbrd_reg[2]/Q
                         net (fo=4, routed)           0.138    -0.198    CPU_c/regc/regs_reg_r1_0_31_0_5/DIB0
    SLICE_X34Y36         RAMD32                                       r  CPU_c/regc/regs_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.906    -0.714    CPU_c/regc/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y36         RAMD32                                       r  CPU_c/regc/regs_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.271    -0.443    
    SLICE_X34Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.297    CPU_c/regc/regs_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll_example
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y16   clock_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X38Y31     CPU_c/csr/csr_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X56Y35     CPU_c/csr/csr_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X56Y35     CPU_c/csr/csr_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X50Y33     CPU_c/csr/csr_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X59Y42     CPU_c/csr/csr_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X69Y43     CPU_c/csr/csr_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X70Y44     CPU_c/csr/csr_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X59Y42     CPU_c/csr/csr_reg[0][16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y43     CPU_c/regc/regs_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y43     CPU_c/regc/regs_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y43     CPU_c/regc/regs_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y43     CPU_c/regc/regs_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y43     CPU_c/regc/regs_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y43     CPU_c/regc/regs_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y43     CPU_c/regc/regs_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y43     CPU_c/regc/regs_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X66Y49     CPU_c/regc/regs_reg_r1_0_31_30_35/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X66Y49     CPU_c/regc/regs_reg_r1_0_31_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y36     CPU_c/regc/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y36     CPU_c/regc/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y36     CPU_c/regc/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y36     CPU_c/regc/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y36     CPU_c/regc/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y36     CPU_c/regc/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y36     CPU_c/regc/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y36     CPU_c/regc/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y36     CPU_c/regc/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X34Y36     CPU_c/regc/regs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_pll_example
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       44.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.719ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.632ns  (required time - arrival time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.433ns (8.744%)  route 4.519ns (91.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.374    -0.541    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.433    -0.108 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        4.519     4.410    reset
    SLICE_X32Y47         FDCE                                         f  number_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.411    49.158    clk_20M
    SLICE_X32Y47         FDCE                                         r  number_reg[4]/C
                         clock pessimism              0.345    49.503    
                         clock uncertainty           -0.130    49.373    
    SLICE_X32Y47         FDCE (Recov_fdce_C_CLR)     -0.331    49.042    number_reg[4]
  -------------------------------------------------------------------
                         required time                         49.042    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                 44.632    

Slack (MET) :             44.632ns  (required time - arrival time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.433ns (8.744%)  route 4.519ns (91.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.374    -0.541    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.433    -0.108 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        4.519     4.410    reset
    SLICE_X32Y47         FDCE                                         f  number_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.411    49.158    clk_20M
    SLICE_X32Y47         FDCE                                         r  number_reg[5]/C
                         clock pessimism              0.345    49.503    
                         clock uncertainty           -0.130    49.373    
    SLICE_X32Y47         FDCE (Recov_fdce_C_CLR)     -0.331    49.042    number_reg[5]
  -------------------------------------------------------------------
                         required time                         49.042    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                 44.632    

Slack (MET) :             44.632ns  (required time - arrival time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.433ns (8.744%)  route 4.519ns (91.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.374    -0.541    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.433    -0.108 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        4.519     4.410    reset
    SLICE_X32Y47         FDCE                                         f  number_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.411    49.158    clk_20M
    SLICE_X32Y47         FDCE                                         r  number_reg[6]/C
                         clock pessimism              0.345    49.503    
                         clock uncertainty           -0.130    49.373    
    SLICE_X32Y47         FDCE (Recov_fdce_C_CLR)     -0.331    49.042    number_reg[6]
  -------------------------------------------------------------------
                         required time                         49.042    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                 44.632    

Slack (MET) :             44.632ns  (required time - arrival time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.433ns (8.744%)  route 4.519ns (91.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.374    -0.541    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.433    -0.108 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        4.519     4.410    reset
    SLICE_X32Y47         FDCE                                         f  number_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.411    49.158    clk_20M
    SLICE_X32Y47         FDCE                                         r  number_reg[7]/C
                         clock pessimism              0.345    49.503    
                         clock uncertainty           -0.130    49.373    
    SLICE_X32Y47         FDCE (Recov_fdce_C_CLR)     -0.331    49.042    number_reg[7]
  -------------------------------------------------------------------
                         required time                         49.042    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                 44.632    

Slack (MET) :             48.027ns  (required time - arrival time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.433ns (27.805%)  route 1.124ns (72.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 49.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.374    -0.541    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.433    -0.108 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        1.124     1.016    reset
    SLICE_X10Y59         FDCE                                         f  number_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.279    49.026    clk_20M
    SLICE_X10Y59         FDCE                                         r  number_reg[0]/C
                         clock pessimism              0.405    49.431    
                         clock uncertainty           -0.130    49.301    
    SLICE_X10Y59         FDCE (Recov_fdce_C_CLR)     -0.258    49.043    number_reg[0]
  -------------------------------------------------------------------
                         required time                         49.043    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 48.027    

Slack (MET) :             48.027ns  (required time - arrival time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.433ns (27.805%)  route 1.124ns (72.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 49.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.374    -0.541    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.433    -0.108 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        1.124     1.016    reset
    SLICE_X10Y59         FDCE                                         f  number_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.279    49.026    clk_20M
    SLICE_X10Y59         FDCE                                         r  number_reg[1]/C
                         clock pessimism              0.405    49.431    
                         clock uncertainty           -0.130    49.301    
    SLICE_X10Y59         FDCE (Recov_fdce_C_CLR)     -0.258    49.043    number_reg[1]
  -------------------------------------------------------------------
                         required time                         49.043    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 48.027    

Slack (MET) :             48.027ns  (required time - arrival time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.433ns (27.805%)  route 1.124ns (72.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 49.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.374    -0.541    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.433    -0.108 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        1.124     1.016    reset
    SLICE_X10Y59         FDCE                                         f  number_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.279    49.026    clk_20M
    SLICE_X10Y59         FDCE                                         r  number_reg[2]/C
                         clock pessimism              0.405    49.431    
                         clock uncertainty           -0.130    49.301    
    SLICE_X10Y59         FDCE (Recov_fdce_C_CLR)     -0.258    49.043    number_reg[2]
  -------------------------------------------------------------------
                         required time                         49.043    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 48.027    

Slack (MET) :             48.027ns  (required time - arrival time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.433ns (27.805%)  route 1.124ns (72.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 49.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.374    -0.541    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.433    -0.108 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        1.124     1.016    reset
    SLICE_X10Y59         FDCE                                         f  number_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                                               0.000    50.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        1.279    49.026    clk_20M
    SLICE_X10Y59         FDCE                                         r  number_reg[3]/C
                         clock pessimism              0.405    49.431    
                         clock uncertainty           -0.130    49.301    
    SLICE_X10Y59         FDCE (Recov_fdce_C_CLR)     -0.258    49.043    number_reg[3]
  -------------------------------------------------------------------
                         required time                         49.043    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 48.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.164ns (23.420%)  route 0.536ns (76.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.563    -0.548    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.384 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        0.536     0.152    reset
    SLICE_X10Y59         FDCE                                         f  number_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.845    -0.775    clk_20M
    SLICE_X10Y59         FDCE                                         r  number_reg[0]/C
                         clock pessimism              0.275    -0.500    
    SLICE_X10Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.164ns (23.420%)  route 0.536ns (76.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.563    -0.548    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.384 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        0.536     0.152    reset
    SLICE_X10Y59         FDCE                                         f  number_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.845    -0.775    clk_20M
    SLICE_X10Y59         FDCE                                         r  number_reg[1]/C
                         clock pessimism              0.275    -0.500    
    SLICE_X10Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    number_reg[1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.164ns (23.420%)  route 0.536ns (76.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.563    -0.548    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.384 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        0.536     0.152    reset
    SLICE_X10Y59         FDCE                                         f  number_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.845    -0.775    clk_20M
    SLICE_X10Y59         FDCE                                         r  number_reg[2]/C
                         clock pessimism              0.275    -0.500    
    SLICE_X10Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    number_reg[2]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.164ns (23.420%)  route 0.536ns (76.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.563    -0.548    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.384 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        0.536     0.152    reset
    SLICE_X10Y59         FDCE                                         f  number_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.845    -0.775    clk_20M
    SLICE_X10Y59         FDCE                                         r  number_reg[3]/C
                         clock pessimism              0.275    -0.500    
    SLICE_X10Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    number_reg[3]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             2.227ns  (arrival time - required time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.164ns (6.613%)  route 2.316ns (93.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.563    -0.548    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.384 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        2.316     1.932    reset
    SLICE_X32Y47         FDCE                                         f  number_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.913    -0.707    clk_20M
    SLICE_X32Y47         FDCE                                         r  number_reg[4]/C
                         clock pessimism              0.504    -0.203    
    SLICE_X32Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.295    number_reg[4]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.227ns  (arrival time - required time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.164ns (6.613%)  route 2.316ns (93.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.563    -0.548    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.384 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        2.316     1.932    reset
    SLICE_X32Y47         FDCE                                         f  number_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.913    -0.707    clk_20M
    SLICE_X32Y47         FDCE                                         r  number_reg[5]/C
                         clock pessimism              0.504    -0.203    
    SLICE_X32Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.295    number_reg[5]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.227ns  (arrival time - required time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.164ns (6.613%)  route 2.316ns (93.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.563    -0.548    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.384 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        2.316     1.932    reset
    SLICE_X32Y47         FDCE                                         f  number_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.913    -0.707    clk_20M
    SLICE_X32Y47         FDCE                                         r  number_reg[6]/C
                         clock pessimism              0.504    -0.203    
    SLICE_X32Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.295    number_reg[6]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.227ns  (arrival time - required time)
  Source:                 reset_of_clk20M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            number_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.164ns (6.613%)  route 2.316ns (93.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.563    -0.548    clk_20M
    SLICE_X12Y76         FDPE                                         r  reset_of_clk20M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.384 f  reset_of_clk20M_reg/Q
                         net (fo=1267, routed)        2.316     1.932    reset
    SLICE_X32Y47         FDCE                                         f  number_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=4414, routed)        0.913    -0.707    clk_20M
    SLICE_X32Y47         FDCE                                         r  number_reg[7]/C
                         clock pessimism              0.504    -0.203    
    SLICE_X32Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.295    number_reg[7]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  2.227    





