Ravindra V. R. Jayanthi , Srinivas Bala Mandalika, Modeling and analysis of crosstalk for distributed RLC interconnects using difference model approach, Proceedings of the 20th annual conference on Integrated circuits and systems design, September 03-06, 2007, Copacabana, Rio de Janeiro
Lizheng Zhang , Yuhen Hu , Charlie, Chungping Chen, Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA
Narender Hanchate , Nagarajan Ranganathan, Post-Layout Gate Sizing for Interconnect Delay and Crosstalk Noise Optimization, Proceedings of the 7th International Symposium on Quality Electronic Design, p.92-97, March 27-29, 2006
Lizheng Zhang , Yuhen Hu , Charlie Chung-Ping Chen, Wave-pipelined on-chip global interconnect, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
Vani Prasad , Madhav P. Desai, Interconnect Delay Minimization Using a Novel Pre-Mid-Post Buffer Strategy, Proceedings of the 16th International Conference on VLSI Design, p.417, January 04-08, 2003
Ruiming Li , Dian Zhou , Jin Liu , Xuan Zeng, Power-Optimal Simultaneous Buffer Insertion/Sizing and Wire Sizing, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.581, November 09-13, 2003
Narender Hanchate , Nagarajan Ranganathan, A game-theoretic framework for multimetric optimization of interconnect delay, power, and crosstalk noise during wire sizing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.711-739, July 2006
Stephen P. Boyd , Seung Jean Kim, Geometric programming for circuit optimization, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
Zhuo Li , Charles J. Alpert , Shiyan Hu , Tuhin Muhmud , Stephen T. Quay , Paul G. Villarrubia, Fast interconnect synthesis with layer assignment, Proceedings of the 2008 international symposium on Physical design, April 13-16, 2008, Portland, Oregon, USA
C. N. Sze , Charles J. Alpert , Jiang Hu , Weiping Shi, Path based buffer insertion, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA
A. I. Erzin , H. Chu, Elmor model-based algorithm to select optimal connections on the clock tree, Automation and Remote Control, v.70 n.10, p.1749-1759, October   2009
Amin Farshidi , Logan Rakai , Laleh Behjat , David Westwick, A self-tuning multi-objective optimization framework for geometric programming with gate sizing applications, Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI, May 02-03, 2013, Paris, France
Ying Zhou , Charles J. Alpert , Zhuo Li , Cliff Sze , Louise H. Trevillyan, Shedding physical synthesis area bloat, VLSI Design, 2011, p.1-10, January 2011
Logan Rakai , Amin Farshidi , Laleh Behjat , David Westwick, Buffer sizing for clock networks using robust geometric programming considering variations in buffer sizes, Proceedings of the 2013 ACM international symposium on International symposium on physical design, March 24-27, 2013, Stateline, Nevada, USA
Narender Hanchate , Nagarajan Ranganathan, Simultaneous Interconnect Delay and Crosstalk Noise Optimization through Gate Sizing Using Game Theory, IEEE Transactions on Computers, v.55 n.8, p.1011-1023, August 2006
Magdy A. El-Moursy , Eby G. Friedman, Wire shaping of RLC interconnects, Integration, the VLSI Journal, v.40 n.4, p.461-472, July, 2007
Michael Moreinis , Arkadiy Morgenshtein , Israel A. Wagner , Avinoam Kolodny, Logic gates as repeaters (LGR) for area-efficient timing optimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.11, p.1276-1281, November 2006
Arkadiy Morgenshtein , Eby G. Friedman , Ran Ginosar , Avinoam Kolodny, Timing optimization in logic with interconnect, Proceedings of the 2008 international workshop on System level interconnect prediction, April 05-08, 2008, Newcastle, United Kingdom
Arkadiy Morgenshtein , Eby G. Friedman , Ran Ginosar , Avinoam Kolodny, Unified logical effort: a method for delay evaluation and minimization in logic paths with RC interconnect, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.5, p.689-696, May 2010
Rajeev R. Rao , David Blaauw , Dennis Sylvester , Charles J. Alpert , Sani Nassif, An efficient surface-based low-power buffer insertion algorithm, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
Ahmed Youssef , Zhen Yang , Mohab Anis , Shawki Areibi , Anthony Vannelli , Mohamed Elmasry, A power-efficient multipin ILP-based routing technique, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.1, p.225-235, January 2010
Stephen P. Boyd , Seung-Jean Kim , Dinesh D. Patil , Mark A. Horowitz, Digital Circuit Optimization via Geometric Programming, Operations Research, v.53 n.6, p.899-932, November-December 2005
Dian Zhou , Rui-Ming Li, Design and verification of high-speed VLSI physical design, Journal of Computer Science and Technology, v.20 n.2, p.147-165, March 2005
