Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 14 10:17:02 2018
| Host         : DESKTOP-43187V1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: PM_CLKDIV_1K/clk_int_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PM_CLKDIV_1M/clk_int_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.919        0.000                      0                 3242        0.012        0.000                      0                 3242        3.000        0.000                       0                  1447  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_pad               {0.000 5.000}      10.000          100.000         
  clk_100_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clk_36_clk_wiz_0    {0.000 13.889}     27.778          36.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pad                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100_clk_wiz_0         2.919        0.000                      0                 3156        0.012        0.000                      0                 3156        3.750        0.000                       0                  1391  
  clk_36_clk_wiz_0         21.166        0.000                      0                   86        0.179        0.000                      0                   86       13.389        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pad
  To Clock:  clk_pad

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pad
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pad }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/temp_page_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/temp_char_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 1.245ns (17.798%)  route 5.750ns (82.202%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.551    -0.916    PM_OLED/PM_UserDisp/clk_100
    SLICE_X44Y59         FDRE                                         r  PM_OLED/PM_UserDisp/temp_page_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  PM_OLED/PM_UserDisp/temp_page_reg[1]/Q
                         net (fo=115, routed)         4.746     4.286    PM_OLED/PM_UserDisp/temp_page_reg_n_0_[1]
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     4.410 r  PM_OLED/PM_UserDisp/temp_char[5]_i_27/O
                         net (fo=1, routed)           0.000     4.410    PM_OLED/PM_UserDisp/temp_char[5]_i_27_n_0
    SLICE_X37Y45         MUXF7 (Prop_muxf7_I1_O)      0.245     4.655 r  PM_OLED/PM_UserDisp/temp_char_reg[5]_i_12/O
                         net (fo=1, routed)           0.000     4.655    PM_OLED/PM_UserDisp/temp_char_reg[5]_i_12_n_0
    SLICE_X37Y45         MUXF8 (Prop_muxf8_I0_O)      0.104     4.759 r  PM_OLED/PM_UserDisp/temp_char_reg[5]_i_5/O
                         net (fo=1, routed)           1.004     5.763    PM_OLED/PM_UserDisp/temp_char_reg[5]_i_5_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.316     6.079 r  PM_OLED/PM_UserDisp/temp_char[5]_i_1/O
                         net (fo=1, routed)           0.000     6.079    PM_OLED/PM_UserDisp/current_screen[0,0][5]
    SLICE_X37Y52         FDRE                                         r  PM_OLED/PM_UserDisp/temp_char_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.433     8.481    PM_OLED/PM_UserDisp/clk_100
    SLICE_X37Y52         FDRE                                         r  PM_OLED/PM_UserDisp/temp_char_reg[5]/C
                         clock pessimism              0.564     9.045    
                         clock uncertainty           -0.077     8.968    
    SLICE_X37Y52         FDRE (Setup_fdre_C_D)        0.031     8.999    PM_OLED/PM_UserDisp/temp_char_reg[5]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/temp_page_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/temp_char_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 1.201ns (17.527%)  route 5.651ns (82.473%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.551    -0.916    PM_OLED/PM_UserDisp/clk_100
    SLICE_X44Y59         FDRE                                         r  PM_OLED/PM_UserDisp/temp_page_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  PM_OLED/PM_UserDisp/temp_page_reg[1]/Q
                         net (fo=115, routed)         4.351     3.891    PM_OLED/PM_UserDisp/temp_page_reg_n_0_[1]
    SLICE_X30Y45         LUT6 (Prop_lut6_I2_O)        0.124     4.015 r  PM_OLED/PM_UserDisp/temp_char[0]_i_21/O
                         net (fo=1, routed)           0.000     4.015    PM_OLED/PM_UserDisp/temp_char[0]_i_21_n_0
    SLICE_X30Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     4.229 r  PM_OLED/PM_UserDisp/temp_char_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     4.229    PM_OLED/PM_UserDisp/temp_char_reg[0]_i_9_n_0
    SLICE_X30Y45         MUXF8 (Prop_muxf8_I1_O)      0.088     4.317 r  PM_OLED/PM_UserDisp/temp_char_reg[0]_i_3/O
                         net (fo=1, routed)           1.301     5.617    PM_OLED/PM_UserDisp/temp_char_reg[0]_i_3_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.319     5.936 r  PM_OLED/PM_UserDisp/temp_char[0]_i_1/O
                         net (fo=1, routed)           0.000     5.936    PM_OLED/PM_UserDisp/current_screen[0,0][0]
    SLICE_X37Y52         FDRE                                         r  PM_OLED/PM_UserDisp/temp_char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.433     8.481    PM_OLED/PM_UserDisp/clk_100
    SLICE_X37Y52         FDRE                                         r  PM_OLED/PM_UserDisp/temp_char_reg[0]/C
                         clock pessimism              0.564     9.045    
                         clock uncertainty           -0.077     8.968    
    SLICE_X37Y52         FDRE (Setup_fdre_C_D)        0.032     9.000    PM_OLED/PM_UserDisp/temp_char_reg[0]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[1,8][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 0.642ns (10.704%)  route 5.356ns (89.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.551    -0.916    PM_OLED/PM_UserDisp/clk_100
    SLICE_X46Y60         FDRE                                         r  PM_OLED/PM_UserDisp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  PM_OLED/PM_UserDisp/current_state_reg[0]/Q
                         net (fo=26, routed)          2.000     1.602    PM_OLED/PM_UserDisp/current_state_reg_n_0_[0]
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124     1.726 r  PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1/O
                         net (fo=448, routed)         3.356     5.082    PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1_n_0
    SLICE_X30Y44         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,8][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X30Y44         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,8][0]/C
                         clock pessimism              0.485     8.981    
                         clock uncertainty           -0.077     8.904    
    SLICE_X30Y44         FDRE (Setup_fdre_C_R)       -0.524     8.380    PM_OLED/PM_UserDisp/current_screen_reg[1,8][0]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[3,8][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 0.642ns (10.704%)  route 5.356ns (89.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.551    -0.916    PM_OLED/PM_UserDisp/clk_100
    SLICE_X46Y60         FDRE                                         r  PM_OLED/PM_UserDisp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  PM_OLED/PM_UserDisp/current_state_reg[0]/Q
                         net (fo=26, routed)          2.000     1.602    PM_OLED/PM_UserDisp/current_state_reg_n_0_[0]
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124     1.726 r  PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1/O
                         net (fo=448, routed)         3.356     5.082    PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1_n_0
    SLICE_X30Y44         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[3,8][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X30Y44         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[3,8][0]/C
                         clock pessimism              0.485     8.981    
                         clock uncertainty           -0.077     8.904    
    SLICE_X30Y44         FDRE (Setup_fdre_C_R)       -0.524     8.380    PM_OLED/PM_UserDisp/current_screen_reg[3,8][0]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[3,9][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 0.642ns (10.704%)  route 5.356ns (89.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.551    -0.916    PM_OLED/PM_UserDisp/clk_100
    SLICE_X46Y60         FDRE                                         r  PM_OLED/PM_UserDisp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  PM_OLED/PM_UserDisp/current_state_reg[0]/Q
                         net (fo=26, routed)          2.000     1.602    PM_OLED/PM_UserDisp/current_state_reg_n_0_[0]
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124     1.726 r  PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1/O
                         net (fo=448, routed)         3.356     5.082    PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1_n_0
    SLICE_X30Y44         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[3,9][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X30Y44         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[3,9][0]/C
                         clock pessimism              0.485     8.981    
                         clock uncertainty           -0.077     8.904    
    SLICE_X30Y44         FDRE (Setup_fdre_C_R)       -0.524     8.380    PM_OLED/PM_UserDisp/current_screen_reg[3,9][0]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[1,11][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 0.642ns (10.677%)  route 5.371ns (89.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.551    -0.916    PM_OLED/PM_UserDisp/clk_100
    SLICE_X46Y60         FDRE                                         r  PM_OLED/PM_UserDisp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  PM_OLED/PM_UserDisp/current_state_reg[0]/Q
                         net (fo=26, routed)          2.000     1.602    PM_OLED/PM_UserDisp/current_state_reg_n_0_[0]
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124     1.726 r  PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1/O
                         net (fo=448, routed)         3.371     5.097    PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,11][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X32Y45         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,11][0]/C
                         clock pessimism              0.485     8.981    
                         clock uncertainty           -0.077     8.904    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.429     8.475    PM_OLED/PM_UserDisp/current_screen_reg[1,11][0]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[1,11][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 0.642ns (10.677%)  route 5.371ns (89.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.551    -0.916    PM_OLED/PM_UserDisp/clk_100
    SLICE_X46Y60         FDRE                                         r  PM_OLED/PM_UserDisp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  PM_OLED/PM_UserDisp/current_state_reg[0]/Q
                         net (fo=26, routed)          2.000     1.602    PM_OLED/PM_UserDisp/current_state_reg_n_0_[0]
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124     1.726 r  PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1/O
                         net (fo=448, routed)         3.371     5.097    PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,11][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X32Y45         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,11][1]/C
                         clock pessimism              0.485     8.981    
                         clock uncertainty           -0.077     8.904    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.429     8.475    PM_OLED/PM_UserDisp/current_screen_reg[1,11][1]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[1,11][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 0.642ns (10.677%)  route 5.371ns (89.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.551    -0.916    PM_OLED/PM_UserDisp/clk_100
    SLICE_X46Y60         FDRE                                         r  PM_OLED/PM_UserDisp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  PM_OLED/PM_UserDisp/current_state_reg[0]/Q
                         net (fo=26, routed)          2.000     1.602    PM_OLED/PM_UserDisp/current_state_reg_n_0_[0]
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124     1.726 r  PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1/O
                         net (fo=448, routed)         3.371     5.097    PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,11][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X32Y45         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,11][4]/C
                         clock pessimism              0.485     8.981    
                         clock uncertainty           -0.077     8.904    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.429     8.475    PM_OLED/PM_UserDisp/current_screen_reg[1,11][4]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[1,8][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 0.642ns (10.677%)  route 5.371ns (89.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.551    -0.916    PM_OLED/PM_UserDisp/clk_100
    SLICE_X46Y60         FDRE                                         r  PM_OLED/PM_UserDisp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  PM_OLED/PM_UserDisp/current_state_reg[0]/Q
                         net (fo=26, routed)          2.000     1.602    PM_OLED/PM_UserDisp/current_state_reg_n_0_[0]
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124     1.726 r  PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1/O
                         net (fo=448, routed)         3.371     5.097    PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,8][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X32Y45         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,8][1]/C
                         clock pessimism              0.485     8.981    
                         clock uncertainty           -0.077     8.904    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.429     8.475    PM_OLED/PM_UserDisp/current_screen_reg[1,8][1]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 PM_OLED/PM_UserDisp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[1,9][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 0.642ns (10.677%)  route 5.371ns (89.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.551    -0.916    PM_OLED/PM_UserDisp/clk_100
    SLICE_X46Y60         FDRE                                         r  PM_OLED/PM_UserDisp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  PM_OLED/PM_UserDisp/current_state_reg[0]/Q
                         net (fo=26, routed)          2.000     1.602    PM_OLED/PM_UserDisp/current_state_reg_n_0_[0]
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124     1.726 r  PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1/O
                         net (fo=448, routed)         3.371     5.097    PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,9][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X32Y45         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,9][1]/C
                         clock pessimism              0.485     8.981    
                         clock uncertainty           -0.077     8.904    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.429     8.475    PM_OLED/PM_UserDisp/current_screen_reg[1,9][1]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                  3.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[2,15][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[2,15][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.437%)  route 0.208ns (59.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.558    -0.589    PM_OLED/PM_UserDisp/clk_100
    SLICE_X35Y54         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  PM_OLED/PM_UserDisp/user_screen_reg[2,15][1]/Q
                         net (fo=1, routed)           0.208    -0.240    PM_OLED/PM_UserDisp/user_screen_reg[2,15]__0[1]
    SLICE_X36Y52         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.828    -0.826    PM_OLED/PM_UserDisp/clk_100
    SLICE_X36Y52         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,15][1]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.071    -0.252    PM_OLED/PM_UserDisp/current_screen_reg[2,15][1]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[2,13][5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[2,13][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.855%)  route 0.196ns (58.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.559    -0.588    PM_OLED/PM_UserDisp/clk_100
    SLICE_X39Y53         FDPE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,13][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  PM_OLED/PM_UserDisp/user_screen_reg[2,13][5]/Q
                         net (fo=1, routed)           0.196    -0.251    PM_OLED/PM_UserDisp/user_screen_reg[2,13]__0[5]
    SLICE_X34Y51         FDSE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.827    -0.827    PM_OLED/PM_UserDisp/clk_100
    SLICE_X34Y51         FDSE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,13][5]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y51         FDSE (Hold_fdse_C_D)         0.052    -0.272    PM_OLED/PM_UserDisp/current_screen_reg[2,13][5]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[2,14][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[2,14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.844%)  route 0.213ns (60.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.559    -0.588    PM_OLED/PM_UserDisp/clk_100
    SLICE_X37Y56         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  PM_OLED/PM_UserDisp/user_screen_reg[2,14][0]/Q
                         net (fo=1, routed)           0.213    -0.234    PM_OLED/PM_UserDisp/user_screen_reg[2,14]__0[0]
    SLICE_X32Y58         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.826    -0.828    PM_OLED/PM_UserDisp/clk_100
    SLICE_X32Y58         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,14][0]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.066    -0.259    PM_OLED/PM_UserDisp/current_screen_reg[2,14][0]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[2,13][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[2,13][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.879%)  route 0.222ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.558    -0.589    PM_OLED/PM_UserDisp/clk_100
    SLICE_X39Y57         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  PM_OLED/PM_UserDisp/user_screen_reg[2,13][0]/Q
                         net (fo=1, routed)           0.222    -0.226    PM_OLED/PM_UserDisp/user_screen_reg[2,13]__0[0]
    SLICE_X32Y58         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.826    -0.828    PM_OLED/PM_UserDisp/clk_100
    SLICE_X32Y58         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,13][0]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.070    -0.255    PM_OLED/PM_UserDisp/current_screen_reg[2,13][0]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PM_UART/fifo_tx_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.590    -0.557    PM_UART/fifo_tx_inst/clk_100
    SLICE_X61Y53         FDRE                                         r  PM_UART/fifo_tx_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  PM_UART/fifo_tx_inst/wr_ptr_reg[3]/Q
                         net (fo=18, routed)          0.146    -0.270    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/ADDRD3
    SLICE_X60Y53         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.860    -0.795    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/WCLK
    SLICE_X60Y53         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.251    -0.544    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.304    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PM_UART/fifo_tx_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.590    -0.557    PM_UART/fifo_tx_inst/clk_100
    SLICE_X61Y53         FDRE                                         r  PM_UART/fifo_tx_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  PM_UART/fifo_tx_inst/wr_ptr_reg[3]/Q
                         net (fo=18, routed)          0.146    -0.270    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/ADDRD3
    SLICE_X60Y53         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.860    -0.795    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/WCLK
    SLICE_X60Y53         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.251    -0.544    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.304    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PM_UART/fifo_tx_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.590    -0.557    PM_UART/fifo_tx_inst/clk_100
    SLICE_X61Y53         FDRE                                         r  PM_UART/fifo_tx_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  PM_UART/fifo_tx_inst/wr_ptr_reg[3]/Q
                         net (fo=18, routed)          0.146    -0.270    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/ADDRD3
    SLICE_X60Y53         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.860    -0.795    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/WCLK
    SLICE_X60Y53         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.251    -0.544    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.304    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PM_UART/fifo_tx_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.590    -0.557    PM_UART/fifo_tx_inst/clk_100
    SLICE_X61Y53         FDRE                                         r  PM_UART/fifo_tx_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  PM_UART/fifo_tx_inst/wr_ptr_reg[3]/Q
                         net (fo=18, routed)          0.146    -0.270    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/ADDRD3
    SLICE_X60Y53         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.860    -0.795    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/WCLK
    SLICE_X60Y53         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.251    -0.544    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.304    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PM_UART/fifo_tx_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.590    -0.557    PM_UART/fifo_tx_inst/clk_100
    SLICE_X61Y53         FDRE                                         r  PM_UART/fifo_tx_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  PM_UART/fifo_tx_inst/wr_ptr_reg[3]/Q
                         net (fo=18, routed)          0.146    -0.270    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/ADDRD3
    SLICE_X60Y53         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.860    -0.795    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/WCLK
    SLICE_X60Y53         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.251    -0.544    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.304    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PM_UART/fifo_tx_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.590    -0.557    PM_UART/fifo_tx_inst/clk_100
    SLICE_X61Y53         FDRE                                         r  PM_UART/fifo_tx_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  PM_UART/fifo_tx_inst/wr_ptr_reg[3]/Q
                         net (fo=18, routed)          0.146    -0.270    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/ADDRD3
    SLICE_X60Y53         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1389, routed)        0.860    -0.795    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/WCLK
    SLICE_X60Y53         RAMD32                                       r  PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism              0.251    -0.544    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.304    PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        PM_XADC/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22     PM_OLED/PM_UserDisp/PM_CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22     PM_OLED/PM_UserDisp/PM_CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   PM_PLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y86      PM_I2C_WRAPPER/sm_i2c_next_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y87      PM_I2C_WRAPPER/sm_i2c_next_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y87      PM_I2C_WRAPPER/sm_i2c_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y86      PM_I2C_WRAPPER/sm_i2c_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y87      PM_I2C_WRAPPER/sm_i2c_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y52     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y53     PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y53     PM_UART/fifo_tx_inst/fifo_reg_0_15_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_36_clk_wiz_0
  To Clock:  clk_36_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.166ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.138ns (17.992%)  route 5.187ns (82.008%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 26.320 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.612    -0.855    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.337 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/Q
                         net (fo=3, routed)           0.823     0.486    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[16]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.416     1.026    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     1.150 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.827     1.977    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.990     3.092    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.216 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.250     4.466    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.590 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.880     5.470    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y78          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.494    26.320    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[3]/C
                         clock pessimism              0.578    26.898    
                         clock uncertainty           -0.092    26.805    
    SLICE_X2Y78          FDPE (Setup_fdpe_C_CE)      -0.169    26.636    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         26.636    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                 21.166    

Slack (MET) :             21.166ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.138ns (17.992%)  route 5.187ns (82.008%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 26.320 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.612    -0.855    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.337 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/Q
                         net (fo=3, routed)           0.823     0.486    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[16]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.416     1.026    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     1.150 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.827     1.977    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.990     3.092    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.216 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.250     4.466    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.590 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.880     5.470    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.494    26.320    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[5]/C
                         clock pessimism              0.578    26.898    
                         clock uncertainty           -0.092    26.805    
    SLICE_X2Y78          FDCE (Setup_fdce_C_CE)      -0.169    26.636    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         26.636    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                 21.166    

Slack (MET) :             21.276ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 1.138ns (18.404%)  route 5.045ns (81.596%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 26.324 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.612    -0.855    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.337 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/Q
                         net (fo=3, routed)           0.823     0.486    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[16]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.416     1.026    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     1.150 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.827     1.977    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.990     3.092    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.216 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.250     4.466    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.590 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.738     5.328    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.498    26.324    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/C
                         clock pessimism              0.578    26.902    
                         clock uncertainty           -0.092    26.809    
    SLICE_X3Y82          FDCE (Setup_fdce_C_CE)      -0.205    26.604    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         26.604    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                 21.276    

Slack (MET) :             21.307ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 1.138ns (18.515%)  route 5.008ns (81.485%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 26.318 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.612    -0.855    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.337 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/Q
                         net (fo=3, routed)           0.823     0.486    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[16]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.416     1.026    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     1.150 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.827     1.977    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.990     3.092    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.216 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.250     4.466    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.590 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.701     5.291    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.492    26.318    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X0Y77          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[4]/C
                         clock pessimism              0.578    26.896    
                         clock uncertainty           -0.092    26.803    
    SLICE_X0Y77          FDCE (Setup_fdce_C_CE)      -0.205    26.598    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         26.598    
                         arrival time                          -5.291    
  -------------------------------------------------------------------
                         slack                                 21.307    

Slack (MET) :             21.313ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.138ns (18.526%)  route 5.005ns (81.474%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 26.320 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.612    -0.855    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.337 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/Q
                         net (fo=3, routed)           0.823     0.486    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[16]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.416     1.026    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     1.150 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.827     1.977    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.990     3.092    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.216 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.250     4.466    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.590 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.698     5.288    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y78          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.494    26.320    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y78          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
                         clock pessimism              0.578    26.898    
                         clock uncertainty           -0.092    26.805    
    SLICE_X3Y78          FDPE (Setup_fdpe_C_CE)      -0.205    26.600    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         26.600    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                 21.313    

Slack (MET) :             21.338ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.138ns (18.592%)  route 4.983ns (81.408%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 26.324 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.612    -0.855    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.337 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/Q
                         net (fo=3, routed)           0.823     0.486    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[16]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.416     1.026    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     1.150 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.827     1.977    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.990     3.092    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.216 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.250     4.466    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.590 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.676     5.266    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X0Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.498    26.324    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X0Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/C
                         clock pessimism              0.578    26.902    
                         clock uncertainty           -0.092    26.809    
    SLICE_X0Y82          FDCE (Setup_fdce_C_CE)      -0.205    26.604    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         26.604    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                 21.338    

Slack (MET) :             21.338ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.138ns (18.592%)  route 4.983ns (81.408%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 26.324 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.612    -0.855    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.337 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/Q
                         net (fo=3, routed)           0.823     0.486    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[16]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.416     1.026    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     1.150 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.827     1.977    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.990     3.092    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.216 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.250     4.466    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.590 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.676     5.266    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X0Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.498    26.324    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X0Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/C
                         clock pessimism              0.578    26.902    
                         clock uncertainty           -0.092    26.809    
    SLICE_X0Y82          FDCE (Setup_fdce_C_CE)      -0.205    26.604    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         26.604    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                 21.338    

Slack (MET) :             21.338ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.138ns (18.592%)  route 4.983ns (81.408%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 26.324 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.612    -0.855    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.337 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/Q
                         net (fo=3, routed)           0.823     0.486    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[16]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.416     1.026    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     1.150 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.827     1.977    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.990     3.092    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.216 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.250     4.466    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.590 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.676     5.266    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X0Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.498    26.324    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X0Y82          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/C
                         clock pessimism              0.578    26.902    
                         clock uncertainty           -0.092    26.809    
    SLICE_X0Y82          FDCE (Setup_fdce_C_CE)      -0.205    26.604    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         26.604    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                 21.338    

Slack (MET) :             21.453ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 1.138ns (18.957%)  route 4.865ns (81.043%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 26.321 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.612    -0.855    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.337 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/Q
                         net (fo=3, routed)           0.823     0.486    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[16]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.416     1.026    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     1.150 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.827     1.977    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.990     3.092    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.216 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.250     4.466    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.590 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.558     5.148    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X0Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.495    26.321    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X0Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[10]/C
                         clock pessimism              0.578    26.899    
                         clock uncertainty           -0.092    26.806    
    SLICE_X0Y79          FDCE (Setup_fdce_C_CE)      -0.205    26.601    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         26.601    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                 21.453    

Slack (MET) :             21.453ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 1.138ns (18.957%)  route 4.865ns (81.043%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 26.321 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.612    -0.855    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.337 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/Q
                         net (fo=3, routed)           0.823     0.486    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[16]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.416     1.026    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_16_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     1.150 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.827     1.977    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_10_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11/O
                         net (fo=2, routed)           0.990     3.092    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_11_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.216 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=33, routed)          1.250     4.466    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.590 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.558     5.148    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X0Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.495    26.321    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X0Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[11]/C
                         clock pessimism              0.578    26.899    
                         clock uncertainty           -0.092    26.806    
    SLICE_X0Y79          FDCE (Setup_fdce_C_CE)      -0.205    26.601    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         26.601    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                 21.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    -0.567    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/Q
                         net (fo=2, routed)           0.097    -0.329    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg_n_0_[0]
    SLICE_X5Y79          LUT6 (Prop_lut6_I2_O)        0.045    -0.284 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_i_2/O
                         net (fo=1, routed)           0.000    -0.284    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_i_2_n_0
    SLICE_X5Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.849    -0.806    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X5Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/C
                         clock pessimism              0.252    -0.554    
    SLICE_X5Y79          FDCE (Hold_fdce_C_D)         0.091    -0.463    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.582    -0.565    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X3Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/Q
                         net (fo=1, routed)           0.161    -0.263    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/Q[2]
    SLICE_X4Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.849    -0.806    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/C
                         clock pessimism              0.274    -0.532    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.070    -0.462    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    -0.567    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X6Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.148    -0.419 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/Q
                         net (fo=2, routed)           0.075    -0.344    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_taken
    SLICE_X6Y79          LUT4 (Prop_lut4_I2_O)        0.098    -0.246 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_i_1/O
                         net (fo=1, routed)           0.000    -0.246    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_i_1_n_0
    SLICE_X6Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.849    -0.806    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X6Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
                         clock pessimism              0.239    -0.567    
    SLICE_X6Y79          FDCE (Hold_fdce_C_D)         0.120    -0.447    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.582    -0.565    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X3Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/Q
                         net (fo=1, routed)           0.167    -0.257    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/Q[0]
    SLICE_X4Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.849    -0.806    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/C
                         clock pessimism              0.274    -0.532    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.070    -0.462    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.030%)  route 0.172ns (54.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.582    -0.565    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X3Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/Q
                         net (fo=1, routed)           0.172    -0.252    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_eot
    SLICE_X4Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.849    -0.806    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/C
                         clock pessimism              0.274    -0.532    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.072    -0.460    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.489%)  route 0.169ns (54.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.582    -0.565    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X3Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/Q
                         net (fo=1, routed)           0.169    -0.255    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/Q[1]
    SLICE_X4Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.849    -0.806    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/C
                         clock pessimism              0.274    -0.532    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.066    -0.466    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.713%)  route 0.160ns (46.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.583    -0.564    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.423 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/Q
                         net (fo=41, routed)          0.160    -0.263    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/state__0[0]
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.045    -0.218 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[16]_i_1_n_0
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.851    -0.803    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.121    -0.430    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.492%)  route 0.232ns (55.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.581    -0.566    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y80          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg/Q
                         net (fo=10, routed)          0.232    -0.193    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.148 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_i_1/O
                         net (fo=1, routed)           0.000    -0.148    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_i_1_n_0
    SLICE_X3Y81          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.853    -0.802    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y81          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_reg/C
                         clock pessimism              0.274    -0.528    
    SLICE_X3Y81          FDPE (Hold_fdpe_C_D)         0.092    -0.436    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.005%)  route 0.192ns (53.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    -0.567    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X6Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_1_reg/Q
                         net (fo=3, routed)           0.192    -0.211    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_1
    SLICE_X6Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.849    -0.806    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X6Y79          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_2_reg/C
                         clock pessimism              0.239    -0.567    
    SLICE_X6Y79          FDCE (Hold_fdce_C_D)         0.063    -0.504    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_2_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.876%)  route 0.203ns (52.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.581    -0.566    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y78          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/Q
                         net (fo=6, routed)           0.203    -0.223    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I2_O)        0.045    -0.178 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[0]_i_1_n_0
    SLICE_X3Y78          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.850    -0.805    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y78          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X3Y78          FDPE (Hold_fdpe_C_D)         0.091    -0.475    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_36_clk_wiz_0
Waveform(ns):       { 0.000 13.889 }
Period(ns):         27.778
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         27.778      25.623     BUFGCTRL_X0Y17   PM_PLL/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         27.778      26.529     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X3Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X3Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X3Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         27.778      26.778     SLICE_X3Y78      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X0Y79      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X0Y79      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X0Y79      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X0Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       27.778      185.582    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y80      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         13.889      13.389     SLICE_X3Y78      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         13.889      13.389     SLICE_X3Y78      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X0Y79      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X0Y79      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         13.889      13.389     SLICE_X2Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X0Y82      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X0Y82      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X0Y82      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y82      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y82      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y82      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y82      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[29]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         13.889      13.389     SLICE_X2Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y82      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   PM_PLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBOUT



