<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->

## How it works

This project is for using vhdl. It should do basically the same as the verilog template

## How to test

The testbench should run unchanged

## External hardware

List external hardware used in your project (e.g. PMOD, LED display, etc), if any
