20:47:53 **** Incremental Build of configuration Debug for project AES_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 54984 D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/design_3_wrapper.xpfm standalone_ps7_cortexa9_0 D:/FPGA/AES/Vitis5/AES_system/Debug/system.bif
ECHO is off.
ECHO is off.
sdcard_gen --xpfm D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/design_3_wrapper.xpfm --sys_config design_3_wrapper --bif D:/FPGA/AES/Vitis5/AES_system/Debug/system.bif --bitstream D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit --elf D:/FPGA/AES/Vitis5/AES/Debug/AES.elf,ps7_cortexa9_0
ECHO is off.
ECHO is off.
creating BOOT.BIN using D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
Running D:/Programs/VivadoNew/Vitis/2023.2/bin/bootgen  -image D:/FPGA/AES/Vitis5/AES_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

20:47:58 Build Finished (took 5s.49ms)

