<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Realtime Embedded Systems - Tempreature Sensor: Demo/core_cm3.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Realtime Embedded Systems - Tempreature Sensor
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('core__cm3_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">core_cm3.h</div></div>
</div><!--header-->
<div class="contents">
<a href="core__cm3_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**************************************************************************/</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#if defined ( __ICCARM__ )                   </span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#endif </span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#ifndef __CORE_CM3_H_GENERIC</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="core__cm3_8h.html#a68d87accd99e9916d1f887e4867a2603">   32</a></span><span class="preprocessor">#define __CORE_CM3_H_GENERIC</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/*  CMSIS CM3 definitions */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gac1c1120e9fe082fac8225c60143ac79a">   69</a></span><span class="preprocessor">#define __CM3_CMSIS_VERSION_MAIN  (0x02)                                                       </span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#ga9ff7a998d4b8b3c87bfaca6e78607950">   70</a></span><span class="preprocessor">#define __CM3_CMSIS_VERSION_SUB   (0x00)                                                       </span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gaf888c651cd8c93fd25364f9e74306a1c">   71</a></span><span class="preprocessor">#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN &lt;&lt; 16) | __CM3_CMSIS_VERSION_SUB) </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#ga63ea62503c88acab19fcf3d5743009e3">   73</a></span><span class="preprocessor">#define __CORTEX_M                (0x03)                                                       </span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">// added by shammad</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">  #define __STATIC_INLINE static</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#if defined ( __CC_ARM   )</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">  #define __INLINE         __inline                                   </span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">  #define __ASM           __asm                                       </span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">  #define __INLINE        inline                                      </span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#elif defined   (  __GNUC__  )</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">  #define __INLINE         inline                                     </span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#elif defined   (  __TASKING__  )</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">  #define __INLINE         inline                                     </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#include &lt;stdint.h&gt;</span>                      </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#include &quot;core_cmInstr.h&quot;</span>                </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">   97</a></span><span class="preprocessor">#include &quot;core_cmFunc.h&quot;</span>                 </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#ifndef __CORE_CM3_H_DEPENDANT</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#ga8fbb068b8003976152cf1d6197778e95">  105</a></span><span class="preprocessor">#define __CORE_CM3_H_DEPENDANT</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">  #define     __I     volatile           </span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">  111</a></span><span class="preprocessor">  #define     __I     volatile const     </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">  113</a></span><span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">  114</a></span><span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html">  141</a></span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>{</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  {</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#if (__CORTEX_M != 0x04)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gafbce95646fd514c10aa85ec0a33db728">  146</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gafbce95646fd514c10aa85ec0a33db728">_reserved0</a>:27;              </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    uint32_t _reserved0:16;              </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    uint32_t GE:4;                       </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    uint32_t _reserved1:7;               </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga22d10913489d24ab08bd83457daa88de">  152</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga22d10913489d24ab08bd83457daa88de">Q</a>:1;                        </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8004d224aacb78ca37774c35f9156e7e">  153</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga8004d224aacb78ca37774c35f9156e7e">V</a>:1;                        </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">  154</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">C</a>:1;                        </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">  155</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">Z</a>:1;                        </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">  156</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">N</a>:1;                        </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa0cafff627df6271eda96e47245ed644">  157</a></span>  } b;                                   </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">  158</a></span>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">w</a>;                            </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>} <a class="code hl_union" href="union_a_p_s_r___type.html">APSR_Type</a>;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html">  164</a></span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>{</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  {</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">  168</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">ISR</a>:9;                      </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad2eb0a06de4f03f58874a727716aa9aa">  169</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad2eb0a06de4f03f58874a727716aa9aa">_reserved0</a>:23;              </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab07241188bb7bb7ef83ee13224f8cece">  170</a></span>  } b;                                   </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">  171</a></span>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">w</a>;                            </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>} <a class="code hl_union" href="union_i_p_s_r___type.html">IPSR_Type</a>;</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html">  177</a></span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>{</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  {</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970">  181</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970">ISR</a>:9;                      </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#if (__CORTEX_M != 0x04)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf438e0f407357e914a70b5bd4d6a97c5">  183</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf438e0f407357e914a70b5bd4d6a97c5">_reserved0</a>:15;              </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    uint32_t _reserved0:7;               </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    uint32_t GE:4;                       </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    uint32_t _reserved1:4;               </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">  189</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">T</a>:1;                        </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3200966922a194d84425e2807a7f1328">  190</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3200966922a194d84425e2807a7f1328">IT</a>:2;                       </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">  191</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">Q</a>:1;                        </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf14df16ea0690070c45b95f2116b7a0a">  192</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf14df16ea0690070c45b95f2116b7a0a">V</a>:1;                        </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga40213a6b5620410cac83b0d89564609d">  193</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga40213a6b5620410cac83b0d89564609d">C</a>:1;                        </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga1e5d9801013d5146f2e02d9b7b3da562">  194</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga1e5d9801013d5146f2e02d9b7b3da562">Z</a>:1;                        </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">  195</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">N</a>:1;                        </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga924ad54b9be3a9450ec64014adcb3300">  196</a></span>  } b;                                   </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga1a47176768f45f79076c4f5b1b534bc2">  197</a></span>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga1a47176768f45f79076c4f5b1b534bc2">w</a>;                            </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>} <a class="code hl_union" href="unionx_p_s_r___type.html">xPSR_Type</a>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html">  203</a></span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>{</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  {</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga35c1732cf153b7b5c4bd321cf1de9605">  207</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga35c1732cf153b7b5c4bd321cf1de9605">nPRIV</a>:1;                    </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">  208</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">SPSEL</a>:1;                    </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac62cfff08e6f055e0101785bad7094cd">  209</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac62cfff08e6f055e0101785bad7094cd">FPCA</a>:1;                     </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf8c314273a1e4970a5671bd7f8184f50">  210</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf8c314273a1e4970a5671bd7f8184f50">_reserved0</a>:29;              </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga88e1d44994e57cf101a7871cb2c8cf42">  211</a></span>  } b;                                   </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6b642cca3d96da660b1198c133ca2a1f">  212</a></span>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6b642cca3d96da660b1198c133ca2a1f">w</a>;                            </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>} <a class="code hl_union" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a>;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html">  226</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>{</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf90c80b7c2b48e248780b3781e0df80f">  228</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[8];                 </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2de17698945ea49abd58a2d45bdc9c80">  229</a></span>       uint32_t RESERVED0[24];                                   </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga1965a2e68b61d2e2009621f6949211a5">  230</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[8];                 </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6d1daf7ab6f2ba83f57ff67ae6f571fe">  231</a></span>       uint32_t RSERVED1[24];                                    </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacf8e38fc2e97316242ddeb7ea959ab90">  232</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[8];                 </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0953af43af8ec7fd5869a1d826ce5b72">  233</a></span>       uint32_t RESERVED2[24];                                   </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga46241be64208436d35c9a4f8552575c5">  234</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[8];                 </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9dd330835dbf21471e7b5be8692d77ab">  235</a></span>       uint32_t RESERVED3[24];                                   </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga33e917b381e08dabe4aa5eb2881a7c11">  236</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[8];                 </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5c0e5d507ac3c1bd5cdaaf9bbd177790">  237</a></span>       uint32_t RESERVED4[56];                                   </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6524789fedb94623822c3e0a47f3d06c">  238</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IP[240];                 </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4f753b4f824270175af045ac99bc12e8">  239</a></span>       uint32_t RESERVED5[644];                                  </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0b0d7f3131da89c659a2580249432749">  240</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga0b0d7f3131da89c659a2580249432749">STIR</a>;                    </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>}  <a class="code hl_struct" href="struct_n_v_i_c___type.html">NVIC_Type</a>;                                               </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html">  254</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>{</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gafa7a9ee34dfa1da0b60b4525da285032">  256</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gafa7a9ee34dfa1da0b60b4525da285032">CPUID</a>;                   </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3e66570ab689d28aebefa7e84e85dc4a">  257</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3e66570ab689d28aebefa7e84e85dc4a">ICSR</a>;                    </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0faf96f964931cadfb71cfa54e051f6f">  258</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga0faf96f964931cadfb71cfa54e051f6f">VTOR</a>;                    </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6ed3c9064013343ea9fd0a73a734f29d">  259</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6ed3c9064013343ea9fd0a73a734f29d">AIRCR</a>;                   </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gabfad14e7b4534d73d329819625d77a16">  260</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gabfad14e7b4534d73d329819625d77a16">SCR</a>;                     </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6d273c6b90bad15c91dfbbad0f6e92d8">  261</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6d273c6b90bad15c91dfbbad0f6e92d8">CCR</a>;                     </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf6336103f8be0cab29de51daed5a65f4">  262</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SHP[12];                 </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae9891a59abbe51b0b2067ca507ca212f">  263</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae9891a59abbe51b0b2067ca507ca212f">SHCSR</a>;                   </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2f94bf549b16fdeb172352e22309e3c4">  264</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2f94bf549b16fdeb172352e22309e3c4">CFSR</a>;                    </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7bed53391da4f66d8a2a236a839d4c3d">  265</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7bed53391da4f66d8a2a236a839d4c3d">HFSR</a>;                    </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad7d61d9525fa9162579c3da0b87bff8d">  266</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad7d61d9525fa9162579c3da0b87bff8d">DFSR</a>;                    </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac49b24b3f222508464f111772f2c44dd">  267</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac49b24b3f222508464f111772f2c44dd">MMFAR</a>;                   </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga31f79afe86c949c9862e7d5fce077c3a">  268</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga31f79afe86c949c9862e7d5fce077c3a">BFAR</a>;                    </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaeb77053c84f49c261ab5b8374e8958ef">  269</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaeb77053c84f49c261ab5b8374e8958ef">AFSR</a>;                    </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3f51c43f952f3799951d0c54e76b0cb7">  270</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PFR[2];                  </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga586a5225467262b378c0f231ccc77f86">  271</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga586a5225467262b378c0f231ccc77f86">DFR</a>;                     </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaaedf846e435ed05c68784b40d3db2bf2">  272</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaaedf846e435ed05c68784b40d3db2bf2">ADR</a>;                     </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaec2f8283d2737c6897188568a4214976">  273</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MMFR[4];                 </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacee8e458f054aac964268f4fe647ea4f">  274</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ISAR[5];                 </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>} <a class="code hl_struct" href="struct_s_c_b___type.html">SCB_Type</a>;                                                </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">  278</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">  279</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">  281</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">  282</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">  284</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">  285</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">  287</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  288</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL &lt;&lt; SCB_CPUID_REVISION_Pos)              </span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">  291</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  292</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  294</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">  295</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">  297</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  298</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">  300</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">  301</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">  303</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">  304</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">  306</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">  307</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">  309</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">  310</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">  312</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">  313</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga403d154200242629e6d2764bfc12a7ec">  315</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  316</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">  318</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">  319</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad9720a44320c053883d03b883b955751">  322</a></span><span class="preprocessor">#define SCB_VTOR_TBLBASE_Pos               29                                             </span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga778dd0ba178466b2a8877a6b8aa345ee">  323</a></span><span class="preprocessor">#define SCB_VTOR_TBLBASE_Msk               (1UL &lt;&lt; SCB_VTOR_TBLBASE_Pos)                  </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac6a55451ddd38bffcff5a211d29cea78">  325</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga75e395ed74042923e8c93edf50f0996c">  326</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)            </span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">  329</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  330</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">  332</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">  333</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">  335</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">  336</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">  338</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">  339</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">  341</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">  342</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">  344</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">  345</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">  347</a></span><span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3006e31968bb9725e7b4ee0784d99f7f">  348</a></span><span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL &lt;&lt; SCB_AIRCR_VECTRESET_Pos)               </span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">/* SCB System Control Register Definitions */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">  351</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">  352</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">  354</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  355</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">  357</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">  358</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">/* SCB Configuration Control Register Definitions */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">  361</a></span><span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">  362</a></span><span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  364</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  365</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac8d512998bb8cd9333fb7627ddf59bba">  367</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabb9aeac71b3abd8586d0297070f61dcb">  368</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">  370</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">  371</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga789e41f45f59a8cd455fd59fa7652e5e">  373</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4cf59b6343ca962c80e1885710da90aa">  374</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab4615f7deb07386350365b10240a3c83">  376</a></span><span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">  377</a></span><span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL &lt;&lt; SCB_CCR_NONBASETHRDENA_Pos)            </span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae71949507636fda388ec11d5c2d30b52">  380</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056fb6be590857bbc029bed48b21dd79">  381</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  383</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  384</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga685b4564a8760b4506f14ec4307b7251">  386</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">  387</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  389</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">  390</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa22551e24a72b65f1e817f7ab462203b">  392</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga677c23749c4d348f30fb471d1223e783">  393</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  395</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  396</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  398</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga122b4f732732010895e438803a29d3cc">  399</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec9ca3b1213c49e2442373445e1697de">  401</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafef530088dc6d6bfc9f1893d52853684">  402</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  404</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae0e837241a515d4cbadaaae1faa8e039">  405</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8b71cf4c61803752a41c96deb00d26af">  407</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  408</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga977f5176be2bc8b123873861b38bc02f">  410</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga634c0f69a233475289023ae5cb158fdf">  411</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae06f54f5081f01ed3f6824e451ad3656">  413</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab3166103b5a5f7931d0df90949c47dfe">  414</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  416</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  417</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">  419</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9147fd4e1b12394ae26eadf900a023a3">  420</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">  423</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga565807b1a3f31891f1f967d0fa30d03f">  424</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  426</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  427</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga91f41491cec5b5acca3fbc94efbd799e">  429</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad46716159a3808c9e7da22067d6bec98">  430</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_MEMFAULTSR_Pos)            </span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/* SCB Hard Fault Status Registers Definitions */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  433</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gababd60e94756bb33929d5e6f25d8dba3">  434</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab361e54183a378474cb419ae2a55d6f4">  436</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6560d97ed043bc01152a7247bafa3157">  437</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77993da8de35adea7bda6a4475f036ab">  439</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaac5e289211d0a63fe879a9691cb9e1a9">  440</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga13f502fb5ac673df9c287488c40b0c1d">  443</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  444</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad02d3eaf062ac184c18a7889c9b6de57">  446</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacbb931575c07b324ec793775b7c44d05">  447</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaccf82364c6d0ed7206f1084277b7cc61">  449</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3f7384b8a761704655fd45396a305663">  450</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf28fdce48655f0dcefb383aebf26b050">  452</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga609edf8f50bc49adb51ae28bcecefe1f">  453</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaef4ec28427f9f88ac70a13ae4e541378">  455</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga200bcf918d57443b5e29e8ce552e4bdf">  456</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL &lt;&lt; SCB_DFSR_HALTED_Pos)                   </span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html">  469</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>{</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf2ad94ac83e5d40fc6e34884bc1bec5f">  471</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf2ad94ac83e5d40fc6e34884bc1bec5f">CTRL</a>;                    </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae7bc9d3eac1147f3bba8d73a8395644f">  472</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae7bc9d3eac1147f3bba8d73a8395644f">LOAD</a>;                    </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0997ff20f11817f8246e8f0edac6f4e4">  473</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga0997ff20f11817f8246e8f0edac6f4e4">VAL</a>;                     </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9c9eda0ea6f6a7c904d2d75a6963e238">  474</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga9c9eda0ea6f6a7c904d2d75a6963e238">CALIB</a>;                   </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>} <a class="code hl_struct" href="struct_sys_tick___type.html">SysTick_Type</a>;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">  478</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">  479</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">  481</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">  482</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  484</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">  485</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">  487</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">  488</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">/* SysTick Reload Register Definitions */</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">  491</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">  492</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">/* SysTick Current Register Definitions */</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">  495</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">  496</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">/* SysTick Calibration Register Definitions */</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  499</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  500</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">  502</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">  503</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">  505</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">  506</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html">  519</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>{</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  <span class="keyword">union  </span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  {</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gabea77b06775d325e5f6f46203f582433">  523</a></span>    <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t    <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gabea77b06775d325e5f6f46203f582433">u8</a>;                  </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga12aa4eb4d9dcb589a5d953c836f4e8f4">  524</a></span>    <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t   <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12aa4eb4d9dcb589a5d953c836f4e8f4">u16</a>;                 </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6882fa5af67ef5c5dfb433b3b68939df">  525</a></span>    <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t   <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6882fa5af67ef5c5dfb433b3b68939df">u32</a>;                 </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad9f8d413a216e7b9a24596ab1071deb0">  526</a></span>  }  PORT [32];                          </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2c5ae30385b5f370d023468ea9914c0e">  527</a></span>       uint32_t RESERVED0[864];                                 </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga91a040e1b162e1128ac1e852b4a0e589">  528</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga91a040e1b162e1128ac1e852b4a0e589">TER</a>;                     </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gafffce5b93bbfedbaee85357d0b07ebce">  529</a></span>       uint32_t RESERVED1[15];                                  </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga93b480aac6da620bbb611212186d47fa">  530</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga93b480aac6da620bbb611212186d47fa">TPR</a>;                     </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf56b2f07bc6b42cd3e4d17e1b27cff7b">  531</a></span>       uint32_t RESERVED2[15];                                  </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga58f169e1aa40a9b8afb6296677c3bb45">  532</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga58f169e1aa40a9b8afb6296677c3bb45">TCR</a>;                     </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab7708f0bcbbe9987cceadc4748c7e6b7">  533</a></span>       uint32_t RESERVED3[29];                                  </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf53499fc94cda629afb2fec858d2ad1c">  534</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf53499fc94cda629afb2fec858d2ad1c">IWR</a>;                     </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae43a66174b8ab182ff595e5f5da9f235">  535</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae43a66174b8ab182ff595e5f5da9f235">IRR</a>;                     </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab2e87d8bb0e3ce9b8e0e4a6a6695228a">  536</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gab2e87d8bb0e3ce9b8e0e4a6a6695228a">IMCR</a>;                    </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga45ad0b376a0a0f2ade55bbb7daf64ff2">  537</a></span>       uint32_t RESERVED4[43];                                  </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga33025af19748bd3ca5cf9d6b14150001">  538</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga33025af19748bd3ca5cf9d6b14150001">LAR</a>;                     </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga56f607260c4175c5f37a28e47ab3d1e5">  539</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga56f607260c4175c5f37a28e47ab3d1e5">LSR</a>;                     </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7f70161bc2441d430b5c9d55aa7b7b5e">  540</a></span>       uint32_t RESERVED5[6];                                   </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaccfc7de00b0eaba0301e8f4553f70512">  541</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaccfc7de00b0eaba0301e8f4553f70512">PID4</a>;                    </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9353055ceb7024e07d59248e54502cb9">  542</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga9353055ceb7024e07d59248e54502cb9">PID5</a>;                    </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga755c0ec919e7dbb5f7ff05c8b56a3383">  543</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga755c0ec919e7dbb5f7ff05c8b56a3383">PID6</a>;                    </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa31ca6bb4b749201321b23d0dbbe0704">  544</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa31ca6bb4b749201321b23d0dbbe0704">PID7</a>;                    </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab69ade751350a7758affdfe396517535">  545</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gab69ade751350a7758affdfe396517535">PID0</a>;                    </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga30e87ec6f93ecc9fe4f135ca8b068990">  546</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga30e87ec6f93ecc9fe4f135ca8b068990">PID1</a>;                    </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae139d2e588bb382573ffcce3625a88cd">  547</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae139d2e588bb382573ffcce3625a88cd">PID2</a>;                    </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf006ee26c7e61c9a3712a80ac74a6cf3">  548</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf006ee26c7e61c9a3712a80ac74a6cf3">PID3</a>;                    </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga413f3bb0a15222e5f38fca4baeef14f6">  549</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga413f3bb0a15222e5f38fca4baeef14f6">CID0</a>;                    </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5f7d524b71f49e444ff0d1d52b3c3565">  550</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga5f7d524b71f49e444ff0d1d52b3c3565">CID1</a>;                    </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gadee4ccce1429db8b5db3809c4539f876">  551</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gadee4ccce1429db8b5db3809c4539f876">CID2</a>;                    </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0e7aa199619cc7ac6baddff9600aa52e">  552</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga0e7aa199619cc7ac6baddff9600aa52e">CID3</a>;                    </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>} <a class="code hl_struct" href="struct_i_t_m___type.html">ITM_Type</a>;                                                </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">/* ITM Trace Privilege Register Definitions */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8">  556</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                             </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b">  557</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL &lt;&lt; ITM_TPR_PRIVMASK_Pos)                </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">/* ITM Trace Control Register Definitions */</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484">  560</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                             </span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f">  561</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gad5a179af7ad1f2b8958e50907186529b">  563</a></span><span class="preprocessor">#define ITM_TCR_ATBID_Pos                  16                                             </span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga491d8bddbe6c0523ff10ef6d2846f0f2">  564</a></span><span class="preprocessor">#define ITM_TCR_ATBID_Msk                  (0x7FUL &lt;&lt; ITM_TCR_ATBID_Pos)                  </span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gad7bc9ee1732032c6e0de035f0978e473">  566</a></span><span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                             </span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">  567</a></span><span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5">  569</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                             </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a">  570</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e">  572</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3                                             </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70">  573</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e">  575</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                             </span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb">  576</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1">  578</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                             </span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65">  579</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d">  581</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                             </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">  582</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL &lt;&lt; ITM_TCR_ITMENA_Pos)                    </span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">/* ITM Integration Write Register Definitions */</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga04d3f842ad48f6a9127b4cecc963e1d7">  585</a></span><span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0                                             </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga67b969f8f04ed15886727788f0e2ffd7">  586</a></span><span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL &lt;&lt; ITM_IWR_ATVALIDM_Pos)                  </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">/* ITM Integration Read Register Definitions */</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga259edfd1d2e877a62e06d7a240df97f4">  589</a></span><span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0                                             </span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga3dbc3e15f5bde2669cd8121a1fe419b9">  590</a></span><span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL &lt;&lt; ITM_IRR_ATREADYM_Pos)                  </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">/* ITM Integration Mode Control Register Definitions */</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga08de02bf32caf48aaa29f7c68ff5d755">  593</a></span><span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0                                             </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga8838bd3dd04c1a6be97cd946364a3fd2">  594</a></span><span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL &lt;&lt; ITM_IMCR_INTEGRATION_Pos)              </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">/* ITM Lock Status Register Definitions */</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gabfae3e570edc8759597311ed6dfb478e">  597</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2                                             </span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4">  598</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0">  600</a></span><span class="preprocessor">#define ITM_LSR_Access_Pos                  1                                             </span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac8ae69f11c0311da226c0c8ec40b3d37">  601</a></span><span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d">  603</a></span><span class="preprocessor">#define ITM_LSR_Present_Pos                 0                                             </span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa5bc2a7f5f1d69ff819531f5508bb017">  604</a></span><span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL &lt;&lt; ITM_LSR_Present_Pos)                    </span><span class="comment">/* end of group CMSIS_ITM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="struct_interrupt_type___type.html">  617</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>{</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae0d588643b0488fce4c0a90b85edf362">  619</a></span>       uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae0d588643b0488fce4c0a90b85edf362">RESERVED0</a>;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2b10f6d37363a6b798ac97f4c4db1e63">  620</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2b10f6d37363a6b798ac97f4c4db1e63">ICTR</a>;                    </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">#if ((defined __CM3_REV) &amp;&amp; (__CM3_REV &gt;= 0x200))</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACTLR;                   </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga45933eb981309d50f943ec3af67f17be">  624</a></span>       uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga45933eb981309d50f943ec3af67f17be">RESERVED1</a>;</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>} <a class="code hl_struct" href="struct_interrupt_type___type.html">InterruptType_Type</a>;</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">/* Interrupt Controller Type Register Definitions */</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#gac80eaf3ce321fd9fb771e0fe260468a5">  629</a></span><span class="preprocessor">#define IntType_ICTR_INTLINESNUM_Pos  0                                                   </span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#gaaf30c82ebbf75953fd79f7f4d3696de5">  630</a></span><span class="preprocessor">#define IntType_ICTR_INTLINESNUM_Msk (0x1FUL &lt;&lt; IntType_ICTR_INTLINESNUM_Pos)             </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">/* Auxiliary Control Register Definitions */</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#ga61853c19f3d459914636a4759a1f5306">  633</a></span><span class="preprocessor">#define IntType_ACTLR_DISFOLD_Pos     2                                                   </span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#ga3bb958e0f68490877855c70e62d8e702">  634</a></span><span class="preprocessor">#define IntType_ACTLR_DISFOLD_Msk    (1UL &lt;&lt; IntType_ACTLR_DISFOLD_Pos)                   </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#ga90ae62a7e3054888c8e7d1afefe460db">  636</a></span><span class="preprocessor">#define IntType_ACTLR_DISDEFWBUF_Pos  1                                                   </span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#gac0561eea2ad495bc26e4e20f5dce4661">  637</a></span><span class="preprocessor">#define IntType_ACTLR_DISDEFWBUF_Msk (1UL &lt;&lt; IntType_ACTLR_DISDEFWBUF_Pos)                </span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#ga9bd2979a493e068877d01e2b0e738095">  639</a></span><span class="preprocessor">#define IntType_ACTLR_DISMCYCINT_Pos  0                                                   </span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#ga40ea4dcfac1858ccc29b7c628658e0b8">  640</a></span><span class="preprocessor">#define IntType_ACTLR_DISMCYCINT_Msk (1UL &lt;&lt; IntType_ACTLR_DISMCYCINT_Pos)                 </span><span class="comment">/* end of group CMSIS_InterruptType */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">#if (__MPU_PRESENT == 1)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>{</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TYPE;                    </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNR;                     </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR;                    </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR;                    </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A1;                 </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A1;                 </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A2;                 </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A2;                 </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A3;                 </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A3;                 </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>} MPU_Type;                                                </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">/* MPU Type Register */</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL &lt;&lt; MPU_TYPE_SEPARATE_Pos)                 </span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">/* MPU Control Register */</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL &lt;&lt; MPU_CTRL_ENABLE_Pos)                   </span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">/* MPU Region Number Register */</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL &lt;&lt; MPU_RNR_REGION_Pos)                 </span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">/* MPU Region Base Address Register */</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL &lt;&lt; MPU_RBAR_REGION_Pos)                 </span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">/* MPU Region Attribute and Size Register */</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">#define MPU_RASR_AP_Msk                    (7UL &lt;&lt; MPU_RASR_AP_Pos)                       </span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="preprocessor">#define MPU_RASR_TEX_Msk                   (7UL &lt;&lt; MPU_RASR_TEX_Pos)                      </span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">#define MPU_RASR_ENA_Pos                     0                                            </span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">#define MPU_RASR_ENA_Msk                    (0x1UL &lt;&lt; MPU_RASR_ENA_Pos)                   </span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span> </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html">  743</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>{</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga25c14c022c73a725a1736e903431095d">  745</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga25c14c022c73a725a1736e903431095d">DHCSR</a>;                   </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gafefa84bce7497652353a1b76d405d983">  746</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gafefa84bce7497652353a1b76d405d983">DCRSR</a>;                   </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab8f4bb076402b61f7be6308075a789c9">  747</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gab8f4bb076402b61f7be6308075a789c9">DCRDR</a>;                   </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5cdd51dbe3ebb7041880714430edd52d">  748</a></span>  <a class="code hl_define" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga5cdd51dbe3ebb7041880714430edd52d">DEMCR</a>;                   </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>} <a class="code hl_struct" href="struct_core_debug___type.html">CoreDebug_Type</a>;</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span> </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">/* Debug Halting Control and Status Register */</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac91280edd0ce932665cf75a23d11d842">  752</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1ce997cee15edaafe4aed77751816ffc">  753</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6f934c5427ea057394268e541fa97753">  755</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac474394bcceb31a8e09566c90b3f8922">  756</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2328118f8b3574c871a53605eb17e730">  758</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6">  759</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2900dd56a988a4ed27ad664d5642807e">  761</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga7b67e4506d7f464ef5dafd6219739756">  762</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga349ccea33accc705595624c2d334fbcb">  764</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga98d51538e645c2c1a422279cd85a0a25">  765</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga760a9a0d7f39951dc3f07d01f1f64772">  767</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9f881ade3151a73bc5b02b73fe6473ca">  768</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga20a71871ca8768019c51168c70c3f41d">  770</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac4cd6f3178de48f473d8903e8c847c07">  771</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga85747214e2656df6b05ec72e4d22bd6d">  773</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga53aa99b2e39a67622f3b9973e079c2b4">  774</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga0d2907400eb948a4ea3886ca083ec8e3">  776</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31">  777</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae1fc39e80de54c0339cbb1b298a9f0f9">  779</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6bda72fbd32cc5734ff3542170dc00d">  780</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaddf1d43f8857e4efc3dc4e6b15509692">  782</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f">  783</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab557abb5b172b74d2cf44efb9d824e4e">  785</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab815c741a4fc2a61988cd2fb7594210b">  786</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL &lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos)         </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">/* Debug Core Register Selector Register */</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a">  789</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5">  790</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga52182c8a9f63a52470244c0bc2064f7b">  792</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga17cafbd72b55030219ce5609baa7c01d">  793</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL &lt;&lt; CoreDebug_DCRSR_REGSEL_Pos)         </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">/* Debug Exception and Monitor Control Register */</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6ff2102b98f86540224819a1b767ba39">  796</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834">  797</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga341020a3b7450416d72544eaf8e57a64">  799</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6384cbe8045051186d13ef9cdeace95">  800</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9ae10710684e14a1a534e785ef390e1b">  802</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2ded814556de96fc369de7ae9a7ceb98">  803</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1e2f706a59e0d8131279af1c7e152f8d">  805</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga68ec55930269fab78e733dcfa32392f8">  806</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga802829678f6871863ae9ecf60a10425c">  808</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac2b46b9b65bf8d23027f255fc9641977">  809</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaed9f42053031a9a30cd8054623304c0a">  811</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga803fc98c5bb85f10f0347b23794847d1">  812</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga22079a6e436f23b90308be97e19cf07e">  814</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad6815d8e3df302d2f0ff2c2c734ed29a">  815</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933">  817</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b">  818</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac">  820</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaa38b947d77672c48bba1280c0a642e19">  821</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga10fc7c53bca904c128bc8e1a03072d50">  823</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2f98b461d19746ab2febfddebb73da6f">  824</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac9d13eb2add61f610d5ced1f7ad2adf8">  826</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga03ee58b1b02fdbf21612809034562f1c">  827</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga444454f7c7748e76cd76c3809c887c41">  829</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad420a9b60620584faaca6289e83d3a87">  830</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9fcf09666f7063a7303117aa32a85d5a">  832</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga906476e53c1e1487c30f3a1181df9e30">  833</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL &lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos)      </span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment">/* Memory mapping of Cortex-M3 Hardware */</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#ga3c14ed93192c8d9143322bbf77ebf770">  843</a></span><span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gadd76251e412a195ec0a8f47227a8359e">  844</a></span><span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#ga680604dbcda9e9b31a1639fcffe5230b">  845</a></span><span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#ga58effaac0b93006b756d33209e814646">  846</a></span><span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gaa0288691785a5f868238e0468b39523d">  847</a></span><span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">  848</a></span><span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#ga164238adbad56f07c7dd4e912af748dd">  850</a></span><span class="preprocessor">#define InterruptType       ((InterruptType_Type *) SCS_BASE)         </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">  851</a></span><span class="preprocessor">#define SCB                 ((SCB_Type *)           SCB_BASE)         </span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">  852</a></span><span class="preprocessor">#define SysTick             ((SysTick_Type *)       SysTick_BASE)     </span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">  853</a></span><span class="preprocessor">#define NVIC                ((NVIC_Type *)          NVIC_BASE)        </span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">  854</a></span><span class="preprocessor">#define ITM                 ((ITM_Type *)           ITM_BASE)         </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gab6e30a2b802d9021619dbb0be7f5d63d">  855</a></span><span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">#if (__MPU_PRESENT == 1)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="preprocessor">  #define MPU               ((MPU_Type*)            MPU_BASE)         </span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>{</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  uint32_t reg_value;</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);                         <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>  </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  reg_value  =  <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  reg_value &amp;= ~(<a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>);             <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  reg_value  =  (reg_value                       |</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>                (0x5FA &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) | </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>                (PriorityGroupTmp &lt;&lt; 8));                                     <span class="comment">/* Insert write key and priorty group */</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>}</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span> </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span> </div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriorityGrouping(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>{</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>);   <span class="comment">/* read priority grouping field */</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>}</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span> </div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_EnableIRQ(<a class="code hl_typedef" href="_a_r_m_c_m3_8h.html#a4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>{</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[((uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* enable interrupt */</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>}</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span> </div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span> </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DisableIRQ(<a class="code hl_typedef" href="_a_r_m_c_m3_8h.html#a4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>{</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[((uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* disable interrupt */</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>}</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="keyword">static</span> __INLINE uint32_t NVIC_GetPendingIRQ(<a class="code hl_typedef" href="_a_r_m_c_m3_8h.html#a4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>{</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  <span class="keywordflow">return</span>((uint32_t) ((<a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if pending else 0 */</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>}</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPendingIRQ(<a class="code hl_typedef" href="_a_r_m_c_m3_8h.html#a4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>{</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[((uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* set interrupt pending */</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>}</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span> </div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_ClearPendingIRQ(<a class="code hl_typedef" href="_a_r_m_c_m3_8h.html#a4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>{</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[((uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* Clear pending interrupt */</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>}</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span> </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="keyword">static</span> __INLINE uint32_t NVIC_GetActive(<a class="code hl_typedef" href="_a_r_m_c_m3_8h.html#a4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>{</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>  <span class="keywordflow">return</span>((uint32_t)((<a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if active else 0 */</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>}</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span> </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriority(<a class="code hl_typedef" href="_a_r_m_c_m3_8h.html#a4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>, uint32_t priority)</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>{</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  <span class="keywordflow">if</span>(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a> &lt; 0) {</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xF)-4] = ((priority &lt;&lt; (8 - <a class="code hl_define" href="_a_r_m_c_m3_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff); } <span class="comment">/* set Priority for Cortex-M  System Interrupts */</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)] = ((priority &lt;&lt; (8 - <a class="code hl_define" href="_a_r_m_c_m3_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff);    }        <span class="comment">/* set Priority for device specific Interrupts  */</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>}</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span> </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span> </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriority(<a class="code hl_typedef" href="_a_r_m_c_m3_8h.html#a4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>{</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span> </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  <span class="keywordflow">if</span>(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a> &lt; 0) {</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>    <span class="keywordflow">return</span>((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xF)-4] &gt;&gt; (8 - <a class="code hl_define" href="_a_r_m_c_m3_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for Cortex-M  system interrupts */</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>  <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>    <span class="keywordflow">return</span>((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(<a class="code hl_enumeration" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)]           &gt;&gt; (8 - <a class="code hl_define" href="_a_r_m_c_m3_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for device specific interrupts  */</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>}</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="keyword">static</span> __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>{</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span> </div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>  PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code hl_define" href="_a_r_m_c_m3_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code hl_define" href="_a_r_m_c_m3_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>  SubPriorityBits     = ((PriorityGroupTmp + <a class="code hl_define" href="_a_r_m_c_m3_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code hl_define" href="_a_r_m_c_m3_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span> </div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>  <span class="keywordflow">return</span> (</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>           ((PreemptPriority &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>           ((SubPriority     &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1)))</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>         );</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>}</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span> </div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span> </div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>{</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span> </div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>  PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code hl_define" href="_a_r_m_c_m3_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code hl_define" href="_a_r_m_c_m3_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>  SubPriorityBits     = ((PriorityGroupTmp + <a class="code hl_define" href="_a_r_m_c_m3_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code hl_define" href="_a_r_m_c_m3_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>  </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1);</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  *pSubPriority     = (Priority                   ) &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1);</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>}</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span> </div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SystemReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>{</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>  __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment">                                                                  buffered write are completed before reset */</span>              </div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FA &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)      | </div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>                 (<a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) | </div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>                 <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);                   <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span>              </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <span class="keywordflow">while</span>(1);                                                    <span class="comment">/* wait until reset */</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>}</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span> </div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span> </div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="keyword">static</span> __INLINE uint32_t SysTick_Config(uint32_t ticks)</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>{ </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>  <span class="keywordflow">if</span> (ticks &gt; <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)  <span class="keywordflow">return</span> (1);            <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>                                                               </div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (ticks &amp; <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) - 1;      <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>  NVIC_SetPriority (<a class="code hl_enumvalue" href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1&lt;&lt;<a class="code hl_define" href="_a_r_m_c_m3_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1);  <span class="comment">/* set Priority for Cortex-M0 System Interrupts */</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> | </div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>                   <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   | </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>                   <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>}</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span> </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code hl_variable" href="group___c_m_s_i_s__core__register.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                    </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 1164</a></span><span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="keyword">static</span> __INLINE uint32_t ITM_SendChar (uint32_t ch)</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>{</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>  <span class="keywordflow">if</span> ((<a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</a>-&gt;DEMCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</a>)  &amp;&amp;      <span class="comment">/* Trace enabled */</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>      (<a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>)                  &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>      (<a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; (1UL &lt;&lt; 0)        )                    )     <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>  {</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>    <span class="keywordflow">while</span> (<a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u32 == 0);</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u8 = (uint8_t) ch;</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>  }  </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>}</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span> </div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span> </div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="keyword">static</span> __INLINE int32_t ITM_ReceiveChar (<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span> </div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group___c_m_s_i_s__core__register.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>    ch = <a class="code hl_variable" href="group___c_m_s_i_s__core__register.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    <a class="code hl_variable" href="group___c_m_s_i_s__core__register.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>  }</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>  </div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>  <span class="keywordflow">return</span> (ch); </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>}</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span> </div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span> </div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="keyword">static</span> __INLINE int32_t ITM_CheckChar (<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span> </div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group___c_m_s_i_s__core__register.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code hl_define" href="group___c_m_s_i_s__core__register.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>    <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>    <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>  }</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>}</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span> </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span> </div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span> </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>}</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span> </div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment">/*lint -restore */</span></div>
<div class="ttc" id="a_a_r_m_c_m3_8h_html_a4a0206df9604302e0741c1aa4ca1ded3"><div class="ttname"><a href="_a_r_m_c_m3_8h.html#a4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="a_a_r_m_c_m3_8h_html_a666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> <a href="_a_r_m_c_m3_8h_source.html#l00035">ARMCM3.h:36</a></div></div>
<div class="ttc" id="a_a_r_m_c_m3_8h_html_a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="_a_r_m_c_m3_8h.html#a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="_a_r_m_c_m3_8h_source.html#l00046">ARMCM3.h:46</a></div></div>
<div class="ttc" id="a_a_r_m_c_m3_8h_html_ae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="_a_r_m_c_m3_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> <a href="_a_r_m_c_m3_8h_source.html#l00061">ARMCM3.h:61</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core_debug_html_ga5e99652c1df93b441257389f49407834"><div class="ttname"><a href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</a></div><div class="ttdeci">#define CoreDebug_DEMCR_TRCENA_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00797">core_cm3.h:797</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___i_t_m_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00582">core_cm3.h:582</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00339">core_cm3.h:339</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00330">core_cm3.h:330</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00329">core_cm3.h:329</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00342">core_cm3.h:342</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00338">core_cm3.h:338</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00488">core_cm3.h:488</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00492">core_cm3.h:492</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00485">core_cm3.h:485</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00482">core_cm3.h:482</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga0997ff20f11817f8246e8f0edac6f4e4"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga0997ff20f11817f8246e8f0edac6f4e4">SysTick_Type::VAL</a></div><div class="ttdeci">__IO uint32_t VAL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00473">core_cm3.h:473</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga0b0d7f3131da89c659a2580249432749"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga0b0d7f3131da89c659a2580249432749">NVIC_Type::STIR</a></div><div class="ttdeci">__O uint32_t STIR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00240">core_cm3.h:240</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga0e7aa199619cc7ac6baddff9600aa52e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga0e7aa199619cc7ac6baddff9600aa52e">ITM_Type::CID3</a></div><div class="ttdeci">__I uint32_t CID3</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00552">core_cm3.h:552</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga0faf96f964931cadfb71cfa54e051f6f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga0faf96f964931cadfb71cfa54e051f6f">SCB_Type::VTOR</a></div><div class="ttdeci">__IO uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00258">core_cm3.h:258</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga12aa4eb4d9dcb589a5d953c836f4e8f4"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga12aa4eb4d9dcb589a5d953c836f4e8f4">ITM_Type::u16</a></div><div class="ttdeci">__O uint16_t u16</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00524">core_cm3.h:524</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga1a47176768f45f79076c4f5b1b534bc2"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga1a47176768f45f79076c4f5b1b534bc2">xPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00197">core_cm3.h:197</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga1e5d9801013d5146f2e02d9b7b3da562"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00194">core_cm3.h:194</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga22d10913489d24ab08bd83457daa88de"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga22d10913489d24ab08bd83457daa88de">APSR_Type::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00152">core_cm3.h:152</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga25c14c022c73a725a1736e903431095d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga25c14c022c73a725a1736e903431095d">CoreDebug_Type::DHCSR</a></div><div class="ttdeci">__IO uint32_t DHCSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00745">core_cm3.h:745</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2b10f6d37363a6b798ac97f4c4db1e63"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2b10f6d37363a6b798ac97f4c4db1e63">InterruptType_Type::ICTR</a></div><div class="ttdeci">__I uint32_t ICTR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00620">core_cm3.h:620</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2db9a52f6d42809627d1a7a607c5dbc5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00195">core_cm3.h:195</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2f94bf549b16fdeb172352e22309e3c4"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2f94bf549b16fdeb172352e22309e3c4">SCB_Type::CFSR</a></div><div class="ttdeci">__IO uint32_t CFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00264">core_cm3.h:264</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga30e87ec6f93ecc9fe4f135ca8b068990"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga30e87ec6f93ecc9fe4f135ca8b068990">ITM_Type::PID1</a></div><div class="ttdeci">__I uint32_t PID1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00546">core_cm3.h:546</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga31f79afe86c949c9862e7d5fce077c3a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga31f79afe86c949c9862e7d5fce077c3a">SCB_Type::BFAR</a></div><div class="ttdeci">__IO uint32_t BFAR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00268">core_cm3.h:268</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3200966922a194d84425e2807a7f1328"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3200966922a194d84425e2807a7f1328">xPSR_Type::IT</a></div><div class="ttdeci">uint32_t IT</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00190">core_cm3.h:190</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga33025af19748bd3ca5cf9d6b14150001"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga33025af19748bd3ca5cf9d6b14150001">ITM_Type::LAR</a></div><div class="ttdeci">__IO uint32_t LAR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00538">core_cm3.h:538</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga35c1732cf153b7b5c4bd321cf1de9605"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga35c1732cf153b7b5c4bd321cf1de9605">CONTROL_Type::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00207">core_cm3.h:207</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3b04d58738b66a28ff13f23d8b0ba7e5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00155">core_cm3.h:155</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3e66570ab689d28aebefa7e84e85dc4a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3e66570ab689d28aebefa7e84e85dc4a">SCB_Type::ICSR</a></div><div class="ttdeci">__IO uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00257">core_cm3.h:257</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3e9120dcf1a829fc8d2302b4d0673970"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00181">core_cm3.h:181</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga40213a6b5620410cac83b0d89564609d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00193">core_cm3.h:193</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga413f3bb0a15222e5f38fca4baeef14f6"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga413f3bb0a15222e5f38fca4baeef14f6">ITM_Type::CID0</a></div><div class="ttdeci">__I uint32_t CID0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00549">core_cm3.h:549</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga45933eb981309d50f943ec3af67f17be"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga45933eb981309d50f943ec3af67f17be">InterruptType_Type::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00624">core_cm3.h:624</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga4adca999d3a0bc1ae682d73ea7cfa879"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">IPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00171">core_cm3.h:171</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga56f607260c4175c5f37a28e47ab3d1e5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga56f607260c4175c5f37a28e47ab3d1e5">ITM_Type::LSR</a></div><div class="ttdeci">__IO uint32_t LSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00539">core_cm3.h:539</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga586a5225467262b378c0f231ccc77f86"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga586a5225467262b378c0f231ccc77f86">SCB_Type::DFR</a></div><div class="ttdeci">__I uint32_t DFR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00271">core_cm3.h:271</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga58f169e1aa40a9b8afb6296677c3bb45"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga58f169e1aa40a9b8afb6296677c3bb45">ITM_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00532">core_cm3.h:532</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga5cdd51dbe3ebb7041880714430edd52d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga5cdd51dbe3ebb7041880714430edd52d">CoreDebug_Type::DEMCR</a></div><div class="ttdeci">__IO uint32_t DEMCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00748">core_cm3.h:748</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga5f7d524b71f49e444ff0d1d52b3c3565"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga5f7d524b71f49e444ff0d1d52b3c3565">ITM_Type::CID1</a></div><div class="ttdeci">__I uint32_t CID1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00550">core_cm3.h:550</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6882fa5af67ef5c5dfb433b3b68939df"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6882fa5af67ef5c5dfb433b3b68939df">ITM_Type::u32</a></div><div class="ttdeci">__O uint32_t u32</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00525">core_cm3.h:525</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6b642cca3d96da660b1198c133ca2a1f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6b642cca3d96da660b1198c133ca2a1f">CONTROL_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00212">core_cm3.h:212</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6d273c6b90bad15c91dfbbad0f6e92d8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6d273c6b90bad15c91dfbbad0f6e92d8">SCB_Type::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00261">core_cm3.h:261</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6ed3c9064013343ea9fd0a73a734f29d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6ed3c9064013343ea9fd0a73a734f29d">SCB_Type::AIRCR</a></div><div class="ttdeci">__IO uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00259">core_cm3.h:259</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga755c0ec919e7dbb5f7ff05c8b56a3383"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga755c0ec919e7dbb5f7ff05c8b56a3383">ITM_Type::PID6</a></div><div class="ttdeci">__I uint32_t PID6</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00543">core_cm3.h:543</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga7bed53391da4f66d8a2a236a839d4c3d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga7bed53391da4f66d8a2a236a839d4c3d">SCB_Type::HFSR</a></div><div class="ttdeci">__IO uint32_t HFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00265">core_cm3.h:265</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga7e7bbba9b00b0bb3283dc07f1abe37e0"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00156">core_cm3.h:156</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga7eed9fe24ae8d354cd76ae1c1110a658"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00189">core_cm3.h:189</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga8004d224aacb78ca37774c35f9156e7e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00153">core_cm3.h:153</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga86e2c5b891ecef1ab55b1edac0da79a6"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00154">core_cm3.h:154</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga8cc085fea1c50a8bd9adea63931ee8e2"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00208">core_cm3.h:208</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga91a040e1b162e1128ac1e852b4a0e589"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga91a040e1b162e1128ac1e852b4a0e589">ITM_Type::TER</a></div><div class="ttdeci">__IO uint32_t TER</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00528">core_cm3.h:528</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga9353055ceb7024e07d59248e54502cb9"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga9353055ceb7024e07d59248e54502cb9">ITM_Type::PID5</a></div><div class="ttdeci">__I uint32_t PID5</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00542">core_cm3.h:542</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga93b480aac6da620bbb611212186d47fa"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga93b480aac6da620bbb611212186d47fa">ITM_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00530">core_cm3.h:530</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga9c9eda0ea6f6a7c904d2d75a6963e238"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga9c9eda0ea6f6a7c904d2d75a6963e238">SysTick_Type::CALIB</a></div><div class="ttdeci">__I uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00474">core_cm3.h:474</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa31ca6bb4b749201321b23d0dbbe0704"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa31ca6bb4b749201321b23d0dbbe0704">ITM_Type::PID7</a></div><div class="ttdeci">__I uint32_t PID7</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00544">core_cm3.h:544</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaaedf846e435ed05c68784b40d3db2bf2"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaaedf846e435ed05c68784b40d3db2bf2">SCB_Type::ADR</a></div><div class="ttdeci">__I uint32_t ADR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00272">core_cm3.h:272</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gab2e87d8bb0e3ce9b8e0e4a6a6695228a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gab2e87d8bb0e3ce9b8e0e4a6a6695228a">ITM_Type::IMCR</a></div><div class="ttdeci">__IO uint32_t IMCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00536">core_cm3.h:536</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00168">core_cm3.h:168</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gab69ade751350a7758affdfe396517535"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gab69ade751350a7758affdfe396517535">ITM_Type::PID0</a></div><div class="ttdeci">__I uint32_t PID0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00545">core_cm3.h:545</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gab8f4bb076402b61f7be6308075a789c9"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gab8f4bb076402b61f7be6308075a789c9">CoreDebug_Type::DCRDR</a></div><div class="ttdeci">__IO uint32_t DCRDR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00747">core_cm3.h:747</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gabea77b06775d325e5f6f46203f582433"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gabea77b06775d325e5f6f46203f582433">ITM_Type::u8</a></div><div class="ttdeci">__O uint8_t u8</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00523">core_cm3.h:523</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gabfad14e7b4534d73d329819625d77a16"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gabfad14e7b4534d73d329819625d77a16">SCB_Type::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00260">core_cm3.h:260</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac49b24b3f222508464f111772f2c44dd"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac49b24b3f222508464f111772f2c44dd">SCB_Type::MMFAR</a></div><div class="ttdeci">__IO uint32_t MMFAR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00267">core_cm3.h:267</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac62cfff08e6f055e0101785bad7094cd"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac62cfff08e6f055e0101785bad7094cd">CONTROL_Type::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00209">core_cm3.h:209</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaccfc7de00b0eaba0301e8f4553f70512"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaccfc7de00b0eaba0301e8f4553f70512">ITM_Type::PID4</a></div><div class="ttdeci">__I uint32_t PID4</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00541">core_cm3.h:541</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad2eb0a06de4f03f58874a727716aa9aa"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00169">core_cm3.h:169</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad7d61d9525fa9162579c3da0b87bff8d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad7d61d9525fa9162579c3da0b87bff8d">SCB_Type::DFSR</a></div><div class="ttdeci">__IO uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00266">core_cm3.h:266</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gadd7cbd2b0abd8954d62cd7831796ac7c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">xPSR_Type::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00191">core_cm3.h:191</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gadee4ccce1429db8b5db3809c4539f876"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gadee4ccce1429db8b5db3809c4539f876">ITM_Type::CID2</a></div><div class="ttdeci">__I uint32_t CID2</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00551">core_cm3.h:551</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae0d588643b0488fce4c0a90b85edf362"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae0d588643b0488fce4c0a90b85edf362">InterruptType_Type::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00619">core_cm3.h:619</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae139d2e588bb382573ffcce3625a88cd"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae139d2e588bb382573ffcce3625a88cd">ITM_Type::PID2</a></div><div class="ttdeci">__I uint32_t PID2</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00547">core_cm3.h:547</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae43a66174b8ab182ff595e5f5da9f235"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae43a66174b8ab182ff595e5f5da9f235">ITM_Type::IRR</a></div><div class="ttdeci">__IO uint32_t IRR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00535">core_cm3.h:535</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae4c2ef8c9430d7b7bef5cbfbbaed3a94"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">APSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00158">core_cm3.h:158</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae7bc9d3eac1147f3bba8d73a8395644f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae7bc9d3eac1147f3bba8d73a8395644f">SysTick_Type::LOAD</a></div><div class="ttdeci">__IO uint32_t LOAD</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00472">core_cm3.h:472</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae9891a59abbe51b0b2067ca507ca212f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae9891a59abbe51b0b2067ca507ca212f">SCB_Type::SHCSR</a></div><div class="ttdeci">__IO uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00263">core_cm3.h:263</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaeb77053c84f49c261ab5b8374e8958ef"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaeb77053c84f49c261ab5b8374e8958ef">SCB_Type::AFSR</a></div><div class="ttdeci">__IO uint32_t AFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00269">core_cm3.h:269</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf006ee26c7e61c9a3712a80ac74a6cf3"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf006ee26c7e61c9a3712a80ac74a6cf3">ITM_Type::PID3</a></div><div class="ttdeci">__I uint32_t PID3</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00548">core_cm3.h:548</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf14df16ea0690070c45b95f2116b7a0a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00192">core_cm3.h:192</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf2ad94ac83e5d40fc6e34884bc1bec5f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf2ad94ac83e5d40fc6e34884bc1bec5f">SysTick_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00471">core_cm3.h:471</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf438e0f407357e914a70b5bd4d6a97c5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00183">core_cm3.h:183</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf53499fc94cda629afb2fec858d2ad1c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf53499fc94cda629afb2fec858d2ad1c">ITM_Type::IWR</a></div><div class="ttdeci">__IO uint32_t IWR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00534">core_cm3.h:534</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf8c314273a1e4970a5671bd7f8184f50"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf8c314273a1e4970a5671bd7f8184f50">CONTROL_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00210">core_cm3.h:210</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gafa7a9ee34dfa1da0b60b4525da285032"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gafa7a9ee34dfa1da0b60b4525da285032">SCB_Type::CPUID</a></div><div class="ttdeci">__I uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00256">core_cm3.h:256</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gafbce95646fd514c10aa85ec0a33db728"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gafbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00146">core_cm3.h:146</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gafefa84bce7497652353a1b76d405d983"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gafefa84bce7497652353a1b76d405d983">CoreDebug_Type::DCRSR</a></div><div class="ttdeci">__O uint32_t DCRSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00746">core_cm3.h:746</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__definitions_html_ga7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00113">core_cm3.h:113</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__definitions_html_gaec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00114">core_cm3.h:114</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__definitions_html_gaf63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00111">core_cm3.h:111</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__register_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__register_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l01164">core_cm3.h:1164</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__register_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00851">core_cm3.h:851</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__register_html_gab6e30a2b802d9021619dbb0be7f5d63d"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</a></div><div class="ttdeci">#define CoreDebug</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00855">core_cm3.h:855</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__register_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00854">core_cm3.h:854</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__register_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00853">core_cm3.h:853</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__register_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00852">core_cm3.h:852</a></div></div>
<div class="ttc" id="astruct_core_debug___type_html"><div class="ttname"><a href="struct_core_debug___type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00743">core_cm3.h:744</a></div></div>
<div class="ttc" id="astruct_i_t_m___type_html"><div class="ttname"><a href="struct_i_t_m___type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00519">core_cm3.h:520</a></div></div>
<div class="ttc" id="astruct_interrupt_type___type_html"><div class="ttname"><a href="struct_interrupt_type___type.html">InterruptType_Type</a></div><div class="ttdoc">Structure type to access the Interrupt Type Register.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00617">core_cm3.h:618</a></div></div>
<div class="ttc" id="astruct_n_v_i_c___type_html"><div class="ttname"><a href="struct_n_v_i_c___type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00226">core_cm3.h:227</a></div></div>
<div class="ttc" id="astruct_s_c_b___type_html"><div class="ttname"><a href="struct_s_c_b___type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00254">core_cm3.h:255</a></div></div>
<div class="ttc" id="astruct_sys_tick___type_html"><div class="ttname"><a href="struct_sys_tick___type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00469">core_cm3.h:470</a></div></div>
<div class="ttc" id="aunion_a_p_s_r___type_html"><div class="ttname"><a href="union_a_p_s_r___type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00141">core_cm3.h:142</a></div></div>
<div class="ttc" id="aunion_c_o_n_t_r_o_l___type_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00203">core_cm3.h:204</a></div></div>
<div class="ttc" id="aunion_i_p_s_r___type_html"><div class="ttname"><a href="union_i_p_s_r___type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00164">core_cm3.h:165</a></div></div>
<div class="ttc" id="aunionx_p_s_r___type_html"><div class="ttname"><a href="unionx_p_s_r___type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00177">core_cm3.h:178</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_90eccd53bca485b0a96715fbd28ee3f4.html">Demo</a></li><li class="navelem"><a class="el" href="core__cm3_8h.html">core_cm3.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
