// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pow_generic_double_s_HH_
#define _pow_generic_double_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "hls_hough_mac_mulncg.h"
#include "pow_generic_doublbkb.h"
#include "pow_generic_doublcud.h"
#include "pow_generic_doubldEe.h"
#include "pow_generic_doubleOg.h"
#include "pow_generic_doublfYi.h"
#include "pow_generic_doublg8j.h"
#include "pow_generic_doublhbi.h"
#include "pow_generic_doublibs.h"
#include "pow_generic_doubljbC.h"
#include "pow_generic_doublkbM.h"
#include "pow_generic_doubllbW.h"
#include "pow_generic_doublmb6.h"

namespace ap_rtl {

struct pow_generic_double_s : public sc_module {
    // Port declarations 9
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<64> > base_r;
    sc_out< sc_lv<64> > ap_return;


    // Module declarations
    pow_generic_double_s(sc_module_name name);
    SC_HAS_PROCESS(pow_generic_double_s);

    ~pow_generic_double_s();

    sc_trace_file* mVcdFile;

    pow_generic_doublbkb* pow_reduce_anonymo_20_U;
    pow_generic_doublcud* pow_reduce_anonymo_19_U;
    pow_generic_doubldEe* pow_reduce_anonymo_16_U;
    pow_generic_doubleOg* pow_reduce_anonymo_17_U;
    pow_generic_doublfYi* pow_reduce_anonymo_9_U;
    pow_generic_doublg8j* pow_reduce_anonymo_12_U;
    pow_generic_doublhbi* pow_reduce_anonymo_13_U;
    pow_generic_doublibs* pow_reduce_anonymo_14_U;
    pow_generic_doubljbC* pow_reduce_anonymo_15_U;
    pow_generic_doublkbM* pow_reduce_anonymo_18_U;
    pow_generic_doubllbW* pow_reduce_anonymo_U;
    pow_generic_doublmb6* pow_reduce_anonymo_21_U;
    hls_hough_mac_mulncg<1,1,16,16,19,31>* hls_hough_mac_mulncg_U11;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > pow_reduce_anonymo_20_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_20_ce0;
    sc_signal< sc_lv<6> > pow_reduce_anonymo_20_q0;
    sc_signal< sc_lv<6> > pow_reduce_anonymo_19_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_19_ce0;
    sc_signal< sc_lv<109> > pow_reduce_anonymo_19_q0;
    sc_signal< sc_lv<4> > pow_reduce_anonymo_16_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_16_ce0;
    sc_signal< sc_lv<105> > pow_reduce_anonymo_16_q0;
    sc_signal< sc_lv<6> > pow_reduce_anonymo_17_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_17_ce0;
    sc_signal< sc_lv<102> > pow_reduce_anonymo_17_q0;
    sc_signal< sc_lv<6> > pow_reduce_anonymo_9_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_9_ce0;
    sc_signal< sc_lv<97> > pow_reduce_anonymo_9_q0;
    sc_signal< sc_lv<6> > pow_reduce_anonymo_12_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_12_ce0;
    sc_signal< sc_lv<92> > pow_reduce_anonymo_12_q0;
    sc_signal< sc_lv<6> > pow_reduce_anonymo_13_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_13_ce0;
    sc_signal< sc_lv<87> > pow_reduce_anonymo_13_q0;
    sc_signal< sc_lv<6> > pow_reduce_anonymo_14_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_14_ce0;
    sc_signal< sc_lv<82> > pow_reduce_anonymo_14_q0;
    sc_signal< sc_lv<6> > pow_reduce_anonymo_15_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_15_ce0;
    sc_signal< sc_lv<77> > pow_reduce_anonymo_15_q0;
    sc_signal< sc_lv<8> > pow_reduce_anonymo_18_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_18_ce0;
    sc_signal< sc_lv<58> > pow_reduce_anonymo_18_q0;
    sc_signal< sc_lv<8> > pow_reduce_anonymo_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_ce0;
    sc_signal< sc_lv<26> > pow_reduce_anonymo_q0;
    sc_signal< sc_lv<8> > pow_reduce_anonymo_address1;
    sc_signal< sc_logic > pow_reduce_anonymo_ce1;
    sc_signal< sc_lv<26> > pow_reduce_anonymo_q1;
    sc_signal< sc_lv<8> > pow_reduce_anonymo_21_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_21_ce0;
    sc_signal< sc_lv<42> > pow_reduce_anonymo_21_q0;
    sc_signal< sc_lv<52> > tmp_V_4_fu_628_p1;
    sc_signal< sc_lv<52> > tmp_V_4_reg_2297;
    sc_signal< sc_lv<1> > x_is_p1_fu_666_p2;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter1_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter2_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter3_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter4_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter5_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter6_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter7_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter8_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter9_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter10_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter11_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter12_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter13_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter14_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter15_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter16_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter17_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter18_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter19_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter20_reg;
    sc_signal< sc_lv<1> > x_is_p1_reg_2303_pp0_iter21_reg;
    sc_signal< sc_lv<1> > tmp_24_not_fu_710_p2;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter19_reg;
    sc_signal< sc_lv<1> > tmp_24_not_reg_2307_pp0_iter20_reg;
    sc_signal< sc_lv<1> > brmerge_fu_716_p2;
    sc_signal< sc_lv<1> > brmerge_reg_2312;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter1_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter2_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter3_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter4_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter5_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter6_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter7_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter8_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter9_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter10_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter11_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter12_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter13_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter14_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter15_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter16_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter17_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter18_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter19_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter20_reg;
    sc_signal< sc_lv<1> > brmerge_reg_2312_pp0_iter21_reg;
    sc_signal< sc_lv<1> > tmp_7_fu_736_p2;
    sc_signal< sc_lv<1> > tmp_7_reg_2316;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter19_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter20_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_2316_pp0_iter21_reg;
    sc_signal< sc_lv<1> > tmp_9_fu_750_p2;
    sc_signal< sc_lv<1> > tmp_9_reg_2320;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter19_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter20_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_2320_pp0_iter21_reg;
    sc_signal< sc_lv<1> > tmp_20_fu_756_p3;
    sc_signal< sc_lv<1> > tmp_20_reg_2324;
    sc_signal< sc_lv<12> > b_exp_3_fu_780_p3;
    sc_signal< sc_lv<12> > b_exp_3_reg_2329;
    sc_signal< sc_lv<12> > b_exp_3_reg_2329_pp0_iter1_reg;
    sc_signal< sc_lv<12> > b_exp_3_reg_2329_pp0_iter2_reg;
    sc_signal< sc_lv<12> > b_exp_3_reg_2329_pp0_iter3_reg;
    sc_signal< sc_lv<12> > b_exp_3_reg_2329_pp0_iter4_reg;
    sc_signal< sc_lv<12> > b_exp_3_reg_2329_pp0_iter5_reg;
    sc_signal< sc_lv<12> > b_exp_3_reg_2329_pp0_iter6_reg;
    sc_signal< sc_lv<12> > b_exp_3_reg_2329_pp0_iter7_reg;
    sc_signal< sc_lv<12> > b_exp_3_reg_2329_pp0_iter8_reg;
    sc_signal< sc_lv<12> > b_exp_3_reg_2329_pp0_iter9_reg;
    sc_signal< sc_lv<12> > b_exp_3_reg_2329_pp0_iter10_reg;
    sc_signal< sc_lv<12> > b_exp_3_reg_2329_pp0_iter11_reg;
    sc_signal< sc_lv<12> > b_exp_3_reg_2329_pp0_iter12_reg;
    sc_signal< sc_lv<12> > b_exp_3_reg_2329_pp0_iter13_reg;
    sc_signal< sc_lv<64> > tmp_4_fu_788_p1;
    sc_signal< sc_lv<64> > tmp_4_reg_2334;
    sc_signal< sc_lv<64> > tmp_4_reg_2334_pp0_iter1_reg;
    sc_signal< sc_lv<64> > tmp_4_reg_2334_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp_4_reg_2334_pp0_iter3_reg;
    sc_signal< sc_lv<64> > tmp_4_reg_2334_pp0_iter4_reg;
    sc_signal< sc_lv<64> > tmp_4_reg_2334_pp0_iter5_reg;
    sc_signal< sc_lv<64> > tmp_4_reg_2334_pp0_iter6_reg;
    sc_signal< sc_lv<64> > tmp_4_reg_2334_pp0_iter7_reg;
    sc_signal< sc_lv<64> > tmp_4_reg_2334_pp0_iter8_reg;
    sc_signal< sc_lv<64> > tmp_4_reg_2334_pp0_iter9_reg;
    sc_signal< sc_lv<64> > tmp_4_reg_2334_pp0_iter10_reg;
    sc_signal< sc_lv<64> > tmp_4_reg_2334_pp0_iter11_reg;
    sc_signal< sc_lv<64> > tmp_4_reg_2334_pp0_iter12_reg;
    sc_signal< sc_lv<54> > b_frac1_V1_fu_824_p2;
    sc_signal< sc_lv<54> > b_frac1_V1_reg_2344;
    sc_signal< sc_lv<54> > b_frac1_V1_reg_2344_pp0_iter2_reg;
    sc_signal< sc_lv<4> > a_V_reg_2353;
    sc_signal< sc_lv<4> > a_V_reg_2353_pp0_iter2_reg;
    sc_signal< sc_lv<4> > a_V_reg_2353_pp0_iter3_reg;
    sc_signal< sc_lv<4> > a_V_reg_2353_pp0_iter4_reg;
    sc_signal< sc_lv<4> > a_V_reg_2353_pp0_iter5_reg;
    sc_signal< sc_lv<4> > a_V_reg_2353_pp0_iter6_reg;
    sc_signal< sc_lv<4> > a_V_reg_2353_pp0_iter7_reg;
    sc_signal< sc_lv<4> > a_V_reg_2353_pp0_iter8_reg;
    sc_signal< sc_lv<4> > a_V_reg_2353_pp0_iter9_reg;
    sc_signal< sc_lv<4> > a_V_reg_2353_pp0_iter10_reg;
    sc_signal< sc_lv<4> > a_V_reg_2353_pp0_iter11_reg;
    sc_signal< sc_lv<4> > a_V_reg_2353_pp0_iter12_reg;
    sc_signal< sc_lv<75> > r_V_24_fu_854_p2;
    sc_signal< sc_lv<75> > r_V_24_reg_2359;
    sc_signal< sc_lv<73> > p_Val2_13_reg_2364;
    sc_signal< sc_lv<6> > a_V_1_reg_2370;
    sc_signal< sc_lv<6> > a_V_1_reg_2370_pp0_iter4_reg;
    sc_signal< sc_lv<6> > a_V_1_reg_2370_pp0_iter5_reg;
    sc_signal< sc_lv<6> > a_V_1_reg_2370_pp0_iter6_reg;
    sc_signal< sc_lv<6> > a_V_1_reg_2370_pp0_iter7_reg;
    sc_signal< sc_lv<6> > a_V_1_reg_2370_pp0_iter8_reg;
    sc_signal< sc_lv<6> > a_V_1_reg_2370_pp0_iter9_reg;
    sc_signal< sc_lv<6> > a_V_1_reg_2370_pp0_iter10_reg;
    sc_signal< sc_lv<6> > a_V_1_reg_2370_pp0_iter11_reg;
    sc_signal< sc_lv<6> > a_V_1_reg_2370_pp0_iter12_reg;
    sc_signal< sc_lv<67> > tmp_13_reg_2376;
    sc_signal< sc_lv<82> > ret_V_i_i_fu_1017_p2;
    sc_signal< sc_lv<82> > ret_V_i_i_reg_2381;
    sc_signal< sc_lv<6> > a_V_2_reg_2387;
    sc_signal< sc_lv<6> > a_V_2_reg_2387_pp0_iter5_reg;
    sc_signal< sc_lv<6> > a_V_2_reg_2387_pp0_iter6_reg;
    sc_signal< sc_lv<6> > a_V_2_reg_2387_pp0_iter7_reg;
    sc_signal< sc_lv<6> > a_V_2_reg_2387_pp0_iter8_reg;
    sc_signal< sc_lv<6> > a_V_2_reg_2387_pp0_iter9_reg;
    sc_signal< sc_lv<6> > a_V_2_reg_2387_pp0_iter10_reg;
    sc_signal< sc_lv<6> > a_V_2_reg_2387_pp0_iter11_reg;
    sc_signal< sc_lv<6> > a_V_2_reg_2387_pp0_iter12_reg;
    sc_signal< sc_lv<76> > tmp_38_fu_1033_p1;
    sc_signal< sc_lv<76> > tmp_38_reg_2393;
    sc_signal< sc_lv<102> > ret_V_5_fu_1068_p2;
    sc_signal< sc_lv<102> > ret_V_5_reg_2398;
    sc_signal< sc_lv<89> > r_V_26_fu_1081_p2;
    sc_signal< sc_lv<89> > r_V_26_reg_2403;
    sc_signal< sc_lv<92> > p_Val2_26_reg_2408;
    sc_signal< sc_lv<6> > a_V_3_reg_2414;
    sc_signal< sc_lv<6> > a_V_3_reg_2414_pp0_iter7_reg;
    sc_signal< sc_lv<6> > a_V_3_reg_2414_pp0_iter8_reg;
    sc_signal< sc_lv<6> > a_V_3_reg_2414_pp0_iter9_reg;
    sc_signal< sc_lv<6> > a_V_3_reg_2414_pp0_iter10_reg;
    sc_signal< sc_lv<6> > a_V_3_reg_2414_pp0_iter11_reg;
    sc_signal< sc_lv<6> > a_V_3_reg_2414_pp0_iter12_reg;
    sc_signal< sc_lv<86> > tmp_14_reg_2420;
    sc_signal< sc_lv<121> > ret_V_7_fu_1159_p2;
    sc_signal< sc_lv<121> > ret_V_7_reg_2425;
    sc_signal< sc_lv<98> > r_V_27_fu_1171_p2;
    sc_signal< sc_lv<98> > r_V_27_reg_2430;
    sc_signal< sc_lv<87> > p_Val2_33_reg_2435;
    sc_signal< sc_lv<6> > a_V_4_reg_2441;
    sc_signal< sc_lv<6> > a_V_4_reg_2441_pp0_iter9_reg;
    sc_signal< sc_lv<6> > a_V_4_reg_2441_pp0_iter10_reg;
    sc_signal< sc_lv<6> > a_V_4_reg_2441_pp0_iter11_reg;
    sc_signal< sc_lv<6> > a_V_4_reg_2441_pp0_iter12_reg;
    sc_signal< sc_lv<81> > tmp_18_reg_2447;
    sc_signal< sc_lv<126> > ret_V_9_fu_1249_p2;
    sc_signal< sc_lv<126> > ret_V_9_reg_2452;
    sc_signal< sc_lv<93> > r_V_28_fu_1261_p2;
    sc_signal< sc_lv<93> > r_V_28_reg_2457;
    sc_signal< sc_lv<82> > p_Val2_40_reg_2462;
    sc_signal< sc_lv<6> > a_V_5_reg_2468;
    sc_signal< sc_lv<6> > a_V_5_reg_2468_pp0_iter11_reg;
    sc_signal< sc_lv<6> > a_V_5_reg_2468_pp0_iter12_reg;
    sc_signal< sc_lv<76> > tmp_22_reg_2474;
    sc_signal< sc_lv<131> > ret_V_11_fu_1339_p2;
    sc_signal< sc_lv<131> > ret_V_11_reg_2479;
    sc_signal< sc_lv<88> > r_V_29_fu_1351_p2;
    sc_signal< sc_lv<88> > r_V_29_reg_2484;
    sc_signal< sc_lv<77> > p_Val2_47_reg_2489;
    sc_signal< sc_lv<77> > p_Val2_47_reg_2489_pp0_iter13_reg;
    sc_signal< sc_lv<6> > a_V_6_reg_2495;
    sc_signal< sc_lv<71> > tmp_23_reg_2501;
    sc_signal< sc_lv<71> > tmp_23_reg_2501_pp0_iter13_reg;
    sc_signal< sc_lv<83> > r_V_30_fu_1437_p2;
    sc_signal< sc_lv<83> > r_V_30_reg_2541;
    sc_signal< sc_lv<90> > Elog2_V_fu_1450_p2;
    sc_signal< sc_lv<90> > Elog2_V_reg_2551;
    sc_signal< sc_lv<109> > log_sum_V_1_fu_1577_p2;
    sc_signal< sc_lv<109> > log_sum_V_1_reg_2556;
    sc_signal< sc_lv<73> > tmp_16_reg_2561;
    sc_signal< sc_lv<121> > ret_V_16_fu_1678_p2;
    sc_signal< sc_lv<121> > ret_V_16_reg_2566;
    sc_signal< sc_lv<121> > ret_V_16_reg_2566_pp0_iter16_reg;
    sc_signal< sc_lv<121> > ret_V_16_reg_2566_pp0_iter17_reg;
    sc_signal< sc_lv<121> > ret_V_16_reg_2566_pp0_iter18_reg;
    sc_signal< sc_lv<121> > ret_V_16_reg_2566_pp0_iter19_reg;
    sc_signal< sc_lv<121> > ret_V_16_reg_2566_pp0_iter20_reg;
    sc_signal< sc_lv<121> > ret_V_16_reg_2566_pp0_iter21_reg;
    sc_signal< sc_lv<71> > m_fix_V_reg_2571;
    sc_signal< sc_lv<71> > m_fix_V_reg_2571_pp0_iter16_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_fu_1803_p3;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_2576;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_2576_pp0_iter16_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_2576_pp0_iter17_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_2576_pp0_iter18_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_2576_pp0_iter19_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_2576_pp0_iter20_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_2576_pp0_iter21_reg;
    sc_signal< sc_lv<1> > tmp_35_fu_1815_p2;
    sc_signal< sc_lv<1> > tmp_35_reg_2583;
    sc_signal< sc_lv<1> > tmp_35_reg_2583_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_35_reg_2583_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_35_reg_2583_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_35_reg_2583_pp0_iter19_reg;
    sc_signal< sc_lv<1> > tmp_35_reg_2583_pp0_iter20_reg;
    sc_signal< sc_lv<1> > tmp_35_reg_2583_pp0_iter21_reg;
    sc_signal< sc_lv<71> > m_fix_a_V_reg_2588;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_2593;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_2593_pp0_iter18_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_2593_pp0_iter19_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_2598;
    sc_signal< sc_lv<8> > Z2_V_reg_2598_pp0_iter18_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_2598_pp0_iter19_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_2598_pp0_iter20_reg;
    sc_signal< sc_lv<8> > Z3_V_fu_1872_p4;
    sc_signal< sc_lv<8> > Z3_V_reg_2605;
    sc_signal< sc_lv<8> > Z3_V_reg_2605_pp0_iter18_reg;
    sc_signal< sc_lv<35> > Z4_V_fu_1882_p1;
    sc_signal< sc_lv<35> > Z4_V_reg_2610;
    sc_signal< sc_lv<36> > ret_V_19_fu_1923_p2;
    sc_signal< sc_lv<36> > ret_V_19_reg_2625;
    sc_signal< sc_lv<26> > p_Val2_71_reg_2631;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_fu_1981_p2;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_2641;
    sc_signal< sc_lv<40> > tmp_39_reg_2647;
    sc_signal< sc_lv<40> > tmp_39_reg_2647_pp0_iter20_reg;
    sc_signal< sc_lv<44> > tmp24_fu_2036_p2;
    sc_signal< sc_lv<44> > tmp24_reg_2658;
    sc_signal< sc_lv<64> > p_mux_cast_fu_2041_p3;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_2668;
    sc_signal< sc_lv<100> > r_V_36_fu_2099_p2;
    sc_signal< sc_lv<100> > r_V_36_reg_2673;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > ap_phi_mux_p_1_in_phi_fu_586_p14;
    sc_signal< sc_lv<64> > p_Result_26_fu_2255_p4;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter22_p_1_in_reg_580;
    sc_signal< sc_lv<1> > or_cond1_fu_2224_p2;
    sc_signal< sc_lv<1> > tmp_37_fu_2229_p2;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter2_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter3_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter4_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter5_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter6_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter7_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter8_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter9_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter10_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter11_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter12_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter13_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter14_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter15_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter16_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter17_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter18_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter19_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter20_p_1_in_reg_580;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter21_p_1_in_reg_580;
    sc_signal< sc_lv<64> > p_cast_fu_2273_p3;
    sc_signal< sc_lv<64> > tmp_130_i_i_fu_1407_p1;
    sc_signal< sc_lv<64> > tmp_123_i_i_fu_1411_p1;
    sc_signal< sc_lv<64> > tmp_145_i_i_fu_1415_p1;
    sc_signal< sc_lv<64> > tmp_142_i_i_fu_1419_p1;
    sc_signal< sc_lv<64> > tmp_139_i_i_fu_1423_p1;
    sc_signal< sc_lv<64> > tmp_136_i_i_fu_1427_p1;
    sc_signal< sc_lv<64> > tmp_133_i_i_fu_1443_p1;
    sc_signal< sc_lv<64> > tmp_4_i_fu_1896_p1;
    sc_signal< sc_lv<64> > tmp_5_i_fu_1901_p1;
    sc_signal< sc_lv<64> > tmp_3_i_fu_1929_p1;
    sc_signal< sc_lv<64> > tmp_19_fu_1997_p1;
    sc_signal< sc_lv<64> > p_Val2_s_fu_606_p1;
    sc_signal< sc_lv<11> > tmp_V_3_fu_618_p4;
    sc_signal< sc_lv<12> > tmp_i_cast_fu_632_p1;
    sc_signal< sc_lv<12> > b_exp_fu_636_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_642_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_648_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_610_p3;
    sc_signal< sc_lv<1> > x_is_1_fu_654_p2;
    sc_signal< sc_lv<1> > not_Val2_i_fu_660_p2;
    sc_signal< sc_lv<1> > tmp_i9_fu_678_p2;
    sc_signal< sc_lv<1> > tmp_i7_fu_684_p2;
    sc_signal< sc_lv<1> > tmp_178_i1_fu_690_p2;
    sc_signal< sc_lv<32> > tmp_3_fu_702_p3;
    sc_signal< sc_lv<1> > x_is_n1_fu_672_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_722_p2;
    sc_signal< sc_lv<32> > tmp_6_fu_728_p3;
    sc_signal< sc_lv<1> > tmp_2_fu_696_p2;
    sc_signal< sc_lv<32> > tmp_8_fu_742_p3;
    sc_signal< sc_lv<12> > b_exp_1_fu_774_p2;
    sc_signal< sc_lv<6> > index0_V_fu_764_p4;
    sc_signal< sc_lv<53> > r_V_s_fu_802_p3;
    sc_signal< sc_lv<54> > r_V_23_fu_809_p1;
    sc_signal< sc_lv<54> > p_Result_24_fu_793_p4;
    sc_signal< sc_lv<54> > b_frac_V_1_fu_813_p3;
    sc_signal< sc_lv<6> > b_frac1_V1_fu_824_p1;
    sc_signal< sc_lv<71> > z1_V_fu_840_p3;
    sc_signal< sc_lv<71> > r_V_24_fu_854_p0;
    sc_signal< sc_lv<4> > r_V_24_fu_854_p1;
    sc_signal< sc_lv<75> > sf_fu_870_p4;
    sc_signal< sc_lv<1> > tmp_36_fu_863_p3;
    sc_signal< sc_lv<76> > tmp_11_fu_879_p4;
    sc_signal< sc_lv<76> > tmp_12_fu_888_p1;
    sc_signal< sc_lv<50> > tmp_31_fu_860_p1;
    sc_signal< sc_lv<75> > lhs_V_fu_900_p3;
    sc_signal< sc_lv<76> > eZ_V_fu_892_p3;
    sc_signal< sc_lv<77> > lhs_V_1_i_cast_fu_908_p1;
    sc_signal< sc_lv<77> > rhs_V_fu_912_p1;
    sc_signal< sc_lv<77> > ret_V_2_fu_916_p2;
    sc_signal< sc_lv<78> > lhs_V_1_fu_922_p1;
    sc_signal< sc_lv<78> > rhs_V_1_fu_926_p1;
    sc_signal< sc_lv<78> > ret_V_3_fu_929_p2;
    sc_signal< sc_lv<81> > lhs_V_2_fu_972_p3;
    sc_signal< sc_lv<81> > eZ_V_1_fu_965_p3;
    sc_signal< sc_lv<82> > lhs_V_4_i_cast_fu_979_p1;
    sc_signal< sc_lv<82> > rhs_V_2_fu_983_p1;
    sc_signal< sc_lv<73> > r_V_25_fu_999_p0;
    sc_signal< sc_lv<6> > r_V_25_fu_999_p1;
    sc_signal< sc_lv<79> > r_V_25_fu_999_p2;
    sc_signal< sc_lv<80> > rhs_V_1_i_i_fu_1005_p3;
    sc_signal< sc_lv<82> > ret_V_4_fu_987_p2;
    sc_signal< sc_lv<82> > rhs_V_1_i_i_cast_fu_1013_p1;
    sc_signal< sc_lv<101> > lhs_V_4_fu_1053_p3;
    sc_signal< sc_lv<96> > eZ_V_2_fu_1044_p4;
    sc_signal< sc_lv<102> > lhs_V_6_i_cast_fu_1060_p1;
    sc_signal< sc_lv<102> > rhs_V_5_fu_1064_p1;
    sc_signal< sc_lv<83> > p_Val2_19_fu_1037_p3;
    sc_signal< sc_lv<83> > r_V_26_fu_1081_p0;
    sc_signal< sc_lv<6> > r_V_26_fu_1081_p1;
    sc_signal< sc_lv<95> > rhs_V_6_fu_1090_p3;
    sc_signal< sc_lv<103> > lhs_V_6_fu_1087_p1;
    sc_signal< sc_lv<103> > rhs_V_5_i_cast_fu_1097_p1;
    sc_signal< sc_lv<103> > ret_V_6_fu_1101_p2;
    sc_signal< sc_lv<120> > lhs_V_9_fu_1144_p3;
    sc_signal< sc_lv<110> > eZ_V_3_fu_1137_p3;
    sc_signal< sc_lv<121> > lhs_V_9_i_cast_fu_1151_p1;
    sc_signal< sc_lv<121> > rhs_V_7_fu_1155_p1;
    sc_signal< sc_lv<92> > r_V_27_fu_1171_p0;
    sc_signal< sc_lv<6> > r_V_27_fu_1171_p1;
    sc_signal< sc_lv<109> > rhs_V_8_fu_1180_p3;
    sc_signal< sc_lv<122> > lhs_V_10_fu_1177_p1;
    sc_signal< sc_lv<122> > rhs_V_8_i_cast_fu_1187_p1;
    sc_signal< sc_lv<122> > ret_V_8_fu_1191_p2;
    sc_signal< sc_lv<125> > lhs_V_11_fu_1234_p3;
    sc_signal< sc_lv<110> > eZ_V_4_fu_1227_p3;
    sc_signal< sc_lv<126> > lhs_V_12_i_cast_fu_1241_p1;
    sc_signal< sc_lv<126> > rhs_V_9_fu_1245_p1;
    sc_signal< sc_lv<87> > r_V_28_fu_1261_p0;
    sc_signal< sc_lv<6> > r_V_28_fu_1261_p1;
    sc_signal< sc_lv<109> > rhs_V_10_fu_1270_p3;
    sc_signal< sc_lv<127> > lhs_V_12_fu_1267_p1;
    sc_signal< sc_lv<127> > rhs_V_11_i_cast_fu_1277_p1;
    sc_signal< sc_lv<127> > ret_V_10_fu_1281_p2;
    sc_signal< sc_lv<130> > lhs_V_13_fu_1324_p3;
    sc_signal< sc_lv<110> > eZ_V_5_fu_1317_p3;
    sc_signal< sc_lv<131> > lhs_V_15_i_cast_fu_1331_p1;
    sc_signal< sc_lv<131> > rhs_V_11_fu_1335_p1;
    sc_signal< sc_lv<82> > r_V_29_fu_1351_p0;
    sc_signal< sc_lv<6> > r_V_29_fu_1351_p1;
    sc_signal< sc_lv<109> > rhs_V_12_fu_1360_p3;
    sc_signal< sc_lv<132> > lhs_V_14_fu_1357_p1;
    sc_signal< sc_lv<132> > rhs_V_14_i_cast_fu_1367_p1;
    sc_signal< sc_lv<132> > ret_V_12_fu_1371_p2;
    sc_signal< sc_lv<77> > r_V_30_fu_1437_p0;
    sc_signal< sc_lv<6> > r_V_30_fu_1437_p1;
    sc_signal< sc_lv<12> > Elog2_V_fu_1450_p1;
    sc_signal< sc_lv<135> > lhs_V_15_fu_1487_p3;
    sc_signal< sc_lv<110> > eZ_V_6_fu_1480_p3;
    sc_signal< sc_lv<136> > lhs_V_18_i_cast_fu_1494_p1;
    sc_signal< sc_lv<136> > rhs_V_13_fu_1498_p1;
    sc_signal< sc_lv<109> > rhs_V_14_fu_1508_p3;
    sc_signal< sc_lv<136> > ret_V_13_fu_1502_p2;
    sc_signal< sc_lv<136> > rhs_V_17_i_cast_fu_1515_p1;
    sc_signal< sc_lv<109> > ssdm_int_V_write_ass_fu_1456_p1;
    sc_signal< sc_lv<103> > ssdm_int_V_write_ass_1_fu_1460_p1;
    sc_signal< sc_lv<103> > ssdm_int_V_write_ass_2_fu_1464_p1;
    sc_signal< sc_lv<103> > tmp16_fu_1535_p2;
    sc_signal< sc_lv<109> > tmp19_cast_fu_1541_p1;
    sc_signal< sc_lv<109> > tmp15_fu_1529_p2;
    sc_signal< sc_lv<93> > ssdm_int_V_write_ass_3_fu_1468_p1;
    sc_signal< sc_lv<93> > ssdm_int_V_write_ass_4_fu_1472_p1;
    sc_signal< sc_lv<83> > ssdm_int_V_write_ass_5_fu_1476_p1;
    sc_signal< sc_lv<83> > ssdm_int_V_write_ass_6_fu_1525_p1;
    sc_signal< sc_lv<83> > tmp18_fu_1557_p2;
    sc_signal< sc_lv<93> > tmp22_cast_fu_1563_p1;
    sc_signal< sc_lv<93> > tmp17_fu_1551_p2;
    sc_signal< sc_lv<93> > tmp19_fu_1567_p2;
    sc_signal< sc_lv<109> > tmp20_cast_fu_1573_p1;
    sc_signal< sc_lv<109> > tmp_fu_1545_p2;
    sc_signal< sc_lv<136> > ret_V_14_fu_1519_p2;
    sc_signal< sc_lv<40> > ssdm_int_V_write_ass_7_fu_1593_p4;
    sc_signal< sc_lv<40> > r_V_31_fu_1607_p0;
    sc_signal< sc_lv<80> > r_V_cast_fu_1603_p1;
    sc_signal< sc_lv<40> > r_V_31_fu_1607_p1;
    sc_signal< sc_lv<80> > r_V_31_fu_1607_p2;
    sc_signal< sc_lv<72> > tmp_24_fu_1583_p4;
    sc_signal< sc_lv<117> > lhs_V_3_fu_1623_p3;
    sc_signal< sc_lv<79> > tmp_15_fu_1613_p4;
    sc_signal< sc_lv<118> > lhs_V_3_cast_fu_1631_p1;
    sc_signal< sc_lv<118> > rhs_V_cast_fu_1635_p1;
    sc_signal< sc_lv<118> > ret_V_15_fu_1639_p2;
    sc_signal< sc_lv<120> > lhs_V_5_fu_1661_p3;
    sc_signal< sc_lv<121> > lhs_V_5_cast_fu_1668_p1;
    sc_signal< sc_lv<121> > log_sum_V_i_cast_fu_1655_p1;
    sc_signal< sc_lv<121> > ret_V_s_fu_1672_p2;
    sc_signal< sc_lv<121> > sum_V_fu_1658_p1;
    sc_signal< sc_lv<78> > tmp_28_fu_1684_p4;
    sc_signal< sc_lv<77> > tmp_32_fu_1702_p4;
    sc_signal< sc_lv<16> > m_fix_hi_V_fu_1730_p4;
    sc_signal< sc_lv<1> > p_Result_25_fu_1740_p3;
    sc_signal< sc_lv<19> > rhs_V_3_fu_1752_p3;
    sc_signal< sc_lv<31> > grp_fu_2286_p3;
    sc_signal< sc_lv<18> > tmp_44_fu_1780_p1;
    sc_signal< sc_lv<13> > tmp_21_fu_1764_p4;
    sc_signal< sc_lv<1> > tmp_17_fu_1783_p2;
    sc_signal< sc_lv<13> > tmp_25_fu_1789_p2;
    sc_signal< sc_lv<1> > p_Result_17_fu_1773_p3;
    sc_signal< sc_lv<13> > tmp_26_fu_1795_p3;
    sc_signal< sc_lv<129> > m_fix_l_V1_fu_1712_p3;
    sc_signal< sc_lv<130> > tmp_75_cast_fu_1811_p1;
    sc_signal< sc_lv<130> > m_frac_l_V_fu_1694_p3;
    sc_signal< sc_lv<13> > r_V_33_fu_1824_p1;
    sc_signal< sc_lv<83> > r_V_33_fu_1824_p2;
    sc_signal< sc_lv<72> > lhs_V_7_fu_1840_p1;
    sc_signal< sc_lv<72> > rhs_V_4_fu_1843_p1;
    sc_signal< sc_lv<72> > ret_V_18_fu_1846_p2;
    sc_signal< sc_lv<8> > Z4_ind_V_fu_1886_p4;
    sc_signal< sc_lv<10> > f_Z4_V_fu_1906_p4;
    sc_signal< sc_lv<36> > lhs_V_16_fu_1916_p1;
    sc_signal< sc_lv<36> > rhs_V_15_fu_1919_p1;
    sc_signal< sc_lv<43> > tmp_1_i_fu_1933_p4;
    sc_signal< sc_lv<43> > r_V_34_fu_1952_p0;
    sc_signal< sc_lv<36> > r_V_34_fu_1952_p1;
    sc_signal< sc_lv<79> > r_V_34_fu_1952_p2;
    sc_signal< sc_lv<20> > tmp_34_fu_1958_p4;
    sc_signal< sc_lv<36> > tmp_9_i_cast_fu_1968_p1;
    sc_signal< sc_lv<36> > tmp23_fu_1972_p2;
    sc_signal< sc_lv<44> > tmp23_cast_fu_1977_p1;
    sc_signal< sc_lv<44> > ret_V_20_fu_1941_p1;
    sc_signal< sc_lv<49> > tmp_11_i_fu_2001_p4;
    sc_signal< sc_lv<49> > r_V_35_fu_2016_p0;
    sc_signal< sc_lv<44> > r_V_35_fu_2016_p1;
    sc_signal< sc_lv<93> > r_V_35_fu_2016_p2;
    sc_signal< sc_lv<36> > tmp_40_fu_2022_p4;
    sc_signal< sc_lv<44> > tmp_14_i_cast_fu_2032_p1;
    sc_signal< sc_lv<51> > lhs_V_17_fu_2048_p5;
    sc_signal< sc_lv<52> > tmp24_cast_fu_2062_p1;
    sc_signal< sc_lv<52> > lhs_V_22_cast_fu_2058_p1;
    sc_signal< sc_lv<52> > exp_Z1P_m_1_l_V_fu_2065_p2;
    sc_signal< sc_lv<50> > exp_Z1_hi_V_fu_2081_p4;
    sc_signal< sc_lv<50> > exp_Z1P_m_1_V_fu_2071_p4;
    sc_signal< sc_lv<50> > r_V_36_fu_2099_p0;
    sc_signal< sc_lv<50> > r_V_36_fu_2099_p1;
    sc_signal< sc_lv<59> > lhs_V_8_fu_2105_p1;
    sc_signal< sc_lv<59> > ret_V_21_fu_2108_p2;
    sc_signal< sc_lv<58> > tmp_47_fu_2128_p1;
    sc_signal< sc_lv<108> > lhs_V_18_fu_2114_p3;
    sc_signal< sc_lv<108> > rhs_V_5_cast_fu_2122_p1;
    sc_signal< sc_lv<107> > tmp_29_fu_2125_p1;
    sc_signal< sc_lv<107> > tmp_30_fu_2132_p3;
    sc_signal< sc_lv<108> > ret_V_22_fu_2140_p2;
    sc_signal< sc_lv<107> > ret_V_38_cast_fu_2146_p2;
    sc_signal< sc_lv<58> > tmp_41_fu_2170_p4;
    sc_signal< sc_lv<1> > tmp_48_fu_2162_p3;
    sc_signal< sc_lv<59> > tmp_70_cast_fu_2152_p4;
    sc_signal< sc_lv<59> > tmp_33_fu_2180_p3;
    sc_signal< sc_lv<13> > r_exp_V_fu_2188_p2;
    sc_signal< sc_lv<13> > r_exp_V_2_fu_2201_p3;
    sc_signal< sc_lv<3> > tmp_49_fu_2208_p4;
    sc_signal< sc_lv<1> > icmp_fu_2218_p2;
    sc_signal< sc_lv<59> > p_01164_0_in_fu_2193_p3;
    sc_signal< sc_lv<11> > tmp_51_fu_2245_p1;
    sc_signal< sc_lv<11> > out_exp_V_fu_2249_p2;
    sc_signal< sc_lv<52> > tmp_V_fu_2235_p4;
    sc_signal< sc_lv<1> > tmp_50_fu_2266_p3;
    sc_signal< sc_lv<16> > grp_fu_2286_p0;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to21;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<54> > b_frac1_V1_fu_824_p10;
    sc_signal< sc_lv<75> > r_V_24_fu_854_p00;
    sc_signal< sc_lv<75> > r_V_24_fu_854_p10;
    sc_signal< sc_lv<79> > r_V_25_fu_999_p00;
    sc_signal< sc_lv<79> > r_V_25_fu_999_p10;
    sc_signal< sc_lv<89> > r_V_26_fu_1081_p00;
    sc_signal< sc_lv<89> > r_V_26_fu_1081_p10;
    sc_signal< sc_lv<98> > r_V_27_fu_1171_p00;
    sc_signal< sc_lv<98> > r_V_27_fu_1171_p10;
    sc_signal< sc_lv<93> > r_V_28_fu_1261_p00;
    sc_signal< sc_lv<93> > r_V_28_fu_1261_p10;
    sc_signal< sc_lv<88> > r_V_29_fu_1351_p00;
    sc_signal< sc_lv<88> > r_V_29_fu_1351_p10;
    sc_signal< sc_lv<83> > r_V_30_fu_1437_p00;
    sc_signal< sc_lv<83> > r_V_30_fu_1437_p10;
    sc_signal< sc_lv<79> > r_V_34_fu_1952_p00;
    sc_signal< sc_lv<79> > r_V_34_fu_1952_p10;
    sc_signal< sc_lv<93> > r_V_35_fu_2016_p00;
    sc_signal< sc_lv<93> > r_V_35_fu_2016_p10;
    sc_signal< sc_lv<100> > r_V_36_fu_2099_p00;
    sc_signal< sc_lv<100> > r_V_36_fu_2099_p10;
    sc_signal< bool > ap_condition_2144;
    sc_signal< bool > ap_condition_896;
    sc_signal< bool > ap_condition_900;
    sc_signal< bool > ap_condition_132;
    sc_signal< bool > ap_condition_888;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_3FF0000000000000;
    static const sc_lv<64> ap_const_lv64_7FF0000000000000;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<12> ap_const_lv12_C02;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<13> ap_const_lv13_1000;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_65;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<34> ap_const_lv34_0;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<32> ap_const_lv32_73;
    static const sc_lv<32> ap_const_lv32_72;
    static const sc_lv<23> ap_const_lv23_400000;
    static const sc_lv<44> ap_const_lv44_0;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_7D;
    static const sc_lv<32> ap_const_lv32_77;
    static const sc_lv<28> ap_const_lv28_8000000;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_82;
    static const sc_lv<32> ap_const_lv32_7C;
    static const sc_lv<90> ap_const_lv90_58B90BFBE8E7BCD5E4F1;
    static const sc_lv<33> ap_const_lv33_100000000;
    static const sc_lv<26> ap_const_lv26_0;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_87;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<45> ap_const_lv45_0;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_75;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<83> ap_const_lv83_58B90BFBE8E7BCD5E4;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<64> ap_const_lv64_7FFFFFFFFFFFFFFF;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<59> ap_const_lv59_10;
    static const sc_lv<49> ap_const_lv49_0;
    static const sc_lv<32> ap_const_lv32_6B;
    static const sc_lv<32> ap_const_lv32_6A;
    static const sc_lv<13> ap_const_lv13_1FFF;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<13> ap_const_lv13_1C02;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<31> ap_const_lv31_5C55;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Elog2_V_fu_1450_p1();
    void thread_Elog2_V_fu_1450_p2();
    void thread_Z3_V_fu_1872_p4();
    void thread_Z4_V_fu_1882_p1();
    void thread_Z4_ind_V_fu_1886_p4();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state21_pp0_stage0_iter20();
    void thread_ap_block_state22_pp0_stage0_iter21();
    void thread_ap_block_state23_pp0_stage0_iter22();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_condition_132();
    void thread_ap_condition_2144();
    void thread_ap_condition_888();
    void thread_ap_condition_896();
    void thread_ap_condition_900();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to21();
    void thread_ap_phi_mux_p_1_in_phi_fu_586_p14();
    void thread_ap_phi_reg_pp0_iter0_p_1_in_reg_580();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_b_exp_1_fu_774_p2();
    void thread_b_exp_3_fu_780_p3();
    void thread_b_exp_fu_636_p2();
    void thread_b_frac1_V1_fu_824_p1();
    void thread_b_frac1_V1_fu_824_p10();
    void thread_b_frac1_V1_fu_824_p2();
    void thread_b_frac_V_1_fu_813_p3();
    void thread_brmerge_fu_716_p2();
    void thread_eZ_V_1_fu_965_p3();
    void thread_eZ_V_2_fu_1044_p4();
    void thread_eZ_V_3_fu_1137_p3();
    void thread_eZ_V_4_fu_1227_p3();
    void thread_eZ_V_5_fu_1317_p3();
    void thread_eZ_V_6_fu_1480_p3();
    void thread_eZ_V_fu_892_p3();
    void thread_exp_Z1P_m_1_V_fu_2071_p4();
    void thread_exp_Z1P_m_1_l_V_fu_2065_p2();
    void thread_exp_Z1_hi_V_fu_2081_p4();
    void thread_exp_Z2P_m_1_V_fu_1981_p2();
    void thread_f_Z4_V_fu_1906_p4();
    void thread_grp_fu_2286_p0();
    void thread_icmp_fu_2218_p2();
    void thread_index0_V_fu_764_p4();
    void thread_lhs_V_10_fu_1177_p1();
    void thread_lhs_V_11_fu_1234_p3();
    void thread_lhs_V_12_fu_1267_p1();
    void thread_lhs_V_12_i_cast_fu_1241_p1();
    void thread_lhs_V_13_fu_1324_p3();
    void thread_lhs_V_14_fu_1357_p1();
    void thread_lhs_V_15_fu_1487_p3();
    void thread_lhs_V_15_i_cast_fu_1331_p1();
    void thread_lhs_V_16_fu_1916_p1();
    void thread_lhs_V_17_fu_2048_p5();
    void thread_lhs_V_18_fu_2114_p3();
    void thread_lhs_V_18_i_cast_fu_1494_p1();
    void thread_lhs_V_1_fu_922_p1();
    void thread_lhs_V_1_i_cast_fu_908_p1();
    void thread_lhs_V_22_cast_fu_2058_p1();
    void thread_lhs_V_2_fu_972_p3();
    void thread_lhs_V_3_cast_fu_1631_p1();
    void thread_lhs_V_3_fu_1623_p3();
    void thread_lhs_V_4_fu_1053_p3();
    void thread_lhs_V_4_i_cast_fu_979_p1();
    void thread_lhs_V_5_cast_fu_1668_p1();
    void thread_lhs_V_5_fu_1661_p3();
    void thread_lhs_V_6_fu_1087_p1();
    void thread_lhs_V_6_i_cast_fu_1060_p1();
    void thread_lhs_V_7_fu_1840_p1();
    void thread_lhs_V_8_fu_2105_p1();
    void thread_lhs_V_9_fu_1144_p3();
    void thread_lhs_V_9_i_cast_fu_1151_p1();
    void thread_lhs_V_fu_900_p3();
    void thread_log_sum_V_1_fu_1577_p2();
    void thread_log_sum_V_i_cast_fu_1655_p1();
    void thread_m_fix_hi_V_fu_1730_p4();
    void thread_m_fix_l_V1_fu_1712_p3();
    void thread_m_frac_l_V_fu_1694_p3();
    void thread_not_Val2_i_fu_660_p2();
    void thread_or_cond1_fu_2224_p2();
    void thread_out_exp_V_fu_2249_p2();
    void thread_p_01164_0_in_fu_2193_p3();
    void thread_p_Result_17_fu_1773_p3();
    void thread_p_Result_24_fu_793_p4();
    void thread_p_Result_25_fu_1740_p3();
    void thread_p_Result_26_fu_2255_p4();
    void thread_p_Result_s_fu_610_p3();
    void thread_p_Val2_19_fu_1037_p3();
    void thread_p_Val2_s_fu_606_p1();
    void thread_p_cast_fu_2273_p3();
    void thread_p_mux_cast_fu_2041_p3();
    void thread_pow_reduce_anonymo_12_address0();
    void thread_pow_reduce_anonymo_12_ce0();
    void thread_pow_reduce_anonymo_13_address0();
    void thread_pow_reduce_anonymo_13_ce0();
    void thread_pow_reduce_anonymo_14_address0();
    void thread_pow_reduce_anonymo_14_ce0();
    void thread_pow_reduce_anonymo_15_address0();
    void thread_pow_reduce_anonymo_15_ce0();
    void thread_pow_reduce_anonymo_16_address0();
    void thread_pow_reduce_anonymo_16_ce0();
    void thread_pow_reduce_anonymo_17_address0();
    void thread_pow_reduce_anonymo_17_ce0();
    void thread_pow_reduce_anonymo_18_address0();
    void thread_pow_reduce_anonymo_18_ce0();
    void thread_pow_reduce_anonymo_19_address0();
    void thread_pow_reduce_anonymo_19_ce0();
    void thread_pow_reduce_anonymo_20_address0();
    void thread_pow_reduce_anonymo_20_ce0();
    void thread_pow_reduce_anonymo_21_address0();
    void thread_pow_reduce_anonymo_21_ce0();
    void thread_pow_reduce_anonymo_9_address0();
    void thread_pow_reduce_anonymo_9_ce0();
    void thread_pow_reduce_anonymo_address0();
    void thread_pow_reduce_anonymo_address1();
    void thread_pow_reduce_anonymo_ce0();
    void thread_pow_reduce_anonymo_ce1();
    void thread_r_V_23_fu_809_p1();
    void thread_r_V_24_fu_854_p0();
    void thread_r_V_24_fu_854_p00();
    void thread_r_V_24_fu_854_p1();
    void thread_r_V_24_fu_854_p10();
    void thread_r_V_24_fu_854_p2();
    void thread_r_V_25_fu_999_p0();
    void thread_r_V_25_fu_999_p00();
    void thread_r_V_25_fu_999_p1();
    void thread_r_V_25_fu_999_p10();
    void thread_r_V_25_fu_999_p2();
    void thread_r_V_26_fu_1081_p0();
    void thread_r_V_26_fu_1081_p00();
    void thread_r_V_26_fu_1081_p1();
    void thread_r_V_26_fu_1081_p10();
    void thread_r_V_26_fu_1081_p2();
    void thread_r_V_27_fu_1171_p0();
    void thread_r_V_27_fu_1171_p00();
    void thread_r_V_27_fu_1171_p1();
    void thread_r_V_27_fu_1171_p10();
    void thread_r_V_27_fu_1171_p2();
    void thread_r_V_28_fu_1261_p0();
    void thread_r_V_28_fu_1261_p00();
    void thread_r_V_28_fu_1261_p1();
    void thread_r_V_28_fu_1261_p10();
    void thread_r_V_28_fu_1261_p2();
    void thread_r_V_29_fu_1351_p0();
    void thread_r_V_29_fu_1351_p00();
    void thread_r_V_29_fu_1351_p1();
    void thread_r_V_29_fu_1351_p10();
    void thread_r_V_29_fu_1351_p2();
    void thread_r_V_30_fu_1437_p0();
    void thread_r_V_30_fu_1437_p00();
    void thread_r_V_30_fu_1437_p1();
    void thread_r_V_30_fu_1437_p10();
    void thread_r_V_30_fu_1437_p2();
    void thread_r_V_31_fu_1607_p0();
    void thread_r_V_31_fu_1607_p1();
    void thread_r_V_31_fu_1607_p2();
    void thread_r_V_33_fu_1824_p1();
    void thread_r_V_33_fu_1824_p2();
    void thread_r_V_34_fu_1952_p0();
    void thread_r_V_34_fu_1952_p00();
    void thread_r_V_34_fu_1952_p1();
    void thread_r_V_34_fu_1952_p10();
    void thread_r_V_34_fu_1952_p2();
    void thread_r_V_35_fu_2016_p0();
    void thread_r_V_35_fu_2016_p00();
    void thread_r_V_35_fu_2016_p1();
    void thread_r_V_35_fu_2016_p10();
    void thread_r_V_35_fu_2016_p2();
    void thread_r_V_36_fu_2099_p0();
    void thread_r_V_36_fu_2099_p00();
    void thread_r_V_36_fu_2099_p1();
    void thread_r_V_36_fu_2099_p10();
    void thread_r_V_36_fu_2099_p2();
    void thread_r_V_cast_fu_1603_p1();
    void thread_r_V_s_fu_802_p3();
    void thread_r_exp_V_2_fu_2201_p3();
    void thread_r_exp_V_3_fu_1803_p3();
    void thread_r_exp_V_fu_2188_p2();
    void thread_ret_V_10_fu_1281_p2();
    void thread_ret_V_11_fu_1339_p2();
    void thread_ret_V_12_fu_1371_p2();
    void thread_ret_V_13_fu_1502_p2();
    void thread_ret_V_14_fu_1519_p2();
    void thread_ret_V_15_fu_1639_p2();
    void thread_ret_V_16_fu_1678_p2();
    void thread_ret_V_18_fu_1846_p2();
    void thread_ret_V_19_fu_1923_p2();
    void thread_ret_V_20_fu_1941_p1();
    void thread_ret_V_21_fu_2108_p2();
    void thread_ret_V_22_fu_2140_p2();
    void thread_ret_V_2_fu_916_p2();
    void thread_ret_V_38_cast_fu_2146_p2();
    void thread_ret_V_3_fu_929_p2();
    void thread_ret_V_4_fu_987_p2();
    void thread_ret_V_5_fu_1068_p2();
    void thread_ret_V_6_fu_1101_p2();
    void thread_ret_V_7_fu_1159_p2();
    void thread_ret_V_8_fu_1191_p2();
    void thread_ret_V_9_fu_1249_p2();
    void thread_ret_V_i_i_fu_1017_p2();
    void thread_ret_V_s_fu_1672_p2();
    void thread_rhs_V_10_fu_1270_p3();
    void thread_rhs_V_11_fu_1335_p1();
    void thread_rhs_V_11_i_cast_fu_1277_p1();
    void thread_rhs_V_12_fu_1360_p3();
    void thread_rhs_V_13_fu_1498_p1();
    void thread_rhs_V_14_fu_1508_p3();
    void thread_rhs_V_14_i_cast_fu_1367_p1();
    void thread_rhs_V_15_fu_1919_p1();
    void thread_rhs_V_17_i_cast_fu_1515_p1();
    void thread_rhs_V_1_fu_926_p1();
    void thread_rhs_V_1_i_i_cast_fu_1013_p1();
    void thread_rhs_V_1_i_i_fu_1005_p3();
    void thread_rhs_V_2_fu_983_p1();
    void thread_rhs_V_3_fu_1752_p3();
    void thread_rhs_V_4_fu_1843_p1();
    void thread_rhs_V_5_cast_fu_2122_p1();
    void thread_rhs_V_5_fu_1064_p1();
    void thread_rhs_V_5_i_cast_fu_1097_p1();
    void thread_rhs_V_6_fu_1090_p3();
    void thread_rhs_V_7_fu_1155_p1();
    void thread_rhs_V_8_fu_1180_p3();
    void thread_rhs_V_8_i_cast_fu_1187_p1();
    void thread_rhs_V_9_fu_1245_p1();
    void thread_rhs_V_cast_fu_1635_p1();
    void thread_rhs_V_fu_912_p1();
    void thread_sf_fu_870_p4();
    void thread_ssdm_int_V_write_ass_1_fu_1460_p1();
    void thread_ssdm_int_V_write_ass_2_fu_1464_p1();
    void thread_ssdm_int_V_write_ass_3_fu_1468_p1();
    void thread_ssdm_int_V_write_ass_4_fu_1472_p1();
    void thread_ssdm_int_V_write_ass_5_fu_1476_p1();
    void thread_ssdm_int_V_write_ass_6_fu_1525_p1();
    void thread_ssdm_int_V_write_ass_7_fu_1593_p4();
    void thread_ssdm_int_V_write_ass_fu_1456_p1();
    void thread_sum_V_fu_1658_p1();
    void thread_tmp15_fu_1529_p2();
    void thread_tmp16_fu_1535_p2();
    void thread_tmp17_fu_1551_p2();
    void thread_tmp18_fu_1557_p2();
    void thread_tmp19_cast_fu_1541_p1();
    void thread_tmp19_fu_1567_p2();
    void thread_tmp20_cast_fu_1573_p1();
    void thread_tmp22_cast_fu_1563_p1();
    void thread_tmp23_cast_fu_1977_p1();
    void thread_tmp23_fu_1972_p2();
    void thread_tmp24_cast_fu_2062_p1();
    void thread_tmp24_fu_2036_p2();
    void thread_tmp_11_fu_879_p4();
    void thread_tmp_11_i_fu_2001_p4();
    void thread_tmp_123_i_i_fu_1411_p1();
    void thread_tmp_12_fu_888_p1();
    void thread_tmp_130_i_i_fu_1407_p1();
    void thread_tmp_133_i_i_fu_1443_p1();
    void thread_tmp_136_i_i_fu_1427_p1();
    void thread_tmp_139_i_i_fu_1423_p1();
    void thread_tmp_142_i_i_fu_1419_p1();
    void thread_tmp_145_i_i_fu_1415_p1();
    void thread_tmp_14_i_cast_fu_2032_p1();
    void thread_tmp_15_fu_1613_p4();
    void thread_tmp_178_i1_fu_690_p2();
    void thread_tmp_17_fu_1783_p2();
    void thread_tmp_19_fu_1997_p1();
    void thread_tmp_1_fu_648_p2();
    void thread_tmp_1_i_fu_1933_p4();
    void thread_tmp_20_fu_756_p3();
    void thread_tmp_21_fu_1764_p4();
    void thread_tmp_24_fu_1583_p4();
    void thread_tmp_24_not_fu_710_p2();
    void thread_tmp_25_fu_1789_p2();
    void thread_tmp_26_fu_1795_p3();
    void thread_tmp_28_fu_1684_p4();
    void thread_tmp_29_fu_2125_p1();
    void thread_tmp_2_fu_696_p2();
    void thread_tmp_30_fu_2132_p3();
    void thread_tmp_31_fu_860_p1();
    void thread_tmp_32_fu_1702_p4();
    void thread_tmp_33_fu_2180_p3();
    void thread_tmp_34_fu_1958_p4();
    void thread_tmp_35_fu_1815_p2();
    void thread_tmp_36_fu_863_p3();
    void thread_tmp_37_fu_2229_p2();
    void thread_tmp_38_fu_1033_p1();
    void thread_tmp_3_fu_702_p3();
    void thread_tmp_3_i_fu_1929_p1();
    void thread_tmp_40_fu_2022_p4();
    void thread_tmp_41_fu_2170_p4();
    void thread_tmp_44_fu_1780_p1();
    void thread_tmp_47_fu_2128_p1();
    void thread_tmp_48_fu_2162_p3();
    void thread_tmp_49_fu_2208_p4();
    void thread_tmp_4_fu_788_p1();
    void thread_tmp_4_i_fu_1896_p1();
    void thread_tmp_50_fu_2266_p3();
    void thread_tmp_51_fu_2245_p1();
    void thread_tmp_5_fu_722_p2();
    void thread_tmp_5_i_fu_1901_p1();
    void thread_tmp_6_fu_728_p3();
    void thread_tmp_70_cast_fu_2152_p4();
    void thread_tmp_75_cast_fu_1811_p1();
    void thread_tmp_7_fu_736_p2();
    void thread_tmp_8_fu_742_p3();
    void thread_tmp_9_fu_750_p2();
    void thread_tmp_9_i_cast_fu_1968_p1();
    void thread_tmp_V_3_fu_618_p4();
    void thread_tmp_V_4_fu_628_p1();
    void thread_tmp_V_fu_2235_p4();
    void thread_tmp_fu_1545_p2();
    void thread_tmp_i7_fu_684_p2();
    void thread_tmp_i9_fu_678_p2();
    void thread_tmp_i_cast_fu_632_p1();
    void thread_tmp_s_fu_642_p2();
    void thread_x_is_1_fu_654_p2();
    void thread_x_is_n1_fu_672_p2();
    void thread_x_is_p1_fu_666_p2();
    void thread_z1_V_fu_840_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
