#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jul  1 02:37:32 2025
# Process ID: 3672
# Current directory: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7972 C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.xpr
# Log file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/vivado.log
# Journal file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.xpr
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_red_pitaya_dac:1.0 axis_red_pitaya_dac_0
endgroup
delete_bd_objs [get_bd_cells axis_red_pitaya_dac_0]
copy_bd_objs /  [get_bd_ports {dac_dat_o}]
set_property location {2083 874} [get_bd_ports dac_dat_o]
undo
delete_bd_objs [get_bd_ports dac_dat_o1]
create_bd_cell -type module -reference frequency_counter frequency_counter_0
delete_bd_objs [get_bd_cells frequency_counter_0]
save_bd_design
update_module_reference system_frequency_counter_0_0
update_module_reference system_pow2_0_0
create_bd_cell -type module -reference freq_to_voltage freq_to_voltage_0
set_property location {5 1505 953} [get_bd_cells freq_to_voltage_0]
connect_bd_net [get_bd_pins freq_to_voltage_0/frequency_in] [get_bd_pins FrequencyCounter/counter_output]
connect_bd_net [get_bd_pins freq_to_voltage_0/clk] [get_bd_pins DataAcquisition/adc_clk]
delete_bd_objs [get_bd_nets axis_red_pitaya_dac_0_dac_dat]
delete_bd_objs [get_bd_nets axis_red_pitaya_dac_0_dac_wrt]
delete_bd_objs [get_bd_nets axis_red_pitaya_dac_0_dac_sel]
delete_bd_objs [get_bd_nets axis_red_pitaya_dac_0_dac_rst]
delete_bd_objs [get_bd_nets axis_red_pitaya_dac_0_dac_clk]
connect_bd_net [get_bd_ports dac_dat_o] [get_bd_pins freq_to_voltage_0/voltage_out]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets freq_to_voltage_0_voltage_out]
connect_bd_net [get_bd_ports dac_dat_o] [get_bd_pins SignalGenerator/dac_dat_o]
connect_bd_net [get_bd_ports dac_wrt_o] [get_bd_pins SignalGenerator/dac_wrt_o]
connect_bd_net [get_bd_ports dac_sel_o] [get_bd_pins SignalGenerator/dac_sel_o]
connect_bd_net [get_bd_ports dac_rst_o] [get_bd_pins SignalGenerator/dac_rst_o]
connect_bd_net [get_bd_ports dac_clk_o] [get_bd_pins SignalGenerator/dac_clk_o]
save_bd_design
delete_bd_objs [get_bd_nets signal_decoder_0_led_out]
set_property location {2116 941} [get_bd_ports led_o]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
startgroup
connect_bd_net [get_bd_ports led_o] [get_bd_pins xlslice_0/Dout]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins xlslice_0/Din]
endgroup
delete_bd_objs [get_bd_nets xlslice_0_Dout]
connect_bd_net [get_bd_pins freq_to_voltage_0/voltage_out] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_ports led_o] [get_bd_pins xlslice_0/Dout]
startgroup
set_property -dict [list CONFIG.DIN_FROM {7} CONFIG.DIN_WIDTH {14} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
