HelpInfo,D:\Libero Soc\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Libero Soc\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:cyq_BasGate
Implementation;Synthesis||null||@N: Running in 64-bit mode||cyq_BasGate.srr(11);liberoaction://cross_probe/hdl/file/'D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||cyq_BasGate.srr(15);liberoaction://cross_probe/hdl/file/'D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.srr'/linenumber/15||null;null
Implementation;Synthesis|| CG364 ||@N: Synthesizing module cyq_BasGate in library work.||cyq_BasGate.srr(26);liberoaction://cross_probe/hdl/file/'D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.srr'/linenumber/26||cyq_gate.v(2);liberoaction://cross_probe/hdl/file/'D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\hdl\cyq_gate.v'/linenumber/2
Implementation;Synthesis||null||@N: Running in 64-bit mode||cyq_BasGate.srr(38);liberoaction://cross_probe/hdl/file/'D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.srr'/linenumber/38||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||cyq_BasGate.srr(59);liberoaction://cross_probe/hdl/file/'D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.srr'/linenumber/59||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||cyq_BasGate.srr(82);liberoaction://cross_probe/hdl/file/'D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.srr'/linenumber/82||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||cyq_BasGate.srr(83);liberoaction://cross_probe/hdl/file/'D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.srr'/linenumber/83||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.sap.||cyq_BasGate.srr(104);liberoaction://cross_probe/hdl/file/'D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.srr'/linenumber/104||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||cyq_BasGate.srr(131);liberoaction://cross_probe/hdl/file/'D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.srr'/linenumber/131||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||cyq_BasGate.srr(132);liberoaction://cross_probe/hdl/file/'D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.srr'/linenumber/132||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||cyq_BasGate.srr(237);liberoaction://cross_probe/hdl/file/'D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.srr'/linenumber/237||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||cyq_BasGate.srr(239);liberoaction://cross_probe/hdl/file/'D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.srr'/linenumber/239||null;null
Implementation;Compile;RootName:cyq_BasGate
Implementation;Compile||(null)||Please refer to the log file for details||cyq_BasGate_compile_log.rpt;liberoaction://open_report/file/cyq_BasGate_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:cyq_BasGate
