

================================================================
== Vivado HLS Report for 'CCLabel_calCentroid'
================================================================
* Date:           Fri Mar 03 22:38:01 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        ConnectedComponentLabeling_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.91|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        |- Loop 2     |    ?|    ?|        26|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 34
* Pipeline: 2
  Pipeline-0: II = 2, D = 2, States = { 4 5 }
  Pipeline-1: II = 1, D = 26, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	8  / (!tmp)
3 --> 
	4  / (!tmp_7)
	7  / (tmp_7)
4 --> 
	5  / true
5 --> 
	6  / (tmp_6_i)
	4  / (!tmp_6_i)
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
	34  / (!tmp_8)
	9  / (tmp_8)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	8  / true
34 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_35 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface([40 x i32]* %Y, [5 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_36 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface([40 x i32]* %X, [5 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: setCount_read [1/1] 0.00ns
:2  %setCount_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %setCount)

ST_1: stg_38 [1/1] 1.57ns
:3  br label %1


 <State 2>: 2.52ns
ST_2: temp_1 [1/1] 0.00ns
:0  %temp_1 = phi i32 [ 1, %0 ], [ %i, %._crit_edge ]

ST_2: tmp [1/1] 2.52ns
:1  %tmp = icmp ult i32 %temp_1, %setCount_read

ST_2: stg_41 [1/1] 0.00ns
:2  br i1 %tmp, label %2, label %.preheader.preheader

ST_2: tmp_s [1/1] 0.00ns
:2  %tmp_s = zext i32 %temp_1 to i64

ST_2: set_addr [1/1] 0.00ns
:3  %set_addr = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_s

ST_2: set_load [2/2] 2.39ns
:4  %set_load = load i32* %set_addr, align 4

ST_2: centroidDataCount [1/1] 0.00ns
.preheader.preheader:0  %centroidDataCount = alloca i32, align 4

ST_2: stg_46 [1/1] 1.57ns
.preheader.preheader:1  store i32 0, i32* %centroidDataCount, align 4

ST_2: stg_47 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader


 <State 3>: 6.48ns
ST_3: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_3: stg_49 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: set_load [1/2] 2.39ns
:4  %set_load = load i32* %set_addr, align 4

ST_3: tmp_7 [1/1] 2.52ns
:5  %tmp_7 = icmp eq i32 %set_load, %temp_1

ST_3: stg_52 [1/1] 1.57ns
:6  br i1 %tmp_7, label %._crit_edge, label %.preheader23


 <State 4>: 2.39ns
ST_4: root [1/1] 0.00ns
.preheader23:0  %root = phi i32 [ %temp, %3 ], [ %temp_1, %2 ]

ST_4: tmp_i [1/1] 0.00ns
.preheader23:1  %tmp_i = sext i32 %root to i64

ST_4: set_addr_1 [1/1] 0.00ns
.preheader23:2  %set_addr_1 = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_i

ST_4: temp [2/2] 2.39ns
.preheader23:3  %temp = load i32* %set_addr_1, align 4


 <State 5>: 4.91ns
ST_5: temp [1/2] 2.39ns
.preheader23:3  %temp = load i32* %set_addr_1, align 4

ST_5: tmp_6_i [1/1] 2.52ns
.preheader23:4  %tmp_6_i = icmp eq i32 %root, %temp

ST_5: stg_59 [1/1] 0.00ns
.preheader23:5  br i1 %tmp_6_i, label %find.exit, label %3

ST_5: tmp_1_i [1/1] 0.00ns
:0  %tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

ST_5: stg_61 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1_i) nounwind

ST_5: stg_63 [1/1] 0.00ns
:3  br label %.preheader23


 <State 6>: 2.39ns
ST_6: totalIntensity_addr [1/1] 0.00ns
find.exit:0  %totalIntensity_addr = getelementptr inbounds [40 x i32]* @totalIntensity, i64 0, i64 %tmp_s

ST_6: totalIntensity_load [2/2] 2.39ns
find.exit:1  %totalIntensity_load = load i32* %totalIntensity_addr, align 4

ST_6: tmp_9 [1/1] 0.00ns
find.exit:2  %tmp_9 = zext i32 %root to i64

ST_6: totalIntensity_addr_1 [1/1] 0.00ns
find.exit:3  %totalIntensity_addr_1 = getelementptr inbounds [40 x i32]* @totalIntensity, i64 0, i64 %tmp_9

ST_6: totalIntensity_load_1 [2/2] 2.39ns
find.exit:4  %totalIntensity_load_1 = load i32* %totalIntensity_addr_1, align 4

ST_6: x_addr [1/1] 0.00ns
find.exit:7  %x_addr = getelementptr inbounds [40 x i32]* @x_r, i64 0, i64 %tmp_s

ST_6: x_load [2/2] 2.39ns
find.exit:8  %x_load = load i32* %x_addr, align 4

ST_6: x_addr_1 [1/1] 0.00ns
find.exit:9  %x_addr_1 = getelementptr inbounds [40 x i32]* @x_r, i64 0, i64 %tmp_9

ST_6: x_load_1 [2/2] 2.39ns
find.exit:10  %x_load_1 = load i32* %x_addr_1, align 4

ST_6: y_addr [1/1] 0.00ns
find.exit:13  %y_addr = getelementptr inbounds [40 x i32]* @y_r, i64 0, i64 %tmp_s

ST_6: y_load [2/2] 2.39ns
find.exit:14  %y_load = load i32* %y_addr, align 4

ST_6: y_addr_1 [1/1] 0.00ns
find.exit:15  %y_addr_1 = getelementptr inbounds [40 x i32]* @y_r, i64 0, i64 %tmp_9

ST_6: y_load_1 [2/2] 2.39ns
find.exit:16  %y_load_1 = load i32* %y_addr_1, align 4

ST_6: status_addr [1/1] 0.00ns
find.exit:19  %status_addr = getelementptr inbounds [40 x i1]* @status, i64 0, i64 %tmp_s

ST_6: stg_78 [1/1] 2.39ns
find.exit:20  store i1 false, i1* %status_addr, align 1


 <State 7>: 7.22ns
ST_7: totalIntensity_load [1/2] 2.39ns
find.exit:1  %totalIntensity_load = load i32* %totalIntensity_addr, align 4

ST_7: totalIntensity_load_1 [1/2] 2.39ns
find.exit:4  %totalIntensity_load_1 = load i32* %totalIntensity_addr_1, align 4

ST_7: tmp_4 [1/1] 2.44ns
find.exit:5  %tmp_4 = add i32 %totalIntensity_load_1, %totalIntensity_load

ST_7: stg_82 [1/1] 2.39ns
find.exit:6  store i32 %tmp_4, i32* %totalIntensity_addr_1, align 4

ST_7: x_load [1/2] 2.39ns
find.exit:8  %x_load = load i32* %x_addr, align 4

ST_7: x_load_1 [1/2] 2.39ns
find.exit:10  %x_load_1 = load i32* %x_addr_1, align 4

ST_7: tmp_5 [1/1] 2.44ns
find.exit:11  %tmp_5 = add i32 %x_load_1, %x_load

ST_7: stg_86 [1/1] 2.39ns
find.exit:12  store i32 %tmp_5, i32* %x_addr_1, align 4

ST_7: y_load [1/2] 2.39ns
find.exit:14  %y_load = load i32* %y_addr, align 4

ST_7: y_load_1 [1/2] 2.39ns
find.exit:16  %y_load_1 = load i32* %y_addr_1, align 4

ST_7: tmp_6 [1/1] 2.44ns
find.exit:17  %tmp_6 = add i32 %y_load_1, %y_load

ST_7: stg_90 [1/1] 2.39ns
find.exit:18  store i32 %tmp_6, i32* %y_addr_1, align 4

ST_7: stg_91 [1/1] 0.00ns
find.exit:21  br label %._crit_edge

ST_7: empty_6 [1/1] 0.00ns
._crit_edge:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2)

ST_7: i [1/1] 2.44ns
._crit_edge:1  %i = add i32 %temp_1, 1

ST_7: stg_94 [1/1] 0.00ns
._crit_edge:2  br label %1


 <State 8>: 2.52ns
ST_8: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i32 [ %i_2, %._crit_edge1 ], [ 1, %.preheader.preheader ]

ST_8: tmp_8 [1/1] 2.52ns
.preheader:1  %tmp_8 = icmp ult i32 %i_1, %setCount_read

ST_8: stg_97 [1/1] 0.00ns
.preheader:2  br i1 %tmp_8, label %4, label %5

ST_8: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = zext i32 %i_1 to i64

ST_8: status_addr_1 [1/1] 0.00ns
:3  %status_addr_1 = getelementptr inbounds [40 x i1]* @status, i64 0, i64 %tmp_1

ST_8: status_load [2/2] 2.39ns
:4  %status_load = load i1* %status_addr_1, align 1

ST_8: i_2 [1/1] 2.44ns
._crit_edge1:1  %i_2 = add i32 %i_1, 1


 <State 9>: 2.39ns
ST_9: status_load [1/2] 2.39ns
:4  %status_load = load i1* %status_addr_1, align 1

ST_9: stg_103 [1/1] 0.00ns
:5  br i1 %status_load, label %_ifconv, label %._crit_edge1

ST_9: x_addr_2 [1/1] 0.00ns
_ifconv:1  %x_addr_2 = getelementptr inbounds [40 x i32]* @x_r, i64 0, i64 %tmp_1

ST_9: x_load_2 [2/2] 2.39ns
_ifconv:2  %x_load_2 = load i32* %x_addr_2, align 4

ST_9: totalIntensity_addr_2 [1/1] 0.00ns
_ifconv:4  %totalIntensity_addr_2 = getelementptr inbounds [40 x i32]* @totalIntensity, i64 0, i64 %tmp_1

ST_9: totalIntensity_load_2 [2/2] 2.39ns
_ifconv:5  %totalIntensity_load_2 = load i32* %totalIntensity_addr_2, align 4

ST_9: y_addr_2 [1/1] 0.00ns
_ifconv:31  %y_addr_2 = getelementptr inbounds [40 x i32]* @y_r, i64 0, i64 %tmp_1

ST_9: y_load_2 [2/2] 2.39ns
_ifconv:32  %y_load_2 = load i32* %y_addr_2, align 4


 <State 10>: 2.39ns
ST_10: x_load_2 [1/2] 2.39ns
_ifconv:2  %x_load_2 = load i32* %x_addr_2, align 4

ST_10: totalIntensity_load_2 [1/2] 2.39ns
_ifconv:5  %totalIntensity_load_2 = load i32* %totalIntensity_addr_2, align 4

ST_10: y_load_2 [1/2] 2.39ns
_ifconv:32  %y_load_2 = load i32* %y_addr_2, align 4


 <State 11>: 6.41ns
ST_11: tmp_10 [6/6] 6.41ns
_ifconv:3  %tmp_10 = uitofp i32 %x_load_2 to float

ST_11: tmp_11 [6/6] 6.41ns
_ifconv:6  %tmp_11 = uitofp i32 %totalIntensity_load_2 to float

ST_11: tmp_14 [6/6] 6.41ns
_ifconv:33  %tmp_14 = uitofp i32 %y_load_2 to float


 <State 12>: 6.41ns
ST_12: tmp_10 [5/6] 6.41ns
_ifconv:3  %tmp_10 = uitofp i32 %x_load_2 to float

ST_12: tmp_11 [5/6] 6.41ns
_ifconv:6  %tmp_11 = uitofp i32 %totalIntensity_load_2 to float

ST_12: tmp_14 [5/6] 6.41ns
_ifconv:33  %tmp_14 = uitofp i32 %y_load_2 to float


 <State 13>: 6.41ns
ST_13: tmp_10 [4/6] 6.41ns
_ifconv:3  %tmp_10 = uitofp i32 %x_load_2 to float

ST_13: tmp_11 [4/6] 6.41ns
_ifconv:6  %tmp_11 = uitofp i32 %totalIntensity_load_2 to float

ST_13: tmp_14 [4/6] 6.41ns
_ifconv:33  %tmp_14 = uitofp i32 %y_load_2 to float


 <State 14>: 6.41ns
ST_14: tmp_10 [3/6] 6.41ns
_ifconv:3  %tmp_10 = uitofp i32 %x_load_2 to float

ST_14: tmp_11 [3/6] 6.41ns
_ifconv:6  %tmp_11 = uitofp i32 %totalIntensity_load_2 to float

ST_14: tmp_14 [3/6] 6.41ns
_ifconv:33  %tmp_14 = uitofp i32 %y_load_2 to float


 <State 15>: 6.41ns
ST_15: tmp_10 [2/6] 6.41ns
_ifconv:3  %tmp_10 = uitofp i32 %x_load_2 to float

ST_15: tmp_11 [2/6] 6.41ns
_ifconv:6  %tmp_11 = uitofp i32 %totalIntensity_load_2 to float

ST_15: tmp_14 [2/6] 6.41ns
_ifconv:33  %tmp_14 = uitofp i32 %y_load_2 to float


 <State 16>: 6.41ns
ST_16: tmp_10 [1/6] 6.41ns
_ifconv:3  %tmp_10 = uitofp i32 %x_load_2 to float

ST_16: tmp_11 [1/6] 6.41ns
_ifconv:6  %tmp_11 = uitofp i32 %totalIntensity_load_2 to float

ST_16: tmp_14 [1/6] 6.41ns
_ifconv:33  %tmp_14 = uitofp i32 %y_load_2 to float


 <State 17>: 6.08ns
ST_17: x_assign [16/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_17: x_assign_1 [16/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 18>: 6.08ns
ST_18: x_assign [15/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_18: x_assign_1 [15/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 19>: 6.08ns
ST_19: x_assign [14/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_19: x_assign_1 [14/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 20>: 6.08ns
ST_20: x_assign [13/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_20: x_assign_1 [13/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 21>: 6.08ns
ST_21: x_assign [12/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_21: x_assign_1 [12/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 22>: 6.08ns
ST_22: x_assign [11/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_22: x_assign_1 [11/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 23>: 6.08ns
ST_23: x_assign [10/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_23: x_assign_1 [10/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 24>: 6.08ns
ST_24: x_assign [9/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_24: x_assign_1 [9/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 25>: 6.08ns
ST_25: x_assign [8/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_25: x_assign_1 [8/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 26>: 6.08ns
ST_26: x_assign [7/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_26: x_assign_1 [7/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 27>: 6.08ns
ST_27: x_assign [6/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_27: x_assign_1 [6/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 28>: 6.08ns
ST_28: x_assign [5/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_28: x_assign_1 [5/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 29>: 6.08ns
ST_29: x_assign [4/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_29: x_assign_1 [4/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 30>: 6.08ns
ST_30: x_assign [3/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_30: x_assign_1 [3/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 31>: 6.08ns
ST_31: x_assign [2/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_31: x_assign_1 [2/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11


 <State 32>: 7.79ns
ST_32: x_assign [1/16] 6.08ns
_ifconv:7  %x_assign = fdiv float %tmp_10, %tmp_11

ST_32: p_Val2_s [1/1] 0.00ns
_ifconv:8  %p_Val2_s = bitcast float %x_assign to i32

ST_32: loc_V [1/1] 0.00ns
_ifconv:9  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_32: loc_V_1 [1/1] 0.00ns
_ifconv:10  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_32: tmp_i_i_i_cast2 [1/1] 0.00ns
_ifconv:13  %tmp_i_i_i_cast2 = zext i8 %loc_V to i9

ST_32: sh_assign [1/1] 1.72ns
_ifconv:14  %sh_assign = add i9 %tmp_i_i_i_cast2, -127

ST_32: isNeg [1/1] 0.00ns
_ifconv:15  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_32: tmp_1_i_i [1/1] 1.72ns
_ifconv:16  %tmp_1_i_i = sub i8 127, %loc_V

ST_32: x_assign_1 [1/16] 6.08ns
_ifconv:34  %x_assign_1 = fdiv float %tmp_14, %tmp_11

ST_32: p_Val2_4 [1/1] 0.00ns
_ifconv:35  %p_Val2_4 = bitcast float %x_assign_1 to i32

ST_32: loc_V_2 [1/1] 0.00ns
_ifconv:36  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30) nounwind

ST_32: loc_V_3 [1/1] 0.00ns
_ifconv:37  %loc_V_3 = trunc i32 %p_Val2_4 to i23

ST_32: tmp_i_i_i1_cast1 [1/1] 0.00ns
_ifconv:40  %tmp_i_i_i1_cast1 = zext i8 %loc_V_2 to i9

ST_32: sh_assign_2 [1/1] 1.72ns
_ifconv:41  %sh_assign_2 = add i9 %tmp_i_i_i1_cast1, -127

ST_32: isNeg_1 [1/1] 0.00ns
_ifconv:42  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

ST_32: tmp_1_i_i1 [1/1] 1.72ns
_ifconv:43  %tmp_1_i_i1 = sub i8 127, %loc_V_2


 <State 33>: 7.91ns
ST_33: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_33: stg_178 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_33: centroidDataCount_load [1/1] 0.00ns
_ifconv:0  %centroidDataCount_load = load i32* %centroidDataCount, align 4

ST_33: p_Result_s [1/1] 0.00ns
_ifconv:11  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_33: tmp_i_i [1/1] 0.00ns
_ifconv:12  %tmp_i_i = zext i24 %p_Result_s to i78

ST_33: tmp_1_i_i_cast [1/1] 0.00ns
_ifconv:17  %tmp_1_i_i_cast = sext i8 %tmp_1_i_i to i9

ST_33: sh_assign_1 [1/1] 1.37ns
_ifconv:18  %sh_assign_1 = select i1 %isNeg, i9 %tmp_1_i_i_cast, i9 %sh_assign

ST_33: sh_assign_1_cast [1/1] 0.00ns
_ifconv:19  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_33: sh_assign_1_cast_cast [1/1] 0.00ns
_ifconv:20  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_33: tmp_2_i_i [1/1] 0.00ns
_ifconv:21  %tmp_2_i_i = zext i32 %sh_assign_1_cast to i78

ST_33: tmp_3_i_i [1/1] 2.78ns
_ifconv:22  %tmp_3_i_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

ST_33: tmp_5_i_i [1/1] 2.78ns
_ifconv:23  %tmp_5_i_i = shl i78 %tmp_i_i, %tmp_2_i_i

ST_33: tmp_18 [1/1] 0.00ns
_ifconv:24  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i, i32 23)

ST_33: tmp_12 [1/1] 0.00ns
_ifconv:25  %tmp_12 = zext i1 %tmp_18 to i32

ST_33: tmp_15 [1/1] 0.00ns
_ifconv:26  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_5_i_i, i32 23, i32 54)

ST_33: result_V [1/1] 1.37ns
_ifconv:27  %result_V = select i1 %isNeg, i32 %tmp_12, i32 %tmp_15

ST_33: tmp_13 [1/1] 0.00ns
_ifconv:28  %tmp_13 = zext i32 %centroidDataCount_load to i64

ST_33: X_addr [1/1] 0.00ns
_ifconv:29  %X_addr = getelementptr [40 x i32]* %X, i64 0, i64 %tmp_13

ST_33: stg_195 [1/1] 2.39ns
_ifconv:30  store i32 %result_V, i32* %X_addr, align 4

ST_33: p_Result_4 [1/1] 0.00ns
_ifconv:38  %p_Result_4 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_3) nounwind

ST_33: tmp_i_i9 [1/1] 0.00ns
_ifconv:39  %tmp_i_i9 = zext i24 %p_Result_4 to i78

ST_33: tmp_1_i_i1_cast [1/1] 0.00ns
_ifconv:44  %tmp_1_i_i1_cast = sext i8 %tmp_1_i_i1 to i9

ST_33: sh_assign_3 [1/1] 1.37ns
_ifconv:45  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_1_i_i1_cast, i9 %sh_assign_2

ST_33: sh_assign_3_cast [1/1] 0.00ns
_ifconv:46  %sh_assign_3_cast = sext i9 %sh_assign_3 to i32

ST_33: sh_assign_3_cast_cast [1/1] 0.00ns
_ifconv:47  %sh_assign_3_cast_cast = sext i9 %sh_assign_3 to i24

ST_33: tmp_2_i_i1 [1/1] 0.00ns
_ifconv:48  %tmp_2_i_i1 = zext i32 %sh_assign_3_cast to i78

ST_33: tmp_3_i_i1 [1/1] 2.78ns
_ifconv:49  %tmp_3_i_i1 = lshr i24 %p_Result_4, %sh_assign_3_cast_cast

ST_33: tmp_5_i_i1 [1/1] 2.78ns
_ifconv:50  %tmp_5_i_i1 = shl i78 %tmp_i_i9, %tmp_2_i_i1

ST_33: tmp_23 [1/1] 0.00ns
_ifconv:51  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i1, i32 23)

ST_33: tmp_16 [1/1] 0.00ns
_ifconv:52  %tmp_16 = zext i1 %tmp_23 to i32

ST_33: tmp_17 [1/1] 0.00ns
_ifconv:53  %tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_5_i_i1, i32 23, i32 54)

ST_33: result_V_1 [1/1] 1.37ns
_ifconv:54  %result_V_1 = select i1 %isNeg_1, i32 %tmp_16, i32 %tmp_17

ST_33: Y_addr [1/1] 0.00ns
_ifconv:55  %Y_addr = getelementptr [40 x i32]* %Y, i64 0, i64 %tmp_13

ST_33: stg_210 [1/1] 2.39ns
_ifconv:56  store i32 %result_V_1, i32* %Y_addr, align 4

ST_33: centroidDataCount_1 [1/1] 2.44ns
_ifconv:57  %centroidDataCount_1 = add i32 %centroidDataCount_load, 1

ST_33: stg_212 [1/1] 1.57ns
_ifconv:58  store i32 %centroidDataCount_1, i32* %centroidDataCount, align 4

ST_33: stg_213 [1/1] 0.00ns
_ifconv:59  br label %._crit_edge1

ST_33: empty_7 [1/1] 0.00ns
._crit_edge1:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3)

ST_33: stg_215 [1/1] 0.00ns
._crit_edge1:2  br label %.preheader


 <State 34>: 0.00ns
ST_34: centroidDataCount_load_1 [1/1] 0.00ns
:0  %centroidDataCount_load_1 = load i32* %centroidDataCount, align 4

ST_34: stg_217 [1/1] 0.00ns
:1  ret i32 %centroidDataCount_load_1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
