Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 458120141d934ddc9469da2f6a38ce79 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_Design_sim_behav xil_defaultlib.CPU_Design_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'w_data_s' [E:/vivadoproject/CPU_Design_two/CPU_Design_two.srcs/sources_1/new/CPU_Design_two.v:1050]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'PC_s' [E:/vivadoproject/CPU_Design_two/CPU_Design_two.srcs/sources_1/new/CPU_Design_two.v:1051]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_ADD
Compiling module xil_defaultlib.PC0
Compiling module xil_defaultlib.PC_addr_ADD
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_B
Compiling module xil_defaultlib.IR_Register
Compiling module xil_defaultlib.Code_Translation
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.immU
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Register_A_B
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register_F
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.CPU_Design_three
Compiling module xil_defaultlib.CPU_Design_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Design_sim_behav
