
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/shifter_5.v" into library work
Parsing module <shifter_5>.
Analyzing Verilog file "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/multiplier_7.v" into library work
Parsing module <multiplier_7>.
Analyzing Verilog file "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/division_8.v" into library work
Parsing module <division_8>.
Analyzing Verilog file "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/compare_6.v" into library work
Parsing module <compare_6>.
Analyzing Verilog file "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/boolean_4.v" into library work
Parsing module <boolean_4>.
Analyzing Verilog file "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/adder_3.v" into library work
Parsing module <adder_3>.
Analyzing Verilog file "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v" into library work
Parsing module <reset_conditioner_2>.
Analyzing Verilog file "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/alu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <adder_3>.

Elaborating module <boolean_4>.
WARNING:HDLCompiler:634 - "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/boolean_4.v" Line 24: Net <preout[7]> does not have a driver.

Elaborating module <shifter_5>.

Elaborating module <compare_6>.

Elaborating module <multiplier_7>.
WARNING:HDLCompiler:634 - "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/multiplier_7.v" Line 20: Net <sum[63]> does not have a driver.

Elaborating module <division_8>.

Elaborating module <reset_conditioner_2>.
WARNING:HDLCompiler:1127 - "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 56: Assignment to rst ignored, since the identifier is never used
WARNING:Xst:2972 - "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 50. All outputs of instance <reset_cond> of block <reset_conditioner_2> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<23:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 50: Output port <out> of the instance <reset_cond> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 56
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 56
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 56
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 56
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 56
    Found 1-bit tristate buffer for signal <avr_rx> created at line 56
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/alu_1.v".
    Found 8-bit 4-to-1 multiplexer for signal <preout> created at line 110.
    Summary:
	inferred   3 Multiplexer(s).
Unit <alu_1> synthesized.

Synthesizing Unit <adder_3>.
    Related source file is "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/adder_3.v".
WARNING:Xst:647 - Input <alufn<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit subtractor for signal <b[7]_unary_minus_1_OUT> created at line 27.
    Found 8-bit adder for signal <preout> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <adder_3> synthesized.

Synthesizing Unit <boolean_4>.
    Related source file is "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/boolean_4.v".
WARNING:Xst:647 - Input <a<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <preout<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit 4-to-1 multiplexer for signal <preout<0>> created at line 32.
    Found 1-bit 4-to-1 multiplexer for signal <preout<1>> created at line 32.
    Found 1-bit 4-to-1 multiplexer for signal <preout<2>> created at line 32.
    Found 1-bit 4-to-1 multiplexer for signal <preout<3>> created at line 32.
    Found 1-bit 4-to-1 multiplexer for signal <preout<4>> created at line 32.
    Found 1-bit 4-to-1 multiplexer for signal <preout<5>> created at line 32.
    Found 1-bit 4-to-1 multiplexer for signal <preout<6>> created at line 32.
    Summary:
	inferred   7 Multiplexer(s).
Unit <boolean_4> synthesized.

Synthesizing Unit <shifter_5>.
    Related source file is "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/shifter_5.v".
WARNING:Xst:647 - Input <b<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit shifter logical left for signal <a[7]_b[2]_shift_left_0_OUT> created at line 25
    Found 8-bit shifter logical right for signal <a[7]_b[2]_shift_right_1_OUT> created at line 28
    Found 8-bit shifter arithmetic right for signal <a[7]_b[2]_shift_right_2_OUT> created at line 31
    Found 8-bit 3-to-1 multiplexer for signal <preout> created at line 23.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_5> synthesized.

Synthesizing Unit <compare_6>.
    Related source file is "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/compare_6.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit subtractor for signal <GND_7_o_GND_7_o_sub_1_OUT<1:0>> created at line 32.
    Found 5-bit shifter logical right for signal <n0010> created at line 32
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <compare_6> synthesized.

Synthesizing Unit <multiplier_7>.
    Related source file is "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/multiplier_7.v".
WARNING:Xst:647 - Input <b<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <sum<63:56>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit adder for signal <_n0097> created at line 22.
    Found 8-bit adder for signal <_n0098> created at line 22.
    Found 8-bit adder for signal <_n0099> created at line 22.
    Found 8-bit adder for signal <_n0100> created at line 22.
    Found 8-bit adder for signal <_n0101> created at line 22.
    Found 8-bit adder for signal <sumofsum> created at line 22.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  28 Multiplexer(s).
Unit <multiplier_7> synthesized.

Synthesizing Unit <division_8>.
    Related source file is "C:/Users/1001201/Downloads/mojoJOJO512/mojo2/mojo/mojo/1D8bitALU/work/planAhead/1D8bitALU/1D8bitALU.srcs/sources_1/imports/verilog/division_8.v".
    Found 8-bit subtractor for signal <GND_9_o_b[7]_sub_2_OUT> created at line 28.
    Found 8-bit subtractor for signal <GND_9_o_b[7]_sub_6_OUT> created at line 28.
    Found 8-bit subtractor for signal <GND_9_o_b[7]_sub_9_OUT> created at line 28.
    Found 8-bit subtractor for signal <GND_9_o_b[7]_sub_12_OUT> created at line 28.
    Found 8-bit subtractor for signal <GND_9_o_b[7]_sub_15_OUT> created at line 28.
    Found 8-bit subtractor for signal <GND_9_o_b[7]_sub_18_OUT> created at line 28.
    Found 8-bit subtractor for signal <GND_9_o_b[7]_sub_21_OUT> created at line 28.
    Found 8-bit comparator lessequal for signal <n0000> created at line 27
    Found 8-bit comparator lessequal for signal <n0005> created at line 27
    Found 8-bit comparator lessequal for signal <n0010> created at line 27
    Found 8-bit comparator lessequal for signal <n0015> created at line 27
    Found 8-bit comparator lessequal for signal <n0020> created at line 27
    Found 8-bit comparator lessequal for signal <n0025> created at line 27
    Found 8-bit comparator lessequal for signal <n0030> created at line 27
    Found 8-bit comparator lessequal for signal <n0035> created at line 27
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <division_8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 2-bit subtractor                                      : 1
 8-bit adder                                           : 7
 8-bit subtractor                                      : 8
# Comparators                                          : 8
 8-bit comparator lessequal                            : 8
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 34
 1-bit 4-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 11
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 5-bit shifter logical right                           : 1
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <multiplier_7>.
	The following adders/subtractors are grouped into adder tree <Madd_sumofsum1> :
 	<Madd_sumofsum> in block <multiplier_7>, 	<Madd__n0097> in block <multiplier_7>, 	<Madd__n0098> in block <multiplier_7>, 	<Madd__n0099> in block <multiplier_7>, 	<Madd__n0100> in block <multiplier_7>, 	<Madd__n0101> in block <multiplier_7>.
Unit <multiplier_7> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 2-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 8
# Adder Trees                                          : 1
 8-bit / 7-inputs adder tree                           : 1
# Comparators                                          : 8
 8-bit comparator lessequal                            : 8
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 34
 1-bit 4-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 11
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 5-bit shifter logical right                           : 1
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Optimizing unit <alu_1> ...

Optimizing unit <multiplier_7> ...

Optimizing unit <division_8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 55.469ns

=========================================================================
