{"vcs1":{"timestamp_begin":1731832240.032235180, "rt":2.72, "ut":0.40, "st":0.26}}
{"vcselab":{"timestamp_begin":1731832242.834147065, "rt":1.12, "ut":0.23, "st":0.15}}
{"link":{"timestamp_begin":1731832244.036867098, "rt":0.37, "ut":0.13, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731832239.417175068}
{"VCS_COMP_START_TIME": 1731832239.417175068}
{"VCS_COMP_END_TIME": 1731832246.609554990}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 334404}}
{"stitch_vcselab": {"peak_mem": 223432}}
