{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665327195905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665327195909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 21:53:15 2022 " "Processing started: Sun Oct 09 21:53:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665327195909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327195909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327195909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665327196565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665327196565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/platformdesigner.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/platformdesigner.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner " "Found entity 1: PlatformDesigner" {  } { { "PlatformDesigner/synthesis/PlatformDesigner.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/PlatformDesigner.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327206178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327206178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "PlatformDesigner/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327206187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327206187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "PlatformDesigner/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327206672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327206672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_irq_mapper " "Found entity 1: PlatformDesigner_irq_mapper" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_irq_mapper.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327206803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327206803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0 " "Found entity 1: PlatformDesigner_mm_interconnect_0" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327206937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327206937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_avalon_st_adapter " "Found entity 1: PlatformDesigner_mm_interconnect_0_avalon_st_adapter" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327206946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327206946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327207171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327207171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_rsp_mux_001 " "Found entity 1: PlatformDesigner_mm_interconnect_0_rsp_mux_001" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327207178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327207178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327207181 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327207181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327207181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_rsp_mux " "Found entity 1: PlatformDesigner_mm_interconnect_0_rsp_mux" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327208436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327208436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_rsp_demux_001 " "Found entity 1: PlatformDesigner_mm_interconnect_0_rsp_demux_001" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327208455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327208455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_rsp_demux " "Found entity 1: PlatformDesigner_mm_interconnect_0_rsp_demux" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327208466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327208466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_cmd_mux_001 " "Found entity 1: PlatformDesigner_mm_interconnect_0_cmd_mux_001" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327208689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327208689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_cmd_mux " "Found entity 1: PlatformDesigner_mm_interconnect_0_cmd_mux" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_cmd_demux_001 " "Found entity 1: PlatformDesigner_mm_interconnect_0_cmd_demux_001" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_cmd_demux " "Found entity 1: PlatformDesigner_mm_interconnect_0_cmd_demux" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210496 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "PlatformDesigner/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "PlatformDesigner/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PlatformDesigner_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665327210506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PlatformDesigner_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665327210507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_router_003_default_decode " "Found entity 1: PlatformDesigner_mm_interconnect_0_router_003_default_decode" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210508 ""} { "Info" "ISGN_ENTITY_NAME" "2 PlatformDesigner_mm_interconnect_0_router_003 " "Found entity 2: PlatformDesigner_mm_interconnect_0_router_003" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PlatformDesigner_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665327210511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PlatformDesigner_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665327210511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_router_002_default_decode " "Found entity 1: PlatformDesigner_mm_interconnect_0_router_002_default_decode" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210512 ""} { "Info" "ISGN_ENTITY_NAME" "2 PlatformDesigner_mm_interconnect_0_router_002 " "Found entity 2: PlatformDesigner_mm_interconnect_0_router_002" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PlatformDesigner_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665327210513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PlatformDesigner_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665327210514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_router_001_default_decode " "Found entity 1: PlatformDesigner_mm_interconnect_0_router_001_default_decode" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210515 ""} { "Info" "ISGN_ENTITY_NAME" "2 PlatformDesigner_mm_interconnect_0_router_001 " "Found entity 2: PlatformDesigner_mm_interconnect_0_router_001" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PlatformDesigner_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665327210523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PlatformDesigner_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665327210523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_router_default_decode " "Found entity 1: PlatformDesigner_mm_interconnect_0_router_default_decode" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210524 ""} { "Info" "ISGN_ENTITY_NAME" "2 PlatformDesigner_mm_interconnect_0_router " "Found entity 2: PlatformDesigner_mm_interconnect_0_router" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_nios2_gen2_0 " "Found entity 1: PlatformDesigner_nios2_gen2_0" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327210579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327210579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: PlatformDesigner_nios2_gen2_0_cpu_ic_data_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "2 PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "3 PlatformDesigner_nios2_gen2_0_cpu_bht_module " "Found entity 3: PlatformDesigner_nios2_gen2_0_cpu_bht_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "4 PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "5 PlatformDesigner_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: PlatformDesigner_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "6 PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "7 PlatformDesigner_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: PlatformDesigner_nios2_gen2_0_cpu_dc_data_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "8 PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "9 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "10 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "11 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "12 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "13 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "14 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "15 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "16 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "17 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "18 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "19 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "20 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "21 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "22 PlatformDesigner_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: PlatformDesigner_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "23 PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "24 PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "25 PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "26 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""} { "Info" "ISGN_ENTITY_NAME" "27 PlatformDesigner_nios2_gen2_0_cpu " "Found entity 27: PlatformDesigner_nios2_gen2_0_cpu" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327211089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327211094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327211102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327211109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_nios2_gen2_0_cpu_mult_cell " "Found entity 1: PlatformDesigner_nios2_gen2_0_cpu_mult_cell" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327211118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_nios2_gen2_0_cpu_test_bench " "Found entity 1: PlatformDesigner_nios2_gen2_0_cpu_test_bench" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327211127 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AVL_MM_ADAPTER.v(13) " "Verilog HDL information at AVL_MM_ADAPTER.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "PlatformDesigner/synthesis/submodules/AVL_MM_ADAPTER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/AVL_MM_ADAPTER.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665327211133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/avl_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/avl_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 AVL_MM_ADAPTER " "Found entity 1: AVL_MM_ADAPTER" {  } { { "PlatformDesigner/synthesis/submodules/AVL_MM_ADAPTER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/AVL_MM_ADAPTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327211134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/partial_matrix_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/partial_matrix_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 PARTIAL_MATRIX_MULT " "Found entity 1: PARTIAL_MATRIX_MULT" {  } { { "PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327211137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327211143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/add_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/add_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_BITS " "Found entity 1: ADD_BITS" {  } { { "PlatformDesigner/synthesis/submodules/ADD_BITS.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/ADD_BITS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327211151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "PlatformDesigner/synthesis/submodules/FULL_ADDER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/FULL_ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327211157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327211157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HALF_ADDER " "Found entity 1: HALF_ADDER" {  } { { "PlatformDesigner/synthesis/submodules/HALF_ADDER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/HALF_ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327212754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327212754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/and_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/and_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_BITS " "Found entity 1: AND_BITS" {  } { { "PlatformDesigner/synthesis/submodules/AND_BITS.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/AND_BITS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327212761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327212761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_imem.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_IMEM " "Found entity 1: PlatformDesigner_IMEM" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327212765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327212765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partial_matrix_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file partial_matrix_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 PARTIAL_MATRIX_MULT " "Found entity 1: PARTIAL_MATRIX_MULT" {  } { { "PARTIAL_MATRIX_MULT.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PARTIAL_MATRIX_MULT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327212770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327212770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "MULT.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/MULT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327212774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327212774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HALF_ADDER " "Found entity 1: HALF_ADDER" {  } { { "HALF_ADDER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/HALF_ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327212778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327212778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "FULL_ADDER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/FULL_ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327212781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327212781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 1 1 " "Found 1 design units, including 1 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL " "Found entity 1: FINAL" {  } { { "FINAL.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/FINAL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327212784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327212784 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AVL_MM_ADAPTER.v(13) " "Verilog HDL information at AVL_MM_ADAPTER.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "AVL_MM_ADAPTER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/AVL_MM_ADAPTER.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665327212786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avl_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avl_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 AVL_MM_ADAPTER " "Found entity 1: AVL_MM_ADAPTER" {  } { { "AVL_MM_ADAPTER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/AVL_MM_ADAPTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327212788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327212788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file and_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_BITS " "Found entity 1: AND_BITS" {  } { { "AND_BITS.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/AND_BITS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327212791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327212791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file add_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_BITS " "Found entity 1: ADD_BITS" {  } { { "ADD_BITS.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/ADD_BITS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327212795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327212795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FINAL.v(4) " "Verilog HDL Instantiation warning at FINAL.v(4): instance has no name" {  } { { "FINAL.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/FINAL.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1665327212824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FINAL " "Elaborating entity \"FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665327212912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner PlatformDesigner:comb_3 " "Elaborating entity \"PlatformDesigner\" for hierarchy \"PlatformDesigner:comb_3\"" {  } { { "FINAL.v" "comb_3" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/FINAL.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327212943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_IMEM PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem " "Elaborating entity \"PlatformDesigner_IMEM\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\"" {  } { { "PlatformDesigner/synthesis/PlatformDesigner.v" "imem" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/PlatformDesigner.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327212956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327213154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327213165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram " "Instantiated megafunction \"PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665327213165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PlatformDesigner_IMEM.hex " "Parameter \"init_file\" = \"PlatformDesigner_IMEM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665327213165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665327213165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665327213165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665327213165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665327213165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665327213165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665327213165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665327213165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665327213165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665327213165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665327213165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665327213165 ""}  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665327213165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_28n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_28n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_28n1 " "Found entity 1: altsyncram_28n1" {  } { { "db/altsyncram_28n1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_28n1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327213224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327213224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_28n1 PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_28n1:auto_generated " "Elaborating entity \"altsyncram_28n1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_28n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327213226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/decode_cla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327214121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327214121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_28n1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_28n1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_28n1.tdf" "decode3" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_28n1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327214124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/mux_9hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327214524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327214524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_28n1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_28n1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_28n1.tdf" "mux2" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_28n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327214526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AVL_MM_ADAPTER PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0 " "Elaborating entity \"AVL_MM_ADAPTER\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\"" {  } { { "PlatformDesigner/synthesis/PlatformDesigner.v" "matrix_mult_0" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/PlatformDesigner.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327214841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PARTIAL_MATRIX_MULT PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM " "Elaborating entity \"PARTIAL_MATRIX_MULT\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\"" {  } { { "PlatformDesigner/synthesis/submodules/AVL_MM_ADAPTER.v" "PMM" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/AVL_MM_ADAPTER.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327214859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 PARTIAL_MATRIX_MULT.v(37) " "Verilog HDL assignment warning at PARTIAL_MATRIX_MULT.v(37): truncated value with size 20 to match size of target (18)" {  } { { "PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665327214861 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU " "Elaborating entity \"MULT\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\"" {  } { { "PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" "mult_block\[0\].MU" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327214869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|AND_BITS:and_block\[0\].an " "Elaborating entity \"AND_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|AND_BITS:and_block\[0\].an\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "and_block\[0\].an" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327214880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[0\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[0\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327214904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[0\].add\|FULL_ADDER:add_block\[0\].FA " "Elaborating entity \"FULL_ADDER\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[0\].add\|FULL_ADDER:add_block\[0\].FA\"" {  } { { "PlatformDesigner/synthesis/submodules/ADD_BITS.v" "add_block\[0\].FA" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/ADD_BITS.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327214912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[0\].add\|FULL_ADDER:add_block\[0\].FA\|HALF_ADDER:HA1 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[0\].add\|FULL_ADDER:add_block\[0\].FA\|HALF_ADDER:HA1\"" {  } { { "PlatformDesigner/synthesis/submodules/FULL_ADDER.v" "HA1" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/FULL_ADDER.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327214919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[1\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[1\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[1\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327214984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[2\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[2\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[2\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327215065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[3\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[3\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[3\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327215154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[4\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[4\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[4\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327215247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[5\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[5\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[5\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327215347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[6\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[6\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[6\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327215451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|ADD_BITS:add_block\[0\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|ADD_BITS:add_block\[0\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327217408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|ADD_BITS:add_block\[1\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|ADD_BITS:add_block\[1\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" "add_block\[1\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327217594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|ADD_BITS:add_block\[2\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|ADD_BITS:add_block\[2\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" "add_block\[2\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327217730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"PlatformDesigner_nios2_gen2_0\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\"" {  } { { "PlatformDesigner/synthesis/PlatformDesigner.v" "nios2_gen2_0" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/PlatformDesigner.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327217877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0.v" "cpu" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327217915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_test_bench PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_test_bench:the_PlatformDesigner_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_test_bench\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_test_bench:the_PlatformDesigner_nios2_gen2_0_cpu_test_bench\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 5965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327218206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_ic_data_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_data_module:PlatformDesigner_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_data_module:PlatformDesigner_nios2_gen2_0_cpu_ic_data\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 6967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327218254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_data_module:PlatformDesigner_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_data_module:PlatformDesigner_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327218275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327218319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327218319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_data_module:PlatformDesigner_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_data_module:PlatformDesigner_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327218321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module:PlatformDesigner_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module:PlatformDesigner_nios2_gen2_0_cpu_ic_tag\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 7033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327218368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module:PlatformDesigner_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module:PlatformDesigner_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327218388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_tgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327223981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327223981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module:PlatformDesigner_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module:PlatformDesigner_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327223983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_bht_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_bht_module:PlatformDesigner_nios2_gen2_0_cpu_bht " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_bht_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_bht_module:PlatformDesigner_nios2_gen2_0_cpu_bht\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_bht" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 7231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_bht_module:PlatformDesigner_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_bht_module:PlatformDesigner_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327224127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327224127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_bht_module:PlatformDesigner_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_bht_module:PlatformDesigner_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 8188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327224243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327224243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_register_bank_b_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_b_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_b_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 8206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_mult_cell PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 8791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327224402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327224402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327224802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327225016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327225089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327225108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327225140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327225161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327225194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327225230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module:PlatformDesigner_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module:PlatformDesigner_nios2_gen2_0_cpu_dc_tag\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 9213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module:PlatformDesigner_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module:PlatformDesigner_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_5pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327226372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327226372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module:PlatformDesigner_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated " "Elaborating entity \"altsyncram_5pi1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module:PlatformDesigner_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_dc_data_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_data_module:PlatformDesigner_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_data_module:PlatformDesigner_nios2_gen2_0_cpu_dc_data\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 9279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_data_module:PlatformDesigner_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_data_module:PlatformDesigner_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327226472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327226472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_data_module:PlatformDesigner_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_data_module:PlatformDesigner_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module:PlatformDesigner_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module:PlatformDesigner_nios2_gen2_0_cpu_dc_victim\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 9391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module:PlatformDesigner_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module:PlatformDesigner_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327226577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327226577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module:PlatformDesigner_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module:PlatformDesigner_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 10118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_td_mode PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_td_mode:PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_td_mode:PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327226979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\|PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module:PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\|PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module:PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\|PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module:PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\|PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module:PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327227424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327227424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\|PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module:PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\|PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module:PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" "PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327227948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\"" {  } { { "PlatformDesigner/synthesis/PlatformDesigner.v" "mm_interconnect_0" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/PlatformDesigner.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:matrix_mult_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:matrix_mult_0_avalon_slave_0_translator\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "matrix_mult_0_avalon_slave_0_translator" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:imem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:imem_s1_translator\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "imem_s1_translator" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:matrix_mult_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:matrix_mult_0_avalon_slave_0_agent\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "matrix_mult_0_avalon_slave_0_agent" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:matrix_mult_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:matrix_mult_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:matrix_mult_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:matrix_mult_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "matrix_mult_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router:router " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router:router\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "router" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router_default_decode PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router:router\|PlatformDesigner_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router_default_decode\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router:router\|PlatformDesigner_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router_001 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router_001\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_001:router_001\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "router_001" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router_001_default_decode PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_001:router_001\|PlatformDesigner_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router_001_default_decode\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_001:router_001\|PlatformDesigner_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router_002 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router_002\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_002:router_002\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "router_002" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router_002_default_decode PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_002:router_002\|PlatformDesigner_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router_002_default_decode\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_002:router_002\|PlatformDesigner_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router_003 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router_003\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_003:router_003\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "router_003" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router_003_default_decode PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_003:router_003\|PlatformDesigner_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router_003_default_decode\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_003:router_003\|PlatformDesigner_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_cmd_demux PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_cmd_demux\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_cmd_demux_001 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_cmd_demux_001\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_cmd_mux PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_cmd_mux\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_cmd_mux_001 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_cmd_mux_001\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_rsp_demux PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_rsp_demux\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_rsp_demux_001 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_rsp_demux_001\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_rsp_mux PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_rsp_mux\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_rsp_mux_001 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_rsp_mux_001\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_avalon_st_adapter PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_irq_mapper PlatformDesigner:comb_3\|PlatformDesigner_irq_mapper:irq_mapper " "Elaborating entity \"PlatformDesigner_irq_mapper\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_irq_mapper:irq_mapper\"" {  } { { "PlatformDesigner/synthesis/PlatformDesigner.v" "irq_mapper" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/PlatformDesigner.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller PlatformDesigner:comb_3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"PlatformDesigner:comb_3\|altera_reset_controller:rst_controller\"" {  } { { "PlatformDesigner/synthesis/PlatformDesigner.v" "rst_controller" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/PlatformDesigner.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer PlatformDesigner:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"PlatformDesigner:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "PlatformDesigner/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer PlatformDesigner:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"PlatformDesigner:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "PlatformDesigner/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327228596 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229149 "|FINAL|PlatformDesigner:comb_3|PlatformDesigner_nios2_gen2_0:nios2_gen2_0|PlatformDesigner_nios2_gen2_0_cpu:cpu|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[6\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[6\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[6\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229202 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[6].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[5\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[5\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[5\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229204 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[5].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[4\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[4\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[4\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229204 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[4].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[3\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[3\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[3\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229205 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[3].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[2\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[2\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[2\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229206 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[2].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[1\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[1\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[1\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229206 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[1].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 add_block\[0\].add 8 9 " "Port \"ordered port 2\" on the entity instantiation of \"add_block\[0\].add\" is connected to a signal of width 8. The formal width of the signal in the module is 9.  The extra bits will be driven by GND." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1665327229207 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[0].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[0\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[0\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229207 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[0].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[6\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[6\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[6\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229208 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[6].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[5\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[5\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[5\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229209 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[5].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[4\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[4\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[4\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229209 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[4].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[3\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[3\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[3\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229211 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[3].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[2\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[2\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[2\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229212 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[2].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[1\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[1\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[1\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229212 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[1].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 add_block\[0\].add 8 9 " "Port \"ordered port 2\" on the entity instantiation of \"add_block\[0\].add\" is connected to a signal of width 8. The formal width of the signal in the module is 9.  The extra bits will be driven by GND." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1665327229213 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[0].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[0\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[0\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229213 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[0].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[6\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[6\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[6\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229214 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[6].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[5\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[5\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[5\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229215 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[5].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[4\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[4\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[4\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229217 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[4].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[3\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[3\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[3\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229218 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[3].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[2\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[2\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[2\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229218 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[2].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[1\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[1\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[1\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229218 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[1].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 add_block\[0\].add 8 9 " "Port \"ordered port 2\" on the entity instantiation of \"add_block\[0\].add\" is connected to a signal of width 8. The formal width of the signal in the module is 9.  The extra bits will be driven by GND." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1665327229220 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[0].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[0\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[0\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665327229220 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[0].add"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665327229751 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.09.11:53:52 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl " "2022.10.09.11:53:52 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327232433 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327234231 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327234330 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327236261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327236365 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327236475 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327236584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327236588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327236589 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665327237288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/alt_sld_fab.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/ip/slde1ef6cd0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327237500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327237500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327237586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327237586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327237603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327237603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327237666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327237666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327237741 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327237741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327237741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665327237805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327237805 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1665327241831 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1665327241831 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1665327241866 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1665327241866 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1665327241866 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1665327241866 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1665327241867 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665327241885 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327243698 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665327248037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327248245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327248529 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/Project.map.smsg " "Generated suppressed messages file C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327250411 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665327253661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665327253661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4114 " "Implemented 4114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665327254029 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665327254029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3660 " "Implemented 3660 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665327254029 ""} { "Info" "ICUT_CUT_TM_RAMS" "445 " "Implemented 445 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665327254029 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1665327254029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665327254029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5053 " "Peak virtual memory: 5053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665327254084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 21:54:14 2022 " "Processing ended: Sun Oct 09 21:54:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665327254084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665327254084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665327254084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665327254084 ""}
