# Smart-Watch
Implementation of some basic functions of watch programmed in VHDL for application on an FPGA. This includes a Timer, Alarm and stopwatch.

For detailed and in depth information of the project, please refer to the Project report included in the repository.
The VHDL code (.vhd file) is also included in the repo for reference.
