Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Mar 12 00:53:01 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.113        0.000                      0                 1018        2.850        0.000                       0                  1977  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.113        0.000                      0                 1018        2.850        0.000                       0                  1305  
clk_wrapper                                                                             498.562        0.000                       0                   672  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.113ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_5.idx_ret_12[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[111]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.376ns (27.145%)  route 3.693ns (72.855%))
  Logic Levels:           10  (LUT3=4 LUT5=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.008 - 6.250 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 1.237ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.130ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1304, routed)        2.133     3.274    dut_inst/clk_c
    SLICE_X92Y431        FDRE                                         r  dut_inst/ret_array_2_5.idx_ret_12[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y431        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     3.372 r  dut_inst/ret_array_2_5.idx_ret_12[3]/Q
                         net (fo=2, routed)           0.319     3.691    dut_inst/stage_g.0.pair_g.6.csn_cmp_inst/muon_i_o_o[165]
    SLICE_X92Y431        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.887 r  dut_inst/stage_g.0.pair_g.6.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=4, routed)           0.613     4.500    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/idx_121_0
    SLICE_X96Y439        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     4.600 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.367     4.967    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/idx_152_0
    SLICE_X95Y441        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     5.029 r  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=3, routed)           0.548     5.577    dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/idx_123_0
    SLICE_X100Y438       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     5.697 r  dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.233     5.930    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/idx_122_0
    SLICE_X100Y443       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.120     6.050 r  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.154     6.204    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/idx_90_0
    SLICE_X101Y443       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.136     6.340 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.260     6.600    dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/idx_93_0
    SLICE_X101Y443       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     6.683 r  dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.265     6.948    dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/idx_12_0
    SLICE_X102Y443       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     7.098 r  dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=3, routed)           0.298     7.396    dut_inst/stage_g.10.pair_g.4.csn_cmp_inst/idx_98_0
    SLICE_X106Y442       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     7.512 r  dut_inst/stage_g.10.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o6_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.331     7.843    dut_inst/stage_g.10.pair_g.5.csn_cmp_inst/idx_55_0
    SLICE_X104Y439       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     8.038 r  dut_inst/stage_g.10.pair_g.5.csn_cmp_inst/a_o_comb.idx_lut6_2_o6_lut6_2_o5[3]/O
                         net (fo=1, routed)           0.305     8.343    shift_reg_tap_o/idx_lut6_2_o5_0[3]
    SLICE_X104Y439       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1304, routed)        1.928     9.008    shift_reg_tap_o/clk_c
    SLICE_X104Y439       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[111]/C
                         clock pessimism              0.457     9.465    
                         clock uncertainty           -0.035     9.430    
    SLICE_X104Y439       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     9.457    shift_reg_tap_o/sr_p.sr_1[111]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_5.idx_ret_12[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[111]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.376ns (27.145%)  route 3.693ns (72.855%))
  Logic Levels:           10  (LUT3=4 LUT5=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.008 - 6.250 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 1.237ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.130ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1304, routed)        2.133     3.274    dut_inst/clk_c
    SLICE_X92Y431        FDRE                                         r  dut_inst/ret_array_2_5.idx_ret_12[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y431        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     3.372 f  dut_inst/ret_array_2_5.idx_ret_12[3]/Q
                         net (fo=2, routed)           0.319     3.691    dut_inst/stage_g.0.pair_g.6.csn_cmp_inst/muon_i_o_o[165]
    SLICE_X92Y431        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.887 f  dut_inst/stage_g.0.pair_g.6.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=4, routed)           0.613     4.500    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/idx_121_0
    SLICE_X96Y439        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     4.600 f  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.367     4.967    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/idx_152_0
    SLICE_X95Y441        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     5.029 f  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=3, routed)           0.548     5.577    dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/idx_123_0
    SLICE_X100Y438       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     5.697 f  dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.233     5.930    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/idx_122_0
    SLICE_X100Y443       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.120     6.050 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.154     6.204    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/idx_90_0
    SLICE_X101Y443       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.136     6.340 f  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.260     6.600    dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/idx_93_0
    SLICE_X101Y443       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     6.683 f  dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.265     6.948    dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/idx_12_0
    SLICE_X102Y443       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     7.098 f  dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=3, routed)           0.298     7.396    dut_inst/stage_g.10.pair_g.4.csn_cmp_inst/idx_98_0
    SLICE_X106Y442       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     7.512 f  dut_inst/stage_g.10.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o6_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.331     7.843    dut_inst/stage_g.10.pair_g.5.csn_cmp_inst/idx_55_0
    SLICE_X104Y439       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     8.038 f  dut_inst/stage_g.10.pair_g.5.csn_cmp_inst/a_o_comb.idx_lut6_2_o6_lut6_2_o5[3]/O
                         net (fo=1, routed)           0.305     8.343    shift_reg_tap_o/idx_lut6_2_o5_0[3]
    SLICE_X104Y439       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1304, routed)        1.928     9.008    shift_reg_tap_o/clk_c
    SLICE_X104Y439       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[111]/C
                         clock pessimism              0.457     9.465    
                         clock uncertainty           -0.035     9.430    
    SLICE_X104Y439       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     9.457    shift_reg_tap_o/sr_p.sr_1[111]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_5.idx_ret_12[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[111]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 1.476ns (29.251%)  route 3.570ns (70.749%))
  Logic Levels:           10  (LUT3=4 LUT5=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.008 - 6.250 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 1.237ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.130ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1304, routed)        2.133     3.274    dut_inst/clk_c
    SLICE_X92Y431        FDRE                                         r  dut_inst/ret_array_2_5.idx_ret_12[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y431        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     3.372 r  dut_inst/ret_array_2_5.idx_ret_12[3]/Q
                         net (fo=2, routed)           0.319     3.691    dut_inst/stage_g.0.pair_g.6.csn_cmp_inst/muon_i_o_o[165]
    SLICE_X92Y431        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.887 r  dut_inst/stage_g.0.pair_g.6.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=4, routed)           0.613     4.500    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/idx_121_0
    SLICE_X96Y439        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     4.600 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.367     4.967    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/idx_152_0
    SLICE_X95Y441        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.082     5.049 r  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.198     5.247    dut_inst/stage_g.4.pair_g.1.csn_cmp_inst/idx_114_0
    SLICE_X95Y441        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     5.347 r  dut_inst/stage_g.4.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.320     5.667    dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/idx_116_0
    SLICE_X99Y441        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.126     5.793 r  dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.343     6.136    dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/idx_0[3]
    SLICE_X100Y442       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.118     6.254 r  dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.211     6.465    dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/idx_4_0
    SLICE_X101Y443       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     6.660 r  dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.265     6.925    dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/idx_12_0
    SLICE_X102Y443       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     7.075 r  dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=3, routed)           0.298     7.373    dut_inst/stage_g.10.pair_g.4.csn_cmp_inst/idx_98_0
    SLICE_X106Y442       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     7.489 r  dut_inst/stage_g.10.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o6_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.331     7.820    dut_inst/stage_g.10.pair_g.5.csn_cmp_inst/idx_55_0
    SLICE_X104Y439       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     8.015 r  dut_inst/stage_g.10.pair_g.5.csn_cmp_inst/a_o_comb.idx_lut6_2_o6_lut6_2_o5[3]/O
                         net (fo=1, routed)           0.305     8.320    shift_reg_tap_o/idx_lut6_2_o5_0[3]
    SLICE_X104Y439       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1304, routed)        1.928     9.008    shift_reg_tap_o/clk_c
    SLICE_X104Y439       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[111]/C
                         clock pessimism              0.457     9.465    
                         clock uncertainty           -0.035     9.430    
    SLICE_X104Y439       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     9.457    shift_reg_tap_o/sr_p.sr_1[111]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_5.idx_ret_12[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[111]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 1.476ns (29.251%)  route 3.570ns (70.749%))
  Logic Levels:           10  (LUT3=4 LUT5=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.008 - 6.250 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 1.237ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.130ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1304, routed)        2.133     3.274    dut_inst/clk_c
    SLICE_X92Y431        FDRE                                         r  dut_inst/ret_array_2_5.idx_ret_12[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y431        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     3.372 f  dut_inst/ret_array_2_5.idx_ret_12[3]/Q
                         net (fo=2, routed)           0.319     3.691    dut_inst/stage_g.0.pair_g.6.csn_cmp_inst/muon_i_o_o[165]
    SLICE_X92Y431        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.887 f  dut_inst/stage_g.0.pair_g.6.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=4, routed)           0.613     4.500    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/idx_121_0
    SLICE_X96Y439        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     4.600 f  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.367     4.967    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/idx_152_0
    SLICE_X95Y441        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.082     5.049 f  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.198     5.247    dut_inst/stage_g.4.pair_g.1.csn_cmp_inst/idx_114_0
    SLICE_X95Y441        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     5.347 f  dut_inst/stage_g.4.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.320     5.667    dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/idx_116_0
    SLICE_X99Y441        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.126     5.793 f  dut_inst/stage_g.5.pair_g.9.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.343     6.136    dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/idx_0[3]
    SLICE_X100Y442       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.118     6.254 f  dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.211     6.465    dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/idx_4_0
    SLICE_X101Y443       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     6.660 f  dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.265     6.925    dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/idx_12_0
    SLICE_X102Y443       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     7.075 f  dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=3, routed)           0.298     7.373    dut_inst/stage_g.10.pair_g.4.csn_cmp_inst/idx_98_0
    SLICE_X106Y442       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     7.489 f  dut_inst/stage_g.10.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o6_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.331     7.820    dut_inst/stage_g.10.pair_g.5.csn_cmp_inst/idx_55_0
    SLICE_X104Y439       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     8.015 f  dut_inst/stage_g.10.pair_g.5.csn_cmp_inst/a_o_comb.idx_lut6_2_o6_lut6_2_o5[3]/O
                         net (fo=1, routed)           0.305     8.320    shift_reg_tap_o/idx_lut6_2_o5_0[3]
    SLICE_X104Y439       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1304, routed)        1.928     9.008    shift_reg_tap_o/clk_c
    SLICE_X104Y439       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[111]/C
                         clock pessimism              0.457     9.465    
                         clock uncertainty           -0.035     9.430    
    SLICE_X104Y439       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     9.457    shift_reg_tap_o/sr_p.sr_1[111]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_5.idx_ret_11[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[111]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.315ns (26.363%)  route 3.673ns (73.637%))
  Logic Levels:           10  (LUT3=4 LUT5=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.008 - 6.250 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 1.237ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.130ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1304, routed)        2.133     3.274    dut_inst/clk_c
    SLICE_X92Y431        FDRE                                         r  dut_inst/ret_array_2_5.idx_ret_11[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y431        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.371 r  dut_inst/ret_array_2_5.idx_ret_11[3]/Q
                         net (fo=2, routed)           0.299     3.670    dut_inst/stage_g.0.pair_g.6.csn_cmp_inst/muon_i_o_o[178]
    SLICE_X92Y431        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     3.806 r  dut_inst/stage_g.0.pair_g.6.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=4, routed)           0.613     4.419    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/idx_121_0
    SLICE_X96Y439        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     4.519 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.367     4.886    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/idx_152_0
    SLICE_X95Y441        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     4.948 r  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=3, routed)           0.548     5.496    dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/idx_123_0
    SLICE_X100Y438       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     5.616 r  dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.233     5.849    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/idx_122_0
    SLICE_X100Y443       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.120     5.969 r  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=2, routed)           0.154     6.123    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/idx_90_0
    SLICE_X101Y443       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.136     6.259 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.260     6.519    dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/idx_93_0
    SLICE_X101Y443       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     6.602 r  dut_inst/stage_g.7.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.265     6.867    dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/idx_12_0
    SLICE_X102Y443       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     7.017 r  dut_inst/stage_g.9.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=3, routed)           0.298     7.315    dut_inst/stage_g.10.pair_g.4.csn_cmp_inst/idx_98_0
    SLICE_X106Y442       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     7.431 r  dut_inst/stage_g.10.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o6_lut6_2_o6[3]/O
                         net (fo=2, routed)           0.331     7.762    dut_inst/stage_g.10.pair_g.5.csn_cmp_inst/idx_55_0
    SLICE_X104Y439       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     7.957 r  dut_inst/stage_g.10.pair_g.5.csn_cmp_inst/a_o_comb.idx_lut6_2_o6_lut6_2_o5[3]/O
                         net (fo=1, routed)           0.305     8.262    shift_reg_tap_o/idx_lut6_2_o5_0[3]
    SLICE_X104Y439       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1304, routed)        1.928     9.008    shift_reg_tap_o/clk_c
    SLICE_X104Y439       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[111]/C
                         clock pessimism              0.457     9.465    
                         clock uncertainty           -0.035     9.430    
    SLICE_X104Y439       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     9.457    shift_reg_tap_o/sr_p.sr_1[111]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  1.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         6.250       4.751      BUFGCE_X1Y224  clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X93Y434  dut_inst/ret_array_1_11.pt_ret_43[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X96Y433  dut_inst/ret_array_1_11.pt_ret_43[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X93Y434  dut_inst/ret_array_1_11.pt_ret_43[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X92Y432  dut_inst/ret_array_1_11.pt_ret_43[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X98Y430  dut_inst/ret_array_1_5.idx_ret_5[5]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X98Y430  dut_inst/ret_array_1_5.idx_ret_7[4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X98Y430  dut_inst/ret_array_1_5.idx_ret[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X98Y430  dut_inst/ret_array_2_5.idx_ret_3[5]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X98Y430  shift_reg_tap_i/sr_p.sr_1[7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X93Y434  dut_inst/ret_array_1_11.pt_ret_43[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X93Y434  dut_inst/ret_array_1_11.pt_ret_43[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X92Y432  dut_inst/ret_array_1_11.pt_ret_43[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X98Y432  dut_inst/ret_array_1_5.idx_ret_3[6]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X91Y435  dut_inst/ret_array_1_5.idx_ret_496/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X92Y448          lsfr_1/shiftreg_vector[202]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X92Y448          lsfr_1/shiftreg_vector[203]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X92Y448          lsfr_1/shiftreg_vector[204]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y440         reducer_1/delay_block[0][113]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y440         reducer_1/delay_block[0][114]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y440         reducer_1/delay_block[0][115]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X92Y449          lsfr_1/shiftreg_vector[208]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X92Y449          lsfr_1/shiftreg_vector[209]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y446          lsfr_1/shiftreg_vector[214]/C



