/* (c) 2025 FRINKnet & Friends â€“ MIT licence */

#ifdef __cplusplus
	extern "C" {
#endif

#ifdef __ARCH_CONFIG
	#undef sh4
	#define JACL_ARCH sh4
	#define JACL_ARCH_SH4 1
	#define __jacl_arch_syscall __sh4_syscall
	#define __jacl_arch_tls_set __sh4_set_tp_register
	#define __jacl_arch_tls_get __sh4_get_tp_register
	#define JACL_BITS 32
#undef __ARCH_CONFIG
#endif

#ifdef __ARCH_SYSCALL
	static inline long __sh4_syscall(long num, long a1, long a2, long a3, long a4, long a5, long a6) {
		long result;
		register long r3 __asm__("r3") = num;
		register long r4 __asm__("r4") = a1;
		register long r5 __asm__("r5") = a2;
		register long r6 __asm__("r6") = a3;
		register long r7 __asm__("r7") = a4;
		register long r0 __asm__("r0") = a5;
		register long r1 __asm__("r1") = a6;

		__asm__ volatile ("trapa #31"
			: "=r"(r0)
			: "r"(r3), "r"(r4), "r"(r5), "r"(r6), "r"(r7), "r"(r0), "r"(r1)
			: "memory");

		result = r0;

		return result;
	}
#undef __ARCH_SYSCALL
#endif

#ifdef __ARCH_START
	__asm__(
		".global _start\n"
		"_start:\n"
		"mov #0, r14\n"
		"mov r15, r4\n"
		"mov #-16, r0\n"
		"and r0, r15\n"
		"bsr _start_main\n"
		"nop\n"
	);
#undef __ARCH_START
#endif

#ifdef __ARCH_TLS
	static inline void __sh4_set_tp_register(void* addr) {
		__asm__ volatile("ldc %0, gbr" : : "r"(addr) : "memory");
	}

	static inline void* __sh4_get_tp_register(void) {
		void* result;

		__asm__("stc gbr, %0" : "=r"(result));

		return result;
	}
#undef __ARCH_TLS
#endif

#ifdef __cplusplus
	}
#endif

