Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Sep 21 23:28:16 2017
| Host         : DESKTOP-NK9IJDR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file aurora_8b10b_exdes_control_sets_placed.rpt
| Design       : aurora_8b10b_exdes
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   175 |
| Unused register locations in slices containing registers |   568 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1062 |          261 |
| No           | No                    | Yes                    |             146 |           52 |
| No           | Yes                   | No                     |             454 |          148 |
| Yes          | No                    | No                     |             560 |          160 |
| Yes          | No                    | Yes                    |              98 |           18 |
| Yes          | Yes                   | No                     |             512 |          131 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal               |                                                                                                     Enable Signal                                                                                                    |                                                                                                   Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3                                                                |                1 |              1 |
|  aurora_module_i/inst/clock_module_i/CLK | chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                |                1 |              1 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  aurora_module_i/inst/clock_module_i/CLK | chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                           | chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                |                1 |              1 |
|  init_clk_i_BUFG                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  aurora_module_i/inst/clock_module_i/CLK | chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                |                1 |              1 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/lane_init_sm_i/counter5_r0                                                                                                                                  |                                                                                                                                                                                                                      |                2 |              2 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                            |                1 |              2 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/idle_and_ver_gen_i/txver_count_r0                                                                                                                            |                                                                                                                                                                                                                      |                2 |              2 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/sym_dec_i/counter4_r0                                                                                                                                       |                                                                                                                                                                                                                      |                2 |              2 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r2_reg                                                                                      |                1 |              2 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetdone_r2_reg                                                                                                                                          |                1 |              2 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/sym_dec_i/counter3_r0                                                                                                                                       |                                                                                                                                                                                                                      |                2 |              2 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15_i_1_n_0                                                                                                    |                                                                                                                                                                                                                      |                2 |              2 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2_i_1_n_0                                                                                                          |                                                                                                                                                                                                                      |                2 |              2 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  init_clk_i_BUFG                         | chipscope1.i_vio/inst/DECODER_INST/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  init_clk_i_BUFG                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                      |                1 |              3 |
|  init_clk_i_BUFG                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  init_clk_i_BUFG                         | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/E[0]                                                                                                                    | aurora_module_i/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                              |                2 |              4 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                         |                3 |              4 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                      |                1 |              4 |
|  init_clk_i_BUFG                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                      |                4 |              4 |
|  init_clk_i_BUFG                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                      |                4 |              4 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                |                1 |              4 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  init_clk_i_BUFG                         | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/E[0]                                                                                                                    | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  init_clk_i_BUFG                         | chipscope1.i_vio/inst/DECODER_INST/wr_control_reg                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              4 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                            |                1 |              4 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                  | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                             |                1 |              4 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | chipscope1.i_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                             |                2 |              5 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | chipscope1.i_vio/inst/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                |                1 |              5 |
|  aurora_module_i/inst/clock_module_i/CLK | traffic.frame_gen_i/channel_up_cnt[4]_i_2_n_0                                                                                                                                                                        | traffic.frame_gen_i/channel_up_cnt[4]_i_1_n_0                                                                                                                                                                        |                2 |              5 |
|  init_clk_i_BUFG                         | chipscope1.i_vio/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                   | chipscope1.i_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                             |                1 |              5 |
|  aurora_module_i/inst/clock_module_i/CLK | traffic.frame_check_i/pdu_cmp_data_r[8]_i_1_n_0                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/sys_reset_out                                                                                                                                            |                2 |              5 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/reset_i                                                                                                                                    |                1 |              5 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | traffic.frame_gen_i/reset_c                                                                                                                                                                                          |                2 |              5 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | chipscope1.i_vio/inst/PROBE_IN_INST/read_done                                                                                                                                                                        |                2 |              6 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                       |                1 |              6 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                       |                2 |              6 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                             |                4 |              7 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                      | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                     |                2 |              7 |
|  aurora_module_i/inst/clock_module_i/CLK | traffic.frame_gen_i/data_lfsr_r0                                                                                                                                                                                     | traffic.frame_gen_i/bytes_sent_r[2]                                                                                                                                                                                  |                2 |              7 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                   | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                     |                2 |              7 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/err_detect_i/ready_r_reg0                                                                                                                                   |                2 |              7 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | chipscope1.i_vio/inst/U_XSDB_SLAVE/reg_do[10]_i_1_n_0                                                                                                                                                                |                3 |              7 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                       |                3 |              7 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/tx_ll_i/tx_ll_control_i/s_axi_tx_tready                                                                                                                                     | traffic.frame_gen_i/reset_c                                                                                                                                                                                          |                4 |              7 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3                                                                         |                2 |              7 |
|  aurora_module_i/inst/clock_module_i/CLK | traffic.frame_gen_i/frame_size_r0                                                                                                                                                                                    | traffic.frame_gen_i/reset_c                                                                                                                                                                                          |                2 |              8 |
|  init_clk_i_BUFG                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/lane_init_sm_i/inc_count_c                                                                                                                                  | aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/lane_init_sm_i/counter1_r0                                                                                                                                  |                2 |              8 |
|  aurora_module_i/inst/clock_module_i/CLK | traffic.frame_check_i/RX_D_R[0]_i_1_n_0                                                                                                                                                                              | traffic.frame_check_i/p_2_out[7]                                                                                                                                                                                     |                1 |              8 |
|  aurora_module_i/inst/clock_module_i/CLK | traffic.frame_check_i/RX_D_R[0]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                      |                1 |              8 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | aurora_module_i/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                              |                3 |              8 |
|  init_clk_i_BUFG                         | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count                                                                                                                                | aurora_module_i/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                              |                2 |              8 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  aurora_module_i/inst/clock_module_i/CLK | traffic.frame_check_i/pdu_cmp_data_r                                                                                                                                                                                 | aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/sys_reset_out                                                                                                                                            |                3 |              8 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  init_clk_i_BUFG                         | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count                                                                                                                                | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                             |                2 |              8 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg0                                                                                                                                      |                                                                                                                                                                                                                      |                3 |              8 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA[15]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                      |                4 |              8 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/tx_ll_i/tx_ll_control_i/E[0]                                                                                                                                                | aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/reset_i                                                                                                                                    |                2 |              9 |
|  aurora_module_i/inst/gt_refclk1_out     |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |                4 |              9 |
|  aurora_module_i/inst/clock_module_i/CLK | traffic.frame_check_i/err_count_r                                                                                                                                                                                    | traffic.frame_check_i/err_count_r[1]_i_1_n_0                                                                                                                                                                         |                2 |              9 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/lane_init_sm_i/hard_err_flop_r_reg[0]                                                                                                                       |                2 |              9 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  aurora_module_i/inst/clock_module_i/CLK | chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                      |                2 |             10 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                  |                                                                                                                                                                                                                      |                4 |             10 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  aurora_module_i/inst/clock_module_i/CLK | chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                     | chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                            |                2 |             10 |
|  aurora_module_i/inst/clock_module_i/CLK | chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                     | chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                  |                3 |             10 |
|  init_clk_i_BUFG                         | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_count[9]_i_2_n_0                                                                                                                     | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                                                                        |                3 |             10 |
|  init_clk_i_BUFG                         | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_count[9]_i_2__0_n_0                                                                                                                  | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                                                                        |                4 |             10 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/SR[0]                                                                                                                                      |                3 |             11 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/sys_reset_out                                                                                                                                            |                3 |             11 |
|  init_clk_i_BUFG                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | chipscope1.i_vio/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                    |                3 |             13 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             13 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                                                |                4 |             13 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                4 |             14 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                          |                8 |             15 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/standard_cc_module_i/count_16d_srl_r[0]_i_1_n_0                                                                                                                             | aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_err_detect_i/RESET0                                                                                                                                  |                3 |             15 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                | chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                         |                5 |             15 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                          |                8 |             15 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                     |                                                                                                                                                                                                                      |                7 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                     |                                                                                                                                                                                                                      |                4 |             16 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_err_detect_i/wait_for_lane_up_r0                                                                                                                     |                5 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                      |                5 |             16 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                2 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                     |                                                                                                                                                                                                                      |                4 |             16 |
|  aurora_module_i/inst/clock_module_i/CLK | traffic.frame_check_i/p_5_in                                                                                                                                                                                         | traffic.frame_check_i/data_lfsr_r[0]_i_1_n_0                                                                                                                                                                         |                3 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                     |                                                                                                                                                                                                                      |                6 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                     |                                                                                                                                                                                                                      |                5 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                      |                9 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                    |                                                                                                                                                                                                                      |                6 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                     |                                                                                                                                                                                                                      |                4 |             16 |
|  aurora_module_i/inst/clock_module_i/CLK | traffic.frame_gen_i/data_lfsr_r0                                                                                                                                                                                     | traffic.frame_gen_i/reset_c                                                                                                                                                                                          |                2 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_vio/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                             | chipscope1.i_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                             |                4 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                     |                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                3 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                    |                                                                                                                                                                                                                      |                4 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                     |                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                      |                4 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                |                                                                                                                                                                                                                      |                2 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                     |                                                                                                                                                                                                                      |                6 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                     |                                                                                                                                                                                                                      |                3 |             16 |
|  init_clk_i_BUFG                         | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                                                                                                    | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt[0]_i_1__0_n_0                                                                                                                    |                4 |             16 |
|  init_clk_i_BUFG                         | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sel                                                                                                                                            | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                       |                4 |             16 |
|  init_clk_i_BUFG                         | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/original_rd_data0__0                                                                                |                                                                                                                                                                                                                      |                3 |             16 |
|  init_clk_i_BUFG                         | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/next_rd_data__0                                                                                     | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3                                                                         |                6 |             16 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  init_clk_i_BUFG                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                      |                3 |             16 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]                                                                                                                                   |                7 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_vio/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                         |                                                                                                                                                                                                                      |                4 |             16 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             16 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                      |                2 |             16 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                            |                                                                                                                                                                                                                      |                3 |             16 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                   | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/clear                                                                                                                                          |                5 |             17 |
|  init_clk_i_BUFG                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  init_clk_i_BUFG                         | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter                                                                                                                               | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out                                                                                                                                 |                5 |             17 |
|  init_clk_i_BUFG                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/rx_ll_i/rx_ll_pdu_datapath_i/storage_ce_c                                                                                                                                   |                                                                                                                                                                                                                      |                4 |             17 |
|  init_clk_i_BUFG                         | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter                                                                                                                               | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                         |                5 |             18 |
|  init_clk_i_BUFG                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_d3                                                                                                        |                6 |             22 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/standard_cc_module_i/count_24d_srl_r[0]_i_1_n_0                                                                                                                             | aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_err_detect_i/RESET0                                                                                                                                  |                3 |             23 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_err_detect_i/RESET0                                                                                                                                  |                4 |             23 |
|  init_clk_i_BUFG                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         |                                                                                                                                                                                                                      |                3 |             24 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                      |                3 |             24 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                      |                6 |             25 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                            |                6 |             28 |
|  init_clk_i_BUFG                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               17 |             32 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                  |                                                                                                                                                                                                                      |                9 |             33 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             33 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      | aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rx_reset_i                                                                                                                                                  |               14 |             33 |
|  aurora_module_i/inst/clock_module_i/CLK | aurora_module_i/inst/aurora_8b10b_core_i/tx_ll_i/tx_ll_control_i/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                9 |             36 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      | chipscope1.i_ila/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                          |                8 |             48 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |               24 |             66 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                      |               13 |             81 |
|  init_clk_i_BUFG                         | chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |               27 |             99 |
|  init_clk_i_BUFG                         |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |              127 |            484 |
|  aurora_module_i/inst/clock_module_i/CLK |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |              125 |            587 |
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    11 |
| 2      |                    14 |
| 3      |                    11 |
| 4      |                    17 |
| 5      |                     7 |
| 6      |                     4 |
| 7      |                    10 |
| 8      |                    14 |
| 9      |                     4 |
| 10     |                     8 |
| 11     |                     2 |
| 12     |                     2 |
| 13     |                     3 |
| 14     |                     1 |
| 15     |                     4 |
| 16+    |                    63 |
+--------+-----------------------+


