Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/icarosix/WinData/Cursos/SistemasDigitales/simulation/ISE/VHDL-Examples/Semaphore/Top_module_tb_isim_beh.exe -prj /home/icarosix/WinData/Cursos/SistemasDigitales/simulation/ISE/VHDL-Examples/Semaphore/Top_module_tb_beh.prj work.Top_module_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/icarosix/WinData/Cursos/SistemasDigitales/simulation/ISE/VHDL-Examples/Semaphore/SemaphoreCtrl.vhd" into library work
Parsing VHDL file "/home/icarosix/WinData/Cursos/SistemasDigitales/simulation/ISE/VHDL-Examples/Semaphore/top_module.vhd" into library work
Parsing VHDL file "/home/icarosix/WinData/Cursos/SistemasDigitales/simulation/ISE/VHDL-Examples/Semaphore/Top_module_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98916 KB
Fuse CPU Usage: 820 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavior of entity SemaphoreCtrl [semaphorectrl_default]
Compiling architecture behavioral of entity top_module [top_module_default]
Compiling architecture behavior of entity top_module_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable /home/icarosix/WinData/Cursos/SistemasDigitales/simulation/ISE/VHDL-Examples/Semaphore/Top_module_tb_isim_beh.exe
Fuse Memory Usage: 1199032 KB
Fuse CPU Usage: 920 ms
GCC CPU Usage: 220 ms
