library ieee;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;
use work.riscv_pkg.all;

entity processador is 
	
	port(
		-- Ports	
	
	)
end processador;

architecture rtl of processador is:
	
	--Signals
	
	signal rs_rs1					: std_logic_vector(4 downto 0);
	signal rt_rs2					: std_logic_vector(4 downto 0);
	signal rd					   : std_logic_vector(4 downto 0);
	
Begin
	
fetch: entity work.fetch port map(
		
	-- sinais do fetch => sinais do processador 
		
);

breg_ula: entity work.breg_ula port map(
		
	-- sinais do breg_ula => sinais do processador 
		
);

controle: entity work.controle port map(
		
	-- sinais do controle => sinais do processador 
		
);		

memoria: entity work.memoria port map(
		
	-- sinais da memoria => sinais do processador 
		
);

end rtl;
