// Seed: 2258725893
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output wire id_2,
    output wand id_3,
    input tri id_4,
    input tri1 id_5,
    output wor id_6,
    input tri id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_15 :
  assert property (@(negedge 1 & id_13) 1)
  else $display(id_2 & id_6);
endmodule
