# Copyright (c) 2025 Renesas Electronics Corporation
# SPDX-License-Identifier: Apache-2.0

config SOC_SERIES_RA8T2
	select ARM
	select CPU_HAS_ARM_SAU
	select CPU_HAS_ARM_MPU
	select CPU_HAS_FPU
	select FPU
	select CPU_CORTEX_M_HAS_DWT
	select ARMV8_M_DSP
	select HAS_SWO
	select XIP
	select CLOCK_CONTROL_RENESAS_RA_CGC if CLOCK_CONTROL
	select HAS_RENESAS_RA_FSP
	select SOC_EARLY_INIT_HOOK
	select HAS_PM

config SOC_R7KA8T2LFECAC_CM85
	select CPU_CORTEX_M85
	select GPIO_RA_HAS_VBTICTLR

config SOC_R7KA8T2LFECAC_CM33
	select CPU_CORTEX_M33
	select SOC_RA_SECOND_CORE_BUILD

if SOC_SERIES_RA8T2

config RENESAS_PN_ROM_SIZE
	hex
	default 0x100000 if SOC_R7KA8T2LFECAC
	help
	  Code MRAM and Flash size

config RENESAS_PN_PACKAGE_TYPE
	int
	range 1 4
	default 2 if SOC_R7KA8T2LFECAC
	help
	  Package type:
	  1 -> AB: LFBGA 224 pins
	  2 -> AC: LFBGA 289 pins
	  3 -> AJ: LFBGA 303 pins
	  4 -> HC: HLQFP 176 pins

config RENESAS_PN_FEATURE_SET
	hex
	default 0x4c if SOC_R7KA8T2LFECAC
	help
	  Feature set (Convert the feature set character into its ASCII hex value):
	  - A (0x41): Single Core (CM85 only), EtherCAT slave controller is not available
	  - C (0x43): Single Core (CM85 only), EtherCAT slave controller is available
	  - L (0x4c): Dual Core, EtherCAT slave controller is available

config RENESAS_PN_NUMBER_OF_CORES
	int
	range 1 2
	default 2 if SOC_R7KA8T2LFECAC
	help
	  Number of SoC cores

endif # SOC_SERIES_RA8T2
