
VolCtrl_FW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000214  00800100  00001eaa  00001f3e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001eaa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000196  00800314  00800314  00002152  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002152  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000021b0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000198  00000000  00000000  000021f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002744  00000000  00000000  00002388  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000012d2  00000000  00000000  00004acc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000018f8  00000000  00000000  00005d9e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000460  00000000  00000000  00007698  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000bd9  00000000  00000000  00007af8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001324  00000000  00000000  000086d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001b0  00000000  00000000  000099f5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 96 00 	jmp	0x12c	; 0x12c <__ctors_end>
       4:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
       8:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
       c:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      10:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      14:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      18:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      1c:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      20:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      24:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      28:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      2c:	0c 94 fd 08 	jmp	0x11fa	; 0x11fa <__vector_11>
      30:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      34:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      38:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      3c:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      40:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      44:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      48:	0c 94 14 0a 	jmp	0x1428	; 0x1428 <__vector_18>
      4c:	0c 94 49 0a 	jmp	0x1492	; 0x1492 <__vector_19>
      50:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      54:	0c 94 2e 09 	jmp	0x125c	; 0x125c <__vector_21>
      58:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      5c:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      60:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      64:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      68:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      6c:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      70:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      74:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      78:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      7c:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      80:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      84:	0c 94 d5 01 	jmp	0x3aa	; 0x3aa <__vector_33>
      88:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      8c:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      90:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      94:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      98:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      9c:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      a0:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      a4:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      a8:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      ac:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>
      b0:	0c 94 b3 00 	jmp	0x166	; 0x166 <__bad_interrupt>

000000b4 <__trampolines_end>:
      b4:	36 06       	cpc	r3, r22
      b6:	09 06       	cpc	r0, r25
      b8:	09 06       	cpc	r0, r25
      ba:	09 06       	cpc	r0, r25
      bc:	09 00       	.word	0x0009	; ????
      be:	00 00       	nop
      c0:	0a 0a       	sbc	r0, r26
      c2:	00 00       	nop
      c4:	03 07       	Address 0x000000c4 is out of bounds.
.word	0xffff	; ????

000000c5 <rc5_param>:
      c5:	07 0b 10 0b 10 00 00 00 00 01 07 07 0d 0d 00 00     ................
      d5:	01                                                  .

000000d6 <kaseikyo_param>:
      d6:	05 03 0a 0e 18 03 0a 04 09 00 10 1c 28 30 01 01     ............(0..
	...

000000e7 <samsung_param>:
      e7:	03 05 0c 0f 1e 05 0c 04 0b 00 10 15 25 25 01 01     ............%%..
	...

000000f8 <nec_rep_param>:
      f8:	02 05 0c 11 22 05 0c 05 0c 00 00 00 00 00 01 01     ...."...........
	...

00000109 <nec_param>:
     109:	02 05 0c 11 22 05 0c 05 0c 00 10 10 20 20 01 01     ....".......  ..
	...

0000011a <sircs_param>:
     11a:	01 0f 15 07 0b 07 0b 07 0b 0f 14 00 0f 14 00 01     ................
	...

0000012c <__ctors_end>:
     12c:	11 24       	eor	r1, r1
     12e:	1f be       	out	0x3f, r1	; 63
     130:	cf ef       	ldi	r28, 0xFF	; 255
     132:	d8 e0       	ldi	r29, 0x08	; 8
     134:	de bf       	out	0x3e, r29	; 62
     136:	cd bf       	out	0x3d, r28	; 61

00000138 <__do_copy_data>:
     138:	13 e0       	ldi	r17, 0x03	; 3
     13a:	a0 e0       	ldi	r26, 0x00	; 0
     13c:	b1 e0       	ldi	r27, 0x01	; 1
     13e:	ea ea       	ldi	r30, 0xAA	; 170
     140:	fe e1       	ldi	r31, 0x1E	; 30
     142:	02 c0       	rjmp	.+4      	; 0x148 <__do_copy_data+0x10>
     144:	05 90       	lpm	r0, Z+
     146:	0d 92       	st	X+, r0
     148:	a4 31       	cpi	r26, 0x14	; 20
     14a:	b1 07       	cpc	r27, r17
     14c:	d9 f7       	brne	.-10     	; 0x144 <__do_copy_data+0xc>

0000014e <__do_clear_bss>:
     14e:	24 e0       	ldi	r18, 0x04	; 4
     150:	a4 e1       	ldi	r26, 0x14	; 20
     152:	b3 e0       	ldi	r27, 0x03	; 3
     154:	01 c0       	rjmp	.+2      	; 0x158 <.do_clear_bss_start>

00000156 <.do_clear_bss_loop>:
     156:	1d 92       	st	X+, r1

00000158 <.do_clear_bss_start>:
     158:	aa 3a       	cpi	r26, 0xAA	; 170
     15a:	b2 07       	cpc	r27, r18
     15c:	e1 f7       	brne	.-8      	; 0x156 <.do_clear_bss_loop>
     15e:	0e 94 44 09 	call	0x1288	; 0x1288 <main>
     162:	0c 94 53 0f 	jmp	0x1ea6	; 0x1ea6 <_exit>

00000166 <__bad_interrupt>:
     166:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000016a <setvolume>:
	inc_cnt_stat = FALSE;
}

void inc_timer_rst (void){
	//Reset Timer count register
	TCNT3 = 0;
     16a:	cf 92       	push	r12
     16c:	df 92       	push	r13
     16e:	ef 92       	push	r14
     170:	ff 92       	push	r15
     172:	0f 93       	push	r16
     174:	1f 93       	push	r17
     176:	cf 93       	push	r28
     178:	df 93       	push	r29
     17a:	00 d0       	rcall	.+0      	; 0x17c <setvolume+0x12>
     17c:	00 d0       	rcall	.+0      	; 0x17e <setvolume+0x14>
     17e:	1f 92       	push	r1
     180:	cd b7       	in	r28, 0x3d	; 61
     182:	de b7       	in	r29, 0x3e	; 62
     184:	f8 2e       	mov	r15, r24
     186:	6b 01       	movw	r12, r22
     188:	82 e4       	ldi	r24, 0x42	; 66
     18a:	91 e0       	ldi	r25, 0x01	; 1
     18c:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
     190:	87 e5       	ldi	r24, 0x57	; 87
     192:	91 e0       	ldi	r25, 0x01	; 1
     194:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
     198:	0f 2d       	mov	r16, r15
     19a:	10 e0       	ldi	r17, 0x00	; 0
     19c:	4a e0       	ldi	r20, 0x0A	; 10
     19e:	be 01       	movw	r22, r28
     1a0:	6f 5f       	subi	r22, 0xFF	; 255
     1a2:	7f 4f       	sbci	r23, 0xFF	; 255
     1a4:	c8 01       	movw	r24, r16
     1a6:	0e 94 56 0c 	call	0x18ac	; 0x18ac <__itoa_ncheck>
     1aa:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
     1ae:	8b ef       	ldi	r24, 0xFB	; 251
     1b0:	91 e0       	ldi	r25, 0x01	; 1
     1b2:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
     1b6:	10 16       	cp	r1, r16
     1b8:	11 06       	cpc	r1, r17
     1ba:	c4 f4       	brge	.+48     	; 0x1ec <setvolume+0x82>
     1bc:	86 01       	movw	r16, r12
     1be:	ef 2c       	mov	r14, r15
     1c0:	f1 2c       	mov	r15, r1
     1c2:	ee 0c       	add	r14, r14
     1c4:	ff 1c       	adc	r15, r15
     1c6:	ec 0c       	add	r14, r12
     1c8:	fd 1c       	adc	r15, r13
     1ca:	8e e5       	ldi	r24, 0x5E	; 94
     1cc:	91 e0       	ldi	r25, 0x01	; 1
     1ce:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
     1d2:	f8 01       	movw	r30, r16
     1d4:	81 91       	ld	r24, Z+
     1d6:	91 91       	ld	r25, Z+
     1d8:	8f 01       	movw	r16, r30
     1da:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
     1de:	8b ef       	ldi	r24, 0xFB	; 251
     1e0:	91 e0       	ldi	r25, 0x01	; 1
     1e2:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
     1e6:	0e 15       	cp	r16, r14
     1e8:	1f 05       	cpc	r17, r15
     1ea:	79 f7       	brne	.-34     	; 0x1ca <setvolume+0x60>
     1ec:	0f 90       	pop	r0
     1ee:	0f 90       	pop	r0
     1f0:	0f 90       	pop	r0
     1f2:	0f 90       	pop	r0
     1f4:	0f 90       	pop	r0
     1f6:	df 91       	pop	r29
     1f8:	cf 91       	pop	r28
     1fa:	1f 91       	pop	r17
     1fc:	0f 91       	pop	r16
     1fe:	ff 90       	pop	r15
     200:	ef 90       	pop	r14
     202:	df 90       	pop	r13
     204:	cf 90       	pop	r12
     206:	08 95       	ret

00000208 <inc_timer_start>:
     208:	80 91 50 03 	lds	r24, 0x0350	; 0x800350 <inc_cnt_stat>
     20c:	81 11       	cpse	r24, r1
     20e:	0c c0       	rjmp	.+24     	; 0x228 <inc_timer_start+0x20>
     210:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     214:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7e0094>
     218:	e1 e9       	ldi	r30, 0x91	; 145
     21a:	f0 e0       	ldi	r31, 0x00	; 0
     21c:	80 81       	ld	r24, Z
     21e:	84 60       	ori	r24, 0x04	; 4
     220:	80 83       	st	Z, r24
     222:	81 e0       	ldi	r24, 0x01	; 1
     224:	80 93 50 03 	sts	0x0350, r24	; 0x800350 <inc_cnt_stat>
     228:	08 95       	ret

0000022a <inc_timer_stop>:
     22a:	e1 e9       	ldi	r30, 0x91	; 145
     22c:	f0 e0       	ldi	r31, 0x00	; 0
     22e:	80 81       	ld	r24, Z
     230:	8b 7f       	andi	r24, 0xFB	; 251
     232:	80 83       	st	Z, r24
     234:	10 92 50 03 	sts	0x0350, r1	; 0x800350 <inc_cnt_stat>
     238:	08 95       	ret

0000023a <get_motor_stat>:
}

uint8_t get_motor_stat(void){
	uint8_t pin_motor_cw = (PIND & (1 << PIN_MOTOR_CW));
     23a:	39 b1       	in	r19, 0x09	; 9
	uint8_t pin_motor_ccw = (PIND & (1 << PIN_MOTOR_CCW));
     23c:	29 b1       	in	r18, 0x09	; 9
	
	uint8_t motor_stat = ((pin_motor_cw >> PIN_MOTOR_CW) << 1) | (pin_motor_ccw >> PIN_MOTOR_CCW);
	
	switch (motor_stat){
     23e:	33 fb       	bst	r19, 3
     240:	88 27       	eor	r24, r24
     242:	80 f9       	bld	r24, 0
     244:	90 e0       	ldi	r25, 0x00	; 0
     246:	88 0f       	add	r24, r24
     248:	99 1f       	adc	r25, r25
     24a:	22 fb       	bst	r18, 2
     24c:	99 27       	eor	r25, r25
     24e:	90 f9       	bld	r25, 0
     250:	89 2b       	or	r24, r25
     252:	81 30       	cpi	r24, 0x01	; 1
     254:	39 f0       	breq	.+14     	; 0x264 <get_motor_stat+0x2a>
     256:	82 30       	cpi	r24, 0x02	; 2
     258:	19 f0       	breq	.+6      	; 0x260 <get_motor_stat+0x26>
     25a:	81 11       	cpse	r24, r1
     25c:	05 c0       	rjmp	.+10     	; 0x268 <get_motor_stat+0x2e>
     25e:	09 c0       	rjmp	.+18     	; 0x272 <get_motor_stat+0x38>
		case 0b00:
			return MOTOR_STAT_OFF;
			break;
		case 0b10:
			return MOTOR_STAT_CW;
     260:	81 e0       	ldi	r24, 0x01	; 1
     262:	08 95       	ret
			break;
		case 0b01:
			return MOTOR_STAT_CCW;
     264:	82 e0       	ldi	r24, 0x02	; 2
     266:	08 95       	ret
			break;
		default: 
			//ERROR
			error_led(TRUE);
     268:	81 e0       	ldi	r24, 0x01	; 1
     26a:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <error_led>
			break;
	}
	return -1;
     26e:	8f ef       	ldi	r24, 0xFF	; 255
     270:	08 95       	ret
	
	uint8_t motor_stat = ((pin_motor_cw >> PIN_MOTOR_CW) << 1) | (pin_motor_ccw >> PIN_MOTOR_CCW);
	
	switch (motor_stat){
		case 0b00:
			return MOTOR_STAT_OFF;
     272:	80 e0       	ldi	r24, 0x00	; 0
			//ERROR
			error_led(TRUE);
			break;
	}
	return -1;
}
     274:	08 95       	ret

00000276 <set_motor_off>:

void set_motor_off (void){
	//Set both motor ctrl pins to low
	PORTD &=  ~(1 << PIN_MOTOR_CW);
     276:	5b 98       	cbi	0x0b, 3	; 11
	PORTD &=  ~(1 << PIN_MOTOR_CCW);
     278:	5a 98       	cbi	0x0b, 2	; 11
     27a:	08 95       	ret

0000027c <chk_adc_range>:
}

uint8_t chk_adc_range(uint16_t val)
{
	if (val < ADC_POT_LO_TH ){
     27c:	88 3c       	cpi	r24, 0xC8	; 200
     27e:	91 05       	cpc	r25, r1
     280:	28 f0       	brcs	.+10     	; 0x28c <chk_adc_range+0x10>
		//Motor potentiometer left limit
		return ADC_POT_STAT_LO;
	} else if (val > ADC_POT_HI_TH){
     282:	81 32       	cpi	r24, 0x21	; 33
     284:	93 40       	sbci	r25, 0x03	; 3
     286:	20 f4       	brcc	.+8      	; 0x290 <chk_adc_range+0x14>
		//Motor potentiometer right limit
		return ADC_POT_STAT_HI;
	}
	else {
		//Motor not at limit
		return ADC_POT_STAT_OK;
     288:	80 e0       	ldi	r24, 0x00	; 0
     28a:	08 95       	ret

uint8_t chk_adc_range(uint16_t val)
{
	if (val < ADC_POT_LO_TH ){
		//Motor potentiometer left limit
		return ADC_POT_STAT_LO;
     28c:	81 e0       	ldi	r24, 0x01	; 1
     28e:	08 95       	ret
	} else if (val > ADC_POT_HI_TH){
		//Motor potentiometer right limit
		return ADC_POT_STAT_HI;
     290:	82 e0       	ldi	r24, 0x02	; 2
	}
	else {
		//Motor not at limit
		return ADC_POT_STAT_OK;
	}
}
     292:	08 95       	ret

00000294 <set_motor_ccw>:

void set_motor_ccw (void){
	
	switch (get_motor_stat()){
     294:	0e 94 1d 01 	call	0x23a	; 0x23a <get_motor_stat>
     298:	81 30       	cpi	r24, 0x01	; 1
     29a:	39 f0       	breq	.+14     	; 0x2aa <set_motor_ccw+0x16>
     29c:	18 f0       	brcs	.+6      	; 0x2a4 <set_motor_ccw+0x10>
     29e:	82 30       	cpi	r24, 0x02	; 2
     2a0:	a9 f0       	breq	.+42     	; 0x2cc <set_motor_ccw+0x38>
     2a2:	11 c0       	rjmp	.+34     	; 0x2c6 <set_motor_ccw+0x32>
		case MOTOR_STAT_OFF:
			//Motor was off -> turn on in ccw direction
			PORTD &=  ~(1 << PIN_MOTOR_CW);		//0
     2a4:	5b 98       	cbi	0x0b, 3	; 11
			PORTD |=  (1 << PIN_MOTOR_CCW);		//1
     2a6:	5a 9a       	sbi	0x0b, 2	; 11
			break;
     2a8:	08 95       	ret
			//do noting...
			break;

		case MOTOR_STAT_CW:
			//Motor is turning CW -> change rotation direction
			set_motor_off();
     2aa:	0e 94 3b 01 	call	0x276	; 0x276 <set_motor_off>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2ae:	2f e7       	ldi	r18, 0x7F	; 127
     2b0:	89 ea       	ldi	r24, 0xA9	; 169
     2b2:	93 e0       	ldi	r25, 0x03	; 3
     2b4:	21 50       	subi	r18, 0x01	; 1
     2b6:	80 40       	sbci	r24, 0x00	; 0
     2b8:	90 40       	sbci	r25, 0x00	; 0
     2ba:	e1 f7       	brne	.-8      	; 0x2b4 <set_motor_ccw+0x20>
     2bc:	00 c0       	rjmp	.+0      	; 0x2be <set_motor_ccw+0x2a>
     2be:	00 00       	nop
			_delay_ms(MOTOR_OFF_DELAY_MS);
			PORTD &=  ~(1 << PIN_MOTOR_CW);		//0
     2c0:	5b 98       	cbi	0x0b, 3	; 11
			PORTD |=  (1 << PIN_MOTOR_CCW);		//1
     2c2:	5a 9a       	sbi	0x0b, 2	; 11
			break;
     2c4:	08 95       	ret

		default: 
			error_led(TRUE); //Error
     2c6:	81 e0       	ldi	r24, 0x01	; 1
     2c8:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <error_led>
     2cc:	08 95       	ret

000002ce <voldown>:
	//timer stoppt den motor!
	//notfall timer implementieren
}

void voldown(uint8_t argc, char *argv[]){
	uart0_puts("voldown detected\r\n");
     2ce:	85 e6       	ldi	r24, 0x65	; 101
     2d0:	91 e0       	ldi	r25, 0x01	; 1
     2d2:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
	
	//Check if the Motor is at the lower (left) limit
	if (chk_adc_range(adc_val) == ADC_POT_STAT_LO){
     2d6:	80 91 4d 03 	lds	r24, 0x034D	; 0x80034d <adc_val>
     2da:	90 91 4e 03 	lds	r25, 0x034E	; 0x80034e <adc_val+0x1>
     2de:	0e 94 3e 01 	call	0x27c	; 0x27c <chk_adc_range>
     2e2:	81 30       	cpi	r24, 0x01	; 1
     2e4:	29 f4       	brne	.+10     	; 0x2f0 <voldown+0x22>
		//Motor potentiometer is at right limit
		if (DEBUG_MSG) {
			uart0_puts("Motor @ lower lim!\r\n");
     2e6:	88 e7       	ldi	r24, 0x78	; 120
     2e8:	91 e0       	ldi	r25, 0x01	; 1
     2ea:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
		}
		//Do not turn the Motor on
		return;
     2ee:	08 95       	ret
	}
	
	if (inc_cnt_stat == FALSE){
     2f0:	80 91 50 03 	lds	r24, 0x0350	; 0x800350 <inc_cnt_stat>
     2f4:	81 11       	cpse	r24, r1
     2f6:	0f c0       	rjmp	.+30     	; 0x316 <voldown+0x48>
		//Timer not running
		inc_timer_start();	//Start increment timer
     2f8:	0e 94 04 01 	call	0x208	; 0x208 <inc_timer_start>
		
		//Start motor if it is not already running
		if ( get_motor_stat() == MOTOR_STAT_OFF ){
     2fc:	0e 94 1d 01 	call	0x23a	; 0x23a <get_motor_stat>
     300:	81 11       	cpse	r24, r1
     302:	03 c0       	rjmp	.+6      	; 0x30a <voldown+0x3c>
			set_motor_ccw();		//Start motor in ccw direction (voldown)
     304:	0e 94 4a 01 	call	0x294	; 0x294 <set_motor_ccw>
     308:	08 95       	ret
			} else {
			//ERROR: running motor without a timer is not allowed turn on error indicator LED
			error_led(TRUE);
     30a:	81 e0       	ldi	r24, 0x01	; 1
     30c:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <error_led>
			set_motor_off();
     310:	0e 94 3b 01 	call	0x276	; 0x276 <set_motor_off>
     314:	08 95       	ret
	inc_cnt_stat = FALSE;
}

void inc_timer_rst (void){
	//Reset Timer count register
	TCNT3 = 0;
     316:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     31a:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7e0094>
		//Timer already running (e.g from a previous volup cmd)
		inc_timer_rst(); // restart timer
		
		//Rotation direction is unknown here -> handled in the set_motor_functions
		//A change of the rotation direction is possible
		set_motor_ccw();		//Start motor in cw direction (volup)
     31e:	0e 94 4a 01 	call	0x294	; 0x294 <set_motor_ccw>
     322:	08 95       	ret

00000324 <set_motor_cw>:
	}
}

void set_motor_cw (void){
	
	switch (get_motor_stat()){
     324:	0e 94 1d 01 	call	0x23a	; 0x23a <get_motor_stat>
     328:	88 23       	and	r24, r24
     32a:	19 f0       	breq	.+6      	; 0x332 <set_motor_cw+0xe>
     32c:	82 30       	cpi	r24, 0x02	; 2
     32e:	21 f0       	breq	.+8      	; 0x338 <set_motor_cw+0x14>
     330:	08 95       	ret
		case MOTOR_STAT_OFF:
			//Motor was off -> turn on in cw direction
			PORTD |= (1 << PIN_MOTOR_CW);		//1
     332:	5b 9a       	sbi	0x0b, 3	; 11
			PORTD &=  ~(1 << PIN_MOTOR_CCW);	//0
     334:	5a 98       	cbi	0x0b, 2	; 11
			break;
     336:	08 95       	ret
		
		case MOTOR_STAT_CCW:
			//Motor is turning CCW -> change rotation direction
			set_motor_off();
     338:	0e 94 3b 01 	call	0x276	; 0x276 <set_motor_off>
     33c:	2f e7       	ldi	r18, 0x7F	; 127
     33e:	89 ea       	ldi	r24, 0xA9	; 169
     340:	93 e0       	ldi	r25, 0x03	; 3
     342:	21 50       	subi	r18, 0x01	; 1
     344:	80 40       	sbci	r24, 0x00	; 0
     346:	90 40       	sbci	r25, 0x00	; 0
     348:	e1 f7       	brne	.-8      	; 0x342 <set_motor_cw+0x1e>
     34a:	00 c0       	rjmp	.+0      	; 0x34c <set_motor_cw+0x28>
     34c:	00 00       	nop
			_delay_ms(MOTOR_OFF_DELAY_MS);
			PORTD |= (1 << PIN_MOTOR_CW);		//1
     34e:	5b 9a       	sbi	0x0b, 3	; 11
			PORTD &=  ~(1 << PIN_MOTOR_CCW);	//0
     350:	5a 98       	cbi	0x0b, 2	; 11
     352:	08 95       	ret

00000354 <volup>:
	}
}

void volup(uint8_t argc, char *argv[]){
	
	uart0_puts("volup detected\r\n");
     354:	8d e8       	ldi	r24, 0x8D	; 141
     356:	91 e0       	ldi	r25, 0x01	; 1
     358:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
	
	//Check if the Motor is at the upper (right) limit
	if (chk_adc_range(adc_val) == ADC_POT_STAT_HI){
     35c:	80 91 4d 03 	lds	r24, 0x034D	; 0x80034d <adc_val>
     360:	90 91 4e 03 	lds	r25, 0x034E	; 0x80034e <adc_val+0x1>
     364:	0e 94 3e 01 	call	0x27c	; 0x27c <chk_adc_range>
     368:	82 30       	cpi	r24, 0x02	; 2
     36a:	29 f4       	brne	.+10     	; 0x376 <volup+0x22>
		//Motor potentiometer is at right limit
		if (DEBUG_MSG) {
			uart0_puts("Motor @ upper lim!\r\n");
     36c:	8e e9       	ldi	r24, 0x9E	; 158
     36e:	91 e0       	ldi	r25, 0x01	; 1
     370:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
		}
		//Do not turn the Motor on
		return;
     374:	08 95       	ret
	}
		
	if (inc_cnt_stat == FALSE){
     376:	80 91 50 03 	lds	r24, 0x0350	; 0x800350 <inc_cnt_stat>
     37a:	81 11       	cpse	r24, r1
     37c:	0f c0       	rjmp	.+30     	; 0x39c <volup+0x48>
		//Timer not running
		inc_timer_start();	//Start increment timer
     37e:	0e 94 04 01 	call	0x208	; 0x208 <inc_timer_start>
		
		//Start motor if it is not already running
		if ( get_motor_stat() == MOTOR_STAT_OFF ){
     382:	0e 94 1d 01 	call	0x23a	; 0x23a <get_motor_stat>
     386:	81 11       	cpse	r24, r1
     388:	03 c0       	rjmp	.+6      	; 0x390 <volup+0x3c>
			set_motor_cw();		//Start motor in cw direction (volup)
     38a:	0e 94 92 01 	call	0x324	; 0x324 <set_motor_cw>
     38e:	08 95       	ret
		} else {
			//ERROR: running motor without a timer is not allowed turn on error indicator LED
			error_led(TRUE);
     390:	81 e0       	ldi	r24, 0x01	; 1
     392:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <error_led>
			set_motor_off();
     396:	0e 94 3b 01 	call	0x276	; 0x276 <set_motor_off>
     39a:	08 95       	ret
	inc_cnt_stat = FALSE;
}

void inc_timer_rst (void){
	//Reset Timer count register
	TCNT3 = 0;
     39c:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     3a0:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7e0094>
	else {
		//Timer already running (e.g from a previous volup cmd)
		inc_timer_rst(); // restart timer
		
		//Rotation direction is unknown here -> handled in the set_motor_functions
		set_motor_cw();		//Start motor in cw direction (volup)
     3a4:	0e 94 92 01 	call	0x324	; 0x324 <set_motor_cw>
     3a8:	08 95       	ret

000003aa <__vector_33>:
		uart0_puts("\r\n");
	}
}

ISR(TIMER3_COMPA_vect)
{
     3aa:	1f 92       	push	r1
     3ac:	0f 92       	push	r0
     3ae:	0f b6       	in	r0, 0x3f	; 63
     3b0:	0f 92       	push	r0
     3b2:	11 24       	eor	r1, r1
     3b4:	2f 93       	push	r18
     3b6:	3f 93       	push	r19
     3b8:	4f 93       	push	r20
     3ba:	5f 93       	push	r21
     3bc:	6f 93       	push	r22
     3be:	7f 93       	push	r23
     3c0:	8f 93       	push	r24
     3c2:	9f 93       	push	r25
     3c4:	af 93       	push	r26
     3c6:	bf 93       	push	r27
     3c8:	ef 93       	push	r30
     3ca:	ff 93       	push	r31
	PORTC ^= ( 1<< PORTC2);
     3cc:	98 b1       	in	r25, 0x08	; 8
     3ce:	84 e0       	ldi	r24, 0x04	; 4
     3d0:	89 27       	eor	r24, r25
     3d2:	88 b9       	out	0x08, r24	; 8
	//every INC_DURATION ms
	set_motor_off();
     3d4:	0e 94 3b 01 	call	0x276	; 0x276 <set_motor_off>
	inc_timer_stop();
     3d8:	0e 94 15 01 	call	0x22a	; 0x22a <inc_timer_stop>
}
     3dc:	ff 91       	pop	r31
     3de:	ef 91       	pop	r30
     3e0:	bf 91       	pop	r27
     3e2:	af 91       	pop	r26
     3e4:	9f 91       	pop	r25
     3e6:	8f 91       	pop	r24
     3e8:	7f 91       	pop	r23
     3ea:	6f 91       	pop	r22
     3ec:	5f 91       	pop	r21
     3ee:	4f 91       	pop	r20
     3f0:	3f 91       	pop	r19
     3f2:	2f 91       	pop	r18
     3f4:	0f 90       	pop	r0
     3f6:	0f be       	out	0x3f, r0	; 63
     3f8:	0f 90       	pop	r0
     3fa:	1f 90       	pop	r1
     3fc:	18 95       	reti

000003fe <cmd_parser>:
          Calls the matching command function with arguments
Input:    pointer to a char array
Returns:  0x00 no error occoured
		  0x01 error occoured
**************************************************************************/			 
uint8_t cmd_parser(char* cmd){
     3fe:	af 92       	push	r10
     400:	bf 92       	push	r11
     402:	cf 92       	push	r12
     404:	df 92       	push	r13
     406:	ef 92       	push	r14
     408:	ff 92       	push	r15
     40a:	0f 93       	push	r16
     40c:	1f 93       	push	r17
     40e:	cf 93       	push	r28
     410:	df 93       	push	r29
     412:	cd b7       	in	r28, 0x3d	; 61
     414:	de b7       	in	r29, 0x3e	; 62
     416:	27 97       	sbiw	r28, 0x07	; 7
     418:	0f b6       	in	r0, 0x3f	; 63
     41a:	f8 94       	cli
     41c:	de bf       	out	0x3e, r29	; 62
     41e:	0f be       	out	0x3f, r0	; 63
     420:	cd bf       	out	0x3d, r28	; 61
     422:	8c 01       	movw	r16, r24
					 
	if (ECHO_EN) {
		uart0_puts(cmd);
     424:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
		uart0_puts("\r\n");
     428:	8b ef       	ldi	r24, 0xFB	; 251
     42a:	91 e0       	ldi	r25, 0x01	; 1
     42c:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
	}
					 
	command_ptr detc_cmd = NULL;
	char delim[] = " ,";		// " " and ","
     430:	80 e2       	ldi	r24, 0x20	; 32
     432:	9c e2       	ldi	r25, 0x2C	; 44
     434:	9a 83       	std	Y+2, r25	; 0x02
     436:	89 83       	std	Y+1, r24	; 0x01
     438:	1b 82       	std	Y+3, r1	; 0x03
	char *argv[MAX_NUM_ARG];	//argument vector containing pointers to strings
	uint8_t tmp_strlen;

	//convert input string to lowercase
	//command interpreter should be case insensitive
	strlwr(cmd);
     43a:	c8 01       	movw	r24, r16
     43c:	0e 94 25 0c 	call	0x184a	; 0x184a <strlwr>
					 
	//Receive the first token
	char *token = strtok(cmd, delim);
     440:	be 01       	movw	r22, r28
     442:	6f 5f       	subi	r22, 0xFF	; 255
     444:	7f 4f       	sbci	r23, 0xFF	; 255
     446:	c8 01       	movw	r24, r16
     448:	0e 94 10 0c 	call	0x1820	; 0x1820 <strtok>
     44c:	5c 01       	movw	r10, r24
     44e:	06 e0       	ldi	r16, 0x06	; 6
     450:	11 e0       	ldi	r17, 0x01	; 1
     452:	0f 2e       	mov	r0, r31
     454:	fc e3       	ldi	r31, 0x3C	; 60
     456:	cf 2e       	mov	r12, r31
     458:	f1 e0       	ldi	r31, 0x01	; 1
     45a:	df 2e       	mov	r13, r31
     45c:	f0 2d       	mov	r31, r0
	if (ECHO_EN) {
		uart0_puts(cmd);
		uart0_puts("\r\n");
	}
					 
	command_ptr detc_cmd = NULL;
     45e:	e1 2c       	mov	r14, r1
     460:	f1 2c       	mov	r15, r1
					 
	//The first token is the command word
	for (int i = 0; i < NUM_CMDS; i++)
	{
		//search for the input cmd string in available commands
		if ( strcmp( token, cmd_set[i].cmd_word ) == 0){
     462:	b8 01       	movw	r22, r16
     464:	6d 5f       	subi	r22, 0xFD	; 253
     466:	7f 4f       	sbci	r23, 0xFF	; 255
     468:	c5 01       	movw	r24, r10
     46a:	0e 94 15 0c 	call	0x182a	; 0x182a <strcmp>
     46e:	89 2b       	or	r24, r25
     470:	09 f4       	brne	.+2      	; 0x474 <__LOCK_REGION_LENGTH__+0x74>
			//cmd string matches a command
			detc_cmd = &cmd_set[i];
     472:	78 01       	movw	r14, r16
     474:	0e 5e       	subi	r16, 0xEE	; 238
     476:	1f 4f       	sbci	r17, 0xFF	; 255
					 
	//Receive the first token
	char *token = strtok(cmd, delim);
					 
	//The first token is the command word
	for (int i = 0; i < NUM_CMDS; i++)
     478:	0c 15       	cp	r16, r12
     47a:	1d 05       	cpc	r17, r13
     47c:	91 f7       	brne	.-28     	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
			//cmd string matches a command
			detc_cmd = &cmd_set[i];
		}
	}
					 
	if (detc_cmd == NULL){
     47e:	e1 14       	cp	r14, r1
     480:	f1 04       	cpc	r15, r1
     482:	31 f4       	brne	.+12     	; 0x490 <__LOCK_REGION_LENGTH__+0x90>
		//No cmd string found
		uart0_puts("Unknown command!\r\n");
     484:	83 eb       	ldi	r24, 0xB3	; 179
     486:	91 e0       	ldi	r25, 0x01	; 1
     488:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
		return -1;
     48c:	8f ef       	ldi	r24, 0xFF	; 255
     48e:	87 c0       	rjmp	.+270    	; 0x59e <__LOCK_REGION_LENGTH__+0x19e>
	//all other tokens are arguments
	//Collect all arguments in cmd
	argc = 0;
	err = 0;
					 
	token = strtok(NULL, delim);
     490:	be 01       	movw	r22, r28
     492:	6f 5f       	subi	r22, 0xFF	; 255
     494:	7f 4f       	sbci	r23, 0xFF	; 255
     496:	80 e0       	ldi	r24, 0x00	; 0
     498:	90 e0       	ldi	r25, 0x00	; 0
     49a:	0e 94 10 0c 	call	0x1820	; 0x1820 <strtok>
     49e:	8c 01       	movw	r16, r24
	while(token != NULL)
     4a0:	89 2b       	or	r24, r25
     4a2:	09 f4       	brne	.+2      	; 0x4a6 <__LOCK_REGION_LENGTH__+0xa6>
     4a4:	69 c0       	rjmp	.+210    	; 0x578 <__LOCK_REGION_LENGTH__+0x178>
     4a6:	d1 2c       	mov	r13, r1
	{
		//ignore empty tokens (eg. 10, 11) the " " would be a empty token
		if( !(strcmp(token, "") == 0) ){
     4a8:	d8 01       	movw	r26, r16
     4aa:	8c 91       	ld	r24, X
     4ac:	88 23       	and	r24, r24
     4ae:	b9 f1       	breq	.+110    	; 0x51e <__LOCK_REGION_LENGTH__+0x11e>

			//Check number of arguments
			if ((argc >= detc_cmd->arg_cnt) || (argc >= MAX_NUM_ARG)){
     4b0:	f7 01       	movw	r30, r14
     4b2:	80 81       	ld	r24, Z
     4b4:	d8 16       	cp	r13, r24
     4b6:	18 f4       	brcc	.+6      	; 0x4be <__LOCK_REGION_LENGTH__+0xbe>
     4b8:	f1 e0       	ldi	r31, 0x01	; 1
     4ba:	fd 15       	cp	r31, r13
     4bc:	28 f4       	brcc	.+10     	; 0x4c8 <__LOCK_REGION_LENGTH__+0xc8>
				uart0_puts("Too many arguments!\r\n");
     4be:	86 ec       	ldi	r24, 0xC6	; 198
     4c0:	91 e0       	ldi	r25, 0x01	; 1
     4c2:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
				err = 1;
				break;
     4c6:	37 c0       	rjmp	.+110    	; 0x536 <__LOCK_REGION_LENGTH__+0x136>
			}
							 
			//Check argument string length
			tmp_strlen = strlen(token); // strlen is not including '\0'
     4c8:	f8 01       	movw	r30, r16
     4ca:	01 90       	ld	r0, Z+
     4cc:	00 20       	and	r0, r0
     4ce:	e9 f7       	brne	.-6      	; 0x4ca <__LOCK_REGION_LENGTH__+0xca>
     4d0:	31 97       	sbiw	r30, 0x01	; 1
     4d2:	cf 01       	movw	r24, r30
     4d4:	80 1b       	sub	r24, r16
     4d6:	91 0b       	sbc	r25, r17
			if ( tmp_strlen + 1 >= MAX_ARG_LEN ){
     4d8:	99 27       	eor	r25, r25
     4da:	01 96       	adiw	r24, 0x01	; 1
     4dc:	8f 30       	cpi	r24, 0x0F	; 15
     4de:	91 05       	cpc	r25, r1
     4e0:	2c f0       	brlt	.+10     	; 0x4ec <__LOCK_REGION_LENGTH__+0xec>
				uart0_puts("Max arg string length exceeded!\r\n");
     4e2:	8c ed       	ldi	r24, 0xDC	; 220
     4e4:	91 e0       	ldi	r25, 0x01	; 1
     4e6:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
				err = 1;
				break;
     4ea:	25 c0       	rjmp	.+74     	; 0x536 <__LOCK_REGION_LENGTH__+0x136>
			}
							 
			//allocate memory for argument string
			argv[argc] = (char *) malloc(tmp_strlen  + 1);
     4ec:	0e 94 e6 0a 	call	0x15cc	; 0x15cc <malloc>
     4f0:	ed 2d       	mov	r30, r13
     4f2:	f0 e0       	ldi	r31, 0x00	; 0
     4f4:	ee 0f       	add	r30, r30
     4f6:	ff 1f       	adc	r31, r31
     4f8:	21 e0       	ldi	r18, 0x01	; 1
     4fa:	30 e0       	ldi	r19, 0x00	; 0
     4fc:	2c 0f       	add	r18, r28
     4fe:	3d 1f       	adc	r19, r29
     500:	e2 0f       	add	r30, r18
     502:	f3 1f       	adc	r31, r19
     504:	94 83       	std	Z+4, r25	; 0x04
     506:	83 83       	std	Z+3, r24	; 0x03
							 
			if (argv[argc] == NULL){
     508:	00 97       	sbiw	r24, 0x00	; 0
     50a:	29 f4       	brne	.+10     	; 0x516 <__LOCK_REGION_LENGTH__+0x116>
				//Memory allocation failed
				uart0_puts("Memory allocation failed!\r\n");
     50c:	8e ef       	ldi	r24, 0xFE	; 254
     50e:	91 e0       	ldi	r25, 0x01	; 1
     510:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
				err = 1;
				break;
     514:	10 c0       	rjmp	.+32     	; 0x536 <__LOCK_REGION_LENGTH__+0x136>
			}
							 
			//copy the token to the argument vector
			strcpy(argv[argc] , token);
     516:	b8 01       	movw	r22, r16
     518:	0e 94 1e 0c 	call	0x183c	; 0x183c <strcpy>
							 
			//increase argument counter
			argc++;
     51c:	d3 94       	inc	r13
		}
		//Fetch the next token to process
		token = strtok(NULL, delim);
     51e:	be 01       	movw	r22, r28
     520:	6f 5f       	subi	r22, 0xFF	; 255
     522:	7f 4f       	sbci	r23, 0xFF	; 255
     524:	80 e0       	ldi	r24, 0x00	; 0
     526:	90 e0       	ldi	r25, 0x00	; 0
     528:	0e 94 10 0c 	call	0x1820	; 0x1820 <strtok>
     52c:	8c 01       	movw	r16, r24
	//Collect all arguments in cmd
	argc = 0;
	err = 0;
					 
	token = strtok(NULL, delim);
	while(token != NULL)
     52e:	89 2b       	or	r24, r25
     530:	09 f0       	breq	.+2      	; 0x534 <__LOCK_REGION_LENGTH__+0x134>
     532:	ba cf       	rjmp	.-140    	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
     534:	22 c0       	rjmp	.+68     	; 0x57a <__LOCK_REGION_LENGTH__+0x17a>
		token = strtok(NULL, delim);
	}
					 
	//all arguments parsed, check if the correct number of arguments was found
	//do not print a error message if the err flag is already set
	if ( (argc != detc_cmd->arg_cnt) && (err == 0) ){
     536:	d7 01       	movw	r26, r14
     538:	8c 91       	ld	r24, X
     53a:	8d 11       	cpse	r24, r13
     53c:	23 c0       	rjmp	.+70     	; 0x584 <__LOCK_REGION_LENGTH__+0x184>
     53e:	ff 24       	eor	r15, r15
     540:	f3 94       	inc	r15
     542:	05 c0       	rjmp	.+10     	; 0x54e <__LOCK_REGION_LENGTH__+0x14e>
		uart0_puts("Incorrect number of Arguments!\r\n");
     544:	8a e1       	ldi	r24, 0x1A	; 26
     546:	92 e0       	ldi	r25, 0x02	; 2
     548:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
     54c:	1b c0       	rjmp	.+54     	; 0x584 <__LOCK_REGION_LENGTH__+0x184>
		//If all went fine call the command function and pass the arguments
		detc_cmd->cmd_fun_ptr(argc, argv);
	}

	//free allocated memory
	for (int i = 0; i < argc; i++){
     54e:	0d 2d       	mov	r16, r13
     550:	10 e0       	ldi	r17, 0x00	; 0
     552:	10 16       	cp	r1, r16
     554:	11 06       	cpc	r1, r17
     556:	5c f4       	brge	.+22     	; 0x56e <__LOCK_REGION_LENGTH__+0x16e>
		free(argv[i]);
     558:	8c 81       	ldd	r24, Y+4	; 0x04
     55a:	9d 81       	ldd	r25, Y+5	; 0x05
     55c:	0e 94 7e 0b 	call	0x16fc	; 0x16fc <free>
		//If all went fine call the command function and pass the arguments
		detc_cmd->cmd_fun_ptr(argc, argv);
	}

	//free allocated memory
	for (int i = 0; i < argc; i++){
     560:	02 30       	cpi	r16, 0x02	; 2
     562:	11 05       	cpc	r17, r1
     564:	24 f0       	brlt	.+8      	; 0x56e <__LOCK_REGION_LENGTH__+0x16e>
		free(argv[i]);
     566:	8e 81       	ldd	r24, Y+6	; 0x06
     568:	9f 81       	ldd	r25, Y+7	; 0x07
     56a:	0e 94 7e 0b 	call	0x16fc	; 0x16fc <free>
	}
					 
	if (detc_cmd == NULL){
		//No cmd string found
		uart0_puts("Unknown command!\r\n");
		return -1;
     56e:	81 e0       	ldi	r24, 0x01	; 1
     570:	f1 10       	cpse	r15, r1
     572:	15 c0       	rjmp	.+42     	; 0x59e <__LOCK_REGION_LENGTH__+0x19e>
     574:	80 e0       	ldi	r24, 0x00	; 0
     576:	13 c0       	rjmp	.+38     	; 0x59e <__LOCK_REGION_LENGTH__+0x19e>
		
	}
					 
	//all other tokens are arguments
	//Collect all arguments in cmd
	argc = 0;
     578:	d1 2c       	mov	r13, r1
		token = strtok(NULL, delim);
	}
					 
	//all arguments parsed, check if the correct number of arguments was found
	//do not print a error message if the err flag is already set
	if ( (argc != detc_cmd->arg_cnt) && (err == 0) ){
     57a:	f7 01       	movw	r30, r14
     57c:	80 81       	ld	r24, Z
     57e:	8d 11       	cpse	r24, r13
     580:	e1 cf       	rjmp	.-62     	; 0x544 <__LOCK_REGION_LENGTH__+0x144>
     582:	03 c0       	rjmp	.+6      	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
		err=1;
	}
					 
	if (!err){
		//If all went fine call the command function and pass the arguments
		detc_cmd->cmd_fun_ptr(argc, argv);
     584:	ff 24       	eor	r15, r15
     586:	f3 94       	inc	r15
     588:	e2 cf       	rjmp	.-60     	; 0x54e <__LOCK_REGION_LENGTH__+0x14e>
     58a:	01 80       	ldd	r0, Z+1	; 0x01
     58c:	f2 81       	ldd	r31, Z+2	; 0x02
     58e:	e0 2d       	mov	r30, r0
     590:	be 01       	movw	r22, r28
     592:	6c 5f       	subi	r22, 0xFC	; 252
     594:	7f 4f       	sbci	r23, 0xFF	; 255
     596:	8d 2d       	mov	r24, r13
     598:	09 95       	icall
     59a:	f1 2c       	mov	r15, r1
     59c:	d8 cf       	rjmp	.-80     	; 0x54e <__LOCK_REGION_LENGTH__+0x14e>
		free(argv[i]);
	}
					 
	if (err) return 1;
	else return 0;
};
     59e:	27 96       	adiw	r28, 0x07	; 7
     5a0:	0f b6       	in	r0, 0x3f	; 63
     5a2:	f8 94       	cli
     5a4:	de bf       	out	0x3e, r29	; 62
     5a6:	0f be       	out	0x3f, r0	; 63
     5a8:	cd bf       	out	0x3d, r28	; 61
     5aa:	df 91       	pop	r29
     5ac:	cf 91       	pop	r28
     5ae:	1f 91       	pop	r17
     5b0:	0f 91       	pop	r16
     5b2:	ff 90       	pop	r15
     5b4:	ef 90       	pop	r14
     5b6:	df 90       	pop	r13
     5b8:	cf 90       	pop	r12
     5ba:	bf 90       	pop	r11
     5bc:	af 90       	pop	r10
     5be:	08 95       	ret

000005c0 <uart0_errchk>:
Input:    None
Returns:  boolean false if no error was found; true if an error occured
**************************************************************************/
uint16_t uart0_errchk(uint16_t rec_val){
	
	if (rec_val & UART_FRAME_ERROR ){
     5c0:	93 ff       	sbrs	r25, 3
     5c2:	07 c0       	rjmp	.+14     	; 0x5d2 <uart0_errchk+0x12>
		uart0_puts("UART_FRAME_ERROR occurred!");
     5c4:	8b e3       	ldi	r24, 0x3B	; 59
     5c6:	92 e0       	ldi	r25, 0x02	; 2
     5c8:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
		return UART_FRAME_ERROR;
     5cc:	20 e0       	ldi	r18, 0x00	; 0
     5ce:	38 e0       	ldi	r19, 0x08	; 8
     5d0:	1d c0       	rjmp	.+58     	; 0x60c <uart0_errchk+0x4c>
	}
	else if (rec_val & UART_OVERRUN_ERROR){
     5d2:	92 ff       	sbrs	r25, 2
     5d4:	07 c0       	rjmp	.+14     	; 0x5e4 <uart0_errchk+0x24>
		uart0_puts("UART_OVERRUN_ERROR occurred!");
     5d6:	86 e5       	ldi	r24, 0x56	; 86
     5d8:	92 e0       	ldi	r25, 0x02	; 2
     5da:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
		return UART_OVERRUN_ERROR;
     5de:	20 e0       	ldi	r18, 0x00	; 0
     5e0:	34 e0       	ldi	r19, 0x04	; 4
     5e2:	14 c0       	rjmp	.+40     	; 0x60c <uart0_errchk+0x4c>
	}
	else if (rec_val & UART_BUFFER_OVERFLOW){
     5e4:	91 ff       	sbrs	r25, 1
     5e6:	07 c0       	rjmp	.+14     	; 0x5f6 <uart0_errchk+0x36>
		uart0_puts("UART_BUFFER_OVERFLOW occurred!");
     5e8:	83 e7       	ldi	r24, 0x73	; 115
     5ea:	92 e0       	ldi	r25, 0x02	; 2
     5ec:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
		return UART_BUFFER_OVERFLOW;
     5f0:	20 e0       	ldi	r18, 0x00	; 0
     5f2:	32 e0       	ldi	r19, 0x02	; 2
     5f4:	0b c0       	rjmp	.+22     	; 0x60c <uart0_errchk+0x4c>
	}
	else if (rec_val & UART_NO_DATA){
     5f6:	9c 01       	movw	r18, r24
     5f8:	22 27       	eor	r18, r18
     5fa:	31 70       	andi	r19, 0x01	; 1
     5fc:	90 ff       	sbrs	r25, 0
     5fe:	06 c0       	rjmp	.+12     	; 0x60c <uart0_errchk+0x4c>
		uart0_puts("UART_NO_DATA occurred!");
     600:	82 e9       	ldi	r24, 0x92	; 146
     602:	92 e0       	ldi	r25, 0x02	; 2
     604:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
		return UART_NO_DATA;
     608:	20 e0       	ldi	r18, 0x00	; 0
     60a:	31 e0       	ldi	r19, 0x01	; 1
	}
	return 0;
     60c:	c9 01       	movw	r24, r18
     60e:	08 95       	ret

00000610 <uart0_getln>:
Returns:  0x01 no bytes available
		  0x00 one line was read successfully
		  0xXX02 UART transmit Error occurred (Upper 16 Bytes are the UART error code)
**************************************************************************/
uint16_t uart0_getln(char* uart0_line_buf)
{
     610:	ff 92       	push	r15
     612:	0f 93       	push	r16
     614:	1f 93       	push	r17
     616:	cf 93       	push	r28
     618:	df 93       	push	r29
     61a:	ec 01       	movw	r28, r24
	if (uart0_available() > 0){
     61c:	0e 94 d8 0a 	call	0x15b0	; 0x15b0 <uart0_available>
     620:	89 2b       	or	r24, r25
     622:	09 f4       	brne	.+2      	; 0x626 <uart0_getln+0x16>
     624:	47 c0       	rjmp	.+142    	; 0x6b4 <uart0_getln+0xa4>
		static uint8_t uart0_line_buf_len = 0;
		
		uint16_t rec_val;		//received value
		char rec_c;				//received character
		
		rec_val = uart0_getc();
     626:	0e 94 90 0a 	call	0x1520	; 0x1520 <uart0_getc>
     62a:	18 2f       	mov	r17, r24
     62c:	f9 2e       	mov	r15, r25
		rec_c = (char)rec_val;	//lower 8 bit
		
		//Check for receive errors
		if ( uart0_errchk(rec_val) ){
     62e:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <uart0_errchk>
     632:	00 97       	sbiw	r24, 0x00	; 0
     634:	31 f0       	breq	.+12     	; 0x642 <uart0_getln+0x32>
			return ( uart0_errchk(rec_val) | GET_LN_REC_ERR);
     636:	81 2f       	mov	r24, r17
     638:	9f 2d       	mov	r25, r15
     63a:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <uart0_errchk>
     63e:	82 60       	ori	r24, 0x02	; 2
     640:	3e c0       	rjmp	.+124    	; 0x6be <uart0_getln+0xae>
		}

		if ( rec_c == LINE_DELIMITER ){
     642:	1d 30       	cpi	r17, 0x0D	; 13
     644:	49 f4       	brne	.+18     	; 0x658 <uart0_getln+0x48>
			//EOL reached
			if (uart0_line_buf_len != 0){
     646:	20 91 16 03 	lds	r18, 0x0316	; 0x800316 <uart0_line_buf_len.1981>
     64a:	22 23       	and	r18, r18
     64c:	19 f0       	breq	.+6      	; 0x654 <uart0_getln+0x44>
				//reset buffer index
				uart0_line_buf_len = 0;
     64e:	10 92 16 03 	sts	0x0316, r1	; 0x800316 <uart0_line_buf_len.1981>
     652:	35 c0       	rjmp	.+106    	; 0x6be <uart0_getln+0xae>
			}
			else{
				//first character was a delimiter -> set terminator to first buffer index
				//(empty string)
				uart0_line_buf[uart0_line_buf_len] = 0;
     654:	18 82       	st	Y, r1
     656:	33 c0       	rjmp	.+102    	; 0x6be <uart0_getln+0xae>
		}
		else {
			//EOL not reached 
			
			//Handle backspace and "DEL" (=127)
			if ( rec_c == '\b' || rec_c == 127 ){
     658:	18 30       	cpi	r17, 0x08	; 8
     65a:	11 f0       	breq	.+4      	; 0x660 <uart0_getln+0x50>
     65c:	1f 37       	cpi	r17, 0x7F	; 127
     65e:	79 f4       	brne	.+30     	; 0x67e <uart0_getln+0x6e>
				//delete the most recent character
				//Prevent buf len from overflow
				if (uart0_line_buf_len > 0) uart0_line_buf_len--;
     660:	80 91 16 03 	lds	r24, 0x0316	; 0x800316 <uart0_line_buf_len.1981>
     664:	88 23       	and	r24, r24
     666:	19 f0       	breq	.+6      	; 0x66e <uart0_getln+0x5e>
     668:	81 50       	subi	r24, 0x01	; 1
     66a:	80 93 16 03 	sts	0x0316, r24	; 0x800316 <uart0_line_buf_len.1981>
				uart0_line_buf[uart0_line_buf_len] = 0;
     66e:	80 91 16 03 	lds	r24, 0x0316	; 0x800316 <uart0_line_buf_len.1981>
     672:	c8 0f       	add	r28, r24
     674:	d1 1d       	adc	r29, r1
     676:	18 82       	st	Y, r1
					uart0_puts("Line length exceeds buffer!");
				}
			}
		}
	}
	return GET_LN_NO_BYTES;
     678:	81 e0       	ldi	r24, 0x01	; 1
     67a:	90 e0       	ldi	r25, 0x00	; 0
			//Handle backspace and "DEL" (=127)
			if ( rec_c == '\b' || rec_c == 127 ){
				//delete the most recent character
				//Prevent buf len from overflow
				if (uart0_line_buf_len > 0) uart0_line_buf_len--;
				uart0_line_buf[uart0_line_buf_len] = 0;
     67c:	20 c0       	rjmp	.+64     	; 0x6be <uart0_getln+0xae>
			}
			else if (rec_c == '\n'){
     67e:	1a 30       	cpi	r17, 0x0A	; 10
     680:	e1 f0       	breq	.+56     	; 0x6ba <uart0_getln+0xaa>
				//Ignore Characters. E.g. '\n' if the EOL is "\r\n" in case of a telnet connection
				
			}
			else {
				//-> store to buffer
				if(uart0_line_buf_len < LINE_BUF_SIZE){
     682:	80 91 16 03 	lds	r24, 0x0316	; 0x800316 <uart0_line_buf_len.1981>
     686:	80 35       	cpi	r24, 0x50	; 80
     688:	70 f4       	brcc	.+28     	; 0x6a6 <uart0_getln+0x96>
					uart0_line_buf[uart0_line_buf_len++] = rec_c;
     68a:	91 e0       	ldi	r25, 0x01	; 1
     68c:	98 0f       	add	r25, r24
     68e:	90 93 16 03 	sts	0x0316, r25	; 0x800316 <uart0_line_buf_len.1981>
     692:	fe 01       	movw	r30, r28
     694:	e8 0f       	add	r30, r24
     696:	f1 1d       	adc	r31, r1
     698:	10 83       	st	Z, r17
					uart0_line_buf[uart0_line_buf_len] = 0; // append the null terminator
     69a:	c9 0f       	add	r28, r25
     69c:	d1 1d       	adc	r29, r1
     69e:	18 82       	st	Y, r1
					uart0_puts("Line length exceeds buffer!");
				}
			}
		}
	}
	return GET_LN_NO_BYTES;
     6a0:	81 e0       	ldi	r24, 0x01	; 1
     6a2:	90 e0       	ldi	r25, 0x00	; 0
     6a4:	0c c0       	rjmp	.+24     	; 0x6be <uart0_getln+0xae>
					uart0_line_buf[uart0_line_buf_len++] = rec_c;
					uart0_line_buf[uart0_line_buf_len] = 0; // append the null terminator
				}
				else{
					//buffer full -> print error message
					uart0_puts("Line length exceeds buffer!");
     6a6:	89 ea       	ldi	r24, 0xA9	; 169
     6a8:	92 e0       	ldi	r25, 0x02	; 2
     6aa:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
				}
			}
		}
	}
	return GET_LN_NO_BYTES;
     6ae:	81 e0       	ldi	r24, 0x01	; 1
     6b0:	90 e0       	ldi	r25, 0x00	; 0
     6b2:	05 c0       	rjmp	.+10     	; 0x6be <uart0_getln+0xae>
     6b4:	81 e0       	ldi	r24, 0x01	; 1
     6b6:	90 e0       	ldi	r25, 0x00	; 0
     6b8:	02 c0       	rjmp	.+4      	; 0x6be <uart0_getln+0xae>
     6ba:	81 e0       	ldi	r24, 0x01	; 1
     6bc:	90 e0       	ldi	r25, 0x00	; 0
}
     6be:	df 91       	pop	r29
     6c0:	cf 91       	pop	r28
     6c2:	1f 91       	pop	r17
     6c4:	0f 91       	pop	r16
     6c6:	ff 90       	pop	r15
     6c8:	08 95       	ret

000006ca <irmp_store_bit>:
        first_bit = value;
    }
    else
#endif

    if (irmp_bit >= irmp_param.address_offset && irmp_bit < irmp_param.address_end)
     6ca:	20 91 42 03 	lds	r18, 0x0342	; 0x800342 <irmp_param+0x9>
     6ce:	90 91 4a 03 	lds	r25, 0x034A	; 0x80034a <irmp_bit>
     6d2:	92 17       	cp	r25, r18
     6d4:	48 f1       	brcs	.+82     	; 0x728 <irmp_store_bit+0x5e>
     6d6:	30 91 43 03 	lds	r19, 0x0343	; 0x800343 <irmp_param+0xa>
     6da:	93 17       	cp	r25, r19
     6dc:	28 f5       	brcc	.+74     	; 0x728 <irmp_store_bit+0x5e>
    {
        if (irmp_param.lsb_first)
     6de:	30 91 48 03 	lds	r19, 0x0348	; 0x800348 <irmp_param+0xf>
     6e2:	33 23       	and	r19, r19
     6e4:	a9 f0       	breq	.+42     	; 0x710 <irmp_store_bit+0x46>
        {
            irmp_tmp_address |= (((uint_fast16_t) (value)) << (irmp_bit - irmp_param.address_offset));   // CV wants cast
     6e6:	48 2f       	mov	r20, r24
     6e8:	50 e0       	ldi	r21, 0x00	; 0
     6ea:	69 2f       	mov	r22, r25
     6ec:	62 1b       	sub	r22, r18
     6ee:	9a 01       	movw	r18, r20
     6f0:	02 c0       	rjmp	.+4      	; 0x6f6 <irmp_store_bit+0x2c>
     6f2:	22 0f       	add	r18, r18
     6f4:	33 1f       	adc	r19, r19
     6f6:	6a 95       	dec	r22
     6f8:	e2 f7       	brpl	.-8      	; 0x6f2 <irmp_store_bit+0x28>
     6fa:	40 91 2e 03 	lds	r20, 0x032E	; 0x80032e <irmp_tmp_address>
     6fe:	50 91 2f 03 	lds	r21, 0x032F	; 0x80032f <irmp_tmp_address+0x1>
     702:	24 2b       	or	r18, r20
     704:	35 2b       	or	r19, r21
     706:	30 93 2f 03 	sts	0x032F, r19	; 0x80032f <irmp_tmp_address+0x1>
     70a:	20 93 2e 03 	sts	0x032E, r18	; 0x80032e <irmp_tmp_address>
     70e:	38 c0       	rjmp	.+112    	; 0x780 <irmp_store_bit+0xb6>
        }
        else
        {
            irmp_tmp_address <<= 1;
            irmp_tmp_address |= value;
     710:	20 91 2e 03 	lds	r18, 0x032E	; 0x80032e <irmp_tmp_address>
     714:	30 91 2f 03 	lds	r19, 0x032F	; 0x80032f <irmp_tmp_address+0x1>
     718:	22 0f       	add	r18, r18
     71a:	33 1f       	adc	r19, r19
     71c:	28 2b       	or	r18, r24
     71e:	30 93 2f 03 	sts	0x032F, r19	; 0x80032f <irmp_tmp_address+0x1>
     722:	20 93 2e 03 	sts	0x032E, r18	; 0x80032e <irmp_tmp_address>
     726:	2c c0       	rjmp	.+88     	; 0x780 <irmp_store_bit+0xb6>
        }
    }
    else if (irmp_bit >= irmp_param.command_offset && irmp_bit < irmp_param.command_end)
     728:	20 91 44 03 	lds	r18, 0x0344	; 0x800344 <irmp_param+0xb>
     72c:	92 17       	cp	r25, r18
     72e:	40 f1       	brcs	.+80     	; 0x780 <irmp_store_bit+0xb6>
     730:	30 91 45 03 	lds	r19, 0x0345	; 0x800345 <irmp_param+0xc>
     734:	93 17       	cp	r25, r19
     736:	20 f5       	brcc	.+72     	; 0x780 <irmp_store_bit+0xb6>
    {
        if (irmp_param.lsb_first)
     738:	30 91 48 03 	lds	r19, 0x0348	; 0x800348 <irmp_param+0xf>
     73c:	33 23       	and	r19, r19
     73e:	a9 f0       	breq	.+42     	; 0x76a <irmp_store_bit+0xa0>
                irmp_tmp_id |= (((uint_fast16_t) (value)) << (irmp_bit - 32));   // CV wants cast
            }
            else
#endif
            {
                irmp_tmp_command |= (((uint_fast16_t) (value)) << (irmp_bit - irmp_param.command_offset));   // CV wants cast
     740:	48 2f       	mov	r20, r24
     742:	50 e0       	ldi	r21, 0x00	; 0
     744:	69 2f       	mov	r22, r25
     746:	62 1b       	sub	r22, r18
     748:	9a 01       	movw	r18, r20
     74a:	02 c0       	rjmp	.+4      	; 0x750 <irmp_store_bit+0x86>
     74c:	22 0f       	add	r18, r18
     74e:	33 1f       	adc	r19, r19
     750:	6a 95       	dec	r22
     752:	e2 f7       	brpl	.-8      	; 0x74c <irmp_store_bit+0x82>
     754:	40 91 2c 03 	lds	r20, 0x032C	; 0x80032c <irmp_tmp_command>
     758:	50 91 2d 03 	lds	r21, 0x032D	; 0x80032d <irmp_tmp_command+0x1>
     75c:	24 2b       	or	r18, r20
     75e:	35 2b       	or	r19, r21
     760:	30 93 2d 03 	sts	0x032D, r19	; 0x80032d <irmp_tmp_command+0x1>
     764:	20 93 2c 03 	sts	0x032C, r18	; 0x80032c <irmp_tmp_command>
     768:	0b c0       	rjmp	.+22     	; 0x780 <irmp_store_bit+0xb6>
            }
        }
        else
        {
            irmp_tmp_command <<= 1;
            irmp_tmp_command |= value;
     76a:	20 91 2c 03 	lds	r18, 0x032C	; 0x80032c <irmp_tmp_command>
     76e:	30 91 2d 03 	lds	r19, 0x032D	; 0x80032d <irmp_tmp_command+0x1>
     772:	22 0f       	add	r18, r18
     774:	33 1f       	adc	r19, r19
     776:	28 2b       	or	r18, r24
     778:	30 93 2d 03 	sts	0x032D, r19	; 0x80032d <irmp_tmp_command+0x1>
     77c:	20 93 2c 03 	sts	0x032C, r18	; 0x80032c <irmp_tmp_command>
    }
    else
#endif

#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
    if (irmp_param.protocol == IRMP_SAMSUNG_PROTOCOL && irmp_bit >= SAMSUNG_ID_OFFSET && irmp_bit < SAMSUNG_ID_OFFSET + SAMSUNG_ID_LEN)
     780:	20 91 39 03 	lds	r18, 0x0339	; 0x800339 <irmp_param>
     784:	23 30       	cpi	r18, 0x03	; 3
     786:	c9 f4       	brne	.+50     	; 0x7ba <irmp_store_bit+0xf0>
     788:	2f ee       	ldi	r18, 0xEF	; 239
     78a:	29 0f       	add	r18, r25
     78c:	24 30       	cpi	r18, 0x04	; 4
     78e:	08 f0       	brcs	.+2      	; 0x792 <irmp_store_bit+0xc8>
     790:	6d c0       	rjmp	.+218    	; 0x86c <irmp_store_bit+0x1a2>
    {
        irmp_tmp_id |= (((uint_fast16_t) (value)) << (irmp_bit - SAMSUNG_ID_OFFSET));                    // store with LSB first
     792:	28 2f       	mov	r18, r24
     794:	30 e0       	ldi	r19, 0x00	; 0
     796:	8f ee       	ldi	r24, 0xEF	; 239
     798:	89 0f       	add	r24, r25
     79a:	02 c0       	rjmp	.+4      	; 0x7a0 <irmp_store_bit+0xd6>
     79c:	22 0f       	add	r18, r18
     79e:	33 1f       	adc	r19, r19
     7a0:	8a 95       	dec	r24
     7a2:	e2 f7       	brpl	.-8      	; 0x79c <irmp_store_bit+0xd2>
     7a4:	40 91 2a 03 	lds	r20, 0x032A	; 0x80032a <irmp_tmp_id>
     7a8:	50 91 2b 03 	lds	r21, 0x032B	; 0x80032b <irmp_tmp_id+0x1>
     7ac:	24 2b       	or	r18, r20
     7ae:	35 2b       	or	r19, r21
     7b0:	30 93 2b 03 	sts	0x032B, r19	; 0x80032b <irmp_tmp_id+0x1>
     7b4:	20 93 2a 03 	sts	0x032A, r18	; 0x80032a <irmp_tmp_id>
     7b8:	59 c0       	rjmp	.+178    	; 0x86c <irmp_store_bit+0x1a2>
    }
    else
#endif

#if IRMP_SUPPORT_KASEIKYO_PROTOCOL == 1
    if (irmp_param.protocol == IRMP_KASEIKYO_PROTOCOL)
     7ba:	25 30       	cpi	r18, 0x05	; 5
     7bc:	09 f0       	breq	.+2      	; 0x7c0 <irmp_store_bit+0xf6>
     7be:	56 c0       	rjmp	.+172    	; 0x86c <irmp_store_bit+0x1a2>
    {
        if (irmp_bit >= 20 && irmp_bit < 24)
     7c0:	2c ee       	ldi	r18, 0xEC	; 236
     7c2:	29 0f       	add	r18, r25
     7c4:	24 30       	cpi	r18, 0x04	; 4
     7c6:	a0 f4       	brcc	.+40     	; 0x7f0 <irmp_store_bit+0x126>
        {
            irmp_tmp_command |= (((uint_fast16_t) (value)) << (irmp_bit - 8));      // store 4 system bits (genre 1) in upper nibble with LSB first
     7c8:	28 2f       	mov	r18, r24
     7ca:	30 e0       	ldi	r19, 0x00	; 0
     7cc:	48 ef       	ldi	r20, 0xF8	; 248
     7ce:	49 0f       	add	r20, r25
     7d0:	02 c0       	rjmp	.+4      	; 0x7d6 <irmp_store_bit+0x10c>
     7d2:	22 0f       	add	r18, r18
     7d4:	33 1f       	adc	r19, r19
     7d6:	4a 95       	dec	r20
     7d8:	e2 f7       	brpl	.-8      	; 0x7d2 <irmp_store_bit+0x108>
     7da:	40 91 2c 03 	lds	r20, 0x032C	; 0x80032c <irmp_tmp_command>
     7de:	50 91 2d 03 	lds	r21, 0x032D	; 0x80032d <irmp_tmp_command+0x1>
     7e2:	24 2b       	or	r18, r20
     7e4:	35 2b       	or	r19, r21
     7e6:	30 93 2d 03 	sts	0x032D, r19	; 0x80032d <irmp_tmp_command+0x1>
     7ea:	20 93 2c 03 	sts	0x032C, r18	; 0x80032c <irmp_tmp_command>
     7ee:	12 c0       	rjmp	.+36     	; 0x814 <irmp_store_bit+0x14a>
        }
        else if (irmp_bit >= 24 && irmp_bit < 28)
     7f0:	28 ee       	ldi	r18, 0xE8	; 232
     7f2:	29 0f       	add	r18, r25
     7f4:	24 30       	cpi	r18, 0x04	; 4
     7f6:	70 f4       	brcc	.+28     	; 0x814 <irmp_store_bit+0x14a>
        {
            genre2 |= (((uint_fast8_t) (value)) << (irmp_bit - 20));                // store 4 system bits (genre 2) in upper nibble with LSB first
     7f8:	28 2f       	mov	r18, r24
     7fa:	30 e0       	ldi	r19, 0x00	; 0
     7fc:	4c ee       	ldi	r20, 0xEC	; 236
     7fe:	49 0f       	add	r20, r25
     800:	02 c0       	rjmp	.+4      	; 0x806 <irmp_store_bit+0x13c>
     802:	22 0f       	add	r18, r18
     804:	33 1f       	adc	r19, r19
     806:	4a 95       	dec	r20
     808:	e2 f7       	brpl	.-8      	; 0x802 <irmp_store_bit+0x138>
     80a:	30 91 23 03 	lds	r19, 0x0323	; 0x800323 <genre2>
     80e:	23 2b       	or	r18, r19
     810:	20 93 23 03 	sts	0x0323, r18	; 0x800323 <genre2>
        }

        if (irmp_bit < KASEIKYO_COMPLETE_DATA_LEN)
     814:	90 33       	cpi	r25, 0x30	; 48
     816:	50 f5       	brcc	.+84     	; 0x86c <irmp_store_bit+0x1a2>
        {
            if (value)
     818:	88 23       	and	r24, r24
     81a:	a1 f0       	breq	.+40     	; 0x844 <irmp_store_bit+0x17a>
            {
                xor_check[irmp_bit / 8] |= 1 << (irmp_bit % 8);
     81c:	e9 2f       	mov	r30, r25
     81e:	e6 95       	lsr	r30
     820:	e6 95       	lsr	r30
     822:	e6 95       	lsr	r30
     824:	f0 e0       	ldi	r31, 0x00	; 0
     826:	ec 5d       	subi	r30, 0xDC	; 220
     828:	fc 4f       	sbci	r31, 0xFC	; 252
     82a:	89 2f       	mov	r24, r25
     82c:	87 70       	andi	r24, 0x07	; 7
     82e:	21 e0       	ldi	r18, 0x01	; 1
     830:	30 e0       	ldi	r19, 0x00	; 0
     832:	02 c0       	rjmp	.+4      	; 0x838 <irmp_store_bit+0x16e>
     834:	22 0f       	add	r18, r18
     836:	33 1f       	adc	r19, r19
     838:	8a 95       	dec	r24
     83a:	e2 f7       	brpl	.-8      	; 0x834 <irmp_store_bit+0x16a>
     83c:	80 81       	ld	r24, Z
     83e:	28 2b       	or	r18, r24
     840:	20 83       	st	Z, r18
     842:	14 c0       	rjmp	.+40     	; 0x86c <irmp_store_bit+0x1a2>
            }
            else
            {
                xor_check[irmp_bit / 8] &= ~(1 << (irmp_bit % 8));
     844:	e9 2f       	mov	r30, r25
     846:	e6 95       	lsr	r30
     848:	e6 95       	lsr	r30
     84a:	e6 95       	lsr	r30
     84c:	f0 e0       	ldi	r31, 0x00	; 0
     84e:	ec 5d       	subi	r30, 0xDC	; 220
     850:	fc 4f       	sbci	r31, 0xFC	; 252
     852:	89 2f       	mov	r24, r25
     854:	87 70       	andi	r24, 0x07	; 7
     856:	21 e0       	ldi	r18, 0x01	; 1
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	02 c0       	rjmp	.+4      	; 0x860 <irmp_store_bit+0x196>
     85c:	22 0f       	add	r18, r18
     85e:	33 1f       	adc	r19, r19
     860:	8a 95       	dec	r24
     862:	e2 f7       	brpl	.-8      	; 0x85c <irmp_store_bit+0x192>
     864:	20 95       	com	r18
     866:	80 81       	ld	r24, Z
     868:	28 23       	and	r18, r24
     86a:	20 83       	st	Z, r18
#endif // IRMP_SUPPORT_MITSU_HEAVY_PROTOCOL
    {
        ;
    }

    irmp_bit++;
     86c:	9f 5f       	subi	r25, 0xFF	; 255
     86e:	90 93 4a 03 	sts	0x034A, r25	; 0x80034a <irmp_bit>
     872:	08 95       	ret

00000874 <irmp_init>:

#elif defined(_CHIBIOS_HAL_)
    // ChibiOS HAL automatically initializes all pins according to the board config file, no need to repeat here

#else                                                                   // AVR
    IRMP_PORT &= ~(1<<IRMP_BIT);                                        // deactivate pullup
     874:	5e 98       	cbi	0x0b, 6	; 11
    IRMP_DDR &= ~(1<<IRMP_BIT);                                         // set pin to input
     876:	56 98       	cbi	0x0a, 6	; 10
     878:	08 95       	ret

0000087a <irmp_get_data>:
 *  @return    TRUE: successful, FALSE: failed
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
uint_fast8_t
irmp_get_data (IRMP_DATA * irmp_data_p)
{
     87a:	fc 01       	movw	r30, r24
    uint_fast8_t   rtc = FALSE;

    if (irmp_ir_detected)
     87c:	80 91 38 03 	lds	r24, 0x0338	; 0x800338 <irmp_ir_detected>
     880:	88 23       	and	r24, r24
     882:	09 f4       	brne	.+2      	; 0x886 <irmp_get_data+0xc>
     884:	b8 c0       	rjmp	.+368    	; 0x9f6 <__stack+0xf7>
    {
        switch (irmp_protocol)
     886:	90 91 37 03 	lds	r25, 0x0337	; 0x800337 <irmp_protocol>
     88a:	93 30       	cpi	r25, 0x03	; 3
     88c:	59 f0       	breq	.+22     	; 0x8a4 <irmp_get_data+0x2a>
     88e:	18 f4       	brcc	.+6      	; 0x896 <irmp_get_data+0x1c>
     890:	92 30       	cpi	r25, 0x02	; 2
     892:	99 f1       	breq	.+102    	; 0x8fa <irmp_get_data+0x80>
     894:	8c c0       	rjmp	.+280    	; 0x9ae <__stack+0xaf>
     896:	97 30       	cpi	r25, 0x07	; 7
     898:	09 f4       	brne	.+2      	; 0x89c <irmp_get_data+0x22>
     89a:	80 c0       	rjmp	.+256    	; 0x99c <__stack+0x9d>
     89c:	92 33       	cpi	r25, 0x32	; 50
     89e:	09 f4       	brne	.+2      	; 0x8a2 <irmp_get_data+0x28>
     8a0:	65 c0       	rjmp	.+202    	; 0x96c <__stack+0x6d>
     8a2:	85 c0       	rjmp	.+266    	; 0x9ae <__stack+0xaf>
        {
#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
            case IRMP_SAMSUNG_PROTOCOL:
                if ((irmp_command >> 8) == (~irmp_command & 0x00FF))
     8a4:	20 91 33 03 	lds	r18, 0x0333	; 0x800333 <irmp_command>
     8a8:	30 91 34 03 	lds	r19, 0x0334	; 0x800334 <irmp_command+0x1>
     8ac:	80 91 33 03 	lds	r24, 0x0333	; 0x800333 <irmp_command>
     8b0:	90 91 34 03 	lds	r25, 0x0334	; 0x800334 <irmp_command+0x1>
     8b4:	23 2f       	mov	r18, r19
     8b6:	33 27       	eor	r19, r19
     8b8:	80 95       	com	r24
     8ba:	90 95       	com	r25
     8bc:	99 27       	eor	r25, r25
     8be:	28 17       	cp	r18, r24
     8c0:	39 07       	cpc	r19, r25
     8c2:	09 f0       	breq	.+2      	; 0x8c6 <irmp_get_data+0x4c>
     8c4:	88 c0       	rjmp	.+272    	; 0x9d6 <__stack+0xd7>
                {
                    irmp_command &= 0xff;
     8c6:	80 91 33 03 	lds	r24, 0x0333	; 0x800333 <irmp_command>
     8ca:	90 91 34 03 	lds	r25, 0x0334	; 0x800334 <irmp_command+0x1>
     8ce:	99 27       	eor	r25, r25
     8d0:	90 93 34 03 	sts	0x0334, r25	; 0x800334 <irmp_command+0x1>
     8d4:	80 93 33 03 	sts	0x0333, r24	; 0x800333 <irmp_command>
                    irmp_command |= irmp_id << 8;
     8d8:	80 91 31 03 	lds	r24, 0x0331	; 0x800331 <irmp_id>
     8dc:	90 91 32 03 	lds	r25, 0x0332	; 0x800332 <irmp_id+0x1>
     8e0:	20 91 33 03 	lds	r18, 0x0333	; 0x800333 <irmp_command>
     8e4:	30 91 34 03 	lds	r19, 0x0334	; 0x800334 <irmp_command+0x1>
     8e8:	98 2f       	mov	r25, r24
     8ea:	88 27       	eor	r24, r24
     8ec:	82 2b       	or	r24, r18
     8ee:	93 2b       	or	r25, r19
     8f0:	90 93 34 03 	sts	0x0334, r25	; 0x800334 <irmp_command+0x1>
     8f4:	80 93 33 03 	sts	0x0333, r24	; 0x800333 <irmp_command>
     8f8:	5a c0       	rjmp	.+180    	; 0x9ae <__stack+0xaf>
#endif
#endif

#if IRMP_SUPPORT_NEC_PROTOCOL == 1
            case IRMP_NEC_PROTOCOL:
                if ((irmp_command >> 8) == (~irmp_command & 0x00FF))
     8fa:	20 91 33 03 	lds	r18, 0x0333	; 0x800333 <irmp_command>
     8fe:	30 91 34 03 	lds	r19, 0x0334	; 0x800334 <irmp_command+0x1>
     902:	80 91 33 03 	lds	r24, 0x0333	; 0x800333 <irmp_command>
     906:	90 91 34 03 	lds	r25, 0x0334	; 0x800334 <irmp_command+0x1>
     90a:	23 2f       	mov	r18, r19
     90c:	33 27       	eor	r19, r19
     90e:	80 95       	com	r24
     910:	90 95       	com	r25
     912:	99 27       	eor	r25, r25
     914:	28 17       	cp	r18, r24
     916:	39 07       	cpc	r19, r25
     918:	51 f4       	brne	.+20     	; 0x92e <__stack+0x2f>
                {
                    irmp_command &= 0xff;
     91a:	80 91 33 03 	lds	r24, 0x0333	; 0x800333 <irmp_command>
     91e:	90 91 34 03 	lds	r25, 0x0334	; 0x800334 <irmp_command+0x1>
     922:	99 27       	eor	r25, r25
     924:	90 93 34 03 	sts	0x0334, r25	; 0x800334 <irmp_command+0x1>
     928:	80 93 33 03 	sts	0x0333, r24	; 0x800333 <irmp_command>
     92c:	40 c0       	rjmp	.+128    	; 0x9ae <__stack+0xaf>
                    rtc = TRUE;
                }
                else if (irmp_address == 0x87EE)
     92e:	80 91 35 03 	lds	r24, 0x0335	; 0x800335 <irmp_address>
     932:	90 91 36 03 	lds	r25, 0x0336	; 0x800336 <irmp_address+0x1>
     936:	8e 3e       	cpi	r24, 0xEE	; 238
     938:	97 48       	sbci	r25, 0x87	; 135
     93a:	09 f0       	breq	.+2      	; 0x93e <__stack+0x3f>
     93c:	4c c0       	rjmp	.+152    	; 0x9d6 <__stack+0xd7>
                {
#ifdef ANALYZE
                    ANALYZE_PRINTF ("Switching to APPLE protocol\n");
#endif // ANALYZE
                    irmp_protocol = IRMP_APPLE_PROTOCOL;
     93e:	8b e0       	ldi	r24, 0x0B	; 11
     940:	80 93 37 03 	sts	0x0337, r24	; 0x800337 <irmp_protocol>
                    irmp_address = (irmp_command & 0xFF00) >> 8;
     944:	80 91 33 03 	lds	r24, 0x0333	; 0x800333 <irmp_command>
     948:	90 91 34 03 	lds	r25, 0x0334	; 0x800334 <irmp_command+0x1>
     94c:	89 2f       	mov	r24, r25
     94e:	99 27       	eor	r25, r25
     950:	90 93 36 03 	sts	0x0336, r25	; 0x800336 <irmp_address+0x1>
     954:	80 93 35 03 	sts	0x0335, r24	; 0x800335 <irmp_address>
                    irmp_command &= 0x00FF;
     958:	80 91 33 03 	lds	r24, 0x0333	; 0x800333 <irmp_command>
     95c:	90 91 34 03 	lds	r25, 0x0334	; 0x800334 <irmp_command+0x1>
     960:	99 27       	eor	r25, r25
     962:	90 93 34 03 	sts	0x0334, r25	; 0x800334 <irmp_command+0x1>
     966:	80 93 33 03 	sts	0x0333, r24	; 0x800333 <irmp_command>
     96a:	21 c0       	rjmp	.+66     	; 0x9ae <__stack+0xaf>
#endif


#if IRMP_SUPPORT_NEC_PROTOCOL == 1
            case IRMP_VINCENT_PROTOCOL:
                if ((irmp_command >> 8) == (irmp_command & 0x00FF))
     96c:	20 91 33 03 	lds	r18, 0x0333	; 0x800333 <irmp_command>
     970:	30 91 34 03 	lds	r19, 0x0334	; 0x800334 <irmp_command+0x1>
     974:	80 91 33 03 	lds	r24, 0x0333	; 0x800333 <irmp_command>
     978:	90 91 34 03 	lds	r25, 0x0334	; 0x800334 <irmp_command+0x1>
     97c:	23 2f       	mov	r18, r19
     97e:	33 27       	eor	r19, r19
     980:	99 27       	eor	r25, r25
     982:	28 17       	cp	r18, r24
     984:	39 07       	cpc	r19, r25
     986:	39 f5       	brne	.+78     	; 0x9d6 <__stack+0xd7>
                {
                    irmp_command &= 0xff;
     988:	80 91 33 03 	lds	r24, 0x0333	; 0x800333 <irmp_command>
     98c:	90 91 34 03 	lds	r25, 0x0334	; 0x800334 <irmp_command+0x1>
     990:	99 27       	eor	r25, r25
     992:	90 93 34 03 	sts	0x0334, r25	; 0x800334 <irmp_command+0x1>
     996:	80 93 33 03 	sts	0x0333, r24	; 0x800333 <irmp_command>
     99a:	09 c0       	rjmp	.+18     	; 0x9ae <__stack+0xaf>
                }
                break;
#endif
#if IRMP_SUPPORT_RC5_PROTOCOL == 1
            case IRMP_RC5_PROTOCOL:
                irmp_address &= ~0x20;                              // clear toggle bit
     99c:	80 91 35 03 	lds	r24, 0x0335	; 0x800335 <irmp_address>
     9a0:	90 91 36 03 	lds	r25, 0x0336	; 0x800336 <irmp_address+0x1>
     9a4:	8f 7d       	andi	r24, 0xDF	; 223
     9a6:	90 93 36 03 	sts	0x0336, r25	; 0x800336 <irmp_address+0x1>
     9aa:	80 93 35 03 	sts	0x0335, r24	; 0x800335 <irmp_address>
            }
        }

        if (rtc)
        {
            irmp_data_p->protocol = irmp_protocol;
     9ae:	80 91 37 03 	lds	r24, 0x0337	; 0x800337 <irmp_protocol>
     9b2:	80 83       	st	Z, r24
            irmp_data_p->address  = irmp_address;
     9b4:	80 91 35 03 	lds	r24, 0x0335	; 0x800335 <irmp_address>
     9b8:	90 91 36 03 	lds	r25, 0x0336	; 0x800336 <irmp_address+0x1>
     9bc:	92 83       	std	Z+2, r25	; 0x02
     9be:	81 83       	std	Z+1, r24	; 0x01
            irmp_data_p->command  = irmp_command;
     9c0:	80 91 33 03 	lds	r24, 0x0333	; 0x800333 <irmp_command>
     9c4:	90 91 34 03 	lds	r25, 0x0334	; 0x800334 <irmp_command+0x1>
     9c8:	94 83       	std	Z+4, r25	; 0x04
     9ca:	83 83       	std	Z+3, r24	; 0x03
            irmp_data_p->flags    = irmp_flags;
     9cc:	80 91 30 03 	lds	r24, 0x0330	; 0x800330 <irmp_flags>
     9d0:	85 83       	std	Z+5, r24	; 0x05
     9d2:	81 e0       	ldi	r24, 0x01	; 1
     9d4:	03 c0       	rjmp	.+6      	; 0x9dc <__stack+0xdd>
        }
        else
        {
            irmp_protocol = IRMP_UNKNOWN_PROTOCOL;
     9d6:	10 92 37 03 	sts	0x0337, r1	; 0x800337 <irmp_protocol>
     9da:	80 e0       	ldi	r24, 0x00	; 0
        }

        irmp_command  = 0;                                      // don't reset irmp_protocol here, needed for detection of NEC & JVC repetition frames!
     9dc:	10 92 34 03 	sts	0x0334, r1	; 0x800334 <irmp_command+0x1>
     9e0:	10 92 33 03 	sts	0x0333, r1	; 0x800333 <irmp_command>
        irmp_address  = 0;
     9e4:	10 92 36 03 	sts	0x0336, r1	; 0x800336 <irmp_address+0x1>
     9e8:	10 92 35 03 	sts	0x0335, r1	; 0x800335 <irmp_address>
        irmp_flags    = 0;
     9ec:	10 92 30 03 	sts	0x0330, r1	; 0x800330 <irmp_flags>

        irmp_ir_detected = FALSE;
     9f0:	10 92 38 03 	sts	0x0338, r1	; 0x800338 <irmp_ir_detected>
     9f4:	08 95       	ret
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
uint_fast8_t
irmp_get_data (IRMP_DATA * irmp_data_p)
{
    uint_fast8_t   rtc = FALSE;
     9f6:	80 e0       	ldi	r24, 0x00	; 0

        irmp_ir_detected = FALSE;
    }

    return rtc;
}
     9f8:	08 95       	ret

000009fa <irmp_ISR>:
 *  @details  ISR routine, called 10000 times per second
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
uint_fast8_t
irmp_ISR (void)
{
     9fa:	cf 93       	push	r28
     9fc:	df 93       	push	r29
    irmp_input = input(IRMP_GPIO_STRUCT->IDR)
#elif defined(__MBED__)
    //irmp_input = inputPin;
    irmp_input = gpio_read (&gpioIRin);
#else
    irmp_input = input(IRMP_PIN);
     9fe:	89 b1       	in	r24, 0x09	; 9
    }
#endif // IRMP_USE_CALLBACK == 1

    irmp_log(irmp_input);                                                       // log ir signal, if IRMP_LOGGING defined

    if (! irmp_ir_detected)                                                     // ir code already detected?
     a00:	90 91 38 03 	lds	r25, 0x0338	; 0x800338 <irmp_ir_detected>
     a04:	91 11       	cpse	r25, r1
     a06:	96 c3       	rjmp	.+1836   	; 0x1134 <irmp_ISR+0x73a>
    irmp_input = input(IRMP_GPIO_STRUCT->IDR)
#elif defined(__MBED__)
    //irmp_input = inputPin;
    irmp_input = gpio_read (&gpioIRin);
#else
    irmp_input = input(IRMP_PIN);
     a08:	80 74       	andi	r24, 0x40	; 64

    irmp_log(irmp_input);                                                       // log ir signal, if IRMP_LOGGING defined

    if (! irmp_ir_detected)                                                     // ir code already detected?
    {                                                                           // no...
        if (! irmp_start_bit_detected)                                          // start bit detected?
     a0a:	90 91 22 03 	lds	r25, 0x0322	; 0x800322 <irmp_start_bit_detected.2292>
     a0e:	91 11       	cpse	r25, r1
     a10:	38 c0       	rjmp	.+112    	; 0xa82 <irmp_ISR+0x88>
        {                                                                       // no...
            if (! irmp_input)                                                   // receiving burst?
     a12:	81 11       	cpse	r24, r1
     a14:	06 c0       	rjmp	.+12     	; 0xa22 <irmp_ISR+0x28>
                if (! irmp_pulse_time)
                {
                    ANALYZE_PRINTF("%8.3fms [starting pulse]\n", (double) (time_counter * 1000) / F_INTERRUPTS);
                }
#endif // ANALYZE
                irmp_pulse_time++;                                              // increment counter
     a16:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <irmp_pulse_time.2295>
     a1a:	8f 5f       	subi	r24, 0xFF	; 255
     a1c:	80 93 21 03 	sts	0x0321, r24	; 0x800321 <irmp_pulse_time.2295>
     a20:	89 c3       	rjmp	.+1810   	; 0x1134 <irmp_ISR+0x73a>
            }
            else
            {                                                                   // no...
                if (irmp_pulse_time)                                            // it's dark....
     a22:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <irmp_pulse_time.2295>
     a26:	88 23       	and	r24, r24
     a28:	e9 f0       	breq	.+58     	; 0xa64 <irmp_ISR+0x6a>
                {                                                               // set flags for counting the time of darkness...
                    irmp_start_bit_detected = 1;
     a2a:	81 e0       	ldi	r24, 0x01	; 1
     a2c:	80 93 22 03 	sts	0x0322, r24	; 0x800322 <irmp_start_bit_detected.2292>
                    wait_for_start_space    = 1;
     a30:	80 93 20 03 	sts	0x0320, r24	; 0x800320 <wait_for_start_space.2294>
                    wait_for_space          = 0;
     a34:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <wait_for_space.2293>
                    irmp_tmp_command        = 0;
     a38:	10 92 2d 03 	sts	0x032D, r1	; 0x80032d <irmp_tmp_command+0x1>
     a3c:	10 92 2c 03 	sts	0x032C, r1	; 0x80032c <irmp_tmp_command>
                    irmp_tmp_address        = 0;
     a40:	10 92 2f 03 	sts	0x032F, r1	; 0x80032f <irmp_tmp_address+0x1>
     a44:	10 92 2e 03 	sts	0x032E, r1	; 0x80032e <irmp_tmp_address>
#if IRMP_SUPPORT_KASEIKYO_PROTOCOL == 1
                    genre2                  = 0;
     a48:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <genre2>
#endif
#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
                    irmp_tmp_id = 0;
     a4c:	10 92 2b 03 	sts	0x032B, r1	; 0x80032b <irmp_tmp_id+0x1>
     a50:	10 92 2a 03 	sts	0x032A, r1	; 0x80032a <irmp_tmp_id>
#endif
#if IRMP_SUPPORT_LGAIR_PROTOCOL == 1
                    irmp_lgair_command      = 0;
                    irmp_lgair_address      = 0;
#endif
                    irmp_bit                = 0xff;
     a54:	9f ef       	ldi	r25, 0xFF	; 255
     a56:	90 93 4a 03 	sts	0x034A, r25	; 0x80034a <irmp_bit>
                    irmp_pause_time         = 1;                                // 1st pause: set to 1, not to 0!
     a5a:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <irmp_pause_time.2296>
#if IRMP_SUPPORT_RC5_PROTOCOL == 1 || IRMP_SUPPORT_S100_PROTOCOL == 1
                    rc5_cmd_bit6            = 0;                                // fm 2010-03-07: bugfix: reset it after incomplete RC5 frame!
     a5e:	10 92 1d 03 	sts	0x031D, r1	; 0x80031d <rc5_cmd_bit6.2301>
     a62:	68 c3       	rjmp	.+1744   	; 0x1134 <irmp_ISR+0x73a>
#endif
                }
                else
                {
                    if (key_repetition_len < 0xFFFF)                            // avoid overflow of counter
     a64:	80 91 1b 03 	lds	r24, 0x031B	; 0x80031b <key_repetition_len.2299>
     a68:	90 91 1c 03 	lds	r25, 0x031C	; 0x80031c <key_repetition_len.2299+0x1>
     a6c:	8f 3f       	cpi	r24, 0xFF	; 255
     a6e:	2f ef       	ldi	r18, 0xFF	; 255
     a70:	92 07       	cpc	r25, r18
     a72:	09 f4       	brne	.+2      	; 0xa76 <irmp_ISR+0x7c>
     a74:	5f c3       	rjmp	.+1726   	; 0x1134 <irmp_ISR+0x73a>
                    {
                        key_repetition_len++;
     a76:	01 96       	adiw	r24, 0x01	; 1
     a78:	90 93 1c 03 	sts	0x031C, r25	; 0x80031c <key_repetition_len.2299+0x1>
     a7c:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <key_repetition_len.2299>
     a80:	59 c3       	rjmp	.+1714   	; 0x1134 <irmp_ISR+0x73a>
                }
            }
        }
        else
        {
            if (wait_for_start_space)                                           // we have received start bit...
     a82:	90 91 20 03 	lds	r25, 0x0320	; 0x800320 <wait_for_start_space.2294>
     a86:	99 23       	and	r25, r25
     a88:	09 f4       	brne	.+2      	; 0xa8c <irmp_ISR+0x92>
     a8a:	ad c0       	rjmp	.+346    	; 0xbe6 <irmp_ISR+0x1ec>
            {                                                                   // ...and are counting the time of darkness
                if (irmp_input)                                                 // still dark?
     a8c:	88 23       	and	r24, r24
     a8e:	79 f0       	breq	.+30     	; 0xaae <irmp_ISR+0xb4>
                {                                                               // yes
                    irmp_pause_time++;                                          // increment counter
     a90:	80 91 1e 03 	lds	r24, 0x031E	; 0x80031e <irmp_pause_time.2296>
     a94:	8f 5f       	subi	r24, 0xFF	; 255
     a96:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <irmp_pause_time.2296>

#if IRMP_SUPPORT_NIKON_PROTOCOL == 1
                    if (((irmp_pulse_time < NIKON_START_BIT_PULSE_LEN_MIN || irmp_pulse_time > NIKON_START_BIT_PULSE_LEN_MAX) && irmp_pause_time > IRMP_TIMEOUT_LEN) ||
                         irmp_pause_time > IRMP_TIMEOUT_NIKON_LEN)
#else
                    if (irmp_pause_time > IRMP_TIMEOUT_LEN)                     // timeout?
     a9a:	8a 3e       	cpi	r24, 0xEA	; 234
     a9c:	08 f4       	brcc	.+2      	; 0xaa0 <irmp_ISR+0xa6>
     a9e:	43 c2       	rjmp	.+1158   	; 0xf26 <irmp_ISR+0x52c>
                            ANALYZE_PRINTF ("%8.3fms error 1: pause after start bit pulse %d too long: %d\n", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_pulse_time, irmp_pause_time);
                            ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                        }

                        irmp_start_bit_detected = 0;                            // reset flags, let's wait for another start bit
     aa0:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <irmp_start_bit_detected.2292>
                        irmp_pulse_time         = 0;
     aa4:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <irmp_pulse_time.2295>
                        irmp_pause_time         = 0;
     aa8:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <irmp_pause_time.2296>
     aac:	43 c3       	rjmp	.+1670   	; 0x1134 <irmp_ISR+0x73a>
#ifdef ANALYZE
                    ANALYZE_PRINTF ("%8.3fms [start-bit: pulse = %2d, pause = %2d]\n", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_pulse_time, irmp_pause_time);
#endif // ANALYZE

#if IRMP_SUPPORT_SIRCS_PROTOCOL == 1
                    if (irmp_pulse_time >= SIRCS_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= SIRCS_START_BIT_PULSE_LEN_MAX &&
     aae:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <irmp_pulse_time.2295>
     ab2:	91 ee       	ldi	r25, 0xE1	; 225
     ab4:	98 0f       	add	r25, r24
     ab6:	9b 30       	cpi	r25, 0x0B	; 11
     ab8:	30 f4       	brcc	.+12     	; 0xac6 <irmp_ISR+0xcc>
     aba:	90 91 1e 03 	lds	r25, 0x031E	; 0x80031e <irmp_pause_time.2296>
     abe:	96 50       	subi	r25, 0x06	; 6
     ac0:	95 30       	cpi	r25, 0x05	; 5
     ac2:	08 f4       	brcc	.+2      	; 0xac6 <irmp_ISR+0xcc>
     ac4:	3a c3       	rjmp	.+1652   	; 0x113a <irmp_ISR+0x740>
                    }
                    else
#endif // IRMP_SUPPORT_JVC_PROTOCOL == 1

#if IRMP_SUPPORT_NEC_PROTOCOL == 1
                    if (irmp_pulse_time >= NEC_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= NEC_START_BIT_PULSE_LEN_MAX &&
     ac6:	92 ea       	ldi	r25, 0xA2	; 162
     ac8:	98 0f       	add	r25, r24
     aca:	94 35       	cpi	r25, 0x54	; 84
     acc:	58 f4       	brcc	.+22     	; 0xae4 <irmp_ISR+0xea>
                        irmp_pause_time >= NEC_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= NEC_START_BIT_PAUSE_LEN_MAX)
     ace:	90 91 1e 03 	lds	r25, 0x031E	; 0x80031e <irmp_pause_time.2296>
                    }
                    else
#endif // IRMP_SUPPORT_JVC_PROTOCOL == 1

#if IRMP_SUPPORT_NEC_PROTOCOL == 1
                    if (irmp_pulse_time >= NEC_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= NEC_START_BIT_PULSE_LEN_MAX &&
     ad2:	22 ed       	ldi	r18, 0xD2	; 210
     ad4:	29 0f       	add	r18, r25
     ad6:	2c 32       	cpi	r18, 0x2C	; 44
     ad8:	08 f4       	brcc	.+2      	; 0xadc <irmp_ISR+0xe2>
     ada:	32 c3       	rjmp	.+1636   	; 0x1140 <irmp_ISR+0x746>
                                        NEC_START_BIT_PAUSE_LEN_MIN, NEC_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &nec_param;
#endif
                    }
                    else if (irmp_pulse_time >= NEC_START_BIT_PULSE_LEN_MIN        && irmp_pulse_time <= NEC_START_BIT_PULSE_LEN_MAX &&
     adc:	97 51       	subi	r25, 0x17	; 23
     ade:	97 31       	cpi	r25, 0x17	; 23
     ae0:	08 f4       	brcc	.+2      	; 0xae4 <irmp_ISR+0xea>
     ae2:	31 c3       	rjmp	.+1634   	; 0x1146 <irmp_ISR+0x74c>
                    }
                    else
#endif // IRMP_SUPPORT_NIKON_PROTOCOL == 1

#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
                    if (irmp_pulse_time >= SAMSUNG_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= SAMSUNG_START_BIT_PULSE_LEN_MAX &&
     ae4:	94 ec       	ldi	r25, 0xC4	; 196
     ae6:	98 0f       	add	r25, r24
     ae8:	90 31       	cpi	r25, 0x10	; 16
     aea:	30 f4       	brcc	.+12     	; 0xaf8 <irmp_ISR+0xfe>
     aec:	90 91 1e 03 	lds	r25, 0x031E	; 0x80031e <irmp_pause_time.2296>
     af0:	9c 53       	subi	r25, 0x3C	; 60
     af2:	90 31       	cpi	r25, 0x10	; 16
     af4:	08 f4       	brcc	.+2      	; 0xaf8 <irmp_ISR+0xfe>
     af6:	2a c3       	rjmp	.+1620   	; 0x114c <irmp_ISR+0x752>
                    }
                    else
#endif // IRMP_SUPPORT_MATSUSHITA_PROTOCOL == 1

#if IRMP_SUPPORT_KASEIKYO_PROTOCOL == 1
                    if (irmp_pulse_time >= KASEIKYO_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= KASEIKYO_START_BIT_PULSE_LEN_MAX &&
     af8:	98 ed       	ldi	r25, 0xD8	; 216
     afa:	98 0f       	add	r25, r24
     afc:	97 31       	cpi	r25, 0x17	; 23
     afe:	30 f4       	brcc	.+12     	; 0xb0c <irmp_ISR+0x112>
     b00:	90 91 1e 03 	lds	r25, 0x031E	; 0x80031e <irmp_pause_time.2296>
     b04:	93 51       	subi	r25, 0x13	; 19
     b06:	9d 30       	cpi	r25, 0x0D	; 13
     b08:	08 f4       	brcc	.+2      	; 0xb0c <irmp_ISR+0x112>
     b0a:	23 c3       	rjmp	.+1606   	; 0x1152 <irmp_ISR+0x758>
                    }
                    else
#endif // IRMP_SUPPORT_S100_PROTOCOL == 1

#if IRMP_SUPPORT_RC5_PROTOCOL == 1
                    if (((irmp_pulse_time >= RC5_START_BIT_LEN_MIN     && irmp_pulse_time <= RC5_START_BIT_LEN_MAX) ||
     b0c:	95 ef       	ldi	r25, 0xF5	; 245
     b0e:	98 0f       	add	r25, r24
     b10:	96 30       	cpi	r25, 0x06	; 6
     b12:	20 f0       	brcs	.+8      	; 0xb1c <irmp_ISR+0x122>
     b14:	9a ee       	ldi	r25, 0xEA	; 234
     b16:	98 0f       	add	r25, r24
     b18:	9b 30       	cpi	r25, 0x0B	; 11
     b1a:	00 f5       	brcc	.+64     	; 0xb5c <irmp_ISR+0x162>
                         (irmp_pulse_time >= 2 * RC5_START_BIT_LEN_MIN && irmp_pulse_time <= 2 * RC5_START_BIT_LEN_MAX)) &&
                        ((irmp_pause_time >= RC5_START_BIT_LEN_MIN     && irmp_pause_time <= RC5_START_BIT_LEN_MAX) ||
     b1c:	90 91 1e 03 	lds	r25, 0x031E	; 0x80031e <irmp_pause_time.2296>
                    else
#endif // IRMP_SUPPORT_S100_PROTOCOL == 1

#if IRMP_SUPPORT_RC5_PROTOCOL == 1
                    if (((irmp_pulse_time >= RC5_START_BIT_LEN_MIN     && irmp_pulse_time <= RC5_START_BIT_LEN_MAX) ||
                         (irmp_pulse_time >= 2 * RC5_START_BIT_LEN_MIN && irmp_pulse_time <= 2 * RC5_START_BIT_LEN_MAX)) &&
     b20:	25 ef       	ldi	r18, 0xF5	; 245
     b22:	29 0f       	add	r18, r25
     b24:	26 30       	cpi	r18, 0x06	; 6
     b26:	20 f0       	brcs	.+8      	; 0xb30 <irmp_ISR+0x136>
                        ((irmp_pause_time >= RC5_START_BIT_LEN_MIN     && irmp_pause_time <= RC5_START_BIT_LEN_MAX) ||
     b28:	2a ee       	ldi	r18, 0xEA	; 234
     b2a:	29 0f       	add	r18, r25
     b2c:	2b 30       	cpi	r18, 0x0B	; 11
     b2e:	b0 f4       	brcc	.+44     	; 0xb5c <irmp_ISR+0x162>
                                            2 * RC5_START_BIT_LEN_MIN, 2 * RC5_START_BIT_LEN_MAX);
#endif // ANALYZE
                        }

                        irmp_param_p = (IRMP_PARAMETER *) &rc5_param;
                        last_pause = irmp_pause_time;
     b30:	90 93 1a 03 	sts	0x031A, r25	; 0x80031a <last_pause.2302>

                        if ((irmp_pulse_time > RC5_START_BIT_LEN_MAX && irmp_pulse_time <= 2 * RC5_START_BIT_LEN_MAX) ||
     b34:	81 51       	subi	r24, 0x11	; 17
     b36:	80 31       	cpi	r24, 0x10	; 16
     b38:	18 f0       	brcs	.+6      	; 0xb40 <irmp_ISR+0x146>
     b3a:	91 51       	subi	r25, 0x11	; 17
     b3c:	90 31       	cpi	r25, 0x10	; 16
     b3e:	40 f4       	brcc	.+16     	; 0xb50 <irmp_ISR+0x156>
                            (irmp_pause_time > RC5_START_BIT_LEN_MAX && irmp_pause_time <= 2 * RC5_START_BIT_LEN_MAX))
                        {
                            last_value  = 0;
     b40:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <last_value.2303>
                            rc5_cmd_bit6 = 1<<6;
     b44:	80 e4       	ldi	r24, 0x40	; 64
     b46:	80 93 1d 03 	sts	0x031D, r24	; 0x80031d <rc5_cmd_bit6.2301>
                                            RC5_START_BIT_LEN_MIN, RC5_START_BIT_LEN_MAX,
                                            2 * RC5_START_BIT_LEN_MIN, 2 * RC5_START_BIT_LEN_MAX);
#endif // ANALYZE
                        }

                        irmp_param_p = (IRMP_PARAMETER *) &rc5_param;
     b4a:	65 ec       	ldi	r22, 0xC5	; 197
     b4c:	70 e0       	ldi	r23, 0x00	; 0

                        if ((irmp_pulse_time > RC5_START_BIT_LEN_MAX && irmp_pulse_time <= 2 * RC5_START_BIT_LEN_MAX) ||
                            (irmp_pause_time > RC5_START_BIT_LEN_MAX && irmp_pause_time <= 2 * RC5_START_BIT_LEN_MAX))
                        {
                            last_value  = 0;
                            rc5_cmd_bit6 = 1<<6;
     b4e:	03 c3       	rjmp	.+1542   	; 0x1156 <irmp_ISR+0x75c>
                        }
                        else
                        {
                            last_value  = 1;
     b50:	81 e0       	ldi	r24, 0x01	; 1
     b52:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <last_value.2303>
                                            RC5_START_BIT_LEN_MIN, RC5_START_BIT_LEN_MAX,
                                            2 * RC5_START_BIT_LEN_MIN, 2 * RC5_START_BIT_LEN_MAX);
#endif // ANALYZE
                        }

                        irmp_param_p = (IRMP_PARAMETER *) &rc5_param;
     b56:	65 ec       	ldi	r22, 0xC5	; 197
     b58:	70 e0       	ldi	r23, 0x00	; 0
     b5a:	fd c2       	rjmp	.+1530   	; 0x1156 <irmp_ISR+0x75c>
                    }
                    else
#endif // IRMP_SUPPORT_RC5_PROTOCOL == 1

#if IRMP_SUPPORT_RCII_PROTOCOL == 1
                    if ((irmp_pulse_time >= RCII_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= RCII_START_BIT_PULSE_LEN_MAX) &&
     b5c:	86 50       	subi	r24, 0x06	; 6
     b5e:	84 30       	cpi	r24, 0x04	; 4
     b60:	80 f4       	brcc	.+32     	; 0xb82 <irmp_ISR+0x188>
                        (irmp_pause_time >= RCII_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= RCII_START_BIT_PAUSE_LEN_MAX))
     b62:	80 91 1e 03 	lds	r24, 0x031E	; 0x80031e <irmp_pause_time.2296>
                    }
                    else
#endif // IRMP_SUPPORT_RC5_PROTOCOL == 1

#if IRMP_SUPPORT_RCII_PROTOCOL == 1
                    if ((irmp_pulse_time >= RCII_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= RCII_START_BIT_PULSE_LEN_MAX) &&
     b66:	9d ed       	ldi	r25, 0xDD	; 221
     b68:	98 0f       	add	r25, r24
     b6a:	97 30       	cpi	r25, 0x07	; 7
     b6c:	50 f4       	brcc	.+20     	; 0xb82 <irmp_ISR+0x188>
                        ANALYZE_PRINTF ("protocol = RCII, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        RCII_START_BIT_PULSE_LEN_MIN, RCII_START_BIT_PULSE_LEN_MAX,
                                        RCII_START_BIT_PAUSE_LEN_MIN, RCII_START_BIT_PAUSE_LEN_MAX)
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &rcii_param;
                        last_pause = irmp_pause_time;
     b6e:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <last_pause.2302>
                        waiting_for_2nd_pulse = 1;
     b72:	81 e0       	ldi	r24, 0x01	; 1
     b74:	80 93 18 03 	sts	0x0318, r24	; 0x800318 <waiting_for_2nd_pulse.2304>
                        last_value  = 1;
     b78:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <last_value.2303>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = RCII, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        RCII_START_BIT_PULSE_LEN_MIN, RCII_START_BIT_PULSE_LEN_MAX,
                                        RCII_START_BIT_PAUSE_LEN_MIN, RCII_START_BIT_PAUSE_LEN_MAX)
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &rcii_param;
     b7c:	64 eb       	ldi	r22, 0xB4	; 180
     b7e:	70 e0       	ldi	r23, 0x00	; 0
                        last_pause = irmp_pause_time;
                        waiting_for_2nd_pulse = 1;
                        last_value  = 1;
     b80:	ea c2       	rjmp	.+1492   	; 0x1156 <irmp_ISR+0x75c>
#endif // IRMP_SUPPORT_RCMM_PROTOCOL == 1
                    {
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = UNKNOWN\n");
#endif // ANALYZE
                        irmp_start_bit_detected = 0;                            // wait for another start bit...
     b82:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <irmp_start_bit_detected.2292>
                        ANALYZE_PRINTF ("complete_len:   %3d\n", irmp_param.complete_len);
                        ANALYZE_PRINTF ("stop_bit:       %3d\n", irmp_param.stop_bit);
#endif // ANALYZE
                    }

                    irmp_bit = 0;
     b86:	10 92 4a 03 	sts	0x034A, r1	; 0x80034a <irmp_bit>

#if IRMP_SUPPORT_MANCHESTER == 1
                    if ((irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER) &&
     b8a:	80 91 49 03 	lds	r24, 0x0349	; 0x800349 <irmp_param+0x10>
     b8e:	80 ff       	sbrs	r24, 0
     b90:	22 c0       	rjmp	.+68     	; 0xbd6 <irmp_ISR+0x1dc>
                         irmp_param.protocol != IRMP_RUWIDO_PROTOCOL && // Manchester, but not RUWIDO
     b92:	90 91 39 03 	lds	r25, 0x0339	; 0x800339 <irmp_param>
                    }

                    irmp_bit = 0;

#if IRMP_SUPPORT_MANCHESTER == 1
                    if ((irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER) &&
     b96:	97 31       	cpi	r25, 0x17	; 23
     b98:	f1 f0       	breq	.+60     	; 0xbd6 <irmp_ISR+0x1dc>
                         irmp_param.protocol != IRMP_RUWIDO_PROTOCOL && // Manchester, but not RUWIDO
     b9a:	99 30       	cpi	r25, 0x09	; 9
     b9c:	e1 f0       	breq	.+56     	; 0xbd6 <irmp_ISR+0x1dc>
                         irmp_param.protocol != IRMP_RC6_PROTOCOL /*** &&    // Manchester, but not RC6
                         irmp_param.protocol != IRMP_RCII_PROTOCOL ****/)     // Manchester, but not RCII
                    {
                        if (irmp_pause_time > irmp_param.pulse_1_len_max && irmp_pause_time <= 2 * irmp_param.pulse_1_len_max)
     b9e:	20 91 3b 03 	lds	r18, 0x033B	; 0x80033b <irmp_param+0x2>
     ba2:	40 91 1e 03 	lds	r20, 0x031E	; 0x80031e <irmp_pause_time.2296>
     ba6:	24 17       	cp	r18, r20
     ba8:	70 f4       	brcc	.+28     	; 0xbc6 <irmp_ISR+0x1cc>
     baa:	50 e0       	ldi	r21, 0x00	; 0
     bac:	30 e0       	ldi	r19, 0x00	; 0
     bae:	22 0f       	add	r18, r18
     bb0:	33 1f       	adc	r19, r19
     bb2:	24 17       	cp	r18, r20
     bb4:	35 07       	cpc	r19, r21
     bb6:	3c f0       	brlt	.+14     	; 0xbc6 <irmp_ISR+0x1cc>
#ifdef ANALYZE
                            ANALYZE_PRINTF ("%8.3fms [bit %2d: pulse = %3d, pause = %3d] ", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit, irmp_pulse_time, irmp_pause_time);
                            ANALYZE_PUTCHAR ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? '0' : '1');
                            ANALYZE_NEWLINE ();
#endif // ANALYZE
                            irmp_store_bit ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? 0 : 1);
     bb8:	86 95       	lsr	r24
     bba:	81 70       	andi	r24, 0x01	; 1
     bbc:	91 e0       	ldi	r25, 0x01	; 1
     bbe:	89 27       	eor	r24, r25
     bc0:	0e 94 65 03 	call	0x6ca	; 0x6ca <irmp_store_bit>
     bc4:	08 c0       	rjmp	.+16     	; 0xbd6 <irmp_ISR+0x1dc>
                        }
                        else if (! last_value)  // && irmp_pause_time >= irmp_param.pause_1_len_min && irmp_pause_time <= irmp_param.pause_1_len_max)
     bc6:	90 91 19 03 	lds	r25, 0x0319	; 0x800319 <last_value.2303>
     bca:	91 11       	cpse	r25, r1
     bcc:	04 c0       	rjmp	.+8      	; 0xbd6 <irmp_ISR+0x1dc>
#ifdef ANALYZE
                            ANALYZE_PRINTF ("%8.3fms [bit %2d: pulse = %3d, pause = %3d] ", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit, irmp_pulse_time, irmp_pause_time);
                            ANALYZE_PUTCHAR ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? '1' : '0');
                            ANALYZE_NEWLINE ();
#endif // ANALYZE
                            irmp_store_bit ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? 1 : 0);
     bce:	86 95       	lsr	r24
     bd0:	81 70       	andi	r24, 0x01	; 1
     bd2:	0e 94 65 03 	call	0x6ca	; 0x6ca <irmp_store_bit>
#endif // IRMP_SUPPORT_THOMSON_PROTOCOL == 1
                    {
                        ;                                                       // else do nothing
                    }

                    irmp_pulse_time = 1;                                        // set counter to 1, not 0
     bd6:	81 e0       	ldi	r24, 0x01	; 1
     bd8:	80 93 21 03 	sts	0x0321, r24	; 0x800321 <irmp_pulse_time.2295>
                    irmp_pause_time = 0;
     bdc:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <irmp_pause_time.2296>
                    wait_for_start_space = 0;
     be0:	10 92 20 03 	sts	0x0320, r1	; 0x800320 <wait_for_start_space.2294>
     be4:	9b c1       	rjmp	.+822    	; 0xf1c <irmp_ISR+0x522>
                }
            }
            else if (wait_for_space)                                            // the data section....
     be6:	90 91 1f 03 	lds	r25, 0x031F	; 0x80031f <wait_for_space.2293>
     bea:	99 23       	and	r25, r25
     bec:	09 f4       	brne	.+2      	; 0xbf0 <irmp_ISR+0x1f6>
     bee:	72 c1       	rjmp	.+740    	; 0xed4 <irmp_ISR+0x4da>
            {                                                                   // counting the time of darkness....
                uint_fast8_t got_light = FALSE;

                if (irmp_input)                                                 // still dark?
     bf0:	88 23       	and	r24, r24
     bf2:	09 f4       	brne	.+2      	; 0xbf6 <irmp_ISR+0x1fc>
     bf4:	b7 c2       	rjmp	.+1390   	; 0x1164 <irmp_ISR+0x76a>
                {                                                               // yes...
                    if (irmp_bit == irmp_param.complete_len && irmp_param.stop_bit == 1)
     bf6:	90 91 46 03 	lds	r25, 0x0346	; 0x800346 <irmp_param+0xd>
     bfa:	20 91 4a 03 	lds	r18, 0x034A	; 0x80034a <irmp_bit>
     bfe:	92 13       	cpse	r25, r18
     c00:	1c c0       	rjmp	.+56     	; 0xc3a <irmp_ISR+0x240>
     c02:	80 91 47 03 	lds	r24, 0x0347	; 0x800347 <irmp_param+0xe>
     c06:	81 30       	cpi	r24, 0x01	; 1
     c08:	c1 f4       	brne	.+48     	; 0xc3a <irmp_ISR+0x240>
                    {
                        if (
     c0a:	80 91 49 03 	lds	r24, 0x0349	; 0x800349 <irmp_param+0x10>
     c0e:	80 fd       	sbrc	r24, 0
     c10:	0a c0       	rjmp	.+20     	; 0xc26 <irmp_ISR+0x22c>
                            (irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER) ||
#endif
#if IRMP_SUPPORT_SERIAL == 1
                            (irmp_param.flags & IRMP_PARAM_FLAG_IS_SERIAL) ||
#endif
                            (irmp_pulse_time >= irmp_param.pulse_0_len_min && irmp_pulse_time <= irmp_param.pulse_0_len_max))
     c12:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <irmp_pulse_time.2295>
                {                                                               // yes...
                    if (irmp_bit == irmp_param.complete_len && irmp_param.stop_bit == 1)
                    {
                        if (
#if IRMP_SUPPORT_MANCHESTER == 1
                            (irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER) ||
     c16:	90 91 3e 03 	lds	r25, 0x033E	; 0x80033e <irmp_param+0x5>
     c1a:	89 17       	cp	r24, r25
     c1c:	38 f0       	brcs	.+14     	; 0xc2c <irmp_ISR+0x232>
#endif
#if IRMP_SUPPORT_SERIAL == 1
                            (irmp_param.flags & IRMP_PARAM_FLAG_IS_SERIAL) ||
#endif
                            (irmp_pulse_time >= irmp_param.pulse_0_len_min && irmp_pulse_time <= irmp_param.pulse_0_len_max))
     c1e:	90 91 3f 03 	lds	r25, 0x033F	; 0x80033f <irmp_param+0x6>
     c22:	98 17       	cp	r25, r24
     c24:	18 f0       	brcs	.+6      	; 0xc2c <irmp_ISR+0x232>
                            if (! (irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER))
                            {
                                ANALYZE_PRINTF ("stop bit detected\n");
                            }
#endif // ANALYZE
                            irmp_param.stop_bit = 0;
     c26:	10 92 47 03 	sts	0x0347, r1	; 0x800347 <irmp_param+0xe>
     c2a:	7d c1       	rjmp	.+762    	; 0xf26 <irmp_ISR+0x52c>
                        {
#ifdef ANALYZE
                            ANALYZE_PRINTF ("error: stop bit timing wrong, irmp_bit = %d, irmp_pulse_time = %d, pulse_0_len_min = %d, pulse_0_len_max = %d\n",
                                            irmp_bit, irmp_pulse_time, irmp_param.pulse_0_len_min, irmp_param.pulse_0_len_max);
#endif // ANALYZE
                            irmp_start_bit_detected = 0;                        // wait for another start bit...
     c2c:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <irmp_start_bit_detected.2292>
                            irmp_pulse_time         = 0;
     c30:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <irmp_pulse_time.2295>
                            irmp_pause_time         = 0;
     c34:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <irmp_pause_time.2296>
     c38:	7d c2       	rjmp	.+1274   	; 0x1134 <irmp_ISR+0x73a>
                        }
                    }
                    else
                    {
                        irmp_pause_time++;                                                          // increment counter
     c3a:	80 91 1e 03 	lds	r24, 0x031E	; 0x80031e <irmp_pause_time.2296>
     c3e:	8f 5f       	subi	r24, 0xFF	; 255
     c40:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <irmp_pause_time.2296>

#if IRMP_SUPPORT_SIRCS_PROTOCOL == 1
                        if (irmp_param.protocol == IRMP_SIRCS_PROTOCOL &&                           // Sony has a variable number of bits:
     c44:	30 91 39 03 	lds	r19, 0x0339	; 0x800339 <irmp_param>
     c48:	31 30       	cpi	r19, 0x01	; 1
     c4a:	31 f5       	brne	.+76     	; 0xc98 <irmp_ISR+0x29e>
     c4c:	48 2f       	mov	r20, r24
     c4e:	50 e0       	ldi	r21, 0x00	; 0
     c50:	4c 30       	cpi	r20, 0x0C	; 12
     c52:	51 05       	cpc	r21, r1
     c54:	0c f1       	brlt	.+66     	; 0xc98 <irmp_ISR+0x29e>
                            irmp_pause_time > SIRCS_PAUSE_LEN_MAX &&                                // minimum is 12
     c56:	2b 30       	cpi	r18, 0x0B	; 11
     c58:	f8 f0       	brcs	.+62     	; 0xc98 <irmp_ISR+0x29e>
                            irmp_bit >= 12 - 1)                                                     // pause too long?
                        {                                                                           // yes, break and close this frame
                            irmp_param.complete_len = irmp_bit + 1;                                 // set new complete length
     c5a:	e9 e3       	ldi	r30, 0x39	; 57
     c5c:	f3 e0       	ldi	r31, 0x03	; 3
     c5e:	81 e0       	ldi	r24, 0x01	; 1
     c60:	82 0f       	add	r24, r18
     c62:	85 87       	std	Z+13, r24	; 0x0d
                            got_light = TRUE;                                                       // this is a lie, but helps (generates stop bit)
                            irmp_tmp_address |= (irmp_bit - SIRCS_MINIMUM_DATA_LEN + 1) << 8;       // new: store number of additional bits in upper byte of address!
     c64:	82 2f       	mov	r24, r18
     c66:	90 e0       	ldi	r25, 0x00	; 0
     c68:	0b 97       	sbiw	r24, 0x0b	; 11
     c6a:	98 2f       	mov	r25, r24
     c6c:	88 27       	eor	r24, r24
     c6e:	40 91 2e 03 	lds	r20, 0x032E	; 0x80032e <irmp_tmp_address>
     c72:	50 91 2f 03 	lds	r21, 0x032F	; 0x80032f <irmp_tmp_address+0x1>
     c76:	84 2b       	or	r24, r20
     c78:	95 2b       	or	r25, r21
     c7a:	90 93 2f 03 	sts	0x032F, r25	; 0x80032f <irmp_tmp_address+0x1>
     c7e:	80 93 2e 03 	sts	0x032E, r24	; 0x80032e <irmp_tmp_address>
                            irmp_param.command_end = irmp_param.command_offset + irmp_bit + 1;      // correct command length
     c82:	83 85       	ldd	r24, Z+11	; 0x0b
     c84:	28 0f       	add	r18, r24
     c86:	2f 5f       	subi	r18, 0xFF	; 255
     c88:	24 87       	std	Z+12, r18	; 0x0c
                            irmp_pause_time = SIRCS_PAUSE_LEN_MAX - 1;                              // correct pause length
     c8a:	8a e0       	ldi	r24, 0x0A	; 10
     c8c:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <irmp_pause_time.2296>
#ifdef ANALYZE
                    ANALYZE_PRINTF ("%8.3fms [bit %2d: pulse = %3d, pause = %3d] ", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit, irmp_pulse_time, irmp_pause_time);
#endif // ANALYZE

#if IRMP_SUPPORT_MANCHESTER == 1
                    if ((irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER))                                     // Manchester
     c90:	80 89       	ldd	r24, Z+16	; 0x10
     c92:	80 ff       	sbrs	r24, 0
     c94:	e5 c0       	rjmp	.+458    	; 0xe60 <irmp_ISR+0x466>
     c96:	6c c0       	rjmp	.+216    	; 0xd70 <irmp_ISR+0x376>
                            got_light = TRUE;                                                       // this is a lie, but helps (generates stop bit)
                        }
                        else
#endif
#if IRMP_SUPPORT_MANCHESTER == 1
                        if ((irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER) &&
     c98:	40 91 49 03 	lds	r20, 0x0349	; 0x800349 <irmp_param+0x10>
     c9c:	40 ff       	sbrs	r20, 0
     c9e:	1d c0       	rjmp	.+58     	; 0xcda <irmp_ISR+0x2e0>
     ca0:	68 2f       	mov	r22, r24
     ca2:	70 e0       	ldi	r23, 0x00	; 0
     ca4:	40 91 3d 03 	lds	r20, 0x033D	; 0x80033d <irmp_param+0x4>
     ca8:	50 e0       	ldi	r21, 0x00	; 0
     caa:	44 0f       	add	r20, r20
     cac:	55 1f       	adc	r21, r21
     cae:	64 17       	cp	r22, r20
     cb0:	75 07       	cpc	r23, r21
     cb2:	9c f0       	brlt	.+38     	; 0xcda <irmp_ISR+0x2e0>
                            irmp_pause_time >= 2 * irmp_param.pause_1_len_max && irmp_bit >= irmp_param.complete_len - 2 && !irmp_param.stop_bit)
     cb4:	62 2f       	mov	r22, r18
     cb6:	70 e0       	ldi	r23, 0x00	; 0
     cb8:	49 2f       	mov	r20, r25
     cba:	50 e0       	ldi	r21, 0x00	; 0
     cbc:	42 50       	subi	r20, 0x02	; 2
     cbe:	51 09       	sbc	r21, r1
     cc0:	64 17       	cp	r22, r20
     cc2:	75 07       	cpc	r23, r21
     cc4:	54 f0       	brlt	.+20     	; 0xcda <irmp_ISR+0x2e0>
     cc6:	40 91 47 03 	lds	r20, 0x0347	; 0x800347 <irmp_param+0xe>
     cca:	41 11       	cpse	r20, r1
     ccc:	06 c0       	rjmp	.+12     	; 0xcda <irmp_ISR+0x2e0>
                        {                                                       // special manchester decoder
                            got_light = TRUE;                                   // this is a lie, but generates a stop bit ;-)
                            irmp_param.stop_bit = TRUE;                         // set flag
     cce:	e9 e3       	ldi	r30, 0x39	; 57
     cd0:	f3 e0       	ldi	r31, 0x03	; 3
     cd2:	81 e0       	ldi	r24, 0x01	; 1
     cd4:	86 87       	std	Z+14, r24	; 0x0e
#ifdef ANALYZE
                    ANALYZE_PRINTF ("%8.3fms [bit %2d: pulse = %3d, pause = %3d] ", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit, irmp_pulse_time, irmp_pause_time);
#endif // ANALYZE

#if IRMP_SUPPORT_MANCHESTER == 1
                    if ((irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER))                                     // Manchester
     cd6:	80 89       	ldd	r24, Z+16	; 0x10
     cd8:	4b c0       	rjmp	.+150    	; 0xd70 <irmp_ISR+0x376>
                            got_light = TRUE;                                   // this is a lie, but generates a stop bit ;-)
                            irmp_param.stop_bit = TRUE;                         // set flag
                        }
                        else
#endif // IRMP_SUPPORT_MANCHESTER == 1
                        if (irmp_pause_time > IRMP_TIMEOUT_LEN)                 // timeout?
     cda:	8a 3e       	cpi	r24, 0xEA	; 234
     cdc:	08 f4       	brcc	.+2      	; 0xce0 <irmp_ISR+0x2e6>
     cde:	23 c1       	rjmp	.+582    	; 0xf26 <irmp_ISR+0x52c>
                        {                                                       // yes...
                            if (irmp_bit == irmp_param.complete_len - 1 && irmp_param.stop_bit == 0)
     ce0:	42 2f       	mov	r20, r18
     ce2:	50 e0       	ldi	r21, 0x00	; 0
     ce4:	89 2f       	mov	r24, r25
     ce6:	90 e0       	ldi	r25, 0x00	; 0
     ce8:	01 97       	sbiw	r24, 0x01	; 1
     cea:	48 17       	cp	r20, r24
     cec:	59 07       	cpc	r21, r25
     cee:	41 f4       	brne	.+16     	; 0xd00 <irmp_ISR+0x306>
     cf0:	80 91 47 03 	lds	r24, 0x0347	; 0x800347 <irmp_param+0xe>
     cf4:	81 11       	cpse	r24, r1
     cf6:	04 c0       	rjmp	.+8      	; 0xd00 <irmp_ISR+0x306>
                            {
                                irmp_bit++;
     cf8:	2f 5f       	subi	r18, 0xFF	; 255
     cfa:	20 93 4a 03 	sts	0x034A, r18	; 0x80034a <irmp_bit>
     cfe:	13 c1       	rjmp	.+550    	; 0xf26 <irmp_ISR+0x52c>
                            }
#if IRMP_SUPPORT_NEC_PROTOCOL == 1
                            else if ((irmp_param.protocol == IRMP_NEC_PROTOCOL || irmp_param.protocol == IRMP_NEC42_PROTOCOL) && irmp_bit == 0)
     d00:	32 30       	cpi	r19, 0x02	; 2
     d02:	11 f0       	breq	.+4      	; 0xd08 <irmp_ISR+0x30e>
     d04:	3c 31       	cpi	r19, 0x1C	; 28
     d06:	69 f5       	brne	.+90     	; 0xd62 <irmp_ISR+0x368>
     d08:	21 11       	cpse	r18, r1
     d0a:	2b c0       	rjmp	.+86     	; 0xd62 <irmp_ISR+0x368>
                            {                                                               // it was a non-standard repetition frame
#ifdef ANALYZE                                                                              // with 4500s pause instead of 2250s
                                ANALYZE_PRINTF ("Detected non-standard repetition frame, switching to NEC repetition\n");
#endif // ANALYZE
                                if (key_repetition_len < NEC_FRAME_REPEAT_PAUSE_LEN_MAX)
     d0c:	80 91 1b 03 	lds	r24, 0x031B	; 0x80031b <key_repetition_len.2299>
     d10:	90 91 1c 03 	lds	r25, 0x031C	; 0x80031c <key_repetition_len.2299+0x1>
     d14:	88 30       	cpi	r24, 0x08	; 8
     d16:	97 40       	sbci	r25, 0x07	; 7
     d18:	08 f5       	brcc	.+66     	; 0xd5c <irmp_ISR+0x362>
                                {
                                    irmp_param.stop_bit     = TRUE;                         // set flag
     d1a:	e9 e3       	ldi	r30, 0x39	; 57
     d1c:	f3 e0       	ldi	r31, 0x03	; 3
     d1e:	81 e0       	ldi	r24, 0x01	; 1
     d20:	86 87       	std	Z+14, r24	; 0x0e
                                    irmp_param.protocol     = IRMP_NEC_PROTOCOL;            // switch protocol
     d22:	82 e0       	ldi	r24, 0x02	; 2
     d24:	80 83       	st	Z, r24
                                    irmp_param.complete_len = irmp_bit;                     // patch length: 16 or 17
     d26:	15 86       	std	Z+13, r1	; 0x0d
                                    irmp_tmp_address = last_irmp_address;                   // address is last address
     d28:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <last_irmp_address.2297>
     d2c:	90 91 3f 01 	lds	r25, 0x013F	; 0x80013f <last_irmp_address.2297+0x1>
     d30:	90 93 2f 03 	sts	0x032F, r25	; 0x80032f <irmp_tmp_address+0x1>
     d34:	80 93 2e 03 	sts	0x032E, r24	; 0x80032e <irmp_tmp_address>
                                    irmp_tmp_command = last_irmp_command;                   // command is last command
     d38:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <last_irmp_command.2298>
     d3c:	90 91 3d 01 	lds	r25, 0x013D	; 0x80013d <last_irmp_command.2298+0x1>
     d40:	90 93 2d 03 	sts	0x032D, r25	; 0x80032d <irmp_tmp_command+0x1>
     d44:	80 93 2c 03 	sts	0x032C, r24	; 0x80032c <irmp_tmp_command>
                                    irmp_flags |= IRMP_FLAG_REPETITION;
     d48:	80 91 30 03 	lds	r24, 0x0330	; 0x800330 <irmp_flags>
     d4c:	81 60       	ori	r24, 0x01	; 1
     d4e:	80 93 30 03 	sts	0x0330, r24	; 0x800330 <irmp_flags>
                                    key_repetition_len = 0;
     d52:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <key_repetition_len.2299+0x1>
     d56:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <key_repetition_len.2299>
     d5a:	e5 c0       	rjmp	.+458    	; 0xf26 <irmp_ISR+0x52c>
                                {
#ifdef ANALYZE
                                    ANALYZE_PRINTF ("ignoring NEC repetition frame: timeout occured, key_repetition_len = %d > %d\n",
                                                    key_repetition_len, NEC_FRAME_REPEAT_PAUSE_LEN_MAX);
#endif // ANALYZE
                                    irmp_ir_detected = FALSE;
     d5c:	10 92 38 03 	sts	0x0338, r1	; 0x800338 <irmp_ir_detected>
     d60:	e2 c0       	rjmp	.+452    	; 0xf26 <irmp_ISR+0x52c>
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("error 2: pause %d after data bit %d too long\n", irmp_pause_time, irmp_bit);
                                ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                                irmp_start_bit_detected = 0;                    // wait for another start bit...
     d62:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <irmp_start_bit_detected.2292>
                                irmp_pulse_time         = 0;
     d66:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <irmp_pulse_time.2295>
                                irmp_pause_time         = 0;
     d6a:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <irmp_pause_time.2296>
     d6e:	e2 c1       	rjmp	.+964    	; 0x1134 <irmp_ISR+0x73a>

#if IRMP_SUPPORT_MANCHESTER == 1
                    if ((irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER))                                     // Manchester
                    {
#if 1
                        if (irmp_pulse_time > irmp_param.pulse_1_len_max /* && irmp_pulse_time <= 2 * irmp_param.pulse_1_len_max */)
     d70:	90 91 21 03 	lds	r25, 0x0321	; 0x800321 <irmp_pulse_time.2295>
     d74:	20 91 3b 03 	lds	r18, 0x033B	; 0x80033b <irmp_param+0x2>
     d78:	29 17       	cp	r18, r25
     d7a:	98 f4       	brcc	.+38     	; 0xda2 <irmp_ISR+0x3a8>
#endif // IRMP_SUPPORT_RC6_PROTOCOL == 1
                            {
#ifdef ANALYZE
                                ANALYZE_PUTCHAR ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? '0' : '1');
#endif // ANALYZE
                                irmp_store_bit ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? 0  :  1 );
     d7c:	86 95       	lsr	r24
     d7e:	81 70       	andi	r24, 0x01	; 1
     d80:	91 e0       	ldi	r25, 0x01	; 1
     d82:	89 27       	eor	r24, r25
     d84:	0e 94 65 03 	call	0x6ca	; 0x6ca <irmp_store_bit>
#endif // IRMP_SUPPORT_RC6_PROTOCOL == 1
                                {
#ifdef ANALYZE
                                    ANALYZE_PUTCHAR ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? '1' : '0');
#endif // ANALYZE
                                    irmp_store_bit ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? 1 :   0 );
     d88:	c9 e3       	ldi	r28, 0x39	; 57
     d8a:	d3 e0       	ldi	r29, 0x03	; 3
     d8c:	88 89       	ldd	r24, Y+16	; 0x10
     d8e:	86 95       	lsr	r24
     d90:	81 70       	andi	r24, 0x01	; 1
     d92:	0e 94 65 03 	call	0x6ca	; 0x6ca <irmp_store_bit>
                                    {
#ifdef ANALYZE
                                        ANALYZE_NEWLINE ();
#endif // ANALYZE
                                    }
                                    last_value = (irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? 1 : 0;
     d96:	88 89       	ldd	r24, Y+16	; 0x10
     d98:	86 95       	lsr	r24
     d9a:	81 70       	andi	r24, 0x01	; 1
     d9c:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <last_value.2303>
     da0:	22 c0       	rjmp	.+68     	; 0xde6 <irmp_ISR+0x3ec>
                                }
                            }
                        }
                        else if (irmp_pulse_time >= irmp_param.pulse_1_len_min && irmp_pulse_time <= irmp_param.pulse_1_len_max
     da2:	80 91 3a 03 	lds	r24, 0x033A	; 0x80033a <irmp_param+0x1>
     da6:	98 17       	cp	r25, r24
     da8:	d0 f0       	brcs	.+52     	; 0xdde <irmp_ISR+0x3e4>
                                 /* && irmp_pause_time <= 2 * irmp_param.pause_1_len_max */)
                        {
                            uint_fast8_t manchester_value;

                            if (last_pause > irmp_param.pause_1_len_max && last_pause <= 2 * irmp_param.pause_1_len_max)
     daa:	80 91 3d 03 	lds	r24, 0x033D	; 0x80033d <irmp_param+0x4>
     dae:	20 91 1a 03 	lds	r18, 0x031A	; 0x80031a <last_pause.2302>
     db2:	82 17       	cp	r24, r18
     db4:	78 f4       	brcc	.+30     	; 0xdd4 <irmp_ISR+0x3da>
     db6:	30 e0       	ldi	r19, 0x00	; 0
     db8:	90 e0       	ldi	r25, 0x00	; 0
     dba:	88 0f       	add	r24, r24
     dbc:	99 1f       	adc	r25, r25
     dbe:	82 17       	cp	r24, r18
     dc0:	93 07       	cpc	r25, r19
     dc2:	44 f0       	brlt	.+16     	; 0xdd4 <irmp_ISR+0x3da>
                            {
                                manchester_value = last_value ? 0 : 1;
     dc4:	81 e0       	ldi	r24, 0x01	; 1
     dc6:	90 91 19 03 	lds	r25, 0x0319	; 0x800319 <last_value.2303>
     dca:	91 11       	cpse	r25, r1
     dcc:	80 e0       	ldi	r24, 0x00	; 0
                                last_value  = manchester_value;
     dce:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <last_value.2303>
     dd2:	02 c0       	rjmp	.+4      	; 0xdd8 <irmp_ISR+0x3de>
                            }
                            else
                            {
                                manchester_value = last_value;
     dd4:	80 91 19 03 	lds	r24, 0x0319	; 0x800319 <last_value.2303>
                                irmp_param.command_end = irmp_param.command_offset + 16 - 1;
                                irmp_tmp_address = 0;
                            }
#endif // IRMP_SUPPORT_RC6_PROTOCOL == 1

                            irmp_store_bit (manchester_value);
     dd8:	0e 94 65 03 	call	0x6ca	; 0x6ca <irmp_store_bit>
                                }
                            }
                        }
                        else if (irmp_pulse_time >= irmp_param.pulse_1_len_min && irmp_pulse_time <= irmp_param.pulse_1_len_max
                                 /* && irmp_pause_time <= 2 * irmp_param.pause_1_len_max */)
                        {
     ddc:	04 c0       	rjmp	.+8      	; 0xde6 <irmp_ISR+0x3ec>
                                ANALYZE_PUTCHAR ('?');
                                ANALYZE_NEWLINE ();
                                ANALYZE_PRINTF ("error 3 manchester: timing not correct: data bit %d,  pulse: %d, pause: %d\n", irmp_bit, irmp_pulse_time, irmp_pause_time);
                                ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                                irmp_start_bit_detected = 0;                            // reset flags and wait for next start bit
     dde:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <irmp_start_bit_detected.2292>
                                irmp_pause_time         = 0;
     de2:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <irmp_pause_time.2296>
                                irmp_tmp_command = irmp_tmp_command2;
                            }
                        }
#endif // IRMP_SUPPORT_RCCAR_PROTOCOL == 1

                        last_pause      = irmp_pause_time;
     de6:	80 91 1e 03 	lds	r24, 0x031E	; 0x80031e <irmp_pause_time.2296>
     dea:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <last_pause.2302>
                        wait_for_space  = 0;
     dee:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <wait_for_space.2293>
     df2:	6c c0       	rjmp	.+216    	; 0xecc <irmp_ISR+0x4d2>
                    }
                    else
#endif // IRMP_SUPPORT_SERIAL == 1

#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
                    if (irmp_param.protocol == IRMP_SAMSUNG_PROTOCOL && irmp_bit == 16)       // Samsung: 16th bit
     df4:	80 91 39 03 	lds	r24, 0x0339	; 0x800339 <irmp_param>
     df8:	83 30       	cpi	r24, 0x03	; 3
     dfa:	91 f5       	brne	.+100    	; 0xe60 <irmp_ISR+0x466>
     dfc:	80 91 4a 03 	lds	r24, 0x034A	; 0x80034a <irmp_bit>
     e00:	80 31       	cpi	r24, 0x10	; 16
     e02:	71 f5       	brne	.+92     	; 0xe60 <irmp_ISR+0x466>
                    {
                        if (irmp_pulse_time >= SAMSUNG_PULSE_LEN_MIN && irmp_pulse_time <= SAMSUNG_PULSE_LEN_MAX &&
     e04:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <irmp_pulse_time.2295>
     e08:	85 50       	subi	r24, 0x05	; 5
     e0a:	88 30       	cpi	r24, 0x08	; 8
     e0c:	20 f5       	brcc	.+72     	; 0xe56 <irmp_ISR+0x45c>
                            irmp_pause_time >= SAMSUNG_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= SAMSUNG_START_BIT_PAUSE_LEN_MAX)
     e0e:	80 91 1e 03 	lds	r24, 0x031E	; 0x80031e <irmp_pause_time.2296>
#endif // IRMP_SUPPORT_SERIAL == 1

#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
                    if (irmp_param.protocol == IRMP_SAMSUNG_PROTOCOL && irmp_bit == 16)       // Samsung: 16th bit
                    {
                        if (irmp_pulse_time >= SAMSUNG_PULSE_LEN_MIN && irmp_pulse_time <= SAMSUNG_PULSE_LEN_MAX &&
     e12:	94 ec       	ldi	r25, 0xC4	; 196
     e14:	98 0f       	add	r25, r24
     e16:	90 31       	cpi	r25, 0x10	; 16
     e18:	30 f4       	brcc	.+12     	; 0xe26 <irmp_ISR+0x42c>
                            irmp_pause_time >= SAMSUNG_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= SAMSUNG_START_BIT_PAUSE_LEN_MAX)
                        {
#ifdef ANALYZE
                            ANALYZE_PRINTF ("SYNC\n");
#endif // ANALYZE
                            wait_for_space = 0;
     e1a:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <wait_for_space.2293>
                            irmp_bit++;
     e1e:	81 e1       	ldi	r24, 0x11	; 17
     e20:	80 93 4a 03 	sts	0x034A, r24	; 0x80034a <irmp_bit>
     e24:	53 c0       	rjmp	.+166    	; 0xecc <irmp_ISR+0x4d2>
                            irmp_param.complete_len     = SAMSUNG48_COMPLETE_DATA_LEN;
#else
#ifdef ANALYZE
                            ANALYZE_PRINTF ("Switching to SAMSUNG32 protocol ");
#endif // ANALYZE
                            irmp_param.protocol         = IRMP_SAMSUNG32_PROTOCOL;
     e26:	e9 e3       	ldi	r30, 0x39	; 57
     e28:	f3 e0       	ldi	r31, 0x03	; 3
     e2a:	9a e0       	ldi	r25, 0x0A	; 10
     e2c:	90 83       	st	Z, r25
                            irmp_param.command_offset   = SAMSUNG32_COMMAND_OFFSET;
     e2e:	90 e1       	ldi	r25, 0x10	; 16
     e30:	93 87       	std	Z+11, r25	; 0x0b
                            irmp_param.command_end      = SAMSUNG32_COMMAND_OFFSET + SAMSUNG32_COMMAND_LEN;
     e32:	90 e2       	ldi	r25, 0x20	; 32
     e34:	94 87       	std	Z+12, r25	; 0x0c
                            irmp_param.complete_len     = SAMSUNG32_COMPLETE_DATA_LEN;
     e36:	95 87       	std	Z+13, r25	; 0x0d
#endif
                            if (irmp_pause_time >= SAMSUNG_1_PAUSE_LEN_MIN && irmp_pause_time <= SAMSUNG_1_PAUSE_LEN_MAX)
     e38:	8f 50       	subi	r24, 0x0F	; 15
     e3a:	80 31       	cpi	r24, 0x10	; 16
     e3c:	30 f4       	brcc	.+12     	; 0xe4a <irmp_ISR+0x450>
                            {
#ifdef ANALYZE
                                ANALYZE_PUTCHAR ('1');
                                ANALYZE_NEWLINE ();
#endif // ANALYZE
                                irmp_store_bit (1);
     e3e:	81 e0       	ldi	r24, 0x01	; 1
     e40:	0e 94 65 03 	call	0x6ca	; 0x6ca <irmp_store_bit>
                                wait_for_space = 0;
     e44:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <wait_for_space.2293>
     e48:	41 c0       	rjmp	.+130    	; 0xecc <irmp_ISR+0x4d2>
                            {
#ifdef ANALYZE
                                ANALYZE_PUTCHAR ('0');
                                ANALYZE_NEWLINE ();
#endif // ANALYZE
                                irmp_store_bit (0);
     e4a:	80 e0       	ldi	r24, 0x00	; 0
     e4c:	0e 94 65 03 	call	0x6ca	; 0x6ca <irmp_store_bit>
                                wait_for_space = 0;
     e50:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <wait_for_space.2293>
     e54:	3b c0       	rjmp	.+118    	; 0xecc <irmp_ISR+0x4d2>
                        {                                                           // timing incorrect!
#ifdef ANALYZE
                            ANALYZE_PRINTF ("error 3 Samsung: timing not correct: data bit %d,  pulse: %d, pause: %d\n", irmp_bit, irmp_pulse_time, irmp_pause_time);
                            ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                            irmp_start_bit_detected = 0;                            // reset flags and wait for next start bit
     e56:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <irmp_start_bit_detected.2292>
                            irmp_pause_time         = 0;
     e5a:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <irmp_pause_time.2296>
     e5e:	36 c0       	rjmp	.+108    	; 0xecc <irmp_ISR+0x4d2>
                        wait_for_space = 0;
                    }
                    else
#endif

                    if (irmp_pulse_time >= irmp_param.pulse_1_len_min && irmp_pulse_time <= irmp_param.pulse_1_len_max &&
     e60:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <irmp_pulse_time.2295>
     e64:	90 91 3a 03 	lds	r25, 0x033A	; 0x80033a <irmp_param+0x1>
     e68:	89 17       	cp	r24, r25
     e6a:	a0 f0       	brcs	.+40     	; 0xe94 <irmp_ISR+0x49a>
     e6c:	90 91 3b 03 	lds	r25, 0x033B	; 0x80033b <irmp_param+0x2>
     e70:	98 17       	cp	r25, r24
     e72:	80 f0       	brcs	.+32     	; 0xe94 <irmp_ISR+0x49a>
                        irmp_pause_time >= irmp_param.pause_1_len_min && irmp_pause_time <= irmp_param.pause_1_len_max)
     e74:	90 91 1e 03 	lds	r25, 0x031E	; 0x80031e <irmp_pause_time.2296>
                        wait_for_space = 0;
                    }
                    else
#endif

                    if (irmp_pulse_time >= irmp_param.pulse_1_len_min && irmp_pulse_time <= irmp_param.pulse_1_len_max &&
     e78:	20 91 3c 03 	lds	r18, 0x033C	; 0x80033c <irmp_param+0x3>
     e7c:	92 17       	cp	r25, r18
     e7e:	50 f0       	brcs	.+20     	; 0xe94 <irmp_ISR+0x49a>
                        irmp_pause_time >= irmp_param.pause_1_len_min && irmp_pause_time <= irmp_param.pause_1_len_max)
     e80:	20 91 3d 03 	lds	r18, 0x033D	; 0x80033d <irmp_param+0x4>
     e84:	29 17       	cp	r18, r25
     e86:	30 f0       	brcs	.+12     	; 0xe94 <irmp_ISR+0x49a>
                    {                                                               // pulse & pause timings correct for "1"?
#ifdef ANALYZE
                        ANALYZE_PUTCHAR ('1');
                        ANALYZE_NEWLINE ();
#endif // ANALYZE
                        irmp_store_bit (1);
     e88:	81 e0       	ldi	r24, 0x01	; 1
     e8a:	0e 94 65 03 	call	0x6ca	; 0x6ca <irmp_store_bit>
                        wait_for_space = 0;
     e8e:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <wait_for_space.2293>
     e92:	1c c0       	rjmp	.+56     	; 0xecc <irmp_ISR+0x4d2>
                    }
                    else if (irmp_pulse_time >= irmp_param.pulse_0_len_min && irmp_pulse_time <= irmp_param.pulse_0_len_max &&
     e94:	90 91 3e 03 	lds	r25, 0x033E	; 0x80033e <irmp_param+0x5>
     e98:	89 17       	cp	r24, r25
     e9a:	a0 f0       	brcs	.+40     	; 0xec4 <irmp_ISR+0x4ca>
     e9c:	90 91 3f 03 	lds	r25, 0x033F	; 0x80033f <irmp_param+0x6>
     ea0:	98 17       	cp	r25, r24
     ea2:	80 f0       	brcs	.+32     	; 0xec4 <irmp_ISR+0x4ca>
                             irmp_pause_time >= irmp_param.pause_0_len_min && irmp_pause_time <= irmp_param.pause_0_len_max)
     ea4:	80 91 1e 03 	lds	r24, 0x031E	; 0x80031e <irmp_pause_time.2296>
                        ANALYZE_NEWLINE ();
#endif // ANALYZE
                        irmp_store_bit (1);
                        wait_for_space = 0;
                    }
                    else if (irmp_pulse_time >= irmp_param.pulse_0_len_min && irmp_pulse_time <= irmp_param.pulse_0_len_max &&
     ea8:	90 91 40 03 	lds	r25, 0x0340	; 0x800340 <irmp_param+0x7>
     eac:	89 17       	cp	r24, r25
     eae:	50 f0       	brcs	.+20     	; 0xec4 <irmp_ISR+0x4ca>
                             irmp_pause_time >= irmp_param.pause_0_len_min && irmp_pause_time <= irmp_param.pause_0_len_max)
     eb0:	90 91 41 03 	lds	r25, 0x0341	; 0x800341 <irmp_param+0x8>
     eb4:	98 17       	cp	r25, r24
     eb6:	30 f0       	brcs	.+12     	; 0xec4 <irmp_ISR+0x4ca>
                    {                                                               // pulse & pause timings correct for "0"?
#ifdef ANALYZE
                        ANALYZE_PUTCHAR ('0');
                        ANALYZE_NEWLINE ();
#endif // ANALYZE
                        irmp_store_bit (0);
     eb8:	80 e0       	ldi	r24, 0x00	; 0
     eba:	0e 94 65 03 	call	0x6ca	; 0x6ca <irmp_store_bit>
                        wait_for_space = 0;
     ebe:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <wait_for_space.2293>
     ec2:	04 c0       	rjmp	.+8      	; 0xecc <irmp_ISR+0x4d2>
                    {                                                               // timing incorrect!
#ifdef ANALYZE
                        ANALYZE_PRINTF ("error 3: timing not correct: data bit %d,  pulse: %d, pause: %d\n", irmp_bit, irmp_pulse_time, irmp_pause_time);
                        ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                        irmp_start_bit_detected = 0;                                // reset flags and wait for next start bit
     ec4:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <irmp_start_bit_detected.2292>
                        irmp_pause_time         = 0;
     ec8:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <irmp_pause_time.2296>
                    }

                    irmp_pulse_time = 1;                                            // set counter to 1, not 0
     ecc:	81 e0       	ldi	r24, 0x01	; 1
     ece:	80 93 21 03 	sts	0x0321, r24	; 0x800321 <irmp_pulse_time.2295>
     ed2:	24 c0       	rjmp	.+72     	; 0xf1c <irmp_ISR+0x522>
                }
            }
            else
            {                                                                       // counting the pulse length ...
                if (! irmp_input)                                                   // still light?
     ed4:	81 11       	cpse	r24, r1
     ed6:	06 c0       	rjmp	.+12     	; 0xee4 <irmp_ISR+0x4ea>
                {                                                                   // yes...
                    irmp_pulse_time++;                                              // increment counter
     ed8:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <irmp_pulse_time.2295>
     edc:	8f 5f       	subi	r24, 0xFF	; 255
     ede:	80 93 21 03 	sts	0x0321, r24	; 0x800321 <irmp_pulse_time.2295>
     ee2:	21 c0       	rjmp	.+66     	; 0xf26 <irmp_ISR+0x52c>
                }
                else
                {                                                                   // now it's dark!
                    wait_for_space  = 1;                                            // let's count the time (see above)
     ee4:	81 e0       	ldi	r24, 0x01	; 1
     ee6:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <wait_for_space.2293>
                    irmp_pause_time = 1;                                            // set pause counter to 1, not 0
     eea:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <irmp_pause_time.2296>

#if IRMP_SUPPORT_RCII_PROTOCOL == 1
                    if (irmp_param.protocol == IRMP_RCII_PROTOCOL && waiting_for_2nd_pulse)
     eee:	80 91 39 03 	lds	r24, 0x0339	; 0x800339 <irmp_param>
     ef2:	86 33       	cpi	r24, 0x36	; 54
     ef4:	c1 f4       	brne	.+48     	; 0xf26 <irmp_ISR+0x52c>
     ef6:	80 91 18 03 	lds	r24, 0x0318	; 0x800318 <waiting_for_2nd_pulse.2304>
     efa:	88 23       	and	r24, r24
     efc:	a1 f0       	breq	.+40     	; 0xf26 <irmp_ISR+0x52c>
                    {
                        if (irmp_pulse_time >= RCII_BIT_LEN)
     efe:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <irmp_pulse_time.2295>
     f02:	87 30       	cpi	r24, 0x07	; 7
     f04:	30 f0       	brcs	.+12     	; 0xf12 <irmp_ISR+0x518>
                        {
                            irmp_pulse_time -= RCII_BIT_LEN;
     f06:	87 50       	subi	r24, 0x07	; 7
     f08:	80 93 21 03 	sts	0x0321, r24	; 0x800321 <irmp_pulse_time.2295>
                            last_value = 0;
     f0c:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <last_value.2303>
     f10:	03 c0       	rjmp	.+6      	; 0xf18 <irmp_ISR+0x51e>
                        }
                        else
                        {
                            last_value = 1;
     f12:	81 e0       	ldi	r24, 0x01	; 1
     f14:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <last_value.2303>
                        }
#ifdef ANALYZE
                        ANALYZE_PRINTF ("RCII: got 2nd pulse, irmp_pulse_time = %d\n", irmp_pulse_time);
#endif
                        waiting_for_2nd_pulse = 0;
     f18:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <waiting_for_2nd_pulse.2304>
                    }
#endif
                }
            }

            if (irmp_start_bit_detected && irmp_bit == irmp_param.complete_len && irmp_param.stop_bit == 0)    // enough bits received?
     f1c:	80 91 22 03 	lds	r24, 0x0322	; 0x800322 <irmp_start_bit_detected.2292>
     f20:	88 23       	and	r24, r24
     f22:	09 f4       	brne	.+2      	; 0xf26 <irmp_ISR+0x52c>
     f24:	07 c1       	rjmp	.+526    	; 0x1134 <irmp_ISR+0x73a>
     f26:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <irmp_param+0xd>
     f2a:	90 91 4a 03 	lds	r25, 0x034A	; 0x80034a <irmp_bit>
     f2e:	89 13       	cpse	r24, r25
     f30:	01 c1       	rjmp	.+514    	; 0x1134 <irmp_ISR+0x73a>
     f32:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <irmp_param+0xe>
     f36:	91 11       	cpse	r25, r1
     f38:	fd c0       	rjmp	.+506    	; 0x1134 <irmp_ISR+0x73a>
            {
                if (last_irmp_command == irmp_tmp_command && key_repetition_len < AUTO_FRAME_REPETITION_LEN)
     f3a:	20 91 3c 01 	lds	r18, 0x013C	; 0x80013c <last_irmp_command.2298>
     f3e:	30 91 3d 01 	lds	r19, 0x013D	; 0x80013d <last_irmp_command.2298+0x1>
     f42:	40 91 2c 03 	lds	r20, 0x032C	; 0x80032c <irmp_tmp_command>
     f46:	50 91 2d 03 	lds	r21, 0x032D	; 0x80032d <irmp_tmp_command+0x1>
     f4a:	24 17       	cp	r18, r20
     f4c:	35 07       	cpc	r19, r21
     f4e:	89 f4       	brne	.+34     	; 0xf72 <irmp_ISR+0x578>
     f50:	40 91 1b 03 	lds	r20, 0x031B	; 0x80031b <key_repetition_len.2299>
     f54:	50 91 1c 03 	lds	r21, 0x031C	; 0x80031c <key_repetition_len.2299+0x1>
     f58:	40 3b       	cpi	r20, 0xB0	; 176
     f5a:	54 40       	sbci	r21, 0x04	; 4
     f5c:	50 f4       	brcc	.+20     	; 0xf72 <irmp_ISR+0x578>
                {
                    repetition_frame_number++;
     f5e:	90 91 17 03 	lds	r25, 0x0317	; 0x800317 <repetition_frame_number.2300>
     f62:	9f 5f       	subi	r25, 0xFF	; 255
     f64:	90 93 17 03 	sts	0x0317, r25	; 0x800317 <repetition_frame_number.2300>
                    repetition_frame_number = 0;
                }

#if IRMP_SUPPORT_SIRCS_PROTOCOL == 1
                // if SIRCS protocol and the code will be repeated within 50 ms, we will ignore 2nd and 3rd repetition frame
                if (irmp_param.protocol == IRMP_SIRCS_PROTOCOL && (repetition_frame_number == 1 || repetition_frame_number == 2))
     f68:	90 91 39 03 	lds	r25, 0x0339	; 0x800339 <irmp_param>
     f6c:	91 30       	cpi	r25, 0x01	; 1
     f6e:	41 f0       	breq	.+16     	; 0xf80 <irmp_ISR+0x586>
     f70:	12 c0       	rjmp	.+36     	; 0xf96 <irmp_ISR+0x59c>
                {
                    repetition_frame_number++;
                }
                else
                {
                    repetition_frame_number = 0;
     f72:	10 92 17 03 	sts	0x0317, r1	; 0x800317 <repetition_frame_number.2300>
                }

#if IRMP_SUPPORT_SIRCS_PROTOCOL == 1
                // if SIRCS protocol and the code will be repeated within 50 ms, we will ignore 2nd and 3rd repetition frame
                if (irmp_param.protocol == IRMP_SIRCS_PROTOCOL && (repetition_frame_number == 1 || repetition_frame_number == 2))
     f76:	90 91 39 03 	lds	r25, 0x0339	; 0x800339 <irmp_param>
     f7a:	91 30       	cpi	r25, 0x01	; 1
     f7c:	61 f4       	brne	.+24     	; 0xf96 <irmp_ISR+0x59c>
     f7e:	f7 c0       	rjmp	.+494    	; 0x116e <irmp_ISR+0x774>
     f80:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <repetition_frame_number.2300>
     f84:	81 50       	subi	r24, 0x01	; 1
     f86:	82 30       	cpi	r24, 0x02	; 2
     f88:	08 f0       	brcs	.+2      	; 0xf8c <irmp_ISR+0x592>
     f8a:	f1 c0       	rjmp	.+482    	; 0x116e <irmp_ISR+0x774>
                {
#ifdef ANALYZE
                    ANALYZE_PRINTF ("code skipped: SIRCS auto repetition frame #%d, counter = %d, auto repetition len = %d\n",
                                    repetition_frame_number + 1, key_repetition_len, AUTO_FRAME_REPETITION_LEN);
#endif // ANALYZE
                    key_repetition_len = 0;
     f8c:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <key_repetition_len.2299+0x1>
     f90:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <key_repetition_len.2299>
     f94:	8f c0       	rjmp	.+286    	; 0x10b4 <irmp_ISR+0x6ba>

                {
#ifdef ANALYZE
                    ANALYZE_PRINTF ("%8.3fms code detected, length = %d\n", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit);
#endif // ANALYZE
                    irmp_ir_detected = TRUE;
     f96:	41 e0       	ldi	r20, 0x01	; 1
     f98:	40 93 38 03 	sts	0x0338, r20	; 0x800338 <irmp_ir_detected>
                    }
                    else
#endif // IRMP_SUPPORT_NOKIA_PROTOCOL
                    {
#if IRMP_SUPPORT_NEC_PROTOCOL == 1
                        if (irmp_param.protocol == IRMP_NEC_PROTOCOL && irmp_bit == 0)  // repetition frame
     f9c:	92 30       	cpi	r25, 0x02	; 2
     f9e:	11 f5       	brne	.+68     	; 0xfe4 <irmp_ISR+0x5ea>
     fa0:	81 11       	cpse	r24, r1
     fa2:	e9 c0       	rjmp	.+466    	; 0x1176 <irmp_ISR+0x77c>
                        {
                            if (key_repetition_len < NEC_FRAME_REPEAT_PAUSE_LEN_MAX)
     fa4:	40 91 1b 03 	lds	r20, 0x031B	; 0x80031b <key_repetition_len.2299>
     fa8:	50 91 1c 03 	lds	r21, 0x031C	; 0x80031c <key_repetition_len.2299+0x1>
     fac:	48 30       	cpi	r20, 0x08	; 8
     fae:	57 40       	sbci	r21, 0x07	; 7
     fb0:	b0 f4       	brcc	.+44     	; 0xfde <irmp_ISR+0x5e4>
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("Detected NEC repetition frame, key_repetition_len = %d\n", key_repetition_len);
                                ANALYZE_ONLY_NORMAL_PRINTF("REPETETION FRAME                ");
#endif // ANALYZE
                                irmp_tmp_address = last_irmp_address;                   // address is last address
     fb2:	40 91 3e 01 	lds	r20, 0x013E	; 0x80013e <last_irmp_address.2297>
     fb6:	50 91 3f 01 	lds	r21, 0x013F	; 0x80013f <last_irmp_address.2297+0x1>
     fba:	50 93 2f 03 	sts	0x032F, r21	; 0x80032f <irmp_tmp_address+0x1>
     fbe:	40 93 2e 03 	sts	0x032E, r20	; 0x80032e <irmp_tmp_address>
                                irmp_tmp_command = last_irmp_command;                   // command is last command
     fc2:	30 93 2d 03 	sts	0x032D, r19	; 0x80032d <irmp_tmp_command+0x1>
     fc6:	20 93 2c 03 	sts	0x032C, r18	; 0x80032c <irmp_tmp_command>
                                irmp_flags |= IRMP_FLAG_REPETITION;
     fca:	80 91 30 03 	lds	r24, 0x0330	; 0x800330 <irmp_flags>
     fce:	81 60       	ori	r24, 0x01	; 1
     fd0:	80 93 30 03 	sts	0x0330, r24	; 0x800330 <irmp_flags>
                                key_repetition_len = 0;
     fd4:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <key_repetition_len.2299+0x1>
     fd8:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <key_repetition_len.2299>
     fdc:	cc c0       	rjmp	.+408    	; 0x1176 <irmp_ISR+0x77c>
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("Detected NEC repetition frame, ignoring it: timeout occured, key_repetition_len = %d > %d\n",
                                                key_repetition_len, NEC_FRAME_REPEAT_PAUSE_LEN_MAX);
#endif // ANALYZE
                                irmp_ir_detected = FALSE;
     fde:	10 92 38 03 	sts	0x0338, r1	; 0x800338 <irmp_ir_detected>
     fe2:	c9 c0       	rjmp	.+402    	; 0x1176 <irmp_ISR+0x77c>
                            }
                        }
#endif // IRMP_SUPPORT_NEC_PROTOCOL

#if IRMP_SUPPORT_KASEIKYO_PROTOCOL == 1
                        if (irmp_param.protocol == IRMP_KASEIKYO_PROTOCOL)
     fe4:	95 30       	cpi	r25, 0x05	; 5
     fe6:	c1 f5       	brne	.+112    	; 0x1058 <irmp_ISR+0x65e>
                        {
                            uint_fast8_t xor_value;

                            xor_value = (xor_check[0] & 0x0F) ^ ((xor_check[0] & 0xF0) >> 4) ^ (xor_check[1] & 0x0F) ^ ((xor_check[1] & 0xF0) >> 4);
     fe8:	e4 e2       	ldi	r30, 0x24	; 36
     fea:	f3 e0       	ldi	r31, 0x03	; 3
     fec:	80 81       	ld	r24, Z
     fee:	91 81       	ldd	r25, Z+1	; 0x01

                            if (xor_value != (xor_check[2] & 0x0F))
     ff0:	42 81       	ldd	r20, Z+2	; 0x02
     ff2:	28 2f       	mov	r18, r24
     ff4:	2f 70       	andi	r18, 0x0F	; 15
     ff6:	82 95       	swap	r24
     ff8:	8f 70       	andi	r24, 0x0F	; 15
     ffa:	82 27       	eor	r24, r18
     ffc:	29 2f       	mov	r18, r25
     ffe:	2f 70       	andi	r18, 0x0F	; 15
    1000:	82 27       	eor	r24, r18
    1002:	92 95       	swap	r25
    1004:	9f 70       	andi	r25, 0x0F	; 15
    1006:	98 27       	eor	r25, r24
    1008:	89 2f       	mov	r24, r25
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	24 2f       	mov	r18, r20
    100e:	2f 70       	andi	r18, 0x0F	; 15
    1010:	30 e0       	ldi	r19, 0x00	; 0
    1012:	82 17       	cp	r24, r18
    1014:	93 07       	cpc	r25, r19
    1016:	11 f0       	breq	.+4      	; 0x101c <irmp_ISR+0x622>
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("error 4: wrong XOR check for customer id: 0x%1x 0x%1x\n", xor_value, xor_check[2] & 0x0F);
#endif // ANALYZE
                                irmp_ir_detected = FALSE;
    1018:	10 92 38 03 	sts	0x0338, r1	; 0x800338 <irmp_ir_detected>
                            }

                            xor_value = xor_check[2] ^ xor_check[3] ^ xor_check[4];
    101c:	e4 e2       	ldi	r30, 0x24	; 36
    101e:	f3 e0       	ldi	r31, 0x03	; 3

                            if (xor_value != xor_check[5])
    1020:	83 81       	ldd	r24, Z+3	; 0x03
    1022:	94 2f       	mov	r25, r20
    1024:	98 27       	eor	r25, r24
    1026:	84 81       	ldd	r24, Z+4	; 0x04
    1028:	89 27       	eor	r24, r25
    102a:	95 81       	ldd	r25, Z+5	; 0x05
    102c:	89 13       	cpse	r24, r25
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("error 5: wrong XOR check for data bits: 0x%02x 0x%02x\n", xor_value, xor_check[5]);
#endif // ANALYZE
                                irmp_ir_detected = FALSE;
    102e:	10 92 38 03 	sts	0x0338, r1	; 0x800338 <irmp_ir_detected>
                            }

                            irmp_flags |= genre2;       // write the genre2 bits into MSB of the flag byte
    1032:	90 91 30 03 	lds	r25, 0x0330	; 0x800330 <irmp_flags>
    1036:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <genre2>
    103a:	89 2b       	or	r24, r25
    103c:	80 93 30 03 	sts	0x0330, r24	; 0x800330 <irmp_flags>
                            irmp_protocol = IRMP_RC6A_PROTOCOL;
                        }
                        else
#endif // IRMP_SUPPORT_RC6_PROTOCOL == 1
                        {
                            irmp_protocol = irmp_param.protocol;
    1040:	85 e0       	ldi	r24, 0x05	; 5
    1042:	80 93 37 03 	sts	0x0337, r24	; 0x800337 <irmp_protocol>
                            irmp_tmp_command |= (irmp_tmp_address << 2) & 0x0F00;   // 000000CCCCAAAAAA -> 0000CCCC00000000
                            irmp_tmp_address &= 0x003F;
                        }
#endif

                        irmp_address = irmp_tmp_address;                            // store address
    1046:	80 91 2e 03 	lds	r24, 0x032E	; 0x80032e <irmp_tmp_address>
    104a:	90 91 2f 03 	lds	r25, 0x032F	; 0x80032f <irmp_tmp_address+0x1>
    104e:	90 93 36 03 	sts	0x0336, r25	; 0x800336 <irmp_address+0x1>
    1052:	80 93 35 03 	sts	0x0335, r24	; 0x800335 <irmp_address>
    1056:	1e c0       	rjmp	.+60     	; 0x1094 <irmp_ISR+0x69a>
                            irmp_protocol = IRMP_RC6A_PROTOCOL;
                        }
                        else
#endif // IRMP_SUPPORT_RC6_PROTOCOL == 1
                        {
                            irmp_protocol = irmp_param.protocol;
    1058:	90 93 37 03 	sts	0x0337, r25	; 0x800337 <irmp_protocol>
                            irmp_tmp_command |= (irmp_tmp_address << 2) & 0x0F00;   // 000000CCCCAAAAAA -> 0000CCCC00000000
                            irmp_tmp_address &= 0x003F;
                        }
#endif

                        irmp_address = irmp_tmp_address;                            // store address
    105c:	20 91 2e 03 	lds	r18, 0x032E	; 0x80032e <irmp_tmp_address>
    1060:	30 91 2f 03 	lds	r19, 0x032F	; 0x80032f <irmp_tmp_address+0x1>
    1064:	30 93 36 03 	sts	0x0336, r19	; 0x800336 <irmp_address+0x1>
    1068:	20 93 35 03 	sts	0x0335, r18	; 0x800335 <irmp_address>
#if IRMP_SUPPORT_NEC_PROTOCOL == 1
                        if (irmp_param.protocol == IRMP_NEC_PROTOCOL)
    106c:	92 30       	cpi	r25, 0x02	; 2
    106e:	29 f4       	brne	.+10     	; 0x107a <irmp_ISR+0x680>
                        {
                            last_irmp_address = irmp_tmp_address;                   // store as last address, too
    1070:	30 93 3f 01 	sts	0x013F, r19	; 0x80013f <last_irmp_address.2297+0x1>
    1074:	20 93 3e 01 	sts	0x013E, r18	; 0x80013e <last_irmp_address.2297>
    1078:	0d c0       	rjmp	.+26     	; 0x1094 <irmp_ISR+0x69a>
                        }
#endif

#if IRMP_SUPPORT_RC5_PROTOCOL == 1
                        if (irmp_param.protocol == IRMP_RC5_PROTOCOL)
    107a:	97 30       	cpi	r25, 0x07	; 7
    107c:	59 f4       	brne	.+22     	; 0x1094 <irmp_ISR+0x69a>
                        {
                            irmp_tmp_command |= rc5_cmd_bit6;                       // store bit 6
    107e:	20 91 1d 03 	lds	r18, 0x031D	; 0x80031d <rc5_cmd_bit6.2301>
    1082:	80 91 2c 03 	lds	r24, 0x032C	; 0x80032c <irmp_tmp_command>
    1086:	90 91 2d 03 	lds	r25, 0x032D	; 0x80032d <irmp_tmp_command+0x1>
    108a:	82 2b       	or	r24, r18
    108c:	90 93 2d 03 	sts	0x032D, r25	; 0x80032d <irmp_tmp_command+0x1>
    1090:	80 93 2c 03 	sts	0x032C, r24	; 0x80032c <irmp_tmp_command>
                        if (irmp_param.protocol == IRMP_S100_PROTOCOL)
                        {
                            irmp_tmp_command |= rc5_cmd_bit6;                       // store bit 6
                        }
#endif
                        irmp_command = irmp_tmp_command;                            // store command
    1094:	80 91 2c 03 	lds	r24, 0x032C	; 0x80032c <irmp_tmp_command>
    1098:	90 91 2d 03 	lds	r25, 0x032D	; 0x80032d <irmp_tmp_command+0x1>
    109c:	90 93 34 03 	sts	0x0334, r25	; 0x800334 <irmp_command+0x1>
    10a0:	80 93 33 03 	sts	0x0333, r24	; 0x800333 <irmp_command>

#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
                        irmp_id = irmp_tmp_id;
    10a4:	80 91 2a 03 	lds	r24, 0x032A	; 0x80032a <irmp_tmp_id>
    10a8:	90 91 2b 03 	lds	r25, 0x032B	; 0x80032b <irmp_tmp_id+0x1>
    10ac:	90 93 32 03 	sts	0x0332, r25	; 0x800332 <irmp_id+0x1>
    10b0:	80 93 31 03 	sts	0x0331, r24	; 0x800331 <irmp_id>
#endif
                    }
                }

                if (irmp_ir_detected)
    10b4:	80 91 38 03 	lds	r24, 0x0338	; 0x800338 <irmp_ir_detected>
    10b8:	88 23       	and	r24, r24
    10ba:	91 f1       	breq	.+100    	; 0x1120 <irmp_ISR+0x726>
                {
                    if (last_irmp_command == irmp_tmp_command &&
    10bc:	80 91 2c 03 	lds	r24, 0x032C	; 0x80032c <irmp_tmp_command>
    10c0:	90 91 2d 03 	lds	r25, 0x032D	; 0x80032d <irmp_tmp_command+0x1>
    10c4:	20 91 3c 01 	lds	r18, 0x013C	; 0x80013c <last_irmp_command.2298>
    10c8:	30 91 3d 01 	lds	r19, 0x013D	; 0x80013d <last_irmp_command.2298+0x1>
    10cc:	28 17       	cp	r18, r24
    10ce:	39 07       	cpc	r19, r25
    10d0:	b9 f4       	brne	.+46     	; 0x1100 <irmp_ISR+0x706>
    10d2:	40 91 3e 01 	lds	r20, 0x013E	; 0x80013e <last_irmp_address.2297>
    10d6:	50 91 3f 01 	lds	r21, 0x013F	; 0x80013f <last_irmp_address.2297+0x1>
    10da:	20 91 2e 03 	lds	r18, 0x032E	; 0x80032e <irmp_tmp_address>
    10de:	30 91 2f 03 	lds	r19, 0x032F	; 0x80032f <irmp_tmp_address+0x1>
    10e2:	42 17       	cp	r20, r18
    10e4:	53 07       	cpc	r21, r19
    10e6:	61 f4       	brne	.+24     	; 0x1100 <irmp_ISR+0x706>
                        last_irmp_address == irmp_tmp_address &&
    10e8:	20 91 1b 03 	lds	r18, 0x031B	; 0x80031b <key_repetition_len.2299>
    10ec:	30 91 1c 03 	lds	r19, 0x031C	; 0x80031c <key_repetition_len.2299+0x1>
    10f0:	2a 3c       	cpi	r18, 0xCA	; 202
    10f2:	38 40       	sbci	r19, 0x08	; 8
    10f4:	28 f4       	brcc	.+10     	; 0x1100 <irmp_ISR+0x706>
                        key_repetition_len < IRMP_KEY_REPETITION_LEN)
                    {
                        irmp_flags |= IRMP_FLAG_REPETITION;
    10f6:	20 91 30 03 	lds	r18, 0x0330	; 0x800330 <irmp_flags>
    10fa:	21 60       	ori	r18, 0x01	; 1
    10fc:	20 93 30 03 	sts	0x0330, r18	; 0x800330 <irmp_flags>
                    }

                    last_irmp_address = irmp_tmp_address;                           // store as last address, too
    1100:	20 91 2e 03 	lds	r18, 0x032E	; 0x80032e <irmp_tmp_address>
    1104:	30 91 2f 03 	lds	r19, 0x032F	; 0x80032f <irmp_tmp_address+0x1>
    1108:	30 93 3f 01 	sts	0x013F, r19	; 0x80013f <last_irmp_address.2297+0x1>
    110c:	20 93 3e 01 	sts	0x013E, r18	; 0x80013e <last_irmp_address.2297>
                    last_irmp_command = irmp_tmp_command;                           // store as last command, too
    1110:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <last_irmp_command.2298+0x1>
    1114:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <last_irmp_command.2298>

                    key_repetition_len = 0;
    1118:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <key_repetition_len.2299+0x1>
    111c:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <key_repetition_len.2299>
#ifdef ANALYZE
                    ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                }

                irmp_start_bit_detected = 0;                                        // and wait for next start bit
    1120:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <irmp_start_bit_detected.2292>
                irmp_tmp_command        = 0;
    1124:	10 92 2d 03 	sts	0x032D, r1	; 0x80032d <irmp_tmp_command+0x1>
    1128:	10 92 2c 03 	sts	0x032C, r1	; 0x80032c <irmp_tmp_command>
                irmp_pulse_time         = 0;
    112c:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <irmp_pulse_time.2295>
                irmp_pause_time         = 0;
    1130:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <irmp_pause_time.2296>

        irmp_idle();
    }
#endif // IRMP_USE_IDLE_CALL

    return (irmp_ir_detected);
    1134:	80 91 38 03 	lds	r24, 0x0338	; 0x800338 <irmp_ir_detected>
    1138:	29 c0       	rjmp	.+82     	; 0x118c <irmp_ISR+0x792>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = SIRCS, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        SIRCS_START_BIT_PULSE_LEN_MIN, SIRCS_START_BIT_PULSE_LEN_MAX,
                                        SIRCS_START_BIT_PAUSE_LEN_MIN, SIRCS_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &sircs_param;
    113a:	6a e1       	ldi	r22, 0x1A	; 26
    113c:	71 e0       	ldi	r23, 0x01	; 1
    113e:	0b c0       	rjmp	.+22     	; 0x1156 <irmp_ISR+0x75c>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = NEC, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        NEC_START_BIT_PULSE_LEN_MIN, NEC_START_BIT_PULSE_LEN_MAX,
                                        NEC_START_BIT_PAUSE_LEN_MIN, NEC_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &nec_param;
    1140:	69 e0       	ldi	r22, 0x09	; 9
    1142:	71 e0       	ldi	r23, 0x01	; 1
    1144:	08 c0       	rjmp	.+16     	; 0x1156 <irmp_ISR+0x75c>
                            ANALYZE_PRINTF ("protocol = NEC (repetition frame), start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                            NEC_START_BIT_PULSE_LEN_MIN, NEC_START_BIT_PULSE_LEN_MAX,
                                            NEC_REPEAT_START_BIT_PAUSE_LEN_MIN, NEC_REPEAT_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE

                            irmp_param_p = (IRMP_PARAMETER *) &nec_rep_param;
    1146:	68 ef       	ldi	r22, 0xF8	; 248
    1148:	70 e0       	ldi	r23, 0x00	; 0
    114a:	05 c0       	rjmp	.+10     	; 0x1156 <irmp_ISR+0x75c>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = SAMSUNG, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        SAMSUNG_START_BIT_PULSE_LEN_MIN, SAMSUNG_START_BIT_PULSE_LEN_MAX,
                                        SAMSUNG_START_BIT_PAUSE_LEN_MIN, SAMSUNG_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &samsung_param;
    114c:	67 ee       	ldi	r22, 0xE7	; 231
    114e:	70 e0       	ldi	r23, 0x00	; 0
    1150:	02 c0       	rjmp	.+4      	; 0x1156 <irmp_ISR+0x75c>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = KASEIKYO, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        KASEIKYO_START_BIT_PULSE_LEN_MIN, KASEIKYO_START_BIT_PULSE_LEN_MAX,
                                        KASEIKYO_START_BIT_PAUSE_LEN_MIN, KASEIKYO_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &kaseikyo_param;
    1152:	66 ed       	ldi	r22, 0xD6	; 214
    1154:	70 e0       	ldi	r23, 0x00	; 0
                        irmp_start_bit_detected = 0;                            // wait for another start bit...
                    }

                    if (irmp_start_bit_detected)
                    {
                        memcpy_P (&irmp_param, irmp_param_p, sizeof (IRMP_PARAMETER));
    1156:	41 e1       	ldi	r20, 0x11	; 17
    1158:	50 e0       	ldi	r21, 0x00	; 0
    115a:	89 e3       	ldi	r24, 0x39	; 57
    115c:	93 e0       	ldi	r25, 0x03	; 3
    115e:	0e 94 07 0c 	call	0x180e	; 0x180e <memcpy_P>
    1162:	11 cd       	rjmp	.-1502   	; 0xb86 <irmp_ISR+0x18c>
#ifdef ANALYZE
                    ANALYZE_PRINTF ("%8.3fms [bit %2d: pulse = %3d, pause = %3d] ", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit, irmp_pulse_time, irmp_pause_time);
#endif // ANALYZE

#if IRMP_SUPPORT_MANCHESTER == 1
                    if ((irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER))                                     // Manchester
    1164:	80 91 49 03 	lds	r24, 0x0349	; 0x800349 <irmp_param+0x10>
    1168:	80 ff       	sbrs	r24, 0
    116a:	44 ce       	rjmp	.-888    	; 0xdf4 <irmp_ISR+0x3fa>
    116c:	01 ce       	rjmp	.-1022   	; 0xd70 <irmp_ISR+0x376>

                {
#ifdef ANALYZE
                    ANALYZE_PRINTF ("%8.3fms code detected, length = %d\n", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit);
#endif // ANALYZE
                    irmp_ir_detected = TRUE;
    116e:	81 e0       	ldi	r24, 0x01	; 1
    1170:	80 93 38 03 	sts	0x0338, r24	; 0x800338 <irmp_ir_detected>
    1174:	71 cf       	rjmp	.-286    	; 0x1058 <irmp_ISR+0x65e>
                            irmp_protocol = IRMP_RC6A_PROTOCOL;
                        }
                        else
#endif // IRMP_SUPPORT_RC6_PROTOCOL == 1
                        {
                            irmp_protocol = irmp_param.protocol;
    1176:	90 93 37 03 	sts	0x0337, r25	; 0x800337 <irmp_protocol>
                            irmp_tmp_command |= (irmp_tmp_address << 2) & 0x0F00;   // 000000CCCCAAAAAA -> 0000CCCC00000000
                            irmp_tmp_address &= 0x003F;
                        }
#endif

                        irmp_address = irmp_tmp_address;                            // store address
    117a:	20 91 2e 03 	lds	r18, 0x032E	; 0x80032e <irmp_tmp_address>
    117e:	30 91 2f 03 	lds	r19, 0x032F	; 0x80032f <irmp_tmp_address+0x1>
    1182:	30 93 36 03 	sts	0x0336, r19	; 0x800336 <irmp_address+0x1>
    1186:	20 93 35 03 	sts	0x0335, r18	; 0x800335 <irmp_address>
    118a:	72 cf       	rjmp	.-284    	; 0x1070 <irmp_ISR+0x676>
        irmp_idle();
    }
#endif // IRMP_USE_IDLE_CALL

    return (irmp_ir_detected);
}
    118c:	df 91       	pop	r29
    118e:	cf 91       	pop	r28
    1190:	08 95       	ret

00001192 <itoh>:
{
	(void) irmp_ISR();	//Call IRMP ISR
}
	
static char * itoh (char * buf, uint8_t digits, uint16_t number)
{
    1192:	cf 93       	push	r28
    1194:	df 93       	push	r29
    1196:	ec 01       	movw	r28, r24
	for (buf[digits] = 0; digits--; number >>= 4)
    1198:	fc 01       	movw	r30, r24
    119a:	e6 0f       	add	r30, r22
    119c:	f1 1d       	adc	r31, r1
    119e:	10 82       	st	Z, r1
    11a0:	9f ef       	ldi	r25, 0xFF	; 255
    11a2:	96 0f       	add	r25, r22
    11a4:	66 23       	and	r22, r22
    11a6:	91 f0       	breq	.+36     	; 0x11cc <itoh+0x3a>
	{
		buf[digits] = "0123456789ABCDEF"[number & 0x0F];
    11a8:	de 01       	movw	r26, r28
    11aa:	a9 0f       	add	r26, r25
    11ac:	b1 1d       	adc	r27, r1
    11ae:	fa 01       	movw	r30, r20
    11b0:	ef 70       	andi	r30, 0x0F	; 15
    11b2:	ff 27       	eor	r31, r31
    11b4:	eb 53       	subi	r30, 0x3B	; 59
    11b6:	fd 4f       	sbci	r31, 0xFD	; 253
    11b8:	20 81       	ld	r18, Z
    11ba:	2c 93       	st	X, r18
	(void) irmp_ISR();	//Call IRMP ISR
}
	
static char * itoh (char * buf, uint8_t digits, uint16_t number)
{
	for (buf[digits] = 0; digits--; number >>= 4)
    11bc:	52 95       	swap	r21
    11be:	42 95       	swap	r20
    11c0:	4f 70       	andi	r20, 0x0F	; 15
    11c2:	45 27       	eor	r20, r21
    11c4:	5f 70       	andi	r21, 0x0F	; 15
    11c6:	45 27       	eor	r20, r21
    11c8:	91 50       	subi	r25, 0x01	; 1
    11ca:	70 f7       	brcc	.-36     	; 0x11a8 <itoh+0x16>
	{
		buf[digits] = "0123456789ABCDEF"[number & 0x0F];
	}
	return buf;
}
    11cc:	ce 01       	movw	r24, r28
    11ce:	df 91       	pop	r29
    11d0:	cf 91       	pop	r28
    11d2:	08 95       	ret

000011d4 <error_led>:




void error_led (uint8_t status){
	if ( status ){
    11d4:	88 23       	and	r24, r24
    11d6:	11 f0       	breq	.+4      	; 0x11dc <error_led+0x8>
		//Turn ERROR LED on
		PORTB |= (1 << ERROR_LED);
    11d8:	2d 9a       	sbi	0x05, 5	; 5
    11da:	08 95       	ret
	} 
	else {
		//Turn ERROR LED off
		PORTB &= ~(1 << ERROR_LED);
    11dc:	2d 98       	cbi	0x05, 5	; 5
    11de:	08 95       	ret

000011e0 <timer3_init>:
//Volume increment counter
void timer3_init (void){
	//16Bit Timer
	//TC1 Control Register B
	//Mode 4 - CTC (clear timer on compare)
	TCCR3B =  (1 << WGM32);
    11e0:	88 e0       	ldi	r24, 0x08	; 8
    11e2:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x7e0091>

	//Do not set the prescaler -> timer is not started!

	//Output Compare Register 3 A Low and High byte 
	//Sets the counter value at which the interrupt gets executed
	OCR3A = (uint16_t) TIMER_COMP_VAL(TIMER3_PRESCALER, INC_DURATION); //16Bit value is correct addressed automatically
    11e6:	8d e8       	ldi	r24, 0x8D	; 141
    11e8:	9b e5       	ldi	r25, 0x5B	; 91
    11ea:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
    11ee:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
	//OCR3A = 23437; //for 500ms
	
	//Counter 3 Interrupt Mask Register
	//Set OCIE3A Flag: Timer/Counter 3, Output Compare A Match Interrupt Enable
 	TIMSK3 = (1 << OCIE3A);
    11f2:	82 e0       	ldi	r24, 0x02	; 2
    11f4:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
    11f8:	08 95       	ret

000011fa <__vector_11>:
	TIMSK1  = 1 << OCIE1A;                  // OCIE1A: Interrupt by timer compare
}		
				
// Timer1 output compare A interrupt service routine, called every 1/15000 sec		
ISR(TIMER1_COMPA_vect)
{
    11fa:	1f 92       	push	r1
    11fc:	0f 92       	push	r0
    11fe:	0f b6       	in	r0, 0x3f	; 63
    1200:	0f 92       	push	r0
    1202:	11 24       	eor	r1, r1
    1204:	2f 93       	push	r18
    1206:	3f 93       	push	r19
    1208:	4f 93       	push	r20
    120a:	5f 93       	push	r21
    120c:	6f 93       	push	r22
    120e:	7f 93       	push	r23
    1210:	8f 93       	push	r24
    1212:	9f 93       	push	r25
    1214:	af 93       	push	r26
    1216:	bf 93       	push	r27
    1218:	ef 93       	push	r30
    121a:	ff 93       	push	r31
	(void) irmp_ISR();	//Call IRMP ISR
    121c:	0e 94 fd 04 	call	0x9fa	; 0x9fa <irmp_ISR>
}
    1220:	ff 91       	pop	r31
    1222:	ef 91       	pop	r30
    1224:	bf 91       	pop	r27
    1226:	af 91       	pop	r26
    1228:	9f 91       	pop	r25
    122a:	8f 91       	pop	r24
    122c:	7f 91       	pop	r23
    122e:	6f 91       	pop	r22
    1230:	5f 91       	pop	r21
    1232:	4f 91       	pop	r20
    1234:	3f 91       	pop	r19
    1236:	2f 91       	pop	r18
    1238:	0f 90       	pop	r0
    123a:	0f be       	out	0x3f, r0	; 63
    123c:	0f 90       	pop	r0
    123e:	1f 90       	pop	r1
    1240:	18 95       	reti

00001242 <adc0_init>:
}

void adc0_init(){
	//AREF, Internal Vref turned OFF
	//ADC MUX = 0 (ADC0)
	ADMUX = 0x00;
    1242:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	
	//Enable ADC
	//ADC Interrupt Enable
	//Division Factor = 128
	//
	ADCSRA = ( 1 << ADEN) | (1 << ADIE) | 
    1246:	ea e7       	ldi	r30, 0x7A	; 122
    1248:	f0 e0       	ldi	r31, 0x00	; 0
    124a:	8f ea       	ldi	r24, 0xAF	; 175
    124c:	80 83       	st	Z, r24
			 ( 1 << ADPS0) | (1 << ADPS1) | (1 << ADPS2) |
			 ( 1 << ADATE);
	//ADCSRB = 0; //Free Running mode
	
	//Start conversion (first result is invalid)
	ADCSRA |= (1 << ADSC);
    124e:	80 81       	ld	r24, Z
    1250:	80 64       	ori	r24, 0x40	; 64
    1252:	80 83       	st	Z, r24
	  
	//Disable digital input buffer
	DIDR0 = (1 << ADC0D);
    1254:	81 e0       	ldi	r24, 0x01	; 1
    1256:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
    125a:	08 95       	ret

0000125c <__vector_21>:
}

ISR(ADC_vect){
    125c:	1f 92       	push	r1
    125e:	0f 92       	push	r0
    1260:	0f b6       	in	r0, 0x3f	; 63
    1262:	0f 92       	push	r0
    1264:	11 24       	eor	r1, r1
    1266:	8f 93       	push	r24
    1268:	9f 93       	push	r25
	//Read ADC Value
	adc_val = ADC;
    126a:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    126e:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    1272:	90 93 4e 03 	sts	0x034E, r25	; 0x80034e <adc_val+0x1>
    1276:	80 93 4d 03 	sts	0x034D, r24	; 0x80034d <adc_val>
}
    127a:	9f 91       	pop	r25
    127c:	8f 91       	pop	r24
    127e:	0f 90       	pop	r0
    1280:	0f be       	out	0x3f, r0	; 63
    1282:	0f 90       	pop	r0
    1284:	1f 90       	pop	r1
    1286:	18 95       	reti

00001288 <main>:

					
int main(void)
{
    1288:	cf 93       	push	r28
    128a:	df 93       	push	r29
    128c:	cd b7       	in	r28, 0x3d	; 61
    128e:	de b7       	in	r29, 0x3e	; 62
    1290:	60 97       	sbiw	r28, 0x10	; 16
    1292:	0f b6       	in	r0, 0x3f	; 63
    1294:	f8 94       	cli
    1296:	de bf       	out	0x3e, r29	; 62
    1298:	0f be       	out	0x3f, r0	; 63
    129a:	cd bf       	out	0x3d, r28	; 61
	IRMP_DATA   irmp_data;
    irmp_init(); // initialize IRMP
    129c:	0e 94 3a 04 	call	0x874	; 0x874 <irmp_init>

//IRMP Timer		
static void timer1_init (void)
{     
	//16Bit timer
	OCR1A   =  (F_CPU / F_INTERRUPTS) - 1;	// compare value: 1/15000 of CPU frequency
    12a0:	8f e1       	ldi	r24, 0x1F	; 31
    12a2:	93 e0       	ldi	r25, 0x03	; 3
    12a4:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
    12a8:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
	TCCR1B  = (1 << WGM12) | (1 << CS10);   // switch CTC Mode on, set prescaler to 1
    12ac:	89 e0       	ldi	r24, 0x09	; 9
    12ae:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
	TIMSK1  = 1 << OCIE1A;                  // OCIE1A: Interrupt by timer compare
    12b2:	82 e0       	ldi	r24, 0x02	; 2
    12b4:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
int main(void)
{
	IRMP_DATA   irmp_data;
    irmp_init(); // initialize IRMP
	timer1_init(); //IMRC
	timer3_init(); //Motor Ctrl
    12b8:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <timer3_init>
	
	
	char buf[10];
	
	uart0_init(UART_BAUD_SELECT(57600, F_CPU));
    12bc:	8c e0       	ldi	r24, 0x0C	; 12
    12be:	90 e0       	ldi	r25, 0x00	; 0
    12c0:	0e 94 75 0a 	call	0x14ea	; 0x14ea <uart0_init>
    12c4:	2f ef       	ldi	r18, 0xFF	; 255
    12c6:	82 e5       	ldi	r24, 0x52	; 82
    12c8:	97 e0       	ldi	r25, 0x07	; 7
    12ca:	21 50       	subi	r18, 0x01	; 1
    12cc:	80 40       	sbci	r24, 0x00	; 0
    12ce:	90 40       	sbci	r25, 0x00	; 0
    12d0:	e1 f7       	brne	.-8      	; 0x12ca <main+0x42>
    12d2:	00 c0       	rjmp	.+0      	; 0x12d4 <main+0x4c>
    12d4:	00 00       	nop
	//uart1_init(UART_BAUD_SELECT(57600, F_CPU));

	_delay_ms(200);		//wait until the boot message of ESP8266 at 74880 baud has passed
	
	uart0_puts("boot!");
    12d6:	86 ed       	ldi	r24, 0xD6	; 214
    12d8:	92 e0       	ldi	r25, 0x02	; 2
    12da:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
	
	//Pin Configurations
	//Direction Control Register (1=output, 0=input)
	
	DDRB = (1 << ERROR_LED); 
    12de:	80 e2       	ldi	r24, 0x20	; 32
    12e0:	84 b9       	out	0x04, r24	; 4
	DDRC = (1 << PORTC2);
    12e2:	84 e0       	ldi	r24, 0x04	; 4
    12e4:	87 b9       	out	0x07, r24	; 7
	DDRD = (1 << PIN_MOTOR_CW) | (1 << PIN_MOTOR_CCW);
    12e6:	8c e0       	ldi	r24, 0x0C	; 12
    12e8:	8a b9       	out	0x0a, r24	; 10

	//Pullup Config
	PORTD = 0; //Deactivate pullups
    12ea:	1b b8       	out	0x0b, r1	; 11

	error_led(FALSE); //Turn off Error LED
    12ec:	80 e0       	ldi	r24, 0x00	; 0
    12ee:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <error_led>
	
	adc0_init();
    12f2:	0e 94 21 09 	call	0x1242	; 0x1242 <adc0_init>

	sei();
    12f6:	78 94       	sei
		
		
		if (uart0_getln(uart0_line_buf) == GET_LN_RECEIVED){
			//got a command via UART (WiFi)
			//cmd_parser(uart0_line_buf);
			CMD_REC_UART = 1;
    12f8:	11 e0       	ldi	r17, 0x01	; 1
			
			case STATE_UART_CMD_REC:
				//Call CMD parser
				cmd_parser(uart0_line_buf);

				FSM_STATE = CMD_PROC;
    12fa:	03 e0       	ldi	r16, 0x03	; 3
					FSM_STATE = STATE_UART_CMD_REC;
					CMD_REC_UART = 0;
				}
				
				if (CMD_REC_IR){
					FSM_STATE = STATE_IR_CMD_REC;
    12fc:	68 94       	set
    12fe:	ff 24       	eor	r15, r15
    1300:	f1 f8       	bld	r15, 1

		//uart0_puts(itoa(adc_val, buf, 10));
		//uart0_puts("\r\n");
		
		
		if (uart0_getln(uart0_line_buf) == GET_LN_RECEIVED){
    1302:	86 e5       	ldi	r24, 0x56	; 86
    1304:	94 e0       	ldi	r25, 0x04	; 4
    1306:	0e 94 08 03 	call	0x610	; 0x610 <uart0_getln>
    130a:	89 2b       	or	r24, r25
    130c:	11 f4       	brne	.+4      	; 0x1312 <main+0x8a>
			//got a command via UART (WiFi)
			//cmd_parser(uart0_line_buf);
			CMD_REC_UART = 1;
    130e:	10 93 4c 03 	sts	0x034C, r17	; 0x80034c <CMD_REC_UART>
		}
		
		if (irmp_get_data (&irmp_data)){
    1312:	ce 01       	movw	r24, r28
    1314:	01 96       	adiw	r24, 0x01	; 1
    1316:	0e 94 3d 04 	call	0x87a	; 0x87a <irmp_get_data>
    131a:	81 11       	cpse	r24, r1
			// got an IR message
			CMD_REC_IR = 1;
    131c:	10 93 4b 03 	sts	0x034B, r17	; 0x80034b <CMD_REC_IR>
		}
		
		switch ( FSM_STATE ) {
    1320:	80 91 4f 03 	lds	r24, 0x034F	; 0x80034f <FSM_STATE>
    1324:	81 30       	cpi	r24, 0x01	; 1
    1326:	09 f4       	brne	.+2      	; 0x132a <main+0xa2>
    1328:	59 c0       	rjmp	.+178    	; 0x13dc <main+0x154>
    132a:	38 f0       	brcs	.+14     	; 0x133a <main+0xb2>
    132c:	82 30       	cpi	r24, 0x02	; 2
    132e:	09 f4       	brne	.+2      	; 0x1332 <main+0xaa>
    1330:	5c c0       	rjmp	.+184    	; 0x13ea <main+0x162>
    1332:	83 30       	cpi	r24, 0x03	; 3
    1334:	09 f4       	brne	.+2      	; 0x1338 <main+0xb0>
    1336:	75 c0       	rjmp	.+234    	; 0x1422 <main+0x19a>
    1338:	e4 cf       	rjmp	.-56     	; 0x1302 <main+0x7a>
			case STATE_INIT:
				//Init State, do nothing (waiting for commands)
				
				if (CMD_REC_UART) {
    133a:	80 91 4c 03 	lds	r24, 0x034C	; 0x80034c <CMD_REC_UART>
    133e:	88 23       	and	r24, r24
    1340:	21 f0       	breq	.+8      	; 0x134a <main+0xc2>
					FSM_STATE = STATE_UART_CMD_REC;
    1342:	10 93 4f 03 	sts	0x034F, r17	; 0x80034f <FSM_STATE>
					CMD_REC_UART = 0;
    1346:	10 92 4c 03 	sts	0x034C, r1	; 0x80034c <CMD_REC_UART>
				}
				
				if (CMD_REC_IR){
    134a:	80 91 4b 03 	lds	r24, 0x034B	; 0x80034b <CMD_REC_IR>
    134e:	88 23       	and	r24, r24
    1350:	c1 f2       	breq	.-80     	; 0x1302 <main+0x7a>
					FSM_STATE = STATE_IR_CMD_REC;
    1352:	f0 92 4f 03 	sts	0x034F, r15	; 0x80034f <FSM_STATE>
					
				#if DEBUG_MSG
					uart0_puts ("protocol: 0x");
    1356:	8c ed       	ldi	r24, 0xDC	; 220
    1358:	92 e0       	ldi	r25, 0x02	; 2
    135a:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
					itoh (buf, 2, irmp_data.protocol);
    135e:	49 81       	ldd	r20, Y+1	; 0x01
    1360:	50 e0       	ldi	r21, 0x00	; 0
    1362:	6f 2d       	mov	r22, r15
    1364:	ce 01       	movw	r24, r28
    1366:	07 96       	adiw	r24, 0x07	; 7
    1368:	0e 94 c9 08 	call	0x1192	; 0x1192 <itoh>
					uart0_puts (buf);
    136c:	ce 01       	movw	r24, r28
    136e:	07 96       	adiw	r24, 0x07	; 7
    1370:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
				
					uart0_puts ("   address: 0x");
    1374:	89 ee       	ldi	r24, 0xE9	; 233
    1376:	92 e0       	ldi	r25, 0x02	; 2
    1378:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
					itoh (buf, 4, irmp_data.address);
    137c:	4a 81       	ldd	r20, Y+2	; 0x02
    137e:	5b 81       	ldd	r21, Y+3	; 0x03
    1380:	64 e0       	ldi	r22, 0x04	; 4
    1382:	ce 01       	movw	r24, r28
    1384:	07 96       	adiw	r24, 0x07	; 7
    1386:	0e 94 c9 08 	call	0x1192	; 0x1192 <itoh>
					uart0_puts (buf);
    138a:	ce 01       	movw	r24, r28
    138c:	07 96       	adiw	r24, 0x07	; 7
    138e:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
				
					uart0_puts ("   command: 0x");
    1392:	88 ef       	ldi	r24, 0xF8	; 248
    1394:	92 e0       	ldi	r25, 0x02	; 2
    1396:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
					itoh (buf, 4, irmp_data.command);
    139a:	4c 81       	ldd	r20, Y+4	; 0x04
    139c:	5d 81       	ldd	r21, Y+5	; 0x05
    139e:	64 e0       	ldi	r22, 0x04	; 4
    13a0:	ce 01       	movw	r24, r28
    13a2:	07 96       	adiw	r24, 0x07	; 7
    13a4:	0e 94 c9 08 	call	0x1192	; 0x1192 <itoh>
					uart0_puts (buf);
    13a8:	ce 01       	movw	r24, r28
    13aa:	07 96       	adiw	r24, 0x07	; 7
    13ac:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
				
					uart0_puts ("   flags: 0x");
    13b0:	87 e0       	ldi	r24, 0x07	; 7
    13b2:	93 e0       	ldi	r25, 0x03	; 3
    13b4:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
					itoh (buf, 2, irmp_data.flags);
    13b8:	4e 81       	ldd	r20, Y+6	; 0x06
    13ba:	50 e0       	ldi	r21, 0x00	; 0
    13bc:	6f 2d       	mov	r22, r15
    13be:	ce 01       	movw	r24, r28
    13c0:	07 96       	adiw	r24, 0x07	; 7
    13c2:	0e 94 c9 08 	call	0x1192	; 0x1192 <itoh>
					uart0_puts (buf);
    13c6:	ce 01       	movw	r24, r28
    13c8:	07 96       	adiw	r24, 0x07	; 7
    13ca:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
					uart0_puts("\r\n");
    13ce:	8b ef       	ldi	r24, 0xFB	; 251
    13d0:	91 e0       	ldi	r25, 0x01	; 1
    13d2:	0e 94 c9 0a 	call	0x1592	; 0x1592 <uart0_puts>
					CMD_REC_IR = 0;
    13d6:	10 92 4b 03 	sts	0x034B, r1	; 0x80034b <CMD_REC_IR>
    13da:	93 cf       	rjmp	.-218    	; 0x1302 <main+0x7a>
				#endif
				break;
			
			case STATE_UART_CMD_REC:
				//Call CMD parser
				cmd_parser(uart0_line_buf);
    13dc:	86 e5       	ldi	r24, 0x56	; 86
    13de:	94 e0       	ldi	r25, 0x04	; 4
    13e0:	0e 94 ff 01 	call	0x3fe	; 0x3fe <cmd_parser>

				FSM_STATE = CMD_PROC;
    13e4:	00 93 4f 03 	sts	0x034F, r16	; 0x80034f <FSM_STATE>
				break;
    13e8:	8c cf       	rjmp	.-232    	; 0x1302 <main+0x7a>
				
			case STATE_IR_CMD_REC:
				//Check received ir command
				if (irmp_data.command == ir_cmd_volup){
    13ea:	2c 81       	ldd	r18, Y+4	; 0x04
    13ec:	3d 81       	ldd	r19, Y+5	; 0x05
    13ee:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <ir_cmd_volup>
    13f2:	90 e0       	ldi	r25, 0x00	; 0
    13f4:	28 17       	cp	r18, r24
    13f6:	39 07       	cpc	r19, r25
    13f8:	31 f4       	brne	.+12     	; 0x1406 <main+0x17e>
					volup(0, NULL);
    13fa:	60 e0       	ldi	r22, 0x00	; 0
    13fc:	70 e0       	ldi	r23, 0x00	; 0
    13fe:	80 e0       	ldi	r24, 0x00	; 0
    1400:	0e 94 aa 01 	call	0x354	; 0x354 <volup>
    1404:	0b c0       	rjmp	.+22     	; 0x141c <main+0x194>
				} 
				else if (irmp_data.command == ir_cmd_voldown){
    1406:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <ir_cmd_voldown>
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	28 17       	cp	r18, r24
    140e:	39 07       	cpc	r19, r25
    1410:	29 f4       	brne	.+10     	; 0x141c <main+0x194>
					voldown(0,NULL);
    1412:	60 e0       	ldi	r22, 0x00	; 0
    1414:	70 e0       	ldi	r23, 0x00	; 0
    1416:	80 e0       	ldi	r24, 0x00	; 0
    1418:	0e 94 67 01 	call	0x2ce	; 0x2ce <voldown>
				}
				FSM_STATE = CMD_PROC;
    141c:	00 93 4f 03 	sts	0x034F, r16	; 0x80034f <FSM_STATE>
				break;
    1420:	70 cf       	rjmp	.-288    	; 0x1302 <main+0x7a>
					
				//Timer flag muss anderswo gecleared werden
					
				
				//timer abgelaufen oder nie gestartet
				FSM_STATE = STATE_INIT;
    1422:	10 92 4f 03 	sts	0x034F, r1	; 0x80034f <FSM_STATE>
				break;
    1426:	6d cf       	rjmp	.-294    	; 0x1302 <main+0x7a>

00001428 <__vector_18>:

	while ((c = pgm_read_byte(progmem_s++))) {
		uart0_putc(c);
	}

} /* uart0_puts_p */
    1428:	1f 92       	push	r1
    142a:	0f 92       	push	r0
    142c:	0f b6       	in	r0, 0x3f	; 63
    142e:	0f 92       	push	r0
    1430:	11 24       	eor	r1, r1
    1432:	2f 93       	push	r18
    1434:	3f 93       	push	r19
    1436:	4f 93       	push	r20
    1438:	5f 93       	push	r21
    143a:	8f 93       	push	r24
    143c:	9f 93       	push	r25
    143e:	ef 93       	push	r30
    1440:	ff 93       	push	r31
    1442:	20 91 c0 00 	lds	r18, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    1446:	30 91 c6 00 	lds	r19, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    144a:	28 71       	andi	r18, 0x18	; 24
    144c:	80 91 53 03 	lds	r24, 0x0353	; 0x800353 <UART_RxHead>
    1450:	90 e0       	ldi	r25, 0x00	; 0
    1452:	01 96       	adiw	r24, 0x01	; 1
    1454:	8f 77       	andi	r24, 0x7F	; 127
    1456:	99 27       	eor	r25, r25
    1458:	40 91 52 03 	lds	r20, 0x0352	; 0x800352 <UART_RxTail>
    145c:	50 e0       	ldi	r21, 0x00	; 0
    145e:	84 17       	cp	r24, r20
    1460:	95 07       	cpc	r25, r21
    1462:	39 f0       	breq	.+14     	; 0x1472 <__vector_18+0x4a>
    1464:	80 93 53 03 	sts	0x0353, r24	; 0x800353 <UART_RxHead>
    1468:	fc 01       	movw	r30, r24
    146a:	ea 5a       	subi	r30, 0xAA	; 170
    146c:	fc 4f       	sbci	r31, 0xFC	; 252
    146e:	30 83       	st	Z, r19
    1470:	01 c0       	rjmp	.+2      	; 0x1474 <__vector_18+0x4c>
    1472:	22 e0       	ldi	r18, 0x02	; 2
    1474:	20 93 51 03 	sts	0x0351, r18	; 0x800351 <UART_LastRxError>
    1478:	ff 91       	pop	r31
    147a:	ef 91       	pop	r30
    147c:	9f 91       	pop	r25
    147e:	8f 91       	pop	r24
    1480:	5f 91       	pop	r21
    1482:	4f 91       	pop	r20
    1484:	3f 91       	pop	r19
    1486:	2f 91       	pop	r18
    1488:	0f 90       	pop	r0
    148a:	0f be       	out	0x3f, r0	; 63
    148c:	0f 90       	pop	r0
    148e:	1f 90       	pop	r1
    1490:	18 95       	reti

00001492 <__vector_19>:
    1492:	1f 92       	push	r1
    1494:	0f 92       	push	r0
    1496:	0f b6       	in	r0, 0x3f	; 63
    1498:	0f 92       	push	r0
    149a:	11 24       	eor	r1, r1
    149c:	8f 93       	push	r24
    149e:	9f 93       	push	r25
    14a0:	ef 93       	push	r30
    14a2:	ff 93       	push	r31
    14a4:	90 91 55 03 	lds	r25, 0x0355	; 0x800355 <UART_TxHead>
    14a8:	80 91 54 03 	lds	r24, 0x0354	; 0x800354 <UART_TxTail>
    14ac:	98 17       	cp	r25, r24
    14ae:	79 f0       	breq	.+30     	; 0x14ce <__vector_19+0x3c>
    14b0:	80 91 54 03 	lds	r24, 0x0354	; 0x800354 <UART_TxTail>
    14b4:	90 e0       	ldi	r25, 0x00	; 0
    14b6:	01 96       	adiw	r24, 0x01	; 1
    14b8:	8f 77       	andi	r24, 0x7F	; 127
    14ba:	99 27       	eor	r25, r25
    14bc:	80 93 54 03 	sts	0x0354, r24	; 0x800354 <UART_TxTail>
    14c0:	fc 01       	movw	r30, r24
    14c2:	ea 52       	subi	r30, 0x2A	; 42
    14c4:	fc 4f       	sbci	r31, 0xFC	; 252
    14c6:	80 81       	ld	r24, Z
    14c8:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    14cc:	05 c0       	rjmp	.+10     	; 0x14d8 <__vector_19+0x46>
    14ce:	e1 ec       	ldi	r30, 0xC1	; 193
    14d0:	f0 e0       	ldi	r31, 0x00	; 0
    14d2:	80 81       	ld	r24, Z
    14d4:	8f 7d       	andi	r24, 0xDF	; 223
    14d6:	80 83       	st	Z, r24
    14d8:	ff 91       	pop	r31
    14da:	ef 91       	pop	r30
    14dc:	9f 91       	pop	r25
    14de:	8f 91       	pop	r24
    14e0:	0f 90       	pop	r0
    14e2:	0f be       	out	0x3f, r0	; 63
    14e4:	0f 90       	pop	r0
    14e6:	1f 90       	pop	r1
    14e8:	18 95       	reti

000014ea <uart0_init>:
    14ea:	f8 94       	cli
    14ec:	10 92 55 03 	sts	0x0355, r1	; 0x800355 <UART_TxHead>
    14f0:	10 92 54 03 	sts	0x0354, r1	; 0x800354 <UART_TxTail>
    14f4:	10 92 53 03 	sts	0x0353, r1	; 0x800353 <UART_RxHead>
    14f8:	10 92 52 03 	sts	0x0352, r1	; 0x800352 <UART_RxTail>
    14fc:	78 94       	sei
    14fe:	99 23       	and	r25, r25
    1500:	24 f4       	brge	.+8      	; 0x150a <uart0_init+0x20>
    1502:	22 e0       	ldi	r18, 0x02	; 2
    1504:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    1508:	9f 77       	andi	r25, 0x7F	; 127
    150a:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
    150e:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
    1512:	88 e9       	ldi	r24, 0x98	; 152
    1514:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    1518:	86 e0       	ldi	r24, 0x06	; 6
    151a:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
    151e:	08 95       	ret

00001520 <uart0_getc>:
    1520:	f8 94       	cli
    1522:	90 91 53 03 	lds	r25, 0x0353	; 0x800353 <UART_RxHead>
    1526:	80 91 52 03 	lds	r24, 0x0352	; 0x800352 <UART_RxTail>
    152a:	98 13       	cpse	r25, r24
    152c:	04 c0       	rjmp	.+8      	; 0x1536 <uart0_getc+0x16>
    152e:	78 94       	sei
    1530:	80 e0       	ldi	r24, 0x00	; 0
    1532:	91 e0       	ldi	r25, 0x01	; 1
    1534:	08 95       	ret
    1536:	78 94       	sei
    1538:	80 91 52 03 	lds	r24, 0x0352	; 0x800352 <UART_RxTail>
    153c:	90 e0       	ldi	r25, 0x00	; 0
    153e:	01 96       	adiw	r24, 0x01	; 1
    1540:	8f 77       	andi	r24, 0x7F	; 127
    1542:	99 27       	eor	r25, r25
    1544:	80 93 52 03 	sts	0x0352, r24	; 0x800352 <UART_RxTail>
    1548:	fc 01       	movw	r30, r24
    154a:	ea 5a       	subi	r30, 0xAA	; 170
    154c:	fc 4f       	sbci	r31, 0xFC	; 252
    154e:	20 81       	ld	r18, Z
    1550:	80 91 51 03 	lds	r24, 0x0351	; 0x800351 <UART_LastRxError>
    1554:	90 e0       	ldi	r25, 0x00	; 0
    1556:	98 2f       	mov	r25, r24
    1558:	88 27       	eor	r24, r24
    155a:	82 0f       	add	r24, r18
    155c:	91 1d       	adc	r25, r1
    155e:	08 95       	ret

00001560 <uart0_putc>:
    1560:	40 91 55 03 	lds	r20, 0x0355	; 0x800355 <UART_TxHead>
    1564:	50 e0       	ldi	r21, 0x00	; 0
    1566:	4f 5f       	subi	r20, 0xFF	; 255
    1568:	5f 4f       	sbci	r21, 0xFF	; 255
    156a:	4f 77       	andi	r20, 0x7F	; 127
    156c:	55 27       	eor	r21, r21
    156e:	20 91 54 03 	lds	r18, 0x0354	; 0x800354 <UART_TxTail>
    1572:	30 e0       	ldi	r19, 0x00	; 0
    1574:	42 17       	cp	r20, r18
    1576:	53 07       	cpc	r21, r19
    1578:	d1 f3       	breq	.-12     	; 0x156e <uart0_putc+0xe>
    157a:	fa 01       	movw	r30, r20
    157c:	ea 52       	subi	r30, 0x2A	; 42
    157e:	fc 4f       	sbci	r31, 0xFC	; 252
    1580:	80 83       	st	Z, r24
    1582:	40 93 55 03 	sts	0x0355, r20	; 0x800355 <UART_TxHead>
    1586:	e1 ec       	ldi	r30, 0xC1	; 193
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	80 81       	ld	r24, Z
    158c:	80 62       	ori	r24, 0x20	; 32
    158e:	80 83       	st	Z, r24
    1590:	08 95       	ret

00001592 <uart0_puts>:
    1592:	cf 93       	push	r28
    1594:	df 93       	push	r29
    1596:	ec 01       	movw	r28, r24
    1598:	88 81       	ld	r24, Y
    159a:	88 23       	and	r24, r24
    159c:	31 f0       	breq	.+12     	; 0x15aa <uart0_puts+0x18>
    159e:	21 96       	adiw	r28, 0x01	; 1
    15a0:	0e 94 b0 0a 	call	0x1560	; 0x1560 <uart0_putc>
    15a4:	89 91       	ld	r24, Y+
    15a6:	81 11       	cpse	r24, r1
    15a8:	fb cf       	rjmp	.-10     	; 0x15a0 <uart0_puts+0xe>
    15aa:	df 91       	pop	r29
    15ac:	cf 91       	pop	r28
    15ae:	08 95       	ret

000015b0 <uart0_available>:
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    15b0:	f8 94       	cli
uint16_t uart0_available(void)
{
	uint16_t ret;
	
	ATOMIC_BLOCK(ATOMIC_FORCEON) {
		ret = (UART_RX0_BUFFER_SIZE + UART_RxHead - UART_RxTail) & UART_RX0_BUFFER_MASK;
    15b2:	80 91 53 03 	lds	r24, 0x0353	; 0x800353 <UART_RxHead>
    15b6:	20 91 52 03 	lds	r18, 0x0352	; 0x800352 <UART_RxTail>
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    15ba:	78 94       	sei
	}
	return ret;
    15bc:	90 e0       	ldi	r25, 0x00	; 0
    15be:	80 58       	subi	r24, 0x80	; 128
    15c0:	9f 4f       	sbci	r25, 0xFF	; 255
    15c2:	82 1b       	sub	r24, r18
    15c4:	91 09       	sbc	r25, r1
} /* uart0_available */
    15c6:	8f 77       	andi	r24, 0x7F	; 127
    15c8:	99 27       	eor	r25, r25
    15ca:	08 95       	ret

000015cc <malloc>:
    15cc:	0f 93       	push	r16
    15ce:	1f 93       	push	r17
    15d0:	cf 93       	push	r28
    15d2:	df 93       	push	r29
    15d4:	82 30       	cpi	r24, 0x02	; 2
    15d6:	91 05       	cpc	r25, r1
    15d8:	10 f4       	brcc	.+4      	; 0x15de <malloc+0x12>
    15da:	82 e0       	ldi	r24, 0x02	; 2
    15dc:	90 e0       	ldi	r25, 0x00	; 0
    15de:	e0 91 a8 04 	lds	r30, 0x04A8	; 0x8004a8 <__flp>
    15e2:	f0 91 a9 04 	lds	r31, 0x04A9	; 0x8004a9 <__flp+0x1>
    15e6:	20 e0       	ldi	r18, 0x00	; 0
    15e8:	30 e0       	ldi	r19, 0x00	; 0
    15ea:	a0 e0       	ldi	r26, 0x00	; 0
    15ec:	b0 e0       	ldi	r27, 0x00	; 0
    15ee:	30 97       	sbiw	r30, 0x00	; 0
    15f0:	19 f1       	breq	.+70     	; 0x1638 <malloc+0x6c>
    15f2:	40 81       	ld	r20, Z
    15f4:	51 81       	ldd	r21, Z+1	; 0x01
    15f6:	02 81       	ldd	r16, Z+2	; 0x02
    15f8:	13 81       	ldd	r17, Z+3	; 0x03
    15fa:	48 17       	cp	r20, r24
    15fc:	59 07       	cpc	r21, r25
    15fe:	c8 f0       	brcs	.+50     	; 0x1632 <malloc+0x66>
    1600:	84 17       	cp	r24, r20
    1602:	95 07       	cpc	r25, r21
    1604:	69 f4       	brne	.+26     	; 0x1620 <malloc+0x54>
    1606:	10 97       	sbiw	r26, 0x00	; 0
    1608:	31 f0       	breq	.+12     	; 0x1616 <malloc+0x4a>
    160a:	12 96       	adiw	r26, 0x02	; 2
    160c:	0c 93       	st	X, r16
    160e:	12 97       	sbiw	r26, 0x02	; 2
    1610:	13 96       	adiw	r26, 0x03	; 3
    1612:	1c 93       	st	X, r17
    1614:	27 c0       	rjmp	.+78     	; 0x1664 <malloc+0x98>
    1616:	00 93 a8 04 	sts	0x04A8, r16	; 0x8004a8 <__flp>
    161a:	10 93 a9 04 	sts	0x04A9, r17	; 0x8004a9 <__flp+0x1>
    161e:	22 c0       	rjmp	.+68     	; 0x1664 <malloc+0x98>
    1620:	21 15       	cp	r18, r1
    1622:	31 05       	cpc	r19, r1
    1624:	19 f0       	breq	.+6      	; 0x162c <malloc+0x60>
    1626:	42 17       	cp	r20, r18
    1628:	53 07       	cpc	r21, r19
    162a:	18 f4       	brcc	.+6      	; 0x1632 <malloc+0x66>
    162c:	9a 01       	movw	r18, r20
    162e:	bd 01       	movw	r22, r26
    1630:	ef 01       	movw	r28, r30
    1632:	df 01       	movw	r26, r30
    1634:	f8 01       	movw	r30, r16
    1636:	db cf       	rjmp	.-74     	; 0x15ee <malloc+0x22>
    1638:	21 15       	cp	r18, r1
    163a:	31 05       	cpc	r19, r1
    163c:	f9 f0       	breq	.+62     	; 0x167c <malloc+0xb0>
    163e:	28 1b       	sub	r18, r24
    1640:	39 0b       	sbc	r19, r25
    1642:	24 30       	cpi	r18, 0x04	; 4
    1644:	31 05       	cpc	r19, r1
    1646:	80 f4       	brcc	.+32     	; 0x1668 <malloc+0x9c>
    1648:	8a 81       	ldd	r24, Y+2	; 0x02
    164a:	9b 81       	ldd	r25, Y+3	; 0x03
    164c:	61 15       	cp	r22, r1
    164e:	71 05       	cpc	r23, r1
    1650:	21 f0       	breq	.+8      	; 0x165a <malloc+0x8e>
    1652:	fb 01       	movw	r30, r22
    1654:	93 83       	std	Z+3, r25	; 0x03
    1656:	82 83       	std	Z+2, r24	; 0x02
    1658:	04 c0       	rjmp	.+8      	; 0x1662 <malloc+0x96>
    165a:	90 93 a9 04 	sts	0x04A9, r25	; 0x8004a9 <__flp+0x1>
    165e:	80 93 a8 04 	sts	0x04A8, r24	; 0x8004a8 <__flp>
    1662:	fe 01       	movw	r30, r28
    1664:	32 96       	adiw	r30, 0x02	; 2
    1666:	44 c0       	rjmp	.+136    	; 0x16f0 <malloc+0x124>
    1668:	fe 01       	movw	r30, r28
    166a:	e2 0f       	add	r30, r18
    166c:	f3 1f       	adc	r31, r19
    166e:	81 93       	st	Z+, r24
    1670:	91 93       	st	Z+, r25
    1672:	22 50       	subi	r18, 0x02	; 2
    1674:	31 09       	sbc	r19, r1
    1676:	39 83       	std	Y+1, r19	; 0x01
    1678:	28 83       	st	Y, r18
    167a:	3a c0       	rjmp	.+116    	; 0x16f0 <malloc+0x124>
    167c:	20 91 a6 04 	lds	r18, 0x04A6	; 0x8004a6 <__brkval>
    1680:	30 91 a7 04 	lds	r19, 0x04A7	; 0x8004a7 <__brkval+0x1>
    1684:	23 2b       	or	r18, r19
    1686:	41 f4       	brne	.+16     	; 0x1698 <malloc+0xcc>
    1688:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    168c:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    1690:	30 93 a7 04 	sts	0x04A7, r19	; 0x8004a7 <__brkval+0x1>
    1694:	20 93 a6 04 	sts	0x04A6, r18	; 0x8004a6 <__brkval>
    1698:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    169c:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
    16a0:	21 15       	cp	r18, r1
    16a2:	31 05       	cpc	r19, r1
    16a4:	41 f4       	brne	.+16     	; 0x16b6 <malloc+0xea>
    16a6:	2d b7       	in	r18, 0x3d	; 61
    16a8:	3e b7       	in	r19, 0x3e	; 62
    16aa:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    16ae:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    16b2:	24 1b       	sub	r18, r20
    16b4:	35 0b       	sbc	r19, r21
    16b6:	e0 91 a6 04 	lds	r30, 0x04A6	; 0x8004a6 <__brkval>
    16ba:	f0 91 a7 04 	lds	r31, 0x04A7	; 0x8004a7 <__brkval+0x1>
    16be:	e2 17       	cp	r30, r18
    16c0:	f3 07       	cpc	r31, r19
    16c2:	a0 f4       	brcc	.+40     	; 0x16ec <malloc+0x120>
    16c4:	2e 1b       	sub	r18, r30
    16c6:	3f 0b       	sbc	r19, r31
    16c8:	28 17       	cp	r18, r24
    16ca:	39 07       	cpc	r19, r25
    16cc:	78 f0       	brcs	.+30     	; 0x16ec <malloc+0x120>
    16ce:	ac 01       	movw	r20, r24
    16d0:	4e 5f       	subi	r20, 0xFE	; 254
    16d2:	5f 4f       	sbci	r21, 0xFF	; 255
    16d4:	24 17       	cp	r18, r20
    16d6:	35 07       	cpc	r19, r21
    16d8:	48 f0       	brcs	.+18     	; 0x16ec <malloc+0x120>
    16da:	4e 0f       	add	r20, r30
    16dc:	5f 1f       	adc	r21, r31
    16de:	50 93 a7 04 	sts	0x04A7, r21	; 0x8004a7 <__brkval+0x1>
    16e2:	40 93 a6 04 	sts	0x04A6, r20	; 0x8004a6 <__brkval>
    16e6:	81 93       	st	Z+, r24
    16e8:	91 93       	st	Z+, r25
    16ea:	02 c0       	rjmp	.+4      	; 0x16f0 <malloc+0x124>
    16ec:	e0 e0       	ldi	r30, 0x00	; 0
    16ee:	f0 e0       	ldi	r31, 0x00	; 0
    16f0:	cf 01       	movw	r24, r30
    16f2:	df 91       	pop	r29
    16f4:	cf 91       	pop	r28
    16f6:	1f 91       	pop	r17
    16f8:	0f 91       	pop	r16
    16fa:	08 95       	ret

000016fc <free>:
    16fc:	cf 93       	push	r28
    16fe:	df 93       	push	r29
    1700:	00 97       	sbiw	r24, 0x00	; 0
    1702:	09 f4       	brne	.+2      	; 0x1706 <free+0xa>
    1704:	81 c0       	rjmp	.+258    	; 0x1808 <free+0x10c>
    1706:	fc 01       	movw	r30, r24
    1708:	32 97       	sbiw	r30, 0x02	; 2
    170a:	13 82       	std	Z+3, r1	; 0x03
    170c:	12 82       	std	Z+2, r1	; 0x02
    170e:	a0 91 a8 04 	lds	r26, 0x04A8	; 0x8004a8 <__flp>
    1712:	b0 91 a9 04 	lds	r27, 0x04A9	; 0x8004a9 <__flp+0x1>
    1716:	10 97       	sbiw	r26, 0x00	; 0
    1718:	81 f4       	brne	.+32     	; 0x173a <free+0x3e>
    171a:	20 81       	ld	r18, Z
    171c:	31 81       	ldd	r19, Z+1	; 0x01
    171e:	82 0f       	add	r24, r18
    1720:	93 1f       	adc	r25, r19
    1722:	20 91 a6 04 	lds	r18, 0x04A6	; 0x8004a6 <__brkval>
    1726:	30 91 a7 04 	lds	r19, 0x04A7	; 0x8004a7 <__brkval+0x1>
    172a:	28 17       	cp	r18, r24
    172c:	39 07       	cpc	r19, r25
    172e:	51 f5       	brne	.+84     	; 0x1784 <free+0x88>
    1730:	f0 93 a7 04 	sts	0x04A7, r31	; 0x8004a7 <__brkval+0x1>
    1734:	e0 93 a6 04 	sts	0x04A6, r30	; 0x8004a6 <__brkval>
    1738:	67 c0       	rjmp	.+206    	; 0x1808 <free+0x10c>
    173a:	ed 01       	movw	r28, r26
    173c:	20 e0       	ldi	r18, 0x00	; 0
    173e:	30 e0       	ldi	r19, 0x00	; 0
    1740:	ce 17       	cp	r28, r30
    1742:	df 07       	cpc	r29, r31
    1744:	40 f4       	brcc	.+16     	; 0x1756 <free+0x5a>
    1746:	4a 81       	ldd	r20, Y+2	; 0x02
    1748:	5b 81       	ldd	r21, Y+3	; 0x03
    174a:	9e 01       	movw	r18, r28
    174c:	41 15       	cp	r20, r1
    174e:	51 05       	cpc	r21, r1
    1750:	f1 f0       	breq	.+60     	; 0x178e <free+0x92>
    1752:	ea 01       	movw	r28, r20
    1754:	f5 cf       	rjmp	.-22     	; 0x1740 <free+0x44>
    1756:	d3 83       	std	Z+3, r29	; 0x03
    1758:	c2 83       	std	Z+2, r28	; 0x02
    175a:	40 81       	ld	r20, Z
    175c:	51 81       	ldd	r21, Z+1	; 0x01
    175e:	84 0f       	add	r24, r20
    1760:	95 1f       	adc	r25, r21
    1762:	c8 17       	cp	r28, r24
    1764:	d9 07       	cpc	r29, r25
    1766:	59 f4       	brne	.+22     	; 0x177e <free+0x82>
    1768:	88 81       	ld	r24, Y
    176a:	99 81       	ldd	r25, Y+1	; 0x01
    176c:	84 0f       	add	r24, r20
    176e:	95 1f       	adc	r25, r21
    1770:	02 96       	adiw	r24, 0x02	; 2
    1772:	91 83       	std	Z+1, r25	; 0x01
    1774:	80 83       	st	Z, r24
    1776:	8a 81       	ldd	r24, Y+2	; 0x02
    1778:	9b 81       	ldd	r25, Y+3	; 0x03
    177a:	93 83       	std	Z+3, r25	; 0x03
    177c:	82 83       	std	Z+2, r24	; 0x02
    177e:	21 15       	cp	r18, r1
    1780:	31 05       	cpc	r19, r1
    1782:	29 f4       	brne	.+10     	; 0x178e <free+0x92>
    1784:	f0 93 a9 04 	sts	0x04A9, r31	; 0x8004a9 <__flp+0x1>
    1788:	e0 93 a8 04 	sts	0x04A8, r30	; 0x8004a8 <__flp>
    178c:	3d c0       	rjmp	.+122    	; 0x1808 <free+0x10c>
    178e:	e9 01       	movw	r28, r18
    1790:	fb 83       	std	Y+3, r31	; 0x03
    1792:	ea 83       	std	Y+2, r30	; 0x02
    1794:	49 91       	ld	r20, Y+
    1796:	59 91       	ld	r21, Y+
    1798:	c4 0f       	add	r28, r20
    179a:	d5 1f       	adc	r29, r21
    179c:	ec 17       	cp	r30, r28
    179e:	fd 07       	cpc	r31, r29
    17a0:	61 f4       	brne	.+24     	; 0x17ba <free+0xbe>
    17a2:	80 81       	ld	r24, Z
    17a4:	91 81       	ldd	r25, Z+1	; 0x01
    17a6:	84 0f       	add	r24, r20
    17a8:	95 1f       	adc	r25, r21
    17aa:	02 96       	adiw	r24, 0x02	; 2
    17ac:	e9 01       	movw	r28, r18
    17ae:	99 83       	std	Y+1, r25	; 0x01
    17b0:	88 83       	st	Y, r24
    17b2:	82 81       	ldd	r24, Z+2	; 0x02
    17b4:	93 81       	ldd	r25, Z+3	; 0x03
    17b6:	9b 83       	std	Y+3, r25	; 0x03
    17b8:	8a 83       	std	Y+2, r24	; 0x02
    17ba:	e0 e0       	ldi	r30, 0x00	; 0
    17bc:	f0 e0       	ldi	r31, 0x00	; 0
    17be:	12 96       	adiw	r26, 0x02	; 2
    17c0:	8d 91       	ld	r24, X+
    17c2:	9c 91       	ld	r25, X
    17c4:	13 97       	sbiw	r26, 0x03	; 3
    17c6:	00 97       	sbiw	r24, 0x00	; 0
    17c8:	19 f0       	breq	.+6      	; 0x17d0 <free+0xd4>
    17ca:	fd 01       	movw	r30, r26
    17cc:	dc 01       	movw	r26, r24
    17ce:	f7 cf       	rjmp	.-18     	; 0x17be <free+0xc2>
    17d0:	8d 91       	ld	r24, X+
    17d2:	9c 91       	ld	r25, X
    17d4:	11 97       	sbiw	r26, 0x01	; 1
    17d6:	9d 01       	movw	r18, r26
    17d8:	2e 5f       	subi	r18, 0xFE	; 254
    17da:	3f 4f       	sbci	r19, 0xFF	; 255
    17dc:	82 0f       	add	r24, r18
    17de:	93 1f       	adc	r25, r19
    17e0:	20 91 a6 04 	lds	r18, 0x04A6	; 0x8004a6 <__brkval>
    17e4:	30 91 a7 04 	lds	r19, 0x04A7	; 0x8004a7 <__brkval+0x1>
    17e8:	28 17       	cp	r18, r24
    17ea:	39 07       	cpc	r19, r25
    17ec:	69 f4       	brne	.+26     	; 0x1808 <free+0x10c>
    17ee:	30 97       	sbiw	r30, 0x00	; 0
    17f0:	29 f4       	brne	.+10     	; 0x17fc <free+0x100>
    17f2:	10 92 a9 04 	sts	0x04A9, r1	; 0x8004a9 <__flp+0x1>
    17f6:	10 92 a8 04 	sts	0x04A8, r1	; 0x8004a8 <__flp>
    17fa:	02 c0       	rjmp	.+4      	; 0x1800 <free+0x104>
    17fc:	13 82       	std	Z+3, r1	; 0x03
    17fe:	12 82       	std	Z+2, r1	; 0x02
    1800:	b0 93 a7 04 	sts	0x04A7, r27	; 0x8004a7 <__brkval+0x1>
    1804:	a0 93 a6 04 	sts	0x04A6, r26	; 0x8004a6 <__brkval>
    1808:	df 91       	pop	r29
    180a:	cf 91       	pop	r28
    180c:	08 95       	ret

0000180e <memcpy_P>:
    180e:	fb 01       	movw	r30, r22
    1810:	dc 01       	movw	r26, r24
    1812:	02 c0       	rjmp	.+4      	; 0x1818 <memcpy_P+0xa>
    1814:	05 90       	lpm	r0, Z+
    1816:	0d 92       	st	X+, r0
    1818:	41 50       	subi	r20, 0x01	; 1
    181a:	50 40       	sbci	r21, 0x00	; 0
    181c:	d8 f7       	brcc	.-10     	; 0x1814 <memcpy_P+0x6>
    181e:	08 95       	ret

00001820 <strtok>:
    1820:	44 e1       	ldi	r20, 0x14	; 20
    1822:	53 e0       	ldi	r21, 0x03	; 3
    1824:	0e 94 2f 0c 	call	0x185e	; 0x185e <strtok_r>
    1828:	08 95       	ret

0000182a <strcmp>:
    182a:	fb 01       	movw	r30, r22
    182c:	dc 01       	movw	r26, r24
    182e:	8d 91       	ld	r24, X+
    1830:	01 90       	ld	r0, Z+
    1832:	80 19       	sub	r24, r0
    1834:	01 10       	cpse	r0, r1
    1836:	d9 f3       	breq	.-10     	; 0x182e <strcmp+0x4>
    1838:	99 0b       	sbc	r25, r25
    183a:	08 95       	ret

0000183c <strcpy>:
    183c:	fb 01       	movw	r30, r22
    183e:	dc 01       	movw	r26, r24
    1840:	01 90       	ld	r0, Z+
    1842:	0d 92       	st	X+, r0
    1844:	00 20       	and	r0, r0
    1846:	e1 f7       	brne	.-8      	; 0x1840 <strcpy+0x4>
    1848:	08 95       	ret

0000184a <strlwr>:
    184a:	dc 01       	movw	r26, r24
    184c:	6c 91       	ld	r22, X
    184e:	61 54       	subi	r22, 0x41	; 65
    1850:	6a 31       	cpi	r22, 0x1A	; 26
    1852:	08 f0       	brcs	.+2      	; 0x1856 <strlwr+0xc>
    1854:	60 52       	subi	r22, 0x20	; 32
    1856:	6f 59       	subi	r22, 0x9F	; 159
    1858:	6d 93       	st	X+, r22
    185a:	c1 f7       	brne	.-16     	; 0x184c <strlwr+0x2>
    185c:	08 95       	ret

0000185e <strtok_r>:
    185e:	fa 01       	movw	r30, r20
    1860:	a1 91       	ld	r26, Z+
    1862:	b0 81       	ld	r27, Z
    1864:	00 97       	sbiw	r24, 0x00	; 0
    1866:	19 f4       	brne	.+6      	; 0x186e <strtok_r+0x10>
    1868:	10 97       	sbiw	r26, 0x00	; 0
    186a:	e1 f0       	breq	.+56     	; 0x18a4 <strtok_r+0x46>
    186c:	cd 01       	movw	r24, r26
    186e:	dc 01       	movw	r26, r24
    1870:	cd 01       	movw	r24, r26
    1872:	0d 90       	ld	r0, X+
    1874:	00 20       	and	r0, r0
    1876:	11 f4       	brne	.+4      	; 0x187c <strtok_r+0x1e>
    1878:	c0 01       	movw	r24, r0
    187a:	13 c0       	rjmp	.+38     	; 0x18a2 <strtok_r+0x44>
    187c:	fb 01       	movw	r30, r22
    187e:	21 91       	ld	r18, Z+
    1880:	22 23       	and	r18, r18
    1882:	19 f0       	breq	.+6      	; 0x188a <strtok_r+0x2c>
    1884:	20 15       	cp	r18, r0
    1886:	d9 f7       	brne	.-10     	; 0x187e <strtok_r+0x20>
    1888:	f3 cf       	rjmp	.-26     	; 0x1870 <strtok_r+0x12>
    188a:	fb 01       	movw	r30, r22
    188c:	21 91       	ld	r18, Z+
    188e:	20 15       	cp	r18, r0
    1890:	19 f4       	brne	.+6      	; 0x1898 <strtok_r+0x3a>
    1892:	1e 92       	st	-X, r1
    1894:	11 96       	adiw	r26, 0x01	; 1
    1896:	06 c0       	rjmp	.+12     	; 0x18a4 <strtok_r+0x46>
    1898:	22 23       	and	r18, r18
    189a:	c1 f7       	brne	.-16     	; 0x188c <strtok_r+0x2e>
    189c:	0d 90       	ld	r0, X+
    189e:	00 20       	and	r0, r0
    18a0:	a1 f7       	brne	.-24     	; 0x188a <strtok_r+0x2c>
    18a2:	d0 01       	movw	r26, r0
    18a4:	fa 01       	movw	r30, r20
    18a6:	a1 93       	st	Z+, r26
    18a8:	b0 83       	st	Z, r27
    18aa:	08 95       	ret

000018ac <__itoa_ncheck>:
    18ac:	bb 27       	eor	r27, r27
    18ae:	4a 30       	cpi	r20, 0x0A	; 10
    18b0:	31 f4       	brne	.+12     	; 0x18be <__itoa_ncheck+0x12>
    18b2:	99 23       	and	r25, r25
    18b4:	22 f4       	brpl	.+8      	; 0x18be <__itoa_ncheck+0x12>
    18b6:	bd e2       	ldi	r27, 0x2D	; 45
    18b8:	90 95       	com	r25
    18ba:	81 95       	neg	r24
    18bc:	9f 4f       	sbci	r25, 0xFF	; 255
    18be:	0c 94 62 0c 	jmp	0x18c4	; 0x18c4 <__utoa_common>

000018c2 <__utoa_ncheck>:
    18c2:	bb 27       	eor	r27, r27

000018c4 <__utoa_common>:
    18c4:	fb 01       	movw	r30, r22
    18c6:	55 27       	eor	r21, r21
    18c8:	aa 27       	eor	r26, r26
    18ca:	88 0f       	add	r24, r24
    18cc:	99 1f       	adc	r25, r25
    18ce:	aa 1f       	adc	r26, r26
    18d0:	a4 17       	cp	r26, r20
    18d2:	10 f0       	brcs	.+4      	; 0x18d8 <__utoa_common+0x14>
    18d4:	a4 1b       	sub	r26, r20
    18d6:	83 95       	inc	r24
    18d8:	50 51       	subi	r21, 0x10	; 16
    18da:	b9 f7       	brne	.-18     	; 0x18ca <__utoa_common+0x6>
    18dc:	a0 5d       	subi	r26, 0xD0	; 208
    18de:	aa 33       	cpi	r26, 0x3A	; 58
    18e0:	08 f0       	brcs	.+2      	; 0x18e4 <__utoa_common+0x20>
    18e2:	a9 5d       	subi	r26, 0xD9	; 217
    18e4:	a1 93       	st	Z+, r26
    18e6:	00 97       	sbiw	r24, 0x00	; 0
    18e8:	79 f7       	brne	.-34     	; 0x18c8 <__utoa_common+0x4>
    18ea:	b1 11       	cpse	r27, r1
    18ec:	b1 93       	st	Z+, r27
    18ee:	11 92       	st	Z+, r1
    18f0:	cb 01       	movw	r24, r22
    18f2:	0c 94 72 0e 	jmp	0x1ce4	; 0x1ce4 <strrev>

000018f6 <vfprintf>:
    18f6:	ab e0       	ldi	r26, 0x0B	; 11
    18f8:	b0 e0       	ldi	r27, 0x00	; 0
    18fa:	e1 e8       	ldi	r30, 0x81	; 129
    18fc:	fc e0       	ldi	r31, 0x0C	; 12
    18fe:	0c 94 1c 0f 	jmp	0x1e38	; 0x1e38 <__prologue_saves__>
    1902:	6c 01       	movw	r12, r24
    1904:	7b 01       	movw	r14, r22
    1906:	8a 01       	movw	r16, r20
    1908:	fc 01       	movw	r30, r24
    190a:	17 82       	std	Z+7, r1	; 0x07
    190c:	16 82       	std	Z+6, r1	; 0x06
    190e:	83 81       	ldd	r24, Z+3	; 0x03
    1910:	81 ff       	sbrs	r24, 1
    1912:	cc c1       	rjmp	.+920    	; 0x1cac <vfprintf+0x3b6>
    1914:	ce 01       	movw	r24, r28
    1916:	01 96       	adiw	r24, 0x01	; 1
    1918:	3c 01       	movw	r6, r24
    191a:	f6 01       	movw	r30, r12
    191c:	93 81       	ldd	r25, Z+3	; 0x03
    191e:	f7 01       	movw	r30, r14
    1920:	93 fd       	sbrc	r25, 3
    1922:	85 91       	lpm	r24, Z+
    1924:	93 ff       	sbrs	r25, 3
    1926:	81 91       	ld	r24, Z+
    1928:	7f 01       	movw	r14, r30
    192a:	88 23       	and	r24, r24
    192c:	09 f4       	brne	.+2      	; 0x1930 <vfprintf+0x3a>
    192e:	ba c1       	rjmp	.+884    	; 0x1ca4 <vfprintf+0x3ae>
    1930:	85 32       	cpi	r24, 0x25	; 37
    1932:	39 f4       	brne	.+14     	; 0x1942 <vfprintf+0x4c>
    1934:	93 fd       	sbrc	r25, 3
    1936:	85 91       	lpm	r24, Z+
    1938:	93 ff       	sbrs	r25, 3
    193a:	81 91       	ld	r24, Z+
    193c:	7f 01       	movw	r14, r30
    193e:	85 32       	cpi	r24, 0x25	; 37
    1940:	29 f4       	brne	.+10     	; 0x194c <vfprintf+0x56>
    1942:	b6 01       	movw	r22, r12
    1944:	90 e0       	ldi	r25, 0x00	; 0
    1946:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <fputc>
    194a:	e7 cf       	rjmp	.-50     	; 0x191a <vfprintf+0x24>
    194c:	91 2c       	mov	r9, r1
    194e:	21 2c       	mov	r2, r1
    1950:	31 2c       	mov	r3, r1
    1952:	ff e1       	ldi	r31, 0x1F	; 31
    1954:	f3 15       	cp	r31, r3
    1956:	d8 f0       	brcs	.+54     	; 0x198e <vfprintf+0x98>
    1958:	8b 32       	cpi	r24, 0x2B	; 43
    195a:	79 f0       	breq	.+30     	; 0x197a <vfprintf+0x84>
    195c:	38 f4       	brcc	.+14     	; 0x196c <vfprintf+0x76>
    195e:	80 32       	cpi	r24, 0x20	; 32
    1960:	79 f0       	breq	.+30     	; 0x1980 <vfprintf+0x8a>
    1962:	83 32       	cpi	r24, 0x23	; 35
    1964:	a1 f4       	brne	.+40     	; 0x198e <vfprintf+0x98>
    1966:	23 2d       	mov	r18, r3
    1968:	20 61       	ori	r18, 0x10	; 16
    196a:	1d c0       	rjmp	.+58     	; 0x19a6 <vfprintf+0xb0>
    196c:	8d 32       	cpi	r24, 0x2D	; 45
    196e:	61 f0       	breq	.+24     	; 0x1988 <vfprintf+0x92>
    1970:	80 33       	cpi	r24, 0x30	; 48
    1972:	69 f4       	brne	.+26     	; 0x198e <vfprintf+0x98>
    1974:	23 2d       	mov	r18, r3
    1976:	21 60       	ori	r18, 0x01	; 1
    1978:	16 c0       	rjmp	.+44     	; 0x19a6 <vfprintf+0xb0>
    197a:	83 2d       	mov	r24, r3
    197c:	82 60       	ori	r24, 0x02	; 2
    197e:	38 2e       	mov	r3, r24
    1980:	e3 2d       	mov	r30, r3
    1982:	e4 60       	ori	r30, 0x04	; 4
    1984:	3e 2e       	mov	r3, r30
    1986:	2a c0       	rjmp	.+84     	; 0x19dc <vfprintf+0xe6>
    1988:	f3 2d       	mov	r31, r3
    198a:	f8 60       	ori	r31, 0x08	; 8
    198c:	1d c0       	rjmp	.+58     	; 0x19c8 <vfprintf+0xd2>
    198e:	37 fc       	sbrc	r3, 7
    1990:	2d c0       	rjmp	.+90     	; 0x19ec <vfprintf+0xf6>
    1992:	20 ed       	ldi	r18, 0xD0	; 208
    1994:	28 0f       	add	r18, r24
    1996:	2a 30       	cpi	r18, 0x0A	; 10
    1998:	40 f0       	brcs	.+16     	; 0x19aa <vfprintf+0xb4>
    199a:	8e 32       	cpi	r24, 0x2E	; 46
    199c:	b9 f4       	brne	.+46     	; 0x19cc <vfprintf+0xd6>
    199e:	36 fc       	sbrc	r3, 6
    19a0:	81 c1       	rjmp	.+770    	; 0x1ca4 <vfprintf+0x3ae>
    19a2:	23 2d       	mov	r18, r3
    19a4:	20 64       	ori	r18, 0x40	; 64
    19a6:	32 2e       	mov	r3, r18
    19a8:	19 c0       	rjmp	.+50     	; 0x19dc <vfprintf+0xe6>
    19aa:	36 fe       	sbrs	r3, 6
    19ac:	06 c0       	rjmp	.+12     	; 0x19ba <vfprintf+0xc4>
    19ae:	8a e0       	ldi	r24, 0x0A	; 10
    19b0:	98 9e       	mul	r9, r24
    19b2:	20 0d       	add	r18, r0
    19b4:	11 24       	eor	r1, r1
    19b6:	92 2e       	mov	r9, r18
    19b8:	11 c0       	rjmp	.+34     	; 0x19dc <vfprintf+0xe6>
    19ba:	ea e0       	ldi	r30, 0x0A	; 10
    19bc:	2e 9e       	mul	r2, r30
    19be:	20 0d       	add	r18, r0
    19c0:	11 24       	eor	r1, r1
    19c2:	22 2e       	mov	r2, r18
    19c4:	f3 2d       	mov	r31, r3
    19c6:	f0 62       	ori	r31, 0x20	; 32
    19c8:	3f 2e       	mov	r3, r31
    19ca:	08 c0       	rjmp	.+16     	; 0x19dc <vfprintf+0xe6>
    19cc:	8c 36       	cpi	r24, 0x6C	; 108
    19ce:	21 f4       	brne	.+8      	; 0x19d8 <vfprintf+0xe2>
    19d0:	83 2d       	mov	r24, r3
    19d2:	80 68       	ori	r24, 0x80	; 128
    19d4:	38 2e       	mov	r3, r24
    19d6:	02 c0       	rjmp	.+4      	; 0x19dc <vfprintf+0xe6>
    19d8:	88 36       	cpi	r24, 0x68	; 104
    19da:	41 f4       	brne	.+16     	; 0x19ec <vfprintf+0xf6>
    19dc:	f7 01       	movw	r30, r14
    19de:	93 fd       	sbrc	r25, 3
    19e0:	85 91       	lpm	r24, Z+
    19e2:	93 ff       	sbrs	r25, 3
    19e4:	81 91       	ld	r24, Z+
    19e6:	7f 01       	movw	r14, r30
    19e8:	81 11       	cpse	r24, r1
    19ea:	b3 cf       	rjmp	.-154    	; 0x1952 <vfprintf+0x5c>
    19ec:	98 2f       	mov	r25, r24
    19ee:	9f 7d       	andi	r25, 0xDF	; 223
    19f0:	95 54       	subi	r25, 0x45	; 69
    19f2:	93 30       	cpi	r25, 0x03	; 3
    19f4:	28 f4       	brcc	.+10     	; 0x1a00 <vfprintf+0x10a>
    19f6:	0c 5f       	subi	r16, 0xFC	; 252
    19f8:	1f 4f       	sbci	r17, 0xFF	; 255
    19fa:	9f e3       	ldi	r25, 0x3F	; 63
    19fc:	99 83       	std	Y+1, r25	; 0x01
    19fe:	0d c0       	rjmp	.+26     	; 0x1a1a <vfprintf+0x124>
    1a00:	83 36       	cpi	r24, 0x63	; 99
    1a02:	31 f0       	breq	.+12     	; 0x1a10 <vfprintf+0x11a>
    1a04:	83 37       	cpi	r24, 0x73	; 115
    1a06:	71 f0       	breq	.+28     	; 0x1a24 <vfprintf+0x12e>
    1a08:	83 35       	cpi	r24, 0x53	; 83
    1a0a:	09 f0       	breq	.+2      	; 0x1a0e <vfprintf+0x118>
    1a0c:	59 c0       	rjmp	.+178    	; 0x1ac0 <vfprintf+0x1ca>
    1a0e:	21 c0       	rjmp	.+66     	; 0x1a52 <vfprintf+0x15c>
    1a10:	f8 01       	movw	r30, r16
    1a12:	80 81       	ld	r24, Z
    1a14:	89 83       	std	Y+1, r24	; 0x01
    1a16:	0e 5f       	subi	r16, 0xFE	; 254
    1a18:	1f 4f       	sbci	r17, 0xFF	; 255
    1a1a:	88 24       	eor	r8, r8
    1a1c:	83 94       	inc	r8
    1a1e:	91 2c       	mov	r9, r1
    1a20:	53 01       	movw	r10, r6
    1a22:	13 c0       	rjmp	.+38     	; 0x1a4a <vfprintf+0x154>
    1a24:	28 01       	movw	r4, r16
    1a26:	f2 e0       	ldi	r31, 0x02	; 2
    1a28:	4f 0e       	add	r4, r31
    1a2a:	51 1c       	adc	r5, r1
    1a2c:	f8 01       	movw	r30, r16
    1a2e:	a0 80       	ld	r10, Z
    1a30:	b1 80       	ldd	r11, Z+1	; 0x01
    1a32:	36 fe       	sbrs	r3, 6
    1a34:	03 c0       	rjmp	.+6      	; 0x1a3c <vfprintf+0x146>
    1a36:	69 2d       	mov	r22, r9
    1a38:	70 e0       	ldi	r23, 0x00	; 0
    1a3a:	02 c0       	rjmp	.+4      	; 0x1a40 <vfprintf+0x14a>
    1a3c:	6f ef       	ldi	r22, 0xFF	; 255
    1a3e:	7f ef       	ldi	r23, 0xFF	; 255
    1a40:	c5 01       	movw	r24, r10
    1a42:	0e 94 67 0e 	call	0x1cce	; 0x1cce <strnlen>
    1a46:	4c 01       	movw	r8, r24
    1a48:	82 01       	movw	r16, r4
    1a4a:	f3 2d       	mov	r31, r3
    1a4c:	ff 77       	andi	r31, 0x7F	; 127
    1a4e:	3f 2e       	mov	r3, r31
    1a50:	16 c0       	rjmp	.+44     	; 0x1a7e <vfprintf+0x188>
    1a52:	28 01       	movw	r4, r16
    1a54:	22 e0       	ldi	r18, 0x02	; 2
    1a56:	42 0e       	add	r4, r18
    1a58:	51 1c       	adc	r5, r1
    1a5a:	f8 01       	movw	r30, r16
    1a5c:	a0 80       	ld	r10, Z
    1a5e:	b1 80       	ldd	r11, Z+1	; 0x01
    1a60:	36 fe       	sbrs	r3, 6
    1a62:	03 c0       	rjmp	.+6      	; 0x1a6a <vfprintf+0x174>
    1a64:	69 2d       	mov	r22, r9
    1a66:	70 e0       	ldi	r23, 0x00	; 0
    1a68:	02 c0       	rjmp	.+4      	; 0x1a6e <vfprintf+0x178>
    1a6a:	6f ef       	ldi	r22, 0xFF	; 255
    1a6c:	7f ef       	ldi	r23, 0xFF	; 255
    1a6e:	c5 01       	movw	r24, r10
    1a70:	0e 94 5c 0e 	call	0x1cb8	; 0x1cb8 <strnlen_P>
    1a74:	4c 01       	movw	r8, r24
    1a76:	f3 2d       	mov	r31, r3
    1a78:	f0 68       	ori	r31, 0x80	; 128
    1a7a:	3f 2e       	mov	r3, r31
    1a7c:	82 01       	movw	r16, r4
    1a7e:	33 fc       	sbrc	r3, 3
    1a80:	1b c0       	rjmp	.+54     	; 0x1ab8 <vfprintf+0x1c2>
    1a82:	82 2d       	mov	r24, r2
    1a84:	90 e0       	ldi	r25, 0x00	; 0
    1a86:	88 16       	cp	r8, r24
    1a88:	99 06       	cpc	r9, r25
    1a8a:	b0 f4       	brcc	.+44     	; 0x1ab8 <vfprintf+0x1c2>
    1a8c:	b6 01       	movw	r22, r12
    1a8e:	80 e2       	ldi	r24, 0x20	; 32
    1a90:	90 e0       	ldi	r25, 0x00	; 0
    1a92:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <fputc>
    1a96:	2a 94       	dec	r2
    1a98:	f4 cf       	rjmp	.-24     	; 0x1a82 <vfprintf+0x18c>
    1a9a:	f5 01       	movw	r30, r10
    1a9c:	37 fc       	sbrc	r3, 7
    1a9e:	85 91       	lpm	r24, Z+
    1aa0:	37 fe       	sbrs	r3, 7
    1aa2:	81 91       	ld	r24, Z+
    1aa4:	5f 01       	movw	r10, r30
    1aa6:	b6 01       	movw	r22, r12
    1aa8:	90 e0       	ldi	r25, 0x00	; 0
    1aaa:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <fputc>
    1aae:	21 10       	cpse	r2, r1
    1ab0:	2a 94       	dec	r2
    1ab2:	21 e0       	ldi	r18, 0x01	; 1
    1ab4:	82 1a       	sub	r8, r18
    1ab6:	91 08       	sbc	r9, r1
    1ab8:	81 14       	cp	r8, r1
    1aba:	91 04       	cpc	r9, r1
    1abc:	71 f7       	brne	.-36     	; 0x1a9a <vfprintf+0x1a4>
    1abe:	e8 c0       	rjmp	.+464    	; 0x1c90 <vfprintf+0x39a>
    1ac0:	84 36       	cpi	r24, 0x64	; 100
    1ac2:	11 f0       	breq	.+4      	; 0x1ac8 <vfprintf+0x1d2>
    1ac4:	89 36       	cpi	r24, 0x69	; 105
    1ac6:	41 f5       	brne	.+80     	; 0x1b18 <vfprintf+0x222>
    1ac8:	f8 01       	movw	r30, r16
    1aca:	37 fe       	sbrs	r3, 7
    1acc:	07 c0       	rjmp	.+14     	; 0x1adc <vfprintf+0x1e6>
    1ace:	60 81       	ld	r22, Z
    1ad0:	71 81       	ldd	r23, Z+1	; 0x01
    1ad2:	82 81       	ldd	r24, Z+2	; 0x02
    1ad4:	93 81       	ldd	r25, Z+3	; 0x03
    1ad6:	0c 5f       	subi	r16, 0xFC	; 252
    1ad8:	1f 4f       	sbci	r17, 0xFF	; 255
    1ada:	08 c0       	rjmp	.+16     	; 0x1aec <vfprintf+0x1f6>
    1adc:	60 81       	ld	r22, Z
    1ade:	71 81       	ldd	r23, Z+1	; 0x01
    1ae0:	07 2e       	mov	r0, r23
    1ae2:	00 0c       	add	r0, r0
    1ae4:	88 0b       	sbc	r24, r24
    1ae6:	99 0b       	sbc	r25, r25
    1ae8:	0e 5f       	subi	r16, 0xFE	; 254
    1aea:	1f 4f       	sbci	r17, 0xFF	; 255
    1aec:	f3 2d       	mov	r31, r3
    1aee:	ff 76       	andi	r31, 0x6F	; 111
    1af0:	3f 2e       	mov	r3, r31
    1af2:	97 ff       	sbrs	r25, 7
    1af4:	09 c0       	rjmp	.+18     	; 0x1b08 <vfprintf+0x212>
    1af6:	90 95       	com	r25
    1af8:	80 95       	com	r24
    1afa:	70 95       	com	r23
    1afc:	61 95       	neg	r22
    1afe:	7f 4f       	sbci	r23, 0xFF	; 255
    1b00:	8f 4f       	sbci	r24, 0xFF	; 255
    1b02:	9f 4f       	sbci	r25, 0xFF	; 255
    1b04:	f0 68       	ori	r31, 0x80	; 128
    1b06:	3f 2e       	mov	r3, r31
    1b08:	2a e0       	ldi	r18, 0x0A	; 10
    1b0a:	30 e0       	ldi	r19, 0x00	; 0
    1b0c:	a3 01       	movw	r20, r6
    1b0e:	0e 94 be 0e 	call	0x1d7c	; 0x1d7c <__ultoa_invert>
    1b12:	88 2e       	mov	r8, r24
    1b14:	86 18       	sub	r8, r6
    1b16:	45 c0       	rjmp	.+138    	; 0x1ba2 <vfprintf+0x2ac>
    1b18:	85 37       	cpi	r24, 0x75	; 117
    1b1a:	31 f4       	brne	.+12     	; 0x1b28 <vfprintf+0x232>
    1b1c:	23 2d       	mov	r18, r3
    1b1e:	2f 7e       	andi	r18, 0xEF	; 239
    1b20:	b2 2e       	mov	r11, r18
    1b22:	2a e0       	ldi	r18, 0x0A	; 10
    1b24:	30 e0       	ldi	r19, 0x00	; 0
    1b26:	25 c0       	rjmp	.+74     	; 0x1b72 <vfprintf+0x27c>
    1b28:	93 2d       	mov	r25, r3
    1b2a:	99 7f       	andi	r25, 0xF9	; 249
    1b2c:	b9 2e       	mov	r11, r25
    1b2e:	8f 36       	cpi	r24, 0x6F	; 111
    1b30:	c1 f0       	breq	.+48     	; 0x1b62 <vfprintf+0x26c>
    1b32:	18 f4       	brcc	.+6      	; 0x1b3a <vfprintf+0x244>
    1b34:	88 35       	cpi	r24, 0x58	; 88
    1b36:	79 f0       	breq	.+30     	; 0x1b56 <vfprintf+0x260>
    1b38:	b5 c0       	rjmp	.+362    	; 0x1ca4 <vfprintf+0x3ae>
    1b3a:	80 37       	cpi	r24, 0x70	; 112
    1b3c:	19 f0       	breq	.+6      	; 0x1b44 <vfprintf+0x24e>
    1b3e:	88 37       	cpi	r24, 0x78	; 120
    1b40:	21 f0       	breq	.+8      	; 0x1b4a <vfprintf+0x254>
    1b42:	b0 c0       	rjmp	.+352    	; 0x1ca4 <vfprintf+0x3ae>
    1b44:	e9 2f       	mov	r30, r25
    1b46:	e0 61       	ori	r30, 0x10	; 16
    1b48:	be 2e       	mov	r11, r30
    1b4a:	b4 fe       	sbrs	r11, 4
    1b4c:	0d c0       	rjmp	.+26     	; 0x1b68 <vfprintf+0x272>
    1b4e:	fb 2d       	mov	r31, r11
    1b50:	f4 60       	ori	r31, 0x04	; 4
    1b52:	bf 2e       	mov	r11, r31
    1b54:	09 c0       	rjmp	.+18     	; 0x1b68 <vfprintf+0x272>
    1b56:	34 fe       	sbrs	r3, 4
    1b58:	0a c0       	rjmp	.+20     	; 0x1b6e <vfprintf+0x278>
    1b5a:	29 2f       	mov	r18, r25
    1b5c:	26 60       	ori	r18, 0x06	; 6
    1b5e:	b2 2e       	mov	r11, r18
    1b60:	06 c0       	rjmp	.+12     	; 0x1b6e <vfprintf+0x278>
    1b62:	28 e0       	ldi	r18, 0x08	; 8
    1b64:	30 e0       	ldi	r19, 0x00	; 0
    1b66:	05 c0       	rjmp	.+10     	; 0x1b72 <vfprintf+0x27c>
    1b68:	20 e1       	ldi	r18, 0x10	; 16
    1b6a:	30 e0       	ldi	r19, 0x00	; 0
    1b6c:	02 c0       	rjmp	.+4      	; 0x1b72 <vfprintf+0x27c>
    1b6e:	20 e1       	ldi	r18, 0x10	; 16
    1b70:	32 e0       	ldi	r19, 0x02	; 2
    1b72:	f8 01       	movw	r30, r16
    1b74:	b7 fe       	sbrs	r11, 7
    1b76:	07 c0       	rjmp	.+14     	; 0x1b86 <vfprintf+0x290>
    1b78:	60 81       	ld	r22, Z
    1b7a:	71 81       	ldd	r23, Z+1	; 0x01
    1b7c:	82 81       	ldd	r24, Z+2	; 0x02
    1b7e:	93 81       	ldd	r25, Z+3	; 0x03
    1b80:	0c 5f       	subi	r16, 0xFC	; 252
    1b82:	1f 4f       	sbci	r17, 0xFF	; 255
    1b84:	06 c0       	rjmp	.+12     	; 0x1b92 <vfprintf+0x29c>
    1b86:	60 81       	ld	r22, Z
    1b88:	71 81       	ldd	r23, Z+1	; 0x01
    1b8a:	80 e0       	ldi	r24, 0x00	; 0
    1b8c:	90 e0       	ldi	r25, 0x00	; 0
    1b8e:	0e 5f       	subi	r16, 0xFE	; 254
    1b90:	1f 4f       	sbci	r17, 0xFF	; 255
    1b92:	a3 01       	movw	r20, r6
    1b94:	0e 94 be 0e 	call	0x1d7c	; 0x1d7c <__ultoa_invert>
    1b98:	88 2e       	mov	r8, r24
    1b9a:	86 18       	sub	r8, r6
    1b9c:	fb 2d       	mov	r31, r11
    1b9e:	ff 77       	andi	r31, 0x7F	; 127
    1ba0:	3f 2e       	mov	r3, r31
    1ba2:	36 fe       	sbrs	r3, 6
    1ba4:	0d c0       	rjmp	.+26     	; 0x1bc0 <vfprintf+0x2ca>
    1ba6:	23 2d       	mov	r18, r3
    1ba8:	2e 7f       	andi	r18, 0xFE	; 254
    1baa:	a2 2e       	mov	r10, r18
    1bac:	89 14       	cp	r8, r9
    1bae:	58 f4       	brcc	.+22     	; 0x1bc6 <vfprintf+0x2d0>
    1bb0:	34 fe       	sbrs	r3, 4
    1bb2:	0b c0       	rjmp	.+22     	; 0x1bca <vfprintf+0x2d4>
    1bb4:	32 fc       	sbrc	r3, 2
    1bb6:	09 c0       	rjmp	.+18     	; 0x1bca <vfprintf+0x2d4>
    1bb8:	83 2d       	mov	r24, r3
    1bba:	8e 7e       	andi	r24, 0xEE	; 238
    1bbc:	a8 2e       	mov	r10, r24
    1bbe:	05 c0       	rjmp	.+10     	; 0x1bca <vfprintf+0x2d4>
    1bc0:	b8 2c       	mov	r11, r8
    1bc2:	a3 2c       	mov	r10, r3
    1bc4:	03 c0       	rjmp	.+6      	; 0x1bcc <vfprintf+0x2d6>
    1bc6:	b8 2c       	mov	r11, r8
    1bc8:	01 c0       	rjmp	.+2      	; 0x1bcc <vfprintf+0x2d6>
    1bca:	b9 2c       	mov	r11, r9
    1bcc:	a4 fe       	sbrs	r10, 4
    1bce:	0f c0       	rjmp	.+30     	; 0x1bee <vfprintf+0x2f8>
    1bd0:	fe 01       	movw	r30, r28
    1bd2:	e8 0d       	add	r30, r8
    1bd4:	f1 1d       	adc	r31, r1
    1bd6:	80 81       	ld	r24, Z
    1bd8:	80 33       	cpi	r24, 0x30	; 48
    1bda:	21 f4       	brne	.+8      	; 0x1be4 <vfprintf+0x2ee>
    1bdc:	9a 2d       	mov	r25, r10
    1bde:	99 7e       	andi	r25, 0xE9	; 233
    1be0:	a9 2e       	mov	r10, r25
    1be2:	09 c0       	rjmp	.+18     	; 0x1bf6 <vfprintf+0x300>
    1be4:	a2 fe       	sbrs	r10, 2
    1be6:	06 c0       	rjmp	.+12     	; 0x1bf4 <vfprintf+0x2fe>
    1be8:	b3 94       	inc	r11
    1bea:	b3 94       	inc	r11
    1bec:	04 c0       	rjmp	.+8      	; 0x1bf6 <vfprintf+0x300>
    1bee:	8a 2d       	mov	r24, r10
    1bf0:	86 78       	andi	r24, 0x86	; 134
    1bf2:	09 f0       	breq	.+2      	; 0x1bf6 <vfprintf+0x300>
    1bf4:	b3 94       	inc	r11
    1bf6:	a3 fc       	sbrc	r10, 3
    1bf8:	11 c0       	rjmp	.+34     	; 0x1c1c <vfprintf+0x326>
    1bfa:	a0 fe       	sbrs	r10, 0
    1bfc:	06 c0       	rjmp	.+12     	; 0x1c0a <vfprintf+0x314>
    1bfe:	b2 14       	cp	r11, r2
    1c00:	88 f4       	brcc	.+34     	; 0x1c24 <vfprintf+0x32e>
    1c02:	28 0c       	add	r2, r8
    1c04:	92 2c       	mov	r9, r2
    1c06:	9b 18       	sub	r9, r11
    1c08:	0e c0       	rjmp	.+28     	; 0x1c26 <vfprintf+0x330>
    1c0a:	b2 14       	cp	r11, r2
    1c0c:	60 f4       	brcc	.+24     	; 0x1c26 <vfprintf+0x330>
    1c0e:	b6 01       	movw	r22, r12
    1c10:	80 e2       	ldi	r24, 0x20	; 32
    1c12:	90 e0       	ldi	r25, 0x00	; 0
    1c14:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <fputc>
    1c18:	b3 94       	inc	r11
    1c1a:	f7 cf       	rjmp	.-18     	; 0x1c0a <vfprintf+0x314>
    1c1c:	b2 14       	cp	r11, r2
    1c1e:	18 f4       	brcc	.+6      	; 0x1c26 <vfprintf+0x330>
    1c20:	2b 18       	sub	r2, r11
    1c22:	02 c0       	rjmp	.+4      	; 0x1c28 <vfprintf+0x332>
    1c24:	98 2c       	mov	r9, r8
    1c26:	21 2c       	mov	r2, r1
    1c28:	a4 fe       	sbrs	r10, 4
    1c2a:	10 c0       	rjmp	.+32     	; 0x1c4c <vfprintf+0x356>
    1c2c:	b6 01       	movw	r22, r12
    1c2e:	80 e3       	ldi	r24, 0x30	; 48
    1c30:	90 e0       	ldi	r25, 0x00	; 0
    1c32:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <fputc>
    1c36:	a2 fe       	sbrs	r10, 2
    1c38:	17 c0       	rjmp	.+46     	; 0x1c68 <vfprintf+0x372>
    1c3a:	a1 fc       	sbrc	r10, 1
    1c3c:	03 c0       	rjmp	.+6      	; 0x1c44 <vfprintf+0x34e>
    1c3e:	88 e7       	ldi	r24, 0x78	; 120
    1c40:	90 e0       	ldi	r25, 0x00	; 0
    1c42:	02 c0       	rjmp	.+4      	; 0x1c48 <vfprintf+0x352>
    1c44:	88 e5       	ldi	r24, 0x58	; 88
    1c46:	90 e0       	ldi	r25, 0x00	; 0
    1c48:	b6 01       	movw	r22, r12
    1c4a:	0c c0       	rjmp	.+24     	; 0x1c64 <vfprintf+0x36e>
    1c4c:	8a 2d       	mov	r24, r10
    1c4e:	86 78       	andi	r24, 0x86	; 134
    1c50:	59 f0       	breq	.+22     	; 0x1c68 <vfprintf+0x372>
    1c52:	a1 fe       	sbrs	r10, 1
    1c54:	02 c0       	rjmp	.+4      	; 0x1c5a <vfprintf+0x364>
    1c56:	8b e2       	ldi	r24, 0x2B	; 43
    1c58:	01 c0       	rjmp	.+2      	; 0x1c5c <vfprintf+0x366>
    1c5a:	80 e2       	ldi	r24, 0x20	; 32
    1c5c:	a7 fc       	sbrc	r10, 7
    1c5e:	8d e2       	ldi	r24, 0x2D	; 45
    1c60:	b6 01       	movw	r22, r12
    1c62:	90 e0       	ldi	r25, 0x00	; 0
    1c64:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <fputc>
    1c68:	89 14       	cp	r8, r9
    1c6a:	38 f4       	brcc	.+14     	; 0x1c7a <vfprintf+0x384>
    1c6c:	b6 01       	movw	r22, r12
    1c6e:	80 e3       	ldi	r24, 0x30	; 48
    1c70:	90 e0       	ldi	r25, 0x00	; 0
    1c72:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <fputc>
    1c76:	9a 94       	dec	r9
    1c78:	f7 cf       	rjmp	.-18     	; 0x1c68 <vfprintf+0x372>
    1c7a:	8a 94       	dec	r8
    1c7c:	f3 01       	movw	r30, r6
    1c7e:	e8 0d       	add	r30, r8
    1c80:	f1 1d       	adc	r31, r1
    1c82:	80 81       	ld	r24, Z
    1c84:	b6 01       	movw	r22, r12
    1c86:	90 e0       	ldi	r25, 0x00	; 0
    1c88:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <fputc>
    1c8c:	81 10       	cpse	r8, r1
    1c8e:	f5 cf       	rjmp	.-22     	; 0x1c7a <vfprintf+0x384>
    1c90:	22 20       	and	r2, r2
    1c92:	09 f4       	brne	.+2      	; 0x1c96 <vfprintf+0x3a0>
    1c94:	42 ce       	rjmp	.-892    	; 0x191a <vfprintf+0x24>
    1c96:	b6 01       	movw	r22, r12
    1c98:	80 e2       	ldi	r24, 0x20	; 32
    1c9a:	90 e0       	ldi	r25, 0x00	; 0
    1c9c:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <fputc>
    1ca0:	2a 94       	dec	r2
    1ca2:	f6 cf       	rjmp	.-20     	; 0x1c90 <vfprintf+0x39a>
    1ca4:	f6 01       	movw	r30, r12
    1ca6:	86 81       	ldd	r24, Z+6	; 0x06
    1ca8:	97 81       	ldd	r25, Z+7	; 0x07
    1caa:	02 c0       	rjmp	.+4      	; 0x1cb0 <vfprintf+0x3ba>
    1cac:	8f ef       	ldi	r24, 0xFF	; 255
    1cae:	9f ef       	ldi	r25, 0xFF	; 255
    1cb0:	2b 96       	adiw	r28, 0x0b	; 11
    1cb2:	e2 e1       	ldi	r30, 0x12	; 18
    1cb4:	0c 94 38 0f 	jmp	0x1e70	; 0x1e70 <__epilogue_restores__>

00001cb8 <strnlen_P>:
    1cb8:	fc 01       	movw	r30, r24
    1cba:	05 90       	lpm	r0, Z+
    1cbc:	61 50       	subi	r22, 0x01	; 1
    1cbe:	70 40       	sbci	r23, 0x00	; 0
    1cc0:	01 10       	cpse	r0, r1
    1cc2:	d8 f7       	brcc	.-10     	; 0x1cba <strnlen_P+0x2>
    1cc4:	80 95       	com	r24
    1cc6:	90 95       	com	r25
    1cc8:	8e 0f       	add	r24, r30
    1cca:	9f 1f       	adc	r25, r31
    1ccc:	08 95       	ret

00001cce <strnlen>:
    1cce:	fc 01       	movw	r30, r24
    1cd0:	61 50       	subi	r22, 0x01	; 1
    1cd2:	70 40       	sbci	r23, 0x00	; 0
    1cd4:	01 90       	ld	r0, Z+
    1cd6:	01 10       	cpse	r0, r1
    1cd8:	d8 f7       	brcc	.-10     	; 0x1cd0 <strnlen+0x2>
    1cda:	80 95       	com	r24
    1cdc:	90 95       	com	r25
    1cde:	8e 0f       	add	r24, r30
    1ce0:	9f 1f       	adc	r25, r31
    1ce2:	08 95       	ret

00001ce4 <strrev>:
    1ce4:	dc 01       	movw	r26, r24
    1ce6:	fc 01       	movw	r30, r24
    1ce8:	67 2f       	mov	r22, r23
    1cea:	71 91       	ld	r23, Z+
    1cec:	77 23       	and	r23, r23
    1cee:	e1 f7       	brne	.-8      	; 0x1ce8 <strrev+0x4>
    1cf0:	32 97       	sbiw	r30, 0x02	; 2
    1cf2:	04 c0       	rjmp	.+8      	; 0x1cfc <strrev+0x18>
    1cf4:	7c 91       	ld	r23, X
    1cf6:	6d 93       	st	X+, r22
    1cf8:	70 83       	st	Z, r23
    1cfa:	62 91       	ld	r22, -Z
    1cfc:	ae 17       	cp	r26, r30
    1cfe:	bf 07       	cpc	r27, r31
    1d00:	c8 f3       	brcs	.-14     	; 0x1cf4 <strrev+0x10>
    1d02:	08 95       	ret

00001d04 <fputc>:
    1d04:	0f 93       	push	r16
    1d06:	1f 93       	push	r17
    1d08:	cf 93       	push	r28
    1d0a:	df 93       	push	r29
    1d0c:	fb 01       	movw	r30, r22
    1d0e:	23 81       	ldd	r18, Z+3	; 0x03
    1d10:	21 fd       	sbrc	r18, 1
    1d12:	03 c0       	rjmp	.+6      	; 0x1d1a <fputc+0x16>
    1d14:	8f ef       	ldi	r24, 0xFF	; 255
    1d16:	9f ef       	ldi	r25, 0xFF	; 255
    1d18:	2c c0       	rjmp	.+88     	; 0x1d72 <fputc+0x6e>
    1d1a:	22 ff       	sbrs	r18, 2
    1d1c:	16 c0       	rjmp	.+44     	; 0x1d4a <fputc+0x46>
    1d1e:	46 81       	ldd	r20, Z+6	; 0x06
    1d20:	57 81       	ldd	r21, Z+7	; 0x07
    1d22:	24 81       	ldd	r18, Z+4	; 0x04
    1d24:	35 81       	ldd	r19, Z+5	; 0x05
    1d26:	42 17       	cp	r20, r18
    1d28:	53 07       	cpc	r21, r19
    1d2a:	44 f4       	brge	.+16     	; 0x1d3c <fputc+0x38>
    1d2c:	a0 81       	ld	r26, Z
    1d2e:	b1 81       	ldd	r27, Z+1	; 0x01
    1d30:	9d 01       	movw	r18, r26
    1d32:	2f 5f       	subi	r18, 0xFF	; 255
    1d34:	3f 4f       	sbci	r19, 0xFF	; 255
    1d36:	31 83       	std	Z+1, r19	; 0x01
    1d38:	20 83       	st	Z, r18
    1d3a:	8c 93       	st	X, r24
    1d3c:	26 81       	ldd	r18, Z+6	; 0x06
    1d3e:	37 81       	ldd	r19, Z+7	; 0x07
    1d40:	2f 5f       	subi	r18, 0xFF	; 255
    1d42:	3f 4f       	sbci	r19, 0xFF	; 255
    1d44:	37 83       	std	Z+7, r19	; 0x07
    1d46:	26 83       	std	Z+6, r18	; 0x06
    1d48:	14 c0       	rjmp	.+40     	; 0x1d72 <fputc+0x6e>
    1d4a:	8b 01       	movw	r16, r22
    1d4c:	ec 01       	movw	r28, r24
    1d4e:	fb 01       	movw	r30, r22
    1d50:	00 84       	ldd	r0, Z+8	; 0x08
    1d52:	f1 85       	ldd	r31, Z+9	; 0x09
    1d54:	e0 2d       	mov	r30, r0
    1d56:	09 95       	icall
    1d58:	89 2b       	or	r24, r25
    1d5a:	e1 f6       	brne	.-72     	; 0x1d14 <fputc+0x10>
    1d5c:	d8 01       	movw	r26, r16
    1d5e:	16 96       	adiw	r26, 0x06	; 6
    1d60:	8d 91       	ld	r24, X+
    1d62:	9c 91       	ld	r25, X
    1d64:	17 97       	sbiw	r26, 0x07	; 7
    1d66:	01 96       	adiw	r24, 0x01	; 1
    1d68:	17 96       	adiw	r26, 0x07	; 7
    1d6a:	9c 93       	st	X, r25
    1d6c:	8e 93       	st	-X, r24
    1d6e:	16 97       	sbiw	r26, 0x06	; 6
    1d70:	ce 01       	movw	r24, r28
    1d72:	df 91       	pop	r29
    1d74:	cf 91       	pop	r28
    1d76:	1f 91       	pop	r17
    1d78:	0f 91       	pop	r16
    1d7a:	08 95       	ret

00001d7c <__ultoa_invert>:
    1d7c:	fa 01       	movw	r30, r20
    1d7e:	aa 27       	eor	r26, r26
    1d80:	28 30       	cpi	r18, 0x08	; 8
    1d82:	51 f1       	breq	.+84     	; 0x1dd8 <__ultoa_invert+0x5c>
    1d84:	20 31       	cpi	r18, 0x10	; 16
    1d86:	81 f1       	breq	.+96     	; 0x1de8 <__ultoa_invert+0x6c>
    1d88:	e8 94       	clt
    1d8a:	6f 93       	push	r22
    1d8c:	6e 7f       	andi	r22, 0xFE	; 254
    1d8e:	6e 5f       	subi	r22, 0xFE	; 254
    1d90:	7f 4f       	sbci	r23, 0xFF	; 255
    1d92:	8f 4f       	sbci	r24, 0xFF	; 255
    1d94:	9f 4f       	sbci	r25, 0xFF	; 255
    1d96:	af 4f       	sbci	r26, 0xFF	; 255
    1d98:	b1 e0       	ldi	r27, 0x01	; 1
    1d9a:	3e d0       	rcall	.+124    	; 0x1e18 <__ultoa_invert+0x9c>
    1d9c:	b4 e0       	ldi	r27, 0x04	; 4
    1d9e:	3c d0       	rcall	.+120    	; 0x1e18 <__ultoa_invert+0x9c>
    1da0:	67 0f       	add	r22, r23
    1da2:	78 1f       	adc	r23, r24
    1da4:	89 1f       	adc	r24, r25
    1da6:	9a 1f       	adc	r25, r26
    1da8:	a1 1d       	adc	r26, r1
    1daa:	68 0f       	add	r22, r24
    1dac:	79 1f       	adc	r23, r25
    1dae:	8a 1f       	adc	r24, r26
    1db0:	91 1d       	adc	r25, r1
    1db2:	a1 1d       	adc	r26, r1
    1db4:	6a 0f       	add	r22, r26
    1db6:	71 1d       	adc	r23, r1
    1db8:	81 1d       	adc	r24, r1
    1dba:	91 1d       	adc	r25, r1
    1dbc:	a1 1d       	adc	r26, r1
    1dbe:	20 d0       	rcall	.+64     	; 0x1e00 <__ultoa_invert+0x84>
    1dc0:	09 f4       	brne	.+2      	; 0x1dc4 <__ultoa_invert+0x48>
    1dc2:	68 94       	set
    1dc4:	3f 91       	pop	r19
    1dc6:	2a e0       	ldi	r18, 0x0A	; 10
    1dc8:	26 9f       	mul	r18, r22
    1dca:	11 24       	eor	r1, r1
    1dcc:	30 19       	sub	r19, r0
    1dce:	30 5d       	subi	r19, 0xD0	; 208
    1dd0:	31 93       	st	Z+, r19
    1dd2:	de f6       	brtc	.-74     	; 0x1d8a <__ultoa_invert+0xe>
    1dd4:	cf 01       	movw	r24, r30
    1dd6:	08 95       	ret
    1dd8:	46 2f       	mov	r20, r22
    1dda:	47 70       	andi	r20, 0x07	; 7
    1ddc:	40 5d       	subi	r20, 0xD0	; 208
    1dde:	41 93       	st	Z+, r20
    1de0:	b3 e0       	ldi	r27, 0x03	; 3
    1de2:	0f d0       	rcall	.+30     	; 0x1e02 <__ultoa_invert+0x86>
    1de4:	c9 f7       	brne	.-14     	; 0x1dd8 <__ultoa_invert+0x5c>
    1de6:	f6 cf       	rjmp	.-20     	; 0x1dd4 <__ultoa_invert+0x58>
    1de8:	46 2f       	mov	r20, r22
    1dea:	4f 70       	andi	r20, 0x0F	; 15
    1dec:	40 5d       	subi	r20, 0xD0	; 208
    1dee:	4a 33       	cpi	r20, 0x3A	; 58
    1df0:	18 f0       	brcs	.+6      	; 0x1df8 <__ultoa_invert+0x7c>
    1df2:	49 5d       	subi	r20, 0xD9	; 217
    1df4:	31 fd       	sbrc	r19, 1
    1df6:	40 52       	subi	r20, 0x20	; 32
    1df8:	41 93       	st	Z+, r20
    1dfa:	02 d0       	rcall	.+4      	; 0x1e00 <__ultoa_invert+0x84>
    1dfc:	a9 f7       	brne	.-22     	; 0x1de8 <__ultoa_invert+0x6c>
    1dfe:	ea cf       	rjmp	.-44     	; 0x1dd4 <__ultoa_invert+0x58>
    1e00:	b4 e0       	ldi	r27, 0x04	; 4
    1e02:	a6 95       	lsr	r26
    1e04:	97 95       	ror	r25
    1e06:	87 95       	ror	r24
    1e08:	77 95       	ror	r23
    1e0a:	67 95       	ror	r22
    1e0c:	ba 95       	dec	r27
    1e0e:	c9 f7       	brne	.-14     	; 0x1e02 <__ultoa_invert+0x86>
    1e10:	00 97       	sbiw	r24, 0x00	; 0
    1e12:	61 05       	cpc	r22, r1
    1e14:	71 05       	cpc	r23, r1
    1e16:	08 95       	ret
    1e18:	9b 01       	movw	r18, r22
    1e1a:	ac 01       	movw	r20, r24
    1e1c:	0a 2e       	mov	r0, r26
    1e1e:	06 94       	lsr	r0
    1e20:	57 95       	ror	r21
    1e22:	47 95       	ror	r20
    1e24:	37 95       	ror	r19
    1e26:	27 95       	ror	r18
    1e28:	ba 95       	dec	r27
    1e2a:	c9 f7       	brne	.-14     	; 0x1e1e <__ultoa_invert+0xa2>
    1e2c:	62 0f       	add	r22, r18
    1e2e:	73 1f       	adc	r23, r19
    1e30:	84 1f       	adc	r24, r20
    1e32:	95 1f       	adc	r25, r21
    1e34:	a0 1d       	adc	r26, r0
    1e36:	08 95       	ret

00001e38 <__prologue_saves__>:
    1e38:	2f 92       	push	r2
    1e3a:	3f 92       	push	r3
    1e3c:	4f 92       	push	r4
    1e3e:	5f 92       	push	r5
    1e40:	6f 92       	push	r6
    1e42:	7f 92       	push	r7
    1e44:	8f 92       	push	r8
    1e46:	9f 92       	push	r9
    1e48:	af 92       	push	r10
    1e4a:	bf 92       	push	r11
    1e4c:	cf 92       	push	r12
    1e4e:	df 92       	push	r13
    1e50:	ef 92       	push	r14
    1e52:	ff 92       	push	r15
    1e54:	0f 93       	push	r16
    1e56:	1f 93       	push	r17
    1e58:	cf 93       	push	r28
    1e5a:	df 93       	push	r29
    1e5c:	cd b7       	in	r28, 0x3d	; 61
    1e5e:	de b7       	in	r29, 0x3e	; 62
    1e60:	ca 1b       	sub	r28, r26
    1e62:	db 0b       	sbc	r29, r27
    1e64:	0f b6       	in	r0, 0x3f	; 63
    1e66:	f8 94       	cli
    1e68:	de bf       	out	0x3e, r29	; 62
    1e6a:	0f be       	out	0x3f, r0	; 63
    1e6c:	cd bf       	out	0x3d, r28	; 61
    1e6e:	09 94       	ijmp

00001e70 <__epilogue_restores__>:
    1e70:	2a 88       	ldd	r2, Y+18	; 0x12
    1e72:	39 88       	ldd	r3, Y+17	; 0x11
    1e74:	48 88       	ldd	r4, Y+16	; 0x10
    1e76:	5f 84       	ldd	r5, Y+15	; 0x0f
    1e78:	6e 84       	ldd	r6, Y+14	; 0x0e
    1e7a:	7d 84       	ldd	r7, Y+13	; 0x0d
    1e7c:	8c 84       	ldd	r8, Y+12	; 0x0c
    1e7e:	9b 84       	ldd	r9, Y+11	; 0x0b
    1e80:	aa 84       	ldd	r10, Y+10	; 0x0a
    1e82:	b9 84       	ldd	r11, Y+9	; 0x09
    1e84:	c8 84       	ldd	r12, Y+8	; 0x08
    1e86:	df 80       	ldd	r13, Y+7	; 0x07
    1e88:	ee 80       	ldd	r14, Y+6	; 0x06
    1e8a:	fd 80       	ldd	r15, Y+5	; 0x05
    1e8c:	0c 81       	ldd	r16, Y+4	; 0x04
    1e8e:	1b 81       	ldd	r17, Y+3	; 0x03
    1e90:	aa 81       	ldd	r26, Y+2	; 0x02
    1e92:	b9 81       	ldd	r27, Y+1	; 0x01
    1e94:	ce 0f       	add	r28, r30
    1e96:	d1 1d       	adc	r29, r1
    1e98:	0f b6       	in	r0, 0x3f	; 63
    1e9a:	f8 94       	cli
    1e9c:	de bf       	out	0x3e, r29	; 62
    1e9e:	0f be       	out	0x3f, r0	; 63
    1ea0:	cd bf       	out	0x3d, r28	; 61
    1ea2:	ed 01       	movw	r28, r26
    1ea4:	08 95       	ret

00001ea6 <_exit>:
    1ea6:	f8 94       	cli

00001ea8 <__stop_program>:
    1ea8:	ff cf       	rjmp	.-2      	; 0x1ea8 <__stop_program>
