FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SYNC24_LVDS_N";
2"SYNC_LVDS_P";
3"SYNC_LVDS_N";
4"SYNC24_LVDS_P";
5"GT_NIM";
6"GND\G";
%"TESTPOINT_L"
"1","(625,4100)","0","misc","I1";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"2;
%"INPORT"
"1","(-875,4000)","0","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"INPORT"
"1","(-875,4100)","0","standard","I11";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"2;
%"TESTPOINT_L"
"1","(625,4000)","0","misc","I2";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"3;
%"TESTPOINT_L"
"1","(650,3850)","0","misc","I3";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"4;
%"TESTPOINT_L"
"1","(650,3750)","0","misc","I4";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"1;
%"TESTPOINT_L"
"1","(650,3575)","0","misc","I5";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"5;
%"TESTPOINT_L"
"1","(650,3475)","0","misc","I6";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"6;
%"INPORT"
"1","(-850,3575)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"INPORT"
"1","(-850,3750)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-850,3850)","0","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
END.
