{"Source Block": ["oh/elink/hdl/etx_protocol.v@80:100@HdlStmProcess", "     else\n       tx_io_wait <= etx_access & ~tx_io_wait & ~tx_burst;//~tx_burst_reg\n   \n   //Hold transaction while waiting\n   //This transaction should be flushed out on wait????\n   always @ (posedge clk)\n     if(!nreset)\n       begin\n\t  tx_packet[PW-1:0] <= 'b0;\n\t  tx_access     <= 1'b0;\n       end     \n     else if(~(etx_wr_wait | etx_rd_wait))\n       begin\n\t  tx_packet[PW-1:0] <= etx_packet[PW-1:0];\n\t  tx_access         <= tx_enable & etx_access;\n       end\n   \n   //#############################\n   //# Burst Detection\n   //#############################\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[88, "\t  tx_packet[PW-1:0] <= 'b0;\n"], [89, "\t  tx_access     <= 1'b0;\n"], [90, "       end     \n"], [94, "\t  tx_access         <= tx_enable & etx_access;\n"]], "Add": [[90, "\t  tx_access_reg <= 'b0;\n"], [90, "\t  tx_packet[PW-1:0] <= 'b0;\t  \n"], [90, "       end\n"], [94, "\t  tx_access_reg     <= tx_enable & etx_access;\n"], [95, "   assign tx_access = tx_access_reg  &\n"], [95, "\t\t      ~(tx_wr_wait | tx_rd_wait);\n"], [95, "   reg \t\t done;\n"], [95, "   wire \t tx_io_wait;\n"], [95, "   always @ (posedge clk or negedge nreset)\n"], [95, "     if(!nreset)\n"], [95, "       done <= 1'b0;                 \n"], [95, "     else\n"], [95, "       done <= tx_access & ~done;\n"], [95, "   assign tx_io_wait = tx_access & ~done & ~tx_burst;//tx_burst_reg\n"], [95, "   assign adjust     = tx_io_wait_reg & (tx_rd_wait | tx_wr_wait);\n"]]}}