<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='594' ll='596' type='bool llvm::TargetLoweringBase::isCheapToSpeculateCttz() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='593'>/// Return true if it is cheap to speculate a call to intrinsic cttz.</doc>
<use f='llvm/llvm/lib/CodeGen/CodeGenPrepare.cpp' l='1929' u='c' c='_ZL21despeculateCountZerosPN4llvm13IntrinsicInstEPKNS_14TargetLoweringEPKNS_10DataLayoutERb'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='685' c='_ZNK4llvm21AArch64TargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='784' c='_ZNK4llvm20AMDGPUTargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='18751' c='_ZNK4llvm17ARMTargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='135' c='_ZNK4llvm21HexagonTargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='1185' c='_ZNK4llvm18MipsTargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='706' c='_ZNK4llvm17PPCTargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='593' c='_ZNK4llvm19RISCVTargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='596' c='_ZNK4llvm25WebAssemblyTargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5326' c='_ZNK4llvm17X86TargetLowering22isCheapToSpeculateCttzEv'/>
