<profile>

<section name = "Vitis HLS Report for 'AXIvideo2MultiPixStream'" level="0">
<item name = "Date">Thu Jul 18 12:04:21 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.806 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 8316006, 20.000 ns, 83.160 ms, 2, 8316006, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180">AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, 2, 2, 20.000 ns, 20.000 ns, 1, 1, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200">AXIvideo2MultiPixStream_Pipeline_loop_width, 2, 3842, 20.000 ns, 38.420 us, 1, 3841, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228">AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, 2, 2, 20.000 ns, 20.000 ns, 1, 1, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_reg_unsigned_short_s_fu_259">reg_unsigned_short_s, 1, 1, 10.000 ns, 10.000 ns, 1, 1, yes</column>
<column name="grp_reg_unsigned_short_s_fu_265">reg_unsigned_short_s, 1, 1, 10.000 ns, 10.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">0, 8316000, 10 ~ 3850, -, -, 0 ~ 2160, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 42, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 78, 228, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 152, -</column>
<column name="Register">-, -, 82, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228">AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, 0, 0, 4, 50, 0</column>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180">AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, 0, 0, 4, 37, 0</column>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200">AXIvideo2MultiPixStream_Pipeline_loop_width, 0, 0, 42, 137, 0</column>
<column name="grp_reg_unsigned_short_s_fu_259">reg_unsigned_short_s, 0, 0, 14, 2, 0</column>
<column name="grp_reg_unsigned_short_s_fu_265">reg_unsigned_short_s, 0, 0, 14, 2, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_8_fu_298_p2">+, 0, 0, 12, 12, 1</column>
<column name="and_ln3150_fu_308_p2">and, 0, 0, 1, 1, 1</column>
<column name="cmp10301_i_fu_279_p2">icmp, 0, 0, 12, 12, 1</column>
<column name="icmp_ln3101_fu_293_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
<column name="select_ln3150_fu_326_p3">select, 0, 0, 2, 1, 1</column>
<column name="xor_ln3150_fu_284_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="HwReg_layerEnableFlag_2_val_c20_blk_n">9, 2, 1, 2</column>
<column name="HwReg_layerHeight_2_val_c36_blk_n">9, 2, 1, 2</column>
<column name="HwReg_layerWidth_2_val_c28_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">45, 11, 1, 11</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="axi_data_fu_108">9, 2, 24, 48</column>
<column name="axi_last_reg_170">9, 2, 1, 2</column>
<column name="i_fu_112">9, 2, 12, 24</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="s_axis_video2_TREADY">17, 4, 1, 4</column>
<column name="sof_reg_158">9, 2, 1, 2</column>
<column name="srcLayer2_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln3150_reg_409">1, 0, 1, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="axi_data_fu_108">24, 0, 24, 0</column>
<column name="axi_last_23_loc_fu_92">1, 0, 1, 0</column>
<column name="axi_last_reg_170">1, 0, 1, 0</column>
<column name="cmp10301_i_reg_393">1, 0, 1, 0</column>
<column name="cols_reg_370">12, 0, 12, 0</column>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_112">12, 0, 12, 0</column>
<column name="rows_reg_365">12, 0, 12, 0</column>
<column name="select_ln3150_reg_420">1, 0, 1, 0</column>
<column name="sof_reg_158">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="xor_ln3150_reg_398">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, AXIvideo2MultiPixStream, return value</column>
<column name="s_axis_video2_TDATA">in, 24, axis, s_axis_video2_V_data_V, pointer</column>
<column name="s_axis_video2_TVALID">in, 1, axis, s_axis_video2_V_dest_V, pointer</column>
<column name="s_axis_video2_TREADY">out, 1, axis, s_axis_video2_V_dest_V, pointer</column>
<column name="s_axis_video2_TDEST">in, 1, axis, s_axis_video2_V_dest_V, pointer</column>
<column name="s_axis_video2_TKEEP">in, 3, axis, s_axis_video2_V_keep_V, pointer</column>
<column name="s_axis_video2_TSTRB">in, 3, axis, s_axis_video2_V_strb_V, pointer</column>
<column name="s_axis_video2_TUSER">in, 1, axis, s_axis_video2_V_user_V, pointer</column>
<column name="s_axis_video2_TLAST">in, 1, axis, s_axis_video2_V_last_V, pointer</column>
<column name="s_axis_video2_TID">in, 1, axis, s_axis_video2_V_id_V, pointer</column>
<column name="srcLayer2_din">out, 24, ap_fifo, srcLayer2, pointer</column>
<column name="srcLayer2_num_data_valid">in, 3, ap_fifo, srcLayer2, pointer</column>
<column name="srcLayer2_fifo_cap">in, 3, ap_fifo, srcLayer2, pointer</column>
<column name="srcLayer2_full_n">in, 1, ap_fifo, srcLayer2, pointer</column>
<column name="srcLayer2_write">out, 1, ap_fifo, srcLayer2, pointer</column>
<column name="HwReg_layerHeight_2_val">in, 16, ap_none, HwReg_layerHeight_2_val, scalar</column>
<column name="HwReg_layerWidth_2_val">in, 16, ap_none, HwReg_layerWidth_2_val, scalar</column>
<column name="HwReg_layerEnableFlag_2_val">in, 1, ap_none, HwReg_layerEnableFlag_2_val, scalar</column>
<column name="HwReg_layerEnableFlag_2_val_c20_din">out, 1, ap_fifo, HwReg_layerEnableFlag_2_val_c20, pointer</column>
<column name="HwReg_layerEnableFlag_2_val_c20_num_data_valid">in, 3, ap_fifo, HwReg_layerEnableFlag_2_val_c20, pointer</column>
<column name="HwReg_layerEnableFlag_2_val_c20_fifo_cap">in, 3, ap_fifo, HwReg_layerEnableFlag_2_val_c20, pointer</column>
<column name="HwReg_layerEnableFlag_2_val_c20_full_n">in, 1, ap_fifo, HwReg_layerEnableFlag_2_val_c20, pointer</column>
<column name="HwReg_layerEnableFlag_2_val_c20_write">out, 1, ap_fifo, HwReg_layerEnableFlag_2_val_c20, pointer</column>
<column name="HwReg_layerWidth_2_val_c28_din">out, 16, ap_fifo, HwReg_layerWidth_2_val_c28, pointer</column>
<column name="HwReg_layerWidth_2_val_c28_num_data_valid">in, 3, ap_fifo, HwReg_layerWidth_2_val_c28, pointer</column>
<column name="HwReg_layerWidth_2_val_c28_fifo_cap">in, 3, ap_fifo, HwReg_layerWidth_2_val_c28, pointer</column>
<column name="HwReg_layerWidth_2_val_c28_full_n">in, 1, ap_fifo, HwReg_layerWidth_2_val_c28, pointer</column>
<column name="HwReg_layerWidth_2_val_c28_write">out, 1, ap_fifo, HwReg_layerWidth_2_val_c28, pointer</column>
<column name="HwReg_layerHeight_2_val_c36_din">out, 16, ap_fifo, HwReg_layerHeight_2_val_c36, pointer</column>
<column name="HwReg_layerHeight_2_val_c36_num_data_valid">in, 3, ap_fifo, HwReg_layerHeight_2_val_c36, pointer</column>
<column name="HwReg_layerHeight_2_val_c36_fifo_cap">in, 3, ap_fifo, HwReg_layerHeight_2_val_c36, pointer</column>
<column name="HwReg_layerHeight_2_val_c36_full_n">in, 1, ap_fifo, HwReg_layerHeight_2_val_c36, pointer</column>
<column name="HwReg_layerHeight_2_val_c36_write">out, 1, ap_fifo, HwReg_layerHeight_2_val_c36, pointer</column>
</table>
</item>
</section>
</profile>
