library ieee;
use ieee.std_logic_1164.all;

entity marcapasso is 
	port(clear, clock, SAT,SVT : in std_logic;
	PAT,PVT : out std_logic);
end entity

architecture infarto of marcapasso is



end architecture;