--
-- VHDL Architecture ece411.Not1.untitled
--
-- Created:
--          by - strasbe1.ews (gelib-057-05.ews.illinois.edu)
--          at - 21:13:21 02/17/14
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee; 
USE ieee.std_logic_1164.all; 
USE ieee.NUMERIC_STD.all; 
 
LIBRARY ece411; 
USE ece411.LC3b_types.all; 

ENTITY Not1 IS
  Port(
    A : IN      std_logic;
    F : OUT     std_logic
  );
-- Declarations

END Not1 ;

--
ARCHITECTURE untitled OF Not1 IS
BEGIN
  F<=  (A xor '1') after Delay_logic2;
END ARCHITECTURE untitled;

