
AVRASM ver. 2.1.57  E:\avr_block_ciphers\pride64_128\pride64_128\interface.asm Mon Sep 14 20:27:21 2015

[builtin](2): Including file 'D:\software_setup_study\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\m128def.inc'
E:\avr_block_ciphers\pride64_128\pride64_128\interface.asm(17): Including file 'E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm'
E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm(41): warning: Register r4 already defined by the .DEF directive
E:\avr_block_ciphers\pride64_128\pride64_128\interface.asm(17): 'E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm' included form here
E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm(42): warning: Register r5 already defined by the .DEF directive
E:\avr_block_ciphers\pride64_128\pride64_128\interface.asm(17): 'E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm' included form here
E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm(43): warning: Register r6 already defined by the .DEF directive
E:\avr_block_ciphers\pride64_128\pride64_128\interface.asm(17): 'E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm' included form here
E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm(44): warning: Register r7 already defined by the .DEF directive
E:\avr_block_ciphers\pride64_128\pride64_128\interface.asm(17): 'E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm' included form here
E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm(55): warning: Register r16 already defined by the .DEF directive
E:\avr_block_ciphers\pride64_128\pride64_128\interface.asm(17): 'E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm' included form here
E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm(56): warning: Register r17 already defined by the .DEF directive
E:\avr_block_ciphers\pride64_128\pride64_128\interface.asm(17): 'E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm' included form here
E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm(57): warning: Register r18 already defined by the .DEF directive
E:\avr_block_ciphers\pride64_128\pride64_128\interface.asm(17): 'E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm' included form here
E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm(58): warning: Register r19 already defined by the .DEF directive
E:\avr_block_ciphers\pride64_128\pride64_128\interface.asm(17): 'E:\avr_block_ciphers\pride64_128\pride64_128\./pride64_128.asm' included form here
                 
                 .ORG 0x0000
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m128def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega128
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega128
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M128DEF_INC_
                 #define _M128DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega128
                 #pragma AVRPART ADMIN PART_NAME ATmega128
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x97
                 .equ	SIGNATURE_002	= 0x02
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UCSR1C	= 0x9d	; MEMORY MAPPED
                 .equ	UDR1	= 0x9c	; MEMORY MAPPED
                 .equ	UCSR1A	= 0x9b	; MEMORY MAPPED
                 .equ	UCSR1B	= 0x9a	; MEMORY MAPPED
                 .equ	UBRR1H	= 0x98	; MEMORY MAPPED
                 .equ	UBRR1L	= 0x99	; MEMORY MAPPED
                 .equ	UCSR0C	= 0x95	; MEMORY MAPPED
                 .equ	UBRR0H	= 0x90	; MEMORY MAPPED
                 .equ	TCCR3C	= 0x8c	; MEMORY MAPPED
                 .equ	TCCR3A	= 0x8b	; MEMORY MAPPED
                 .equ	TCCR3B	= 0x8a	; MEMORY MAPPED
                 .equ	TCNT3L	= 0x88	; MEMORY MAPPED
                 .equ	TCNT3H	= 0x89	; MEMORY MAPPED
                 .equ	OCR3AL	= 0x86	; MEMORY MAPPED
                 .equ	OCR3AH	= 0x87	; MEMORY MAPPED
                 .equ	OCR3BL	= 0x84	; MEMORY MAPPED
                 .equ	OCR3BH	= 0x85	; MEMORY MAPPED
                 .equ	OCR3CL	= 0x82	; MEMORY MAPPED
                 .equ	OCR3CH	= 0x83	; MEMORY MAPPED
                 .equ	ICR3L	= 0x80	; MEMORY MAPPED
                 .equ	ICR3H	= 0x81	; MEMORY MAPPED
                 .equ	ETIMSK	= 0x7d	; MEMORY MAPPED
                 .equ	ETIFR	= 0x7c	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x7a	; MEMORY MAPPED
                 .equ	OCR1CL	= 0x78	; MEMORY MAPPED
                 .equ	OCR1CH	= 0x79	; MEMORY MAPPED
                 .equ	TWCR	= 0x74	; MEMORY MAPPED
                 .equ	TWDR	= 0x73	; MEMORY MAPPED
                 .equ	TWAR	= 0x72	; MEMORY MAPPED
                 .equ	TWSR	= 0x71	; MEMORY MAPPED
                 .equ	TWBR	= 0x70	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x6f	; MEMORY MAPPED
                 .equ	XMCRA	= 0x6d	; MEMORY MAPPED
                 .equ	XMCRB	= 0x6c	; MEMORY MAPPED
                 .equ	EICRA	= 0x6a	; MEMORY MAPPED
                 .equ	SPMCSR	= 0x68	; MEMORY MAPPED
                 .equ	PORTG	= 0x65	; MEMORY MAPPED
                 .equ	DDRG	= 0x64	; MEMORY MAPPED
                 .equ	PING	= 0x63	; MEMORY MAPPED
                 .equ	PORTF	= 0x62	; MEMORY MAPPED
                 .equ	DDRF	= 0x61	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	XDIV	= 0x3c
                 .equ	RAMPZ	= 0x3b
                 .equ	EICRB	= 0x3a
                 .equ	EIMSK	= 0x39
                 .equ	EIFR	= 0x38
                 .equ	TIMSK	= 0x37
                 .equ	TIFR	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUCSR	= 0x34
                 .equ	TCCR0	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OCR0	= 0x31
                 .equ	ASSR	= 0x30
                 .equ	TCCR1A	= 0x2f
                 .equ	TCCR1B	= 0x2e
                 .equ	TCNT1L	= 0x2c
                 .equ	TCNT1H	= 0x2d
                 .equ	OCR1AL	= 0x2a
                 .equ	OCR1AH	= 0x2b
                 .equ	OCR1BL	= 0x28
                 .equ	OCR1BH	= 0x29
                 .equ	ICR1L	= 0x26
                 .equ	ICR1H	= 0x27
                 .equ	TCCR2	= 0x25
                 .equ	TCNT2	= 0x24
                 .equ	OCR2	= 0x23
                 .equ	OCDR	= 0x22
                 .equ	WDTCR	= 0x21
                 .equ	SFIOR	= 0x20
                 .equ	EEARL	= 0x1e
                 .equ	EEARH	= 0x1f
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTA	= 0x1b
                 .equ	DDRA	= 0x1a
                 .equ	PINA	= 0x19
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PORTC	= 0x15
                 .equ	DDRC	= 0x14
                 .equ	PINC	= 0x13
                 .equ	PORTD	= 0x12
                 .equ	DDRD	= 0x11
                 .equ	PIND	= 0x10
                 .equ	SPDR	= 0x0f
                 .equ	SPSR	= 0x0e
                 .equ	SPCR	= 0x0d
                 .equ	UDR0	= 0x0c
                 .equ	UCSR0A	= 0x0b
                 .equ	UCSR0B	= 0x0a
                 .equ	UBRR0L	= 0x09
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCH	= 0x05
                 .equ	ADCL	= 0x04
                 .equ	PORTE	= 0x03
                 .equ	DDRE	= 0x02
                 .equ	PINE	= 0x01
                 .equ	PINF	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; SFIOR - Special Function IO Register
                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** TWI **************************
                 ; TWBR - TWI Bit Rate register
                 .equ	I2BR	= TWBR	; For compatibility
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	I2CR	= TWCR	; For compatibility
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	I2IE	= TWIE	; For compatibility
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	I2EN	= TWEN	; For compatibility
                 .equ	ENI2C	= TWEN	; For compatibility
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	I2WC	= TWWC	; For compatibility
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	I2STO	= TWSTO	; For compatibility
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	I2STA	= TWSTA	; For compatibility
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	I2EA	= TWEA	; For compatibility
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 .equ	I2INT	= TWINT	; For compatibility
                 
                 ; TWSR - TWI Status Register
                 .equ	I2SR	= TWSR	; For compatibility
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWS0	= TWPS0	; For compatibility
                 .equ	I2GCE	= TWPS0	; For compatibility
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS1	= TWPS1	; For compatibility
                 .equ	TWS3	= 3	; TWI Status
                 .equ	I2S3	= TWS3	; For compatibility
                 .equ	TWS4	= 4	; TWI Status
                 .equ	I2S4	= TWS4	; For compatibility
                 .equ	TWS5	= 5	; TWI Status
                 .equ	I2S5	= TWS5	; For compatibility
                 .equ	TWS6	= 6	; TWI Status
                 .equ	I2S6	= TWS6	; For compatibility
                 .equ	TWS7	= 7	; TWI Status
                 .equ	I2S7	= TWS7	; For compatibility
                 
                 ; TWDR - TWI Data register
                 .equ	I2DR	= TWDR	; For compatibility
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	I2AR	= TWAR	; For compatibility
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR00	= 0	; USART I/O Data Register bit 0
                 .equ	UDR01	= 1	; USART I/O Data Register bit 1
                 .equ	UDR02	= 2	; USART I/O Data Register bit 2
                 .equ	UDR03	= 3	; USART I/O Data Register bit 3
                 .equ	UDR04	= 4	; USART I/O Data Register bit 4
                 .equ	UDR05	= 5	; USART I/O Data Register bit 5
                 .equ	UDR06	= 6	; USART I/O Data Register bit 6
                 .equ	UDR07	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	UCSZ2	= UCSZ02	; For compatibility
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL0	= 6	; USART Mode Select
                 
                 ; UBRR0H - USART Baud Rate Register Hight Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** USART1 ***********************
                 ; UDR1 - USART I/O Data Register
                 .equ	UDR10	= 0	; USART I/O Data Register bit 0
                 .equ	UDR11	= 1	; USART I/O Data Register bit 1
                 .equ	UDR12	= 2	; USART I/O Data Register bit 2
                 .equ	UDR13	= 3	; USART I/O Data Register bit 3
                 .equ	UDR14	= 4	; USART I/O Data Register bit 4
                 .equ	UDR15	= 5	; USART I/O Data Register bit 5
                 .equ	UDR16	= 6	; USART I/O Data Register bit 6
                 .equ	UDR17	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR1A - USART Control and Status Register A
                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                 .equ	U2X1	= 1	; Double the USART transmission speed
                 .equ	UPE1	= 2	; Parity Error
                 .equ	DOR1	= 3	; Data overRun
                 .equ	FE1	= 4	; Framing Error
                 .equ	UDRE1	= 5	; USART Data Register Empty
                 .equ	TXC1	= 6	; USART Transmitt Complete
                 .equ	RXC1	= 7	; USART Receive Complete
                 
                 ; UCSR1B - USART Control and Status Register B
                 .equ	TXB81	= 0	; Transmit Data Bit 8
                 .equ	RXB81	= 1	; Receive Data Bit 8
                 .equ	UCSZ12	= 2	; Character Size
                 .equ	TXEN1	= 3	; Transmitter Enable
                 .equ	RXEN1	= 4	; Receiver Enable
                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR1C - USART Control and Status Register C
                 .equ	UCPOL1	= 0	; Clock Polarity
                 .equ	UCSZ10	= 1	; Character Size
                 .equ	UCSZ11	= 2	; Character Size
                 .equ	USBS1	= 3	; Stop Bit Select
                 .equ	UPM10	= 4	; Parity Mode Bit 0
                 .equ	UPM11	= 5	; Parity Mode Bit 1
                 .equ	UMSEL1	= 6	; USART Mode Select
                 
                 ; UBRR1H - USART Baud Rate Register Hight Byte
                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR1L - USART Baud Rate Register Low Byte
                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	SM2	= 2	; Sleep Mode Select
                 .equ	SM0	= 3	; Sleep Mode Select
                 .equ	SM1	= 4	; Sleep Mode Select
                 .equ	SE	= 5	; Sleep Enable
                 .equ	SRW10	= 6	; External SRAM Wait State Select
                 .equ	SRE	= 7	; External SRAM Enable
                 
                 ; XMCRA - External Memory Control Register A
                 .equ	SRW11	= 1	; Wait state select bit upper page
                 .equ	SRW00	= 2	; Wait state select bit lower page
                 .equ	SRW01	= 3	; Wait state select bit lower page
                 .equ	SRL0	= 4	; Wait state page limit
                 .equ	SRL1	= 5	; Wait state page limit
                 .equ	SRL2	= 6	; Wait state page limit
                 
                 ; XMCRB - External Memory Control Register B
                 .equ	XMM0	= 0	; External Memory High Mask
                 .equ	XMM1	= 1	; External Memory High Mask
                 .equ	XMM2	= 2	; External Memory High Mask
                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value
                 .equ	CAL1	= 1	; Oscillator Calibration Value
                 .equ	CAL2	= 2	; Oscillator Calibration Value
                 .equ	CAL3	= 3	; Oscillator Calibration Value
                 .equ	CAL4	= 4	; Oscillator Calibration Value
                 .equ	CAL5	= 5	; Oscillator Calibration Value
                 .equ	CAL6	= 6	; Oscillator Calibration Value
                 .equ	CAL7	= 7	; Oscillator Calibration Value
                 
                 ; XDIV - XTAL Divide Control Register
                 .equ	XDIV0	= 0	; XTAl Divide Select Bit 0
                 .equ	XDIV1	= 1	; XTAl Divide Select Bit 1
                 .equ	XDIV2	= 2	; XTAl Divide Select Bit 2
                 .equ	XDIV3	= 3	; XTAl Divide Select Bit 3
                 .equ	XDIV4	= 4	; XTAl Divide Select Bit 4
                 .equ	XDIV5	= 5	; XTAl Divide Select Bit 5
                 .equ	XDIV6	= 6	; XTAl Divide Select Bit 6
                 .equ	XDIVEN	= 7	; XTAL Divide Enable
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 .equ	JTRF	= 4	; JTAG Reset Flag
                 .equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; RAMPZ - RAM Page Z Select Register
                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                 
                 
                 ; ***** BOOT_LOAD ********************
                 ; SPMCSR - Store Program Memory Control Register
                 .equ	SPMCR	= SPMCSR	; For compatibility
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read While Write section read enable
                 .equ	ASRE	= RWWSRE	; For compatibility
                 .equ	RWWSB	= 6	; Read While Write Section Busy
                 .equ	ASB	= RWWSB	; For compatibility
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 
                 ; ***** JTAG *************************
                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                 .equ	IDRD	= OCDR7	; For compatibility
                 
                 ; MCUCSR - MCU Control And Status Register
                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                 ;.equ	JTD	= 7	; JTAG Interface Disable
                 
                 
                 ; ***** MISC *************************
                 ; SFIOR - Special Function IO Register
                 .equ	PSR321	= 0	; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
                 .equ	PSR1	= PSR321	; For compatibility
                 .equ	PSR2	= PSR321	; For compatibility
                 .equ	PSR3	= PSR321	; For compatibility
                 .equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                 .equ	PUD	= 2	; Pull Up Disable
                 ;.equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register A
                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                 
                 ; EICRB - External Interrupt Control Register B
                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	GICR	= EIMSK	; For compatibility
                 .equ	GIMSK	= EIMSK	; For compatibility
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	GIFR	= EIFR	; For compatibility
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 .equ	INTF2	= 2	; External Interrupt Flag 2
                 .equ	INTF3	= 3	; External Interrupt Flag 3
                 .equ	INTF4	= 4	; External Interrupt Flag 4
                 .equ	INTF5	= 5	; External Interrupt Flag 5
                 .equ	INTF6	= 6	; External Interrupt Flag 6
                 .equ	INTF7	= 7	; External Interrupt Flag 7
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 
                 
                 ; ***** PORTA ************************
                 ; PORTA - Port A Data Register
                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                 .equ	PA0	= 0	; For compatibility
                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                 .equ	PA1	= 1	; For compatibility
                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                 .equ	PA2	= 2	; For compatibility
                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                 .equ	PA3	= 3	; For compatibility
                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                 .equ	PA4	= 4	; For compatibility
                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                 .equ	PA5	= 5	; For compatibility
                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                 .equ	PA6	= 6	; For compatibility
                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                 .equ	PA7	= 7	; For compatibility
                 
                 ; DDRA - Port A Data Direction Register
                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                 
                 ; PINA - Port A Input Pins
                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                 .equ	PC7	= 7	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** PORTE ************************
                 ; PORTE - Data Register, Port E
                 .equ	PORTE0	= 0	; 
                 .equ	PE0	= 0	; For compatibility
                 .equ	PORTE1	= 1	; 
                 .equ	PE1	= 1	; For compatibility
                 .equ	PORTE2	= 2	; 
                 .equ	PE2	= 2	; For compatibility
                 .equ	PORTE3	= 3	; 
                 .equ	PE3	= 3	; For compatibility
                 .equ	PORTE4	= 4	; 
                 .equ	PE4	= 4	; For compatibility
                 .equ	PORTE5	= 5	; 
                 .equ	PE5	= 5	; For compatibility
                 .equ	PORTE6	= 6	; 
                 .equ	PE6	= 6	; For compatibility
                 .equ	PORTE7	= 7	; 
                 .equ	PE7	= 7	; For compatibility
                 
                 ; DDRE - Data Direction Register, Port E
                 .equ	DDE0	= 0	; 
                 .equ	DDE1	= 1	; 
                 .equ	DDE2	= 2	; 
                 .equ	DDE3	= 3	; 
                 .equ	DDE4	= 4	; 
                 .equ	DDE5	= 5	; 
                 .equ	DDE6	= 6	; 
                 .equ	DDE7	= 7	; 
                 
                 ; PINE - Input Pins, Port E
                 .equ	PINE0	= 0	; 
                 .equ	PINE1	= 1	; 
                 .equ	PINE2	= 2	; 
                 .equ	PINE3	= 3	; 
                 .equ	PINE4	= 4	; 
                 .equ	PINE5	= 5	; 
                 .equ	PINE6	= 6	; 
                 .equ	PINE7	= 7	; 
                 
                 
                 ; ***** PORTF ************************
                 ; PORTF - Data Register, Port F
                 .equ	PORTF0	= 0	; 
                 .equ	PF0	= 0	; For compatibility
                 .equ	PORTF1	= 1	; 
                 .equ	PF1	= 1	; For compatibility
                 .equ	PORTF2	= 2	; 
                 .equ	PF2	= 2	; For compatibility
                 .equ	PORTF3	= 3	; 
                 .equ	PF3	= 3	; For compatibility
                 .equ	PORTF4	= 4	; 
                 .equ	PF4	= 4	; For compatibility
                 .equ	PORTF5	= 5	; 
                 .equ	PF5	= 5	; For compatibility
                 .equ	PORTF6	= 6	; 
                 .equ	PF6	= 6	; For compatibility
                 .equ	PORTF7	= 7	; 
                 .equ	PF7	= 7	; For compatibility
                 
                 ; DDRF - Data Direction Register, Port F
                 .equ	DDF0	= 0	; 
                 .equ	DDF1	= 1	; 
                 .equ	DDF2	= 2	; 
                 .equ	DDF3	= 3	; 
                 .equ	DDF4	= 4	; 
                 .equ	DDF5	= 5	; 
                 .equ	DDF6	= 6	; 
                 .equ	DDF7	= 7	; 
                 
                 ; PINF - Input Pins, Port F
                 .equ	PINF0	= 0	; 
                 .equ	PINF1	= 1	; 
                 .equ	PINF2	= 2	; 
                 .equ	PINF3	= 3	; 
                 .equ	PINF4	= 4	; 
                 .equ	PINF5	= 5	; 
                 .equ	PINF6	= 6	; 
                 .equ	PINF7	= 7	; 
                 
                 
                 ; ***** PORTG ************************
                 ; PORTG - Data Register, Port G
                 .equ	PORTG0	= 0	; 
                 .equ	PG0	= 0	; For compatibility
                 .equ	PORTG1	= 1	; 
                 .equ	PG1	= 1	; For compatibility
                 .equ	PORTG2	= 2	; 
                 .equ	PG2	= 2	; For compatibility
                 .equ	PORTG3	= 3	; 
                 .equ	PG3	= 3	; For compatibility
                 .equ	PORTG4	= 4	; 
                 .equ	PG4	= 4	; For compatibility
                 
                 ; DDRG - Data Direction Register, Port G
                 .equ	DDG0	= 0	; 
                 .equ	DDG1	= 1	; 
                 .equ	DDG2	= 2	; 
                 .equ	DDG3	= 3	; 
                 .equ	DDG4	= 4	; 
                 
                 ; PING - Input Pins, Port G
                 .equ	PING0	= 0	; 
                 .equ	PING1	= 1	; 
                 .equ	PING2	= 2	; 
                 .equ	PING3	= 3	; 
                 .equ	PING4	= 4	; 
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TCCR0 - Timer/Counter Control Register
                 .equ	CS00	= 0	; Clock Select 0
                 .equ	CS01	= 1	; Clock Select 1
                 .equ	CS02	= 2	; Clock Select 2
                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                 .equ	CTC0	= WGM01	; For compatibility
                 .equ	COM00	= 4	; Compare match Output Mode 0
                 .equ	COM01	= 5	; Compare Match Output Mode 1
                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                 .equ	PWM0	= WGM00	; For compatibility
                 .equ	FOC0	= 7	; Force Output Compare
                 
                 ; TCNT0 - Timer/Counter Register
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0 - Output Compare Register
                 .equ	OCR0_0	= 0	; 
                 .equ	OCR0_1	= 1	; 
                 .equ	OCR0_2	= 2	; 
                 .equ	OCR0_3	= 3	; 
                 .equ	OCR0_4	= 4	; 
                 .equ	OCR0_5	= 5	; 
                 .equ	OCR0_6	= 6	; 
                 .equ	OCR0_7	= 7	; 
                 
                 ; ASSR - Asynchronus Status Register
                 .equ	TCR0UB	= 0	; Timer/Counter Control Register 0 Update Busy
                 .equ	OCR0UB	= 1	; Output Compare register 0 Busy
                 .equ	TCN0UB	= 2	; Timer/Counter0 Update Busy
                 .equ	AS0	= 3	; Asynchronus Timer/Counter 0
                 
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0	= 1	; Output Compare Flag 0
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                 .equ	OCIE1C	= 0	; Timer/Counter 1, Output Compare Match C Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                 .equ	OCF1C	= 0	; Timer/Counter 1, Output Compare C Match Flag
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode Bit 0
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Waveform Generation Mode Bit 1
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Clock Select bit 0
                 .equ	CS11	= 1	; Clock Select 1 bit 1
                 .equ	CS12	= 2	; Clock Select1 bit 2
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	CTC10	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	CTC11	= WGM13	; For compatibility
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1C	= 5	; Force Output Compare for channel C
                 .equ	FOC1B	= 6	; Force Output Compare for channel B
                 .equ	FOC1A	= 7	; Force Output Compare for channel A
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TCCR2 - Timer/Counter Control Register
                 .equ	CS20	= 0	; Clock Select
                 .equ	CS21	= 1	; Clock Select
                 .equ	CS22	= 2	; Clock Select
                 .equ	WGM21	= 3	; Waveform Generation Mode
                 .equ	CTC2	= WGM21	; For compatibility
                 .equ	COM20	= 4	; Compare Match Output Mode
                 .equ	COM21	= 5	; Compare Match Output Mode
                 .equ	WGM20	= 6	; Wafeform Generation Mode
                 .equ	PWM2	= WGM20	; For compatibility
                 .equ	FOC2	= 7	; Force Output Compare
                 
                 ; TCNT2 - Timer/Counter Register
                 .equ	TCNT2_0	= 0	; Timer/Counter Register Bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter Register Bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter Register Bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter Register Bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter Register Bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter Register Bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter Register Bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter Register Bit 7
                 
                 ; OCR2 - Output Compare Register
                 .equ	OCR2_0	= 0	; Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Output Compare Register Bit 7
                 
                 ; TIMSK - 
                 .equ	TOIE2	= 6	; 
                 .equ	OCIE2	= 7	; 
                 
                 ; TIFR - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                 .equ	OCF2	= 7	; Output Compare Flag 2
                 
                 
                 ; ***** TIMER_COUNTER_3 **************
                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                 .equ	OCIE3C	= 1	; Timer/Counter3, Output Compare Match Interrupt Enable
                 .equ	TOIE3	= 2	; Timer/Counter3 Overflow Interrupt Enable
                 .equ	OCIE3B	= 3	; Timer/Counter3 Output CompareB Match Interrupt Enable
                 .equ	OCIE3A	= 4	; Timer/Counter3 Output CompareA Match Interrupt Enable
                 .equ	TICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                 
                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                 .equ	OCF3C	= 1	; Timer/Counter3 Output Compare C Match Flag
                 .equ	TOV3	= 2	; Timer/Counter3 Overflow Flag
                 .equ	OCF3B	= 3	; Output Compare Flag 1B
                 .equ	OCF3A	= 4	; Output Compare Flag 1A
                 .equ	ICF3	= 5	; Input Capture Flag 1
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                 ;.equ	PSR1	= PSR321	; For compatibility
                 ;.equ	PSR2	= PSR321	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 ; TCCR3A - Timer/Counter3 Control Register A
                 .equ	WGM30	= 0	; Waveform Generation Mode Bit 0
                 .equ	PWM30	= WGM30	; For compatibility
                 .equ	WGM31	= 1	; Waveform Generation Mode Bit 1
                 .equ	PWM31	= WGM31	; For compatibility
                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                 
                 ; TCCR3B - Timer/Counter3 Control Register B
                 .equ	CS30	= 0	; Clock Select 3 bit 0
                 .equ	CS31	= 1	; Clock Select 3 bit 1
                 .equ	CS32	= 2	; Clock Select3 bit 2
                 .equ	WGM32	= 3	; Waveform Generation Mode
                 .equ	CTC30	= WGM32	; For compatibility
                 .equ	WGM33	= 4	; Waveform Generation Mode
                 .equ	CTC31	= WGM33	; For compatibility
                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                 .equ	ICNC3	= 7	; Input Capture 3  Noise Canceler
                 
                 ; TCCR3C - Timer/Counter3 Control Register C
                 .equ	FOC3C	= 5	; Force Output Compare for channel C
                 .equ	FOC3B	= 6	; Force Output Compare for channel B
                 .equ	FOC3A	= 7	; Force Output Compare for channel A
                 
                 ; TCNT3L - Timer/Counter3 Low Byte
                 .equ	TCN3L0	= 0	; Timer/Counter 3 bit 0
                 .equ	TCN3L1	= 1	; Timer/Counter 3 bit 1
                 .equ	TCN3L2	= 2	; Timer/Counter 3 bit 2
                 .equ	TCN3L3	= 3	; Timer/Counter 3 bit 3
                 .equ	TCN3L4	= 4	; Timer/Counter 3 bit 4
                 .equ	TCN3L5	= 5	; Timer/Counter 3 bit 5
                 .equ	TCN3L6	= 6	; Timer/Counter 3 bit 6
                 .equ	TCN3L7	= 7	; Timer/Counter 3 bit 7
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDTCSR	= WDTCR	; For compatibility
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDTOE	= WDCE	; For compatibility
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADCSR	= ADCSRA	; For compatibility
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADFR	= 5	; ADC  Free Running Select
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	BODEN	= 6	; Brown out detector enable
                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	CKOPT	= 4	; Oscillator Options
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	JTAGEN	= 6	; Enable JTAG
                 .equ	OCDEN	= 7	; Enable OCD
                 
                 ; EXTENDED fuse bits
                 .equ	WDTON	= 0	; Watchdog timer always on
                 .equ	M103C	= 1	; ATmega103 compatibility mode
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0xffff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 4096
                 .equ	RAMEND	= 0x10ff
                 .equ	XRAMEND	= 0xffff
                 .equ	E2END	= 0x0fff
                 .equ	EEPROMEND	= 0x0fff
                 .equ	EEADRBITS	= 12
                 #pragma AVRPART MEMORY PROG_FLASH 131072
                 #pragma AVRPART MEMORY EEPROM 4096
                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xf000
                 .equ	NRWW_STOP_ADDR	= 0xffff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xefff
                 .equ	PAGESIZE	= 128
                 .equ	FIRSTBOOTSTART	= 0xfe00
                 .equ	SECONDBOOTSTART	= 0xfc00
                 .equ	THIRDBOOTSTART	= 0xf800
                 .equ	FOURTHBOOTSTART	= 0xf000
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                 .equ	OC2addr	= 0x0012	; Timer/Counter2 Compare Match
                 .equ	OVF2addr	= 0x0014	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0016	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x0018	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x001a	; Timer/Counter Compare Match B
                 .equ	OVF1addr	= 0x001c	; Timer/Counter1 Overflow
                 .equ	OC0addr	= 0x001e	; Timer/Counter0 Compare Match
                 .equ	OVF0addr	= 0x0020	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                 .equ	URXC0addr	= 0x0024	; USART0, Rx Complete
                 .equ	UDRE0addr	= 0x0026	; USART0 Data Register Empty
                 .equ	UTXC0addr	= 0x0028	; USART0, Tx Complete
                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                 .equ	OC1Caddr	= 0x0030	; Timer/Counter1 Compare Match C
                 .equ	ICP3addr	= 0x0032	; Timer/Counter3 Capture Event
                 .equ	OC3Aaddr	= 0x0034	; Timer/Counter3 Compare Match A
                 .equ	OC3Baddr	= 0x0036	; Timer/Counter3 Compare Match B
                 .equ	OC3Caddr	= 0x0038	; Timer/Counter3 Compare Match C
                 .equ	OVF3addr	= 0x003a	; Timer/Counter3 Overflow
                 .equ	URXC1addr	= 0x003c	; USART1, Rx Complete
                 .equ	UDRE1addr	= 0x003e	; USART1, Data Register Empty
                 .equ	UTXC1addr	= 0x0040	; USART1, Tx Complete
                 .equ	TWIaddr	= 0x0042	; 2-wire Serial Interface
                 .equ	SPMRaddr	= 0x0044	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                 
                 #endif  /* _M128DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                 ; global interrupt disable
000000 94f8      	cli
                 ; initialize stack
000001 e1f0      	ldi		r31,HIGH(RAMEND)
000002 bffe      	out		SPH,r31
000003 efff      	ldi		r31,LOW(RAMEND)
000004 bffd      	out		SPL,r31
                 
                 ; initialize trigger B1
000005 e003        	ldi		r16, 0b11	; portB,1 = output (triggers)
000006 bb07        	out		DDRB, r16
                 
000007 c196      	rjmp	main
                 
                 
                     .include "./pride64_128.asm"
                 
                  * pride64_128.asm
                  *
                  *  Created: 2015/9/14 17:10:59
                  *   Author: Administrator
                  */ 
                 
                 /*
                  * 
                  */
                 
                 .EQU    PTEXT_NUM_BYTE = 8
                 .EQU	MASTER_KEY_NUM_BYTE = 16
                 .EQU	KEY0_NUM_BYTE = 8
                 .EQU	FIXED_KEYS_NUM_BYTE = 4;
                 .EQU    KEYS_NUM_BYTE = 80; half of rounds key is the same, so it can reduce to 80 bytes.
                 .EQU	KEY_SCHEDULE_ROUNDS = 21; begin with 1 not 0
                 .EQU	ENC_DEC_ROUNDS = 19
                 
                 #define KEYSCHEDULE
                 #define ENCRYPT
                 #define DECRYPT
                 
                 #ifdef KEYSCHEDULE
                 .def k11 = r4;
                 .def k13 = r5;
                 .def k15 = r6;
                 .def k17 = r7;
                 ; const values, only used in key schedule
                 .def const193 = r16;
                 .def const165 = r17;
                 .def const81  = r18;
                 .def const197 = r19;
                 #endif
                 
                 #ifdef ENCRYPT
                 .def s0 = r0
                 .def s1 = r1
                 .def s2 = r2
                 .def s3 = r3
                 .def s4 = r4
                 .def s5 = r5
                 .def s6 = r6
                 .def s7 = r7
                 
                 .def rk0 = r8
                 .def rk1 = r9
                 .def rk2 = r10
                 .def rk3 = r11
                 .def rk4 = r12
                 .def rk5 = r13
                 .def rk6 = r14
                 .def rk7 = r15
                 
                 .def t0 = r16;
                 .def t1 = r17;
                 .def t2 = r18;
                 .def t3 = r19;
                 #endif
                 
                 .def currentRound = r24;
                 .def temp = r25;
                 
                 	/*
                 	 * Subroutine: keyschedule
                 	 * Function:   compute the sub keys.
                 	 * Register:   [r0-r1] store the result of mul
                 	 *             [r4-r7] store k11(index 1 byte), k13(index 3 byte), k15(index 5 byte), k17(index 7 byte) of master key k1.
                 	 *             [r16-r19] const values
                 	 *             r24 currentRound
                 	 *             r25 temp
                 	 *             X
                 	 *             Y
                 	 */
                 #if defined(KEYSCHEDULE)
                 keyschedule:
                 	; set the fixed four bytes
000008 e0a8      	ldi r26, low(SRAM_KEYS);
000009 e0b1      	ldi r27, high(SRAM_KEYS);
00000a e5c8      	ldi r28, low(SRAM_KEYS_FIXED_FOUR);
00000b e0d1      	ldi r29, high(SRAM_KEYS_FIXED_FOUR);
00000c 2788      	clr currentRound;
                 fixedBytes:
00000d 919d      	ld temp, x+;
00000e 9611      	adiw x, 1;
00000f 9399      	st y+, temp;
000010 9583      	inc currentRound;
000011 3084      	cpi currentRound, FIXED_KEYS_NUM_BYTE;
000012 f7d1      	brne fixedBytes;
                 	; set the unfixed four bytes
000013 e0a8      	ldi r26, low(SRAM_KEYS);
000014 e0b1      	ldi r27, high(SRAM_KEYS);
000015 e0c8      	ldi r28, low(SRAM_KEYS);
000016 e0d1      	ldi r29, high(SRAM_KEYS);
000017 2788      	clr currentRound;
                 unFixedBytes:
000018 9611      	adiw x, 1;
000019 919d      	ld temp, x+;
00001a 9399      	st y+, temp;
00001b 9583      	inc currentRound;
00001c 3084      	cpi currentRound, FIXED_KEYS_NUM_BYTE;
00001d f7d1      	brne unFixedBytes;
                 	
                 	; compute round keys
00001e ec01      	ldi const193, 193;
00001f ea15      	ldi const165, 165;
000020 e521      	ldi const81, 81;
000021 ec35      	ldi const197, 197;
000022 e0a8      	ldi r26, low(SRAM_KEYS);
000023 e0b1      	ldi r27, high(SRAM_KEYS);
000024 904d      	ld k11, x+;
000025 905d      	ld k13, x+;
000026 906d      	ld k15, x+;
000027 907d      	ld k17, x+;
000028 9714      	sbiw x, 4;
000029 e081      	ldi currentRound, 1;
                 keysExtend:
00002a 9f08      	mul const193, currentRound;
00002b 0c04      	add r0, k11;
00002c 920d      	st x+, r0;
00002d 9f18      	mul const165, currentRound;
00002e 0c05      	add r0, k13;
00002f 920d      	st x+, r0;
000030 9f28      	mul const81, currentRound;
000031 0c06      	add r0, k15;
000032 920d      	st x+, r0;
000033 9f38      	mul const197, currentRound;
000034 0c07      	add r0, k17;
000035 920d      	st x+, r0;
000036 9583      	inc currentRound;
000037 3185      	cpi currentRound, KEY_SCHEDULE_ROUNDS;
000038 f789      	brne keysExtend;
000039 9508      	ret;
                 #endif
                 
                 	/*
                 	 * Subroutine: encrypt
                 	 * Function:   encyrpt the 128 bytes of data
                 	 * Register:   [r0-r7] s0-s7, plain text
                 	 *             [r8-r15], round keys
                 	 */
                 #ifdef ENCRYPT
                 encrypt:
                 	; start encyrption
00003a e5ac      	ldi r26, low(SRAM_PTEXT); x stores the current address of data
00003b e0b1      	ldi r27, high(SRAM_PTEXT);
00003c 900d      	ld s0, x+ ;
00003d 901d      	ld s1, x+ ;
00003e 902d      	ld s2, x+ ;
00003f 903d      	ld s3, x+ ;
000040 904d      	ld s4, x+ ;
000041 905d      	ld s5, x+ ;
000042 906d      	ld s6, x+ ;
000043 907d      	ld s7, x+ ;
                 	; whitening key0
000044 e0c0      	ldi r28, low(SRAM_KEY0); x stores the current address of data
000045 e0d1      	ldi r29, high(SRAM_KEY0);
000046 9089      	ld rk0, y+;
000047 9099      	ld rk1, y+;
000048 90a9      	ld rk2, y+;
000049 90b9      	ld rk3, y+;
00004a 90c9      	ld rk4, y+;
00004b 90d9      	ld rk5, y+;
00004c 90e9      	ld rk6, y+;
00004d 90f9      	ld rk7, y+;
                 	; eor k0
00004e 2408      	eor s0, rk0;
00004f 2419      	eor s1, rk1;
000050 242a      	eor s2, rk2;
000051 243b      	eor s3, rk3;
000052 244c      	eor s4, rk4;
000053 245d      	eor s5, rk5;
000054 246e      	eor s6, rk6;
000055 247f      	eor s7, rk7;
                 	
000056 2788      	clr currentRound; reset
000057 e5c8      	ldi r28, low(SRAM_KEYS_FIXED_FOUR); stores the start address of keys
000058 e0d1      	ldi r29, high(SRAM_KEYS_FIXED_FOUR);
000059 9089      	ld rk0, y+;
00005a 90a9      	ld rk2, y+;
00005b 90c9      	ld rk4, y+;
00005c 90e9      	ld rk6, y+;
00005d e0c8      	ldi r28, low(SRAM_KEYS); stores the start address of keys
00005e e0d1      	ldi r29, high(SRAM_KEYS);
                 encLoop:
00005f 9099      	ld rk1, y+;
000060 90b9      	ld rk3, y+;
000061 90d9      	ld rk5, y+;
000062 90f9      	ld rk7, y+;
                 	; eor round keys
000063 2408      	eor s0, rk0;
000064 2419      	eor s1, rk1;
000065 242a      	eor s2, rk2;
000066 243b      	eor s3, rk3;
000067 244c      	eor s4, rk4;
000068 245d      	eor s5, rk5;
000069 246e      	eor s6, rk6;
00006a 247f      	eor s7, rk7;
                 	; Substitution Layer
00006b 0180      	movw t0, s0
00006c 0191      	movw t2, s2
00006d 2002      	and s0, s2
00006e 2404      	eor s0, s4
00006f 2024      	and s2, s4
000070 2426      	eor s2, s6
000071 2013      	and s1, s3
000072 2415      	eor s1, s5
000073 2035      	and s3, s5
000074 2437      	eor s3, s7
000075 0120      	movw s4, s0
000076 0131      	movw s6, s2
000077 2046      	and s4, s6
000078 2640      	eor s4, t0
000079 2064      	and s6, s4
00007a 2662      	eor s6, t2
00007b 2057      	and s5, s7
00007c 2651      	eor s5, t1
00007d 2075      	and s7, s5
00007e 2673      	eor s7, t3
                 	; State s0, s1, s2, s3, s4, s5, s6, s7
                 	; Temporary registers t0, t1, t2, t3
                 	; Linear Layer and Inverse Linear Layer: L0
00007f 0180      	movw t0, s0 ; t1:t0 = s1:s0
000080 9402      	swap s0
000081 9412      	swap s1
000082 2401      	eor s0, s1
000083 2500      	eor t0, s0
000084 2e10      	mov s1, t0
000085 2601      	eor s0, t1
                 	; Linear Layer: L1
000086 9432      	swap s3
000087 0181      	movw t0, s2 ; t1:t0 = s3:s2
000088 0191      	movw t2, s2 ; t3:t2 = s3:s2
000089 0f00      	lsl t0
00008a 1f22      	rol t2
00008b 9516      	lsr t1
00008c 9537      	ror t3
00008d 2623      	eor s2, t3
00008e 2d02      	mov t0, s2
00008f 2622      	eor s2, t2
000090 2630      	eor s3, t0
                 	; Linear Layer: L2
000091 9442      	swap s4
000092 0182      	movw t0, s4 ; t1:t0 = s5:s4
000093 0192      	movw t2, s4 ; t3:t2 = s5:s4
000094 0f00      	lsl t0
000095 1f22      	rol t2
000096 9516      	lsr t1
000097 9537      	ror t3
000098 2643      	eor s4, t3
000099 2d04      	mov t0, s4
00009a 2642      	eor s4, t2
00009b 2650      	eor s5, t0
                 	; Linear Layer and Inverse Linear Layer: L3
00009c 0183      	movw t0, s6 ; t1:t0 = s7:s6
00009d 9462      	swap s6
00009e 9472      	swap s7
00009f 2467      	eor s6, s7
0000a0 2516      	eor t1, s6
0000a1 2e71      	mov s7, t1
0000a2 2660      	eor s6, t0
                 
0000a3 9583      	inc currentRound;
0000a4 3183      	cpi currentRound, ENC_DEC_ROUNDS;
0000a5 f011      	breq enclastRound;
0000a6 940c 005f 	jmp encLoop;
                 enclastRound:
0000a8 9099      	ld rk1, y+;
0000a9 90b9      	ld rk3, y+;
0000aa 90d9      	ld rk5, y+;
0000ab 90f9      	ld rk7, y+;
                 	; eor round keys
0000ac 2408      	eor s0, rk0;
0000ad 2419      	eor s1, rk1;
0000ae 242a      	eor s2, rk2;
0000af 243b      	eor s3, rk3;
0000b0 244c      	eor s4, rk4;
0000b1 245d      	eor s5, rk5;
0000b2 246e      	eor s6, rk6;
0000b3 247f      	eor s7, rk7;
                 	; Substitution Layer
0000b4 0180      	movw t0, s0
0000b5 0191      	movw t2, s2
0000b6 2002      	and s0, s2
0000b7 2404      	eor s0, s4
0000b8 2024      	and s2, s4
0000b9 2426      	eor s2, s6
0000ba 2013      	and s1, s3
0000bb 2415      	eor s1, s5
0000bc 2035      	and s3, s5
0000bd 2437      	eor s3, s7
0000be 0120      	movw s4, s0
0000bf 0131      	movw s6, s2
0000c0 2046      	and s4, s6
0000c1 2640      	eor s4, t0
0000c2 2064      	and s6, s4
0000c3 2662      	eor s6, t2
0000c4 2057      	and s5, s7
0000c5 2651      	eor s5, t1
0000c6 2075      	and s7, s5
0000c7 2673      	eor s7, t3
                 	; whitening key2
0000c8 e0c0      	ldi r28, low(SRAM_KEY0); x stores the current address of data
0000c9 e0d1      	ldi r29, high(SRAM_KEY0);
0000ca 9089      	ld rk0, y+;
0000cb 9099      	ld rk1, y+;
0000cc 90a9      	ld rk2, y+;
0000cd 90b9      	ld rk3, y+;
0000ce 90c9      	ld rk4, y+;
0000cf 90d9      	ld rk5, y+;
0000d0 90e9      	ld rk6, y+;
0000d1 90f9      	ld rk7, y+;
                 	; eor k0
0000d2 2408      	eor s0, rk0;
0000d3 2419      	eor s1, rk1;
0000d4 242a      	eor s2, rk2;
0000d5 243b      	eor s3, rk3;
0000d6 244c      	eor s4, rk4;
0000d7 245d      	eor s5, rk5;
0000d8 246e      	eor s6, rk6;
0000d9 247f      	eor s7, rk7;
                 	; move cipher text back to plain text
0000da 927e      	st -x, r7;
0000db 926e      	st -x, r6;
0000dc 925e      	st -x, r5;
0000dd 924e      	st -x, r4;
0000de 923e      	st -x, r3;
0000df 922e      	st -x, r2;
0000e0 921e      	st -x, r1;
0000e1 920e      	st -x, r0;
0000e2 9508      	ret;
                 #endif
                 
                 	/*
                 	 * Subroutine: decrypt
                 	 * Function:   
                 	 * Register:   
                 	 */
                 #ifdef DECRYPT
                 decrypt:
0000e3 e5ac      	ldi r26, low(SRAM_PTEXT); x stores the current address of data
0000e4 e0b1      	ldi r27, high(SRAM_PTEXT);
0000e5 900d      	ld s0, x+ ;
0000e6 901d      	ld s1, x+ ;
0000e7 902d      	ld s2, x+ ;
0000e8 903d      	ld s3, x+ ;
0000e9 904d      	ld s4, x+ ;
0000ea 905d      	ld s5, x+ ;
0000eb 906d      	ld s6, x+ ;
0000ec 907d      	ld s7, x+ ;
                 	; whitening key2
0000ed e0c0      	ldi r28, low(SRAM_KEY0); x stores the current address of data
0000ee e0d1      	ldi r29, high(SRAM_KEY0);
0000ef 9089      	ld rk0, y+;
0000f0 9099      	ld rk1, y+;
0000f1 90a9      	ld rk2, y+;
0000f2 90b9      	ld rk3, y+;
0000f3 90c9      	ld rk4, y+;
0000f4 90d9      	ld rk5, y+;
0000f5 90e9      	ld rk6, y+;
0000f6 90f9      	ld rk7, y+;
                 	; eor k0
0000f7 2408      	eor s0, rk0;
0000f8 2419      	eor s1, rk1;
0000f9 242a      	eor s2, rk2;
0000fa 243b      	eor s3, rk3;
0000fb 244c      	eor s4, rk4;
0000fc 245d      	eor s5, rk5;
0000fd 246e      	eor s6, rk6;
0000fe 247f      	eor s7, rk7;
                 	; Substitution Layer
0000ff 0180      	movw t0, s0
000100 0191      	movw t2, s2
000101 2002      	and s0, s2
000102 2404      	eor s0, s4
000103 2024      	and s2, s4
000104 2426      	eor s2, s6
000105 2013      	and s1, s3
000106 2415      	eor s1, s5
000107 2035      	and s3, s5
000108 2437      	eor s3, s7
000109 0120      	movw s4, s0
00010a 0131      	movw s6, s2
00010b 2046      	and s4, s6
00010c 2640      	eor s4, t0
00010d 2064      	and s6, s4
00010e 2662      	eor s6, t2
00010f 2057      	and s5, s7
000110 2651      	eor s5, t1
000111 2075      	and s7, s5
000112 2673      	eor s7, t3
                 	
000113 e5c8      	ldi r28, low(SRAM_KEYS_FIXED_FOUR); stores the start address of keys
000114 e0d1      	ldi r29, high(SRAM_KEYS_FIXED_FOUR);
000115 9089      	ld rk0, y+;
000116 90a9      	ld rk2, y+;
000117 90c9      	ld rk4, y+;
000118 90e9      	ld rk6, y+;
000119 e5c8      	ldi r28, low(SRAM_KEYS_FIXED_FOUR); stores the start address of keys
00011a e0d1      	ldi r29, high(SRAM_KEYS_FIXED_FOUR);
00011b 90fa      	ld rk7, -y;
00011c 90da      	ld rk5, -y;
00011d 90ba      	ld rk3, -y;
00011e 909a      	ld rk1, -y;
                 	; eor round keys
00011f 2408      	eor s0, rk0;
000120 2419      	eor s1, rk1;
000121 242a      	eor s2, rk2;
000122 243b      	eor s3, rk3;
000123 244c      	eor s4, rk4;
000124 245d      	eor s5, rk5;
000125 246e      	eor s6, rk6;
000126 247f      	eor s7, rk7;
                 
000127 2788      	clr currentRound; reset
                 decLoop:
                 	; State s0, s1, s2, s3, s4, s5, s6, s7
                 	; Temporary registers t0, t1, t2, t3
                 	; Linear Layer and Inverse Linear Layer: L0
000128 0180      	movw t0, s0 ; t1:t0 = s1:s0
000129 9402      	swap s0
00012a 9412      	swap s1
00012b 2401      	eor s0, s1
00012c 2500      	eor t0, s0
00012d 2e10      	mov s1, t0
00012e 2601      	eor s0, t1
                 	; Inverse Linear Layer: L1
00012f 0181      	movw t0, s2 ; t1:t0 = s3:s2
000130 0191      	movw t2, s2 ; t3:t2 = s3:s2
000131 9506      	lsr t0
000132 9527      	ror t2
000133 9516      	lsr t1
000134 9537      	ror t3
000135 2732      	eor t3, t2
000136 2633      	eor s3, t3
000137 9432      	swap s3
000138 2e23      	mov s2, t3
000139 9536      	lsr t3
00013a 9427      	ror s2
00013b 2622      	eor s2, t2
                 	; Inverse Linear Layer: L2
00013c 0182      	movw t0, s4 ; t1:t0 = s5:s4
00013d 0192      	movw t2, s4 ; t3:t2 = s5:s4
00013e 9506      	lsr t0
00013f 9527      	ror t2
000140 9516      	lsr t1
000141 9537      	ror t3
000142 2732      	eor t3, t2
000143 2653      	eor s5, t3
000144 2e43      	mov s4, t3
000145 9536      	lsr t3
000146 9447      	ror s4
000147 2642      	eor s4, t2
000148 9442      	swap s4
                 	; Linear Layer and Inverse Linear Layer: L3
000149 0183      	movw t0, s6 ; t1:t0 = s7:s6
00014a 9462      	swap s6
00014b 9472      	swap s7
00014c 2467      	eor s6, s7
00014d 2516      	eor t1, s6
00014e 2e71      	mov s7, t1
00014f 2660      	eor s6, t0
                 	; Substitution Layer
000150 0180      	movw t0, s0
000151 0191      	movw t2, s2
000152 2002      	and s0, s2
000153 2404      	eor s0, s4
000154 2024      	and s2, s4
000155 2426      	eor s2, s6
000156 2013      	and s1, s3
000157 2415      	eor s1, s5
000158 2035      	and s3, s5
000159 2437      	eor s3, s7
00015a 0120      	movw s4, s0
00015b 0131      	movw s6, s2
00015c 2046      	and s4, s6
00015d 2640      	eor s4, t0
00015e 2064      	and s6, s4
00015f 2662      	eor s6, t2
000160 2057      	and s5, s7
000161 2651      	eor s5, t1
000162 2075      	and s7, s5
000163 2673      	eor s7, t3
                 	; eor k
000164 90fa      	ld rk7, -y;
000165 90da      	ld rk5, -y;
000166 90ba      	ld rk3, -y;
000167 909a      	ld rk1, -y;
                 	; eor round keys
000168 2408      	eor s0, rk0;
000169 2419      	eor s1, rk1;
00016a 242a      	eor s2, rk2;
00016b 243b      	eor s3, rk3;
00016c 244c      	eor s4, rk4;
00016d 245d      	eor s5, rk5;
00016e 246e      	eor s6, rk6;
00016f 247f      	eor s7, rk7;
                 
000170 9583      	inc currentRound;
000171 3183      	cpi currentRound, ENC_DEC_ROUNDS;
000172 f011      	breq declastRound;
000173 940c 0128 	jmp decLoop;
                 declastRound:
                 	; whitening key0
000175 e0c0      	ldi r28, low(SRAM_KEY0); x stores the current address of data
000176 e0d1      	ldi r29, high(SRAM_KEY0);
000177 9089      	ld rk0, y+;
000178 9099      	ld rk1, y+;
000179 90a9      	ld rk2, y+;
00017a 90b9      	ld rk3, y+;
00017b 90c9      	ld rk4, y+;
00017c 90d9      	ld rk5, y+;
00017d 90e9      	ld rk6, y+;
00017e 90f9      	ld rk7, y+;
                 	; eor k0
00017f 2408      	eor s0, rk0;
000180 2419      	eor s1, rk1;
000181 242a      	eor s2, rk2;
000182 243b      	eor s3, rk3;
000183 244c      	eor s4, rk4;
000184 245d      	eor s5, rk5;
000185 246e      	eor s6, rk6;
000186 247f      	eor s7, rk7;
                 	; move cipher text back to plain text
000187 927e      	st -x, r7;
000188 926e      	st -x, r6;
000189 925e      	st -x, r5;
00018a 924e      	st -x, r4;
00018b 923e      	st -x, r3;
00018c 922e      	st -x, r2;
00018d 921e      	st -x, r1;
00018e 920e      	st -x, r0;
00018f 9508      	ret;
                 #endif
                 
                 .CSEG
                 ;******************** Q ELEC FUNCTIONS (START) *********************
                 ; wait : ret + 0xFF * (5*nop + 1*dec + 1*brbc)
                 wait:
000190 ef0f      	ldi		r16, 0xFF	;r16=FF
                 w_loop:
000191 0000      	nop
000192 0000      	nop
000193 0000      	nop
000194 0000      	nop
000195 0000      	nop
000196 950a      	dec		r16			; r16=r16-1
000197 f7c9      	brbc	1,w_loop	; branch sur loop si Z=0, cs si r16 != 0
000198 9508      	ret					; return from subroutine
                 
                 
                 
                 ; wait2 : r17 * wait (to be set inside) + some instructions
                 wait2:
000199 ef1f      	ldi		r17, 0xFF	;
                 w_loop2:
00019a dff5      	rcall	wait
00019b 951a      	dec		r17			; r17=r17-1
00019c f7e9      	brbc	1,w_loop2	; branch sur loop2 si Z=0, cs si r17 != 0
00019d 9508      	ret					; return from subroutine
                 ;******************** Q ELEC FUNCTIONS (END) *********************
                 
                 
                 ;******************** MAIN (START) *******************************
                 main:
00019e e0b1      	ldi 	XH, high(SRAM_PTEXT)
00019f e5ac      	ldi 	XL, low(SRAM_PTEXT)
0001a0 e028      	ldi		r18, PTEXT_NUM_BYTE
0001a1 e030      	ldi		r19, 0x0
                 PTEXT_LOOP:
0001a2 933d      	st x+, r19
0001a3 9533      	inc r19
                 	;st X+, r18
0001a4 952a      	dec r18
0001a5 f7e1      	brbc 1, PTEXT_LOOP
                 
0001a6 e0b1      	ldi 	XH, high(SRAM_PTEXT)
0001a7 e5ac      	ldi 	XL, low(SRAM_PTEXT)
0001a8 e021      	ldi r18, 0x01;
0001a9 932d      	st x+, r18;
0001aa e223      	ldi r18, 0x23;
0001ab 932d      	st x+, r18;
0001ac e425      	ldi r18, 0x45;
0001ad 932d      	st x+, r18;
0001ae e627      	ldi r18, 0x67;
0001af 932d      	st x+, r18;
0001b0 e829      	ldi r18, 0x89;
0001b1 932d      	st x+, r18;
0001b2 ea2b      	ldi r18, 0xab;
0001b3 932d      	st x+, r18;
0001b4 ec2d      	ldi r18, 0xcd;
0001b5 932d      	st x+, r18;
0001b6 ee2f      	ldi r18, 0xef;
0001b7 932d      	st x+, r18;
                 	
                 	; the whitening key 0 and first round of round keys is initialized
0001b8 e0b1      	ldi 	XH, high(SRAM_KEY0)
0001b9 e0a0      	ldi 	XL, low(SRAM_KEY0)
0001ba e120      	ldi		r18, MASTER_KEY_NUM_BYTE
0001bb 2733      	clr		r19
                 KEY_LOOP:
0001bc 933d      	st x+, r19
                 	;st X+, r18
0001bd 952a      	dec r18
0001be f7e9      	brbc 1, KEY_LOOP
                 
                 	;fedcba9876543210
0001bf e0a8      	ldi xl, low(SRAM_KEYS)
0001c0 e0b1      	ldi xh, high(SRAM_KEYS)
0001c1 ef2e      	ldi r18, 0xfe;
0001c2 932d      	st x+, r18;
0001c3 ed2c      	ldi r18, 0xdc;
0001c4 932d      	st x+, r18;
0001c5 eb2a      	ldi r18, 0xba;
0001c6 932d      	st x+, r18;
0001c7 e928      	ldi r18, 0x98;
0001c8 932d      	st x+, r18;
0001c9 e726      	ldi r18, 0x76;
0001ca 932d      	st x+, r18;
0001cb e524      	ldi r18, 0x54;
0001cc 932d      	st x+, r18;
0001cd e322      	ldi r18, 0x32;
0001ce 932d      	st x+, r18;
0001cf e120      	ldi r18, 0x10;
0001d0 932d      	st x+, r18;
                 
0001d1 9ac1      	sbi		PORTB,1		; portA,0 = high (trigger on port A0)
0001d2 0000      	nop
0001d3 0000      	nop
0001d4 0000      	nop
0001d5 0000      	nop
0001d6 98c1       	cbi		PORTB,1		; portA,0 = low
                 
0001d7 0000      	nop
0001d8 0000      	nop
0001d9 0000      	nop
0001da 0000      	nop
0001db 0000      	nop
0001dc 0000      	nop
0001dd 0000      	nop
0001de 0000      	nop
0001df 0000      	nop
0001e0 0000      	nop
                 
                 #ifdef KEYSCHEDULE
0001e1 de26      	rcall keyschedule 
                 #endif
0001e2 0000      	nop
0001e3 0000      	nop
0001e4 0000      	nop
0001e5 0000      	nop
0001e6 0000      	nop
0001e7 0000      	nop
0001e8 0000      	nop
0001e9 0000      	nop
0001ea 0000      	nop
0001eb 0000      	nop
                 #ifdef ENCRYPT	
0001ec de4d      	rcall	encrypt		; encryption routine
                 #endif
                 	
0001ed 0000      	nop
0001ee 0000      	nop
0001ef 0000      	nop
0001f0 0000      	nop
0001f1 0000      	nop
0001f2 0000      	nop
0001f3 0000      	nop
0001f4 0000      	nop
0001f5 0000      	nop
0001f6 0000      	nop
                 
                 #ifdef DECRYPT
0001f7 deeb      	rcall   decrypt      ; encryption routine
                 #endif
                 
0001f8 0000      	nop
0001f9 0000      	nop
0001fa 0000      	nop
0001fb 0000      	nop
0001fc 0000      	nop
0001fd 0000      	nop
0001fe 0000      	nop
0001ff 0000      	nop
000200 0000      	nop
000201 0000      	nop
                 
000202 9ac0      	sbi		PORTB,0		; portA,0 = high (trigger on port A0)
000203 0000      	nop
000204 0000      	nop
000205 0000      	nop
000206 0000      	nop
000207 98c0       	cbi		PORTB,0		; portA,0 = low
                 
                 
                 	;make a pause
000208 df90      	rcall	wait2
000209 df8f      	rcall	wait2
00020a df8e      	rcall	wait2
00020b df8d      	rcall	wait2
00020c df8c      	rcall	wait2
                 
                 
                 .DSEG
000100             SRAM_KEY0: .byte KEY0_NUM_BYTE;   the whitening key k0 and whitening key k2(same with k0)
000108             SRAM_KEYS: .BYTE KEYS_NUM_BYTE;   the 20*8 bytes of round keys
000158             SRAM_KEYS_FIXED_FOUR: .BYTE FIXED_KEYS_NUM_BYTE;    fixed four bytes of round keys
00015c             SRAM_PTEXT: .BYTE PTEXT_NUM_BYTE; the 16 blocks(each block has 8 bytes) of plaintext. For each block, the byte is from high to low.


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega128" register use summary:
r0 :  46 r1 :  26 r2 :  42 r3 :  28 r4 :  50 r5 :  36 r6 :  44 r7 :  36 
r8 :  14 r9 :  16 r10:  14 r11:  16 r12:  14 r13:  16 r14:  14 r15:  16 
r16:  36 r17:  18 r18:  60 r19:  25 r20:   0 r21:   0 r22:   0 r23:   0 
r24:  19 r25:   4 r26:   9 r27:   9 r28:  10 r29:  10 r30:   0 r31:   4 
x  :  63 y  :  58 z  :   0 
Registers used: 29 out of 35 (82.9%)

"ATmega128" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   2 and   :  32 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   4 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   2 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   3 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   2 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   5 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :   5 cpse  :   0 dec   :   4 elpm  :   0 eor   : 120 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   6 
jmp   :   2 ld    :  78 ldd   :   0 ldi   :  67 lds   :   0 lpm   :   0 
lsl   :   2 lsr   :   8 mov   :   8 movw  :  28 mul   :   4 muls  :   0 
mulsu :   0 neg   :   0 nop   :  53 or    :   0 ori   :   0 out   :   3 
pop   :   0 push  :   0 rcall :   9 ret   :   5 reti  :   0 rjmp  :   1 
rol   :   2 ror   :   8 sbc   :   0 sbci  :   0 sbi   :   2 sbic  :   0 
sbis  :   0 sbiw  :   1 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  40 std   :   0 
sts   :   0 sub   :   0 subi  :   0 swap  :  12 tst   :   0 wdr   :   0 

Instructions used: 32 out of 114 (28.1%)

"ATmega128" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00041a   1050      0   1050  131072   0.8%
[.dseg] 0x000100 0x000164      0    100    100    4096   2.4%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 8 warnings
