LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY lab_07_dec IS
	PORT
	(
--		clk_t		: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		clk_ref ,clk_dbg , PB0 , PB1	: IN STD_LOGIC  := '1';
		seqDetout , SSo : out std_logic := '0' ;
		QSIPO : out std_logic_vector (7 downto 0);
		A0,A1,B0,B1,C0	,Q0det ,regDete	: OUT STD_LOGIC_VECTOR (3 DOWNTO 0)
	);
END lab_07_dec;
architecture lab_07_dec_arch of lab_07_dec is

end lab_07_dec_arch