# Finite-State-Machines-
Finite State Machine in Verilog Iplementation
