OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/simproc_system/runs/RUN_2025.11.10_00.32.29/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/zerotoasic/asic_tools/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/simproc_system/runs/RUN_2025.11.10_00.32.29/tmp/17-simproc_system.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   simproc_system
Die area:                 ( 0 0 ) ( 160000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     5624
Number of terminals:      50
Number of snets:          2
Number of nets:           2712

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 212.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 93437.
[INFO DRT-0033] mcon shape region query size = 67624.
[INFO DRT-0033] met1 shape region query size = 17334.
[INFO DRT-0033] via shape region query size = 2060.
[INFO DRT-0033] met2 shape region query size = 1254.
[INFO DRT-0033] via2 shape region query size = 1648.
[INFO DRT-0033] met3 shape region query size = 1266.
[INFO DRT-0033] via3 shape region query size = 1648.
[INFO DRT-0033] met4 shape region query size = 460.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0078]   Complete 780 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 194 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1452 groups.
#scanned instances     = 5624
#unique  instances     = 212
#stdCellGenAp          = 5880
#stdCellValidPlanarAp  = 21
#stdCellValidViaAp     = 4600
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 9410
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:47, elapsed time = 00:00:23, memory = 144.72 (MB), peak = 144.72 (MB)

Number of guides:     23756

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 23 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 7789.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6170.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3774.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 565.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 257.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 11820 vertical wires in 1 frboxes and 6736 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 2078 vertical wires in 1 frboxes and 2190 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 180.71 (MB), peak = 193.70 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 180.71 (MB), peak = 193.70 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 262.25 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 351.71 (MB).
    Completing 30% with 562 violations.
    elapsed time = 00:00:13, memory = 331.04 (MB).
    Completing 40% with 562 violations.
    elapsed time = 00:00:20, memory = 371.15 (MB).
    Completing 50% with 562 violations.
    elapsed time = 00:00:24, memory = 398.90 (MB).
    Completing 60% with 1329 violations.
    elapsed time = 00:00:29, memory = 367.16 (MB).
    Completing 70% with 1329 violations.
    elapsed time = 00:00:30, memory = 371.04 (MB).
    Completing 80% with 1730 violations.
    elapsed time = 00:00:45, memory = 372.80 (MB).
    Completing 90% with 1730 violations.
    elapsed time = 00:00:52, memory = 369.18 (MB).
    Completing 100% with 2206 violations.
    elapsed time = 00:00:52, memory = 314.11 (MB).
[INFO DRT-0199]   Number of violations = 3054.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4
Cut Spacing          0      7      0      0      0      0      0      0
Metal Spacing        7      0    358      0    105      9      0      0
Min Hole             0      0      2      0      0      0      0      0
Recheck              1      0    490      0    270     68      0     19
Short                0      0   1377      1    334      3      1      2
[INFO DRT-0267] cpu time = 00:01:36, elapsed time = 00:00:53, memory = 540.36 (MB), peak = 540.36 (MB)
Total wire length = 105345 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 38200 um.
Total wire length on LAYER met2 = 49155 um.
Total wire length on LAYER met3 = 7834 um.
Total wire length on LAYER met4 = 10155 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21528.
Up-via summary (total 21528):.

------------------------
 FR_MASTERSLICE        0
            li1     9416
           met1    10845
           met2      819
           met3      448
           met4        0
------------------------
                   21528


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3054 violations.
    elapsed time = 00:00:05, memory = 570.48 (MB).
    Completing 20% with 3054 violations.
    elapsed time = 00:00:10, memory = 619.23 (MB).
    Completing 30% with 2731 violations.
    elapsed time = 00:00:13, memory = 568.44 (MB).
    Completing 40% with 2731 violations.
    elapsed time = 00:00:15, memory = 602.94 (MB).
    Completing 50% with 2731 violations.
    elapsed time = 00:00:21, memory = 640.19 (MB).
    Completing 60% with 2481 violations.
    elapsed time = 00:00:24, memory = 595.42 (MB).
    Completing 70% with 2481 violations.
    elapsed time = 00:00:26, memory = 614.92 (MB).
    Completing 80% with 2069 violations.
    elapsed time = 00:00:30, memory = 602.06 (MB).
    Completing 90% with 2069 violations.
    elapsed time = 00:00:34, memory = 619.17 (MB).
    Completing 100% with 1381 violations.
    elapsed time = 00:00:36, memory = 532.48 (MB).
[INFO DRT-0199]   Number of violations = 2217.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          1      0      0      0      0
Metal Spacing        0    185     75      5      0
Recheck              0      0      0    607    229
Short                0    983    130      1      1
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:36, memory = 540.61 (MB), peak = 640.19 (MB)
Total wire length = 104229 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 37745 um.
Total wire length on LAYER met2 = 48821 um.
Total wire length on LAYER met3 = 7682 um.
Total wire length on LAYER met4 = 9979 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21467.
Up-via summary (total 21467):.

------------------------
 FR_MASTERSLICE        0
            li1     9413
           met1    10782
           met2      840
           met3      432
           met4        0
------------------------
                   21467


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2217 violations.
    elapsed time = 00:00:00, memory = 543.23 (MB).
    Completing 20% with 2217 violations.
    elapsed time = 00:00:02, memory = 603.48 (MB).
    Completing 30% with 2192 violations.
    elapsed time = 00:00:04, memory = 543.56 (MB).
    Completing 40% with 2192 violations.
    elapsed time = 00:00:06, memory = 592.89 (MB).
    Completing 50% with 2192 violations.
    elapsed time = 00:00:10, memory = 623.27 (MB).
    Completing 60% with 2217 violations.
    elapsed time = 00:00:17, memory = 583.08 (MB).
    Completing 70% with 2217 violations.
    elapsed time = 00:00:19, memory = 622.08 (MB).
    Completing 80% with 1707 violations.
    elapsed time = 00:00:25, memory = 602.31 (MB).
    Completing 90% with 1707 violations.
    elapsed time = 00:00:30, memory = 652.98 (MB).
    Completing 100% with 1422 violations.
    elapsed time = 00:00:32, memory = 532.94 (MB).
[INFO DRT-0199]   Number of violations = 1954.
Viol/Layer        met1   met2   met3   met4
Metal Spacing      147     67      0      0
Min Hole             1      0      0      0
Recheck              0      0      0    532
Short             1065    140      1      1
[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:00:32, memory = 541.19 (MB), peak = 688.23 (MB)
Total wire length = 103851 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 37678 um.
Total wire length on LAYER met2 = 48694 um.
Total wire length on LAYER met3 = 7686 um.
Total wire length on LAYER met4 = 9791 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21263.
Up-via summary (total 21263):.

------------------------
 FR_MASTERSLICE        0
            li1     9413
           met1    10635
           met2      799
           met3      416
           met4        0
------------------------
                   21263


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1954 violations.
    elapsed time = 00:00:03, memory = 613.45 (MB).
    Completing 20% with 1954 violations.
    elapsed time = 00:00:08, memory = 614.07 (MB).
    Completing 30% with 1680 violations.
    elapsed time = 00:00:13, memory = 608.84 (MB).
    Completing 40% with 1680 violations.
    elapsed time = 00:00:21, memory = 661.62 (MB).
    Completing 50% with 1680 violations.
    elapsed time = 00:00:26, memory = 658.29 (MB).
    Completing 60% with 1201 violations.
    elapsed time = 00:00:30, memory = 633.01 (MB).
    Completing 70% with 1201 violations.
    elapsed time = 00:00:30, memory = 633.26 (MB).
    Completing 80% with 1013 violations.
    elapsed time = 00:00:35, memory = 594.34 (MB).
    Completing 90% with 1013 violations.
    elapsed time = 00:00:38, memory = 632.84 (MB).
    Completing 100% with 272 violations.
    elapsed time = 00:00:38, memory = 541.10 (MB).
[INFO DRT-0199]   Number of violations = 272.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     73     18
Short                0    154     26
[INFO DRT-0267] cpu time = 00:01:08, elapsed time = 00:00:38, memory = 541.10 (MB), peak = 688.23 (MB)
Total wire length = 103659 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35217 um.
Total wire length on LAYER met2 = 48378 um.
Total wire length on LAYER met3 = 9788 um.
Total wire length on LAYER met4 = 10275 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21972.
Up-via summary (total 21972):.

------------------------
 FR_MASTERSLICE        0
            li1     9413
           met1    10875
           met2     1215
           met3      469
           met4        0
------------------------
                   21972


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 272 violations.
    elapsed time = 00:00:00, memory = 587.60 (MB).
    Completing 20% with 272 violations.
    elapsed time = 00:00:01, memory = 599.10 (MB).
    Completing 30% with 244 violations.
    elapsed time = 00:00:03, memory = 534.20 (MB).
    Completing 40% with 244 violations.
    elapsed time = 00:00:07, memory = 655.75 (MB).
    Completing 50% with 244 violations.
    elapsed time = 00:00:08, memory = 702.12 (MB).
    Completing 60% with 123 violations.
    elapsed time = 00:00:08, memory = 593.32 (MB).
    Completing 70% with 123 violations.
    elapsed time = 00:00:09, memory = 602.82 (MB).
    Completing 80% with 112 violations.
    elapsed time = 00:00:11, memory = 538.55 (MB).
    Completing 90% with 112 violations.
    elapsed time = 00:00:12, memory = 600.43 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:15, memory = 534.55 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer        met1
Metal Spacing       19
Short               27
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:15, memory = 534.55 (MB), peak = 702.12 (MB)
Total wire length = 103684 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35098 um.
Total wire length on LAYER met2 = 48379 um.
Total wire length on LAYER met3 = 9954 um.
Total wire length on LAYER met4 = 10253 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22027.
Up-via summary (total 22027):.

------------------------
 FR_MASTERSLICE        0
            li1     9413
           met1    10911
           met2     1242
           met3      461
           met4        0
------------------------
                   22027


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 534.55 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 534.55 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:02, memory = 534.55 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:02, memory = 534.55 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:05, memory = 534.55 (MB).
    Completing 60% with 38 violations.
    elapsed time = 00:00:05, memory = 534.55 (MB).
    Completing 70% with 38 violations.
    elapsed time = 00:00:05, memory = 534.55 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:05, memory = 534.55 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:06, memory = 598.30 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:09, memory = 534.60 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1   met2
Metal Spacing        3      1
Short                1      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:09, memory = 534.60 (MB), peak = 702.12 (MB)
Total wire length = 103715 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35085 um.
Total wire length on LAYER met2 = 48364 um.
Total wire length on LAYER met3 = 9993 um.
Total wire length on LAYER met4 = 10272 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22034.
Up-via summary (total 22034):.

------------------------
 FR_MASTERSLICE        0
            li1     9413
           met1    10909
           met2     1249
           met3      463
           met4        0
------------------------
                   22034


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 534.60 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 534.60 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:01, memory = 534.60 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:01, memory = 534.60 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:01, memory = 534.60 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:01, memory = 534.60 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:01, memory = 534.60 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:01, memory = 534.60 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:01, memory = 534.60 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 534.56 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 534.56 (MB), peak = 702.12 (MB)
Total wire length = 103708 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35084 um.
Total wire length on LAYER met2 = 48357 um.
Total wire length on LAYER met3 = 9994 um.
Total wire length on LAYER met4 = 10272 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22032.
Up-via summary (total 22032):.

------------------------
 FR_MASTERSLICE        0
            li1     9413
           met1    10909
           met2     1247
           met3      463
           met4        0
------------------------
                   22032


[INFO DRT-0198] Complete detail routing.
Total wire length = 103708 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35084 um.
Total wire length on LAYER met2 = 48357 um.
Total wire length on LAYER met3 = 9994 um.
Total wire length on LAYER met4 = 10272 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22032.
Up-via summary (total 22032):.

------------------------
 FR_MASTERSLICE        0
            li1     9413
           met1    10909
           met2     1247
           met3      463
           met4        0
------------------------
                   22032


[INFO DRT-0267] cpu time = 00:05:28, elapsed time = 00:03:08, memory = 534.56 (MB), peak = 702.12 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/simproc_system/runs/RUN_2025.11.10_00.32.29/results/routing/simproc_system.odb'…
Writing netlist to '/openlane/designs/simproc_system/runs/RUN_2025.11.10_00.32.29/results/routing/simproc_system.nl.v'…
Writing powered netlist to '/openlane/designs/simproc_system/runs/RUN_2025.11.10_00.32.29/results/routing/simproc_system.pnl.v'…
Writing layout to '/openlane/designs/simproc_system/runs/RUN_2025.11.10_00.32.29/results/routing/simproc_system.def'…
