Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jun 23 14:36:19 2023
| Host         : LAPTOP-KVBO1570 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file EyeChart_Top_timing_summary_routed.rpt -pb EyeChart_Top_timing_summary_routed.pb -rpx EyeChart_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : EyeChart_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       12          
TIMING-20  Warning           Non-clocked latch                                   12          
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (11)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ec_c/FSM_onehot_rst_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ec_c/FSM_onehot_rst_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line120/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.324        0.000                      0                  202        0.225        0.000                      0                  202        3.000        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
cw0/inst/clk_in       {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0   {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cw0/inst/clk_in                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out_clk_wiz_0        32.040        0.000                      0                  133        0.225        0.000                      0                  133       19.363        0.000                       0                    55  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  
sys_clk_pin                 6.324        0.000                      0                   69        0.252        0.000                      0                   69        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out_clk_wiz_0   
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cw0/inst/clk_in
  To Clock:  cw0/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cw0/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cw0/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.040ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 1.430ns (20.229%)  route 5.639ns (79.771%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.231 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     4.435    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.559 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.358    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.482 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     6.147    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.299 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.834     7.133    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.459 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.230     8.689    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  ec_c/reg_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506    41.231    ec_c/clk_out
    SLICE_X4Y57          FDRE                                         r  ec_c/reg_cnt_reg[1]/C
                         clock pessimism              0.091    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X4Y57          FDRE (Setup_fdre_C_R)       -0.429    40.729    ec_c/reg_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                 32.040    

Slack (MET) :             32.040ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 1.430ns (20.229%)  route 5.639ns (79.771%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.231 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     4.435    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.559 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.358    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.482 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     6.147    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.299 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.834     7.133    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.459 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.230     8.689    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  ec_c/reg_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506    41.231    ec_c/clk_out
    SLICE_X4Y57          FDRE                                         r  ec_c/reg_cnt_reg[2]/C
                         clock pessimism              0.091    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X4Y57          FDRE (Setup_fdre_C_R)       -0.429    40.729    ec_c/reg_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                 32.040    

Slack (MET) :             32.040ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 1.430ns (20.229%)  route 5.639ns (79.771%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.231 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     4.435    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.559 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.358    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.482 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     6.147    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.299 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.834     7.133    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.459 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.230     8.689    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  ec_c/reg_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506    41.231    ec_c/clk_out
    SLICE_X4Y57          FDRE                                         r  ec_c/reg_cnt_reg[3]/C
                         clock pessimism              0.091    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X4Y57          FDRE (Setup_fdre_C_R)       -0.429    40.729    ec_c/reg_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                 32.040    

Slack (MET) :             32.040ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 1.430ns (20.229%)  route 5.639ns (79.771%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.231 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     4.435    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.559 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.358    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.482 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     6.147    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.299 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.834     7.133    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.459 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.230     8.689    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  ec_c/reg_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506    41.231    ec_c/clk_out
    SLICE_X4Y57          FDRE                                         r  ec_c/reg_cnt_reg[4]/C
                         clock pessimism              0.091    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X4Y57          FDRE (Setup_fdre_C_R)       -0.429    40.729    ec_c/reg_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                 32.040    

Slack (MET) :             32.181ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 1.430ns (20.641%)  route 5.498ns (79.359%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.231 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     4.435    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.559 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.358    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.482 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     6.147    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.299 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.834     7.133    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.459 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.089     8.548    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  ec_c/reg_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506    41.231    ec_c/clk_out
    SLICE_X4Y58          FDRE                                         r  ec_c/reg_cnt_reg[5]/C
                         clock pessimism              0.091    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X4Y58          FDRE (Setup_fdre_C_R)       -0.429    40.729    ec_c/reg_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 32.181    

Slack (MET) :             32.181ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 1.430ns (20.641%)  route 5.498ns (79.359%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.231 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     4.435    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.559 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.358    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.482 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     6.147    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.299 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.834     7.133    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.459 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.089     8.548    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  ec_c/reg_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506    41.231    ec_c/clk_out
    SLICE_X4Y58          FDRE                                         r  ec_c/reg_cnt_reg[6]/C
                         clock pessimism              0.091    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X4Y58          FDRE (Setup_fdre_C_R)       -0.429    40.729    ec_c/reg_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 32.181    

Slack (MET) :             32.181ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 1.430ns (20.641%)  route 5.498ns (79.359%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.231 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     4.435    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.559 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.358    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.482 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     6.147    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.299 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.834     7.133    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.459 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.089     8.548    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  ec_c/reg_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506    41.231    ec_c/clk_out
    SLICE_X4Y58          FDRE                                         r  ec_c/reg_cnt_reg[7]/C
                         clock pessimism              0.091    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X4Y58          FDRE (Setup_fdre_C_R)       -0.429    40.729    ec_c/reg_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 32.181    

Slack (MET) :             32.181ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 1.430ns (20.641%)  route 5.498ns (79.359%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.231 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     4.435    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.559 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.358    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.482 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     6.147    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.299 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.834     7.133    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.459 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.089     8.548    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  ec_c/reg_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506    41.231    ec_c/clk_out
    SLICE_X4Y58          FDRE                                         r  ec_c/reg_cnt_reg[8]/C
                         clock pessimism              0.091    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X4Y58          FDRE (Setup_fdre_C_R)       -0.429    40.729    ec_c/reg_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 32.181    

Slack (MET) :             32.465ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 1.430ns (21.536%)  route 5.210ns (78.464%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.227 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     4.435    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.559 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.358    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.482 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     6.147    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.299 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.834     7.133    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.459 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          0.801     8.260    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  ec_c/reg_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.502    41.227    ec_c/clk_out
    SLICE_X4Y63          FDRE                                         r  ec_c/reg_cnt_reg[25]/C
                         clock pessimism              0.091    41.318    
                         clock uncertainty           -0.164    41.154    
    SLICE_X4Y63          FDRE (Setup_fdre_C_R)       -0.429    40.725    ec_c/reg_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         40.725    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 32.465    

Slack (MET) :             32.486ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 1.430ns (21.592%)  route 5.193ns (78.408%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.230 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.797     4.435    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.559 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.358    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.482 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     6.147    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.299 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.834     7.133    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.459 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          0.784     8.243    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y59          FDRE                                         r  ec_c/reg_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.505    41.230    ec_c/clk_out
    SLICE_X4Y59          FDRE                                         r  ec_c/reg_cnt_reg[10]/C
                         clock pessimism              0.091    41.321    
                         clock uncertainty           -0.164    41.157    
    SLICE_X4Y59          FDRE (Setup_fdre_C_R)       -0.429    40.728    ec_c/reg_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         40.728    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                 32.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ec_c/sel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/sel_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.232ns (69.864%)  route 0.100ns (30.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590     0.590    ec_c/clk_out
    SLICE_X5Y58          FDRE                                         r  ec_c/sel_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.128     0.718 r  ec_c/sel_cnt_reg[1]/Q
                         net (fo=2, routed)           0.100     0.818    ec_c/sel_cnt[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I1_O)        0.104     0.922 r  ec_c/sel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.922    ec_c/sel_reg[1]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  ec_c/sel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860     0.860    ec_c/clk_out
    SLICE_X5Y58          FDRE                                         r  ec_c/sel_reg_reg[1]/C
                         clock pessimism             -0.271     0.590    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.107     0.697    ec_c/sel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 d2v/x_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/x_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.417%)  route 0.206ns (52.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.564     0.564    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  d2v/x_cnt_reg[4]/Q
                         net (fo=17, routed)          0.206     0.911    d2v/x_cnt[4]
    SLICE_X12Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.956 r  d2v/x_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.956    d2v/p_1_in[5]
    SLICE_X12Y53         FDRE                                         r  d2v/x_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.833     0.833    d2v/clk_out
    SLICE_X12Y53         FDRE                                         r  d2v/x_cnt_reg[5]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X12Y53         FDRE (Hold_fdre_C_D)         0.121     0.701    d2v/x_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 d2v/x_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/x_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.720%)  route 0.212ns (53.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.564     0.564    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  d2v/x_cnt_reg[4]/Q
                         net (fo=17, routed)          0.212     0.917    d2v/x_cnt[4]
    SLICE_X12Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.962 r  d2v/x_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.962    d2v/p_1_in[8]
    SLICE_X12Y54         FDRE                                         r  d2v/x_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.833     0.833    d2v/clk_out
    SLICE_X12Y54         FDRE                                         r  d2v/x_cnt_reg[8]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.120     0.697    d2v/x_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 d2v/y_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.586%)  route 0.189ns (50.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565     0.565    d2v/clk_out
    SLICE_X15Y51         FDRE                                         r  d2v/y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  d2v/y_cnt_reg[0]/Q
                         net (fo=42, routed)          0.189     0.895    d2v/y_cnt_reg[0]
    SLICE_X15Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.940 r  d2v/y_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.940    d2v/p_0_in__0[5]
    SLICE_X15Y52         FDRE                                         r  d2v/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.834     0.834    d2v/clk_out
    SLICE_X15Y52         FDRE                                         r  d2v/y_cnt_reg[5]/C
                         clock pessimism             -0.254     0.581    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.091     0.672    d2v/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 d2v/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/y_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565     0.565    d2v/clk_out
    SLICE_X14Y52         FDRE                                         r  d2v/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  d2v/y_cnt_reg[7]/Q
                         net (fo=8, routed)           0.199     0.927    d2v/y_cnt_reg[7]
    SLICE_X14Y52         LUT5 (Prop_lut5_I1_O)        0.043     0.970 r  d2v/y_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.970    d2v/p_0_in__0[9]
    SLICE_X14Y52         FDRE                                         r  d2v/y_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.834     0.834    d2v/clk_out
    SLICE_X14Y52         FDRE                                         r  d2v/y_cnt_reg[9]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.131     0.696    d2v/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ec_c/reg_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.589     0.589    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  ec_c/reg_cnt_reg[19]/Q
                         net (fo=2, routed)           0.133     0.862    ec_c/reg_cnt[19]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.973 r  ec_c/reg_cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.973    ec_c/data0[19]
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860     0.860    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[19]/C
                         clock pessimism             -0.271     0.589    
    SLICE_X4Y61          FDRE (Hold_fdre_C_D)         0.105     0.694    ec_c/reg_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 d2v/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/x_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.319%)  route 0.204ns (52.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.564     0.564    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  d2v/x_cnt_reg[2]/Q
                         net (fo=45, routed)          0.204     0.908    d2v/x_cnt[2]
    SLICE_X13Y54         LUT4 (Prop_lut4_I3_O)        0.042     0.950 r  d2v/x_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.950    d2v/p_1_in[3]
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.833     0.833    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[3]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X13Y54         FDRE (Hold_fdre_C_D)         0.107     0.671    d2v/x_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ec_c/reg_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590     0.590    ec_c/clk_out
    SLICE_X4Y58          FDRE                                         r  ec_c/reg_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  ec_c/reg_cnt_reg[7]/Q
                         net (fo=2, routed)           0.134     0.864    ec_c/reg_cnt[7]
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.975 r  ec_c/reg_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.975    ec_c/data0[7]
    SLICE_X4Y58          FDRE                                         r  ec_c/reg_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860     0.860    ec_c/clk_out
    SLICE_X4Y58          FDRE                                         r  ec_c/reg_cnt_reg[7]/C
                         clock pessimism             -0.271     0.590    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.105     0.695    ec_c/reg_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ec_c/reg_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590     0.590    ec_c/clk_out
    SLICE_X4Y57          FDRE                                         r  ec_c/reg_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  ec_c/reg_cnt_reg[3]/Q
                         net (fo=2, routed)           0.134     0.864    ec_c/reg_cnt[3]
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.975 r  ec_c/reg_cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     0.975    ec_c/data0[3]
    SLICE_X4Y57          FDRE                                         r  ec_c/reg_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860     0.860    ec_c/clk_out
    SLICE_X4Y57          FDRE                                         r  ec_c/reg_cnt_reg[3]/C
                         clock pessimism             -0.271     0.590    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.105     0.695    ec_c/reg_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ec_c/reg_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.288ns (71.311%)  route 0.116ns (28.689%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590     0.590    ec_c/clk_out
    SLICE_X5Y58          FDRE                                         r  ec_c/reg_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  ec_c/reg_cnt_reg[0]/Q
                         net (fo=3, routed)           0.116     0.847    ec_c/reg_cnt[0]
    SLICE_X4Y57          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.994 r  ec_c/reg_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     0.994    ec_c/data0[1]
    SLICE_X4Y57          FDRE                                         r  ec_c/reg_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860     0.860    ec_c/clk_out
    SLICE_X4Y57          FDRE                                         r  ec_c/reg_cnt_reg[1]/C
                         clock pessimism             -0.255     0.606    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.105     0.711    ec_c/reg_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y1    cw0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y53     d2v/x_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y53     d2v/x_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X13Y54     d2v/x_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X13Y54     d2v/x_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X13Y54     d2v/x_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y53     d2v/x_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X13Y53     d2v/x_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X13Y53     d2v/x_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    cw0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.091%)  route 2.483ns (77.909%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.665     8.333    nolabel_line120/clk_div_0
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line120/clk
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[1]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y57          FDRE (Setup_fdre_C_R)       -0.429    14.657    nolabel_line120/clk_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.091%)  route 2.483ns (77.909%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.665     8.333    nolabel_line120/clk_div_0
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line120/clk
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[2]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y57          FDRE (Setup_fdre_C_R)       -0.429    14.657    nolabel_line120/clk_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.091%)  route 2.483ns (77.909%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.665     8.333    nolabel_line120/clk_div_0
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line120/clk
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y57          FDRE (Setup_fdre_C_R)       -0.429    14.657    nolabel_line120/clk_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.091%)  route 2.483ns (77.909%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.665     8.333    nolabel_line120/clk_div_0
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line120/clk
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[4]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y57          FDRE (Setup_fdre_C_R)       -0.429    14.657    nolabel_line120/clk_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.537%)  route 2.420ns (77.463%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.602     8.270    nolabel_line120/clk_div_0
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507    14.848    nolabel_line120/clk
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[13]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line120/clk_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.537%)  route 2.420ns (77.463%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.602     8.270    nolabel_line120/clk_div_0
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507    14.848    nolabel_line120/clk
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[14]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line120/clk_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.537%)  route 2.420ns (77.463%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.602     8.270    nolabel_line120/clk_div_0
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507    14.848    nolabel_line120/clk
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[15]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line120/clk_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.537%)  route 2.420ns (77.463%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.602     8.270    nolabel_line120/clk_div_0
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507    14.848    nolabel_line120/clk
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[16]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line120/clk_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.704ns (22.647%)  route 2.405ns (77.353%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.586     8.254    nolabel_line120/clk_div_0
    SLICE_X0Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line120/clk
    SLICE_X0Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[0]/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y58          FDRE (Setup_fdre_C_R)       -0.429    14.660    nolabel_line120/clk_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.704ns (22.812%)  route 2.382ns (77.188%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line120/clk_reg_reg[3]/Q
                         net (fo=2, routed)           0.857     6.459    nolabel_line120/clk_reg[3]
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124     6.583 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.526    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.650 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.582     8.232    nolabel_line120/clk_div_0
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[5]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y58          FDRE (Setup_fdre_C_R)       -0.429    14.657    nolabel_line120/clk_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  6.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.717    v2s/clk_reg_reg_n_0_[11]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  v2s/clk_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    v2s/clk_reg_reg[8]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    v2s/clk_reg_reg_n_0_[15]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  v2s/clk_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    v2s/clk_reg_reg[12]_i_1_n_4
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    v2s/clk
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  v2s/clk_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.719    v2s/clk_reg_reg_n_0_[3]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  v2s/clk_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    v2s/clk_reg_reg[0]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    v2s/clk
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    v2s/clk_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    v2s/clk
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  v2s/clk_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.718    v2s/clk_reg_reg_n_0_[7]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  v2s/clk_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    v2s/clk_reg_reg[4]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    v2s/clk
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    v2s/clk_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[12]/Q
                         net (fo=1, routed)           0.105     1.714    v2s/clk_reg_reg_n_0_[12]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  v2s/clk_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    v2s/clk_reg_reg[12]_i_1_n_7
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[8]/Q
                         net (fo=1, routed)           0.105     1.714    v2s/clk_reg_reg_n_0_[8]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  v2s/clk_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    v2s/clk_reg_reg[8]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    v2s/clk
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  v2s/clk_reg_reg[4]/Q
                         net (fo=1, routed)           0.105     1.715    v2s/clk_reg_reg_n_0_[4]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  v2s/clk_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    v2s/clk_reg_reg[4]_i_1_n_7
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    v2s/clk
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    v2s/clk_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[10]/Q
                         net (fo=1, routed)           0.109     1.719    v2s/clk_reg_reg_n_0_[10]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  v2s/clk_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    v2s/clk_reg_reg[8]_i_1_n_5
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[14]/Q
                         net (fo=1, routed)           0.109     1.719    v2s/clk_reg_reg_n_0_[14]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  v2s/clk_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    v2s/clk_reg_reg[12]_i_1_n_5
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    v2s/clk
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  v2s/clk_reg_reg[2]/Q
                         net (fo=1, routed)           0.109     1.721    v2s/clk_reg_reg_n_0_[2]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  v2s/clk_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    v2s/clk_reg_reg[0]_i_1_n_5
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    v2s/clk
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    v2s/clk_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60    nolabel_line120/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58    nolabel_line120/clk_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59    nolabel_line120/clk_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59    nolabel_line120/clk_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59    nolabel_line120/clk_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60    nolabel_line120/clk_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60    nolabel_line120/clk_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60    nolabel_line120/clk_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60    nolabel_line120/clk_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    nolabel_line120/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    nolabel_line120/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    nolabel_line120/clk_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    nolabel_line120/clk_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    nolabel_line120/clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    nolabel_line120/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    nolabel_line120/clk_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    nolabel_line120/clk_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.664ns  (logic 5.226ns (23.058%)  route 17.438ns (76.942%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         7.223     8.676    d2v/sw_IBUF[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I1_O)        0.124     8.800 r  d2v/pix_data_reg[11]_i_1517/O
                         net (fo=1, routed)           0.000     8.800    d2v/pix_data_reg[11]_i_1517_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.152 r  d2v/pix_data_reg[11]_i_1067/O[3]
                         net (fo=4, routed)           0.966    10.119    d2v/pix_data_reg[11]_i_1067_n_4
    SLICE_X0Y45          LUT4 (Prop_lut4_I0_O)        0.306    10.425 r  d2v/pix_data_reg[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.425    d2v/pix_data_reg[11]_i_1400_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.826 r  d2v/pix_data_reg[11]_i_948/CO[3]
                         net (fo=1, routed)           0.000    10.826    d2v/pix_data_reg[11]_i_948_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.160 f  d2v/pix_data_reg[11]_i_1020/O[1]
                         net (fo=5, routed)           0.975    12.135    d2v/pix_data_reg[11]_i_1020_n_6
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.325    12.460 f  d2v/pix_data_reg[11]_i_1021/O
                         net (fo=15, routed)          0.990    13.450    d2v/pix_data_reg[11]_i_1021_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.358    13.808 r  d2v/pix_data_reg[11]_i_637/O
                         net (fo=11, routed)          1.523    15.331    d2v/pix_data_reg[11]_i_637_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    15.932 r  d2v/pix_data_reg[11]_i_324/CO[3]
                         net (fo=1, routed)           1.014    16.946    d2v/p_e/pix_data39_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  d2v/pix_data_reg[11]_i_83/O
                         net (fo=2, routed)           0.509    17.579    d2v/p_e/pix_data112_out
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.124    17.703 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          1.517    19.220    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124    19.344 r  d2v/pix_data_reg[5]_i_7/O
                         net (fo=1, routed)           0.665    20.009    d2v/p_e/pix_data1_in[5]
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124    20.133 r  d2v/pix_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.897    21.029    d2v/pix_data_e[5]
    SLICE_X8Y54          LUT4 (Prop_lut4_I1_O)        0.148    21.177 r  d2v/pix_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.820    21.998    d2v/pix_data_reg[5]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.328    22.326 r  d2v/pix_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.338    22.664    d2v_n_18
    SLICE_X8Y54          LDCE                                         r  pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.494ns  (logic 4.998ns (22.219%)  route 17.496ns (77.781%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         7.223     8.676    d2v/sw_IBUF[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I1_O)        0.124     8.800 r  d2v/pix_data_reg[11]_i_1517/O
                         net (fo=1, routed)           0.000     8.800    d2v/pix_data_reg[11]_i_1517_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.152 r  d2v/pix_data_reg[11]_i_1067/O[3]
                         net (fo=4, routed)           0.966    10.119    d2v/pix_data_reg[11]_i_1067_n_4
    SLICE_X0Y45          LUT4 (Prop_lut4_I0_O)        0.306    10.425 r  d2v/pix_data_reg[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.425    d2v/pix_data_reg[11]_i_1400_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.826 r  d2v/pix_data_reg[11]_i_948/CO[3]
                         net (fo=1, routed)           0.000    10.826    d2v/pix_data_reg[11]_i_948_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.160 f  d2v/pix_data_reg[11]_i_1020/O[1]
                         net (fo=5, routed)           0.975    12.135    d2v/pix_data_reg[11]_i_1020_n_6
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.325    12.460 f  d2v/pix_data_reg[11]_i_1021/O
                         net (fo=15, routed)          0.990    13.450    d2v/pix_data_reg[11]_i_1021_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.358    13.808 r  d2v/pix_data_reg[11]_i_637/O
                         net (fo=11, routed)          1.523    15.331    d2v/pix_data_reg[11]_i_637_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    15.932 r  d2v/pix_data_reg[11]_i_324/CO[3]
                         net (fo=1, routed)           1.014    16.946    d2v/p_e/pix_data39_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  d2v/pix_data_reg[11]_i_83/O
                         net (fo=2, routed)           0.509    17.579    d2v/p_e/pix_data112_out
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.124    17.703 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          1.523    19.226    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.124    19.350 r  d2v/pix_data_reg[3]_i_12/O
                         net (fo=1, routed)           0.670    20.020    d2v/pix_data_reg[3]_i_12_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I0_O)        0.124    20.144 r  d2v/pix_data_reg[3]_i_5/O
                         net (fo=1, routed)           1.091    21.235    d2v/pix_data_reg[3]_i_5_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.124    21.359 r  d2v/pix_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.517    21.876    d2v/pix_data_reg[3]_i_2_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.124    22.000 r  d2v/pix_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.494    22.494    d2v_n_20
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.470ns  (logic 4.998ns (22.242%)  route 17.472ns (77.757%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         7.223     8.676    d2v/sw_IBUF[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I1_O)        0.124     8.800 r  d2v/pix_data_reg[11]_i_1517/O
                         net (fo=1, routed)           0.000     8.800    d2v/pix_data_reg[11]_i_1517_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.152 r  d2v/pix_data_reg[11]_i_1067/O[3]
                         net (fo=4, routed)           0.966    10.119    d2v/pix_data_reg[11]_i_1067_n_4
    SLICE_X0Y45          LUT4 (Prop_lut4_I0_O)        0.306    10.425 r  d2v/pix_data_reg[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.425    d2v/pix_data_reg[11]_i_1400_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.826 r  d2v/pix_data_reg[11]_i_948/CO[3]
                         net (fo=1, routed)           0.000    10.826    d2v/pix_data_reg[11]_i_948_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.160 f  d2v/pix_data_reg[11]_i_1020/O[1]
                         net (fo=5, routed)           0.975    12.135    d2v/pix_data_reg[11]_i_1020_n_6
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.325    12.460 f  d2v/pix_data_reg[11]_i_1021/O
                         net (fo=15, routed)          0.990    13.450    d2v/pix_data_reg[11]_i_1021_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.358    13.808 r  d2v/pix_data_reg[11]_i_637/O
                         net (fo=11, routed)          1.523    15.331    d2v/pix_data_reg[11]_i_637_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    15.932 r  d2v/pix_data_reg[11]_i_324/CO[3]
                         net (fo=1, routed)           1.014    16.946    d2v/p_e/pix_data39_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  d2v/pix_data_reg[11]_i_83/O
                         net (fo=2, routed)           0.509    17.579    d2v/p_e/pix_data112_out
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.124    17.703 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          1.511    19.214    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124    19.338 r  d2v/pix_data_reg[6]_i_7/O
                         net (fo=1, routed)           0.665    20.003    d2v/p_e/pix_data1_in[6]
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124    20.127 r  d2v/pix_data_reg[6]_i_3/O
                         net (fo=1, routed)           0.955    21.082    d2v/pix_data_e[6]
    SLICE_X8Y54          LUT4 (Prop_lut4_I1_O)        0.124    21.206 r  d2v/pix_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.802    22.008    d2v/pix_data_reg[6]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124    22.132 r  d2v/pix_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.338    22.470    d2v_n_17
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.334ns  (logic 5.215ns (23.350%)  route 17.119ns (76.650%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         7.223     8.676    d2v/sw_IBUF[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I1_O)        0.124     8.800 r  d2v/pix_data_reg[11]_i_1517/O
                         net (fo=1, routed)           0.000     8.800    d2v/pix_data_reg[11]_i_1517_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.152 r  d2v/pix_data_reg[11]_i_1067/O[3]
                         net (fo=4, routed)           0.966    10.119    d2v/pix_data_reg[11]_i_1067_n_4
    SLICE_X0Y45          LUT4 (Prop_lut4_I0_O)        0.306    10.425 r  d2v/pix_data_reg[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.425    d2v/pix_data_reg[11]_i_1400_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.826 r  d2v/pix_data_reg[11]_i_948/CO[3]
                         net (fo=1, routed)           0.000    10.826    d2v/pix_data_reg[11]_i_948_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.160 f  d2v/pix_data_reg[11]_i_1020/O[1]
                         net (fo=5, routed)           0.975    12.135    d2v/pix_data_reg[11]_i_1020_n_6
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.325    12.460 f  d2v/pix_data_reg[11]_i_1021/O
                         net (fo=15, routed)          0.990    13.450    d2v/pix_data_reg[11]_i_1021_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.358    13.808 r  d2v/pix_data_reg[11]_i_637/O
                         net (fo=11, routed)          1.523    15.331    d2v/pix_data_reg[11]_i_637_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    15.932 r  d2v/pix_data_reg[11]_i_324/CO[3]
                         net (fo=1, routed)           1.014    16.946    d2v/p_e/pix_data39_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  d2v/pix_data_reg[11]_i_83/O
                         net (fo=2, routed)           0.498    17.568    d2v/p_e/pix_data112_out
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.124    17.692 r  d2v/pix_data_reg[11]_i_24/O
                         net (fo=12, routed)          1.374    19.066    d2v/pix_data_reg[11]_i_24_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I5_O)        0.124    19.190 r  d2v/pix_data_reg[7]_i_57/O
                         net (fo=1, routed)           0.789    19.979    d2v/p_e/pix_data[7]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124    20.103 r  d2v/pix_data_reg[7]_i_23/O
                         net (fo=1, routed)           0.831    20.934    d2v/pix_data_e[7]
    SLICE_X8Y54          LUT4 (Prop_lut4_I1_O)        0.117    21.051 r  d2v/pix_data_reg[7]_i_6/O
                         net (fo=1, routed)           0.344    21.395    d2v/pix_data_reg[7]_i_6_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.348    21.743 r  d2v/pix_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.591    22.334    d2v_n_16
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.289ns  (logic 4.998ns (22.423%)  route 17.291ns (77.577%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         7.223     8.676    d2v/sw_IBUF[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I1_O)        0.124     8.800 r  d2v/pix_data_reg[11]_i_1517/O
                         net (fo=1, routed)           0.000     8.800    d2v/pix_data_reg[11]_i_1517_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.152 r  d2v/pix_data_reg[11]_i_1067/O[3]
                         net (fo=4, routed)           0.966    10.119    d2v/pix_data_reg[11]_i_1067_n_4
    SLICE_X0Y45          LUT4 (Prop_lut4_I0_O)        0.306    10.425 r  d2v/pix_data_reg[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.425    d2v/pix_data_reg[11]_i_1400_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.826 r  d2v/pix_data_reg[11]_i_948/CO[3]
                         net (fo=1, routed)           0.000    10.826    d2v/pix_data_reg[11]_i_948_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.160 f  d2v/pix_data_reg[11]_i_1020/O[1]
                         net (fo=5, routed)           0.975    12.135    d2v/pix_data_reg[11]_i_1020_n_6
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.325    12.460 f  d2v/pix_data_reg[11]_i_1021/O
                         net (fo=15, routed)          0.990    13.450    d2v/pix_data_reg[11]_i_1021_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.358    13.808 r  d2v/pix_data_reg[11]_i_637/O
                         net (fo=11, routed)          1.523    15.331    d2v/pix_data_reg[11]_i_637_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    15.932 r  d2v/pix_data_reg[11]_i_324/CO[3]
                         net (fo=1, routed)           1.014    16.946    d2v/p_e/pix_data39_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  d2v/pix_data_reg[11]_i_83/O
                         net (fo=2, routed)           0.498    17.568    d2v/p_e/pix_data112_out
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.124    17.692 r  d2v/pix_data_reg[11]_i_24/O
                         net (fo=12, routed)          1.527    19.219    d2v/pix_data_reg[11]_i_24_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.124    19.343 r  d2v/pix_data_reg[0]_i_6/O
                         net (fo=1, routed)           0.712    20.055    d2v/pix_data_reg[0]_i_6_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I2_O)        0.124    20.179 r  d2v/pix_data_reg[0]_i_3/O
                         net (fo=1, routed)           0.848    21.027    d2v/pix_data_reg[0]_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.124    21.151 r  d2v/pix_data_reg[0]_i_2/O
                         net (fo=1, routed)           0.520    21.671    d2v/pix_data_reg[0]_i_2_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.124    21.795 r  d2v/pix_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.493    22.289    d2v_n_23
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.178ns  (logic 4.998ns (22.535%)  route 17.180ns (77.465%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         7.223     8.676    d2v/sw_IBUF[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I1_O)        0.124     8.800 r  d2v/pix_data_reg[11]_i_1517/O
                         net (fo=1, routed)           0.000     8.800    d2v/pix_data_reg[11]_i_1517_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.152 r  d2v/pix_data_reg[11]_i_1067/O[3]
                         net (fo=4, routed)           0.966    10.119    d2v/pix_data_reg[11]_i_1067_n_4
    SLICE_X0Y45          LUT4 (Prop_lut4_I0_O)        0.306    10.425 r  d2v/pix_data_reg[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.425    d2v/pix_data_reg[11]_i_1400_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.826 r  d2v/pix_data_reg[11]_i_948/CO[3]
                         net (fo=1, routed)           0.000    10.826    d2v/pix_data_reg[11]_i_948_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.160 f  d2v/pix_data_reg[11]_i_1020/O[1]
                         net (fo=5, routed)           0.975    12.135    d2v/pix_data_reg[11]_i_1020_n_6
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.325    12.460 f  d2v/pix_data_reg[11]_i_1021/O
                         net (fo=15, routed)          0.990    13.450    d2v/pix_data_reg[11]_i_1021_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.358    13.808 r  d2v/pix_data_reg[11]_i_637/O
                         net (fo=11, routed)          1.523    15.331    d2v/pix_data_reg[11]_i_637_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    15.932 r  d2v/pix_data_reg[11]_i_324/CO[3]
                         net (fo=1, routed)           1.014    16.946    d2v/p_e/pix_data39_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  d2v/pix_data_reg[11]_i_83/O
                         net (fo=2, routed)           0.509    17.579    d2v/p_e/pix_data112_out
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.124    17.703 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          1.165    18.867    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124    18.991 r  d2v/pix_data_reg[2]_i_4/O
                         net (fo=1, routed)           0.689    19.681    d2v/pix_data_reg[2]_i_4_n_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    19.805 r  d2v/pix_data_reg[2]_i_3/O
                         net (fo=1, routed)           1.060    20.865    d2v/pix_data_reg[2]_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.124    20.989 r  d2v/pix_data_reg[2]_i_2/O
                         net (fo=1, routed)           0.727    21.716    d2v/pix_data_reg[2]_i_2_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.124    21.840 r  d2v/pix_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.338    22.178    d2v_n_21
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.952ns  (logic 4.998ns (22.767%)  route 16.954ns (77.233%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         7.223     8.676    d2v/sw_IBUF[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I1_O)        0.124     8.800 r  d2v/pix_data_reg[11]_i_1517/O
                         net (fo=1, routed)           0.000     8.800    d2v/pix_data_reg[11]_i_1517_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.152 r  d2v/pix_data_reg[11]_i_1067/O[3]
                         net (fo=4, routed)           0.966    10.119    d2v/pix_data_reg[11]_i_1067_n_4
    SLICE_X0Y45          LUT4 (Prop_lut4_I0_O)        0.306    10.425 r  d2v/pix_data_reg[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.425    d2v/pix_data_reg[11]_i_1400_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.826 r  d2v/pix_data_reg[11]_i_948/CO[3]
                         net (fo=1, routed)           0.000    10.826    d2v/pix_data_reg[11]_i_948_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.160 f  d2v/pix_data_reg[11]_i_1020/O[1]
                         net (fo=5, routed)           0.975    12.135    d2v/pix_data_reg[11]_i_1020_n_6
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.325    12.460 f  d2v/pix_data_reg[11]_i_1021/O
                         net (fo=15, routed)          0.990    13.450    d2v/pix_data_reg[11]_i_1021_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.358    13.808 r  d2v/pix_data_reg[11]_i_637/O
                         net (fo=11, routed)          1.523    15.331    d2v/pix_data_reg[11]_i_637_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    15.932 r  d2v/pix_data_reg[11]_i_324/CO[3]
                         net (fo=1, routed)           1.014    16.946    d2v/p_e/pix_data39_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  d2v/pix_data_reg[11]_i_83/O
                         net (fo=2, routed)           0.509    17.579    d2v/p_e/pix_data112_out
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.124    17.703 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          1.049    18.752    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124    18.876 r  d2v/pix_data_reg[1]_i_4/O
                         net (fo=1, routed)           0.689    19.565    d2v/pix_data_reg[1]_i_4_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I0_O)        0.124    19.689 r  d2v/pix_data_reg[1]_i_3/O
                         net (fo=1, routed)           1.212    20.901    d2v/pix_data_reg[1]_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.124    21.025 r  d2v/pix_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.803    21.828    d2v/pix_data_reg[1]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124    21.952 r  d2v/pix_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    21.952    d2v_n_22
    SLICE_X10Y54         LDCE                                         r  pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.147ns  (logic 4.998ns (23.634%)  route 16.149ns (76.366%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         7.223     8.676    d2v/sw_IBUF[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I1_O)        0.124     8.800 r  d2v/pix_data_reg[11]_i_1517/O
                         net (fo=1, routed)           0.000     8.800    d2v/pix_data_reg[11]_i_1517_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.152 r  d2v/pix_data_reg[11]_i_1067/O[3]
                         net (fo=4, routed)           0.966    10.119    d2v/pix_data_reg[11]_i_1067_n_4
    SLICE_X0Y45          LUT4 (Prop_lut4_I0_O)        0.306    10.425 r  d2v/pix_data_reg[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.425    d2v/pix_data_reg[11]_i_1400_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.826 r  d2v/pix_data_reg[11]_i_948/CO[3]
                         net (fo=1, routed)           0.000    10.826    d2v/pix_data_reg[11]_i_948_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.160 f  d2v/pix_data_reg[11]_i_1020/O[1]
                         net (fo=5, routed)           0.975    12.135    d2v/pix_data_reg[11]_i_1020_n_6
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.325    12.460 f  d2v/pix_data_reg[11]_i_1021/O
                         net (fo=15, routed)          0.990    13.450    d2v/pix_data_reg[11]_i_1021_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.358    13.808 r  d2v/pix_data_reg[11]_i_637/O
                         net (fo=11, routed)          1.523    15.331    d2v/pix_data_reg[11]_i_637_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    15.932 r  d2v/pix_data_reg[11]_i_324/CO[3]
                         net (fo=1, routed)           1.014    16.946    d2v/p_e/pix_data39_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  d2v/pix_data_reg[11]_i_83/O
                         net (fo=2, routed)           0.498    17.568    d2v/p_e/pix_data112_out
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.124    17.692 r  d2v/pix_data_reg[11]_i_24/O
                         net (fo=12, routed)          1.139    18.831    d2v/pix_data_reg[11]_i_24_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124    18.955 r  d2v/pix_data_reg[4]_i_5/O
                         net (fo=1, routed)           0.661    19.616    d2v/p_e/pix_data[4]
    SLICE_X6Y56          LUT6 (Prop_lut6_I1_O)        0.124    19.740 r  d2v/pix_data_reg[4]_i_3/O
                         net (fo=1, routed)           0.666    20.406    d2v/pix_data_e[4]
    SLICE_X8Y54          LUT4 (Prop_lut4_I1_O)        0.124    20.530 r  d2v/pix_data_reg[4]_i_2/O
                         net (fo=1, routed)           0.493    21.023    d2v/pix_data_reg[4]_i_2_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    21.147 r  d2v/pix_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    21.147    d2v_n_19
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.780ns  (logic 4.874ns (23.455%)  route 15.906ns (76.545%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         7.223     8.676    d2v/sw_IBUF[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I1_O)        0.124     8.800 r  d2v/pix_data_reg[11]_i_1517/O
                         net (fo=1, routed)           0.000     8.800    d2v/pix_data_reg[11]_i_1517_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.152 r  d2v/pix_data_reg[11]_i_1067/O[3]
                         net (fo=4, routed)           0.966    10.119    d2v/pix_data_reg[11]_i_1067_n_4
    SLICE_X0Y45          LUT4 (Prop_lut4_I0_O)        0.306    10.425 r  d2v/pix_data_reg[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.425    d2v/pix_data_reg[11]_i_1400_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.826 r  d2v/pix_data_reg[11]_i_948/CO[3]
                         net (fo=1, routed)           0.000    10.826    d2v/pix_data_reg[11]_i_948_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.160 f  d2v/pix_data_reg[11]_i_1020/O[1]
                         net (fo=5, routed)           0.975    12.135    d2v/pix_data_reg[11]_i_1020_n_6
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.325    12.460 f  d2v/pix_data_reg[11]_i_1021/O
                         net (fo=15, routed)          0.990    13.450    d2v/pix_data_reg[11]_i_1021_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.358    13.808 r  d2v/pix_data_reg[11]_i_637/O
                         net (fo=11, routed)          1.523    15.331    d2v/pix_data_reg[11]_i_637_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    15.932 r  d2v/pix_data_reg[11]_i_324/CO[3]
                         net (fo=1, routed)           1.014    16.946    d2v/p_e/pix_data39_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  d2v/pix_data_reg[11]_i_83/O
                         net (fo=2, routed)           0.498    17.568    d2v/p_e/pix_data112_out
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.124    17.692 r  d2v/pix_data_reg[11]_i_24/O
                         net (fo=12, routed)          1.360    19.052    d2v/pix_data_reg[11]_i_24_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I5_O)        0.124    19.176 r  d2v/pix_data_reg[9]_i_4/O
                         net (fo=1, routed)           0.473    19.649    d2v/p_e/pix_data[9]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124    19.773 r  d2v/pix_data_reg[9]_i_2/O
                         net (fo=1, routed)           0.551    20.325    d2v/pix_data_e[9]
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.124    20.449 r  d2v/pix_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.331    20.780    d2v_n_14
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.735ns  (logic 4.874ns (23.505%)  route 15.861ns (76.495%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         7.223     8.676    d2v/sw_IBUF[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I1_O)        0.124     8.800 r  d2v/pix_data_reg[11]_i_1517/O
                         net (fo=1, routed)           0.000     8.800    d2v/pix_data_reg[11]_i_1517_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.152 r  d2v/pix_data_reg[11]_i_1067/O[3]
                         net (fo=4, routed)           0.966    10.119    d2v/pix_data_reg[11]_i_1067_n_4
    SLICE_X0Y45          LUT4 (Prop_lut4_I0_O)        0.306    10.425 r  d2v/pix_data_reg[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.425    d2v/pix_data_reg[11]_i_1400_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.826 r  d2v/pix_data_reg[11]_i_948/CO[3]
                         net (fo=1, routed)           0.000    10.826    d2v/pix_data_reg[11]_i_948_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.160 f  d2v/pix_data_reg[11]_i_1020/O[1]
                         net (fo=5, routed)           0.975    12.135    d2v/pix_data_reg[11]_i_1020_n_6
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.325    12.460 f  d2v/pix_data_reg[11]_i_1021/O
                         net (fo=15, routed)          0.990    13.450    d2v/pix_data_reg[11]_i_1021_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.358    13.808 r  d2v/pix_data_reg[11]_i_637/O
                         net (fo=11, routed)          1.523    15.331    d2v/pix_data_reg[11]_i_637_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    15.932 r  d2v/pix_data_reg[11]_i_324/CO[3]
                         net (fo=1, routed)           1.014    16.946    d2v/p_e/pix_data39_in
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  d2v/pix_data_reg[11]_i_83/O
                         net (fo=2, routed)           0.509    17.579    d2v/p_e/pix_data112_out
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.124    17.703 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          0.964    18.667    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.124    18.791 r  d2v/pix_data_reg[11]_i_9/O
                         net (fo=1, routed)           0.667    19.458    d2v/p_e/pix_data1_in[11]
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.124    19.582 r  d2v/pix_data_reg[11]_i_3/O
                         net (fo=1, routed)           1.029    20.611    d2v/pix_data_e[11]
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.124    20.735 r  d2v/pix_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    20.735    d2v_n_12
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.711%)  route 0.196ns (51.289%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.196     0.337    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.382 r  nolabel_line120/clr_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.382    nolabel_line120/clr_cnt[2]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.190ns (49.242%)  route 0.196ns (50.758%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.196     0.337    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I2_O)        0.049     0.386 r  nolabel_line120/clr_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.386    nolabel_line120/clr_cnt[3]_i_2_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.183ns (45.383%)  route 0.220ns (54.617%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.220     0.361    nolabel_line120/clr_cnt[0]
    SLICE_X0Y55          LUT2 (Prop_lut2_I0_O)        0.042     0.403 r  nolabel_line120/clr_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.403    nolabel_line120/clr_cnt[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.787%)  route 0.220ns (54.213%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.220     0.361    nolabel_line120/clr_cnt[0]
    SLICE_X0Y55          LUT1 (Prop_lut1_I0_O)        0.045     0.406 r  nolabel_line120/clr_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.406    nolabel_line120/clr_cnt[0]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.226ns (39.996%)  route 0.339ns (60.004%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.155     0.283    nolabel_line120/clr_cnt[3]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.098     0.381 r  nolabel_line120/clr_cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.565    nolabel_line120/clr_cnt[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.226ns (39.996%)  route 0.339ns (60.004%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.155     0.283    nolabel_line120/clr_cnt[3]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.098     0.381 r  nolabel_line120/clr_cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.565    nolabel_line120/clr_cnt[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.226ns (39.996%)  route 0.339ns (60.004%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.155     0.283    nolabel_line120/clr_cnt[3]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.098     0.381 r  nolabel_line120/clr_cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.565    nolabel_line120/clr_cnt[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.226ns (39.996%)  route 0.339ns (60.004%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.155     0.283    nolabel_line120/clr_cnt[3]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.098     0.381 r  nolabel_line120/clr_cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.565    nolabel_line120/clr_cnt[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            pix_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.560ns  (logic 0.279ns (17.890%)  route 1.281ns (82.110%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=12, routed)          1.281     1.515    d2v/sw_IBUF[5]
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.045     1.560 r  d2v/pix_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.560    d2v_n_15
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            pix_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 0.279ns (16.750%)  route 1.387ns (83.250%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=12, routed)          1.272     1.506    d2v/sw_IBUF[5]
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.045     1.551 r  d2v/pix_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.115     1.666    d2v_n_14
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d2v/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.472ns  (logic 3.729ns (20.188%)  route 14.743ns (79.812%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.557     1.557    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.419     1.976 f  d2v/x_cnt_reg[3]/Q
                         net (fo=22, routed)          1.011     2.987    d2v/x_cnt[3]
    SLICE_X14Y53         LUT4 (Prop_lut4_I3_O)        0.321     3.308 r  d2v/x_cnt[8]_i_2/O
                         net (fo=16, routed)          0.882     4.191    d2v/x_cnt[8]_i_2_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I2_O)        0.328     4.519 r  d2v/pix_data_reg[11]_i_27/O
                         net (fo=15, routed)          1.056     5.575    d2v/pix_data_reg[11]_i_27_n_0
    SLICE_X12Y52         LUT5 (Prop_lut5_I0_O)        0.150     5.725 r  d2v/pix_data_reg[11]_i_143/O
                         net (fo=127, routed)         4.508    10.233    d2v/pix_x[5]
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.328    10.561 r  d2v/pix_data_reg[11]_i_2106/O
                         net (fo=1, routed)           0.522    11.084    d2v/pix_data_reg[11]_i_2106_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  d2v/pix_data_reg[11]_i_2080/O
                         net (fo=1, routed)           0.000    11.208    d2v/pix_data_reg[11]_i_2080_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.588 r  d2v/pix_data_reg[11]_i_1914/CO[3]
                         net (fo=1, routed)           0.000    11.588    d2v/pix_data_reg[11]_i_1914_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.705 r  d2v/pix_data_reg[11]_i_1580/CO[3]
                         net (fo=1, routed)           0.000    11.705    d2v/pix_data_reg[11]_i_1580_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.822 r  d2v/pix_data_reg[11]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    d2v/pix_data_reg[11]_i_1135_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.939 f  d2v/pix_data_reg[11]_i_725/CO[3]
                         net (fo=1, routed)           1.336    13.275    d2v/p_e_c/pix_data332_in
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.124    13.399 f  d2v/pix_data_reg[11]_i_349/O
                         net (fo=1, routed)           0.931    14.329    d2v/pix_data_reg[11]_i_349_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.124    14.453 r  d2v/pix_data_reg[11]_i_95/O
                         net (fo=1, routed)           1.139    15.592    d2v/pix_data_reg[11]_i_95_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    15.716 f  d2v/pix_data_reg[11]_i_28/O
                         net (fo=1, routed)           0.162    15.878    d2v/pix_data_reg[11]_i_28_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.124    16.002 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.203    17.205    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I4_O)        0.152    17.357 r  d2v/pix_data_reg[7]_i_24/O
                         net (fo=4, routed)           0.833    18.190    d2v/pix_data_e_c[7]
    SLICE_X8Y54          LUT4 (Prop_lut4_I3_O)        0.352    18.542 r  d2v/pix_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.820    19.362    d2v/pix_data_reg[5]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.328    19.690 r  d2v/pix_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.338    20.029    d2v_n_18
    SLICE_X8Y54          LDCE                                         r  pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.470ns  (logic 3.751ns (20.308%)  route 14.719ns (79.692%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.557     1.557    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.419     1.976 f  d2v/x_cnt_reg[3]/Q
                         net (fo=22, routed)          1.011     2.987    d2v/x_cnt[3]
    SLICE_X14Y53         LUT4 (Prop_lut4_I3_O)        0.321     3.308 r  d2v/x_cnt[8]_i_2/O
                         net (fo=16, routed)          0.882     4.191    d2v/x_cnt[8]_i_2_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I2_O)        0.328     4.519 r  d2v/pix_data_reg[11]_i_27/O
                         net (fo=15, routed)          1.056     5.575    d2v/pix_data_reg[11]_i_27_n_0
    SLICE_X12Y52         LUT5 (Prop_lut5_I0_O)        0.150     5.725 r  d2v/pix_data_reg[11]_i_143/O
                         net (fo=127, routed)         4.508    10.233    d2v/pix_x[5]
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.328    10.561 r  d2v/pix_data_reg[11]_i_2106/O
                         net (fo=1, routed)           0.522    11.084    d2v/pix_data_reg[11]_i_2106_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  d2v/pix_data_reg[11]_i_2080/O
                         net (fo=1, routed)           0.000    11.208    d2v/pix_data_reg[11]_i_2080_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.588 r  d2v/pix_data_reg[11]_i_1914/CO[3]
                         net (fo=1, routed)           0.000    11.588    d2v/pix_data_reg[11]_i_1914_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.705 r  d2v/pix_data_reg[11]_i_1580/CO[3]
                         net (fo=1, routed)           0.000    11.705    d2v/pix_data_reg[11]_i_1580_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.822 r  d2v/pix_data_reg[11]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    d2v/pix_data_reg[11]_i_1135_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.939 f  d2v/pix_data_reg[11]_i_725/CO[3]
                         net (fo=1, routed)           1.336    13.275    d2v/p_e_c/pix_data332_in
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.124    13.399 f  d2v/pix_data_reg[11]_i_349/O
                         net (fo=1, routed)           0.931    14.329    d2v/pix_data_reg[11]_i_349_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.124    14.453 r  d2v/pix_data_reg[11]_i_95/O
                         net (fo=1, routed)           1.139    15.592    d2v/pix_data_reg[11]_i_95_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    15.716 f  d2v/pix_data_reg[11]_i_28/O
                         net (fo=1, routed)           0.162    15.878    d2v/pix_data_reg[11]_i_28_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.124    16.002 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.203    17.205    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I4_O)        0.152    17.357 r  d2v/pix_data_reg[7]_i_24/O
                         net (fo=4, routed)           1.034    18.391    d2v/pix_data_e_c[7]
    SLICE_X8Y54          LUT4 (Prop_lut4_I3_O)        0.354    18.745 r  d2v/pix_data_reg[7]_i_6/O
                         net (fo=1, routed)           0.344    19.089    d2v/pix_data_reg[7]_i_6_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.348    19.437 r  d2v/pix_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.591    20.027    d2v_n_16
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.424ns  (logic 3.499ns (18.991%)  route 14.925ns (81.009%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.557     1.557    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.419     1.976 f  d2v/x_cnt_reg[3]/Q
                         net (fo=22, routed)          1.011     2.987    d2v/x_cnt[3]
    SLICE_X14Y53         LUT4 (Prop_lut4_I3_O)        0.321     3.308 r  d2v/x_cnt[8]_i_2/O
                         net (fo=16, routed)          0.882     4.191    d2v/x_cnt[8]_i_2_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I2_O)        0.328     4.519 r  d2v/pix_data_reg[11]_i_27/O
                         net (fo=15, routed)          1.056     5.575    d2v/pix_data_reg[11]_i_27_n_0
    SLICE_X12Y52         LUT5 (Prop_lut5_I0_O)        0.150     5.725 r  d2v/pix_data_reg[11]_i_143/O
                         net (fo=127, routed)         4.508    10.233    d2v/pix_x[5]
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.328    10.561 r  d2v/pix_data_reg[11]_i_2106/O
                         net (fo=1, routed)           0.522    11.084    d2v/pix_data_reg[11]_i_2106_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  d2v/pix_data_reg[11]_i_2080/O
                         net (fo=1, routed)           0.000    11.208    d2v/pix_data_reg[11]_i_2080_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.588 r  d2v/pix_data_reg[11]_i_1914/CO[3]
                         net (fo=1, routed)           0.000    11.588    d2v/pix_data_reg[11]_i_1914_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.705 r  d2v/pix_data_reg[11]_i_1580/CO[3]
                         net (fo=1, routed)           0.000    11.705    d2v/pix_data_reg[11]_i_1580_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.822 r  d2v/pix_data_reg[11]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    d2v/pix_data_reg[11]_i_1135_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.939 f  d2v/pix_data_reg[11]_i_725/CO[3]
                         net (fo=1, routed)           1.336    13.275    d2v/p_e_c/pix_data332_in
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.124    13.399 f  d2v/pix_data_reg[11]_i_349/O
                         net (fo=1, routed)           0.931    14.329    d2v/pix_data_reg[11]_i_349_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.124    14.453 r  d2v/pix_data_reg[11]_i_95/O
                         net (fo=1, routed)           1.139    15.592    d2v/pix_data_reg[11]_i_95_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    15.716 f  d2v/pix_data_reg[11]_i_28/O
                         net (fo=1, routed)           0.162    15.878    d2v/pix_data_reg[11]_i_28_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.124    16.002 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.203    17.205    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I4_O)        0.152    17.357 r  d2v/pix_data_reg[7]_i_24/O
                         net (fo=4, routed)           1.034    18.391    d2v/pix_data_e_c[7]
    SLICE_X8Y54          LUT4 (Prop_lut4_I3_O)        0.326    18.717 r  d2v/pix_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.802    19.519    d2v/pix_data_reg[6]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.643 r  d2v/pix_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.338    19.981    d2v_n_17
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.576ns  (logic 3.499ns (19.907%)  route 14.077ns (80.092%))
  Logic Levels:           16  (CARRY4=4 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.557     1.557    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.419     1.976 f  d2v/x_cnt_reg[3]/Q
                         net (fo=22, routed)          1.011     2.987    d2v/x_cnt[3]
    SLICE_X14Y53         LUT4 (Prop_lut4_I3_O)        0.321     3.308 r  d2v/x_cnt[8]_i_2/O
                         net (fo=16, routed)          0.882     4.191    d2v/x_cnt[8]_i_2_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I2_O)        0.328     4.519 r  d2v/pix_data_reg[11]_i_27/O
                         net (fo=15, routed)          1.056     5.575    d2v/pix_data_reg[11]_i_27_n_0
    SLICE_X12Y52         LUT5 (Prop_lut5_I0_O)        0.150     5.725 r  d2v/pix_data_reg[11]_i_143/O
                         net (fo=127, routed)         4.508    10.233    d2v/pix_x[5]
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.328    10.561 r  d2v/pix_data_reg[11]_i_2106/O
                         net (fo=1, routed)           0.522    11.084    d2v/pix_data_reg[11]_i_2106_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  d2v/pix_data_reg[11]_i_2080/O
                         net (fo=1, routed)           0.000    11.208    d2v/pix_data_reg[11]_i_2080_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.588 r  d2v/pix_data_reg[11]_i_1914/CO[3]
                         net (fo=1, routed)           0.000    11.588    d2v/pix_data_reg[11]_i_1914_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.705 r  d2v/pix_data_reg[11]_i_1580/CO[3]
                         net (fo=1, routed)           0.000    11.705    d2v/pix_data_reg[11]_i_1580_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.822 r  d2v/pix_data_reg[11]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    d2v/pix_data_reg[11]_i_1135_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.939 f  d2v/pix_data_reg[11]_i_725/CO[3]
                         net (fo=1, routed)           1.336    13.275    d2v/p_e_c/pix_data332_in
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.124    13.399 f  d2v/pix_data_reg[11]_i_349/O
                         net (fo=1, routed)           0.931    14.329    d2v/pix_data_reg[11]_i_349_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.124    14.453 r  d2v/pix_data_reg[11]_i_95/O
                         net (fo=1, routed)           1.139    15.592    d2v/pix_data_reg[11]_i_95_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    15.716 f  d2v/pix_data_reg[11]_i_28/O
                         net (fo=1, routed)           0.162    15.878    d2v/pix_data_reg[11]_i_28_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.124    16.002 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.203    17.205    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I4_O)        0.152    17.357 r  d2v/pix_data_reg[7]_i_24/O
                         net (fo=4, routed)           0.833    18.190    d2v/pix_data_e_c[7]
    SLICE_X8Y54          LUT4 (Prop_lut4_I3_O)        0.326    18.516 r  d2v/pix_data_reg[4]_i_2/O
                         net (fo=1, routed)           0.493    19.009    d2v/pix_data_reg[4]_i_2_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    19.133 r  d2v/pix_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    19.133    d2v_n_19
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.407ns  (logic 2.872ns (16.499%)  route 14.535ns (83.501%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     1.558    d2v/clk_out
    SLICE_X15Y51         FDRE                                         r  d2v/y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  d2v/y_cnt_reg[0]/Q
                         net (fo=42, routed)          0.942     2.956    d2v/y_cnt_reg[0]
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.080 r  d2v/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.006     4.086    d2v/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I4_O)        0.124     4.210 r  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          0.814     5.025    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.149 r  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         1.774     6.923    d2v/pix_y[9]
    SLICE_X14Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.047 f  d2v/pix_data_reg[11]_i_220/O
                         net (fo=83, routed)          3.905    10.952    d2v/pix_data_reg[11]_i_220_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.124    11.076 r  d2v/pix_data_reg[11]_i_527/O
                         net (fo=1, routed)           0.000    11.076    d2v/pix_data_reg[11]_i_527_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.608 r  d2v/pix_data_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    11.608    d2v/pix_data_reg[11]_i_274_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.879 r  d2v/pix_data_reg[11]_i_69/CO[0]
                         net (fo=3, routed)           1.030    12.909    d2v/p_e/pix_data30_in
    SLICE_X3Y50          LUT4 (Prop_lut4_I3_O)        0.373    13.282 r  d2v/pix_data_reg[11]_i_86/O
                         net (fo=1, routed)           0.962    14.244    d2v/pix_data_reg[11]_i_86_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.124    14.368 r  d2v/pix_data_reg[11]_i_24/O
                         net (fo=12, routed)          1.527    15.895    d2v/pix_data_reg[11]_i_24_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.124    16.019 r  d2v/pix_data_reg[0]_i_6/O
                         net (fo=1, routed)           0.712    16.731    d2v/pix_data_reg[0]_i_6_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I2_O)        0.124    16.855 r  d2v/pix_data_reg[0]_i_3/O
                         net (fo=1, routed)           0.848    17.703    d2v/pix_data_reg[0]_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.827 r  d2v/pix_data_reg[0]_i_2/O
                         net (fo=1, routed)           0.520    18.347    d2v/pix_data_reg[0]_i_2_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.124    18.471 r  d2v/pix_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.493    18.965    d2v_n_23
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.320ns  (logic 3.145ns (18.158%)  route 14.175ns (81.842%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.557     1.557    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.419     1.976 f  d2v/x_cnt_reg[3]/Q
                         net (fo=22, routed)          1.011     2.987    d2v/x_cnt[3]
    SLICE_X14Y53         LUT4 (Prop_lut4_I3_O)        0.321     3.308 r  d2v/x_cnt[8]_i_2/O
                         net (fo=16, routed)          0.882     4.191    d2v/x_cnt[8]_i_2_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I2_O)        0.328     4.519 r  d2v/pix_data_reg[11]_i_27/O
                         net (fo=15, routed)          1.056     5.575    d2v/pix_data_reg[11]_i_27_n_0
    SLICE_X12Y52         LUT5 (Prop_lut5_I0_O)        0.150     5.725 r  d2v/pix_data_reg[11]_i_143/O
                         net (fo=127, routed)         4.508    10.233    d2v/pix_x[5]
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.328    10.561 r  d2v/pix_data_reg[11]_i_2106/O
                         net (fo=1, routed)           0.522    11.084    d2v/pix_data_reg[11]_i_2106_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  d2v/pix_data_reg[11]_i_2080/O
                         net (fo=1, routed)           0.000    11.208    d2v/pix_data_reg[11]_i_2080_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.588 r  d2v/pix_data_reg[11]_i_1914/CO[3]
                         net (fo=1, routed)           0.000    11.588    d2v/pix_data_reg[11]_i_1914_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.705 r  d2v/pix_data_reg[11]_i_1580/CO[3]
                         net (fo=1, routed)           0.000    11.705    d2v/pix_data_reg[11]_i_1580_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.822 r  d2v/pix_data_reg[11]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    d2v/pix_data_reg[11]_i_1135_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.939 f  d2v/pix_data_reg[11]_i_725/CO[3]
                         net (fo=1, routed)           1.336    13.275    d2v/p_e_c/pix_data332_in
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.124    13.399 f  d2v/pix_data_reg[11]_i_349/O
                         net (fo=1, routed)           0.931    14.329    d2v/pix_data_reg[11]_i_349_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.124    14.453 r  d2v/pix_data_reg[11]_i_95/O
                         net (fo=1, routed)           1.139    15.592    d2v/pix_data_reg[11]_i_95_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    15.716 f  d2v/pix_data_reg[11]_i_28/O
                         net (fo=1, routed)           0.162    15.878    d2v/pix_data_reg[11]_i_28_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.124    16.002 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.203    17.205    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I4_O)        0.124    17.329 r  d2v/pix_data_reg[11]_i_4/O
                         net (fo=4, routed)           1.092    18.422    d2v/pix_data_e_c[11]
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.124    18.546 r  d2v/pix_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.331    18.877    d2v_n_14
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 2.872ns (16.924%)  route 14.098ns (83.076%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     1.558    d2v/clk_out
    SLICE_X15Y51         FDRE                                         r  d2v/y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  d2v/y_cnt_reg[0]/Q
                         net (fo=42, routed)          0.942     2.956    d2v/y_cnt_reg[0]
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.080 r  d2v/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.006     4.086    d2v/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I4_O)        0.124     4.210 r  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          0.814     5.025    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.149 r  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         1.774     6.923    d2v/pix_y[9]
    SLICE_X14Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.047 f  d2v/pix_data_reg[11]_i_220/O
                         net (fo=83, routed)          3.905    10.952    d2v/pix_data_reg[11]_i_220_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.124    11.076 r  d2v/pix_data_reg[11]_i_527/O
                         net (fo=1, routed)           0.000    11.076    d2v/pix_data_reg[11]_i_527_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.608 r  d2v/pix_data_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    11.608    d2v/pix_data_reg[11]_i_274_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.879 r  d2v/pix_data_reg[11]_i_69/CO[0]
                         net (fo=3, routed)           1.030    12.909    d2v/p_e/pix_data30_in
    SLICE_X3Y50          LUT4 (Prop_lut4_I3_O)        0.373    13.282 r  d2v/pix_data_reg[11]_i_86/O
                         net (fo=1, routed)           0.962    14.244    d2v/pix_data_reg[11]_i_86_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.124    14.368 r  d2v/pix_data_reg[11]_i_24/O
                         net (fo=12, routed)          0.729    15.096    d2v/pix_data_reg[11]_i_24_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124    15.220 r  d2v/pix_data_reg[2]_i_6/O
                         net (fo=1, routed)           0.810    16.030    d2v/pix_data_reg[2]_i_6_n_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I2_O)        0.124    16.154 r  d2v/pix_data_reg[2]_i_3/O
                         net (fo=1, routed)           1.060    17.214    d2v/pix_data_reg[2]_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.338 r  d2v/pix_data_reg[2]_i_2/O
                         net (fo=1, routed)           0.727    18.065    d2v/pix_data_reg[2]_i_2_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.124    18.189 r  d2v/pix_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.338    18.528    d2v_n_21
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 3.145ns (18.533%)  route 13.825ns (81.467%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.557     1.557    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.419     1.976 f  d2v/x_cnt_reg[3]/Q
                         net (fo=22, routed)          1.011     2.987    d2v/x_cnt[3]
    SLICE_X14Y53         LUT4 (Prop_lut4_I3_O)        0.321     3.308 r  d2v/x_cnt[8]_i_2/O
                         net (fo=16, routed)          0.882     4.191    d2v/x_cnt[8]_i_2_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I2_O)        0.328     4.519 r  d2v/pix_data_reg[11]_i_27/O
                         net (fo=15, routed)          1.056     5.575    d2v/pix_data_reg[11]_i_27_n_0
    SLICE_X12Y52         LUT5 (Prop_lut5_I0_O)        0.150     5.725 r  d2v/pix_data_reg[11]_i_143/O
                         net (fo=127, routed)         4.508    10.233    d2v/pix_x[5]
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.328    10.561 r  d2v/pix_data_reg[11]_i_2106/O
                         net (fo=1, routed)           0.522    11.084    d2v/pix_data_reg[11]_i_2106_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  d2v/pix_data_reg[11]_i_2080/O
                         net (fo=1, routed)           0.000    11.208    d2v/pix_data_reg[11]_i_2080_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.588 r  d2v/pix_data_reg[11]_i_1914/CO[3]
                         net (fo=1, routed)           0.000    11.588    d2v/pix_data_reg[11]_i_1914_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.705 r  d2v/pix_data_reg[11]_i_1580/CO[3]
                         net (fo=1, routed)           0.000    11.705    d2v/pix_data_reg[11]_i_1580_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.822 r  d2v/pix_data_reg[11]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    d2v/pix_data_reg[11]_i_1135_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.939 f  d2v/pix_data_reg[11]_i_725/CO[3]
                         net (fo=1, routed)           1.336    13.275    d2v/p_e_c/pix_data332_in
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.124    13.399 f  d2v/pix_data_reg[11]_i_349/O
                         net (fo=1, routed)           0.931    14.329    d2v/pix_data_reg[11]_i_349_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.124    14.453 r  d2v/pix_data_reg[11]_i_95/O
                         net (fo=1, routed)           1.139    15.592    d2v/pix_data_reg[11]_i_95_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    15.716 f  d2v/pix_data_reg[11]_i_28/O
                         net (fo=1, routed)           0.162    15.878    d2v/pix_data_reg[11]_i_28_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.124    16.002 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.203    17.205    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I4_O)        0.124    17.329 r  d2v/pix_data_reg[11]_i_4/O
                         net (fo=4, routed)           1.073    18.403    d2v/pix_data_e_c[11]
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.124    18.527 r  d2v/pix_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    18.527    d2v_n_15
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.882ns  (logic 2.694ns (15.958%)  route 14.188ns (84.042%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     1.558    d2v/clk_out
    SLICE_X15Y51         FDRE                                         r  d2v/y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     2.014 f  d2v/y_cnt_reg[0]/Q
                         net (fo=42, routed)          0.942     2.956    d2v/y_cnt_reg[0]
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.080 f  d2v/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.006     4.086    d2v/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I4_O)        0.124     4.210 f  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          0.814     5.025    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.149 f  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         1.766     6.915    d2v/pix_y[9]
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.039 r  d2v/pix_data_reg[11]_i_258/O
                         net (fo=95, routed)          3.385    10.424    d2v/pix_y[1]
    SLICE_X11Y44         LUT3 (Prop_lut3_I1_O)        0.124    10.548 r  d2v/pix_data_reg[11]_i_1837/O
                         net (fo=1, routed)           0.000    10.548    d2v/pix_data_reg[11]_i_1837_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.080 r  d2v/pix_data_reg[11]_i_1416/CO[3]
                         net (fo=1, routed)           0.000    11.080    d2v/pix_data_reg[11]_i_1416_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  d2v/pix_data_reg[11]_i_958/CO[3]
                         net (fo=1, routed)           0.000    11.194    d2v/pix_data_reg[11]_i_958_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  d2v/pix_data_reg[11]_i_588/CO[3]
                         net (fo=1, routed)           0.000    11.308    d2v/pix_data_reg[11]_i_588_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  d2v/pix_data_reg[11]_i_304/CO[3]
                         net (fo=2, routed)           1.423    12.845    d2v/p_e/pix_data334_in
    SLICE_X6Y50          LUT4 (Prop_lut4_I0_O)        0.124    12.969 r  d2v/pix_data_reg[11]_i_78/O
                         net (fo=1, routed)           0.844    13.813    d2v/pix_data_reg[11]_i_78_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.124    13.937 r  d2v/pix_data_reg[11]_i_22/O
                         net (fo=12, routed)          0.998    14.935    d2v/pix_data_reg[11]_i_22_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124    15.059 r  d2v/pix_data_reg[1]_i_7/O
                         net (fo=1, routed)           0.994    16.053    d2v/pix_data_reg[1]_i_7_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I3_O)        0.124    16.177 r  d2v/pix_data_reg[1]_i_3/O
                         net (fo=1, routed)           1.212    17.389    d2v/pix_data_reg[1]_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.513 r  d2v/pix_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.803    18.316    d2v/pix_data_reg[1]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124    18.440 r  d2v/pix_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.440    d2v_n_22
    SLICE_X10Y54         LDCE                                         r  pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.821ns  (logic 3.145ns (18.697%)  route 13.676ns (81.303%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.557     1.557    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.419     1.976 f  d2v/x_cnt_reg[3]/Q
                         net (fo=22, routed)          1.011     2.987    d2v/x_cnt[3]
    SLICE_X14Y53         LUT4 (Prop_lut4_I3_O)        0.321     3.308 r  d2v/x_cnt[8]_i_2/O
                         net (fo=16, routed)          0.882     4.191    d2v/x_cnt[8]_i_2_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I2_O)        0.328     4.519 r  d2v/pix_data_reg[11]_i_27/O
                         net (fo=15, routed)          1.056     5.575    d2v/pix_data_reg[11]_i_27_n_0
    SLICE_X12Y52         LUT5 (Prop_lut5_I0_O)        0.150     5.725 r  d2v/pix_data_reg[11]_i_143/O
                         net (fo=127, routed)         4.508    10.233    d2v/pix_x[5]
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.328    10.561 r  d2v/pix_data_reg[11]_i_2106/O
                         net (fo=1, routed)           0.522    11.084    d2v/pix_data_reg[11]_i_2106_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  d2v/pix_data_reg[11]_i_2080/O
                         net (fo=1, routed)           0.000    11.208    d2v/pix_data_reg[11]_i_2080_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.588 r  d2v/pix_data_reg[11]_i_1914/CO[3]
                         net (fo=1, routed)           0.000    11.588    d2v/pix_data_reg[11]_i_1914_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.705 r  d2v/pix_data_reg[11]_i_1580/CO[3]
                         net (fo=1, routed)           0.000    11.705    d2v/pix_data_reg[11]_i_1580_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.822 r  d2v/pix_data_reg[11]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    d2v/pix_data_reg[11]_i_1135_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.939 f  d2v/pix_data_reg[11]_i_725/CO[3]
                         net (fo=1, routed)           1.336    13.275    d2v/p_e_c/pix_data332_in
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.124    13.399 f  d2v/pix_data_reg[11]_i_349/O
                         net (fo=1, routed)           0.931    14.329    d2v/pix_data_reg[11]_i_349_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.124    14.453 r  d2v/pix_data_reg[11]_i_95/O
                         net (fo=1, routed)           1.139    15.592    d2v/pix_data_reg[11]_i_95_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    15.716 f  d2v/pix_data_reg[11]_i_28/O
                         net (fo=1, routed)           0.162    15.878    d2v/pix_data_reg[11]_i_28_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.124    16.002 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.203    17.205    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I4_O)        0.124    17.329 r  d2v/pix_data_reg[11]_i_4/O
                         net (fo=4, routed)           0.924    18.254    d2v/pix_data_e_c[11]
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.124    18.378 r  d2v/pix_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    18.378    d2v_n_13
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.227ns (42.154%)  route 0.312ns (57.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.312     1.030    d2v/rst[1]
    SLICE_X9Y54          LUT6 (Prop_lut6_I4_O)        0.099     1.129 r  d2v/pix_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.129    d2v_n_19
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.186ns (33.211%)  route 0.374ns (66.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ec_c/FSM_onehot_rst_reg_reg[1]/Q
                         net (fo=14, routed)          0.374     1.106    d2v/rst[0]
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.045     1.151 r  d2v/pix_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.151    d2v_n_12
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.186ns (33.093%)  route 0.376ns (66.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ec_c/FSM_onehot_rst_reg_reg[1]/Q
                         net (fo=14, routed)          0.376     1.108    d2v/rst[0]
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.045     1.153 r  d2v/pix_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.153    d2v_n_13
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.186ns (28.879%)  route 0.458ns (71.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ec_c/FSM_onehot_rst_reg_reg[1]/Q
                         net (fo=14, routed)          0.458     1.190    d2v/rst[0]
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.045     1.235 r  d2v/pix_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.235    d2v_n_15
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.722ns  (logic 0.227ns (31.439%)  route 0.495ns (68.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.495     1.214    d2v/rst[1]
    SLICE_X10Y54         LUT6 (Prop_lut6_I4_O)        0.099     1.313 r  d2v/pix_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.313    d2v_n_22
    SLICE_X10Y54         LDCE                                         r  pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.740ns  (logic 0.227ns (30.691%)  route 0.513ns (69.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.397     1.116    d2v/rst[1]
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.099     1.215 r  d2v/pix_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.115     1.330    d2v_n_14
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.227ns (30.213%)  route 0.524ns (69.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.409     1.128    d2v/rst[1]
    SLICE_X10Y54         LUT6 (Prop_lut6_I4_O)        0.099     1.227 r  d2v/pix_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.115     1.342    d2v_n_17
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.227ns (27.937%)  route 0.586ns (72.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.417     1.135    d2v/rst[1]
    SLICE_X10Y53         LUT6 (Prop_lut6_I4_O)        0.099     1.234 r  d2v/pix_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.169     1.403    d2v_n_20
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.815ns  (logic 0.227ns (27.850%)  route 0.588ns (72.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.419     1.137    d2v/rst[1]
    SLICE_X10Y53         LUT6 (Prop_lut6_I4_O)        0.099     1.236 r  d2v/pix_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.169     1.406    d2v_n_23
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.845ns  (logic 0.227ns (26.865%)  route 0.618ns (73.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.502     1.220    d2v/rst[1]
    SLICE_X10Y53         LUT6 (Prop_lut6_I4_O)        0.099     1.319 r  d2v/pix_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     1.436    d2v_n_21
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    21.575    cw0/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    18.243 f  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    19.904    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.000 f  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    21.575    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.862ns  (logic 4.329ns (55.060%)  route 3.533ns (44.940%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          1.437     7.034    v2s/sel[0]
    SLICE_X64Y18         LUT3 (Prop_lut3_I1_O)        0.146     7.180 r  v2s/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.096     9.277    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    13.004 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.004    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.397ns  (logic 4.078ns (55.126%)  route 3.319ns (44.874%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          1.437     7.034    v2s/sel[0]
    SLICE_X64Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.158 r  v2s/__1/i_/O
                         net (fo=1, routed)           1.882     9.041    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    12.538 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    12.538    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.221ns  (logic 4.111ns (56.939%)  route 3.109ns (43.061%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          1.252     6.849    v2s/sel[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.973 r  v2s/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.858     8.831    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.362 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.362    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.850ns  (logic 4.100ns (59.849%)  route 2.751ns (40.151%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          1.225     6.822    v2s/sel[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.946 r  v2s/seg0/O
                         net (fo=1, routed)           1.525     8.472    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.992 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.992    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.833ns  (logic 4.083ns (59.755%)  route 2.750ns (40.245%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[17]/Q
                         net (fo=11, routed)          0.687     6.284    v2s/sel[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.408 r  v2s/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.063     8.471    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.974 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.974    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.831ns  (logic 4.084ns (59.791%)  route 2.747ns (40.209%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[17]/Q
                         net (fo=11, routed)          1.073     6.670    v2s/sel[1]
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.794 r  v2s/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.468    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.972 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.972    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.828ns  (logic 4.091ns (59.907%)  route 2.738ns (40.093%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          0.767     6.364    v2s/sel[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.488 r  v2s/seg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.971     8.459    seg_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.970 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.970    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.769ns  (logic 4.115ns (60.795%)  route 2.654ns (39.205%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[17]/Q
                         net (fo=11, routed)          0.980     6.578    v2s/sel[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  v2s/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.673     8.375    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.910 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.910    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.748ns  (logic 4.307ns (63.831%)  route 2.441ns (36.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[17]/Q
                         net (fo=11, routed)          0.687     6.284    v2s/sel[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.148     6.432 r  v2s/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.753     8.186    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    11.889 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.889    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.745ns  (logic 4.109ns (60.923%)  route 2.636ns (39.077%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          0.968     6.565    v2s/sel[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.689 r  v2s/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     8.357    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.886 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.886    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.853ns  (logic 0.276ns (32.356%)  route 0.577ns (67.644%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    nolabel_line120/clk
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line120/pix_data_reg[10]/Q
                         net (fo=4, routed)           0.206     1.822    d2v/rgb_trans[10]
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.045     1.867 r  d2v/pix_data_reg[10]_i_5/O
                         net (fo=1, routed)           0.140     2.007    d2v/p_e/pix_data2_in[10]
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.045     2.052 r  d2v/pix_data_reg[10]_i_2/O
                         net (fo=1, routed)           0.231     2.282    d2v/pix_data_e[10]
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.045     2.327 r  d2v/pix_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.327    d2v_n_13
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.276ns (30.504%)  route 0.629ns (69.496%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    nolabel_line120/clk
    SLICE_X4Y54          FDRE                                         r  nolabel_line120/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line120/pix_data_reg[11]/Q
                         net (fo=4, routed)           0.171     1.786    d2v/rgb_trans[11]
    SLICE_X5Y54          LUT6 (Prop_lut6_I4_O)        0.045     1.831 r  d2v/pix_data_reg[11]_i_7/O
                         net (fo=1, routed)           0.050     1.882    d2v/p_e/pix_data[11]
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.045     1.927 r  d2v/pix_data_reg[11]_i_3/O
                         net (fo=1, routed)           0.407     2.334    d2v/pix_data_e[11]
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.045     2.379 r  d2v/pix_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.379    d2v_n_12
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.317ns (33.497%)  route 0.629ns (66.503%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    nolabel_line120/clk
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  nolabel_line120/pix_data_reg[8]/Q
                         net (fo=4, routed)           0.241     1.843    d2v/rgb_trans[8]
    SLICE_X4Y55          LUT6 (Prop_lut6_I4_O)        0.099     1.942 r  d2v/pix_data_reg[8]_i_3/O
                         net (fo=1, routed)           0.146     2.088    d2v/p_e/pix_data0_in[8]
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.045     2.133 r  d2v/pix_data_reg[8]_i_2/O
                         net (fo=1, routed)           0.243     2.376    d2v/pix_data_e[8]
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.045     2.421 r  d2v/pix_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.421    d2v_n_15
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.008ns  (logic 0.317ns (31.433%)  route 0.691ns (68.567%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    nolabel_line120/clk
    SLICE_X5Y56          FDRE                                         r  nolabel_line120/pix_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  nolabel_line120/pix_data_reg[9]/Q
                         net (fo=4, routed)           0.183     1.785    d2v/rgb_trans[9]
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.099     1.884 r  d2v/pix_data_reg[9]_i_4/O
                         net (fo=1, routed)           0.155     2.039    d2v/p_e/pix_data[9]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.045     2.084 r  d2v/pix_data_reg[9]_i_2/O
                         net (fo=1, routed)           0.238     2.323    d2v/pix_data_e[9]
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.045     2.368 r  d2v/pix_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.115     2.483    d2v_n_14
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.060ns  (logic 0.321ns (30.284%)  route 0.739ns (69.716%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    nolabel_line120/clk
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line120/pix_data_reg[4]/Q
                         net (fo=4, routed)           0.205     1.820    d2v/rgb_trans[4]
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  d2v/pix_data_reg[4]_i_7/O
                         net (fo=1, routed)           0.110     1.975    d2v/p_e/pix_data1_in[4]
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.045     2.020 r  d2v/pix_data_reg[4]_i_3/O
                         net (fo=1, routed)           0.268     2.288    d2v/pix_data_e[4]
    SLICE_X8Y54          LUT4 (Prop_lut4_I1_O)        0.045     2.333 r  d2v/pix_data_reg[4]_i_2/O
                         net (fo=1, routed)           0.156     2.489    d2v/pix_data_reg[4]_i_2_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.045     2.534 r  d2v/pix_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.534    d2v_n_19
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.298ns  (logic 0.397ns (30.593%)  route 0.901ns (69.407%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    nolabel_line120/clk
    SLICE_X1Y56          FDRE                                         r  nolabel_line120/pix_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line120/pix_data_reg[7]/Q
                         net (fo=4, routed)           0.123     1.740    d2v/rgb_trans[7]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.045     1.785 r  d2v/pix_data_reg[7]_i_56/O
                         net (fo=1, routed)           0.135     1.920    d2v/p_e/pix_data0_in[7]
    SLICE_X1Y56          LUT6 (Prop_lut6_I0_O)        0.045     1.965 r  d2v/pix_data_reg[7]_i_23/O
                         net (fo=1, routed)           0.336     2.301    d2v/pix_data_e[7]
    SLICE_X8Y54          LUT4 (Prop_lut4_I1_O)        0.048     2.349 r  d2v/pix_data_reg[7]_i_6/O
                         net (fo=1, routed)           0.114     2.463    d2v/pix_data_reg[7]_i_6_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.118     2.581 r  d2v/pix_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.193     2.774    d2v_n_16
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.329ns  (logic 0.321ns (24.159%)  route 1.008ns (75.841%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    nolabel_line120/clk
    SLICE_X3Y54          FDRE                                         r  nolabel_line120/pix_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line120/pix_data_reg[3]/Q
                         net (fo=4, routed)           0.168     1.786    d2v/rgb_trans[3]
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  d2v/pix_data_reg[3]_i_13/O
                         net (fo=1, routed)           0.052     1.883    d2v/pix_data_reg[3]_i_13_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.045     1.928 r  d2v/pix_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.457     2.384    d2v/pix_data_reg[3]_i_5_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.429 r  d2v/pix_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.162     2.591    d2v/pix_data_reg[3]_i_2_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.636 r  d2v/pix_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.169     2.805    d2v_n_20
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.334ns  (logic 0.362ns (27.141%)  route 0.972ns (72.859%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    nolabel_line120/clk
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  nolabel_line120/pix_data_reg[6]/Q
                         net (fo=4, routed)           0.139     1.741    d2v/rgb_trans[6]
    SLICE_X5Y57          LUT6 (Prop_lut6_I4_O)        0.099     1.840 r  d2v/pix_data_reg[6]_i_5/O
                         net (fo=1, routed)           0.051     1.892    d2v/p_e/pix_data[6]
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.045     1.937 r  d2v/pix_data_reg[6]_i_3/O
                         net (fo=1, routed)           0.384     2.321    d2v/pix_data_e[6]
    SLICE_X8Y54          LUT4 (Prop_lut4_I1_O)        0.045     2.366 r  d2v/pix_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.282     2.648    d2v/pix_data_reg[6]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.693 r  d2v/pix_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.115     2.808    d2v_n_17
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.357ns  (logic 0.344ns (25.352%)  route 1.013ns (74.648%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  nolabel_line120/pix_data_reg[0]/Q
                         net (fo=4, routed)           0.247     1.887    d2v/rgb_trans[0]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.932 r  d2v/pix_data_reg[0]_i_5/O
                         net (fo=1, routed)           0.052     1.984    d2v/pix_data_reg[0]_i_5_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I1_O)        0.045     2.029 r  d2v/pix_data_reg[0]_i_3/O
                         net (fo=1, routed)           0.382     2.411    d2v/pix_data_reg[0]_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.456 r  d2v/pix_data_reg[0]_i_2/O
                         net (fo=1, routed)           0.162     2.619    d2v/pix_data_reg[0]_i_2_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.664 r  d2v/pix_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.169     2.833    d2v_n_23
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.405ns  (logic 0.362ns (25.770%)  route 1.043ns (74.230%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    nolabel_line120/clk
    SLICE_X4Y54          FDRE                                         r  nolabel_line120/pix_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  nolabel_line120/pix_data_reg[1]/Q
                         net (fo=4, routed)           0.155     1.757    d2v/rgb_trans[1]
    SLICE_X2Y55          LUT6 (Prop_lut6_I1_O)        0.099     1.856 r  d2v/pix_data_reg[1]_i_6/O
                         net (fo=1, routed)           0.122     1.978    d2v/pix_data_reg[1]_i_6_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I2_O)        0.045     2.023 r  d2v/pix_data_reg[1]_i_3/O
                         net (fo=1, routed)           0.487     2.510    d2v/pix_data_reg[1]_i_3_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.555 r  d2v/pix_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.279     2.834    d2v/pix_data_reg[1]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.879 r  d2v/pix_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.879    d2v_n_22
    SLICE_X10Y54         LDCE                                         r  pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.871ns  (logic 1.725ns (35.420%)  route 3.145ns (64.580%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           2.359     3.810    ec_c/btnR_IBUF
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124     3.934 r  ec_c/FSM_onehot_rst_reg[2]_i_3/O
                         net (fo=3, routed)           0.786     4.721    ec_c/FSM_onehot_rst_reg[2]_i_3_n_0
    SLICE_X7Y55          LUT4 (Prop_lut4_I2_O)        0.150     4.871 r  ec_c/FSM_onehot_rst_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.871    ec_c/FSM_onehot_rst_reg[2]_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507     1.507    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.850ns  (logic 1.699ns (35.037%)  route 3.150ns (64.963%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           2.359     3.810    ec_c/btnR_IBUF
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124     3.934 r  ec_c/FSM_onehot_rst_reg[2]_i_3/O
                         net (fo=3, routed)           0.791     4.726    ec_c/FSM_onehot_rst_reg[2]_i_3_n_0
    SLICE_X7Y55          LUT2 (Prop_lut2_I0_O)        0.124     4.850 r  ec_c/FSM_onehot_rst_reg[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     4.850    ec_c/FSM_onehot_rst_reg[0]_inv_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507     1.507    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[0]_inv/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 1.699ns (35.073%)  route 3.145ns (64.927%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           2.359     3.810    ec_c/btnR_IBUF
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124     3.934 r  ec_c/FSM_onehot_rst_reg[2]_i_3/O
                         net (fo=3, routed)           0.786     4.721    ec_c/FSM_onehot_rst_reg[2]_i_3_n_0
    SLICE_X7Y55          LUT4 (Prop_lut4_I2_O)        0.124     4.845 r  ec_c/FSM_onehot_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.845    ec_c/FSM_onehot_rst_reg[1]_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507     1.507    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.312ns (22.580%)  route 1.069ns (77.420%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.889     1.111    ec_c/btnU_IBUF
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.045     1.156 f  ec_c/FSM_onehot_rst_reg[2]_i_2/O
                         net (fo=2, routed)           0.180     1.336    ec_c/FSM_onehot_rst_reg[2]_i_2_n_0
    SLICE_X7Y55          LUT4 (Prop_lut4_I1_O)        0.045     1.381 r  ec_c/FSM_onehot_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.381    ec_c/FSM_onehot_rst_reg[1]_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861     0.861    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.315ns (22.748%)  route 1.069ns (77.252%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.889     1.111    ec_c/btnU_IBUF
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.045     1.156 r  ec_c/FSM_onehot_rst_reg[2]_i_2/O
                         net (fo=2, routed)           0.180     1.336    ec_c/FSM_onehot_rst_reg[2]_i_2_n_0
    SLICE_X7Y55          LUT4 (Prop_lut4_I0_O)        0.048     1.384 r  ec_c/FSM_onehot_rst_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.384    ec_c/FSM_onehot_rst_reg[2]_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861     0.861    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.312ns (21.261%)  route 1.155ns (78.739%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.891     1.113    ec_c/btnU_IBUF
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.045     1.158 r  ec_c/FSM_onehot_rst_reg[2]_i_3/O
                         net (fo=3, routed)           0.264     1.422    ec_c/FSM_onehot_rst_reg[2]_i_3_n_0
    SLICE_X7Y55          LUT2 (Prop_lut2_I0_O)        0.045     1.467 r  ec_c/FSM_onehot_rst_reg[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.467    ec_c/FSM_onehot_rst_reg[0]_inv_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861     0.861    ec_c/clk_out
    SLICE_X7Y55          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[0]_inv/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.352ns  (logic 0.610ns (25.935%)  route 1.742ns (74.065%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.897     1.353    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.507 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.845     2.352    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  nolabel_line120/pix_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    nolabel_line120/clk
    SLICE_X5Y56          FDRE                                         r  nolabel_line120/pix_data_reg[5]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.352ns  (logic 0.610ns (25.935%)  route 1.742ns (74.065%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.897     1.353    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.507 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.845     2.352    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  nolabel_line120/pix_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    nolabel_line120/clk
    SLICE_X5Y56          FDRE                                         r  nolabel_line120/pix_data_reg[9]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.214ns  (logic 0.610ns (27.550%)  route 1.604ns (72.450%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.897     1.353    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.507 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.707     2.214    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.214ns  (logic 0.610ns (27.550%)  route 1.604ns (72.450%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.897     1.353    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.507 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.707     2.214    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.192ns  (logic 0.580ns (26.460%)  route 1.612ns (73.540%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          1.028     1.484    nolabel_line120/clr_cnt[2]
    SLICE_X4Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.608 r  nolabel_line120/pix_data[11]_i_1/O
                         net (fo=5, routed)           0.584     2.192    nolabel_line120/pix_data[11]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.192ns  (logic 0.580ns (26.460%)  route 1.612ns (73.540%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          1.028     1.484    nolabel_line120/clr_cnt[2]
    SLICE_X4Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.608 r  nolabel_line120/pix_data[11]_i_1/O
                         net (fo=5, routed)           0.584     2.192    nolabel_line120/pix_data[11]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.192ns  (logic 0.580ns (26.460%)  route 1.612ns (73.540%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          1.028     1.484    nolabel_line120/clr_cnt[2]
    SLICE_X4Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.608 r  nolabel_line120/pix_data[11]_i_1/O
                         net (fo=5, routed)           0.584     2.192    nolabel_line120/pix_data[11]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  nolabel_line120/pix_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X3Y54          FDRE                                         r  nolabel_line120/pix_data_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.175ns  (logic 0.610ns (28.045%)  route 1.565ns (71.955%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.897     1.353    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.507 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.668     2.175    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    nolabel_line120/clk
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[10]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.175ns  (logic 0.610ns (28.045%)  route 1.565ns (71.955%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.897     1.353    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.507 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.668     2.175    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    nolabel_line120/clk
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[8]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.163ns  (logic 0.610ns (28.205%)  route 1.553ns (71.795%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.897     1.353    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.507 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.656     2.163    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    nolabel_line120/clk
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.736%)  route 0.214ns (60.264%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.214     0.355    nolabel_line120/clr_cnt[2]
    SLICE_X3Y54          FDRE                                         r  nolabel_line120/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     1.991    nolabel_line120/clk
    SLICE_X3Y54          FDRE                                         r  nolabel_line120/pix_data_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.184ns (41.768%)  route 0.257ns (58.232%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.257     0.398    nolabel_line120/clr_cnt[0]
    SLICE_X2Y54          LUT3 (Prop_lut3_I2_O)        0.043     0.441 r  nolabel_line120/pix_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.441    nolabel_line120/pix_data[2]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     1.991    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.031%)  route 0.257ns (57.969%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.257     0.398    nolabel_line120/clr_cnt[0]
    SLICE_X2Y54          LUT3 (Prop_lut3_I2_O)        0.045     0.443 r  nolabel_line120/pix_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.443    nolabel_line120/pix_data[0]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     1.991    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.183ns (39.813%)  route 0.277ns (60.187%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.277     0.418    nolabel_line120/clr_cnt[0]
    SLICE_X5Y55          LUT4 (Prop_lut4_I1_O)        0.042     0.460 r  nolabel_line120/pix_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.460    nolabel_line120/pix_data[8]
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.861     1.989    nolabel_line120/clk
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[8]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.203%)  route 0.277ns (59.797%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.277     0.418    nolabel_line120/clr_cnt[0]
    SLICE_X5Y55          LUT4 (Prop_lut4_I1_O)        0.045     0.463 r  nolabel_line120/pix_data[10]_i_2/O
                         net (fo=1, routed)           0.000     0.463    nolabel_line120/pix_data[10]
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.861     1.989    nolabel_line120/clk
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[10]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.161%)  route 0.315ns (62.839%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.315     0.456    nolabel_line120/clr_cnt[2]
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.045     0.501 r  nolabel_line120/pix_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.501    nolabel_line120/pix_data[4]
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.861     1.989    nolabel_line120/clk
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[4]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.189ns (37.535%)  route 0.315ns (62.465%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.315     0.456    nolabel_line120/clr_cnt[2]
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.048     0.504 r  nolabel_line120/pix_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.504    nolabel_line120/pix_data[6]
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.861     1.989    nolabel_line120/clk
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[6]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.128ns (25.041%)  route 0.383ns (74.959%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.383     0.511    nolabel_line120/clr_cnt[3]
    SLICE_X1Y56          FDRE                                         r  nolabel_line120/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     1.991    nolabel_line120/clk
    SLICE_X1Y56          FDRE                                         r  nolabel_line120/pix_data_reg[7]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.183ns (35.534%)  route 0.332ns (64.466%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.332     0.473    nolabel_line120/clr_cnt[2]
    SLICE_X4Y54          LUT2 (Prop_lut2_I0_O)        0.042     0.515 r  nolabel_line120/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.515    nolabel_line120/pix_data[1]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  nolabel_line120/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.861     1.989    nolabel_line120/clk
    SLICE_X4Y54          FDRE                                         r  nolabel_line120/pix_data_reg[1]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.907%)  route 0.332ns (64.093%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.332     0.473    nolabel_line120/clr_cnt[2]
    SLICE_X4Y54          LUT1 (Prop_lut1_I0_O)        0.045     0.518 r  nolabel_line120/pix_data[11]_i_2/O
                         net (fo=1, routed)           0.000     0.518    nolabel_line120/pix_data[11]_i_2_n_0
    SLICE_X4Y54          FDRE                                         r  nolabel_line120/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.861     1.989    nolabel_line120/clk
    SLICE_X4Y54          FDRE                                         r  nolabel_line120/pix_data_reg[11]/C





