#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Tue Dec 01 07:11:49 2015
# Process ID: 11684
# Log file: E:/DigitalLogicHomework/BasicHomework11/BasicHomework11/planAhead_run_1/planAhead.log
# Journal file: E:/DigitalLogicHomework/BasicHomework11/BasicHomework11/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source E:/DigitalLogicHomework/BasicHomework11/BasicHomework11/pa.fromHdl.tcl
startgroup
set_property package_pin T10 [get_ports CLK]
endgroup
startgroup
set_property package_pin T9 [get_ports CO]
endgroup
set_property package_pin "" [get_ports [list  EN]]
startgroup
set_property package_pin V9 [get_ports CO]
endgroup
startgroup
set_property package_pin T9 [get_ports EN]
endgroup
startgroup
set_property package_pin T11 [get_ports CO]
endgroup
startgroup
set_property package_pin V9 [get_ports LOAD]
endgroup
startgroup
set_property package_pin M8 [get_ports MR]
endgroup
startgroup
set_property package_pin N8 [get_ports {D[0]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {D[1]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {D[2]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {D[3]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {Q[0]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {Q[0]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {Q[1]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {Q[2]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {Q[3]}]
endgroup
save_design
