<profile>

<section name = "Vivado HLS Report for 'ddr_to_axis_reader_SD'" level="0">
<item name = "Date">Mon Sep 25 18:28:00 2017
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">DDR_TO_AXIS_READER_AXILITE_SD</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">42.00, 41.00, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 0 ~ 1048575, no</column>
<column name=" + memcpy.buffer.base_ddr_addr">513, 513, 3, 1, 1, 512, yes</column>
<column name=" + Loop 1.2">?, ?, 2, 1, 1, ?, yes</column>
<column name=" + Loop 1.3">2048, 2048, 2, 1, 1, 2048, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
