

================================================================
== Vitis HLS Report for 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT'
================================================================
* Date:           Thu Oct 19 11:51:05 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    47048|    47048|  2.352 ms|  2.352 ms|  47048|  47048|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6  |    47046|    47046|         8|          1|          1|  47040|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      575|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|        0|       98|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      144|     -|
|Register             |        -|      -|      183|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      183|      817|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_9ns_16_1_1_U186  |mul_8ns_9ns_16_1_1  |        0|   0|  0|  49|    0|
    |mul_8ns_9ns_16_1_1_U187  |mul_8ns_9ns_16_1_1  |        0|   0|  0|  49|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   0|  0|  98|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln146_1_fu_369_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln146_fu_334_p2               |         +|   0|  0|  23|          16|           1|
    |add_ln148_1_fu_880_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln148_fu_487_p2               |         +|   0|  0|   9|           2|           1|
    |add_ln150_1_fu_866_p2             |         +|   0|  0|  21|          14|           1|
    |add_ln150_fu_601_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln152_1_fu_852_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln152_fu_695_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln154_fu_846_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln157_1_fu_803_p2             |         +|   0|  0|  24|          17|          17|
    |add_ln157_2_fu_821_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_793_p2               |         +|   0|  0|  16|           9|           9|
    |empty_110_fu_292_p2               |         +|   0|  0|  12|           4|           4|
    |p_mid13133_fu_729_p2              |         +|   0|  0|  12|           4|           4|
    |sub_ln157_1_fu_427_p2             |         -|   0|  0|  14|           7|           7|
    |sub_ln157_2_fu_551_p2             |         -|   0|  0|  14|           7|           7|
    |sub_ln157_3_fu_759_p2             |         -|   0|  0|  16|           9|           9|
    |sub_ln157_fu_322_p2               |         -|   0|  0|  16|           9|           9|
    |and_ln146_1_fu_469_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln146_2_fu_481_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln146_fu_457_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln148_1_fu_587_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln148_fu_581_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln150_fu_681_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln146_fu_328_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln148_fu_355_p2              |      icmp|   0|  0|  13|          16|          15|
    |icmp_ln150_fu_475_p2              |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln152_fu_463_p2              |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln154_fu_451_p2              |      icmp|   0|  0|   8|           3|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |or_ln148_1_fu_575_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln148_fu_493_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln150_1_fu_613_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln150_fu_607_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln152_1_fu_707_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln152_fu_701_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln146_1_fu_375_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln146_2_fu_395_p3          |    select|   0|  0|  16|           1|           1|
    |select_ln146_3_fu_437_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln146_fu_361_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln148_1_fu_519_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln148_2_fu_561_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln148_3_fu_593_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln148_4_fu_886_p3          |    select|   0|  0|  16|           1|           1|
    |select_ln148_fu_499_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln150_1_fu_655_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln150_2_fu_667_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln150_3_fu_687_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln150_4_fu_872_p3          |    select|   0|  0|  14|           1|           1|
    |select_ln150_fu_619_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln152_1_fu_765_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln152_2_fu_773_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln152_3_fu_858_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln152_fu_713_p3            |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln146_fu_445_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln148_fu_569_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln150_fu_675_p2               |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 575|         294|         305|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |gmem_blk_n_AW              |   9|          2|    1|          2|
    |gmem_blk_n_B               |   9|          2|    1|          2|
    |gmem_blk_n_R               |   9|          2|    1|          2|
    |gmem_blk_n_W               |   9|          2|    1|          2|
    |indvar_flatten3135_fu_138  |   9|          2|    6|         12|
    |indvar_flatten3170_fu_146  |   9|          2|   14|         28|
    |indvar_flatten3220_fu_154  |   9|          2|   16|         32|
    |indvar_flatten3278_fu_162  |   9|          2|   16|         32|
    |j_fu_158                   |   9|          2|    2|          4|
    |k_fu_150                   |   9|          2|    2|          4|
    |l_fu_142                   |   9|          2|    8|         16|
    |m_fu_134                   |   9|          2|    3|          6|
    |n_1_fu_130                 |   9|          2|    3|          6|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 144|         32|   77|        154|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |gmem_addr_18_reg_1022             |  64|   0|   64|          0|
    |gmem_addr_read_reg_1028           |  32|   0|   32|          0|
    |icmp_ln146_reg_1018               |   1|   0|    1|          0|
    |indvar_flatten3135_fu_138         |   6|   0|    6|          0|
    |indvar_flatten3170_fu_146         |  14|   0|   14|          0|
    |indvar_flatten3220_fu_154         |  16|   0|   16|          0|
    |indvar_flatten3278_fu_162         |  16|   0|   16|          0|
    |j_fu_158                          |   2|   0|    2|          0|
    |k_fu_150                          |   2|   0|    2|          0|
    |l_fu_142                          |   8|   0|    8|          0|
    |m_fu_134                          |   3|   0|    3|          0|
    |n_1_fu_130                        |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 183|   0|  183|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                                              gmem|       pointer|
|sext_ln146           |   in|   62|     ap_none|                                                                        sext_ln146|        scalar|
|buffer_out           |   in|   64|     ap_none|                                                                        buffer_out|        scalar|
+---------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n_1 = alloca i32 1"   --->   Operation 11 'alloca' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 12 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten3135 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten3135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%l = alloca i32 1"   --->   Operation 14 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten3170 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten3170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 16 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten3220 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten3220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten3278 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten3278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buffer_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %buffer_out"   --->   Operation 20 'read' 'buffer_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln146_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln146"   --->   Operation 21 'read' 'sext_ln146_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln146_cast = sext i62 %sext_ln146_read"   --->   Operation 22 'sext' 'sext_ln146_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten3278"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten3220"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %k"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten3170"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %l"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten3135"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %m"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %n_1"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i220"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.95>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%m_1 = load i3 %m" [kernel_attention.cpp:150]   --->   Operation 34 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%l_1 = load i8 %l" [kernel_attention.cpp:150]   --->   Operation 35 'load' 'l_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%j_1 = load i2 %j" [kernel_attention.cpp:146]   --->   Operation 36 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten3278_load = load i16 %indvar_flatten3278" [kernel_attention.cpp:146]   --->   Operation 37 'load' 'indvar_flatten3278_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i2 %j_1" [kernel_attention.cpp:146]   --->   Operation 38 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %l_1" [kernel_attention.cpp:150]   --->   Operation 39 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.46ns)   --->   "%empty = mul i16 %zext_ln150, i16 196" [kernel_attention.cpp:150]   --->   Operation 40 'mul' 'empty' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %empty, i32 2, i32 15" [kernel_attention.cpp:157]   --->   Operation 41 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %m_1, i1 0" [kernel_attention.cpp:150]   --->   Operation 42 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.70ns)   --->   "%empty_110 = add i4 %tmp_s, i4 %zext_ln146" [kernel_attention.cpp:150]   --->   Operation 43 'add' 'empty_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_110, i4 0" [kernel_attention.cpp:150]   --->   Operation 44 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i8 %p_shl8" [kernel_attention.cpp:150]   --->   Operation 45 'zext' 'p_shl18_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_110, i1 0" [kernel_attention.cpp:150]   --->   Operation 46 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl19_cast = zext i5 %p_shl9" [kernel_attention.cpp:150]   --->   Operation 47 'zext' 'p_shl19_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%sub_ln157 = sub i9 %p_shl18_cast, i9 %p_shl19_cast" [kernel_attention.cpp:157]   --->   Operation 48 'sub' 'sub_ln157' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.67ns)   --->   "%icmp_ln146 = icmp_eq  i16 %indvar_flatten3278_load, i16 47040" [kernel_attention.cpp:146]   --->   Operation 49 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.78ns)   --->   "%add_ln146 = add i16 %indvar_flatten3278_load, i16 1" [kernel_attention.cpp:146]   --->   Operation 50 'add' 'add_ln146' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void %for.inc68.loopexit.i230, void %_Z11rearrangeX3PfS_Pi.exit.exitStub" [kernel_attention.cpp:146]   --->   Operation 51 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%n_1_load = load i3 %n_1" [kernel_attention.cpp:152]   --->   Operation 52 'load' 'n_1_load' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten3135_load = load i6 %indvar_flatten3135" [kernel_attention.cpp:152]   --->   Operation 53 'load' 'indvar_flatten3135_load' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten3170_load = load i14 %indvar_flatten3170" [kernel_attention.cpp:150]   --->   Operation 54 'load' 'indvar_flatten3170_load' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%k_load = load i2 %k" [kernel_attention.cpp:157]   --->   Operation 55 'load' 'k_load' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten3220_load = load i16 %indvar_flatten3220" [kernel_attention.cpp:148]   --->   Operation 56 'load' 'indvar_flatten3220_load' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.67ns)   --->   "%icmp_ln148 = icmp_eq  i16 %indvar_flatten3220_load, i16 23520" [kernel_attention.cpp:148]   --->   Operation 57 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln146)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.27ns)   --->   "%select_ln146 = select i1 %icmp_ln148, i2 0, i2 %k_load" [kernel_attention.cpp:146]   --->   Operation 58 'select' 'select_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.43ns)   --->   "%add_ln146_1 = add i2 %j_1, i2 1" [kernel_attention.cpp:146]   --->   Operation 59 'add' 'add_ln146_1' <Predicate = (!icmp_ln146)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.27ns)   --->   "%select_ln146_1 = select i1 %icmp_ln148, i2 %add_ln146_1, i2 %j_1" [kernel_attention.cpp:146]   --->   Operation 60 'select' 'select_ln146_1' <Predicate = (!icmp_ln146)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i2 %select_ln146_1" [kernel_attention.cpp:148]   --->   Operation 61 'zext' 'zext_ln148' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln150_1)   --->   "%trunc_ln157_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %tmp_4, i2 %k_load" [kernel_attention.cpp:157]   --->   Operation 62 'bitconcatenate' 'trunc_ln157_s' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln150_1)   --->   "%select_ln146_2 = select i1 %icmp_ln148, i16 0, i16 %trunc_ln157_s" [kernel_attention.cpp:146]   --->   Operation 63 'select' 'select_ln146_2' <Predicate = (!icmp_ln146)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %add_ln146_1, i4 0" [kernel_attention.cpp:146]   --->   Operation 64 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i6 %tmp_8" [kernel_attention.cpp:146]   --->   Operation 65 'zext' 'tmp_26_cast' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %add_ln146_1, i1 0" [kernel_attention.cpp:146]   --->   Operation 66 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i3 %tmp_9" [kernel_attention.cpp:157]   --->   Operation 67 'zext' 'zext_ln157_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.70ns)   --->   "%sub_ln157_1 = sub i7 %tmp_26_cast, i7 %zext_ln157_1" [kernel_attention.cpp:157]   --->   Operation 68 'sub' 'sub_ln157_1' <Predicate = (!icmp_ln146)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_2)   --->   "%sext_ln146_1 = sext i7 %sub_ln157_1" [kernel_attention.cpp:146]   --->   Operation 69 'sext' 'sext_ln146_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_2)   --->   "%select_ln146_3 = select i1 %icmp_ln148, i9 %sext_ln146_1, i9 %sub_ln157" [kernel_attention.cpp:146]   --->   Operation 70 'select' 'select_ln146_3' <Predicate = (!icmp_ln146)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.12ns)   --->   "%xor_ln146 = xor i1 %icmp_ln148, i1 1" [kernel_attention.cpp:146]   --->   Operation 71 'xor' 'xor_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.49ns)   --->   "%icmp_ln154 = icmp_eq  i3 %n_1_load, i3 7" [kernel_attention.cpp:154]   --->   Operation 72 'icmp' 'icmp_ln154' <Predicate = (!icmp_ln146)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln150)   --->   "%and_ln146 = and i1 %icmp_ln154, i1 %xor_ln146" [kernel_attention.cpp:146]   --->   Operation 73 'and' 'and_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.61ns)   --->   "%icmp_ln152 = icmp_eq  i6 %indvar_flatten3135_load, i6 49" [kernel_attention.cpp:152]   --->   Operation 74 'icmp' 'icmp_ln152' <Predicate = (!icmp_ln146)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln148_1)   --->   "%and_ln146_1 = and i1 %icmp_ln152, i1 %xor_ln146" [kernel_attention.cpp:146]   --->   Operation 75 'and' 'and_ln146_1' <Predicate = (!icmp_ln146)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.65ns)   --->   "%icmp_ln150 = icmp_eq  i14 %indvar_flatten3170_load, i14 11760" [kernel_attention.cpp:150]   --->   Operation 76 'icmp' 'icmp_ln150' <Predicate = (!icmp_ln146)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.12ns)   --->   "%and_ln146_2 = and i1 %icmp_ln150, i1 %xor_ln146" [kernel_attention.cpp:146]   --->   Operation 77 'and' 'and_ln146_2' <Predicate = (!icmp_ln146)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.43ns)   --->   "%add_ln148 = add i2 %select_ln146, i2 1" [kernel_attention.cpp:148]   --->   Operation 78 'add' 'add_ln148' <Predicate = (!icmp_ln146)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.12ns)   --->   "%or_ln148 = or i1 %and_ln146_2, i1 %icmp_ln148" [kernel_attention.cpp:148]   --->   Operation 79 'or' 'or_ln148' <Predicate = (!icmp_ln146)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.30ns)   --->   "%select_ln148 = select i1 %or_ln148, i8 0, i8 %l_1" [kernel_attention.cpp:148]   --->   Operation 80 'select' 'select_ln148' <Predicate = (!icmp_ln146)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln150_1)   --->   "%trunc_ln157_2_mid = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %add_ln148" [kernel_attention.cpp:157]   --->   Operation 81 'bitconcatenate' 'trunc_ln157_2_mid' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln150_1)   --->   "%zext_ln148_1 = zext i3 %trunc_ln157_2_mid" [kernel_attention.cpp:148]   --->   Operation 82 'zext' 'zext_ln148_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln150_1)   --->   "%select_ln148_1 = select i1 %and_ln146_2, i16 %zext_ln148_1, i16 %select_ln146_2" [kernel_attention.cpp:148]   --->   Operation 83 'select' 'select_ln148_1' <Predicate = (!icmp_ln146)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl18_mid = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln146_1, i4 0" [kernel_attention.cpp:146]   --->   Operation 84 'bitconcatenate' 'p_shl18_mid' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl18_mid_cast = zext i6 %p_shl18_mid" [kernel_attention.cpp:146]   --->   Operation 85 'zext' 'p_shl18_mid_cast' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl19_mid = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln146_1, i1 0" [kernel_attention.cpp:146]   --->   Operation 86 'bitconcatenate' 'p_shl19_mid' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i3 %p_shl19_mid" [kernel_attention.cpp:157]   --->   Operation 87 'zext' 'zext_ln157_2' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.70ns)   --->   "%sub_ln157_2 = sub i7 %p_shl18_mid_cast, i7 %zext_ln157_2" [kernel_attention.cpp:157]   --->   Operation 88 'sub' 'sub_ln157_2' <Predicate = (!icmp_ln146)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln148 = sext i7 %sub_ln157_2" [kernel_attention.cpp:148]   --->   Operation 89 'sext' 'sext_ln148' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln148_2 = select i1 %and_ln146_2, i9 %sext_ln148, i9 %select_ln146_3" [kernel_attention.cpp:148]   --->   Operation 90 'select' 'select_ln148_2' <Predicate = (!icmp_ln146)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_1)   --->   "%xor_ln148 = xor i1 %icmp_ln150, i1 1" [kernel_attention.cpp:148]   --->   Operation 91 'xor' 'xor_ln148' <Predicate = (!icmp_ln146)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln148_1 = or i1 %icmp_ln148, i1 %xor_ln148" [kernel_attention.cpp:148]   --->   Operation 92 'or' 'or_ln148_1' <Predicate = (!icmp_ln146)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln150)   --->   "%and_ln148 = and i1 %and_ln146, i1 %or_ln148_1" [kernel_attention.cpp:148]   --->   Operation 93 'and' 'and_ln148' <Predicate = (!icmp_ln146)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln148_1 = and i1 %and_ln146_1, i1 %or_ln148_1" [kernel_attention.cpp:148]   --->   Operation 94 'and' 'and_ln148_1' <Predicate = (!icmp_ln146)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.27ns)   --->   "%select_ln148_3 = select i1 %and_ln146_2, i2 %add_ln148, i2 %select_ln146" [kernel_attention.cpp:148]   --->   Operation 95 'select' 'select_ln148_3' <Predicate = (!icmp_ln146)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln150 = add i8 %select_ln148, i8 1" [kernel_attention.cpp:150]   --->   Operation 96 'add' 'add_ln150' <Predicate = (!icmp_ln146)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln150_1)   --->   "%or_ln150 = or i1 %and_ln148_1, i1 %and_ln146_2" [kernel_attention.cpp:150]   --->   Operation 97 'or' 'or_ln150' <Predicate = (!icmp_ln146)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln150_1 = or i1 %or_ln150, i1 %icmp_ln148" [kernel_attention.cpp:150]   --->   Operation 98 'or' 'or_ln150_1' <Predicate = (!icmp_ln146)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.27ns)   --->   "%select_ln150 = select i1 %or_ln150_1, i3 0, i3 %m_1" [kernel_attention.cpp:150]   --->   Operation 99 'select' 'select_ln150' <Predicate = (!icmp_ln146)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i8 %add_ln150" [kernel_attention.cpp:150]   --->   Operation 100 'zext' 'zext_ln150_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.46ns)   --->   "%p_mid13146 = mul i16 %zext_ln150_1, i16 196" [kernel_attention.cpp:150]   --->   Operation 101 'mul' 'p_mid13146' <Predicate = (!icmp_ln146)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln150_1)   --->   "%tmp_4_mid1 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_mid13146, i32 2, i32 15" [kernel_attention.cpp:157]   --->   Operation 102 'partselect' 'tmp_4_mid1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln150_1)   --->   "%trunc_ln157_2_mid1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %tmp_4_mid1, i2 %select_ln148_3" [kernel_attention.cpp:157]   --->   Operation 103 'bitconcatenate' 'trunc_ln157_2_mid1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln150_1 = select i1 %and_ln148_1, i16 %trunc_ln157_2_mid1, i16 %select_ln148_1" [kernel_attention.cpp:150]   --->   Operation 104 'select' 'select_ln150_1' <Predicate = (!icmp_ln146)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_1)   --->   "%zext_ln150_2 = zext i16 %select_ln150_1" [kernel_attention.cpp:150]   --->   Operation 105 'zext' 'zext_ln150_2' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln157)   --->   "%select_ln150_2 = select i1 %and_ln148_1, i9 %sext_ln148, i9 %select_ln148_2" [kernel_attention.cpp:150]   --->   Operation 106 'select' 'select_ln150_2' <Predicate = (!icmp_ln146)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln150)   --->   "%xor_ln150 = xor i1 %and_ln148_1, i1 1" [kernel_attention.cpp:150]   --->   Operation 107 'xor' 'xor_ln150' <Predicate = (!icmp_ln146)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln150 = and i1 %and_ln148, i1 %xor_ln150" [kernel_attention.cpp:150]   --->   Operation 108 'and' 'and_ln150' <Predicate = (!icmp_ln146)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.30ns)   --->   "%select_ln150_3 = select i1 %and_ln148_1, i8 %add_ln150, i8 %select_ln148" [kernel_attention.cpp:150]   --->   Operation 109 'select' 'select_ln150_3' <Predicate = (!icmp_ln146)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.57ns)   --->   "%add_ln152 = add i3 %select_ln150, i3 1" [kernel_attention.cpp:152]   --->   Operation 110 'add' 'add_ln152' <Predicate = (!icmp_ln146)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln152)   --->   "%or_ln152 = or i1 %and_ln150, i1 %and_ln148_1" [kernel_attention.cpp:152]   --->   Operation 111 'or' 'or_ln152' <Predicate = (!icmp_ln146)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln152)   --->   "%or_ln152_1 = or i1 %or_ln152, i1 %or_ln148" [kernel_attention.cpp:152]   --->   Operation 112 'or' 'or_ln152_1' <Predicate = (!icmp_ln146)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln152 = select i1 %or_ln152_1, i3 0, i3 %n_1_load" [kernel_attention.cpp:152]   --->   Operation 113 'select' 'select_ln152' <Predicate = (!icmp_ln146)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %add_ln152, i1 0" [kernel_attention.cpp:152]   --->   Operation 114 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.70ns)   --->   "%p_mid13133 = add i4 %p_mid2, i4 %zext_ln148" [kernel_attention.cpp:152]   --->   Operation 115 'add' 'p_mid13133' <Predicate = (!icmp_ln146)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl18_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %p_mid13133, i4 0" [kernel_attention.cpp:152]   --->   Operation 116 'bitconcatenate' 'p_shl18_mid1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl18_cast_mid1 = zext i8 %p_shl18_mid1" [kernel_attention.cpp:152]   --->   Operation 117 'zext' 'p_shl18_cast_mid1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl19_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %p_mid13133, i1 0" [kernel_attention.cpp:152]   --->   Operation 118 'bitconcatenate' 'p_shl19_mid1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl19_cast_mid1 = zext i5 %p_shl19_mid1" [kernel_attention.cpp:152]   --->   Operation 119 'zext' 'p_shl19_cast_mid1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.70ns)   --->   "%sub_ln157_3 = sub i9 %p_shl18_cast_mid1, i9 %p_shl19_cast_mid1" [kernel_attention.cpp:157]   --->   Operation 120 'sub' 'sub_ln157_3' <Predicate = (!icmp_ln146)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln157)   --->   "%select_ln152_1 = select i1 %and_ln150, i9 %sub_ln157_3, i9 %select_ln150_2" [kernel_attention.cpp:152]   --->   Operation 121 'select' 'select_ln152_1' <Predicate = (!icmp_ln146)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.27ns)   --->   "%select_ln152_2 = select i1 %and_ln150, i3 %add_ln152, i3 %select_ln150" [kernel_attention.cpp:152]   --->   Operation 122 'select' 'select_ln152_2' <Predicate = (!icmp_ln146)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln157)   --->   "%shl_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln152, i1 0" [kernel_attention.cpp:157]   --->   Operation 123 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln157)   --->   "%zext_ln157 = zext i4 %shl_ln1" [kernel_attention.cpp:157]   --->   Operation 124 'zext' 'zext_ln157' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln157 = add i9 %select_ln152_1, i9 %zext_ln157" [kernel_attention.cpp:157]   --->   Operation 125 'add' 'add_ln157' <Predicate = (!icmp_ln146)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_1)   --->   "%sext_ln157_1 = sext i9 %add_ln157" [kernel_attention.cpp:157]   --->   Operation 126 'sext' 'sext_ln157_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln157_1 = add i17 %sext_ln157_1, i17 %zext_ln150_2" [kernel_attention.cpp:157]   --->   Operation 127 'add' 'add_ln157_1' <Predicate = (!icmp_ln146)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln157_1, i2 0" [kernel_attention.cpp:157]   --->   Operation 128 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln157_2 = sext i19 %tmp_10" [kernel_attention.cpp:157]   --->   Operation 129 'sext' 'sext_ln157_2' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.14ns)   --->   "%add_ln157_2 = add i64 %sext_ln157_2, i64 %buffer_out_read" [kernel_attention.cpp:157]   --->   Operation 130 'add' 'add_ln157_2' <Predicate = (!icmp_ln146)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln157_2, i32 2, i32 63" [kernel_attention.cpp:157]   --->   Operation 131 'partselect' 'trunc_ln' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln157 = sext i62 %trunc_ln" [kernel_attention.cpp:157]   --->   Operation 132 'sext' 'sext_ln157' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln157" [kernel_attention.cpp:157]   --->   Operation 133 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.57ns)   --->   "%add_ln154 = add i3 %select_ln152, i3 1" [kernel_attention.cpp:154]   --->   Operation 134 'add' 'add_ln154' <Predicate = (!icmp_ln146)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.70ns)   --->   "%add_ln152_1 = add i6 %indvar_flatten3135_load, i6 1" [kernel_attention.cpp:152]   --->   Operation 135 'add' 'add_ln152_1' <Predicate = (!icmp_ln146)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.29ns)   --->   "%select_ln152_3 = select i1 %or_ln150_1, i6 1, i6 %add_ln152_1" [kernel_attention.cpp:152]   --->   Operation 136 'select' 'select_ln152_3' <Predicate = (!icmp_ln146)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.76ns)   --->   "%add_ln150_1 = add i14 %indvar_flatten3170_load, i14 1" [kernel_attention.cpp:150]   --->   Operation 137 'add' 'add_ln150_1' <Predicate = (!icmp_ln146)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.34ns)   --->   "%select_ln150_4 = select i1 %or_ln148, i14 1, i14 %add_ln150_1" [kernel_attention.cpp:150]   --->   Operation 138 'select' 'select_ln150_4' <Predicate = (!icmp_ln146)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.78ns)   --->   "%add_ln148_1 = add i16 %indvar_flatten3220_load, i16 1" [kernel_attention.cpp:148]   --->   Operation 139 'add' 'add_ln148_1' <Predicate = (!icmp_ln146)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.24ns)   --->   "%select_ln148_4 = select i1 %icmp_ln148, i16 1, i16 %add_ln148_1" [kernel_attention.cpp:148]   --->   Operation 140 'select' 'select_ln148_4' <Predicate = (!icmp_ln146)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.38ns)   --->   "%store_ln154 = store i16 %add_ln146, i16 %indvar_flatten3278" [kernel_attention.cpp:154]   --->   Operation 141 'store' 'store_ln154' <Predicate = (!icmp_ln146)> <Delay = 0.38>
ST_2 : Operation 142 [1/1] (0.38ns)   --->   "%store_ln154 = store i2 %select_ln146_1, i2 %j" [kernel_attention.cpp:154]   --->   Operation 142 'store' 'store_ln154' <Predicate = (!icmp_ln146)> <Delay = 0.38>
ST_2 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln154 = store i16 %select_ln148_4, i16 %indvar_flatten3220" [kernel_attention.cpp:154]   --->   Operation 143 'store' 'store_ln154' <Predicate = (!icmp_ln146)> <Delay = 0.38>
ST_2 : Operation 144 [1/1] (0.38ns)   --->   "%store_ln154 = store i2 %select_ln148_3, i2 %k" [kernel_attention.cpp:154]   --->   Operation 144 'store' 'store_ln154' <Predicate = (!icmp_ln146)> <Delay = 0.38>
ST_2 : Operation 145 [1/1] (0.38ns)   --->   "%store_ln154 = store i14 %select_ln150_4, i14 %indvar_flatten3170" [kernel_attention.cpp:154]   --->   Operation 145 'store' 'store_ln154' <Predicate = (!icmp_ln146)> <Delay = 0.38>
ST_2 : Operation 146 [1/1] (0.38ns)   --->   "%store_ln154 = store i8 %select_ln150_3, i8 %l" [kernel_attention.cpp:154]   --->   Operation 146 'store' 'store_ln154' <Predicate = (!icmp_ln146)> <Delay = 0.38>
ST_2 : Operation 147 [1/1] (0.38ns)   --->   "%store_ln154 = store i6 %select_ln152_3, i6 %indvar_flatten3135" [kernel_attention.cpp:154]   --->   Operation 147 'store' 'store_ln154' <Predicate = (!icmp_ln146)> <Delay = 0.38>
ST_2 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln154 = store i3 %select_ln152_2, i3 %m" [kernel_attention.cpp:154]   --->   Operation 148 'store' 'store_ln154' <Predicate = (!icmp_ln146)> <Delay = 0.38>
ST_2 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln154 = store i3 %add_ln154, i3 %n_1" [kernel_attention.cpp:154]   --->   Operation 149 'store' 'store_ln154' <Predicate = (!icmp_ln146)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln146_cast" [kernel_attention.cpp:146]   --->   Operation 151 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (36.5ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [kernel_attention.cpp:158]   --->   Operation 153 'read' 'gmem_addr_read' <Predicate = (!icmp_ln146)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 154 [1/1] (36.5ns)   --->   "%gmem_addr_18_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_18, i32 1" [kernel_attention.cpp:157]   --->   Operation 154 'writereq' 'gmem_addr_18_req' <Predicate = (!icmp_ln146)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 155 [1/1] (36.5ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_18, i32 %gmem_addr_read, i4 15" [kernel_attention.cpp:157]   --->   Operation 155 'write' 'write_ln157' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 156 [5/5] (36.5ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_18" [kernel_attention.cpp:157]   --->   Operation 156 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 157 [4/5] (36.5ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_18" [kernel_attention.cpp:157]   --->   Operation 157 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 158 [3/5] (36.5ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_18" [kernel_attention.cpp:157]   --->   Operation 158 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 159 [2/5] (36.5ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_18" [kernel_attention.cpp:157]   --->   Operation 159 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 172 'ret' 'ret_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6_str"   --->   Operation 160 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%empty_111 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 47040, i64 47040, i64 47040"   --->   Operation 161 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 162 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_148_3_VITIS_LOOP_152_5_VITIS_LOOP_154_6_str"   --->   Operation 163 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6_str"   --->   Operation 165 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 166 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_152_5_VITIS_LOOP_154_6_str"   --->   Operation 167 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 168 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [kernel_attention.cpp:154]   --->   Operation 169 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/5] (36.5ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_18" [kernel_attention.cpp:157]   --->   Operation 170 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln154 = br void %for.inc.i220" [kernel_attention.cpp:154]   --->   Operation 171 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln146]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_1                     (alloca           ) [ 0110000000]
m                       (alloca           ) [ 0110000000]
indvar_flatten3135      (alloca           ) [ 0110000000]
l                       (alloca           ) [ 0110000000]
indvar_flatten3170      (alloca           ) [ 0110000000]
k                       (alloca           ) [ 0110000000]
indvar_flatten3220      (alloca           ) [ 0110000000]
j                       (alloca           ) [ 0110000000]
indvar_flatten3278      (alloca           ) [ 0110000000]
buffer_out_read         (read             ) [ 0110000000]
sext_ln146_read         (read             ) [ 0000000000]
sext_ln146_cast         (sext             ) [ 0111000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
m_1                     (load             ) [ 0000000000]
l_1                     (load             ) [ 0000000000]
j_1                     (load             ) [ 0000000000]
indvar_flatten3278_load (load             ) [ 0000000000]
zext_ln146              (zext             ) [ 0000000000]
zext_ln150              (zext             ) [ 0000000000]
empty                   (mul              ) [ 0000000000]
tmp_4                   (partselect       ) [ 0000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000]
empty_110               (add              ) [ 0000000000]
p_shl8                  (bitconcatenate   ) [ 0000000000]
p_shl18_cast            (zext             ) [ 0000000000]
p_shl9                  (bitconcatenate   ) [ 0000000000]
p_shl19_cast            (zext             ) [ 0000000000]
sub_ln157               (sub              ) [ 0000000000]
icmp_ln146              (icmp             ) [ 0111111110]
add_ln146               (add              ) [ 0000000000]
br_ln146                (br               ) [ 0000000000]
n_1_load                (load             ) [ 0000000000]
indvar_flatten3135_load (load             ) [ 0000000000]
indvar_flatten3170_load (load             ) [ 0000000000]
k_load                  (load             ) [ 0000000000]
indvar_flatten3220_load (load             ) [ 0000000000]
icmp_ln148              (icmp             ) [ 0000000000]
select_ln146            (select           ) [ 0000000000]
add_ln146_1             (add              ) [ 0000000000]
select_ln146_1          (select           ) [ 0000000000]
zext_ln148              (zext             ) [ 0000000000]
trunc_ln157_s           (bitconcatenate   ) [ 0000000000]
select_ln146_2          (select           ) [ 0000000000]
tmp_8                   (bitconcatenate   ) [ 0000000000]
tmp_26_cast             (zext             ) [ 0000000000]
tmp_9                   (bitconcatenate   ) [ 0000000000]
zext_ln157_1            (zext             ) [ 0000000000]
sub_ln157_1             (sub              ) [ 0000000000]
sext_ln146_1            (sext             ) [ 0000000000]
select_ln146_3          (select           ) [ 0000000000]
xor_ln146               (xor              ) [ 0000000000]
icmp_ln154              (icmp             ) [ 0000000000]
and_ln146               (and              ) [ 0000000000]
icmp_ln152              (icmp             ) [ 0000000000]
and_ln146_1             (and              ) [ 0000000000]
icmp_ln150              (icmp             ) [ 0000000000]
and_ln146_2             (and              ) [ 0000000000]
add_ln148               (add              ) [ 0000000000]
or_ln148                (or               ) [ 0000000000]
select_ln148            (select           ) [ 0000000000]
trunc_ln157_2_mid       (bitconcatenate   ) [ 0000000000]
zext_ln148_1            (zext             ) [ 0000000000]
select_ln148_1          (select           ) [ 0000000000]
p_shl18_mid             (bitconcatenate   ) [ 0000000000]
p_shl18_mid_cast        (zext             ) [ 0000000000]
p_shl19_mid             (bitconcatenate   ) [ 0000000000]
zext_ln157_2            (zext             ) [ 0000000000]
sub_ln157_2             (sub              ) [ 0000000000]
sext_ln148              (sext             ) [ 0000000000]
select_ln148_2          (select           ) [ 0000000000]
xor_ln148               (xor              ) [ 0000000000]
or_ln148_1              (or               ) [ 0000000000]
and_ln148               (and              ) [ 0000000000]
and_ln148_1             (and              ) [ 0000000000]
select_ln148_3          (select           ) [ 0000000000]
add_ln150               (add              ) [ 0000000000]
or_ln150                (or               ) [ 0000000000]
or_ln150_1              (or               ) [ 0000000000]
select_ln150            (select           ) [ 0000000000]
zext_ln150_1            (zext             ) [ 0000000000]
p_mid13146              (mul              ) [ 0000000000]
tmp_4_mid1              (partselect       ) [ 0000000000]
trunc_ln157_2_mid1      (bitconcatenate   ) [ 0000000000]
select_ln150_1          (select           ) [ 0000000000]
zext_ln150_2            (zext             ) [ 0000000000]
select_ln150_2          (select           ) [ 0000000000]
xor_ln150               (xor              ) [ 0000000000]
and_ln150               (and              ) [ 0000000000]
select_ln150_3          (select           ) [ 0000000000]
add_ln152               (add              ) [ 0000000000]
or_ln152                (or               ) [ 0000000000]
or_ln152_1              (or               ) [ 0000000000]
select_ln152            (select           ) [ 0000000000]
p_mid2                  (bitconcatenate   ) [ 0000000000]
p_mid13133              (add              ) [ 0000000000]
p_shl18_mid1            (bitconcatenate   ) [ 0000000000]
p_shl18_cast_mid1       (zext             ) [ 0000000000]
p_shl19_mid1            (bitconcatenate   ) [ 0000000000]
p_shl19_cast_mid1       (zext             ) [ 0000000000]
sub_ln157_3             (sub              ) [ 0000000000]
select_ln152_1          (select           ) [ 0000000000]
select_ln152_2          (select           ) [ 0000000000]
shl_ln1                 (bitconcatenate   ) [ 0000000000]
zext_ln157              (zext             ) [ 0000000000]
add_ln157               (add              ) [ 0000000000]
sext_ln157_1            (sext             ) [ 0000000000]
add_ln157_1             (add              ) [ 0000000000]
tmp_10                  (bitconcatenate   ) [ 0000000000]
sext_ln157_2            (sext             ) [ 0000000000]
add_ln157_2             (add              ) [ 0000000000]
trunc_ln                (partselect       ) [ 0000000000]
sext_ln157              (sext             ) [ 0000000000]
gmem_addr_18            (getelementptr    ) [ 0101111111]
add_ln154               (add              ) [ 0000000000]
add_ln152_1             (add              ) [ 0000000000]
select_ln152_3          (select           ) [ 0000000000]
add_ln150_1             (add              ) [ 0000000000]
select_ln150_4          (select           ) [ 0000000000]
add_ln148_1             (add              ) [ 0000000000]
select_ln148_4          (select           ) [ 0000000000]
store_ln154             (store            ) [ 0000000000]
store_ln154             (store            ) [ 0000000000]
store_ln154             (store            ) [ 0000000000]
store_ln154             (store            ) [ 0000000000]
store_ln154             (store            ) [ 0000000000]
store_ln154             (store            ) [ 0000000000]
store_ln154             (store            ) [ 0000000000]
store_ln154             (store            ) [ 0000000000]
store_ln154             (store            ) [ 0000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000]
gmem_addr               (getelementptr    ) [ 0000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000]
gmem_addr_read          (read             ) [ 0100100000]
gmem_addr_18_req        (writereq         ) [ 0000000000]
write_ln157             (write            ) [ 0000000000]
specloopname_ln0        (specloopname     ) [ 0000000000]
empty_111               (speclooptripcount) [ 0000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000]
specloopname_ln0        (specloopname     ) [ 0000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000]
specloopname_ln0        (specloopname     ) [ 0000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000]
specloopname_ln0        (specloopname     ) [ 0000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000]
specloopname_ln154      (specloopname     ) [ 0000000000]
gmem_addr_18_resp       (writeresp        ) [ 0000000000]
br_ln154                (br               ) [ 0000000000]
ret_ln0                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln146">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln146"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i17.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_148_3_VITIS_LOOP_152_5_VITIS_LOOP_154_6_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_152_5_VITIS_LOOP_154_6_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="n_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="m_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten3135_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten3135/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="l_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten3170_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten3170/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="k_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten3220_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten3220/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten3278_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten3278/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="buffer_out_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_out_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sext_ln146_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="62" slack="0"/>
<pin id="174" dir="0" index="1" bw="62" slack="0"/>
<pin id="175" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln146_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="gmem_addr_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_writeresp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_18_req/3 gmem_addr_18_resp/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln157_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2"/>
<pin id="193" dir="0" index="2" bw="32" slack="1"/>
<pin id="194" dir="0" index="3" bw="1" slack="0"/>
<pin id="195" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln157/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sext_ln146_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="62" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln146_cast/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln0_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="2" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln0_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="14" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln0_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln0_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="6" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="m_1_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="1"/>
<pin id="250" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="l_1_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="1"/>
<pin id="253" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="j_1_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="1"/>
<pin id="256" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="indvar_flatten3278_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="1"/>
<pin id="259" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten3278_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln146_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln150_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="empty_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="9" slack="0"/>
<pin id="271" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="0" index="3" bw="5" slack="0"/>
<pin id="279" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_s_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="empty_110_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="2" slack="0"/>
<pin id="295" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_110/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_shl8_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_shl18_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl18_cast/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_shl9_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_shl19_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl19_cast/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sub_ln157_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln157/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln146_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln146_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="n_1_load_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="1"/>
<pin id="342" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1_load/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="indvar_flatten3135_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="1"/>
<pin id="345" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten3135_load/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="indvar_flatten3170_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="14" slack="1"/>
<pin id="348" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten3170_load/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="k_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="1"/>
<pin id="351" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="indvar_flatten3220_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="1"/>
<pin id="354" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten3220_load/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln148_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln146_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="0" index="2" bw="2" slack="0"/>
<pin id="365" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln146/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln146_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln146_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="0" index="2" bw="2" slack="0"/>
<pin id="379" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln146_1/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln148_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln157_s_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="14" slack="0"/>
<pin id="390" dir="0" index="2" bw="2" slack="0"/>
<pin id="391" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln157_s/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln146_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="0"/>
<pin id="398" dir="0" index="2" bw="16" slack="0"/>
<pin id="399" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln146_2/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_8_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="0" index="1" bw="2" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_26_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="0"/>
<pin id="413" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_9_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="0" index="1" bw="2" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln157_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sub_ln157_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="0"/>
<pin id="429" dir="0" index="1" bw="3" slack="0"/>
<pin id="430" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln157_1/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sext_ln146_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="0"/>
<pin id="435" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln146_1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln146_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="9" slack="0"/>
<pin id="440" dir="0" index="2" bw="9" slack="0"/>
<pin id="441" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln146_3/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="xor_ln146_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln146/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln154_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="3" slack="0"/>
<pin id="453" dir="0" index="1" bw="3" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="and_ln146_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln146/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln152_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="0"/>
<pin id="465" dir="0" index="1" bw="6" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln146_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln146_1/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln150_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="14" slack="0"/>
<pin id="477" dir="0" index="1" bw="14" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="and_ln146_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln146_2/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln148_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="or_ln148_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln148_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="8" slack="0"/>
<pin id="502" dir="0" index="2" bw="8" slack="0"/>
<pin id="503" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln157_2_mid_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="2" slack="0"/>
<pin id="511" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln157_2_mid/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln148_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="0"/>
<pin id="517" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln148_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="16" slack="0"/>
<pin id="522" dir="0" index="2" bw="16" slack="0"/>
<pin id="523" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_1/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_shl18_mid_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="0" index="1" bw="2" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18_mid/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_shl18_mid_cast_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="0"/>
<pin id="537" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl18_mid_cast/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_shl19_mid_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="0" index="1" bw="2" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl19_mid/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln157_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="0"/>
<pin id="549" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_2/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sub_ln157_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="0"/>
<pin id="553" dir="0" index="1" bw="3" slack="0"/>
<pin id="554" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln157_2/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln148_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln148/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln148_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="9" slack="0"/>
<pin id="564" dir="0" index="2" bw="9" slack="0"/>
<pin id="565" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_2/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="xor_ln148_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln148/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="or_ln148_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_1/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="and_ln148_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln148/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="and_ln148_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln148_1/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln148_3_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="2" slack="0"/>
<pin id="596" dir="0" index="2" bw="2" slack="0"/>
<pin id="597" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_3/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln150_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="or_ln150_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln150/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="or_ln150_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln150_1/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="select_ln150_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="3" slack="0"/>
<pin id="622" dir="0" index="2" bw="3" slack="0"/>
<pin id="623" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln150/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln150_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_1/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="p_mid13146_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="0" index="1" bw="9" slack="0"/>
<pin id="634" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid13146/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_4_mid1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="14" slack="0"/>
<pin id="639" dir="0" index="1" bw="16" slack="0"/>
<pin id="640" dir="0" index="2" bw="3" slack="0"/>
<pin id="641" dir="0" index="3" bw="5" slack="0"/>
<pin id="642" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_mid1/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln157_2_mid1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="0" index="1" bw="14" slack="0"/>
<pin id="650" dir="0" index="2" bw="2" slack="0"/>
<pin id="651" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln157_2_mid1/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="select_ln150_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="16" slack="0"/>
<pin id="658" dir="0" index="2" bw="16" slack="0"/>
<pin id="659" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln150_1/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln150_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="0"/>
<pin id="665" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_2/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="select_ln150_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="9" slack="0"/>
<pin id="670" dir="0" index="2" bw="9" slack="0"/>
<pin id="671" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln150_2/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="xor_ln150_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="and_ln150_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln150/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln150_3_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="8" slack="0"/>
<pin id="690" dir="0" index="2" bw="8" slack="0"/>
<pin id="691" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln150_3/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln152_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="3" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="or_ln152_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="or_ln152_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152_1/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="select_ln152_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="3" slack="0"/>
<pin id="716" dir="0" index="2" bw="3" slack="0"/>
<pin id="717" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln152/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_mid2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="0"/>
<pin id="723" dir="0" index="1" bw="3" slack="0"/>
<pin id="724" dir="0" index="2" bw="1" slack="0"/>
<pin id="725" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid2/2 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_mid13133_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="4" slack="0"/>
<pin id="731" dir="0" index="1" bw="2" slack="0"/>
<pin id="732" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid13133/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_shl18_mid1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="4" slack="0"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18_mid1/2 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_shl18_cast_mid1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="0"/>
<pin id="745" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl18_cast_mid1/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_shl19_mid1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="0"/>
<pin id="749" dir="0" index="1" bw="4" slack="0"/>
<pin id="750" dir="0" index="2" bw="1" slack="0"/>
<pin id="751" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl19_mid1/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="p_shl19_cast_mid1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="5" slack="0"/>
<pin id="757" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl19_cast_mid1/2 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sub_ln157_3_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="0" index="1" bw="5" slack="0"/>
<pin id="762" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln157_3/2 "/>
</bind>
</comp>

<comp id="765" class="1004" name="select_ln152_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="9" slack="0"/>
<pin id="768" dir="0" index="2" bw="9" slack="0"/>
<pin id="769" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln152_1/2 "/>
</bind>
</comp>

<comp id="773" class="1004" name="select_ln152_2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="3" slack="0"/>
<pin id="776" dir="0" index="2" bw="3" slack="0"/>
<pin id="777" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln152_2/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="shl_ln1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="0"/>
<pin id="783" dir="0" index="1" bw="3" slack="0"/>
<pin id="784" dir="0" index="2" bw="1" slack="0"/>
<pin id="785" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln157_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="0"/>
<pin id="791" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="add_ln157_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="9" slack="0"/>
<pin id="795" dir="0" index="1" bw="4" slack="0"/>
<pin id="796" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/2 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sext_ln157_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="9" slack="0"/>
<pin id="801" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln157_1/2 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln157_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="9" slack="0"/>
<pin id="805" dir="0" index="1" bw="16" slack="0"/>
<pin id="806" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157_1/2 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_10_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="19" slack="0"/>
<pin id="811" dir="0" index="1" bw="17" slack="0"/>
<pin id="812" dir="0" index="2" bw="1" slack="0"/>
<pin id="813" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sext_ln157_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="19" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln157_2/2 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add_ln157_2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="19" slack="0"/>
<pin id="823" dir="0" index="1" bw="64" slack="1"/>
<pin id="824" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157_2/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="trunc_ln_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="62" slack="0"/>
<pin id="828" dir="0" index="1" bw="64" slack="0"/>
<pin id="829" dir="0" index="2" bw="3" slack="0"/>
<pin id="830" dir="0" index="3" bw="7" slack="0"/>
<pin id="831" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="836" class="1004" name="sext_ln157_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="62" slack="0"/>
<pin id="838" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln157/2 "/>
</bind>
</comp>

<comp id="840" class="1004" name="gmem_addr_18_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="64" slack="0"/>
<pin id="842" dir="0" index="1" bw="64" slack="0"/>
<pin id="843" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_18/2 "/>
</bind>
</comp>

<comp id="846" class="1004" name="add_ln154_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="3" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/2 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln152_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="6" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152_1/2 "/>
</bind>
</comp>

<comp id="858" class="1004" name="select_ln152_3_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="6" slack="0"/>
<pin id="861" dir="0" index="2" bw="6" slack="0"/>
<pin id="862" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln152_3/2 "/>
</bind>
</comp>

<comp id="866" class="1004" name="add_ln150_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="14" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150_1/2 "/>
</bind>
</comp>

<comp id="872" class="1004" name="select_ln150_4_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="14" slack="0"/>
<pin id="875" dir="0" index="2" bw="14" slack="0"/>
<pin id="876" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln150_4/2 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln148_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_1/2 "/>
</bind>
</comp>

<comp id="886" class="1004" name="select_ln148_4_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="16" slack="0"/>
<pin id="889" dir="0" index="2" bw="16" slack="0"/>
<pin id="890" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_4/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="store_ln154_store_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="0"/>
<pin id="896" dir="0" index="1" bw="16" slack="1"/>
<pin id="897" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="899" class="1004" name="store_ln154_store_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="2" slack="0"/>
<pin id="901" dir="0" index="1" bw="2" slack="1"/>
<pin id="902" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="904" class="1004" name="store_ln154_store_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="16" slack="0"/>
<pin id="906" dir="0" index="1" bw="16" slack="1"/>
<pin id="907" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="909" class="1004" name="store_ln154_store_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="2" slack="0"/>
<pin id="911" dir="0" index="1" bw="2" slack="1"/>
<pin id="912" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="914" class="1004" name="store_ln154_store_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="14" slack="0"/>
<pin id="916" dir="0" index="1" bw="14" slack="1"/>
<pin id="917" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="919" class="1004" name="store_ln154_store_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="0"/>
<pin id="921" dir="0" index="1" bw="8" slack="1"/>
<pin id="922" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="924" class="1004" name="store_ln154_store_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="6" slack="0"/>
<pin id="926" dir="0" index="1" bw="6" slack="1"/>
<pin id="927" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="929" class="1004" name="store_ln154_store_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="3" slack="0"/>
<pin id="931" dir="0" index="1" bw="3" slack="1"/>
<pin id="932" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="934" class="1004" name="store_ln154_store_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="3" slack="0"/>
<pin id="936" dir="0" index="1" bw="3" slack="1"/>
<pin id="937" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="939" class="1004" name="gmem_addr_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="64" slack="0"/>
<pin id="941" dir="0" index="1" bw="64" slack="2"/>
<pin id="942" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="945" class="1005" name="n_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="3" slack="0"/>
<pin id="947" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="952" class="1005" name="m_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="3" slack="0"/>
<pin id="954" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="959" class="1005" name="indvar_flatten3135_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="6" slack="0"/>
<pin id="961" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten3135 "/>
</bind>
</comp>

<comp id="966" class="1005" name="l_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="0"/>
<pin id="968" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="973" class="1005" name="indvar_flatten3170_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="14" slack="0"/>
<pin id="975" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten3170 "/>
</bind>
</comp>

<comp id="980" class="1005" name="k_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="2" slack="0"/>
<pin id="982" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="987" class="1005" name="indvar_flatten3220_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="16" slack="0"/>
<pin id="989" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten3220 "/>
</bind>
</comp>

<comp id="994" class="1005" name="j_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="2" slack="0"/>
<pin id="996" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1001" class="1005" name="indvar_flatten3278_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="0"/>
<pin id="1003" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten3278 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="buffer_out_read_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="64" slack="1"/>
<pin id="1010" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="buffer_out_read "/>
</bind>
</comp>

<comp id="1013" class="1005" name="sext_ln146_cast_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="64" slack="2"/>
<pin id="1015" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln146_cast "/>
</bind>
</comp>

<comp id="1018" class="1005" name="icmp_ln146_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln146 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="gmem_addr_18_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_18 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="gmem_addr_read_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="104" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="106" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="196"><net_src comp="108" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="110" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="198"><net_src comp="112" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="202"><net_src comp="172" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="251" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="268" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="289"><net_src comp="50" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="248" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="260" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="292" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="306" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="257" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="60" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="257" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="62" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="64" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="32" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="349" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="254" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="355" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="369" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="254" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="68" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="274" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="349" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="355" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="30" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="387" pin="3"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="369" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="56" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="72" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="369" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="411" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="355" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="322" pin="2"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="355" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="74" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="340" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="76" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="445" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="343" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="78" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="445" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="346" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="80" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="445" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="361" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="66" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="481" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="355" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="36" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="251" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="512"><net_src comp="82" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="52" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="487" pin="2"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="481" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="395" pin="3"/><net_sink comp="519" pin=2"/></net>

<net id="532"><net_src comp="70" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="375" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="56" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="538"><net_src comp="527" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="72" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="375" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="52" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="539" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="535" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="547" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="481" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="557" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="437" pin="3"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="475" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="74" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="355" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="569" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="457" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="469" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="575" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="481" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="487" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="361" pin="3"/><net_sink comp="593" pin=2"/></net>

<net id="605"><net_src comp="499" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="84" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="587" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="481" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="355" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="40" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="248" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="630"><net_src comp="601" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="42" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="643"><net_src comp="44" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="46" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="48" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="652"><net_src comp="68" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="637" pin="4"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="593" pin="3"/><net_sink comp="647" pin=2"/></net>

<net id="660"><net_src comp="587" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="647" pin="3"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="519" pin="3"/><net_sink comp="655" pin=2"/></net>

<net id="666"><net_src comp="655" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="587" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="557" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="561" pin="3"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="587" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="74" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="581" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="675" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="587" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="601" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="499" pin="3"/><net_sink comp="687" pin=2"/></net>

<net id="699"><net_src comp="619" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="86" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="681" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="587" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="493" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="40" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="340" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="726"><net_src comp="50" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="695" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="52" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="733"><net_src comp="721" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="383" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="54" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="729" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="56" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="746"><net_src comp="735" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="752"><net_src comp="58" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="729" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="52" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="758"><net_src comp="747" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="743" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="755" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="770"><net_src comp="681" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="759" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="667" pin="3"/><net_sink comp="765" pin=2"/></net>

<net id="778"><net_src comp="681" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="695" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="619" pin="3"/><net_sink comp="773" pin=2"/></net>

<net id="786"><net_src comp="50" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="713" pin="3"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="52" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="792"><net_src comp="781" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="765" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="789" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="793" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="799" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="663" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="814"><net_src comp="88" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="803" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="32" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="820"><net_src comp="809" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="832"><net_src comp="90" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="821" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="46" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="835"><net_src comp="92" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="839"><net_src comp="826" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="0" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="836" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="713" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="86" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="343" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="94" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="863"><net_src comp="613" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="94" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="865"><net_src comp="852" pin="2"/><net_sink comp="858" pin=2"/></net>

<net id="870"><net_src comp="346" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="96" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="877"><net_src comp="493" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="96" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="866" pin="2"/><net_sink comp="872" pin=2"/></net>

<net id="884"><net_src comp="352" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="62" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="891"><net_src comp="355" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="62" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="880" pin="2"/><net_sink comp="886" pin=2"/></net>

<net id="898"><net_src comp="334" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="903"><net_src comp="375" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="908"><net_src comp="886" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="593" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="918"><net_src comp="872" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="923"><net_src comp="687" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="928"><net_src comp="858" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="933"><net_src comp="773" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="938"><net_src comp="846" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="943"><net_src comp="0" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="939" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="948"><net_src comp="130" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="951"><net_src comp="945" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="955"><net_src comp="134" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="958"><net_src comp="952" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="962"><net_src comp="138" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="965"><net_src comp="959" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="969"><net_src comp="142" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="972"><net_src comp="966" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="976"><net_src comp="146" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="979"><net_src comp="973" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="983"><net_src comp="150" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="986"><net_src comp="980" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="990"><net_src comp="154" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="993"><net_src comp="987" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="997"><net_src comp="158" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1000"><net_src comp="994" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1004"><net_src comp="162" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1006"><net_src comp="1001" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1007"><net_src comp="1001" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1011"><net_src comp="166" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1016"><net_src comp="199" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1021"><net_src comp="328" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="840" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="1031"><net_src comp="178" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="190" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 4 5 6 7 8 9 }
 - Input state : 
	Port: kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT : gmem | {3 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT : sext_ln146 | {1 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT : buffer_out | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln146 : 1
		zext_ln150 : 1
		empty : 2
		tmp_4 : 3
		tmp_s : 1
		empty_110 : 2
		p_shl8 : 3
		p_shl18_cast : 4
		p_shl9 : 3
		p_shl19_cast : 4
		sub_ln157 : 5
		icmp_ln146 : 1
		add_ln146 : 1
		br_ln146 : 2
		icmp_ln148 : 1
		select_ln146 : 2
		add_ln146_1 : 1
		select_ln146_1 : 2
		zext_ln148 : 3
		trunc_ln157_s : 4
		select_ln146_2 : 5
		tmp_8 : 2
		tmp_26_cast : 3
		tmp_9 : 2
		zext_ln157_1 : 3
		sub_ln157_1 : 4
		sext_ln146_1 : 5
		select_ln146_3 : 6
		xor_ln146 : 2
		icmp_ln154 : 1
		and_ln146 : 2
		icmp_ln152 : 1
		and_ln146_1 : 2
		icmp_ln150 : 1
		and_ln146_2 : 2
		add_ln148 : 3
		or_ln148 : 2
		select_ln148 : 2
		trunc_ln157_2_mid : 4
		zext_ln148_1 : 5
		select_ln148_1 : 6
		p_shl18_mid : 3
		p_shl18_mid_cast : 4
		p_shl19_mid : 3
		zext_ln157_2 : 4
		sub_ln157_2 : 5
		sext_ln148 : 6
		select_ln148_2 : 7
		xor_ln148 : 2
		or_ln148_1 : 2
		and_ln148 : 2
		and_ln148_1 : 2
		select_ln148_3 : 2
		add_ln150 : 3
		or_ln150 : 2
		or_ln150_1 : 2
		select_ln150 : 2
		zext_ln150_1 : 4
		p_mid13146 : 5
		tmp_4_mid1 : 6
		trunc_ln157_2_mid1 : 7
		select_ln150_1 : 8
		zext_ln150_2 : 9
		select_ln150_2 : 8
		xor_ln150 : 2
		and_ln150 : 2
		select_ln150_3 : 4
		add_ln152 : 3
		or_ln152 : 2
		or_ln152_1 : 2
		select_ln152 : 2
		p_mid2 : 4
		p_mid13133 : 5
		p_shl18_mid1 : 6
		p_shl18_cast_mid1 : 7
		p_shl19_mid1 : 6
		p_shl19_cast_mid1 : 7
		sub_ln157_3 : 8
		select_ln152_1 : 9
		select_ln152_2 : 4
		shl_ln1 : 3
		zext_ln157 : 4
		add_ln157 : 10
		sext_ln157_1 : 11
		add_ln157_1 : 12
		tmp_10 : 13
		sext_ln157_2 : 14
		add_ln157_2 : 15
		trunc_ln : 16
		sext_ln157 : 17
		gmem_addr_18 : 18
		add_ln154 : 3
		add_ln152_1 : 1
		select_ln152_3 : 2
		add_ln150_1 : 1
		select_ln150_4 : 2
		add_ln148_1 : 1
		select_ln148_4 : 2
		store_ln154 : 2
		store_ln154 : 3
		store_ln154 : 3
		store_ln154 : 3
		store_ln154 : 3
		store_ln154 : 5
		store_ln154 : 3
		store_ln154 : 5
		store_ln154 : 4
	State 3
		gmem_addr_read : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       empty_110_fu_292      |    0    |    0    |    12   |
|          |       add_ln146_fu_334      |    0    |    0    |    23   |
|          |      add_ln146_1_fu_369     |    0    |    0    |    9    |
|          |       add_ln148_fu_487      |    0    |    0    |    9    |
|          |       add_ln150_fu_601      |    0    |    0    |    15   |
|          |       add_ln152_fu_695      |    0    |    0    |    10   |
|    add   |      p_mid13133_fu_729      |    0    |    0    |    12   |
|          |       add_ln157_fu_793      |    0    |    0    |    16   |
|          |      add_ln157_1_fu_803     |    0    |    0    |    23   |
|          |      add_ln157_2_fu_821     |    0    |    0    |    71   |
|          |       add_ln154_fu_846      |    0    |    0    |    10   |
|          |      add_ln152_1_fu_852     |    0    |    0    |    13   |
|          |      add_ln150_1_fu_866     |    0    |    0    |    21   |
|          |      add_ln148_1_fu_880     |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|          |     select_ln146_fu_361     |    0    |    0    |    2    |
|          |    select_ln146_1_fu_375    |    0    |    0    |    2    |
|          |    select_ln146_2_fu_395    |    0    |    0    |    16   |
|          |    select_ln146_3_fu_437    |    0    |    0    |    9    |
|          |     select_ln148_fu_499     |    0    |    0    |    8    |
|          |    select_ln148_1_fu_519    |    0    |    0    |    16   |
|          |    select_ln148_2_fu_561    |    0    |    0    |    9    |
|          |    select_ln148_3_fu_593    |    0    |    0    |    2    |
|  select  |     select_ln150_fu_619     |    0    |    0    |    3    |
|          |    select_ln150_1_fu_655    |    0    |    0    |    16   |
|          |    select_ln150_2_fu_667    |    0    |    0    |    9    |
|          |    select_ln150_3_fu_687    |    0    |    0    |    8    |
|          |     select_ln152_fu_713     |    0    |    0    |    3    |
|          |    select_ln152_1_fu_765    |    0    |    0    |    9    |
|          |    select_ln152_2_fu_773    |    0    |    0    |    3    |
|          |    select_ln152_3_fu_858    |    0    |    0    |    6    |
|          |    select_ln150_4_fu_872    |    0    |    0    |    14   |
|          |    select_ln148_4_fu_886    |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         empty_fu_268        |    0    |    0    |    49   |
|          |      p_mid13146_fu_631      |    0    |    0    |    49   |
|----------|-----------------------------|---------|---------|---------|
|          |       sub_ln157_fu_322      |    0    |    0    |    15   |
|    sub   |      sub_ln157_1_fu_427     |    0    |    0    |    13   |
|          |      sub_ln157_2_fu_551     |    0    |    0    |    13   |
|          |      sub_ln157_3_fu_759     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln146_fu_328      |    0    |    0    |    13   |
|          |      icmp_ln148_fu_355      |    0    |    0    |    13   |
|   icmp   |      icmp_ln154_fu_451      |    0    |    0    |    8    |
|          |      icmp_ln152_fu_463      |    0    |    0    |    10   |
|          |      icmp_ln150_fu_475      |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln146_fu_457      |    0    |    0    |    2    |
|          |      and_ln146_1_fu_469     |    0    |    0    |    2    |
|    and   |      and_ln146_2_fu_481     |    0    |    0    |    2    |
|          |       and_ln148_fu_581      |    0    |    0    |    2    |
|          |      and_ln148_1_fu_587     |    0    |    0    |    2    |
|          |       and_ln150_fu_681      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln148_fu_493       |    0    |    0    |    2    |
|          |      or_ln148_1_fu_575      |    0    |    0    |    2    |
|    or    |       or_ln150_fu_607       |    0    |    0    |    2    |
|          |      or_ln150_1_fu_613      |    0    |    0    |    2    |
|          |       or_ln152_fu_701       |    0    |    0    |    2    |
|          |      or_ln152_1_fu_707      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln146_fu_445      |    0    |    0    |    2    |
|    xor   |       xor_ln148_fu_569      |    0    |    0    |    2    |
|          |       xor_ln150_fu_675      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          | buffer_out_read_read_fu_166 |    0    |    0    |    0    |
|   read   | sext_ln146_read_read_fu_172 |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_178 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_183    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln157_write_fu_190  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    sext_ln146_cast_fu_199   |    0    |    0    |    0    |
|          |     sext_ln146_1_fu_433     |    0    |    0    |    0    |
|   sext   |      sext_ln148_fu_557      |    0    |    0    |    0    |
|          |     sext_ln157_1_fu_799     |    0    |    0    |    0    |
|          |     sext_ln157_2_fu_817     |    0    |    0    |    0    |
|          |      sext_ln157_fu_836      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln146_fu_260      |    0    |    0    |    0    |
|          |      zext_ln150_fu_264      |    0    |    0    |    0    |
|          |     p_shl18_cast_fu_306     |    0    |    0    |    0    |
|          |     p_shl19_cast_fu_318     |    0    |    0    |    0    |
|          |      zext_ln148_fu_383      |    0    |    0    |    0    |
|          |      tmp_26_cast_fu_411     |    0    |    0    |    0    |
|          |     zext_ln157_1_fu_423     |    0    |    0    |    0    |
|   zext   |     zext_ln148_1_fu_515     |    0    |    0    |    0    |
|          |   p_shl18_mid_cast_fu_535   |    0    |    0    |    0    |
|          |     zext_ln157_2_fu_547     |    0    |    0    |    0    |
|          |     zext_ln150_1_fu_627     |    0    |    0    |    0    |
|          |     zext_ln150_2_fu_663     |    0    |    0    |    0    |
|          |   p_shl18_cast_mid1_fu_743  |    0    |    0    |    0    |
|          |   p_shl19_cast_mid1_fu_755  |    0    |    0    |    0    |
|          |      zext_ln157_fu_789      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_4_fu_274        |    0    |    0    |    0    |
|partselect|      tmp_4_mid1_fu_637      |    0    |    0    |    0    |
|          |       trunc_ln_fu_826       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_284        |    0    |    0    |    0    |
|          |        p_shl8_fu_298        |    0    |    0    |    0    |
|          |        p_shl9_fu_310        |    0    |    0    |    0    |
|          |     trunc_ln157_s_fu_387    |    0    |    0    |    0    |
|          |         tmp_8_fu_403        |    0    |    0    |    0    |
|          |         tmp_9_fu_415        |    0    |    0    |    0    |
|          |   trunc_ln157_2_mid_fu_507  |    0    |    0    |    0    |
|bitconcatenate|      p_shl18_mid_fu_527     |    0    |    0    |    0    |
|          |      p_shl19_mid_fu_539     |    0    |    0    |    0    |
|          |  trunc_ln157_2_mid1_fu_647  |    0    |    0    |    0    |
|          |        p_mid2_fu_721        |    0    |    0    |    0    |
|          |     p_shl18_mid1_fu_735     |    0    |    0    |    0    |
|          |     p_shl19_mid1_fu_747     |    0    |    0    |    0    |
|          |        shl_ln1_fu_781       |    0    |    0    |    0    |
|          |        tmp_10_fu_809        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   658   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  buffer_out_read_reg_1008 |   64   |
|   gmem_addr_18_reg_1022   |   32   |
|  gmem_addr_read_reg_1028  |   32   |
|    icmp_ln146_reg_1018    |    1   |
| indvar_flatten3135_reg_959|    6   |
| indvar_flatten3170_reg_973|   14   |
| indvar_flatten3220_reg_987|   16   |
|indvar_flatten3278_reg_1001|   16   |
|         j_reg_994         |    2   |
|         k_reg_980         |    2   |
|         l_reg_966         |    8   |
|         m_reg_952         |    3   |
|        n_1_reg_945        |    3   |
|  sext_ln146_cast_reg_1013 |   64   |
+---------------------------+--------+
|           Total           |   263  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_183 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  0.387  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   658  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    -   |
|  Register |    -   |    -   |   263  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   263  |   658  |
+-----------+--------+--------+--------+--------+
