{
  "Top": "pyramidal_hs",
  "RtlTop": "pyramidal_hs",
  "RtlPrefix": "",
  "RtlSubPrefix": "pyramidal_hs_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k70t",
    "Package": "-fbg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img1": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "img1_address0",
          "name": "img1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img1_ce0",
          "name": "img1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img1_q0",
          "name": "img1_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "img1_address1",
          "name": "img1_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img1_ce1",
          "name": "img1_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img1_q1",
          "name": "img1_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "img2": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "img2_address0",
          "name": "img2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img2_ce0",
          "name": "img2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img2_q0",
          "name": "img2_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "img2_address1",
          "name": "img2_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img2_ce1",
          "name": "img2_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img2_q1",
          "name": "img2_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "u": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "u_address0",
          "name": "u_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_ce0",
          "name": "u_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_we0",
          "name": "u_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_d0",
          "name": "u_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_q0",
          "name": "u_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "u_address1",
          "name": "u_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_ce1",
          "name": "u_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_we1",
          "name": "u_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_d1",
          "name": "u_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_q1",
          "name": "u_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v_address0",
          "name": "v_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_ce0",
          "name": "v_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_we0",
          "name": "v_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_d0",
          "name": "v_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_q0",
          "name": "v_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v_address1",
          "name": "v_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_ce1",
          "name": "v_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_we1",
          "name": "v_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_d1",
          "name": "v_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_q1",
          "name": "v_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -setup=0",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "pyramidal_hs"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1412690",
    "Latency": "1412689"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pyramidal_hs",
    "Version": "1.0",
    "DisplayName": "Pyramidal_hs",
    "Revision": "2114397441",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_pyramidal_hs_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/HS_hls\/src\/derivatives_hls.cpp",
      "..\/..\/..\/HS_hls\/src\/derivatives_hls.h",
      "..\/..\/..\/HS_hls\/src\/horn_schunck_hsl.cpp",
      "..\/..\/..\/HS_hls\/src\/horn_schunck_hsl.h",
      "..\/..\/..\/HS_hls\/src\/pyramid_hls.cpp",
      "..\/..\/..\/HS_hls\/src\/pyramid_hls.h",
      "..\/..\/..\/HS_hls\/src\/pyramidal_hs.cpp",
      "..\/..\/..\/HS_hls\/src\/pyramidal_hs.h"
    ],
    "TestBench": ["..\/..\/..\/HS_hls\/src\/main_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/pyramidal_hs_compute_derivatives.vhd",
      "impl\/vhdl\/pyramidal_hs_compute_derivatives_16.vhd",
      "impl\/vhdl\/pyramidal_hs_compute_derivatives_32.vhd",
      "impl\/vhdl\/pyramidal_hs_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/pyramidal_hs_horn_schunck_16.vhd",
      "impl\/vhdl\/pyramidal_hs_horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2.vhd",
      "impl\/vhdl\/pyramidal_hs_horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5.vhd",
      "impl\/vhdl\/pyramidal_hs_horn_schunck_32.vhd",
      "impl\/vhdl\/pyramidal_hs_horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5.vhd",
      "impl\/vhdl\/pyramidal_hs_horn_schunck_64.vhd",
      "impl\/vhdl\/pyramidal_hs_horn_schunck_64_Pipeline_VITIS_LOOP_33_5.vhd",
      "impl\/vhdl\/pyramidal_hs_img2_16_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/pyramidal_hs_It32_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/pyramidal_hs_Ix16_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/pyramidal_hs_Ix32_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/pyramidal_hs_Ix64_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/pyramidal_hs_mac_muladd_5ns_4ns_5ns_7_4_1.vhd",
      "impl\/vhdl\/pyramidal_hs_mac_muladd_7s_4ns_5ns_7_4_1.vhd",
      "impl\/vhdl\/pyramidal_hs_mac_muladd_16s_16s_21ns_32_4_1.vhd",
      "impl\/vhdl\/pyramidal_hs_mac_muladd_16s_16s_26s_33_1_1.vhd",
      "impl\/vhdl\/pyramidal_hs_mac_muladd_16s_16s_32s_33_4_1.vhd",
      "impl\/vhdl\/pyramidal_hs_mac_muladd_16s_16s_33s_33_1_1.vhd",
      "impl\/vhdl\/pyramidal_hs_mac_mulsub_16s_16s_26s_26_1_1.vhd",
      "impl\/vhdl\/pyramidal_hs_mul_4ns_5ns_7_1_1.vhd",
      "impl\/vhdl\/pyramidal_hs_mul_4ns_6ns_9_1_1.vhd",
      "impl\/vhdl\/pyramidal_hs_mul_5ns_5ns_7_1_1.vhd",
      "impl\/vhdl\/pyramidal_hs_mul_5ns_7ns_11_1_1.vhd",
      "impl\/vhdl\/pyramidal_hs_mul_6ns_8ns_13_1_1.vhd",
      "impl\/vhdl\/pyramidal_hs_mul_64ns_66ns_129_5_1.vhd",
      "impl\/vhdl\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb.vhd",
      "impl\/vhdl\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa.vhd",
      "impl\/vhdl\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM.vhd",
      "impl\/vhdl\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde.vhd",
      "impl\/vhdl\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy.vhd",
      "impl\/vhdl\/pyramidal_hs_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2.vhd",
      "impl\/vhdl\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23.vhd",
      "impl\/vhdl\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.vhd",
      "impl\/vhdl\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24.vhd",
      "impl\/vhdl\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2.vhd",
      "impl\/vhdl\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25.vhd",
      "impl\/vhdl\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.vhd",
      "impl\/vhdl\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26.vhd",
      "impl\/vhdl\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.vhd",
      "impl\/vhdl\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4.vhd",
      "impl\/vhdl\/pyramidal_hs_sdiv_53ns_33s_53_57_1.vhd",
      "impl\/vhdl\/pyramidal_hs_sparsemux_7_2_15_1_1.vhd",
      "impl\/vhdl\/pyramidal_hs_sparsemux_7_2_16_1_1.vhd",
      "impl\/vhdl\/pyramidal_hs_sparsemux_7_2_16_1_1_x.vhd",
      "impl\/vhdl\/pyramidal_hs_urem_4ns_3ns_2_8_1.vhd",
      "impl\/vhdl\/pyramidal_hs_urem_5ns_3ns_2_9_1.vhd",
      "impl\/vhdl\/pyramidal_hs_urem_6ns_3ns_2_10_1.vhd",
      "impl\/vhdl\/pyramidal_hs.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pyramidal_hs_compute_derivatives.v",
      "impl\/verilog\/pyramidal_hs_compute_derivatives_16.v",
      "impl\/verilog\/pyramidal_hs_compute_derivatives_32.v",
      "impl\/verilog\/pyramidal_hs_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/pyramidal_hs_horn_schunck_16.v",
      "impl\/verilog\/pyramidal_hs_horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2.v",
      "impl\/verilog\/pyramidal_hs_horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5.v",
      "impl\/verilog\/pyramidal_hs_horn_schunck_32.v",
      "impl\/verilog\/pyramidal_hs_horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5.v",
      "impl\/verilog\/pyramidal_hs_horn_schunck_64.v",
      "impl\/verilog\/pyramidal_hs_horn_schunck_64_Pipeline_VITIS_LOOP_33_5.v",
      "impl\/verilog\/pyramidal_hs_img2_16_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/pyramidal_hs_img2_16_RAM_AUTO_1R1W.v",
      "impl\/verilog\/pyramidal_hs_It32_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/pyramidal_hs_It32_RAM_AUTO_1R1W.v",
      "impl\/verilog\/pyramidal_hs_Ix16_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/pyramidal_hs_Ix16_RAM_AUTO_1R1W.v",
      "impl\/verilog\/pyramidal_hs_Ix32_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/pyramidal_hs_Ix32_RAM_AUTO_1R1W.v",
      "impl\/verilog\/pyramidal_hs_Ix64_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/pyramidal_hs_Ix64_RAM_AUTO_1R1W.v",
      "impl\/verilog\/pyramidal_hs_mac_muladd_5ns_4ns_5ns_7_4_1.v",
      "impl\/verilog\/pyramidal_hs_mac_muladd_7s_4ns_5ns_7_4_1.v",
      "impl\/verilog\/pyramidal_hs_mac_muladd_16s_16s_21ns_32_4_1.v",
      "impl\/verilog\/pyramidal_hs_mac_muladd_16s_16s_26s_33_1_1.v",
      "impl\/verilog\/pyramidal_hs_mac_muladd_16s_16s_32s_33_4_1.v",
      "impl\/verilog\/pyramidal_hs_mac_muladd_16s_16s_33s_33_1_1.v",
      "impl\/verilog\/pyramidal_hs_mac_mulsub_16s_16s_26s_26_1_1.v",
      "impl\/verilog\/pyramidal_hs_mul_4ns_5ns_7_1_1.v",
      "impl\/verilog\/pyramidal_hs_mul_4ns_6ns_9_1_1.v",
      "impl\/verilog\/pyramidal_hs_mul_5ns_5ns_7_1_1.v",
      "impl\/verilog\/pyramidal_hs_mul_5ns_7ns_11_1_1.v",
      "impl\/verilog\/pyramidal_hs_mul_6ns_8ns_13_1_1.v",
      "impl\/verilog\/pyramidal_hs_mul_64ns_66ns_129_5_1.v",
      "impl\/verilog\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb.dat",
      "impl\/verilog\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb.v",
      "impl\/verilog\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa.dat",
      "impl\/verilog\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa.v",
      "impl\/verilog\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM.dat",
      "impl\/verilog\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM.v",
      "impl\/verilog\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde.dat",
      "impl\/verilog\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde.v",
      "impl\/verilog\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy.dat",
      "impl\/verilog\/pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy.v",
      "impl\/verilog\/pyramidal_hs_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/pyramidal_hs_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2.v",
      "impl\/verilog\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23.v",
      "impl\/verilog\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.v",
      "impl\/verilog\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24.v",
      "impl\/verilog\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2.v",
      "impl\/verilog\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25.v",
      "impl\/verilog\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.v",
      "impl\/verilog\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26.v",
      "impl\/verilog\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.v",
      "impl\/verilog\/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4.v",
      "impl\/verilog\/pyramidal_hs_sdiv_53ns_33s_53_57_1.v",
      "impl\/verilog\/pyramidal_hs_sparsemux_7_2_15_1_1.v",
      "impl\/verilog\/pyramidal_hs_sparsemux_7_2_16_1_1.v",
      "impl\/verilog\/pyramidal_hs_sparsemux_7_2_16_1_1_x.v",
      "impl\/verilog\/pyramidal_hs_urem_4ns_3ns_2_8_1.v",
      "impl\/verilog\/pyramidal_hs_urem_5ns_3ns_2_9_1.v",
      "impl\/verilog\/pyramidal_hs_urem_6ns_3ns_2_10_1.v",
      "impl\/verilog\/pyramidal_hs.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/pyramidal_hs.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "img1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"img1_address0": "DATA"},
      "ports": ["img1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img1"
        }]
    },
    "img1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"img1_q0": "DATA"},
      "ports": ["img1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img1"
        }]
    },
    "img1_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"img1_address1": "DATA"},
      "ports": ["img1_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img1"
        }]
    },
    "img1_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"img1_q1": "DATA"},
      "ports": ["img1_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img1"
        }]
    },
    "img2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"img2_address0": "DATA"},
      "ports": ["img2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img2"
        }]
    },
    "img2_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"img2_q0": "DATA"},
      "ports": ["img2_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img2"
        }]
    },
    "img2_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"img2_address1": "DATA"},
      "ports": ["img2_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img2"
        }]
    },
    "img2_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"img2_q1": "DATA"},
      "ports": ["img2_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img2"
        }]
    },
    "u_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"u_address0": "DATA"},
      "ports": ["u_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "u"
        }]
    },
    "u_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"u_d0": "DATA"},
      "ports": ["u_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "u"
        }]
    },
    "u_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"u_q0": "DATA"},
      "ports": ["u_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "u"
        }]
    },
    "u_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"u_address1": "DATA"},
      "ports": ["u_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "u"
        }]
    },
    "u_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"u_d1": "DATA"},
      "ports": ["u_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "u"
        }]
    },
    "u_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"u_q1": "DATA"},
      "ports": ["u_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "u"
        }]
    },
    "v_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"v_address0": "DATA"},
      "ports": ["v_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v"
        }]
    },
    "v_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v_d0": "DATA"},
      "ports": ["v_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v"
        }]
    },
    "v_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"v_q0": "DATA"},
      "ports": ["v_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v"
        }]
    },
    "v_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"v_address1": "DATA"},
      "ports": ["v_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v"
        }]
    },
    "v_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v_d1": "DATA"},
      "ports": ["v_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v"
        }]
    },
    "v_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"v_q1": "DATA"},
      "ports": ["v_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "img1_address0": {
      "dir": "out",
      "width": "12"
    },
    "img1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "img1_q0": {
      "dir": "in",
      "width": "16"
    },
    "img1_address1": {
      "dir": "out",
      "width": "12"
    },
    "img1_ce1": {
      "dir": "out",
      "width": "1"
    },
    "img1_q1": {
      "dir": "in",
      "width": "16"
    },
    "img2_address0": {
      "dir": "out",
      "width": "12"
    },
    "img2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "img2_q0": {
      "dir": "in",
      "width": "16"
    },
    "img2_address1": {
      "dir": "out",
      "width": "12"
    },
    "img2_ce1": {
      "dir": "out",
      "width": "1"
    },
    "img2_q1": {
      "dir": "in",
      "width": "16"
    },
    "u_address0": {
      "dir": "out",
      "width": "12"
    },
    "u_ce0": {
      "dir": "out",
      "width": "1"
    },
    "u_we0": {
      "dir": "out",
      "width": "1"
    },
    "u_d0": {
      "dir": "out",
      "width": "16"
    },
    "u_q0": {
      "dir": "in",
      "width": "16"
    },
    "u_address1": {
      "dir": "out",
      "width": "12"
    },
    "u_ce1": {
      "dir": "out",
      "width": "1"
    },
    "u_we1": {
      "dir": "out",
      "width": "1"
    },
    "u_d1": {
      "dir": "out",
      "width": "16"
    },
    "u_q1": {
      "dir": "in",
      "width": "16"
    },
    "v_address0": {
      "dir": "out",
      "width": "12"
    },
    "v_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v_we0": {
      "dir": "out",
      "width": "1"
    },
    "v_d0": {
      "dir": "out",
      "width": "16"
    },
    "v_q0": {
      "dir": "in",
      "width": "16"
    },
    "v_address1": {
      "dir": "out",
      "width": "12"
    },
    "v_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v_we1": {
      "dir": "out",
      "width": "1"
    },
    "v_d1": {
      "dir": "out",
      "width": "16"
    },
    "v_q1": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "pyramidal_hs",
      "BindInstances": "p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_U pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_U pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_U img2_16_U Ix16_U Iy16_U It16_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_U Ix32_U Iy32_U It32_U Ix64_U Iy64_U It64_U",
      "Instances": [
        {
          "ModuleName": "pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2",
          "InstanceName": "grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164",
          "BindInstances": "icmp_ln6_fu_285_p2 add_ln6_2_fu_291_p2 add_ln6_fu_303_p2 icmp_ln7_fu_309_p2 select_ln6_fu_343_p3 select_ln6_1_fu_315_p3 mul_6ns_8ns_13_1_1_U3 mac_muladd_5ns_4ns_5ns_7_4_1_U5 urem_6ns_3ns_2_10_1_U1 mul_6ns_8ns_13_1_1_U4 mac_muladd_5ns_4ns_5ns_7_4_1_U5 urem_6ns_3ns_2_10_1_U2 add_ln9_fu_487_p2 sub_ln10_fu_523_p2 sub_ln10_1_fu_574_p2 select_ln10_fu_579_p3 add_ln7_fu_359_p2"
        },
        {
          "ModuleName": "pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23",
          "InstanceName": "grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188",
          "BindInstances": "icmp_ln6_fu_163_p2 add_ln6_fu_169_p2 add_ln6_1_fu_181_p2 icmp_ln7_fu_187_p2 select_ln6_fu_193_p3 select_ln6_1_fu_201_p3 add_ln9_fu_294_p2 sub_ln10_fu_361_p2 sub_ln10_1_fu_377_p2 select_ln10_fu_393_p3 add_ln7_fu_265_p2"
        },
        {
          "ModuleName": "pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2",
          "InstanceName": "grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198",
          "BindInstances": "icmp_ln17_fu_753_p2 add_ln17_2_fu_759_p2 add_ln17_fu_771_p2 icmp_ln18_fu_777_p2 select_ln17_fu_783_p3 select_ln17_1_fu_791_p3 mul_5ns_7ns_11_1_1_U32 urem_5ns_3ns_2_9_1_U28 mul_5ns_7ns_11_1_1_U30 mul_4ns_5ns_7_1_1_U33 mul_5ns_7ns_11_1_1_U31 mul_4ns_5ns_7_1_1_U34 mul_5ns_7ns_11_1_1_U35 urem_5ns_3ns_2_9_1_U29 mul_5ns_7ns_11_1_1_U36 add_ln20_5_fu_1040_p2 add_ln20_6_fu_1059_p2 sparsemux_7_2_16_1_1_U22 sparsemux_7_2_16_1_1_U23 sparsemux_7_2_16_1_1_U24 sparsemux_7_2_16_1_1_U38 sparsemux_7_2_16_1_1_U22 sparsemux_7_2_16_1_1_U23 sparsemux_7_2_16_1_1_U24 sparsemux_7_2_16_1_1_U39 add_ln20_fu_1167_p2 mul_5ns_7ns_11_1_1_U37 add_ln20_7_fu_1109_p2 add_ln21_1_fu_1115_p2 sparsemux_7_2_16_1_1_U25 sparsemux_7_2_16_1_1_U26 sparsemux_7_2_16_1_1_U27 sparsemux_7_2_16_1_1_U40 sparsemux_7_2_16_1_1_U25 sparsemux_7_2_16_1_1_U26 sparsemux_7_2_16_1_1_U27 sparsemux_7_2_16_1_1_U41 sub_ln21_fu_1288_p2 sub_ln21_1_fu_1303_p2 select_ln21_fu_1309_p3 add_ln18_fu_819_p2"
        },
        {
          "ModuleName": "pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24",
          "InstanceName": "grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238",
          "BindInstances": "icmp_ln17_fu_149_p2 add_ln17_fu_155_p2 add_ln17_1_fu_167_p2 icmp_ln18_fu_173_p2 select_ln17_fu_179_p3 select_ln17_1_fu_187_p3 add_ln20_fu_223_p2 add_ln20_1_fu_243_p2 add_ln20_2_fu_284_p2 sub_ln21_fu_336_p2 sub_ln21_1_fu_351_p2 select_ln21_fu_357_p3 add_ln18_fu_255_p2"
        },
        {
          "ModuleName": "compute_derivatives",
          "InstanceName": "grp_compute_derivatives_fu_248",
          "BindInstances": "icmp_ln12_fu_207_p2 add_ln12_fu_213_p2 icmp_ln13_fu_229_p2 select_ln12_fu_235_p3 add_ln29_fu_243_p2 add_ln29_3_fu_249_p2 select_ln12_1_fu_259_p3 icmp_ln19_fu_279_p2 icmp_ln19_1_fu_285_p2 select_ln29_2_fu_291_p3 add_ln29_2_fu_307_p2 add_ln32_fu_325_p2 add_ln29_4_fu_340_p2 add_ln29_5_fu_351_p2 icmp_ln19_2_fu_366_p2 icmp_ln19_3_fu_372_p2 or_ln19_fu_378_p2 or_ln19_1_fu_384_p2 or_ln19_2_fu_390_p2 add_ln28_fu_396_p2 add_ln28_1_fu_415_p2 sub_ln28_fu_463_p2 sub_ln28_1_fu_477_p2 sub_ln28_2_fu_503_p2 select_ln28_fu_509_p3 sub_ln29_fu_525_p2 sub_ln29_1_fu_539_p2 sub_ln29_2_fu_565_p2 select_ln29_fu_571_p3 sub_ln32_fu_579_p2 add_ln13_fu_434_p2"
        },
        {
          "ModuleName": "compute_derivatives_16",
          "InstanceName": "grp_compute_derivatives_16_fu_262",
          "BindInstances": "icmp_ln70_fu_705_p2 add_ln70_fu_711_p2 icmp_ln71_fu_723_p2 select_ln70_fu_729_p3 add_ln79_fu_737_p2 add_ln79_2_fu_743_p2 select_ln70_1_fu_749_p3 select_ln70_2_fu_757_p3 mul_5ns_7ns_11_1_1_U75 sub_ln70_fu_982_p2 urem_5ns_3ns_2_9_1_U72 icmp_ln73_fu_775_p2 icmp_ln73_1_fu_781_p2 mul_5ns_7ns_11_1_1_U76 add_ln79_1_fu_891_p2 mul_64ns_66ns_129_5_1_U68 add_ln80_fu_858_p2 mul_5ns_7ns_11_1_1_U74 add_ln80_1_fu_1104_p2 urem_5ns_3ns_2_9_1_U73 icmp_ln73_2_fu_797_p2 icmp_ln73_3_fu_803_p2 or_ln73_fu_809_p2 or_ln73_1_fu_815_p2 or_ln73_2_fu_821_p2 add_ln78_fu_1123_p2 mul_4ns_6ns_9_1_1_U77 add_ln78_2_fu_1152_p2 add_ln78_1_fu_1171_p2 mul_4ns_6ns_9_1_1_U78 add_ln78_3_fu_1200_p2 sparsemux_7_2_16_1_1_x_U79 sparsemux_7_2_16_1_1_x_U80 sparsemux_7_2_16_1_1_x_U81 sparsemux_7_2_16_1_1_U82 sparsemux_7_2_16_1_1_U83 sparsemux_7_2_16_1_1_U84 sparsemux_7_2_16_1_1_U85 sparsemux_7_2_16_1_1_U86 sub_ln78_fu_1379_p2 sub_ln78_1_fu_1393_p2 sub_ln78_2_fu_1530_p2 select_ln78_fu_1535_p3 sparsemux_7_2_16_1_1_U69 sparsemux_7_2_16_1_1_U70 sparsemux_7_2_16_1_1_U71 sparsemux_7_2_16_1_1_x_U87 sparsemux_7_2_16_1_1_U69 sparsemux_7_2_16_1_1_U70 sparsemux_7_2_16_1_1_U71 sparsemux_7_2_16_1_1_U88 sub_ln79_fu_1465_p2 sub_ln79_1_fu_1479_p2 sub_ln79_2_fu_1542_p2 select_ln79_fu_1547_p3 sparsemux_7_2_16_1_1_U69 sparsemux_7_2_16_1_1_U70 sparsemux_7_2_16_1_1_U71 sparsemux_7_2_16_1_1_U89 sub_ln80_fu_1524_p2 add_ln71_fu_827_p2"
        },
        {
          "ModuleName": "compute_derivatives_32",
          "InstanceName": "grp_compute_derivatives_32_fu_292",
          "BindInstances": "icmp_ln46_fu_711_p2 add_ln46_fu_717_p2 icmp_ln47_fu_729_p2 select_ln46_fu_735_p3 add_ln55_fu_743_p2 add_ln55_2_fu_749_p2 select_ln46_3_fu_755_p3 select_ln46_4_fu_763_p3 mul_6ns_8ns_13_1_1_U235 mul_5ns_5ns_7_1_1_U238 urem_6ns_3ns_2_10_1_U231 icmp_ln49_fu_781_p2 icmp_ln49_1_fu_787_p2 mul_6ns_8ns_13_1_1_U232 mac_muladd_5ns_4ns_5ns_7_4_1_U250 add_ln55_1_fu_949_p2 mul_64ns_66ns_129_5_1_U227 mac_muladd_7s_4ns_5ns_7_4_1_U251 add_ln56_fu_898_p2 mul_6ns_8ns_13_1_1_U234 mac_muladd_5ns_4ns_5ns_7_4_1_U250 mac_muladd_7s_4ns_5ns_7_4_1_U251 add_ln56_1_fu_1070_p2 urem_6ns_3ns_2_10_1_U233 icmp_ln49_2_fu_837_p2 icmp_ln49_3_fu_843_p2 or_ln49_fu_849_p2 or_ln49_1_fu_855_p2 or_ln49_2_fu_861_p2 add_ln54_fu_987_p2 mul_5ns_7ns_11_1_1_U236 add_ln54_2_fu_1103_p2 add_ln54_1_fu_1012_p2 mul_5ns_7ns_11_1_1_U237 add_ln54_3_fu_1125_p2 sparsemux_7_2_16_1_1_x_U239 sparsemux_7_2_16_1_1_x_U240 sparsemux_7_2_16_1_1_x_U241 sparsemux_7_2_16_1_1_U242 sparsemux_7_2_16_1_1_U243 sparsemux_7_2_16_1_1_U244 sparsemux_7_2_16_1_1_U245 sparsemux_7_2_16_1_1_U246 sub_ln54_fu_1304_p2 sub_ln54_1_fu_1430_p2 sub_ln54_2_fu_1445_p2 select_ln54_fu_1451_p3 sparsemux_7_2_16_1_1_U228 sparsemux_7_2_16_1_1_U229 sparsemux_7_2_16_1_1_U230 sparsemux_7_2_16_1_1_x_U247 sparsemux_7_2_16_1_1_U228 sparsemux_7_2_16_1_1_U229 sparsemux_7_2_16_1_1_U230 sparsemux_7_2_16_1_1_U248 sub_ln55_fu_1374_p2 sub_ln55_1_fu_1458_p2 sub_ln55_2_fu_1473_p2 select_ln55_fu_1479_p3 select_ln56_fu_1398_p3 sparsemux_7_2_16_1_1_U228 sparsemux_7_2_16_1_1_U229 sparsemux_7_2_16_1_1_U230 sparsemux_7_2_16_1_1_U249 sub_ln56_fu_1424_p2 add_ln47_fu_867_p2"
        },
        {
          "ModuleName": "horn_schunck_16",
          "InstanceName": "grp_horn_schunck_16_fu_324",
          "BindInstances": "icmp_ln121_fu_124_p2 iter_6_fu_130_p2",
          "Instances": [
            {
              "ModuleName": "horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2",
              "InstanceName": "grp_horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54",
              "BindInstances": "icmp_ln110_fu_276_p2 add_ln110_1_fu_282_p2 add_ln110_fu_294_p2 icmp_ln112_fu_300_p2 select_ln110_fu_306_p3 select_ln110_1_fu_314_p3 mul_5ns_7ns_11_1_1_U106 urem_5ns_3ns_2_9_1_U107 add_ln112_fu_362_p2"
            },
            {
              "ModuleName": "horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5",
              "InstanceName": "grp_horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5_fu_82",
              "BindInstances": "icmp_ln123_fu_733_p2 add_ln123_fu_739_p2 icmp_ln125_fu_751_p2 select_ln123_fu_757_p3 add_ln129_1_fu_765_p2 add_ln129_6_fu_771_p2 select_ln123_1_fu_777_p3 select_ln123_2_fu_785_p3 first_iter_1_fu_793_p2 mul_4ns_6ns_9_1_1_U120 urem_4ns_3ns_2_8_1_U121 sparsemux_7_2_16_1_1_U124 sparsemux_7_2_16_1_1_U125 add_ln129_fu_913_p2 mul_4ns_6ns_9_1_1_U122 mul_4ns_6ns_9_1_1_U123 add_ln129_2_fu_858_p2 tmp_27_fu_1121_p2 tmp_27_fu_1121_p4 tmp_27_fu_1121_p6 sparsemux_7_2_16_1_1_U126 add_ln129_3_fu_1303_p2 select_ln129_3_fu_1020_p3 select_ln129_4_fu_1027_p3 select_ln129_5_fu_1034_p3 sparsemux_7_2_16_1_1_U127 tmp_29_fu_1173_p2 tmp_29_fu_1173_p4 tmp_29_fu_1173_p6 sparsemux_7_2_16_1_1_x_U128 sub_ln129_fu_1339_p2 sub_ln129_1_fu_1355_p2 u_avg_fu_1371_p3 tmp_30_fu_1208_p2 tmp_30_fu_1208_p4 tmp_30_fu_1208_p6 sparsemux_7_2_16_1_1_U129 add_ln130_fu_1386_p2 select_ln130_3_fu_1041_p3 select_ln130_4_fu_1048_p3 select_ln130_5_fu_1055_p3 sparsemux_7_2_16_1_1_U130 tmp_32_fu_1260_p2 tmp_32_fu_1260_p4 tmp_32_fu_1260_p6 sparsemux_7_2_16_1_1_x_U131 sub_ln130_fu_1422_p2 sub_ln130_1_fu_1438_p2 v_avg_fu_1454_p3 mac_muladd_16s_16s_33s_33_1_1_U135 mac_muladd_16s_16s_26s_33_1_1_U136 mac_muladd_16s_16s_33s_33_1_1_U135 mac_muladd_16s_16s_26s_33_1_1_U136 mac_muladd_16s_16s_26s_33_1_1_U136 mac_muladd_16s_16s_33s_33_1_1_U135 mac_muladd_16s_16s_21ns_32_4_1_U133 mac_muladd_16s_16s_21ns_32_4_1_U133 mac_muladd_16s_16s_32s_33_4_1_U134 mac_muladd_16s_16s_32s_33_4_1_U134 mac_muladd_16s_16s_32s_33_4_1_U134 sdiv_53ns_33s_53_57_1_U132 mac_mulsub_16s_16s_26s_26_1_1_U137 mac_mulsub_16s_16s_26s_26_1_1_U137 mac_mulsub_16s_16s_26s_26_1_1_U138 mac_mulsub_16s_16s_26s_26_1_1_U138"
            }
          ]
        },
        {
          "ModuleName": "pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2",
          "InstanceName": "grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358",
          "BindInstances": "icmp_ln29_fu_284_p2 add_ln29_2_fu_290_p2 add_ln29_fu_302_p2 icmp_ln30_fu_308_p2 select_ln29_fu_314_p3 select_ln29_1_fu_322_p3 mul_6ns_8ns_13_1_1_U176 urem_6ns_3ns_2_10_1_U177 mul_4ns_6ns_9_1_1_U178 urem_4ns_3ns_2_8_1_U179 tmp_15_fu_504_p2 tmp_15_fu_504_p4 tmp_15_fu_504_p6 sparsemux_7_2_16_1_1_U180 add_ln30_fu_398_p2"
        },
        {
          "ModuleName": "pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25",
          "InstanceName": "grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386",
          "BindInstances": "icmp_ln29_fu_284_p2 add_ln29_fu_290_p2 add_ln29_1_fu_302_p2 icmp_ln30_fu_308_p2 select_ln29_fu_314_p3 select_ln29_1_fu_322_p3 mul_6ns_8ns_13_1_1_U193 urem_6ns_3ns_2_10_1_U194 mul_4ns_6ns_9_1_1_U195 urem_4ns_3ns_2_8_1_U196 tmp_15_fu_504_p2 tmp_15_fu_504_p4 tmp_15_fu_504_p6 sparsemux_7_2_16_1_1_U197 add_ln30_fu_398_p2"
        },
        {
          "ModuleName": "pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2",
          "InstanceName": "grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414",
          "BindInstances": "icmp_ln41_fu_320_p2 add_ln41_1_fu_326_p2 add_ln41_fu_338_p2 icmp_ln43_fu_344_p2 select_ln41_fu_350_p3 select_ln41_1_fu_358_p3 mul_6ns_8ns_13_1_1_U210 urem_6ns_3ns_2_10_1_U211 tmp_8_fu_498_p2 tmp_8_fu_498_p4 tmp_8_fu_498_p6 sparsemux_7_2_15_1_1_U212 tmp_9_fu_577_p2 tmp_9_fu_577_p4 tmp_9_fu_577_p6 sparsemux_7_2_15_1_1_U213 add_ln43_fu_406_p2"
        },
        {
          "ModuleName": "horn_schunck_32",
          "InstanceName": "grp_horn_schunck_32_fu_442",
          "BindInstances": "icmp_ln76_fu_94_p2 iter_4_fu_100_p2",
          "Instances": [{
              "ModuleName": "horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5",
              "InstanceName": "grp_horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5_fu_52",
              "BindInstances": "icmp_ln78_fu_729_p2 add_ln78_fu_735_p2 icmp_ln80_fu_747_p2 select_ln78_fu_753_p3 add_ln84_1_fu_761_p2 add_ln84_6_fu_767_p2 select_ln78_1_fu_773_p3 select_ln78_2_fu_781_p3 first_iter_0_fu_789_p2 mul_5ns_7ns_11_1_1_U268 urem_5ns_3ns_2_9_1_U269 sparsemux_7_2_16_1_1_U272 sparsemux_7_2_16_1_1_U273 add_ln84_fu_909_p2 mul_5ns_7ns_11_1_1_U270 mul_5ns_7ns_11_1_1_U271 add_ln84_2_fu_854_p2 tmp_21_fu_1117_p2 tmp_21_fu_1117_p4 tmp_21_fu_1117_p6 sparsemux_7_2_16_1_1_U274 add_ln84_3_fu_1299_p2 select_ln84_3_fu_1016_p3 select_ln84_4_fu_1023_p3 select_ln84_5_fu_1030_p3 sparsemux_7_2_16_1_1_U275 tmp_23_fu_1169_p2 tmp_23_fu_1169_p4 tmp_23_fu_1169_p6 sparsemux_7_2_16_1_1_x_U276 sub_ln84_fu_1335_p2 sub_ln84_1_fu_1351_p2 u_avg_fu_1367_p3 tmp_24_fu_1204_p2 tmp_24_fu_1204_p4 tmp_24_fu_1204_p6 sparsemux_7_2_16_1_1_U277 add_ln85_fu_1382_p2 select_ln85_3_fu_1037_p3 select_ln85_4_fu_1044_p3 select_ln85_5_fu_1051_p3 sparsemux_7_2_16_1_1_U278 tmp_26_fu_1256_p2 tmp_26_fu_1256_p4 tmp_26_fu_1256_p6 sparsemux_7_2_16_1_1_x_U279 sub_ln85_fu_1418_p2 sub_ln85_1_fu_1434_p2 v_avg_fu_1450_p3 mac_muladd_16s_16s_33s_33_1_1_U283 mac_muladd_16s_16s_26s_33_1_1_U284 mac_muladd_16s_16s_33s_33_1_1_U283 mac_muladd_16s_16s_26s_33_1_1_U284 mac_muladd_16s_16s_26s_33_1_1_U284 mac_muladd_16s_16s_33s_33_1_1_U283 mac_muladd_16s_16s_21ns_32_4_1_U281 mac_muladd_16s_16s_21ns_32_4_1_U281 mac_muladd_16s_16s_32s_33_4_1_U282 mac_muladd_16s_16s_32s_33_4_1_U282 mac_muladd_16s_16s_32s_33_4_1_U282 sdiv_53ns_33s_53_57_1_U280 mac_mulsub_16s_16s_26s_26_1_1_U285 mac_mulsub_16s_16s_26s_26_1_1_U285 mac_mulsub_16s_16s_26s_26_1_1_U286 mac_mulsub_16s_16s_26s_26_1_1_U286"
            }]
        },
        {
          "ModuleName": "pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2",
          "InstanceName": "grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476",
          "BindInstances": "icmp_ln39_fu_207_p2 add_ln39_2_fu_213_p2 add_ln39_fu_225_p2 icmp_ln40_fu_231_p2 select_ln39_fu_237_p3 select_ln39_1_fu_245_p3 mul_5ns_7ns_11_1_1_U317 urem_5ns_3ns_2_9_1_U318 add_ln42_fu_295_p2 tmp_13_fu_395_p2 tmp_13_fu_395_p4 tmp_13_fu_395_p6 sparsemux_7_2_16_1_1_U319 add_ln40_fu_329_p2"
        },
        {
          "ModuleName": "pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26",
          "InstanceName": "grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494",
          "BindInstances": "icmp_ln39_fu_207_p2 add_ln39_fu_213_p2 add_ln39_1_fu_225_p2 icmp_ln40_fu_231_p2 select_ln39_fu_237_p3 select_ln39_1_fu_245_p3 mul_5ns_7ns_11_1_1_U327 urem_5ns_3ns_2_9_1_U328 add_ln42_fu_295_p2 tmp_11_fu_395_p2 tmp_11_fu_395_p4 tmp_11_fu_395_p6 sparsemux_7_2_16_1_1_U329 add_ln40_fu_329_p2"
        },
        {
          "ModuleName": "pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4",
          "InstanceName": "grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512",
          "BindInstances": "icmp_ln58_fu_110_p2 add_ln58_1_fu_116_p2 add_ln58_fu_128_p2 icmp_ln60_fu_134_p2 select_ln58_fu_140_p3 select_ln58_1_fu_148_p3 add_ln63_fu_172_p2 add_ln60_fu_184_p2"
        },
        {
          "ModuleName": "horn_schunck_64",
          "InstanceName": "grp_horn_schunck_64_fu_520",
          "BindInstances": "icmp_ln29_fu_122_p2 iter_2_fu_128_p2 icmp_ln31_fu_134_p2 add_ln37_fu_158_p2 add_ln37_1_fu_165_p2",
          "Instances": [{
              "ModuleName": "horn_schunck_64_Pipeline_VITIS_LOOP_33_5",
              "InstanceName": "grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94",
              "BindInstances": "icmp_ln33_fu_265_p2 add_ln37_2_fu_300_p2 add_ln37_3_fu_360_p2 sub_ln37_fu_396_p2 sub_ln37_1_fu_412_p2 u_avg_fu_428_p3 add_ln38_fu_443_p2 sub_ln38_fu_479_p2 sub_ln38_1_fu_495_p2 v_avg_fu_511_p3 mac_muladd_16s_16s_26s_33_1_1_U347 mac_muladd_16s_16s_33s_33_1_1_U348 mac_muladd_16s_16s_26s_33_1_1_U347 mac_muladd_16s_16s_33s_33_1_1_U348 mac_muladd_16s_16s_26s_33_1_1_U347 mac_muladd_16s_16s_33s_33_1_1_U348 mac_muladd_16s_16s_21ns_32_4_1_U345 mac_muladd_16s_16s_21ns_32_4_1_U345 mac_muladd_16s_16s_32s_33_4_1_U346 mac_muladd_16s_16s_32s_33_4_1_U346 mac_muladd_16s_16s_32s_33_4_1_U346 sdiv_53ns_33s_53_57_1_U344 mac_mulsub_16s_16s_26s_26_1_1_U349 mac_mulsub_16s_16s_26s_26_1_1_U349 mac_mulsub_16s_16s_26s_26_1_1_U350 mac_mulsub_16s_16s_26s_26_1_1_U350"
            }]
        }
      ]
    },
    "Info": {
      "pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_derivatives_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "horn_schunck_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_derivatives_32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "horn_schunck_32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_derivatives": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "horn_schunck_64_Pipeline_VITIS_LOOP_33_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "horn_schunck_64": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pyramidal_hs": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2": {
        "Latency": {
          "LatencyBest": "2058",
          "LatencyAvg": "2058",
          "LatencyWorst": "2058",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.345"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_6_1_VITIS_LOOP_7_2",
            "TripCount": "1024",
            "Latency": "2056",
            "PipelineII": "2",
            "PipelineDepth": "11",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "~0",
          "FF": "718",
          "AVAIL_FF": "82000",
          "UTIL_FF": "~0",
          "LUT": "786",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.135"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_6_1_VITIS_LOOP_7_2",
            "TripCount": "1024",
            "Latency": "2049",
            "PipelineII": "2",
            "PipelineDepth": "4",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "87",
          "AVAIL_FF": "82000",
          "UTIL_FF": "~0",
          "LUT": "341",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2": {
        "Latency": {
          "LatencyBest": "269",
          "LatencyAvg": "269",
          "LatencyWorst": "269",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.295"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_17_1_VITIS_LOOP_18_2",
            "TripCount": "256",
            "Latency": "267",
            "PipelineII": "1",
            "PipelineDepth": "13",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "FF": "792",
          "AVAIL_FF": "82000",
          "UTIL_FF": "~0",
          "LUT": "1275",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "259",
          "LatencyWorst": "259",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.230"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_17_1_VITIS_LOOP_18_2",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "75",
          "AVAIL_FF": "82000",
          "UTIL_FF": "~0",
          "LUT": "316",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_derivatives_16": {
        "Latency": {
          "LatencyBest": "268",
          "LatencyAvg": "268",
          "LatencyWorst": "268",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.937"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_70_1_VITIS_LOOP_71_2",
            "TripCount": "256",
            "Latency": "266",
            "PipelineII": "1",
            "PipelineDepth": "12",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "6",
          "FF": "1640",
          "AVAIL_FF": "82000",
          "UTIL_FF": "2",
          "LUT": "1799",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2": {
        "Latency": {
          "LatencyBest": "265",
          "LatencyAvg": "265",
          "LatencyWorst": "265",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.962"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_110_1_VITIS_LOOP_112_2",
            "TripCount": "256",
            "Latency": "263",
            "PipelineII": "1",
            "PipelineDepth": "9",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "FF": "334",
          "AVAIL_FF": "82000",
          "UTIL_FF": "~0",
          "LUT": "344",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5": {
        "IssueType": "Timing Violation",
        "Latency": {
          "LatencyBest": "10986",
          "LatencyAvg": "10986",
          "LatencyWorst": "10986",
          "PipelineII": "10985",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "27.938"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_123_4_VITIS_LOOP_125_5",
            "TripCount": "196",
            "Latency": "10984",
            "PipelineII": "56",
            "PipelineDepth": "65",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": "",
            "IssueType": "II Violation",
            "ViolationType": "Memory Dependency"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "2",
          "FF": "7186",
          "AVAIL_FF": "82000",
          "UTIL_FF": "8",
          "LUT": "6155",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "15",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "horn_schunck_16": {
        "Latency": {
          "LatencyBest": "55207",
          "LatencyAvg": "55207",
          "LatencyWorst": "55207",
          "PipelineII": "55207",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "27.938"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_121_3",
            "TripCount": "5",
            "Latency": "54940",
            "PipelineII": "",
            "PipelineDepth": "10988",
            "PipelineType": "no",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "2",
          "FF": "7529",
          "AVAIL_FF": "82000",
          "UTIL_FF": "9",
          "LUT": "7229",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "17",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2": {
        "Latency": {
          "LatencyBest": "1034",
          "LatencyAvg": "1034",
          "LatencyWorst": "1034",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.345"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_1_VITIS_LOOP_30_2",
            "TripCount": "1024",
            "Latency": "1032",
            "PipelineII": "1",
            "PipelineDepth": "10",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "FF": "708",
          "AVAIL_FF": "82000",
          "UTIL_FF": "~0",
          "LUT": "627",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25": {
        "Latency": {
          "LatencyBest": "1034",
          "LatencyAvg": "1034",
          "LatencyWorst": "1034",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.345"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_1_VITIS_LOOP_30_2",
            "TripCount": "1024",
            "Latency": "1032",
            "PipelineII": "1",
            "PipelineDepth": "10",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "FF": "708",
          "AVAIL_FF": "82000",
          "UTIL_FF": "~0",
          "LUT": "627",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2": {
        "Latency": {
          "LatencyBest": "1034",
          "LatencyAvg": "1034",
          "LatencyWorst": "1034",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.073"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_1_VITIS_LOOP_43_2",
            "TripCount": "1024",
            "Latency": "1032",
            "PipelineII": "1",
            "PipelineDepth": "10",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "FF": "469",
          "AVAIL_FF": "82000",
          "UTIL_FF": "~0",
          "LUT": "493",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_derivatives_32": {
        "Latency": {
          "LatencyBest": "1037",
          "LatencyAvg": "1037",
          "LatencyWorst": "1037",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.458"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_46_1_VITIS_LOOP_47_2",
            "TripCount": "1024",
            "Latency": "1035",
            "PipelineII": "1",
            "PipelineDepth": "13",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "18",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "7",
          "FF": "1936",
          "AVAIL_FF": "82000",
          "UTIL_FF": "2",
          "LUT": "1990",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5": {
        "IssueType": "Timing Violation",
        "Latency": {
          "LatencyBest": "50411",
          "LatencyAvg": "50411",
          "LatencyWorst": "50411",
          "PipelineII": "50410",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "27.938"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_78_4_VITIS_LOOP_80_5",
            "TripCount": "900",
            "Latency": "50409",
            "PipelineII": "56",
            "PipelineDepth": "66",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": "",
            "IssueType": "II Violation",
            "ViolationType": "Memory Dependency"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "2",
          "FF": "7228",
          "AVAIL_FF": "82000",
          "UTIL_FF": "8",
          "LUT": "6204",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "15",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "horn_schunck_32": {
        "Latency": {
          "LatencyBest": "252066",
          "LatencyAvg": "252066",
          "LatencyWorst": "252066",
          "PipelineII": "252066",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "27.938"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_76_3",
            "TripCount": "5",
            "Latency": "252065",
            "PipelineII": "",
            "PipelineDepth": "50413",
            "PipelineType": "no",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "2",
          "FF": "7235",
          "AVAIL_FF": "82000",
          "UTIL_FF": "8",
          "LUT": "6252",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "15",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2": {
        "Latency": {
          "LatencyBest": "4105",
          "LatencyAvg": "4105",
          "LatencyWorst": "4105",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.863"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_39_1_VITIS_LOOP_40_2",
            "TripCount": "4096",
            "Latency": "4103",
            "PipelineII": "1",
            "PipelineDepth": "9",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "FF": "420",
          "AVAIL_FF": "82000",
          "UTIL_FF": "~0",
          "LUT": "467",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26": {
        "Latency": {
          "LatencyBest": "4105",
          "LatencyAvg": "4105",
          "LatencyWorst": "4105",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.863"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_39_1_VITIS_LOOP_40_2",
            "TripCount": "4096",
            "Latency": "4103",
            "PipelineII": "1",
            "PipelineDepth": "9",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "FF": "420",
          "AVAIL_FF": "82000",
          "UTIL_FF": "~0",
          "LUT": "467",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4": {
        "Latency": {
          "LatencyBest": "4098",
          "LatencyAvg": "4098",
          "LatencyWorst": "4098",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.466"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_58_3_VITIS_LOOP_60_4",
            "TripCount": "4096",
            "Latency": "4096",
            "PipelineII": "1",
            "PipelineDepth": "2",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "54",
          "AVAIL_FF": "82000",
          "UTIL_FF": "~0",
          "LUT": "195",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_derivatives": {
        "Latency": {
          "LatencyBest": "12290",
          "LatencyAvg": "12290",
          "LatencyWorst": "12290",
          "PipelineII": "12289",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.082"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_12_1_VITIS_LOOP_13_2",
            "TripCount": "4096",
            "Latency": "12288",
            "PipelineII": "3",
            "PipelineDepth": "4",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "155",
          "AVAIL_FF": "82000",
          "UTIL_FF": "~0",
          "LUT": "666",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "horn_schunck_64_Pipeline_VITIS_LOOP_33_5": {
        "IssueType": "Timing Violation",
        "Latency": {
          "LatencyBest": "3479",
          "LatencyAvg": "3479",
          "LatencyWorst": "3479",
          "PipelineII": "3478",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "28.952"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_33_5",
            "TripCount": "62",
            "Latency": "3477",
            "PipelineII": "56",
            "PipelineDepth": "62",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": "",
            "IssueType": "II Violation",
            "ViolationType": "Memory Dependency"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "2",
          "FF": "6466",
          "AVAIL_FF": "82000",
          "UTIL_FF": "7",
          "LUT": "5304",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "horn_schunck_64": {
        "Latency": {
          "LatencyBest": "1079741",
          "LatencyAvg": "1079741",
          "LatencyWorst": "1079741",
          "PipelineII": "1079741",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "28.952"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_3",
            "TripCount": "5",
            "Latency": "1079740",
            "PipelineII": "",
            "PipelineDepth": "215948",
            "PipelineType": "no",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": "",
            "Loops": [{
                "Name": "VITIS_LOOP_31_4",
                "TripCount": "62",
                "Latency": "215946",
                "PipelineII": "",
                "PipelineDepth": "3483",
                "PipelineType": "no",
                "TargetTI": "",
                "RealTI": "",
                "isPerfectNested": "1",
                "SourceLocation": ""
              }]
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "2",
          "FF": "6529",
          "AVAIL_FF": "82000",
          "UTIL_FF": "7",
          "LUT": "5487",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "13",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pyramidal_hs": {
        "Latency": {
          "LatencyBest": "1412689",
          "LatencyAvg": "1412689",
          "LatencyWorst": "1412689",
          "PipelineII": "1412690",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "28.952"
        },
        "Area": {
          "BRAM_18K": "42",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "15",
          "DSP": "53",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "22",
          "FF": "29943",
          "AVAIL_FF": "82000",
          "UTIL_FF": "36",
          "LUT": "32560",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "79",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-18 23:21:55 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.2"
  }
}
