Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May 27 10:55:45 2025
| Host         : Dgda_01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_pong_control_sets_placed.rpt
| Design       : top_pong
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |             110 |           31 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              59 |           28 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------+---------------------+------------------+----------------+
|    Clock Signal   |           Enable Signal          |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------+----------------------------------+---------------------+------------------+----------------+
|  clk100_IBUF_BUFG |                                  | reset_IBUF          |                1 |              3 |
|  clk25_BUFG       | ball_inst/score_left             | reset_IBUF          |                3 |              4 |
|  clk25_BUFG       | ball_inst/score_right[3]_i_1_n_0 | reset_IBUF          |                2 |              4 |
|  clk25_BUFG       | ball_inst/velocity_y             | reset_IBUF          |                3 |              4 |
|  clk25_BUFG       |                                  |                     |                3 |              6 |
|  clk25_BUFG       |                                  | vga_ctrl_inst/SS[0] |                2 |              6 |
|  clk25_BUFG       | vga_ctrl_inst/v_cnt              | reset_IBUF          |                5 |             10 |
|  clk25_BUFG       | paddles_inst/paddle_left         | reset_IBUF          |                4 |             10 |
|  clk25_BUFG       | paddles_inst/paddle_right        | reset_IBUF          |                3 |             10 |
|  clk25_BUFG       | ball_inst/ballX                  | reset_IBUF          |                8 |             17 |
|  clk25_BUFG       |                                  | reset_IBUF          |               30 |            107 |
+-------------------+----------------------------------+---------------------+------------------+----------------+


