#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Sep 27 19:53:27 2025
# Process ID: 7572
# Current directory: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_PpsGenerator_0_0_synth_1
# Command line: vivado.exe -log TimeCard_TC_PpsGenerator_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TimeCard_TC_PpsGenerator_0_0.tcl
# Log file: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_PpsGenerator_0_0_synth_1/TimeCard_TC_PpsGenerator_0_0.vds
# Journal file: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_PpsGenerator_0_0_synth_1\vivado.jou
# Running On: HOME-PC, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34281 MB
#-----------------------------------------------------------
source TimeCard_TC_PpsGenerator_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.645 ; gain = 8.289
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_PpsGenerator_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.cache/ip 
Command: synth_design -top TimeCard_TC_PpsGenerator_0_0 -part xc7a100tfgg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8832
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_PpsGenerator_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsGenerator_0_0/synth/TimeCard_TC_PpsGenerator_0_0.vhd:91]
	Parameter CableDelay_Gen bound to: 1 - type: bool 
	Parameter ClockPeriod_Gen bound to: 20 - type: integer 
	Parameter OutputDelay_Gen bound to: 0 - type: integer 
	Parameter OutputPolarity_Gen bound to: 1 - type: bool 
	Parameter HighResFreqMultiply_Gen bound to: 4 - type: integer 
	Parameter Sim_Gen bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'PpsGenerator' declared at 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/PpsGenerator.vhd:30' bound to instance 'U0' of component 'PpsGenerator' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsGenerator_0_0/synth/TimeCard_TC_PpsGenerator_0_0.vhd:175]
INFO: [Synth 8-638] synthesizing module 'PpsGenerator' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/PpsGenerator.vhd:85]
INFO: [Synth 8-226] default block is never used [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/PpsGenerator.vhd:359]
INFO: [Synth 8-256] done synthesizing module 'PpsGenerator' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/PpsGenerator.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'TimeCard_TC_PpsGenerator_0_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsGenerator_0_0/synth/TimeCard_TC_PpsGenerator_0_0.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element ClockTime_Second_DatReg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/PpsGenerator.vhd:227]
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[31] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[30] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[29] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[28] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[27] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[26] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[25] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[24] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[23] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[22] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[21] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[20] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[19] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[18] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[17] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[16] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[15] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[14] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[13] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[12] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[11] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[10] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[9] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[8] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[7] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[6] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[5] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[4] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[3] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[2] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[1] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[0] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[2] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[1] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[0] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[31] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[30] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[29] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[28] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[27] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[26] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[25] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[24] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[23] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[22] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[21] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[20] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[19] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[18] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[17] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[16] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[3] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[2] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[1] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[0] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[2] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[1] in module PpsGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[0] in module PpsGenerator is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1281.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.645 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1281.645 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1338.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1338.574 ; gain = 0.043
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Axi_AccessState_StaReg_reg' in module 'PpsGenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                               00 |                               00
                write_st |                               01 |                               10
                 read_st |                               10 |                               01
                 resp_st |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Axi_AccessState_StaReg_reg' using encoding 'sequential' in module 'PpsGenerator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 4     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   7 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 24    
	   7 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP U0/PulseWidthCounter_CntReg0, operation Mode is: (0 or C)+((A:0xf4240)*B or 0).
DSP Report: operator U0/PulseWidthCounter_CntReg0 is absorbed into DSP U0/PulseWidthCounter_CntReg0.
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[31] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[30] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[29] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[28] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[27] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[26] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[25] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[24] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[23] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[22] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[21] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[20] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[19] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[18] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[17] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[16] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[15] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[14] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[13] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[12] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[11] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[10] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[9] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[8] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[7] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[6] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[5] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[4] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[3] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[2] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[1] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClockTime_Second_DatIn[0] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[2] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[1] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[0] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[31] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[30] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[29] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[28] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[27] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[26] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[25] in module TimeCard_TC_PpsGenerator_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PpsGenerator | (0 or C)+((A:0xf4240)*B or 0) | 20     | 10     | 32     | -      | 30     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TimeCard_TC_PpsGenerator_0_0 | U0/PpsShiftSysClkNx_DatReg_reg[7] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PpsGenerator | Dynamic     | -      | -      | -      | -      | 30     | -    | -    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    26|
|2     |DSP48E1 |     1|
|3     |LUT1    |    40|
|4     |LUT2    |    91|
|5     |LUT3    |     9|
|6     |LUT4    |    12|
|7     |LUT5    |    20|
|8     |LUT6    |    69|
|9     |SRL16E  |     1|
|10    |FDCE    |   114|
|11    |FDPE    |     1|
|12    |FDRE    |     9|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1338.574 ; gain = 56.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1338.574 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1338.574 ; gain = 56.930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1342.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1346.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a8f2b7da
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 1346.344 ; gain = 64.699
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_PpsGenerator_0_0_synth_1/TimeCard_TC_PpsGenerator_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP TimeCard_TC_PpsGenerator_0_0, cache-ID = 1497fd411bfd44ed
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_PpsGenerator_0_0_synth_1/TimeCard_TC_PpsGenerator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TimeCard_TC_PpsGenerator_0_0_utilization_synth.rpt -pb TimeCard_TC_PpsGenerator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 19:54:35 2025...
