#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13ce0b4c0 .scope module, "testbench" "testbench" 2 3;
 .timescale -8 -9;
v0x13ce28f90_0 .var "clk", 0 0;
v0x13ce29030_0 .var "in", 0 0;
v0x13ce290e0_0 .net "out", 0 0, v0x13ce28dd0_0;  1 drivers
v0x13ce291b0_0 .var "reset", 0 0;
S_0x13ce0b630 .scope module, "uut" "mo3detector" 2 12, 3 1 0, S_0x13ce0b4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
P_0x13ce0baf0 .param/l "S0" 0 3 6, C4<00>;
P_0x13ce0bb30 .param/l "S1" 0 3 7, C4<01>;
P_0x13ce0bb70 .param/l "S2" 0 3 8, C4<10>;
v0x13ce18fd0_0 .net "clk", 0 0, v0x13ce28f90_0;  1 drivers
v0x13ce28bc0_0 .var "cs", 1 0;
v0x13ce28c70_0 .net "in", 0 0, v0x13ce29030_0;  1 drivers
v0x13ce28d20_0 .var "ns", 1 0;
v0x13ce28dd0_0 .var "out", 0 0;
v0x13ce28eb0_0 .net "reset", 0 0, v0x13ce291b0_0;  1 drivers
E_0x13ce08720 .event posedge, v0x13ce18fd0_0;
    .scope S_0x13ce0b630;
T_0 ;
    %wait E_0x13ce08720;
    %load/vec4 v0x13ce28d20_0;
    %store/vec4 v0x13ce28bc0_0, 0, 2;
    %load/vec4 v0x13ce28eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13ce28d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ce28dd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13ce28bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x13ce28c70_0;
    %inv;
    %assign/vec4 v0x13ce28dd0_0, 0;
    %load/vec4 v0x13ce28c70_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0x13ce28d20_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x13ce28c70_0;
    %assign/vec4 v0x13ce28dd0_0, 0;
    %load/vec4 v0x13ce28c70_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x13ce28d20_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ce28dd0_0, 0;
    %load/vec4 v0x13ce28c70_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %assign/vec4 v0x13ce28d20_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13ce0b4c0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce28f90_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x13ce0b4c0;
T_2 ;
    %delay 40, 0;
    %load/vec4 v0x13ce28f90_0;
    %inv;
    %store/vec4 v0x13ce28f90_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13ce0b4c0;
T_3 ;
    %vpi_call 2 21 "$display", "TC 1\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce291b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce291b0_0, 0, 1;
    %delay 40, 0;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %vpi_call 2 40 "$display", "TC 2\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce291b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce291b0_0, 0, 1;
    %delay 40, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %vpi_call 2 51 "$display", "TC 3\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce291b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce291b0_0, 0, 1;
    %delay 40, 0;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %vpi_call 2 62 "$display", "TC 4\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce291b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce291b0_0, 0, 1;
    %delay 40, 0;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce29030_0, 0, 1;
    %delay 80, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x13ce0b4c0;
T_4 ;
    %delay 80, 0;
    %vpi_call 2 75 "$monitor", $time, "\011 in = %b \011 out = %b", v0x13ce29030_0, v0x13ce290e0_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Q3_tb.v";
    "Q3_3m.v";
