/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [49:0] celloutsig_0_13z;
  reg [17:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  reg [8:0] celloutsig_0_18z;
  wire [16:0] celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  reg [5:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  reg [3:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [13:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire [10:0] celloutsig_0_42z;
  reg [11:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  reg [14:0] celloutsig_0_80z;
  wire [6:0] celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire [6:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  reg [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_88z = ~(celloutsig_0_80z[2] | celloutsig_0_27z[3]);
  assign celloutsig_1_7z = celloutsig_1_6z[7] | ~(celloutsig_1_6z[6]);
  assign celloutsig_0_29z = celloutsig_0_12z | ~(celloutsig_0_8z[2]);
  assign celloutsig_0_26z = { celloutsig_0_17z[2:1], celloutsig_0_12z, celloutsig_0_3z } & celloutsig_0_4z;
  assign celloutsig_0_42z = { celloutsig_0_38z[13:4], celloutsig_0_25z } / { 1'h1, celloutsig_0_38z[12:3] };
  assign celloutsig_0_9z = { celloutsig_0_4z[2:0], celloutsig_0_0z, celloutsig_0_6z } / { 1'h1, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[126:117] / { 1'h1, in_data[115:107] };
  assign celloutsig_0_30z = { celloutsig_0_18z[3:0], celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_7z } == { celloutsig_0_24z[2:0], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_24z };
  assign celloutsig_0_31z = { celloutsig_0_24z[3:0], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_0z } == celloutsig_0_16z[8:2];
  assign celloutsig_0_0z = in_data[60:51] === in_data[72:63];
  assign celloutsig_0_11z = celloutsig_0_8z[4:1] === { celloutsig_0_2z[2:0], celloutsig_0_5z };
  assign celloutsig_1_19z = { in_data[127:118], celloutsig_1_1z } === { celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_60z = { celloutsig_0_27z, celloutsig_0_11z } || celloutsig_0_49z[7:3];
  assign celloutsig_0_12z = { celloutsig_0_1z[15:9], celloutsig_0_10z } || celloutsig_0_1z[15:6];
  assign celloutsig_0_4z = celloutsig_0_1z[7:4] % { 1'h1, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_1z[16:11], celloutsig_0_6z } % { 1'h1, celloutsig_0_1z[10:9], celloutsig_0_4z };
  assign celloutsig_0_87z = celloutsig_0_42z[8:2] % { 1'h1, celloutsig_0_80z[6:2], celloutsig_0_60z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[6:5], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_10z = in_data[57:55] % { 1'h1, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[20:4] % { 1'h1, in_data[26:18], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z } % { 1'h1, celloutsig_0_15z[8:2], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_7z[5:3] % { 1'h1, celloutsig_0_7z[10:9] };
  assign out_data[129:128] = celloutsig_1_5z[1] ? celloutsig_1_0z[3:2] : { celloutsig_1_8z, celloutsig_1_13z };
  assign celloutsig_0_40z = - { celloutsig_0_16z[7:5], celloutsig_0_25z };
  assign celloutsig_1_2z = ~ { in_data[170:169], celloutsig_1_1z };
  assign celloutsig_1_9z = ~ { celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_20z = ~ { celloutsig_0_14z[16:1], celloutsig_0_4z };
  assign celloutsig_1_1z = celloutsig_1_0z[3] & celloutsig_1_0z[9];
  assign celloutsig_0_5z = | celloutsig_0_2z;
  assign celloutsig_0_25z = | { celloutsig_0_24z, celloutsig_0_4z[3:2] };
  assign celloutsig_1_13z = ~^ { celloutsig_1_3z[3:2], celloutsig_1_2z };
  assign celloutsig_0_3z = ^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_1z[4:1] <<< { celloutsig_0_1z[14:12], celloutsig_0_0z };
  assign celloutsig_0_28z = celloutsig_0_20z[6:0] >>> { celloutsig_0_18z[5:0], celloutsig_0_6z };
  assign celloutsig_0_38z = { celloutsig_0_20z[18:9], celloutsig_0_26z } - { celloutsig_0_16z[10], celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z } - celloutsig_0_1z[12:1];
  assign celloutsig_1_6z = celloutsig_1_0z[9:1] - { in_data[180:177], celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_9z[2:1], celloutsig_1_4z } - celloutsig_1_5z[7:5];
  assign celloutsig_0_13z = in_data[86:37] - { in_data[60:37], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_15z = celloutsig_0_7z[9:0] - celloutsig_0_1z[12:3];
  assign celloutsig_0_24z = celloutsig_0_22z[5:1] - celloutsig_0_13z[33:29];
  assign celloutsig_0_6z = ~((celloutsig_0_2z[1] & celloutsig_0_5z) | celloutsig_0_4z[3]);
  assign celloutsig_1_8z = ~((celloutsig_1_5z[2] & celloutsig_1_4z) | celloutsig_1_1z);
  always_latch
    if (clkin_data[32]) celloutsig_0_49z = 12'h000;
    else if (celloutsig_1_19z) celloutsig_0_49z = { celloutsig_0_1z[13:8], celloutsig_0_40z, celloutsig_0_31z, celloutsig_0_30z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_80z = 15'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_80z = celloutsig_0_13z[34:20];
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 5'h00;
    else if (!clkin_data[0]) celloutsig_1_3z = { celloutsig_1_0z[3:2], celloutsig_1_2z };
  always_latch
    if (clkin_data[64]) celloutsig_0_14z = 18'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_14z = { celloutsig_0_4z[2:1], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_10z };
  always_latch
    if (clkin_data[64]) celloutsig_0_18z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_18z = { celloutsig_0_7z[7:2], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_12z };
  always_latch
    if (clkin_data[32]) celloutsig_0_22z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_22z = celloutsig_0_7z[5:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_27z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_27z = celloutsig_0_18z[3:0];
  assign celloutsig_1_4z = ~((celloutsig_1_2z[0] & celloutsig_1_1z) | (in_data[161] & celloutsig_1_2z[1]));
  assign { out_data[130], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_0z[4], celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
