/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Aug 24 11:29:33 2015
 *                 Full Compile MD5 Checksum  cecd4eac458fcdc4b77c82d0630f17be
 *                     (minus title and desc)
 *                 MD5 Checksum               c9a18191e1cdbfad4487ef21d91e95fc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     126
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_DPCR1_H__
#define BCHP_XPT_DPCR1_H__

/***************************************************************************
 *XPT_DPCR1 - XPT DPCR1 Control Registers
 ***************************************************************************/
#define BCHP_XPT_DPCR1_PID_CH                    0x20a02080 /* [RW] Data Transport PCR PID Channel Register */
#define BCHP_XPT_DPCR1_CTRL                      0x20a02084 /* [RW] Data Transport PCR Control Register */
#define BCHP_XPT_DPCR1_INTR_STATUS_REG           0x20a02088 /* [RW] Interrupt Status Register */
#define BCHP_XPT_DPCR1_INTR_STATUS_REG_EN        0x20a0208c /* [RW] Interrupt Status Enable Register */
#define BCHP_XPT_DPCR1_STC_EXT_CTRL              0x20a02090 /* [RW] Data Transport PCR STC Extension Control Register */
#define BCHP_XPT_DPCR1_MAX_PCR_ERROR             0x20a020a0 /* [RW] Data Transport PCR Max PCR Error Register */
#define BCHP_XPT_DPCR1_SEND_BASE                 0x20a020a4 /* [RW] Data Transport PCR Send Base Register */
#define BCHP_XPT_DPCR1_SEND_EXT                  0x20a020a8 /* [RW] Data Transport PCR Send Extension Register */
#define BCHP_XPT_DPCR1_STC_EXT_CTRL27            0x20a020ac /* [RO] Data Transport PCR STC Extension Control Register (Test Only) */
#define BCHP_XPT_DPCR1_STC_HI                    0x20a020b0 /* [RO] Data Transport PCR STC MSBs Register */
#define BCHP_XPT_DPCR1_STC_LO                    0x20a020b4 /* [RO] Data Transport PCR STC LSBs Register */
#define BCHP_XPT_DPCR1_PWM_CTRLVALUE             0x20a020b8 /* [RO] Data Transport PCR PWM Control Value Register */
#define BCHP_XPT_DPCR1_LAST_PCR_HI               0x20a020bc /* [RO] Data Transport PCR Last PCR MSBs Register */
#define BCHP_XPT_DPCR1_LAST_PCR_LO               0x20a020c0 /* [RO] Data Transport PCR Last PCR LSBs Register */
#define BCHP_XPT_DPCR1_STC_BASE_LSBS             0x20a020c8 /* [RO] Data Transport PCR STC Base LSBs Register */
#define BCHP_XPT_DPCR1_PHASE_ERROR               0x20a020cc /* [RO] Timebase Last Phase Error */
#define BCHP_XPT_DPCR1_LOOP_CTRL                 0x20a020d0 /* [RW] Timebase Control */
#define BCHP_XPT_DPCR1_REF_PCR_PRESCALE          0x20a020d4 /* [RW] Timebase Frequency Reference Prescale Control */
#define BCHP_XPT_DPCR1_REF_PCR_INC               0x20a020d8 /* [RW] Timebase Frequency Reference Increment Control */
#define BCHP_XPT_DPCR1_CENTER                    0x20a020dc /* [RW] Timebase Center Frequency */
#define BCHP_XPT_DPCR1_ACCUM_VALUE               0x20a020e0 /* [RW] Timebase Loop Filter Integrator */
#define BCHP_XPT_DPCR1_PCR_COUNT                 0x20a020e4 /* [RO] Data Transport PCR Phase Error Register */
#define BCHP_XPT_DPCR1_SOFT_PCR_CTRL             0x20a020e8 /* [RW] Data Transport Soft PCR Control Register */
#define BCHP_XPT_DPCR1_SOFT_PCR_BASE             0x20a020ec /* [RW] Data Transport Soft PCR BASE Register */
#define BCHP_XPT_DPCR1_SOFT_PCR_EXT              0x20a020f0 /* [RW] Data Transport Soft PCR Extension Register */
#define BCHP_XPT_DPCR1_PHASE_ERROR_CLAMP         0x20a020f4 /* [RW] Timebase Phase Error Control */
#define BCHP_XPT_DPCR1_TIMEBASE_INPUT_SEL        0x20a020f8 /* [RW] Timebase Input Select for Timebase Loop */

#endif /* #ifndef BCHP_XPT_DPCR1_H__ */

/* End of File */
