INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/IPSources/IP_Multiplier/IP_Multiplier.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/IPSources/IP_Multiplier/IP_Multiplier.srcs/sim_1/new/mutiplier_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mutiplier_simulation
