Analysis & Synthesis report for skin_detect
Thu Aug 14 12:28:11 2014
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Aug 14 12:28:11 2014           ;
; Quartus II 32-bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; skin_detect                                 ;
; Top-level Entity Name              ; skin_detect                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; skin_detect        ; skin_detect        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu Aug 14 12:28:11 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skin_detect -c skin_detect
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/i2c_timing_ctrl.v
    Info (12023): Found entity 1: i2c_timing_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/i2c_ov7725_yuv422_config.v
    Info (12023): Found entity 1: I2C_OV7725_YUV422_Config
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/i2c_ov7725_rgb565_config.v
    Info (12023): Found entity 1: I2C_OV7725_RGB565_Config
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/i2c_ov7725_raw_config.v
    Info (12023): Found entity 1: I2C_OV7725_RAW_Config
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/cmos_capture_rgb565.v
    Info (12023): Found entity 1: CMOS_Capture_RGB565
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/cmos_capture_raw_gray.v
    Info (12023): Found entity 1: CMOS_Capture_RAW_Gray
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/vgadata_simulate_24bit.v
    Info (12023): Found entity 1: VGAData_Simulate_24Bit
Info (12021): Found 0 design units, including 0 entities, in source file /myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/lcd_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/lcd_driver_zoom.v
    Info (12023): Found entity 1: lcd_driver_zoom
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/lcd_driver.v
    Info (12023): Found entity 1: lcd_driver
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/lcd_display.v
    Info (12023): Found entity 1: lcd_display
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/led_display_index/led_water_display_v0.v
    Info (12023): Found entity 1: led_water_display_V0
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/led_display_index/led_water_display.v
    Info (12023): Found entity 1: led_water_display
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/led_display_index/led_input_display.v
    Info (12023): Found entity 1: led_input_display
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/led_display_index/led_breathe_display.v
    Info (12023): Found entity 1: led_breathe_display
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/led_display_index/led_addr_display.v
    Info (12023): Found entity 1: led_addr_display
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/led_display_index/led_74595_driver.v
    Info (12023): Found entity 1: led_74595_driver
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/write_fifo1.v
    Info (12023): Found entity 1: write_fifo1
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/sdram_control_2port.v
    Info (12023): Found entity 1: Sdram_Control_2Port
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/read_fifo1.v
    Info (12023): Found entity 1: read_fifo1
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/system_index/system_init_delay.v
    Info (12023): Found entity 1: system_init_delay
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/system_index/system_ctrl_pll.v
    Info (12023): Found entity 1: system_ctrl_pll
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/system_index/system_ctrl.v
    Info (12023): Found entity 1: system_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/system_index/sys_pll.v
    Info (12023): Found entity 1: sys_pll
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/video_image_processor/vip_sobel_edge_detector.v
    Info (12023): Found entity 1: VIP_Skin_Detector
Error (10228): Verilog HDL error at VIP_Skin_Detector.v(34): module "VIP_Skin_Detector" cannot be declared more than once File: D:/MYfile/FPGA_pro/skin_detect/src/Video_Image_Processor/VIP_Skin_Detector.v Line: 34
Info (10499): HDL info at VIP_Sobel_Edge_Detector.v(34): see declaration for object "VIP_Skin_Detector"
Info (12021): Found 0 design units, including 0 entities, in source file /myfile/fpga_pro/skin_detect/src/video_image_processor/vip_skin_detector.v
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/video_image_processor/vip_matrix_generate_3x3_8bit.v
    Info (12023): Found entity 1: VIP_Matrix_Generate_3X3_8Bit
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/video_image_processor/video_image_processor.v
    Info (12023): Found entity 1: Video_Image_Processor
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/video_image_processor/sqrt.v
    Info (12023): Found entity 1: SQRT
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/video_image_processor/sobel_threshold_adj.v
    Info (12023): Found entity 1: Sobel_Threshold_Adj
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/video_image_processor/line_shift_ram_8bit.v
    Info (12023): Found entity 1: Line_Shift_RAM_8Bit
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/key_counter_scan.v
    Info (12023): Found entity 1: key_counter_scan
Info (12021): Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/cmos_vip_hdl_demo.v
    Info (12023): Found entity 1: CMOS_VIP_HDL_Demo
Info (144001): Generated suppressed messages file D:/MYfile/FPGA_pro/15_CMOS_OV7725_Skin_Detector/dev/output_files/output_files/skin_detect.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings
    Error: Peak virtual memory: 344 megabytes
    Error: Processing ended: Thu Aug 14 12:28:11 2014
    Error: Elapsed time: 00:00:00
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/MYfile/FPGA_pro/15_CMOS_OV7725_Skin_Detector/dev/output_files/output_files/skin_detect.map.smsg.


