// Seed: 970510012
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input  id_1,
    output id_2
);
  assign id_0[1] = 1;
  type_3(
      1 < id_1, 1
  );
  assign id_2 = id_1 & {1, 1'b0};
  assign id_2 = id_1;
endmodule
