-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Wed Aug 04 23:06:03 EDT 2021                        

Solution Settings: inPlaceNTT_DIT.v6
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_int.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT/core                      84  219921     219926            0  0        ? 
    Design Total:                             84  219921     219926            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)  Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- --------- ---------- ---------------- ------ ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                               
    BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1)             0.000     0.000      0.000            0.000  0.100          1           0 
    BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1)             0.000     0.000      0.000            0.000  0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(8,9,64,512,512,64,1)          0.000     0.000      0.000            0.000  0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(9,9,64,512,512,64,1)          0.000     0.000      0.000            0.000  0.100          1           0 
    [Lib: ccs_ioport]                                                                                                                
    ccs_in(5,64)                                           0.000     0.000      0.000            0.000  0.000          1           1 
    ccs_in(6,64)                                           0.000     0.000      0.000            0.000  0.000          1           1 
    [Lib: cluster]                                                                                                                   
    modulo_dev_bb61c76201db0c9669a47462bb7d006361ff()  79388.961     0.000      0.000            0.000  0.102          1           1 
    [Lib: mgc_Xilinx-VIRTEX-uplus-3_beh]                                                                                             
    mgc_add(10,0,10,0,10)                                 10.000     0.000     10.000            9.000  0.558          1           1 
    mgc_add(10,0,10,0,11)                                 10.000     0.000     10.000            9.000  0.558          0           1 
    mgc_add(10,0,9,0,10)                                  10.000     0.000     10.000            9.000  0.558          2           1 
    mgc_add(22,0,1,1,23)                                  22.000     0.000     22.000           21.000  0.606          1           0 
    mgc_add(3,0,3,0,3)                                     3.000     0.000      3.000            2.000  0.250          1           0 
    mgc_add(32,0,10,0,32)                                 32.000     0.000     32.000           31.000  0.646          1           0 
    mgc_add(4,0,2,1,4)                                     4.000     0.000      4.000            3.000  0.250          1           0 
    mgc_add(64,0,1,1,65)                                  64.000     0.000     64.000           63.000  0.774          1           1 
    mgc_add(64,0,64,0,64)                                 64.000     0.000     64.000           63.000  0.774          4           2 
    mgc_add(65,0,2,0,65)                                  65.000     0.000     65.000           64.000  0.778          0           1 
    mgc_add(65,0,2,1,65)                                  65.000     0.000     65.000           64.000  0.778          1           0 
    mgc_add(8,0,1,0,9)                                     8.000     0.000      8.000            7.000  0.550          0           1 
    mgc_add(8,0,2,1,9)                                     8.000     0.000      8.000            7.000  0.550          1           0 
    mgc_add(9,0,2,1,9)                                     9.000     0.000      9.000            8.000  0.554          1           1 
    mgc_add(9,0,8,0,9)                                     9.000     0.000      9.000            8.000  0.554          1           1 
    mgc_add3(10,0,9,0,10,0,11)                            10.000     0.000     10.000            9.000  0.835          0           1 
    mgc_add3(11,0,9,0,10,0,11)                            11.000     0.000     11.000           10.000  0.839          2           0 
    mgc_and(1,2)                                           1.000     0.000      1.000            0.000  0.266          0          41 
    mgc_and(1,3)                                           1.000     0.000      1.000            0.000  0.266          0          19 
    mgc_and(1,4)                                           1.000     0.000      1.000            0.000  0.266          0           7 
    mgc_and(1,6)                                           1.000     0.000      1.000            0.000  0.266          0           5 
    mgc_and(10,2)                                         10.000     0.000     10.000            0.000  0.266          0           1 
    mgc_and(55,2)                                         55.000     0.000     55.000            0.000  0.266          0           1 
    mgc_and(8,2)                                           8.000     0.000      8.000            0.000  0.266          0           1 
    mgc_div(65,11,1)                                    1430.098     0.000   1430.098            0.000 54.489          1           1 
    mgc_mul(64,0,64,0,64)                               6670.000    10.000      0.000            0.000 12.542          1           1 
    mgc_mux(1,1,2)                                         1.000     0.000      1.000            0.000  0.266          0         103 
    mgc_mux(10,1,2)                                       10.000     0.000     10.000            0.000  0.266          0           3 
    mgc_mux(4,1,2)                                         4.000     0.000      4.000            0.000  0.266          0           1 
    mgc_mux(64,1,2)                                       64.000     0.000     64.000            0.000  0.532          4           5 
    mgc_mux(65,1,2)                                       65.000     0.000     65.000            0.000  0.532          0           2 
    mgc_mux(8,1,2)                                         8.000     0.000      8.000            0.000  0.266          0           2 
    mgc_mux1hot(64,3)                                     92.565     0.000     92.565            0.000  0.266          0           2 
    mgc_mux1hot(64,4)                                    117.142     0.000    117.142            0.000  0.782          0           2 
    mgc_mux1hot(9,3)                                      13.017     0.000     13.017            0.000  0.266          0           2 
    mgc_nand(1,2)                                          1.000     0.000      1.000            0.000  0.266          0           8 
    mgc_nand(1,3)                                          1.000     0.000      1.000            0.000  0.266          0           3 
    mgc_nand(1,4)                                          1.000     0.000      1.000            0.000  0.266          0           2 
    mgc_nand(1,5)                                          1.000     0.000      1.000            0.000  0.266          0           1 
    mgc_nor(1,2)                                           1.000     0.000      1.000            0.000  0.266          0          26 
    mgc_nor(1,3)                                           1.000     0.000      1.000            0.000  0.266          0          12 
    mgc_nor(1,4)                                           1.000     0.000      1.000            0.000  0.266          0           8 
    mgc_nor(1,5)                                           1.000     0.000      1.000            0.000  0.266          0           1 
    mgc_nor(1,6)                                           1.000     0.000      1.000            0.000  0.266          0           1 
    mgc_nor(1,7)                                           2.000     0.000      2.000            0.000  0.532          0           1 
    mgc_not(1)                                             0.000     0.000      0.000            0.000  0.000          0         133 
    mgc_not(64)                                            0.000     0.000      0.000            0.000  0.000          0           3 
    mgc_not(8)                                             0.000     0.000      0.000            0.000  0.000          0           1 
    mgc_not(9)                                             0.000     0.000      0.000            0.000  0.000          0           2 
    mgc_or(1,2)                                            1.000     0.000      1.000            0.000  0.266          0          35 
    mgc_or(1,3)                                            1.000     0.000      1.000            0.000  0.266          0          18 
    mgc_or(1,4)                                            1.000     0.000      1.000            0.000  0.266          0          11 
    mgc_or(1,5)                                            1.000     0.000      1.000            0.000  0.266          0           3 
    mgc_or(1,6)                                            1.000     0.000      1.000            0.000  0.266          0           1 
    mgc_or(1,7)                                            2.000     0.000      2.000            0.000  0.532          0           1 
    mgc_reg_pos(1,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000  0.103          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000  0.103          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000  0.103          0           2 
    mgc_reg_pos(1,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000  0.103          0           1 
    mgc_reg_pos(10,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000  0.103          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000  0.103          0           1 
    mgc_reg_pos(10,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000  0.103          0           2 
    mgc_reg_pos(2,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000  0.103          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000  0.103          0           1 
    mgc_reg_pos(55,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000  0.103          0           1 
    mgc_reg_pos(64,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000  0.103          0           6 
    mgc_reg_pos(65,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000  0.103          0           1 
    mgc_reg_pos(8,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000  0.103          0           1 
    mgc_reg_pos(8,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000  0.103          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000  0.103          0           1 
    mgc_shift_l(1,0,4,10)                                  8.738     0.000      8.738            0.000  0.266          1           1 
    [Lib: mgc_ioport]                                                                                                                
    mgc_io_sync(0)                                         0.000     0.000      0.000            0.000  0.000          4           4 
                                                                                                                                     
    TOTAL AREA (After Assignment):                     89148.245    10.000   3089.000          312.000                               
    
  Area Scores
                       Post-Scheduling     Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ----------------- ----------------
    Total Area Score:   88277.8          103046.8          89156.2        
    Total Reg:              0.0               0.0              0.0        
                                                                          
    DataPath:           88277.8 (100%)   103038.8 (100%)   89148.2 (100%) 
      MUX:                256.0   (0%)     1482.0   (1%)    1048.4   (1%) 
      FUNC:             88021.8 (100%)   101405.8  (98%)   87820.8  (99%) 
      LOGIC:                0.0             151.0   (0%)     279.0   (0%) 
      BUFFER:               0.0               0.0              0.0        
      MEM:                  0.0               0.0              0.0        
      ROM:                  0.0               0.0              0.0        
      REG:                  0.0               0.0              0.0        
                                                                          
    
    FSM:                    0.0               8.0   (0%)       8.0   (0%) 
      FSM-REG:              0.0               0.0              0.0        
      FSM-COMB:             0.0               8.0 (100%)       8.0 (100%) 
                                                                          
    
  Register-to-Variable Mappings
    Register                                Size(bits) Gated Register CG Opt Done Variables                                                   
    --------------------------------------- ---------- -------------- ----------- -----------------------------------------------------------
    operator_<66,true>:div:cmp.a                    65                            operator_<66,true>:div:cmp.a                                
    modExp_dev:exp.sva                              64         Y           Y      modExp_dev:exp.sva                                          
    modExp_dev:result.sva                           64         Y           Y      modExp_dev:result.sva                                       
    operator-<64,false>:acc.mut(63:0)               64         Y           Y      operator-<64,false>:acc.mut                                 
                                                                                  COMP_LOOP-1:acc#8.itm                                       
                                                                                  COMP_LOOP-2:acc#8.itm                                       
                                                                                  COMP_LOOP-1:modExp_dev#1:while:mul.itm                      
                                                                                  COMP_LOOP-2:modExp_dev#1:while:mul.itm                      
                                                                                  modExp_dev:while:mul.itm                                    
                                                                                  COMP_LOOP-1:mul.itm                                         
                                                                                  COMP_LOOP-2:mul.itm                                         
                                                                                  modExp_dev#1:result#1.sva                                   
                                                                                  modExp_dev#1:result.sva                                     
    p.sva                                           64         Y           Y      p.sva                                                       
    r.sva                                           64         Y           Y      r.sva                                                       
    tmp#2.lpi#4.dfm                                 64         Y           Y      tmp#2.lpi#4.dfm                                             
                                                                                  tmp.lpi#4.dfm                                               
    modExp_dev:exp#1.sva(63:9)                      55         Y           Y      modExp_dev:exp#1.sva(63:9)                                  
                                                                                  modExp_dev:exp#2.sva(63:9)                                  
    COMP_LOOP:acc#1.cse.sva                         10         Y           Y      COMP_LOOP:acc#1.cse.sva                                     
    STAGE_LOOP:lshift.psp.sva                       10         Y           Y      STAGE_LOOP:lshift.psp.sva                                   
    VEC_LOOP:j.sva(9:0)                             10         Y           Y      VEC_LOOP:j.sva(9:0)                                         
    operator_<66,true>:div:cmp.b(9:0)               10                            operator_<66,true>:div:cmp.b(9:0)                           
    COMP_LOOP:acc.psp.sva                            9         Y           Y      COMP_LOOP:acc.psp.sva                                       
    COMP_LOOP:acc#10.cse(10:1)#1.sva(7:0)            8         Y           Y      COMP_LOOP:acc#10.cse(10:1)#1.sva                            
                                                                                  COMP_LOOP:acc#10.cse(10:1).sva                              
                                                                                  modExp_dev:exp#1.sva(8:1)                                   
                                                                                  modExp_dev:exp#2.sva(8:1)                                   
    COMP_LOOP:k(9:1).sva(7:0)                        8         Y           Y      COMP_LOOP:k(9:1).sva(7:0)                                   
    STAGE_LOOP:i(3:0).sva                            4         Y           Y      STAGE_LOOP:i(3:0).sva                                       
    COMP_LOOP:acc#10.cse(10:1)#1.sva(9:8)            2         Y           Y      COMP_LOOP:acc#10.cse(10:1)#1.sva                            
                                                                                  COMP_LOOP:acc#10.cse(10:1).sva                              
                                                                                  modExp_dev:exp#1.sva(8:1)                                   
                                                                                  modExp_dev:exp#2.sva(8:1)                                   
    COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm            1         Y           Y      COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm                       
                                                                                  operator><64,false>#1:slc(operator><64,false>#1:acc)(8).itm 
    exit:COMP_LOOP-1:modExp_dev#1:while.sva          1         Y           Y      exit:COMP_LOOP-1:modExp_dev#1:while.sva                     
                                                                                  exit:COMP_LOOP-2:modExp_dev#1:while.sva                     
                                                                                  exit:modExp_dev:while.sva                                   
                                                                                  exit:COMP_LOOP.sva                                          
    modExp_dev:exp#1.sva(0)                          1                            modExp_dev:exp#1.sva(0)                                     
                                                                                  modExp_dev:exp#2.sva(0)                                     
    operator-<64,false>:acc.mut(64)                  1         Y           Y      operator-<64,false>:acc.mut                                 
                                                                                  COMP_LOOP-1:acc#8.itm                                       
                                                                                  COMP_LOOP-2:acc#8.itm                                       
                                                                                  COMP_LOOP-1:modExp_dev#1:while:mul.itm                      
                                                                                  COMP_LOOP-2:modExp_dev#1:while:mul.itm                      
                                                                                  modExp_dev:while:mul.itm                                    
                                                                                  COMP_LOOP-1:mul.itm                                         
                                                                                  COMP_LOOP-2:mul.itm                                         
                                                                                  modExp_dev#1:result#1.sva                                   
                                                                                  modExp_dev#1:result.sva                                     
    reg(ensig.cgo).cse                               1                            reg(ensig.cgo).cse                                          
    reg(vec:rsc.triosy(0)(1):obj.ld).cse             1                            reg(vec:rsc.triosy(0)(1):obj.ld).cse                        
                                                                                                                                              
    Total:                                         581            503         503 (Total Gating Ratio: 0.87, CG Opt Gating Ratio: 0.87)       
    
  Timing Report
    Critical Path
      Max Delay:  16.147699999999997
      Slack:      3.852300000000003
      
      Path                                                                                                Startpoint                                                 Endpoint                                                     Delay   Slack   
      --------------------------------------------------------------------------------------------------- ---------------------------------------------------------- ------------------------------------------------------------ ------- -------
      1                                                                                                   inPlaceNTT_DIT/vec:rsc(0)(0).q                             inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)         16.1477 3.8523  
                                                                                                                                                                                                                                                  
        Instance                                                                                          Component                                                                                                               Delta   Delay   
        --------                                                                                          ---------                                                                                                               -----   -----   
        inPlaceNTT_DIT/vec:rsc(0)(0).q                                                                                                                                                                                            1.5100  1.5100  
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1)gen/q                                                                                                                                                0.0000  1.5100  
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1)gen/COMP_LOOP:wrs(q_d)(63-0)                                                                                                                         0.0000  1.5100  
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1)gen/q_d                                                                                                                                              0.0000  1.5100  
        inPlaceNTT_DIT/vec:rsc(0)(0)i.q_d                                                                                                                                                                                         0.0000  1.5100  
        inPlaceNTT_DIT:core/vec:rsc(0)(0)i.q_d                                                                                                                                                                                    0.0000  1.5100  
        inPlaceNTT_DIT:core/modExp_dev:while:mux1h#2                                                      mgc_mux1hot_64_4                                                                                                        0.7821  2.2921  
        inPlaceNTT_DIT:core/modExp_dev:while:mux1h#2.itm                                                                                                                                                                          0.0000  2.2921  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg                                         mgc_mul_64_0_64_0_64                                                                                                    12.5415 14.8336 
        inPlaceNTT_DIT:core/z.out                                                                                                                                                                                                 0.0000  14.8336 
        inPlaceNTT_DIT:core/modExp_dev:while:mux1h                                                        mgc_mux1hot_64_4                                                                                                        0.7821  15.6156 
        inPlaceNTT_DIT:core/modExp_dev:while:mux1h.itm                                                                                                                                                                            0.0000  15.6156 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#1                                                                                                                                                                            0.0000  15.6156 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#1.itm                                                                                                                                                                        0.0000  15.6156 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux                                   mgc_mux_65_1_2                                                                                                          0.5321  16.1477 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux.rgt                                                                                                                                                       0.0000  16.1477 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(64)                                                                                                                                              0.0000  16.1477 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(64).itm                                                                                                                                          0.0000  16.1477 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                                              mgc_reg_pos_1_0_0_0_0_1_1                                                                                               0.0000  16.1477 
                                                                                                                                                                                                                                                  
      2                                                                                                   inPlaceNTT_DIT/vec:rsc(0)(0).q                             inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1       16.1477 3.8523  
                                                                                                                                                                                                                                                  
        Instance                                                                                          Component                                                                                                               Delta   Delay   
        --------                                                                                          ---------                                                                                                               -----   -----   
        inPlaceNTT_DIT/vec:rsc(0)(0).q                                                                                                                                                                                            1.5100  1.5100  
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1)gen/q                                                                                                                                                0.0000  1.5100  
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1)gen/COMP_LOOP:wrs(q_d)(63-0)                                                                                                                         0.0000  1.5100  
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1)gen/q_d                                                                                                                                              0.0000  1.5100  
        inPlaceNTT_DIT/vec:rsc(0)(0)i.q_d                                                                                                                                                                                         0.0000  1.5100  
        inPlaceNTT_DIT:core/vec:rsc(0)(0)i.q_d                                                                                                                                                                                    0.0000  1.5100  
        inPlaceNTT_DIT:core/modExp_dev:while:mux1h#2                                                      mgc_mux1hot_64_4                                                                                                        0.7821  2.2921  
        inPlaceNTT_DIT:core/modExp_dev:while:mux1h#2.itm                                                                                                                                                                          0.0000  2.2921  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg                                         mgc_mul_64_0_64_0_64                                                                                                    12.5415 14.8336 
        inPlaceNTT_DIT:core/z.out                                                                                                                                                                                                 0.0000  14.8336 
        inPlaceNTT_DIT:core/modExp_dev:while:mux1h                                                        mgc_mux1hot_64_4                                                                                                        0.7821  15.6156 
        inPlaceNTT_DIT:core/modExp_dev:while:mux1h.itm                                                                                                                                                                            0.0000  15.6156 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#1                                                                                                                                                                            0.0000  15.6156 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#1.itm                                                                                                                                                                        0.0000  15.6156 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux                                   mgc_mux_65_1_2                                                                                                          0.5321  16.1477 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux.rgt                                                                                                                                                       0.0000  16.1477 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0)                                                                                                                                            0.0000  16.1477 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0).itm                                                                                                                                        0.0000  16.1477 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                                            mgc_reg_pos_64_0_0_0_0_1_1                                                                                              0.0000  16.1477 
                                                                                                                                                                                                                                                  
      3                                                                                                   inPlaceNTT_DIT/vec:rsc(0)(1).q                             inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1       16.1477 3.8523  
                                                                                                                                                                                                                                                  
        Instance                                                                                          Component                                                                                                               Delta   Delay   
        --------                                                                                          ---------                                                                                                               -----   -----   
        inPlaceNTT_DIT/vec:rsc(0)(1).q                                                                                                                                                                                            1.5100  1.5100  
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1)gen/q                                                                                                                                                0.0000  1.5100  
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1)gen/COMP_LOOP:wrs(q_d)(63-0)                                                                                                                         0.0000  1.5100  
        inPlaceNTT_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1)gen/q_d                                                                                                                                              0.0000  1.5100  
        inPlaceNTT_DIT/vec:rsc(0)(1)i.q_d                                                                                                                                                                                         0.0000  1.5100  
        inPlaceNTT_DIT:core/vec:rsc(0)(1)i.q_d                                                                                                                                                                                    0.0000  1.5100  
        inPlaceNTT_DIT:core/modExp_dev:while:mux1h#2                                                      mgc_mux1hot_64_4                                                                                                        0.7821  2.2921  
        inPlaceNTT_DIT:core/modExp_dev:while:mux1h#2.itm                                                                                                                                                                          0.0000  2.2921  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg                                         mgc_mul_64_0_64_0_64                                                                                                    12.5415 14.8336 
        inPlaceNTT_DIT:core/z.out                                                                                                                                                                                                 0.0000  14.8336 
        inPlaceNTT_DIT:core/modExp_dev:while:mux1h                                                        mgc_mux1hot_64_4                                                                                                        0.7821  15.6156 
        inPlaceNTT_DIT:core/modExp_dev:while:mux1h.itm                                                                                                                                                                            0.0000  15.6156 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#1                                                                                                                                                                            0.0000  15.6156 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#1.itm                                                                                                                                                                        0.0000  15.6156 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux                                   mgc_mux_65_1_2                                                                                                          0.5321  16.1477 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux.rgt                                                                                                                                                       0.0000  16.1477 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0)                                                                                                                                            0.0000  16.1477 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0).itm                                                                                                                                        0.0000  16.1477 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                                            mgc_reg_pos_64_0_0_0_0_1_1                                                                                              0.0000  16.1477 
                                                                                                                                                                                                                                                  
      4                                                                                                   inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)      inPlaceNTT_DIT:core/reg(vec:rsc.triosy(0)(1):obj.ld)         15.9021 4.0979  
                                                                                                                                                                                                                                                  
        Instance                                                                                          Component                                                                                                               Delta   Delay   
        --------                                                                                          ---------                                                                                                               -----   -----   
        inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)                                             mgc_reg_pos_65_0_0_0_0_0_0                                                                                              0.1026  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.a                                                                                                                                                                          0.0000  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp                                                    mgc_div_65_11_1                                                                                                         14.4892 14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.z                                                                                                                                                                          0.0000  14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0)                                                                                                                                            0.0000  14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0).itm                                                                                                                                        0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>:not#1                                                     mgc_not_64                                                                                                              0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>:not#1.itm                                                                                                                                                                         0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h                                                   mgc_mux1hot_64_3                                                                                                        0.2660  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h.itm                                                                                                                                                                       0.0000  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc                                                                                                                                                                            0.0000  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc.itm                                                                                                                                                                        0.0000  14.8578 
        inPlaceNTT_DIT:core/COMP_LOOP-1:operator><64,false>#1:acc#1:rg                                    mgc_addc_65_0_2_0_65                                                                                                    0.7782  15.6360 
        inPlaceNTT_DIT:core/z.out#2                                                                                                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#2)(2-0)                                                                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#2)(2-0).itm                                                                                                                                                           0.0000  15.6360 
        inPlaceNTT_DIT:core/STAGE_LOOP:not#2                                                              mgc_not_1                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/STAGE_LOOP:not#2.itm                                                                                                                                                                                  0.0000  15.6360 
        inPlaceNTT_DIT:core/and#44                                                                        mgc_and_1_4                                                                                                             0.2660  15.9021 
        inPlaceNTT_DIT:core/and#44.itm                                                                                                                                                                                            0.0000  15.9021 
        inPlaceNTT_DIT:core/reg(vec:rsc.triosy(0)(1):obj.ld)                                              mgc_reg_pos_1_0_0_1_1_0_0                                                                                               0.0000  15.9021 
                                                                                                                                                                                                                                                  
      5                                                                                                   inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)      inPlaceNTT_DIT:core/reg(exit:COMP_LOOP-1:modExp_dev#1:while) 15.9021 4.0979  
                                                                                                                                                                                                                                                  
        Instance                                                                                          Component                                                                                                               Delta   Delay   
        --------                                                                                          ---------                                                                                                               -----   -----   
        inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)                                             mgc_reg_pos_65_0_0_0_0_0_0                                                                                              0.1026  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.a                                                                                                                                                                          0.0000  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp                                                    mgc_div_65_11_1                                                                                                         14.4892 14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.z                                                                                                                                                                          0.0000  14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0)                                                                                                                                            0.0000  14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0).itm                                                                                                                                        0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>:not#1                                                     mgc_not_64                                                                                                              0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>:not#1.itm                                                                                                                                                                         0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h                                                   mgc_mux1hot_64_3                                                                                                        0.2660  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h.itm                                                                                                                                                                       0.0000  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc                                                                                                                                                                            0.0000  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc.itm                                                                                                                                                                        0.0000  14.8578 
        inPlaceNTT_DIT:core/COMP_LOOP-1:operator><64,false>#1:acc#1:rg                                    mgc_addc_65_0_2_0_65                                                                                                    0.7782  15.6360 
        inPlaceNTT_DIT:core/z.out#2                                                                                                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#2)(64)#2                                                                                                                                                              0.0000  15.6360 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#2)(64)#2.itm                                                                                                                                                          0.0000  15.6360 
        inPlaceNTT_DIT:core/modExp_dev:while:not                                                          mgc_not_1                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/modExp_dev:while:not.itm                                                                                                                                                                              0.0000  15.6360 
        inPlaceNTT_DIT:core/modExp_dev:while:modExp_dev:while:mux                                         mgc_mux_1_1_2                                                                                                           0.2660  15.9021 
        inPlaceNTT_DIT:core/modExp_dev:while:modExp_dev:while:mux.itm                                                                                                                                                             0.0000  15.9021 
        inPlaceNTT_DIT:core/reg(exit:COMP_LOOP-1:modExp_dev#1:while)                                      mgc_reg_pos_1_0_0_1_1_1_1                                                                                               0.0000  15.9021 
                                                                                                                                                                                                                                                  
      6                                                                                                   inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.b(9:0)) inPlaceNTT_DIT:core/reg(exit:COMP_LOOP-1:modExp_dev#1:while) 15.9021 4.0979  
                                                                                                                                                                                                                                                  
        Instance                                                                                          Component                                                                                                               Delta   Delay   
        --------                                                                                          ---------                                                                                                               -----   -----   
        inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.b(9:0))                                        mgc_reg_pos_10_0_0_0_0_0_0                                                                                              0.1026  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.b(9:0)                                                                                                                                                                     0.0000  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:exu                                                                                                                                                                                0.0000  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:exu.itm                                                                                                                                                                            0.0000  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp                                                    mgc_div_65_11_1                                                                                                         14.4892 14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.z                                                                                                                                                                          0.0000  14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0)                                                                                                                                            0.0000  14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0).itm                                                                                                                                        0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>:not#1                                                     mgc_not_64                                                                                                              0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>:not#1.itm                                                                                                                                                                         0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h                                                   mgc_mux1hot_64_3                                                                                                        0.2660  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h.itm                                                                                                                                                                       0.0000  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc                                                                                                                                                                            0.0000  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc.itm                                                                                                                                                                        0.0000  14.8578 
        inPlaceNTT_DIT:core/COMP_LOOP-1:operator><64,false>#1:acc#1:rg                                    mgc_addc_65_0_2_0_65                                                                                                    0.7782  15.6360 
        inPlaceNTT_DIT:core/z.out#2                                                                                                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#2)(64)#2                                                                                                                                                              0.0000  15.6360 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#2)(64)#2.itm                                                                                                                                                          0.0000  15.6360 
        inPlaceNTT_DIT:core/modExp_dev:while:not                                                          mgc_not_1                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/modExp_dev:while:not.itm                                                                                                                                                                              0.0000  15.6360 
        inPlaceNTT_DIT:core/modExp_dev:while:modExp_dev:while:mux                                         mgc_mux_1_1_2                                                                                                           0.2660  15.9021 
        inPlaceNTT_DIT:core/modExp_dev:while:modExp_dev:while:mux.itm                                                                                                                                                             0.0000  15.9021 
        inPlaceNTT_DIT:core/reg(exit:COMP_LOOP-1:modExp_dev#1:while)                                      mgc_reg_pos_1_0_0_1_1_1_1                                                                                               0.0000  15.9021 
                                                                                                                                                                                                                                                  
      7                                                                                                   inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)      inPlaceNTT_DIT:core_core:fsm                                 15.6360 4.3640  
                                                                                                                                                                                                                                                  
        Instance                                                                                          Component                                                                                                               Delta   Delay   
        --------                                                                                          ---------                                                                                                               -----   -----   
        inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)                                             mgc_reg_pos_65_0_0_0_0_0_0                                                                                              0.1026  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.a                                                                                                                                                                          0.0000  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp                                                    mgc_div_65_11_1                                                                                                         14.4892 14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.z                                                                                                                                                                          0.0000  14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0)                                                                                                                                            0.0000  14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0).itm                                                                                                                                        0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>:not#1                                                     mgc_not_64                                                                                                              0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>:not#1.itm                                                                                                                                                                         0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h                                                   mgc_mux1hot_64_3                                                                                                        0.2660  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h.itm                                                                                                                                                                       0.0000  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc                                                                                                                                                                            0.0000  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc.itm                                                                                                                                                                        0.0000  14.8578 
        inPlaceNTT_DIT:core/COMP_LOOP-1:operator><64,false>#1:acc#1:rg                                    mgc_addc_65_0_2_0_65                                                                                                    0.7782  15.6360 
        inPlaceNTT_DIT:core/z.out#2                                                                                                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#2)(2-0)#1                                                                                                                                                             0.0000  15.6360 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#2)(2-0)#1.itm                                                                                                                                                         0.0000  15.6360 
        inPlaceNTT_DIT:core/STAGE_LOOP:not                                                                mgc_not_1                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/STAGE_LOOP:not.itm                                                                                                                                                                                    0.0000  15.6360 
        inPlaceNTT_DIT:core_core:fsm/STAGE_LOOP.C#4_tr0                                                                                                                                                                           0.0000  15.6360 
                                                                                                                                                                                                                                                  
      8                                                                                                   inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)      inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst        15.6360 4.3640  
                                                                                                                                                                                                                                                  
        Instance                                                                                          Component                                                                                                               Delta   Delay   
        --------                                                                                          ---------                                                                                                               -----   -----   
        inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)                                             mgc_reg_pos_65_0_0_0_0_0_0                                                                                              0.1026  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.a                                                                                                                                                                          0.0000  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp                                                    mgc_div_65_11_1                                                                                                         14.4892 14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.z                                                                                                                                                                          0.0000  14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0)                                                                                                                                            0.0000  14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0).itm                                                                                                                                        0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>:not#1                                                     mgc_not_64                                                                                                              0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>:not#1.itm                                                                                                                                                                         0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h                                                   mgc_mux1hot_64_3                                                                                                        0.2660  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h.itm                                                                                                                                                                       0.0000  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc                                                                                                                                                                            0.0000  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc.itm                                                                                                                                                                        0.0000  14.8578 
        inPlaceNTT_DIT:core/COMP_LOOP-1:operator><64,false>#1:acc#1:rg                                    mgc_addc_65_0_2_0_65                                                                                                    0.7782  15.6360 
        inPlaceNTT_DIT:core/z.out#2                                                                                                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#2)(64)#1                                                                                                                                                              0.0000  15.6360 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#2)(64)#1.itm                                                                                                                                                          0.0000  15.6360 
        inPlaceNTT_DIT:core/modExp_dev:while:not#1                                                        mgc_not_1                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/modExp_dev:while:not#1.itm                                                                                                                                                                            0.0000  15.6360 
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                                             inPlaceNTT_DIT:core_core:fsm                                                                                            0.0000  15.6360 
                                                                                                                                                                                                                                                  
      9                                                                                                   inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.b(9:0)) inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst        15.6360 4.3640  
                                                                                                                                                                                                                                                  
        Instance                                                                                          Component                                                                                                               Delta   Delay   
        --------                                                                                          ---------                                                                                                               -----   -----   
        inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.b(9:0))                                        mgc_reg_pos_10_0_0_0_0_0_0                                                                                              0.1026  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.b(9:0)                                                                                                                                                                     0.0000  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:exu                                                                                                                                                                                0.0000  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:exu.itm                                                                                                                                                                            0.0000  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp                                                    mgc_div_65_11_1                                                                                                         14.4892 14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.z                                                                                                                                                                          0.0000  14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0)                                                                                                                                            0.0000  14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0).itm                                                                                                                                        0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>:not#1                                                     mgc_not_64                                                                                                              0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>:not#1.itm                                                                                                                                                                         0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h                                                   mgc_mux1hot_64_3                                                                                                        0.2660  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h.itm                                                                                                                                                                       0.0000  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc                                                                                                                                                                            0.0000  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc.itm                                                                                                                                                                        0.0000  14.8578 
        inPlaceNTT_DIT:core/COMP_LOOP-1:operator><64,false>#1:acc#1:rg                                    mgc_addc_65_0_2_0_65                                                                                                    0.7782  15.6360 
        inPlaceNTT_DIT:core/z.out#2                                                                                                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#2)(64)#1                                                                                                                                                              0.0000  15.6360 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#2)(64)#1.itm                                                                                                                                                          0.0000  15.6360 
        inPlaceNTT_DIT:core/modExp_dev:while:not#1                                                        mgc_not_1                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/modExp_dev:while:not#1.itm                                                                                                                                                                            0.0000  15.6360 
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                                             inPlaceNTT_DIT:core_core:fsm                                                                                            0.0000  15.6360 
                                                                                                                                                                                                                                                  
      10                                                                                                  inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)      inPlaceNTT_DIT:core_core:fsm                                 15.6360 4.3640  
                                                                                                                                                                                                                                                  
        Instance                                                                                          Component                                                                                                               Delta   Delay   
        --------                                                                                          ---------                                                                                                               -----   -----   
        inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)                                             mgc_reg_pos_65_0_0_0_0_0_0                                                                                              0.1026  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.a                                                                                                                                                                          0.0000  0.1026  
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp                                                    mgc_div_65_11_1                                                                                                         14.4892 14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.z                                                                                                                                                                          0.0000  14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0)                                                                                                                                            0.0000  14.5918 
        inPlaceNTT_DIT:core/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0).itm                                                                                                                                        0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>:not#1                                                     mgc_not_64                                                                                                              0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>:not#1.itm                                                                                                                                                                         0.0000  14.5918 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h                                                   mgc_mux1hot_64_3                                                                                                        0.2660  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:mux1h.itm                                                                                                                                                                       0.0000  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc                                                                                                                                                                            0.0000  14.8578 
        inPlaceNTT_DIT:core/operator><64,false>#1:conc.itm                                                                                                                                                                        0.0000  14.8578 
        inPlaceNTT_DIT:core/COMP_LOOP-1:operator><64,false>#1:acc#1:rg                                    mgc_addc_65_0_2_0_65                                                                                                    0.7782  15.6360 
        inPlaceNTT_DIT:core/z.out#2                                                                                                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#2)(64)#1                                                                                                                                                              0.0000  15.6360 
        inPlaceNTT_DIT:core/operator><64,false>#1:slc(z.out#2)(64)#1.itm                                                                                                                                                          0.0000  15.6360 
        inPlaceNTT_DIT:core/modExp_dev:while:not#1                                                        mgc_not_1                                                                                                               0.0000  15.6360 
        inPlaceNTT_DIT:core/modExp_dev:while:not#1.itm                                                                                                                                                                            0.0000  15.6360 
        inPlaceNTT_DIT:core_core:fsm/STAGE_LOOP.C#3_tr0                                                                                                                                                                           0.0000  15.6360 
                                                                                                                                                                                                                                                  
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                     Port                                                             Slack (Delay) Messages 
      ------------------------------------------------------------ -------------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIT:core/reg(STAGE_LOOP:i(3:0))                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                              18.3861  1.6139          
      inPlaceNTT_DIT:core/reg(p)                                   p:rsci.idat                                                    20.0000  0.0000          
      inPlaceNTT_DIT:core/reg(r)                                   r:rsci.idat                                                    20.0000  0.0000          
      inPlaceNTT_DIT:core/reg(vec:rsc.triosy(0)(1):obj.ld)         and#44.itm                                                      4.0979 15.9021          
      inPlaceNTT_DIT:core/reg(ensig.cgo)                           mux#53.rmff                                                    11.7532  8.2468          
      inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)        operator-<64,false>:mux.itm                                    17.6296  2.3704          
      inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.b(9:0))   STAGE_LOOP:mux.itm                                             19.2019  0.7981          
      inPlaceNTT_DIT:core/reg(STAGE_LOOP:lshift.psp)               STAGE_LOOP:lshift.psp.sva:mx0w0                                19.3654  0.6346          
      inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)         slc(operator-<64,false>:operator-<64,false>:mux.rgt)(64).itm    3.8523 16.1477          
      inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1       slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0).itm  3.8523 16.1477          
      inPlaceNTT_DIT:core/reg(VEC_LOOP:j.sva(9:0))                 VEC_LOOP:j:VEC_LOOP:j:VEC_LOOP:j:and.itm                       18.9359  1.0641          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:k(9:1).sva(7:0))           COMP_LOOP:k:COMP_LOOP:k:and.itm                                18.3861  1.6139          
      inPlaceNTT_DIT:core/reg(modExp_dev:result)                   modExp_dev:result:modExp_dev:result:mux.itm                    18.6699  1.3301          
      inPlaceNTT_DIT:core/reg(modExp_dev:exp)                      STAGE_LOOP:STAGE_LOOP:mux.itm                                   4.8761 15.1239          
      inPlaceNTT_DIT:core/reg(exit:COMP_LOOP-1:modExp_dev#1:while) modExp_dev:while:modExp_dev:while:mux.itm                       4.0979 15.9021          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc.psp)                   COMP_LOOP:acc.psp.sva#1                                        19.0776  0.9224          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#1)                     z.out#1                                                        18.3780  1.6220          
      inPlaceNTT_DIT:core/reg(COMP_LOOP-2:slc(COMP_LOOP:acc)(9))   operator><64,false>#1:operator><64,false>#1:mux.itm            18.3780  1.6220          
      inPlaceNTT_DIT:core/reg(tmp#2.lpi#4.dfm)                     COMP_LOOP:COMP_LOOP:mux.itm                                    17.9579  2.0421          
      inPlaceNTT_DIT:core/reg(modExp_dev:exp#1.sva(0))             COMP_LOOP:or#3.itm                                             17.6296  2.3704          
      inPlaceNTT_DIT:core/reg(modExp_dev:exp#1.sva(63:9))          COMP_LOOP:COMP_LOOP:and.itm                                    17.8957  2.1043          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#10.cse(10:1)#1)        slc(COMP_LOOP:mux1h#15.rgt)(9-8).itm                           17.6296  2.3704          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#10.cse(10:1)#1)#1      slc(COMP_LOOP:mux1h#15.rgt)(7-0).itm                           17.6296  2.3704          
      inPlaceNTT_DIT                                               vec:rsc(0)(0).wadr                                             17.7659  2.2341          
      inPlaceNTT_DIT                                               vec:rsc(0)(0).d                                                18.7275  1.2725          
      inPlaceNTT_DIT                                               vec:rsc(0)(0).we                                               17.2338  2.7662          
      inPlaceNTT_DIT                                               vec:rsc(0)(0).radr                                             17.1969  2.8031          
      inPlaceNTT_DIT                                               vec:rsc.triosy(0)(0).lz                                        19.8974  0.1026          
      inPlaceNTT_DIT                                               vec:rsc(0)(1).wadr                                             17.7659  2.2341          
      inPlaceNTT_DIT                                               vec:rsc(0)(1).d                                                18.7275  1.2725          
      inPlaceNTT_DIT                                               vec:rsc(0)(1).we                                               17.2338  2.7662          
      inPlaceNTT_DIT                                               vec:rsc(0)(1).radr                                             17.1969  2.8031          
      inPlaceNTT_DIT                                               vec:rsc.triosy(0)(1).lz                                        19.8974  0.1026          
      inPlaceNTT_DIT                                               p:rsc.triosy.lz                                                19.8974  0.1026          
      inPlaceNTT_DIT                                               r:rsc.triosy.lz                                                19.8974  0.1026          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         9     3 
    -                                                        65     2 
    -                                                        64     2 
    -                                                        11     1 
    -                                                        10     2 
    add3                                                              
    -                                                        11     1 
    and                                                               
    -                                                         8     1 
    -                                                        55     1 
    -                                                        10     1 
    -                                                         1    72 
    div                                                               
    -                                                        65     1 
    lshift                                                            
    -                                                        10     1 
    modulo_dev_bb61c76201db0c9669a47462bb7d006361ff                   
    -                                                        64     1 
    mul                                                               
    -                                                        64     1 
    mux                                                               
    -                                                         8     2 
    -                                                        65     2 
    -                                                        64     5 
    -                                                         4     1 
    -                                                        10     3 
    -                                                         1   103 
    mux1h                                                             
    -                                                         9     2 
    -                                                        64     4 
    nand                                                              
    -                                                         1    14 
    nor                                                               
    -                                                         1    49 
    not                                                               
    -                                                         9     2 
    -                                                         8     1 
    -                                                        64     3 
    -                                                         1   133 
    or                                                                
    -                                                         1    69 
    read_port                                                         
    -                                                        64     2 
    read_sync                                                         
    -                                                         0     4 
    reg                                                               
    -                                                         9     1 
    -                                                         8     2 
    -                                                        65     1 
    -                                                        64     6 
    -                                                        55     1 
    -                                                         4     1 
    -                                                         2     1 
    -                                                        10     4 
    -                                                         1     6 
    
  End of Report
