m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vchannelStrip
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1586759967
!i10b 1
!s100 Chb0PVPgz[:enTJ7bKj^c1
IV8R97QD3Ebl72ngG1mBiC3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 !s105 channelStrip_sv_unit
S1
Z4 dC:/Users/igorg/Desktop/fpga-channel-strip
Z5 w1586758754
Z6 8C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv
Z7 FC:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv
L0 1
Z8 OV;L;10.5b;63
r1
!s85 0
31
Z9 !s108 1586759967.000000
Z10 !s107 C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/igorg/Desktop/fpga-channel-strip/topLevel/channelStrip.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
nchannel@strip
vchannelStrip_tb
R0
Z14 !s110 1586808115
!i10b 1
!s100 j:[VkzN@Yl6V?i4zo8>`Z1
IZ0I7Q8@oXJFj:XUZgOEI]3
R2
!s105 channelStrip_tb_sv_unit
S1
Z15 dC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip
w1586808109
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip_tb.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip_tb.sv
L0 1
R8
r1
!s85 0
31
Z16 !s108 1586808115.000000
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip_tb.sv|
!i113 1
R12
R13
nchannel@strip_tb
vclkDivider
R0
R14
!i10b 1
!s100 1]a:H0Q1<SEolEQFE>HYQ1
I>Q4m2:6MT>;fP9FR:g2=k1
R2
!s105 clkDivider_sv_unit
S1
R15
w1586660331
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv
L0 1
R8
r1
!s85 0
31
R16
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv|
!i113 1
R12
R13
nclk@divider
vcolseq
R0
Z17 !s110 1586808116
!i10b 1
!s100 1_>Kakf7Ec9zVN<=]UAP[1
IWmQWg;[L[MimU1_YQHfn`0
R2
!s105 colseq_sv_unit
S1
R15
w1579895377
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/colseq/colseq.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/colseq/colseq.sv
L0 6
R8
r1
!s85 0
31
Z18 !s108 1586808116.000000
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/colseq/colseq.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/colseq/colseq.sv|
!i113 1
R12
R13
vdecode2
R0
R14
!i10b 1
!s100 ?Lz4z`ba=SALa@:Bf;_=83
ICFELGCR`?I9DJdN:Cam9A1
R2
!s105 decode2_sv_unit
S1
R15
w1586324156
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode2/decode2.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode2/decode2.sv
L0 8
R8
r1
!s85 0
31
R16
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode2/decode2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode2/decode2.sv|
!i113 1
R12
R13
vdecode7
R0
R14
!i10b 1
!s100 zS@:2V;AkD=Va2<DSba>W1
I]VTF1[E6C?AkHEPJ0E;?X1
R2
!s105 decode7_sv_unit
S1
R15
w1586747720
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode7/decode7.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode7/decode7.sv
L0 8
R8
r1
!s85 0
31
R16
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode7/decode7.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode7/decode7.sv|
!i113 1
R12
R13
vdecodeButton
R0
!s110 1586409580
!i10b 1
!s100 O2A]o7T][08CF=ziHHeRE2
Id9^dAC9SzWZB0eR<NRlzG2
R2
!s105 decodeButton_sv_unit
S1
R15
w1586395412
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decodeButton/decodeButton.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decodeButton/decodeButton.sv
L0 1
R8
r1
!s85 0
31
!s108 1586409580.000000
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decodeButton/decodeButton.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decodeButton/decodeButton.sv|
!i113 1
R12
R13
ndecode@button
vdisplayMux
R0
R14
!i10b 1
!s100 ERzVL;5jk8;ef;G19o4[U1
I353P>db6ONCZkX]P_9^B92
R2
!s105 displayMux_sv_unit
S1
R15
w1586407278
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/displayMux/displayMux.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/displayMux/displayMux.sv
L0 1
R8
r1
!s85 0
31
R16
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/displayMux/displayMux.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/displayMux/displayMux.sv|
!i113 1
R12
R13
ndisplay@mux
vencodeButton
R0
R17
!i10b 1
!s100 3LmfSYPJK^8OlJjQQoK153
Ii?SPQe6?Q6>3Kkd^M6bQn0
R2
!s105 encodeButton_sv_unit
S1
R15
w1586801438
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv
L0 1
R8
r1
!s85 0
31
R18
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv|
!i113 1
R12
R13
nencode@button
vhighpass
R0
R14
!i10b 1
!s100 <BnA5W:bZmYU>?3XAIU232
IHF2>N8[<>BZC:B8FdH<m`0
R2
!s105 highpass_sv_unit
S1
R15
w1586807468
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/highpass/highpass.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/highpass/highpass.sv
L0 1
R8
r1
!s85 0
31
R16
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/highpass/highpass.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/highpass/highpass.sv|
!i113 1
R12
R13
vkpdecode
R0
R17
!i10b 1
!s100 W]O?]K2A[f4YbeC]g:>?J0
IJ2Vz^[1GSX<ZB7Z;@^Q9U3
R2
!s105 kpdecode_sv_unit
S1
R15
w1586801432
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv
L0 6
R8
r1
!s85 0
31
R18
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv|
!i113 1
R12
R13
vlowpass
R0
R14
!i10b 1
!s100 HAK4;UcdVdNV5oTLc>A:c3
I[?5mnEfIiAFBDBdYoMfMA1
R2
!s105 lowpass_sv_unit
S1
R15
w1586683115
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/lowpass/lowpass.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/lowpass/lowpass.sv
L0 1
R8
r1
!s85 0
31
R16
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/lowpass/lowpass.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/lowpass/lowpass.sv|
!i113 1
R12
R13
vmute
R0
R14
!i10b 1
!s100 3fDB9`mL91GJT_Wk4<Yjm3
ISTeNi@>Je:lGl5Q6UW2^P1
R2
!s105 mute_sv_unit
S1
R15
w1586684861
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/mute/mute.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/mute/mute.sv
L0 1
R8
r1
!s85 0
31
R16
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/mute/mute.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/mute/mute.sv|
!i113 1
R12
R13
voutputGain
R0
R14
!i10b 1
!s100 @FL6Z2TLEE47Z2c`@d:[b2
Il>?i9FklDk:kZ3a;bSm_d1
R2
!s105 outputGain_sv_unit
S1
R15
w1586725008
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain/outputGain.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain/outputGain.sv
L0 1
R8
r1
!s85 0
31
R16
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain/outputGain.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain/outputGain.sv|
!i113 1
R12
R13
noutput@gain
voutputLevel
R0
R14
!i10b 1
!s100 1RRilP2Dha1NRToLe7Yj91
IQ>lgBe@8Ioz@l]Y>4=C_k1
R2
!s105 outputLevel_sv_unit
S1
R15
w1586752853
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv
L0 1
R8
r1
!s85 0
31
R16
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv|
!i113 1
R12
R13
noutput@level
vphase
R0
R17
!i10b 1
!s100 Fg`g><FSD[?E;7VTmQh8F2
I;5dD1H5X4h885TPzAz[We1
R2
!s105 phase_sv_unit
S1
R15
w1586720206
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/phase/phase.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/phase/phase.sv
L0 1
R8
r1
!s85 0
31
R18
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/phase/phase.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/phase/phase.sv|
!i113 1
R12
R13
vpll
R0
R1
!i10b 1
!s100 XVBh1XW`YF9=k3F2cjXn91
IF?6HHWf?b>2knQE4ASRD]1
R2
R3
S1
R4
R5
R6
R7
L0 146
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vsineWaveGen
R0
R14
!i10b 1
!s100 :_@zGT2;?YMLl@QH:EgKF3
I^oI^E2;[4kJ_^b:@UVkM:1
R2
!s105 sineWaveGen_sv_unit
S1
R15
w1586502460
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv
L0 1
R8
r1
!s85 0
31
R16
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv|
!i113 1
R12
R13
nsine@wave@gen
