// SPDX-License-Identifier: GPL-2.0+
/*
 * Ingenic JZ MMC driver
 *
 * Copyright (c) 2013 Imagination Technologies
 * Author: Paul Burton <paul.burton@imgtec.com>
 */

#include <malloc.h>
#include <clk.h>
#include <mmc.h>
#include <asm/gpio.h>
#include <asm/io.h>
#include <asm/unaligned.h>
#include <errno.h>
#include <dm/device_compat.h>
#include <linux/bitops.h>
#include <linux/delay.h>
#include <linux/iopoll.h>
#include <time.h>
#if !CONFIG_IS_ENABLED(DM_MMC)
#include <mach/jz4780.h>	/* MSC0_BASE / jz_mmc_init() - legacy path only */
#endif
#include <wait_bit.h>

/* Registers */
#define MSC_STRPCL			0x000
#define MSC_STAT			0x004
#define MSC_CLKRT			0x008
#define MSC_CMDAT			0x00c
#define MSC_RESTO			0x010
#define MSC_RDTO			0x014
#define MSC_BLKLEN			0x018
#define MSC_NOB				0x01c
#define MSC_SNOB			0x020
#define MSC_IMASK			0x024
#define MSC_IREG			0x028
#define MSC_CMD				0x02c
#define MSC_ARG				0x030
#define MSC_RES				0x034
#define MSC_RXFIFO			0x038
#define MSC_TXFIFO			0x03c
#define MSC_LPM				0x040
#define MSC_DMAC			0x044
#define MSC_DMANDA			0x048
#define MSC_DMADA			0x04c
#define MSC_DMALEN			0x050
#define MSC_DMACMD			0x054
#define MSC_CTRL2			0x058
#define MSC_RTCNT			0x05c
#define MSC_DBG				0x0fc

/* MSC Clock and Control Register (MSC_STRPCL) */
#define MSC_STRPCL_EXIT_MULTIPLE	BIT(7)
#define MSC_STRPCL_EXIT_TRANSFER	BIT(6)
#define MSC_STRPCL_START_READWAIT	BIT(5)
#define MSC_STRPCL_STOP_READWAIT	BIT(4)
#define MSC_STRPCL_RESET		BIT(3)
#define MSC_STRPCL_START_OP		BIT(2)
#define MSC_STRPCL_CLOCK_CONTROL_STOP	BIT(0)
#define MSC_STRPCL_CLOCK_CONTROL_START	BIT(1)

/* MSC Status Register (MSC_STAT) */
#define MSC_STAT_AUTO_CMD_DONE		BIT(31)
#define MSC_STAT_IS_RESETTING		BIT(15)
#define MSC_STAT_SDIO_INT_ACTIVE	BIT(14)
#define MSC_STAT_PRG_DONE		BIT(13)
#define MSC_STAT_DATA_TRAN_DONE		BIT(12)
#define MSC_STAT_END_CMD_RES		BIT(11)
#define MSC_STAT_DATA_FIFO_AFULL	BIT(10)
#define MSC_STAT_IS_READWAIT		BIT(9)
#define MSC_STAT_CLK_EN			BIT(8)
#define MSC_STAT_DATA_FIFO_FULL		BIT(7)
#define MSC_STAT_DATA_FIFO_EMPTY	BIT(6)
#define MSC_STAT_CRC_RES_ERR		BIT(5)
#define MSC_STAT_CRC_READ_ERROR		BIT(4)
/*
 * The write-CRC status is a 2-bit encoded field, not flag bits:
 * 0 = no error, 1 = card observed erroneous transmission,
 * 2 = no CRC status was sent back (e.g. dead data lines).
 * Any non-zero value is a failed write.
 */
#define MSC_STAT_CRC_WRITE_ERROR_BIT	2
#define MSC_STAT_CRC_WRITE_ERROR_MASK	(0x3 << MSC_STAT_CRC_WRITE_ERROR_BIT)
#define MSC_STAT_TIME_OUT_RES		BIT(1)
#define MSC_STAT_TIME_OUT_READ		BIT(0)

/* MSC Bus Clock Control Register (MSC_CLKRT) */
#define MSC_CLKRT_CLK_RATE_MASK		0x7

/* MSC Command Sequence Control Register (MSC_CMDAT) */
#define MSC_CMDAT_IO_ABORT		BIT(11)
#define MSC_CMDAT_BUS_WIDTH_1BIT	(0x0 << 9)
#define MSC_CMDAT_BUS_WIDTH_4BIT	(0x2 << 9)
#define MSC_CMDAT_DMA_EN		BIT(8)
#define MSC_CMDAT_INIT			BIT(7)
#define MSC_CMDAT_BUSY			BIT(6)
#define MSC_CMDAT_STREAM_BLOCK		BIT(5)
#define MSC_CMDAT_WRITE			BIT(4)
#define MSC_CMDAT_DATA_EN		BIT(3)
#define MSC_CMDAT_RESPONSE_MASK		(0x7 << 0)
#define MSC_CMDAT_RESPONSE_NONE		(0x0 << 0) /* No response */
#define MSC_CMDAT_RESPONSE_R1		(0x1 << 0) /* Format R1 and R1b */
#define MSC_CMDAT_RESPONSE_R2		(0x2 << 0) /* Format R2 */
#define MSC_CMDAT_RESPONSE_R3		(0x3 << 0) /* Format R3 */
#define MSC_CMDAT_RESPONSE_R4		(0x4 << 0) /* Format R4 */
#define MSC_CMDAT_RESPONSE_R5		(0x5 << 0) /* Format R5 */
#define MSC_CMDAT_RESPONSE_R6		(0x6 << 0) /* Format R6 */

/* MSC Interrupts Mask Register (MSC_IMASK) */
#define MSC_IMASK_TIME_OUT_RES		BIT(9)
#define MSC_IMASK_TIME_OUT_READ		BIT(8)
#define MSC_IMASK_SDIO			BIT(7)
#define MSC_IMASK_TXFIFO_WR_REQ		BIT(6)
#define MSC_IMASK_RXFIFO_RD_REQ		BIT(5)
#define MSC_IMASK_END_CMD_RES		BIT(2)
#define MSC_IMASK_PRG_DONE		BIT(1)
#define MSC_IMASK_DATA_TRAN_DONE	BIT(0)

/* MSC Interrupts Status Register (MSC_IREG) */
#define MSC_IREG_TIME_OUT_RES		BIT(9)
#define MSC_IREG_TIME_OUT_READ		BIT(8)
#define MSC_IREG_SDIO			BIT(7)
#define MSC_IREG_TXFIFO_WR_REQ		BIT(6)
#define MSC_IREG_RXFIFO_RD_REQ		BIT(5)
#define MSC_IREG_END_CMD_RES		BIT(2)
#define MSC_IREG_PRG_DONE		BIT(1)
#define MSC_IREG_DATA_TRAN_DONE		BIT(0)

struct jz_mmc_plat {
	struct mmc_config cfg;
	struct mmc mmc;
};

/*
 * SoC variant. The T31's MSC is a newer revision than the jz4780's:
 * the controller reset in MSC_STRPCL is a level bit (set then clear,
 * IS_RESETTING is not driven the jz4780 way) and a command is started
 * without the jz4780 stop-clock / CLK_EN handshake. Everything else -
 * register map and the whole command/response/FIFO data path - is
 * identical, so the difference is expressed as a small quirk.
 */
enum jz_mmc_variant {
	JZ_MMC_JZ4780 = 0,
	JZ_MMC_T31,
};

struct jz_mmc_priv {
	void __iomem		*regs;
	u32			flags;
	enum jz_mmc_variant	variant;
	ulong			clk_rate;	/* MSC source clock, divider base */
	struct gpio_desc	cd_gpio;	/* optional card-detect */
/* priv flags */
#define JZ_MMC_BUS_WIDTH_MASK	0x3
#define JZ_MMC_BUS_WIDTH_1	0x0
#define JZ_MMC_BUS_WIDTH_4	0x2
#define JZ_MMC_BUS_WIDTH_8	0x3
#define JZ_MMC_SENT_INIT	BIT(2)
};

static int jz_mmc_clock_rate(void)
{
	return 24000000;
}

#if CONFIG_IS_ENABLED(MMC_WRITE)
static inline int jz_mmc_write_data(struct jz_mmc_priv *priv, struct mmc_data *data)
{
	int sz = DIV_ROUND_UP(data->blocks * data->blocksize, 4);
	const void *buf = data->src;
	int ret;

	while (sz--) {
		u32 val = get_unaligned_le32(buf);

		ret = wait_for_bit_le32(priv->regs + MSC_IREG,
					MSC_IREG_TXFIFO_WR_REQ,
					true, 10000, false);
		if (ret)
			return ret;
		writel(val, priv->regs + MSC_TXFIFO);
		buf += 4;
	}

	/*
	 * The data is now queued in the FIFO; wait for the card to finish
	 * programming it (PRG_DONE) before returning. Without this the
	 * generic mmc layer's post-write CMD13 races the in-progress write -
	 * the card reports a status error and the controller is left mid-
	 * transfer, wedging the next command. Mirrors the read path's
	 * DATA_TRAN_DONE wait; matches the legacy Ingenic MSC driver.
	 */
	ret = wait_for_bit_le32(priv->regs + MSC_STAT,
				MSC_STAT_PRG_DONE, true, 10000, false);
	if (ret)
		return ret;
	writel(MSC_IREG_PRG_DONE, priv->regs + MSC_IREG);

	if (readl(priv->regs + MSC_STAT) & MSC_STAT_CRC_WRITE_ERROR_MASK)
		return -EIO;

	return 0;
}
#else
static int jz_mmc_write_data(struct jz_mmc_priv *priv, struct mmc_data *data)
{
	return 0;
}
#endif

/* Upper bound on a PIO transfer making no progress; see the read loop below. */
#define JZ_MMC_DATA_TIMEOUT_MS	1000

static inline int jz_mmc_read_data(struct jz_mmc_priv *priv, struct mmc_data *data)
{
	int sz = data->blocks * data->blocksize;
	void *buf = data->dest;
	unsigned long start = get_timer(0);
	u32 stat, val;

	do {
		stat = readl(priv->regs + MSC_STAT);

		if (stat & MSC_STAT_TIME_OUT_READ)
			return -ETIMEDOUT;
		if (stat & MSC_STAT_CRC_READ_ERROR)
			return -EINVAL;
		if (stat & MSC_STAT_DATA_FIFO_EMPTY) {
			/*
			 * RDTO is programmed to the maximum, so the controller's
			 * own read-timeout effectively never fires; bound the
			 * stall here so a dead card can never wedge the boot
			 * (return -ETIMEDOUT and let the mmc core fail the
			 * card instead of spinning forever).  The timer is
			 * re-armed each time the FIFO delivers data, so large
			 * multi-block reads are not bounded as a whole.
			 */
			if (get_timer(start) > JZ_MMC_DATA_TIMEOUT_MS)
				return -ETIMEDOUT;
			udelay(10);
			continue;
		}
		do {
			val = readl(priv->regs + MSC_RXFIFO);
			if (sz == 1)
				*(u8 *)buf = (u8)val;
			else if (sz == 2)
				put_unaligned_le16(val, buf);
			else if (sz >= 4)
				put_unaligned_le32(val, buf);
			buf += 4;
			sz -= 4;
			stat = readl(priv->regs + MSC_STAT);
		} while (!(stat & MSC_STAT_DATA_FIFO_EMPTY));
		start = get_timer(0);	/* progress made - re-arm stall timeout */
	} while (!(stat & MSC_STAT_DATA_TRAN_DONE));
	return 0;
}

static int jz_mmc_send_cmd(struct mmc *mmc, struct jz_mmc_priv *priv,
			   struct mmc_cmd *cmd, struct mmc_data *data)
{
	u32 stat, mask, cmdat = 0;
	u32 done = MSC_IREG_END_CMD_RES | MSC_IREG_TIME_OUT_RES;
	int ret;

	/*
	 * jz4780 stops the bus clock and waits for CLK_EN to drop before
	 * reprogramming. The T31 MSC does not need (and does not service)
	 * that handshake - the vendor driver just issues START_OP - so
	 * skip it there to avoid another 10 s CLK_EN timeout.
	 */
	if (priv->variant != JZ_MMC_T31) {
		writel(MSC_STRPCL_CLOCK_CONTROL_STOP, priv->regs + MSC_STRPCL);
		ret = wait_for_bit_le32(priv->regs + MSC_STAT,
					MSC_STAT_CLK_EN, false, 10000, false);
		if (ret)
			return ret;
	}

	writel(0, priv->regs + MSC_DMAC);

	/* setup command */
	writel(cmd->cmdidx, priv->regs + MSC_CMD);
	writel(cmd->cmdarg, priv->regs + MSC_ARG);

	if (data) {
		/* setup data */
		cmdat |= MSC_CMDAT_DATA_EN;
		if (data->flags & MMC_DATA_WRITE)
			cmdat |= MSC_CMDAT_WRITE;

		writel(data->blocks, priv->regs + MSC_NOB);
		writel(data->blocksize, priv->regs + MSC_BLKLEN);
	} else {
		writel(0, priv->regs + MSC_NOB);
		writel(0, priv->regs + MSC_BLKLEN);
	}

	/* setup response */
	switch (cmd->resp_type) {
	case MMC_RSP_NONE:
		break;
	case MMC_RSP_R1:
	case MMC_RSP_R1b:
		cmdat |= MSC_CMDAT_RESPONSE_R1;
		break;
	case MMC_RSP_R2:
		cmdat |= MSC_CMDAT_RESPONSE_R2;
		break;
	case MMC_RSP_R3:
		cmdat |= MSC_CMDAT_RESPONSE_R3;
		break;
	default:
		break;
	}

	if (cmd->resp_type & MMC_RSP_BUSY)
		cmdat |= MSC_CMDAT_BUSY;

	/* set init for the first command only */
	if (!(priv->flags & JZ_MMC_SENT_INIT)) {
		cmdat |= MSC_CMDAT_INIT;
		priv->flags |= JZ_MMC_SENT_INIT;
	}

	cmdat |= (priv->flags & JZ_MMC_BUS_WIDTH_MASK) << 9;

	/* write the data setup */
	writel(cmdat, priv->regs + MSC_CMDAT);

	/* unmask interrupts */
	mask = 0xffffffff & ~(MSC_IMASK_END_CMD_RES | MSC_IMASK_TIME_OUT_RES);
	if (data) {
		mask &= ~MSC_IMASK_DATA_TRAN_DONE;
		if (data->flags & MMC_DATA_WRITE) {
			mask &= ~MSC_IMASK_TXFIFO_WR_REQ;
		} else {
			mask &= ~(MSC_IMASK_RXFIFO_RD_REQ |
				  MSC_IMASK_TIME_OUT_READ);
		}
	}
	writel(mask, priv->regs + MSC_IMASK);

	/* clear interrupts */
	writel(0xffffffff, priv->regs + MSC_IREG);

	/* start the command (& the clock) */
	if (priv->variant == JZ_MMC_T31)
		writel(MSC_STRPCL_START_OP, priv->regs + MSC_STRPCL);
	else
		writel(MSC_STRPCL_START_OP | MSC_STRPCL_CLOCK_CONTROL_START,
		       priv->regs + MSC_STRPCL);

	/*
	 * Wait for the command/response phase to finish (END_CMD_RES) or for
	 * the controller to flag a response timeout (TIME_OUT_RES). With no
	 * card neither ever fires - the T31 MSC's response-timeout counter
	 * (RESTO = 0xffff) outlasts this window at the slow init clock - so the
	 * poll itself times out.
	 */
	ret = readl_poll_timeout(priv->regs + MSC_IREG, stat, stat & done,
				 100 * 1000);
	stat &= done;
	writel(stat, priv->regs + MSC_IREG);
	if (stat & MSC_IREG_TIME_OUT_RES)
		return -ETIMEDOUT;
	/*
	 * The command did not complete and a response was expected: there is no
	 * card. Fail here so the code below does not read a garbage response as
	 * success - which made board_late_init() in the USB-boot loader see a
	 * phantom card, declare the sdcard DFU alt, and wedge the gadget (it
	 * never enumerated). Responseless commands (CMD0) lack MMC_RSP_PRESENT
	 * and are unaffected.
	 */
	if (ret && (cmd->resp_type & MMC_RSP_PRESENT))
		return -ETIMEDOUT;

	if (cmd->resp_type & MMC_RSP_PRESENT) {
		/* read the response */
		if (cmd->resp_type & MMC_RSP_136) {
			u16 a, b, c, i;

			a = readw(priv->regs + MSC_RES);
			for (i = 0; i < 4; i++) {
				b = readw(priv->regs + MSC_RES);
				c = readw(priv->regs + MSC_RES);
				cmd->response[i] =
					(a << 24) | (b << 8) | (c >> 8);
				a = c;
			}
		} else {
			cmd->response[0] = readw(priv->regs + MSC_RES) << 24;
			cmd->response[0] |= readw(priv->regs + MSC_RES) << 8;
			cmd->response[0] |= readw(priv->regs + MSC_RES) & 0xff;
		}
	}
	if (data) {
		if (data->flags & MMC_DATA_WRITE) {
			ret = jz_mmc_write_data(priv, data);
			if (ret)
				return ret;
		} else if (data->flags & MMC_DATA_READ) {
			ret = jz_mmc_read_data(priv, data);
			if (ret)
				return ret;
		}
	}

	return 0;
}

static int jz_mmc_set_ios(struct mmc *mmc, struct jz_mmc_priv *priv)
{
	/*
	 * Divide down from the real MSC source clock. The DM path records it
	 * from the clock framework (jz_mmc_of_to_plat); the legacy path and
	 * any board without a wired "mmc" clock fall back to the historical
	 * 24 MHz assumption.
	 */
	u32 real_rate = priv->clk_rate ? priv->clk_rate : jz_mmc_clock_rate();
	u8 clk_div = 0;

	/* calculate clock divide */
	while ((real_rate > mmc->clock) && (clk_div < 7)) {
		real_rate >>= 1;
		clk_div++;
	}
	writel(clk_div & MSC_CLKRT_CLK_RATE_MASK, priv->regs + MSC_CLKRT);

	/* set the bus width for the next command */
	priv->flags &= ~JZ_MMC_BUS_WIDTH_MASK;
	if (mmc->bus_width == 8)
		priv->flags |= JZ_MMC_BUS_WIDTH_8;
	else if (mmc->bus_width == 4)
		priv->flags |= JZ_MMC_BUS_WIDTH_4;
	else
		priv->flags |= JZ_MMC_BUS_WIDTH_1;

	return 0;
}

static int jz_mmc_core_init(struct mmc *mmc)
{
	struct jz_mmc_priv *priv = mmc->priv;
	int ret;

	/* Reset */
	if (priv->variant == JZ_MMC_T31) {
		/*
		 * T31: RESET is a level bit. Set it, then explicitly
		 * clear it. IS_RESETTING is not driven as on the jz4780,
		 * so polling it here would hang (10 s timeout -> -110).
		 */
		writel(MSC_STRPCL_RESET, priv->regs + MSC_STRPCL);
		clrbits_le32(priv->regs + MSC_STRPCL, MSC_STRPCL_RESET);
	} else {
		writel(MSC_STRPCL_RESET, priv->regs + MSC_STRPCL);
		ret = wait_for_bit_le32(priv->regs + MSC_STAT,
					MSC_STAT_IS_RESETTING, false,
					10000, false);
		if (ret)
			return ret;
	}

	/* Maximum timeouts */
	writel(0xffff, priv->regs + MSC_RESTO);
	writel(0xffffffff, priv->regs + MSC_RDTO);

	/* Enable low power mode */
	writel(0x1, priv->regs + MSC_LPM);

	return 0;
}

#if !CONFIG_IS_ENABLED(DM_MMC)

static int jz_mmc_legacy_send_cmd(struct mmc *mmc, struct mmc_cmd *cmd,
				  struct mmc_data *data)
{
	struct jz_mmc_priv *priv = mmc->priv;

	return jz_mmc_send_cmd(mmc, priv, cmd, data);
}

static int jz_mmc_legacy_set_ios(struct mmc *mmc)
{
	struct jz_mmc_priv *priv = mmc->priv;

	return jz_mmc_set_ios(mmc, priv);
};

static const struct mmc_ops jz_msc_ops = {
	.send_cmd	= jz_mmc_legacy_send_cmd,
	.set_ios	= jz_mmc_legacy_set_ios,
	.init		= jz_mmc_core_init,
};

static struct jz_mmc_priv jz_mmc_priv_static;
static struct jz_mmc_plat jz_mmc_plat_static = {
	.cfg = {
		.name = "MSC",
		.ops = &jz_msc_ops,

		.voltages = MMC_VDD_27_28 | MMC_VDD_28_29 | MMC_VDD_29_30 |
			    MMC_VDD_30_31 | MMC_VDD_31_32 | MMC_VDD_32_33 |
			    MMC_VDD_33_34 | MMC_VDD_34_35 | MMC_VDD_35_36,
		.host_caps = MMC_MODE_4BIT | MMC_MODE_HS_52MHz | MMC_MODE_HS,

		.f_min = 375000,
		.f_max = 48000000,
		.b_max = CONFIG_SYS_MMC_MAX_BLK_COUNT,
	},
};

int jz_mmc_init(void __iomem *base)
{
	struct mmc *mmc;

	jz_mmc_priv_static.regs = base;

	mmc = mmc_create(&jz_mmc_plat_static.cfg, &jz_mmc_priv_static);

	return mmc ? 0 : -ENODEV;
}

#else /* CONFIG_DM_MMC */

#include <dm.h>
static int jz_mmc_dm_send_cmd(struct udevice *dev, struct mmc_cmd *cmd,
			      struct mmc_data *data)
{
	struct jz_mmc_priv *priv = dev_get_priv(dev);
	struct mmc *mmc = mmc_get_mmc_dev(dev);

	return jz_mmc_send_cmd(mmc, priv, cmd, data);
}

static int jz_mmc_dm_set_ios(struct udevice *dev)
{
	struct jz_mmc_priv *priv = dev_get_priv(dev);
	struct mmc *mmc = mmc_get_mmc_dev(dev);

	return jz_mmc_set_ios(mmc, priv);
};

/*
 * Card detect via an optional "cd-gpios" property. dm_gpio_get_value folds in
 * the DT active-low flag, so it returns 1 when a card is present. With no
 * cd-gpios the desc is invalid and we report "present", preserving the
 * probe-and-time-out behaviour for boards that have no detect line.
 */
static int jz_mmc_get_cd(struct udevice *dev)
{
#if CONFIG_IS_ENABLED(DM_GPIO)
	struct jz_mmc_priv *priv = dev_get_priv(dev);
	int cd;

	cd = dm_gpio_get_value(&priv->cd_gpio);
	if (cd < 0)
		return 1;

	return cd;
#else
	/* No GPIO support (e.g. a broken-cd SPL): card assumed present. */
	return 1;
#endif
}

static const struct dm_mmc_ops jz_msc_ops = {
	.send_cmd	= jz_mmc_dm_send_cmd,
	.set_ios	= jz_mmc_dm_set_ios,
	.get_cd		= jz_mmc_get_cd,
};

static int jz_mmc_of_to_plat(struct udevice *dev)
{
	struct jz_mmc_priv *priv = dev_get_priv(dev);
	struct jz_mmc_plat *plat = dev_get_plat(dev);
	struct mmc_config *cfg;
	struct clk clk;
	int ret;

	priv->regs = map_physmem(dev_read_addr(dev), 0x100, MAP_NOCACHE);
	priv->variant = dev_get_driver_data(dev);
	cfg = &plat->cfg;

	/*
	 * Program the MSC source clock. The XBurst SPLs leave the MSC CDR
	 * unconfigured on some SoCs (notably T20, where it defaults to the
	 * full ~850 MHz APLL), and the driver never set it before - so the
	 * data phase was clocked far out of spec and every block read failed
	 * while the slow init commands scraped by. Pin it to 24 MHz like the
	 * vendor driver and use the real rate as the divider base. Boards
	 * without a wired "mmc" clock keep the legacy 24 MHz assumption.
	 */
	if (!clk_get_by_index(dev, 0, &clk)) {
		clk_enable(&clk);
		clk_set_rate(&clk, 24000000);
		priv->clk_rate = clk_get_rate(&clk);
	}

	cfg->name = "MSC";
	cfg->host_caps = MMC_MODE_HS_52MHz | MMC_MODE_HS;

	ret = mmc_of_parse(dev, cfg);
	if (ret < 0) {
		dev_err(dev, "failed to parse host caps\n");
		return ret;
	}

	cfg->f_min = 400000;
	cfg->f_max = 52000000;

	cfg->voltages = MMC_VDD_32_33 | MMC_VDD_33_34 | MMC_VDD_165_195;
	cfg->b_max = CONFIG_SYS_MMC_MAX_BLK_COUNT;

	/*
	 * Optional card-detect line. Requesting it as an input applies the DT
	 * flags (active-low + any bias such as pull-up) through the gpio
	 * driver's set_flags, so the pin is biased correctly before the first
	 * read. Absent property -> invalid desc -> treated as always-present.
	 */
	if (CONFIG_IS_ENABLED(DM_GPIO))
		gpio_request_by_name(dev, "cd-gpios", 0, &priv->cd_gpio,
				     GPIOD_IS_IN);

	return 0;
}

static int jz_mmc_bind(struct udevice *dev)
{
	struct jz_mmc_plat *plat = dev_get_plat(dev);

	return mmc_bind(dev, &plat->mmc, &plat->cfg);
}

static int jz_mmc_probe(struct udevice *dev)
{
	struct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev);
	struct jz_mmc_priv *priv = dev_get_priv(dev);
	struct jz_mmc_plat *plat = dev_get_plat(dev);

	plat->mmc.priv = priv;
	upriv->mmc = &plat->mmc;
	return jz_mmc_core_init(&plat->mmc);
}

static const struct udevice_id jz_mmc_ids[] = {
	{ .compatible = "ingenic,jz4780-mmc", .data = JZ_MMC_JZ4780 },
	{ .compatible = "ingenic,t31-mmc", .data = JZ_MMC_T31 },
	{ }
};

U_BOOT_DRIVER(jz_mmc_drv) = {
	.name			= "jz_mmc",
	.id			= UCLASS_MMC,
	.of_match		= jz_mmc_ids,
	.of_to_plat	= jz_mmc_of_to_plat,
	.bind			= jz_mmc_bind,
	.probe			= jz_mmc_probe,
	.priv_auto	= sizeof(struct jz_mmc_priv),
	.plat_auto	= sizeof(struct jz_mmc_plat),
	.ops			= &jz_msc_ops,
};
#endif /* CONFIG_DM_MMC */
