$date
	Tue Aug 16 11:43:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and2_test $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#100
1#
#200
0#
1"
#300
1!
1#
