// Seed: 2323626911
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_9 = 1;
  logic [-1 : -1] id_10 = module_0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri id_2,
    input wor id_3,
    output supply0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    input supply1 id_8,
    input tri0 id_9,
    input supply1 id_10,
    output logic id_11,
    input tri1 id_12
    , id_27,
    output wire id_13,
    input wor id_14,
    input wire id_15,
    output logic id_16,
    output tri0 id_17,
    output tri0 id_18,
    input uwire id_19,
    output wire id_20,
    input uwire id_21,
    input uwire id_22,
    output wor id_23,
    output supply0 id_24,
    output supply0 id_25
);
  always @(posedge 1) begin : LABEL_0
    id_11 <= !id_6;
    id_16 <= 1;
    assert (-1'b0);
  end
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27
  );
  assign id_4 = (-1 - id_8);
endmodule
