Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 14:20:11 2024
| Host         : eecs-digital-34 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 lbm_state_machine/collider/uy_times_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lbm_state_machine/collider/data_out_reg[8]/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.898ns (38.447%)  route 3.039ns (61.553%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_buffer/O
                         net (fo=2131, unplaced)      0.584     2.920    lbm_state_machine/collider/clk_buf
                         FDRE                                         r  lbm_state_machine/collider/uy_times_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  lbm_state_machine/collider/uy_times_3_reg[3]/Q
                         net (fo=25, unplaced)        0.806     4.182    lbm_state_machine/collider/uy_times_3[3]
                         LUT3 (Prop_lut3_I0_O)        0.321     4.503 r  lbm_state_machine/collider/data_out_reg[8]_i_20/O
                         net (fo=12, unplaced)        0.497     5.000    lbm_state_machine/collider/data_out_reg[8]_i_20_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.124 r  lbm_state_machine/collider/data_out_reg[8]_i_23/O
                         net (fo=3, unplaced)         0.467     5.591    lbm_state_machine/collider/data_out_reg[8]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.715 r  lbm_state_machine/collider/data_out_reg[8]_i_10/O
                         net (fo=2, unplaced)         0.460     6.175    lbm_state_machine/collider/data_out_reg[8]_i_10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.299 r  lbm_state_machine/collider/data_out_reg[8]_i_14/O
                         net (fo=1, unplaced)         0.000     6.299    lbm_state_machine/collider/data_out_reg[8]_i_14_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.700 r  lbm_state_machine/collider/data_out_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     6.709    lbm_state_machine/collider/data_out_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.057 r  lbm_state_machine/collider/data_out_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.800     7.857    lbm_state_machine/collider/B[5]
                         DSP48E1                                      r  lbm_state_machine/collider/data_out_reg[8]/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_buffer/O
                         net (fo=2131, unplaced)      0.439    12.660    lbm_state_machine/collider/clk_buf
                         DSP48E1                                      r  lbm_state_machine/collider/data_out_reg[8]/CLK
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.715     9.025    lbm_state_machine/collider/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  1.168    




