{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581284442849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581284442850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 16:40:42 2020 " "Processing started: Sun Feb 09 16:40:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581284442850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284442850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284442851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581284443996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581284443997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581284463181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581284463192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinkhex.v 1 1 " "Found 1 design units, including 1 entities, in source file blinkhex.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinkHEX " "Found entity 1: blinkHEX" {  } { { "blinkHEX.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/blinkHEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581284463200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 5 5 " "Found 5 design units, including 5 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581284463216 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_seg_decoder " "Found entity 2: seven_seg_decoder" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581284463216 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1_case " "Found entity 3: mux_4to1_case" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581284463216 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_to_bcd_converter " "Found entity 4: hex_to_bcd_converter" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581284463216 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab2 " "Found entity 5: lab2" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581284463216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463216 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(219) " "Verilog HDL Instantiation warning at lab2.v(219): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 219 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581284463219 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(221) " "Verilog HDL Instantiation warning at lab2.v(221): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 221 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581284463220 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(223) " "Verilog HDL Instantiation warning at lab2.v(223): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 223 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581284463220 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(225) " "Verilog HDL Instantiation warning at lab2.v(225): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 225 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581284463220 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(227) " "Verilog HDL Instantiation warning at lab2.v(227): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 227 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581284463220 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(233) " "Verilog HDL Instantiation warning at lab2.v(233): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 233 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581284463220 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(238) " "Verilog HDL Instantiation warning at lab2.v(238): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 238 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581284463221 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(242) " "Verilog HDL Instantiation warning at lab2.v(242): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 242 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581284463221 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(243) " "Verilog HDL Instantiation warning at lab2.v(243): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 243 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581284463221 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(244) " "Verilog HDL Instantiation warning at lab2.v(244): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 244 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581284463222 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(245) " "Verilog HDL Instantiation warning at lab2.v(245): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 245 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581284463222 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(246) " "Verilog HDL Instantiation warning at lab2.v(246): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 246 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581284463222 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(247) " "Verilog HDL Instantiation warning at lab2.v(247): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 247 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581284463222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581284463289 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "winner_time lab2.v(302) " "Verilog HDL Always Construct warning at lab2.v(302): inferring latch(es) for variable \"winner_time\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581284463299 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "all_hex_val lab2.v(302) " "Verilog HDL Always Construct warning at lab2.v(302): inferring latch(es) for variable \"all_hex_val\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581284463299 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "player1_cheating lab2.v(302) " "Verilog HDL Always Construct warning at lab2.v(302): inferring latch(es) for variable \"player1_cheating\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581284463299 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "player2_cheating lab2.v(302) " "Verilog HDL Always Construct warning at lab2.v(302): inferring latch(es) for variable \"player2_cheating\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581284463299 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_cheating lab2.v(302) " "Inferred latch for \"player2_cheating\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463305 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_cheating lab2.v(302) " "Inferred latch for \"player1_cheating\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463306 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "all_hex_val\[0\] lab2.v(302) " "Inferred latch for \"all_hex_val\[0\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463306 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "all_hex_val\[1\] lab2.v(302) " "Inferred latch for \"all_hex_val\[1\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463306 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "all_hex_val\[2\] lab2.v(302) " "Inferred latch for \"all_hex_val\[2\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463306 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "all_hex_val\[3\] lab2.v(302) " "Inferred latch for \"all_hex_val\[3\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463306 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[0\] lab2.v(302) " "Inferred latch for \"winner_time\[0\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463306 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[1\] lab2.v(302) " "Inferred latch for \"winner_time\[1\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463306 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[2\] lab2.v(302) " "Inferred latch for \"winner_time\[2\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463307 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[3\] lab2.v(302) " "Inferred latch for \"winner_time\[3\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463307 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[4\] lab2.v(302) " "Inferred latch for \"winner_time\[4\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463307 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[5\] lab2.v(302) " "Inferred latch for \"winner_time\[5\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463307 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[6\] lab2.v(302) " "Inferred latch for \"winner_time\[6\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463308 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[7\] lab2.v(302) " "Inferred latch for \"winner_time\[7\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463308 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[8\] lab2.v(302) " "Inferred latch for \"winner_time\[8\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463308 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[9\] lab2.v(302) " "Inferred latch for \"winner_time\[9\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463309 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[10\] lab2.v(302) " "Inferred latch for \"winner_time\[10\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463309 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[11\] lab2.v(302) " "Inferred latch for \"winner_time\[11\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463309 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[12\] lab2.v(302) " "Inferred latch for \"winner_time\[12\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463309 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[13\] lab2.v(302) " "Inferred latch for \"winner_time\[13\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463310 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[14\] lab2.v(302) " "Inferred latch for \"winner_time\[14\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463310 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[15\] lab2.v(302) " "Inferred latch for \"winner_time\[15\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463310 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[16\] lab2.v(302) " "Inferred latch for \"winner_time\[16\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463310 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[17\] lab2.v(302) " "Inferred latch for \"winner_time\[17\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463311 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[18\] lab2.v(302) " "Inferred latch for \"winner_time\[18\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463311 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[19\] lab2.v(302) " "Inferred latch for \"winner_time\[19\]\" at lab2.v(302)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463311 "|lab2"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1581284463315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:comb_36 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:comb_36\"" {  } { { "lab2.v" "comb_36" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581284463363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_37 " "Elaborating entity \"counter\" for hierarchy \"counter:comb_37\"" {  } { { "lab2.v" "comb_37" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581284463366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 counter.v(15) " "Verilog HDL assignment warning at counter.v(15): truncated value with size 32 to match size of target (20)" {  } { { "counter.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581284463371 "|lab2|counter:comb_37"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:comb_39 " "Elaborating entity \"random\" for hierarchy \"random:comb_39\"" {  } { { "lab2.v" "comb_39" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581284463375 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable lab2.v(15) " "Verilog HDL Always Construct warning at lab2.v(15): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581284463377 "|lab2|random:comb_39"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rnd_ready lab2.v(15) " "Verilog HDL Always Construct warning at lab2.v(15): inferring latch(es) for variable \"rnd_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581284463377 "|lab2|random:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rnd_ready lab2.v(24) " "Inferred latch for \"rnd_ready\" at lab2.v(24)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463379 "|lab2|random:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable lab2.v(24) " "Inferred latch for \"enable\" at lab2.v(24)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284463379 "|lab2|random:comb_39"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinkHEX blinkHEX:comb_40 " "Elaborating entity \"blinkHEX\" for hierarchy \"blinkHEX:comb_40\"" {  } { { "lab2.v" "comb_40" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581284463413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 blinkHEX.v(23) " "Verilog HDL assignment warning at blinkHEX.v(23): truncated value with size 32 to match size of target (12)" {  } { { "blinkHEX.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/blinkHEX.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581284463415 "|lab2|blinkHEX:comb_40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 blinkHEX.v(33) " "Verilog HDL assignment warning at blinkHEX.v(33): truncated value with size 32 to match size of target (12)" {  } { { "blinkHEX.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/blinkHEX.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581284463415 "|lab2|blinkHEX:comb_40"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_bcd_converter hex_to_bcd_converter:comb_41 " "Elaborating entity \"hex_to_bcd_converter\" for hierarchy \"hex_to_bcd_converter:comb_41\"" {  } { { "lab2.v" "comb_41" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581284463423 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex_number1 lab2.v(96) " "Verilog HDL or VHDL warning at lab2.v(96): object \"hex_number1\" assigned a value but never read" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581284463424 "|lab2|hex_to_bcd_converter:comb_41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab2.v(122) " "Verilog HDL assignment warning at lab2.v(122): truncated value with size 32 to match size of target (4)" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581284463427 "|lab2|hex_to_bcd_converter:comb_41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_case mux_4to1_case:comb_43 " "Elaborating entity \"mux_4to1_case\" for hierarchy \"mux_4to1_case:comb_43\"" {  } { { "lab2.v" "comb_43" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581284463492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:decoder0 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:decoder0\"" {  } { { "lab2.v" "decoder0" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581284463531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581284465355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[0\] " "Latch winner_time\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465390 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[1\] " "Latch winner_time\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465390 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[2\] " "Latch winner_time\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465390 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[3\] " "Latch winner_time\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465391 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[4\] " "Latch winner_time\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465391 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[5\] " "Latch winner_time\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465391 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[6\] " "Latch winner_time\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465391 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[7\] " "Latch winner_time\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465392 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[8\] " "Latch winner_time\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465392 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[9\] " "Latch winner_time\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465392 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[10\] " "Latch winner_time\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465392 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[11\] " "Latch winner_time\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465392 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[12\] " "Latch winner_time\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465392 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[13\] " "Latch winner_time\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465392 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[14\] " "Latch winner_time\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465392 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[15\] " "Latch winner_time\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465392 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[16\] " "Latch winner_time\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465393 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[17\] " "Latch winner_time\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465393 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[19\] " "Latch winner_time\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465393 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[18\] " "Latch winner_time\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581284465393 ""}  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581284465393 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state.RESET state.RESET~_emulated state.RESET~1 " "Register \"state.RESET\" is converted into an equivalent circuit using register \"state.RESET~_emulated\" and latch \"state.RESET~1\"" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1581284465396 "|lab2|state.RESET"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state.RESUME state.RESUME~_emulated state.RESUME~1 " "Register \"state.RESUME\" is converted into an equivalent circuit using register \"state.RESUME~_emulated\" and latch \"state.RESUME~1\"" {  } { { "lab2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/2lab/lab2.v" 165 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1581284465396 "|lab2|state.RESUME"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1581284465396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581284470791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581284479300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581284479300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "652 " "Implemented 652 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581284479501 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581284479501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "595 " "Implemented 595 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581284479501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581284479501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581284479590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 16:41:19 2020 " "Processing ended: Sun Feb 09 16:41:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581284479590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581284479590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581284479590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581284479590 ""}
