# Copyright (C) 1991-2007 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		test_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C5T144C8
set_global_assignment -name TOP_LEVEL_ENTITY test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 7.2
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:26:12  NOVEMBER 11, 2007"
set_global_assignment -name LAST_QUARTUS_VERSION "12.0 SP1"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_palace
set_global_assignment -name APEX20K_OPTIMIZATION_TECHNIQUE SPEED
set_location_assignment PIN_22 -to Clock
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_location_assignment PIN_31 -to Tx
set_location_assignment PIN_26 -to SPICLOCK
set_location_assignment PIN_28 -to SPI_OUT
set_location_assignment PIN_24 -to SPI_DIN
set_location_assignment PIN_27 -to pin_name
set_location_assignment PIN_42 -to Rx
set_location_assignment PIN_63 -to ENC2A
set_location_assignment PIN_57 -to ENC1A
set_location_assignment PIN_53 -to ENC1B
set_location_assignment PIN_59 -to ENC2B
set_location_assignment PIN_125 -to TX2
set_location_assignment PIN_121 -to Rx2
set_location_assignment PIN_43 -to TESTOUT
set_location_assignment PIN_119 -to Din
set_location_assignment PIN_113 -to ResetIn
set_location_assignment PIN_71 -to ResetOut
set_location_assignment PIN_69 -to SclkOut
set_location_assignment PIN_115 -to Topbit
set_location_assignment PIN_65 -to Dout
set_global_assignment -name VHDL_FILE FSM.vhdl
set_global_assignment -name VHDL_FILE baud_cnt.vhd
set_global_assignment -name VHDL_FILE mmu_uart_top.vhd
set_global_assignment -name VHDL_FILE rx.vhd
set_global_assignment -name VHDL_FILE tx.vhd
set_global_assignment -name BDF_FILE test.bdf
set_global_assignment -name VHDL_FILE Encoder.vhd
set_global_assignment -name VHDL_FILE SPI.vhd
set_global_assignment -name VHDL_FILE UartController.vhd
set_global_assignment -name MISC_FILE "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.dpf"
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top