$date
	Wed May 31 03:57:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sparc_fantastica $end
$var wire 32 ! MEM_ALU_OUT_Address [31:0] $end
$var wire 32 " MEM_Data_IN_PD [31:0] $end
$var wire 32 # MEM_OUT [31:0] $end
$var wire 3 $ MEM_Output_Handler [2:0] $end
$var wire 1 % PC_nPC_LE $end
$var wire 32 & WB_OUT [31:0] $end
$var wire 32 ' WB_RD_BACK [31:0] $end
$var wire 5 ( rs2 [4:0] $end
$var wire 5 ) rs1 [4:0] $end
$var wire 5 * rd [4:0] $end
$var wire 32 + pd [31:0] $end
$var wire 32 , pb [31:0] $end
$var wire 32 - pa [31:0] $end
$var wire 32 . nPC4 [31:0] $end
$var wire 32 / nPC [31:0] $end
$var wire 32 0 instruction_out [31:0] $end
$var wire 32 1 instruction [31:0] $end
$var wire 2 2 forwardPC [1:0] $end
$var wire 2 3 forwardOutputHandler [1:0] $end
$var wire 2 4 forwardMX3 [1:0] $end
$var wire 2 5 forwardMX2 [1:0] $end
$var wire 2 6 forwardMX1 [1:0] $end
$var wire 1 7 cond_branch_OUT $end
$var wire 4 8 cond [3:0] $end
$var wire 1 9 WB_Register_File_Enable $end
$var wire 1 : S $end
$var wire 5 ; RD_WB [4:0] $end
$var wire 5 < RD_MEM [4:0] $end
$var wire 5 = RD_ID [4:0] $end
$var wire 5 > RD_EX [4:0] $end
$var wire 4 ? PSR_OUT [3:0] $end
$var wire 32 @ PC_MEM [31:0] $end
$var wire 32 A PC_ID [31:0] $end
$var wire 32 B PC_EX [31:0] $end
$var wire 32 C PCMUX_OUT [31:0] $end
$var wire 32 D PC [31:0] $end
$var wire 3 E OutputHandlerInstructions [2:0] $end
$var wire 32 F N [31:0] $end
$var wire 1 G MEM_CU $end
$var wire 4 H IS [3:0] $end
$var wire 1 I IF_ID_LE $end
$var wire 1 J ID_branch_instr $end
$var wire 32 K ID_MX3 [31:0] $end
$var wire 32 L ID_MX2 [31:0] $end
$var wire 32 M ID_MX1 [31:0] $end
$var wire 22 N ID_Imm22 [21:0] $end
$var wire 18 O ID_CU [17:0] $end
$var wire 1 P I29_branch_instr $end
$var wire 30 Q I29_0 [29:0] $end
$var wire 4 R FLAGS [3:0] $end
$var wire 32 S EX_MX3 [31:0] $end
$var wire 32 T EX_MX2 [31:0] $end
$var wire 32 U EX_MX1 [31:0] $end
$var wire 22 V EX_Imm22 [21:0] $end
$var wire 9 W EX_CU [8:0] $end
$var wire 32 X DataMemory_OUT [31:0] $end
$var wire 5 Y DataMemInstructions [4:0] $end
$var wire 19 Z CU_SIG [18:0] $end
$var wire 1 [ CIN $end
$var wire 1 \ CC_Enable $end
$var wire 4 ] CC_COND [3:0] $end
$var wire 32 ^ ALU_OUT [31:0] $end
$var wire 4 _ ALU_OP [3:0] $end
$var reg 8 ` Addr [7:0] $end
$var reg 32 a TA [31:0] $end
$var reg 1 b clk $end
$var reg 1 c clr $end
$var reg 8 d data [7:0] $end
$var reg 1 e reset $end
$var integer 32 f code [31:0] $end
$var integer 32 g fi [31:0] $end
$scope module ALU $end
$var wire 4 h opcode [3:0] $end
$var wire 1 [ cin $end
$var wire 32 i b [31:0] $end
$var wire 32 j a [31:0] $end
$var reg 1 k C $end
$var reg 1 l N $end
$var reg 1 m V $end
$var reg 1 n Z $end
$var reg 33 o carry [32:0] $end
$var reg 4 p flags [3:0] $end
$var reg 32 q y [31:0] $end
$upscope $end
$scope module CU $end
$var wire 1 b clk $end
$var wire 1 c clr $end
$var wire 19 r instr_signals [18:0] $end
$var wire 32 s instr [31:0] $end
$var reg 1 t CC_Enable $end
$var reg 1 u I13 $end
$var reg 1 v I24 $end
$var reg 1 w I30 $end
$var reg 1 x I31 $end
$var reg 4 y ID_ALU_OP_instr [3:0] $end
$var reg 1 z ID_branch_instr $end
$var reg 1 { ID_call_instr $end
$var reg 1 | ID_data_mem_Enable $end
$var reg 1 } ID_data_mem_RW $end
$var reg 1 ~ ID_data_mem_SE $end
$var reg 2 !" ID_data_mem_Size [1:0] $end
$var reg 1 "" ID_jmpl_instr $end
$var reg 1 #" ID_load_instr $end
$var reg 1 $" ID_register_file_Enable $end
$var reg 2 %" instr_op [1:0] $end
$var reg 3 &" is_sethi [2:0] $end
$var reg 6 '" op3 [5:0] $end
$upscope $end
$scope module CU_MUX $end
$var wire 19 (" cu_in_mux [18:0] $end
$var wire 1 : S $end
$var reg 18 )" CU_SIGNALS [17:0] $end
$var reg 1 J ID_branch_instr_out $end
$upscope $end
$scope module EX_MEM $end
$var wire 32 *" EX_ALU_OUT [31:0] $end
$var wire 1 b clk $end
$var wire 1 c clr $end
$var wire 32 +" PC [31:0] $end
$var wire 9 ," EX_control_unit_instr [8:0] $end
$var wire 5 -" EX_RD_instr [4:0] $end
$var reg 5 ." Data_Mem_instructions [4:0] $end
$var reg 32 /" MEM_ALU_OUT [31:0] $end
$var reg 5 0" MEM_RD_instr [4:0] $end
$var reg 1 G MEM_control_unit_instr $end
$var reg 3 1" Output_Handler_instructions [2:0] $end
$var reg 32 2" PC_MEM [31:0] $end
$upscope $end
$scope module HAZARD $end
$var wire 1 3" EX_Register_File_Enable $end
$var wire 5 4" MEM_RD [4:0] $end
$var wire 1 G MEM_Register_File_Enable $end
$var wire 1 9 WB_Register_File_Enable $end
$var wire 5 5" WB_RD [4:0] $end
$var wire 5 6" ID_rs2 [4:0] $end
$var wire 5 7" ID_rs1 [4:0] $end
$var wire 5 8" ID_rd [4:0] $end
$var wire 5 9" EX_RD [4:0] $end
$var reg 1 : CU_S $end
$var reg 1 I IF_ID_LE $end
$var reg 1 :" PC_LE $end
$var reg 2 ;" forwardMX1 [1:0] $end
$var reg 2 <" forwardMX2 [1:0] $end
$var reg 2 =" forwardMX3 [1:0] $end
$var reg 1 >" nPC_LE $end
$upscope $end
$scope module ID_EX $end
$var wire 18 ?" ID_control_unit_instr [17:0] $end
$var wire 1 b clk $end
$var wire 1 c clr $end
$var wire 32 @" PC [31:0] $end
$var wire 22 A" Imm22 [21:0] $end
$var wire 5 B" ID_RD_instr [4:0] $end
$var wire 32 C" ID_MX3 [31:0] $end
$var wire 32 D" ID_MX2 [31:0] $end
$var wire 32 E" ID_MX1 [31:0] $end
$var reg 4 F" EX_ALU_OP_instr [3:0] $end
$var reg 1 \ EX_CC_Enable_instr $end
$var reg 4 G" EX_IS_instr [3:0] $end
$var reg 22 H" EX_Imm22 [21:0] $end
$var reg 32 I" EX_MX1 [31:0] $end
$var reg 32 J" EX_MX2 [31:0] $end
$var reg 32 K" EX_MX3 [31:0] $end
$var reg 5 L" EX_RD_instr [4:0] $end
$var reg 9 M" EX_control_unit_instr [8:0] $end
$var reg 32 N" PC_EX [31:0] $end
$upscope $end
$scope module ID_MUX_thing $end
$var wire 5 O" I1 [4:0] $end
$var wire 1 P" S $end
$var wire 5 Q" I0 [4:0] $end
$var reg 5 R" Y [4:0] $end
$upscope $end
$scope module IF_ID $end
$var wire 1 I LE $end
$var wire 1 b clk $end
$var wire 1 c clr $end
$var wire 1 e reset $end
$var wire 32 S" instruction [31:0] $end
$var wire 32 T" PC [31:0] $end
$var reg 5 U" I18_14 [4:0] $end
$var reg 22 V" I21_0 [21:0] $end
$var reg 4 W" I28_25 [3:0] $end
$var reg 30 X" I29_0 [29:0] $end
$var reg 5 Y" I29_25 [4:0] $end
$var reg 1 P I29_branch_instr $end
$var reg 5 Z" I4_0 [4:0] $end
$var reg 32 [" PC_ID_out [31:0] $end
$var reg 32 \" instruction_out [31:0] $end
$upscope $end
$scope module MEM_MUX $end
$var wire 32 ]" I1 [31:0] $end
$var wire 32 ^" I2 [31:0] $end
$var wire 32 _" I3 [31:0] $end
$var wire 2 `" S [1:0] $end
$var wire 32 a" I0 [31:0] $end
$var reg 32 b" Y [31:0] $end
$upscope $end
$scope module MEM_WB $end
$var wire 5 c" MEM_RD_instr [4:0] $end
$var wire 1 G MEM_control_unit_instr $end
$var wire 32 d" MUX_out [31:0] $end
$var wire 1 b clk $end
$var wire 1 c clr $end
$var reg 5 e" WB_RD_instr [4:0] $end
$var reg 32 f" WB_RD_out [31:0] $end
$var reg 1 9 WB_Register_File_Enable $end
$upscope $end
$scope module MX1 $end
$var wire 32 g" I1 [31:0] $end
$var wire 32 h" I2 [31:0] $end
$var wire 32 i" I3 [31:0] $end
$var wire 2 j" S [1:0] $end
$var wire 32 k" I0 [31:0] $end
$var reg 32 l" Y [31:0] $end
$upscope $end
$scope module MX2 $end
$var wire 32 m" I1 [31:0] $end
$var wire 32 n" I2 [31:0] $end
$var wire 32 o" I3 [31:0] $end
$var wire 2 p" S [1:0] $end
$var wire 32 q" I0 [31:0] $end
$var reg 32 r" Y [31:0] $end
$upscope $end
$scope module MX3 $end
$var wire 32 s" I1 [31:0] $end
$var wire 32 t" I2 [31:0] $end
$var wire 32 u" I3 [31:0] $end
$var wire 2 v" S [1:0] $end
$var wire 32 w" I0 [31:0] $end
$var reg 32 x" Y [31:0] $end
$upscope $end
$scope module MX4X1 $end
$var wire 4 y" I1 [3:0] $end
$var wire 1 \ S $end
$var wire 4 z" I0 [3:0] $end
$var reg 4 {" Y [3:0] $end
$upscope $end
$scope module PCMUX $end
$var wire 32 |" ALU_OUT [31:0] $end
$var wire 32 }" TA [31:0] $end
$var wire 2 ~" select [1:0] $end
$var wire 32 !# nPC [31:0] $end
$var reg 32 "# Q [31:0] $end
$upscope $end
$scope module PC_Reg $end
$var wire 32 ## D [31:0] $end
$var wire 1 % LE $end
$var wire 1 b clk $end
$var wire 1 c clr $end
$var reg 32 $# Q [31:0] $end
$upscope $end
$scope module PSR $end
$var wire 1 b clk $end
$var wire 1 \ enable $end
$var wire 4 %# flags [3:0] $end
$var reg 1 [ carry $end
$var reg 4 &# out [3:0] $end
$upscope $end
$scope module REG_FILE $end
$var wire 1 9 LE $end
$var wire 32 '# PW [31:0] $end
$var wire 5 (# RA [4:0] $end
$var wire 5 )# RB [4:0] $end
$var wire 5 *# RD [4:0] $end
$var wire 5 +# RW [4:0] $end
$var wire 1 b clk $end
$var wire 32 ,# Q9 [31:0] $end
$var wire 32 -# Q8 [31:0] $end
$var wire 32 .# Q7 [31:0] $end
$var wire 32 /# Q6 [31:0] $end
$var wire 32 0# Q5 [31:0] $end
$var wire 32 1# Q4 [31:0] $end
$var wire 32 2# Q31 [31:0] $end
$var wire 32 3# Q30 [31:0] $end
$var wire 32 4# Q3 [31:0] $end
$var wire 32 5# Q29 [31:0] $end
$var wire 32 6# Q28 [31:0] $end
$var wire 32 7# Q27 [31:0] $end
$var wire 32 8# Q26 [31:0] $end
$var wire 32 9# Q25 [31:0] $end
$var wire 32 :# Q24 [31:0] $end
$var wire 32 ;# Q23 [31:0] $end
$var wire 32 <# Q22 [31:0] $end
$var wire 32 =# Q21 [31:0] $end
$var wire 32 ># Q20 [31:0] $end
$var wire 32 ?# Q2 [31:0] $end
$var wire 32 @# Q19 [31:0] $end
$var wire 32 A# Q18 [31:0] $end
$var wire 32 B# Q17 [31:0] $end
$var wire 32 C# Q16 [31:0] $end
$var wire 32 D# Q15 [31:0] $end
$var wire 32 E# Q14 [31:0] $end
$var wire 32 F# Q13 [31:0] $end
$var wire 32 G# Q12 [31:0] $end
$var wire 32 H# Q11 [31:0] $end
$var wire 32 I# Q10 [31:0] $end
$var wire 32 J# Q1 [31:0] $end
$var wire 32 K# Q0 [31:0] $end
$var wire 32 L# PD [31:0] $end
$var wire 32 M# PB [31:0] $end
$var wire 32 N# PA [31:0] $end
$var wire 32 O# E [31:0] $end
$scope module R0 $end
$var wire 32 P# D [31:0] $end
$var wire 1 Q# Ld $end
$var wire 1 b clk $end
$var reg 32 R# Q [31:0] $end
$upscope $end
$scope module R1 $end
$var wire 32 S# D [31:0] $end
$var wire 1 T# Ld $end
$var wire 1 b clk $end
$var reg 32 U# Q [31:0] $end
$upscope $end
$scope module R10 $end
$var wire 32 V# D [31:0] $end
$var wire 1 W# Ld $end
$var wire 1 b clk $end
$var reg 32 X# Q [31:0] $end
$upscope $end
$scope module R11 $end
$var wire 32 Y# D [31:0] $end
$var wire 1 Z# Ld $end
$var wire 1 b clk $end
$var reg 32 [# Q [31:0] $end
$upscope $end
$scope module R12 $end
$var wire 32 \# D [31:0] $end
$var wire 1 ]# Ld $end
$var wire 1 b clk $end
$var reg 32 ^# Q [31:0] $end
$upscope $end
$scope module R13 $end
$var wire 32 _# D [31:0] $end
$var wire 1 `# Ld $end
$var wire 1 b clk $end
$var reg 32 a# Q [31:0] $end
$upscope $end
$scope module R14 $end
$var wire 32 b# D [31:0] $end
$var wire 1 c# Ld $end
$var wire 1 b clk $end
$var reg 32 d# Q [31:0] $end
$upscope $end
$scope module R15 $end
$var wire 32 e# D [31:0] $end
$var wire 1 f# Ld $end
$var wire 1 b clk $end
$var reg 32 g# Q [31:0] $end
$upscope $end
$scope module R16 $end
$var wire 32 h# D [31:0] $end
$var wire 1 i# Ld $end
$var wire 1 b clk $end
$var reg 32 j# Q [31:0] $end
$upscope $end
$scope module R17 $end
$var wire 32 k# D [31:0] $end
$var wire 1 l# Ld $end
$var wire 1 b clk $end
$var reg 32 m# Q [31:0] $end
$upscope $end
$scope module R18 $end
$var wire 32 n# D [31:0] $end
$var wire 1 o# Ld $end
$var wire 1 b clk $end
$var reg 32 p# Q [31:0] $end
$upscope $end
$scope module R19 $end
$var wire 32 q# D [31:0] $end
$var wire 1 r# Ld $end
$var wire 1 b clk $end
$var reg 32 s# Q [31:0] $end
$upscope $end
$scope module R2 $end
$var wire 32 t# D [31:0] $end
$var wire 1 u# Ld $end
$var wire 1 b clk $end
$var reg 32 v# Q [31:0] $end
$upscope $end
$scope module R20 $end
$var wire 32 w# D [31:0] $end
$var wire 1 x# Ld $end
$var wire 1 b clk $end
$var reg 32 y# Q [31:0] $end
$upscope $end
$scope module R21 $end
$var wire 32 z# D [31:0] $end
$var wire 1 {# Ld $end
$var wire 1 b clk $end
$var reg 32 |# Q [31:0] $end
$upscope $end
$scope module R22 $end
$var wire 32 }# D [31:0] $end
$var wire 1 ~# Ld $end
$var wire 1 b clk $end
$var reg 32 !$ Q [31:0] $end
$upscope $end
$scope module R23 $end
$var wire 32 "$ D [31:0] $end
$var wire 1 #$ Ld $end
$var wire 1 b clk $end
$var reg 32 $$ Q [31:0] $end
$upscope $end
$scope module R24 $end
$var wire 32 %$ D [31:0] $end
$var wire 1 &$ Ld $end
$var wire 1 b clk $end
$var reg 32 '$ Q [31:0] $end
$upscope $end
$scope module R25 $end
$var wire 32 ($ D [31:0] $end
$var wire 1 )$ Ld $end
$var wire 1 b clk $end
$var reg 32 *$ Q [31:0] $end
$upscope $end
$scope module R26 $end
$var wire 32 +$ D [31:0] $end
$var wire 1 ,$ Ld $end
$var wire 1 b clk $end
$var reg 32 -$ Q [31:0] $end
$upscope $end
$scope module R27 $end
$var wire 32 .$ D [31:0] $end
$var wire 1 /$ Ld $end
$var wire 1 b clk $end
$var reg 32 0$ Q [31:0] $end
$upscope $end
$scope module R28 $end
$var wire 32 1$ D [31:0] $end
$var wire 1 2$ Ld $end
$var wire 1 b clk $end
$var reg 32 3$ Q [31:0] $end
$upscope $end
$scope module R29 $end
$var wire 32 4$ D [31:0] $end
$var wire 1 5$ Ld $end
$var wire 1 b clk $end
$var reg 32 6$ Q [31:0] $end
$upscope $end
$scope module R3 $end
$var wire 32 7$ D [31:0] $end
$var wire 1 8$ Ld $end
$var wire 1 b clk $end
$var reg 32 9$ Q [31:0] $end
$upscope $end
$scope module R30 $end
$var wire 32 :$ D [31:0] $end
$var wire 1 ;$ Ld $end
$var wire 1 b clk $end
$var reg 32 <$ Q [31:0] $end
$upscope $end
$scope module R31 $end
$var wire 32 =$ D [31:0] $end
$var wire 1 >$ Ld $end
$var wire 1 b clk $end
$var reg 32 ?$ Q [31:0] $end
$upscope $end
$scope module R4 $end
$var wire 32 @$ D [31:0] $end
$var wire 1 A$ Ld $end
$var wire 1 b clk $end
$var reg 32 B$ Q [31:0] $end
$upscope $end
$scope module R5 $end
$var wire 32 C$ D [31:0] $end
$var wire 1 D$ Ld $end
$var wire 1 b clk $end
$var reg 32 E$ Q [31:0] $end
$upscope $end
$scope module R6 $end
$var wire 32 F$ D [31:0] $end
$var wire 1 G$ Ld $end
$var wire 1 b clk $end
$var reg 32 H$ Q [31:0] $end
$upscope $end
$scope module R7 $end
$var wire 32 I$ D [31:0] $end
$var wire 1 J$ Ld $end
$var wire 1 b clk $end
$var reg 32 K$ Q [31:0] $end
$upscope $end
$scope module R8 $end
$var wire 32 L$ D [31:0] $end
$var wire 1 M$ Ld $end
$var wire 1 b clk $end
$var reg 32 N$ Q [31:0] $end
$upscope $end
$scope module R9 $end
$var wire 32 O$ D [31:0] $end
$var wire 1 P$ Ld $end
$var wire 1 b clk $end
$var reg 32 Q$ Q [31:0] $end
$upscope $end
$scope module bdecoder $end
$var wire 5 R$ C [4:0] $end
$var wire 1 9 RF $end
$var reg 32 S$ E [31:0] $end
$upscope $end
$scope module mux_32x1A $end
$var wire 32 T$ R0 [31:0] $end
$var wire 32 U$ R1 [31:0] $end
$var wire 32 V$ R10 [31:0] $end
$var wire 32 W$ R11 [31:0] $end
$var wire 32 X$ R12 [31:0] $end
$var wire 32 Y$ R13 [31:0] $end
$var wire 32 Z$ R14 [31:0] $end
$var wire 32 [$ R15 [31:0] $end
$var wire 32 \$ R16 [31:0] $end
$var wire 32 ]$ R17 [31:0] $end
$var wire 32 ^$ R18 [31:0] $end
$var wire 32 _$ R19 [31:0] $end
$var wire 32 `$ R2 [31:0] $end
$var wire 32 a$ R20 [31:0] $end
$var wire 32 b$ R21 [31:0] $end
$var wire 32 c$ R22 [31:0] $end
$var wire 32 d$ R23 [31:0] $end
$var wire 32 e$ R24 [31:0] $end
$var wire 32 f$ R25 [31:0] $end
$var wire 32 g$ R26 [31:0] $end
$var wire 32 h$ R27 [31:0] $end
$var wire 32 i$ R28 [31:0] $end
$var wire 32 j$ R29 [31:0] $end
$var wire 32 k$ R3 [31:0] $end
$var wire 32 l$ R30 [31:0] $end
$var wire 32 m$ R31 [31:0] $end
$var wire 32 n$ R4 [31:0] $end
$var wire 32 o$ R5 [31:0] $end
$var wire 32 p$ R6 [31:0] $end
$var wire 32 q$ R7 [31:0] $end
$var wire 32 r$ R8 [31:0] $end
$var wire 32 s$ R9 [31:0] $end
$var wire 5 t$ S [4:0] $end
$var reg 32 u$ Y [31:0] $end
$upscope $end
$scope module mux_32x1B $end
$var wire 32 v$ R0 [31:0] $end
$var wire 32 w$ R1 [31:0] $end
$var wire 32 x$ R10 [31:0] $end
$var wire 32 y$ R11 [31:0] $end
$var wire 32 z$ R12 [31:0] $end
$var wire 32 {$ R13 [31:0] $end
$var wire 32 |$ R14 [31:0] $end
$var wire 32 }$ R15 [31:0] $end
$var wire 32 ~$ R16 [31:0] $end
$var wire 32 !% R17 [31:0] $end
$var wire 32 "% R18 [31:0] $end
$var wire 32 #% R19 [31:0] $end
$var wire 32 $% R2 [31:0] $end
$var wire 32 %% R20 [31:0] $end
$var wire 32 &% R21 [31:0] $end
$var wire 32 '% R22 [31:0] $end
$var wire 32 (% R23 [31:0] $end
$var wire 32 )% R24 [31:0] $end
$var wire 32 *% R25 [31:0] $end
$var wire 32 +% R26 [31:0] $end
$var wire 32 ,% R27 [31:0] $end
$var wire 32 -% R28 [31:0] $end
$var wire 32 .% R29 [31:0] $end
$var wire 32 /% R3 [31:0] $end
$var wire 32 0% R30 [31:0] $end
$var wire 32 1% R31 [31:0] $end
$var wire 32 2% R4 [31:0] $end
$var wire 32 3% R5 [31:0] $end
$var wire 32 4% R6 [31:0] $end
$var wire 32 5% R7 [31:0] $end
$var wire 32 6% R8 [31:0] $end
$var wire 32 7% R9 [31:0] $end
$var wire 5 8% S [4:0] $end
$var reg 32 9% Y [31:0] $end
$upscope $end
$scope module mux_32x1D $end
$var wire 32 :% R0 [31:0] $end
$var wire 32 ;% R1 [31:0] $end
$var wire 32 <% R10 [31:0] $end
$var wire 32 =% R11 [31:0] $end
$var wire 32 >% R12 [31:0] $end
$var wire 32 ?% R13 [31:0] $end
$var wire 32 @% R14 [31:0] $end
$var wire 32 A% R15 [31:0] $end
$var wire 32 B% R16 [31:0] $end
$var wire 32 C% R17 [31:0] $end
$var wire 32 D% R18 [31:0] $end
$var wire 32 E% R19 [31:0] $end
$var wire 32 F% R2 [31:0] $end
$var wire 32 G% R20 [31:0] $end
$var wire 32 H% R21 [31:0] $end
$var wire 32 I% R22 [31:0] $end
$var wire 32 J% R23 [31:0] $end
$var wire 32 K% R24 [31:0] $end
$var wire 32 L% R25 [31:0] $end
$var wire 32 M% R26 [31:0] $end
$var wire 32 N% R27 [31:0] $end
$var wire 32 O% R28 [31:0] $end
$var wire 32 P% R29 [31:0] $end
$var wire 32 Q% R3 [31:0] $end
$var wire 32 R% R30 [31:0] $end
$var wire 32 S% R31 [31:0] $end
$var wire 32 T% R4 [31:0] $end
$var wire 32 U% R5 [31:0] $end
$var wire 32 V% R6 [31:0] $end
$var wire 32 W% R7 [31:0] $end
$var wire 32 X% R8 [31:0] $end
$var wire 32 Y% R9 [31:0] $end
$var wire 5 Z% S [4:0] $end
$var reg 32 [% Y [31:0] $end
$upscope $end
$upscope $end
$scope module SOURCE_OPERAND $end
$var wire 4 \% IS [3:0] $end
$var wire 22 ]% Imm [21:0] $end
$var wire 32 ^% R [31:0] $end
$var reg 32 _% N [31:0] $end
$upscope $end
$scope module adder $end
$var wire 32 `% PC_in [31:0] $end
$var reg 32 a% PC_out [31:0] $end
$upscope $end
$scope module cond_H $end
$var wire 1 J ID_branch_instr $end
$var wire 4 b% cond [3:0] $end
$var wire 4 c% flags [3:0] $end
$var reg 1 d% C $end
$var reg 1 e% N $end
$var reg 1 f% V $end
$var reg 1 g% Z $end
$var reg 1 7 branch_out $end
$upscope $end
$scope module nPC_Reg $end
$var wire 32 h% D [31:0] $end
$var wire 1 % LE $end
$var wire 1 b clk $end
$var wire 1 c clr $end
$var reg 32 i% Q [31:0] $end
$upscope $end
$scope module output_H $end
$var wire 1 j% MEM_call_instr $end
$var wire 1 k% MEM_jmpl_instr $end
$var wire 1 l% MEM_load_instr $end
$var reg 2 m% output_handler_out_selector [1:0] $end
$upscope $end
$scope module pc_npc_H $end
$var wire 1 n% ID_call_instr $end
$var wire 1 o% ID_jmpl_instr $end
$var wire 1 7 branch_out $end
$var reg 2 p% pc_handler_out_selector [1:0] $end
$upscope $end
$scope module ram $end
$var wire 8 q% Address [7:0] $end
$var wire 32 r% DataIn [31:0] $end
$var wire 1 s% Enable $end
$var wire 1 t% ReadWrite $end
$var wire 1 u% SignExtend $end
$var wire 2 v% Size [1:0] $end
$var reg 32 w% DataOut [31:0] $end
$upscope $end
$scope module rom $end
$var wire 8 x% Address [7:0] $end
$var reg 32 y% DataOut [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx y%
bx x%
bx w%
bx v%
zu%
zt%
zs%
bz r%
bz q%
bx p%
xo%
xn%
b0 m%
zl%
zk%
zj%
bx i%
bx h%
xg%
xf%
xe%
xd%
bx c%
bx b%
bx a%
bx `%
bx _%
bx ^%
bx ]%
bx \%
bx [%
bx Z%
bx Y%
bx X%
bx W%
bx V%
bx U%
bx T%
bx S%
bx R%
bx Q%
bx P%
bx O%
bx N%
bx M%
bx L%
bx K%
bx J%
bx I%
bx H%
bx G%
bx F%
bx E%
bx D%
bx C%
bx B%
bx A%
bx @%
bx ?%
bx >%
bx =%
bx <%
bx ;%
bx :%
bx 9%
bx 8%
bx 7%
bx 6%
bx 5%
bx 4%
bx 3%
bx 2%
bx 1%
bx 0%
bx /%
bx .%
bx -%
bx ,%
bx +%
bx *%
bx )%
bx (%
bx '%
bx &%
bx %%
bx $%
bx #%
bx "%
bx !%
bx ~$
bx }$
bx |$
bx {$
bx z$
bx y$
bx x$
bx w$
bx v$
bx u$
bx t$
bx s$
bx r$
bx q$
bx p$
bx o$
bx n$
bx m$
bx l$
bx k$
bx j$
bx i$
bx h$
bx g$
bx f$
bx e$
bx d$
bx c$
bx b$
bx a$
bx `$
bx _$
bx ^$
bx ]$
bx \$
bx [$
bx Z$
bx Y$
bx X$
bx W$
bx V$
bx U$
bx T$
bx S$
bx R$
bx Q$
xP$
bz O$
bx N$
xM$
bz L$
bx K$
xJ$
bz I$
bx H$
xG$
bz F$
bx E$
xD$
bz C$
bx B$
xA$
bz @$
bx ?$
x>$
bz =$
bx <$
x;$
bz :$
bx 9$
x8$
bz 7$
bx 6$
x5$
bz 4$
bx 3$
x2$
bz 1$
bx 0$
x/$
bz .$
bx -$
x,$
bz +$
bx *$
x)$
bz ($
bx '$
x&$
bz %$
bx $$
x#$
bz "$
bx !$
x~#
bz }#
bx |#
x{#
bz z#
bx y#
xx#
bz w#
bx v#
xu#
bz t#
bx s#
xr#
bz q#
bx p#
xo#
bz n#
bx m#
xl#
bz k#
bx j#
xi#
bz h#
bx g#
xf#
bz e#
bx d#
xc#
bz b#
bx a#
x`#
bz _#
bx ^#
x]#
bz \#
bx [#
xZ#
bz Y#
bx X#
xW#
bz V#
bx U#
xT#
bz S#
bx R#
xQ#
bz P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
bx I#
bx H#
bx G#
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bz '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bz t"
bz s"
bx r"
bx q"
bx p"
bx o"
bz n"
bz m"
bx l"
bx k"
bx j"
bx i"
bz h"
bz g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
b0 `"
bz _"
bx ^"
bz ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
xP"
b111 O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
x>"
bx ="
bx <"
bx ;"
x:"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
x3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bz *"
bx )"
bx ("
bx '"
bx &"
bx %"
x$"
x#"
x""
bx !"
x~
x}
x|
x{
xz
bx y
xx
xw
xv
xu
xt
bx s
bx r
bx q
bx p
bx o
xn
xm
xl
xk
bx j
bx i
bx h
b10000000000000000000000000000011 g
b1 f
1e
b0 d
1c
0b
bx a
b111100 `
bx _
bx ^
bx ]
x\
x[
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
xP
bx O
bx N
bx M
bx L
bx K
xJ
xI
bx H
xG
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
x:
x9
bx 8
x7
bx 6
bx 5
bx 4
b0 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bz &
x%
bz $
bz #
bz "
bz !
$end
#2000
b1000 .
b1000 a%
b1000 h%
b100 C
b100 "#
b100 ##
b100 `%
b0 2
b0 ~"
b0 p%
0P"
0n%
0o%
b0 O
b0 )"
b0 ?"
0J
07
1:
0I
0%
0:"
0>"
b0 4
b0 ="
b0 v"
b0 5
b0 <"
b0 p"
b0 6
b0 ;"
b0 j"
b10001010000000000000000000000000 1
b10001010000000000000000000000000 S"
b10001010000000000000000000000000 y%
0>$
0;$
05$
02$
0/$
0,$
0)$
0&$
0#$
0~#
0{#
0x#
0r#
0o#
0l#
0i#
0f#
0c#
0`#
0]#
0Z#
0W#
0P$
0M$
0J$
0G$
0D$
0A$
08$
0u#
0T#
0Q#
b0 x%
b0 =
b0 B"
b0 R"
03"
b1000 R
b1000 p
b1000 y"
b1000 %#
0m
0k
0l
1n
b0 o
b0 ^
b0 q
b0 i"
b0 o"
b0 u"
b0 |"
b0 F
b0 i
b0 _%
b0 O#
b0 S$
0u
0v
0w
0x
0t
b0 y
b0 !"
0|
0}
0~
0$"
0#"
0z
0{
b0 Z
b0 r
b0 ("
0""
b100 /
b100 !#
b100 i%
b0 D
b0 T"
b0 $#
b0 A
b0 @"
b0 ["
b0 0
b0 s
b0 \"
b0 8
b0 W"
b0 b%
b0 *
b0 8"
b0 Q"
b0 Y"
b0 *#
b0 Z%
b0 (
b0 6"
b0 Z"
b0 )#
b0 8%
b0 )
b0 7"
b0 U"
b0 (#
b0 t$
0P
b0 Q
b0 X"
b0 N
b0 A"
b0 V"
b0 S
b0 K"
b0 T
b0 J"
b0 ^%
b0 U
b0 j
b0 I"
b0 V
b0 H"
b0 ]%
0\
b0 >
b0 -"
b0 9"
b0 L"
b0 W
b0 ,"
b0 M"
b0 _
b0 h
b0 F"
b0 H
b0 G"
b0 \%
b0 B
b0 +"
b0 N"
b0 @
b0 2"
b0 ^"
b0 d"
b0 <
b0 0"
b0 4"
b0 c"
0G
b0 E
b0 1"
b0 Y
b0 ."
b0 /"
09
b0 f"
b0 ;
b0 5"
b0 e"
b0 +#
b0 R$
1b
#3000
0c
0e
#4000
0b
#6000
b10000001000 O
b10000001000 )"
b10000001000 ?"
1$"
b10000001000 Z
b10000001000 r
b10000001000 ("
1x
0:
1I
1:"
1%
1>"
bx R
bx p
bx y"
bx %#
xm
xk
xl
xn
bx o
bx ^
bx q
bx i"
bx o"
bx u"
bx |"
b0 '"
b10 %"
b101 =
b101 B"
b101 R"
bz /"
bx S
bx K"
bx T
bx J"
bx ^%
bx U
bx j
bx I"
b10001010000000000000000000000000 0
b10001010000000000000000000000000 s
b10001010000000000000000000000000 \"
b101 8
b101 W"
b101 b%
b101 *
b101 8"
b101 Q"
b101 Y"
b101 *#
b101 Z%
b1010000000000000000000000000 Q
b1010000000000000000000000000 X"
1b
#8000
0b
#10000
bz K
bz C"
bz x"
b1100 .
b1100 a%
b1100 h%
b1000 C
b1000 "#
b1000 ##
b1000 `%
b1 4
b1 ="
b1 v"
b10000110101000001110000000000001 1
b10000110101000001110000000000001 S"
b10000110101000001110000000000001 y%
b100 x%
13"
b1000 /
b1000 !#
b1000 i%
b100 D
b100 T"
b100 $#
b101 >
b101 -"
b101 9"
b101 L"
b1000 W
b1000 ,"
b1000 M"
b1 H
b1 G"
b1 \%
1b
#12000
0b
#14000
b0 O
b0 )"
b0 ?"
bx K
bx C"
bx x"
b10000 .
b10000 a%
b10000 h%
1t
b10 y
b1010011000001000 Z
b1010011000001000 r
b1010011000001000 ("
1u
1:
0I
0:"
0%
0>"
b0 4
b0 ="
b0 v"
b1100 C
b1100 "#
b1100 ##
b1100 `%
b11000100000010000000000000000001 1
b11000100000010000000000000000001 S"
b11000100000010000000000000000001 y%
b10100 '"
b11 =
b11 B"
b11 R"
b1000 x%
b101 <
b101 0"
b101 4"
b101 c"
1G
bz S
bz K"
b100 A
b100 @"
b100 ["
b10000110101000001110000000000001 0
b10000110101000001110000000000001 s
b10000110101000001110000000000001 \"
b11 8
b11 W"
b11 b%
b11 *
b11 8"
b11 Q"
b11 Y"
b11 *#
b11 Z%
b1 (
b1 6"
b1 Z"
b1 )#
b1 8%
b11 )
b11 7"
b11 U"
b11 (#
b11 t$
b110101000001110000000000001 Q
b110101000001110000000000001 X"
b1000001110000000000001 N
b1000001110000000000001 A"
b1000001110000000000001 V"
b1000 D
b1000 T"
b1000 $#
b1100 /
b1100 !#
b1100 i%
1b
#16000
0b
#18000
b110001001100 O
b110001001100 )"
b110001001100 ?"
1#"
1|
b0 y
0t
0u
b110001001100 Z
b110001001100 r
b110001001100 ("
1w
0:
1I
1:"
1%
1>"
b11 6
b11 ;"
b11 j"
1Q#
b1 '"
b11 %"
b10 =
b10 B"
b10 R"
03"
b10000011100000000000010000000000 F
b10000011100000000000010000000000 i
b10000011100000000000010000000000 _%
b1 O#
b1 S$
b1000 A
b1000 @"
b1000 ["
b11000100000010000000000000000001 0
b11000100000010000000000000000001 s
b11000100000010000000000000000001 \"
b10 8
b10 W"
b10 b%
b10 *
b10 8"
b10 Q"
b10 Y"
b10 *#
b10 Z%
b0 )
b0 7"
b0 U"
b0 (#
b0 t$
b100000010000000000000000001 Q
b100000010000000000000000001 X"
b10000000000000000001 N
b10000000000000000001 A"
b10000000000000000001 V"
bx S
bx K"
b1000001110000000000001 V
b1000001110000000000001 H"
b1000001110000000000001 ]%
b11 >
b11 -"
b11 9"
b11 L"
b0 W
b0 ,"
b0 M"
b0 H
b0 G"
b0 \%
b100 B
b100 +"
b100 N"
19
1b
#20000
0b
#22000
bz K
bz C"
bz x"
b10100 .
b10100 a%
b10100 h%
b1 4
b1 ="
b1 v"
b10000 C
b10000 "#
b10000 ##
b10000 `%
b11001010001010000110000000000001 1
b11001010001010000110000000000001 S"
b11001010001010000110000000000001 y%
13"
b100000000000000000010000000000 F
b100000000000000000010000000000 i
b100000000000000000010000000000 _%
bz -
bz k"
bz N#
bz u$
b1100 x%
b100 @
b100 2"
b100 ^"
b100 d"
b11 <
b11 0"
b11 4"
b11 c"
0G
b10000000000000000001 V
b10000000000000000001 H"
b10000000000000000001 ]%
b10 >
b10 -"
b10 9"
b10 L"
b1001100 W
b1001100 ,"
b1001100 M"
b11 H
b11 G"
b11 \%
b1000 B
b1000 +"
b1000 N"
bz K#
bz R#
bz T$
bz v$
bz :%
b1100 D
b1100 T"
b1100 $#
b10000 /
b10000 !#
b10000 i%
1b
#24000
0b
#26000
b10110001100000 O
b10110001100000 )"
b10110001100000 ?"
bx K
bx C"
bx x"
b11000 .
b11000 a%
b11000 h%
b10100 C
b10100 "#
b10100 ##
b10100 `%
0$"
1}
0#"
b10110001100000 Z
b10110001100000 r
b10110001100000 ("
1u
b0 4
b0 ="
b0 v"
b0 6
b0 ;"
b0 j"
b10010101111111111111111111110 1
b10010101111111111111111111110 S"
b10010101111111111111111111110 y%
0Q#
b10000 x%
b101 '"
b101 =
b101 B"
b101 R"
bx -
bx k"
bx N#
bx u$
b0 O#
b0 S$
b10100 /
b10100 !#
b10100 i%
b10000 D
b10000 T"
b10000 $#
b1100 A
b1100 @"
b1100 ["
b11001010001010000110000000000001 0
b11001010001010000110000000000001 s
b11001010001010000110000000000001 \"
b101 8
b101 W"
b101 b%
b101 *
b101 8"
b101 Q"
b101 Y"
b101 *#
b101 Z%
b1 )
b1 7"
b1 U"
b1 (#
b1 t$
b1010001010000110000000000001 Q
b1010001010000110000000000001 X"
b1010000110000000000001 N
b1010000110000000000001 A"
b1010000110000000000001 V"
bz S
bz K"
b1000 @
b1000 2"
b1000 ^"
b1000 d"
b10 <
b10 0"
b10 4"
b10 c"
1G
b100 E
b100 1"
b100 Y
b100 ."
09
b100 f"
1b
#28000
0b
#30000
x7
b10000000000000 O
b10000000000000 )"
b10000000000000 ?"
1J
b11100 .
b11100 a%
b11100 h%
1z
0|
0}
0w
b1000010000000000000 Z
b1000010000000000000 r
b1000010000000000000 ("
0x
b11000 C
b11000 "#
b11000 ##
b11000 `%
1Q#
b1011000011110000111100000110 1
b1011000011110000111100000110 S"
b1011000011110000111100000110 y%
b1 O#
b1 S$
03"
b1 F
b1 i
b1 _%
b10 &"
b0 %"
b1001 =
b1001 B"
b1001 R"
b10100 x%
19
b1000 f"
bx S
bx K"
b1010000110000000000001 V
b1010000110000000000001 H"
b1010000110000000000001 ]%
b101 >
b101 -"
b101 9"
b101 L"
b1100000 W
b1100000 ,"
b1100000 M"
b1011 H
b1011 G"
b1011 \%
b1100 B
b1100 +"
b1100 N"
b10000 A
b10000 @"
b10000 ["
b10010101111111111111111111110 0
b10010101111111111111111111110 s
b10010101111111111111111111110 \"
b1001 8
b1001 W"
b1001 b%
b1001 *
b1001 8"
b1001 Q"
b1001 Y"
b1001 *#
b1001 Z%
b11110 (
b11110 6"
b11110 Z"
b11110 )#
b11110 8%
b11111 )
b11111 7"
b11111 U"
b11111 (#
b11111 t$
b10010101111111111111111111110 Q
b10010101111111111111111111110 X"
b1111111111111111111110 N
b1111111111111111111110 A"
b1111111111111111111110 V"
b10100 D
b10100 T"
b10100 $#
b11000 /
b11000 !#
b11000 i%
1b
#32000
0b
#34000
07
b111001000000001000 O
b111001000000001000 )"
b111001000000001000 ?"
0J
b100000 .
b100000 a%
b100000 h%
b11100 C
b11100 "#
b11100 ##
b11100 `%
1$"
0z
b1110 y
0u
b111001000000001000 Z
b111001000000001000 r
b111001000000001000 ("
1v
b1000000000000000000000000000100 1
b1000000000000000000000000000100 S"
b1000000000000000000000000000100 y%
b11000 x%
b100 &"
b101 =
b101 B"
b101 R"
bx F
bx i
bx _%
b11100 /
b11100 !#
b11100 i%
b11000 D
b11000 T"
b11000 $#
b10100 A
b10100 @"
b10100 ["
b1011000011110000111100000110 0
b1011000011110000111100000110 s
b1011000011110000111100000110 \"
b101 8
b101 W"
b101 b%
b101 *
b101 8"
b101 Q"
b101 Y"
b101 *#
b101 Z%
b110 (
b110 6"
b110 Z"
b110 )#
b110 8%
b11100 )
b11100 7"
b11100 U"
b11100 (#
b11100 t$
b1011000011110000111100000110 Q
b1011000011110000111100000110 X"
b11110000111100000110 N
b11110000111100000110 A"
b11110000111100000110 V"
b1111111111111111111110 V
b1111111111111111111110 H"
b1111111111111111111110 ]%
b1001 >
b1001 -"
b1001 9"
b1001 L"
b0 W
b0 ,"
b0 M"
b1000 H
b1000 G"
b1000 \%
b10000 B
b10000 +"
b10000 N"
b1100 @
b1100 2"
b1100 ^"
b1100 d"
b101 <
b101 0"
b101 4"
b101 c"
0G
b0 E
b0 1"
b110 Y
b110 ."
1b
#36000
0b
#38000
b0 O
b0 )"
b0 ?"
b100100 .
b100100 a%
b100100 h%
bz K
bz C"
bz x"
bz M
bz E"
bz l"
b0 y
1{
0v
b100000001010 Z
b100000001010 r
b100000001010 ("
1w
1:
0I
0:"
0%
0>"
b100000 C
b100000 "#
b100000 ##
b100000 `%
0Q#
b10000001110000000000000000001111 1
b10000001110000000000000000001111 S"
b10000001110000000000000000001111 y%
b0 O#
b0 S$
13"
b11110000111100000110 ^
b11110000111100000110 q
b11110000111100000110 i"
b11110000111100000110 o"
b11110000111100000110 u"
b11110000111100000110 |"
b11110000111100000110 F
b11110000111100000110 i
b11110000111100000110 _%
b1 %"
b0 =
b0 B"
b0 R"
bz +
bz w"
bz L#
bz [%
bz -
bz k"
bz N#
bz u$
b11100 x%
09
b1100 f"
b10000 @
b10000 2"
b10000 ^"
b10000 d"
b1001 <
b1001 0"
b1001 4"
b1001 c"
b0 Y
b0 ."
b11110000111100000110 V
b11110000111100000110 H"
b11110000111100000110 ]%
b101 >
b101 -"
b101 9"
b101 L"
b1000 W
b1000 ,"
b1000 M"
b1110 _
b1110 h
b1110 F"
b100 H
b100 G"
b100 \%
b10100 B
b10100 +"
b10100 N"
b11000 A
b11000 @"
b11000 ["
b1000000000000000000000000000100 0
b1000000000000000000000000000100 s
b1000000000000000000000000000100 \"
b0 8
b0 W"
b0 b%
b0 *
b0 8"
b0 Q"
b0 Y"
b0 *#
b0 Z%
b100 (
b100 6"
b100 Z"
b100 )#
b100 8%
b0 )
b0 7"
b0 U"
b0 (#
b0 t$
b100 Q
b100 X"
b100 N
b100 A"
b100 V"
b11100 D
b11100 T"
b11100 $#
b100000 /
b100000 !#
b100000 i%
1b
#40000
0b
#42000
0$"
1""
0{
1v
0w
b1010000000001 Z
b1010000000001 r
b1010000000001 ("
1x
b0 4
b0 ="
b0 v"
b0 6
b0 ;"
b0 j"
b111000 '"
b10 %"
03"
bx ^
bx q
bx i"
bx o"
bx u"
bx |"
b1000000000000 F
b1000000000000 i
b1000000000000 _%
b11100 A
b11100 @"
b11100 ["
b10000001110000000000000000001111 0
b10000001110000000000000000001111 s
b10000001110000000000000000001111 \"
b1111 (
b1111 6"
b1111 Z"
b1111 )#
b1111 8%
b1110000000000000000001111 Q
b1110000000000000000001111 X"
b1111 N
b1111 A"
b1111 V"
bz S
bz K"
bz U
bz j
bz I"
b100 V
b100 H"
b100 ]%
b0 >
b0 -"
b0 9"
b0 L"
b0 W
b0 ,"
b0 M"
b0 _
b0 h
b0 F"
b0 H
b0 G"
b0 \%
b11000 B
b11000 +"
b11000 N"
b10100 @
b10100 2"
b10100 ^"
b10100 d"
b101 <
b101 0"
b101 4"
b101 c"
1G
b10000 f"
1b
#44000
0b
#46000
bx K
bx C"
bx x"
bx M
bx E"
bx l"
b11 4
b11 ="
b11 v"
b11 6
b11 ;"
b11 j"
1Q#
b1 O#
b1 S$
b11110000000000 F
b11110000000000 i
b11110000000000 _%
19
b10100 f"
b11000 @
b11000 2"
b11000 ^"
b11000 d"
b0 <
b0 0"
b0 4"
b0 c"
0G
b1111 V
b1111 H"
b1111 ]%
b11100 B
b11100 +"
b11100 N"
1b
#48000
0b
#50000
bz K
bz C"
bz x"
bz M
bz E"
bz l"
b0 4
b0 ="
b0 v"
b0 6
b0 ;"
b0 j"
0Q#
b0 O#
b0 S$
bx S
bx K"
bx U
bx j
bx I"
b11100 @
b11100 2"
b11100 ^"
b11100 d"
09
b11000 f"
1b
#52000
0b
#54000
b11100 f"
bz S
bz K"
bz U
bz j
bz I"
1b
#56000
0b
#58000
1b
#60000
0b
#62000
1b
