Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256 --family="Arria 10" --part=10AT115S2F45E2SG
Progress: Loading PcieDma/ep_g3x8_avmm256.qsys
Progress: Reading input file
Progress: Adding DUT [altera_generic_component 1.0]
Progress: Parameterizing module DUT
Progress: Adding clk_0 [altera_generic_component 1.0]
Progress: Parameterizing module clk_0
Progress: Adding dma_control_0 [altera_generic_component 1.0]
Progress: Parameterizing module dma_control_0
Progress: Adding onchip_memory2_0 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ep_g3x8_avmm256.dma_control_0.RdDMA_Tx/DUT.rd_ast_rx: Ready latency is 0 for source and 3 for sink. Avalon-ST Adapter will be inserted..
Info: ep_g3x8_avmm256.dma_control_0.WrDMA_Tx/DUT.wr_ast_rx: Ready latency is 0 for source and 3 for sink. Avalon-ST Adapter will be inserted..
Warning: ep_g3x8_avmm256.DUT: DUT.intx_intfc must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ep_g3x8_avmm256.DUT.cra: DUT.cra must be connected to an Avalon-MM master or exported
Info: ep_g3x8_avmm256: "Transforming system: ep_g3x8_avmm256"
Info: ep_g3x8_avmm256: Running transform generation_view_transform
Info: ep_g3x8_avmm256: Running transform generation_view_transform took 0.000s
Info: ep_g3x8_avmm256: Running transform interconnect_transform_chooser
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has address signal 64 bit wide, but the slave is 10 bit wide.
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has burstcount signal 5 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master DUT.dma_wr_master and slave onchip_memory2_0.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: ep_g3x8_avmm256: Running transform interconnect_transform_chooser took 2.644s
Info: mm_interconnect_0: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.233s
Info: mm_interconnect_1: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: Running transform interconnect_transform_chooser took 0.474s
Info: mm_interconnect_2: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: Running transform interconnect_transform_chooser took 0.152s
Info: mm_interconnect_3: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: Running transform interconnect_transform_chooser took 0.281s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.008s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.008s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.008s
Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser took 0.008s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.009s
Info: ep_g3x8_avmm256: "Naming system components in system: ep_g3x8_avmm256"
Info: ep_g3x8_avmm256: "Processing generation queue"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_DUT"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_clk_0"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_dma_control_0"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_onchip_memory2_0"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_mm_interconnect_171_7t36psq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_mm_interconnect_171_m6w4bsa"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_mm_interconnect_171_glb5asi"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_mm_interconnect_171_66vd26y"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_avalon_st_adapter_171_5moluky"
Info: ep_g3x8_avmm256: "Generating: altera_reset_controller"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_master_translator"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_slave_translator"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_master_agent"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_slave_agent"
Info: ep_g3x8_avmm256: "Generating: altera_avalon_sc_fifo"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_23jcmrq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_vyttjzq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_xojy6ca"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_iamyjly"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_bdho4xy"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_lgwlboa"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_avalon_st_adapter_171_yxzsrmq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_gwxgora"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_g6qpmsi"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_tdiu6gq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_ts3z7ji"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_burst_adapter"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_eqvhaxq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_uehjzdy"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_sdxk4oa"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_cckx4ta"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_3kxwkza"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_wyhqm3q"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_36d27bi"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_width_adapter"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_avalon_st_adapter_171_l5ksb3y"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_eb7dply"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_fpb3wlq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_zgmngca"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_frt5vea"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_mhqksua"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_oruwnoi"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_router_171_j5jg6hi"
Info: ep_g3x8_avmm256: "Generating: altera_merlin_traffic_limiter"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_demultiplexer_171_wuqxuai"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_l5g5vfy"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_altera_merlin_multiplexer_171_azrzo4q"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_timing_adapter_171_cjew6aq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_error_adapter_171_nt3czwq"
Info: ep_g3x8_avmm256: "Generating: ep_g3x8_avmm256_error_adapter_171_t2hnnza"
Info: ep_g3x8_avmm256: Done "ep_g3x8_avmm256" with 51 modules, 74 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_clk_0/ep_g3x8_avmm256_clk_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_dma_control_0/ep_g3x8_avmm256_dma_control_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_onchip_memory2_0/ep_g3x8_avmm256_onchip_memory2_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/ep_g3x8_avmm256_DUT.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/ep_g3x8_avmm256.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_clk_0/ep_g3x8_avmm256_clk_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_dma_control_0/ep_g3x8_avmm256_dma_control_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_onchip_memory2_0/ep_g3x8_avmm256_onchip_memory2_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/ep_g3x8_avmm256_DUT.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/ep_g3x8_avmm256.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	28 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Platform Designer system
Info: /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256.ipx
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256.qsys --testbench=STANDARD --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma --family="Arria 10" --part=10AT115S2F45E2SG
Progress: Loading PcieDma/ep_g3x8_avmm256.qsys
Progress: Reading input file
Progress: Adding DUT [altera_generic_component 1.0]
Progress: Parameterizing module DUT
Progress: Adding clk_0 [altera_generic_component 1.0]
Progress: Parameterizing module clk_0
Progress: Adding dma_control_0 [altera_generic_component 1.0]
Progress: Parameterizing module dma_control_0
Progress: Adding onchip_memory2_0 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ep_g3x8_avmm256.dma_control_0.RdDMA_Tx/DUT.rd_ast_rx: Ready latency is 0 for source and 3 for sink. Avalon-ST Adapter will be inserted..
Info: ep_g3x8_avmm256.dma_control_0.WrDMA_Tx/DUT.wr_ast_rx: Ready latency is 0 for source and 3 for sink. Avalon-ST Adapter will be inserted..
Warning: ep_g3x8_avmm256.DUT: DUT.intx_intfc must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ep_g3x8_avmm256.DUT.cra: DUT.cra must be connected to an Avalon-MM master or exported
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx (ipx file)
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx: Loading now from components.ipx
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256.ipx
Progress: Loading PcieDma/ep_g3x8_avmm256.qsys
Info: /home/dai/WorkStation/fpga/project/intel/PcieDma/* matched 9 files in 0.01 seconds
Progress: Loading ep_g3x8_avmm256/ep_g3x8_avmm256_onchip_memory2_0.ip
Progress: Loading ep_g3x8_avmm256/ep_g3x8_avmm256_dma_control_0.ip
Progress: Loading ep_g3x8_avmm256/ep_g3x8_avmm256_clk_0.ip
Progress: Loading ep_g3x8_avmm256/ep_g3x8_avmm256_DUT.ip
Info: /home/dai/WorkStation/fpga/project/intel/PcieDma/ip/**/* matched 13 files in 0.02 seconds
Info: Reading index /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256.ipx
Info: /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256.ipx described 0 plugins, 3 paths, in 0.00 seconds
Info: /home/dai/WorkStation/fpga/project/intel/PcieDma/*/* matched 41 files in 0.00 seconds
Info: /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256.ipx described 0 plugins, 3 paths, in 0.03 seconds
Info: /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/* matched 3 files in 0.03 seconds
Info: /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/*/* matched 0 files in 0.00 seconds
Info: /home/dai/.altera.quartus/ip/17.1.2/**/* matched 0 files in 0.00 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/ip/altera/altera_components.ipx
Info: Reading index /home/tools/intelFPGA_pro/17.1/ip/altera/hw_altera_components.ipx.iipx
Info: /home/tools/intelFPGA_pro/17.1/ip/altera/hw_altera_components.ipx.iipx described 2328 plugins, 0 paths, in 0.15 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/ip/altera/sw_altera_components.ipx.iipx
Info: /home/tools/intelFPGA_pro/17.1/ip/altera/sw_altera_components.ipx.iipx described 70 plugins, 0 paths, in 0.01 seconds
Info: /home/tools/intelFPGA_pro/17.1/ip/altera/altera_components.ipx described 0 plugins, 2 paths, in 0.16 seconds
Info: /home/tools/intelFPGA_pro/17.1/ip/**/* matched 103 files in 0.16 seconds
Info: /home/tools/intelFPGA_pro/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx: Loading now from components.ipx
Info: /home/tools/intelFPGA_pro/17.1/quartus/common/librarian/factories/**/* matched 0 files in 0.00 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx described 0 plugins, 13 paths, in 0.00 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/builtin.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/builtin.ipx described 81 plugins, 0 paths, in 0.01 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/**/* matched 95 files in 0.01 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx described 0 plugins, 13 paths, in 0.20 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx matched 1 files in 0.20 seconds
Info: Running script /home/tools/intelFPGA_pro/17.1/qsys/lib/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: ep_g3x8_avmm256
Info: TB_Gen: System design is: ep_g3x8_avmm256
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property pcie_a10_hip_0_hip_ctrl EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_property CLASS_NAME
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.hip_ctrl
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.hip_ctrl
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.hip_ctrl
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.pcie_tb.class
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.pcie_tb.version
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignments 
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.pcie_tb.parameter.apps_type_hwtcl
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.pcie_tb.parameter.bfm_drive_interface_clk_hwtcl
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.pcie_tb.parameter.bfm_drive_interface_control_hwtcl
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.pcie_tb.parameter.bfm_drive_interface_npor_hwtcl
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.pcie_tb.parameter.bfm_drive_interface_pipe_hwtcl
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.pcie_tb.parameter.enable_pipe32_phyip_ser_driver_hwtcl
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.pcie_tb.parameter.gen123_lane_rate_mode_hwtcl
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.pcie_tb.parameter.lane_mask_hwtcl
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.pcie_tb.parameter.pll_refclk_freq_hwtcl
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.pcie_tb.parameter.port_type_hwtcl
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.pcie_tb.parameter.serial_sim_hwtcl
Info: send_message Info TB_Gen: Interface 'pcie_a10_hip_0_hip_ctrl' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'pcie_a10_hip_0_hip_ctrl' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' pcie_a10_hip_0_hip_ctrl.partner_intf: 'hip_ctrl'
Info: TB_Gen: Interface 'DUT_pcie_tb' pcie_a10_hip_0_hip_ctrl.partner_intf: 'hip_ctrl'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_class: 'altera_pcie_a10_tbed'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_class: 'altera_pcie_a10_tbed'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_version: '17.1'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_version: '17.1'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.apps_type_hwtcl: '6'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.apps_type_hwtcl: '6'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.bfm_drive_interface_clk_hwtcl: '1'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.bfm_drive_interface_clk_hwtcl: '1'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.bfm_drive_interface_control_hwtcl: '1'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.bfm_drive_interface_control_hwtcl: '1'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.bfm_drive_interface_npor_hwtcl: '1'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.bfm_drive_interface_npor_hwtcl: '1'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.bfm_drive_interface_pipe_hwtcl: '1'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.bfm_drive_interface_pipe_hwtcl: '1'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.enable_pipe32_phyip_ser_driver_hwtcl: '0'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.enable_pipe32_phyip_ser_driver_hwtcl: '0'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.gen123_lane_rate_mode_hwtcl: 'Gen3 (8.0 Gbps)'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.gen123_lane_rate_mode_hwtcl: 'Gen3 (8.0 Gbps)'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.lane_mask_hwtcl: 'x8'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.lane_mask_hwtcl: 'x8'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.pll_refclk_freq_hwtcl: '100 MHz'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.pll_refclk_freq_hwtcl: '100 MHz'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.port_type_hwtcl: 'Native endpoint'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.port_type_hwtcl: 'Native endpoint'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.serial_sim_hwtcl: '1'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.serial_sim_hwtcl: '1'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_params: 'apps_type_hwtcl bfm_drive_interface_clk_hwtcl bfm_drive_interface_control_hwtcl bfm_drive_interface_npor_hwtcl bfm_drive_interface_pipe_hwtcl enable_pipe32_phyip_ser_driver_hwtcl gen123_lane_rate_mode_hwtcl lane_mask_hwtcl pll_refclk_freq_hwtcl port_type_hwtcl serial_sim_hwtcl'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_params: 'apps_type_hwtcl bfm_drive_interface_clk_hwtcl bfm_drive_interface_control_hwtcl bfm_drive_interface_npor_hwtcl bfm_drive_interface_pipe_hwtcl enable_pipe32_phyip_ser_driver_hwtcl gen123_lane_rate_mode_hwtcl lane_mask_hwtcl pll_refclk_freq_hwtcl port_type_hwtcl serial_sim_hwtcl'
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignments 
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_interfaces 
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_interfaces 
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_interfaces 
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_interfaces 
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_interfaces 
Info: get_interface_property pcie_a10_hip_0_hip_ctrl EXPORT_OF
Info: get_interface_property pcie_a10_hip_0_hip_pipe EXPORT_OF
Info: get_interface_property pcie_a10_hip_0_hip_ctrl EXPORT_OF
Info: get_interface_property pcie_a10_hip_0_hip_pipe EXPORT_OF
Info: get_interface_property pcie_a10_hip_0_hip_serial EXPORT_OF
Info: get_interface_property pcie_a10_hip_0_hip_ctrl EXPORT_OF
Info: get_interface_property pcie_a10_hip_0_hip_pipe EXPORT_OF
Info: get_interface_property pcie_a10_hip_0_hip_serial EXPORT_OF
Info: get_interface_property pcie_a10_hip_0_npor EXPORT_OF
Info: get_interface_property pcie_a10_hip_0_hip_ctrl EXPORT_OF
Info: get_interface_property pcie_a10_hip_0_hip_pipe EXPORT_OF
Info: get_interface_property pcie_a10_hip_0_hip_serial EXPORT_OF
Info: get_interface_property pcie_a10_hip_0_npor EXPORT_OF
Info: get_interface_property reconfig_xcvr_clk EXPORT_OF
Info: get_interface_property reconfig_xcvr_reset EXPORT_OF
Info: get_interface_property refclk EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_property CLASS_NAME
Info: get_interface_property pcie_a10_hip_0_hip_pipe EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_property CLASS_NAME
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.hip_pipe
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.hip_pipe
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.hip_pipe
Info: send_message Info TB_Gen: Interface 'pcie_a10_hip_0_hip_pipe' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'pcie_a10_hip_0_hip_pipe' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' pcie_a10_hip_0_hip_pipe.partner_intf: 'hip_pipe'
Info: TB_Gen: Interface 'DUT_pcie_tb' pcie_a10_hip_0_hip_pipe.partner_intf: 'hip_pipe'
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_property CLASS_NAME
Info: get_interface_property pcie_a10_hip_0_hip_serial EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_property CLASS_NAME
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.hip_serial
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.hip_serial
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.hip_serial
Info: send_message Info TB_Gen: Interface 'pcie_a10_hip_0_hip_serial' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'pcie_a10_hip_0_hip_serial' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' pcie_a10_hip_0_hip_serial.partner_intf: 'hip_serial'
Info: TB_Gen: Interface 'DUT_pcie_tb' pcie_a10_hip_0_hip_serial.partner_intf: 'hip_serial'
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_property CLASS_NAME
Info: get_interface_property pcie_a10_hip_0_npor EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_property CLASS_NAME
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.npor
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.npor
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.npor
Info: send_message Info TB_Gen: Interface 'pcie_a10_hip_0_npor' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'pcie_a10_hip_0_npor' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' pcie_a10_hip_0_npor.partner_intf: 'npor'
Info: TB_Gen: Interface 'DUT_pcie_tb' pcie_a10_hip_0_npor.partner_intf: 'npor'
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_property CLASS_NAME
Info: get_interface_property reconfig_xcvr_clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: load_component clk_0
Info: get_component_property CLASS_NAME
Info: get_instance_property clk_0 CLASS_NAME
Info: load_component clk_0
Info: get_component_assignment testbench.partner.map.clk_in
Info: get_interface_property reconfig_xcvr_reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: load_component clk_0
Info: get_component_property CLASS_NAME
Info: get_instance_property clk_0 CLASS_NAME
Info: load_component clk_0
Info: get_component_assignment testbench.partner.map.clk_in_reset
Info: get_interface_property refclk EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_property CLASS_NAME
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.refclk
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.refclk
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_assignment testbench.partner.map.refclk
Info: send_message Info TB_Gen: Interface 'refclk' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'refclk' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' refclk.partner_intf: 'refclk'
Info: TB_Gen: Interface 'DUT_pcie_tb' refclk.partner_intf: 'refclk'
Info: get_instance_property DUT CLASS_NAME
Info: load_component DUT
Info: get_component_property CLASS_NAME
Info: get_module_property FILE
Info: send_message Info TB_Gen: Creating testbench system : ep_g3x8_avmm256_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : ep_g3x8_avmm256_tb with all standard BFMs
Info: create_system ep_g3x8_avmm256_tb
Info: add_instance ep_g3x8_avmm256_inst ep_g3x8_avmm256
Info: send_message Info TB_Gen: Saving testbench system: ep_g3x8_avmm256_tb.qsys
Info: TB_Gen: Saving testbench system: ep_g3x8_avmm256_tb.qsys
Info: save_system ep_g3x8_avmm256_tb.qsys
Progress: Saving changes to ep_g3x8_avmm256.qsys
Progress: Saving changes to ep_g3x8_avmm256_tb.qsys
Info: All modules have been converted to Generic Components.
Info: set_use_testbench_naming_pattern true ep_g3x8_avmm256
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interfaces ep_g3x8_avmm256_inst
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_hip_ctrl CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_hip_pipe CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_hip_serial CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_npor CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst reconfig_xcvr_clk CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst reconfig_xcvr_reset CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst refclk CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst reconfig_xcvr_clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: reconfig_xcvr_clk
Info: TB_Gen: clock_sink found: reconfig_xcvr_clk
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst reconfig_xcvr_clk CLASS_NAME
Info: add_component ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip.ip altera_avalon_clock_source ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm: Generic Component validation successful.
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_parameter_value ep_g3x8_avmm256_inst reconfig_xcvr_clk clockRate
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm
Info: set_component_parameter_value CLOCK_RATE 100000000.0
Info: set_component_parameter_value CLOCK_UNIT 1
Info: save_component 
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst reconfig_xcvr_clk CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm CLASS_NAME
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm CLASS_NAME
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm.clk ep_g3x8_avmm256_inst.reconfig_xcvr_clk
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst reconfig_xcvr_reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reconfig_xcvr_reset
Info: TB_Gen: reset_sink found: reconfig_xcvr_reset
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst reconfig_xcvr_reset CLASS_NAME
Info: add_component ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip.ip altera_avalon_reset_source ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm: Generic Component validation successful.
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_ports ep_g3x8_avmm256_inst reconfig_xcvr_reset
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_port_property ep_g3x8_avmm256_inst reconfig_xcvr_reset reconfig_xcvr_reset_reset_n ROLE
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_port_property ep_g3x8_avmm256_inst reconfig_xcvr_reset reconfig_xcvr_reset_reset_n ROLE
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm
Info: set_component_parameter_value ASSERT_HIGH_RESET 0
Info: set_component_parameter_value INITIAL_RESET_CYCLES 50
Info: save_component 
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm CLASS_NAME
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm
Info: get_component_interfaces 
Info: get_instance_property ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm CLASS_NAME
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm CLASS_NAME
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_parameter_value ep_g3x8_avmm256_inst reconfig_xcvr_reset associatedClock
Info: get_instance_property ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm CLASS_NAME
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm CLASS_NAME
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: send_message Warning TB_Gen: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm is not associated to any clock; connecting ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm to 'ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm.clk'
Warning: TB_Gen: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm is not associated to any clock; connecting ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm to 'ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm.clk'
Info: add_connection ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm.clk ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.clk
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst reconfig_xcvr_reset CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm CLASS_NAME
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm
Info: get_component_interfaces 
Info: get_instance_property ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm CLASS_NAME
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm CLASS_NAME
Info: load_component ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: add_connection ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.reset ep_g3x8_avmm256_inst.reconfig_xcvr_reset
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst refclk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink (for partner module) found: refclk
Info: TB_Gen: clock_sink (for partner module) found: refclk
Info: add_component DUT_pcie_tb DUT_pcie_tb_ip.ip altera_pcie_a10_tbed DUT_pcie_tb
Info: DUT_pcie_tb: Generic Component validation successful.
Info: load_component DUT_pcie_tb
Info: set_component_parameter_value apps_type_hwtcl 6
Info: set_component_parameter_value bfm_drive_interface_clk_hwtcl 1
Info: set_component_parameter_value bfm_drive_interface_control_hwtcl 1
Info: set_component_parameter_value bfm_drive_interface_npor_hwtcl 1
Info: set_component_parameter_value bfm_drive_interface_pipe_hwtcl 1
Info: set_component_parameter_value enable_pipe32_phyip_ser_driver_hwtcl 0
Info: set_component_parameter_value gen123_lane_rate_mode_hwtcl Gen3 (8.0 Gbps)
Info: set_component_parameter_value lane_mask_hwtcl x8
Info: set_component_parameter_value pll_refclk_freq_hwtcl 100 MHz
Info: set_component_parameter_value port_type_hwtcl Native endpoint
Info: set_component_parameter_value serial_sim_hwtcl 1
Info: save_component 
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst refclk CLASS_NAME
Info: get_instance_property DUT_pcie_tb CLASS_NAME
Info: load_component DUT_pcie_tb
Info: get_component_interface_property refclk CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst refclk CLASS_NAME
Info: load_component DUT_pcie_tb
Info: get_component_interface_property refclk CLASS_NAME
Info: add_connection DUT_pcie_tb.refclk ep_g3x8_avmm256_inst.refclk
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_hip_ctrl CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: pcie_a10_hip_0_hip_ctrl
Info: TB_Gen: conduit_end (for partner module) found: pcie_a10_hip_0_hip_ctrl
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_hip_ctrl CLASS_NAME
Info: get_instance_property DUT_pcie_tb CLASS_NAME
Info: load_component DUT_pcie_tb
Info: get_component_interface_property hip_ctrl CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_hip_ctrl CLASS_NAME
Info: load_component DUT_pcie_tb
Info: get_component_interface_property hip_ctrl CLASS_NAME
Info: add_connection DUT_pcie_tb.hip_ctrl ep_g3x8_avmm256_inst.pcie_a10_hip_0_hip_ctrl
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_hip_pipe CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: pcie_a10_hip_0_hip_pipe
Info: TB_Gen: conduit_end (for partner module) found: pcie_a10_hip_0_hip_pipe
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_hip_pipe CLASS_NAME
Info: get_instance_property DUT_pcie_tb CLASS_NAME
Info: load_component DUT_pcie_tb
Info: get_component_interface_property hip_pipe CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_hip_pipe CLASS_NAME
Info: load_component DUT_pcie_tb
Info: get_component_interface_property hip_pipe CLASS_NAME
Info: add_connection DUT_pcie_tb.hip_pipe ep_g3x8_avmm256_inst.pcie_a10_hip_0_hip_pipe
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_hip_serial CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: pcie_a10_hip_0_hip_serial
Info: TB_Gen: conduit_end (for partner module) found: pcie_a10_hip_0_hip_serial
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_hip_serial CLASS_NAME
Info: get_instance_property DUT_pcie_tb CLASS_NAME
Info: load_component DUT_pcie_tb
Info: get_component_interface_property hip_serial CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_hip_serial CLASS_NAME
Info: load_component DUT_pcie_tb
Info: get_component_interface_property hip_serial CLASS_NAME
Info: add_connection DUT_pcie_tb.hip_serial ep_g3x8_avmm256_inst.pcie_a10_hip_0_hip_serial
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_npor CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: pcie_a10_hip_0_npor
Info: TB_Gen: conduit_end (for partner module) found: pcie_a10_hip_0_npor
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_npor CLASS_NAME
Info: get_instance_property DUT_pcie_tb CLASS_NAME
Info: load_component DUT_pcie_tb
Info: get_component_interface_property npor CLASS_NAME
Info: get_instance_property ep_g3x8_avmm256_inst CLASS_NAME
Info: get_instance_interface_property ep_g3x8_avmm256_inst pcie_a10_hip_0_npor CLASS_NAME
Info: load_component DUT_pcie_tb
Info: get_component_interface_property npor CLASS_NAME
Info: add_connection DUT_pcie_tb.npor ep_g3x8_avmm256_inst.pcie_a10_hip_0_npor
Info: send_message Info TB_Gen: Saving testbench system: ep_g3x8_avmm256_tb.qsys
Info: TB_Gen: Saving testbench system: ep_g3x8_avmm256_tb.qsys
Info: save_system ep_g3x8_avmm256_tb.qsys
Progress: Saving changes to ep_g3x8_avmm256_tb.qsys
Progress: Saving changes to ep_g3x8_avmm256.qsys
Info: All modules have been converted to Generic Components.
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb.qsys
Info: Done
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm: Elaborate: altera_reset_source
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm:            $Revision: #1 $
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm:            $Date: 2017/08/13 $
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm: Reset is negatively asserted.
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip: "Transforming system: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip"
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip: Running transform generation_view_transform
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip: Running transform generation_view_transform took 0.000s
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm: Running transform generation_view_transform
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm: Running transform generation_view_transform took 0.000s
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip: Running transform interconnect_transform_chooser
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip: "Naming system components in system: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip"
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip: "Processing generation queue"
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip: "Generating: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip"
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip: "Generating: altera_avalon_reset_source"
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip: Done "ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip.ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm: Elaborate: altera_clock_source
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip.ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm:            $Revision: #1 $
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip.ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm:            $Date: 2017/08/13 $
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip: "Transforming system: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip"
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip: Running transform generation_view_transform
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip: Running transform generation_view_transform took 0.000s
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm: Running transform generation_view_transform
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm: Running transform generation_view_transform took 0.000s
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip: Running transform interconnect_transform_chooser
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip: "Naming system components in system: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip"
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip: "Processing generation queue"
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip: "Generating: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip"
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip: "Generating: altera_avalon_clock_source"
Info: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip: Done "ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: DUT_pcie_tb_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip_tb/DUT_pcie_tb_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip --family="Arria 10" --part=10AT115S2F45E2SG
Warning: DUT_pcie_tb_ip.DUT_pcie_tb.no_connect: Interface has no signals
Info: DUT_pcie_tb_ip: "Transforming system: DUT_pcie_tb_ip"
Info: DUT_pcie_tb_ip: Running transform generation_view_transform
Info: DUT_pcie_tb_ip: Running transform generation_view_transform took 0.000s
Info: DUT_pcie_tb: Running transform generation_view_transform
Info: DUT_pcie_tb: Running transform generation_view_transform took 0.000s
Info: DUT_pcie_tb_ip: Running transform interconnect_transform_chooser
Info: DUT_pcie_tb_ip: Running transform interconnect_transform_chooser took 0.008s
Info: DUT_pcie_tb_ip: "Naming system components in system: DUT_pcie_tb_ip"
Info: DUT_pcie_tb_ip: "Processing generation queue"
Info: DUT_pcie_tb_ip: "Generating: DUT_pcie_tb_ip"
Info: DUT_pcie_tb_ip: "Generating: altpcie_a10_tbed_hwtcl"
Info: DUT_pcie_tb_ip: Done "DUT_pcie_tb_ip" with 2 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb --family="Arria 10" --part=10AT115S2F45E2SG
Progress: Loading ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb.qsys
Progress: Reading input file
Progress: Adding DUT_pcie_tb [altera_generic_component 1.0]
Progress: Parameterizing module DUT_pcie_tb
Progress: Adding ep_g3x8_avmm256_inst [altera_generic_component 1.0]
Progress: Parameterizing module ep_g3x8_avmm256_inst
Progress: Adding ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm [altera_generic_component 1.0]
Progress: Parameterizing module ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm
Progress: Adding ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm [altera_generic_component 1.0]
Progress: Parameterizing module ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: ep_g3x8_avmm256_tb.DUT_pcie_tb: Warnings found in IP parameterization.
Warning: ep_g3x8_avmm256_tb.DUT_pcie_tb.no_connect: Interface has no signals
Info: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst.dma_control_0.RdDMA_Tx/DUT.rd_ast_rx: Ready latency is 0 for source and 3 for sink. Avalon-ST Adapter will be inserted..
Info: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst.dma_control_0.WrDMA_Tx/DUT.wr_ast_rx: Ready latency is 0 for source and 3 for sink. Avalon-ST Adapter will be inserted..
Warning: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst.DUT: DUT.intx_intfc must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst.DUT.cra: DUT.cra must be connected to an Avalon-MM master or exported
Info: ep_g3x8_avmm256_tb: "Transforming system: ep_g3x8_avmm256_tb"
Info: ep_g3x8_avmm256_tb: Running transform generation_view_transform
Info: ep_g3x8_avmm256_tb: Running transform generation_view_transform took 0.000s
Info: ep_g3x8_avmm256_inst: Running transform generation_view_transform
Info: ep_g3x8_avmm256_inst: Running transform generation_view_transform took 0.000s
Info: ep_g3x8_avmm256_tb: Running transform interconnect_transform_chooser
Info: ep_g3x8_avmm256_tb: Running transform interconnect_transform_chooser took 0.009s
Info: ep_g3x8_avmm256_tb: "Naming system components in system: ep_g3x8_avmm256_tb"
Info: ep_g3x8_avmm256_tb: "Processing generation queue"
Info: ep_g3x8_avmm256_tb: "Generating: ep_g3x8_avmm256_tb"
Info: ep_g3x8_avmm256_tb: "Generating: DUT_pcie_tb_ip"
Info: ep_g3x8_avmm256_tb: "Generating: ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip"
Info: ep_g3x8_avmm256_tb: "Generating: ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip"
Info: ep_g3x8_avmm256_tb: Done "ep_g3x8_avmm256_tb" with 5 modules, 1 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_clk_0/ep_g3x8_avmm256_clk_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_dma_control_0/ep_g3x8_avmm256_dma_control_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_onchip_memory2_0/ep_g3x8_avmm256_onchip_memory2_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/ep_g3x8_avmm256_DUT.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/ep_g3x8_avmm256.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip/ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip/ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/DUT_pcie_tb_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_clk_0/ep_g3x8_avmm256_clk_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_dma_control_0/ep_g3x8_avmm256_dma_control_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_onchip_memory2_0/ep_g3x8_avmm256_onchip_memory2_0.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/ep_g3x8_avmm256_DUT.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256/ep_g3x8_avmm256.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip/ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip/ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/DUT_pcie_tb_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	35 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_tb/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
