version 3
Z:/Lab1/list3.vhf
list3
VHDL
VHDL
Z:/Lab1/test3.xwv
Clocked
-
-
1000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
X1
30000000
30000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
A0
X1
A1
X1
A2
X1
A3
X1
X2
X1
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
A0_DIFF
A1_DIFF
A2_DIFF
A3_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
X1
X2
A0
A1
A2
A3
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
