#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan 12 15:26:53 2023
# Process ID: 214599
# Current directory: /home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: liara, OS: Linux, CPU Frequency: 1778.473 MHz, CPU Physical cores: 8, Host memory: 32551 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 32789
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1717.305 ; gain = 88.992 ; free physical = 8475 ; free virtual = 13808
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xczu7ev-ffvc1156-2-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 214850
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3053.203 ; gain = 233.797 ; free physical = 5197 ; free virtual = 10626
Synthesis current peak Physical Memory [PSS] (MB): peak = 2333.000; parent = 2174.900; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.766; parent = 3060.145; children = 955.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'corr_accel' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_reg_file_RAM_T2P_BRAM_1R1W' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_reg_file_RAM_T2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_reg_file_RAM_T2P_BRAM_1R1W' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_reg_file_RAM_T2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_recv_data_burst' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_recv_data_burst.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_recv_data_burst_Pipeline_VITIS_LOOP_40_1' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_recv_data_burst_Pipeline_VITIS_LOOP_40_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_flow_control_loop_pipe_sequential_init' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_flow_control_loop_pipe_sequential_init' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_recv_data_burst_Pipeline_VITIS_LOOP_40_1' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_recv_data_burst_Pipeline_VITIS_LOOP_40_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_recv_data_burst' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_recv_data_burst.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_compute' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_compute.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_mux_21_16_1_1' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_mux_21_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_mux_21_16_1_1' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_mux_21_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_compute' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_compute.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_send_data_burst' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_send_data_burst.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_mux_83_16_1_1' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_mux_83_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_mux_83_16_1_1' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_mux_83_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_send_data_burst' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_send_data_burst.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_control_s_axi' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_control_s_axi.v:233]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_control_s_axi' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_store' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_fifo' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_srl' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_srl' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_fifo' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_fifo__parameterized0' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_mem' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_mem' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_fifo__parameterized0' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_fifo__parameterized1' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_srl__parameterized0' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_srl__parameterized0' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_fifo__parameterized1' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_fifo__parameterized2' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_srl__parameterized1' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_srl__parameterized1' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_fifo__parameterized2' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_store' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_load' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_fifo__parameterized3' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_mem__parameterized0' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_mem__parameterized0' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_fifo__parameterized3' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_load' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_write' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_reg_slice' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_reg_slice' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_fifo__parameterized4' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_srl__parameterized2' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_srl__parameterized2' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_fifo__parameterized4' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_throttle' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_reg_slice__parameterized0' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_reg_slice__parameterized0' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_fifo__parameterized5' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_srl__parameterized3' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_srl__parameterized3' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_fifo__parameterized5' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_fifo__parameterized6' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_srl__parameterized4' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_srl__parameterized4' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_fifo__parameterized6' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_throttle' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_reg_slice__parameterized1' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_reg_slice__parameterized1' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_write' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_read' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_data_m_axi_reg_slice__parameterized2' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_reg_slice__parameterized2' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi_read' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_data_m_axi' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_data_m_axi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5696/hdl/verilog/corr_accel_control_s_axi.v:316]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module corr_accel_data_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module corr_accel_data_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module corr_accel_data_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module corr_accel_data_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module corr_accel_data_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module corr_accel_data_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module corr_accel_data_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module corr_accel_data_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module corr_accel_data_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module corr_accel_data_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_AWREADY in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_ARREADY in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RVALID in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[63] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[62] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[61] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[60] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[59] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[58] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[57] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[56] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[55] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[54] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[53] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[52] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[51] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[50] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[49] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[48] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[47] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[46] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[45] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[44] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[43] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[42] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[41] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[40] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[39] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[38] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[37] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[36] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[35] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[34] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[33] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[32] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[31] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[30] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[29] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[28] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[27] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[26] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[25] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[24] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[23] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[22] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[21] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[20] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[19] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[18] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[17] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[16] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[15] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[14] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[13] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[12] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[11] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[10] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[9] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[8] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[7] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[6] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[5] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[4] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[3] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[2] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[1] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RDATA[0] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RLAST in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RID[0] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RFIFONUM[8] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RFIFONUM[7] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RFIFONUM[6] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RFIFONUM[5] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RFIFONUM[4] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RFIFONUM[3] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RFIFONUM[2] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RFIFONUM[1] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RFIFONUM[0] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RUSER[0] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RRESP[1] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_RRESP[0] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_BVALID in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_BRESP[1] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_BRESP[0] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_BID[0] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_data_BUSER[0] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln85[60] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln85[59] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln85[58] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln85[57] in module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3157.109 ; gain = 337.703 ; free physical = 5091 ; free virtual = 10528
Synthesis current peak Physical Memory [PSS] (MB): peak = 2418.165; parent = 2260.068; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4112.734; parent = 3157.113; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3174.922 ; gain = 355.516 ; free physical = 5079 ; free virtual = 10516
Synthesis current peak Physical Memory [PSS] (MB): peak = 2418.165; parent = 2260.068; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4130.547; parent = 3174.926; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3174.922 ; gain = 355.516 ; free physical = 5079 ; free virtual = 10516
Synthesis current peak Physical Memory [PSS] (MB): peak = 2418.165; parent = 2260.068; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4130.547; parent = 3174.926; children = 955.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3174.922 ; gain = 0.000 ; free physical = 5005 ; free virtual = 10477
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/corr_accel_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3342.641 ; gain = 0.000 ; free physical = 4948 ; free virtual = 10433
Finished Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/corr_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3342.641 ; gain = 0.000 ; free physical = 4947 ; free virtual = 10432
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3342.641 ; gain = 0.000 ; free physical = 4944 ; free virtual = 10429
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3342.641 ; gain = 523.234 ; free physical = 5527 ; free virtual = 10984
Synthesis current peak Physical Memory [PSS] (MB): peak = 2418.165; parent = 2260.068; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4298.266; parent = 3342.645; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3342.641 ; gain = 523.234 ; free physical = 5523 ; free virtual = 10980
Synthesis current peak Physical Memory [PSS] (MB): peak = 2418.165; parent = 2260.068; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4298.266; parent = 3342.645; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3342.641 ; gain = 523.234 ; free physical = 5517 ; free virtual = 10974
Synthesis current peak Physical Memory [PSS] (MB): peak = 2418.165; parent = 2260.068; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4298.266; parent = 3342.645; children = 955.621
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'corr_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'corr_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'corr_accel_data_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'corr_accel_data_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'corr_accel_data_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'corr_accel_data_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "corr_accel_reg_file_RAM_T2P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "corr_accel_reg_file_RAM_T2P_BRAM_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'corr_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'corr_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'corr_accel_data_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'corr_accel_data_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'corr_accel_data_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'corr_accel_data_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3342.641 ; gain = 523.234 ; free physical = 5547 ; free virtual = 11007
Synthesis current peak Physical Memory [PSS] (MB): peak = 2418.165; parent = 2260.068; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4298.266; parent = 3342.645; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 10    
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 19    
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 6     
	               73 Bit    Registers := 1     
	               72 Bit    Registers := 4     
	               66 Bit    Registers := 1     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 17    
	               61 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 40    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 106   
+---RAMs : 
	              32K Bit	(2048 X 16 bit)          RAMs := 16    
	              16K Bit	(255 X 66 bit)          RAMs := 1     
	               1K Bit	(15 X 72 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 10    
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 67    
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 44    
	   2 Input    9 Bit        Muxes := 8     
	  10 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 9     
	   9 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 17    
	   2 Input    4 Bit        Muxes := 22    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 65    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 154   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_4_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_4_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_5_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_5_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_6_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_6_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_7_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_7_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_8_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_8_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_9_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_9_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_10_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_10_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_11_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_11_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_12_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_12_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_13_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_13_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_14_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_14_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_15_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_15_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module corr_accel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module corr_accel_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3342.641 ; gain = 523.234 ; free physical = 5473 ; free virtual = 10958
Synthesis current peak Physical Memory [PSS] (MB): peak = 2418.165; parent = 2260.068; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4298.266; parent = 3342.645; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst              | reg_file_U/ram_reg                       | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_1_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_2_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_3_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_4_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_5_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_6_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_7_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_8_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_9_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_10_U/ram_reg                    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_11_U/ram_reg                    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_12_U/ram_reg                    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_13_U/ram_reg                    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_14_U/ram_reg                    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_15_U/ram_reg                    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst/data_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 72(READ_FIRST)    | W |   | 15 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|inst/data_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 66(READ_FIRST)   | W |   | 255 x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3716.984 ; gain = 897.578 ; free physical = 4410 ; free virtual = 10049
Synthesis current peak Physical Memory [PSS] (MB): peak = 2917.481; parent = 2759.810; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4672.609; parent = 3716.988; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 3746.016 ; gain = 926.609 ; free physical = 4325 ; free virtual = 9964
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.352; parent = 2770.686; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4701.641; parent = 3746.020; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst              | reg_file_U/ram_reg                       | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_1_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_2_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_3_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_4_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_5_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_6_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_7_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_8_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_9_U/ram_reg                     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_10_U/ram_reg                    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_11_U/ram_reg                    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_12_U/ram_reg                    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_13_U/ram_reg                    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_14_U/ram_reg                    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst              | reg_file_15_U/ram_reg                    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst/data_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 72(READ_FIRST)    | W |   | 15 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|inst/data_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 66(READ_FIRST)   | W |   | 255 x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 3757.039 ; gain = 937.633 ; free physical = 4314 ; free virtual = 9957
Synthesis current peak Physical Memory [PSS] (MB): peak = 2935.559; parent = 2777.893; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4712.664; parent = 3757.043; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 3767.945 ; gain = 948.539 ; free physical = 4284 ; free virtual = 9928
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.104; parent = 2778.446; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4723.570; parent = 3767.949; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 3767.945 ; gain = 948.539 ; free physical = 4296 ; free virtual = 9939
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.104; parent = 2778.446; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4723.570; parent = 3767.949; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 3767.945 ; gain = 948.539 ; free physical = 4297 ; free virtual = 9940
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.319; parent = 2778.664; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4723.570; parent = 3767.949; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 3767.945 ; gain = 948.539 ; free physical = 4297 ; free virtual = 9940
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.319; parent = 2778.664; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4723.570; parent = 3767.949; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 3767.945 ; gain = 948.539 ; free physical = 4297 ; free virtual = 9940
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.940; parent = 2779.285; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4723.570; parent = 3767.949; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 3767.945 ; gain = 948.539 ; free physical = 4297 ; free virtual = 9940
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.944; parent = 2779.289; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4723.570; parent = 3767.949; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 73     | 73         | 73     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    98|
|2     |LUT1     |    36|
|3     |LUT2     |   137|
|4     |LUT3     |   414|
|5     |LUT4     |   511|
|6     |LUT5     |   362|
|7     |LUT6     |   438|
|8     |MUXF7    |    64|
|9     |RAMB36E2 |    18|
|12    |SRL16E   |   269|
|13    |FDRE     |  2696|
|14    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 3767.945 ; gain = 948.539 ; free physical = 4297 ; free virtual = 9940
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.944; parent = 2779.289; children = 158.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4723.570; parent = 3767.949; children = 955.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 122 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 3767.945 ; gain = 780.820 ; free physical = 4334 ; free virtual = 9978
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 3767.953 ; gain = 948.539 ; free physical = 4334 ; free virtual = 9978
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3775.945 ; gain = 0.000 ; free physical = 4463 ; free virtual = 10107
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3818.801 ; gain = 0.000 ; free physical = 4393 ; free virtual = 10037
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 855db2a4
INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 3818.801 ; gain = 2034.262 ; free physical = 4627 ; free virtual = 10270
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 4eeb6ea83191007a
INFO: [Coretcl 2-1174] Renamed 59 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 12 15:28:45 2023...
