# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../project_example/project_example.srcs/sources_1/new/ALU.v" \
"../../../../../project_example/project_example.srcs/sources_1/new/DataMem.v" \
"../../../../../project_example/project_example.srcs/sources_1/new/Datapath.v" \
"../../../../../project_example/project_example.srcs/sources_1/new/FlipFlop.v" \
"../../../../../project_example/project_example.srcs/sources_1/new/Imm_Gen.v" \
"../../../../../project_example/project_example.srcs/sources_1/new/InstMem.v" \
"../../../../../project_example/project_example.srcs/sources_1/new/Mux.v" \
"../../../../../project_example/project_example.srcs/sources_1/new/RegFile.v" \
"../../../../../project_example/project_example.srcs/sources_1/new/tb_Datapath.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
