{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646790569766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646790569766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  8 19:49:29 2022 " "Processing started: Tue Mar  8 19:49:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646790569766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790569766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum -c sum " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum -c sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790569766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646790569875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646790569875 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(9) " "Verilog HDL information at clk_divider.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/clk_divider.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646790574505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646790574506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646790574506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574506 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sum.v(64) " "Verilog HDL information at sum.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646790574506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START sum.v(2) " "Verilog HDL Declaration information at sum.v(2): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646790574506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "units UNITS sum.v(23) " "Verilog HDL Declaration information at sum.v(23): object \"units\" differs only in case from object \"UNITS\" in the same scope" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646790574506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decenas DECENAS sum.v(23) " "Verilog HDL Declaration information at sum.v(23): object \"decenas\" differs only in case from object \"DECENAS\" in the same scope" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646790574506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "centenas CENTENAS sum.v(23) " "Verilog HDL Declaration information at sum.v(23): object \"centenas\" differs only in case from object \"CENTENAS\" in the same scope" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646790574506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.v 1 1 " "Found 1 design units, including 1 entities, in source file sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646790574506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646790574507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_tb " "Found entity 1: sum_tb" {  } { { "sum_tb.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646790574507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sum " "Elaborating entity \"sum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646790574532 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "target sum.v(12) " "Verilog HDL or VHDL warning at sum.v(12): object \"target\" assigned a value but never read" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646790574533 "|sum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start sum.v(77) " "Verilog HDL Always Construct warning at sum.v(77): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646790574533 "|sum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counterMax sum.v(94) " "Verilog HDL Always Construct warning at sum.v(94): variable \"counterMax\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646790574533 "|sum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start sum.v(107) " "Verilog HDL Always Construct warning at sum.v(107): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646790574533 "|sum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "accumulator sum.v(115) " "Verilog HDL Always Construct warning at sum.v(115): variable \"accumulator\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646790574534 "|sum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sum.v(115) " "Verilog HDL assignment warning at sum.v(115): truncated value with size 32 to match size of target (6)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646790574534 "|sum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "accumulator sum.v(116) " "Verilog HDL Always Construct warning at sum.v(116): variable \"accumulator\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646790574534 "|sum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sum.v(116) " "Verilog HDL assignment warning at sum.v(116): truncated value with size 32 to match size of target (6)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646790574534 "|sum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "accumulator sum.v(117) " "Verilog HDL Always Construct warning at sum.v(117): variable \"accumulator\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646790574534 "|sum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sum.v(117) " "Verilog HDL assignment warning at sum.v(117): truncated value with size 32 to match size of target (6)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646790574534 "|sum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hardReset sum.v(64) " "Verilog HDL Always Construct warning at sum.v(64): inferring latch(es) for variable \"hardReset\", which holds its previous value in one or more paths through the always construct" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646790574534 "|sum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "accumulator sum.v(64) " "Verilog HDL Always Construct warning at sum.v(64): inferring latch(es) for variable \"accumulator\", which holds its previous value in one or more paths through the always construct" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646790574534 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[0\] sum.v(64) " "Inferred latch for \"accumulator\[0\]\" at sum.v(64)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574535 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[1\] sum.v(64) " "Inferred latch for \"accumulator\[1\]\" at sum.v(64)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574535 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[2\] sum.v(64) " "Inferred latch for \"accumulator\[2\]\" at sum.v(64)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574535 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[3\] sum.v(64) " "Inferred latch for \"accumulator\[3\]\" at sum.v(64)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574535 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[4\] sum.v(64) " "Inferred latch for \"accumulator\[4\]\" at sum.v(64)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574535 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[5\] sum.v(64) " "Inferred latch for \"accumulator\[5\]\" at sum.v(64)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574535 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[6\] sum.v(64) " "Inferred latch for \"accumulator\[6\]\" at sum.v(64)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574535 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[7\] sum.v(64) " "Inferred latch for \"accumulator\[7\]\" at sum.v(64)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574535 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[8\] sum.v(64) " "Inferred latch for \"accumulator\[8\]\" at sum.v(64)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574535 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[9\] sum.v(64) " "Inferred latch for \"accumulator\[9\]\" at sum.v(64)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574535 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[10\] sum.v(64) " "Inferred latch for \"accumulator\[10\]\" at sum.v(64)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574535 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hardReset sum.v(64) " "Inferred latch for \"hardReset\" at sum.v(64)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574535 "|sum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:New_Clock " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:New_Clock\"" {  } { { "sum.v" "New_Clock" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646790574539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:COUNT " "Elaborating entity \"counter\" for hierarchy \"counter:COUNT\"" {  } { { "sum.v" "COUNT" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646790574539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 counter.v(22) " "Verilog HDL assignment warning at counter.v(22): truncated value with size 32 to match size of target (11)" {  } { { "counter.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/counter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646790574539 "|sum|counter:COUNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:UNITS " "Elaborating entity \"BCD\" for hierarchy \"BCD:UNITS\"" {  } { { "sum.v" "UNITS" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646790574540 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "sum.v" "Mod0" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646790574675 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646790574675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646790574697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646790574697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646790574697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646790574697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646790574697 ""}  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646790574697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mll " "Found entity 1: lpm_divide_mll" {  } { { "db/lpm_divide_mll.tdf" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/db/lpm_divide_mll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646790574718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646790574719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/db/alt_u_div_khe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646790574723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646790574745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646790574766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790574766 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646790574874 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "accumulator\[2\] accumulator\[0\] " "Duplicate LATCH primitive \"accumulator\[2\]\" merged with LATCH primitive \"accumulator\[0\]\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1646790574879 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1646790574879 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_units\[0\] GND " "Pin \"display_units\[0\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_units[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_units\[2\] GND " "Pin \"display_units\[2\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_units[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_units\[3\] GND " "Pin \"display_units\[3\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_units[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_units\[5\] GND " "Pin \"display_units\[5\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_units[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_decenas\[0\] GND " "Pin \"display_decenas\[0\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_decenas[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_decenas\[1\] GND " "Pin \"display_decenas\[1\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_decenas[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_decenas\[2\] GND " "Pin \"display_decenas\[2\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_decenas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_decenas\[3\] GND " "Pin \"display_decenas\[3\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_decenas[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_decenas\[4\] GND " "Pin \"display_decenas\[4\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_decenas[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_decenas\[5\] GND " "Pin \"display_decenas\[5\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_decenas[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_decenas\[6\] VCC " "Pin \"display_decenas\[6\]\" is stuck at VCC" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_decenas[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_centenas\[0\] GND " "Pin \"display_centenas\[0\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_centenas[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_centenas\[1\] GND " "Pin \"display_centenas\[1\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_centenas[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_centenas\[2\] GND " "Pin \"display_centenas\[2\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_centenas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_centenas\[3\] GND " "Pin \"display_centenas\[3\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_centenas[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_centenas\[4\] GND " "Pin \"display_centenas\[4\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_centenas[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_centenas\[5\] GND " "Pin \"display_centenas\[5\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_centenas[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_centenas\[6\] VCC " "Pin \"display_centenas\[6\]\" is stuck at VCC" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646790574889 "|sum|display_centenas[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646790574889 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646790574931 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646790575145 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/paok/Documents/Verilog_Labs/Sumatoria/output_files/sum.map.smsg " "Generated suppressed messages file /home/paok/Documents/Verilog_Labs/Sumatoria/output_files/sum.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790575156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646790575201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646790575201 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646790575218 "|sum|data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646790575218 "|sum|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646790575218 "|sum|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646790575218 "|sum|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[4\] " "No output dependent on input pin \"data\[4\]\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646790575218 "|sum|data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[5\] " "No output dependent on input pin \"data\[5\]\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646790575218 "|sum|data[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646790575218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646790575219 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646790575219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646790575219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646790575219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646790575223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  8 19:49:35 2022 " "Processing ended: Tue Mar  8 19:49:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646790575223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646790575223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646790575223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646790575223 ""}
