WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2511628 heartbeat IPC: 3.981 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2511629 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 39 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2511629 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 42915060 heartbeat IPC: 0.2475 cumulative IPC: 0.2475 (Simulation time: 00 hr 05 min 37 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 40403432 cumulative IPC: 0.2475 (Simulation time: 00 hr 05 min 37 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 40403432 cumulative IPC: 0.2475 (Simulation time: 00 hr 05 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/lbm_564B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2475 instructions: 10000002 cycles: 40403432
CPU 0 Branch Prediction Accuracy: 98.98% MPKI: 0.118 Average ROB Occupancy at Mispredict: 173.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.118
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     518492 HIT:     222497 MISS:     295995
LLC LOAD         ACCESS:      73999 HIT:          0 MISS:      73999
LLC RFO          ACCESS:     222986 HIT:       1016 MISS:     221970
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     221462 HIT:     221460 MISS:          2
LLC TRANSLATION  ACCESS:         45 HIT:         21 MISS:         24
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1703 cycles
cpu0_DTLB TOTAL        ACCESS:    1669283 HIT:    1663757 MISS:       5526
cpu0_DTLB LOAD         ACCESS:    1669283 HIT:    1663757 MISS:       5526
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 237 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2018739 HIT:     998254 MISS:    1020485
cpu0_L1D LOAD         ACCESS:     997205 HIT:     404981 MISS:     592224
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1016901 HIT:     592777 MISS:     424124
cpu0_L1D TRANSLATION  ACCESS:       4633 HIT:        496 MISS:       4137
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 454.9 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     912258 HIT:     615228 MISS:     297030
cpu0_L2C LOAD         ACCESS:      73999 HIT:          0 MISS:      73999
cpu0_L2C RFO          ACCESS:     417041 HIT:     194055 MISS:     222986
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     417081 HIT:     417081 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       4137 HIT:       4092 MISS:         45
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1718 cycles
cpu0_STLB TOTAL        ACCESS:       4629 HIT:          0 MISS:       4629
cpu0_STLB LOAD         ACCESS:       4629 HIT:          0 MISS:       4629
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 290.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      22716
  ROW_BUFFER_MISS:     273270
 AVG DBUS CONGESTED CYCLE: 3.98
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      10163
  FULL:     209631
