############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
############################################################
set_directive_interface -mode s_axilite -register "dateport"
set_directive_interface -mode s_axilite -register "dateport" date
set_directive_interface -mode s_axilite -register "dateport" signal
set_directive_interface -mode s_axilite -register "dateport" led
set_directive_interface -mode s_axilite -register "dateport" signal_out
set_directive_pipeline "C1_conv/C1_conv_label2"
set_directive_pipeline "C1_conv/C1_conv_label0"
set_directive_pipeline "C1_conv/C1_conv_label0"
set_directive_pipeline "C1_conv/C1_conv_label3"
set_directive_pipeline "C3_conv/C3_conv_label4"
set_directive_pipeline "C3_conv/C3_conv_label1"
set_directive_pipeline "C5_conv/C5_conv_label2"
set_directive_pipeline "DS4_layer/DS4_layer_label1"
set_directive_pipeline "DS4_layer/DS4_layer_label3"
set_directive_pipeline "DS2_layer/DS2_layer_label1"
set_directive_pipeline "DS2_layer/DS2_layer_label4"
set_directive_pipeline "update_C1/update_C1_label0"
set_directive_pipeline "update_C1/update_C1_label5"
set_directive_pipeline "update_C3/update_C3_label3"
set_directive_pipeline "update_C3/update_C3_label6"
set_directive_pipeline "update_C5/update_C5_label7"
set_directive_pipeline "update_C5/update_C5_label8"
set_directive_pipeline "upadteall/upadteall_label2"
