;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <332
	ADD 30, 9
	SUB 0, @12
	ADD <-30, 9
	SUB 8, @0
	SUB 3, @150
	SUB 0, @12
	SUB @121, 106
	SUB @627, 6
	SUB 0, @12
	JMZ 0, <2
	SPL 0, <802
	ADD 270, 60
	SUB @121, 103
	SPL 0, 98
	SUB #0, -80
	SPL 0, <332
	JMZ 0, <2
	SUB #0, -80
	JMZ 0, <2
	JMZ <627, 6
	SPL 0, <332
	ADD #270, 0
	SUB @0, @2
	SUB 0, <-0
	SUB 0, @12
	SUB #12, @201
	CMP 700, 0
	SUB 30, 9
	ADD 270, 60
	SUB 300, 90
	ADD #270, 0
	MOV 7, <20
	MOV 7, <20
	SUB @0, @2
	SUB @0, @2
	JMN 0, 9
	JMN 0, 9
	JMN @12, #201
	MOV -1, <-20
	SUB 8, @0
	MOV -1, <-20
	MOV 7, <20
	SPL 0, 98
	CMP #7, @-120
	JMZ <627, 6
