

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s'
================================================================
* Date:           Sun May  4 16:36:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  14.121 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      170|      170|  5.100 us|  5.100 us|  169|  169|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      168|      168|         1|          1|          1|   169|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    460|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     54|    -|
|Register         |        -|   -|     11|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     11|    514|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln52_6_fu_427_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_7_fu_605_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_8_fu_783_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_fu_249_p2                |         +|   0|  0|  14|           6|           6|
    |i_fu_894_p2                       |         +|   0|  0|  15|           8|           1|
    |and_ln52_10_fu_417_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln52_11_fu_595_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln52_12_fu_773_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_239_p2                |       and|   0|  0|   2|           1|           1|
    |empty_54_fu_469_p2                |       and|   0|  0|   2|           1|           1|
    |empty_55_fu_647_p2                |       and|   0|  0|   2|           1|           1|
    |empty_56_fu_825_p2                |       and|   0|  0|   2|           1|           1|
    |empty_fu_291_p2                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_900_p2               |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln51_6_fu_347_p2             |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_7_fu_525_p2             |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_8_fu_703_p2             |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_fu_175_p2               |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln52_13_fu_265_p2            |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_14_fu_389_p2            |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_15_fu_443_p2            |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_16_fu_567_p2            |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_17_fu_621_p2            |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_18_fu_745_p2            |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_19_fu_799_p2            |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_fu_211_p2               |      icmp|   0|  0|  11|           3|           1|
    |and_ln52_24_fu_285_p2             |        or|   0|  0|   2|           1|           1|
    |and_ln52_26_fu_463_p2             |        or|   0|  0|   2|           1|           1|
    |and_ln52_28_fu_641_p2             |        or|   0|  0|   2|           1|           1|
    |and_ln52_30_fu_819_p2             |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln52_20_fu_297_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_21_fu_309_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_22_fu_411_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_23_fu_475_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_24_fu_487_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_25_fu_589_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_26_fu_653_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_27_fu_665_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_28_fu_767_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_29_fu_831_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_30_fu_843_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_fu_233_p2                 |        or|   0|  0|   2|           1|           1|
    |out_data_6_fu_517_p3              |    select|   0|  0|   6|           1|           6|
    |out_data_7_fu_695_p3              |    select|   0|  0|   6|           1|           6|
    |out_data_8_fu_873_p3              |    select|   0|  0|   6|           1|           6|
    |out_data_fu_339_p3                |    select|   0|  0|   6|           1|           6|
    |select_ln52_20_fu_323_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_21_fu_331_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_22_fu_493_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln52_23_fu_501_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_24_fu_509_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_25_fu_671_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln52_26_fu_679_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_27_fu_687_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_28_fu_849_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln52_29_fu_857_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_30_fu_865_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_fu_315_p3             |    select|   0|  0|   6|           1|           1|
    |not_tmp_106_fu_635_p2             |       xor|   0|  0|   2|           1|           2|
    |not_tmp_113_fu_813_p2             |       xor|   0|  0|   2|           1|           2|
    |not_tmp_92_fu_279_p2              |       xor|   0|  0|   2|           1|           2|
    |not_tmp_99_fu_457_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_6_fu_481_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_7_fu_659_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_8_fu_837_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_fu_303_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 460|         213|         162|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load  |   9|          2|    8|         16|
    |i1_fu_116                 |   9|          2|    8|         16|
    |layer6_out_blk_n          |   9|          2|    1|          2|
    |layer8_out_blk_n          |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  54|         12|   20|         40|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_fu_116       |  8|   0|    8|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 11|   0|   11|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8>|  return value|
|layer6_out_dout            |   in|   76|     ap_fifo|                                                            layer6_out|       pointer|
|layer6_out_empty_n         |   in|    1|     ap_fifo|                                                            layer6_out|       pointer|
|layer6_out_read            |  out|    1|     ap_fifo|                                                            layer6_out|       pointer|
|layer6_out_num_data_valid  |   in|    9|     ap_fifo|                                                            layer6_out|       pointer|
|layer6_out_fifo_cap        |   in|    9|     ap_fifo|                                                            layer6_out|       pointer|
|layer8_out_din             |  out|   24|     ap_fifo|                                                            layer8_out|       pointer|
|layer8_out_full_n          |   in|    1|     ap_fifo|                                                            layer8_out|       pointer|
|layer8_out_write           |  out|    1|     ap_fifo|                                                            layer8_out|       pointer|
|layer8_out_num_data_valid  |   in|    9|     ap_fifo|                                                            layer8_out|       pointer|
|layer8_out_fifo_cap        |   in|    9|     ap_fifo|                                                            layer8_out|       pointer|
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

