|key_input
A <= num_out[6].DB_MAX_OUTPUT_PORT_TYPE
RK1 => keyboard_debounce:inst10.col_in[2]
RK2 => keyboard_debounce:inst10.col_in[1]
RK3 => keyboard_debounce:inst10.col_in[0]
clk => clk_gen:inst5.clock
B <= num_out[5].DB_MAX_OUTPUT_PORT_TYPE
C <= num_out[4].DB_MAX_OUTPUT_PORT_TYPE
D <= num_out[3].DB_MAX_OUTPUT_PORT_TYPE
E <= num_out[2].DB_MAX_OUTPUT_PORT_TYPE
F <= num_out[1].DB_MAX_OUTPUT_PORT_TYPE
G <= num_out[0].DB_MAX_OUTPUT_PORT_TYPE
DE1 <= z[2].DB_MAX_OUTPUT_PORT_TYPE
DE2 <= z[1].DB_MAX_OUTPUT_PORT_TYPE
DE3 <= z[0].DB_MAX_OUTPUT_PORT_TYPE


|key_input|seg7:inst1
row[0] => Mux14.IN10
row[0] => Mux15.IN10
row[0] => Mux16.IN10
row[0] => Mux17.IN10
row[0] => Mux18.IN10
row[0] => Mux19.IN10
row[0] => Mux20.IN10
row[1] => Mux14.IN9
row[1] => Mux15.IN9
row[1] => Mux16.IN9
row[1] => Mux17.IN9
row[1] => Mux18.IN9
row[1] => Mux19.IN9
row[1] => Mux20.IN9
row[2] => Mux14.IN8
row[2] => Mux15.IN8
row[2] => Mux16.IN8
row[2] => Mux17.IN8
row[2] => Mux18.IN8
row[2] => Mux19.IN8
row[2] => Mux20.IN8
num_a[0] => Mux0.IN19
num_a[0] => Mux1.IN19
num_a[0] => Mux2.IN19
num_a[0] => Mux3.IN19
num_a[0] => Mux4.IN19
num_a[0] => Mux5.IN19
num_a[0] => Mux6.IN19
num_a[1] => Mux0.IN18
num_a[1] => Mux1.IN18
num_a[1] => Mux2.IN18
num_a[1] => Mux3.IN18
num_a[1] => Mux4.IN18
num_a[1] => Mux5.IN18
num_a[1] => Mux6.IN18
num_a[2] => Mux0.IN17
num_a[2] => Mux1.IN17
num_a[2] => Mux2.IN17
num_a[2] => Mux3.IN17
num_a[2] => Mux4.IN17
num_a[2] => Mux5.IN17
num_a[2] => Mux6.IN17
num_a[3] => Mux0.IN16
num_a[3] => Mux1.IN16
num_a[3] => Mux2.IN16
num_a[3] => Mux3.IN16
num_a[3] => Mux4.IN16
num_a[3] => Mux5.IN16
num_a[3] => Mux6.IN16
num_b[0] => Mux7.IN19
num_b[0] => Mux8.IN19
num_b[0] => Mux9.IN19
num_b[0] => Mux10.IN19
num_b[0] => Mux11.IN19
num_b[0] => Mux12.IN19
num_b[0] => Mux13.IN19
num_b[1] => Mux7.IN18
num_b[1] => Mux8.IN18
num_b[1] => Mux9.IN18
num_b[1] => Mux10.IN18
num_b[1] => Mux11.IN18
num_b[1] => Mux12.IN18
num_b[1] => Mux13.IN18
num_b[2] => Mux7.IN17
num_b[2] => Mux8.IN17
num_b[2] => Mux9.IN17
num_b[2] => Mux10.IN17
num_b[2] => Mux11.IN17
num_b[2] => Mux12.IN17
num_b[2] => Mux13.IN17
num_b[3] => Mux7.IN16
num_b[3] => Mux8.IN16
num_b[3] => Mux9.IN16
num_b[3] => Mux10.IN16
num_b[3] => Mux11.IN16
num_b[3] => Mux12.IN16
num_b[3] => Mux13.IN16
num_out[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
num_out[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
num_out[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
num_out[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
num_out[4] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
num_out[5] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
num_out[6] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE


|key_input|keyboard:inst
row_in[0] => Mux4.IN10
row_in[0] => Mux3.IN10
row_in[0] => Mux2.IN10
row_in[0] => Mux1.IN10
row_in[0] => Mux15.IN10
row_in[0] => row_out[0].DATAIN
row_in[1] => Mux4.IN9
row_in[1] => Mux3.IN9
row_in[1] => Mux2.IN9
row_in[1] => Mux1.IN9
row_in[1] => Mux15.IN9
row_in[1] => row_out[1].DATAIN
row_in[2] => Mux4.IN8
row_in[2] => Mux3.IN8
row_in[2] => Mux2.IN8
row_in[2] => Mux1.IN8
row_in[2] => Mux15.IN8
row_in[2] => row_out[2].DATAIN
col_in[0] => Mux5.IN10
col_in[0] => Mux6.IN10
col_in[0] => Mux7.IN10
col_in[0] => Mux8.IN10
col_in[0] => Mux9.IN10
col_in[0] => Mux10.IN10
col_in[0] => Mux11.IN10
col_in[0] => Mux12.IN10
col_in[0] => Mux13.IN10
col_in[0] => Mux14.IN10
col_in[1] => Mux5.IN9
col_in[1] => Mux6.IN9
col_in[1] => Mux7.IN9
col_in[1] => Mux8.IN9
col_in[1] => Mux9.IN9
col_in[1] => Mux10.IN9
col_in[1] => Mux11.IN9
col_in[1] => Mux12.IN9
col_in[1] => Mux13.IN9
col_in[1] => Mux14.IN9
col_in[2] => Mux5.IN8
col_in[2] => Mux6.IN8
col_in[2] => Mux7.IN8
col_in[2] => Mux8.IN8
col_in[2] => Mux9.IN8
col_in[2] => Mux10.IN8
col_in[2] => Mux11.IN8
col_in[2] => Mux12.IN8
col_in[2] => Mux13.IN8
col_in[2] => Mux14.IN8
row_out[0] <= row_in[0].DB_MAX_OUTPUT_PORT_TYPE
row_out[1] <= row_in[1].DB_MAX_OUTPUT_PORT_TYPE
row_out[2] <= row_in[2].DB_MAX_OUTPUT_PORT_TYPE
ans_out[0] <= <GND>
ans_out[1] <= <VCC>
ans_out[2] <= <VCC>
ans_out[3] <= <VCC>
ans_out[4] <= <GND>
ans_out[5] <= <VCC>
ans_out[6] <= <GND>
ans_out[7] <= <GND>
ans_out[8] <= <VCC>
ans_out[9] <= <GND>
ans_out[10] <= <VCC>
ans_out[11] <= <GND>
ans_out[12] <= <VCC>
ans_out[13] <= <GND>
ans_out[14] <= <GND>
ans_out[15] <= <VCC>
a_out[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
a_out[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
a_out[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
a_out[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= <GND>
b_out[1] <= <GND>
b_out[2] <= <GND>
b_out[3] <= <GND>


|key_input|keyboard_debounce:inst10
row_in[0] => ~NO_FANOUT~
row_in[1] => ~NO_FANOUT~
row_in[2] => ~NO_FANOUT~
col_in[0] => col_out[0]$latch.DATAIN
col_in[0] => Equal1.IN2
col_in[0] => Equal2.IN2
col_in[0] => Equal3.IN0
col_in[1] => col_out[1]$latch.DATAIN
col_in[1] => Equal1.IN1
col_in[1] => Equal2.IN0
col_in[1] => Equal3.IN2
col_in[2] => col_out[2]$latch.DATAIN
col_in[2] => Equal1.IN0
col_in[2] => Equal2.IN1
col_in[2] => Equal3.IN1
col_out[0] <= col_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
col_out[1] <= col_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
col_out[2] <= col_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE


|key_input|de_change:inst9
clk => op[0].CLK
clk => op[1].CLK
clk => op[2].CLK
z[0] <= op[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= op[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= op[2].DB_MAX_OUTPUT_PORT_TYPE


|key_input|clk_gen:inst5
1KHz <= div10_t:inst3.CLK_out
clock => div10_t:inst.CLK
100Hz <= div10_t:inst4.CLK_out
10Hz <= div10_t:inst5.CLK_out
1Hz <= div10_t:inst6.CLK_out


|key_input|clk_gen:inst5|div10_t:inst3
CLK_out <= 2.DB_MAX_OUTPUT_PORT_TYPE
CLK => 5.CLK
CLK => 3.CLK
CLK => 1.CLK
CLK => 2.CLK


|key_input|clk_gen:inst5|div10_t:inst2
CLK_out <= 2.DB_MAX_OUTPUT_PORT_TYPE
CLK => 5.CLK
CLK => 3.CLK
CLK => 1.CLK
CLK => 2.CLK


|key_input|clk_gen:inst5|div10_t:inst1
CLK_out <= 2.DB_MAX_OUTPUT_PORT_TYPE
CLK => 5.CLK
CLK => 3.CLK
CLK => 1.CLK
CLK => 2.CLK


|key_input|clk_gen:inst5|div10_t:inst
CLK_out <= 2.DB_MAX_OUTPUT_PORT_TYPE
CLK => 5.CLK
CLK => 3.CLK
CLK => 1.CLK
CLK => 2.CLK


|key_input|clk_gen:inst5|div10_t:inst4
CLK_out <= 2.DB_MAX_OUTPUT_PORT_TYPE
CLK => 5.CLK
CLK => 3.CLK
CLK => 1.CLK
CLK => 2.CLK


|key_input|clk_gen:inst5|div10_t:inst5
CLK_out <= 2.DB_MAX_OUTPUT_PORT_TYPE
CLK => 5.CLK
CLK => 3.CLK
CLK => 1.CLK
CLK => 2.CLK


|key_input|clk_gen:inst5|div10_t:inst6
CLK_out <= 2.DB_MAX_OUTPUT_PORT_TYPE
CLK => 5.CLK
CLK => 3.CLK
CLK => 1.CLK
CLK => 2.CLK


