/* Settings for VR9 DDR2 SDRAM controller */		

#define	MC_CCR00_VALUE	0x101
#define	MC_CCR01_VALUE	0x1000101
#define	MC_CCR02_VALUE	0x1010000
#define	MC_CCR03_VALUE	0x100
#define	MC_CCR04_VALUE	0x1000000
#define	MC_CCR05_VALUE	0x1000101
#define	MC_CCR06_VALUE	0x1000100
#define	MC_CCR07_VALUE	0x1010000
#define	MC_CCR08_VALUE	0x1000001
#define	MC_CCR09_VALUE	0x0
#define	MC_CCR10_VALUE	0x2000100
#define	MC_CCR11_VALUE	0x3000301
#define	MC_CCR12_VALUE	0x30000
#define	MC_CCR13_VALUE	0x202
#define	MC_CCR14_VALUE	0x5060A0F
#define	MC_CCR15_VALUE	0x2000F
#define	MC_CCR16_VALUE	0x30000
#define	MC_CCR17_VALUE	0x60102
#define	MC_CCR18_VALUE	0x4020002
#define	MC_CCR19_VALUE	0x10102
#define	MC_CCR20_VALUE	0x7000000
#define	MC_CCR21_VALUE	0x40D0200
#define	MC_CCR22_VALUE	0x0
#define	MC_CCR23_VALUE	0xA020000
#define	MC_CCR24_VALUE	0x1004
#define	MC_CCR25_VALUE	0x0
#define	MC_CCR26_VALUE	0x0
#define	MC_CCR27_VALUE	0x320000
#define	MC_CCR28_VALUE	0x0
#define	MC_CCR29_VALUE	0x0
#define	MC_CCR30_VALUE	0x613
#define	MC_CCR31_VALUE	0x0
#define	MC_CCR32_VALUE	0x0
#define	MC_CCR33_VALUE	0x510000
#define	MC_CCR34_VALUE	0x200C8
#define	MC_CCR35_VALUE	0x1236B1
#define	MC_CCR36_VALUE	0xC8
#define	MC_CCR37_VALUE	0x9C41
#define	MC_CCR38_VALUE	0x0
#define	MC_CCR39_VALUE	0x212004
#define	MC_CCR40_VALUE	0x212304
#define	MC_CCR41_VALUE	0x210004
#define	MC_CCR42_VALUE	0x210004
#define	MC_CCR43_VALUE	0x666304
#define	MC_CCR44_VALUE	0x666304
#define	MC_CCR45_VALUE	0x660004
#define	MC_CCR46_VALUE	0x660004
#define	MC_CCR47_VALUE	0x0
#define	MC_CCR48_VALUE	0x0
#define	MC_CCR49_VALUE	0x0
#define	MC_CCR50_VALUE	0x0
#define	MC_CCR51_VALUE	0x0
#define	MC_CCR52_VALUE	0x133
#define	MC_CCR53_VALUE	0xF3014B26
#define	MC_CCR54_VALUE	0xF3014B26
#define	MC_CCR55_VALUE	0xF3014B26
#define	MC_CCR56_VALUE	0xF3014B26
#define	MC_CCR57_VALUE	0x7800301
#define	MC_CCR58_VALUE	0x7800301
#define	MC_CCR59_VALUE	0x7800301
#define	MC_CCR60_VALUE	0x7800301
#define	MC_CCR61_VALUE	0x4
